I 000047 55 6261          1402005639155 behave
(_unit VHDL (tdc_fifo 0 23 (behave 0 38 ))
	(_version va7)
	(_time 1402005639156 2014.06.05 18:00:39)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code d3d2de81d48484c6d7d7c5898bd5d5d585d4d7d5d7)
	(_entity
		(_time 1402005639153)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(11)))))
			(rd_pcs(_architecture 9 0 103 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behave 26 -1
	)
)
I 000047 55 6261          1402005680830 behave
(_unit VHDL (tdc_fifo 0 23 (behave 0 38 ))
	(_version va7)
	(_time 1402005680831 2014.06.05 18:01:20)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 9790c09894c0c082939381cdcf919191c190939193)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(11)))))
			(rd_pcs(_architecture 9 0 103 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behave 26 -1
	)
)
I 000047 55 6261          1402005706428 behave
(_unit VHDL (tdc_fifo 0 23 (behave 0 38 ))
	(_version va7)
	(_time 1402005706429 2014.06.05 18:01:46)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 8787838984d0d092838391dddf818181d180838183)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(11)))))
			(rd_pcs(_architecture 9 0 103 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behave 26 -1
	)
)
I 000047 55 6261          1402005718268 behave
(_unit VHDL (tdc_fifo 0 23 (behave 0 38 ))
	(_version va7)
	(_time 1402005718269 2014.06.05 18:01:58)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code c8c6999dc49f9fddccccde9290cecece9ecfcccecc)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(11)))))
			(rd_pcs(_architecture 9 0 103 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behave 26 -1
	)
)
I 000047 55 6738          1402005718475 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402005718476 2014.06.05 18:01:58)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 939dc19c94c4c486949185c9cb959595c596c59497)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 14))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal fileio_enable ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 104 (_process 7 (15)(ns 4611686018427387904))))
		(_process
			(line__93(_architecture 0 0 93 (_assertion (_simple)(_sensitivity(14))(_monitor))))
			(line__96(_architecture 1 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(1)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_target(2))(_sensitivity(6)(12)))))
			(line__101(_architecture 4 0 101 (_assignment (_simple)(_target(8)))))
			(line__102(_architecture 5 0 102 (_assignment (_simple)(_target(11))(_sensitivity(10(0))))))
			(line__103(_architecture 6 0 103 (_assignment (_simple)(_target(12))(_sensitivity(9(0))))))
			(line__104(_architecture 7 0 104 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(16))(_sensitivity(17)))))
			(empty_pcs(_architecture 8 0 115 (_process (_simple)(_target(10))(_sensitivity(0)(1))(_read(10(3))(10(15))(10(d_14_0))))))
			(full_pcs(_architecture 9 0 130 (_process (_target(9))(_sensitivity(7))(_read(0)(9(7))(9(15))(9(d_14_0))))))
			(write_pcs(_architecture 10 0 144 (_process (_target(3)(4))(_sensitivity(8))(_read(0)(4)(7)(11)))))
			(verify_pcs(_architecture 11 0 166 (_process (_simple)(_target(13)(14)(15))(_sensitivity(0))(_read(2)(5)(15)(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 15 -1
	)
)
I 000047 55 6261          1402005834161 behave
(_unit VHDL (tdc_fifo 0 23 (behave 0 38 ))
	(_version va7)
	(_time 1402005834162 2014.06.05 18:03:54)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 4e4f494c1f19195b4a4a58141648484818494a484a)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(11)))))
			(rd_pcs(_architecture 9 0 103 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behave 26 -1
	)
)
I 000047 55 6738          1402005834357 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402005834358 2014.06.05 18:03:54)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 1918191e144e4e0c1e1b0f43411f1f1f4f1c4f1e1d)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 14))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal fileio_enable ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 104 (_process 7 (15)(ns 4611686018427387904))))
		(_process
			(line__93(_architecture 0 0 93 (_assertion (_simple)(_sensitivity(14))(_monitor))))
			(line__96(_architecture 1 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(1)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_target(2))(_sensitivity(6)(12)))))
			(line__101(_architecture 4 0 101 (_assignment (_simple)(_target(8)))))
			(line__102(_architecture 5 0 102 (_assignment (_simple)(_target(11))(_sensitivity(10(0))))))
			(line__103(_architecture 6 0 103 (_assignment (_simple)(_target(12))(_sensitivity(9(0))))))
			(line__104(_architecture 7 0 104 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(16))(_sensitivity(17)))))
			(empty_pcs(_architecture 8 0 115 (_process (_simple)(_target(10))(_sensitivity(0)(1))(_read(10(3))(10(15))(10(d_14_0))))))
			(full_pcs(_architecture 9 0 130 (_process (_target(9))(_sensitivity(7))(_read(0)(9(7))(9(15))(9(d_14_0))))))
			(write_pcs(_architecture 10 0 144 (_process (_target(3)(4))(_sensitivity(8))(_read(0)(4)(7)(11)))))
			(verify_pcs(_architecture 11 0 166 (_process (_simple)(_target(13)(14)(15))(_sensitivity(0))(_read(2)(5)(15)(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 15 -1
	)
)
I 000047 55 6261          1402005979168 behave
(_unit VHDL (tdc_fifo 0 23 (behave 0 38 ))
	(_version va7)
	(_time 1402005979169 2014.06.05 18:06:19)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 9a949795cfcdcd8f9e9d8cc0c29c9c9ccc9d9e9c9e)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(11)))))
			(rd_pcs(_architecture 9 0 103 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 150 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 163 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behave 26 -1
	)
)
I 000047 55 6738          1402005979363 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402005979364 2014.06.05 18:06:19)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 656b3065643232706267733f3d6363633360336261)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 14))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal fileio_enable ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 104 (_process 7 (15)(ns 4611686018427387904))))
		(_process
			(line__93(_architecture 0 0 93 (_assertion (_simple)(_sensitivity(14))(_monitor))))
			(line__96(_architecture 1 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(1)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_target(2))(_sensitivity(6)(12)))))
			(line__101(_architecture 4 0 101 (_assignment (_simple)(_target(8)))))
			(line__102(_architecture 5 0 102 (_assignment (_simple)(_target(11))(_sensitivity(10(0))))))
			(line__103(_architecture 6 0 103 (_assignment (_simple)(_target(12))(_sensitivity(9(0))))))
			(line__104(_architecture 7 0 104 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(16))(_sensitivity(17)))))
			(empty_pcs(_architecture 8 0 115 (_process (_simple)(_target(10))(_sensitivity(0)(1))(_read(10(3))(10(15))(10(d_14_0))))))
			(full_pcs(_architecture 9 0 130 (_process (_target(9))(_sensitivity(7))(_read(0)(9(7))(9(15))(9(d_14_0))))))
			(write_pcs(_architecture 10 0 144 (_process (_target(3)(4))(_sensitivity(8))(_read(0)(4)(7)(11)))))
			(verify_pcs(_architecture 11 0 166 (_process (_simple)(_target(13)(14)(15))(_sensitivity(0))(_read(2)(5)(15)(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 15 -1
	)
)
I 000047 55 6261          1402006097211 behave
(_unit VHDL (tdc_fifo 0 23 (behave 0 38 ))
	(_version va7)
	(_time 1402006097212 2014.06.05 18:08:17)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code a8a9aaffa4ffffbdacafbef2f0aeaeaefeafacaeac)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__97(_architecture 8 0 97 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 103 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 150 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 163 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behave 26 -1
	)
)
I 000047 55 6738          1402006097415 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402006097416 2014.06.05 18:08:17)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 7372707274242466747165292b7575752576257477)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 14))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal fileio_enable ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 104 (_process 7 (15)(ns 4611686018427387904))))
		(_process
			(line__93(_architecture 0 0 93 (_assertion (_simple)(_sensitivity(14))(_monitor))))
			(line__96(_architecture 1 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(1)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_target(2))(_sensitivity(6)(12)))))
			(line__101(_architecture 4 0 101 (_assignment (_simple)(_target(8)))))
			(line__102(_architecture 5 0 102 (_assignment (_simple)(_target(11))(_sensitivity(10(0))))))
			(line__103(_architecture 6 0 103 (_assignment (_simple)(_target(12))(_sensitivity(9(0))))))
			(line__104(_architecture 7 0 104 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(16))(_sensitivity(17)))))
			(empty_pcs(_architecture 8 0 115 (_process (_simple)(_target(10))(_sensitivity(0)(1))(_read(10(3))(10(15))(10(d_14_0))))))
			(full_pcs(_architecture 9 0 130 (_process (_target(9))(_sensitivity(7))(_read(0)(9(7))(9(15))(9(d_14_0))))))
			(write_pcs(_architecture 10 0 144 (_process (_target(3)(4))(_sensitivity(8))(_read(0)(4)(7)(11)))))
			(verify_pcs(_architecture 11 0 166 (_process (_simple)(_target(13)(14)(15))(_sensitivity(0))(_read(2)(5)(15)(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 15 -1
	)
)
I 000047 55 6261          1402006312911 behave
(_unit VHDL (tdc_fifo 0 23 (behave 0 38 ))
	(_version va7)
	(_time 1402006312912 2014.06.05 18:11:52)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 2f7a2a2b7d78783a2b2839757729292979282b292b)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__97(_architecture 8 0 97 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 103 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 150 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 163 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behave 26 -1
	)
)
I 000047 55 6866          1402006313110 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402006313111 2014.06.05 18:11:53)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code faafffaaafadadeffdf8eca0a2fcfcfcacffacfdfe)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 14))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal fileio_enable ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 104 (_process 7 (15)(ns 4611686018427387904))))
		(_signal (_delayed do'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 173 (_process 11 (5)(ns 4607182418800017408))))
		(_process
			(line__93(_architecture 0 0 93 (_assertion (_simple)(_sensitivity(14))(_monitor))))
			(line__96(_architecture 1 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(1)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_target(2))(_sensitivity(6)(12)))))
			(line__101(_architecture 4 0 101 (_assignment (_simple)(_target(8)))))
			(line__102(_architecture 5 0 102 (_assignment (_simple)(_target(11))(_sensitivity(10(0))))))
			(line__103(_architecture 6 0 103 (_assignment (_simple)(_target(12))(_sensitivity(9(0))))))
			(line__104(_architecture 7 0 104 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(16))(_sensitivity(17)))))
			(empty_pcs(_architecture 8 0 115 (_process (_simple)(_target(10))(_sensitivity(0)(1))(_read(10(3))(10(15))(10(d_14_0))))))
			(full_pcs(_architecture 9 0 130 (_process (_target(9))(_sensitivity(7))(_read(0)(9(7))(9(15))(9(d_14_0))))))
			(write_pcs(_architecture 10 0 144 (_process (_target(3)(4))(_sensitivity(8))(_read(0)(4)(7)(11)))))
			(verify_pcs(_architecture 11 0 166 (_process (_simple)(_target(13)(14)(15))(_sensitivity(0))(_read(2)(15)(16)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 15 -1
	)
)
V 000047 55 6261          1402007076195 behave
(_unit VHDL (tdc_fifo 0 23 (behave 0 38 ))
	(_version va7)
	(_time 1402007076196 2014.06.05 18:24:36)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code a2a0a0f5a4f5f5b7a6a6b4f8faa4a4a4f4a5a6a4a6)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behave 26 -1
	)
)
I 000047 55 6866          1402007076391 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402007076392 2014.06.05 18:24:36)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 5d5f5e5e0d0a0a485a5f4b07055b5b5b0b580b5a59)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 14))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal fileio_enable ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 104 (_process 7 (15)(ns 4611686018427387904))))
		(_signal (_delayed do'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 173 (_process 11 (5)(ns 4607182418800017408))))
		(_process
			(line__93(_architecture 0 0 93 (_assertion (_simple)(_sensitivity(14))(_monitor))))
			(line__96(_architecture 1 0 96 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__98(_architecture 2 0 98 (_assignment (_simple)(_target(1)))))
			(line__99(_architecture 3 0 99 (_assignment (_simple)(_target(2))(_sensitivity(6)(12)))))
			(line__101(_architecture 4 0 101 (_assignment (_simple)(_target(8)))))
			(line__102(_architecture 5 0 102 (_assignment (_simple)(_target(11))(_sensitivity(10(0))))))
			(line__103(_architecture 6 0 103 (_assignment (_simple)(_target(12))(_sensitivity(9(0))))))
			(line__104(_architecture 7 0 104 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(16))(_sensitivity(17)))))
			(empty_pcs(_architecture 8 0 115 (_process (_simple)(_target(10))(_sensitivity(0)(1))(_read(10(3))(10(15))(10(d_14_0))))))
			(full_pcs(_architecture 9 0 130 (_process (_target(9))(_sensitivity(7))(_read(0)(9(7))(9(15))(9(d_14_0))))))
			(write_pcs(_architecture 10 0 144 (_process (_target(3)(4))(_sensitivity(8))(_read(0)(4)(7)(11)))))
			(verify_pcs(_architecture 11 0 166 (_process (_simple)(_target(13)(14)(15))(_sensitivity(0))(_read(2)(15)(16)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 15 -1
	)
)
I 000050 55 6267          1402023391655 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402023391656 2014.06.05 22:56:31)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 17161210144040021313014d4f1111114110131113)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 6036          1402023391659 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402023391660 2014.06.05 22:56:31)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 26272322247171337825307c7e2020207021222022)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 12))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 14 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 15)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 17)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 18)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 208 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 209 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 209 (_architecture (_uni (_code 22)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 210 (_architecture (_uni (_code 23)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 211 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 216 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 217 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 218 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 218 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 219 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 220 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 221 (_architecture (_uni ((i 3))))))
		(_process
			(line__234(_architecture 0 0 234 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__240(_architecture 1 0 240 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__241(_architecture 2 0 241 (_assignment (_simple)(_target(20))(_sensitivity(24)))))
			(line__244(_architecture 3 0 244 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__245(_architecture 4 0 245 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__246(_architecture 5 0 246 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__249(_architecture 6 0 249 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 7 0 254 (_process (_simple)(_target(7))(_sensitivity(0))(_read(13)))))
			(wr_pcs(_architecture 8 0 266 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 9 0 279 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 24 -1
	)
)
I 000050 55 6267          1402023413070 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402023413071 2014.06.05 22:56:53)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code c297c297c49595d7c6c6d4989ac4c4c494c5c6c4c6)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 6036          1402023413074 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402023413075 2014.06.05 22:56:53)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code c297c297c49595d79cc1d4989ac4c4c494c5c6c4c6)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 12))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 14 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 15)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 17)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 18)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 208 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 209 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 209 (_architecture (_uni (_code 22)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 210 (_architecture (_uni (_code 23)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 211 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 216 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 217 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 218 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 218 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 219 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 220 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 221 (_architecture (_uni ((i 3))))))
		(_process
			(line__234(_architecture 0 0 234 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__240(_architecture 1 0 240 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__241(_architecture 2 0 241 (_assignment (_simple)(_target(20))(_sensitivity(24)))))
			(line__244(_architecture 3 0 244 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__245(_architecture 4 0 245 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__246(_architecture 5 0 246 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__249(_architecture 6 0 249 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 7 0 254 (_process (_simple)(_target(7))(_sensitivity(0))(_read(13)))))
			(wr_pcs(_architecture 8 0 266 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 9 0 279 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 24 -1
	)
)
I 000050 55 6267          1402023436693 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402023436694 2014.06.05 22:57:16)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 04020102045353110000125e5c0202025203000200)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 6036          1402023436697 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402023436698 2014.06.05 22:57:16)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 14121113144343014a17024e4c1212124213101210)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 12))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 14 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 15)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 17)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 18)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 208 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 209 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 209 (_architecture (_uni (_code 22)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 210 (_architecture (_uni (_code 23)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 211 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 216 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 217 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 218 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 218 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 219 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 220 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 221 (_architecture (_uni ((i 3))))))
		(_process
			(line__234(_architecture 0 0 234 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__240(_architecture 1 0 240 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__241(_architecture 2 0 241 (_assignment (_simple)(_target(20))(_sensitivity(24)))))
			(line__244(_architecture 3 0 244 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__245(_architecture 4 0 245 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__246(_architecture 5 0 246 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__249(_architecture 6 0 249 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 7 0 254 (_process (_simple)(_target(7))(_sensitivity(0))(_read(13)))))
			(wr_pcs(_architecture 8 0 266 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 9 0 279 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 24 -1
	)
)
I 000047 55 6879          1402023436901 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402023436902 2014.06.05 22:57:16)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code dfd9da8d8d8888cad8dfc98587d9d9d989da89d8db)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 77 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 14))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal fileio_enable ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 106 (_process 7 (15)(ns 4611686018427387904))))
		(_signal (_delayed do'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 175 (_process 11 (5)(ns 4607182418800017408))))
		(_process
			(line__95(_architecture 0 0 95 (_assertion (_simple)(_sensitivity(14))(_monitor))))
			(line__98(_architecture 1 0 98 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__100(_architecture 2 0 100 (_assignment (_simple)(_target(1)))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_target(2))(_sensitivity(6)(12)))))
			(line__103(_architecture 4 0 103 (_assignment (_simple)(_target(8)))))
			(line__104(_architecture 5 0 104 (_assignment (_simple)(_target(11))(_sensitivity(10(0))))))
			(line__105(_architecture 6 0 105 (_assignment (_simple)(_target(12))(_sensitivity(9(0))))))
			(line__106(_architecture 7 0 106 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(16))(_sensitivity(17)))))
			(empty_pcs(_architecture 8 0 117 (_process (_simple)(_target(10))(_sensitivity(0)(1))(_read(10(3))(10(15))(10(d_14_0))))))
			(full_pcs(_architecture 9 0 132 (_process (_target(9))(_sensitivity(7))(_read(0)(9(7))(9(15))(9(d_14_0))))))
			(write_pcs(_architecture 10 0 146 (_process (_target(3)(4))(_sensitivity(8))(_read(0)(4)(7)(11)))))
			(verify_pcs(_architecture 11 0 168 (_process (_simple)(_target(13)(14)(15))(_sensitivity(0))(_read(2)(15)(16)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 15 -1
	)
)
I 000050 55 6267          1402023618671 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402023618672 2014.06.05 23:00:18)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code db88d8898d8c8ccedfdfcd8183dddddd8ddcdfdddf)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 6043          1402023618675 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402023618676 2014.06.05 23:00:18)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code db88d8898d8c8cce85dbcd8183dddddd8ddcdfdddf)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 12))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 14 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 15)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 17)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 18)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 208 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 209 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 209 (_architecture (_uni (_code 22)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 210 (_architecture (_uni (_code 23)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 211 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 216 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 217 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 218 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 218 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 219 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 220 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 221 (_architecture (_uni ((i 3))))))
		(_process
			(line__234(_architecture 0 0 234 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__240(_architecture 1 0 240 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__241(_architecture 2 0 241 (_assignment (_simple)(_target(20))(_sensitivity(24)))))
			(line__244(_architecture 3 0 244 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__245(_architecture 4 0 245 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__246(_architecture 5 0 246 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__249(_architecture 6 0 249 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 7 0 254 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(13)(24)))))
			(wr_pcs(_architecture 8 0 267 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 9 0 280 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 24 -1
	)
)
I 000047 55 6879          1402023618864 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402023618865 2014.06.05 23:00:18)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 97c49b9894c0c082909781cdcf919191c192c19093)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 77 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 14))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal fileio_enable ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 106 (_process 7 (15)(ns 4611686018427387904))))
		(_signal (_delayed do'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 175 (_process 11 (5)(ns 4607182418800017408))))
		(_process
			(line__95(_architecture 0 0 95 (_assertion (_simple)(_sensitivity(14))(_monitor))))
			(line__98(_architecture 1 0 98 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__100(_architecture 2 0 100 (_assignment (_simple)(_target(1)))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_target(2))(_sensitivity(6)(12)))))
			(line__103(_architecture 4 0 103 (_assignment (_simple)(_target(8)))))
			(line__104(_architecture 5 0 104 (_assignment (_simple)(_target(11))(_sensitivity(10(0))))))
			(line__105(_architecture 6 0 105 (_assignment (_simple)(_target(12))(_sensitivity(9(0))))))
			(line__106(_architecture 7 0 106 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(16))(_sensitivity(17)))))
			(empty_pcs(_architecture 8 0 117 (_process (_simple)(_target(10))(_sensitivity(0)(1))(_read(10(3))(10(15))(10(d_14_0))))))
			(full_pcs(_architecture 9 0 132 (_process (_target(9))(_sensitivity(7))(_read(0)(9(7))(9(15))(9(d_14_0))))))
			(write_pcs(_architecture 10 0 146 (_process (_target(3)(4))(_sensitivity(8))(_read(0)(4)(7)(11)))))
			(verify_pcs(_architecture 11 0 168 (_process (_simple)(_target(13)(14)(15))(_sensitivity(0))(_read(2)(15)(16)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 15 -1
	)
)
I 000050 55 6267          1402023685657 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402023685658 2014.06.05 23:01:25)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 86d5d68884d1d193828290dcde808080d081828082)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5058          1402023685661 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402023685662 2014.06.05 23:01:25)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 86d5d68884d1d193d7d590dcde808080d081828082)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 11))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 13 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 16)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 17)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_process
			(line__232(_architecture 0 0 232 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__233(_architecture 1 0 233 (_assignment (_simple)(_target(13))(_sensitivity(17)))))
			(line__236(_architecture 2 0 236 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__237(_architecture 3 0 237 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__238(_architecture 4 0 238 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 6 0 246 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(17)))))
			(wr_pcs(_architecture 7 0 259 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(16)(3)(4)))))
			(ptr_pcs(_architecture 8 0 272 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 21 -1
	)
)
I 000047 55 6879          1402023685858 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402023685859 2014.06.05 23:01:25)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 51020052540606445651470b095757570754075655)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 77 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 14))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal fileio_enable ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 106 (_process 7 (15)(ns 4611686018427387904))))
		(_signal (_delayed do'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 175 (_process 11 (5)(ns 4607182418800017408))))
		(_process
			(line__95(_architecture 0 0 95 (_assertion (_simple)(_sensitivity(14))(_monitor))))
			(line__98(_architecture 1 0 98 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__100(_architecture 2 0 100 (_assignment (_simple)(_target(1)))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_target(2))(_sensitivity(6)(12)))))
			(line__103(_architecture 4 0 103 (_assignment (_simple)(_target(8)))))
			(line__104(_architecture 5 0 104 (_assignment (_simple)(_target(11))(_sensitivity(10(0))))))
			(line__105(_architecture 6 0 105 (_assignment (_simple)(_target(12))(_sensitivity(9(0))))))
			(line__106(_architecture 7 0 106 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(16))(_sensitivity(17)))))
			(empty_pcs(_architecture 8 0 117 (_process (_simple)(_target(10))(_sensitivity(0)(1))(_read(10(3))(10(15))(10(d_14_0))))))
			(full_pcs(_architecture 9 0 132 (_process (_target(9))(_sensitivity(7))(_read(0)(9(7))(9(15))(9(d_14_0))))))
			(write_pcs(_architecture 10 0 146 (_process (_target(3)(4))(_sensitivity(8))(_read(0)(4)(7)(11)))))
			(verify_pcs(_architecture 11 0 168 (_process (_simple)(_target(13)(14)(15))(_sensitivity(0))(_read(2)(15)(16)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 15 -1
	)
)
I 000050 55 6267          1402024062297 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402024062298 2014.06.05 23:07:42)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code bfb1e8ebede8e8aabbbba9e5e7b9b9b9e9b8bbb9bb)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5061          1402024062301 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402024062302 2014.06.05 23:07:42)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code bfb1e8ebede8e8aaeeeca9e5e7b9b9b9e9b8bbb9bb)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 11))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 13 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 16)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 17)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_process
			(line__232(_architecture 0 0 232 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__233(_architecture 1 0 233 (_assignment (_simple)(_target(13))(_sensitivity(17)(2)))))
			(line__236(_architecture 2 0 236 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__237(_architecture 3 0 237 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__238(_architecture 4 0 238 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 6 0 246 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(17)))))
			(wr_pcs(_architecture 7 0 259 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(16)(3)(4)))))
			(ptr_pcs(_architecture 8 0 272 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 21 -1
	)
)
I 000047 55 6879          1402024062491 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402024062492 2014.06.05 23:07:42)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 7b752b7a2d2c2c6e7c7b6d21237d7d7d2d7e2d7c7f)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 77 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 14))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal fileio_enable ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 106 (_process 7 (15)(ns 4611686018427387904))))
		(_signal (_delayed do'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 175 (_process 11 (5)(ns 4607182418800017408))))
		(_process
			(line__95(_architecture 0 0 95 (_assertion (_simple)(_sensitivity(14))(_monitor))))
			(line__98(_architecture 1 0 98 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__100(_architecture 2 0 100 (_assignment (_simple)(_target(1)))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_target(2))(_sensitivity(6)(12)))))
			(line__103(_architecture 4 0 103 (_assignment (_simple)(_target(8)))))
			(line__104(_architecture 5 0 104 (_assignment (_simple)(_target(11))(_sensitivity(10(0))))))
			(line__105(_architecture 6 0 105 (_assignment (_simple)(_target(12))(_sensitivity(9(0))))))
			(line__106(_architecture 7 0 106 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(16))(_sensitivity(17)))))
			(empty_pcs(_architecture 8 0 117 (_process (_simple)(_target(10))(_sensitivity(0)(1))(_read(10(3))(10(15))(10(d_14_0))))))
			(full_pcs(_architecture 9 0 132 (_process (_target(9))(_sensitivity(7))(_read(0)(9(7))(9(15))(9(d_14_0))))))
			(write_pcs(_architecture 10 0 146 (_process (_target(3)(4))(_sensitivity(8))(_read(0)(4)(7)(11)))))
			(verify_pcs(_architecture 11 0 168 (_process (_simple)(_target(13)(14)(15))(_sensitivity(0))(_read(2)(15)(16)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 15 -1
	)
)
I 000050 55 6267          1402024443394 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402024443395 2014.06.05 23:14:03)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 8584d58b84d2d290818193dfdd838383d382818381)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5061          1402024443398 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402024443399 2014.06.05 23:14:03)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 8584d58b84d2d290d4d693dfdd838383d382818381)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 11))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 13 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 16)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 17)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_process
			(line__232(_architecture 0 0 232 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__233(_architecture 1 0 233 (_assignment (_simple)(_target(13))(_sensitivity(17)(2)))))
			(line__236(_architecture 2 0 236 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__237(_architecture 3 0 237 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__238(_architecture 4 0 238 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 6 0 246 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(17)))))
			(wr_pcs(_architecture 7 0 259 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(16)(3)(4)))))
			(ptr_pcs(_architecture 8 0 272 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 21 -1
	)
)
I 000047 55 6879          1402024443580 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402024443581 2014.06.05 23:14:03)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 31306034346666243631276b693737376734673635)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 77 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 14))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal fileio_enable ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 106 (_process 7 (15)(ns 4611686018427387904))))
		(_signal (_delayed do'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 175 (_process 11 (5)(ns 4607182418800017408))))
		(_process
			(line__95(_architecture 0 0 95 (_assertion (_simple)(_sensitivity(14))(_monitor))))
			(line__98(_architecture 1 0 98 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__100(_architecture 2 0 100 (_assignment (_simple)(_target(1)))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_target(2))(_sensitivity(6)(12)))))
			(line__103(_architecture 4 0 103 (_assignment (_simple)(_target(8)))))
			(line__104(_architecture 5 0 104 (_assignment (_simple)(_target(11))(_sensitivity(10(0))))))
			(line__105(_architecture 6 0 105 (_assignment (_simple)(_target(12))(_sensitivity(9(0))))))
			(line__106(_architecture 7 0 106 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(16))(_sensitivity(17)))))
			(empty_pcs(_architecture 8 0 117 (_process (_simple)(_target(10))(_sensitivity(0)(1))(_read(10(3))(10(15))(10(d_14_0))))))
			(full_pcs(_architecture 9 0 132 (_process (_target(9))(_sensitivity(7))(_read(0)(9(7))(9(15))(9(d_14_0))))))
			(write_pcs(_architecture 10 0 146 (_process (_target(3)(4))(_sensitivity(8))(_read(0)(4)(7)(11)))))
			(verify_pcs(_architecture 11 0 168 (_process (_simple)(_target(13)(14)(15))(_sensitivity(0))(_read(2)(15)(16)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 15 -1
	)
)
I 000050 55 6267          1402024468759 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402024468760 2014.06.05 23:14:28)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 9bc89f94cdcccc8e9f9f8dc1c39d9d9dcd9c9f9d9f)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5061          1402024468763 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402024468764 2014.06.05 23:14:28)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 9bc89f94cdcccc8ecac88dc1c39d9d9dcd9c9f9d9f)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 11))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 13 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 16)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 17)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_process
			(line__232(_architecture 0 0 232 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__233(_architecture 1 0 233 (_assignment (_simple)(_target(13))(_sensitivity(17)(2)))))
			(line__236(_architecture 2 0 236 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__237(_architecture 3 0 237 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__238(_architecture 4 0 238 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 6 0 246 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(17)))))
			(wr_pcs(_architecture 7 0 259 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(16)(3)(4)))))
			(ptr_pcs(_architecture 8 0 272 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 21 -1
	)
)
I 000047 55 6879          1402024468967 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402024468968 2014.06.05 23:14:28)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 66356366643131736166703c3e6060603063306162)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 77 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 14))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal fileio_enable ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 106 (_process 7 (15)(ns 4611686018427387904))))
		(_signal (_delayed do'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 175 (_process 11 (5)(ns 4607182418800017408))))
		(_process
			(line__95(_architecture 0 0 95 (_assertion (_simple)(_sensitivity(14))(_monitor))))
			(line__98(_architecture 1 0 98 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__100(_architecture 2 0 100 (_assignment (_simple)(_target(1)))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_target(2))(_sensitivity(6)(12)))))
			(line__103(_architecture 4 0 103 (_assignment (_simple)(_target(8)))))
			(line__104(_architecture 5 0 104 (_assignment (_simple)(_target(11))(_sensitivity(10(0))))))
			(line__105(_architecture 6 0 105 (_assignment (_simple)(_target(12))(_sensitivity(9(0))))))
			(line__106(_architecture 7 0 106 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(16))(_sensitivity(17)))))
			(empty_pcs(_architecture 8 0 117 (_process (_simple)(_target(10))(_sensitivity(0)(1))(_read(10(3))(10(15))(10(d_14_0))))))
			(full_pcs(_architecture 9 0 132 (_process (_target(9))(_sensitivity(7))(_read(0)(9(7))(9(15))(9(d_14_0))))))
			(write_pcs(_architecture 10 0 146 (_process (_target(3)(4))(_sensitivity(8))(_read(0)(4)(7)(11)))))
			(verify_pcs(_architecture 11 0 168 (_process (_simple)(_target(13)(14)(15))(_sensitivity(0))(_read(2)(15)(16)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 15 -1
	)
)
I 000050 55 6267          1402061374605 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402061374606 2014.06.06 09:29:34)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code c89e9e9dc49f9fddccccde9290cecece9ecfcccecc)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5061          1402061374609 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402061374610 2014.06.06 09:29:34)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code c89e9e9dc49f9fdd999bde9290cecece9ecfcccecc)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 11))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 13 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 16)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 17)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_process
			(line__232(_architecture 0 0 232 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__233(_architecture 1 0 233 (_assignment (_simple)(_target(13))(_sensitivity(17)(2)))))
			(line__236(_architecture 2 0 236 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__237(_architecture 3 0 237 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__238(_architecture 4 0 238 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 6 0 246 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(17)))))
			(wr_pcs(_architecture 7 0 259 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(16)(3)(4)))))
			(ptr_pcs(_architecture 8 0 272 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 21 -1
	)
)
I 000047 55 6879          1402061375333 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402061375334 2014.06.06 09:29:35)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 96c0c79994c1c183919680ccce909090c093c09192)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 77 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 14))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal fileio_enable ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 106 (_process 7 (15)(ns 4611686018427387904))))
		(_signal (_delayed do'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 175 (_process 11 (5)(ns 4607182418800017408))))
		(_process
			(line__95(_architecture 0 0 95 (_assertion (_simple)(_sensitivity(14))(_monitor))))
			(line__98(_architecture 1 0 98 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__100(_architecture 2 0 100 (_assignment (_simple)(_target(1)))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_target(2))(_sensitivity(6)(12)))))
			(line__103(_architecture 4 0 103 (_assignment (_simple)(_target(8)))))
			(line__104(_architecture 5 0 104 (_assignment (_simple)(_target(11))(_sensitivity(10(0))))))
			(line__105(_architecture 6 0 105 (_assignment (_simple)(_target(12))(_sensitivity(9(0))))))
			(line__106(_architecture 7 0 106 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(16))(_sensitivity(17)))))
			(empty_pcs(_architecture 8 0 117 (_process (_simple)(_target(10))(_sensitivity(0)(1))(_read(10(3))(10(15))(10(d_14_0))))))
			(full_pcs(_architecture 9 0 132 (_process (_target(9))(_sensitivity(7))(_read(0)(9(7))(9(15))(9(d_14_0))))))
			(write_pcs(_architecture 10 0 146 (_process (_target(3)(4))(_sensitivity(8))(_read(0)(4)(7)(11)))))
			(verify_pcs(_architecture 11 0 168 (_process (_simple)(_target(13)(14)(15))(_sensitivity(0))(_read(2)(15)(16)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 15 -1
	)
)
I 000050 55 6267          1402061391502 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402061391503 2014.06.06 09:29:51)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code c7959792c49090d2c3c3d19d9fc1c1c191c0c3c1c3)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5061          1402061391506 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402061391507 2014.06.06 09:29:51)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code c7959792c49090d29694d19d9fc1c1c191c0c3c1c3)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 11))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 13 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 16)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 17)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_process
			(line__232(_architecture 0 0 232 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__233(_architecture 1 0 233 (_assignment (_simple)(_target(13))(_sensitivity(17)(2)))))
			(line__236(_architecture 2 0 236 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__237(_architecture 3 0 237 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__238(_architecture 4 0 238 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 6 0 246 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(17)))))
			(wr_pcs(_architecture 7 0 259 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(16)(3)(4)))))
			(ptr_pcs(_architecture 8 0 272 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 21 -1
	)
)
I 000047 55 6879          1402061392177 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402061392178 2014.06.06 09:29:52)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 76277277742121637176602c2e7070702073207172)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 77 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 14))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal fileio_enable ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 106 (_process 7 (15)(ns 4611686018427387904))))
		(_signal (_delayed do'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 175 (_process 11 (5)(ns 4607182418800017408))))
		(_process
			(line__95(_architecture 0 0 95 (_assertion (_simple)(_sensitivity(14))(_monitor))))
			(line__98(_architecture 1 0 98 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__100(_architecture 2 0 100 (_assignment (_simple)(_target(1)))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_target(2))(_sensitivity(6)(12)))))
			(line__103(_architecture 4 0 103 (_assignment (_simple)(_target(8)))))
			(line__104(_architecture 5 0 104 (_assignment (_simple)(_target(11))(_sensitivity(10(0))))))
			(line__105(_architecture 6 0 105 (_assignment (_simple)(_target(12))(_sensitivity(9(0))))))
			(line__106(_architecture 7 0 106 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(16))(_sensitivity(17)))))
			(empty_pcs(_architecture 8 0 117 (_process (_simple)(_target(10))(_sensitivity(0)(1))(_read(10(3))(10(15))(10(d_14_0))))))
			(full_pcs(_architecture 9 0 132 (_process (_target(9))(_sensitivity(7))(_read(0)(9(7))(9(15))(9(d_14_0))))))
			(write_pcs(_architecture 10 0 146 (_process (_target(3)(4))(_sensitivity(8))(_read(0)(4)(7)(11)))))
			(verify_pcs(_architecture 11 0 168 (_process (_simple)(_target(13)(14)(15))(_sensitivity(0))(_read(2)(15)(16)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 15 -1
	)
)
I 000050 55 6267          1402061585773 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402061585774 2014.06.06 09:33:05)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code e2b0e2b1e4b5b5f7e6e6f4b8bae4e4e4b4e5e6e4e6)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5061          1402061585777 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402061585778 2014.06.06 09:33:05)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code e2b0e2b1e4b5b5f7b3b1f4b8bae4e4e4b4e5e6e4e6)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 11))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 13 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 16)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 17)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_process
			(line__232(_architecture 0 0 232 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__233(_architecture 1 0 233 (_assignment (_simple)(_target(13))(_sensitivity(17)(2)))))
			(line__236(_architecture 2 0 236 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__237(_architecture 3 0 237 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__238(_architecture 4 0 238 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 6 0 246 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(17)))))
			(wr_pcs(_architecture 7 0 259 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(16)(3)(4)))))
			(ptr_pcs(_architecture 8 0 272 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 21 -1
	)
)
I 000047 55 6879          1402061585967 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402061585968 2014.06.06 09:33:05)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 9dcf9c92cdcaca889a9d8bc7c59b9b9bcb98cb9a99)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 77 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 14))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal fileio_enable ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 106 (_process 7 (15)(ns 4611686018427387904))))
		(_signal (_delayed do'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 175 (_process 11 (5)(ns 4607182418800017408))))
		(_process
			(line__95(_architecture 0 0 95 (_assertion (_simple)(_sensitivity(14))(_monitor))))
			(line__98(_architecture 1 0 98 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__100(_architecture 2 0 100 (_assignment (_simple)(_target(1)))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_target(2))(_sensitivity(6)(12)))))
			(line__103(_architecture 4 0 103 (_assignment (_simple)(_target(8)))))
			(line__104(_architecture 5 0 104 (_assignment (_simple)(_target(11))(_sensitivity(10(0))))))
			(line__105(_architecture 6 0 105 (_assignment (_simple)(_target(12))(_sensitivity(9(0))))))
			(line__106(_architecture 7 0 106 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(16))(_sensitivity(17)))))
			(empty_pcs(_architecture 8 0 117 (_process (_simple)(_target(10))(_sensitivity(0)(1))(_read(10(3))(10(15))(10(d_14_0))))))
			(full_pcs(_architecture 9 0 132 (_process (_target(9))(_sensitivity(7))(_read(0)(9(7))(9(15))(9(d_14_0))))))
			(write_pcs(_architecture 10 0 146 (_process (_target(3)(4))(_sensitivity(8))(_read(0)(4)(7)(11)))))
			(verify_pcs(_architecture 11 0 168 (_process (_simple)(_target(13)(14)(15))(_sensitivity(0))(_read(2)(15)(16)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 15 -1
	)
)
I 000050 55 6267          1402061621416 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402061621417 2014.06.06 09:33:41)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 20202424247777352424367a782626267627242624)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5061          1402061621420 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402061621421 2014.06.06 09:33:41)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 20202424247777357173367a782626267627242624)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 11))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 13 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 16)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 17)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_process
			(line__232(_architecture 0 0 232 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__233(_architecture 1 0 233 (_assignment (_simple)(_target(13))(_sensitivity(17)(2)))))
			(line__236(_architecture 2 0 236 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__237(_architecture 3 0 237 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__238(_architecture 4 0 238 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 6 0 246 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(17)))))
			(wr_pcs(_architecture 7 0 259 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(16)(3)(4)))))
			(ptr_pcs(_architecture 8 0 272 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 21 -1
	)
)
I 000047 55 6879          1402061621622 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402061621623 2014.06.06 09:33:41)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code ebebefb8bdbcbcfeecebfdb1b3edededbdeebdecef)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 77 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 14))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal fileio_enable ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 106 (_process 7 (15)(ns 4611686018427387904))))
		(_signal (_delayed do'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 175 (_process 11 (5)(ns 4607182418800017408))))
		(_process
			(line__95(_architecture 0 0 95 (_assertion (_simple)(_sensitivity(14))(_monitor))))
			(line__98(_architecture 1 0 98 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__100(_architecture 2 0 100 (_assignment (_simple)(_target(1)))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_target(2))(_sensitivity(6)(12)))))
			(line__103(_architecture 4 0 103 (_assignment (_simple)(_target(8)))))
			(line__104(_architecture 5 0 104 (_assignment (_simple)(_target(11))(_sensitivity(10(0))))))
			(line__105(_architecture 6 0 105 (_assignment (_simple)(_target(12))(_sensitivity(9(0))))))
			(line__106(_architecture 7 0 106 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(16))(_sensitivity(17)))))
			(empty_pcs(_architecture 8 0 117 (_process (_simple)(_target(10))(_sensitivity(0)(1))(_read(10(3))(10(15))(10(d_14_0))))))
			(full_pcs(_architecture 9 0 132 (_process (_target(9))(_sensitivity(7))(_read(0)(9(7))(9(15))(9(d_14_0))))))
			(write_pcs(_architecture 10 0 146 (_process (_target(3)(4))(_sensitivity(8))(_read(0)(4)(7)(11)))))
			(verify_pcs(_architecture 11 0 168 (_process (_simple)(_target(13)(14)(15))(_sensitivity(0))(_read(2)(15)(16)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 15 -1
	)
)
I 000050 55 6267          1402061796012 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402061796013 2014.06.06 09:36:36)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 34326131346363213030226e6c3232326233303230)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5061          1402061796016 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402061796017 2014.06.06 09:36:36)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 34326131346363216567226e6c3232326233303230)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 11))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 13 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 16)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 17)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_process
			(line__232(_architecture 0 0 232 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__233(_architecture 1 0 233 (_assignment (_simple)(_target(13))(_sensitivity(17)(2)))))
			(line__236(_architecture 2 0 236 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__237(_architecture 3 0 237 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__238(_architecture 4 0 238 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 6 0 246 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(17)))))
			(wr_pcs(_architecture 7 0 259 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(16)(3)(4)))))
			(ptr_pcs(_architecture 8 0 272 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 21 -1
	)
)
I 000047 55 6879          1402061796205 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402061796206 2014.06.06 09:36:36)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code fff9aaafada8a8eaf8ffe9a5a7f9f9f9a9faa9f8fb)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 77 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 14))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal fileio_enable ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 106 (_process 7 (15)(ns 4611686018427387904))))
		(_signal (_delayed do'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 175 (_process 11 (5)(ns 4607182418800017408))))
		(_process
			(line__95(_architecture 0 0 95 (_assertion (_simple)(_sensitivity(14))(_monitor))))
			(line__98(_architecture 1 0 98 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__100(_architecture 2 0 100 (_assignment (_simple)(_target(1)))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_target(2))(_sensitivity(6)(12)))))
			(line__103(_architecture 4 0 103 (_assignment (_simple)(_target(8)))))
			(line__104(_architecture 5 0 104 (_assignment (_simple)(_target(11))(_sensitivity(10(0))))))
			(line__105(_architecture 6 0 105 (_assignment (_simple)(_target(12))(_sensitivity(9(0))))))
			(line__106(_architecture 7 0 106 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(16))(_sensitivity(17)))))
			(empty_pcs(_architecture 8 0 117 (_process (_simple)(_target(10))(_sensitivity(0)(1))(_read(10(3))(10(15))(10(d_14_0))))))
			(full_pcs(_architecture 9 0 132 (_process (_target(9))(_sensitivity(7))(_read(0)(9(7))(9(15))(9(d_14_0))))))
			(write_pcs(_architecture 10 0 146 (_process (_target(3)(4))(_sensitivity(8))(_read(0)(4)(7)(11)))))
			(verify_pcs(_architecture 11 0 168 (_process (_simple)(_target(13)(14)(15))(_sensitivity(0))(_read(2)(15)(16)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 15 -1
	)
)
I 000050 55 6267          1402061937611 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402061937612 2014.06.06 09:38:57)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 65666265643232706161733f3d6363633362616361)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5061          1402061937615 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402061937616 2014.06.06 09:38:57)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 65666265643232703436733f3d6363633362616361)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 11))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 13 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 16)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 17)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_process
			(line__232(_architecture 0 0 232 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__233(_architecture 1 0 233 (_assignment (_simple)(_target(13))(_sensitivity(17)(2)))))
			(line__236(_architecture 2 0 236 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__237(_architecture 3 0 237 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__238(_architecture 4 0 238 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 6 0 246 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(17)))))
			(wr_pcs(_architecture 7 0 259 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(16)(3)(4)))))
			(ptr_pcs(_architecture 8 0 272 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 21 -1
	)
)
I 000047 55 6879          1402061937801 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402061937802 2014.06.06 09:38:57)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 21222125247676342621377b792727277724772625)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 77 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 14))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal fileio_enable ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 106 (_process 7 (15)(ns 4611686018427387904))))
		(_signal (_delayed do'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 175 (_process 11 (5)(ns 4607182418800017408))))
		(_process
			(line__95(_architecture 0 0 95 (_assertion (_simple)(_sensitivity(14))(_monitor))))
			(line__98(_architecture 1 0 98 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__100(_architecture 2 0 100 (_assignment (_simple)(_target(1)))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_target(2))(_sensitivity(6)(12)))))
			(line__103(_architecture 4 0 103 (_assignment (_simple)(_target(8)))))
			(line__104(_architecture 5 0 104 (_assignment (_simple)(_target(11))(_sensitivity(10(0))))))
			(line__105(_architecture 6 0 105 (_assignment (_simple)(_target(12))(_sensitivity(9(0))))))
			(line__106(_architecture 7 0 106 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(16))(_sensitivity(17)))))
			(empty_pcs(_architecture 8 0 117 (_process (_simple)(_target(10))(_sensitivity(0)(1))(_read(10(3))(10(15))(10(d_14_0))))))
			(full_pcs(_architecture 9 0 132 (_process (_target(9))(_sensitivity(7))(_read(0)(9(7))(9(15))(9(d_14_0))))))
			(write_pcs(_architecture 10 0 146 (_process (_target(3)(4))(_sensitivity(8))(_read(0)(4)(7)(11)))))
			(verify_pcs(_architecture 11 0 168 (_process (_simple)(_target(13)(14)(15))(_sensitivity(0))(_read(2)(15)(16)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 15 -1
	)
)
I 000050 55 6267          1402062719347 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402062719348 2014.06.06 09:51:59)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 2d2928297d7a7a3829293b77752b2b2b7b2a292b29)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5061          1402062719351 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402062719352 2014.06.06 09:51:59)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 2d2928297d7a7a387c7e3b77752b2b2b7b2a292b29)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 11))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 13 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 16)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 17)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_process
			(line__232(_architecture 0 0 232 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__233(_architecture 1 0 233 (_assignment (_simple)(_target(13))(_sensitivity(17)(2)))))
			(line__236(_architecture 2 0 236 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__237(_architecture 3 0 237 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__238(_architecture 4 0 238 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 6 0 246 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(17)))))
			(wr_pcs(_architecture 7 0 259 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(16)(3)(4)))))
			(ptr_pcs(_architecture 8 0 272 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 21 -1
	)
)
I 000047 55 6879          1402062719638 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402062719639 2014.06.06 09:51:59)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 56525055540101435158400c0e5050500053005152)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 77 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 14))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal fileio_enable ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 106 (_process 7 (15)(ns 4611686018427387904))))
		(_signal (_delayed do'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 177 (_process 11 (5)(ns 4607182418800017408))))
		(_process
			(line__95(_architecture 0 0 95 (_assertion (_simple)(_sensitivity(14))(_monitor))))
			(line__98(_architecture 1 0 98 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__100(_architecture 2 0 100 (_assignment (_simple)(_target(1)))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_target(2))(_sensitivity(6)(12)))))
			(line__103(_architecture 4 0 103 (_assignment (_simple)(_target(8)))))
			(line__104(_architecture 5 0 104 (_assignment (_simple)(_target(11))(_sensitivity(10(0))))))
			(line__105(_architecture 6 0 105 (_assignment (_simple)(_target(12))(_sensitivity(9(0))))))
			(line__106(_architecture 7 0 106 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(16))(_sensitivity(17)))))
			(empty_pcs(_architecture 8 0 117 (_process (_simple)(_target(10))(_sensitivity(0)(1))(_read(10(3))(10(15))(10(d_14_0))))))
			(full_pcs(_architecture 9 0 132 (_process (_target(9))(_sensitivity(7))(_read(0)(9(7))(9(15))(9(d_14_0))))))
			(write_pcs(_architecture 10 0 146 (_process (_target(3)(4))(_sensitivity(8))(_read(0)(4)(7)(11)))))
			(verify_pcs(_architecture 11 0 170 (_process (_simple)(_target(13)(14)(15))(_sensitivity(0))(_read(2)(15)(16)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 15 -1
	)
)
I 000050 55 6267          1402062840681 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402062840682 2014.06.06 09:54:00)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 36316033346161233232206c6e3030306031323032)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5061          1402062840685 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402062840686 2014.06.06 09:54:00)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 36316033346161236765206c6e3030306031323032)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 11))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 13 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 16)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 17)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_process
			(line__232(_architecture 0 0 232 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__233(_architecture 1 0 233 (_assignment (_simple)(_target(13))(_sensitivity(17)(2)))))
			(line__236(_architecture 2 0 236 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__237(_architecture 3 0 237 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__238(_architecture 4 0 238 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 6 0 246 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(17)))))
			(wr_pcs(_architecture 7 0 259 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(16)(3)(4)))))
			(ptr_pcs(_architecture 8 0 272 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 21 -1
	)
)
I 000047 55 6879          1402062840876 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402062840877 2014.06.06 09:54:00)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f2f5a4a2f4a5a5e7f5fce4a8aaf4f4f4a4f7a4f5f6)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 77 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 14))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal fileio_enable ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 106 (_process 7 (15)(ns 4611686018427387904))))
		(_signal (_delayed do'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 177 (_process 11 (5)(ns 4607182418800017408))))
		(_process
			(line__95(_architecture 0 0 95 (_assertion (_simple)(_sensitivity(14))(_monitor))))
			(line__98(_architecture 1 0 98 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__100(_architecture 2 0 100 (_assignment (_simple)(_target(1)))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_target(2))(_sensitivity(6)(12)))))
			(line__103(_architecture 4 0 103 (_assignment (_simple)(_target(8)))))
			(line__104(_architecture 5 0 104 (_assignment (_simple)(_target(11))(_sensitivity(10(0))))))
			(line__105(_architecture 6 0 105 (_assignment (_simple)(_target(12))(_sensitivity(9(0))))))
			(line__106(_architecture 7 0 106 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(16))(_sensitivity(17)))))
			(empty_pcs(_architecture 8 0 117 (_process (_simple)(_target(10))(_sensitivity(0)(1))(_read(10(3))(10(15))(10(d_14_0))))))
			(full_pcs(_architecture 9 0 132 (_process (_target(9))(_sensitivity(7))(_read(0)(9(7))(9(15))(9(d_14_0))))))
			(write_pcs(_architecture 10 0 146 (_process (_target(3)(4))(_sensitivity(8))(_read(0)(4)(7)(11)))))
			(verify_pcs(_architecture 11 0 170 (_process (_simple)(_target(13)(14)(15))(_sensitivity(0))(_read(2)(15)(16)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 15 -1
	)
)
I 000050 55 6267          1402063081278 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402063081279 2014.06.06 09:58:01)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code e0b5e2b3e4b7b7f5e4e4f6bab8e6e6e6b6e7e4e6e4)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5061          1402063081282 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402063081283 2014.06.06 09:58:01)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code e0b5e2b3e4b7b7f5b1b3f6bab8e6e6e6b6e7e4e6e4)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 11))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 13 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 16)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 17)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_process
			(line__232(_architecture 0 0 232 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__233(_architecture 1 0 233 (_assignment (_simple)(_target(13))(_sensitivity(17)(2)))))
			(line__236(_architecture 2 0 236 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__237(_architecture 3 0 237 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__238(_architecture 4 0 238 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 6 0 246 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(17)))))
			(wr_pcs(_architecture 7 0 259 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(16)(3)(4)))))
			(ptr_pcs(_architecture 8 0 272 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 21 -1
	)
)
I 000050 55 6267          1402063201539 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402063201540 2014.06.06 10:00:01)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code a5aaf2f2a4f2f2b0a1a1b3fffda3a3a3f3a2a1a3a1)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5061          1402063201553 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402063201554 2014.06.06 10:00:01)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code b5bae2e1b4e2e2a0e4e6a3efedb3b3b3e3b2b1b3b1)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 11))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 13 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 16)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 17)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_process
			(line__232(_architecture 0 0 232 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__233(_architecture 1 0 233 (_assignment (_simple)(_target(13))(_sensitivity(17)(2)))))
			(line__236(_architecture 2 0 236 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__237(_architecture 3 0 237 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__238(_architecture 4 0 238 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 6 0 246 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(17)))))
			(wr_pcs(_architecture 7 0 259 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(16)(3)(4)))))
			(ptr_pcs(_architecture 8 0 272 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 21 -1
	)
)
I 000047 55 6879          1402063201742 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402063201743 2014.06.06 10:00:01)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 707f207174272765777e662a287676762675267774)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 77 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 14))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal fileio_enable ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 106 (_process 7 (15)(ns 4611686018427387904))))
		(_signal (_delayed do'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 177 (_process 11 (5)(ns 4607182418800017408))))
		(_process
			(line__95(_architecture 0 0 95 (_assertion (_simple)(_sensitivity(14))(_monitor))))
			(line__98(_architecture 1 0 98 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__100(_architecture 2 0 100 (_assignment (_simple)(_target(1)))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_target(2))(_sensitivity(6)(12)))))
			(line__103(_architecture 4 0 103 (_assignment (_simple)(_target(8)))))
			(line__104(_architecture 5 0 104 (_assignment (_simple)(_target(11))(_sensitivity(10(0))))))
			(line__105(_architecture 6 0 105 (_assignment (_simple)(_target(12))(_sensitivity(9(0))))))
			(line__106(_architecture 7 0 106 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(16))(_sensitivity(17)))))
			(empty_pcs(_architecture 8 0 117 (_process (_simple)(_target(10))(_sensitivity(0)(1))(_read(10(3))(10(15))(10(d_14_0))))))
			(full_pcs(_architecture 9 0 132 (_process (_target(9))(_sensitivity(7))(_read(0)(9(7))(9(15))(9(d_14_0))))))
			(write_pcs(_architecture 10 0 146 (_process (_target(3)(4))(_sensitivity(8))(_read(0)(4)(7)(11)))))
			(verify_pcs(_architecture 11 0 170 (_process (_simple)(_target(13)(14)(15))(_sensitivity(0))(_read(2)(15)(16)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 15 -1
	)
)
I 000050 55 6267          1402063230016 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402063230017 2014.06.06 10:00:30)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code ebbabdb8bdbcbcfeefeffdb1b3edededbdecefedef)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5061          1402063230020 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402063230021 2014.06.06 10:00:30)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code ebbabdb8bdbcbcfebab8fdb1b3edededbdecefedef)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 11))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 13 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 16)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 17)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_process
			(line__232(_architecture 0 0 232 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__233(_architecture 1 0 233 (_assignment (_simple)(_target(13))(_sensitivity(17)(2)))))
			(line__236(_architecture 2 0 236 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__237(_architecture 3 0 237 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__238(_architecture 4 0 238 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 6 0 246 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(17)))))
			(wr_pcs(_architecture 7 0 259 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(16)(3)(4)))))
			(ptr_pcs(_architecture 8 0 272 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 21 -1
	)
)
I 000047 55 6879          1402063230220 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402063230221 2014.06.06 10:00:30)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b6e7e1e2b4e1e1a3b1b8a0eceeb0b0b0e0b3e0b1b2)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 77 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 14))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal fileio_enable ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 106 (_process 7 (15)(ns 4611686018427387904))))
		(_signal (_delayed do'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 177 (_process 11 (5)(ns 4607182418800017408))))
		(_process
			(line__95(_architecture 0 0 95 (_assertion (_simple)(_sensitivity(14))(_monitor))))
			(line__98(_architecture 1 0 98 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__100(_architecture 2 0 100 (_assignment (_simple)(_target(1)))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_target(2))(_sensitivity(6)(12)))))
			(line__103(_architecture 4 0 103 (_assignment (_simple)(_target(8)))))
			(line__104(_architecture 5 0 104 (_assignment (_simple)(_target(11))(_sensitivity(10(0))))))
			(line__105(_architecture 6 0 105 (_assignment (_simple)(_target(12))(_sensitivity(9(0))))))
			(line__106(_architecture 7 0 106 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(16))(_sensitivity(17)))))
			(empty_pcs(_architecture 8 0 117 (_process (_simple)(_target(10))(_sensitivity(0)(1))(_read(10(3))(10(15))(10(d_14_0))))))
			(full_pcs(_architecture 9 0 132 (_process (_target(9))(_sensitivity(7))(_read(0)(9(7))(9(15))(9(d_14_0))))))
			(write_pcs(_architecture 10 0 146 (_process (_target(3)(4))(_sensitivity(8))(_read(0)(4)(7)(11)))))
			(verify_pcs(_architecture 11 0 170 (_process (_simple)(_target(13)(14)(15))(_sensitivity(0))(_read(2)(15)(16)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 15 -1
	)
)
I 000050 55 6267          1402063270104 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402063270105 2014.06.06 10:01:10)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 87898b8984d0d092838391dddf818181d180838183)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5061          1402063270108 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402063270109 2014.06.06 10:01:10)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 87898b8984d0d092d6d491dddf818181d180838183)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 11))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 13 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 16)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 17)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_process
			(line__232(_architecture 0 0 232 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__233(_architecture 1 0 233 (_assignment (_simple)(_target(13))(_sensitivity(17)(2)))))
			(line__236(_architecture 2 0 236 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__237(_architecture 3 0 237 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__238(_architecture 4 0 238 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 6 0 246 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(17)))))
			(wr_pcs(_architecture 7 0 259 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(16)(3)(4)))))
			(ptr_pcs(_architecture 8 0 272 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 21 -1
	)
)
I 000047 55 6879          1402063270307 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402063270308 2014.06.06 10:01:10)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 525c5f5154050547555d44080a5454540457045556)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 77 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 14))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal fileio_enable ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 106 (_process 7 (15)(ns 4611686018427387904))))
		(_signal (_delayed do'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 178 (_process 11 (5)(ns 4607182418800017408))))
		(_process
			(line__95(_architecture 0 0 95 (_assertion (_simple)(_sensitivity(14))(_monitor))))
			(line__98(_architecture 1 0 98 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__100(_architecture 2 0 100 (_assignment (_simple)(_target(1)))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_target(2))(_sensitivity(6)(12)))))
			(line__103(_architecture 4 0 103 (_assignment (_simple)(_target(8)))))
			(line__104(_architecture 5 0 104 (_assignment (_simple)(_target(11))(_sensitivity(10(0))))))
			(line__105(_architecture 6 0 105 (_assignment (_simple)(_target(12))(_sensitivity(9(0))))))
			(line__106(_architecture 7 0 106 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(16))(_sensitivity(17)))))
			(empty_pcs(_architecture 8 0 117 (_process (_simple)(_target(10))(_sensitivity(0)(1))(_read(10(3))(10(15))(10(d_14_0))))))
			(full_pcs(_architecture 9 0 132 (_process (_target(9))(_sensitivity(7))(_read(0)(9(7))(9(15))(9(d_14_0))))))
			(write_pcs(_architecture 10 0 146 (_process (_target(3)(4))(_sensitivity(8))(_read(0)(4)(7)(11)))))
			(verify_pcs(_architecture 11 0 171 (_process (_simple)(_target(13)(14)(15))(_sensitivity(0))(_read(2)(15)(16)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 15 -1
	)
)
I 000050 55 6267          1402063356632 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402063356633 2014.06.06 10:02:36)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 7d2f287c2d2a2a6879796b27257b7b7b2b7a797b79)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5061          1402063356636 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402063356637 2014.06.06 10:02:36)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 7d2f287c2d2a2a682c2e6b27257b7b7b2b7a797b79)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 11))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 13 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 16)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 17)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_process
			(line__232(_architecture 0 0 232 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__233(_architecture 1 0 233 (_assignment (_simple)(_target(13))(_sensitivity(17)(2)))))
			(line__236(_architecture 2 0 236 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__237(_architecture 3 0 237 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__238(_architecture 4 0 238 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 6 0 246 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(17)))))
			(wr_pcs(_architecture 7 0 259 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(16)(3)(4)))))
			(ptr_pcs(_architecture 8 0 272 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 21 -1
	)
)
I 000047 55 6879          1402063356835 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402063356836 2014.06.06 10:02:36)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 481a1e4a441f1f5d4f475e12104e4e4e1e4d1e4f4c)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 77 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 14))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal fileio_enable ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 106 (_process 7 (15)(ns 4611686018427387904))))
		(_signal (_delayed do'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 178 (_process 11 (5)(ns 4607182418800017408))))
		(_process
			(line__95(_architecture 0 0 95 (_assertion (_simple)(_sensitivity(14))(_monitor))))
			(line__98(_architecture 1 0 98 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__100(_architecture 2 0 100 (_assignment (_simple)(_target(1)))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_target(2))(_sensitivity(6)(12)))))
			(line__103(_architecture 4 0 103 (_assignment (_simple)(_target(8)))))
			(line__104(_architecture 5 0 104 (_assignment (_simple)(_target(11))(_sensitivity(10(0))))))
			(line__105(_architecture 6 0 105 (_assignment (_simple)(_target(12))(_sensitivity(9(0))))))
			(line__106(_architecture 7 0 106 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(16))(_sensitivity(17)))))
			(empty_pcs(_architecture 8 0 117 (_process (_simple)(_target(10))(_sensitivity(0)(1))(_read(10(3))(10(15))(10(d_14_0))))))
			(full_pcs(_architecture 9 0 132 (_process (_target(9))(_sensitivity(7))(_read(0)(9(7))(9(15))(9(d_14_0))))))
			(write_pcs(_architecture 10 0 146 (_process (_target(3)(4))(_sensitivity(8))(_read(0)(4)(7)(11)))))
			(verify_pcs(_architecture 11 0 171 (_process (_simple)(_target(13)(14)(15))(_sensitivity(0))(_read(2)(15)(16)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 15 -1
	)
)
I 000050 55 6267          1402063403559 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402063403560 2014.06.06 10:03:23)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code ca9ccf9f9f9d9ddfcecedc9092cccccc9ccdceccce)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5061          1402063403563 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402063403564 2014.06.06 10:03:23)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code ca9ccf9f9f9d9ddf9b99dc9092cccccc9ccdceccce)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 11))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 13 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 16)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 17)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_process
			(line__232(_architecture 0 0 232 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__233(_architecture 1 0 233 (_assignment (_simple)(_target(13))(_sensitivity(17)(2)))))
			(line__236(_architecture 2 0 236 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__237(_architecture 3 0 237 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__238(_architecture 4 0 238 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 6 0 246 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(17)))))
			(wr_pcs(_architecture 7 0 259 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(16)(3)(4)))))
			(ptr_pcs(_architecture 8 0 272 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 21 -1
	)
)
I 000047 55 6879          1402063403765 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402063403766 2014.06.06 10:03:23)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 95c3939a94c2c28092c183cfcd939393c390c39291)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 77 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 14))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal fileio_enable ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 106 (_process 7 (15)(ns 4611686018427387904))))
		(_signal (_delayed do'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 180 (_process 11 (5)(ns 4607182418800017408))))
		(_process
			(line__95(_architecture 0 0 95 (_assertion (_simple)(_sensitivity(14))(_monitor))))
			(line__98(_architecture 1 0 98 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__100(_architecture 2 0 100 (_assignment (_simple)(_target(1)))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_target(2))(_sensitivity(6)(12)))))
			(line__103(_architecture 4 0 103 (_assignment (_simple)(_target(8)))))
			(line__104(_architecture 5 0 104 (_assignment (_simple)(_target(11))(_sensitivity(10(0))))))
			(line__105(_architecture 6 0 105 (_assignment (_simple)(_target(12))(_sensitivity(9(0))))))
			(line__106(_architecture 7 0 106 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(16))(_sensitivity(17)))))
			(empty_pcs(_architecture 8 0 117 (_process (_simple)(_target(10))(_sensitivity(0)(1))(_read(10(3))(10(15))(10(d_14_0))))))
			(full_pcs(_architecture 9 0 132 (_process (_target(9))(_sensitivity(7))(_read(0)(9(7))(9(15))(9(d_14_0))))))
			(write_pcs(_architecture 10 0 146 (_process (_target(3)(4))(_sensitivity(8))(_read(0)(4)(7)(11)))))
			(verify_pcs(_architecture 11 0 173 (_process (_simple)(_target(13)(14)(15))(_sensitivity(0))(_read(2)(15)(16)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 15 -1
	)
)
I 000050 55 6267          1402063464886 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402063464887 2014.06.06 10:04:24)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 56585355540101435252400c0e5050500051525052)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5061          1402063464899 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402063464900 2014.06.06 10:04:24)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 66686366643131733735703c3e6060603061626062)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 11))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 13 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 16)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 17)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_process
			(line__232(_architecture 0 0 232 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__233(_architecture 1 0 233 (_assignment (_simple)(_target(13))(_sensitivity(17)(2)))))
			(line__236(_architecture 2 0 236 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__237(_architecture 3 0 237 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__238(_architecture 4 0 238 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 6 0 246 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(17)))))
			(wr_pcs(_architecture 7 0 259 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(16)(3)(4)))))
			(ptr_pcs(_architecture 8 0 272 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 21 -1
	)
)
I 000047 55 6879          1402063465089 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402063465090 2014.06.06 10:04:25)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 212f2725247676342676377b792727277724772625)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 77 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 14))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal fileio_enable ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 106 (_process 7 (15)(ns 4611686018427387904))))
		(_signal (_delayed do'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 179 (_process 11 (5)(ns 4607182418800017408))))
		(_process
			(line__95(_architecture 0 0 95 (_assertion (_simple)(_sensitivity(14))(_monitor))))
			(line__98(_architecture 1 0 98 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__100(_architecture 2 0 100 (_assignment (_simple)(_target(1)))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_target(2))(_sensitivity(6)(12)))))
			(line__103(_architecture 4 0 103 (_assignment (_simple)(_target(8)))))
			(line__104(_architecture 5 0 104 (_assignment (_simple)(_target(11))(_sensitivity(10(0))))))
			(line__105(_architecture 6 0 105 (_assignment (_simple)(_target(12))(_sensitivity(9(0))))))
			(line__106(_architecture 7 0 106 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(16))(_sensitivity(17)))))
			(empty_pcs(_architecture 8 0 117 (_process (_simple)(_target(10))(_sensitivity(0)(1))(_read(10(3))(10(15))(10(d_14_0))))))
			(full_pcs(_architecture 9 0 132 (_process (_target(9))(_sensitivity(7))(_read(0)(9(7))(9(15))(9(d_14_0))))))
			(write_pcs(_architecture 10 0 146 (_process (_target(3)(4))(_sensitivity(8))(_read(0)(4)(7)(11)))))
			(verify_pcs(_architecture 11 0 172 (_process (_simple)(_target(13)(14)(15))(_sensitivity(0))(_read(2)(15)(16)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 15 -1
	)
)
I 000050 55 6267          1402063575329 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402063575330 2014.06.06 10:06:15)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code c7c4c392c49090d2c3c3d19d9fc1c1c191c0c3c1c3)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5061          1402063575333 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402063575334 2014.06.06 10:06:15)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code c7c4c392c49090d29694d19d9fc1c1c191c0c3c1c3)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 11))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 13 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 16)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 17)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_process
			(line__232(_architecture 0 0 232 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__233(_architecture 1 0 233 (_assignment (_simple)(_target(13))(_sensitivity(17)(2)))))
			(line__236(_architecture 2 0 236 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__237(_architecture 3 0 237 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__238(_architecture 4 0 238 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 6 0 246 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(17)))))
			(wr_pcs(_architecture 7 0 259 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(16)(3)(4)))))
			(ptr_pcs(_architecture 8 0 272 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 21 -1
	)
)
I 000047 55 6879          1402063575516 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402063575517 2014.06.06 10:06:15)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8281878c84d5d59785d594d8da848484d487d48586)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 77 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 14))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal fileio_enable ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 106 (_process 7 (15)(ns 4611686018427387904))))
		(_signal (_delayed do'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 179 (_process 11 (5)(ns 4607182418800017408))))
		(_process
			(line__95(_architecture 0 0 95 (_assertion (_simple)(_sensitivity(14))(_monitor))))
			(line__98(_architecture 1 0 98 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__100(_architecture 2 0 100 (_assignment (_simple)(_target(1)))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_target(2))(_sensitivity(6)(12)))))
			(line__103(_architecture 4 0 103 (_assignment (_simple)(_target(8)))))
			(line__104(_architecture 5 0 104 (_assignment (_simple)(_target(11))(_sensitivity(10(0))))))
			(line__105(_architecture 6 0 105 (_assignment (_simple)(_target(12))(_sensitivity(9(0))))))
			(line__106(_architecture 7 0 106 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(16))(_sensitivity(17)))))
			(empty_pcs(_architecture 8 0 117 (_process (_simple)(_target(10))(_sensitivity(0)(1))(_read(10(3))(10(15))(10(d_14_0))))))
			(full_pcs(_architecture 9 0 132 (_process (_target(9))(_sensitivity(7))(_read(0)(9(7))(9(15))(9(d_14_0))))))
			(write_pcs(_architecture 10 0 146 (_process (_target(3)(4))(_sensitivity(8))(_read(0)(4)(7)(11)))))
			(verify_pcs(_architecture 11 0 172 (_process (_simple)(_target(13)(14)(15))(_sensitivity(0))(_read(2)(15)(16)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 15 -1
	)
)
I 000050 55 6267          1402063784370 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402063784371 2014.06.06 10:09:44)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 59595c5a540e0e4c5d5d4f03015f5f5f0f5e5d5f5d)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5061          1402063784374 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402063784375 2014.06.06 10:09:44)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 59595c5a540e0e4c080a4f03015f5f5f0f5e5d5f5d)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 11))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 13 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 16)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 17)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_process
			(line__232(_architecture 0 0 232 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__233(_architecture 1 0 233 (_assignment (_simple)(_target(13))(_sensitivity(17)(2)))))
			(line__236(_architecture 2 0 236 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__237(_architecture 3 0 237 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__238(_architecture 4 0 238 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 6 0 246 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(17)))))
			(wr_pcs(_architecture 7 0 259 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(16)(3)(4)))))
			(ptr_pcs(_architecture 8 0 272 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 21 -1
	)
)
I 000047 55 6880          1402063784557 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402063784558 2014.06.06 10:09:44)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 14141213144343011343024e4c1212124211421310)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 77 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 14))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal fileio_enable ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 106 (_process 7 (15)(ns 4611686018427387904))))
		(_signal (_delayed do'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 179 (_process 11 (5)(ns 4607182418800017408))))
		(_process
			(line__95(_architecture 0 0 95 (_assertion (_simple)(_sensitivity(14))(_monitor))))
			(line__98(_architecture 1 0 98 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__100(_architecture 2 0 100 (_assignment (_simple)(_target(1)))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_target(2))(_sensitivity(6)(12)))))
			(line__103(_architecture 4 0 103 (_assignment (_simple)(_target(8)))))
			(line__104(_architecture 5 0 104 (_assignment (_simple)(_target(11))(_sensitivity(10(0))))))
			(line__105(_architecture 6 0 105 (_assignment (_simple)(_target(12))(_sensitivity(9(0))))))
			(line__106(_architecture 7 0 106 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(16))(_sensitivity(17)))))
			(empty_pcs(_architecture 8 0 117 (_process (_simple)(_target(10))(_sensitivity(0)(1))(_read(10(3))(10(15))(10(d_14_0))))))
			(full_pcs(_architecture 9 0 132 (_process (_target(9))(_sensitivity(7))(_read(0)(9(7))(9(15))(9(d_14_0))))))
			(write_pcs(_architecture 10 0 146 (_process (_target(3)(4))(_sensitivity(8))(_read(0)(4)(7)(11)))))
			(verify_pcs(_architecture 11 0 172 (_process (_simple)(_target(13)(14)(15))(_sensitivity(0))(_read(2)(15)(16)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 15 -1
	)
)
I 000050 55 6267          1402063910385 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402063910386 2014.06.06 10:11:50)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 9a98ca95cfcdcd8f9e9e8cc0c29c9c9ccc9d9e9c9e)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5061          1402063910389 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402063910390 2014.06.06 10:11:50)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 9a98ca95cfcdcd8fcbc98cc0c29c9c9ccc9d9e9c9e)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 11))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 13 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 16)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 17)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_process
			(line__232(_architecture 0 0 232 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__233(_architecture 1 0 233 (_assignment (_simple)(_target(13))(_sensitivity(17)(2)))))
			(line__236(_architecture 2 0 236 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__237(_architecture 3 0 237 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__238(_architecture 4 0 238 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 6 0 246 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(17)))))
			(wr_pcs(_architecture 7 0 259 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(16)(3)(4)))))
			(ptr_pcs(_architecture 8 0 272 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 21 -1
	)
)
I 000050 55 6267          1402063983627 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402063983628 2014.06.06 10:13:03)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code b5b5e3e1b4e2e2a0b1b1a3efedb3b3b3e3b2b1b3b1)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5061          1402063983631 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402063983639 2014.06.06 10:13:03)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code c4c49291c49393d19597d29e9cc2c2c292c3c0c2c0)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 11))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 13 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 16)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 17)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_process
			(line__232(_architecture 0 0 232 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__233(_architecture 1 0 233 (_assignment (_simple)(_target(13))(_sensitivity(17)(2)))))
			(line__236(_architecture 2 0 236 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__237(_architecture 3 0 237 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__238(_architecture 4 0 238 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 6 0 246 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(17)))))
			(wr_pcs(_architecture 7 0 259 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(16)(3)(4)))))
			(ptr_pcs(_architecture 8 0 272 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 21 -1
	)
)
I 000047 55 6880          1402063983829 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402063983830 2014.06.06 10:13:03)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 7f7f287e2d28286a782a692527797979297a29787b)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 77 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 14))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal fileio_enable ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 106 (_process 7 (15)(ns 4611686018427387904))))
		(_signal (_delayed do'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 181 (_process 11 (5)(ns 4607182418800017408))))
		(_process
			(line__95(_architecture 0 0 95 (_assertion (_simple)(_sensitivity(14))(_monitor))))
			(line__98(_architecture 1 0 98 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__100(_architecture 2 0 100 (_assignment (_simple)(_target(1)))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_target(2))(_sensitivity(6)(12)))))
			(line__103(_architecture 4 0 103 (_assignment (_simple)(_target(8)))))
			(line__104(_architecture 5 0 104 (_assignment (_simple)(_target(11))(_sensitivity(10(0))))))
			(line__105(_architecture 6 0 105 (_assignment (_simple)(_target(12))(_sensitivity(9(0))))))
			(line__106(_architecture 7 0 106 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(16))(_sensitivity(17)))))
			(empty_pcs(_architecture 8 0 117 (_process (_simple)(_target(10))(_sensitivity(0)(1))(_read(10(3))(10(15))(10(d_14_0))))))
			(full_pcs(_architecture 9 0 132 (_process (_target(9))(_sensitivity(7))(_read(0)(9(7))(9(15))(9(d_14_0))))))
			(write_pcs(_architecture 10 0 146 (_process (_target(3)(4))(_sensitivity(8))(_read(0)(4)(7)(11)))))
			(verify_pcs(_architecture 11 0 174 (_process (_simple)(_target(13)(14)(15))(_sensitivity(0))(_read(2)(15)(16)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 15 -1
	)
)
I 000050 55 6267          1402064100454 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402064100455 2014.06.06 10:15:00)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 1211121514454507161604484a1414144415161416)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5061          1402064100458 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402064100459 2014.06.06 10:15:00)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 1211121514454507434104484a1414144415161416)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 11))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 13 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 16)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 17)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_process
			(line__232(_architecture 0 0 232 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__233(_architecture 1 0 233 (_assignment (_simple)(_target(13))(_sensitivity(17)(2)))))
			(line__236(_architecture 2 0 236 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__237(_architecture 3 0 237 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__238(_architecture 4 0 238 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 6 0 246 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(17)))))
			(wr_pcs(_architecture 7 0 259 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(16)(3)(4)))))
			(ptr_pcs(_architecture 8 0 272 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 21 -1
	)
)
I 000050 55 6267          1402064142699 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402064142700 2014.06.06 10:15:42)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 17451a10144040021313014d4f1111114110131113)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5061          1402064142703 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402064142704 2014.06.06 10:15:42)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 17451a10144040024644014d4f1111114110131113)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 11))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 13 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 16)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 17)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_process
			(line__232(_architecture 0 0 232 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__233(_architecture 1 0 233 (_assignment (_simple)(_target(13))(_sensitivity(17)(2)))))
			(line__236(_architecture 2 0 236 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__237(_architecture 3 0 237 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__238(_architecture 4 0 238 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 6 0 246 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(17)))))
			(wr_pcs(_architecture 7 0 259 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(16)(3)(4)))))
			(ptr_pcs(_architecture 8 0 272 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 21 -1
	)
)
I 000047 55 7283          1402064142901 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402064142902 2014.06.06 10:15:42)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code e2b0efb1e4b5b5f7e6e4f4b8bae4e4e4b4e7b4e5e6)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 79 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal fileio_enable ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 65 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 108 (_process 7 (17)(ns 4611686018427387904))))
		(_signal (_delayed do'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 185 (_process 13 (5)(ns 4607182418800017408))))
		(_process
			(line__97(_architecture 0 0 97 (_assertion (_simple)(_sensitivity(16))(_monitor))))
			(line__100(_architecture 1 0 100 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__102(_architecture 2 0 102 (_assignment (_simple)(_target(1)))))
			(line__103(_architecture 3 0 103 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__105(_architecture 4 0 105 (_assignment (_simple)(_target(10)))))
			(line__106(_architecture 5 0 106 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__107(_architecture 6 0 107 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__108(_architecture 7 0 108 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(19)))))
			(line__109(_architecture 8 0 109 (_assignment (_simple)(_target(9))(_sensitivity(3)(7)))))
			(line__110(_architecture 9 0 110 (_assignment (_simple)(_target(8))(_sensitivity(2)(6)))))
			(empty_pcs(_architecture 10 0 121 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 136 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 150 (_process (_target(3)(4))(_sensitivity(10))(_read(0)(4)(7)(13)))))
			(verify_pcs(_architecture 13 0 178 (_process (_simple)(_target(15)(16)(17))(_sensitivity(0))(_read(2)(17)(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 17 -1
	)
)
I 000050 55 6267          1402064177706 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402064177707 2014.06.06 10:16:17)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code d5d5d087d48282c0d1d1c38f8dd3d3d383d2d1d3d1)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5061          1402064177710 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402064177711 2014.06.06 10:16:17)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code d5d5d087d48282c08486c38f8dd3d3d383d2d1d3d1)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 11))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 13 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 16)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 17)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_process
			(line__232(_architecture 0 0 232 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__233(_architecture 1 0 233 (_assignment (_simple)(_target(13))(_sensitivity(17)(2)))))
			(line__236(_architecture 2 0 236 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__237(_architecture 3 0 237 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__238(_architecture 4 0 238 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 6 0 246 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(17)))))
			(wr_pcs(_architecture 7 0 259 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(16)(3)(4)))))
			(ptr_pcs(_architecture 8 0 272 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 21 -1
	)
)
I 000047 55 7282          1402064177909 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402064177910 2014.06.06 10:16:17)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code a0a0a6f7a4f7f7b5a4a6b6faf8a6a6a6f6a5f6a7a4)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 79 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal fileio_enable ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 65 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 108 (_process 7 (17)(ns 4611686018427387904))))
		(_signal (_delayed do'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 185 (_process 13 (5)(ns 4607182418800017408))))
		(_process
			(line__97(_architecture 0 0 97 (_assertion (_simple)(_sensitivity(16))(_monitor))))
			(line__100(_architecture 1 0 100 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__102(_architecture 2 0 102 (_assignment (_simple)(_target(1)))))
			(line__103(_architecture 3 0 103 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__105(_architecture 4 0 105 (_assignment (_simple)(_target(10)))))
			(line__106(_architecture 5 0 106 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__107(_architecture 6 0 107 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__108(_architecture 7 0 108 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(19)))))
			(line__109(_architecture 8 0 109 (_assignment (_simple)(_target(9))(_sensitivity(3)(7)))))
			(line__110(_architecture 9 0 110 (_assignment (_simple)(_target(8))(_sensitivity(2)(6)))))
			(empty_pcs(_architecture 10 0 121 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 136 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 150 (_process (_target(3)(4))(_sensitivity(10))(_read(0)(4)(7)(13)))))
			(verify_pcs(_architecture 13 0 178 (_process (_simple)(_target(15)(16)(17))(_sensitivity(0))(_read(2)(17)(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 17 -1
	)
)
I 000050 55 6267          1402064235567 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402064235568 2014.06.06 10:17:15)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code dad8dd888f8d8dcfdedecc8082dcdcdc8cdddedcde)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5061          1402064235571 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402064235572 2014.06.06 10:17:15)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code dad8dd888f8d8dcf8b89cc8082dcdcdc8cdddedcde)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 11))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 13 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 16)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 17)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_process
			(line__232(_architecture 0 0 232 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__233(_architecture 1 0 233 (_assignment (_simple)(_target(13))(_sensitivity(17)(2)))))
			(line__236(_architecture 2 0 236 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__237(_architecture 3 0 237 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__238(_architecture 4 0 238 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 6 0 246 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(17)))))
			(wr_pcs(_architecture 7 0 259 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(16)(3)(4)))))
			(ptr_pcs(_architecture 8 0 272 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 21 -1
	)
)
I 000047 55 7282          1402064235754 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402064235755 2014.06.06 10:17:15)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 9597959a94c2c280919283cfcd939393c390c39291)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 79 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal fileio_enable ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 65 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 108 (_process 7 (17)(ns 4611686018427387904))))
		(_signal (_delayed do'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 186 (_process 13 (5)(ns 4607182418800017408))))
		(_process
			(line__97(_architecture 0 0 97 (_assertion (_simple)(_sensitivity(16))(_monitor))))
			(line__100(_architecture 1 0 100 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__102(_architecture 2 0 102 (_assignment (_simple)(_target(1)))))
			(line__103(_architecture 3 0 103 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__105(_architecture 4 0 105 (_assignment (_simple)(_target(10)))))
			(line__106(_architecture 5 0 106 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__107(_architecture 6 0 107 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__108(_architecture 7 0 108 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(19)))))
			(line__109(_architecture 8 0 109 (_assignment (_simple)(_target(9))(_sensitivity(3)(7)))))
			(line__110(_architecture 9 0 110 (_assignment (_simple)(_target(8))(_sensitivity(2)(6)))))
			(empty_pcs(_architecture 10 0 121 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 136 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 150 (_process (_target(3)(4))(_sensitivity(10))(_read(0)(4)(7)(13)))))
			(verify_pcs(_architecture 13 0 179 (_process (_simple)(_target(15)(16)(17))(_sensitivity(0))(_read(2)(17)(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 17 -1
	)
)
I 000050 55 6267          1402064298499 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402064298500 2014.06.06 10:18:18)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code adaea0fafdfafab8a9a9bbf7f5abababfbaaa9aba9)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5061          1402064298503 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402064298504 2014.06.06 10:18:18)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code adaea0fafdfafab8fcfebbf7f5abababfbaaa9aba9)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 11))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 13 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 16)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 17)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_process
			(line__232(_architecture 0 0 232 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__233(_architecture 1 0 233 (_assignment (_simple)(_target(13))(_sensitivity(17)(2)))))
			(line__236(_architecture 2 0 236 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__237(_architecture 3 0 237 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__238(_architecture 4 0 238 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 6 0 246 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(17)))))
			(wr_pcs(_architecture 7 0 259 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(16)(3)(4)))))
			(ptr_pcs(_architecture 8 0 272 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 21 -1
	)
)
I 000047 55 7285          1402064298700 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402064298701 2014.06.06 10:18:18)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 787b2d79742f2f6d7c7e6e22207e7e7e2e7d2e7f7c)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 79 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal fileio_enable ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 65 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 108 (_process 7 (17)(ns 4611686018427387904))))
		(_signal (_delayed do'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 185 (_process 13 (5)(ns 4607182418800017408))))
		(_process
			(line__97(_architecture 0 0 97 (_assertion (_simple)(_sensitivity(16))(_monitor))))
			(line__100(_architecture 1 0 100 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__102(_architecture 2 0 102 (_assignment (_simple)(_target(1)))))
			(line__103(_architecture 3 0 103 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__105(_architecture 4 0 105 (_assignment (_simple)(_target(10)))))
			(line__106(_architecture 5 0 106 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__107(_architecture 6 0 107 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__108(_architecture 7 0 108 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(19)))))
			(line__109(_architecture 8 0 109 (_assignment (_simple)(_target(9))(_sensitivity(3)(7)))))
			(line__110(_architecture 9 0 110 (_assignment (_simple)(_target(8))(_sensitivity(2)(6)))))
			(empty_pcs(_architecture 10 0 121 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 136 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 150 (_process (_target(3)(4))(_sensitivity(10))(_read(0)(3)(4)(7)(13)))))
			(verify_pcs(_architecture 13 0 178 (_process (_simple)(_target(15)(16)(17))(_sensitivity(0))(_read(2)(17)(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 17 -1
	)
)
I 000050 55 6267          1402064448556 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402064448557 2014.06.06 10:20:48)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code d6d8d184d48181c3d2d2c08c8ed0d0d080d1d2d0d2)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5253          1402064448560 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402064448561 2014.06.06 10:20:48)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code d6d8d184d48181c388d0c08c8ed0d0d080d1d2d0d2)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 12))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 14 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 15)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 17)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 18)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 19)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 21)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ))))
		(_process
			(line__233(_architecture 0 0 233 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__234(_architecture 1 0 234 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__237(_architecture 2 0 237 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__238(_architecture 3 0 238 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__239(_architecture 4 0 239 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__240(_architecture 5 0 240 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__243(_architecture 6 0 243 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 7 0 248 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(18)))))
			(wr_pcs(_architecture 8 0 261 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 9 0 274 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 22 -1
	)
)
I 000047 55 7285          1402064448745 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402064448746 2014.06.06 10:20:48)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 929c929d94c5c587969484c8ca949494c497c49596)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 79 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal fileio_enable ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 65 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 108 (_process 7 (17)(ns 4611686018427387904))))
		(_signal (_delayed do'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 185 (_process 13 (5)(ns 4607182418800017408))))
		(_process
			(line__97(_architecture 0 0 97 (_assertion (_simple)(_sensitivity(16))(_monitor))))
			(line__100(_architecture 1 0 100 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__102(_architecture 2 0 102 (_assignment (_simple)(_target(1)))))
			(line__103(_architecture 3 0 103 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__105(_architecture 4 0 105 (_assignment (_simple)(_target(10)))))
			(line__106(_architecture 5 0 106 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__107(_architecture 6 0 107 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__108(_architecture 7 0 108 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(19)))))
			(line__109(_architecture 8 0 109 (_assignment (_simple)(_target(9))(_sensitivity(3)(7)))))
			(line__110(_architecture 9 0 110 (_assignment (_simple)(_target(8))(_sensitivity(2)(6)))))
			(empty_pcs(_architecture 10 0 121 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 136 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 150 (_process (_target(3)(4))(_sensitivity(10))(_read(0)(3)(4)(7)(13)))))
			(verify_pcs(_architecture 13 0 178 (_process (_simple)(_target(15)(16)(17))(_sensitivity(0))(_read(2)(17)(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 17 -1
	)
)
I 000050 55 6267          1402064543984 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402064543985 2014.06.06 10:22:23)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 989f949794cfcf8d9c9c8ec2c09e9e9ece9f9c9e9c)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5253          1402064543988 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402064543989 2014.06.06 10:22:23)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 989f949794cfcf8dc69e8ec2c09e9e9ece9f9c9e9c)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 12))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 14 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 15)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 17)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 18)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 19)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 21)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ))))
		(_process
			(line__233(_architecture 0 0 233 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__234(_architecture 1 0 234 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__237(_architecture 2 0 237 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__238(_architecture 3 0 238 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__239(_architecture 4 0 239 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__240(_architecture 5 0 240 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__243(_architecture 6 0 243 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 7 0 248 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(18)))))
			(wr_pcs(_architecture 8 0 261 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 9 0 274 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 22 -1
	)
)
I 000047 55 7285          1402064544187 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402064544188 2014.06.06 10:22:24)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 63646e6364343476676575393b6565653566356467)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 79 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal fileio_enable ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 65 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 108 (_process 7 (17)(ns 4611686018427387904))))
		(_signal (_delayed do'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 185 (_process 13 (5)(ns 4607182418800017408))))
		(_process
			(line__97(_architecture 0 0 97 (_assertion (_simple)(_sensitivity(16))(_monitor))))
			(line__100(_architecture 1 0 100 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__102(_architecture 2 0 102 (_assignment (_simple)(_target(1)))))
			(line__103(_architecture 3 0 103 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__105(_architecture 4 0 105 (_assignment (_simple)(_target(10)))))
			(line__106(_architecture 5 0 106 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__107(_architecture 6 0 107 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__108(_architecture 7 0 108 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(19)))))
			(line__109(_architecture 8 0 109 (_assignment (_simple)(_target(9))(_sensitivity(3)(7)))))
			(line__110(_architecture 9 0 110 (_assignment (_simple)(_target(8))(_sensitivity(2)(6)))))
			(empty_pcs(_architecture 10 0 121 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 136 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 150 (_process (_target(3)(4))(_sensitivity(10))(_read(0)(3)(4)(7)(13)))))
			(verify_pcs(_architecture 13 0 178 (_process (_simple)(_target(15)(16)(17))(_sensitivity(0))(_read(2)(17)(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 17 -1
	)
)
I 000050 55 6267          1402064907041 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402064907042 2014.06.06 10:28:27)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code beb0b8eaefe9e9abbabaa8e4e6b8b8b8e8b9bab8ba)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5446          1402064907045 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402064907046 2014.06.06 10:28:27)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code beb0b8eaefe9e9abe0baa8e4e6b8b8b8e8b9bab8ba)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ))))
		(_process
			(line__234(_architecture 0 0 234 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__235(_architecture 1 0 235 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__238(_architecture 2 0 238 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__239(_architecture 3 0 239 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__240(_architecture 4 0 240 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__242(_architecture 6 0 242 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__245(_architecture 7 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 250 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)))))
			(wr_pcs(_architecture 9 0 263 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 276 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7285          1402064907231 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402064907232 2014.06.06 10:28:27)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 79777e78742e2e6c7d7f6f23217f7f7f2f7c2f7e7d)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 79 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal fileio_enable ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 65 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 108 (_process 7 (17)(ns 4611686018427387904))))
		(_signal (_delayed do'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 185 (_process 13 (5)(ns 4607182418800017408))))
		(_process
			(line__97(_architecture 0 0 97 (_assertion (_simple)(_sensitivity(16))(_monitor))))
			(line__100(_architecture 1 0 100 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__102(_architecture 2 0 102 (_assignment (_simple)(_target(1)))))
			(line__103(_architecture 3 0 103 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__105(_architecture 4 0 105 (_assignment (_simple)(_target(10)))))
			(line__106(_architecture 5 0 106 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__107(_architecture 6 0 107 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__108(_architecture 7 0 108 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(19)))))
			(line__109(_architecture 8 0 109 (_assignment (_simple)(_target(9))(_sensitivity(3)(7)))))
			(line__110(_architecture 9 0 110 (_assignment (_simple)(_target(8))(_sensitivity(2)(6)))))
			(empty_pcs(_architecture 10 0 121 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 136 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 150 (_process (_target(3)(4))(_sensitivity(10))(_read(0)(3)(4)(7)(13)))))
			(verify_pcs(_architecture 13 0 178 (_process (_simple)(_target(15)(16)(17))(_sensitivity(0))(_read(2)(17)(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 17 -1
	)
)
I 000050 55 6267          1402065420565 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402065420566 2014.06.06 10:37:00)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code b2b3bee6b4e5e5a7b6b6a4e8eab4b4b4e4b5b6b4b6)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5446          1402065420569 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402065420570 2014.06.06 10:37:00)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code b2b3bee6b4e5e5a7ecb6a4e8eab4b4b4e4b5b6b4b6)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ))))
		(_process
			(line__234(_architecture 0 0 234 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__235(_architecture 1 0 235 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__238(_architecture 2 0 238 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__239(_architecture 3 0 239 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__240(_architecture 4 0 240 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__242(_architecture 6 0 242 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__245(_architecture 7 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 250 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)))))
			(wr_pcs(_architecture 9 0 263 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 276 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7285          1402065420758 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402065420759 2014.06.06 10:37:00)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 7d7c707c2d2a2a68797b6b27257b7b7b2b782b7a79)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 79 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal fileio_enable ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 65 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 108 (_process 7 (17)(ns 4611686018427387904))))
		(_signal (_delayed do'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 185 (_process 13 (5)(ns 4607182418800017408))))
		(_process
			(line__97(_architecture 0 0 97 (_assertion (_simple)(_sensitivity(16))(_monitor))))
			(line__100(_architecture 1 0 100 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__102(_architecture 2 0 102 (_assignment (_simple)(_target(1)))))
			(line__103(_architecture 3 0 103 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__105(_architecture 4 0 105 (_assignment (_simple)(_target(10)))))
			(line__106(_architecture 5 0 106 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__107(_architecture 6 0 107 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__108(_architecture 7 0 108 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(19)))))
			(line__109(_architecture 8 0 109 (_assignment (_simple)(_target(9))(_sensitivity(3)(7)))))
			(line__110(_architecture 9 0 110 (_assignment (_simple)(_target(8))(_sensitivity(2)(6)))))
			(empty_pcs(_architecture 10 0 121 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 136 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 150 (_process (_target(3)(4))(_sensitivity(10))(_read(0)(3)(4)(7)(13)))))
			(verify_pcs(_architecture 13 0 178 (_process (_simple)(_target(15)(16)(17))(_sensitivity(0))(_read(2)(17)(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 17 -1
	)
)
I 000050 55 6267          1402065610851 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402065610852 2014.06.06 10:40:10)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code f4f7a6a4f4a3a3e1f0f0e2aeacf2f2f2a2f3f0f2f0)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5446          1402065610855 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402065610856 2014.06.06 10:40:10)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 04060002045353115a00125e5c0202025203000200)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ))))
		(_process
			(line__234(_architecture 0 0 234 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__235(_architecture 1 0 235 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__238(_architecture 2 0 238 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__239(_architecture 3 0 239 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__240(_architecture 4 0 240 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__242(_architecture 6 0 242 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__245(_architecture 7 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 250 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)))))
			(wr_pcs(_architecture 9 0 263 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 276 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7285          1402065611049 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402065611050 2014.06.06 10:40:11)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code bfbdbbebede8e8aabbb9a9e5e7b9b9b9e9bae9b8bb)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 79 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal fileio_enable ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 65 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 108 (_process 7 (17)(ns 4611686018427387904))))
		(_signal (_delayed do'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 185 (_process 13 (5)(ns 4607182418800017408))))
		(_process
			(line__97(_architecture 0 0 97 (_assertion (_simple)(_sensitivity(16))(_monitor))))
			(line__100(_architecture 1 0 100 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__102(_architecture 2 0 102 (_assignment (_simple)(_target(1)))))
			(line__103(_architecture 3 0 103 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__105(_architecture 4 0 105 (_assignment (_simple)(_target(10)))))
			(line__106(_architecture 5 0 106 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__107(_architecture 6 0 107 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__108(_architecture 7 0 108 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(19)))))
			(line__109(_architecture 8 0 109 (_assignment (_simple)(_target(9))(_sensitivity(3)(7)))))
			(line__110(_architecture 9 0 110 (_assignment (_simple)(_target(8))(_sensitivity(2)(6)))))
			(empty_pcs(_architecture 10 0 121 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 136 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 150 (_process (_target(3)(4))(_sensitivity(10))(_read(0)(3)(4)(7)(13)))))
			(verify_pcs(_architecture 13 0 178 (_process (_simple)(_target(15)(16)(17))(_sensitivity(0))(_read(2)(17)(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 17 -1
	)
)
I 000050 55 6267          1402065950060 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402065950061 2014.06.06 10:45:50)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code ededbabebdbabaf8e9e9fbb7b5ebebebbbeae9ebe9)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5446          1402065950064 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402065950065 2014.06.06 10:45:50)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code fdfdaaadadaaaae8a3f9eba7a5fbfbfbabfaf9fbf9)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ))))
		(_process
			(line__234(_architecture 0 0 234 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__235(_architecture 1 0 235 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__238(_architecture 2 0 238 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__239(_architecture 3 0 239 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__240(_architecture 4 0 240 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__242(_architecture 6 0 242 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__245(_architecture 7 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 250 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)))))
			(wr_pcs(_architecture 9 0 263 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 276 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7285          1402065950255 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402065950256 2014.06.06 10:45:50)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b8b8e8ecb4efefadbcbfaee2e0bebebeeebdeebfbc)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 79 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal fileio_enable ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 65 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 108 (_process 7 (17)(ns 4611686018427387904))))
		(_signal (_delayed do'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 186 (_process 13 (5)(ns 4607182418800017408))))
		(_process
			(line__97(_architecture 0 0 97 (_assertion (_simple)(_sensitivity(16))(_monitor))))
			(line__100(_architecture 1 0 100 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__102(_architecture 2 0 102 (_assignment (_simple)(_target(1)))))
			(line__103(_architecture 3 0 103 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__105(_architecture 4 0 105 (_assignment (_simple)(_target(10)))))
			(line__106(_architecture 5 0 106 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__107(_architecture 6 0 107 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__108(_architecture 7 0 108 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(19)))))
			(line__109(_architecture 8 0 109 (_assignment (_simple)(_target(9))(_sensitivity(3)(7)))))
			(line__110(_architecture 9 0 110 (_assignment (_simple)(_target(8))(_sensitivity(2)(6)))))
			(empty_pcs(_architecture 10 0 121 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 136 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 150 (_process (_target(3)(4))(_sensitivity(10))(_read(0)(3)(4)(7)(13)))))
			(verify_pcs(_architecture 13 0 179 (_process (_simple)(_target(15)(16)(17))(_sensitivity(0))(_read(2)(17)(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 17 -1
	)
)
I 000050 55 6267          1402066314309 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402066314310 2014.06.06 10:51:54)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code c4c39291c49393d1c0c0d29e9cc2c2c292c3c0c2c0)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5449          1402066314313 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402066314314 2014.06.06 10:51:54)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code c4c39291c49393d19ac7d29e9cc2c2c292c3c0c2c0)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ))))
		(_process
			(line__234(_architecture 0 0 234 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__235(_architecture 1 0 235 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__238(_architecture 2 0 238 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__239(_architecture 3 0 239 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__240(_architecture 4 0 240 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__242(_architecture 6 0 242 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__245(_architecture 7 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 250 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 266 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 279 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7285          1402066314502 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402066314503 2014.06.06 10:51:54)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8f88d881ddd8d89a8b8899d5d7898989d98ad9888b)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 79 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal fileio_enable ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 65 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 108 (_process 7 (17)(ns 4611686018427387904))))
		(_signal (_delayed do'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 186 (_process 13 (5)(ns 4607182418800017408))))
		(_process
			(line__97(_architecture 0 0 97 (_assertion (_simple)(_sensitivity(16))(_monitor))))
			(line__100(_architecture 1 0 100 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__102(_architecture 2 0 102 (_assignment (_simple)(_target(1)))))
			(line__103(_architecture 3 0 103 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__105(_architecture 4 0 105 (_assignment (_simple)(_target(10)))))
			(line__106(_architecture 5 0 106 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__107(_architecture 6 0 107 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__108(_architecture 7 0 108 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(19)))))
			(line__109(_architecture 8 0 109 (_assignment (_simple)(_target(9))(_sensitivity(3)(7)))))
			(line__110(_architecture 9 0 110 (_assignment (_simple)(_target(8))(_sensitivity(2)(6)))))
			(empty_pcs(_architecture 10 0 121 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 136 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 150 (_process (_target(3)(4))(_sensitivity(10))(_read(0)(3)(4)(7)(13)))))
			(verify_pcs(_architecture 13 0 179 (_process (_simple)(_target(15)(16)(17))(_sensitivity(0))(_read(2)(17)(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 17 -1
	)
)
I 000050 55 6267          1402066432088 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402066432089 2014.06.06 10:53:52)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code e8bbebbbe4bfbffdececfeb2b0eeeeeebeefeceeec)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5449          1402066432092 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402066432093 2014.06.06 10:53:52)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code e8bbebbbe4bfbffdb6ebfeb2b0eeeeeebeefeceeec)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ))))
		(_process
			(line__234(_architecture 0 0 234 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__235(_architecture 1 0 235 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__238(_architecture 2 0 238 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__239(_architecture 3 0 239 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__240(_architecture 4 0 240 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__242(_architecture 6 0 242 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__245(_architecture 7 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 250 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 266 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 279 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7157          1402066432293 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402066432294 2014.06.06 10:53:52)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b3e0bfe7b4e4e4a6b7b4a5e9ebb5b5b5e5b6e5b4b7)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 79 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal fileio_enable ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 65 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 108 (_process 7 (17)(ns 4607182418800017408))))
		(_process
			(line__97(_architecture 0 0 97 (_assertion (_simple)(_sensitivity(16))(_monitor))))
			(line__100(_architecture 1 0 100 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__102(_architecture 2 0 102 (_assignment (_simple)(_target(1)))))
			(line__103(_architecture 3 0 103 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__105(_architecture 4 0 105 (_assignment (_simple)(_target(10)))))
			(line__106(_architecture 5 0 106 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__107(_architecture 6 0 107 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__108(_architecture 7 0 108 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(19)))))
			(line__109(_architecture 8 0 109 (_assignment (_simple)(_target(9))(_sensitivity(3)(7)))))
			(line__110(_architecture 9 0 110 (_assignment (_simple)(_target(8))(_sensitivity(2)(6)))))
			(empty_pcs(_architecture 10 0 121 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 136 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 150 (_process (_target(3)(4))(_sensitivity(10))(_read(0)(3)(4)(7)(13)))))
			(verify_pcs(_architecture 13 0 179 (_process (_simple)(_target(15)(16)(17))(_sensitivity(0))(_read(2)(5)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 17 -1
	)
)
I 000050 55 6267          1402066533315 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402066533316 2014.06.06 10:55:33)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 55545256540202405151430f0d5353530352515351)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5449          1402066533319 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402066533320 2014.06.06 10:55:33)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 55545256540202400b56430f0d5353530352515351)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ))))
		(_process
			(line__234(_architecture 0 0 234 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__235(_architecture 1 0 235 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__238(_architecture 2 0 238 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__239(_architecture 3 0 239 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__240(_architecture 4 0 240 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__242(_architecture 6 0 242 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__245(_architecture 7 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 250 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 266 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 279 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7157          1402066533512 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402066533513 2014.06.06 10:55:33)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 20212024247777352427367a782626267625762724)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 79 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal fileio_enable ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 108 (_process 7 (17)(ns 4607182418800017408))))
		(_process
			(line__97(_architecture 0 0 97 (_assertion (_simple)(_sensitivity(16))(_monitor))))
			(line__100(_architecture 1 0 100 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__102(_architecture 2 0 102 (_assignment (_simple)(_target(1)))))
			(line__103(_architecture 3 0 103 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__105(_architecture 4 0 105 (_assignment (_simple)(_target(10)))))
			(line__106(_architecture 5 0 106 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__107(_architecture 6 0 107 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__108(_architecture 7 0 108 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(19)))))
			(line__109(_architecture 8 0 109 (_assignment (_simple)(_target(9))(_sensitivity(3)(7)))))
			(line__110(_architecture 9 0 110 (_assignment (_simple)(_target(8))(_sensitivity(2)(6)))))
			(empty_pcs(_architecture 10 0 121 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 136 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 150 (_process (_target(3)(4))(_sensitivity(10))(_read(0)(3)(4)(7)(13)))))
			(verify_pcs(_architecture 13 0 179 (_process (_simple)(_target(15)(16)(17))(_sensitivity(0))(_read(2)(5)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 17 -1
	)
)
I 000050 55 6267          1402066582527 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402066582528 2014.06.06 10:56:22)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 989d9f9794cfcf8d9c9c8ec2c09e9e9ece9f9c9e9c)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5449          1402066582531 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402066582532 2014.06.06 10:56:22)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 989d9f9794cfcf8dc69b8ec2c09e9e9ece9f9c9e9c)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ))))
		(_process
			(line__234(_architecture 0 0 234 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__235(_architecture 1 0 235 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__238(_architecture 2 0 238 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__239(_architecture 3 0 239 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__240(_architecture 4 0 240 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__242(_architecture 6 0 242 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__245(_architecture 7 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 250 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 266 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 279 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7139          1402066582732 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402066582733 2014.06.06 10:56:22)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 6267626264353577666574383a6464643467346566)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 79 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal fileio_enable ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 108 (_process 7 (17)(ns 0))))
		(_process
			(line__97(_architecture 0 0 97 (_assertion (_simple)(_sensitivity(16))(_monitor))))
			(line__100(_architecture 1 0 100 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__102(_architecture 2 0 102 (_assignment (_simple)(_target(1)))))
			(line__103(_architecture 3 0 103 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__105(_architecture 4 0 105 (_assignment (_simple)(_target(10)))))
			(line__106(_architecture 5 0 106 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__107(_architecture 6 0 107 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__108(_architecture 7 0 108 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(19)))))
			(line__109(_architecture 8 0 109 (_assignment (_simple)(_target(9))(_sensitivity(3)(7)))))
			(line__110(_architecture 9 0 110 (_assignment (_simple)(_target(8))(_sensitivity(2)(6)))))
			(empty_pcs(_architecture 10 0 121 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 136 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 150 (_process (_target(3)(4))(_sensitivity(10))(_read(0)(3)(4)(7)(13)))))
			(verify_pcs(_architecture 13 0 179 (_process (_simple)(_target(15)(16)(17))(_sensitivity(0))(_read(2)(5)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 17 -1
	)
)
I 000050 55 6267          1402066720879 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402066720880 2014.06.06 10:58:40)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 0d0e090b5d5a5a1809091b57550b0b0b5b0a090b09)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5449          1402066720883 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402066720884 2014.06.06 10:58:40)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 0d0e090b5d5a5a18530e1b57550b0b0b5b0a090b09)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ))))
		(_process
			(line__234(_architecture 0 0 234 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__235(_architecture 1 0 235 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__238(_architecture 2 0 238 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__239(_architecture 3 0 239 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__240(_architecture 4 0 240 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__242(_architecture 6 0 242 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__245(_architecture 7 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 250 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 266 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 279 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7229          1402066721075 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402066721076 2014.06.06 10:58:41)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code c8cbcc9dc49f9fddccccde9290cecece9ecd9ecfcc)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 79 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 17))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal fileio_enable ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 108 (_process 7 (17)(ns 0))))
		(_process
			(line__97(_architecture 0 0 97 (_assertion (_simple)(_sensitivity(16))(_monitor))))
			(line__100(_architecture 1 0 100 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__102(_architecture 2 0 102 (_assignment (_simple)(_target(1)))))
			(line__103(_architecture 3 0 103 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__105(_architecture 4 0 105 (_assignment (_simple)(_target(10)))))
			(line__106(_architecture 5 0 106 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__107(_architecture 6 0 107 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__108(_architecture 7 0 108 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(19)))))
			(line__109(_architecture 8 0 109 (_assignment (_simple)(_target(9))(_sensitivity(3)(7)))))
			(line__110(_architecture 9 0 110 (_assignment (_simple)(_target(8))(_sensitivity(2)(6)))))
			(empty_pcs(_architecture 10 0 121 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 136 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(line__150(_architecture 12 0 150 (_assignment (_simple)(_target(3))(_sensitivity(7)(13)))))
			(write_pcs(_architecture 13 0 151 (_process (_target(3)(4))(_sensitivity(10))(_read(0)(3)(4)))))
			(verify_pcs(_architecture 14 0 180 (_process (_simple)(_target(15)(16)(17))(_sensitivity(0))(_read(2)(5)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 18 -1
	)
)
I 000050 55 6267          1402066740503 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402066740504 2014.06.06 10:59:00)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code b6b9e1e2b4e1e1a3b2b2a0eceeb0b0b0e0b1b2b0b2)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5449          1402066740507 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402066740508 2014.06.06 10:59:00)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code b6b9e1e2b4e1e1a3e8b5a0eceeb0b0b0e0b1b2b0b2)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ))))
		(_process
			(line__234(_architecture 0 0 234 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__235(_architecture 1 0 235 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__238(_architecture 2 0 238 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__239(_architecture 3 0 239 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__240(_architecture 4 0 240 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__242(_architecture 6 0 242 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__245(_architecture 7 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 250 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 266 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 279 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7226          1402066740704 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402066740705 2014.06.06 10:59:00)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 818ed18f84d6d694858597dbd9878787d784d78685)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 79 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 17))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal fileio_enable ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 108 (_process 7 (17)(ns 0))))
		(_process
			(line__97(_architecture 0 0 97 (_assertion (_simple)(_sensitivity(16))(_monitor))))
			(line__100(_architecture 1 0 100 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__102(_architecture 2 0 102 (_assignment (_simple)(_target(1)))))
			(line__103(_architecture 3 0 103 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__105(_architecture 4 0 105 (_assignment (_simple)(_target(10)))))
			(line__106(_architecture 5 0 106 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__107(_architecture 6 0 107 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__108(_architecture 7 0 108 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(19)))))
			(line__109(_architecture 8 0 109 (_assignment (_simple)(_target(9))(_sensitivity(3)(7)))))
			(line__110(_architecture 9 0 110 (_assignment (_simple)(_target(8))(_sensitivity(2)(6)))))
			(empty_pcs(_architecture 10 0 121 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 136 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(line__150(_architecture 12 0 150 (_assignment (_simple)(_target(3))(_sensitivity(7)(13)))))
			(write_pcs(_architecture 13 0 151 (_process (_target(4))(_sensitivity(10))(_read(0)(3)(4)))))
			(verify_pcs(_architecture 14 0 180 (_process (_simple)(_target(15)(16)(17))(_sensitivity(0))(_read(2)(5)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 18 -1
	)
)
I 000050 55 6267          1402066885497 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402066885498 2014.06.06 11:01:25)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 11451616144646041515074b491717174716151715)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5449          1402066885501 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402066885502 2014.06.06 11:01:25)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 11451616144646044f12074b491717174716151715)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ))))
		(_process
			(line__234(_architecture 0 0 234 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__235(_architecture 1 0 235 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__238(_architecture 2 0 238 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__239(_architecture 3 0 239 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__240(_architecture 4 0 240 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__242(_architecture 6 0 242 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__245(_architecture 7 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 250 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 266 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 279 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7228          1402066885689 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402066885690 2014.06.06 11:01:25)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code cc98cb999b9b9bd9c8c8da9694cacaca9ac99acbc8)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 79 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 17))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 108 (_process 7 (17)(ns 0))))
		(_process
			(line__97(_architecture 0 0 97 (_assertion (_simple)(_sensitivity(16))(_monitor))))
			(line__100(_architecture 1 0 100 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__102(_architecture 2 0 102 (_assignment (_simple)(_target(1)))))
			(line__103(_architecture 3 0 103 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__105(_architecture 4 0 105 (_assignment (_simple)(_target(10)))))
			(line__106(_architecture 5 0 106 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__107(_architecture 6 0 107 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__108(_architecture 7 0 108 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(19)))))
			(line__109(_architecture 8 0 109 (_assignment (_simple)(_target(9))(_sensitivity(3)(7)))))
			(line__110(_architecture 9 0 110 (_assignment (_simple)(_target(8))(_sensitivity(2)(6)))))
			(empty_pcs(_architecture 10 0 121 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 136 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(line__150(_architecture 12 0 150 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(write_pcs(_architecture 13 0 151 (_process (_target(4))(_sensitivity(10))(_read(0)(3)(4)))))
			(verify_pcs(_architecture 14 0 180 (_process (_simple)(_target(15)(16)(17))(_sensitivity(0))(_read(2)(5)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 18 -1
	)
)
I 000050 55 6267          1402067018799 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402067018800 2014.06.06 11:03:38)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code c89c9e9dc49f9fddccccde9290cecece9ecfcccecc)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5449          1402067018803 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402067018804 2014.06.06 11:03:38)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code c89c9e9dc49f9fdd96cbde9290cecece9ecfcccecc)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ))))
		(_process
			(line__234(_architecture 0 0 234 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__235(_architecture 1 0 235 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__238(_architecture 2 0 238 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__239(_architecture 3 0 239 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__240(_architecture 4 0 240 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__242(_architecture 6 0 242 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__245(_architecture 7 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 250 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 266 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 279 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7228          1402067018989 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402067018990 2014.06.06 11:03:38)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 83d7d48d84d4d496878795d9db858585d586d58487)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 79 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 17))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 108 (_process 7 (17)(ns 0))))
		(_process
			(line__97(_architecture 0 0 97 (_assertion (_simple)(_sensitivity(16))(_monitor))))
			(line__100(_architecture 1 0 100 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__102(_architecture 2 0 102 (_assignment (_simple)(_target(1)))))
			(line__103(_architecture 3 0 103 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__105(_architecture 4 0 105 (_assignment (_simple)(_target(10)))))
			(line__106(_architecture 5 0 106 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__107(_architecture 6 0 107 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__108(_architecture 7 0 108 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(19)))))
			(line__109(_architecture 8 0 109 (_assignment (_simple)(_target(9))(_sensitivity(3)(7)))))
			(line__110(_architecture 9 0 110 (_assignment (_simple)(_target(8))(_sensitivity(2)(6)))))
			(empty_pcs(_architecture 10 0 121 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 136 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(line__150(_architecture 12 0 150 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(write_pcs(_architecture 13 0 151 (_process (_target(4))(_sensitivity(10))(_read(0)(3)(4)))))
			(verify_pcs(_architecture 14 0 180 (_process (_simple)(_target(15)(16)(17))(_sensitivity(0))(_read(2)(5)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 18 -1
	)
)
I 000050 55 6267          1402067054558 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402067054559 2014.06.06 11:04:14)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 7371707274242466777765292b7575752574777577)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5449          1402067054562 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402067054563 2014.06.06 11:04:14)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 73717072742424662d7065292b7575752574777577)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ))))
		(_process
			(line__234(_architecture 0 0 234 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__235(_architecture 1 0 235 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__238(_architecture 2 0 238 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__239(_architecture 3 0 239 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__240(_architecture 4 0 240 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__242(_architecture 6 0 242 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__245(_architecture 7 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 250 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 266 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 279 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7228          1402067054758 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402067054759 2014.06.06 11:04:14)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 3e3c323b6f69692b3a3a286466383838683b68393a)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 79 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 17))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 108 (_process 7 (17)(ns 0))))
		(_process
			(line__97(_architecture 0 0 97 (_assertion (_simple)(_sensitivity(16))(_monitor))))
			(line__100(_architecture 1 0 100 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__102(_architecture 2 0 102 (_assignment (_simple)(_target(1)))))
			(line__103(_architecture 3 0 103 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__105(_architecture 4 0 105 (_assignment (_simple)(_target(10)))))
			(line__106(_architecture 5 0 106 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__107(_architecture 6 0 107 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__108(_architecture 7 0 108 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(19)))))
			(line__109(_architecture 8 0 109 (_assignment (_simple)(_target(9))(_sensitivity(3)(7)))))
			(line__110(_architecture 9 0 110 (_assignment (_simple)(_target(8))(_sensitivity(2)(6)))))
			(empty_pcs(_architecture 10 0 121 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 136 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(line__150(_architecture 12 0 150 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(write_pcs(_architecture 13 0 151 (_process (_target(4))(_sensitivity(10))(_read(0)(3)(4)))))
			(verify_pcs(_architecture 14 0 180 (_process (_simple)(_target(15)(16)(17))(_sensitivity(0))(_read(2)(5)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 18 -1
	)
)
I 000050 55 6267          1402067142359 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402067142360 2014.06.06 11:05:42)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 693f3869643e3e7c6d6d7f33316f6f6f3f6e6d6f6d)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5449          1402067142363 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402067142364 2014.06.06 11:05:42)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 693f3869643e3e7c376a7f33316f6f6f3f6e6d6f6d)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ))))
		(_process
			(line__234(_architecture 0 0 234 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__235(_architecture 1 0 235 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__238(_architecture 2 0 238 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__239(_architecture 3 0 239 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__240(_architecture 4 0 240 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__242(_architecture 6 0 242 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__245(_architecture 7 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 250 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 266 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 279 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7137          1402067142554 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402067142555 2014.06.06 11:05:42)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 24727620247373312023327e7c2222227221722320)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 79 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 108 (_process 7 (17)(ns 0))))
		(_process
			(line__97(_architecture 0 0 97 (_assertion (_simple)(_sensitivity(16))(_monitor))))
			(line__100(_architecture 1 0 100 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__102(_architecture 2 0 102 (_assignment (_simple)(_target(1)))))
			(line__103(_architecture 3 0 103 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__105(_architecture 4 0 105 (_assignment (_simple)(_target(10)))))
			(line__106(_architecture 5 0 106 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__107(_architecture 6 0 107 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__108(_architecture 7 0 108 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(19)))))
			(line__109(_architecture 8 0 109 (_assignment (_simple)(_target(9))(_sensitivity(3)(7)))))
			(line__110(_architecture 9 0 110 (_assignment (_simple)(_target(8))(_sensitivity(2)(6)))))
			(empty_pcs(_architecture 10 0 121 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 136 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 151 (_process (_target(3)(4))(_sensitivity(10))(_read(0)(3)(4)(7)(13)))))
			(verify_pcs(_architecture 13 0 179 (_process (_simple)(_target(15)(16)(17))(_sensitivity(0))(_read(2)(5)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 17 -1
	)
)
I 000050 55 6267          1402067236666 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402067236667 2014.06.06 11:07:16)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code c7c19692c49090d2c3c3d19d9fc1c1c191c0c3c1c3)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5449          1402067236670 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402067236671 2014.06.06 11:07:16)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code c7c19692c49090d299c4d19d9fc1c1c191c0c3c1c3)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ))))
		(_process
			(line__234(_architecture 0 0 234 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__235(_architecture 1 0 235 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__238(_architecture 2 0 238 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__239(_architecture 3 0 239 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__240(_architecture 4 0 240 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__242(_architecture 6 0 242 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__245(_architecture 7 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 250 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 266 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 279 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7216          1402067236876 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402067236877 2014.06.06 11:07:16)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 9294c09d94c5c587969484c8ca949494c497c49596)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 79 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 17))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 108 (_process 7 (17)(ns 0))))
		(_process
			(line__97(_architecture 0 0 97 (_assertion (_simple)(_sensitivity(16))(_monitor))))
			(line__100(_architecture 1 0 100 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__102(_architecture 2 0 102 (_assignment (_simple)(_target(1)))))
			(line__103(_architecture 3 0 103 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__105(_architecture 4 0 105 (_assignment (_simple)(_target(10)))))
			(line__106(_architecture 5 0 106 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__107(_architecture 6 0 107 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__108(_architecture 7 0 108 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(19)))))
			(line__109(_architecture 8 0 109 (_assignment (_simple)(_target(9))(_sensitivity(3)(7)))))
			(line__110(_architecture 9 0 110 (_assignment (_simple)(_target(8))(_sensitivity(2)(6)))))
			(empty_pcs(_architecture 10 0 121 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 136 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(line__150(_architecture 12 0 150 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(write_pcs(_architecture 13 0 151 (_process (_target(4))(_sensitivity(0))(_read(3)(4)))))
			(verify_pcs(_architecture 14 0 178 (_process (_simple)(_target(15)(16)(17))(_sensitivity(0))(_read(2)(5)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 18 -1
	)
)
I 000050 55 6267          1402067324207 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402067324208 2014.06.06 11:08:44)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code b4b4b4e0b4e3e3a1b0b0a2eeecb2b2b2e2b3b0b2b0)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5449          1402067324211 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402067324212 2014.06.06 11:08:44)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code b4b4b4e0b4e3e3a1eab7a2eeecb2b2b2e2b3b0b2b0)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ))))
		(_process
			(line__234(_architecture 0 0 234 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__235(_architecture 1 0 235 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__238(_architecture 2 0 238 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__239(_architecture 3 0 239 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__240(_architecture 4 0 240 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__242(_architecture 6 0 242 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__245(_architecture 7 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 250 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 266 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 279 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7183          1402067324403 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402067324404 2014.06.06 11:08:44)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 7e7e7f7f2f29296b7a7f682426787878287b28797a)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 79 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 17))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 108 (_process 7 (17)(ns 0))))
		(_process
			(line__97(_architecture 0 0 97 (_assertion (_simple)(_sensitivity(16))(_monitor))))
			(line__100(_architecture 1 0 100 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__102(_architecture 2 0 102 (_assignment (_simple)(_target(1)))))
			(line__103(_architecture 3 0 103 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__105(_architecture 4 0 105 (_assignment (_simple)(_target(10)))))
			(line__106(_architecture 5 0 106 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__107(_architecture 6 0 107 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__108(_architecture 7 0 108 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(19)))))
			(line__109(_architecture 8 0 109 (_assignment (_simple)(_target(9))(_sensitivity(3)(7)))))
			(line__110(_architecture 9 0 110 (_assignment (_simple)(_target(8))(_sensitivity(2)(6)))))
			(empty_pcs(_architecture 10 0 121 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 136 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(line__150(_architecture 12 0 150 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(write_pcs(_architecture 13 0 151 (_process (_simple)(_target(4))(_sensitivity(0))(_read(3)(4)))))
			(verify_pcs(_architecture 14 0 185 (_process (_simple)(_target(15)(16)(17))(_sensitivity(0))(_read(2)(5)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
	)
	(_model . behave 18 -1
	)
)
I 000050 55 6267          1402067421473 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402067421474 2014.06.06 11:10:21)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code a6f7a2f1a4f1f1b3a2a2b0fcfea0a0a0f0a1a2a0a2)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5449          1402067421477 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402067421478 2014.06.06 11:10:21)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code a6f7a2f1a4f1f1b3f8a5b0fcfea0a0a0f0a1a2a0a2)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ))))
		(_process
			(line__234(_architecture 0 0 234 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__235(_architecture 1 0 235 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__238(_architecture 2 0 238 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__239(_architecture 3 0 239 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__240(_architecture 4 0 240 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__242(_architecture 6 0 242 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__245(_architecture 7 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 250 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 266 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 279 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7244          1402067421676 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402067421677 2014.06.06 11:10:21)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 71207470742626647525672b297777772774277675)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 79 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 17))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 108 (_process 7 (17)(ns 0))))
		(_process
			(line__97(_architecture 0 0 97 (_assertion (_simple)(_sensitivity(16))(_monitor))))
			(line__100(_architecture 1 0 100 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__102(_architecture 2 0 102 (_assignment (_simple)(_target(1)))))
			(line__103(_architecture 3 0 103 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__105(_architecture 4 0 105 (_assignment (_simple)(_target(10)))))
			(line__106(_architecture 5 0 106 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__107(_architecture 6 0 107 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__108(_architecture 7 0 108 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(19)))))
			(line__109(_architecture 8 0 109 (_assignment (_simple)(_target(9))(_sensitivity(3)(7)))))
			(line__110(_architecture 9 0 110 (_assignment (_simple)(_target(8))(_sensitivity(2)(6)))))
			(empty_pcs(_architecture 10 0 121 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 136 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(line__150(_architecture 12 0 150 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(write_pcs(_architecture 13 0 151 (_process (_simple)(_target(4))(_sensitivity(0))(_read(1)(3)(4)))))
			(verify_pcs(_architecture 14 0 189 (_process (_simple)(_target(15)(16)(17))(_sensitivity(0))(_read(2)(5)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 18 -1
	)
)
I 000050 55 6267          1402067500021 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402067500022 2014.06.06 11:11:40)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 797c7e78742e2e6c7d7d6f23217f7f7f2f7e7d7f7d)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5449          1402067500025 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402067500026 2014.06.06 11:11:40)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 797c7e78742e2e6c277a6f23217f7f7f2f7e7d7f7d)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ))))
		(_process
			(line__234(_architecture 0 0 234 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__235(_architecture 1 0 235 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__238(_architecture 2 0 238 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__239(_architecture 3 0 239 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__240(_architecture 4 0 240 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__242(_architecture 6 0 242 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__245(_architecture 7 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 250 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 266 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 279 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7248          1402067500219 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402067500220 2014.06.06 11:11:40)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 34313431346363213060226e6c3232326231623330)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 79 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 17))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 108 (_process 8 (17)(ns 0))))
		(_process
			(line__97(_architecture 0 0 97 (_assertion (_simple)(_sensitivity(10)(16))(_monitor))))
			(line__100(_architecture 1 0 100 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__102(_architecture 2 0 102 (_assignment (_simple)(_target(1)))))
			(line__103(_architecture 3 0 103 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__104(_architecture 4 0 104 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__105(_architecture 5 0 105 (_assignment (_simple)(_target(10)))))
			(line__106(_architecture 6 0 106 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__107(_architecture 7 0 107 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__108(_architecture 8 0 108 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(19)))))
			(line__109(_architecture 9 0 109 (_assignment (_simple)(_target(9))(_sensitivity(3)(7)))))
			(line__110(_architecture 10 0 110 (_assignment (_simple)(_target(8))(_sensitivity(2)(6)))))
			(empty_pcs(_architecture 11 0 121 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 12 0 136 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 13 0 151 (_process (_simple)(_target(4))(_sensitivity(0))(_read(1)(3)(4)))))
			(verify_pcs(_architecture 14 0 189 (_process (_simple)(_target(15)(16)(17))(_sensitivity(0))(_read(2)(5)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 18 -1
	)
)
I 000050 55 6267          1402067588973 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402067588974 2014.06.06 11:13:08)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code f1f1a0a1f4a6a6e4f5f5e7aba9f7f7f7a7f6f5f7f5)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5449          1402067588977 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402067588978 2014.06.06 11:13:08)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code f1f1a0a1f4a6a6e4aff2e7aba9f7f7f7a7f6f5f7f5)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ))))
		(_process
			(line__234(_architecture 0 0 234 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__235(_architecture 1 0 235 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__238(_architecture 2 0 238 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__239(_architecture 3 0 239 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__240(_architecture 4 0 240 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__242(_architecture 6 0 242 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__245(_architecture 7 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 250 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 266 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 279 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7248          1402067589178 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402067589179 2014.06.06 11:13:09)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code bbbbe9efedececaebfefade1e3bdbdbdedbeedbcbf)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 79 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 17))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 108 (_process 8 (17)(ns 0))))
		(_process
			(line__97(_architecture 0 0 97 (_assertion (_simple)(_sensitivity(10)(16))(_monitor))))
			(line__100(_architecture 1 0 100 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__102(_architecture 2 0 102 (_assignment (_simple)(_target(1)))))
			(line__103(_architecture 3 0 103 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__104(_architecture 4 0 104 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__105(_architecture 5 0 105 (_assignment (_simple)(_target(10)))))
			(line__106(_architecture 6 0 106 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__107(_architecture 7 0 107 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__108(_architecture 8 0 108 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(19)))))
			(line__109(_architecture 9 0 109 (_assignment (_simple)(_target(9))(_sensitivity(3)(7)))))
			(line__110(_architecture 10 0 110 (_assignment (_simple)(_target(8))(_sensitivity(2)(6)))))
			(empty_pcs(_architecture 11 0 121 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 12 0 136 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 13 0 151 (_process (_simple)(_target(4))(_sensitivity(0))(_read(1)(3)(4)))))
			(verify_pcs(_architecture 14 0 189 (_process (_simple)(_target(15)(16)(17))(_sensitivity(0))(_read(2)(5)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 18 -1
	)
)
I 000050 55 6267          1402067619599 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402067619600 2014.06.06 11:13:39)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 90c1929f94c7c785949486cac8969696c697949694)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5449          1402067619603 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402067619604 2014.06.06 11:13:39)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 90c1929f94c7c785ce9386cac8969696c697949694)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ))))
		(_process
			(line__234(_architecture 0 0 234 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__235(_architecture 1 0 235 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__238(_architecture 2 0 238 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__239(_architecture 3 0 239 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__240(_architecture 4 0 240 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__242(_architecture 6 0 242 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__245(_architecture 7 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 250 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 266 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 279 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7248          1402067619806 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402067619807 2014.06.06 11:13:39)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 5a0b59590f0d0d4f5e0e4c00025c5c5c0c5f0c5d5e)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 79 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 17))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 108 (_process 8 (17)(ns 0))))
		(_process
			(line__97(_architecture 0 0 97 (_assertion (_simple)(_sensitivity(15)(16))(_monitor))))
			(line__100(_architecture 1 0 100 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__102(_architecture 2 0 102 (_assignment (_simple)(_target(1)))))
			(line__103(_architecture 3 0 103 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__104(_architecture 4 0 104 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__105(_architecture 5 0 105 (_assignment (_simple)(_target(10)))))
			(line__106(_architecture 6 0 106 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__107(_architecture 7 0 107 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__108(_architecture 8 0 108 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(19)))))
			(line__109(_architecture 9 0 109 (_assignment (_simple)(_target(9))(_sensitivity(3)(7)))))
			(line__110(_architecture 10 0 110 (_assignment (_simple)(_target(8))(_sensitivity(2)(6)))))
			(empty_pcs(_architecture 11 0 121 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 12 0 136 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 13 0 151 (_process (_simple)(_target(4))(_sensitivity(0))(_read(1)(3)(4)))))
			(verify_pcs(_architecture 14 0 189 (_process (_simple)(_target(15)(16)(17))(_sensitivity(0))(_read(2)(5)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 18 -1
	)
)
I 000050 55 6267          1402067657025 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402067657026 2014.06.06 11:14:17)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code c0cfcc95c49797d5c4c4d69a98c6c6c696c7c4c6c4)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5449          1402067657029 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402067657030 2014.06.06 11:14:17)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code c0cfcc95c49797d59ec3d69a98c6c6c696c7c4c6c4)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ))))
		(_process
			(line__234(_architecture 0 0 234 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__235(_architecture 1 0 235 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__238(_architecture 2 0 238 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__239(_architecture 3 0 239 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__240(_architecture 4 0 240 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__242(_architecture 6 0 242 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__245(_architecture 7 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 250 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 266 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 279 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7248          1402067657224 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402067657225 2014.06.06 11:14:17)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 7b74767a2d2c2c6e7f2f6d21237d7d7d2d7e2d7c7f)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 79 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 17))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 108 (_process 8 (17)(ns 0))))
		(_process
			(line__97(_architecture 0 0 97 (_assertion (_simple)(_sensitivity(15)(16))(_monitor))))
			(line__100(_architecture 1 0 100 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__102(_architecture 2 0 102 (_assignment (_simple)(_target(1)))))
			(line__103(_architecture 3 0 103 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__104(_architecture 4 0 104 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__105(_architecture 5 0 105 (_assignment (_simple)(_target(10)))))
			(line__106(_architecture 6 0 106 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__107(_architecture 7 0 107 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__108(_architecture 8 0 108 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(19)))))
			(line__109(_architecture 9 0 109 (_assignment (_simple)(_target(9))(_sensitivity(3)(7)))))
			(line__110(_architecture 10 0 110 (_assignment (_simple)(_target(8))(_sensitivity(2)(6)))))
			(empty_pcs(_architecture 11 0 121 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 12 0 136 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 13 0 151 (_process (_simple)(_target(4))(_sensitivity(0))(_read(1)(3)(4)))))
			(verify_pcs(_architecture 14 0 189 (_process (_simple)(_target(15)(16)(17))(_sensitivity(0))(_read(2)(5)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 18 -1
	)
)
I 000050 55 6267          1402067869474 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402067869475 2014.06.06 11:17:49)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 9ace9895cfcdcd8f9e9e8cc0c29c9c9ccc9d9e9c9e)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5449          1402067869478 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402067869479 2014.06.06 11:17:49)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 9ace9895cfcdcd8fc4998cc0c29c9c9ccc9d9e9c9e)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ))))
		(_process
			(line__234(_architecture 0 0 234 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__235(_architecture 1 0 235 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__238(_architecture 2 0 238 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__239(_architecture 3 0 239 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__240(_architecture 4 0 240 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__242(_architecture 6 0 242 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__245(_architecture 7 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 250 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 266 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 279 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000050 55 6267          1402067881613 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402067881614 2014.06.06 11:18:01)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 0352010504545416070715595b0505055504070507)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5449          1402067881617 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402067881618 2014.06.06 11:18:01)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 03520105045454165d0015595b0505055504070507)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ))))
		(_process
			(line__234(_architecture 0 0 234 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__235(_architecture 1 0 235 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__238(_architecture 2 0 238 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__239(_architecture 3 0 239 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__240(_architecture 4 0 240 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__242(_architecture 6 0 242 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__245(_architecture 7 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 250 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 266 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 279 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7248          1402067881820 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402067881821 2014.06.06 11:18:01)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code ce9fcc9b9f9999dbca9ad89496c8c8c898cb98c9ca)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 79 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 17))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 108 (_process 8 (17)(ns 0))))
		(_process
			(line__97(_architecture 0 0 97 (_assertion (_simple)(_sensitivity(15)(16))(_monitor))))
			(line__100(_architecture 1 0 100 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__102(_architecture 2 0 102 (_assignment (_simple)(_target(1)))))
			(line__103(_architecture 3 0 103 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__104(_architecture 4 0 104 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__105(_architecture 5 0 105 (_assignment (_simple)(_target(10)))))
			(line__106(_architecture 6 0 106 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__107(_architecture 7 0 107 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__108(_architecture 8 0 108 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(19)))))
			(line__109(_architecture 9 0 109 (_assignment (_simple)(_target(9))(_sensitivity(3)(7)))))
			(line__110(_architecture 10 0 110 (_assignment (_simple)(_target(8))(_sensitivity(2)(6)))))
			(empty_pcs(_architecture 11 0 121 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 12 0 136 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 13 0 151 (_process (_simple)(_target(4))(_sensitivity(0))(_read(1)(3)(4)))))
			(verify_pcs(_architecture 14 0 189 (_process (_simple)(_target(15)(16)(17))(_sensitivity(0))(_read(2)(5)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 18 -1
	)
)
I 000050 55 6267          1402067997761 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402067997762 2014.06.06 11:19:57)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code b2e7e4e6b4e5e5a7b6b6a4e8eab4b4b4e4b5b6b4b6)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5449          1402067997765 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402067997766 2014.06.06 11:19:57)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code b2e7e4e6b4e5e5a7ecb1a4e8eab4b4b4e4b5b6b4b6)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ))))
		(_process
			(line__234(_architecture 0 0 234 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__235(_architecture 1 0 235 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__238(_architecture 2 0 238 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__239(_architecture 3 0 239 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__240(_architecture 4 0 240 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__242(_architecture 6 0 242 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__245(_architecture 7 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 250 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 266 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 279 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7248          1402067997957 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402067997958 2014.06.06 11:19:57)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 6d383a6d3d3a3a7869397b37356b6b6b3b683b6a69)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 79 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 17))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 108 (_process 8 (17)(ns 0))))
		(_process
			(line__97(_architecture 0 0 97 (_assertion (_simple)(_sensitivity(15)(16))(_monitor))))
			(line__100(_architecture 1 0 100 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__102(_architecture 2 0 102 (_assignment (_simple)(_target(1)))))
			(line__103(_architecture 3 0 103 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__104(_architecture 4 0 104 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__105(_architecture 5 0 105 (_assignment (_simple)(_target(10)))))
			(line__106(_architecture 6 0 106 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__107(_architecture 7 0 107 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__108(_architecture 8 0 108 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(19)))))
			(line__109(_architecture 9 0 109 (_assignment (_simple)(_target(9))(_sensitivity(3)(7)))))
			(line__110(_architecture 10 0 110 (_assignment (_simple)(_target(8))(_sensitivity(2)(6)))))
			(empty_pcs(_architecture 11 0 121 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 12 0 136 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 13 0 151 (_process (_simple)(_target(4))(_sensitivity(0))(_read(1)(3)(4)))))
			(verify_pcs(_architecture 14 0 189 (_process (_simple)(_target(15)(16)(17))(_sensitivity(0))(_read(2)(5)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 18 -1
	)
)
I 000050 55 6267          1402068126975 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402068126976 2014.06.06 11:22:06)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 6237626264353577666674383a6464643465666466)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5449          1402068126979 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402068126980 2014.06.06 11:22:06)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 62376262643535773c6174383a6464643465666466)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ))))
		(_process
			(line__234(_architecture 0 0 234 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__235(_architecture 1 0 235 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__238(_architecture 2 0 238 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__239(_architecture 3 0 239 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__240(_architecture 4 0 240 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__242(_architecture 6 0 242 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__245(_architecture 7 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 250 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 266 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 279 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000050 55 6267          1402068151095 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402068151096 2014.06.06 11:22:31)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 989e9e9794cfcf8d9c9c8ec2c09e9e9ece9f9c9e9c)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5449          1402068151099 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402068151100 2014.06.06 11:22:31)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 989e9e9794cfcf8dc69b8ec2c09e9e9ece9f9c9e9c)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ))))
		(_process
			(line__234(_architecture 0 0 234 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__235(_architecture 1 0 235 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__238(_architecture 2 0 238 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__239(_architecture 3 0 239 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__240(_architecture 4 0 240 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__242(_architecture 6 0 242 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__245(_architecture 7 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 250 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 266 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 279 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7248          1402068151302 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402068151303 2014.06.06 11:22:31)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 7274757374252567762664282a7474742477247576)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 79 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 17))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 108 (_process 8 (17)(ns 0))))
		(_process
			(line__97(_architecture 0 0 97 (_assertion (_simple)(_sensitivity(15)(16))(_monitor))))
			(line__100(_architecture 1 0 100 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__102(_architecture 2 0 102 (_assignment (_simple)(_target(1)))))
			(line__103(_architecture 3 0 103 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__104(_architecture 4 0 104 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__105(_architecture 5 0 105 (_assignment (_simple)(_target(10)))))
			(line__106(_architecture 6 0 106 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__107(_architecture 7 0 107 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__108(_architecture 8 0 108 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(19)))))
			(line__109(_architecture 9 0 109 (_assignment (_simple)(_target(9))(_sensitivity(3)(7)))))
			(line__110(_architecture 10 0 110 (_assignment (_simple)(_target(8))(_sensitivity(2)(6)))))
			(empty_pcs(_architecture 11 0 121 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 12 0 136 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 13 0 151 (_process (_simple)(_target(4))(_sensitivity(0))(_read(1)(3)(4)))))
			(verify_pcs(_architecture 14 0 189 (_process (_simple)(_target(15)(16)(17))(_sensitivity(0))(_read(2)(5)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 18 -1
	)
)
I 000050 55 6267          1402068199065 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402068199066 2014.06.06 11:23:19)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code faaeaaaaafadadeffefeeca0a2fcfcfcacfdfefcfe)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5449          1402068199069 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402068199070 2014.06.06 11:23:19)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code faaeaaaaafadadefa4f9eca0a2fcfcfcacfdfefcfe)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ))))
		(_process
			(line__234(_architecture 0 0 234 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__235(_architecture 1 0 235 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__238(_architecture 2 0 238 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__239(_architecture 3 0 239 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__240(_architecture 4 0 240 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__242(_architecture 6 0 242 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__245(_architecture 7 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 250 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 266 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 279 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7071          1402068199271 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402068199272 2014.06.06 11:23:19)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code c5919490c49292d0c190d39f9dc3c3c393c093c2c1)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 79 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 15))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 108 (_process 8 (17)(ns 0))))
		(_process
			(line__97(_architecture 0 0 97 (_assertion (_simple)(_sensitivity(15)(16))(_monitor))))
			(line__100(_architecture 1 0 100 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__102(_architecture 2 0 102 (_assignment (_simple)(_target(1)))))
			(line__103(_architecture 3 0 103 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__104(_architecture 4 0 104 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__105(_architecture 5 0 105 (_assignment (_simple)(_target(10)))))
			(line__106(_architecture 6 0 106 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__107(_architecture 7 0 107 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__108(_architecture 8 0 108 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(19)))))
			(empty_pcs(_architecture 9 0 120 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 10 0 135 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 11 0 150 (_process (_simple)(_target(4))(_sensitivity(0))(_read(1)(3)(4)))))
			(verify_pcs(_architecture 12 0 188 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0))(_read(2)(3)(5)(6)(7)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 16 -1
	)
)
I 000050 55 6267          1402068261228 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402068261229 2014.06.06 11:24:21)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code d084d482d48787c5d4d4c68a88d6d6d686d7d4d6d4)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5449          1402068261232 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402068261233 2014.06.06 11:24:21)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code d084d482d48787c58ed3c68a88d6d6d686d7d4d6d4)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ))))
		(_process
			(line__234(_architecture 0 0 234 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__235(_architecture 1 0 235 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__238(_architecture 2 0 238 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__239(_architecture 3 0 239 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__240(_architecture 4 0 240 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__242(_architecture 6 0 242 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__245(_architecture 7 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 250 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 266 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 279 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7071          1402068261426 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402068261427 2014.06.06 11:24:21)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 9bcf9e94cdcccc8e9fce8dc1c39d9d9dcd9ecd9c9f)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 79 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 15))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 108 (_process 8 (17)(ns 0))))
		(_process
			(line__97(_architecture 0 0 97 (_assertion (_simple)(_sensitivity(15)(16))(_monitor))))
			(line__100(_architecture 1 0 100 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__102(_architecture 2 0 102 (_assignment (_simple)(_target(1)))))
			(line__103(_architecture 3 0 103 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__104(_architecture 4 0 104 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__105(_architecture 5 0 105 (_assignment (_simple)(_target(10)))))
			(line__106(_architecture 6 0 106 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__107(_architecture 7 0 107 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__108(_architecture 8 0 108 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(19)))))
			(empty_pcs(_architecture 9 0 120 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 10 0 135 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 11 0 150 (_process (_simple)(_target(4))(_sensitivity(0))(_read(1)(3)(4)))))
			(verify_pcs(_architecture 12 0 188 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0))(_read(2)(3)(5)(6)(7)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 16 -1
	)
)
I 000050 55 6267          1402068320873 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402068320874 2014.06.06 11:25:20)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code c89ec59dc49f9fddccccde9290cecece9ecfcccecc)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5449          1402068320877 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402068320878 2014.06.06 11:25:20)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code d781da85d48080c289d4c18d8fd1d1d181d0d3d1d3)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ))))
		(_process
			(line__234(_architecture 0 0 234 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__235(_architecture 1 0 235 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__238(_architecture 2 0 238 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__239(_architecture 3 0 239 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__240(_architecture 4 0 240 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__242(_architecture 6 0 242 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__245(_architecture 7 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 250 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 266 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 279 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7071          1402068321075 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402068321076 2014.06.06 11:25:21)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 92c4c79d94c5c58796c784c8ca949494c497c49596)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 79 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 15))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 108 (_process 8 (17)(ns 0))))
		(_process
			(line__97(_architecture 0 0 97 (_assertion (_simple)(_sensitivity(15)(16))(_monitor))))
			(line__100(_architecture 1 0 100 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__102(_architecture 2 0 102 (_assignment (_simple)(_target(1)))))
			(line__103(_architecture 3 0 103 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__104(_architecture 4 0 104 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__105(_architecture 5 0 105 (_assignment (_simple)(_target(10)))))
			(line__106(_architecture 6 0 106 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__107(_architecture 7 0 107 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__108(_architecture 8 0 108 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(19)))))
			(empty_pcs(_architecture 9 0 120 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 10 0 135 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 11 0 150 (_process (_simple)(_target(4))(_sensitivity(0))(_read(1)(3)(4)))))
			(verify_pcs(_architecture 12 0 188 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0))(_read(2)(3)(5)(6)(7)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 16 -1
	)
)
I 000050 55 6267          1402068588113 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402068588114 2014.06.06 11:29:48)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code c5909590c49292d0c1c1d39f9dc3c3c393c2c1c3c1)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5449          1402068588117 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402068588118 2014.06.06 11:29:48)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code c5909590c49292d09bc6d39f9dc3c3c393c2c1c3c1)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ))))
		(_process
			(line__234(_architecture 0 0 234 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__235(_architecture 1 0 235 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__238(_architecture 2 0 238 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__239(_architecture 3 0 239 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__240(_architecture 4 0 240 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__242(_architecture 6 0 242 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__245(_architecture 7 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 250 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 266 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 279 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7280          1402068588307 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402068588308 2014.06.06 11:29:48)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8fdade81ddd8d89a8bdd99d5d7898989d98ad9888b)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 80 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 109 (_process 8 (17)(ns 0))))
		(_process
			(line__98(_architecture 0 0 98 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__101(_architecture 1 0 101 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__103(_architecture 2 0 103 (_assignment (_simple)(_target(1)))))
			(line__104(_architecture 3 0 104 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__105(_architecture 4 0 105 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__106(_architecture 5 0 106 (_assignment (_simple)(_target(10)))))
			(line__107(_architecture 6 0 107 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__108(_architecture 7 0 108 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__109(_architecture 8 0 109 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__110(_architecture 9 0 110 (_assignment (_simple)(_target(19))(_sensitivity(10)(15)(16)))))
			(empty_pcs(_architecture 10 0 121 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 136 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 151 (_process (_simple)(_target(4))(_sensitivity(0))(_read(1)(3)(4)))))
			(verify_pcs(_architecture 13 0 189 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0))(_read(2)(3)(5)(6)(7)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 17 -1
	)
)
I 000050 55 6267          1402068634669 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402068634670 2014.06.06 11:30:34)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code ababacfcfdfcfcbeafafbdf1f3adadadfdacafadaf)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5449          1402068634673 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402068634674 2014.06.06 11:30:34)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code ababacfcfdfcfcbef5a8bdf1f3adadadfdacafadaf)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ))))
		(_process
			(line__234(_architecture 0 0 234 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__235(_architecture 1 0 235 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__238(_architecture 2 0 238 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__239(_architecture 3 0 239 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__240(_architecture 4 0 240 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__242(_architecture 6 0 242 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__245(_architecture 7 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 250 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 266 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 279 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7193          1402068634873 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402068634874 2014.06.06 11:30:34)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 76767677742121637225602c2e7070702073207172)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 80 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 15))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 109 (_process 8 (17)(ns 0))))
		(_process
			(line__98(_architecture 0 0 98 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__101(_architecture 1 0 101 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__103(_architecture 2 0 103 (_assignment (_simple)(_target(1)))))
			(line__104(_architecture 3 0 104 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__105(_architecture 4 0 105 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__106(_architecture 5 0 106 (_assignment (_simple)(_target(10)))))
			(line__107(_architecture 6 0 107 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__108(_architecture 7 0 108 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__109(_architecture 8 0 109 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(empty_pcs(_architecture 9 0 121 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 10 0 136 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 11 0 151 (_process (_simple)(_target(4))(_sensitivity(0))(_read(1)(3)(4)))))
			(verify_pcs(_architecture 12 0 189 (_process (_simple)(_target(8)(9)(15)(16)(17)(19))(_sensitivity(0))(_read(2)(3)(5)(6)(7)(10)(15)(16)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 16 -1
	)
)
I 000050 55 6267          1402068662446 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402068662447 2014.06.06 11:31:02)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 2371272724747436272735797b2525257524272527)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5449          1402068662450 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402068662451 2014.06.06 11:31:02)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 23712727247474367d2035797b2525257524272527)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ))))
		(_process
			(line__234(_architecture 0 0 234 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__235(_architecture 1 0 235 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__238(_architecture 2 0 238 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__239(_architecture 3 0 239 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__240(_architecture 4 0 240 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__242(_architecture 6 0 242 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__245(_architecture 7 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 250 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 266 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 279 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7193          1402068662655 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402068662656 2014.06.06 11:31:02)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code fdaff9adadaaaae8f9aeeba7a5fbfbfbabf8abfaf9)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 80 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 15))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 109 (_process 8 (17)(ns 0))))
		(_process
			(line__98(_architecture 0 0 98 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__101(_architecture 1 0 101 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__103(_architecture 2 0 103 (_assignment (_simple)(_target(1)))))
			(line__104(_architecture 3 0 104 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__105(_architecture 4 0 105 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__106(_architecture 5 0 106 (_assignment (_simple)(_target(10)))))
			(line__107(_architecture 6 0 107 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__108(_architecture 7 0 108 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__109(_architecture 8 0 109 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(empty_pcs(_architecture 9 0 121 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 10 0 136 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 11 0 151 (_process (_simple)(_target(4))(_sensitivity(0))(_read(1)(3)(4)))))
			(verify_pcs(_architecture 12 0 189 (_process (_simple)(_target(8)(9)(15)(16)(17)(19))(_sensitivity(0))(_read(2)(3)(5)(6)(7)(10)(15)(16)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 16 -1
	)
)
I 000050 55 6267          1402068702982 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402068702983 2014.06.06 11:31:42)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 8484d58a84d3d391808092dedc828282d283808280)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5449          1402068702986 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402068702987 2014.06.06 11:31:42)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 8484d58a84d3d391da8792dedc828282d283808280)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ))))
		(_process
			(line__234(_architecture 0 0 234 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__235(_architecture 1 0 235 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__238(_architecture 2 0 238 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__239(_architecture 3 0 239 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__240(_architecture 4 0 240 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__242(_architecture 6 0 242 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__245(_architecture 7 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 250 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 266 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 279 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7193          1402068703190 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402068703191 2014.06.06 11:31:43)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 4e4e1c4c1f19195b4a1d581416484848184b18494a)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 80 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 15))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 109 (_process 8 (17)(ns 0))))
		(_process
			(line__98(_architecture 0 0 98 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__101(_architecture 1 0 101 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__103(_architecture 2 0 103 (_assignment (_simple)(_target(1)))))
			(line__104(_architecture 3 0 104 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__105(_architecture 4 0 105 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__106(_architecture 5 0 106 (_assignment (_simple)(_target(10)))))
			(line__107(_architecture 6 0 107 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__108(_architecture 7 0 108 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__109(_architecture 8 0 109 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(empty_pcs(_architecture 9 0 121 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 10 0 136 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 11 0 151 (_process (_simple)(_target(4))(_sensitivity(0))(_read(1)(3)(4)))))
			(verify_pcs(_architecture 12 0 189 (_process (_simple)(_target(8)(9)(15)(16)(17)(19))(_sensitivity(0))(_read(2)(3)(5)(6)(7)(10)(15)(16)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 16 -1
	)
)
I 000050 55 6267          1402068775373 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402068775374 2014.06.06 11:32:55)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 444a4946441313514040521e1c4242421243404240)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5449          1402068775377 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402068775378 2014.06.06 11:32:55)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 545a5957540303410a57420e0c5252520253505250)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ))))
		(_process
			(line__234(_architecture 0 0 234 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__235(_architecture 1 0 235 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__238(_architecture 2 0 238 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__239(_architecture 3 0 239 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__240(_architecture 4 0 240 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__242(_architecture 6 0 242 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__245(_architecture 7 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 250 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 266 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 279 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7193          1402068775570 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402068775571 2014.06.06 11:32:55)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 0f015a095d58581a0b5c195557090909590a59080b)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 80 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 15))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 109 (_process 8 (17)(ns 0))))
		(_process
			(line__98(_architecture 0 0 98 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__101(_architecture 1 0 101 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__103(_architecture 2 0 103 (_assignment (_simple)(_target(1)))))
			(line__104(_architecture 3 0 104 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__105(_architecture 4 0 105 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__106(_architecture 5 0 106 (_assignment (_simple)(_target(10)))))
			(line__107(_architecture 6 0 107 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__108(_architecture 7 0 108 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__109(_architecture 8 0 109 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(empty_pcs(_architecture 9 0 121 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 10 0 136 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 11 0 151 (_process (_simple)(_target(4))(_sensitivity(0))(_read(1)(3)(4)))))
			(verify_pcs(_architecture 12 0 189 (_process (_simple)(_target(8)(9)(15)(16)(17)(19))(_sensitivity(0))(_read(2)(3)(5)(6)(7)(10)(15)(16)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 16 -1
	)
)
I 000050 55 6267          1402068812056 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402068812057 2014.06.06 11:33:32)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 989d949794cfcf8d9c9c8ec2c09e9e9ece9f9c9e9c)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5449          1402068812060 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402068812061 2014.06.06 11:33:32)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 989d949794cfcf8dc69b8ec2c09e9e9ece9f9c9e9c)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ))))
		(_process
			(line__234(_architecture 0 0 234 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__235(_architecture 1 0 235 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__238(_architecture 2 0 238 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__239(_architecture 3 0 239 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__240(_architecture 4 0 240 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__242(_architecture 6 0 242 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__245(_architecture 7 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 250 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 266 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 279 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7193          1402068812262 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402068812263 2014.06.06 11:33:32)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 62676f6264353577663174383a6464643467346566)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 80 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 15))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 109 (_process 8 (17)(ns 0))))
		(_process
			(line__98(_architecture 0 0 98 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__101(_architecture 1 0 101 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__103(_architecture 2 0 103 (_assignment (_simple)(_target(1)))))
			(line__104(_architecture 3 0 104 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__105(_architecture 4 0 105 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__106(_architecture 5 0 106 (_assignment (_simple)(_target(10)))))
			(line__107(_architecture 6 0 107 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__108(_architecture 7 0 108 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__109(_architecture 8 0 109 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(empty_pcs(_architecture 9 0 121 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 10 0 136 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 11 0 151 (_process (_simple)(_target(4))(_sensitivity(0))(_read(1)(3)(4)))))
			(verify_pcs(_architecture 12 0 189 (_process (_simple)(_target(8)(9)(15)(16)(17)(19))(_sensitivity(0))(_read(2)(3)(5)(6)(7)(10)(15)(16)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 16 -1
	)
)
I 000050 55 6267          1402068901477 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402068901478 2014.06.06 11:35:01)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code f3fcf2a3f4a4a4e6f7f7e5a9abf5f5f5a5f4f7f5f7)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5449          1402068901481 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402068901482 2014.06.06 11:35:01)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code f3fcf2a3f4a4a4e6adf0e5a9abf5f5f5a5f4f7f5f7)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ))))
		(_process
			(line__234(_architecture 0 0 234 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__235(_architecture 1 0 235 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__238(_architecture 2 0 238 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__239(_architecture 3 0 239 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__240(_architecture 4 0 240 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__242(_architecture 6 0 242 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__245(_architecture 7 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 250 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 266 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 279 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7193          1402068901675 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402068901676 2014.06.06 11:35:01)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code aea1acf9fff9f9bbaafdb8f4f6a8a8a8f8abf8a9aa)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 80 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 15))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 109 (_process 8 (17)(ns 0))))
		(_process
			(line__98(_architecture 0 0 98 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__101(_architecture 1 0 101 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__103(_architecture 2 0 103 (_assignment (_simple)(_target(1)))))
			(line__104(_architecture 3 0 104 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__105(_architecture 4 0 105 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__106(_architecture 5 0 106 (_assignment (_simple)(_target(10)))))
			(line__107(_architecture 6 0 107 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__108(_architecture 7 0 108 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__109(_architecture 8 0 109 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(empty_pcs(_architecture 9 0 121 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 10 0 136 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 11 0 151 (_process (_simple)(_target(4))(_sensitivity(0))(_read(1)(3)(4)))))
			(verify_pcs(_architecture 12 0 189 (_process (_simple)(_target(8)(9)(15)(16)(17)(19))(_sensitivity(0))(_read(2)(3)(5)(6)(7)(10)(15)(16)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 16 -1
	)
)
I 000050 55 6267          1402068943256 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402068943257 2014.06.06 11:35:43)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 24212920247373312020327e7c2222227223202220)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5449          1402068943260 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402068943261 2014.06.06 11:35:43)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 24212920247373317a27327e7c2222227223202220)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ))))
		(_process
			(line__234(_architecture 0 0 234 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__235(_architecture 1 0 235 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__238(_architecture 2 0 238 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__239(_architecture 3 0 239 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__240(_architecture 4 0 240 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__242(_architecture 6 0 242 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__245(_architecture 7 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 250 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 266 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 279 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7193          1402068943463 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402068943464 2014.06.06 11:35:43)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code efeae2bcbdb8b8faebbcf9b5b7e9e9e9b9eab9e8eb)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 80 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 15))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 109 (_process 8 (17)(ns 0))))
		(_process
			(line__98(_architecture 0 0 98 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__101(_architecture 1 0 101 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__103(_architecture 2 0 103 (_assignment (_simple)(_target(1)))))
			(line__104(_architecture 3 0 104 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__105(_architecture 4 0 105 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__106(_architecture 5 0 106 (_assignment (_simple)(_target(10)))))
			(line__107(_architecture 6 0 107 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__108(_architecture 7 0 108 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__109(_architecture 8 0 109 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(empty_pcs(_architecture 9 0 121 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 10 0 136 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 11 0 151 (_process (_simple)(_target(4))(_sensitivity(0))(_read(1)(3)(4)))))
			(verify_pcs(_architecture 12 0 189 (_process (_simple)(_target(8)(9)(15)(16)(17)(19))(_sensitivity(0))(_read(2)(3)(5)(6)(7)(10)(15)(16)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 16 -1
	)
)
I 000050 55 6267          1402069009890 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402069009891 2014.06.06 11:36:49)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 686d3868643f3f7d6c6c7e32306e6e6e3e6f6c6e6c)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5449          1402069009894 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402069009895 2014.06.06 11:36:49)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 787d2879742f2f6d267b6e22207e7e7e2e7f7c7e7c)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ))))
		(_process
			(line__234(_architecture 0 0 234 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__235(_architecture 1 0 235 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__238(_architecture 2 0 238 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__239(_architecture 3 0 239 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__240(_architecture 4 0 240 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__242(_architecture 6 0 242 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__245(_architecture 7 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 250 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 266 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 279 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7193          1402069010097 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402069010098 2014.06.06 11:36:50)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 4247134044151557461154181a4444441447144546)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 80 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 15))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 109 (_process 8 (17)(ns 0))))
		(_process
			(line__98(_architecture 0 0 98 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__101(_architecture 1 0 101 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__103(_architecture 2 0 103 (_assignment (_simple)(_target(1)))))
			(line__104(_architecture 3 0 104 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__105(_architecture 4 0 105 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__106(_architecture 5 0 106 (_assignment (_simple)(_target(10)))))
			(line__107(_architecture 6 0 107 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__108(_architecture 7 0 108 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__109(_architecture 8 0 109 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(empty_pcs(_architecture 9 0 121 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 10 0 136 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 11 0 151 (_process (_simple)(_target(4))(_sensitivity(0))(_read(1)(3)(4)))))
			(verify_pcs(_architecture 12 0 189 (_process (_simple)(_target(8)(9)(15)(16)(17)(19))(_sensitivity(0))(_read(2)(3)(5)(6)(7)(10)(15)(16)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 16 -1
	)
)
I 000050 55 6267          1402069044238 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402069044239 2014.06.06 11:37:24)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 97c2909894c0c082939381cdcf919191c190939193)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5449          1402069044242 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402069044243 2014.06.06 11:37:24)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 97c2909894c0c082c99481cdcf919191c190939193)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ))))
		(_process
			(line__234(_architecture 0 0 234 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__235(_architecture 1 0 235 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__238(_architecture 2 0 238 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__239(_architecture 3 0 239 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__240(_architecture 4 0 240 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__242(_architecture 6 0 242 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__245(_architecture 7 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 250 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 266 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 279 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7193          1402069044431 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402069044432 2014.06.06 11:37:24)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 6237626264353577663274383a6464643467346566)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 80 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 15))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 110 (_process 8 (17)(ns 0))))
		(_process
			(line__98(_architecture 0 0 98 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__101(_architecture 1 0 101 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__103(_architecture 2 0 103 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__106(_architecture 4 0 106 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__107(_architecture 5 0 107 (_assignment (_simple)(_target(10)))))
			(line__108(_architecture 6 0 108 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__109(_architecture 7 0 109 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__110(_architecture 8 0 110 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(empty_pcs(_architecture 9 0 122 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 10 0 137 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 11 0 152 (_process (_simple)(_target(4))(_sensitivity(0))(_read(1)(3)(4)))))
			(verify_pcs(_architecture 12 0 190 (_process (_simple)(_target(8)(9)(15)(16)(17)(19))(_sensitivity(0))(_read(2)(3)(5)(6)(7)(10)(15)(16)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 16 -1
	)
)
I 000050 55 6267          1402069098396 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402069098397 2014.06.06 11:38:18)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 2b24282f7d7c7c3e2f2f3d71732d2d2d7d2c2f2d2f)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 3))))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((empty)(empty_i)))(_simpleassign BUF)(_target(5))(_sensitivity(25)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__85(_architecture 3 0 85 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(24)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(25)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(23)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5449          1402069098400 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 198 ))
	(_version va7)
	(_time 1402069098401 2014.06.06 11:38:18)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 2b24282f7d7c7c3e75283d71732d2d2d7d2c2f2d2f)
	(_entity
		(_time 1402005639152)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 200 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 202 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 204 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 205 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 206 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 207 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 208 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 211 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ))))
		(_process
			(line__234(_architecture 0 0 234 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__235(_architecture 1 0 235 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__238(_architecture 2 0 238 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__239(_architecture 3 0 239 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__240(_architecture 4 0 240 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__241(_architecture 5 0 241 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__242(_architecture 6 0 242 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__245(_architecture 7 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 250 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 266 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 279 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7189          1402069098598 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402069098599 2014.06.06 11:38:18)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f6f9f5a6f4a1a1e3f2a6e0acaef0f0f0a0f3a0f1f2)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 80 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 15))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 110 (_process 8 (17)(ns 0))))
		(_process
			(line__98(_architecture 0 0 98 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__101(_architecture 1 0 101 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__103(_architecture 2 0 103 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(13)))))
			(line__106(_architecture 4 0 106 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__107(_architecture 5 0 107 (_assignment (_simple)(_target(10)))))
			(line__108(_architecture 6 0 108 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__109(_architecture 7 0 109 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__110(_architecture 8 0 110 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(empty_pcs(_architecture 9 0 122 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 10 0 137 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 11 0 152 (_process (_simple)(_target(4))(_sensitivity(0))(_read(1)(3)(4)))))
			(verify_pcs(_architecture 12 0 190 (_process (_simple)(_target(8)(9)(15)(16)(17)(19))(_sensitivity(0))(_read(2)(3)(5)(6)(7)(10)(15)(16)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 16 -1
	)
)
I 000049 55 5456          1402069602093 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 206 ))
	(_version va7)
	(_time 1402069602094 2014.06.06 11:46:42)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code bbbfb9efedececaee5b8ade1e3bdbdbdedbcbfbdbf)
	(_entity
		(_time 1402069602083)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 208 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 210 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 210 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 212 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 213 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 213 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 214 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 215 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 216 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 216 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 217 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 218 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 219 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 219 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 220 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 221 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 222 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 223 (_architecture (_uni ))))
		(_process
			(line__242(_architecture 0 0 242 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__243(_architecture 1 0 243 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__246(_architecture 2 0 246 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__247(_architecture 3 0 247 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__248(_architecture 4 0 248 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__249(_architecture 5 0 249 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__250(_architecture 6 0 250 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__253(_architecture 7 0 253 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 258 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 274 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 287 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000050 55 6222          1402069617227 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402069617228 2014.06.06 11:46:57)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code d7d7d285d48080c2d3d3c18d8fd1d1d181d0d3d1d3)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_process
			(line__80(_architecture 0 0 80 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__84(_architecture 2 0 84 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__87(_architecture 3 0 87 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__91(_architecture 4 0 91 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5456          1402069617231 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 205 ))
	(_version va7)
	(_time 1402069617232 2014.06.06 11:46:57)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code d7d7d285d48080c289d4c18d8fd1d1d181d0d3d1d3)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 207 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 209 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 209 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 211 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 212 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 212 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 213 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 214 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 215 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 215 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 216 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 217 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 218 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 218 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 219 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 220 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 221 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 222 (_architecture (_uni ))))
		(_process
			(line__241(_architecture 0 0 241 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__242(_architecture 1 0 242 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__245(_architecture 2 0 245 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__246(_architecture 3 0 246 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__247(_architecture 4 0 247 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__248(_architecture 5 0 248 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__249(_architecture 6 0 249 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__252(_architecture 7 0 252 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 257 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 273 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 286 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7194          1402069617431 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402069617432 2014.06.06 11:46:57)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code a2a2a4f5a4f5f5b7a6f2b4f8faa4a4a4f4a7f4a5a6)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 80 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 15))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 110 (_process 8 (17)(ns 0))))
		(_process
			(line__98(_architecture 0 0 98 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__101(_architecture 1 0 101 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__103(_architecture 2 0 103 (_assignment (_simple)(_target(1)))))
			(line__104(_architecture 3 0 104 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__106(_architecture 4 0 106 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__107(_architecture 5 0 107 (_assignment (_simple)(_target(10)))))
			(line__108(_architecture 6 0 108 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__109(_architecture 7 0 109 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__110(_architecture 8 0 110 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(empty_pcs(_architecture 9 0 122 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 10 0 137 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 11 0 152 (_process (_simple)(_target(4))(_sensitivity(0))(_read(1)(3)(4)))))
			(verify_pcs(_architecture 12 0 190 (_process (_simple)(_target(8)(9)(15)(16)(17)(19))(_sensitivity(0))(_read(2)(3)(5)(6)(7)(10)(15)(16)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 16 -1
	)
)
I 000050 55 6222          1402069689971 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402069689972 2014.06.06 11:48:09)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code fef1aeaeafa9a9ebfafae8a4a6f8f8f8a8f9faf8fa)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_process
			(line__80(_architecture 0 0 80 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__84(_architecture 2 0 84 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__87(_architecture 3 0 87 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__91(_architecture 4 0 91 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__97(_architecture 8 0 97 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5456          1402069689975 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 205 ))
	(_version va7)
	(_time 1402069689976 2014.06.06 11:48:09)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code fef1aeaeafa9a9eba0fde8a4a6f8f8f8a8f9faf8fa)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 207 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 209 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 209 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 211 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 212 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 212 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 213 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 214 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 215 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 215 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 216 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 217 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 218 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 218 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 219 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 220 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 221 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 222 (_architecture (_uni ))))
		(_process
			(line__241(_architecture 0 0 241 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__242(_architecture 1 0 242 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__245(_architecture 2 0 245 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__246(_architecture 3 0 246 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__247(_architecture 4 0 247 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__248(_architecture 5 0 248 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__249(_architecture 6 0 249 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__252(_architecture 7 0 252 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 257 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 273 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 286 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7194          1402069690175 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402069690176 2014.06.06 11:48:10)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code c9c6989cc49e9edccd99df9391cfcfcf9fcc9fcecd)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 80 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 15))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 110 (_process 8 (17)(ns 0))))
		(_process
			(line__98(_architecture 0 0 98 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__101(_architecture 1 0 101 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__103(_architecture 2 0 103 (_assignment (_simple)(_target(1)))))
			(line__104(_architecture 3 0 104 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__106(_architecture 4 0 106 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__107(_architecture 5 0 107 (_assignment (_simple)(_target(10)))))
			(line__108(_architecture 6 0 108 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__109(_architecture 7 0 109 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__110(_architecture 8 0 110 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(empty_pcs(_architecture 9 0 122 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 10 0 137 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 11 0 152 (_process (_simple)(_target(4))(_sensitivity(0))(_read(1)(3)(4)))))
			(verify_pcs(_architecture 12 0 190 (_process (_simple)(_target(8)(9)(15)(16)(17)(19))(_sensitivity(0))(_read(2)(3)(5)(6)(7)(10)(15)(16)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 16 -1
	)
)
I 000050 55 6222          1402069815927 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402069815928 2014.06.06 11:50:15)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code f2f2ffa2f4a5a5e7f6f6e4a8aaf4f4f4a4f5f6f4f6)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_process
			(line__80(_architecture 0 0 80 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__84(_architecture 2 0 84 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__87(_architecture 3 0 87 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__91(_architecture 4 0 91 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__97(_architecture 8 0 97 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5456          1402069815931 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 205 ))
	(_version va7)
	(_time 1402069815932 2014.06.06 11:50:15)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 02025704045555175c0114585a0404045405060406)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 207 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 209 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 209 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 211 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 212 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 212 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 213 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 214 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 215 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 215 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 216 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 217 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 218 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 218 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 219 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 220 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 221 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 222 (_architecture (_uni ))))
		(_process
			(line__241(_architecture 0 0 241 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__242(_architecture 1 0 242 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__245(_architecture 2 0 245 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__246(_architecture 3 0 246 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__247(_architecture 4 0 247 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__248(_architecture 5 0 248 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__249(_architecture 6 0 249 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__252(_architecture 7 0 252 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 257 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 273 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 286 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7194          1402069816119 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402069816120 2014.06.06 11:50:16)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code bdbde8e9edeaeaa8b9edabe7e5bbbbbbebb8ebbab9)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 80 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 15))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 51 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 2))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 110 (_process 8 (17)(ns 0))))
		(_process
			(line__98(_architecture 0 0 98 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__101(_architecture 1 0 101 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__103(_architecture 2 0 103 (_assignment (_simple)(_target(1)))))
			(line__104(_architecture 3 0 104 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__106(_architecture 4 0 106 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__107(_architecture 5 0 107 (_assignment (_simple)(_target(10)))))
			(line__108(_architecture 6 0 108 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__109(_architecture 7 0 109 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__110(_architecture 8 0 110 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(empty_pcs(_architecture 9 0 122 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 10 0 137 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 11 0 152 (_process (_simple)(_target(4))(_sensitivity(0))(_read(1)(3)(4)))))
			(verify_pcs(_architecture 12 0 190 (_process (_simple)(_target(8)(9)(15)(16)(17)(19))(_sensitivity(0))(_read(2)(3)(5)(6)(7)(10)(15)(16)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 16 -1
	)
)
I 000050 55 6222          1402070224185 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402070224186 2014.06.06 11:57:04)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code a1f4a1f6a4f6f6b4a5a5b7fbf9a7a7a7f7a6a5a7a5)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_process
			(line__80(_architecture 0 0 80 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__84(_architecture 2 0 84 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__87(_architecture 3 0 87 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__91(_architecture 4 0 91 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__97(_architecture 8 0 97 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5456          1402070224189 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 205 ))
	(_version va7)
	(_time 1402070224190 2014.06.06 11:57:04)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code b1e4b1e5b4e6e6a4efb2a7ebe9b7b7b7e7b6b5b7b5)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 207 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 209 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 209 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 211 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 212 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 212 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 213 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 214 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 215 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 215 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 216 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 217 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 218 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 218 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 219 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 220 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 221 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 222 (_architecture (_uni ))))
		(_process
			(line__241(_architecture 0 0 241 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__242(_architecture 1 0 242 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__245(_architecture 2 0 245 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__246(_architecture 3 0 246 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__247(_architecture 4 0 247 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__248(_architecture 5 0 248 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__249(_architecture 6 0 249 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__252(_architecture 7 0 252 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 257 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 273 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 286 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000050 55 6222          1402070310436 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402070310437 2014.06.06 11:58:30)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 8e898f80dfd9d99b8a8a98d4d6888888d8898a888a)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_process
			(line__80(_architecture 0 0 80 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__84(_architecture 2 0 84 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__87(_architecture 3 0 87 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__91(_architecture 4 0 91 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__97(_architecture 8 0 97 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5456          1402070310440 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 205 ))
	(_version va7)
	(_time 1402070310441 2014.06.06 11:58:30)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 8e898f80dfd9d99bd08d98d4d6888888d8898a888a)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 207 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 209 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 209 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 211 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 212 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 212 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 213 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 214 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 215 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 215 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 216 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 217 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 218 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 218 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 219 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 220 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 221 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 222 (_architecture (_uni ))))
		(_process
			(line__241(_architecture 0 0 241 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__242(_architecture 1 0 242 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__245(_architecture 2 0 245 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__246(_architecture 3 0 246 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__247(_architecture 4 0 247 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__248(_architecture 5 0 248 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__249(_architecture 6 0 249 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__252(_architecture 7 0 252 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 257 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 273 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 286 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000050 55 6222          1402070325058 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402070325059 2014.06.06 11:58:45)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code a7a3f6f0a4f0f0b2a3a3b1fdffa1a1a1f1a0a3a1a3)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_process
			(line__80(_architecture 0 0 80 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__84(_architecture 2 0 84 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__87(_architecture 3 0 87 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__91(_architecture 4 0 91 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__97(_architecture 8 0 97 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5456          1402070325062 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 205 ))
	(_version va7)
	(_time 1402070325063 2014.06.06 11:58:45)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code b7b3e6e3b4e0e0a2e9b4a1edefb1b1b1e1b0b3b1b3)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 207 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 209 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 209 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 211 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 212 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 212 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 213 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 214 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 215 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 215 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 216 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 217 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 218 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 218 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 219 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 220 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 221 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 222 (_architecture (_uni ))))
		(_process
			(line__241(_architecture 0 0 241 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__242(_architecture 1 0 242 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__245(_architecture 2 0 245 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__246(_architecture 3 0 246 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__247(_architecture 4 0 247 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__248(_architecture 5 0 248 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__249(_architecture 6 0 249 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__252(_architecture 7 0 252 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 257 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 273 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 286 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7364          1402070325266 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402070325267 2014.06.06 11:58:45)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8286d08c84d5d59787d094d8da848484d487d48586)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 15))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(empty_pcs(_architecture 9 0 123 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 10 0 138 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 11 0 153 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 12 0 191 (_process (_simple)(_target(8)(9)(15)(16)(17)(19))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(10)(15)(16)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 16 -1
	)
)
I 000050 55 6222          1402070653756 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402070653757 2014.06.06 12:04:13)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 9d9e9b92cdcaca8899998bc7c59b9b9bcb9a999b99)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_process
			(line__80(_architecture 0 0 80 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__84(_architecture 2 0 84 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__87(_architecture 3 0 87 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__91(_architecture 4 0 91 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__97(_architecture 8 0 97 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5456          1402070653760 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 205 ))
	(_version va7)
	(_time 1402070653761 2014.06.06 12:04:13)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 9d9e9b92cdcaca88c39e8bc7c59b9b9bcb9a999b99)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 207 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 209 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 209 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 211 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 212 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 212 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 213 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 214 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 215 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 215 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 216 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 217 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 218 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 218 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 219 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 220 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 221 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 222 (_architecture (_uni ))))
		(_process
			(line__241(_architecture 0 0 241 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__242(_architecture 1 0 242 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__245(_architecture 2 0 245 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__246(_architecture 3 0 246 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__247(_architecture 4 0 247 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__248(_architecture 5 0 248 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__249(_architecture 6 0 249 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__252(_architecture 7 0 252 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 257 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 273 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 286 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7364          1402070653950 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402070653951 2014.06.06 12:04:13)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 595a5e5a540e0e4c5c0b4f03015f5f5f0f5c0f5e5d)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 15))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(empty_pcs(_architecture 9 0 123 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 10 0 138 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 11 0 153 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 12 0 191 (_process (_simple)(_target(8)(9)(15)(16)(17)(19))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(10)(15)(16)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 16 -1
	)
)
I 000050 55 6222          1402070677272 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402070677273 2014.06.06 12:04:37)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 737d227274242466777765292b7575752574777577)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_process
			(line__80(_architecture 0 0 80 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__84(_architecture 2 0 84 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__87(_architecture 3 0 87 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__91(_architecture 4 0 91 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__97(_architecture 8 0 97 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5456          1402070677276 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 205 ))
	(_version va7)
	(_time 1402070677277 2014.06.06 12:04:37)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 737d2272742424662d7065292b7575752574777577)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 207 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 209 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 209 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 211 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 212 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 212 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 213 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 214 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 215 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 215 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 216 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 217 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 218 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 218 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 219 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 220 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 221 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 222 (_architecture (_uni ))))
		(_process
			(line__241(_architecture 0 0 241 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__242(_architecture 1 0 242 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__245(_architecture 2 0 245 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__246(_architecture 3 0 246 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__247(_architecture 4 0 247 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__248(_architecture 5 0 248 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__249(_architecture 6 0 249 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__252(_architecture 7 0 252 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 257 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 273 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 286 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7360          1402070677479 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402070677480 2014.06.06 12:04:37)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 3e306c3b6f69692b3b6c286466383838683b68393a)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 15))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__106(_architecture 3 0 106 (_assignment (_simple)(_target(3))(_sensitivity(7)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(empty_pcs(_architecture 9 0 123 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 10 0 138 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 11 0 153 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 12 0 191 (_process (_simple)(_target(8)(9)(15)(16)(17)(19))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(10)(15)(16)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 16 -1
	)
)
I 000050 55 6222          1402070744241 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402070744242 2014.06.06 12:05:44)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 0e580e085f59591b0a0a18545608080858090a080a)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_process
			(line__80(_architecture 0 0 80 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__84(_architecture 2 0 84 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__87(_architecture 3 0 87 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__91(_architecture 4 0 91 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__97(_architecture 8 0 97 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5456          1402070744245 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 205 ))
	(_version va7)
	(_time 1402070744246 2014.06.06 12:05:44)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 0e580e085f59591b500d18545608080858090a080a)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 207 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 209 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 209 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 211 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 212 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 212 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 213 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 214 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 215 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 215 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 216 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 217 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 218 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 218 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 219 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 220 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 221 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 222 (_architecture (_uni ))))
		(_process
			(line__241(_architecture 0 0 241 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__242(_architecture 1 0 242 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__245(_architecture 2 0 245 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__246(_architecture 3 0 246 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__247(_architecture 4 0 247 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__248(_architecture 5 0 248 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__249(_architecture 6 0 249 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__252(_architecture 7 0 252 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 257 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 273 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 286 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7360          1402070744448 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402070744449 2014.06.06 12:05:44)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code d98fd98bd48e8eccdc8bcf8381dfdfdf8fdc8fdedd)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 15))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__106(_architecture 3 0 106 (_assignment (_simple)(_target(3))(_sensitivity(7)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(empty_pcs(_architecture 9 0 123 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 10 0 138 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 11 0 153 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 12 0 191 (_process (_simple)(_target(8)(9)(15)(16)(17)(19))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(10)(15)(16)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 16 -1
	)
)
I 000050 55 6222          1402070882092 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402070882093 2014.06.06 12:08:02)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 80d5d18e84d7d795848496dad8868686d687848684)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_process
			(line__80(_architecture 0 0 80 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__84(_architecture 2 0 84 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__87(_architecture 3 0 87 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__91(_architecture 4 0 91 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__97(_architecture 8 0 97 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5456          1402070882096 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 205 ))
	(_version va7)
	(_time 1402070882097 2014.06.06 12:08:02)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 80d5d18e84d7d795de8396dad8868686d687848684)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 207 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 209 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 209 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 211 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 212 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 212 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 213 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 214 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 215 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 215 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 216 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 217 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 218 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 218 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 219 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 220 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 221 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 222 (_architecture (_uni ))))
		(_process
			(line__241(_architecture 0 0 241 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__242(_architecture 1 0 242 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__245(_architecture 2 0 245 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__246(_architecture 3 0 246 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__247(_architecture 4 0 247 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__248(_architecture 5 0 248 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__249(_architecture 6 0 249 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__252(_architecture 7 0 252 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 257 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 273 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 286 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7360          1402070882289 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402070882290 2014.06.06 12:08:02)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 4b1e19491d1c1c5e4e195d11134d4d4d1d4e1d4c4f)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 15))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__106(_architecture 3 0 106 (_assignment (_simple)(_target(3))(_sensitivity(7)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(empty_pcs(_architecture 9 0 123 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 10 0 138 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 11 0 153 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 12 0 191 (_process (_simple)(_target(8)(9)(15)(16)(17)(19))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(10)(15)(16)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 16 -1
	)
)
I 000050 55 6222          1402071005150 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402071005151 2014.06.06 12:10:05)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 2e207c2a7f79793b2a2a38747628282878292a282a)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_process
			(line__80(_architecture 0 0 80 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__84(_architecture 2 0 84 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__87(_architecture 3 0 87 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__91(_architecture 4 0 91 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__97(_architecture 8 0 97 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5456          1402071005154 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 205 ))
	(_version va7)
	(_time 1402071005155 2014.06.06 12:10:05)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 2e207c2a7f79793b702d38747628282878292a282a)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 207 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 209 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 209 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 211 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 212 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 212 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 213 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 214 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 215 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 215 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 216 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 217 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 218 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 218 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 219 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 220 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 221 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 222 (_architecture (_uni ))))
		(_process
			(line__241(_architecture 0 0 241 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__242(_architecture 1 0 242 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__245(_architecture 2 0 245 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__246(_architecture 3 0 246 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__247(_architecture 4 0 247 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__248(_architecture 5 0 248 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__249(_architecture 6 0 249 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__252(_architecture 7 0 252 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 257 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 273 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 286 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7171          1402071005339 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402071005340 2014.06.06 12:10:05)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code e9e7bbbae4bebefcecbbffb3b1efefefbfecbfeeed)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 14))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ((i 2))))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 7 (17)(ns 0))))
		(_process
			(line__102(_architecture 0 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 1 0 104 (_assignment (_simple)(_target(1)))))
			(line__106(_architecture 2 0 106 (_assignment (_simple)(_target(3))(_sensitivity(7)(13)))))
			(line__107(_architecture 3 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 4 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 5 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 6 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 7 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(empty_pcs(_architecture 8 0 123 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 9 0 138 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 10 0 153 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 11 0 191 (_process (_simple)(_target(8)(9)(15)(16)(17)(19))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(10)(15)(16)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 15 -1
	)
)
I 000050 55 6222          1402071023358 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402071023359 2014.06.06 12:10:23)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 4b1949491d1c1c5e4f4f5d11134d4d4d1d4c4f4d4f)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_process
			(line__80(_architecture 0 0 80 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__84(_architecture 2 0 84 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__87(_architecture 3 0 87 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__91(_architecture 4 0 91 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__97(_architecture 8 0 97 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5456          1402071023362 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 205 ))
	(_version va7)
	(_time 1402071023363 2014.06.06 12:10:23)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 4b1949491d1c1c5e15485d11134d4d4d1d4c4f4d4f)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 207 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 209 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 209 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 211 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 212 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 212 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 213 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 214 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 215 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 215 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 216 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 217 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 218 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 218 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 219 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 220 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 221 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 222 (_architecture (_uni ))))
		(_process
			(line__241(_architecture 0 0 241 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__242(_architecture 1 0 242 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__245(_architecture 2 0 245 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__246(_architecture 3 0 246 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__247(_architecture 4 0 247 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__248(_architecture 5 0 248 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__249(_architecture 6 0 249 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__252(_architecture 7 0 252 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 257 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 273 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 286 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7164          1402071023563 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402071023564 2014.06.06 12:10:23)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 16441511144141031344004c4e1010104013401112)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 14))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 7 (17)(ns 0))))
		(_process
			(line__102(_architecture 0 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 1 0 104 (_assignment (_simple)(_target(1)))))
			(line__106(_architecture 2 0 106 (_assignment (_simple)(_target(3))(_sensitivity(7)(13)))))
			(line__107(_architecture 3 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 4 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 5 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 6 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 7 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(empty_pcs(_architecture 8 0 123 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 9 0 138 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 10 0 153 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 11 0 191 (_process (_simple)(_target(8)(9)(15)(16)(17)(19))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(10)(15)(16)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 15 -1
	)
)
I 000050 55 6222          1402071389693 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402071389694 2014.06.06 12:16:29)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 4c4c1c4e1b1b1b5948485a16144a4a4a1a4b484a48)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_process
			(line__80(_architecture 0 0 80 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__84(_architecture 2 0 84 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__87(_architecture 3 0 87 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__91(_architecture 4 0 91 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__97(_architecture 8 0 97 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5456          1402071389697 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 205 ))
	(_version va7)
	(_time 1402071389698 2014.06.06 12:16:29)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 4c4c1c4e1b1b1b59124f5a16144a4a4a1a4b484a48)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 207 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 209 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 209 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 211 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 212 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 212 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 213 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 214 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 215 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 215 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 216 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 217 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 218 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 218 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 219 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 220 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 221 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 222 (_architecture (_uni ))))
		(_process
			(line__241(_architecture 0 0 241 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__242(_architecture 1 0 242 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__245(_architecture 2 0 245 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__246(_architecture 3 0 246 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__247(_architecture 4 0 247 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__248(_architecture 5 0 248 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__249(_architecture 6 0 249 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__252(_architecture 7 0 252 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 257 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 273 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 286 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7255          1402071389888 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402071389889 2014.06.06 12:16:29)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 0808590e045f5f1d0d5b1e52500e0e0e5e0d5e0f0c)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 15))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 7 (17)(ns 0))))
		(_process
			(line__102(_architecture 0 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 1 0 104 (_assignment (_simple)(_target(1)))))
			(line__106(_architecture 2 0 106 (_assignment (_simple)(_target(3))(_sensitivity(7)(13)))))
			(line__107(_architecture 3 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 4 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 5 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 6 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 7 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(empty_pcs(_architecture 8 0 123 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 9 0 138 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 10 0 153 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(line__191(_architecture 11 0 191 (_assignment (_simple)(_target(19))(_sensitivity(10)(15)(16)))))
			(verify_pcs(_architecture 12 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17)(19))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 16 -1
	)
)
I 000050 55 6222          1402071408158 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402071408159 2014.06.06 12:16:48)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 6337626364343476676775393b6565653564676567)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_process
			(line__80(_architecture 0 0 80 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__84(_architecture 2 0 84 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__87(_architecture 3 0 87 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__91(_architecture 4 0 91 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__97(_architecture 8 0 97 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5456          1402071408162 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 205 ))
	(_version va7)
	(_time 1402071408163 2014.06.06 12:16:48)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 63376263643434763d6075393b6565653564676567)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 207 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 209 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 209 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 211 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 212 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 212 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 213 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 214 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 215 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 215 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 216 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 217 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 218 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 218 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 219 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 220 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 221 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 222 (_architecture (_uni ))))
		(_process
			(line__241(_architecture 0 0 241 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__242(_architecture 1 0 242 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__245(_architecture 2 0 245 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__246(_architecture 3 0 246 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__247(_architecture 4 0 247 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__248(_architecture 5 0 248 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__249(_architecture 6 0 249 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__252(_architecture 7 0 252 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 257 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 273 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 286 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7251          1402071408367 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402071408368 2014.06.06 12:16:48)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 3e6a3c3b6f69692b3b6d286466383838683b68393a)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 15))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 7 (17)(ns 0))))
		(_process
			(line__102(_architecture 0 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 1 0 104 (_assignment (_simple)(_target(1)))))
			(line__106(_architecture 2 0 106 (_assignment (_simple)(_target(3))(_sensitivity(7)(13)))))
			(line__107(_architecture 3 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 4 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 5 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 6 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 7 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(empty_pcs(_architecture 8 0 123 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 9 0 138 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 10 0 153 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(line__191(_architecture 11 0 191 (_assignment (_simple)(_target(19))(_sensitivity(10)(15)(16)))))
			(verify_pcs(_architecture 12 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 16 -1
	)
)
I 000050 55 6222          1402071445597 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402071445598 2014.06.06 12:17:25)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code a4a6a7f3a4f3f3b1a0a0b2fefca2a2a2f2a3a0a2a0)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_process
			(line__80(_architecture 0 0 80 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__84(_architecture 2 0 84 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__87(_architecture 3 0 87 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__91(_architecture 4 0 91 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__97(_architecture 8 0 97 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5456          1402071445601 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 205 ))
	(_version va7)
	(_time 1402071445602 2014.06.06 12:17:25)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code a4a6a7f3a4f3f3b1faa7b2fefca2a2a2f2a3a0a2a0)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 207 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 209 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 209 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 211 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 212 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 212 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 213 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 214 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 215 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 215 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 216 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 217 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 218 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 218 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 219 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 220 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 221 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 222 (_architecture (_uni ))))
		(_process
			(line__241(_architecture 0 0 241 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__242(_architecture 1 0 242 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__245(_architecture 2 0 245 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__246(_architecture 3 0 246 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__247(_architecture 4 0 247 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__248(_architecture 5 0 248 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__249(_architecture 6 0 249 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__252(_architecture 7 0 252 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 257 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 273 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 286 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7440          1402071445808 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402071445809 2014.06.06 12:17:25)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 7e7c727f2f29296b7b2b682426787878287b28797a)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__106(_architecture 3 0 106 (_assignment (_simple)(_target(3))(_sensitivity(7)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__112(_architecture 9 0 112 (_assignment (_simple)(_target(19))(_sensitivity(10)(15)(16)))))
			(empty_pcs(_architecture 10 0 124 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 139 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 154 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000050 55 6222          1402071466129 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402071466130 2014.06.06 12:17:46)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code d583d687d48282c0d1d1c38f8dd3d3d383d2d1d3d1)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_process
			(line__80(_architecture 0 0 80 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__84(_architecture 2 0 84 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__87(_architecture 3 0 87 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__91(_architecture 4 0 91 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__94(_architecture 7 0 94 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__97(_architecture 8 0 97 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 151 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 11 0 164 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5456          1402071466133 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 205 ))
	(_version va7)
	(_time 1402071466134 2014.06.06 12:17:46)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code e5b3e6b6e4b2b2f0bbe6f3bfbde3e3e3b3e2e1e3e1)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 207 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 209 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 209 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 211 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 212 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 212 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 213 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 214 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 215 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 215 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 216 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 217 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 218 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 218 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 219 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 220 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 221 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 222 (_architecture (_uni ))))
		(_process
			(line__241(_architecture 0 0 241 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__242(_architecture 1 0 242 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__245(_architecture 2 0 245 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__246(_architecture 3 0 246 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__247(_architecture 4 0 247 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__248(_architecture 5 0 248 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__249(_architecture 6 0 249 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__252(_architecture 7 0 252 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 257 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 273 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 286 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7444          1402071466339 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402071466340 2014.06.06 12:17:46)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b0e6bce4b4e7e7a5b5e5a6eae8b6b6b6e6b5e6b7b4)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__112(_architecture 9 0 112 (_assignment (_simple)(_target(19))(_sensitivity(10)(15)(16)))))
			(empty_pcs(_architecture 10 0 124 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 139 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 154 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000050 55 6414          1402072049263 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402072049264 2014.06.06 12:27:29)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code e0efb0b3e4b7b7f5e4e3f6bab8e6e6e6b6e7e4e6e4)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_process
			(line__82(_architecture 0 0 82 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__84(_architecture 1 0 84 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__86(_architecture 2 0 86 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__89(_architecture 3 0 89 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(26)))))
			(line__93(_architecture 4 0 93 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__94(_architecture 5 0 94 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__95(_architecture 6 0 95 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__96(_architecture 7 0 96 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__97(_architecture 8 0 97 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__100(_architecture 9 0 100 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 107 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 154 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 167 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 27 -1
	)
)
I 000049 55 5456          1402072049271 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 208 ))
	(_version va7)
	(_time 1402072049272 2014.06.06 12:27:29)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code e0efb0b3e4b7b7f5bee3f6bab8e6e6e6b6e7e4e6e4)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 210 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 212 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 212 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 214 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 215 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 215 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 216 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 217 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 218 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 218 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 219 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 220 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 221 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 221 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 222 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 223 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 224 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 225 (_architecture (_uni ))))
		(_process
			(line__244(_architecture 0 0 244 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__245(_architecture 1 0 245 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__248(_architecture 2 0 248 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__249(_architecture 3 0 249 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__250(_architecture 4 0 250 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__251(_architecture 5 0 251 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__252(_architecture 6 0 252 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__255(_architecture 7 0 255 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 260 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 276 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 289 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7444          1402072049453 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402072049454 2014.06.06 12:27:29)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 9b94ca94cdcccc8e9ece8dc1c39d9d9dcd9ecd9c9f)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__112(_architecture 9 0 112 (_assignment (_simple)(_target(19))(_sensitivity(10)(15)(16)))))
			(empty_pcs(_architecture 10 0 124 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 139 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 154 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000050 55 6414          1402072308913 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402072308914 2014.06.06 12:31:48)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 303f3035346767253433266a683636366637343634)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_process
			(line__82(_architecture 0 0 82 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__84(_architecture 1 0 84 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__86(_architecture 2 0 86 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__89(_architecture 3 0 89 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__93(_architecture 4 0 93 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__94(_architecture 5 0 94 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__95(_architecture 6 0 95 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__96(_architecture 7 0 96 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__97(_architecture 8 0 97 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__100(_architecture 9 0 100 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 107 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 154 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 167 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 27 -1
	)
)
I 000049 55 5456          1402072308920 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 208 ))
	(_version va7)
	(_time 1402072308921 2014.06.06 12:31:48)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 303f3035346767256e33266a683636366637343634)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 210 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 212 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 212 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 214 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 215 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 215 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 216 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 217 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 218 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 218 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 219 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 220 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 221 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 221 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 222 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 223 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 224 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 225 (_architecture (_uni ))))
		(_process
			(line__244(_architecture 0 0 244 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__245(_architecture 1 0 245 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__248(_architecture 2 0 248 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__249(_architecture 3 0 249 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__250(_architecture 4 0 250 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__251(_architecture 5 0 251 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__252(_architecture 6 0 252 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__255(_architecture 7 0 255 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 260 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 276 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 289 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7444          1402072309100 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402072309101 2014.06.06 12:31:49)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code ebe4ebb8bdbcbcfeeebefdb1b3edededbdeebdecef)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__112(_architecture 9 0 112 (_assignment (_simple)(_target(19))(_sensitivity(10)(15)(16)))))
			(empty_pcs(_architecture 10 0 124 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 139 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 154 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000050 55 6414          1402072439576 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402072439577 2014.06.06 12:33:59)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 9a959c95cfcdcd8f9e998cc0c29c9c9ccc9d9e9c9e)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_process
			(line__82(_architecture 0 0 82 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__84(_architecture 1 0 84 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__86(_architecture 2 0 86 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__89(_architecture 3 0 89 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__93(_architecture 4 0 93 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__94(_architecture 5 0 94 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__95(_architecture 6 0 95 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__96(_architecture 7 0 96 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__97(_architecture 8 0 97 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__101(_architecture 9 0 101 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 107 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 154 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 167 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 27 -1
	)
)
I 000049 55 5456          1402072439582 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 208 ))
	(_version va7)
	(_time 1402072439583 2014.06.06 12:33:59)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code aaa5acfdfffdfdbff4a9bcf0f2acacacfcadaeacae)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 210 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 212 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 212 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 214 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 215 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 215 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 216 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 217 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 218 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 218 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 219 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 220 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 221 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 221 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 222 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 223 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 224 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 225 (_architecture (_uni ))))
		(_process
			(line__244(_architecture 0 0 244 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__245(_architecture 1 0 245 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__248(_architecture 2 0 248 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__249(_architecture 3 0 249 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__250(_architecture 4 0 250 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__251(_architecture 5 0 251 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__252(_architecture 6 0 252 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__255(_architecture 7 0 255 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 260 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 276 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 289 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7444          1402072439765 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402072439766 2014.06.06 12:33:59)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 555a5256540202405000430f0d5353530350035251)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__112(_architecture 9 0 112 (_assignment (_simple)(_target(19))(_sensitivity(10)(15)(16)))))
			(empty_pcs(_architecture 10 0 124 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 139 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 154 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000050 55 6323          1402072656289 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402072656290 2014.06.06 12:37:36)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 36653333346161233236206c6e3030306031323032)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_process
			(line__82(_architecture 0 0 82 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__84(_architecture 1 0 84 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__86(_architecture 2 0 86 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__89(_architecture 3 0 89 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__93(_architecture 4 0 93 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__94(_architecture 5 0 94 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__95(_architecture 6 0 95 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__96(_architecture 7 0 96 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__97(_architecture 8 0 97 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(rd_pcs(_architecture 9 0 107 (_process (_simple)(_target(11)(13)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(8)(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 10 0 155 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 11 0 168 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 26 -1
	)
)
I 000049 55 5456          1402072656296 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 209 ))
	(_version va7)
	(_time 1402072656297 2014.06.06 12:37:36)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 36653333346161236835206c6e3030306031323032)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 211 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 213 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 213 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 215 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 216 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 216 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 217 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 218 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 219 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 219 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 220 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 221 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 222 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 222 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 223 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 224 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 225 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 226 (_architecture (_uni ))))
		(_process
			(line__245(_architecture 0 0 245 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__246(_architecture 1 0 246 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__249(_architecture 2 0 249 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__250(_architecture 3 0 250 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__251(_architecture 4 0 251 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__252(_architecture 5 0 252 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__253(_architecture 6 0 253 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__256(_architecture 7 0 256 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 261 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 277 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 290 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7444          1402072656477 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402072656478 2014.06.06 12:37:36)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f1a2f4a1f4a6a6e4f4a4e7aba9f7f7f7a7f4a7f6f5)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__112(_architecture 9 0 112 (_assignment (_simple)(_target(19))(_sensitivity(10)(15)(16)))))
			(empty_pcs(_architecture 10 0 124 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 139 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 154 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000050 55 6414          1402073434143 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402073434144 2014.06.06 12:50:34)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code c2949097c49595d7c6c1d4989ac4c4c494c5c6c4c6)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_process
			(line__82(_architecture 0 0 82 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__84(_architecture 1 0 84 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__86(_architecture 2 0 86 (_assignment (_simple)(_target(21))(_sensitivity(24)(3)))))
			(line__89(_architecture 3 0 89 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__93(_architecture 4 0 93 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__94(_architecture 5 0 94 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__95(_architecture 6 0 95 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__96(_architecture 7 0 96 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__97(_architecture 8 0 97 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__100(_architecture 9 0 100 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 107 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 154 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 167 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 27 -1
	)
)
I 000049 55 5456          1402073434148 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 208 ))
	(_version va7)
	(_time 1402073434149 2014.06.06 12:50:34)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code c2949097c49595d79cc1d4989ac4c4c494c5c6c4c6)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 210 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 212 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 212 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 214 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 215 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 215 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 216 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 217 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 218 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 218 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 219 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 220 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 221 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 221 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 222 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 223 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 224 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 225 (_architecture (_uni ))))
		(_process
			(line__244(_architecture 0 0 244 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__245(_architecture 1 0 245 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__248(_architecture 2 0 248 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__249(_architecture 3 0 249 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__250(_architecture 4 0 250 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__251(_architecture 5 0 251 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__252(_architecture 6 0 252 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__255(_architecture 7 0 255 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 260 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 276 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 289 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7444          1402073434328 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402073434329 2014.06.06 12:50:34)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 7d28797c2d2a2a6878286b27257b7b7b2b782b7a79)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__112(_architecture 9 0 112 (_assignment (_simple)(_target(19))(_sensitivity(10)(15)(16)))))
			(empty_pcs(_architecture 10 0 124 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 139 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 154 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000050 55 6414          1402073497808 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402073497809 2014.06.06 12:51:37)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 62346e6264353577666174383a6464643465666466)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_process
			(line__82(_architecture 0 0 82 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__84(_architecture 1 0 84 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__86(_architecture 2 0 86 (_assignment (_simple)(_target(21))(_sensitivity(24)(3)))))
			(line__89(_architecture 3 0 89 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(26)))))
			(line__93(_architecture 4 0 93 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__94(_architecture 5 0 94 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__95(_architecture 6 0 95 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__96(_architecture 7 0 96 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__97(_architecture 8 0 97 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__100(_architecture 9 0 100 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 107 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 154 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 167 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 27 -1
	)
)
I 000049 55 5456          1402073497815 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 208 ))
	(_version va7)
	(_time 1402073497816 2014.06.06 12:51:37)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 62346e62643535773c6174383a6464643465666466)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 210 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 212 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 212 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 214 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 215 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 215 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 216 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 217 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 218 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 218 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 219 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 220 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 221 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 221 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 222 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 223 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 224 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 225 (_architecture (_uni ))))
		(_process
			(line__244(_architecture 0 0 244 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__245(_architecture 1 0 245 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__248(_architecture 2 0 248 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__249(_architecture 3 0 249 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__250(_architecture 4 0 250 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__251(_architecture 5 0 251 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__252(_architecture 6 0 252 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__255(_architecture 7 0 255 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 260 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 276 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 289 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7444          1402073498006 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402073498007 2014.06.06 12:51:38)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 2d7b20297d7a7a3828783b77752b2b2b7b287b2a29)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__112(_architecture 9 0 112 (_assignment (_simple)(_target(19))(_sensitivity(10)(15)(16)))))
			(empty_pcs(_architecture 10 0 124 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 139 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 154 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000050 55 6414          1402073534511 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402073534512 2014.06.06 12:52:14)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code b6b2b5e2b4e1e1a3b2b5a0eceeb0b0b0e0b1b2b0b2)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_process
			(line__82(_architecture 0 0 82 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__84(_architecture 1 0 84 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__86(_architecture 2 0 86 (_assignment (_simple)(_target(21))(_sensitivity(24)(3)))))
			(line__89(_architecture 3 0 89 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(26)))))
			(line__93(_architecture 4 0 93 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__94(_architecture 5 0 94 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__95(_architecture 6 0 95 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__96(_architecture 7 0 96 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__97(_architecture 8 0 97 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__101(_architecture 9 0 101 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 107 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 154 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 167 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 27 -1
	)
)
I 000049 55 5456          1402073534518 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 208 ))
	(_version va7)
	(_time 1402073534519 2014.06.06 12:52:14)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code c5c1c690c49292d09bc6d39f9dc3c3c393c2c1c3c1)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 210 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 212 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 212 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 214 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 215 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 215 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 216 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 217 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 218 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 218 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 219 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 220 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 221 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 221 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 222 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 223 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 224 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 225 (_architecture (_uni ))))
		(_process
			(line__244(_architecture 0 0 244 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__245(_architecture 1 0 245 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__248(_architecture 2 0 248 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__249(_architecture 3 0 249 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__250(_architecture 4 0 250 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__251(_architecture 5 0 251 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__252(_architecture 6 0 252 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__255(_architecture 7 0 255 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 260 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 276 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 289 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7444          1402073534711 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402073534712 2014.06.06 12:52:14)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 81858d8f84d6d69484d497dbd9878787d784d78685)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__112(_architecture 9 0 112 (_assignment (_simple)(_target(19))(_sensitivity(10)(15)(16)))))
			(empty_pcs(_architecture 10 0 124 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 139 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 154 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000050 55 6414          1402073573019 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402073573020 2014.06.06 12:52:53)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 1b4f4a1c4d4c4c0e1f180d41431d1d1d4d1c1f1d1f)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_process
			(line__82(_architecture 0 0 82 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__84(_architecture 1 0 84 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__86(_architecture 2 0 86 (_assignment (_simple)(_target(21))(_sensitivity(24)(3)))))
			(line__89(_architecture 3 0 89 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__93(_architecture 4 0 93 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__94(_architecture 5 0 94 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__95(_architecture 6 0 95 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__96(_architecture 7 0 96 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__97(_architecture 8 0 97 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__101(_architecture 9 0 101 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 107 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 154 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 167 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 27 -1
	)
)
I 000049 55 5456          1402073573026 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 208 ))
	(_version va7)
	(_time 1402073573027 2014.06.06 12:52:53)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 1b4f4a1c4d4c4c0e45180d41431d1d1d4d1c1f1d1f)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 210 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 212 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 212 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 214 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 215 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 215 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 216 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 217 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 218 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 218 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 219 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 220 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 221 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 221 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 222 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 223 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 224 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 225 (_architecture (_uni ))))
		(_process
			(line__244(_architecture 0 0 244 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__245(_architecture 1 0 245 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__248(_architecture 2 0 248 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__249(_architecture 3 0 249 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__250(_architecture 4 0 250 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__251(_architecture 5 0 251 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__252(_architecture 6 0 252 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__255(_architecture 7 0 255 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 260 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 276 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 289 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7444          1402073573209 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402073573210 2014.06.06 12:52:53)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code d6828784d48181c3d383c08c8ed0d0d080d380d1d2)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__112(_architecture 9 0 112 (_assignment (_simple)(_target(19))(_sensitivity(10)(15)(16)))))
			(empty_pcs(_architecture 10 0 124 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 139 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 154 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000050 55 6414          1402073824685 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402073824686 2014.06.06 12:57:04)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 184e191f144f4f0d1c1b0e42401e1e1e4e1f1c1e1c)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_process
			(line__82(_architecture 0 0 82 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__84(_architecture 1 0 84 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__86(_architecture 2 0 86 (_assignment (_simple)(_target(21))(_sensitivity(24)(3)))))
			(line__89(_architecture 3 0 89 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__93(_architecture 4 0 93 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__94(_architecture 5 0 94 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__95(_architecture 6 0 95 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__96(_architecture 7 0 96 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__97(_architecture 8 0 97 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__101(_architecture 9 0 101 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 107 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 154 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 167 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 27 -1
	)
)
I 000049 55 5456          1402073824690 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 208 ))
	(_version va7)
	(_time 1402073824691 2014.06.06 12:57:04)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 184e191f144f4f0d461b0e42401e1e1e4e1f1c1e1c)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 210 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 212 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 212 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 214 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 215 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 215 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 216 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 217 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 218 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 218 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 219 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 220 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 221 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 221 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 222 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 223 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 224 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 225 (_architecture (_uni ))))
		(_process
			(line__244(_architecture 0 0 244 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__245(_architecture 1 0 245 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__248(_architecture 2 0 248 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__249(_architecture 3 0 249 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__250(_architecture 4 0 250 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__251(_architecture 5 0 251 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__252(_architecture 6 0 252 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__255(_architecture 7 0 255 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 260 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 276 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 289 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7444          1402073824837 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402073824838 2014.06.06 12:57:04)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b4e2b5e0b4e3e3a1b1e1a2eeecb2b2b2e2b1e2b3b0)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__112(_architecture 9 0 112 (_assignment (_simple)(_target(19))(_sensitivity(10)(15)(16)))))
			(empty_pcs(_architecture 10 0 124 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 139 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 154 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000050 55 6414          1402074577109 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402074577110 2014.06.06 13:09:37)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 21242525247676342522377b792727277726252725)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_process
			(line__82(_architecture 0 0 82 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__84(_architecture 1 0 84 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__86(_architecture 2 0 86 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__89(_architecture 3 0 89 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__93(_architecture 4 0 93 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__94(_architecture 5 0 94 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__95(_architecture 6 0 95 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__96(_architecture 7 0 96 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__97(_architecture 8 0 97 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__101(_architecture 9 0 101 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 107 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 154 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 167 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 27 -1
	)
)
I 000049 55 5456          1402074577116 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 208 ))
	(_version va7)
	(_time 1402074577117 2014.06.06 13:09:37)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 21242525247676347f22377b792727277726252725)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 210 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 212 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 212 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 214 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 215 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 215 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 216 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 217 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 218 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 218 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 219 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 220 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 221 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 221 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 222 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 223 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 224 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 225 (_architecture (_uni ))))
		(_process
			(line__244(_architecture 0 0 244 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__245(_architecture 1 0 245 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__248(_architecture 2 0 248 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__249(_architecture 3 0 249 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__250(_architecture 4 0 250 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__251(_architecture 5 0 251 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__252(_architecture 6 0 252 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__255(_architecture 7 0 255 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 260 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 276 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 289 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7444          1402074577299 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402074577300 2014.06.06 13:09:37)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code dcd9d88e8b8b8bc9d989ca8684dadada8ad98adbd8)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__112(_architecture 9 0 112 (_assignment (_simple)(_target(19))(_sensitivity(10)(15)(16)))))
			(empty_pcs(_architecture 10 0 124 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 139 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 154 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
V 000050 55 6414          1402074886146 fwft_arch
(_unit VHDL (tdc_fifo 0 23 (fwft_arch 0 38 ))
	(_version va7)
	(_time 1402074886147 2014.06.06 13:14:46)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 3f6c3c3a6d68682a3b3c29656739393969383b393b)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 42 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 44 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 45 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 46 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 47 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 48 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 49 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 50 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_process
			(line__82(_architecture 0 0 82 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__84(_architecture 1 0 84 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__86(_architecture 2 0 86 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__89(_architecture 3 0 89 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__93(_architecture 4 0 93 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__94(_architecture 5 0 94 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__95(_architecture 6 0 95 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__96(_architecture 7 0 96 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__97(_architecture 8 0 97 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__101(_architecture 9 0 101 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 107 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 154 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 167 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch 27 -1
	)
)
I 000049 55 5456          1402074886153 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 208 ))
	(_version va7)
	(_time 1402074886154 2014.06.06 13:14:46)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 3f6c3c3a6d68682a613c29656739393969383b393b)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 210 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 212 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 212 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 214 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 215 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 215 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 216 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 217 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 218 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 218 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 219 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 220 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 221 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 221 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 222 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 223 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 224 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 225 (_architecture (_uni ))))
		(_process
			(line__244(_architecture 0 0 244 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__245(_architecture 1 0 245 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__248(_architecture 2 0 248 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__249(_architecture 3 0 249 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__250(_architecture 4 0 250 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__251(_architecture 5 0 251 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__252(_architecture 6 0 252 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__255(_architecture 7 0 255 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 260 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 276 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 289 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7444          1402074886338 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402074886339 2014.06.06 13:14:46)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code faa9f9aaafadadefffafeca0a2fcfcfcacffacfdfe)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__112(_architecture 9 0 112 (_assignment (_simple)(_target(19))(_sensitivity(10)(15)(16)))))
			(empty_pcs(_architecture 10 0 124 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 139 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 154 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000051 55 6460          1402078450176 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 179 ))
	(_version va7)
	(_time 1402078450177 2014.06.06 14:14:10)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 1e1a13194f49490b1a1b08444618181848191a181a)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 181 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 183 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 185 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 186 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 186 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 187 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 188 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 189 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 190 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 190 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 191 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 196 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 199 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 199 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 202 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ))))
		(_process
			(line__221(_architecture 0 0 221 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__223(_architecture 1 0 223 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__225(_architecture 2 0 225 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__228(_architecture 3 0 228 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__232(_architecture 4 0 232 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__233(_architecture 5 0 233 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__234(_architecture 6 0 234 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__235(_architecture 7 0 235 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__236(_architecture 8 0 236 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__240(_architecture 9 0 240 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 246 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 293 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 306 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000049 55 5456          1402078450185 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 468 ))
	(_version va7)
	(_time 1402078450186 2014.06.06 14:14:10)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 1e1a13194f49490b401d08444618181848191a181a)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 470 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 472 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 472 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 474 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 475 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 475 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 477 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 478 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 478 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 479 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 480 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 481 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 481 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 482 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 483 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 484 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 485 (_architecture (_uni ))))
		(_process
			(line__504(_architecture 0 0 504 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__505(_architecture 1 0 505 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__508(_architecture 2 0 508 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__509(_architecture 3 0 509 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__510(_architecture 4 0 510 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__511(_architecture 5 0 511 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__512(_architecture 6 0 512 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__515(_architecture 7 0 515 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 520 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 536 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 549 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000051 55 6460          1402078566393 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 176 ))
	(_version va7)
	(_time 1402078566394 2014.06.06 14:16:06)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 0b5a590d5d5c5c1e0f0e1d51530d0d0d5d0c0f0d0f)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 178 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 180 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 180 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 182 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 184 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 185 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 186 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 188 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 189 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 190 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 191 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_process
			(line__218(_architecture 0 0 218 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__220(_architecture 1 0 220 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__222(_architecture 2 0 222 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__225(_architecture 3 0 225 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__229(_architecture 4 0 229 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__230(_architecture 5 0 230 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__231(_architecture 6 0 231 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__232(_architecture 7 0 232 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__233(_architecture 8 0 233 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__237(_architecture 9 0 237 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 243 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 290 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 303 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000049 55 5456          1402078566403 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 459 ))
	(_version va7)
	(_time 1402078566404 2014.06.06 14:16:06)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 1b4a491c4d4c4c0e45180d41431d1d1d4d1c1f1d1f)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 461 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 463 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 463 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 465 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 466 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 466 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 468 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 469 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 469 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 470 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 471 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 472 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 472 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 473 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 474 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 475 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 476 (_architecture (_uni ))))
		(_process
			(line__495(_architecture 0 0 495 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__496(_architecture 1 0 496 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__499(_architecture 2 0 499 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__500(_architecture 3 0 500 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__501(_architecture 4 0 501 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__502(_architecture 5 0 502 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__503(_architecture 6 0 503 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__506(_architecture 7 0 506 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 511 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 527 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 540 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000051 55 6460          1402078575900 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 176 ))
	(_version va7)
	(_time 1402078575901 2014.06.06 14:16:15)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 37323732346060223332216d6f3131316130333133)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 178 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 180 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 180 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 182 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 184 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 185 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 186 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 188 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 189 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 190 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 191 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_process
			(line__218(_architecture 0 0 218 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__220(_architecture 1 0 220 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__222(_architecture 2 0 222 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__225(_architecture 3 0 225 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__229(_architecture 4 0 229 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__230(_architecture 5 0 230 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__231(_architecture 6 0 231 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__232(_architecture 7 0 232 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__233(_architecture 8 0 233 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__237(_architecture 9 0 237 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 243 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 290 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 303 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000049 55 5456          1402078575908 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 459 ))
	(_version va7)
	(_time 1402078575909 2014.06.06 14:16:15)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 37323732346060226934216d6f3131316130333133)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 461 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 463 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 463 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 465 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 466 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 466 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 468 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 469 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 469 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 470 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 471 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 472 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 472 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 473 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 474 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 475 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 476 (_architecture (_uni ))))
		(_process
			(line__495(_architecture 0 0 495 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__496(_architecture 1 0 496 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__499(_architecture 2 0 499 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__500(_architecture 3 0 500 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__501(_architecture 4 0 501 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__502(_architecture 5 0 502 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__503(_architecture 6 0 503 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__506(_architecture 7 0 506 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 511 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 527 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 540 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000051 55 6460          1402078632477 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 176 ))
	(_version va7)
	(_time 1402078632478 2014.06.06 14:17:12)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 2d2a28297d7a7a3829283b77752b2b2b7b2a292b29)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 178 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 180 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 180 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 182 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 184 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 185 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 186 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 188 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 189 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 190 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 191 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_process
			(line__218(_architecture 0 0 218 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__220(_architecture 1 0 220 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__222(_architecture 2 0 222 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__225(_architecture 3 0 225 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__229(_architecture 4 0 229 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__230(_architecture 5 0 230 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__231(_architecture 6 0 231 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__232(_architecture 7 0 232 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__233(_architecture 8 0 233 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__237(_architecture 9 0 237 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 243 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 290 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 303 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000049 55 5456          1402078632489 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 459 ))
	(_version va7)
	(_time 1402078632490 2014.06.06 14:17:12)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 3d3a38386d6a6a28633e2b67653b3b3b6b3a393b39)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 461 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 463 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 463 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 465 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 466 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 466 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 468 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 469 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 469 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 470 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 471 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 472 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 472 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 473 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 474 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 475 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 476 (_architecture (_uni ))))
		(_process
			(line__495(_architecture 0 0 495 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__496(_architecture 1 0 496 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__499(_architecture 2 0 499 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__500(_architecture 3 0 500 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__501(_architecture 4 0 501 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__502(_architecture 5 0 502 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__503(_architecture 6 0 503 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__506(_architecture 7 0 506 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 511 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 527 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 540 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000051 55 6460          1402078646539 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 176 ))
	(_version va7)
	(_time 1402078646540 2014.06.06 14:17:26)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 15111912144242001110034f4d1313134312111311)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 178 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 180 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 180 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 182 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 184 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 185 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 186 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 188 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 189 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 190 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 191 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_process
			(line__218(_architecture 0 0 218 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__220(_architecture 1 0 220 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__222(_architecture 2 0 222 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__225(_architecture 3 0 225 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__229(_architecture 4 0 229 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__230(_architecture 5 0 230 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__231(_architecture 6 0 231 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__232(_architecture 7 0 232 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__233(_architecture 8 0 233 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__237(_architecture 9 0 237 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 243 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 290 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 303 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000049 55 5456          1402078646549 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 459 ))
	(_version va7)
	(_time 1402078646550 2014.06.06 14:17:26)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 25212921247272307b26337f7d2323237322212321)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 461 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 463 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 463 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 465 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 466 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 466 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 468 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 469 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 469 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 470 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 471 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 472 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 472 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 473 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 474 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 475 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 476 (_architecture (_uni ))))
		(_process
			(line__495(_architecture 0 0 495 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__496(_architecture 1 0 496 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__499(_architecture 2 0 499 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__500(_architecture 3 0 500 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__501(_architecture 4 0 501 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__502(_architecture 5 0 502 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__503(_architecture 6 0 503 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__506(_architecture 7 0 506 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 511 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 527 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 540 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000051 55 6460          1402078722100 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 176 ))
	(_version va7)
	(_time 1402078722101 2014.06.06 14:18:42)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 44461646441313514041521e1c4242421243404240)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 178 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 180 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 180 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 182 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 184 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 185 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 186 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 188 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 189 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 190 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 191 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_process
			(line__218(_architecture 0 0 218 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__220(_architecture 1 0 220 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__222(_architecture 2 0 222 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__225(_architecture 3 0 225 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__229(_architecture 4 0 229 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__230(_architecture 5 0 230 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__231(_architecture 6 0 231 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__232(_architecture 7 0 232 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__233(_architecture 8 0 233 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__237(_architecture 9 0 237 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 243 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 290 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 303 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000049 55 5456          1402078722110 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 459 ))
	(_version va7)
	(_time 1402078722111 2014.06.06 14:18:42)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 44461646441313511a47521e1c4242421243404240)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 461 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 463 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 463 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 465 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 466 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 466 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 468 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 469 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 469 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 470 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 471 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 472 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 472 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 473 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 474 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 475 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 476 (_architecture (_uni ))))
		(_process
			(line__495(_architecture 0 0 495 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__496(_architecture 1 0 496 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__499(_architecture 2 0 499 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__500(_architecture 3 0 500 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__501(_architecture 4 0 501 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__502(_architecture 5 0 502 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__503(_architecture 6 0 503 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__506(_architecture 7 0 506 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 511 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 527 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 540 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000051 55 5659          1402078808853 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402078808854 2014.06.06 14:20:08)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 24712220247373317b22327e7c2222227223202220)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 19)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 20)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 21)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 22 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 23)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__85(_architecture 2 0 85 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__86(_architecture 3 0 86 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__87(_architecture 4 0 87 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__88(_architecture 5 0 88 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__89(_architecture 6 0 89 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__92(_architecture 7 0 92 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 98 (_process (_simple)(_target(11)(14)(5)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 9 0 123 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 10 0 136 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 24 -1
	)
)
I 000051 55 6460          1402078808860 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 176 ))
	(_version va7)
	(_time 1402078808861 2014.06.06 14:20:08)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 24712220247373312021327e7c2222227223202220)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 178 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 180 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 180 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 182 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 184 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 185 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 186 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 188 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 189 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 190 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 191 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_process
			(line__218(_architecture 0 0 218 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__220(_architecture 1 0 220 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__222(_architecture 2 0 222 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__225(_architecture 3 0 225 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__229(_architecture 4 0 229 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__230(_architecture 5 0 230 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__231(_architecture 6 0 231 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__232(_architecture 7 0 232 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__233(_architecture 8 0 233 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__237(_architecture 9 0 237 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 243 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 290 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 303 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000049 55 5456          1402078808870 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 459 ))
	(_version va7)
	(_time 1402078808871 2014.06.06 14:20:08)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 34613231346363216a37226e6c3232326233303230)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 461 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 463 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 463 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 465 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 466 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 466 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 468 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 469 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 469 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 470 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 471 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 472 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 472 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 473 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 474 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 475 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 476 (_architecture (_uni ))))
		(_process
			(line__495(_architecture 0 0 495 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__496(_architecture 1 0 496 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__499(_architecture 2 0 499 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__500(_architecture 3 0 500 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__501(_architecture 4 0 501 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__502(_architecture 5 0 502 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__503(_architecture 6 0 503 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__506(_architecture 7 0 506 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 511 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 527 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 540 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000051 55 5659          1402078854627 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402078854628 2014.06.06 14:20:54)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code efeeefbcbdb8b8fab0e9f9b5b7e9e9e9b9e8ebe9eb)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 19)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 20)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 21)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 22 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 23)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__85(_architecture 2 0 85 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__86(_architecture 3 0 86 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__87(_architecture 4 0 87 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__88(_architecture 5 0 88 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__89(_architecture 6 0 89 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__92(_architecture 7 0 92 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 98 (_process (_simple)(_target(11)(14)(5)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 9 0 123 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 10 0 136 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 24 -1
	)
)
I 000051 55 6460          1402078854634 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 176 ))
	(_version va7)
	(_time 1402078854635 2014.06.06 14:20:54)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code efeeefbcbdb8b8faebeaf9b5b7e9e9e9b9e8ebe9eb)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 178 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 180 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 180 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 182 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 184 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 185 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 186 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 188 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 189 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 190 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 191 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_process
			(line__218(_architecture 0 0 218 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__220(_architecture 1 0 220 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__222(_architecture 2 0 222 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__225(_architecture 3 0 225 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__229(_architecture 4 0 229 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__230(_architecture 5 0 230 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__231(_architecture 6 0 231 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__232(_architecture 7 0 232 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__233(_architecture 8 0 233 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__237(_architecture 9 0 237 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 243 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 290 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 303 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000049 55 5456          1402078854644 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 459 ))
	(_version va7)
	(_time 1402078854645 2014.06.06 14:20:54)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code fefffeaeafa9a9eba0fde8a4a6f8f8f8a8f9faf8fa)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 461 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 463 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 463 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 465 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 466 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 466 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 468 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 469 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 469 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 470 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 471 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 472 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 472 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 473 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 474 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 475 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 476 (_architecture (_uni ))))
		(_process
			(line__495(_architecture 0 0 495 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__496(_architecture 1 0 496 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__499(_architecture 2 0 499 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__500(_architecture 3 0 500 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__501(_architecture 4 0 501 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__502(_architecture 5 0 502 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__503(_architecture 6 0 503 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__506(_architecture 7 0 506 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 511 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 527 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 540 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000051 55 5659          1402078879706 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402078879707 2014.06.06 14:21:19)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code dc88de8e8b8b8bc983daca8684dadada8adbd8dad8)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 19)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 20)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 21)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 22 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 23)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__85(_architecture 2 0 85 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__86(_architecture 3 0 86 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__87(_architecture 4 0 87 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__88(_architecture 5 0 88 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__89(_architecture 6 0 89 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__92(_architecture 7 0 92 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 98 (_process (_simple)(_target(11)(14)(5)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 9 0 123 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 10 0 136 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 24 -1
	)
)
I 000051 55 6460          1402078879713 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 176 ))
	(_version va7)
	(_time 1402078879714 2014.06.06 14:21:19)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code ecb8eebfbbbbbbf9e8e9fab6b4eaeaeabaebe8eae8)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 178 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 180 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 180 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 182 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 184 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 185 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 186 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 188 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 189 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 190 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 191 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_process
			(line__218(_architecture 0 0 218 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__220(_architecture 1 0 220 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__222(_architecture 2 0 222 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__225(_architecture 3 0 225 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__229(_architecture 4 0 229 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__230(_architecture 5 0 230 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__231(_architecture 6 0 231 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__232(_architecture 7 0 232 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__233(_architecture 8 0 233 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__237(_architecture 9 0 237 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 243 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 290 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 303 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000049 55 5456          1402078879723 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 459 ))
	(_version va7)
	(_time 1402078879724 2014.06.06 14:21:19)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code ecb8eebfbbbbbbf9b2effab6b4eaeaeabaebe8eae8)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 461 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 463 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 463 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 465 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 466 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 466 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 468 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 469 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 469 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 470 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 471 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 472 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 472 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 473 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 474 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 475 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 476 (_architecture (_uni ))))
		(_process
			(line__495(_architecture 0 0 495 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__496(_architecture 1 0 496 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__499(_architecture 2 0 499 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__500(_architecture 3 0 500 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__501(_architecture 4 0 501 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__502(_architecture 5 0 502 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__503(_architecture 6 0 503 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__506(_architecture 7 0 506 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 511 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 527 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 540 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000051 55 5659          1402078913856 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402078913857 2014.06.06 14:21:53)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 41421643441616541e47571b194747471746454745)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 19)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 20)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 21)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 22 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 23)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__85(_architecture 2 0 85 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__86(_architecture 3 0 86 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__87(_architecture 4 0 87 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__88(_architecture 5 0 88 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__89(_architecture 6 0 89 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__92(_architecture 7 0 92 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 98 (_process (_simple)(_target(11)(14)(5)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 9 0 123 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 10 0 136 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 24 -1
	)
)
I 000051 55 6460          1402078913862 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 176 ))
	(_version va7)
	(_time 1402078913863 2014.06.06 14:21:53)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 50530753540707455455460a085656560657545654)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 178 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 180 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 180 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 182 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 184 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 185 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 186 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 188 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 189 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 190 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 191 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_process
			(line__218(_architecture 0 0 218 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__220(_architecture 1 0 220 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__222(_architecture 2 0 222 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__225(_architecture 3 0 225 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__229(_architecture 4 0 229 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__230(_architecture 5 0 230 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__231(_architecture 6 0 231 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__232(_architecture 7 0 232 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__233(_architecture 8 0 233 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__237(_architecture 9 0 237 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 243 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 290 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 303 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000049 55 5456          1402078913872 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 459 ))
	(_version va7)
	(_time 1402078913873 2014.06.06 14:21:53)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 50530753540707450e53460a085656560657545654)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 461 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 463 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 463 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 465 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 466 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 466 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 468 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 469 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 469 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 470 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 471 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 472 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 472 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 473 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 474 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 475 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 476 (_architecture (_uni ))))
		(_process
			(line__495(_architecture 0 0 495 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__496(_architecture 1 0 496 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__499(_architecture 2 0 499 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__500(_architecture 3 0 500 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__501(_architecture 4 0 501 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__502(_architecture 5 0 502 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__503(_architecture 6 0 503 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__506(_architecture 7 0 506 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 511 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 527 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 540 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000051 55 5659          1402078944272 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402078944273 2014.06.06 14:22:24)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 15411212144242004a13034f4d1313134312111311)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 19)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 20)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 21)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 22 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 23)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__85(_architecture 2 0 85 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__86(_architecture 3 0 86 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__87(_architecture 4 0 87 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__88(_architecture 5 0 88 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__89(_architecture 6 0 89 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__92(_architecture 7 0 92 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 98 (_process (_simple)(_target(11)(14)(5)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 9 0 123 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 10 0 136 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 24 -1
	)
)
I 000051 55 6460          1402078944277 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 176 ))
	(_version va7)
	(_time 1402078944278 2014.06.06 14:22:24)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 15411212144242001110034f4d1313134312111311)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 178 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 180 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 180 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 182 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 184 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 185 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 186 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 188 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 189 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 190 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 191 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_process
			(line__218(_architecture 0 0 218 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__220(_architecture 1 0 220 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__222(_architecture 2 0 222 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__225(_architecture 3 0 225 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__229(_architecture 4 0 229 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__230(_architecture 5 0 230 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__231(_architecture 6 0 231 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__232(_architecture 7 0 232 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__233(_architecture 8 0 233 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__237(_architecture 9 0 237 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 243 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 290 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 303 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000049 55 5456          1402078944285 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 459 ))
	(_version va7)
	(_time 1402078944286 2014.06.06 14:22:24)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 24702320247373317a27327e7c2222227223202220)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 461 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 463 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 463 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 465 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 466 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 466 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 468 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 469 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 469 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 470 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 471 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 472 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 472 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 473 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 474 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 475 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 476 (_architecture (_uni ))))
		(_process
			(line__495(_architecture 0 0 495 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__496(_architecture 1 0 496 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__499(_architecture 2 0 499 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__500(_architecture 3 0 500 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__501(_architecture 4 0 501 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__502(_architecture 5 0 502 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__503(_architecture 6 0 503 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__506(_architecture 7 0 506 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 511 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 527 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 540 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000051 55 5659          1402079008216 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402079008217 2014.06.06 14:23:28)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code de8b898c8f8989cb81d8c88486d8d8d888d9dad8da)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 19)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 20)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 21)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 22 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 23)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__85(_architecture 2 0 85 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__86(_architecture 3 0 86 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__87(_architecture 4 0 87 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__88(_architecture 5 0 88 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__89(_architecture 6 0 89 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__92(_architecture 7 0 92 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 98 (_process (_simple)(_target(11)(14)(5)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 9 0 123 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 10 0 136 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 24 -1
	)
)
I 000051 55 6460          1402079008223 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 176 ))
	(_version va7)
	(_time 1402079008224 2014.06.06 14:23:28)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code de8b898c8f8989cbdadbc88486d8d8d888d9dad8da)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 178 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 180 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 180 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 182 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 184 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 185 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 186 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 188 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 189 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 190 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 191 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_process
			(line__218(_architecture 0 0 218 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__220(_architecture 1 0 220 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__222(_architecture 2 0 222 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__225(_architecture 3 0 225 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__229(_architecture 4 0 229 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__230(_architecture 5 0 230 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__231(_architecture 6 0 231 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__232(_architecture 7 0 232 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__233(_architecture 8 0 233 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__237(_architecture 9 0 237 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 243 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 290 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 303 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000051 55 5252          1402079008228 fwft_arch2
(_unit VHDL (tdc_fifo 0 23 (fwft_arch2 0 344 ))
	(_version va7)
	(_time 1402079008229 2014.06.06 14:23:28)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code edb8babebdbabaf8b3ebfbb7b5ebebebbbeae9ebe9)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 346 (_architecture (_code 11))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 348 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_type (_internal ram_type 0 348 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 13 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 350 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 351 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 351 (_architecture (_uni (_code 16)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 352 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 353 (_architecture (_uni (_code 18)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 354 (_architecture (_uni (_code 19)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 355 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 356 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 356 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 362 (_architecture (_uni ))))
		(_process
			(line__376(_architecture 0 0 376 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__377(_architecture 1 0 377 (_assignment (_simple)(_alias((empty)(empty_d)))(_simpleassign BUF)(_target(5))(_sensitivity(19)))))
			(line__382(_architecture 2 0 382 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__383(_architecture 3 0 383 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__384(_architecture 4 0 384 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__390(_architecture 5 0 390 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 6 0 396 (_process (_simple)(_target(13)(7))(_sensitivity(0))(_read(10)(14)))))
			(wr_pcs(_architecture 7 0 410 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(3)(4)))))
			(ptr_pcs(_architecture 8 0 422 (_process (_simple)(_target(9)(10)(17)(19)(5)(6))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 23 -1
	)
)
I 000049 55 5456          1402079008233 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 461 ))
	(_version va7)
	(_time 1402079008234 2014.06.06 14:23:28)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code edb8babebdbabaf8b3eefbb7b5ebebebbbeae9ebe9)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 463 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 465 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 465 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 467 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 468 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 468 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 469 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 470 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 471 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 471 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 472 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 473 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 474 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 474 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 475 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 476 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 477 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 478 (_architecture (_uni ))))
		(_process
			(line__497(_architecture 0 0 497 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__498(_architecture 1 0 498 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__501(_architecture 2 0 501 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__502(_architecture 3 0 502 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__503(_architecture 4 0 503 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__504(_architecture 5 0 504 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__505(_architecture 6 0 505 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__508(_architecture 7 0 508 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 513 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 529 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 542 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7445          1402079008411 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402079008412 2014.06.06 14:23:28)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 99ccc99694cece8c9ccc8fc3c19f9f9fcf9ccf9e9d)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch0)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__112(_architecture 9 0 112 (_assignment (_simple)(_target(19))(_sensitivity(10)(15)(16)))))
			(empty_pcs(_architecture 10 0 124 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 139 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 154 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000051 55 5659          1402079292580 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402079292581 2014.06.06 14:28:12)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 9593929a94c2c280ca9383cfcd939393c392919391)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 19)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 20)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 21)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 22 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 23)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__85(_architecture 2 0 85 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__86(_architecture 3 0 86 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__87(_architecture 4 0 87 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__88(_architecture 5 0 88 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__89(_architecture 6 0 89 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__92(_architecture 7 0 92 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 98 (_process (_simple)(_target(11)(14)(5)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 9 0 123 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 10 0 136 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 24 -1
	)
)
I 000051 55 6460          1402079292586 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 176 ))
	(_version va7)
	(_time 1402079292587 2014.06.06 14:28:12)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code a4a2a3f3a4f3f3b1a0a1b2fefca2a2a2f2a3a0a2a0)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 178 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 180 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 180 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 182 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 184 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 185 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 186 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 188 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 189 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 190 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 191 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_process
			(line__218(_architecture 0 0 218 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__220(_architecture 1 0 220 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__222(_architecture 2 0 222 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__225(_architecture 3 0 225 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__229(_architecture 4 0 229 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__230(_architecture 5 0 230 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__231(_architecture 6 0 231 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__232(_architecture 7 0 232 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__233(_architecture 8 0 233 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__237(_architecture 9 0 237 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 243 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 290 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 303 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000051 55 5252          1402079292592 fwft_arch2
(_unit VHDL (tdc_fifo 0 23 (fwft_arch2 0 343 ))
	(_version va7)
	(_time 1402079292593 2014.06.06 14:28:12)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code a4a2a3f3a4f3f3b1faa2b2fefca2a2a2f2a3a0a2a0)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 345 (_architecture (_code 11))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 347 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_type (_internal ram_type 0 347 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 13 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 349 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 350 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 350 (_architecture (_uni (_code 16)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 351 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 352 (_architecture (_uni (_code 18)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 353 (_architecture (_uni (_code 19)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 354 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 355 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 355 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ))))
		(_process
			(line__375(_architecture 0 0 375 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__376(_architecture 1 0 376 (_assignment (_simple)(_alias((empty)(empty_d)))(_simpleassign BUF)(_target(5))(_sensitivity(19)))))
			(line__381(_architecture 2 0 381 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__382(_architecture 3 0 382 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__383(_architecture 4 0 383 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__389(_architecture 5 0 389 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 6 0 395 (_process (_simple)(_target(13)(7))(_sensitivity(0))(_read(10)(14)))))
			(wr_pcs(_architecture 7 0 409 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(3)(4)))))
			(ptr_pcs(_architecture 8 0 421 (_process (_simple)(_target(9)(10)(17)(19)(5)(6))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 23 -1
	)
)
I 000049 55 5456          1402079292598 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 460 ))
	(_version va7)
	(_time 1402079292599 2014.06.06 14:28:12)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code a4a2a3f3a4f3f3b1faa7b2fefca2a2a2f2a3a0a2a0)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 462 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 464 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 464 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 466 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 468 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 469 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 470 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 470 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 471 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 472 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 473 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 473 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 474 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 475 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 476 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 477 (_architecture (_uni ))))
		(_process
			(line__496(_architecture 0 0 496 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__497(_architecture 1 0 497 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__500(_architecture 2 0 500 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__501(_architecture 3 0 501 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__502(_architecture 4 0 502 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__503(_architecture 5 0 503 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__504(_architecture 6 0 504 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__507(_architecture 7 0 507 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 512 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 528 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 541 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7445          1402079292774 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402079292775 2014.06.06 14:28:12)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 60666060643737756535763a386666663665366764)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch2)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__112(_architecture 9 0 112 (_assignment (_simple)(_target(19))(_sensitivity(10)(15)(16)))))
			(empty_pcs(_architecture 10 0 124 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 139 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 154 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000051 55 5659          1402079470531 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402079470532 2014.06.06 14:31:10)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code b3e7e6e7b4e4e4a6ecb5a5e9ebb5b5b5e5b4b7b5b7)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 19)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 20)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 21)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 22 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 23)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__85(_architecture 2 0 85 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__86(_architecture 3 0 86 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__87(_architecture 4 0 87 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__88(_architecture 5 0 88 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__89(_architecture 6 0 89 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__92(_architecture 7 0 92 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 98 (_process (_simple)(_target(11)(14)(5)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 9 0 123 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 10 0 136 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 24 -1
	)
)
I 000051 55 6460          1402079470538 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 176 ))
	(_version va7)
	(_time 1402079470539 2014.06.06 14:31:10)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code b3e7e6e7b4e4e4a6b7b6a5e9ebb5b5b5e5b4b7b5b7)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 178 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 180 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 180 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 182 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 184 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 185 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 186 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 188 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 189 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 190 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 191 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_process
			(line__218(_architecture 0 0 218 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__220(_architecture 1 0 220 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__222(_architecture 2 0 222 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__225(_architecture 3 0 225 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__229(_architecture 4 0 229 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__230(_architecture 5 0 230 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__231(_architecture 6 0 231 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__232(_architecture 7 0 232 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__233(_architecture 8 0 233 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__237(_architecture 9 0 237 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 243 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 290 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 303 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000051 55 5253          1402079470544 fwft_arch2
(_unit VHDL (tdc_fifo 0 23 (fwft_arch2 0 343 ))
	(_version va7)
	(_time 1402079470545 2014.06.06 14:31:10)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code c3979696c49494d69dc5d5999bc5c5c595c4c7c5c7)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 345 (_architecture (_code 11))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 347 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_type (_internal ram_type 0 347 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 13 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 349 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 350 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 350 (_architecture (_uni (_code 16)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 351 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 352 (_architecture (_uni (_code 18)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 353 (_architecture (_uni (_code 19)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 354 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 355 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 355 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ))))
		(_process
			(line__375(_architecture 0 0 375 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__376(_architecture 1 0 376 (_assignment (_simple)(_alias((empty)(empty_d)))(_simpleassign BUF)(_target(5))(_sensitivity(19)))))
			(line__381(_architecture 2 0 381 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__382(_architecture 3 0 382 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__383(_architecture 4 0 383 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__389(_architecture 5 0 389 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 6 0 395 (_process (_simple)(_target(13)(7))(_sensitivity(0))(_read(10)(14)))))
			(wr_pcs(_architecture 7 0 409 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 8 0 421 (_process (_simple)(_target(9)(10)(17)(19)(5)(6))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 23 -1
	)
)
I 000049 55 5456          1402079470549 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 460 ))
	(_version va7)
	(_time 1402079470550 2014.06.06 14:31:10)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code c3979696c49494d69dc0d5999bc5c5c595c4c7c5c7)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 462 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 464 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 464 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 466 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 468 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 469 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 470 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 470 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 471 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 472 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 473 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 473 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 474 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 475 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 476 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 477 (_architecture (_uni ))))
		(_process
			(line__496(_architecture 0 0 496 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__497(_architecture 1 0 497 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__500(_architecture 2 0 500 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__501(_architecture 3 0 501 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__502(_architecture 4 0 502 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__503(_architecture 5 0 503 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__504(_architecture 6 0 504 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__507(_architecture 7 0 507 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 512 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 528 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 541 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7445          1402079470722 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402079470723 2014.06.06 14:31:10)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 6e3a386e3f39397b6b3b783436686868386b38696a)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch2)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__112(_architecture 9 0 112 (_assignment (_simple)(_target(19))(_sensitivity(10)(15)(16)))))
			(empty_pcs(_architecture 10 0 124 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 139 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 154 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000051 55 5659          1402079503110 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402079503111 2014.06.06 14:31:43)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code f0f3fda0f4a7a7e5aff6e6aaa8f6f6f6a6f7f4f6f4)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 19)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 20)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 21)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 22 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 23)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__85(_architecture 2 0 85 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__86(_architecture 3 0 86 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__87(_architecture 4 0 87 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__88(_architecture 5 0 88 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__89(_architecture 6 0 89 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__92(_architecture 7 0 92 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 98 (_process (_simple)(_target(11)(14)(5)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 9 0 123 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 10 0 136 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 24 -1
	)
)
I 000051 55 6460          1402079503116 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 176 ))
	(_version va7)
	(_time 1402079503117 2014.06.06 14:31:43)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 00035506045757150405165a580606065607040604)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 178 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 180 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 180 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 182 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 184 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 185 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 186 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 188 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 189 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 190 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 191 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_process
			(line__218(_architecture 0 0 218 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__220(_architecture 1 0 220 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__222(_architecture 2 0 222 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__225(_architecture 3 0 225 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__229(_architecture 4 0 229 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__230(_architecture 5 0 230 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__231(_architecture 6 0 231 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__232(_architecture 7 0 232 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__233(_architecture 8 0 233 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__237(_architecture 9 0 237 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 243 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 290 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 303 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000051 55 5253          1402079503122 fwft_arch2
(_unit VHDL (tdc_fifo 0 23 (fwft_arch2 0 343 ))
	(_version va7)
	(_time 1402079503123 2014.06.06 14:31:43)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 00035506045757155e06165a580606065607040604)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 345 (_architecture (_code 11))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 347 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_type (_internal ram_type 0 347 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 13 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 349 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 350 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 350 (_architecture (_uni (_code 16)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 351 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 352 (_architecture (_uni (_code 18)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 353 (_architecture (_uni (_code 19)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 354 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 355 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 355 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ))))
		(_process
			(line__375(_architecture 0 0 375 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__376(_architecture 1 0 376 (_assignment (_simple)(_alias((empty)(empty_d)))(_simpleassign BUF)(_target(5))(_sensitivity(19)))))
			(line__381(_architecture 2 0 381 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__382(_architecture 3 0 382 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__383(_architecture 4 0 383 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__389(_architecture 5 0 389 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 6 0 395 (_process (_simple)(_target(13)(7))(_sensitivity(0))(_read(10)(14)))))
			(wr_pcs(_architecture 7 0 409 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 8 0 421 (_process (_simple)(_target(9)(10)(17)(19)(5)(6))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 23 -1
	)
)
I 000049 55 5456          1402079503128 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 460 ))
	(_version va7)
	(_time 1402079503129 2014.06.06 14:31:43)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 00035506045757155e03165a580606065607040604)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 462 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 464 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 464 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 466 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 468 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 469 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 470 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 470 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 471 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 472 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 473 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 473 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 474 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 475 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 476 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 477 (_architecture (_uni ))))
		(_process
			(line__496(_architecture 0 0 496 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__497(_architecture 1 0 497 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__500(_architecture 2 0 500 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__501(_architecture 3 0 501 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__502(_architecture 4 0 502 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__503(_architecture 5 0 503 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__504(_architecture 6 0 504 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__507(_architecture 7 0 507 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 512 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 528 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 541 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7445          1402079503314 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402079503315 2014.06.06 14:31:43)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code bbb8eeefedececaebeeeade1e3bdbdbdedbeedbcbf)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch0)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__112(_architecture 9 0 112 (_assignment (_simple)(_target(19))(_sensitivity(10)(15)(16)))))
			(empty_pcs(_architecture 10 0 124 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 139 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 154 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000051 55 5659          1402079525574 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402079525575 2014.06.06 14:32:05)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code c096c595c49797d59fc6d69a98c6c6c696c7c4c6c4)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 19)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 20)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 21)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 22 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 23)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__85(_architecture 2 0 85 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__86(_architecture 3 0 86 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__87(_architecture 4 0 87 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__88(_architecture 5 0 88 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__89(_architecture 6 0 89 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__92(_architecture 7 0 92 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 98 (_process (_simple)(_target(11)(14)(5)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 9 0 123 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 10 0 136 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 24 -1
	)
)
I 000051 55 6460          1402079525580 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 176 ))
	(_version va7)
	(_time 1402079525581 2014.06.06 14:32:05)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code c096c595c49797d5c4c5d69a98c6c6c696c7c4c6c4)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 178 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 180 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 180 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 182 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 184 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 185 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 186 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 188 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 189 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 190 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 191 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_process
			(line__218(_architecture 0 0 218 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__220(_architecture 1 0 220 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__222(_architecture 2 0 222 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__225(_architecture 3 0 225 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__229(_architecture 4 0 229 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__230(_architecture 5 0 230 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__231(_architecture 6 0 231 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__232(_architecture 7 0 232 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__233(_architecture 8 0 233 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__237(_architecture 9 0 237 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 243 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 290 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 303 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000051 55 5253          1402079525585 fwft_arch2
(_unit VHDL (tdc_fifo 0 23 (fwft_arch2 0 343 ))
	(_version va7)
	(_time 1402079525586 2014.06.06 14:32:05)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code c096c595c49797d59ec6d69a98c6c6c696c7c4c6c4)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 345 (_architecture (_code 11))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 347 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_type (_internal ram_type 0 347 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 13 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 349 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 350 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 350 (_architecture (_uni (_code 16)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 351 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 352 (_architecture (_uni (_code 18)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 353 (_architecture (_uni (_code 19)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 354 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 355 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 355 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ))))
		(_process
			(line__375(_architecture 0 0 375 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__376(_architecture 1 0 376 (_assignment (_simple)(_alias((empty)(empty_d)))(_simpleassign BUF)(_target(5))(_sensitivity(19)))))
			(line__381(_architecture 2 0 381 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__382(_architecture 3 0 382 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__383(_architecture 4 0 383 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__389(_architecture 5 0 389 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 6 0 395 (_process (_simple)(_target(13)(7))(_sensitivity(0))(_read(10)(14)))))
			(wr_pcs(_architecture 7 0 409 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 8 0 421 (_process (_simple)(_target(9)(10)(17)(19)(5)(6))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 23 -1
	)
)
I 000049 55 5456          1402079525590 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 460 ))
	(_version va7)
	(_time 1402079525591 2014.06.06 14:32:05)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code cf99ca9a9d9898da91ccd99597c9c9c999c8cbc9cb)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 462 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 464 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 464 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 466 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 468 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 469 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 470 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 470 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 471 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 472 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 473 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 473 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 474 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 475 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 476 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 477 (_architecture (_uni ))))
		(_process
			(line__496(_architecture 0 0 496 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__497(_architecture 1 0 497 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__500(_architecture 2 0 500 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__501(_architecture 3 0 501 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__502(_architecture 4 0 502 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__503(_architecture 5 0 503 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__504(_architecture 6 0 504 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__507(_architecture 7 0 507 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 512 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 528 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 541 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7445          1402079525780 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402079525781 2014.06.06 14:32:05)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8bdd8d85dddcdc9e8ede9dd1d38d8d8ddd8edd8c8f)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch2)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__112(_architecture 9 0 112 (_assignment (_simple)(_target(19))(_sensitivity(10)(15)(16)))))
			(empty_pcs(_architecture 10 0 124 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 139 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 154 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000051 55 5659          1402079720887 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402079720888 2014.06.06 14:35:20)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code d0de8782d48787c58fd6c68a88d6d6d686d7d4d6d4)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 19)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 20)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 21)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 22 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 23)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__85(_architecture 2 0 85 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__86(_architecture 3 0 86 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__87(_architecture 4 0 87 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__88(_architecture 5 0 88 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__89(_architecture 6 0 89 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__92(_architecture 7 0 92 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 98 (_process (_simple)(_target(11)(14)(5)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 9 0 123 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 10 0 136 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 24 -1
	)
)
I 000051 55 6460          1402079720893 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 176 ))
	(_version va7)
	(_time 1402079720894 2014.06.06 14:35:20)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code d0de8782d48787c5d4d5c68a88d6d6d686d7d4d6d4)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 178 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 180 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 180 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 182 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 184 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 185 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 186 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 188 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 189 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 190 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 191 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_process
			(line__218(_architecture 0 0 218 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__220(_architecture 1 0 220 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__222(_architecture 2 0 222 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__225(_architecture 3 0 225 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__229(_architecture 4 0 229 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__230(_architecture 5 0 230 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__231(_architecture 6 0 231 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__232(_architecture 7 0 232 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__233(_architecture 8 0 233 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__237(_architecture 9 0 237 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 243 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 290 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 303 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000051 55 5281          1402079720898 fwft_arch2
(_unit VHDL (tdc_fifo 0 23 (fwft_arch2 0 343 ))
	(_version va7)
	(_time 1402079720899 2014.06.06 14:35:20)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code d0de8782d48787c58ed6c68a88d6d6d686d7d4d6d4)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 345 (_architecture (_code 11))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 347 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_type (_internal ram_type 0 347 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 13 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 349 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 350 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 350 (_architecture (_uni (_code 16)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 351 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 352 (_architecture (_uni (_code 18)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 353 (_architecture (_uni (_code 19)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 354 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 355 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 355 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ((i 3))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ((i 3))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ((i 3))))))
		(_process
			(line__375(_architecture 0 0 375 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__376(_architecture 1 0 376 (_assignment (_simple)(_alias((empty)(empty_d)))(_simpleassign BUF)(_target(5))(_sensitivity(19)))))
			(line__381(_architecture 2 0 381 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__382(_architecture 3 0 382 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__383(_architecture 4 0 383 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__389(_architecture 5 0 389 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 6 0 395 (_process (_simple)(_target(13)(7))(_sensitivity(0))(_read(10)(14)))))
			(wr_pcs(_architecture 7 0 409 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 8 0 421 (_process (_simple)(_target(9)(10)(17)(19)(5)(6))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 23 -1
	)
)
I 000049 55 5456          1402079720903 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 460 ))
	(_version va7)
	(_time 1402079720904 2014.06.06 14:35:20)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code e0eeb7b3e4b7b7f5bee3f6bab8e6e6e6b6e7e4e6e4)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 462 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 464 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 464 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 466 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 468 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 469 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 470 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 470 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 471 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 472 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 473 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 473 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 474 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 475 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 476 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 477 (_architecture (_uni ))))
		(_process
			(line__496(_architecture 0 0 496 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__497(_architecture 1 0 497 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__500(_architecture 2 0 500 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__501(_architecture 3 0 501 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__502(_architecture 4 0 502 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__503(_architecture 5 0 503 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__504(_architecture 6 0 504 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__507(_architecture 7 0 507 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 512 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 528 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 541 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7445          1402079721076 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402079721077 2014.06.06 14:35:21)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8b85db85dddcdc9e8ede9dd1d38d8d8ddd8edd8c8f)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch2)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__112(_architecture 9 0 112 (_assignment (_simple)(_target(19))(_sensitivity(10)(15)(16)))))
			(empty_pcs(_architecture 10 0 124 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 139 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 154 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000051 55 5659          1402079754963 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402079754964 2014.06.06 14:35:54)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code e7e2e2b4e4b0b0f2b8e1f1bdbfe1e1e1b1e0e3e1e3)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 19)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 20)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 21)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 22 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 23)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__85(_architecture 2 0 85 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__86(_architecture 3 0 86 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__87(_architecture 4 0 87 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__88(_architecture 5 0 88 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__89(_architecture 6 0 89 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__92(_architecture 7 0 92 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 98 (_process (_simple)(_target(11)(14)(5)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 9 0 123 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 10 0 136 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 24 -1
	)
)
I 000051 55 6460          1402079754970 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 176 ))
	(_version va7)
	(_time 1402079754971 2014.06.06 14:35:54)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code f6f3f3a6f4a1a1e3f2f3e0acaef0f0f0a0f1f2f0f2)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 178 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 180 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 180 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 182 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 184 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 185 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 186 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 188 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 189 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 190 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 191 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_process
			(line__218(_architecture 0 0 218 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__220(_architecture 1 0 220 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__222(_architecture 2 0 222 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__225(_architecture 3 0 225 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__229(_architecture 4 0 229 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__230(_architecture 5 0 230 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__231(_architecture 6 0 231 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__232(_architecture 7 0 232 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__233(_architecture 8 0 233 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__237(_architecture 9 0 237 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 243 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 290 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 303 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000051 55 5281          1402079754977 fwft_arch2
(_unit VHDL (tdc_fifo 0 23 (fwft_arch2 0 343 ))
	(_version va7)
	(_time 1402079754978 2014.06.06 14:35:54)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code f6f3f3a6f4a1a1e3a8f0e0acaef0f0f0a0f1f2f0f2)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 345 (_architecture (_code 11))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 347 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_type (_internal ram_type 0 347 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 13 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 349 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 350 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 350 (_architecture (_uni (_code 16)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 351 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 352 (_architecture (_uni (_code 18)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 353 (_architecture (_uni (_code 19)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 354 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 355 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 355 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ((i 3))))))
		(_process
			(line__375(_architecture 0 0 375 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__376(_architecture 1 0 376 (_assignment (_simple)(_alias((empty)(empty_d)))(_simpleassign BUF)(_target(5))(_sensitivity(19)))))
			(line__381(_architecture 2 0 381 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__382(_architecture 3 0 382 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__383(_architecture 4 0 383 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__389(_architecture 5 0 389 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 6 0 395 (_process (_simple)(_target(13)(7))(_sensitivity(0))(_read(10)(14)))))
			(wr_pcs(_architecture 7 0 409 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 8 0 421 (_process (_simple)(_target(9)(10)(17)(19)(5)(6))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 23 -1
	)
)
I 000049 55 5456          1402079754984 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 460 ))
	(_version va7)
	(_time 1402079754985 2014.06.06 14:35:54)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 06030000045151135805105c5e0000005001020002)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 462 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 464 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 464 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 466 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 468 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 469 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 470 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 470 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 471 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 472 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 473 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 473 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 474 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 475 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 476 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 477 (_architecture (_uni ))))
		(_process
			(line__496(_architecture 0 0 496 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__497(_architecture 1 0 497 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__500(_architecture 2 0 500 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__501(_architecture 3 0 501 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__502(_architecture 4 0 502 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__503(_architecture 5 0 503 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__504(_architecture 6 0 504 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__507(_architecture 7 0 507 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 512 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 528 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 541 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7445          1402079755163 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402079755164 2014.06.06 14:35:55)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b2b7b4e6b4e5e5a7b7e7a4e8eab4b4b4e4b7e4b5b6)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch2)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__112(_architecture 9 0 112 (_assignment (_simple)(_target(19))(_sensitivity(10)(15)(16)))))
			(empty_pcs(_architecture 10 0 124 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 139 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 154 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000051 55 5659          1402079806427 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402079806428 2014.06.06 14:36:46)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code ffadaaafada8a8eaa0f9e9a5a7f9f9f9a9f8fbf9fb)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 19)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 20)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 21)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 22 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 23)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__85(_architecture 2 0 85 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__86(_architecture 3 0 86 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__87(_architecture 4 0 87 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__88(_architecture 5 0 88 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__89(_architecture 6 0 89 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__92(_architecture 7 0 92 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 98 (_process (_simple)(_target(11)(14)(5)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 9 0 123 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 10 0 136 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 24 -1
	)
)
I 000051 55 6460          1402079806433 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 176 ))
	(_version va7)
	(_time 1402079806434 2014.06.06 14:36:46)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code ffadaaafada8a8eafbfae9a5a7f9f9f9a9f8fbf9fb)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 178 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 180 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 180 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 182 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 184 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 185 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 186 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 188 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 189 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 190 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 191 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_process
			(line__218(_architecture 0 0 218 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__220(_architecture 1 0 220 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__222(_architecture 2 0 222 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__225(_architecture 3 0 225 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__229(_architecture 4 0 229 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__230(_architecture 5 0 230 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__231(_architecture 6 0 231 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__232(_architecture 7 0 232 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__233(_architecture 8 0 233 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__237(_architecture 9 0 237 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 243 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 290 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 303 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000051 55 5275          1402079806438 fwft_arch2
(_unit VHDL (tdc_fifo 0 23 (fwft_arch2 0 343 ))
	(_version va7)
	(_time 1402079806439 2014.06.06 14:36:46)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code ffadaaafada8a8eaa1f9e9a5a7f9f9f9a9f8fbf9fb)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 345 (_architecture (_code 11))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 347 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_type (_internal ram_type 0 347 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 13 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 349 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 350 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 350 (_architecture (_uni (_code 16)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 351 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 352 (_architecture (_uni (_code 18)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 353 (_architecture (_uni (_code 19)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 354 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 355 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 355 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ((i 3))))))
		(_process
			(line__375(_architecture 0 0 375 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__376(_architecture 1 0 376 (_assignment (_simple)(_alias((empty)(empty_d)))(_simpleassign BUF)(_target(5))(_sensitivity(19)))))
			(line__381(_architecture 2 0 381 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__382(_architecture 3 0 382 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__383(_architecture 4 0 383 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__389(_architecture 5 0 389 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 6 0 395 (_process (_simple)(_target(13)(7))(_sensitivity(0))(_read(10)(14)))))
			(wr_pcs(_architecture 7 0 409 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 8 0 421 (_process (_simple)(_target(9)(10)(17)(19))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 23 -1
	)
)
I 000049 55 5456          1402079806442 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 460 ))
	(_version va7)
	(_time 1402079806443 2014.06.06 14:36:46)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 0f5d59095d58581a510c19555709090959080b090b)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 462 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 464 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 464 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 466 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 468 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 469 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 470 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 470 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 471 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 472 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 473 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 473 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 474 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 475 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 476 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 477 (_architecture (_uni ))))
		(_process
			(line__496(_architecture 0 0 496 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__497(_architecture 1 0 497 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__500(_architecture 2 0 500 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__501(_architecture 3 0 501 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__502(_architecture 4 0 502 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__503(_architecture 5 0 503 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__504(_architecture 6 0 504 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__507(_architecture 7 0 507 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 512 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 528 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 541 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7445          1402079806633 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402079806634 2014.06.06 14:36:46)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code ca989c9f9f9d9ddfcf9fdc9092cccccc9ccf9ccdce)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch2)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__112(_architecture 9 0 112 (_assignment (_simple)(_target(19))(_sensitivity(10)(15)(16)))))
			(empty_pcs(_architecture 10 0 124 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 139 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 154 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000051 55 5659          1402079961151 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402079961152 2014.06.06 14:39:21)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 61626261643636743e67773b396767673766656765)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 19)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 20)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 21)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 22 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 23)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__85(_architecture 2 0 85 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__86(_architecture 3 0 86 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__87(_architecture 4 0 87 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__88(_architecture 5 0 88 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__89(_architecture 6 0 89 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__92(_architecture 7 0 92 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 98 (_process (_simple)(_target(11)(14)(5)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 9 0 123 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 10 0 136 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 24 -1
	)
)
I 000051 55 6460          1402079961157 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 176 ))
	(_version va7)
	(_time 1402079961158 2014.06.06 14:39:21)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 71727270742626647574672b297777772776757775)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 178 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 180 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 180 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 182 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 184 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 185 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 186 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 188 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 189 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 190 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 191 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_process
			(line__218(_architecture 0 0 218 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__220(_architecture 1 0 220 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__222(_architecture 2 0 222 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__225(_architecture 3 0 225 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__229(_architecture 4 0 229 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__230(_architecture 5 0 230 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__231(_architecture 6 0 231 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__232(_architecture 7 0 232 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__233(_architecture 8 0 233 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__237(_architecture 9 0 237 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 243 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 290 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 303 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000051 55 5275          1402079961163 fwft_arch2
(_unit VHDL (tdc_fifo 0 23 (fwft_arch2 0 343 ))
	(_version va7)
	(_time 1402079961164 2014.06.06 14:39:21)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 71727270742626642f77672b297777772776757775)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 345 (_architecture (_code 11))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 347 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_type (_internal ram_type 0 347 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 13 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 349 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 350 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 350 (_architecture (_uni (_code 16)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 351 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 352 (_architecture (_uni (_code 18)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 353 (_architecture (_uni (_code 19)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 354 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 355 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 355 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ((i 3))))))
		(_process
			(line__375(_architecture 0 0 375 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__376(_architecture 1 0 376 (_assignment (_simple)(_alias((empty)(empty_d)))(_simpleassign BUF)(_target(5))(_sensitivity(19)))))
			(line__381(_architecture 2 0 381 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__382(_architecture 3 0 382 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__383(_architecture 4 0 383 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__389(_architecture 5 0 389 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 6 0 395 (_process (_simple)(_target(13)(7))(_sensitivity(0))(_read(10)(14)))))
			(wr_pcs(_architecture 7 0 409 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 8 0 421 (_process (_simple)(_target(9)(10)(17)(19))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 23 -1
	)
)
I 000049 55 5456          1402079961168 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 460 ))
	(_version va7)
	(_time 1402079961169 2014.06.06 14:39:21)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 71727270742626642f72672b297777772776757775)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 462 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 464 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 464 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 466 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 468 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 469 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 470 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 470 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 471 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 472 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 473 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 473 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 474 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 475 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 476 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 477 (_architecture (_uni ))))
		(_process
			(line__496(_architecture 0 0 496 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__497(_architecture 1 0 497 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__500(_architecture 2 0 500 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__501(_architecture 3 0 501 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__502(_architecture 4 0 502 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__503(_architecture 5 0 503 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__504(_architecture 6 0 504 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__507(_architecture 7 0 507 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 512 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 528 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 541 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7445          1402079961345 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402079961346 2014.06.06 14:39:21)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 2c2f20287b7b7b3929793a76742a2a2a7a297a2b28)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch2)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 2)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__112(_architecture 9 0 112 (_assignment (_simple)(_target(19))(_sensitivity(10)(15)(16)))))
			(empty_pcs(_architecture 10 0 124 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 139 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 154 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000051 55 5659          1402080092671 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402080092672 2014.06.06 14:41:32)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 25262821247272307a23337f7d2323237322212321)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 19)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 20)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 21)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 22 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 23)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__85(_architecture 2 0 85 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__86(_architecture 3 0 86 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__87(_architecture 4 0 87 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__88(_architecture 5 0 88 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__89(_architecture 6 0 89 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__92(_architecture 7 0 92 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 98 (_process (_simple)(_target(11)(14)(5)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 9 0 123 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 10 0 136 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 24 -1
	)
)
I 000051 55 6460          1402080092676 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 176 ))
	(_version va7)
	(_time 1402080092677 2014.06.06 14:41:32)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 35363830346262203130236f6d3333336332313331)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 178 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 180 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 180 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 182 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 184 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 185 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 186 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 188 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 189 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 190 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 191 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_process
			(line__218(_architecture 0 0 218 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__220(_architecture 1 0 220 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__222(_architecture 2 0 222 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__225(_architecture 3 0 225 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__229(_architecture 4 0 229 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__230(_architecture 5 0 230 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__231(_architecture 6 0 231 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__232(_architecture 7 0 232 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__233(_architecture 8 0 233 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__237(_architecture 9 0 237 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 243 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 290 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 303 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000051 55 5275          1402080092681 fwft_arch2
(_unit VHDL (tdc_fifo 0 23 (fwft_arch2 0 343 ))
	(_version va7)
	(_time 1402080092682 2014.06.06 14:41:32)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 35363830346262206b33236f6d3333336332313331)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 345 (_architecture (_code 11))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 347 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_type (_internal ram_type 0 347 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 13 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 349 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 350 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 350 (_architecture (_uni (_code 16)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 351 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 352 (_architecture (_uni (_code 18)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 353 (_architecture (_uni (_code 19)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 354 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 355 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 355 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ((i 3))))))
		(_process
			(line__375(_architecture 0 0 375 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__376(_architecture 1 0 376 (_assignment (_simple)(_alias((empty)(empty_d)))(_simpleassign BUF)(_target(5))(_sensitivity(19)))))
			(line__381(_architecture 2 0 381 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__382(_architecture 3 0 382 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__383(_architecture 4 0 383 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__389(_architecture 5 0 389 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 6 0 395 (_process (_simple)(_target(13)(7))(_sensitivity(0))(_read(10)(14)))))
			(wr_pcs(_architecture 7 0 409 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 8 0 421 (_process (_simple)(_target(9)(10)(17)(19))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 23 -1
	)
)
I 000049 55 5456          1402080092686 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 460 ))
	(_version va7)
	(_time 1402080092687 2014.06.06 14:41:32)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 35363830346262206b36236f6d3333336332313331)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 462 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 464 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 464 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 466 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 468 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 469 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 470 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 470 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 471 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 472 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 473 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 473 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 474 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 475 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 476 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 477 (_architecture (_uni ))))
		(_process
			(line__496(_architecture 0 0 496 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__497(_architecture 1 0 497 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__500(_architecture 2 0 500 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__501(_architecture 3 0 501 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__502(_architecture 4 0 502 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__503(_architecture 5 0 503 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__504(_architecture 6 0 504 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__507(_architecture 7 0 507 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 512 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 528 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 541 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7445          1402080092863 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402080092864 2014.06.06 14:41:32)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f0f3fda0f4a7a7e5f5a2e6aaa8f6f6f6a6f5a6f7f4)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch2)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 2)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__112(_architecture 9 0 112 (_assignment (_simple)(_target(19))(_sensitivity(10)(15)(16)))))
			(empty_pcs(_architecture 10 0 124 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 139 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 154 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000051 55 5659          1402080246813 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402080246814 2014.06.06 14:44:06)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 56005155540101430950400c0e5050500051525052)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 19)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 20)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 21)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 22 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 23)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__85(_architecture 2 0 85 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__86(_architecture 3 0 86 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__87(_architecture 4 0 87 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__88(_architecture 5 0 88 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__89(_architecture 6 0 89 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__92(_architecture 7 0 92 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 98 (_process (_simple)(_target(11)(14)(5)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 9 0 123 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 10 0 136 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 24 -1
	)
)
I 000051 55 6460          1402080246820 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 176 ))
	(_version va7)
	(_time 1402080246821 2014.06.06 14:44:06)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 56005155540101435253400c0e5050500051525052)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 178 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 180 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 180 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 182 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 184 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 185 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 186 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 188 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 189 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 190 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 191 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_process
			(line__218(_architecture 0 0 218 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__220(_architecture 1 0 220 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__222(_architecture 2 0 222 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__225(_architecture 3 0 225 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__229(_architecture 4 0 229 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__230(_architecture 5 0 230 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__231(_architecture 6 0 231 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__232(_architecture 7 0 232 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__233(_architecture 8 0 233 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__237(_architecture 9 0 237 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 243 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 290 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 303 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000051 55 5275          1402080246825 fwft_arch2
(_unit VHDL (tdc_fifo 0 23 (fwft_arch2 0 343 ))
	(_version va7)
	(_time 1402080246826 2014.06.06 14:44:06)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 65336265643232703b63733f3d6363633362616361)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 345 (_architecture (_code 11))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 347 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_type (_internal ram_type 0 347 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 13 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 349 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 350 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 350 (_architecture (_uni (_code 16)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 351 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 352 (_architecture (_uni (_code 18)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 353 (_architecture (_uni (_code 19)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 354 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 355 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 355 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ((i 3))))))
		(_process
			(line__375(_architecture 0 0 375 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__376(_architecture 1 0 376 (_assignment (_simple)(_alias((empty)(empty_d)))(_simpleassign BUF)(_target(5))(_sensitivity(19)))))
			(line__381(_architecture 2 0 381 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__382(_architecture 3 0 382 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__383(_architecture 4 0 383 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__389(_architecture 5 0 389 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 6 0 395 (_process (_simple)(_target(13)(7))(_sensitivity(0))(_read(10)(14)))))
			(wr_pcs(_architecture 7 0 409 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 8 0 421 (_process (_simple)(_target(9)(10)(17)(19))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 23 -1
	)
)
I 000049 55 5456          1402080246831 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 460 ))
	(_version va7)
	(_time 1402080246832 2014.06.06 14:44:06)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 65336265643232703b66733f3d6363633362616361)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 462 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 464 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 464 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 466 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 468 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 469 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 470 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 470 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 471 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 472 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 473 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 473 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 474 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 475 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 476 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 477 (_architecture (_uni ))))
		(_process
			(line__496(_architecture 0 0 496 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__497(_architecture 1 0 497 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__500(_architecture 2 0 500 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__501(_architecture 3 0 501 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__502(_architecture 4 0 502 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__503(_architecture 5 0 503 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__504(_architecture 6 0 504 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__507(_architecture 7 0 507 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 512 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 528 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 541 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7449          1402080247006 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402080247007 2014.06.06 14:44:07)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 11471116144646041442074b491717174714471615)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch2)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 2)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__112(_architecture 9 0 112 (_assignment (_simple)(_target(19))(_sensitivity(10)(15)(16)))))
			(empty_pcs(_architecture 10 0 124 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 139 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 154 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(15)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000051 55 5659          1402080378852 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402080378853 2014.06.06 14:46:18)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 1d4b1e1a4d4a4a08421b0b47451b1b1b4b1a191b19)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 19)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 20)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 21)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 22 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 23)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__85(_architecture 2 0 85 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__86(_architecture 3 0 86 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__87(_architecture 4 0 87 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__88(_architecture 5 0 88 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__89(_architecture 6 0 89 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__92(_architecture 7 0 92 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 98 (_process (_simple)(_target(11)(14)(5)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 9 0 123 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 10 0 136 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 24 -1
	)
)
I 000051 55 6460          1402080378859 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 176 ))
	(_version va7)
	(_time 1402080378860 2014.06.06 14:46:18)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 2c7a2f287b7b7b3928293a76742a2a2a7a2b282a28)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 178 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 180 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 180 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 182 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 184 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 185 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 186 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 188 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 189 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 190 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 191 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_process
			(line__218(_architecture 0 0 218 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__220(_architecture 1 0 220 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__222(_architecture 2 0 222 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__225(_architecture 3 0 225 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__229(_architecture 4 0 229 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__230(_architecture 5 0 230 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__231(_architecture 6 0 231 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__232(_architecture 7 0 232 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__233(_architecture 8 0 233 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__237(_architecture 9 0 237 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 243 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 290 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 303 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000051 55 5275          1402080378864 fwft_arch2
(_unit VHDL (tdc_fifo 0 23 (fwft_arch2 0 343 ))
	(_version va7)
	(_time 1402080378865 2014.06.06 14:46:18)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 2c7a2f287b7b7b39722a3a76742a2a2a7a2b282a28)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 345 (_architecture (_code 11))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 347 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_type (_internal ram_type 0 347 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 13 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 349 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 350 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 350 (_architecture (_uni (_code 16)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 351 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 352 (_architecture (_uni (_code 18)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 353 (_architecture (_uni (_code 19)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 354 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 355 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 355 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ((i 3))))))
		(_process
			(line__375(_architecture 0 0 375 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__376(_architecture 1 0 376 (_assignment (_simple)(_alias((empty)(empty_d)))(_simpleassign BUF)(_target(5))(_sensitivity(19)))))
			(line__381(_architecture 2 0 381 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__382(_architecture 3 0 382 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__383(_architecture 4 0 383 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__389(_architecture 5 0 389 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 6 0 395 (_process (_simple)(_target(13)(7))(_sensitivity(0))(_read(10)(14)))))
			(wr_pcs(_architecture 7 0 409 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 8 0 421 (_process (_simple)(_target(9)(10)(17)(19))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 23 -1
	)
)
I 000049 55 5456          1402080378870 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 460 ))
	(_version va7)
	(_time 1402080378871 2014.06.06 14:46:18)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 3c6a3f396b6b6b29623f2a66643a3a3a6a3b383a38)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 462 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 464 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 464 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 466 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 468 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 469 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 470 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 470 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 471 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 472 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 473 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 473 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 474 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 475 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 476 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 477 (_architecture (_uni ))))
		(_process
			(line__496(_architecture 0 0 496 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__497(_architecture 1 0 497 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__500(_architecture 2 0 500 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__501(_architecture 3 0 501 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__502(_architecture 4 0 502 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__503(_architecture 5 0 503 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__504(_architecture 6 0 504 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__507(_architecture 7 0 507 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 512 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 528 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 541 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7449          1402080379047 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402080379048 2014.06.06 14:46:19)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code e8beebbbe4bfbffdeaeffeb2b0eeeeeebeedbeefec)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch2)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 2)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__112(_architecture 9 0 112 (_assignment (_simple)(_target(19))(_sensitivity(10)(15)(16)))))
			(empty_pcs(_architecture 10 0 124 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 139 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 154 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(15)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000051 55 5659          1402080480850 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402080480851 2014.06.06 14:48:00)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 9692979994c1c183c99080ccce909090c091929092)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 19)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 20)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 21)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 22 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 23)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__85(_architecture 2 0 85 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__86(_architecture 3 0 86 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__87(_architecture 4 0 87 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__88(_architecture 5 0 88 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__89(_architecture 6 0 89 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__92(_architecture 7 0 92 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 98 (_process (_simple)(_target(11)(14)(5)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 9 0 123 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 10 0 136 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 24 -1
	)
)
I 000051 55 6460          1402080480856 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 176 ))
	(_version va7)
	(_time 1402080480857 2014.06.06 14:48:00)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 9692979994c1c183929380ccce909090c091929092)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 178 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 180 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 180 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 182 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 184 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 185 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 186 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 188 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 189 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 190 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 191 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_process
			(line__218(_architecture 0 0 218 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__220(_architecture 1 0 220 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__222(_architecture 2 0 222 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__225(_architecture 3 0 225 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__229(_architecture 4 0 229 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__230(_architecture 5 0 230 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__231(_architecture 6 0 231 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__232(_architecture 7 0 232 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__233(_architecture 8 0 233 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__237(_architecture 9 0 237 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 243 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 290 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 303 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000051 55 5013          1402080480861 fwft_arch2
(_unit VHDL (tdc_fifo 0 23 (fwft_arch2 0 343 ))
	(_version va7)
	(_time 1402080480862 2014.06.06 14:48:00)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code a6a2a7f1a4f1f1b3f8a0b0fcfea0a0a0f0a1a2a0a2)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 345 (_architecture (_code 9))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 347 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_type (_internal ram_type 0 347 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 11 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 349 (_architecture (_uni (_code 12)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 350 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 350 (_architecture (_uni (_code 14)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 351 (_architecture (_uni (_code 15)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 352 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 353 (_architecture (_uni (_code 17)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 354 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 355 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 355 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ((i 3))))))
		(_process
			(line__379(_architecture 0 0 379 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__380(_architecture 1 0 380 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__381(_architecture 2 0 381 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__387(_architecture 3 0 387 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 4 0 393 (_process (_simple)(_target(13)(5)(7))(_sensitivity(0))(_read(10)(14)(19)))))
			(wr_pcs(_architecture 5 0 408 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(16)(17)(4)))))
			(ptr_pcs(_architecture 6 0 421 (_process (_simple)(_target(9)(10)(17)(19))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 21 -1
	)
)
I 000049 55 5456          1402080480866 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 460 ))
	(_version va7)
	(_time 1402080480867 2014.06.06 14:48:00)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code a6a2a7f1a4f1f1b3f8a5b0fcfea0a0a0f0a1a2a0a2)
	(_entity
		(_time 1402069602082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 462 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 464 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 464 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 466 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 468 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 469 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 470 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 470 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 471 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 472 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 473 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 473 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 474 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 475 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 476 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 477 (_architecture (_uni ))))
		(_process
			(line__496(_architecture 0 0 496 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__497(_architecture 1 0 497 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__500(_architecture 2 0 500 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__501(_architecture 3 0 501 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__502(_architecture 4 0 502 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__503(_architecture 5 0 503 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__504(_architecture 6 0 504 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__507(_architecture 7 0 507 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 512 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 528 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 541 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7449          1402080481053 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402080481054 2014.06.06 14:48:01)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 61656361643636746366773b396767673764376665)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch2)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 2)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__112(_architecture 9 0 112 (_assignment (_simple)(_target(19))(_sensitivity(10)(15)(16)))))
			(empty_pcs(_architecture 10 0 124 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 139 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 154 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(15)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000051 55 5659          1402080522846 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402080522847 2014.06.06 14:48:42)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code a1f2acf6a4f6f6b4fea7b7fbf9a7a7a7f7a6a5a7a5)
	(_entity
		(_time 1402080522842)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 19)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 20)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 21)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 22 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 23)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__85(_architecture 2 0 85 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__86(_architecture 3 0 86 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__87(_architecture 4 0 87 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__88(_architecture 5 0 88 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__89(_architecture 6 0 89 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__92(_architecture 7 0 92 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 98 (_process (_simple)(_target(11)(14)(5)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 9 0 123 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 10 0 136 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 24 -1
	)
)
I 000051 55 6460          1402080522854 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 176 ))
	(_version va7)
	(_time 1402080522855 2014.06.06 14:48:42)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code b1e2bce5b4e6e6a4b5b4a7ebe9b7b7b7e7b6b5b7b5)
	(_entity
		(_time 1402080522842)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 178 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 180 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 180 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 182 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 184 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 185 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 186 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 188 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 189 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 190 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 191 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_process
			(line__218(_architecture 0 0 218 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__220(_architecture 1 0 220 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__222(_architecture 2 0 222 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__225(_architecture 3 0 225 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__229(_architecture 4 0 229 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__230(_architecture 5 0 230 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__231(_architecture 6 0 231 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__232(_architecture 7 0 232 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__233(_architecture 8 0 233 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__237(_architecture 9 0 237 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 243 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 290 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 303 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000051 55 5013          1402080522859 fwft_arch2
(_unit VHDL (tdc_fifo 0 23 (fwft_arch2 0 343 ))
	(_version va7)
	(_time 1402080522860 2014.06.06 14:48:42)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code b1e2bce5b4e6e6a4efb7a7ebe9b7b7b7e7b6b5b7b5)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 345 (_architecture (_code 9))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 347 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_type (_internal ram_type 0 347 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 11 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 349 (_architecture (_uni (_code 12)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 350 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 350 (_architecture (_uni (_code 14)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 351 (_architecture (_uni (_code 15)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 352 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 353 (_architecture (_uni (_code 17)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 354 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 355 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 355 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ((i 3))))))
		(_process
			(line__379(_architecture 0 0 379 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__380(_architecture 1 0 380 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__381(_architecture 2 0 381 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__387(_architecture 3 0 387 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 4 0 393 (_process (_simple)(_target(13)(5)(7))(_sensitivity(0))(_read(10)(14)(19)))))
			(wr_pcs(_architecture 5 0 408 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(16)(17)(4)))))
			(ptr_pcs(_architecture 6 0 421 (_process (_simple)(_target(9)(10)(17)(19))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 21 -1
	)
)
I 000049 55 5456          1402080522865 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 460 ))
	(_version va7)
	(_time 1402080522866 2014.06.06 14:48:42)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code b1e2bce5b4e6e6a4efb2a7ebe9b7b7b7e7b6b5b7b5)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 462 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 464 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 464 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 466 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 468 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 469 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 470 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 470 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 471 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 472 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 473 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 473 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 474 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 475 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 476 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 477 (_architecture (_uni ))))
		(_process
			(line__496(_architecture 0 0 496 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__497(_architecture 1 0 497 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__500(_architecture 2 0 500 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__501(_architecture 3 0 501 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__502(_architecture 4 0 502 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__503(_architecture 5 0 503 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__504(_architecture 6 0 504 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__507(_architecture 7 0 507 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 512 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 528 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 541 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7449          1402080523036 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402080523037 2014.06.06 14:48:43)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 5d0e085e0d0a0a485f5a4b07055b5b5b0b580b5a59)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch2)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 2)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__112(_architecture 9 0 112 (_assignment (_simple)(_target(19))(_sensitivity(10)(15)(16)))))
			(empty_pcs(_architecture 10 0 124 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 139 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 154 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(15)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000051 55 5659          1402080617912 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402080617913 2014.06.06 14:50:17)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code fcffabacabababe9a3faeaa6a4fafafaaafbf8faf8)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 19)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 20)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 21)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 22 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 23)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__85(_architecture 2 0 85 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__86(_architecture 3 0 86 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__87(_architecture 4 0 87 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__88(_architecture 5 0 88 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__89(_architecture 6 0 89 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__92(_architecture 7 0 92 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 98 (_process (_simple)(_target(11)(14)(5)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 9 0 123 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 10 0 136 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 24 -1
	)
)
I 000051 55 6460          1402080617918 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 176 ))
	(_version va7)
	(_time 1402080617919 2014.06.06 14:50:17)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 0c0f5c0a5b5b5b1908091a56540a0a0a5a0b080a08)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 178 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 180 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 180 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 182 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 184 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 185 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 186 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 188 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 189 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 190 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 191 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_process
			(line__218(_architecture 0 0 218 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__220(_architecture 1 0 220 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__222(_architecture 2 0 222 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__225(_architecture 3 0 225 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__229(_architecture 4 0 229 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__230(_architecture 5 0 230 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__231(_architecture 6 0 231 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__232(_architecture 7 0 232 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__233(_architecture 8 0 233 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__237(_architecture 9 0 237 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 243 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 290 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 303 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000051 55 5143          1402080617923 fwft_arch2
(_unit VHDL (tdc_fifo 0 23 (fwft_arch2 0 343 ))
	(_version va7)
	(_time 1402080617924 2014.06.06 14:50:17)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 0c0f5c0a5b5b5b195d5c1a56540a0a0a5a0b080a08)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 345 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 347 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 347 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 349 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 350 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 350 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 351 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 352 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 353 (_architecture (_uni (_code 18)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 354 (_architecture (_uni (_code 19)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 355 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 355 (_architecture (_uni (_code 21)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ((i 3))))))
		(_process
			(line__375(_architecture 0 0 375 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__379(_architecture 1 0 379 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__380(_architecture 2 0 380 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__381(_architecture 3 0 381 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__387(_architecture 4 0 387 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 393 (_process (_simple)(_target(13)(5)(7))(_sensitivity(0))(_read(10)(14)(19)))))
			(wr_pcs(_architecture 6 0 408 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 7 0 420 (_process (_simple)(_target(9)(10)(17)(19))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 22 -1
	)
)
I 000049 55 5456          1402080617931 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 459 ))
	(_version va7)
	(_time 1402080617932 2014.06.06 14:50:17)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 1c1f4c1b4b4b4b09421f0a46441a1a1a4a1b181a18)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 461 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 463 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 463 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 465 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 466 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 466 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 468 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 469 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 469 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 470 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 471 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 472 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 472 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 473 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 474 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 475 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 476 (_architecture (_uni ))))
		(_process
			(line__495(_architecture 0 0 495 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__496(_architecture 1 0 496 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__499(_architecture 2 0 499 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__500(_architecture 3 0 500 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__501(_architecture 4 0 501 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__502(_architecture 5 0 502 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__503(_architecture 6 0 503 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__506(_architecture 7 0 506 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 511 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 527 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 540 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7449          1402080618114 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402080618115 2014.06.06 14:50:18)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code c7c49792c49090d2c5c0d19d9fc1c1c191c291c0c3)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch2)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 2)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__112(_architecture 9 0 112 (_assignment (_simple)(_target(19))(_sensitivity(10)(15)(16)))))
			(empty_pcs(_architecture 10 0 124 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 139 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 154 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(15)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000051 55 5659          1402080729542 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402080729543 2014.06.06 14:52:09)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 1e191b194f49490b411808444618181848191a181a)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 19)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 20)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 21)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 22 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 23)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__85(_architecture 2 0 85 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__86(_architecture 3 0 86 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__87(_architecture 4 0 87 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__88(_architecture 5 0 88 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__89(_architecture 6 0 89 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__92(_architecture 7 0 92 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 98 (_process (_simple)(_target(11)(14)(5)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 9 0 123 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 10 0 136 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 24 -1
	)
)
I 000051 55 6460          1402080729548 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 176 ))
	(_version va7)
	(_time 1402080729549 2014.06.06 14:52:09)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 1e191b194f49490b1a1b08444618181848191a181a)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 178 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 180 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 180 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 182 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 184 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 185 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 186 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 188 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 189 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 190 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 191 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_process
			(line__218(_architecture 0 0 218 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__220(_architecture 1 0 220 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__222(_architecture 2 0 222 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__225(_architecture 3 0 225 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__229(_architecture 4 0 229 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__230(_architecture 5 0 230 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__231(_architecture 6 0 231 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__232(_architecture 7 0 232 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__233(_architecture 8 0 233 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__237(_architecture 9 0 237 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 243 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 290 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 303 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000051 55 5143          1402080729553 fwft_arch2
(_unit VHDL (tdc_fifo 0 23 (fwft_arch2 0 343 ))
	(_version va7)
	(_time 1402080729554 2014.06.06 14:52:09)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 1e191b194f49490b4f4e08444618181848191a181a)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 345 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 347 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 347 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 349 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 350 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 350 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 351 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 352 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 353 (_architecture (_uni (_code 18)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 354 (_architecture (_uni (_code 19)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 355 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 355 (_architecture (_uni (_code 21)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ((i 3))))))
		(_process
			(line__375(_architecture 0 0 375 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__379(_architecture 1 0 379 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__380(_architecture 2 0 380 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__381(_architecture 3 0 381 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__387(_architecture 4 0 387 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 393 (_process (_simple)(_target(13)(5)(7))(_sensitivity(0))(_read(10)(14)(19)))))
			(wr_pcs(_architecture 6 0 408 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 7 0 420 (_process (_simple)(_target(9)(10)(17)(19))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 22 -1
	)
)
I 000049 55 5456          1402080729558 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 459 ))
	(_version va7)
	(_time 1402080729559 2014.06.06 14:52:09)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 2e292b2a7f79793b702d38747628282878292a282a)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 461 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 463 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 463 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 465 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 466 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 466 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 468 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 469 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 469 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 470 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 471 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 472 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 472 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 473 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 474 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 475 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 476 (_architecture (_uni ))))
		(_process
			(line__495(_architecture 0 0 495 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__496(_architecture 1 0 496 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__499(_architecture 2 0 499 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__500(_architecture 3 0 500 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__501(_architecture 4 0 501 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__502(_architecture 5 0 502 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__503(_architecture 6 0 503 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__506(_architecture 7 0 506 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 511 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 527 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 540 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7445          1402080729733 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402080729734 2014.06.06 14:52:09)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code dadddf888f8d8dcfd8ddcc8082dcdcdc8cdf8cddde)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch2)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 2)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__112(_architecture 9 0 112 (_assignment (_simple)(_target(19))(_sensitivity(10)(16)))))
			(empty_pcs(_architecture 10 0 124 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 139 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 154 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(15)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000051 55 5659          1402080811857 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402080811858 2014.06.06 14:53:31)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code a0a3a6f7a4f7f7b5ffa6b6faf8a6a6a6f6a7a4a6a4)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 19)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 20)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 21)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 22 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 23)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__85(_architecture 2 0 85 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__86(_architecture 3 0 86 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__87(_architecture 4 0 87 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__88(_architecture 5 0 88 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__89(_architecture 6 0 89 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__92(_architecture 7 0 92 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 98 (_process (_simple)(_target(11)(14)(5)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 9 0 123 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 10 0 136 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 24 -1
	)
)
I 000051 55 6460          1402080811864 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 176 ))
	(_version va7)
	(_time 1402080811865 2014.06.06 14:53:31)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code b0b3b6e4b4e7e7a5b4b5a6eae8b6b6b6e6b7b4b6b4)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 178 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 180 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 180 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 182 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 184 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 185 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 186 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 188 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 189 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 190 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 191 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_process
			(line__218(_architecture 0 0 218 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__220(_architecture 1 0 220 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__222(_architecture 2 0 222 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__225(_architecture 3 0 225 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__229(_architecture 4 0 229 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__230(_architecture 5 0 230 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__231(_architecture 6 0 231 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__232(_architecture 7 0 232 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__233(_architecture 8 0 233 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__237(_architecture 9 0 237 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 243 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 290 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 303 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000051 55 5143          1402080811869 fwft_arch2
(_unit VHDL (tdc_fifo 0 23 (fwft_arch2 0 343 ))
	(_version va7)
	(_time 1402080811870 2014.06.06 14:53:31)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code b0b3b6e4b4e7e7a5e1e0a6eae8b6b6b6e6b7b4b6b4)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 345 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 347 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 347 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 349 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 350 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 350 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 351 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 352 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 353 (_architecture (_uni (_code 18)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 354 (_architecture (_uni (_code 19)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 355 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 355 (_architecture (_uni (_code 21)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ((i 3))))))
		(_process
			(line__375(_architecture 0 0 375 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__379(_architecture 1 0 379 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__380(_architecture 2 0 380 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__381(_architecture 3 0 381 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__387(_architecture 4 0 387 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 393 (_process (_simple)(_target(13)(5)(7))(_sensitivity(0))(_read(10)(14)(19)))))
			(wr_pcs(_architecture 6 0 408 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 7 0 420 (_process (_simple)(_target(9)(10)(17)(19))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 22 -1
	)
)
I 000049 55 5456          1402080811875 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 459 ))
	(_version va7)
	(_time 1402080811876 2014.06.06 14:53:31)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code c0c3c695c49797d59ec3d69a98c6c6c696c7c4c6c4)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 461 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 463 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 463 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 465 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 466 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 466 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 468 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 469 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 469 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 470 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 471 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 472 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 472 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 473 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 474 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 475 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 476 (_architecture (_uni ))))
		(_process
			(line__495(_architecture 0 0 495 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__496(_architecture 1 0 496 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__499(_architecture 2 0 499 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__500(_architecture 3 0 500 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__501(_architecture 4 0 501 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__502(_architecture 5 0 502 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__503(_architecture 6 0 503 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__506(_architecture 7 0 506 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 511 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 527 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 540 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7358          1402080812053 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402080812054 2014.06.06 14:53:32)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 6b686c6b3d3c3c7e696f7d31336d6d6d3d6e3d6c6f)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch2)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 15))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 2)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(empty_pcs(_architecture 9 0 124 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 10 0 139 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 11 0 154 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 12 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17)(19))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(10)(15)(16)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 16 -1
	)
)
I 000051 55 5659          1402080860708 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402080860709 2014.06.06 14:54:20)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 7c7b797d2b2b2b69237a6a26247a7a7a2a7b787a78)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 19)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 20)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 21)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 22 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 23)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__85(_architecture 2 0 85 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__86(_architecture 3 0 86 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__87(_architecture 4 0 87 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__88(_architecture 5 0 88 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__89(_architecture 6 0 89 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__92(_architecture 7 0 92 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 98 (_process (_simple)(_target(11)(14)(5)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 9 0 123 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 10 0 136 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 24 -1
	)
)
I 000051 55 6460          1402080860714 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 176 ))
	(_version va7)
	(_time 1402080860715 2014.06.06 14:54:20)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 8c8b8982dbdbdb9988899ad6d48a8a8ada8b888a88)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 178 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 180 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 180 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 182 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 184 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 185 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 186 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 188 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 189 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 190 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 191 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_process
			(line__218(_architecture 0 0 218 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__220(_architecture 1 0 220 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__222(_architecture 2 0 222 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__225(_architecture 3 0 225 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__229(_architecture 4 0 229 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__230(_architecture 5 0 230 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__231(_architecture 6 0 231 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__232(_architecture 7 0 232 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__233(_architecture 8 0 233 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__237(_architecture 9 0 237 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 243 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 290 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 303 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000051 55 5143          1402080860718 fwft_arch2
(_unit VHDL (tdc_fifo 0 23 (fwft_arch2 0 343 ))
	(_version va7)
	(_time 1402080860719 2014.06.06 14:54:20)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 8c8b8982dbdbdb99dddc9ad6d48a8a8ada8b888a88)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 345 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 347 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 347 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 349 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 350 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 350 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 351 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 352 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 353 (_architecture (_uni (_code 18)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 354 (_architecture (_uni (_code 19)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 355 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 355 (_architecture (_uni (_code 21)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ((i 3))))))
		(_process
			(line__375(_architecture 0 0 375 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__379(_architecture 1 0 379 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__380(_architecture 2 0 380 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__381(_architecture 3 0 381 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__387(_architecture 4 0 387 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 393 (_process (_simple)(_target(13)(5)(7))(_sensitivity(0))(_read(10)(14)(19)))))
			(wr_pcs(_architecture 6 0 408 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 7 0 420 (_process (_simple)(_target(9)(10)(17)(19))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 22 -1
	)
)
I 000049 55 5456          1402080860723 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 459 ))
	(_version va7)
	(_time 1402080860724 2014.06.06 14:54:20)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 8c8b8982dbdbdb99d28f9ad6d48a8a8ada8b888a88)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 461 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 463 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 463 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 465 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 466 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 466 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 468 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 469 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 469 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 470 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 471 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 472 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 472 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 473 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 474 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 475 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 476 (_architecture (_uni ))))
		(_process
			(line__495(_architecture 0 0 495 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__496(_architecture 1 0 496 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__499(_architecture 2 0 499 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__500(_architecture 3 0 500 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__501(_architecture 4 0 501 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__502(_architecture 5 0 502 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__503(_architecture 6 0 503 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__506(_architecture 7 0 506 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 511 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 527 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 540 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7438          1402080860903 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402080860904 2014.06.06 14:54:20)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 47404145441010524540511d1f4141411142114043)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch2)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 2)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__112(_architecture 9 0 112 (_assignment (_simple)(_target(19))(_sensitivity(10)(16)))))
			(empty_pcs(_architecture 10 0 124 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 139 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 154 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(15)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000051 55 5659          1402081072861 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402081072862 2014.06.06 14:57:52)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 3d396c386d6a6a28623b2b67653b3b3b6b3a393b39)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 19)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 20)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 21)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 22 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 23)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__85(_architecture 2 0 85 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__86(_architecture 3 0 86 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__87(_architecture 4 0 87 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__88(_architecture 5 0 88 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__89(_architecture 6 0 89 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__92(_architecture 7 0 92 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 98 (_process (_simple)(_target(11)(14)(5)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 9 0 123 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 10 0 136 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 24 -1
	)
)
I 000051 55 6460          1402081072868 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 176 ))
	(_version va7)
	(_time 1402081072869 2014.06.06 14:57:52)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 4d491c4f1d1a1a5849485b17154b4b4b1b4a494b49)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 178 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 180 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 180 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 182 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 184 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 185 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 186 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 188 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 189 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 190 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 191 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_process
			(line__218(_architecture 0 0 218 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__220(_architecture 1 0 220 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__222(_architecture 2 0 222 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__225(_architecture 3 0 225 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__229(_architecture 4 0 229 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__230(_architecture 5 0 230 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__231(_architecture 6 0 231 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__232(_architecture 7 0 232 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__233(_architecture 8 0 233 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__237(_architecture 9 0 237 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 243 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 290 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 303 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000051 55 5143          1402081072873 fwft_arch2
(_unit VHDL (tdc_fifo 0 23 (fwft_arch2 0 343 ))
	(_version va7)
	(_time 1402081072874 2014.06.06 14:57:52)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 4d491c4f1d1a1a581c1d5b17154b4b4b1b4a494b49)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 345 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 347 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 347 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 349 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 350 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 350 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 351 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 352 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 353 (_architecture (_uni (_code 18)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 354 (_architecture (_uni (_code 19)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 355 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 355 (_architecture (_uni (_code 21)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ((i 3))))))
		(_process
			(line__375(_architecture 0 0 375 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__379(_architecture 1 0 379 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__380(_architecture 2 0 380 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__381(_architecture 3 0 381 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__387(_architecture 4 0 387 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 393 (_process (_simple)(_target(13)(5)(7))(_sensitivity(0))(_read(10)(14)(19)))))
			(wr_pcs(_architecture 6 0 408 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 7 0 420 (_process (_simple)(_target(9)(10)(17)(19))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 22 -1
	)
)
I 000049 55 5456          1402081072879 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 459 ))
	(_version va7)
	(_time 1402081072880 2014.06.06 14:57:52)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 5d590c5e0d0a0a48035e4b07055b5b5b0b5a595b59)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 461 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 463 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 463 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 465 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 466 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 466 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 468 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 469 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 469 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 470 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 471 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 472 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 472 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 473 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 474 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 475 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 476 (_architecture (_uni ))))
		(_process
			(line__495(_architecture 0 0 495 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__496(_architecture 1 0 496 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__499(_architecture 2 0 499 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__500(_architecture 3 0 500 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__501(_architecture 4 0 501 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__502(_architecture 5 0 502 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__503(_architecture 6 0 503 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__506(_architecture 7 0 506 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 511 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 527 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 540 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7438          1402081073048 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402081073049 2014.06.06 14:57:53)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f9fda8a9f4aeaeecfbfeefa3a1ffffffaffcaffefd)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch0)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 2)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__112(_architecture 9 0 112 (_assignment (_simple)(_target(19))(_sensitivity(10)(16)))))
			(empty_pcs(_architecture 10 0 124 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 139 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 154 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(15)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000051 55 5659          1402081268021 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402081268022 2014.06.06 15:01:08)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code a2a6aef5a4f5f5b7fda4b4f8faa4a4a4f4a5a6a4a6)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 19)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 20)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 21)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 22 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 23)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__85(_architecture 2 0 85 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__86(_architecture 3 0 86 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__87(_architecture 4 0 87 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__88(_architecture 5 0 88 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__89(_architecture 6 0 89 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__92(_architecture 7 0 92 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 98 (_process (_simple)(_target(11)(14)(5)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 9 0 123 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 10 0 136 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 24 -1
	)
)
I 000051 55 6460          1402081268028 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 176 ))
	(_version va7)
	(_time 1402081268029 2014.06.06 15:01:08)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code b2b6bee6b4e5e5a7b6b7a4e8eab4b4b4e4b5b6b4b6)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 178 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 180 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 180 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 182 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 184 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 185 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 186 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 188 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 189 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 190 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 191 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 196 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_process
			(line__218(_architecture 0 0 218 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__220(_architecture 1 0 220 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__222(_architecture 2 0 222 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__225(_architecture 3 0 225 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__229(_architecture 4 0 229 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__230(_architecture 5 0 230 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__231(_architecture 6 0 231 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__232(_architecture 7 0 232 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__233(_architecture 8 0 233 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__237(_architecture 9 0 237 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 243 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 290 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 303 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000051 55 5143          1402081268033 fwft_arch2
(_unit VHDL (tdc_fifo 0 23 (fwft_arch2 0 343 ))
	(_version va7)
	(_time 1402081268034 2014.06.06 15:01:08)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code b2b6bee6b4e5e5a7e3e2a4e8eab4b4b4e4b5b6b4b6)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 345 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 347 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 347 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 349 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 350 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 350 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 351 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 352 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 353 (_architecture (_uni (_code 18)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 354 (_architecture (_uni (_code 19)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 355 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 355 (_architecture (_uni (_code 21)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ((i 3))))))
		(_process
			(line__375(_architecture 0 0 375 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__379(_architecture 1 0 379 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__380(_architecture 2 0 380 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__381(_architecture 3 0 381 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__387(_architecture 4 0 387 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 393 (_process (_simple)(_target(13)(5)(7))(_sensitivity(0))(_read(10)(14)(19)))))
			(wr_pcs(_architecture 6 0 408 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 7 0 420 (_process (_simple)(_target(9)(10)(17)(19))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 22 -1
	)
)
I 000049 55 5456          1402081268039 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 459 ))
	(_version va7)
	(_time 1402081268040 2014.06.06 15:01:08)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code b2b6bee6b4e5e5a7ecb1a4e8eab4b4b4e4b5b6b4b6)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 461 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 463 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 463 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 465 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 466 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 466 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 468 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 469 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 469 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 470 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 471 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 472 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 472 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 473 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 474 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 475 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 476 (_architecture (_uni ))))
		(_process
			(line__495(_architecture 0 0 495 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__496(_architecture 1 0 496 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__499(_architecture 2 0 499 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__500(_architecture 3 0 500 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__501(_architecture 4 0 501 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__502(_architecture 5 0 502 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__503(_architecture 6 0 503 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__506(_architecture 7 0 506 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 511 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 527 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 540 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7438          1402081268212 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402081268213 2014.06.06 15:01:08)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 6d69606d3d3a3a786f6a7b37356b6b6b3b683b6a69)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch0)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 2)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__112(_architecture 9 0 112 (_assignment (_simple)(_target(19))(_sensitivity(10)(16)))))
			(empty_pcs(_architecture 10 0 124 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 139 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 154 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(15)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000051 55 5663          1402081532710 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402081532711 2014.06.06 15:05:32)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code a1a2a7f6a4f6f6b4fff1b7fbf9a7a7a7f7a6a5a7a5)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 19)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 20)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 21)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 22 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 23)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__85(_architecture 2 0 85 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__86(_architecture 3 0 86 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__87(_architecture 4 0 87 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__88(_architecture 5 0 88 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__89(_architecture 6 0 89 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__92(_architecture 7 0 92 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 98 (_process (_simple)(_target(11)(14)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(2)))))
			(wr_pcs(_architecture 9 0 122 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 10 0 135 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 24 -1
	)
)
I 000051 55 6460          1402081532718 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 175 ))
	(_version va7)
	(_time 1402081532719 2014.06.06 15:05:32)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code b0b3b6e4b4e7e7a5b4b5a6eae8b6b6b6e6b7b4b6b4)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 177 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 179 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 179 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 181 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 182 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 182 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 184 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 185 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 186 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 186 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 188 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 189 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 190 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 191 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 195 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 195 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 196 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_process
			(line__217(_architecture 0 0 217 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__219(_architecture 1 0 219 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__221(_architecture 2 0 221 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__224(_architecture 3 0 224 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__228(_architecture 4 0 228 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__229(_architecture 5 0 229 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__230(_architecture 6 0 230 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__231(_architecture 7 0 231 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__232(_architecture 8 0 232 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__236(_architecture 9 0 236 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 242 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 289 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 302 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000051 55 5143          1402081532723 fwft_arch2
(_unit VHDL (tdc_fifo 0 23 (fwft_arch2 0 342 ))
	(_version va7)
	(_time 1402081532724 2014.06.06 15:05:32)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code b0b3b6e4b4e7e7a5e1e0a6eae8b6b6b6e6b7b4b6b4)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 344 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 346 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 346 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 348 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 349 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 349 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 350 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 351 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 352 (_architecture (_uni (_code 18)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 353 (_architecture (_uni (_code 19)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 354 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 354 (_architecture (_uni (_code 21)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 355 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ((i 3))))))
		(_process
			(line__374(_architecture 0 0 374 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__378(_architecture 1 0 378 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__379(_architecture 2 0 379 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__380(_architecture 3 0 380 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__386(_architecture 4 0 386 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 392 (_process (_simple)(_target(13)(5)(7))(_sensitivity(0))(_read(10)(14)(19)))))
			(wr_pcs(_architecture 6 0 407 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 7 0 419 (_process (_simple)(_target(9)(10)(17)(19))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 22 -1
	)
)
I 000049 55 5456          1402081532729 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 458 ))
	(_version va7)
	(_time 1402081532730 2014.06.06 15:05:32)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code c0c3c695c49797d59ec3d69a98c6c6c696c7c4c6c4)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 460 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 462 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 462 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 464 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 465 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 465 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 466 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 468 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 468 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 469 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 470 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 471 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 471 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 472 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 473 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 474 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 475 (_architecture (_uni ))))
		(_process
			(line__494(_architecture 0 0 494 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__495(_architecture 1 0 495 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__498(_architecture 2 0 498 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__499(_architecture 3 0 499 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__500(_architecture 4 0 500 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__501(_architecture 5 0 501 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__502(_architecture 6 0 502 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__505(_architecture 7 0 505 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 510 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 526 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 539 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7438          1402081532899 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402081532900 2014.06.06 15:05:32)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 5c5f5b5f0b0b0b495e5b4a06045a5a5a0a590a5b58)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch0)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 2)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__112(_architecture 9 0 112 (_assignment (_simple)(_target(19))(_sensitivity(10)(16)))))
			(empty_pcs(_architecture 10 0 124 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 139 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 154 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(15)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000051 55 5663          1402081683499 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402081683500 2014.06.06 15:08:03)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code b7b8e5e3b4e0e0a2e9e7a1edefb1b1b1e1b0b3b1b3)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 19)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 20)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 21)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 22 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 23)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_target(15))(_sensitivity(14)(21)(2)))))
			(line__85(_architecture 2 0 85 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__86(_architecture 3 0 86 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__87(_architecture 4 0 87 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__88(_architecture 5 0 88 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__89(_architecture 6 0 89 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__92(_architecture 7 0 92 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 98 (_process (_simple)(_target(11)(14)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(2)))))
			(wr_pcs(_architecture 9 0 122 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 10 0 135 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 24 -1
	)
)
I 000051 55 6460          1402081683506 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 175 ))
	(_version va7)
	(_time 1402081683507 2014.06.06 15:08:03)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code b7b8e5e3b4e0e0a2b3b2a1edefb1b1b1e1b0b3b1b3)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 177 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 179 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 179 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 181 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 182 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 182 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 184 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 185 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 186 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 186 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 188 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 189 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 190 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 191 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 195 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 195 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 196 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_process
			(line__217(_architecture 0 0 217 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__219(_architecture 1 0 219 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__221(_architecture 2 0 221 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__224(_architecture 3 0 224 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__228(_architecture 4 0 228 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__229(_architecture 5 0 229 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__230(_architecture 6 0 230 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__231(_architecture 7 0 231 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__232(_architecture 8 0 232 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__236(_architecture 9 0 236 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 242 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 289 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 302 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000051 55 5143          1402081683511 fwft_arch2
(_unit VHDL (tdc_fifo 0 23 (fwft_arch2 0 342 ))
	(_version va7)
	(_time 1402081683512 2014.06.06 15:08:03)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code c6c99493c49191d39796d09c9ec0c0c090c1c2c0c2)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 344 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 346 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 346 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 348 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 349 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 349 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 350 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 351 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 352 (_architecture (_uni (_code 18)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 353 (_architecture (_uni (_code 19)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 354 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 354 (_architecture (_uni (_code 21)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 355 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ((i 3))))))
		(_process
			(line__374(_architecture 0 0 374 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__378(_architecture 1 0 378 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__379(_architecture 2 0 379 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__380(_architecture 3 0 380 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__386(_architecture 4 0 386 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 392 (_process (_simple)(_target(13)(5)(7))(_sensitivity(0))(_read(10)(14)(19)))))
			(wr_pcs(_architecture 6 0 407 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 7 0 419 (_process (_simple)(_target(9)(10)(17)(19))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 22 -1
	)
)
I 000049 55 5456          1402081683517 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 458 ))
	(_version va7)
	(_time 1402081683518 2014.06.06 15:08:03)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code c6c99493c49191d398c5d09c9ec0c0c090c1c2c0c2)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 460 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 462 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 462 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 464 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 465 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 465 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 466 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 468 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 468 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 469 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 470 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 471 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 471 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 472 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 473 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 474 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 475 (_architecture (_uni ))))
		(_process
			(line__494(_architecture 0 0 494 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__495(_architecture 1 0 495 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__498(_architecture 2 0 498 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__499(_architecture 3 0 499 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__500(_architecture 4 0 500 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__501(_architecture 5 0 501 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__502(_architecture 6 0 502 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__505(_architecture 7 0 505 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 510 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 526 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 539 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7438          1402081683688 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402081683689 2014.06.06 15:08:03)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 727c767374252567707564282a7474742477247576)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch0)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 2)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__112(_architecture 9 0 112 (_assignment (_simple)(_target(19))(_sensitivity(10)(16)))))
			(empty_pcs(_architecture 10 0 124 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 139 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 154 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(15)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000051 55 5663          1402081823539 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402081823540 2014.06.06 15:10:23)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code c194c794c49696d49f91d79b99c7c7c797c6c5c7c5)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 19)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 20)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 21)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 22 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 23)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_target(15))(_sensitivity(14)(21)(2)))))
			(line__85(_architecture 2 0 85 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__86(_architecture 3 0 86 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__87(_architecture 4 0 87 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__88(_architecture 5 0 88 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__89(_architecture 6 0 89 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__92(_architecture 7 0 92 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 98 (_process (_simple)(_target(11)(14)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(2)))))
			(wr_pcs(_architecture 9 0 122 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 10 0 135 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 24 -1
	)
)
I 000051 55 6460          1402081823546 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 175 ))
	(_version va7)
	(_time 1402081823547 2014.06.06 15:10:23)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code d184d783d48686c4d5d4c78b89d7d7d787d6d5d7d5)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 177 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 179 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 179 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 181 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 182 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 182 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 183 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 184 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 185 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 186 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 186 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 187 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 188 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 189 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 190 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 191 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 195 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 195 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 196 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_process
			(line__217(_architecture 0 0 217 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__219(_architecture 1 0 219 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__221(_architecture 2 0 221 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__224(_architecture 3 0 224 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__228(_architecture 4 0 228 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__229(_architecture 5 0 229 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__230(_architecture 6 0 230 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__231(_architecture 7 0 231 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__232(_architecture 8 0 232 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__236(_architecture 9 0 236 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 242 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 289 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 302 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000051 55 5143          1402081823551 fwft_arch2
(_unit VHDL (tdc_fifo 0 23 (fwft_arch2 0 342 ))
	(_version va7)
	(_time 1402081823552 2014.06.06 15:10:23)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code d184d783d48686c48082c78b89d7d7d787d6d5d7d5)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 344 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 346 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 346 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 348 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 349 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 349 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 350 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 351 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 352 (_architecture (_uni (_code 18)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 353 (_architecture (_uni (_code 19)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 354 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 354 (_architecture (_uni (_code 21)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 355 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ((i 3))))))
		(_process
			(line__373(_architecture 0 0 373 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__377(_architecture 1 0 377 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__378(_architecture 2 0 378 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__379(_architecture 3 0 379 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__385(_architecture 4 0 385 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 391 (_process (_simple)(_target(13)(5)(7))(_sensitivity(0))(_read(10)(14)(19)))))
			(wr_pcs(_architecture 6 0 406 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 7 0 418 (_process (_simple)(_target(9)(10)(17)(19))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 22 -1
	)
)
I 000049 55 5456          1402081823557 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 457 ))
	(_version va7)
	(_time 1402081823558 2014.06.06 15:10:23)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code d184d783d48686c48fd2c78b89d7d7d787d6d5d7d5)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 459 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 461 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 461 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 463 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 464 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 464 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 465 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 466 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 467 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 467 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 468 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 469 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 470 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 470 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 471 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 472 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 473 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 474 (_architecture (_uni ))))
		(_process
			(line__493(_architecture 0 0 493 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__494(_architecture 1 0 494 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__497(_architecture 2 0 497 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__498(_architecture 3 0 498 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__499(_architecture 4 0 499 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__500(_architecture 5 0 500 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__501(_architecture 6 0 501 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__504(_architecture 7 0 504 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 509 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 525 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 538 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7438          1402081823729 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402081823730 2014.06.06 15:10:23)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 7c297b7d2b2b2b697e7b6a26247a7a7a2a792a7b78)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch0)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__112(_architecture 9 0 112 (_assignment (_simple)(_target(19))(_sensitivity(10)(16)))))
			(empty_pcs(_architecture 10 0 124 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 139 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 154 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(15)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000051 55 5663          1402082183658 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402082183659 2014.06.06 15:16:23)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 9195949e94c6c684ce9687cbc9979797c796959795)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 19)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 20)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 21)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 22 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 23)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_target(15))(_sensitivity(14)(21)(2)))))
			(line__85(_architecture 2 0 85 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__86(_architecture 3 0 86 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__87(_architecture 4 0 87 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__88(_architecture 5 0 88 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__89(_architecture 6 0 89 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__92(_architecture 7 0 92 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 98 (_process (_simple)(_target(11)(14)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(2)))))
			(wr_pcs(_architecture 9 0 124 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 10 0 137 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 24 -1
	)
)
I 000051 55 6460          1402082183670 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 177 ))
	(_version va7)
	(_time 1402082183671 2014.06.06 15:16:23)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code a0a4a5f7a4f7f7b5a4a5b6faf8a6a6a6f6a7a4a6a4)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 179 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 181 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 181 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 183 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 184 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 184 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 185 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 186 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 187 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 188 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 188 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 189 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 190 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 191 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 196 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 197 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 197 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ))))
		(_process
			(line__219(_architecture 0 0 219 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__221(_architecture 1 0 221 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__223(_architecture 2 0 223 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__226(_architecture 3 0 226 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__230(_architecture 4 0 230 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__231(_architecture 5 0 231 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__232(_architecture 6 0 232 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__233(_architecture 7 0 233 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__234(_architecture 8 0 234 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__238(_architecture 9 0 238 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 244 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 291 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 304 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000051 55 5143          1402082183675 fwft_arch2
(_unit VHDL (tdc_fifo 0 23 (fwft_arch2 0 344 ))
	(_version va7)
	(_time 1402082183676 2014.06.06 15:16:23)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code a0a4a5f7a4f7f7b5f1f3b6faf8a6a6a6f6a7a4a6a4)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 346 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 348 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 348 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 350 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 351 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 351 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 352 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 353 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 354 (_architecture (_uni (_code 18)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 355 (_architecture (_uni (_code 19)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 356 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 356 (_architecture (_uni (_code 21)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 362 (_architecture (_uni ((i 3))))))
		(_process
			(line__375(_architecture 0 0 375 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__379(_architecture 1 0 379 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__380(_architecture 2 0 380 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__381(_architecture 3 0 381 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__387(_architecture 4 0 387 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 393 (_process (_simple)(_target(13)(5)(7))(_sensitivity(0))(_read(10)(14)(19)))))
			(wr_pcs(_architecture 6 0 408 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 7 0 420 (_process (_simple)(_target(9)(10)(17)(19))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 22 -1
	)
)
I 000049 55 5456          1402082183681 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 459 ))
	(_version va7)
	(_time 1402082183682 2014.06.06 15:16:23)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code a0a4a5f7a4f7f7b5fea3b6faf8a6a6a6f6a7a4a6a4)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 461 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 463 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 463 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 465 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 466 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 466 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 468 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 469 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 469 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 470 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 471 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 472 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 472 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 473 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 474 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 475 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 476 (_architecture (_uni ))))
		(_process
			(line__495(_architecture 0 0 495 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__496(_architecture 1 0 496 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__499(_architecture 2 0 499 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__500(_architecture 3 0 500 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__501(_architecture 4 0 501 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__502(_architecture 5 0 502 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__503(_architecture 6 0 503 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__506(_architecture 7 0 506 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 511 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 527 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 540 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7438          1402082183851 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402082183852 2014.06.06 15:16:23)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 4c484a4e1b1b1b594e4b5a16144a4a4a1a491a4b48)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch0)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__112(_architecture 9 0 112 (_assignment (_simple)(_target(19))(_sensitivity(10)(16)))))
			(empty_pcs(_architecture 10 0 124 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 139 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 154 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(15)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000051 55 5663          1402082383550 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402082383551 2014.06.06 15:19:43)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 6d693c6d3d3a3a78326a7b37356b6b6b3b6a696b69)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 19)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 20)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 21)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 22 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 23)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__85(_architecture 2 0 85 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__86(_architecture 3 0 86 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__87(_architecture 4 0 87 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__88(_architecture 5 0 88 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__89(_architecture 6 0 89 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__92(_architecture 7 0 92 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 98 (_process (_simple)(_target(11)(14)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(2)))))
			(wr_pcs(_architecture 9 0 124 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 10 0 137 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 24 -1
	)
)
I 000051 55 6460          1402082383557 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 177 ))
	(_version va7)
	(_time 1402082383558 2014.06.06 15:19:43)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 7c782d7d2b2b2b6978796a26247a7a7a2a7b787a78)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 179 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 181 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 181 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 183 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 184 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 184 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 185 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 186 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 187 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 188 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 188 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 189 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 190 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 191 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 196 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 197 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 197 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ))))
		(_process
			(line__219(_architecture 0 0 219 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__221(_architecture 1 0 221 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__223(_architecture 2 0 223 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__226(_architecture 3 0 226 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__230(_architecture 4 0 230 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__231(_architecture 5 0 231 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__232(_architecture 6 0 232 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__233(_architecture 7 0 233 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__234(_architecture 8 0 234 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__238(_architecture 9 0 238 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 244 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 291 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 304 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000051 55 5143          1402082383562 fwft_arch2
(_unit VHDL (tdc_fifo 0 23 (fwft_arch2 0 344 ))
	(_version va7)
	(_time 1402082383563 2014.06.06 15:19:43)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 7c782d7d2b2b2b692d2f6a26247a7a7a2a7b787a78)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 346 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 348 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 348 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 350 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 351 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 351 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 352 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 353 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 354 (_architecture (_uni (_code 18)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 355 (_architecture (_uni (_code 19)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 356 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 356 (_architecture (_uni (_code 21)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 362 (_architecture (_uni ((i 3))))))
		(_process
			(line__375(_architecture 0 0 375 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__379(_architecture 1 0 379 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__380(_architecture 2 0 380 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__381(_architecture 3 0 381 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__387(_architecture 4 0 387 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 393 (_process (_simple)(_target(13)(5)(7))(_sensitivity(0))(_read(10)(14)(19)))))
			(wr_pcs(_architecture 6 0 408 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 7 0 420 (_process (_simple)(_target(9)(10)(17)(19))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 22 -1
	)
)
I 000049 55 5456          1402082383567 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 459 ))
	(_version va7)
	(_time 1402082383568 2014.06.06 15:19:43)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 7c782d7d2b2b2b69227f6a26247a7a7a2a7b787a78)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 461 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 463 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 463 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 465 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 466 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 466 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 468 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 469 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 469 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 470 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 471 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 472 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 472 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 473 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 474 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 475 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 476 (_architecture (_uni ))))
		(_process
			(line__495(_architecture 0 0 495 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__496(_architecture 1 0 496 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__499(_architecture 2 0 499 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__500(_architecture 3 0 500 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__501(_architecture 4 0 501 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__502(_architecture 5 0 502 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__503(_architecture 6 0 503 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__506(_architecture 7 0 506 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 511 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 527 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 540 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7438          1402082383741 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402082383742 2014.06.06 15:19:43)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 282c7a2c247f7f3d2a2f3e72702e2e2e7e2d7e2f2c)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch0)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__112(_architecture 9 0 112 (_assignment (_simple)(_target(19))(_sensitivity(10)(16)))))
			(empty_pcs(_architecture 10 0 124 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 139 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 154 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(15)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000051 55 5798          1402082509956 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402082509957 2014.06.06 15:21:49)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 44411346441313511b40521e1c4242421243404240)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_process
			(line__75(_architecture 0 0 75 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(14)))))
			(line__80(_architecture 1 0 80 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__86(_architecture 3 0 86 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__87(_architecture 4 0 87 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__88(_architecture 5 0 88 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__89(_architecture 6 0 89 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__90(_architecture 7 0 90 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__93(_architecture 8 0 93 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 99 (_process (_simple)(_target(11)(14)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 10 0 125 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 11 0 138 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 25 -1
	)
)
I 000051 55 6460          1402082509961 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 178 ))
	(_version va7)
	(_time 1402082509962 2014.06.06 15:21:49)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 44411346441313514041521e1c4242421243404240)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 180 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 182 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 182 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 184 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 185 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 185 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 186 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 187 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 188 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 189 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 189 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 190 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 191 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 196 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 198 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 198 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 202 (_architecture (_uni ))))
		(_process
			(line__220(_architecture 0 0 220 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__222(_architecture 1 0 222 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__224(_architecture 2 0 224 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__227(_architecture 3 0 227 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__231(_architecture 4 0 231 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__232(_architecture 5 0 232 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__233(_architecture 6 0 233 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__234(_architecture 7 0 234 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__235(_architecture 8 0 235 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__239(_architecture 9 0 239 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 245 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 292 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 305 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000051 55 5143          1402082509966 fwft_arch2
(_unit VHDL (tdc_fifo 0 23 (fwft_arch2 0 345 ))
	(_version va7)
	(_time 1402082509967 2014.06.06 15:21:49)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 44411346441313511517521e1c4242421243404240)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 347 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 349 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 349 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 351 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 352 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 352 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 353 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 354 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 355 (_architecture (_uni (_code 18)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 356 (_architecture (_uni (_code 19)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 357 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 357 (_architecture (_uni (_code 21)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 362 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 363 (_architecture (_uni ((i 3))))))
		(_process
			(line__376(_architecture 0 0 376 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__380(_architecture 1 0 380 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__381(_architecture 2 0 381 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__382(_architecture 3 0 382 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__388(_architecture 4 0 388 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 394 (_process (_simple)(_target(13)(5)(7))(_sensitivity(0))(_read(10)(14)(19)))))
			(wr_pcs(_architecture 6 0 409 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 7 0 421 (_process (_simple)(_target(9)(10)(17)(19))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 22 -1
	)
)
I 000049 55 5456          1402082509971 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 460 ))
	(_version va7)
	(_time 1402082509972 2014.06.06 15:21:49)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 44411346441313511a47521e1c4242421243404240)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 462 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 464 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 464 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 466 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 468 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 469 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 470 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 470 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 471 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 472 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 473 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 473 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 474 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 475 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 476 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 477 (_architecture (_uni ))))
		(_process
			(line__496(_architecture 0 0 496 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__497(_architecture 1 0 497 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__500(_architecture 2 0 500 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__501(_architecture 3 0 501 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__502(_architecture 4 0 502 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__503(_architecture 5 0 503 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__504(_architecture 6 0 504 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__507(_architecture 7 0 507 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 512 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 528 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 541 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7438          1402082510147 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402082510148 2014.06.06 15:21:50)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code fffaa8afada8a8eafdf8e9a5a7f9f9f9a9faa9f8fb)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch0)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__112(_architecture 9 0 112 (_assignment (_simple)(_target(19))(_sensitivity(10)(16)))))
			(empty_pcs(_architecture 10 0 124 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 139 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 154 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(15)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000051 55 5798          1402082701321 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402082701322 2014.06.06 15:25:01)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code caccc99f9f9d9ddf95cedc9092cccccc9ccdceccce)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_process
			(line__75(_architecture 0 0 75 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(14)))))
			(line__80(_architecture 1 0 80 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__86(_architecture 3 0 86 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__87(_architecture 4 0 87 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__88(_architecture 5 0 88 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__89(_architecture 6 0 89 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__90(_architecture 7 0 90 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__93(_architecture 8 0 93 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 99 (_process (_simple)(_target(11)(14)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 10 0 125 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 11 0 138 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 25 -1
	)
)
I 000051 55 6460          1402082701328 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 178 ))
	(_version va7)
	(_time 1402082701329 2014.06.06 15:25:01)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code dadcd9888f8d8dcfdedfcc8082dcdcdc8cdddedcde)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 180 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 182 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 182 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 184 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 185 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 185 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 186 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 187 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 188 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 189 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 189 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 190 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 191 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 196 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 198 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 198 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 202 (_architecture (_uni ))))
		(_process
			(line__220(_architecture 0 0 220 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__222(_architecture 1 0 222 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__224(_architecture 2 0 224 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__227(_architecture 3 0 227 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__231(_architecture 4 0 231 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__232(_architecture 5 0 232 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__233(_architecture 6 0 233 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__234(_architecture 7 0 234 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__235(_architecture 8 0 235 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__239(_architecture 9 0 239 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 245 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 292 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 305 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000051 55 5143          1402082701333 fwft_arch2
(_unit VHDL (tdc_fifo 0 23 (fwft_arch2 0 345 ))
	(_version va7)
	(_time 1402082701334 2014.06.06 15:25:01)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code dadcd9888f8d8dcf8b89cc8082dcdcdc8cdddedcde)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 347 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 349 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 349 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 351 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 352 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 352 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 353 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 354 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 355 (_architecture (_uni (_code 18)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 356 (_architecture (_uni (_code 19)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 357 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 357 (_architecture (_uni (_code 21)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 362 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 363 (_architecture (_uni ((i 3))))))
		(_process
			(line__376(_architecture 0 0 376 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__380(_architecture 1 0 380 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__381(_architecture 2 0 381 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__382(_architecture 3 0 382 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__388(_architecture 4 0 388 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 394 (_process (_simple)(_target(13)(5)(7))(_sensitivity(0))(_read(10)(14)(19)))))
			(wr_pcs(_architecture 6 0 409 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 7 0 421 (_process (_simple)(_target(9)(10)(17)(19))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 22 -1
	)
)
I 000049 55 5456          1402082701337 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 460 ))
	(_version va7)
	(_time 1402082701338 2014.06.06 15:25:01)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code dadcd9888f8d8dcf84d9cc8082dcdcdc8cdddedcde)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 462 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 464 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 464 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 466 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 468 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 469 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 470 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 470 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 471 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 472 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 473 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 473 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 474 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 475 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 476 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 477 (_architecture (_uni ))))
		(_process
			(line__496(_architecture 0 0 496 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__497(_architecture 1 0 497 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__500(_architecture 2 0 500 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__501(_architecture 3 0 501 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__502(_architecture 4 0 502 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__503(_architecture 5 0 503 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__504(_architecture 6 0 504 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__507(_architecture 7 0 507 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 512 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 528 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 541 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000051 55 5798          1402082720585 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402082720586 2014.06.06 15:25:20)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 0c0d0b0a5b5b5b1953081a56540a0a0a5a0b080a08)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_process
			(line__75(_architecture 0 0 75 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(14)))))
			(line__80(_architecture 1 0 80 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__86(_architecture 3 0 86 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__87(_architecture 4 0 87 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__88(_architecture 5 0 88 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__89(_architecture 6 0 89 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__90(_architecture 7 0 90 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__93(_architecture 8 0 93 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 99 (_process (_simple)(_target(11)(14)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 10 0 125 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 11 0 138 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 25 -1
	)
)
I 000051 55 6460          1402082720590 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 178 ))
	(_version va7)
	(_time 1402082720591 2014.06.06 15:25:20)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 0c0d0b0a5b5b5b1908091a56540a0a0a5a0b080a08)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 180 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 182 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 182 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 184 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 185 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 185 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 186 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 187 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 188 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 189 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 189 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 190 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 191 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 196 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 198 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 198 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 202 (_architecture (_uni ))))
		(_process
			(line__220(_architecture 0 0 220 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__222(_architecture 1 0 222 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__224(_architecture 2 0 224 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__227(_architecture 3 0 227 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__231(_architecture 4 0 231 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__232(_architecture 5 0 232 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__233(_architecture 6 0 233 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__234(_architecture 7 0 234 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__235(_architecture 8 0 235 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__239(_architecture 9 0 239 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 245 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 292 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 305 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000051 55 5143          1402082720595 fwft_arch2
(_unit VHDL (tdc_fifo 0 23 (fwft_arch2 0 345 ))
	(_version va7)
	(_time 1402082720596 2014.06.06 15:25:20)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 1c1d1b1b4b4b4b094d4f0a46441a1a1a4a1b181a18)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 347 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 349 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 349 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 351 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 352 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 352 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 353 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 354 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 355 (_architecture (_uni (_code 18)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 356 (_architecture (_uni (_code 19)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 357 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 357 (_architecture (_uni (_code 21)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 362 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 363 (_architecture (_uni ((i 3))))))
		(_process
			(line__376(_architecture 0 0 376 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__380(_architecture 1 0 380 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__381(_architecture 2 0 381 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__382(_architecture 3 0 382 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__388(_architecture 4 0 388 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 394 (_process (_simple)(_target(13)(5)(7))(_sensitivity(0))(_read(10)(14)(19)))))
			(wr_pcs(_architecture 6 0 409 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 7 0 421 (_process (_simple)(_target(9)(10)(17)(19))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 22 -1
	)
)
I 000049 55 5456          1402082720600 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 460 ))
	(_version va7)
	(_time 1402082720601 2014.06.06 15:25:20)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 1c1d1b1b4b4b4b09421f0a46441a1a1a4a1b181a18)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 462 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 464 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 464 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 466 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 467 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 468 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 469 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 470 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 470 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 471 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 472 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 473 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 473 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 474 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 475 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 476 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 477 (_architecture (_uni ))))
		(_process
			(line__496(_architecture 0 0 496 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__497(_architecture 1 0 497 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__500(_architecture 2 0 500 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__501(_architecture 3 0 501 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__502(_architecture 4 0 502 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__503(_architecture 5 0 503 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__504(_architecture 6 0 504 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__507(_architecture 7 0 507 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 512 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 528 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 541 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7438          1402082720785 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402082720786 2014.06.06 15:25:20)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code d7d6d085d48080c2d5d0c18d8fd1d1d181d281d0d3)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch0)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__112(_architecture 9 0 112 (_assignment (_simple)(_target(19))(_sensitivity(10)(16)))))
			(empty_pcs(_architecture 10 0 124 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 139 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 154 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(15)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000051 55 6460          1402083068831 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 180 ))
	(_version va7)
	(_time 1402083068832 2014.06.06 15:31:08)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 7d287a7c2d2a2a6879786b27257b7b7b2b7a797b79)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 182 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 184 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 184 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 186 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 187 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 188 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 189 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 191 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 191 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 192 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 196 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 200 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 200 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 202 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 204 (_architecture (_uni ))))
		(_process
			(line__222(_architecture 0 0 222 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__224(_architecture 1 0 224 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__226(_architecture 2 0 226 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__229(_architecture 3 0 229 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__233(_architecture 4 0 233 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__234(_architecture 5 0 234 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__235(_architecture 6 0 235 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__236(_architecture 7 0 236 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__237(_architecture 8 0 237 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__241(_architecture 9 0 241 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 247 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 294 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 307 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000051 55 5143          1402083068837 fwft_arch2
(_unit VHDL (tdc_fifo 0 23 (fwft_arch2 0 347 ))
	(_version va7)
	(_time 1402083068838 2014.06.06 15:31:08)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 7d287a7c2d2a2a682c2e6b27257b7b7b2b7a797b79)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 349 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 351 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 351 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 353 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 354 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 354 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 355 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 356 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 357 (_architecture (_uni (_code 18)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 358 (_architecture (_uni (_code 19)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 359 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 359 (_architecture (_uni (_code 21)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 362 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 363 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 364 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 365 (_architecture (_uni ((i 3))))))
		(_process
			(line__378(_architecture 0 0 378 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__382(_architecture 1 0 382 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__383(_architecture 2 0 383 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__384(_architecture 3 0 384 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__390(_architecture 4 0 390 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 396 (_process (_simple)(_target(13)(5)(7))(_sensitivity(0))(_read(10)(14)(19)))))
			(wr_pcs(_architecture 6 0 411 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 7 0 423 (_process (_simple)(_target(9)(10)(17)(19))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 22 -1
	)
)
I 000049 55 5456          1402083068843 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 462 ))
	(_version va7)
	(_time 1402083068844 2014.06.06 15:31:08)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 7d287a7c2d2a2a68237e6b27257b7b7b2b7a797b79)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 464 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 466 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 466 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 468 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 469 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 469 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 470 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 471 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 472 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 472 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 473 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 474 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 475 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 475 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 476 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 477 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 478 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 479 (_architecture (_uni ))))
		(_process
			(line__498(_architecture 0 0 498 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__499(_architecture 1 0 499 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__502(_architecture 2 0 502 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__503(_architecture 3 0 503 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__504(_architecture 4 0 504 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__505(_architecture 5 0 505 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__506(_architecture 6 0 506 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__509(_architecture 7 0 509 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 514 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 530 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 543 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000051 55 5899          1402083127760 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402083127761 2014.06.06 15:32:07)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code a6a8abf1a4f1f1b3f9a5b0fcfea0a0a0f0a1a2a0a2)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(14)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__84(_architecture 2 0 84 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__87(_architecture 3 0 87 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__89(_architecture 5 0 89 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__90(_architecture 6 0 90 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__91(_architecture 7 0 91 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__94(_architecture 8 0 94 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 100 (_process (_simple)(_target(11)(14)(22)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 10 0 128 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 11 0 141 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 25 -1
	)
)
I 000051 55 6460          1402083127768 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 181 ))
	(_version va7)
	(_time 1402083127769 2014.06.06 15:32:07)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code b6b8bbe2b4e1e1a3b2b3a0eceeb0b0b0e0b1b2b0b2)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 183 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 185 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 185 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 187 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 188 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 188 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 189 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 191 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 192 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 192 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 193 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 196 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 201 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 201 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 202 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 204 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 205 (_architecture (_uni ))))
		(_process
			(line__223(_architecture 0 0 223 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__225(_architecture 1 0 225 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__227(_architecture 2 0 227 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__230(_architecture 3 0 230 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__234(_architecture 4 0 234 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__235(_architecture 5 0 235 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__236(_architecture 6 0 236 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__237(_architecture 7 0 237 (_assignment (_simple)(_target(23))(_sensitivity(12)))))
			(line__238(_architecture 8 0 238 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__242(_architecture 9 0 242 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 248 (_process (_simple)(_target(11)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 295 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 308 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000051 55 5143          1402083127773 fwft_arch2
(_unit VHDL (tdc_fifo 0 23 (fwft_arch2 0 348 ))
	(_version va7)
	(_time 1402083127774 2014.06.06 15:32:07)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code b6b8bbe2b4e1e1a3e7e5a0eceeb0b0b0e0b1b2b0b2)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 350 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 352 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 352 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 354 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 355 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 355 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 356 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 357 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 358 (_architecture (_uni (_code 18)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 359 (_architecture (_uni (_code 19)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 360 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 360 (_architecture (_uni (_code 21)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 362 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 363 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 364 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 365 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 366 (_architecture (_uni ((i 3))))))
		(_process
			(line__379(_architecture 0 0 379 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__383(_architecture 1 0 383 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__384(_architecture 2 0 384 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__385(_architecture 3 0 385 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__391(_architecture 4 0 391 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 397 (_process (_simple)(_target(13)(5)(7))(_sensitivity(0))(_read(10)(14)(19)))))
			(wr_pcs(_architecture 6 0 412 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 7 0 424 (_process (_simple)(_target(9)(10)(17)(19))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 22 -1
	)
)
I 000049 55 5456          1402083127778 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 463 ))
	(_version va7)
	(_time 1402083127779 2014.06.06 15:32:07)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code c5cbc890c49292d09bc6d39f9dc3c3c393c2c1c3c1)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 465 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 467 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 467 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 469 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 470 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 470 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 471 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 472 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 473 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 473 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 474 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 475 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 476 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 476 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 477 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 478 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 479 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 480 (_architecture (_uni ))))
		(_process
			(line__499(_architecture 0 0 499 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__500(_architecture 1 0 500 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__503(_architecture 2 0 503 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__504(_architecture 3 0 504 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__505(_architecture 4 0 505 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__506(_architecture 5 0 506 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__507(_architecture 6 0 507 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__510(_architecture 7 0 510 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 515 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 531 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 544 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7438          1402083127968 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402083127969 2014.06.06 15:32:07)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 818fd48f84d6d694838697dbd9878787d784d78685)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch1)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__112(_architecture 9 0 112 (_assignment (_simple)(_target(19))(_sensitivity(10)(16)))))
			(empty_pcs(_architecture 10 0 124 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 139 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 154 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(15)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000051 55 5899          1402083253982 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402083253983 2014.06.06 15:34:13)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code c2cdc097c49595d79dc1d4989ac4c4c494c5c6c4c6)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(14)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__84(_architecture 2 0 84 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__87(_architecture 3 0 87 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__89(_architecture 5 0 89 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__90(_architecture 6 0 90 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__91(_architecture 7 0 91 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__94(_architecture 8 0 94 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 100 (_process (_simple)(_target(11)(14)(22)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 10 0 128 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 11 0 141 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 25 -1
	)
)
I 000051 55 5143          1402083253992 fwft_arch2
(_unit VHDL (tdc_fifo 0 23 (fwft_arch2 0 352 ))
	(_version va7)
	(_time 1402083253993 2014.06.06 15:34:13)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code d2ddd080d48585c78381c4888ad4d4d484d5d6d4d6)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 354 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 356 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 356 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 358 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 359 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 359 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 360 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 361 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_architecture (_uni (_code 18)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 363 (_architecture (_uni (_code 19)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 364 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 364 (_architecture (_uni (_code 21)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 365 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 366 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 367 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ((i 3))))))
		(_process
			(line__383(_architecture 0 0 383 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__387(_architecture 1 0 387 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__388(_architecture 2 0 388 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__389(_architecture 3 0 389 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__395(_architecture 4 0 395 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 401 (_process (_simple)(_target(13)(5)(7))(_sensitivity(0))(_read(10)(14)(19)))))
			(wr_pcs(_architecture 6 0 416 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 7 0 428 (_process (_simple)(_target(9)(10)(17)(19))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 22 -1
	)
)
I 000049 55 5456          1402083253998 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 467 ))
	(_version va7)
	(_time 1402083253999 2014.06.06 15:34:13)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code d2ddd080d48585c78cd1c4888ad4d4d484d5d6d4d6)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 469 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 471 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 471 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 473 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 474 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 474 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 475 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 477 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 477 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 478 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 479 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 480 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 480 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 482 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 483 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 484 (_architecture (_uni ))))
		(_process
			(line__503(_architecture 0 0 503 (_assignment (_simple)(_target(14))(_sensitivity(3)(16)))))
			(line__504(_architecture 1 0 504 (_assignment (_simple)(_target(13))(_sensitivity(2)(18)))))
			(line__507(_architecture 2 0 507 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__508(_architecture 3 0 508 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__509(_architecture 4 0 509 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__510(_architecture 5 0 510 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__511(_architecture 6 0 511 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__514(_architecture 7 0 514 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 519 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(2)(12)(19)))))
			(wr_pcs(_architecture 9 0 535 (_process (_simple)(_target(6)(8))(_sensitivity(0))(_read(3)(4)(9)(17)))))
			(ptr_pcs(_architecture 10 0 548 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(1)(9)(10)(11)(13)(14)(15)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000051 55 5899          1402083265578 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402083265579 2014.06.06 15:34:25)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 095c090f045e5e1c560a1f53510f0f0f5f0e0d0f0d)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(14)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__84(_architecture 2 0 84 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__87(_architecture 3 0 87 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__89(_architecture 5 0 89 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__90(_architecture 6 0 90 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__91(_architecture 7 0 91 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__94(_architecture 8 0 94 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 100 (_process (_simple)(_target(11)(14)(22)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 10 0 128 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 11 0 141 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 25 -1
	)
)
I 000051 55 6583          1402083265584 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 181 ))
	(_version va7)
	(_time 1402083265585 2014.06.06 15:34:25)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 194c191e144e4e0c1d180f43411f1f1f4f1e1d1f1d)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 183 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 185 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 185 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 187 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 188 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 188 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 189 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 191 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 192 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 192 (_architecture (_uni (_code 25)))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 193 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_architecture (_uni (_code 27)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 196 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 202 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 204 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 205 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 206 (_architecture (_uni ))))
		(_process
			(line__224(_architecture 0 0 224 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)))))
			(line__226(_architecture 1 0 226 (_assignment (_simple)(_target(17))(_sensitivity(18)(19)(20)(2)))))
			(line__228(_architecture 2 0 228 (_assignment (_simple)(_target(22))(_sensitivity(24)(3)))))
			(line__231(_architecture 3 0 231 (_assignment (_simple)(_target(21))(_sensitivity(18)(19)(20)(26)))))
			(line__235(_architecture 4 0 235 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(23))(_sensitivity(21)(22)))))
			(line__236(_architecture 5 0 236 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__237(_architecture 6 0 237 (_assignment (_simple)(_target(27))(_sensitivity(12)))))
			(line__238(_architecture 7 0 238 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__239(_architecture 8 0 239 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__243(_architecture 9 0 243 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 249 (_process (_simple)(_target(11)(14)(15)(18)(19)(20)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(17)(19)(21)(2)))))
			(wr_pcs(_architecture 11 0 299 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(25)(3)(4)))))
			(ptr_pcs(_architecture 12 0 312 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(21)(22)(23)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 28 -1
	)
)
I 000051 55 5143          1402083265590 fwft_arch2
(_unit VHDL (tdc_fifo 0 23 (fwft_arch2 0 352 ))
	(_version va7)
	(_time 1402083265591 2014.06.06 15:34:25)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 194c191e144e4e0c484a0f43411f1f1f4f1e1d1f1d)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 354 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 356 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 356 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 358 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 359 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 359 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 360 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 361 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_architecture (_uni (_code 18)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 363 (_architecture (_uni (_code 19)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 364 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 364 (_architecture (_uni (_code 21)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 365 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 366 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 367 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ((i 3))))))
		(_process
			(line__383(_architecture 0 0 383 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__387(_architecture 1 0 387 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__388(_architecture 2 0 388 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__389(_architecture 3 0 389 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__395(_architecture 4 0 395 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 401 (_process (_simple)(_target(13)(5)(7))(_sensitivity(0))(_read(10)(14)(19)))))
			(wr_pcs(_architecture 6 0 416 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 7 0 428 (_process (_simple)(_target(9)(10)(17)(19))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 22 -1
	)
)
I 000049 55 5456          1402083265596 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 467 ))
	(_version va7)
	(_time 1402083265597 2014.06.06 15:34:25)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 194c191e144e4e0c471a0f43411f1f1f4f1e1d1f1d)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 469 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 471 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 471 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 473 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 474 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 474 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 475 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 477 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 477 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 478 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 479 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 480 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 480 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 482 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 483 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 484 (_architecture (_uni ))))
		(_process
			(line__503(_architecture 0 0 503 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__504(_architecture 1 0 504 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__507(_architecture 2 0 507 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__508(_architecture 3 0 508 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__509(_architecture 4 0 509 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__510(_architecture 5 0 510 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__511(_architecture 6 0 511 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__514(_architecture 7 0 514 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 519 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 535 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 548 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7438          1402083265777 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402083265778 2014.06.06 15:34:25)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code d481d486d48383c1d6d3c28e8cd2d2d282d182d3d0)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch1)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__112(_architecture 9 0 112 (_assignment (_simple)(_target(19))(_sensitivity(10)(16)))))
			(empty_pcs(_architecture 10 0 124 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 139 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 154 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(15)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000051 55 5899          1402083646177 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402083646178 2014.06.06 15:40:46)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code bdb2bbe9edeaeaa8e2beabe7e5bbbbbbebbab9bbb9)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(14)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__84(_architecture 2 0 84 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__87(_architecture 3 0 87 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__89(_architecture 5 0 89 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__90(_architecture 6 0 90 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__91(_architecture 7 0 91 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__94(_architecture 8 0 94 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 100 (_process (_simple)(_target(11)(14)(22)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 10 0 128 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 11 0 141 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 25 -1
	)
)
I 000051 55 6583          1402083646184 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 181 ))
	(_version va7)
	(_time 1402083646185 2014.06.06 15:40:46)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code bdb2bbe9edeaeaa8b9bcabe7e5bbbbbbebbab9bbb9)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 183 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 185 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 185 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 187 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 188 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 188 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 189 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 191 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 192 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 192 (_architecture (_uni (_code 25)))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 193 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_architecture (_uni (_code 27)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 196 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 202 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 204 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 205 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 206 (_architecture (_uni ))))
		(_process
			(line__224(_architecture 0 0 224 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)))))
			(line__226(_architecture 1 0 226 (_assignment (_simple)(_target(17))(_sensitivity(18)(19)(20)(2)))))
			(line__228(_architecture 2 0 228 (_assignment (_simple)(_target(22))(_sensitivity(24)(3)))))
			(line__231(_architecture 3 0 231 (_assignment (_simple)(_target(21))(_sensitivity(18)(19)(20)(26)))))
			(line__235(_architecture 4 0 235 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(23))(_sensitivity(21)(22)))))
			(line__236(_architecture 5 0 236 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__237(_architecture 6 0 237 (_assignment (_simple)(_target(27))(_sensitivity(12)))))
			(line__238(_architecture 7 0 238 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__239(_architecture 8 0 239 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__243(_architecture 9 0 243 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 249 (_process (_simple)(_target(11)(14)(15)(18)(19)(20)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(17)(19)(21)(2)))))
			(wr_pcs(_architecture 11 0 299 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(25)(3)(4)))))
			(ptr_pcs(_architecture 12 0 312 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(21)(22)(23)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 28 -1
	)
)
I 000051 55 5143          1402083646190 fwft_arch2
(_unit VHDL (tdc_fifo 0 23 (fwft_arch2 0 352 ))
	(_version va7)
	(_time 1402083646191 2014.06.06 15:40:46)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code ccc3ca999b9b9bd99d9fda9694cacaca9acbc8cac8)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 354 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 356 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 356 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 358 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 359 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 359 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 360 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 361 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_architecture (_uni (_code 18)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 363 (_architecture (_uni (_code 19)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 364 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 364 (_architecture (_uni (_code 21)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 365 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 366 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 367 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ((i 3))))))
		(_process
			(line__383(_architecture 0 0 383 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__387(_architecture 1 0 387 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__388(_architecture 2 0 388 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__389(_architecture 3 0 389 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__395(_architecture 4 0 395 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 401 (_process (_simple)(_target(13)(5)(7))(_sensitivity(0))(_read(10)(14)(19)))))
			(wr_pcs(_architecture 6 0 416 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 7 0 428 (_process (_simple)(_target(9)(10)(17)(19))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 22 -1
	)
)
I 000049 55 5456          1402083646196 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 467 ))
	(_version va7)
	(_time 1402083646197 2014.06.06 15:40:46)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code ccc3ca999b9b9bd992cfda9694cacaca9acbc8cac8)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 469 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 471 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 471 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 473 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 474 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 474 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 475 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 477 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 477 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 478 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 479 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 480 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 480 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 482 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 483 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 484 (_architecture (_uni ))))
		(_process
			(line__503(_architecture 0 0 503 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__504(_architecture 1 0 504 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__507(_architecture 2 0 507 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__508(_architecture 3 0 508 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__509(_architecture 4 0 509 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__510(_architecture 5 0 510 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__511(_architecture 6 0 511 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__514(_architecture 7 0 514 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 519 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 535 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 548 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7438          1402083646369 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402083646370 2014.06.06 15:40:46)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 78777f79742f2f6d7a7f6e22207e7e7e2e7d2e7f7c)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch0)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__112(_architecture 9 0 112 (_assignment (_simple)(_target(19))(_sensitivity(10)(16)))))
			(empty_pcs(_architecture 10 0 124 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 139 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 154 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(15)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000051 55 5899          1402083670982 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402083670983 2014.06.06 15:41:10)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 91c3969e94c6c684ce9287cbc9979797c796959795)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(14)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__84(_architecture 2 0 84 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__87(_architecture 3 0 87 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__89(_architecture 5 0 89 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__90(_architecture 6 0 90 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__91(_architecture 7 0 91 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__94(_architecture 8 0 94 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 100 (_process (_simple)(_target(11)(14)(22)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 10 0 128 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 11 0 141 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 25 -1
	)
)
I 000051 55 6583          1402083670989 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 181 ))
	(_version va7)
	(_time 1402083670990 2014.06.06 15:41:10)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code a1f3a6f6a4f6f6b4a5a0b7fbf9a7a7a7f7a6a5a7a5)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 183 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 185 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 185 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 187 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 188 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 188 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 189 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 191 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 192 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 192 (_architecture (_uni (_code 25)))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 193 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_architecture (_uni (_code 27)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 196 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 202 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 204 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 205 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 206 (_architecture (_uni ))))
		(_process
			(line__224(_architecture 0 0 224 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)))))
			(line__226(_architecture 1 0 226 (_assignment (_simple)(_target(17))(_sensitivity(18)(19)(20)(2)))))
			(line__228(_architecture 2 0 228 (_assignment (_simple)(_target(22))(_sensitivity(24)(3)))))
			(line__231(_architecture 3 0 231 (_assignment (_simple)(_target(21))(_sensitivity(18)(19)(20)(26)))))
			(line__235(_architecture 4 0 235 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(23))(_sensitivity(21)(22)))))
			(line__236(_architecture 5 0 236 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__237(_architecture 6 0 237 (_assignment (_simple)(_target(27))(_sensitivity(12)))))
			(line__238(_architecture 7 0 238 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__239(_architecture 8 0 239 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__243(_architecture 9 0 243 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 249 (_process (_simple)(_target(11)(14)(15)(18)(19)(20)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(17)(19)(21)(2)))))
			(wr_pcs(_architecture 11 0 299 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(25)(3)(4)))))
			(ptr_pcs(_architecture 12 0 312 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(21)(22)(23)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 28 -1
	)
)
I 000051 55 5143          1402083670995 fwft_arch2
(_unit VHDL (tdc_fifo 0 23 (fwft_arch2 0 352 ))
	(_version va7)
	(_time 1402083670996 2014.06.06 15:41:10)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code a1f3a6f6a4f6f6b4f0f2b7fbf9a7a7a7f7a6a5a7a5)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 354 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 356 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 356 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 358 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 359 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 359 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 360 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 361 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_architecture (_uni (_code 18)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 363 (_architecture (_uni (_code 19)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 364 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 364 (_architecture (_uni (_code 21)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 365 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 366 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 367 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ((i 3))))))
		(_process
			(line__383(_architecture 0 0 383 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__387(_architecture 1 0 387 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__388(_architecture 2 0 388 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__389(_architecture 3 0 389 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__395(_architecture 4 0 395 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 401 (_process (_simple)(_target(13)(5)(7))(_sensitivity(0))(_read(10)(14)(19)))))
			(wr_pcs(_architecture 6 0 416 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 7 0 428 (_process (_simple)(_target(9)(10)(17)(19))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 22 -1
	)
)
I 000049 55 5456          1402083671001 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 467 ))
	(_version va7)
	(_time 1402083671002 2014.06.06 15:41:11)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code a1f3a6f6a4f6f6b4ffa2b7fbf9a7a7a7f7a6a5a7a5)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 469 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 471 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 471 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 473 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 474 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 474 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 475 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 477 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 477 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 478 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 479 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 480 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 480 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 482 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 483 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 484 (_architecture (_uni ))))
		(_process
			(line__503(_architecture 0 0 503 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__504(_architecture 1 0 504 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__507(_architecture 2 0 507 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__508(_architecture 3 0 508 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__509(_architecture 4 0 509 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__510(_architecture 5 0 510 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__511(_architecture 6 0 511 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__514(_architecture 7 0 514 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 519 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 535 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 548 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7438          1402083671188 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402083671189 2014.06.06 15:41:11)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 5c0e5c5f0b0b0b495e5b4a06045a5a5a0a590a5b58)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch1)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__112(_architecture 9 0 112 (_assignment (_simple)(_target(19))(_sensitivity(10)(16)))))
			(empty_pcs(_architecture 10 0 124 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 139 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 154 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(15)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000051 55 5899          1402083696681 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402083696682 2014.06.06 15:41:36)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code efececbcbdb8b8fab0ecf9b5b7e9e9e9b9e8ebe9eb)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(14)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__84(_architecture 2 0 84 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__87(_architecture 3 0 87 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__89(_architecture 5 0 89 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__90(_architecture 6 0 90 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__91(_architecture 7 0 91 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__94(_architecture 8 0 94 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 100 (_process (_simple)(_target(11)(14)(22)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 10 0 128 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 11 0 141 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 25 -1
	)
)
I 000051 55 6583          1402083696691 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 181 ))
	(_version va7)
	(_time 1402083696692 2014.06.06 15:41:36)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code fefdfdaeafa9a9ebfaffe8a4a6f8f8f8a8f9faf8fa)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 183 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 185 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 185 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 187 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 188 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 188 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 189 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 191 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 192 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 192 (_architecture (_uni (_code 25)))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 193 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_architecture (_uni (_code 27)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 196 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 202 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 204 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 205 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 206 (_architecture (_uni ))))
		(_process
			(line__224(_architecture 0 0 224 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)))))
			(line__226(_architecture 1 0 226 (_assignment (_simple)(_target(17))(_sensitivity(18)(19)(20)(2)))))
			(line__228(_architecture 2 0 228 (_assignment (_simple)(_target(22))(_sensitivity(24)(3)))))
			(line__231(_architecture 3 0 231 (_assignment (_simple)(_target(21))(_sensitivity(18)(19)(20)(26)))))
			(line__235(_architecture 4 0 235 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(23))(_sensitivity(21)(22)))))
			(line__236(_architecture 5 0 236 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__237(_architecture 6 0 237 (_assignment (_simple)(_target(27))(_sensitivity(12)))))
			(line__238(_architecture 7 0 238 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__239(_architecture 8 0 239 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__243(_architecture 9 0 243 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 249 (_process (_simple)(_target(11)(14)(15)(18)(19)(20)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(17)(19)(21)(2)))))
			(wr_pcs(_architecture 11 0 299 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(25)(3)(4)))))
			(ptr_pcs(_architecture 12 0 312 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(21)(22)(23)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 28 -1
	)
)
I 000051 55 5143          1402083696697 fwft_arch2
(_unit VHDL (tdc_fifo 0 23 (fwft_arch2 0 352 ))
	(_version va7)
	(_time 1402083696698 2014.06.06 15:41:36)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code fefdfdaeafa9a9ebafade8a4a6f8f8f8a8f9faf8fa)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 354 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 356 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 356 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 358 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 359 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 359 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 360 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 361 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_architecture (_uni (_code 18)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 363 (_architecture (_uni (_code 19)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 364 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 364 (_architecture (_uni (_code 21)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 365 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 366 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 367 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ((i 3))))))
		(_process
			(line__383(_architecture 0 0 383 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__387(_architecture 1 0 387 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__388(_architecture 2 0 388 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__389(_architecture 3 0 389 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__395(_architecture 4 0 395 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 401 (_process (_simple)(_target(13)(5)(7))(_sensitivity(0))(_read(10)(14)(19)))))
			(wr_pcs(_architecture 6 0 416 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 7 0 428 (_process (_simple)(_target(9)(10)(17)(19))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 22 -1
	)
)
I 000049 55 5456          1402083696702 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 467 ))
	(_version va7)
	(_time 1402083696703 2014.06.06 15:41:36)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code fefdfdaeafa9a9eba0fde8a4a6f8f8f8a8f9faf8fa)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 469 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 471 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 471 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 473 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 474 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 474 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 475 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 477 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 477 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 478 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 479 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 480 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 480 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 482 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 483 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 484 (_architecture (_uni ))))
		(_process
			(line__503(_architecture 0 0 503 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__504(_architecture 1 0 504 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__507(_architecture 2 0 507 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__508(_architecture 3 0 508 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__509(_architecture 4 0 509 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__510(_architecture 5 0 510 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__511(_architecture 6 0 511 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__514(_architecture 7 0 514 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 519 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 535 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 548 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7438          1402083696885 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402083696886 2014.06.06 15:41:36)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b9bab5edb4eeeeacbbbeafe3e1bfbfbfefbcefbebd)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch2)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__112(_architecture 9 0 112 (_assignment (_simple)(_target(19))(_sensitivity(10)(16)))))
			(empty_pcs(_architecture 10 0 124 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 139 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 154 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(15)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000051 55 5899          1402083722707 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402083722708 2014.06.06 15:42:02)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 84d2d48a84d3d391db8792dedc828282d283808280)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(14)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__84(_architecture 2 0 84 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__87(_architecture 3 0 87 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__89(_architecture 5 0 89 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__90(_architecture 6 0 90 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__91(_architecture 7 0 91 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__94(_architecture 8 0 94 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 100 (_process (_simple)(_target(11)(14)(22)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 10 0 128 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 11 0 141 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 25 -1
	)
)
I 000051 55 6583          1402083722712 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 181 ))
	(_version va7)
	(_time 1402083722713 2014.06.06 15:42:02)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 94c2c49b94c3c381909582cecc929292c293909290)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 183 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 185 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 185 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 187 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 188 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 188 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 189 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 191 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 192 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 192 (_architecture (_uni (_code 25)))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 193 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_architecture (_uni (_code 27)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 196 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 202 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 204 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 205 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 206 (_architecture (_uni ))))
		(_process
			(line__224(_architecture 0 0 224 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)))))
			(line__226(_architecture 1 0 226 (_assignment (_simple)(_target(17))(_sensitivity(18)(19)(20)(2)))))
			(line__228(_architecture 2 0 228 (_assignment (_simple)(_target(22))(_sensitivity(24)(3)))))
			(line__231(_architecture 3 0 231 (_assignment (_simple)(_target(21))(_sensitivity(18)(19)(20)(26)))))
			(line__235(_architecture 4 0 235 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(23))(_sensitivity(21)(22)))))
			(line__236(_architecture 5 0 236 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__237(_architecture 6 0 237 (_assignment (_simple)(_target(27))(_sensitivity(12)))))
			(line__238(_architecture 7 0 238 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__239(_architecture 8 0 239 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__243(_architecture 9 0 243 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 249 (_process (_simple)(_target(11)(14)(15)(18)(19)(20)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(17)(19)(21)(2)))))
			(wr_pcs(_architecture 11 0 299 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(25)(3)(4)))))
			(ptr_pcs(_architecture 12 0 312 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(21)(22)(23)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 28 -1
	)
)
I 000051 55 5143          1402083722717 fwft_arch2
(_unit VHDL (tdc_fifo 0 23 (fwft_arch2 0 352 ))
	(_version va7)
	(_time 1402083722718 2014.06.06 15:42:02)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 94c2c49b94c3c381c5c782cecc929292c293909290)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 354 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 356 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 356 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 358 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 359 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 359 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 360 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 361 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_architecture (_uni (_code 18)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 363 (_architecture (_uni (_code 19)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 364 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 364 (_architecture (_uni (_code 21)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 365 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 366 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 367 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ((i 3))))))
		(_process
			(line__383(_architecture 0 0 383 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__387(_architecture 1 0 387 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__388(_architecture 2 0 388 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__389(_architecture 3 0 389 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__395(_architecture 4 0 395 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 401 (_process (_simple)(_target(13)(5)(7))(_sensitivity(0))(_read(10)(14)(19)))))
			(wr_pcs(_architecture 6 0 416 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 7 0 428 (_process (_simple)(_target(9)(10)(17)(19))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 22 -1
	)
)
I 000049 55 5456          1402083722722 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 467 ))
	(_version va7)
	(_time 1402083722723 2014.06.06 15:42:02)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 94c2c49b94c3c381ca9782cecc929292c293909290)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 469 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 471 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 471 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 473 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 474 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 474 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 475 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 477 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 477 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 478 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 479 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 480 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 480 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 482 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 483 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 484 (_architecture (_uni ))))
		(_process
			(line__503(_architecture 0 0 503 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__504(_architecture 1 0 504 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__507(_architecture 2 0 507 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__508(_architecture 3 0 508 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__509(_architecture 4 0 509 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__510(_architecture 5 0 510 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__511(_architecture 6 0 511 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__514(_architecture 7 0 514 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 519 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 535 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 548 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7438          1402083722917 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402083722918 2014.06.06 15:42:02)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 5e080f5d0f09094b5c59480406585858085b08595a)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch2)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 2)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__112(_architecture 9 0 112 (_assignment (_simple)(_target(19))(_sensitivity(10)(16)))))
			(empty_pcs(_architecture 10 0 124 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 139 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 154 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(15)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000051 55 5899          1402083740029 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402083740030 2014.06.06 15:42:20)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 28792d2c247f7f3d772b3e72702e2e2e7e2f2c2e2c)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(14)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__84(_architecture 2 0 84 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__87(_architecture 3 0 87 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__89(_architecture 5 0 89 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__90(_architecture 6 0 90 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__91(_architecture 7 0 91 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__94(_architecture 8 0 94 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 100 (_process (_simple)(_target(11)(14)(22)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 10 0 128 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 11 0 141 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 25 -1
	)
)
I 000051 55 6583          1402083740035 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 181 ))
	(_version va7)
	(_time 1402083740036 2014.06.06 15:42:20)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 38693d3d346f6f2d3c392e62603e3e3e6e3f3c3e3c)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 183 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 185 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 185 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 187 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 188 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 188 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 189 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 191 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 192 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 192 (_architecture (_uni (_code 25)))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 193 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_architecture (_uni (_code 27)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 196 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 202 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 204 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 205 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 206 (_architecture (_uni ))))
		(_process
			(line__224(_architecture 0 0 224 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)))))
			(line__226(_architecture 1 0 226 (_assignment (_simple)(_target(17))(_sensitivity(18)(19)(20)(2)))))
			(line__228(_architecture 2 0 228 (_assignment (_simple)(_target(22))(_sensitivity(24)(3)))))
			(line__231(_architecture 3 0 231 (_assignment (_simple)(_target(21))(_sensitivity(18)(19)(20)(26)))))
			(line__235(_architecture 4 0 235 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(23))(_sensitivity(21)(22)))))
			(line__236(_architecture 5 0 236 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__237(_architecture 6 0 237 (_assignment (_simple)(_target(27))(_sensitivity(12)))))
			(line__238(_architecture 7 0 238 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__239(_architecture 8 0 239 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__243(_architecture 9 0 243 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 249 (_process (_simple)(_target(11)(14)(15)(18)(19)(20)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(17)(19)(21)(2)))))
			(wr_pcs(_architecture 11 0 299 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(25)(3)(4)))))
			(ptr_pcs(_architecture 12 0 312 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(21)(22)(23)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 28 -1
	)
)
I 000051 55 5143          1402083740041 fwft_arch2
(_unit VHDL (tdc_fifo 0 23 (fwft_arch2 0 352 ))
	(_version va7)
	(_time 1402083740042 2014.06.06 15:42:20)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 38693d3d346f6f2d696b2e62603e3e3e6e3f3c3e3c)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 354 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 356 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 356 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 358 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 359 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 359 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 360 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 361 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_architecture (_uni (_code 18)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 363 (_architecture (_uni (_code 19)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 364 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 364 (_architecture (_uni (_code 21)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 365 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 366 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 367 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ((i 3))))))
		(_process
			(line__383(_architecture 0 0 383 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__387(_architecture 1 0 387 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__388(_architecture 2 0 388 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__389(_architecture 3 0 389 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__395(_architecture 4 0 395 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 401 (_process (_simple)(_target(13)(5)(7))(_sensitivity(0))(_read(10)(14)(19)))))
			(wr_pcs(_architecture 6 0 416 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 7 0 428 (_process (_simple)(_target(9)(10)(17)(19))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 22 -1
	)
)
I 000049 55 5456          1402083740047 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 467 ))
	(_version va7)
	(_time 1402083740048 2014.06.06 15:42:20)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 47164245441010521944511d1f4141411140434143)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 469 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 471 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 471 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 473 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 474 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 474 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 475 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 477 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 477 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 478 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 479 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 480 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 480 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 482 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 483 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 484 (_architecture (_uni ))))
		(_process
			(line__503(_architecture 0 0 503 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__504(_architecture 1 0 504 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__507(_architecture 2 0 507 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__508(_architecture 3 0 508 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__509(_architecture 4 0 509 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__510(_architecture 5 0 510 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__511(_architecture 6 0 511 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__514(_architecture 7 0 514 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 519 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 535 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 548 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7438          1402083740233 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402083740234 2014.06.06 15:42:20)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f3a2f6a3f4a4a4e6f1f4e5a9abf5f5f5a5f6a5f4f7)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 81 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch2)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 2)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 111 (_process 8 (17)(ns 0))))
		(_process
			(line__99(_architecture 0 0 99 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__102(_architecture 1 0 102 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(1)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(10)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__112(_architecture 9 0 112 (_assignment (_simple)(_target(19))(_sensitivity(10)(16)))))
			(empty_pcs(_architecture 10 0 124 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 139 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 154 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 192 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(15)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000051 55 5899          1402083820200 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402083820201 2014.06.06 15:43:40)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 32376737346565276d3124686a3434346435363436)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(14)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__84(_architecture 2 0 84 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__87(_architecture 3 0 87 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__89(_architecture 5 0 89 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__90(_architecture 6 0 90 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__91(_architecture 7 0 91 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__94(_architecture 8 0 94 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 100 (_process (_simple)(_target(11)(14)(22)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 10 0 128 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 11 0 141 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 25 -1
	)
)
I 000051 55 6583          1402083820205 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 181 ))
	(_version va7)
	(_time 1402083820206 2014.06.06 15:43:40)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 41441443441616544540571b194747471746454745)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 183 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 185 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 185 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 187 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 188 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 188 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 189 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 191 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 192 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 192 (_architecture (_uni (_code 25)))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 193 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_architecture (_uni (_code 27)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 196 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 202 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 204 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 205 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 206 (_architecture (_uni ))))
		(_process
			(line__224(_architecture 0 0 224 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)))))
			(line__226(_architecture 1 0 226 (_assignment (_simple)(_target(17))(_sensitivity(18)(19)(20)(2)))))
			(line__228(_architecture 2 0 228 (_assignment (_simple)(_target(22))(_sensitivity(24)(3)))))
			(line__231(_architecture 3 0 231 (_assignment (_simple)(_target(21))(_sensitivity(18)(19)(20)(26)))))
			(line__235(_architecture 4 0 235 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(23))(_sensitivity(21)(22)))))
			(line__236(_architecture 5 0 236 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__237(_architecture 6 0 237 (_assignment (_simple)(_target(27))(_sensitivity(12)))))
			(line__238(_architecture 7 0 238 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__239(_architecture 8 0 239 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__243(_architecture 9 0 243 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 249 (_process (_simple)(_target(11)(14)(15)(18)(19)(20)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(17)(19)(21)(2)))))
			(wr_pcs(_architecture 11 0 299 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(25)(3)(4)))))
			(ptr_pcs(_architecture 12 0 312 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(21)(22)(23)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 28 -1
	)
)
I 000051 55 5143          1402083820211 fwft_arch2
(_unit VHDL (tdc_fifo 0 23 (fwft_arch2 0 352 ))
	(_version va7)
	(_time 1402083820212 2014.06.06 15:43:40)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 41441443441616541012571b194747471746454745)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 354 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 356 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 356 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 358 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 359 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 359 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 360 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 361 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_architecture (_uni (_code 18)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 363 (_architecture (_uni (_code 19)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 364 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 364 (_architecture (_uni (_code 21)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 365 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 366 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 367 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ((i 3))))))
		(_process
			(line__383(_architecture 0 0 383 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__387(_architecture 1 0 387 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__388(_architecture 2 0 388 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__389(_architecture 3 0 389 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__395(_architecture 4 0 395 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 401 (_process (_simple)(_target(13)(5)(7))(_sensitivity(0))(_read(10)(14)(19)))))
			(wr_pcs(_architecture 6 0 416 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 7 0 428 (_process (_simple)(_target(9)(10)(17)(19))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 22 -1
	)
)
I 000049 55 5456          1402083820216 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 467 ))
	(_version va7)
	(_time 1402083820217 2014.06.06 15:43:40)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 41441443441616541f42571b194747471746454745)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 469 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 471 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 471 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 473 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 474 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 474 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 475 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 477 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 477 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 478 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 479 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 480 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 480 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 482 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 483 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 484 (_architecture (_uni ))))
		(_process
			(line__503(_architecture 0 0 503 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__504(_architecture 1 0 504 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__507(_architecture 2 0 507 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__508(_architecture 3 0 508 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__509(_architecture 4 0 509 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__510(_architecture 5 0 510 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__511(_architecture 6 0 511 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__514(_architecture 7 0 514 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 519 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 535 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 548 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7438          1402083820529 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402083820530 2014.06.06 15:43:40)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 797c2f78742e2e6c7b7d6f23217f7f7f2f7c2f7e7d)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 82 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 2)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 112 (_process 8 (17)(ns 0))))
		(_process
			(line__100(_architecture 0 0 100 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__103(_architecture 1 0 103 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__105(_architecture 2 0 105 (_assignment (_simple)(_target(1)))))
			(line__106(_architecture 3 0 106 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__108(_architecture 4 0 108 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__109(_architecture 5 0 109 (_assignment (_simple)(_target(10)))))
			(line__110(_architecture 6 0 110 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__111(_architecture 7 0 111 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__112(_architecture 8 0 112 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__113(_architecture 9 0 113 (_assignment (_simple)(_target(19))(_sensitivity(10)(16)))))
			(empty_pcs(_architecture 10 0 125 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 140 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 155 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 193 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(15)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000051 55 5899          1402083971147 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402083971148 2014.06.06 15:46:11)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code b5b5b6e1b4e2e2a0eab6a3efedb3b3b3e3b2b1b3b1)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(14)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__84(_architecture 2 0 84 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__87(_architecture 3 0 87 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__89(_architecture 5 0 89 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__90(_architecture 6 0 90 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__91(_architecture 7 0 91 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__94(_architecture 8 0 94 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 100 (_process (_simple)(_target(11)(14)(22)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 10 0 128 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 11 0 141 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 25 -1
	)
)
I 000051 55 6583          1402083971153 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 181 ))
	(_version va7)
	(_time 1402083971154 2014.06.06 15:46:11)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code b5b5b6e1b4e2e2a0b1b4a3efedb3b3b3e3b2b1b3b1)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 183 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 185 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 185 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 187 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 188 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 188 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 189 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 191 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 192 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 192 (_architecture (_uni (_code 25)))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 193 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_architecture (_uni (_code 27)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 196 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 202 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 204 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 205 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 206 (_architecture (_uni ))))
		(_process
			(line__224(_architecture 0 0 224 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)))))
			(line__226(_architecture 1 0 226 (_assignment (_simple)(_target(17))(_sensitivity(18)(19)(20)(2)))))
			(line__228(_architecture 2 0 228 (_assignment (_simple)(_target(22))(_sensitivity(24)(3)))))
			(line__231(_architecture 3 0 231 (_assignment (_simple)(_target(21))(_sensitivity(18)(19)(20)(26)))))
			(line__235(_architecture 4 0 235 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(23))(_sensitivity(21)(22)))))
			(line__236(_architecture 5 0 236 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__237(_architecture 6 0 237 (_assignment (_simple)(_target(27))(_sensitivity(12)))))
			(line__238(_architecture 7 0 238 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__239(_architecture 8 0 239 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__243(_architecture 9 0 243 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 249 (_process (_simple)(_target(11)(14)(15)(18)(19)(20)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(17)(19)(21)(2)))))
			(wr_pcs(_architecture 11 0 299 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(25)(3)(4)))))
			(ptr_pcs(_architecture 12 0 312 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(21)(22)(23)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 28 -1
	)
)
I 000051 55 5143          1402083971158 fwft_arch2
(_unit VHDL (tdc_fifo 0 23 (fwft_arch2 0 352 ))
	(_version va7)
	(_time 1402083971159 2014.06.06 15:46:11)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code b5b5b6e1b4e2e2a0e4e6a3efedb3b3b3e3b2b1b3b1)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 354 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 356 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 356 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 358 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 359 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 359 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 360 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 361 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_architecture (_uni (_code 18)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 363 (_architecture (_uni (_code 19)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 364 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 364 (_architecture (_uni (_code 21)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 365 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 366 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 367 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ((i 3))))))
		(_process
			(line__383(_architecture 0 0 383 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__387(_architecture 1 0 387 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__388(_architecture 2 0 388 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__389(_architecture 3 0 389 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__395(_architecture 4 0 395 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 401 (_process (_simple)(_target(13)(5)(7))(_sensitivity(0))(_read(10)(14)(19)))))
			(wr_pcs(_architecture 6 0 416 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 7 0 428 (_process (_simple)(_target(9)(10)(17)(19))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 22 -1
	)
)
I 000049 55 5456          1402083971162 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 467 ))
	(_version va7)
	(_time 1402083971163 2014.06.06 15:46:11)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code c5c5c690c49292d09bc6d39f9dc3c3c393c2c1c3c1)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 469 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 471 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 471 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 473 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 474 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 474 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 475 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 477 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 477 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 478 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 479 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 480 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 480 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 482 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 483 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 484 (_architecture (_uni ))))
		(_process
			(line__503(_architecture 0 0 503 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__504(_architecture 1 0 504 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__507(_architecture 2 0 507 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__508(_architecture 3 0 508 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__509(_architecture 4 0 509 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__510(_architecture 5 0 510 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__511(_architecture 6 0 511 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__514(_architecture 7 0 514 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 519 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 535 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 548 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7429          1402083971342 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402083971343 2014.06.06 15:46:11)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 70707c71742727657274662a287676762675267774)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 82 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 112 (_process 8 (17)(ns 0))))
		(_process
			(line__100(_architecture 0 0 100 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__103(_architecture 1 0 103 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__105(_architecture 2 0 105 (_assignment (_simple)(_target(1)))))
			(line__106(_architecture 3 0 106 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__108(_architecture 4 0 108 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__109(_architecture 5 0 109 (_assignment (_simple)(_target(10)))))
			(line__110(_architecture 6 0 110 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__111(_architecture 7 0 111 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__112(_architecture 8 0 112 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__113(_architecture 9 0 113 (_assignment (_simple)(_target(19))(_sensitivity(10)(16)))))
			(empty_pcs(_architecture 10 0 125 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 140 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 155 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 193 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(15)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000051 55 5899          1402084000975 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402084000976 2014.06.06 15:46:40)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 297b7e2d247e7e3c762a3f73712f2f2f7f2e2d2f2d)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(14)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__84(_architecture 2 0 84 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__87(_architecture 3 0 87 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__89(_architecture 5 0 89 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__90(_architecture 6 0 90 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__91(_architecture 7 0 91 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__94(_architecture 8 0 94 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 100 (_process (_simple)(_target(11)(14)(22)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 10 0 128 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 11 0 141 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 25 -1
	)
)
I 000051 55 6583          1402084000982 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 181 ))
	(_version va7)
	(_time 1402084000983 2014.06.06 15:46:40)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 386a6f3d346f6f2d3c392e62603e3e3e6e3f3c3e3c)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 183 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 185 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 185 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 187 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 188 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 188 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 189 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 191 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 192 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 192 (_architecture (_uni (_code 25)))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 193 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_architecture (_uni (_code 27)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 196 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 202 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 204 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 205 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 206 (_architecture (_uni ))))
		(_process
			(line__224(_architecture 0 0 224 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)))))
			(line__226(_architecture 1 0 226 (_assignment (_simple)(_target(17))(_sensitivity(18)(19)(20)(2)))))
			(line__228(_architecture 2 0 228 (_assignment (_simple)(_target(22))(_sensitivity(24)(3)))))
			(line__231(_architecture 3 0 231 (_assignment (_simple)(_target(21))(_sensitivity(18)(19)(20)(26)))))
			(line__235(_architecture 4 0 235 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(23))(_sensitivity(21)(22)))))
			(line__236(_architecture 5 0 236 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__237(_architecture 6 0 237 (_assignment (_simple)(_target(27))(_sensitivity(12)))))
			(line__238(_architecture 7 0 238 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__239(_architecture 8 0 239 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__243(_architecture 9 0 243 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 249 (_process (_simple)(_target(11)(14)(15)(18)(19)(20)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(17)(19)(21)(2)))))
			(wr_pcs(_architecture 11 0 299 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(25)(3)(4)))))
			(ptr_pcs(_architecture 12 0 312 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(21)(22)(23)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 28 -1
	)
)
I 000051 55 5143          1402084000988 fwft_arch2
(_unit VHDL (tdc_fifo 0 23 (fwft_arch2 0 352 ))
	(_version va7)
	(_time 1402084000989 2014.06.06 15:46:40)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 386a6f3d346f6f2d696b2e62603e3e3e6e3f3c3e3c)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 354 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 356 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 356 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 358 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 359 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 359 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 360 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 361 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_architecture (_uni (_code 18)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 363 (_architecture (_uni (_code 19)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 364 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 364 (_architecture (_uni (_code 21)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 365 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 366 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 367 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ((i 3))))))
		(_process
			(line__383(_architecture 0 0 383 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__387(_architecture 1 0 387 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__388(_architecture 2 0 388 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__389(_architecture 3 0 389 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__395(_architecture 4 0 395 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 401 (_process (_simple)(_target(13)(5)(7))(_sensitivity(0))(_read(10)(14)(19)))))
			(wr_pcs(_architecture 6 0 416 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 7 0 428 (_process (_simple)(_target(9)(10)(17)(19))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 22 -1
	)
)
I 000049 55 5456          1402084000994 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 467 ))
	(_version va7)
	(_time 1402084000995 2014.06.06 15:46:40)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 481a1f4a441f1f5d164b5e12104e4e4e1e4f4c4e4c)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 469 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 471 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 471 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 473 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 474 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 474 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 475 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 477 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 477 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 478 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 479 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 480 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 480 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 482 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 483 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 484 (_architecture (_uni ))))
		(_process
			(line__503(_architecture 0 0 503 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__504(_architecture 1 0 504 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__507(_architecture 2 0 507 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__508(_architecture 3 0 508 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__509(_architecture 4 0 509 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__510(_architecture 5 0 510 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__511(_architecture 6 0 511 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__514(_architecture 7 0 514 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 519 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 535 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 548 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7429          1402084001179 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402084001180 2014.06.06 15:46:41)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f4a6a3a4f4a3a3e1f6f0e2aeacf2f2f2a2f1a2f3f0)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 82 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 2)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 112 (_process 8 (17)(ns 0))))
		(_process
			(line__100(_architecture 0 0 100 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__103(_architecture 1 0 103 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__105(_architecture 2 0 105 (_assignment (_simple)(_target(1)))))
			(line__106(_architecture 3 0 106 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__108(_architecture 4 0 108 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__109(_architecture 5 0 109 (_assignment (_simple)(_target(10)))))
			(line__110(_architecture 6 0 110 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__111(_architecture 7 0 111 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__112(_architecture 8 0 112 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__113(_architecture 9 0 113 (_assignment (_simple)(_target(19))(_sensitivity(10)(16)))))
			(empty_pcs(_architecture 10 0 125 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 140 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 155 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 193 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(15)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000051 55 5899          1402084036113 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402084036114 2014.06.06 15:47:16)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 64646564643333713b67723e3c6262623263606260)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(14)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__84(_architecture 2 0 84 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__87(_architecture 3 0 87 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__89(_architecture 5 0 89 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__90(_architecture 6 0 90 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__91(_architecture 7 0 91 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__94(_architecture 8 0 94 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 100 (_process (_simple)(_target(11)(14)(22)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 10 0 128 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 11 0 141 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 25 -1
	)
)
I 000051 55 6583          1402084036119 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 181 ))
	(_version va7)
	(_time 1402084036120 2014.06.06 15:47:16)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 74747575742323617075622e2c7272722273707270)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 183 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 185 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 185 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 187 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 188 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 188 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 189 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 191 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 192 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 192 (_architecture (_uni (_code 25)))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 193 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_architecture (_uni (_code 27)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 196 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 202 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 204 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 205 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 206 (_architecture (_uni ))))
		(_process
			(line__224(_architecture 0 0 224 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)))))
			(line__226(_architecture 1 0 226 (_assignment (_simple)(_target(17))(_sensitivity(18)(19)(20)(2)))))
			(line__228(_architecture 2 0 228 (_assignment (_simple)(_target(22))(_sensitivity(24)(3)))))
			(line__231(_architecture 3 0 231 (_assignment (_simple)(_target(21))(_sensitivity(18)(19)(20)(26)))))
			(line__235(_architecture 4 0 235 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(23))(_sensitivity(21)(22)))))
			(line__236(_architecture 5 0 236 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__237(_architecture 6 0 237 (_assignment (_simple)(_target(27))(_sensitivity(12)))))
			(line__238(_architecture 7 0 238 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__239(_architecture 8 0 239 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__243(_architecture 9 0 243 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 249 (_process (_simple)(_target(11)(14)(15)(18)(19)(20)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(17)(19)(21)(2)))))
			(wr_pcs(_architecture 11 0 299 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(25)(3)(4)))))
			(ptr_pcs(_architecture 12 0 312 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(21)(22)(23)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 28 -1
	)
)
I 000051 55 5143          1402084036124 fwft_arch2
(_unit VHDL (tdc_fifo 0 23 (fwft_arch2 0 352 ))
	(_version va7)
	(_time 1402084036125 2014.06.06 15:47:16)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 74747575742323612527622e2c7272722273707270)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 354 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 356 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 356 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 358 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 359 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 359 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 360 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 361 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_architecture (_uni (_code 18)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 363 (_architecture (_uni (_code 19)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 364 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 364 (_architecture (_uni (_code 21)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 365 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 366 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 367 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ((i 3))))))
		(_process
			(line__383(_architecture 0 0 383 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__387(_architecture 1 0 387 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__388(_architecture 2 0 388 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__389(_architecture 3 0 389 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__395(_architecture 4 0 395 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 401 (_process (_simple)(_target(13)(5)(7))(_sensitivity(0))(_read(10)(14)(19)))))
			(wr_pcs(_architecture 6 0 416 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 7 0 428 (_process (_simple)(_target(9)(10)(17)(19))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 22 -1
	)
)
I 000049 55 5456          1402084036129 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 467 ))
	(_version va7)
	(_time 1402084036130 2014.06.06 15:47:16)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 74747575742323612a77622e2c7272722273707270)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 469 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 471 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 471 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 473 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 474 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 474 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 475 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 477 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 477 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 478 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 479 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 480 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 480 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 482 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 483 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 484 (_architecture (_uni ))))
		(_process
			(line__503(_architecture 0 0 503 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__504(_architecture 1 0 504 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__507(_architecture 2 0 507 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__508(_architecture 3 0 508 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__509(_architecture 4 0 509 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__510(_architecture 5 0 510 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__511(_architecture 6 0 511 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__514(_architecture 7 0 514 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 519 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 535 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 548 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7440          1402084036318 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402084036319 2014.06.06 15:47:16)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 3f3f3d3a6d68682a3d3d296567393939693a69383b)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 84 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch0)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 2)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 114 (_process 8 (17)(ns 0))))
		(_process
			(line__102(_architecture 0 0 102 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__105(_architecture 1 0 105 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__107(_architecture 2 0 107 (_assignment (_simple)(_target(1)))))
			(line__108(_architecture 3 0 108 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__110(_architecture 4 0 110 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__111(_architecture 5 0 111 (_assignment (_simple)(_target(10)))))
			(line__112(_architecture 6 0 112 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__113(_architecture 7 0 113 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__114(_architecture 8 0 114 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__115(_architecture 9 0 115 (_assignment (_simple)(_target(19))(_sensitivity(10)(16)))))
			(empty_pcs(_architecture 10 0 127 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 142 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 157 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 195 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(15)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000051 55 5899          1402084069491 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402084069492 2014.06.06 15:47:49)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code cd9cce989d9a9ad892cedb9795cbcbcb9bcac9cbc9)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(14)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__84(_architecture 2 0 84 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__87(_architecture 3 0 87 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__89(_architecture 5 0 89 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__90(_architecture 6 0 90 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__91(_architecture 7 0 91 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__94(_architecture 8 0 94 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 100 (_process (_simple)(_target(11)(14)(22)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 10 0 128 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 11 0 141 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 25 -1
	)
)
I 000051 55 6583          1402084069498 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 181 ))
	(_version va7)
	(_time 1402084069499 2014.06.06 15:47:49)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code cd9cce989d9a9ad8c9ccdb9795cbcbcb9bcac9cbc9)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 183 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 185 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 185 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 187 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 188 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 188 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 189 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 191 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 192 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 192 (_architecture (_uni (_code 25)))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 193 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_architecture (_uni (_code 27)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 196 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 202 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 204 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 205 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 206 (_architecture (_uni ))))
		(_process
			(line__224(_architecture 0 0 224 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)))))
			(line__226(_architecture 1 0 226 (_assignment (_simple)(_target(17))(_sensitivity(18)(19)(20)(2)))))
			(line__228(_architecture 2 0 228 (_assignment (_simple)(_target(22))(_sensitivity(24)(3)))))
			(line__231(_architecture 3 0 231 (_assignment (_simple)(_target(21))(_sensitivity(18)(19)(20)(26)))))
			(line__235(_architecture 4 0 235 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(23))(_sensitivity(21)(22)))))
			(line__236(_architecture 5 0 236 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__237(_architecture 6 0 237 (_assignment (_simple)(_target(27))(_sensitivity(12)))))
			(line__238(_architecture 7 0 238 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__239(_architecture 8 0 239 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__243(_architecture 9 0 243 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 249 (_process (_simple)(_target(11)(14)(15)(18)(19)(20)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(17)(19)(21)(2)))))
			(wr_pcs(_architecture 11 0 299 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(25)(3)(4)))))
			(ptr_pcs(_architecture 12 0 312 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(21)(22)(23)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 28 -1
	)
)
I 000051 55 5143          1402084069504 fwft_arch2
(_unit VHDL (tdc_fifo 0 23 (fwft_arch2 0 352 ))
	(_version va7)
	(_time 1402084069505 2014.06.06 15:47:49)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code dc8ddf8e8b8b8bc98d8fca8684dadada8adbd8dad8)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 354 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 356 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 356 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 358 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 359 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 359 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 360 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 361 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_architecture (_uni (_code 18)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 363 (_architecture (_uni (_code 19)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 364 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 364 (_architecture (_uni (_code 21)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 365 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 366 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 367 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ((i 3))))))
		(_process
			(line__383(_architecture 0 0 383 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__387(_architecture 1 0 387 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__388(_architecture 2 0 388 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__389(_architecture 3 0 389 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__395(_architecture 4 0 395 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 401 (_process (_simple)(_target(13)(5)(7))(_sensitivity(0))(_read(10)(14)(19)))))
			(wr_pcs(_architecture 6 0 416 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 7 0 428 (_process (_simple)(_target(9)(10)(17)(19))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 22 -1
	)
)
I 000049 55 5456          1402084069509 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 467 ))
	(_version va7)
	(_time 1402084069510 2014.06.06 15:47:49)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code dc8ddf8e8b8b8bc982dfca8684dadada8adbd8dad8)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 469 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 471 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 471 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 473 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 474 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 474 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 475 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 477 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 477 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 478 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 479 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 480 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 480 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 482 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 483 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 484 (_architecture (_uni ))))
		(_process
			(line__503(_architecture 0 0 503 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__504(_architecture 1 0 504 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__507(_architecture 2 0 507 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__508(_architecture 3 0 508 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__509(_architecture 4 0 509 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__510(_architecture 5 0 510 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__511(_architecture 6 0 511 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__514(_architecture 7 0 514 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 519 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 535 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 548 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7440          1402084069698 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402084069699 2014.06.06 15:47:49)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 97c69b9894c0c082959581cdcf919191c192c19093)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 84 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch0)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 114 (_process 8 (17)(ns 0))))
		(_process
			(line__102(_architecture 0 0 102 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__105(_architecture 1 0 105 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__107(_architecture 2 0 107 (_assignment (_simple)(_target(1)))))
			(line__108(_architecture 3 0 108 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__110(_architecture 4 0 110 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__111(_architecture 5 0 111 (_assignment (_simple)(_target(10)))))
			(line__112(_architecture 6 0 112 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__113(_architecture 7 0 113 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__114(_architecture 8 0 114 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__115(_architecture 9 0 115 (_assignment (_simple)(_target(19))(_sensitivity(10)(16)))))
			(empty_pcs(_architecture 10 0 127 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 142 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 157 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 195 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(15)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000051 55 5899          1402084111728 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402084111729 2014.06.06 15:48:31)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code c2cc9597c49595d79dc1d4989ac4c4c494c5c6c4c6)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(14)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__84(_architecture 2 0 84 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__87(_architecture 3 0 87 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__89(_architecture 5 0 89 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__90(_architecture 6 0 90 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__91(_architecture 7 0 91 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__94(_architecture 8 0 94 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 100 (_process (_simple)(_target(11)(14)(22)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 10 0 128 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 11 0 141 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 25 -1
	)
)
I 000051 55 6583          1402084111735 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 181 ))
	(_version va7)
	(_time 1402084111736 2014.06.06 15:48:31)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code c2cc9597c49595d7c6c3d4989ac4c4c494c5c6c4c6)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 183 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 185 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 185 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 187 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 188 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 188 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 189 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 191 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 192 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 192 (_architecture (_uni (_code 25)))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 193 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_architecture (_uni (_code 27)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 196 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 202 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 204 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 205 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 206 (_architecture (_uni ))))
		(_process
			(line__224(_architecture 0 0 224 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)))))
			(line__226(_architecture 1 0 226 (_assignment (_simple)(_target(17))(_sensitivity(18)(19)(20)(2)))))
			(line__228(_architecture 2 0 228 (_assignment (_simple)(_target(22))(_sensitivity(24)(3)))))
			(line__231(_architecture 3 0 231 (_assignment (_simple)(_target(21))(_sensitivity(18)(19)(20)(26)))))
			(line__235(_architecture 4 0 235 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(23))(_sensitivity(21)(22)))))
			(line__236(_architecture 5 0 236 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__237(_architecture 6 0 237 (_assignment (_simple)(_target(27))(_sensitivity(12)))))
			(line__238(_architecture 7 0 238 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__239(_architecture 8 0 239 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__243(_architecture 9 0 243 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 249 (_process (_simple)(_target(11)(14)(15)(18)(19)(20)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(17)(19)(21)(2)))))
			(wr_pcs(_architecture 11 0 299 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(25)(3)(4)))))
			(ptr_pcs(_architecture 12 0 312 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(21)(22)(23)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 28 -1
	)
)
I 000051 55 5143          1402084111741 fwft_arch2
(_unit VHDL (tdc_fifo 0 23 (fwft_arch2 0 352 ))
	(_version va7)
	(_time 1402084111742 2014.06.06 15:48:31)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code d2dc8580d48585c78381c4888ad4d4d484d5d6d4d6)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 354 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 356 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 356 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 358 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 359 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 359 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 360 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 361 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_architecture (_uni (_code 18)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 363 (_architecture (_uni (_code 19)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 364 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 364 (_architecture (_uni (_code 21)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 365 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 366 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 367 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ((i 3))))))
		(_process
			(line__383(_architecture 0 0 383 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__387(_architecture 1 0 387 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__388(_architecture 2 0 388 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__389(_architecture 3 0 389 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__395(_architecture 4 0 395 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 401 (_process (_simple)(_target(13)(5)(7))(_sensitivity(0))(_read(10)(14)(19)))))
			(wr_pcs(_architecture 6 0 416 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 7 0 428 (_process (_simple)(_target(9)(10)(17)(19))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 22 -1
	)
)
I 000049 55 5456          1402084111747 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 467 ))
	(_version va7)
	(_time 1402084111748 2014.06.06 15:48:31)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code d2dc8580d48585c78cd1c4888ad4d4d484d5d6d4d6)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 469 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 471 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 471 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 473 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 474 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 474 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 475 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 477 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 477 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 478 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 479 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 480 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 480 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 482 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 483 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 484 (_architecture (_uni ))))
		(_process
			(line__503(_architecture 0 0 503 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__504(_architecture 1 0 504 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__507(_architecture 2 0 507 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__508(_architecture 3 0 508 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__509(_architecture 4 0 509 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__510(_architecture 5 0 510 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__511(_architecture 6 0 511 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__514(_architecture 7 0 514 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 519 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 535 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 548 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7440          1402084111922 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402084111923 2014.06.06 15:48:31)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 7d732d7c2d2a2a687f7f6b27257b7b7b2b782b7a79)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 84 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch1)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 114 (_process 8 (17)(ns 0))))
		(_process
			(line__102(_architecture 0 0 102 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__105(_architecture 1 0 105 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__107(_architecture 2 0 107 (_assignment (_simple)(_target(1)))))
			(line__108(_architecture 3 0 108 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__110(_architecture 4 0 110 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__111(_architecture 5 0 111 (_assignment (_simple)(_target(10)))))
			(line__112(_architecture 6 0 112 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__113(_architecture 7 0 113 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__114(_architecture 8 0 114 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__115(_architecture 9 0 115 (_assignment (_simple)(_target(19))(_sensitivity(10)(16)))))
			(empty_pcs(_architecture 10 0 127 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 142 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 157 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 195 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(15)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000051 55 5899          1402084205229 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402084205230 2014.06.06 15:50:05)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code f5f2f8a5f4a2a2e0aaf6e3afadf3f3f3a3f2f1f3f1)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(14)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__84(_architecture 2 0 84 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__87(_architecture 3 0 87 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__89(_architecture 5 0 89 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__90(_architecture 6 0 90 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__91(_architecture 7 0 91 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__94(_architecture 8 0 94 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 100 (_process (_simple)(_target(11)(14)(22)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 10 0 128 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 11 0 141 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 25 -1
	)
)
I 000051 55 6583          1402084205236 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 181 ))
	(_version va7)
	(_time 1402084205237 2014.06.06 15:50:05)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code f5f2f8a5f4a2a2e0f1f4e3afadf3f3f3a3f2f1f3f1)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 183 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 185 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 185 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 187 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 188 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 188 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 189 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 191 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 192 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 192 (_architecture (_uni (_code 25)))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 193 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_architecture (_uni (_code 27)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 196 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 202 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 204 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 205 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 206 (_architecture (_uni ))))
		(_process
			(line__224(_architecture 0 0 224 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)))))
			(line__226(_architecture 1 0 226 (_assignment (_simple)(_target(17))(_sensitivity(18)(19)(20)(2)))))
			(line__228(_architecture 2 0 228 (_assignment (_simple)(_target(22))(_sensitivity(24)(3)))))
			(line__231(_architecture 3 0 231 (_assignment (_simple)(_target(21))(_sensitivity(18)(19)(20)(26)))))
			(line__235(_architecture 4 0 235 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(23))(_sensitivity(21)(22)))))
			(line__236(_architecture 5 0 236 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__237(_architecture 6 0 237 (_assignment (_simple)(_target(27))(_sensitivity(12)))))
			(line__238(_architecture 7 0 238 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__239(_architecture 8 0 239 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__243(_architecture 9 0 243 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 249 (_process (_simple)(_target(11)(14)(15)(18)(19)(20)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(17)(19)(21)(2)))))
			(wr_pcs(_architecture 11 0 299 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(25)(3)(4)))))
			(ptr_pcs(_architecture 12 0 312 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(21)(22)(23)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 28 -1
	)
)
I 000051 55 5143          1402084205242 fwft_arch2
(_unit VHDL (tdc_fifo 0 23 (fwft_arch2 0 352 ))
	(_version va7)
	(_time 1402084205243 2014.06.06 15:50:05)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 05025003045252105456135f5d0303035302010301)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 354 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 356 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 356 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 358 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 359 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 359 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 360 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 361 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_architecture (_uni (_code 18)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 363 (_architecture (_uni (_code 19)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 364 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 364 (_architecture (_uni (_code 21)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 365 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 366 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 367 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ((i 3))))))
		(_process
			(line__383(_architecture 0 0 383 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__387(_architecture 1 0 387 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__388(_architecture 2 0 388 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__389(_architecture 3 0 389 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__395(_architecture 4 0 395 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 401 (_process (_simple)(_target(13)(5)(7))(_sensitivity(0))(_read(10)(14)(19)))))
			(wr_pcs(_architecture 6 0 416 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 7 0 428 (_process (_simple)(_target(9)(10)(17)(19))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 22 -1
	)
)
I 000049 55 5456          1402084205248 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 467 ))
	(_version va7)
	(_time 1402084205249 2014.06.06 15:50:05)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 05025003045252105b06135f5d0303035302010301)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 469 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 471 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 471 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 473 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 474 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 474 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 475 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 477 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 477 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 478 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 479 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 480 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 480 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 482 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 483 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 484 (_architecture (_uni ))))
		(_process
			(line__503(_architecture 0 0 503 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__504(_architecture 1 0 504 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__507(_architecture 2 0 507 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__508(_architecture 3 0 508 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__509(_architecture 4 0 509 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__510(_architecture 5 0 510 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__511(_architecture 6 0 511 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__514(_architecture 7 0 514 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 519 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 535 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 548 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7440          1402084205576 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402084205577 2014.06.06 15:50:05)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 4d4a1b4f1d1a1a584f4f5b17154b4b4b1b481b4a49)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 84 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch2)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 114 (_process 8 (17)(ns 0))))
		(_process
			(line__102(_architecture 0 0 102 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__105(_architecture 1 0 105 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__107(_architecture 2 0 107 (_assignment (_simple)(_target(1)))))
			(line__108(_architecture 3 0 108 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__110(_architecture 4 0 110 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__111(_architecture 5 0 111 (_assignment (_simple)(_target(10)))))
			(line__112(_architecture 6 0 112 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__113(_architecture 7 0 113 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__114(_architecture 8 0 114 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__115(_architecture 9 0 115 (_assignment (_simple)(_target(19))(_sensitivity(10)(16)))))
			(empty_pcs(_architecture 10 0 127 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 142 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 157 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 195 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(15)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000051 55 5899          1402084228792 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402084228793 2014.06.06 15:50:28)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code fafbfbaaafadadefa5f9eca0a2fcfcfcacfdfefcfe)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(14)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__84(_architecture 2 0 84 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__87(_architecture 3 0 87 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__89(_architecture 5 0 89 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__90(_architecture 6 0 90 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__91(_architecture 7 0 91 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__94(_architecture 8 0 94 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 100 (_process (_simple)(_target(11)(14)(22)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 10 0 128 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 11 0 141 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 25 -1
	)
)
I 000051 55 6583          1402084228804 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 181 ))
	(_version va7)
	(_time 1402084228805 2014.06.06 15:50:28)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 09080b0f045e5e1c0d081f53510f0f0f5f0e0d0f0d)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 183 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 185 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 185 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 187 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 188 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 188 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 189 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 191 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 192 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 192 (_architecture (_uni (_code 25)))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 193 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_architecture (_uni (_code 27)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 196 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 202 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 204 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 205 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 206 (_architecture (_uni ))))
		(_process
			(line__224(_architecture 0 0 224 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)))))
			(line__226(_architecture 1 0 226 (_assignment (_simple)(_target(17))(_sensitivity(18)(19)(20)(2)))))
			(line__228(_architecture 2 0 228 (_assignment (_simple)(_target(22))(_sensitivity(24)(3)))))
			(line__231(_architecture 3 0 231 (_assignment (_simple)(_target(21))(_sensitivity(18)(19)(20)(26)))))
			(line__235(_architecture 4 0 235 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(23))(_sensitivity(21)(22)))))
			(line__236(_architecture 5 0 236 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__237(_architecture 6 0 237 (_assignment (_simple)(_target(27))(_sensitivity(12)))))
			(line__238(_architecture 7 0 238 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__239(_architecture 8 0 239 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__243(_architecture 9 0 243 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 249 (_process (_simple)(_target(11)(14)(15)(18)(19)(20)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(17)(19)(21)(2)))))
			(wr_pcs(_architecture 11 0 299 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(25)(3)(4)))))
			(ptr_pcs(_architecture 12 0 312 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(21)(22)(23)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 28 -1
	)
)
I 000051 55 5143          1402084228810 fwft_arch2
(_unit VHDL (tdc_fifo 0 23 (fwft_arch2 0 352 ))
	(_version va7)
	(_time 1402084228811 2014.06.06 15:50:28)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 09080b0f045e5e1c585a1f53510f0f0f5f0e0d0f0d)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 354 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 356 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 356 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 358 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 359 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 359 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 360 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 361 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_architecture (_uni (_code 18)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 363 (_architecture (_uni (_code 19)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 364 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 364 (_architecture (_uni (_code 21)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 365 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 366 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 367 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ((i 3))))))
		(_process
			(line__383(_architecture 0 0 383 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__387(_architecture 1 0 387 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__388(_architecture 2 0 388 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__389(_architecture 3 0 389 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__395(_architecture 4 0 395 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 401 (_process (_simple)(_target(13)(5)(7))(_sensitivity(0))(_read(10)(14)(19)))))
			(wr_pcs(_architecture 6 0 416 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 7 0 428 (_process (_simple)(_target(9)(10)(17)(19))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 22 -1
	)
)
I 000049 55 5456          1402084228816 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 467 ))
	(_version va7)
	(_time 1402084228817 2014.06.06 15:50:28)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 19181b1e144e4e0c471a0f43411f1f1f4f1e1d1f1d)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 469 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 471 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 471 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 473 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 474 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 474 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 475 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 477 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 477 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 478 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 479 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 480 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 480 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 482 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 483 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 484 (_architecture (_uni ))))
		(_process
			(line__503(_architecture 0 0 503 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__504(_architecture 1 0 504 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__507(_architecture 2 0 507 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__508(_architecture 3 0 508 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__509(_architecture 4 0 509 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__510(_architecture 5 0 510 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__511(_architecture 6 0 511 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__514(_architecture 7 0 514 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 519 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 535 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 548 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7440          1402084228997 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402084228998 2014.06.06 15:50:28)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code c4c5c691c49393d1c6c6d29e9cc2c2c292c192c3c0)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 84 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch2)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 2)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 114 (_process 8 (17)(ns 0))))
		(_process
			(line__102(_architecture 0 0 102 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__105(_architecture 1 0 105 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__107(_architecture 2 0 107 (_assignment (_simple)(_target(1)))))
			(line__108(_architecture 3 0 108 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__110(_architecture 4 0 110 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__111(_architecture 5 0 111 (_assignment (_simple)(_target(10)))))
			(line__112(_architecture 6 0 112 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__113(_architecture 7 0 113 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__114(_architecture 8 0 114 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__115(_architecture 9 0 115 (_assignment (_simple)(_target(19))(_sensitivity(10)(16)))))
			(empty_pcs(_architecture 10 0 127 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 142 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 157 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 195 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(15)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
I 000051 55 5899          1402084260428 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 44 ))
	(_version va7)
	(_time 1402084260429 2014.06.06 15:51:00)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 8fdd8a81ddd8d89ad08c99d5d7898989d9888b898b)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 48 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 50 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 51 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 52 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 53 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 54 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 55 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(14)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__84(_architecture 2 0 84 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__87(_architecture 3 0 87 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__89(_architecture 5 0 89 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__90(_architecture 6 0 90 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__91(_architecture 7 0 91 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__94(_architecture 8 0 94 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 100 (_process (_simple)(_target(11)(14)(22)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 10 0 128 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 11 0 141 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 25 -1
	)
)
I 000051 55 6583          1402084260433 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 181 ))
	(_version va7)
	(_time 1402084260434 2014.06.06 15:51:00)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 8fdd8a81ddd8d89a8b8e99d5d7898989d9888b898b)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 183 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 185 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 185 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 187 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 188 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 188 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 189 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 191 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 192 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 192 (_architecture (_uni (_code 25)))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 193 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_architecture (_uni (_code 27)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 196 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 202 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 202 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 204 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 205 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 206 (_architecture (_uni ))))
		(_process
			(line__224(_architecture 0 0 224 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)))))
			(line__226(_architecture 1 0 226 (_assignment (_simple)(_target(17))(_sensitivity(18)(19)(20)(2)))))
			(line__228(_architecture 2 0 228 (_assignment (_simple)(_target(22))(_sensitivity(24)(3)))))
			(line__231(_architecture 3 0 231 (_assignment (_simple)(_target(21))(_sensitivity(18)(19)(20)(26)))))
			(line__235(_architecture 4 0 235 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(23))(_sensitivity(21)(22)))))
			(line__236(_architecture 5 0 236 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__237(_architecture 6 0 237 (_assignment (_simple)(_target(27))(_sensitivity(12)))))
			(line__238(_architecture 7 0 238 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__239(_architecture 8 0 239 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__243(_architecture 9 0 243 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 249 (_process (_simple)(_target(11)(14)(15)(18)(19)(20)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(17)(19)(21)(2)))))
			(wr_pcs(_architecture 11 0 299 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(25)(3)(4)))))
			(ptr_pcs(_architecture 12 0 312 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(21)(22)(23)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 28 -1
	)
)
I 000051 55 5143          1402084260438 fwft_arch2
(_unit VHDL (tdc_fifo 0 23 (fwft_arch2 0 352 ))
	(_version va7)
	(_time 1402084260439 2014.06.06 15:51:00)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 9ecc9b91cfc9c98bcfcd88c4c6989898c8999a989a)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 354 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 356 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 356 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 358 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 359 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 359 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 360 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 361 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_architecture (_uni (_code 18)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 363 (_architecture (_uni (_code 19)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 364 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 364 (_architecture (_uni (_code 21)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 365 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 366 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 367 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ((i 3))))))
		(_process
			(line__383(_architecture 0 0 383 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__387(_architecture 1 0 387 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__388(_architecture 2 0 388 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__389(_architecture 3 0 389 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__395(_architecture 4 0 395 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 401 (_process (_simple)(_target(13)(5)(7))(_sensitivity(0))(_read(10)(14)(19)))))
			(wr_pcs(_architecture 6 0 416 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 7 0 428 (_process (_simple)(_target(9)(10)(17)(19))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 22 -1
	)
)
I 000049 55 5456          1402084260444 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 467 ))
	(_version va7)
	(_time 1402084260445 2014.06.06 15:51:00)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 9ecc9b91cfc9c98bc09d88c4c6989898c8999a989a)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 469 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 471 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 471 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 473 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 474 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 474 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 475 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 477 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 477 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 478 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 479 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 480 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 480 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 482 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 483 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 484 (_architecture (_uni ))))
		(_process
			(line__503(_architecture 0 0 503 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__504(_architecture 1 0 504 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__507(_architecture 2 0 507 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__508(_architecture 3 0 508 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__509(_architecture 4 0 509 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__510(_architecture 5 0 510 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__511(_architecture 6 0 511 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__514(_architecture 7 0 514 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 519 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 535 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 548 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 7438          1402084260622 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1402084260623 2014.06.06 15:51:00)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 4a184c481f1d1d5f48485c10124c4c4c1c4f1c4d4e)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 84 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo std_arch)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 2)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 114 (_process 8 (17)(ns 0))))
		(_process
			(line__102(_architecture 0 0 102 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__105(_architecture 1 0 105 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__107(_architecture 2 0 107 (_assignment (_simple)(_target(1)))))
			(line__108(_architecture 3 0 108 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__110(_architecture 4 0 110 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__111(_architecture 5 0 111 (_assignment (_simple)(_target(10)))))
			(line__112(_architecture 6 0 112 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__113(_architecture 7 0 113 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__114(_architecture 8 0 114 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__115(_architecture 9 0 115 (_assignment (_simple)(_target(19))(_sensitivity(10)(16)))))
			(empty_pcs(_architecture 10 0 127 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 142 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 157 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 195 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(15)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
V 000051 55 5488          1405457082700 fwft_arch0
(_unit VHDL (tdc_fifo 0 23 (fwft_arch0 0 48 ))
	(_version va7)
	(_time 1405457082701 2014.07.15 16:44:42)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 818fd18f84d6d694de8497dbd9878787d786858785)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 50 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 52 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 54 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 56 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 58 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_architecture (_uni (_code 22)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(13)))))
			(line__84(_architecture 1 0 84 (_assignment (_simple)(_target(15))(_sensitivity(17)(3)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_target(14))(_sensitivity(13)(19)(2)))))
			(line__90(_architecture 3 0 90 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(16))(_sensitivity(14)(15)))))
			(line__91(_architecture 4 0 91 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__96(_architecture 7 0 96 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 102 (_process (_simple)(_target(13)(7))(_sensitivity(0))(_read(12)(14)(2)))))
			(wr_pcs(_architecture 9 0 130 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(18)(3)(4)))))
			(ptr_pcs(_architecture 10 0 143 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(14)(15)(16)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 23 -1
	)
)
V 000051 55 6461          1405457082707 fwft_arch1
(_unit VHDL (tdc_fifo 0 23 (fwft_arch1 0 183 ))
	(_version va7)
	(_time 1405457082708 2014.07.15 16:44:42)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 818fd18f84d6d694858097dbd9878787d786858785)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 185 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 187 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 189 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 191 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 193 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_architecture (_uni (_code 24)))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 195 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 196 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 202 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 204 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 205 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 206 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 207 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 208 (_architecture (_uni ))))
		(_process
			(line__226(_architecture 0 0 226 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__228(_architecture 1 0 228 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__230(_architecture 2 0 230 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__233(_architecture 3 0 233 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__237(_architecture 4 0 237 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__238(_architecture 5 0 238 (_assignment (_simple)(_target(25))(_sensitivity(11)))))
			(line__239(_architecture 6 0 239 (_assignment (_simple)(_target(26))(_sensitivity(11)))))
			(line__240(_architecture 7 0 240 (_assignment (_simple)(_target(23))(_sensitivity(11)))))
			(line__241(_architecture 8 0 241 (_assignment (_simple)(_target(24))(_sensitivity(11)))))
			(line__245(_architecture 9 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 251 (_process (_simple)(_target(13)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(12)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 301 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 314 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
V 000051 55 5021          1405457082712 fwft_arch2
(_unit VHDL (tdc_fifo 0 23 (fwft_arch2 0 355 ))
	(_version va7)
	(_time 1405457082713 2014.07.15 16:44:42)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 818fd18f84d6d694d0d297dbd9878787d786858785)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 357 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 359 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 359 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 361 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 363 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 364 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 365 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 367 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 367 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 371 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 373 (_architecture (_uni ((i 3))))))
		(_process
			(line__386(_architecture 0 0 386 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(16)))))
			(line__390(_architecture 1 0 390 (_assignment (_simple)(_target(15))(_sensitivity(16)(3)))))
			(line__391(_architecture 2 0 391 (_assignment (_simple)(_target(11))(_sensitivity(9)(15)))))
			(line__392(_architecture 3 0 392 (_assignment (_simple)(_target(12))(_sensitivity(10)(18)(2)))))
			(line__398(_architecture 4 0 398 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 404 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(13)(18)))))
			(wr_pcs(_architecture 6 0 419 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(15)(4)))))
			(ptr_pcs(_architecture 7 0 431 (_process (_simple)(_target(9)(10)(16)(18))(_sensitivity(0))(_read(11)(12)(15)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 21 -1
	)
)
V 000049 55 5456          1405457082717 std_arch
(_unit VHDL (tdc_fifo 0 23 (std_arch 0 469 ))
	(_version va7)
	(_time 1405457082718 2014.07.15 16:44:42)
	(_source (\./../../source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 919fc19e94c6c684cf9587cbc9979797c796959795)
	(_entity
		(_time 1402080522841)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 25 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 35 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 471 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 473 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 473 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 475 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 477 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 478 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 479 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 479 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 480 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 482 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 482 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 483 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 484 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 485 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 486 (_architecture (_uni ))))
		(_process
			(line__502(_architecture 0 0 502 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__503(_architecture 1 0 503 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__506(_architecture 2 0 506 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__507(_architecture 3 0 507 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__508(_architecture 4 0 508 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__509(_architecture 5 0 509 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__510(_architecture 6 0 510 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__513(_architecture 7 0 513 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 518 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 534 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 547 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
V 000047 55 7440          1405457082884 behave
(_unit VHDL (tdc_fifo_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1405457082885 2014.07.15 16:44:42)
	(_source (\./../source/tdc_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 2d237c297d7a7a382f2f3b77752b2b2b7b287b2a29)
	(_entity
		(_time 1402005639340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 84 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 16)))
		)
		(_port
			((clk)(clk))
			((clr)(reset))
			((rd)(rden))
			((wr)(wren))
			((din)(di))
			((empty)(epty))
			((full)(full))
			((dout)(do))
		)
		(_use (_entity . tdc_fifo fwft_arch0)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 16)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_object
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4607182418800017408)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 16))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture ((i 3)))))
		(_constant (_internal USE_FWFT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture ((i 3)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 45 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_signal (_internal rden ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal wren ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal di ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 52 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal do ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal epty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal rderr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_signal (_internal wrerr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ((i 2))))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 2))))))
		(_signal (_internal dest_full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal dvalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ((i 2))))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ((i 3))))))
		(_signal (_internal verify_cntr ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal verify_data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal invalid_assert ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_delayed verify_cntr'DELAYED~13 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~134 0 114 (_process 8 (17)(ns 0))))
		(_process
			(line__102(_architecture 0 0 102 (_assertion (_simple)(_sensitivity(19))(_monitor))))
			(line__105(_architecture 1 0 105 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__107(_architecture 2 0 107 (_assignment (_simple)(_target(1)))))
			(line__108(_architecture 3 0 108 (_assignment (_simple)(_target(3))(_sensitivity(7)(10)(13)))))
			(line__110(_architecture 4 0 110 (_assignment (_simple)(_target(2))(_sensitivity(6)(14)))))
			(line__111(_architecture 5 0 111 (_assignment (_simple)(_target(10)))))
			(line__112(_architecture 6 0 112 (_assignment (_simple)(_target(13))(_sensitivity(12(0))))))
			(line__113(_architecture 7 0 113 (_assignment (_simple)(_target(14))(_sensitivity(11(0))))))
			(line__114(_architecture 8 0 114 (_assignment (_simple)(_alias((verify_data)(verify_cntr'DELAYED~13)))(_target(18))(_sensitivity(20)))))
			(line__115(_architecture 9 0 115 (_assignment (_simple)(_target(19))(_sensitivity(10)(16)))))
			(empty_pcs(_architecture 10 0 127 (_process (_simple)(_target(12))(_sensitivity(0)(1))(_read(12(3))(12(15))(12(d_14_0))))))
			(full_pcs(_architecture 11 0 142 (_process (_target(11))(_sensitivity(7))(_read(0)(11(7))(11(15))(11(d_14_0))))))
			(write_pcs(_architecture 12 0 157 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(verify_pcs(_architecture 13 0 195 (_process (_simple)(_target(8)(9)(15)(16)(17))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(7)(15)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1330006342 1886284064 1629516917 1864393838 1970304117 1868832884 1953459744 1952541984 26723 )
		(33751810 33686275 33751555 50529027 )
		(50463235 33686275 33751810 50463491 )
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 17 -1
	)
)
