{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 04 21:13:50 2014 " "Info: Processing started: Tue Feb 04 21:13:50 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off design8template -c design8template " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off design8template -c design8template" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_Y " "Info: Assuming node \"CLK_Y\" is an undefined clock" {  } { { "INT_CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project7/INT_CLK_GEN.vhd" 9 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_Y" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_Y register lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\] register lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] 49.26 MHz 20.3 ns Internal " "Info: Clock \"CLK_Y\" has Internal fmax of 49.26 MHz between source register \"lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]\" and destination register \"lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]\" (period= 20.3 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.300 ns + Longest register register " "Info: + Longest register to register delay is 16.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\] 1 REG LC6_H18 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_H18; Fanout = 4; REG Node = 'lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 5.400 ns LessThan1~0 2 COMB LC2_H17 1 " "Info: 2: + IC(2.700 ns) + CELL(2.700 ns) = 5.400 ns; Loc. = LC2_H17; Fanout = 1; COMB Node = 'LessThan1~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5] LessThan1~0 } "NODE_NAME" } } { "INT_CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project7/INT_CLK_GEN.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 8.600 ns LessThan1~2 3 COMB LC8_H17 2 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 8.600 ns; Loc. = LC8_H17; Fanout = 2; COMB Node = 'LessThan1~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { LessThan1~0 LessThan1~2 } "NODE_NAME" } } { "INT_CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project7/INT_CLK_GEN.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 11.500 ns lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]~1 4 COMB LC1_H17 7 " "Info: 4: + IC(0.500 ns) + CELL(2.400 ns) = 11.500 ns; Loc. = LC1_H17; Fanout = 7; COMB Node = 'lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { LessThan1~2 lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]~1 } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.000 ns) 16.300 ns lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] 5 REG LC8_H18 2 " "Info: 5: + IC(2.800 ns) + CELL(2.000 ns) = 16.300 ns; Loc. = LC8_H18; Fanout = 2; REG Node = 'lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]~1 lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.800 ns ( 60.12 % ) " "Info: Total cell delay = 9.800 ns ( 60.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.500 ns ( 39.88 % ) " "Info: Total interconnect delay = 6.500 ns ( 39.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.300 ns" { lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5] LessThan1~0 LessThan1~2 lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]~1 lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.300 ns" { lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5] {} LessThan1~0 {} LessThan1~2 {} lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]~1 {} lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7] {} } { 0.000ns 2.700ns 0.500ns 0.500ns 2.800ns } { 0.000ns 2.700ns 2.700ns 2.400ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_Y destination 7.000 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_Y\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns CLK_Y 1 CLK PIN_91 15 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 15; CLK Node = 'CLK_Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_Y } "NODE_NAME" } } { "INT_CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project7/INT_CLK_GEN.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] 2 REG LC8_H18 2 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC8_H18; Fanout = 2; REG Node = 'lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { CLK_Y lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { CLK_Y lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { CLK_Y {} CLK_Y~out {} lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_Y source 7.000 ns - Longest register " "Info: - Longest clock path from clock \"CLK_Y\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns CLK_Y 1 CLK PIN_91 15 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 15; CLK Node = 'CLK_Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_Y } "NODE_NAME" } } { "INT_CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project7/INT_CLK_GEN.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\] 2 REG LC6_H18 4 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC6_H18; Fanout = 4; REG Node = 'lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { CLK_Y lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { CLK_Y lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { CLK_Y {} CLK_Y~out {} lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { CLK_Y lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { CLK_Y {} CLK_Y~out {} lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { CLK_Y lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { CLK_Y {} CLK_Y~out {} lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.300 ns" { lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5] LessThan1~0 LessThan1~2 lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]~1 lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.300 ns" { lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5] {} LessThan1~0 {} LessThan1~2 {} lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]~1 {} lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7] {} } { 0.000ns 2.700ns 0.500ns 0.500ns 2.800ns } { 0.000ns 2.700ns 2.700ns 2.400ns 2.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { CLK_Y lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { CLK_Y {} CLK_Y~out {} lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { CLK_Y lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { CLK_Y {} CLK_Y~out {} lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] SYN_RST_LY CLK_Y 23.800 ns register " "Info: tsu for register \"lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]\" (data pin = \"SYN_RST_LY\", clock pin = \"CLK_Y\") is 23.800 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "28.200 ns + Longest pin register " "Info: + Longest pin to register delay is 28.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns SYN_RST_LY 1 PIN PIN_28 38 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_28; Fanout = 38; PIN Node = 'SYN_RST_LY'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYN_RST_LY } "NODE_NAME" } } { "INT_CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project7/INT_CLK_GEN.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.400 ns) + CELL(2.700 ns) 23.400 ns lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]~1 2 COMB LC1_H17 7 " "Info: 2: + IC(10.400 ns) + CELL(2.700 ns) = 23.400 ns; Loc. = LC1_H17; Fanout = 7; COMB Node = 'lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.100 ns" { SYN_RST_LY lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]~1 } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.000 ns) 28.200 ns lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] 3 REG LC8_H18 2 " "Info: 3: + IC(2.800 ns) + CELL(2.000 ns) = 28.200 ns; Loc. = LC8_H18; Fanout = 2; REG Node = 'lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]~1 lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.000 ns ( 53.19 % ) " "Info: Total cell delay = 15.000 ns ( 53.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.200 ns ( 46.81 % ) " "Info: Total interconnect delay = 13.200 ns ( 46.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "28.200 ns" { SYN_RST_LY lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]~1 lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "28.200 ns" { SYN_RST_LY {} SYN_RST_LY~out {} lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]~1 {} lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7] {} } { 0.000ns 0.000ns 10.400ns 2.800ns } { 0.000ns 10.300ns 2.700ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_Y destination 7.000 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_Y\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns CLK_Y 1 CLK PIN_91 15 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 15; CLK Node = 'CLK_Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_Y } "NODE_NAME" } } { "INT_CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project7/INT_CLK_GEN.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] 2 REG LC8_H18 2 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC8_H18; Fanout = 2; REG Node = 'lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { CLK_Y lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { CLK_Y lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { CLK_Y {} CLK_Y~out {} lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "28.200 ns" { SYN_RST_LY lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]~1 lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "28.200 ns" { SYN_RST_LY {} SYN_RST_LY~out {} lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]~1 {} lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7] {} } { 0.000ns 0.000ns 10.400ns 2.800ns } { 0.000ns 10.300ns 2.700ns 2.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { CLK_Y lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { CLK_Y {} CLK_Y~out {} lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_Y ADC_CLK_Z \\ADC_CLK:ADC_STATE 18.200 ns register " "Info: tco from clock \"CLK_Y\" to destination pin \"ADC_CLK_Z\" through register \"\\ADC_CLK:ADC_STATE\" is 18.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_Y source 7.000 ns + Longest register " "Info: + Longest clock path from clock \"CLK_Y\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns CLK_Y 1 CLK PIN_91 15 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 15; CLK Node = 'CLK_Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_Y } "NODE_NAME" } } { "INT_CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project7/INT_CLK_GEN.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns \\ADC_CLK:ADC_STATE 2 REG LC7_H17 2 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC7_H17; Fanout = 2; REG Node = '\\ADC_CLK:ADC_STATE'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { CLK_Y \ADC_CLK:ADC_STATE } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { CLK_Y \ADC_CLK:ADC_STATE } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { CLK_Y {} CLK_Y~out {} \ADC_CLK:ADC_STATE {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.800 ns + Longest register pin " "Info: + Longest register to pin delay is 9.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns \\ADC_CLK:ADC_STATE 1 REG LC7_H17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_H17; Fanout = 2; REG Node = '\\ADC_CLK:ADC_STATE'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { \ADC_CLK:ADC_STATE } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(5.000 ns) 9.800 ns ADC_CLK_Z 2 PIN PIN_45 0 " "Info: 2: + IC(4.800 ns) + CELL(5.000 ns) = 9.800 ns; Loc. = PIN_45; Fanout = 0; PIN Node = 'ADC_CLK_Z'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.800 ns" { \ADC_CLK:ADC_STATE ADC_CLK_Z } "NODE_NAME" } } { "INT_CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project7/INT_CLK_GEN.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.000 ns ( 51.02 % ) " "Info: Total cell delay = 5.000 ns ( 51.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.800 ns ( 48.98 % ) " "Info: Total interconnect delay = 4.800 ns ( 48.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.800 ns" { \ADC_CLK:ADC_STATE ADC_CLK_Z } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.800 ns" { \ADC_CLK:ADC_STATE {} ADC_CLK_Z {} } { 0.000ns 4.800ns } { 0.000ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { CLK_Y \ADC_CLK:ADC_STATE } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { CLK_Y {} CLK_Y~out {} \ADC_CLK:ADC_STATE {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.800 ns" { \ADC_CLK:ADC_STATE ADC_CLK_Z } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.800 ns" { \ADC_CLK:ADC_STATE {} ADC_CLK_Z {} } { 0.000ns 4.800ns } { 0.000ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_counter:\\ADC_CLK:ADC_CNT\[0\]_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\] SYN_RST_LY CLK_Y -11.600 ns register " "Info: th for register \"lpm_counter:\\ADC_CLK:ADC_CNT\[0\]_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]\" (data pin = \"SYN_RST_LY\", clock pin = \"CLK_Y\") is -11.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_Y destination 7.000 ns + Longest register " "Info: + Longest clock path from clock \"CLK_Y\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns CLK_Y 1 CLK PIN_91 15 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 15; CLK Node = 'CLK_Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_Y } "NODE_NAME" } } { "INT_CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project7/INT_CLK_GEN.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns lpm_counter:\\ADC_CLK:ADC_CNT\[0\]_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\] 2 REG LC7_H20 3 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC7_H20; Fanout = 3; REG Node = 'lpm_counter:\\ADC_CLK:ADC_CNT\[0\]_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { CLK_Y lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { CLK_Y lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { CLK_Y {} CLK_Y~out {} lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "3.100 ns + " "Info: + Micro hold delay of destination is 3.100 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "21.700 ns - Shortest pin register " "Info: - Shortest pin to register delay is 21.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns SYN_RST_LY 1 PIN PIN_28 38 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_28; Fanout = 38; PIN Node = 'SYN_RST_LY'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYN_RST_LY } "NODE_NAME" } } { "INT_CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project7/INT_CLK_GEN.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.200 ns) + CELL(1.200 ns) 21.700 ns lpm_counter:\\ADC_CLK:ADC_CNT\[0\]_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\] 2 REG LC7_H20 3 " "Info: 2: + IC(10.200 ns) + CELL(1.200 ns) = 21.700 ns; Loc. = LC7_H20; Fanout = 3; REG Node = 'lpm_counter:\\ADC_CLK:ADC_CNT\[0\]_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.400 ns" { SYN_RST_LY lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.500 ns ( 53.00 % ) " "Info: Total cell delay = 11.500 ns ( 53.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.200 ns ( 47.00 % ) " "Info: Total interconnect delay = 10.200 ns ( 47.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.700 ns" { SYN_RST_LY lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.700 ns" { SYN_RST_LY {} SYN_RST_LY~out {} lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] {} } { 0.000ns 0.000ns 10.200ns } { 0.000ns 10.300ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { CLK_Y lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { CLK_Y {} CLK_Y~out {} lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.700 ns" { SYN_RST_LY lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.700 ns" { SYN_RST_LY {} SYN_RST_LY~out {} lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] {} } { 0.000ns 0.000ns 10.200ns } { 0.000ns 10.300ns 1.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 04 21:13:50 2014 " "Info: Processing ended: Tue Feb 04 21:13:50 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
