---
coverY: 0
---

# Page 1

```verilog
// Some code
always@(posedge clk or negedge rst_n) begin
    if(!rst_n)
        a <= 3'b0;
    else a <= 
end
```



