Oh no...

Cycle: 0
MARS instruction number: 1	Instruction: lui $1,-21846
Expected:	Register Write to Reg: 0x01 Val: 0xAAAA0000
Got     :	Register Write to Reg: 0x01 Val: 0x0000002A
Incorrect write

Cycle: 1
MARS instruction number: 2	Instruction: ori $1,$1,43690
Expected:	Register Write to Reg: 0x01 Val: 0xAAAAAAAA
Got     :	Register Write to Reg: 0x01 Val: 0x0000AAAA
Incorrect write

Cycle: 2
MARS instruction number: 3	Instruction: nor $1,$0,$1
Expected:	Register Write to Reg: 0x01 Val: 0x55555555
Got     :	Register Write to Reg: 0x01 Val: 0xFFFF5555
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


