<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML>
 <HEAD>
  <TITLE> New Document </TITLE>
 </HEAD>

 <BODY>
  <h3 align="center">DIGITAL ELECTRONICS & LOGIC DESIGN</h3>
  
  <h4 align="left"; style="color:blue">UNIT-1</h4>
  <p>
   <b>Design Concepts:</b>Digital Hardware, Design process, Design of digital hardware Introduction to logic circuits – Variables and functions, Logic gates and networks. Boolean algebra, Synthesis using gates, Design examples. Optimized implementation of logic functions – Karnaugh Map, Strategies for minimization minimizing product-of-sum functions. Multiple output circuits. NAND and NOR logic networks Introduction to CAD tools and VHDL
  </p>
  
  <h4 align="left"; style="color:blue">UNIT-2</h4>
  <p>
  <b>Programmable logic devices:</b> geneal structure of a PLA, gate level diagram, schematic diagram, PAL. Structure of CPLDs and FPGAs, 2-input and 3-input lookup tables(LUT). Design of Arithmetic-circuits using CAD tools. Combinational circuit building blocks – Multi-plexers. Decoders. Encoders. Code converters, Arithmetic comparison circuits. VHDL for Combinational circuits
  </p>
  
  <h4 align="left"; style="color:blue">UNIT-3</h4>
  <p>
 Basic Latch, Gated SR Latch, gated D Latch Master-Slave edge triggered flip-flops. T Flip-flop, JK Flip-flop, excitation tables. Registers, Counter. Using registers and counters with CAD tools. Design examples using VHDL.
  </p>
  
  <h4 align="left"; style="color:blue">UNIT-4</h4>
  <p>
 <b>Synchronous Sequential Circuits:</b>Basic design steps. State-Assignment problem Moore and Mealy state mode. Design of Finite state machines with CAD tools, example. State minimization, FSM as an Arbiter Circuit, Analysis of Synchronous sequential Circuits. Algorithmic State Machine carts, formal model.<br>
 Implementation using VHDL.

  </p>
  
  <h4 align="left"; style="color:blue">UNIT-5</h4>
  <p>
  <b>Asynchronous Sequential Circuits:</b> Behavior, Analysis, Synthesis, State reduction, State Assignment, examples.<br>

 <b>Hazards :</b> static and dynamic hazards. Significance of Hazards.

 Clock skew, set up and hold time of a flip-flop,

 Shift and add multiplier, data path circuit for the multiplier, ASM chart and datapath circuit for the divider control circuit, sort operation.<br>

 Implementation using VHDL code.
  </p>
  
  <h4 align="left"; style="color:red">Suggested Reading:</h4>
  <p>
  1.Stephen Brown Zvonko Vranesic – Fundamentals of Digital Logic with VHDL design, McGraw Hill – 2000.<br>
2.Digital design Principles & Practices – 3rd Edition, John F. Wakerly (Prentice Hall)<br>
3.M. Moris Mano, Charles R. Kime, Logic and Computer Design Fundamentals, 2nd edition, Pearson Education Asia, 2001.<br>
4.H.T. Nagle, Introduction to Computer Logic, Prentice Hall, 1975.
  </p>
  
 </BODY>
</HTML>
