Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Apr 25 15:27:16 2024
| Host         : ideapadGAMING3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PROCESSOR_control_sets_placed.rpt
| Design       : PROCESSOR
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      3 |            1 |
|      4 |            2 |
|      5 |            1 |
|     13 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            5 |
| No           | No                    | Yes                    |              16 |           10 |
| No           | Yes                   | No                     |              62 |           16 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               8 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+---------------+------------------------------+------------------+----------------+
|        Clock Signal        | Enable Signal |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------------------+---------------+------------------------------+------------------+----------------+
|  pc/AddressOut_reg[1]_0    |               |                              |                1 |              1 |
|  slow_clock/CLK            |               | Reset_IBUF                   |                2 |              3 |
|  slow_clock/CLK            | pc/En_Y[0]    | Reset_IBUF                   |                3 |              4 |
|  slow_clock/CLK            | pc/En_Y[1]    | Reset_IBUF                   |                3 |              4 |
|  Clk_IBUF_BUFG             |               |                              |                4 |              5 |
|  seven_seg_driver/slow_clk |               | Reset_IBUF                   |                8 |             13 |
|  Clk_IBUF_BUFG             |               | seven_seg_driver/slow_clk_0  |                8 |             31 |
|  Clk_IBUF_BUFG             |               | slow_clock/count[31]_i_1_n_0 |                8 |             31 |
+----------------------------+---------------+------------------------------+------------------+----------------+


