static void T_1 F_1 ( void )\r\n{\r\nint * V_1 ;\r\nV_1 = & V_2 [ 0 ] ;\r\nwhile ( * V_1 != - 1 )\r\nF_2 ( * V_1 ++ ) ;\r\nV_1 = & V_3 [ 0 ] ;\r\nwhile ( * V_1 != - 1 )\r\nF_3 ( * V_1 ++ ) ;\r\nF_4 ( 1 , V_4 ) ;\r\n}\r\nstatic void F_5 ( struct V_5 * V_6 , int V_7 ,\r\nunsigned int V_8 )\r\n{\r\nstruct V_9 * V_10 = V_6 -> V_11 ;\r\nunsigned long V_12 = ( unsigned long ) V_10 -> V_13 ;\r\nV_12 &= 0xffffff00 ;\r\nif ( V_8 & V_14 ) {\r\nV_12 += V_15 ;\r\n} else if ( V_8 & V_16 ) {\r\nV_12 += V_17 ;\r\n} else {\r\nV_12 += V_18 ;\r\n}\r\nV_10 -> V_19 = V_10 -> V_13 = ( void V_20 * ) V_12 ;\r\nif ( V_7 != V_21 ) {\r\nF_6 ( V_7 , V_10 -> V_13 ) ;\r\nF_7 () ;\r\n}\r\n}\r\nstatic int F_8 ( struct V_5 * V_6 )\r\n{\r\nreturn F_9 ( V_22 ) & 1 ;\r\n}\r\nstatic T_2 F_10 ( int V_23 , void * V_24 )\r\n{\r\nvoid (* F_11)( struct V_25 * , unsigned long );\r\nif ( V_23 == V_26 ) {\r\nF_12 ( V_26 ) ;\r\nF_13 ( V_27 ) ;\r\n} else {\r\nF_12 ( V_27 ) ;\r\nF_13 ( V_26 ) ;\r\n}\r\nF_11 = F_14 ( V_28 ) ;\r\nF_11 ( V_24 , F_15 ( 500 ) ) ;\r\nF_16 ( V_28 ) ;\r\nreturn V_29 ;\r\n}\r\nstatic int F_17 ( void * V_25 )\r\n{\r\nreturn F_18 ( V_30 ) & V_31 ;\r\n}\r\nstatic int F_19 ( void * V_25 )\r\n{\r\nreturn F_18 ( V_32 ) & ( 1 << 12 ) ;\r\n}\r\nstatic int F_20 ( void * V_25 , int V_33 )\r\n{\r\nint V_34 ;\r\nif ( V_33 ) {\r\nV_34 = F_21 ( V_26 , F_10 , 0 ,\r\nL_1 , V_25 ) ;\r\nif ( V_34 )\r\ngoto V_35;\r\nV_34 = F_21 ( V_27 , F_10 , 0 ,\r\nL_2 , V_25 ) ;\r\nif ( V_34 ) {\r\nF_22 ( V_26 , V_25 ) ;\r\ngoto V_35;\r\n}\r\nif ( F_19 ( V_25 ) )\r\nF_13 ( V_27 ) ;\r\nelse\r\nF_13 ( V_26 ) ;\r\n} else {\r\nF_22 ( V_26 , V_25 ) ;\r\nF_22 ( V_27 , V_25 ) ;\r\n}\r\nV_34 = 0 ;\r\nV_35:\r\nreturn V_34 ;\r\n}\r\nstatic void F_23 ( struct V_36 * V_37 ,\r\nenum V_38 V_39 )\r\n{\r\nif ( V_39 != V_40 )\r\nF_24 ( V_41 , V_42 , 0 ) ;\r\nelse\r\nF_24 ( V_41 , 0 , V_42 ) ;\r\n}\r\nstatic int F_25 ( void * V_25 )\r\n{\r\nreturn 0 ;\r\n}\r\nstatic int F_26 ( void * V_25 )\r\n{\r\nreturn 0 ;\r\n}\r\nstatic void F_27 ( struct V_36 * V_37 ,\r\nenum V_38 V_39 )\r\n{\r\nif ( V_39 != V_40 )\r\nF_24 ( V_41 , V_43 , 0 ) ;\r\nelse\r\nF_24 ( V_41 , 0 , V_43 ) ;\r\n}\r\nstatic int F_28 ( void )\r\n{\r\nreturn 9 ;\r\n}\r\nstatic int F_29 ( void )\r\n{\r\nF_24 ( V_44 , V_45 | V_46 ,\r\nV_47 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_30 ( void )\r\n{\r\nF_24 ( V_44 , V_47 ,\r\nV_45 | V_46 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_31 ( struct V_48 * V_49 , int V_50 )\r\n{\r\nif ( V_50 )\r\nF_13 ( V_51 ) ;\r\nelse\r\nF_12 ( V_51 ) ;\r\n}\r\nstatic int F_32 ( struct V_52 * V_53 )\r\n{\r\nstruct V_48 * V_49 = F_33 ( V_53 ) ;\r\nF_34 ( V_49 , V_54 , V_55 ,\r\nV_56 , V_57 ,\r\nV_58 ) ;\r\nF_34 ( V_49 , V_59 , V_60 ,\r\nV_56 , V_61 ,\r\nV_62 ) ;\r\nV_49 -> V_63 = V_51 ;\r\nreturn F_35 ( V_49 , & V_64 ) ;\r\n}\r\nint T_1 F_36 ( void )\r\n{\r\nint V_65 , V_66 ;\r\nstruct V_67 * V_68 ;\r\nV_66 = F_37 ( V_69 ) ;\r\nF_38 ( V_66 , V_70 ) ;\r\nF_39 ( V_71 , V_72 , V_66 ) ;\r\nF_40 ( V_26 , V_73 ) ;\r\nF_40 ( V_27 , V_73 ) ;\r\nF_40 ( V_74 , V_73 ) ;\r\nF_40 ( V_75 , V_73 ) ;\r\nF_41 ( & V_76 . V_77 [ 0 ] ) ;\r\nF_42 ( 0 , V_78 ,\r\nF_43 ( V_78 ) ) ;\r\nif ( F_44 ( & V_79 ) )\r\nF_45 ( L_3 ) ;\r\nF_46 ( V_80 ,\r\n( void V_20 * ) F_47 ( V_81 ) + V_82 ) ;\r\nF_7 () ;\r\nF_46 ( V_80 ,\r\n( void V_20 * ) F_47 ( V_83 ) + V_82 ) ;\r\nF_7 () ;\r\nV_68 = F_48 ( NULL , L_4 ) ;\r\nif ( ! F_49 ( V_68 ) ) {\r\nF_50 ( V_68 , 50000000 ) ;\r\nF_51 ( V_68 ) ;\r\nF_52 ( V_68 ) ;\r\n}\r\nF_46 ( V_84 ,\r\n( void V_20 * ) F_47 ( V_85 ) + V_82 ) ;\r\nF_7 () ;\r\nF_24 ( V_86 , 0 , V_87 | V_88 ) ;\r\nF_53 (\r\nV_89 ,\r\nV_89 + 0x00400000 - 1 ,\r\nV_90 ,\r\nV_90 + 0x00400000 - 1 ,\r\nV_91 ,\r\nV_91 + 0x00010000 - 1 ,\r\nV_92 , V_74 , 0 , V_75 , 1 ) ;\r\nV_65 = F_18 ( V_30 ) & V_93 ;\r\nF_54 ( 64 << 20 , 2 , V_65 ) ;\r\nreturn F_55 ( V_94 , F_43 ( V_94 ) ) ;\r\n}\r\nint T_1 F_56 ( void )\r\n{\r\nunsigned short V_95 ;\r\nF_57 ( V_96 ,\r\nV_96 + V_97 ) ;\r\nV_95 = F_18 ( V_98 ) ;\r\nif ( F_58 ( V_95 ) != V_99 )\r\nreturn - V_100 ;\r\nF_1 () ;\r\nF_59 ( V_101 L_5\r\nL_6 ,\r\nF_58 ( V_95 ) , F_60 ( V_95 ) ,\r\nF_61 ( V_95 ) ) ;\r\nF_62 ( V_102 ) ;\r\nF_62 ( V_103 ) ;\r\nF_62 ( V_104 ) ;\r\nreturn 0 ;\r\n}
