xst -intstyle ise -ifn "/home/jenn/git/quad_fpga/reg_file.xst" -ofn "/home/jenn/git/quad_fpga/reg_file.syr" 
xst -intstyle ise -ifn "/home/jenn/git/quad_fpga/reg_file.xst" -ofn "/home/jenn/git/quad_fpga/reg_file.syr" 
xst -intstyle ise -ifn "/home/jenn/git/quad_fpga/reg_file.xst" -ofn "/home/jenn/git/quad_fpga/reg_file.syr" 
xst -intstyle ise -ifn "/home/jenn/git/quad_fpga/reg_file.xst" -ofn "/home/jenn/git/quad_fpga/reg_file.syr" 
xst -intstyle ise -ifn "/home/jenn/git/quad_fpga/reg_file.xst" -ofn "/home/jenn/git/quad_fpga/reg_file.syr" 
xst -intstyle ise -ifn "/home/jenn/git/quad_fpga/reg_file.xst" -ofn "/home/jenn/git/quad_fpga/reg_file.syr" 
xst -intstyle ise -ifn "/home/jenn/git/quad_fpga/reg_file.xst" -ofn "/home/jenn/git/quad_fpga/reg_file.syr" 
xst -intstyle ise -ifn "/home/jenn/git/quad_fpga/reg_file.xst" -ofn "/home/jenn/git/quad_fpga/reg_file.syr" 
xst -intstyle ise -ifn "/home/jenn/git/quad_fpga/reg_file.xst" -ofn "/home/jenn/git/quad_fpga/reg_file.syr" 
xst -intstyle ise -ifn "/home/jenn/git/quad_fpga/reg_file.xst" -ofn "/home/jenn/git/quad_fpga/reg_file.syr" 
xst -intstyle ise -ifn "/home/jenn/git/quad_fpga/reg_file.xst" -ofn "/home/jenn/git/quad_fpga/reg_file.syr" 
xst -intstyle ise -ifn "/home/jenn/git/quad_fpga/reg_file.xst" -ofn "/home/jenn/git/quad_fpga/reg_file.syr" 
xst -intstyle ise -ifn "/home/jenn/git/quad_fpga/reg_file.xst" -ofn "/home/jenn/git/quad_fpga/reg_file.syr" 
xst -intstyle ise -ifn "/home/jenn/git/quad_fpga/reg_file.xst" -ofn "/home/jenn/git/quad_fpga/reg_file.syr" 
xst -intstyle ise -ifn "/home/jenn/git/quad_fpga/reg_file.xst" -ofn "/home/jenn/git/quad_fpga/reg_file.syr" 
xst -intstyle ise -ifn "/home/jenn/git/quad_fpga/reg_file.xst" -ofn "/home/jenn/git/quad_fpga/reg_file.syr" 
xst -intstyle ise -ifn "/home/jenn/git/quad_fpga/reg_file.xst" -ofn "/home/jenn/git/quad_fpga/reg_file.syr" 
xst -intstyle ise -ifn "/home/jenn/git/quad_fpga/reg_file.xst" -ofn "/home/jenn/git/quad_fpga/reg_file.syr" 
xst -intstyle ise -ifn "/home/jenn/git/quad_fpga/reg_file.xst" -ofn "/home/jenn/git/quad_fpga/reg_file.syr" 
