// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module k2c_dot_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        C_array_address0,
        C_array_ce0,
        C_array_we0,
        C_array_d0,
        Ar_array_address0,
        Ar_array_ce0,
        Ar_array_q0,
        Ar_ndim_read,
        Ar_numel_read,
        Ar_shape_address0,
        Ar_shape_ce0,
        Ar_shape_q0,
        B_array_address0,
        B_array_ce0,
        B_array_q0,
        B_shape_address0,
        B_shape_ce0,
        B_shape_q0,
        p_read4,
        fwork_address0,
        fwork_ce0,
        fwork_we0,
        fwork_d0,
        fwork_q0,
        fwork_address1,
        fwork_ce1,
        fwork_q1
);

parameter    ap_ST_fsm_state1 = 99'd1;
parameter    ap_ST_fsm_state2 = 99'd2;
parameter    ap_ST_fsm_state3 = 99'd4;
parameter    ap_ST_fsm_state4 = 99'd8;
parameter    ap_ST_fsm_state5 = 99'd16;
parameter    ap_ST_fsm_state6 = 99'd32;
parameter    ap_ST_fsm_state7 = 99'd64;
parameter    ap_ST_fsm_state8 = 99'd128;
parameter    ap_ST_fsm_state9 = 99'd256;
parameter    ap_ST_fsm_state10 = 99'd512;
parameter    ap_ST_fsm_state11 = 99'd1024;
parameter    ap_ST_fsm_state12 = 99'd2048;
parameter    ap_ST_fsm_state13 = 99'd4096;
parameter    ap_ST_fsm_state14 = 99'd8192;
parameter    ap_ST_fsm_state15 = 99'd16384;
parameter    ap_ST_fsm_state16 = 99'd32768;
parameter    ap_ST_fsm_state17 = 99'd65536;
parameter    ap_ST_fsm_state18 = 99'd131072;
parameter    ap_ST_fsm_state19 = 99'd262144;
parameter    ap_ST_fsm_state20 = 99'd524288;
parameter    ap_ST_fsm_state21 = 99'd1048576;
parameter    ap_ST_fsm_state22 = 99'd2097152;
parameter    ap_ST_fsm_state23 = 99'd4194304;
parameter    ap_ST_fsm_state24 = 99'd8388608;
parameter    ap_ST_fsm_state25 = 99'd16777216;
parameter    ap_ST_fsm_state26 = 99'd33554432;
parameter    ap_ST_fsm_state27 = 99'd67108864;
parameter    ap_ST_fsm_state28 = 99'd134217728;
parameter    ap_ST_fsm_state29 = 99'd268435456;
parameter    ap_ST_fsm_state30 = 99'd536870912;
parameter    ap_ST_fsm_state31 = 99'd1073741824;
parameter    ap_ST_fsm_state32 = 99'd2147483648;
parameter    ap_ST_fsm_state33 = 99'd4294967296;
parameter    ap_ST_fsm_state34 = 99'd8589934592;
parameter    ap_ST_fsm_state35 = 99'd17179869184;
parameter    ap_ST_fsm_state36 = 99'd34359738368;
parameter    ap_ST_fsm_state37 = 99'd68719476736;
parameter    ap_ST_fsm_state38 = 99'd137438953472;
parameter    ap_ST_fsm_state39 = 99'd274877906944;
parameter    ap_ST_fsm_state40 = 99'd549755813888;
parameter    ap_ST_fsm_state41 = 99'd1099511627776;
parameter    ap_ST_fsm_state42 = 99'd2199023255552;
parameter    ap_ST_fsm_state43 = 99'd4398046511104;
parameter    ap_ST_fsm_state44 = 99'd8796093022208;
parameter    ap_ST_fsm_state45 = 99'd17592186044416;
parameter    ap_ST_fsm_state46 = 99'd35184372088832;
parameter    ap_ST_fsm_state47 = 99'd70368744177664;
parameter    ap_ST_fsm_state48 = 99'd140737488355328;
parameter    ap_ST_fsm_state49 = 99'd281474976710656;
parameter    ap_ST_fsm_state50 = 99'd562949953421312;
parameter    ap_ST_fsm_state51 = 99'd1125899906842624;
parameter    ap_ST_fsm_state52 = 99'd2251799813685248;
parameter    ap_ST_fsm_state53 = 99'd4503599627370496;
parameter    ap_ST_fsm_state54 = 99'd9007199254740992;
parameter    ap_ST_fsm_state55 = 99'd18014398509481984;
parameter    ap_ST_fsm_state56 = 99'd36028797018963968;
parameter    ap_ST_fsm_state57 = 99'd72057594037927936;
parameter    ap_ST_fsm_state58 = 99'd144115188075855872;
parameter    ap_ST_fsm_state59 = 99'd288230376151711744;
parameter    ap_ST_fsm_state60 = 99'd576460752303423488;
parameter    ap_ST_fsm_state61 = 99'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 99'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 99'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 99'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 99'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 99'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 99'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 99'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 99'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 99'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 99'd1180591620717411303424;
parameter    ap_ST_fsm_pp0_stage0 = 99'd2361183241434822606848;
parameter    ap_ST_fsm_state74 = 99'd4722366482869645213696;
parameter    ap_ST_fsm_state75 = 99'd9444732965739290427392;
parameter    ap_ST_fsm_state76 = 99'd18889465931478580854784;
parameter    ap_ST_fsm_pp2_stage0 = 99'd37778931862957161709568;
parameter    ap_ST_fsm_state79 = 99'd75557863725914323419136;
parameter    ap_ST_fsm_pp3_stage0 = 99'd151115727451828646838272;
parameter    ap_ST_fsm_state83 = 99'd302231454903657293676544;
parameter    ap_ST_fsm_pp4_stage0 = 99'd604462909807314587353088;
parameter    ap_ST_fsm_state87 = 99'd1208925819614629174706176;
parameter    ap_ST_fsm_state88 = 99'd2417851639229258349412352;
parameter    ap_ST_fsm_state89 = 99'd4835703278458516698824704;
parameter    ap_ST_fsm_pp5_stage0 = 99'd9671406556917033397649408;
parameter    ap_ST_fsm_state93 = 99'd19342813113834066795298816;
parameter    ap_ST_fsm_state94 = 99'd38685626227668133590597632;
parameter    ap_ST_fsm_state95 = 99'd77371252455336267181195264;
parameter    ap_ST_fsm_state96 = 99'd154742504910672534362390528;
parameter    ap_ST_fsm_state97 = 99'd309485009821345068724781056;
parameter    ap_ST_fsm_state98 = 99'd618970019642690137449562112;
parameter    ap_ST_fsm_state99 = 99'd1237940039285380274899124224;
parameter    ap_ST_fsm_state100 = 99'd2475880078570760549798248448;
parameter    ap_ST_fsm_state101 = 99'd4951760157141521099596496896;
parameter    ap_ST_fsm_state102 = 99'd9903520314283042199192993792;
parameter    ap_ST_fsm_pp6_stage0 = 99'd19807040628566084398385987584;
parameter    ap_ST_fsm_pp6_stage1 = 99'd39614081257132168796771975168;
parameter    ap_ST_fsm_pp6_stage2 = 99'd79228162514264337593543950336;
parameter    ap_ST_fsm_pp6_stage3 = 99'd158456325028528675187087900672;
parameter    ap_ST_fsm_state111 = 99'd316912650057057350374175801344;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] C_array_address0;
output   C_array_ce0;
output   C_array_we0;
output  [31:0] C_array_d0;
output  [11:0] Ar_array_address0;
output   Ar_array_ce0;
input  [31:0] Ar_array_q0;
input  [63:0] Ar_ndim_read;
input  [63:0] Ar_numel_read;
output  [2:0] Ar_shape_address0;
output   Ar_shape_ce0;
input  [63:0] Ar_shape_q0;
output  [18:0] B_array_address0;
output   B_array_ce0;
input  [31:0] B_array_q0;
output  [2:0] B_shape_address0;
output   B_shape_ce0;
input  [63:0] B_shape_q0;
input  [63:0] p_read4;
output  [18:0] fwork_address0;
output   fwork_ce0;
output   fwork_we0;
output  [31:0] fwork_d0;
input  [31:0] fwork_q0;
output  [18:0] fwork_address1;
output   fwork_ce1;
input  [31:0] fwork_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[11:0] C_array_address0;
reg C_array_ce0;
reg C_array_we0;
reg[31:0] C_array_d0;
reg Ar_array_ce0;
reg[2:0] Ar_shape_address0;
reg Ar_shape_ce0;
reg B_array_ce0;
reg[2:0] B_shape_address0;
reg B_shape_ce0;
reg[18:0] fwork_address0;
reg fwork_ce0;
reg fwork_we0;
reg[31:0] fwork_d0;
reg fwork_ce1;

(* fsm_encoding = "none" *) reg   [98:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [2:0] i_4_reg_477;
reg   [1:0] i_7_reg_497;
reg   [0:0] j_1_reg_509;
reg   [2:0] i_8_reg_520;
reg   [1:0] i_9_reg_531;
reg   [2:0] j3_reg_555;
reg   [31:0] tmp_22_reg_621;
reg   [63:0] k_reg_633;
wire   [63:0] i_21_fu_685_p2;
wire    ap_CS_fsm_state2;
wire   [1:0] i_23_fu_722_p2;
wire    ap_CS_fsm_state3;
wire   [0:0] exitcond7_fu_716_p2;
reg   [63:0] Ar_shape_load_reg_1174;
wire    ap_CS_fsm_state4;
wire  signed [19:0] tmp_28_fu_749_p1;
reg  signed [19:0] tmp_28_reg_1180;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state46;
wire   [63:0] grp_fu_753_p2;
reg   [63:0] free_axesA_reg_1195;
wire    ap_CS_fsm_state71;
wire   [63:0] grp_fu_758_p2;
reg   [63:0] free_axesB_reg_1200;
wire  signed [19:0] tmp_29_fu_764_p1;
reg  signed [19:0] tmp_29_reg_1206;
wire  signed [12:0] tmp_30_fu_768_p1;
reg  signed [12:0] tmp_30_reg_1211;
wire   [63:0] i_20_fu_775_p2;
reg   [63:0] i_20_reg_1216;
wire   [2:0] i_20_cast_fu_780_p2;
reg   [2:0] i_20_cast_reg_1221;
wire   [63:0] i_4_cast_fu_786_p1;
reg   [63:0] i_4_cast_reg_1226;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state72_pp0_stage0_iter0;
wire    ap_block_state73_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] exitcond8_fu_791_p2;
reg   [0:0] exitcond8_reg_1231;
wire   [2:0] i_22_fu_796_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [2:0] i_24_fu_812_p2;
wire    ap_CS_fsm_state75;
wire   [0:0] tmp_s_fu_807_p2;
wire   [0:0] exitcond1_fu_818_p2;
reg   [0:0] exitcond1_reg_1253;
wire    ap_CS_fsm_pp2_stage0;
wire    ap_block_state77_pp2_stage0_iter0;
wire    ap_block_state78_pp2_stage0_iter1;
wire    ap_block_pp2_stage0_11001;
wire   [1:0] i_25_fu_829_p2;
reg   [1:0] i_25_reg_1262;
reg    ap_enable_reg_pp2_iter0;
wire   [0:0] j_fu_835_p2;
wire   [63:0] i_8_cast_fu_846_p1;
reg   [63:0] i_8_cast_reg_1272;
wire    ap_CS_fsm_pp3_stage0;
wire    ap_block_state80_pp3_stage0_iter0;
wire    ap_block_state81_pp3_stage0_iter1;
wire    ap_block_state82_pp3_stage0_iter2;
wire    ap_block_pp3_stage0_11001;
reg   [63:0] i_8_cast_reg_1272_pp3_iter1_reg;
wire   [0:0] exitcond2_fu_851_p2;
reg   [0:0] exitcond2_reg_1277;
reg   [0:0] exitcond2_reg_1277_pp3_iter1_reg;
wire   [2:0] i_26_fu_856_p2;
reg    ap_enable_reg_pp3_iter0;
wire   [0:0] exitcond3_fu_862_p2;
reg   [0:0] exitcond3_reg_1296;
wire    ap_CS_fsm_pp4_stage0;
wire    ap_block_state84_pp4_stage0_iter0;
wire    ap_block_state85_pp4_stage0_iter1;
wire    ap_block_state86_pp4_stage0_iter2;
wire    ap_block_pp4_stage0_11001;
reg   [0:0] exitcond3_reg_1296_pp4_iter1_reg;
wire   [1:0] i_27_fu_868_p2;
reg    ap_enable_reg_pp4_iter0;
wire   [63:0] i_9_cast6_fu_874_p1;
reg   [63:0] i_9_cast6_reg_1305;
reg   [63:0] i_9_cast6_reg_1305_pp4_iter1_reg;
wire   [63:0] i_28_fu_889_p2;
reg   [63:0] i_28_reg_1323;
wire    ap_CS_fsm_state88;
wire   [19:0] tmp_32_fu_895_p1;
reg   [19:0] tmp_32_reg_1328;
wire   [0:0] exitcond5_fu_884_p2;
wire   [63:0] j3_cast_fu_898_p1;
reg   [63:0] j3_cast_reg_1334;
wire    ap_CS_fsm_pp5_stage0;
wire    ap_block_state90_pp5_stage0_iter0;
wire    ap_block_state91_pp5_stage0_iter1;
wire    ap_block_state92_pp5_stage0_iter2;
wire    ap_block_pp5_stage0_11001;
reg   [63:0] j3_cast_reg_1334_pp5_iter1_reg;
wire   [0:0] exitcond10_fu_903_p2;
reg   [0:0] exitcond10_reg_1339;
reg   [0:0] exitcond10_reg_1339_pp5_iter1_reg;
wire   [2:0] j_5_fu_908_p2;
reg    ap_enable_reg_pp5_iter0;
wire    ap_CS_fsm_state93;
wire   [18:0] i_29_fu_920_p2;
reg   [18:0] i_29_reg_1366;
wire    ap_CS_fsm_state95;
wire   [63:0] i_11_cast5_fu_926_p1;
reg   [63:0] i_11_cast5_reg_1371;
wire   [0:0] exitcond4_fu_914_p2;
reg   [18:0] B_array_addr_reg_1376;
wire   [127:0] bound_fu_938_p2;
reg   [127:0] bound_reg_1381;
wire   [1:0] j_6_fu_950_p2;
reg   [1:0] j_6_reg_1389;
wire    ap_CS_fsm_state97;
wire   [63:0] j4_cast4_fu_956_p1;
reg   [63:0] j4_cast4_reg_1394;
wire   [0:0] exitcond9_fu_944_p2;
wire   [0:0] ifzero_fu_961_p2;
reg   [0:0] ifzero_reg_1404;
wire    ap_CS_fsm_state98;
wire   [0:0] exitcond_flatten_fu_986_p2;
wire    ap_CS_fsm_state102;
wire   [127:0] indvar_flatten_next_fu_991_p2;
reg   [127:0] indvar_flatten_next_reg_1417;
wire   [63:0] j9_mid2_fu_1002_p3;
reg   [63:0] j9_mid2_reg_1422;
wire   [63:0] tmp_21_mid2_v_v_fu_1016_p3;
reg   [63:0] tmp_21_mid2_v_v_reg_1427;
wire   [19:0] tmp_22_mid2_fu_1032_p2;
reg   [19:0] tmp_22_mid2_reg_1432;
wire   [19:0] tmp_35_fu_1037_p1;
reg   [19:0] tmp_35_reg_1437;
reg   [11:0] C_array_addr_reg_1442;
wire   [0:0] exitcond_fu_1049_p2;
reg   [0:0] exitcond_reg_1447;
wire    ap_CS_fsm_pp6_stage0;
wire    ap_block_state103_pp6_stage0_iter0;
wire    ap_block_state107_pp6_stage0_iter1;
wire    ap_block_pp6_stage0_11001;
reg   [0:0] exitcond_reg_1447_pp6_iter1_reg;
wire   [63:0] k_2_fu_1054_p2;
reg   [63:0] k_2_reg_1451;
reg    ap_enable_reg_pp6_iter0;
reg   [31:0] fwork_load_reg_1466;
wire    ap_CS_fsm_pp6_stage1;
wire    ap_block_state104_pp6_stage1_iter0;
wire    ap_block_state108_pp6_stage1_iter1;
wire    ap_block_pp6_stage1_11001;
reg   [31:0] fwork_load_2_reg_1471;
wire   [31:0] grp_fu_671_p2;
reg   [31:0] tmp_25_reg_1476;
wire    ap_CS_fsm_pp6_stage3;
wire    ap_block_state106_pp6_stage3_iter0;
wire    ap_block_state110_pp6_stage3_iter1;
wire    ap_block_pp6_stage3_11001;
wire   [31:0] grp_fu_665_p2;
reg    ap_enable_reg_pp6_iter1;
wire   [63:0] j_7_fu_1094_p2;
wire    ap_CS_fsm_state111;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state72;
reg    ap_enable_reg_pp0_iter1;
wire    ap_CS_fsm_state76;
wire    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state77;
reg    ap_enable_reg_pp2_iter1;
wire    ap_CS_fsm_state79;
wire    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state80;
reg    ap_enable_reg_pp3_iter1;
reg    ap_enable_reg_pp3_iter2;
wire    ap_CS_fsm_state83;
wire    ap_block_pp4_stage0_subdone;
reg    ap_condition_pp4_exit_iter0_state84;
reg    ap_enable_reg_pp4_iter1;
reg    ap_enable_reg_pp4_iter2;
wire    ap_CS_fsm_state89;
wire    grp_k2c_idx2sub_fu_644_ap_idle;
wire    grp_k2c_idx2sub_fu_644_ap_ready;
wire    grp_k2c_idx2sub_fu_644_ap_done;
wire    ap_block_pp5_stage0_subdone;
reg    ap_condition_pp5_exit_iter0_state90;
reg    ap_enable_reg_pp5_iter1;
reg    ap_enable_reg_pp5_iter2;
wire    ap_block_pp6_stage0_subdone;
reg    ap_condition_pp6_exit_iter0_state103;
wire    ap_block_pp6_stage3_subdone;
reg   [2:0] permA_address0;
reg    permA_ce0;
reg    permA_we0;
reg   [63:0] permA_d0;
wire   [63:0] permA_q0;
reg   [2:0] permB_address0;
reg    permB_ce0;
reg    permB_we0;
reg   [1:0] permB_d0;
wire   [1:0] permB_q0;
reg   [2:0] freeA_address0;
reg    freeA_ce0;
reg    freeA_we0;
wire   [63:0] freeA_q0;
reg   [2:0] freeB_address0;
reg    freeB_ce0;
reg    freeB_we0;
wire   [1:0] freeB_q0;
reg   [2:0] newshpA_address0;
reg    newshpA_ce0;
reg    newshpA_we0;
wire   [63:0] newshpA_q0;
reg   [2:0] newshpB_address0;
reg    newshpB_ce0;
reg    newshpB_we0;
wire   [63:0] newshpB_q0;
reg   [2:0] Asub_address0;
reg    Asub_ce0;
reg    Asub_we0;
reg   [63:0] Asub_d0;
wire   [63:0] Asub_q0;
reg   [2:0] Bsub_address0;
reg    Bsub_ce0;
reg    Bsub_we0;
reg   [63:0] Bsub_d0;
wire   [63:0] Bsub_q0;
wire    grp_k2c_idx2sub_fu_644_ap_start;
reg   [63:0] grp_k2c_idx2sub_fu_644_idx;
wire   [2:0] grp_k2c_idx2sub_fu_644_sub_address0;
wire    grp_k2c_idx2sub_fu_644_sub_ce0;
wire    grp_k2c_idx2sub_fu_644_sub_we0;
wire   [63:0] grp_k2c_idx2sub_fu_644_sub_d0;
wire   [2:0] grp_k2c_idx2sub_fu_644_shape_address0;
wire    grp_k2c_idx2sub_fu_644_shape_ce0;
reg   [63:0] grp_k2c_idx2sub_fu_644_shape_q0;
reg   [63:0] grp_k2c_idx2sub_fu_644_ndim;
wire    grp_k2c_sub2idx_fu_656_ap_start;
wire    grp_k2c_sub2idx_fu_656_ap_done;
wire    grp_k2c_sub2idx_fu_656_ap_idle;
wire    grp_k2c_sub2idx_fu_656_ap_ready;
wire   [2:0] grp_k2c_sub2idx_fu_656_sub_address0;
wire    grp_k2c_sub2idx_fu_656_sub_ce0;
reg   [63:0] grp_k2c_sub2idx_fu_656_sub_q0;
wire   [2:0] grp_k2c_sub2idx_fu_656_shape_address0;
wire    grp_k2c_sub2idx_fu_656_shape_ce0;
reg   [63:0] grp_k2c_sub2idx_fu_656_shape_q0;
reg   [63:0] grp_k2c_sub2idx_fu_656_ndim;
wire   [63:0] grp_k2c_sub2idx_fu_656_ap_return;
reg   [63:0] i_reg_453;
wire   [0:0] exitcond6_fu_680_p2;
reg   [1:0] i_1_reg_465;
reg   [2:0] i_5_reg_488;
wire    ap_CS_fsm_state74;
reg   [1:0] ap_phi_mux_i_7_phi_fu_501_p4;
wire    ap_block_pp2_stage0;
reg   [63:0] i_10_reg_542;
wire    ap_CS_fsm_state94;
wire    ap_CS_fsm_state87;
reg   [18:0] i_11_reg_566;
reg   [1:0] j4_reg_577;
wire    ap_CS_fsm_state96;
wire    ap_CS_fsm_state101;
reg    ap_block_state101_on_subcall_done;
reg   [127:0] indvar_flatten_reg_588;
reg   [63:0] i_s_reg_599;
reg   [63:0] j9_reg_610;
reg   [63:0] ap_phi_mux_k_phi_fu_637_p4;
wire    ap_block_pp6_stage0;
reg    grp_k2c_idx2sub_fu_644_ap_start_reg;
reg    grp_k2c_sub2idx_fu_656_ap_start_reg;
wire    ap_CS_fsm_state100;
wire   [0:0] tmp_12_fu_691_p2;
wire   [0:0] tmp_fu_728_p2;
wire    ap_block_pp0_stage0;
wire   [63:0] i_5_cast_fu_802_p1;
wire   [63:0] j_1_cast_fu_824_p1;
wire   [63:0] i_7_cast7_fu_841_p1;
wire    ap_block_pp3_stage0;
wire    ap_block_pp4_stage0;
wire   [63:0] extLd_fu_879_p1;
wire    ap_block_pp5_stage0;
wire   [63:0] extLd1_fu_967_p1;
wire    ap_CS_fsm_state99;
wire   [63:0] sum9_cast_fu_981_p1;
wire   [63:0] tmp_25_cast_fu_1045_p1;
wire   [63:0] sum_cast_fu_1069_p1;
wire   [63:0] sum2_cast_fu_1089_p1;
reg   [63:0] count_fu_94;
wire   [63:0] count_4_fu_700_p2;
reg   [63:0] count_2_fu_130;
wire   [63:0] count_5_fu_738_p2;
wire    ap_block_pp6_stage3;
wire    ap_CS_fsm_pp6_stage2;
wire    ap_block_pp6_stage2;
wire   [21:0] grp_fu_758_p0;
wire   [2:0] tmp_31_fu_772_p1;
wire   [63:0] bound_fu_938_p0;
wire   [63:0] bound_fu_938_p1;
wire   [19:0] tmp_37_fu_972_p1;
wire   [19:0] sum9_fu_976_p2;
wire   [0:0] tmp_19_fu_997_p2;
wire   [63:0] i_30_fu_1010_p2;
wire  signed [19:0] tmp_34_fu_1028_p1;
wire  signed [12:0] grp_fu_1099_p3;
wire  signed [19:0] tmp_38_fu_1060_p1;
wire   [19:0] sum_fu_1064_p2;
wire   [19:0] tmp_24_fu_1074_p2;
wire   [19:0] tmp1_fu_1079_p2;
wire   [19:0] sum2_fu_1084_p2;
wire  signed [12:0] grp_fu_1099_p0;
wire   [12:0] grp_fu_1099_p2;
reg    grp_fu_753_ap_start;
wire    grp_fu_753_ap_done;
reg    grp_fu_758_ap_start;
wire    grp_fu_758_ap_done;
reg   [98:0] ap_NS_fsm;
wire    ap_block_pp6_stage1_subdone;
wire    ap_block_state105_pp6_stage2_iter0;
wire    ap_block_state109_pp6_stage2_iter1;
wire    ap_block_pp6_stage2_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
reg    ap_idle_pp4;
wire    ap_enable_pp4;
reg    ap_idle_pp5;
wire    ap_enable_pp5;
reg    ap_idle_pp6;
wire    ap_enable_pp6;
wire   [127:0] bound_fu_938_p00;
wire   [127:0] bound_fu_938_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 99'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp4_iter0 = 1'b0;
#0 ap_enable_reg_pp5_iter0 = 1'b0;
#0 ap_enable_reg_pp6_iter0 = 1'b0;
#0 ap_enable_reg_pp6_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter2 = 1'b0;
#0 ap_enable_reg_pp4_iter1 = 1'b0;
#0 ap_enable_reg_pp4_iter2 = 1'b0;
#0 ap_enable_reg_pp5_iter1 = 1'b0;
#0 ap_enable_reg_pp5_iter2 = 1'b0;
#0 grp_k2c_idx2sub_fu_644_ap_start_reg = 1'b0;
#0 grp_k2c_sub2idx_fu_656_ap_start_reg = 1'b0;
end

k2c_dot_1_permA #(
    .DataWidth( 64 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
permA_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(permA_address0),
    .ce0(permA_ce0),
    .we0(permA_we0),
    .d0(permA_d0),
    .q0(permA_q0)
);

k2c_dot_1_permB #(
    .DataWidth( 2 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
permB_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(permB_address0),
    .ce0(permB_ce0),
    .we0(permB_we0),
    .d0(permB_d0),
    .q0(permB_q0)
);

k2c_dot_1_permA #(
    .DataWidth( 64 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
freeA_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(freeA_address0),
    .ce0(freeA_ce0),
    .we0(freeA_we0),
    .d0(i_reg_453),
    .q0(freeA_q0)
);

k2c_dot_1_permB #(
    .DataWidth( 2 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
freeB_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(freeB_address0),
    .ce0(freeB_ce0),
    .we0(freeB_we0),
    .d0(i_1_reg_465),
    .q0(freeB_q0)
);

k2c_dot_1_permA #(
    .DataWidth( 64 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
newshpA_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(newshpA_address0),
    .ce0(newshpA_ce0),
    .we0(newshpA_we0),
    .d0(Ar_shape_q0),
    .q0(newshpA_q0)
);

k2c_dot_1_permA #(
    .DataWidth( 64 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
newshpB_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(newshpB_address0),
    .ce0(newshpB_ce0),
    .we0(newshpB_we0),
    .d0(B_shape_q0),
    .q0(newshpB_q0)
);

k2c_dot_1_permA #(
    .DataWidth( 64 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
Asub_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Asub_address0),
    .ce0(Asub_ce0),
    .we0(Asub_we0),
    .d0(Asub_d0),
    .q0(Asub_q0)
);

k2c_dot_1_permA #(
    .DataWidth( 64 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
Bsub_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Bsub_address0),
    .ce0(Bsub_ce0),
    .we0(Bsub_we0),
    .d0(Bsub_d0),
    .q0(Bsub_q0)
);

k2c_idx2sub grp_k2c_idx2sub_fu_644(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_k2c_idx2sub_fu_644_ap_start),
    .ap_done(grp_k2c_idx2sub_fu_644_ap_done),
    .ap_idle(grp_k2c_idx2sub_fu_644_ap_idle),
    .ap_ready(grp_k2c_idx2sub_fu_644_ap_ready),
    .idx(grp_k2c_idx2sub_fu_644_idx),
    .sub_address0(grp_k2c_idx2sub_fu_644_sub_address0),
    .sub_ce0(grp_k2c_idx2sub_fu_644_sub_ce0),
    .sub_we0(grp_k2c_idx2sub_fu_644_sub_we0),
    .sub_d0(grp_k2c_idx2sub_fu_644_sub_d0),
    .shape_address0(grp_k2c_idx2sub_fu_644_shape_address0),
    .shape_ce0(grp_k2c_idx2sub_fu_644_shape_ce0),
    .shape_q0(grp_k2c_idx2sub_fu_644_shape_q0),
    .ndim(grp_k2c_idx2sub_fu_644_ndim)
);

k2c_sub2idx grp_k2c_sub2idx_fu_656(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_k2c_sub2idx_fu_656_ap_start),
    .ap_done(grp_k2c_sub2idx_fu_656_ap_done),
    .ap_idle(grp_k2c_sub2idx_fu_656_ap_idle),
    .ap_ready(grp_k2c_sub2idx_fu_656_ap_ready),
    .sub_address0(grp_k2c_sub2idx_fu_656_sub_address0),
    .sub_ce0(grp_k2c_sub2idx_fu_656_sub_ce0),
    .sub_q0(grp_k2c_sub2idx_fu_656_sub_q0),
    .shape_address0(grp_k2c_sub2idx_fu_656_shape_address0),
    .shape_ce0(grp_k2c_sub2idx_fu_656_shape_ce0),
    .shape_q0(grp_k2c_sub2idx_fu_656_shape_q0),
    .ndim(grp_k2c_sub2idx_fu_656_ndim),
    .ap_return(grp_k2c_sub2idx_fu_656_ap_return)
);

face_classifier_cdEe #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
face_classifier_cdEe_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_22_reg_621),
    .din1(tmp_25_reg_1476),
    .ce(1'b1),
    .dout(grp_fu_665_p2)
);

face_classifier_ceOg #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
face_classifier_ceOg_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(fwork_load_reg_1466),
    .din1(fwork_load_2_reg_1471),
    .ce(1'b1),
    .dout(grp_fu_671_p2)
);

face_classifier_cfYi #(
    .ID( 1 ),
    .NUM_STAGE( 68 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
face_classifier_cfYi_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_753_ap_start),
    .done(grp_fu_753_ap_done),
    .din0(Ar_numel_read),
    .din1(Ar_shape_q0),
    .ce(1'b1),
    .dout(grp_fu_753_p2)
);

face_classifier_cg8j #(
    .ID( 1 ),
    .NUM_STAGE( 26 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
face_classifier_cg8j_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_758_ap_start),
    .done(grp_fu_758_ap_done),
    .din0(grp_fu_758_p0),
    .din1(B_shape_q0),
    .ce(1'b1),
    .dout(grp_fu_758_p2)
);

face_classifier_chbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
face_classifier_chbi_U16(
    .din0(grp_fu_1099_p0),
    .din1(tmp_30_reg_1211),
    .din2(grp_fu_1099_p2),
    .dout(grp_fu_1099_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state72) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state71)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state72))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state72);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state71)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state77) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state76)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state77))) begin
            ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state77);
        end else if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if ((1'b1 == ap_CS_fsm_state76)) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_condition_pp3_exit_iter0_state80) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state79)) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp3_exit_iter0_state80)) begin
                ap_enable_reg_pp3_iter1 <= (1'b1 ^ ap_condition_pp3_exit_iter0_state80);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
        end else if ((1'b1 == ap_CS_fsm_state79)) begin
            ap_enable_reg_pp3_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp4_stage0_subdone) & (1'b1 == ap_condition_pp4_exit_iter0_state84) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
            ap_enable_reg_pp4_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state83)) begin
            ap_enable_reg_pp4_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp4_exit_iter0_state84)) begin
                ap_enable_reg_pp4_iter1 <= (1'b1 ^ ap_condition_pp4_exit_iter0_state84);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter2 <= ap_enable_reg_pp4_iter1;
        end else if ((1'b1 == ap_CS_fsm_state83)) begin
            ap_enable_reg_pp4_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp5_stage0_subdone) & (1'b1 == ap_condition_pp5_exit_iter0_state90) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
            ap_enable_reg_pp5_iter0 <= 1'b0;
        end else if (((grp_k2c_idx2sub_fu_644_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state89))) begin
            ap_enable_reg_pp5_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp5_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp5_exit_iter0_state90)) begin
                ap_enable_reg_pp5_iter1 <= (1'b1 ^ ap_condition_pp5_exit_iter0_state90);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp5_iter1 <= ap_enable_reg_pp5_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp5_stage0_subdone)) begin
            ap_enable_reg_pp5_iter2 <= ap_enable_reg_pp5_iter1;
        end else if (((grp_k2c_idx2sub_fu_644_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state89))) begin
            ap_enable_reg_pp5_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp6_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp6_stage0_subdone) & (1'b1 == ap_condition_pp6_exit_iter0_state103) & (1'b1 == ap_CS_fsm_pp6_stage0))) begin
            ap_enable_reg_pp6_iter0 <= 1'b0;
        end else if (((exitcond_flatten_fu_986_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state102))) begin
            ap_enable_reg_pp6_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp6_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp6_stage3_subdone) & (1'b1 == ap_condition_pp6_exit_iter0_state103) & (1'b1 == ap_CS_fsm_pp6_stage3))) begin
            ap_enable_reg_pp6_iter1 <= (1'b1 ^ ap_condition_pp6_exit_iter0_state103);
        end else if (((1'b0 == ap_block_pp6_stage3_subdone) & (1'b1 == ap_CS_fsm_pp6_stage3))) begin
            ap_enable_reg_pp6_iter1 <= ap_enable_reg_pp6_iter0;
        end else if (((exitcond_flatten_fu_986_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state102))) begin
            ap_enable_reg_pp6_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_k2c_idx2sub_fu_644_ap_start_reg <= 1'b0;
    end else begin
        if ((((exitcond4_fu_914_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state95)) | ((exitcond5_fu_884_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state88)))) begin
            grp_k2c_idx2sub_fu_644_ap_start_reg <= 1'b1;
        end else if ((grp_k2c_idx2sub_fu_644_ap_ready == 1'b1)) begin
            grp_k2c_idx2sub_fu_644_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_k2c_sub2idx_fu_656_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93))) begin
            grp_k2c_sub2idx_fu_656_ap_start_reg <= 1'b1;
        end else if ((grp_k2c_sub2idx_fu_656_ap_ready == 1'b1)) begin
            grp_k2c_sub2idx_fu_656_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_728_p2 == 1'd0) & (exitcond7_fu_716_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        count_2_fu_130 <= count_5_fu_738_p2;
    end else if (((exitcond6_fu_680_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        count_2_fu_130 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_12_fu_691_p2 == 1'd0) & (exitcond6_fu_680_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        count_fu_94 <= count_4_fu_700_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        count_fu_94 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        i_10_reg_542 <= 64'd0;
    end else if (((grp_k2c_sub2idx_fu_656_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state94))) begin
        i_10_reg_542 <= i_28_reg_1323;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond9_fu_944_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state97))) begin
        i_11_reg_566 <= i_29_reg_1366;
    end else if (((exitcond5_fu_884_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state88))) begin
        i_11_reg_566 <= 19'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond7_fu_716_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        i_1_reg_465 <= i_23_fu_722_p2;
    end else if (((exitcond6_fu_680_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_1_reg_465 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond8_fu_791_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_4_reg_477 <= i_22_fu_796_p2;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        i_4_reg_477 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        i_5_reg_488 <= i_20_cast_reg_1221;
    end else if (((tmp_s_fu_807_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state75))) begin
        i_5_reg_488 <= i_24_fu_812_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        i_7_reg_497 <= 2'd1;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond1_reg_1253 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        i_7_reg_497 <= i_25_reg_1262;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        i_8_reg_520 <= 3'd0;
    end else if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond2_fu_851_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        i_8_reg_520 <= i_26_fu_856_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        i_9_reg_531 <= 2'd0;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (exitcond3_fu_862_p2 == 1'd0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        i_9_reg_531 <= i_27_fu_868_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond6_fu_680_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_reg_453 <= i_21_fu_685_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_reg_453 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state111)) begin
        i_s_reg_599 <= tmp_21_mid2_v_v_reg_1427;
    end else if (((exitcond4_fu_914_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state95))) begin
        i_s_reg_599 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state111)) begin
        indvar_flatten_reg_588 <= indvar_flatten_next_reg_1417;
    end else if (((exitcond4_fu_914_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state95))) begin
        indvar_flatten_reg_588 <= 128'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (exitcond10_fu_903_p2 == 1'd0) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        j3_reg_555 <= j_5_fu_908_p2;
    end else if (((grp_k2c_idx2sub_fu_644_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state89))) begin
        j3_reg_555 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state101_on_subcall_done) & (1'b1 == ap_CS_fsm_state101))) begin
        j4_reg_577 <= j_6_reg_1389;
    end else if (((grp_k2c_idx2sub_fu_644_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state96))) begin
        j4_reg_577 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state111)) begin
        j9_reg_610 <= j_7_fu_1094_p2;
    end else if (((exitcond4_fu_914_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state95))) begin
        j9_reg_610 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        j_1_reg_509 <= 1'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond1_fu_818_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        j_1_reg_509 <= j_fu_835_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp6_stage0_11001) & (exitcond_reg_1447 == 1'd0) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0))) begin
        k_reg_633 <= k_2_reg_1451;
    end else if (((exitcond_flatten_fu_986_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state102))) begin
        k_reg_633 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp6_stage3_11001) & (exitcond_reg_1447_pp6_iter1_reg == 1'd0) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage3))) begin
        tmp_22_reg_621 <= grp_fu_665_p2;
    end else if (((exitcond_flatten_fu_986_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state102))) begin
        tmp_22_reg_621 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        Ar_shape_load_reg_1174 <= Ar_shape_q0;
        tmp_28_reg_1180 <= tmp_28_fu_749_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_fu_914_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state95))) begin
        B_array_addr_reg_1376 <= i_11_cast5_fu_926_p1;
        i_11_cast5_reg_1371[18 : 0] <= i_11_cast5_fu_926_p1[18 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_986_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state102))) begin
        C_array_addr_reg_1442 <= tmp_25_cast_fu_1045_p1;
        j9_mid2_reg_1422 <= j9_mid2_fu_1002_p3;
        tmp_21_mid2_v_v_reg_1427 <= tmp_21_mid2_v_v_fu_1016_p3;
        tmp_22_mid2_reg_1432 <= tmp_22_mid2_fu_1032_p2;
        tmp_35_reg_1437 <= tmp_35_fu_1037_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_fu_914_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state95))) begin
        bound_reg_1381 <= bound_fu_938_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        exitcond10_reg_1339 <= exitcond10_fu_903_p2;
        exitcond10_reg_1339_pp5_iter1_reg <= exitcond10_reg_1339;
        j3_cast_reg_1334[2 : 0] <= j3_cast_fu_898_p1[2 : 0];
        j3_cast_reg_1334_pp5_iter1_reg[2 : 0] <= j3_cast_reg_1334[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        exitcond1_reg_1253 <= exitcond1_fu_818_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        exitcond2_reg_1277 <= exitcond2_fu_851_p2;
        exitcond2_reg_1277_pp3_iter1_reg <= exitcond2_reg_1277;
        i_8_cast_reg_1272[2 : 0] <= i_8_cast_fu_846_p1[2 : 0];
        i_8_cast_reg_1272_pp3_iter1_reg[2 : 0] <= i_8_cast_reg_1272[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        exitcond3_reg_1296 <= exitcond3_fu_862_p2;
        exitcond3_reg_1296_pp4_iter1_reg <= exitcond3_reg_1296;
        i_9_cast6_reg_1305_pp4_iter1_reg[1 : 0] <= i_9_cast6_reg_1305[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond8_reg_1231 <= exitcond8_fu_791_p2;
        i_4_cast_reg_1226[2 : 0] <= i_4_cast_fu_786_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp6_stage0_11001) & (1'b1 == ap_CS_fsm_pp6_stage0))) begin
        exitcond_reg_1447 <= exitcond_fu_1049_p2;
        exitcond_reg_1447_pp6_iter1_reg <= exitcond_reg_1447;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        free_axesA_reg_1195 <= grp_fu_753_p2;
        free_axesB_reg_1200 <= grp_fu_758_p2;
        i_20_cast_reg_1221 <= i_20_cast_fu_780_p2;
        i_20_reg_1216 <= i_20_fu_775_p2;
        tmp_29_reg_1206 <= tmp_29_fu_764_p1;
        tmp_30_reg_1211 <= tmp_30_fu_768_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp6_stage1_11001) & (exitcond_reg_1447 == 1'd0) & (1'b1 == ap_CS_fsm_pp6_stage1) & (ap_enable_reg_pp6_iter0 == 1'b1))) begin
        fwork_load_2_reg_1471 <= fwork_q1;
        fwork_load_reg_1466 <= fwork_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond1_fu_818_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        i_25_reg_1262 <= i_25_fu_829_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state88)) begin
        i_28_reg_1323 <= i_28_fu_889_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state95)) begin
        i_29_reg_1366 <= i_29_fu_920_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (exitcond3_fu_862_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        i_9_cast6_reg_1305[1 : 0] <= i_9_cast6_fu_874_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond9_fu_944_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state97))) begin
        ifzero_reg_1404 <= ifzero_fu_961_p2;
        j4_cast4_reg_1394[1 : 0] <= j4_cast4_fu_956_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state102)) begin
        indvar_flatten_next_reg_1417 <= indvar_flatten_next_fu_991_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state97)) begin
        j_6_reg_1389 <= j_6_fu_950_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0))) begin
        k_2_reg_1451 <= k_2_fu_1054_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp6_stage3_11001) & (exitcond_reg_1447 == 1'd0) & (1'b1 == ap_CS_fsm_pp6_stage3))) begin
        tmp_25_reg_1476 <= grp_fu_671_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond5_fu_884_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state88))) begin
        tmp_32_reg_1328 <= tmp_32_fu_895_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        Ar_array_ce0 = 1'b1;
    end else begin
        Ar_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        Ar_shape_address0 = permA_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        Ar_shape_address0 = p_read4;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        Ar_shape_address0 = grp_k2c_idx2sub_fu_644_shape_address0;
    end else begin
        Ar_shape_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        Ar_shape_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        Ar_shape_ce0 = grp_k2c_idx2sub_fu_644_shape_ce0;
    end else begin
        Ar_shape_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state99)) begin
        Asub_address0 = j4_cast4_reg_1394;
    end else if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        Asub_address0 = permA_q0;
    end else if (((ifzero_reg_1404 == 1'd1) & (1'b1 == ap_CS_fsm_state101))) begin
        Asub_address0 = grp_k2c_sub2idx_fu_656_sub_address0;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        Asub_address0 = grp_k2c_idx2sub_fu_644_sub_address0;
    end else begin
        Asub_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state99) | ((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)))) begin
        Asub_ce0 = 1'b1;
    end else if (((ifzero_reg_1404 == 1'd1) & (1'b1 == ap_CS_fsm_state101))) begin
        Asub_ce0 = grp_k2c_sub2idx_fu_656_sub_ce0;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        Asub_ce0 = grp_k2c_idx2sub_fu_644_sub_ce0;
    end else begin
        Asub_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state99)) begin
        Asub_d0 = Bsub_q0;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        Asub_d0 = grp_k2c_idx2sub_fu_644_sub_d0;
    end else begin
        Asub_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state99)) begin
        Asub_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        Asub_we0 = grp_k2c_idx2sub_fu_644_sub_we0;
    end else begin
        Asub_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state100)) begin
        B_array_ce0 = 1'b1;
    end else begin
        B_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        B_shape_address0 = extLd_fu_879_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        B_shape_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        B_shape_address0 = grp_k2c_idx2sub_fu_644_shape_address0;
    end else begin
        B_shape_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | ((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)))) begin
        B_shape_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        B_shape_ce0 = grp_k2c_idx2sub_fu_644_shape_ce0;
    end else begin
        B_shape_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state98)) begin
        Bsub_address0 = extLd1_fu_967_p1;
    end else if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter2 == 1'b1))) begin
        Bsub_address0 = j3_cast_reg_1334_pp5_iter1_reg;
    end else if ((1'b1 == ap_CS_fsm_state94)) begin
        Bsub_address0 = grp_k2c_sub2idx_fu_656_sub_address0;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        Bsub_address0 = grp_k2c_idx2sub_fu_644_sub_address0;
    end else begin
        Bsub_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state98) | ((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter2 == 1'b1)))) begin
        Bsub_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state94)) begin
        Bsub_ce0 = grp_k2c_sub2idx_fu_656_sub_ce0;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        Bsub_ce0 = grp_k2c_idx2sub_fu_644_sub_ce0;
    end else begin
        Bsub_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter2 == 1'b1))) begin
        Bsub_d0 = Asub_q0;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        Bsub_d0 = grp_k2c_idx2sub_fu_644_sub_d0;
    end else begin
        Bsub_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (exitcond10_reg_1339_pp5_iter1_reg == 1'd0) & (ap_enable_reg_pp5_iter2 == 1'b1))) begin
        Bsub_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        Bsub_we0 = grp_k2c_idx2sub_fu_644_sub_we0;
    end else begin
        Bsub_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage3) & (1'b0 == ap_block_pp6_stage3))) begin
        C_array_address0 = C_array_addr_reg_1442;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        C_array_address0 = tmp_25_cast_fu_1045_p1;
    end else begin
        C_array_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state102) | ((1'b0 == ap_block_pp6_stage3_11001) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage3)))) begin
        C_array_ce0 = 1'b1;
    end else begin
        C_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage3) & (1'b0 == ap_block_pp6_stage3))) begin
        C_array_d0 = grp_fu_665_p2;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        C_array_d0 = 32'd0;
    end else begin
        C_array_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp6_stage3_11001) & (exitcond_reg_1447_pp6_iter1_reg == 1'd0) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage3)) | ((exitcond_flatten_fu_986_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state102)))) begin
        C_array_we0 = 1'b1;
    end else begin
        C_array_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond8_fu_791_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state72 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state72 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond1_fu_818_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state77 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state77 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond2_fu_851_p2 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state80 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state80 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond3_fu_862_p2 == 1'd1)) begin
        ap_condition_pp4_exit_iter0_state84 = 1'b1;
    end else begin
        ap_condition_pp4_exit_iter0_state84 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond10_fu_903_p2 == 1'd1)) begin
        ap_condition_pp5_exit_iter0_state90 = 1'b1;
    end else begin
        ap_condition_pp5_exit_iter0_state90 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_fu_1049_p2 == 1'd1)) begin
        ap_condition_pp6_exit_iter0_state103 = 1'b1;
    end else begin
        ap_condition_pp6_exit_iter0_state103 = 1'b0;
    end
end

always @ (*) begin
    if ((((exitcond_flatten_fu_986_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state102)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter2 == 1'b0) & (ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b0))) begin
        ap_idle_pp4 = 1'b1;
    end else begin
        ap_idle_pp4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp5_iter2 == 1'b0) & (ap_enable_reg_pp5_iter1 == 1'b0) & (ap_enable_reg_pp5_iter0 == 1'b0))) begin
        ap_idle_pp5 = 1'b1;
    end else begin
        ap_idle_pp5 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter1 == 1'b0) & (ap_enable_reg_pp6_iter0 == 1'b0))) begin
        ap_idle_pp6 = 1'b1;
    end else begin
        ap_idle_pp6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (exitcond1_reg_1253 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_i_7_phi_fu_501_p4 = i_25_reg_1262;
    end else begin
        ap_phi_mux_i_7_phi_fu_501_p4 = i_7_reg_497;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp6_stage0) & (exitcond_reg_1447 == 1'd0) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0))) begin
        ap_phi_mux_k_phi_fu_637_p4 = k_2_reg_1451;
    end else begin
        ap_phi_mux_k_phi_fu_637_p4 = k_reg_633;
    end
end

always @ (*) begin
    if (((exitcond_flatten_fu_986_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state102))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        freeA_address0 = i_4_cast_fu_786_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        freeA_address0 = count_fu_94;
    end else begin
        freeA_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        freeA_ce0 = 1'b1;
    end else begin
        freeA_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_12_fu_691_p2 == 1'd0) & (exitcond6_fu_680_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        freeA_we0 = 1'b1;
    end else begin
        freeA_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        freeB_address0 = j_1_cast_fu_824_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        freeB_address0 = count_2_fu_130;
    end else begin
        freeB_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        freeB_ce0 = 1'b1;
    end else begin
        freeB_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_728_p2 == 1'd0) & (exitcond7_fu_716_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        freeB_we0 = 1'b1;
    end else begin
        freeB_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp6_stage0) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0))) begin
        fwork_address0 = sum_cast_fu_1069_p1;
    end else if ((1'b1 == ap_CS_fsm_state101)) begin
        fwork_address0 = sum9_cast_fu_981_p1;
    end else if ((1'b1 == ap_CS_fsm_state94)) begin
        fwork_address0 = grp_k2c_sub2idx_fu_656_ap_return;
    end else begin
        fwork_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state101_on_subcall_done) & (1'b1 == ap_CS_fsm_state101)) | ((grp_k2c_sub2idx_fu_656_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state94)) | ((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0)))) begin
        fwork_ce0 = 1'b1;
    end else begin
        fwork_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0))) begin
        fwork_ce1 = 1'b1;
    end else begin
        fwork_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state101)) begin
        fwork_d0 = B_array_q0;
    end else if ((1'b1 == ap_CS_fsm_state94)) begin
        fwork_d0 = Ar_array_q0;
    end else begin
        fwork_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state101_on_subcall_done) & (ifzero_reg_1404 == 1'd1) & (1'b1 == ap_CS_fsm_state101)) | ((grp_k2c_sub2idx_fu_656_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state94)))) begin
        fwork_we0 = 1'b1;
    end else begin
        fwork_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_753_ap_start = 1'b1;
    end else begin
        grp_fu_753_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        grp_fu_758_ap_start = 1'b1;
    end else begin
        grp_fu_758_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state96)) begin
        grp_k2c_idx2sub_fu_644_idx = i_11_cast5_reg_1371;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        grp_k2c_idx2sub_fu_644_idx = i_10_reg_542;
    end else begin
        grp_k2c_idx2sub_fu_644_idx = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state96)) begin
        grp_k2c_idx2sub_fu_644_ndim = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        grp_k2c_idx2sub_fu_644_ndim = Ar_ndim_read;
    end else begin
        grp_k2c_idx2sub_fu_644_ndim = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state96)) begin
        grp_k2c_idx2sub_fu_644_shape_q0 = B_shape_q0;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        grp_k2c_idx2sub_fu_644_shape_q0 = Ar_shape_q0;
    end else begin
        grp_k2c_idx2sub_fu_644_shape_q0 = 'bx;
    end
end

always @ (*) begin
    if (((ifzero_reg_1404 == 1'd1) & (1'b1 == ap_CS_fsm_state101))) begin
        grp_k2c_sub2idx_fu_656_ndim = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state94)) begin
        grp_k2c_sub2idx_fu_656_ndim = Ar_ndim_read;
    end else begin
        grp_k2c_sub2idx_fu_656_ndim = 'bx;
    end
end

always @ (*) begin
    if (((ifzero_reg_1404 == 1'd1) & (1'b1 == ap_CS_fsm_state101))) begin
        grp_k2c_sub2idx_fu_656_shape_q0 = newshpB_q0;
    end else if ((1'b1 == ap_CS_fsm_state94)) begin
        grp_k2c_sub2idx_fu_656_shape_q0 = newshpA_q0;
    end else begin
        grp_k2c_sub2idx_fu_656_shape_q0 = 'bx;
    end
end

always @ (*) begin
    if (((ifzero_reg_1404 == 1'd1) & (1'b1 == ap_CS_fsm_state101))) begin
        grp_k2c_sub2idx_fu_656_sub_q0 = Asub_q0;
    end else if ((1'b1 == ap_CS_fsm_state94)) begin
        grp_k2c_sub2idx_fu_656_sub_q0 = Bsub_q0;
    end else begin
        grp_k2c_sub2idx_fu_656_sub_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        newshpA_address0 = i_8_cast_reg_1272_pp3_iter1_reg;
    end else if ((1'b1 == ap_CS_fsm_state94)) begin
        newshpA_address0 = grp_k2c_sub2idx_fu_656_shape_address0;
    end else begin
        newshpA_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        newshpA_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state94)) begin
        newshpA_ce0 = grp_k2c_sub2idx_fu_656_shape_ce0;
    end else begin
        newshpA_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond2_reg_1277_pp3_iter1_reg == 1'd0) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        newshpA_we0 = 1'b1;
    end else begin
        newshpA_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        newshpB_address0 = i_9_cast6_reg_1305_pp4_iter1_reg;
    end else if (((ifzero_reg_1404 == 1'd1) & (1'b1 == ap_CS_fsm_state101))) begin
        newshpB_address0 = grp_k2c_sub2idx_fu_656_shape_address0;
    end else begin
        newshpB_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        newshpB_ce0 = 1'b1;
    end else if (((ifzero_reg_1404 == 1'd1) & (1'b1 == ap_CS_fsm_state101))) begin
        newshpB_ce0 = grp_k2c_sub2idx_fu_656_shape_ce0;
    end else begin
        newshpB_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (exitcond3_reg_1296_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        newshpB_we0 = 1'b1;
    end else begin
        newshpB_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        permA_address0 = j3_cast_fu_898_p1;
    end else if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        permA_address0 = i_8_cast_fu_846_p1;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        permA_address0 = i_5_cast_fu_802_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        permA_address0 = i_4_cast_reg_1226;
    end else begin
        permA_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state75) | ((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        permA_ce0 = 1'b1;
    end else begin
        permA_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        permA_d0 = p_read4;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        permA_d0 = freeA_q0;
    end else begin
        permA_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_s_fu_807_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state75)) | ((exitcond8_reg_1231 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        permA_we0 = 1'b1;
    end else begin
        permA_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state97)) begin
        permB_address0 = j4_cast4_fu_956_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        permB_address0 = i_9_cast6_fu_874_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        permB_address0 = i_7_cast7_fu_841_p1;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        permB_address0 = 64'd0;
    end else begin
        permB_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state97) | ((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        permB_ce0 = 1'b1;
    end else begin
        permB_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        permB_d0 = freeB_q0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        permB_d0 = 2'd0;
    end else begin
        permB_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state76) | ((1'b0 == ap_block_pp2_stage0_11001) & (exitcond1_reg_1253 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        permB_we0 = 1'b1;
    end else begin
        permB_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((exitcond6_fu_680_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((exitcond7_fu_716_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (exitcond8_fu_791_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (exitcond8_fu_791_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            if (((tmp_s_fu_807_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state75))) begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if (~((1'b0 == ap_block_pp2_stage0_subdone) & (exitcond1_fu_818_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((1'b0 == ap_block_pp2_stage0_subdone) & (exitcond1_fu_818_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_pp3_stage0;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((ap_enable_reg_pp3_iter1 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone) & (exitcond2_fu_851_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1)) & ~((ap_enable_reg_pp3_iter1 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if ((((ap_enable_reg_pp3_iter1 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter2 == 1'b1)) | ((ap_enable_reg_pp3_iter1 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone) & (exitcond2_fu_851_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state83;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage0;
        end
        ap_ST_fsm_pp4_stage0 : begin
            if ((~((ap_enable_reg_pp4_iter1 == 1'b0) & (1'b0 == ap_block_pp4_stage0_subdone) & (exitcond3_fu_862_p2 == 1'd1) & (ap_enable_reg_pp4_iter0 == 1'b1)) & ~((ap_enable_reg_pp4_iter1 == 1'b0) & (1'b0 == ap_block_pp4_stage0_subdone) & (ap_enable_reg_pp4_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end else if ((((ap_enable_reg_pp4_iter1 == 1'b0) & (1'b0 == ap_block_pp4_stage0_subdone) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_enable_reg_pp4_iter1 == 1'b0) & (1'b0 == ap_block_pp4_stage0_subdone) & (exitcond3_fu_862_p2 == 1'd1) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state87;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            if (((exitcond5_fu_884_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state88))) begin
                ap_NS_fsm = ap_ST_fsm_state95;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state89;
            end
        end
        ap_ST_fsm_state89 : begin
            if (((grp_k2c_idx2sub_fu_644_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state89))) begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state89;
            end
        end
        ap_ST_fsm_pp5_stage0 : begin
            if ((~((ap_enable_reg_pp5_iter1 == 1'b0) & (1'b0 == ap_block_pp5_stage0_subdone) & (exitcond10_fu_903_p2 == 1'd1) & (ap_enable_reg_pp5_iter0 == 1'b1)) & ~((ap_enable_reg_pp5_iter1 == 1'b0) & (1'b0 == ap_block_pp5_stage0_subdone) & (ap_enable_reg_pp5_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage0;
            end else if ((((ap_enable_reg_pp5_iter1 == 1'b0) & (1'b0 == ap_block_pp5_stage0_subdone) & (ap_enable_reg_pp5_iter2 == 1'b1)) | ((ap_enable_reg_pp5_iter1 == 1'b0) & (1'b0 == ap_block_pp5_stage0_subdone) & (exitcond10_fu_903_p2 == 1'd1) & (ap_enable_reg_pp5_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state93;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage0;
            end
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            if (((grp_k2c_sub2idx_fu_656_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state94))) begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state94;
            end
        end
        ap_ST_fsm_state95 : begin
            if (((exitcond4_fu_914_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state95))) begin
                ap_NS_fsm = ap_ST_fsm_state102;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state96;
            end
        end
        ap_ST_fsm_state96 : begin
            if (((grp_k2c_idx2sub_fu_644_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state96))) begin
                ap_NS_fsm = ap_ST_fsm_state97;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state96;
            end
        end
        ap_ST_fsm_state97 : begin
            if (((exitcond9_fu_944_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state97))) begin
                ap_NS_fsm = ap_ST_fsm_state95;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state98;
            end
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_state99;
        end
        ap_ST_fsm_state99 : begin
            if (((ifzero_reg_1404 == 1'd0) & (1'b1 == ap_CS_fsm_state99))) begin
                ap_NS_fsm = ap_ST_fsm_state101;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state100;
            end
        end
        ap_ST_fsm_state100 : begin
            ap_NS_fsm = ap_ST_fsm_state101;
        end
        ap_ST_fsm_state101 : begin
            if (((1'b0 == ap_block_state101_on_subcall_done) & (1'b1 == ap_CS_fsm_state101))) begin
                ap_NS_fsm = ap_ST_fsm_state97;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state101;
            end
        end
        ap_ST_fsm_state102 : begin
            if (((exitcond_flatten_fu_986_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state102))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage0;
            end
        end
        ap_ST_fsm_pp6_stage0 : begin
            if ((~((1'b0 == ap_block_pp6_stage0_subdone) & (ap_enable_reg_pp6_iter1 == 1'b0) & (exitcond_fu_1049_p2 == 1'd1) & (ap_enable_reg_pp6_iter0 == 1'b1)) & (1'b0 == ap_block_pp6_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage1;
            end else if (((1'b0 == ap_block_pp6_stage0_subdone) & (ap_enable_reg_pp6_iter1 == 1'b0) & (exitcond_fu_1049_p2 == 1'd1) & (ap_enable_reg_pp6_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state111;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage0;
            end
        end
        ap_ST_fsm_pp6_stage1 : begin
            if ((1'b0 == ap_block_pp6_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage1;
            end
        end
        ap_ST_fsm_pp6_stage2 : begin
            if ((1'b0 == ap_block_pp6_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage2;
            end
        end
        ap_ST_fsm_pp6_stage3 : begin
            if ((~((1'b0 == ap_block_pp6_stage3_subdone) & (ap_enable_reg_pp6_iter0 == 1'b0) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage3)) & (1'b0 == ap_block_pp6_stage3_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage0;
            end else if (((1'b0 == ap_block_pp6_stage3_subdone) & (ap_enable_reg_pp6_iter0 == 1'b0) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage3))) begin
                ap_NS_fsm = ap_ST_fsm_state111;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage3;
            end
        end
        ap_ST_fsm_state111 : begin
            ap_NS_fsm = ap_ST_fsm_state102;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Ar_array_address0 = i_10_reg_542;

assign B_array_address0 = B_array_addr_reg_1376;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_pp4_stage0 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_pp5_stage0 = ap_CS_fsm[32'd83];

assign ap_CS_fsm_pp6_stage0 = ap_CS_fsm[32'd94];

assign ap_CS_fsm_pp6_stage1 = ap_CS_fsm[32'd95];

assign ap_CS_fsm_pp6_stage2 = ap_CS_fsm[32'd96];

assign ap_CS_fsm_pp6_stage3 = ap_CS_fsm[32'd97];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state100 = ap_CS_fsm[32'd91];

assign ap_CS_fsm_state101 = ap_CS_fsm[32'd92];

assign ap_CS_fsm_state102 = ap_CS_fsm[32'd93];

assign ap_CS_fsm_state111 = ap_CS_fsm[32'd98];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state83 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state87 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state88 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state89 = ap_CS_fsm[32'd82];

assign ap_CS_fsm_state93 = ap_CS_fsm[32'd84];

assign ap_CS_fsm_state94 = ap_CS_fsm[32'd85];

assign ap_CS_fsm_state95 = ap_CS_fsm[32'd86];

assign ap_CS_fsm_state96 = ap_CS_fsm[32'd87];

assign ap_CS_fsm_state97 = ap_CS_fsm[32'd88];

assign ap_CS_fsm_state98 = ap_CS_fsm[32'd89];

assign ap_CS_fsm_state99 = ap_CS_fsm[32'd90];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage3_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state101_on_subcall_done = ((grp_k2c_sub2idx_fu_656_ap_done == 1'b0) & (ifzero_reg_1404 == 1'd1));
end

assign ap_block_state103_pp6_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state104_pp6_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state105_pp6_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state106_pp6_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state107_pp6_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state108_pp6_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state109_pp6_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state110_pp6_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp3_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp3_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp4_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp4_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp4_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp5_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state91_pp5_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state92_pp5_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_enable_pp4 = (ap_idle_pp4 ^ 1'b1);

assign ap_enable_pp5 = (ap_idle_pp5 ^ 1'b1);

assign ap_enable_pp6 = (ap_idle_pp6 ^ 1'b1);

assign bound_fu_938_p0 = bound_fu_938_p00;

assign bound_fu_938_p00 = free_axesB_reg_1200;

assign bound_fu_938_p1 = bound_fu_938_p10;

assign bound_fu_938_p10 = free_axesA_reg_1195;

assign bound_fu_938_p2 = (bound_fu_938_p0 * bound_fu_938_p1);

assign count_4_fu_700_p2 = (count_fu_94 + 64'd1);

assign count_5_fu_738_p2 = (count_2_fu_130 + 64'd1);

assign exitcond10_fu_903_p2 = ((j3_cast_fu_898_p1 == Ar_ndim_read) ? 1'b1 : 1'b0);

assign exitcond1_fu_818_p2 = ((ap_phi_mux_i_7_phi_fu_501_p4 == 2'd2) ? 1'b1 : 1'b0);

assign exitcond2_fu_851_p2 = ((i_8_cast_fu_846_p1 == Ar_ndim_read) ? 1'b1 : 1'b0);

assign exitcond3_fu_862_p2 = ((i_9_reg_531 == 2'd2) ? 1'b1 : 1'b0);

assign exitcond4_fu_914_p2 = ((i_11_reg_566 == 19'd262200) ? 1'b1 : 1'b0);

assign exitcond5_fu_884_p2 = ((i_10_reg_542 == Ar_numel_read) ? 1'b1 : 1'b0);

assign exitcond6_fu_680_p2 = ((i_reg_453 == Ar_ndim_read) ? 1'b1 : 1'b0);

assign exitcond7_fu_716_p2 = ((i_1_reg_465 == 2'd2) ? 1'b1 : 1'b0);

assign exitcond8_fu_791_p2 = ((i_4_cast_fu_786_p1 == i_20_reg_1216) ? 1'b1 : 1'b0);

assign exitcond9_fu_944_p2 = ((j4_reg_577 == 2'd2) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_986_p2 = ((indvar_flatten_reg_588 == bound_reg_1381) ? 1'b1 : 1'b0);

assign exitcond_fu_1049_p2 = ((ap_phi_mux_k_phi_fu_637_p4 == Ar_shape_load_reg_1174) ? 1'b1 : 1'b0);

assign extLd1_fu_967_p1 = permB_q0;

assign extLd_fu_879_p1 = permB_q0;

assign fwork_address1 = sum2_cast_fu_1089_p1;

assign grp_fu_1099_p0 = tmp_21_mid2_v_v_fu_1016_p3[12:0];

assign grp_fu_1099_p2 = j9_mid2_fu_1002_p3[12:0];

assign grp_fu_758_p0 = 64'd262200;

assign grp_k2c_idx2sub_fu_644_ap_start = grp_k2c_idx2sub_fu_644_ap_start_reg;

assign grp_k2c_sub2idx_fu_656_ap_start = grp_k2c_sub2idx_fu_656_ap_start_reg;

assign i_11_cast5_fu_926_p1 = i_11_reg_566;

assign i_20_cast_fu_780_p2 = ($signed(3'd7) + $signed(tmp_31_fu_772_p1));

assign i_20_fu_775_p2 = ($signed(64'd18446744073709551615) + $signed(Ar_ndim_read));

assign i_21_fu_685_p2 = (i_reg_453 + 64'd1);

assign i_22_fu_796_p2 = (i_4_reg_477 + 3'd1);

assign i_23_fu_722_p2 = (i_1_reg_465 + 2'd1);

assign i_24_fu_812_p2 = (i_5_reg_488 + 3'd1);

assign i_25_fu_829_p2 = (ap_phi_mux_i_7_phi_fu_501_p4 + 2'd1);

assign i_26_fu_856_p2 = (i_8_reg_520 + 3'd1);

assign i_27_fu_868_p2 = (i_9_reg_531 + 2'd1);

assign i_28_fu_889_p2 = (i_10_reg_542 + 64'd1);

assign i_29_fu_920_p2 = (i_11_reg_566 + 19'd1);

assign i_30_fu_1010_p2 = (64'd1 + i_s_reg_599);

assign i_4_cast_fu_786_p1 = i_4_reg_477;

assign i_5_cast_fu_802_p1 = i_5_reg_488;

assign i_7_cast7_fu_841_p1 = i_7_reg_497;

assign i_8_cast_fu_846_p1 = i_8_reg_520;

assign i_9_cast6_fu_874_p1 = i_9_reg_531;

assign ifzero_fu_961_p2 = ((j_6_fu_950_p2 == 2'd2) ? 1'b1 : 1'b0);

assign indvar_flatten_next_fu_991_p2 = (indvar_flatten_reg_588 + 128'd1);

assign j3_cast_fu_898_p1 = j3_reg_555;

assign j4_cast4_fu_956_p1 = j4_reg_577;

assign j9_mid2_fu_1002_p3 = ((tmp_19_fu_997_p2[0:0] === 1'b1) ? j9_reg_610 : 64'd0);

assign j_1_cast_fu_824_p1 = j_1_reg_509;

assign j_5_fu_908_p2 = (j3_reg_555 + 3'd1);

assign j_6_fu_950_p2 = (j4_reg_577 + 2'd1);

assign j_7_fu_1094_p2 = (j9_mid2_reg_1422 + 64'd1);

assign j_fu_835_p2 = (j_1_reg_509 ^ 1'd1);

assign k_2_fu_1054_p2 = (ap_phi_mux_k_phi_fu_637_p4 + 64'd1);

assign sum2_cast_fu_1089_p1 = sum2_fu_1084_p2;

assign sum2_fu_1084_p2 = (tmp1_fu_1079_p2 + tmp_35_reg_1437);

assign sum9_cast_fu_981_p1 = sum9_fu_976_p2;

assign sum9_fu_976_p2 = (tmp_37_fu_972_p1 + tmp_32_reg_1328);

assign sum_cast_fu_1069_p1 = sum_fu_1064_p2;

assign sum_fu_1064_p2 = ($signed(tmp_38_fu_1060_p1) + $signed(tmp_22_mid2_reg_1432));

assign tmp1_fu_1079_p2 = (tmp_24_fu_1074_p2 + tmp_32_reg_1328);

assign tmp_12_fu_691_p2 = ((i_reg_453 == p_read4) ? 1'b1 : 1'b0);

assign tmp_19_fu_997_p2 = ((j9_reg_610 < free_axesB_reg_1200) ? 1'b1 : 1'b0);

assign tmp_21_mid2_v_v_fu_1016_p3 = ((tmp_19_fu_997_p2[0:0] === 1'b1) ? i_s_reg_599 : i_30_fu_1010_p2);

assign tmp_22_mid2_fu_1032_p2 = ($signed(tmp_28_reg_1180) * $signed(tmp_34_fu_1028_p1));

assign tmp_24_fu_1074_p2 = ($signed(tmp_38_fu_1060_p1) * $signed(tmp_29_reg_1206));

assign tmp_25_cast_fu_1045_p1 = $unsigned(grp_fu_1099_p3);

assign tmp_28_fu_749_p1 = Ar_shape_q0[19:0];

assign tmp_29_fu_764_p1 = grp_fu_758_p2[19:0];

assign tmp_30_fu_768_p1 = grp_fu_758_p2[12:0];

assign tmp_31_fu_772_p1 = Ar_ndim_read[2:0];

assign tmp_32_fu_895_p1 = Ar_numel_read[19:0];

assign tmp_34_fu_1028_p1 = tmp_21_mid2_v_v_fu_1016_p3[19:0];

assign tmp_35_fu_1037_p1 = j9_mid2_fu_1002_p3[19:0];

assign tmp_37_fu_972_p1 = grp_k2c_sub2idx_fu_656_ap_return[19:0];

assign tmp_38_fu_1060_p1 = ap_phi_mux_k_phi_fu_637_p4[19:0];

assign tmp_fu_728_p2 = ((i_1_reg_465 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_s_fu_807_p2 = ((i_5_cast_fu_802_p1 < Ar_ndim_read) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    i_4_cast_reg_1226[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    i_8_cast_reg_1272[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    i_8_cast_reg_1272_pp3_iter1_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    i_9_cast6_reg_1305[63:2] <= 62'b00000000000000000000000000000000000000000000000000000000000000;
    i_9_cast6_reg_1305_pp4_iter1_reg[63:2] <= 62'b00000000000000000000000000000000000000000000000000000000000000;
    j3_cast_reg_1334[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    j3_cast_reg_1334_pp5_iter1_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    i_11_cast5_reg_1371[63:19] <= 45'b000000000000000000000000000000000000000000000;
    j4_cast4_reg_1394[63:2] <= 62'b00000000000000000000000000000000000000000000000000000000000000;
end

endmodule //k2c_dot_1
