

================================================================
== Vivado HLS Report for 'Loop_HConvH_proc6'
================================================================
* Date:           Fri Nov  5 09:19:57 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        proj_conv
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.66 ns | 5.301 ns |   0.83 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        2|  2070603| 13.320 ns | 13.790 ms |    2|  2070603|   none  |
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- HConvH_HConvW  |        0|  2070601|         2|          1|          1| 0 ~ 2070601 |    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.62>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%hwin_1_1_i = alloca i32"   --->   Operation 5 'alloca' 'hwin_1_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%hwin_1 = alloca i32"   --->   Operation 6 'alloca' 'hwin_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%hwin_2 = alloca i32"   --->   Operation 7 'alloca' 'hwin_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%hwin_3 = alloca i32"   --->   Operation 8 'alloca' 'hwin_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%hwin_4 = alloca i32"   --->   Operation 9 'alloca' 'hwin_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%hwin_5 = alloca i32"   --->   Operation 10 'alloca' 'hwin_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%hwin_6 = alloca i32"   --->   Operation 11 'alloca' 'hwin_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%hwin_7 = alloca i32"   --->   Operation 12 'alloca' 'hwin_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%hwin_8 = alloca i32"   --->   Operation 13 'alloca' 'hwin_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%hwin_9 = alloca i32"   --->   Operation 14 'alloca' 'hwin_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %hconv_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %width, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %height, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.45ns)   --->   "%height_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %height)" [conv.cpp:139->conv.cpp:239]   --->   Operation 19 'read' 'height_read' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (1.45ns)   --->   "%width_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %width)" [conv.cpp:140->conv.cpp:239]   --->   Operation 20 'read' 'width_read' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%cast = zext i32 %height_read to i64" [conv.cpp:139->conv.cpp:239]   --->   Operation 21 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %width_read to i64" [conv.cpp:140->conv.cpp:239]   --->   Operation 22 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (3.17ns)   --->   "%bound = mul i64 %cast1, %cast" [conv.cpp:140->conv.cpp:239]   --->   Operation 23 'mul' 'bound' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.60ns)   --->   "br label %0"   --->   Operation 24 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 5.30>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %entry ], [ %add_ln139, %HConvW_end ]" [conv.cpp:139->conv.cpp:239]   --->   Operation 25 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%row_0_i_i = phi i11 [ 0, %entry ], [ %row, %HConvW_end ]"   --->   Operation 26 'phi' 'row_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%hwin_1_1_i_load = load i32* %hwin_1_1_i" [conv.cpp:147->conv.cpp:239]   --->   Operation 27 'load' 'hwin_1_1_i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%hwin_1_load = load i32* %hwin_1" [conv.cpp:147->conv.cpp:239]   --->   Operation 28 'load' 'hwin_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%hwin_2_load = load i32* %hwin_2" [conv.cpp:147->conv.cpp:239]   --->   Operation 29 'load' 'hwin_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%hwin_3_load = load i32* %hwin_3" [conv.cpp:147->conv.cpp:239]   --->   Operation 30 'load' 'hwin_3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%hwin_4_load = load i32* %hwin_4" [conv.cpp:147->conv.cpp:239]   --->   Operation 31 'load' 'hwin_4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%hwin_5_load = load i32* %hwin_5" [conv.cpp:147->conv.cpp:239]   --->   Operation 32 'load' 'hwin_5_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%hwin_6_load = load i32* %hwin_6" [conv.cpp:147->conv.cpp:239]   --->   Operation 33 'load' 'hwin_6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%hwin_7_load = load i32* %hwin_7" [conv.cpp:147->conv.cpp:239]   --->   Operation 34 'load' 'hwin_7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%hwin_8_load = load i32* %hwin_8" [conv.cpp:147->conv.cpp:239]   --->   Operation 35 'load' 'hwin_8_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%hwin_9_load_1 = load i32* %hwin_9"   --->   Operation 36 'load' 'hwin_9_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i11 %row_0_i_i to i32" [conv.cpp:140->conv.cpp:239]   --->   Operation 37 'zext' 'zext_ln140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.85ns)   --->   "%icmp_ln140 = icmp slt i32 %zext_ln140, %width_read" [conv.cpp:140->conv.cpp:239]   --->   Operation 38 'icmp' 'icmp_ln140' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.06ns)   --->   "%icmp_ln139 = icmp eq i64 %indvar_flatten, %bound" [conv.cpp:139->conv.cpp:239]   --->   Operation 39 'icmp' 'icmp_ln139' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.84ns)   --->   "%add_ln139 = add i64 %indvar_flatten, 1" [conv.cpp:139->conv.cpp:239]   --->   Operation 40 'add' 'add_ln139' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "store i32 %hwin_9_load_1, i32* %hwin_8"   --->   Operation 41 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "store i32 %hwin_8_load, i32* %hwin_7" [conv.cpp:147->conv.cpp:239]   --->   Operation 42 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "store i32 %hwin_7_load, i32* %hwin_6" [conv.cpp:147->conv.cpp:239]   --->   Operation 43 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "store i32 %hwin_6_load, i32* %hwin_5" [conv.cpp:147->conv.cpp:239]   --->   Operation 44 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "store i32 %hwin_5_load, i32* %hwin_4" [conv.cpp:147->conv.cpp:239]   --->   Operation 45 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "store i32 %hwin_4_load, i32* %hwin_3" [conv.cpp:147->conv.cpp:239]   --->   Operation 46 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "store i32 %hwin_3_load, i32* %hwin_2" [conv.cpp:147->conv.cpp:239]   --->   Operation 47 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "store i32 %hwin_2_load, i32* %hwin_1" [conv.cpp:147->conv.cpp:239]   --->   Operation 48 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "store i32 %hwin_1_load, i32* %hwin_1_1_i" [conv.cpp:147->conv.cpp:239]   --->   Operation 49 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln139, label %.exit, label %HConvW_begin" [conv.cpp:139->conv.cpp:239]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%hwin_9_load = load i32* %hwin_9" [conv.cpp:147->conv.cpp:239]   --->   Operation 51 'load' 'hwin_9_load' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.30ns)   --->   "%select_ln140 = select i1 %icmp_ln140, i11 %row_0_i_i, i11 0" [conv.cpp:140->conv.cpp:239]   --->   Operation 52 'select' 'select_ln140' <Predicate = (!icmp_ln139)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %src_V)" [conv.cpp:142->conv.cpp:239]   --->   Operation 53 'read' 'tmp_2' <Predicate = (!icmp_ln139)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln147 = shl i32 %hwin_1_1_i_load, 5" [conv.cpp:147->conv.cpp:239]   --->   Operation 54 'shl' 'shl_ln147' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln147_1 = shl i32 %hwin_1_1_i_load, 2" [conv.cpp:147->conv.cpp:239]   --->   Operation 55 'shl' 'shl_ln147_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (3.17ns)   --->   "%mul_ln147 = mul i32 111, %hwin_1_load" [conv.cpp:147->conv.cpp:239]   --->   Operation 56 'mul' 'mul_ln147' <Predicate = (!icmp_ln139)> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (3.17ns)   --->   "%mul_ln147_1 = mul i32 266, %hwin_2_load" [conv.cpp:147->conv.cpp:239]   --->   Operation 57 'mul' 'mul_ln147_1' <Predicate = (!icmp_ln139)> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (3.17ns)   --->   "%mul_ln147_2 = mul i32 498, %hwin_3_load" [conv.cpp:147->conv.cpp:239]   --->   Operation 58 'mul' 'mul_ln147_2' <Predicate = (!icmp_ln139)> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (3.17ns)   --->   "%mul_ln147_3 = mul i32 724, %hwin_4_load" [conv.cpp:147->conv.cpp:239]   --->   Operation 59 'mul' 'mul_ln147_3' <Predicate = (!icmp_ln139)> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (3.17ns)   --->   "%mul_ln147_4 = mul i32 821, %hwin_5_load" [conv.cpp:147->conv.cpp:239]   --->   Operation 60 'mul' 'mul_ln147_4' <Predicate = (!icmp_ln139)> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (3.17ns)   --->   "%mul_ln147_5 = mul i32 724, %hwin_6_load" [conv.cpp:147->conv.cpp:239]   --->   Operation 61 'mul' 'mul_ln147_5' <Predicate = (!icmp_ln139)> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (3.17ns)   --->   "%mul_ln147_6 = mul i32 498, %hwin_7_load" [conv.cpp:147->conv.cpp:239]   --->   Operation 62 'mul' 'mul_ln147_6' <Predicate = (!icmp_ln139)> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (3.17ns)   --->   "%mul_ln147_7 = mul i32 266, %hwin_8_load" [conv.cpp:147->conv.cpp:239]   --->   Operation 63 'mul' 'mul_ln147_7' <Predicate = (!icmp_ln139)> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (3.17ns)   --->   "%mul_ln147_8 = mul i32 111, %hwin_9_load" [conv.cpp:147->conv.cpp:239]   --->   Operation 64 'mul' 'mul_ln147_8' <Predicate = (!icmp_ln139)> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%shl_ln147_2 = shl i32 %tmp_2, 5" [conv.cpp:147->conv.cpp:239]   --->   Operation 65 'shl' 'shl_ln147_2' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%shl_ln147_3 = shl i32 %tmp_2, 2" [conv.cpp:147->conv.cpp:239]   --->   Operation 66 'shl' 'shl_ln147_3' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln147 = add i32 %shl_ln147_2, %shl_ln147" [conv.cpp:147->conv.cpp:239]   --->   Operation 67 'add' 'add_ln147' <Predicate = (!icmp_ln139)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 68 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln147_1 = add i32 %add_ln147, %shl_ln147_3" [conv.cpp:147->conv.cpp:239]   --->   Operation 68 'add' 'add_ln147_1' <Predicate = (!icmp_ln139)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln147_2 = add i32 %mul_ln147, %mul_ln147_1" [conv.cpp:147->conv.cpp:239]   --->   Operation 69 'add' 'add_ln147_2' <Predicate = (!icmp_ln139)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 70 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln147_3 = add i32 %add_ln147_2, %shl_ln147_1" [conv.cpp:147->conv.cpp:239]   --->   Operation 70 'add' 'add_ln147_3' <Predicate = (!icmp_ln139)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 71 [1/1] (0.66ns)   --->   "%add_ln147_5 = add i32 %mul_ln147_3, %mul_ln147_4" [conv.cpp:147->conv.cpp:239]   --->   Operation 71 'add' 'add_ln147_5' <Predicate = (!icmp_ln139)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln147_6 = add i32 %add_ln147_5, %mul_ln147_2" [conv.cpp:147->conv.cpp:239]   --->   Operation 72 'add' 'add_ln147_6' <Predicate = (!icmp_ln139)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln147_7 = add i32 %mul_ln147_5, %mul_ln147_6" [conv.cpp:147->conv.cpp:239]   --->   Operation 73 'add' 'add_ln147_7' <Predicate = (!icmp_ln139)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 74 [1/1] (0.66ns)   --->   "%add_ln147_8 = add i32 %mul_ln147_7, %mul_ln147_8" [conv.cpp:147->conv.cpp:239]   --->   Operation 74 'add' 'add_ln147_8' <Predicate = (!icmp_ln139)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln147_9 = add i32 %add_ln147_8, %add_ln147_7" [conv.cpp:147->conv.cpp:239]   --->   Operation 75 'add' 'add_ln147_9' <Predicate = (!icmp_ln139)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 76 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln147_10 = add i32 %add_ln147_9, %add_ln147_6" [conv.cpp:147->conv.cpp:239]   --->   Operation 76 'add' 'add_ln147_10' <Predicate = (!icmp_ln139)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 77 [1/1] (0.61ns)   --->   "%icmp_ln149 = icmp ugt i11 %select_ln140, 9" [conv.cpp:149->conv.cpp:239]   --->   Operation 77 'icmp' 'icmp_ln149' <Predicate = (!icmp_ln139)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "store i32 %tmp_2, i32* %hwin_9" [conv.cpp:149->conv.cpp:239]   --->   Operation 78 'store' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %icmp_ln149, label %1, label %HConvW_end" [conv.cpp:149->conv.cpp:239]   --->   Operation 79 'br' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.53ns)   --->   "%row = add i11 %select_ln140, 1" [conv.cpp:140->conv.cpp:239]   --->   Operation 80 'add' 'row' <Predicate = (!icmp_ln139)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @HConvH_HConvW_str)"   --->   Operation 81 'specloopname' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 2070601, i64 0)"   --->   Operation 82 'speclooptripcount' 'empty' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str15) nounwind" [conv.cpp:140->conv.cpp:239]   --->   Operation 83 'specloopname' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_9_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str15)" [conv.cpp:140->conv.cpp:239]   --->   Operation 84 'specregionbegin' 'tmp_9_i' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [conv.cpp:141->conv.cpp:239]   --->   Operation 85 'specpipeline' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln147_4 = add i32 %add_ln147_3, %add_ln147_1" [conv.cpp:147->conv.cpp:239]   --->   Operation 86 'add' 'add_ln147_4' <Predicate = (!icmp_ln139)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 87 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%tmp = add i32 %add_ln147_10, %add_ln147_4" [conv.cpp:147->conv.cpp:239]   --->   Operation 87 'add' 'tmp' <Predicate = (!icmp_ln139)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 88 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %hconv_V, i32 %tmp)" [conv.cpp:150->conv.cpp:239]   --->   Operation 88 'write' <Predicate = (icmp_ln149)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "br label %HConvW_end" [conv.cpp:150->conv.cpp:239]   --->   Operation 89 'br' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str15, i32 %tmp_9_i)" [conv.cpp:151->conv.cpp:239]   --->   Operation 90 'specregionend' 'empty_15' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "br label %0" [conv.cpp:140->conv.cpp:239]   --->   Operation 91 'br' <Predicate = (!icmp_ln139)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 92 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ height]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ hconv_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
hwin_1_1_i         (alloca           ) [ 00110]
hwin_1             (alloca           ) [ 00110]
hwin_2             (alloca           ) [ 00110]
hwin_3             (alloca           ) [ 00110]
hwin_4             (alloca           ) [ 00110]
hwin_5             (alloca           ) [ 00110]
hwin_6             (alloca           ) [ 00110]
hwin_7             (alloca           ) [ 00110]
hwin_8             (alloca           ) [ 00110]
hwin_9             (alloca           ) [ 00110]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
height_read        (read             ) [ 00000]
width_read         (read             ) [ 00110]
cast               (zext             ) [ 00000]
cast1              (zext             ) [ 00000]
bound              (mul              ) [ 00110]
br_ln0             (br               ) [ 01110]
indvar_flatten     (phi              ) [ 00100]
row_0_i_i          (phi              ) [ 00100]
hwin_1_1_i_load    (load             ) [ 00000]
hwin_1_load        (load             ) [ 00000]
hwin_2_load        (load             ) [ 00000]
hwin_3_load        (load             ) [ 00000]
hwin_4_load        (load             ) [ 00000]
hwin_5_load        (load             ) [ 00000]
hwin_6_load        (load             ) [ 00000]
hwin_7_load        (load             ) [ 00000]
hwin_8_load        (load             ) [ 00000]
hwin_9_load_1      (load             ) [ 00000]
zext_ln140         (zext             ) [ 00000]
icmp_ln140         (icmp             ) [ 00000]
icmp_ln139         (icmp             ) [ 00110]
add_ln139          (add              ) [ 01110]
store_ln0          (store            ) [ 00000]
store_ln147        (store            ) [ 00000]
store_ln147        (store            ) [ 00000]
store_ln147        (store            ) [ 00000]
store_ln147        (store            ) [ 00000]
store_ln147        (store            ) [ 00000]
store_ln147        (store            ) [ 00000]
store_ln147        (store            ) [ 00000]
store_ln147        (store            ) [ 00000]
br_ln139           (br               ) [ 00000]
hwin_9_load        (load             ) [ 00000]
select_ln140       (select           ) [ 00000]
tmp_2              (read             ) [ 00000]
shl_ln147          (shl              ) [ 00000]
shl_ln147_1        (shl              ) [ 00000]
mul_ln147          (mul              ) [ 00000]
mul_ln147_1        (mul              ) [ 00000]
mul_ln147_2        (mul              ) [ 00000]
mul_ln147_3        (mul              ) [ 00000]
mul_ln147_4        (mul              ) [ 00000]
mul_ln147_5        (mul              ) [ 00000]
mul_ln147_6        (mul              ) [ 00000]
mul_ln147_7        (mul              ) [ 00000]
mul_ln147_8        (mul              ) [ 00000]
shl_ln147_2        (shl              ) [ 00000]
shl_ln147_3        (shl              ) [ 00000]
add_ln147          (add              ) [ 00000]
add_ln147_1        (add              ) [ 00110]
add_ln147_2        (add              ) [ 00000]
add_ln147_3        (add              ) [ 00110]
add_ln147_5        (add              ) [ 00000]
add_ln147_6        (add              ) [ 00000]
add_ln147_7        (add              ) [ 00000]
add_ln147_8        (add              ) [ 00000]
add_ln147_9        (add              ) [ 00000]
add_ln147_10       (add              ) [ 00110]
icmp_ln149         (icmp             ) [ 00110]
store_ln149        (store            ) [ 00000]
br_ln149           (br               ) [ 00000]
row                (add              ) [ 01110]
specloopname_ln0   (specloopname     ) [ 00000]
empty              (speclooptripcount) [ 00000]
specloopname_ln140 (specloopname     ) [ 00000]
tmp_9_i            (specregionbegin  ) [ 00000]
specpipeline_ln141 (specpipeline     ) [ 00000]
add_ln147_4        (add              ) [ 00000]
tmp                (add              ) [ 00000]
write_ln150        (write            ) [ 00000]
br_ln150           (br               ) [ 00000]
empty_15           (specregionend    ) [ 00000]
br_ln140           (br               ) [ 01110]
ret_ln0            (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="hconv_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hconv_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HConvH_HConvW_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="hwin_1_1_i_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hwin_1_1_i/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="hwin_1_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hwin_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="hwin_2_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hwin_2/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="hwin_3_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hwin_3/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="hwin_4_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hwin_4/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="hwin_5_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hwin_5/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="hwin_6_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hwin_6/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="hwin_7_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hwin_7/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="hwin_8_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hwin_8/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="hwin_9_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hwin_9/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="height_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="width_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_2_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln150_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="32" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln150/3 "/>
</bind>
</comp>

<comp id="141" class="1005" name="indvar_flatten_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="64" slack="1"/>
<pin id="143" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="indvar_flatten_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="64" slack="0"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="152" class="1005" name="row_0_i_i_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="11" slack="1"/>
<pin id="154" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="row_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="row_0_i_i_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="11" slack="0"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_0_i_i/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="cast_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="cast1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="bound_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="hwin_1_1_i_load_load_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hwin_1_1_i_load/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="hwin_1_load_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hwin_1_load/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="hwin_2_load_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hwin_2_load/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="hwin_3_load_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hwin_3_load/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="hwin_4_load_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="1"/>
<pin id="191" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hwin_4_load/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="hwin_5_load_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hwin_5_load/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="hwin_6_load_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hwin_6_load/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="hwin_7_load_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hwin_7_load/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="hwin_8_load_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hwin_8_load/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="hwin_9_load_1_load_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hwin_9_load_1/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="zext_ln140_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="11" slack="0"/>
<pin id="209" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="icmp_ln140_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="11" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="1"/>
<pin id="214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln140/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln139_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="0"/>
<pin id="218" dir="0" index="1" bw="64" slack="1"/>
<pin id="219" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln139/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln139_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="64" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln139/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln0_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="1"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln147_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="1"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln147/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln147_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="1"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln147/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln147_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="1"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln147/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln147_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="1"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln147/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln147_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="1"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln147/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln147_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="1"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln147/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln147_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="1"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln147/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln147_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="1"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln147/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="hwin_9_load_load_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hwin_9_load/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="select_ln140_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="11" slack="0"/>
<pin id="278" dir="0" index="2" bw="1" slack="0"/>
<pin id="279" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln140/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="shl_ln147_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="4" slack="0"/>
<pin id="286" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln147/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="shl_ln147_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="3" slack="0"/>
<pin id="292" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln147_1/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="mul_ln147_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln147/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="mul_ln147_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="10" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln147_1/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="mul_ln147_2_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="10" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln147_2/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="mul_ln147_3_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="11" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln147_3/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="mul_ln147_4_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="11" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="0"/>
<pin id="322" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln147_4/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="mul_ln147_5_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="11" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="0"/>
<pin id="328" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln147_5/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="mul_ln147_6_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="10" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="0"/>
<pin id="334" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln147_6/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="mul_ln147_7_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="10" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="0"/>
<pin id="340" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln147_7/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="mul_ln147_8_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="0"/>
<pin id="346" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln147_8/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="shl_ln147_2_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="0" index="1" bw="4" slack="0"/>
<pin id="352" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln147_2/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="shl_ln147_3_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="0" index="1" bw="3" slack="0"/>
<pin id="358" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln147_3/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln147_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="0"/>
<pin id="364" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln147/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="add_ln147_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="0"/>
<pin id="370" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln147_1/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="add_ln147_2_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="0"/>
<pin id="376" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln147_2/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="add_ln147_3_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="0"/>
<pin id="382" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln147_3/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="add_ln147_5_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="0"/>
<pin id="388" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln147_5/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="add_ln147_6_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="0"/>
<pin id="394" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln147_6/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="add_ln147_7_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="0" index="1" bw="32" slack="0"/>
<pin id="400" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln147_7/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="add_ln147_8_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="0"/>
<pin id="406" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln147_8/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="add_ln147_9_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="0"/>
<pin id="412" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln147_9/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="add_ln147_10_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="0"/>
<pin id="418" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln147_10/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="icmp_ln149_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="11" slack="0"/>
<pin id="423" dir="0" index="1" bw="5" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln149/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="store_ln149_store_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="1"/>
<pin id="430" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln149/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="row_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="11" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="add_ln147_4_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="1"/>
<pin id="440" dir="0" index="1" bw="32" slack="1"/>
<pin id="441" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln147_4/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="1"/>
<pin id="444" dir="0" index="1" bw="32" slack="0"/>
<pin id="445" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="448" class="1005" name="hwin_1_1_i_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="1"/>
<pin id="450" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hwin_1_1_i "/>
</bind>
</comp>

<comp id="454" class="1005" name="hwin_1_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="1"/>
<pin id="456" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hwin_1 "/>
</bind>
</comp>

<comp id="460" class="1005" name="hwin_2_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="1"/>
<pin id="462" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hwin_2 "/>
</bind>
</comp>

<comp id="466" class="1005" name="hwin_3_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hwin_3 "/>
</bind>
</comp>

<comp id="472" class="1005" name="hwin_4_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="1"/>
<pin id="474" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hwin_4 "/>
</bind>
</comp>

<comp id="478" class="1005" name="hwin_5_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="1"/>
<pin id="480" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hwin_5 "/>
</bind>
</comp>

<comp id="484" class="1005" name="hwin_6_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="1"/>
<pin id="486" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hwin_6 "/>
</bind>
</comp>

<comp id="490" class="1005" name="hwin_7_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="1"/>
<pin id="492" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hwin_7 "/>
</bind>
</comp>

<comp id="496" class="1005" name="hwin_8_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="1"/>
<pin id="498" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hwin_8 "/>
</bind>
</comp>

<comp id="502" class="1005" name="hwin_9_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="1"/>
<pin id="504" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hwin_9 "/>
</bind>
</comp>

<comp id="509" class="1005" name="width_read_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="1"/>
<pin id="511" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="width_read "/>
</bind>
</comp>

<comp id="514" class="1005" name="bound_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="64" slack="1"/>
<pin id="516" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="519" class="1005" name="icmp_ln139_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="1"/>
<pin id="521" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln139 "/>
</bind>
</comp>

<comp id="523" class="1005" name="add_ln139_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="64" slack="0"/>
<pin id="525" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln139 "/>
</bind>
</comp>

<comp id="528" class="1005" name="add_ln147_1_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="1"/>
<pin id="530" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln147_1 "/>
</bind>
</comp>

<comp id="533" class="1005" name="add_ln147_3_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="1"/>
<pin id="535" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln147_3 "/>
</bind>
</comp>

<comp id="538" class="1005" name="add_ln147_10_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="1"/>
<pin id="540" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln147_10 "/>
</bind>
</comp>

<comp id="543" class="1005" name="icmp_ln149_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="1"/>
<pin id="545" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln149 "/>
</bind>
</comp>

<comp id="547" class="1005" name="row_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="11" slack="0"/>
<pin id="549" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="30" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="30" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="38" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="72" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="6" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="32" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="34" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="116" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="122" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="163" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="210"><net_src comp="156" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="220"><net_src comp="145" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="145" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="36" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="204" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="201" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="198" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="195" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="192" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="189" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="186" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="183" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="180" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="280"><net_src comp="211" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="156" pin="4"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="34" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="287"><net_src comp="177" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="40" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="177" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="24" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="42" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="180" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="44" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="183" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="46" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="186" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="48" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="189" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="50" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="192" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="48" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="195" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="46" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="198" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="44" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="201" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="42" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="272" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="128" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="40" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="128" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="24" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="349" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="283" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="361" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="355" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="295" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="301" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="373" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="289" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="313" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="319" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="385" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="307" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="325" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="331" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="337" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="343" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="403" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="397" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="409" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="391" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="275" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="52" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="128" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="436"><net_src comp="275" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="54" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="446"><net_src comp="438" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="447"><net_src comp="442" pin="2"/><net_sink comp="134" pin=2"/></net>

<net id="451"><net_src comp="76" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="453"><net_src comp="448" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="457"><net_src comp="80" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="459"><net_src comp="454" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="463"><net_src comp="84" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="465"><net_src comp="460" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="469"><net_src comp="88" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="471"><net_src comp="466" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="475"><net_src comp="92" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="477"><net_src comp="472" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="481"><net_src comp="96" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="483"><net_src comp="478" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="487"><net_src comp="100" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="489"><net_src comp="484" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="493"><net_src comp="104" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="499"><net_src comp="108" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="505"><net_src comp="112" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="508"><net_src comp="502" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="512"><net_src comp="122" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="517"><net_src comp="171" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="522"><net_src comp="216" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="526"><net_src comp="221" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="531"><net_src comp="367" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="536"><net_src comp="379" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="541"><net_src comp="415" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="546"><net_src comp="421" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="432" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="156" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hconv_V | {3 }
 - Input state : 
	Port: Loop_HConvH_proc6 : height | {1 }
	Port: Loop_HConvH_proc6 : width | {1 }
	Port: Loop_HConvH_proc6 : src_V | {2 }
  - Chain level:
	State 1
		bound : 1
	State 2
		zext_ln140 : 1
		icmp_ln140 : 2
		icmp_ln139 : 1
		add_ln139 : 1
		store_ln0 : 1
		store_ln147 : 1
		store_ln147 : 1
		store_ln147 : 1
		store_ln147 : 1
		store_ln147 : 1
		store_ln147 : 1
		store_ln147 : 1
		store_ln147 : 1
		br_ln139 : 2
		select_ln140 : 3
		shl_ln147 : 1
		shl_ln147_1 : 1
		mul_ln147 : 1
		mul_ln147_1 : 1
		mul_ln147_2 : 1
		mul_ln147_3 : 1
		mul_ln147_4 : 1
		mul_ln147_5 : 1
		mul_ln147_6 : 1
		mul_ln147_7 : 1
		mul_ln147_8 : 1
		add_ln147_1 : 1
		add_ln147_2 : 2
		add_ln147_3 : 3
		add_ln147_5 : 2
		add_ln147_6 : 3
		add_ln147_7 : 2
		add_ln147_8 : 2
		add_ln147_9 : 3
		add_ln147_10 : 4
		icmp_ln149 : 4
		br_ln149 : 5
		row : 4
	State 3
		tmp : 1
		write_ln150 : 2
		empty_15 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |     add_ln139_fu_221     |    0    |    0    |    64   |
|          |     add_ln147_fu_361     |    0    |    0    |    32   |
|          |    add_ln147_1_fu_367    |    0    |    0    |    32   |
|          |    add_ln147_2_fu_373    |    0    |    0    |    32   |
|          |    add_ln147_3_fu_379    |    0    |    0    |    32   |
|          |    add_ln147_5_fu_385    |    0    |    0    |    32   |
|    add   |    add_ln147_6_fu_391    |    0    |    0    |    32   |
|          |    add_ln147_7_fu_397    |    0    |    0    |    32   |
|          |    add_ln147_8_fu_403    |    0    |    0    |    32   |
|          |    add_ln147_9_fu_409    |    0    |    0    |    32   |
|          |    add_ln147_10_fu_415   |    0    |    0    |    32   |
|          |        row_fu_432        |    0    |    0    |    11   |
|          |    add_ln147_4_fu_438    |    0    |    0    |    32   |
|          |        tmp_fu_442        |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|          |       bound_fu_171       |    4    |    0    |    20   |
|          |     mul_ln147_fu_295     |    2    |    0    |    20   |
|          |    mul_ln147_1_fu_301    |    2    |    0    |    20   |
|          |    mul_ln147_2_fu_307    |    2    |    0    |    20   |
|    mul   |    mul_ln147_3_fu_313    |    2    |    0    |    20   |
|          |    mul_ln147_4_fu_319    |    2    |    0    |    20   |
|          |    mul_ln147_5_fu_325    |    2    |    0    |    20   |
|          |    mul_ln147_6_fu_331    |    2    |    0    |    20   |
|          |    mul_ln147_7_fu_337    |    2    |    0    |    20   |
|          |    mul_ln147_8_fu_343    |    2    |    0    |    20   |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln140_fu_211    |    0    |    0    |    20   |
|   icmp   |     icmp_ln139_fu_216    |    0    |    0    |    29   |
|          |     icmp_ln149_fu_421    |    0    |    0    |    13   |
|----------|--------------------------|---------|---------|---------|
|  select  |    select_ln140_fu_275   |    0    |    0    |    11   |
|----------|--------------------------|---------|---------|---------|
|          |  height_read_read_fu_116 |    0    |    0    |    0    |
|   read   |  width_read_read_fu_122  |    0    |    0    |    0    |
|          |     tmp_2_read_fu_128    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   write  | write_ln150_write_fu_134 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        cast_fu_163       |    0    |    0    |    0    |
|   zext   |       cast1_fu_167       |    0    |    0    |    0    |
|          |     zext_ln140_fu_207    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     shl_ln147_fu_283     |    0    |    0    |    0    |
|    shl   |    shl_ln147_1_fu_289    |    0    |    0    |    0    |
|          |    shl_ln147_2_fu_349    |    0    |    0    |    0    |
|          |    shl_ln147_3_fu_355    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    22   |    0    |   732   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln139_reg_523  |   64   |
| add_ln147_10_reg_538 |   32   |
|  add_ln147_1_reg_528 |   32   |
|  add_ln147_3_reg_533 |   32   |
|     bound_reg_514    |   64   |
|  hwin_1_1_i_reg_448  |   32   |
|    hwin_1_reg_454    |   32   |
|    hwin_2_reg_460    |   32   |
|    hwin_3_reg_466    |   32   |
|    hwin_4_reg_472    |   32   |
|    hwin_5_reg_478    |   32   |
|    hwin_6_reg_484    |   32   |
|    hwin_7_reg_490    |   32   |
|    hwin_8_reg_496    |   32   |
|    hwin_9_reg_502    |   32   |
|  icmp_ln139_reg_519  |    1   |
|  icmp_ln149_reg_543  |    1   |
|indvar_flatten_reg_141|   64   |
|   row_0_i_i_reg_152  |   11   |
|      row_reg_547     |   11   |
|  width_read_reg_509  |   32   |
+----------------------+--------+
|         Total        |   664  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   22   |    0   |   732  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   664  |    -   |
+-----------+--------+--------+--------+
|   Total   |   22   |   664  |   732  |
+-----------+--------+--------+--------+
