Timing criticalities have been normalized to be non-negative by relaxing the required times to the maximum arrival time.

Largest timing criticality in design: 1.96637
Smallest timing criticality in design: 0
Total timing criticality in design: 73.5314

Range		0.0e+00 to 3.9e-01	3.9e-01 to 7.9e-01	7.9e-01 to 1.2e+00	1.2e+00 to 1.6e+00	1.6e+00 to 2.0e+00	
Timing criticalities in range		6			0			0			26			19			



Net #	Driver_tnode	 to_node	Timing criticality

    0	  352		    0		1.887115
			  660		1.510121
    1	  642		    1		1.374116
			  131		1.374116
			  237		1.374116
			  351		1.532630
			  443		1.532630
			  568		1.453373
    2	  355		    2		1.818748
    3	  354		    3		1.887115
			  690		1.510121
    4	  353		    4		1.966371
			  669		1.430864
    5	    5		  651		1.510121
    6	    6		  687		1.430864
    7	    7		  678		1.510121
    8	    8		  133		1.887115
			  234		1.887115
			  445		1.966371
			  569		1.966371
    9	  693		    9		0.000000
			  137		0.000000
			  245		0.000000
			  356		0.000000
			  451		0.000000
			  574		0.000000
   10	  450		  128		1.807858
			  645		1.430864
   11	  447		  129		1.807858
			  684		1.510121
   12	  244		  130		1.887115
			  446		1.966371
   13	  449		  132		1.807858
			  648		1.510121
   14	  134		  681		1.430864
   15	  135		  240		1.442483
			  675		1.351607
   16	  136		  238		1.807858
   17	  573		  235		1.887115
			  657		1.430864
   18	  448		  236		1.966371
			  571		1.442483
			  666		1.430864
   19	  572		  239		1.887115
			  663		1.510121
   20	  639		  241		1.818748
			  350		1.818748
			  444		1.453373
			  570		1.453373
   21	  242		  654		1.510121
   22	  243		  672		1.351607