static void T_1 * F_1 ( struct V_1 * V_2 , unsigned int V_3 ,\r\nint V_4 )\r\n{\r\nstruct V_5 * V_6 = V_2 -> V_7 ;\r\nstruct V_8 * V_9 = V_6 -> V_10 ;\r\nint V_11 , V_12 ;\r\nif ( V_6 -> V_13 != V_2 -> V_14 || F_2 ( V_3 ) )\r\nreturn NULL ;\r\nV_11 = F_3 ( V_3 ) ;\r\nif ( V_11 > 2 )\r\nreturn NULL ;\r\nif ( V_11 == 0x0 && V_4 >= 0x40 )\r\nreturn NULL ;\r\nV_12 = V_11 ? V_15 | V_16 :\r\nV_17 | V_16 ;\r\nF_4 ( V_12 , V_9 -> V_18 + V_19 ) ;\r\nreturn V_9 -> V_18 + ( V_11 >> 1 ) * 0x100 + V_4 ;\r\n}\r\nstatic int F_5 ( const struct V_20 * V_21 , T_2 V_11 , T_2 V_22 )\r\n{\r\nstruct V_5 * V_6 = V_21 -> V_2 -> V_7 ;\r\nstruct V_8 * V_9 = V_6 -> V_10 ;\r\nint V_23 ;\r\nV_23 = F_6 ( V_21 , V_11 , V_22 ) ;\r\nif ( ! V_23 )\r\nV_23 = V_9 -> V_23 ;\r\nreturn V_23 ;\r\n}\r\nstatic T_3 F_7 ( int V_23 , void * V_24 )\r\n{\r\nstruct V_8 * V_9 = V_24 ;\r\nT_4 V_25 = F_8 ( V_9 -> V_18 + V_26 ) ;\r\nif ( V_25 & V_27 ) {\r\nF_9 ( V_9 -> V_21 , L_1 , V_25 ) ;\r\nF_4 ( V_25 & V_27 ,\r\nV_9 -> V_18 + V_26 ) ;\r\nreturn V_28 ;\r\n}\r\nreturn V_29 ;\r\n}\r\nstatic void F_10 ( struct V_8 * V_9 )\r\n{\r\nint V_30 ;\r\nT_4 V_12 ;\r\nV_30 = F_11 ( V_9 -> V_21 , V_9 -> V_23 , F_7 ,\r\nV_31 , L_2 , V_9 ) ;\r\nif ( V_30 ) {\r\nF_9 ( V_9 -> V_21 , L_3 ) ;\r\nreturn;\r\n}\r\nV_12 = F_8 ( V_9 -> V_18 + V_32 ) ;\r\nV_12 |= V_27 ;\r\nF_4 ( V_12 , V_9 -> V_18 + V_32 ) ;\r\n}\r\nstatic inline void F_10 ( struct V_8 * V_9 ) { }\r\nstatic int F_12 ( int V_33 , struct V_5 * V_6 )\r\n{\r\nstruct V_8 * V_9 = V_6 -> V_10 ;\r\nvoid T_1 * V_18 = V_9 -> V_18 ;\r\nT_4 V_12 ;\r\nF_13 ( V_9 -> V_21 ) ;\r\nF_14 ( V_9 -> V_21 ) ;\r\nV_12 = F_8 ( V_18 + V_34 ) ;\r\nF_15 ( V_9 -> V_21 , L_4 , V_6 -> V_13 , V_12 ) ;\r\nV_12 = F_8 ( V_18 + V_35 ) & ~ V_36 ;\r\nV_12 |= V_37 | V_38 ;\r\nF_4 ( V_12 , V_18 + V_35 ) ;\r\nF_16 ( 4 ) ;\r\nV_12 &= ~ ( V_39 | V_40 |\r\nV_37 | V_38 ) ;\r\nswitch ( V_9 -> V_41 ) {\r\ncase V_42 :\r\nV_12 |= V_43 ;\r\nbreak;\r\ncase V_44 :\r\nV_12 |= V_45 ;\r\nbreak;\r\ncase V_46 :\r\nV_12 |= V_47 ;\r\nbreak;\r\ndefault:\r\nF_17 ( L_5 ,\r\nV_9 -> V_41 ) ;\r\nV_9 -> V_41 = V_48 ;\r\ncase V_48 :\r\nV_12 |= V_49 ;\r\nbreak;\r\n}\r\nF_4 ( V_12 , V_18 + V_35 ) ;\r\nF_4 ( V_50 , V_18 + V_51 ) ;\r\nV_12 = F_8 ( V_18 + V_52 ) ;\r\nV_12 |= V_53 | V_54 |\r\nV_55 ;\r\nF_4 ( V_12 , V_18 + V_52 ) ;\r\nF_4 ( 0x40000000 | V_56 ,\r\nV_18 + V_57 ) ;\r\nV_12 = V_9 -> V_58 . V_59 | V_60 ;\r\nF_4 ( V_12 , V_18 + V_61 ) ;\r\nF_4 ( V_17 | V_16 ,\r\nV_18 + V_19 ) ;\r\nF_4 ( 0x40000000 | V_62 ,\r\nV_18 + V_63 ) ;\r\nV_12 = V_9 -> V_64 -> V_59 + V_65 ;\r\nF_4 ( V_12 , V_18 + V_66 ) ;\r\nV_12 = F_8 ( V_18 + V_67 ) ;\r\nV_12 |= V_68 | V_69 |\r\nV_70 | V_71 ;\r\nF_4 ( V_12 , V_18 + V_67 ) ;\r\nF_4 ( V_72 | V_73 | V_74 ,\r\nV_18 + V_32 ) ;\r\nif ( V_9 -> V_23 > 0 )\r\nF_10 ( V_9 ) ;\r\nF_18 ( & V_6 -> V_75 , & V_9 -> V_76 ) ;\r\nF_18 ( & V_6 -> V_75 , & V_9 -> V_58 ) ;\r\nV_6 -> V_13 = V_9 -> V_13 ;\r\nreturn 1 ;\r\n}\r\nstatic int F_19 ( struct V_77 * V_78 )\r\n{\r\nstruct V_79 * V_64 , * V_58 ;\r\nstruct V_8 * V_9 ;\r\nvoid T_1 * V_18 ;\r\nstruct V_80 V_81 ;\r\nvoid * V_82 [ 1 ] ;\r\nV_64 = F_20 ( V_78 , V_83 , 0 ) ;\r\nV_18 = F_21 ( & V_78 -> V_21 , V_64 ) ;\r\nif ( F_22 ( V_18 ) )\r\nreturn F_23 ( V_18 ) ;\r\nV_58 = F_20 ( V_78 , V_83 , 1 ) ;\r\nif ( ! V_58 || ! V_58 -> V_59 )\r\nreturn - V_84 ;\r\nif ( V_58 -> V_59 & 0xFFFF )\r\nreturn - V_85 ;\r\nV_9 = F_24 ( & V_78 -> V_21 ,\r\nsizeof( struct V_8 ) , V_86 ) ;\r\nif ( ! V_9 )\r\nreturn - V_87 ;\r\nV_9 -> V_58 = * V_58 ;\r\nV_9 -> V_76 . V_59 = V_9 -> V_58 . V_59 ;\r\nV_9 -> V_76 . V_88 = V_9 -> V_58 . V_88 ;\r\nV_9 -> V_76 . V_89 = V_90 ;\r\nV_9 -> V_64 = V_64 ;\r\nV_9 -> V_23 = F_25 ( V_78 , 0 ) ;\r\nV_9 -> V_18 = V_18 ;\r\nV_9 -> V_21 = & V_78 -> V_21 ;\r\nif ( V_9 -> V_23 < 0 ) {\r\nF_9 ( & V_78 -> V_21 , L_6 ) ;\r\nreturn V_9 -> V_23 ;\r\n}\r\nV_9 -> V_41 = V_44 ;\r\nif ( V_78 -> V_21 . V_91 ) {\r\nstruct V_79 V_13 ;\r\nint V_30 ;\r\nV_30 = F_26 ( V_78 -> V_21 . V_91 , & V_13 ) ;\r\nif ( V_30 < 0 ) {\r\nF_9 ( & V_78 -> V_21 , L_7 ) ;\r\nreturn V_30 ;\r\n}\r\nV_9 -> V_13 = V_13 . V_59 ;\r\nif ( V_13 . V_88 != V_13 . V_59 )\r\nF_27 ( & V_78 -> V_21 , L_8 ) ;\r\n} else {\r\nV_9 -> V_13 = V_78 -> V_92 ;\r\n}\r\nV_82 [ 0 ] = V_9 ;\r\nmemset ( & V_81 , 0 , sizeof( V_81 ) ) ;\r\nV_81 . V_93 = F_28 ( V_82 ) ;\r\nV_81 . V_10 = V_82 ;\r\nV_81 . V_94 = F_5 ;\r\nV_81 . V_95 = & V_96 ;\r\nV_81 . V_97 = F_12 ;\r\nF_29 ( & V_78 -> V_21 , & V_81 ) ;\r\nreturn 0 ;\r\n}
