INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ranaelgahawy/Downloads/ARCH_LAB6/ARCH_LAB6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module N_bit_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ranaelgahawy/Downloads/ARCH_LAB6/ARCH_LAB6.srcs/sources_1/new/ALU_ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ranaelgahawy/Downloads/ARCH_LAB6/ARCH_LAB6.srcs/sources_1/new/BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ranaelgahawy/Downloads/ARCH_LAB6/ARCH_LAB6.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ranaelgahawy/Downloads/ARCH_LAB6/ARCH_LAB6.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ranaelgahawy/Downloads/ARCH_LAB6/ARCH_LAB6.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ranaelgahawy/Downloads/ARCH_LAB6/ARCH_LAB6.srcs/sources_1/new/MemRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ranaelgahawy/Downloads/ARCH_LAB6/ARCH_LAB6.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module n_bit_register
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ranaelgahawy/Downloads/ARCH_LAB6/ARCH_LAB6.srcs/sources_1/new/SINGLE_CYCLE_SPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SINGLE_CYCLE_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ranaelgahawy/Downloads/ARCH_LAB6/ARCH_LAB6.srcs/sources_1/new/ShiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n_bit_ShiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ranaelgahawy/Downloads/ARCH_LAB6/ARCH_LAB6.srcs/sim_1/new/SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SIM
