/**************************************************************************************************
*
* Copyright (c) 2019-2024 Axera Semiconductor Co., Ltd. All Rights Reserved.
*
* This source file is the property of Axera Semiconductor Co., Ltd. and
* may not be copied or distributed in any isomorphic form without the prior
* written consent of Axera Semiconductor Co., Ltd.
*
*************************************************************************************************/

#ifndef __NI_ALG_DEFINE_H__
#define __NI_ALG_DEFINE_H__

#ifdef __cplusplus
#if __cplusplus
extern "C" {
#endif
#endif /* __cplusplus */

#define IAS_OD_MAX_CHN_NUM (3)

#define NN_MAX_OUTPUT_NUM       (5)
#define NN_MAX_INPUT_NUM        (1)
#define NN_MAX_BATCH_SIZE       (1)
#define PRE_PROC_MAX_BATCH_SIZE (32)

#define XS_IAS_POLYLINE_MAX_POINTS_NUM (30)
#define XS_IAS_POLYGON_MAX_EDGES       (30)

#ifdef __cplusplus
#if __cplusplus
}
#endif
#endif /* __cplusplus */

#endif /* End of #ifndef __NI_ALG_DEFINE_H__ */
