ISim log file
Running: C:\Users\Rathi\Desktop\git\NES_fpga\src\NES_fpga\NES_TB_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/Rathi/Desktop/git/NES_fpga/src/NES_fpga/NES_TB_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/Rathi/Desktop/git/NES_fpga/src/NES_fpga/NES_TB.v" Line 23.  For instance NES_TB/ram/, width 16 of formal port addr is not equal to width 1 of actual variable addr. 
WARNING: File "C:/Users/Rathi/Desktop/git/NES_fpga/src/NES_fpga/NES_TB.v" Line 25.  For instance NES_TB/ram/, width 8 of formal port data is not equal to width 1 of actual signal data.
WARNING: File "C:/Users/Rathi/Desktop/git/NES_fpga/src/NES_fpga/NES_TB.v" Line 23.  For instance NES_TB/uprocessor/, width 16 of formal port addr is not equal to width 1 of actual variable addr. 
WARNING: File "C:/Users/Rathi/Desktop/git/NES_fpga/src/NES_fpga/NES_TB.v" Line 25.  For instance NES_TB/uprocessor/, width 8 of formal port data is not equal to width 1 of actual signal data.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/Rathi/Desktop/git/NES_fpga/src/NES_fpga/NES_TB.v" Line 23.  For instance NES_TB/ram/, width 16 of formal port addr is not equal to width 1 of actual variable addr. 
WARNING: File "C:/Users/Rathi/Desktop/git/NES_fpga/src/NES_fpga/NES_TB.v" Line 25.  For instance NES_TB/ram/, width 8 of formal port data is not equal to width 1 of actual signal data.
WARNING: File "C:/Users/Rathi/Desktop/git/NES_fpga/src/NES_fpga/NES_TB.v" Line 23.  For instance NES_TB/uprocessor/, width 16 of formal port addr is not equal to width 1 of actual variable addr. 
WARNING: File "C:/Users/Rathi/Desktop/git/NES_fpga/src/NES_fpga/NES_TB.v" Line 25.  For instance NES_TB/uprocessor/, width 8 of formal port data is not equal to width 1 of actual signal data.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/Rathi/Desktop/git/NES_fpga/src/NES_fpga/NES_TB.v" Line 23.  For instance NES_TB/ram/, width 16 of formal port addr is not equal to width 1 of actual variable addr. 
WARNING: File "C:/Users/Rathi/Desktop/git/NES_fpga/src/NES_fpga/NES_TB.v" Line 25.  For instance NES_TB/ram/, width 8 of formal port data is not equal to width 1 of actual signal data.
WARNING: File "C:/Users/Rathi/Desktop/git/NES_fpga/src/NES_fpga/NES_TB.v" Line 23.  For instance NES_TB/uprocessor/, width 16 of formal port addr is not equal to width 1 of actual variable addr. 
WARNING: File "C:/Users/Rathi/Desktop/git/NES_fpga/src/NES_fpga/NES_TB.v" Line 25.  For instance NES_TB/uprocessor/, width 8 of formal port data is not equal to width 1 of actual signal data.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
