strict digraph "compose( ,  )" {
	node [label="\N"];
	"16:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7493263610>",
		fillcolor=springgreen,
		label="16:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7492fce4d0>",
		fillcolor=firebrick,
		label="19:NS
q <= q + 4'b0001;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7492fce4d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"16:IF" -> "19:NS"	[cond="['q']",
		label="!((q == 4'd12))",
		lineno=16];
	"17:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7493263210>",
		fillcolor=firebrick,
		label="17:NS
q <= 4'b0001;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7493263210>]",
		style=filled,
		typ=NonblockingSubstitution];
	"16:IF" -> "17:NS"	[cond="['q']",
		label="(q == 4'd12)",
		lineno=16];
	"13:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f74932771d0>",
		fillcolor=springgreen,
		label="13:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"15:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f7492fd6810>",
		fillcolor=turquoise,
		label="15:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"13:IF" -> "15:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=13];
	"14:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7493277090>",
		fillcolor=firebrick,
		label="14:NS
q <= 4'b0001;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7493277090>]",
		style=filled,
		typ=NonblockingSubstitution];
	"13:IF" -> "14:NS"	[cond="['reset']",
		label=reset,
		lineno=13];
	"15:BL" -> "16:IF"	[cond="[]",
		lineno=None];
	"Leaf_11:AL"	[def_var="['q']",
		label="Leaf_11:AL"];
	"11:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f74932f5f10>",
		clk_sens=True,
		fillcolor=gold,
		label="11:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q']"];
	"Leaf_11:AL" -> "11:AL";
	"12:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f74932f5690>",
		fillcolor=turquoise,
		label="12:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"12:BL" -> "13:IF"	[cond="[]",
		lineno=None];
	"19:NS" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"17:NS" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"11:AL" -> "12:BL"	[cond="[]",
		lineno=None];
	"14:NS" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
}
