module ();
	input;
	output;
	reg;
		always @ ()
			begin
			end


endmodule