// Seed: 3356172868
module module_0 (
    input tri1 id_0,
    input tri id_1,
    input wor id_2,
    input wor id_3,
    input wor id_4,
    output supply1 id_5,
    input tri0 id_6,
    output uwire id_7,
    output tri0 id_8
    , id_12,
    output tri1 id_9,
    output tri0 id_10
);
  always assign {-1} = id_12;
  genvar id_13;
endmodule
module module_0 (
    input wand id_0,
    output tri id_1,
    input tri1 id_2,
    input wand id_3
    , id_14,
    input uwire id_4,
    input tri0 id_5,
    input tri0 id_6,
    input tri id_7,
    output supply0 id_8,
    input tri1 id_9,
    input wor id_10,
    input wire id_11,
    input uwire module_1
);
  wire id_15;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_6,
      id_9,
      id_5,
      id_8,
      id_6,
      id_8,
      id_1,
      id_1,
      id_8
  );
  assign modCall_1.id_0 = 0;
endmodule
