

================================================================
== Vitis HLS Report for 'decompressor_kernel'
================================================================
* Date:           Tue Oct  8 21:19:30 2024

* Version:        2022.2 (Build 4023990 on Oct 11 2023)
* Project:        DecompressorProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.260 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_35_1_VITIS_LOOP_37_2  |        ?|        ?|         ?|          -|          -|  2048|        no|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../work/cc/src/decompressor_kernel.cc:37]   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%decompressed_count_loc = alloca i64 1"   --->   Operation 15 'alloca' 'decompressed_count_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%spectopmodule_ln21 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_18" [../work/cc/src/decompressor_kernel.cc:21]   --->   Operation 16 'spectopmodule' 'spectopmodule_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1024 %m_axi_input"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axi_input, void @empty_4, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_stream"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %out_eos, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_eos"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%huffman_input_stream = alloca i64 1" [../work/cc/src/decompressor_kernel.cc:27]   --->   Operation 23 'alloca' 'huffman_input_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @huffman_input_stream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %huffman_input_stream, i16 %huffman_input_stream"   --->   Operation 24 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %huffman_input_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%huffman_eos_stream = alloca i64 1" [../work/cc/src/decompressor_kernel.cc:28]   --->   Operation 26 'alloca' 'huffman_eos_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty_48 = specchannel i32 @_ssdm_op_SpecChannel, void @huffman_eos_stream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i1 %huffman_eos_stream, i1 %huffman_eos_stream"   --->   Operation 27 'specchannel' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %huffman_eos_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%lz77_output_stream = alloca i64 1" [../work/cc/src/decompressor_kernel.cc:29]   --->   Operation 29 'alloca' 'lz77_output_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_49 = specchannel i32 @_ssdm_op_SpecChannel, void @lz77_output_stream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %lz77_output_stream, i16 %lz77_output_stream"   --->   Operation 30 'specchannel' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %lz77_output_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.46ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 33 [1/1] (0.46ns)   --->   "%store_ln37 = store i7 0, i7 %j" [../work/cc/src/decompressor_kernel.cc:37]   --->   Operation 33 'store' 'store_ln37' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln35 = br void %VITIS_LOOP_39_3" [../work/cc/src/decompressor_kernel.cc:35]   --->   Operation 34 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.09>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [../work/cc/src/decompressor_kernel.cc:35]   --->   Operation 35 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%data = read i1024 @_ssdm_op_Read.ap_auto.i1024P0A, i1024 %m_axi_input" [../work/cc/src/decompressor_kernel.cc:36]   --->   Operation 36 'read' 'data' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.99ns)   --->   "%icmp_ln35 = icmp_eq  i12 %indvar_flatten_load, i12 2048" [../work/cc/src/decompressor_kernel.cc:35]   --->   Operation 37 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.99ns)   --->   "%add_ln35 = add i12 %indvar_flatten_load, i12 1" [../work/cc/src/decompressor_kernel.cc:35]   --->   Operation 38 'add' 'add_ln35' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %for.inc7, void %for.end9" [../work/cc/src/decompressor_kernel.cc:35]   --->   Operation 39 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [../work/cc/src/decompressor_kernel.cc:37]   --->   Operation 40 'load' 'j_load' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.85ns)   --->   "%icmp_ln37 = icmp_eq  i7 %j_load, i7 64" [../work/cc/src/decompressor_kernel.cc:37]   --->   Operation 41 'icmp' 'icmp_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.37ns)   --->   "%select_ln35 = select i1 %icmp_ln37, i7 0, i7 %j_load" [../work/cc/src/decompressor_kernel.cc:35]   --->   Operation 42 'select' 'select_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%empty_50 = wait i32 @_ssdm_op_Wait"   --->   Operation 43 'wait' 'empty_50' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (0.00ns)   --->   "%call_ln0 = call void @decompressor_kernel_Pipeline_VITIS_LOOP_39_3, i16 %huffman_input_stream"   --->   Operation 44 'call' 'call_ln0' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i7 %select_ln35" [../work/cc/src/decompressor_kernel.cc:42]   --->   Operation 45 'trunc' 'trunc_ln42' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln42, i4 0" [../work/cc/src/decompressor_kernel.cc:42]   --->   Operation 46 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i10 %shl_ln1" [../work/cc/src/decompressor_kernel.cc:42]   --->   Operation 47 'zext' 'zext_ln42' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.72ns)   --->   "%lshr_ln42 = lshr i1024 %data, i1024 %zext_ln42" [../work/cc/src/decompressor_kernel.cc:42]   --->   Operation 48 'lshr' 'lshr_ln42' <Predicate = (!icmp_ln35)> <Delay = 1.72> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln42_1 = trunc i1024 %lshr_ln42" [../work/cc/src/decompressor_kernel.cc:42]   --->   Operation 49 'trunc' 'trunc_ln42_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.85ns)   --->   "%j_1 = add i7 %select_ln35, i7 1" [../work/cc/src/decompressor_kernel.cc:37]   --->   Operation 50 'add' 'j_1' <Predicate = (!icmp_ln35)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.46ns)   --->   "%store_ln35 = store i12 %add_ln35, i12 %indvar_flatten" [../work/cc/src/decompressor_kernel.cc:35]   --->   Operation 51 'store' 'store_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.46>
ST_2 : Operation 52 [1/1] (0.46ns)   --->   "%store_ln37 = store i7 %j_1, i7 %j" [../work/cc/src/decompressor_kernel.cc:37]   --->   Operation 52 'store' 'store_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.46>
ST_2 : Operation 53 [1/1] (2.10ns)   --->   "%write_ln47 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %huffman_eos_stream, i1 1" [../work/cc/src/decompressor_kernel.cc:47]   --->   Operation 53 'write' 'write_ln47' <Predicate = (icmp_ln35)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln0 = call void @decompressor_kernel_Pipeline_VITIS_LOOP_39_3, i16 %huffman_input_stream"   --->   Operation 54 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_35_1_VITIS_LOOP_37_2_str"   --->   Operation 55 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 56 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%empty_51 = wait i32 @_ssdm_op_Wait"   --->   Operation 57 'wait' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (2.10ns)   --->   "%write_ln42 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %huffman_input_stream, i16 %trunc_ln42_1" [../work/cc/src/decompressor_kernel.cc:42]   --->   Operation 58 'write' 'write_ln42' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln37 = br void %VITIS_LOOP_39_3" [../work/cc/src/decompressor_kernel.cc:37]   --->   Operation 59 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 60 [2/2] (0.00ns)   --->   "%call_ln50 = call void @huffmanDecoderLL<2, 0>, i16 %huffman_input_stream, i1 %huffman_eos_stream, i16 %lz77_output_stream, i5 %order, i4 %lext, i4 %dext" [../work/cc/src/decompressor_kernel.cc:50]   --->   Operation 60 'call' 'call_ln50' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln50 = call void @huffmanDecoderLL<2, 0>, i16 %huffman_input_stream, i1 %huffman_eos_stream, i16 %lz77_output_stream, i5 %order, i4 %lext, i4 %dext" [../work/cc/src/decompressor_kernel.cc:50]   --->   Operation 61 'call' 'call_ln50' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%empty_52 = wait i32 @_ssdm_op_Wait"   --->   Operation 62 'wait' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [2/2] (0.00ns)   --->   "%call_ln0 = call void @decompressor_kernel_Pipeline_VITIS_LOOP_64_4, i16 %lz77_output_stream, i32 %out_stream, i32 %decompressed_count_loc"   --->   Operation 63 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 0.46>
ST_8 : Operation 64 [1/2] (0.46ns)   --->   "%call_ln0 = call void @decompressor_kernel_Pipeline_VITIS_LOOP_64_4, i16 %lz77_output_stream, i32 %out_stream, i32 %decompressed_count_loc"   --->   Operation 64 'call' 'call_ln0' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%empty_53 = wait i32 @_ssdm_op_Wait"   --->   Operation 65 'wait' 'empty_53' <Predicate = true> <Delay = 0.00>

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%empty_54 = wait i32 @_ssdm_op_Wait"   --->   Operation 66 'wait' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [2/2] (0.00ns)   --->   "%call_ln0 = call void @decompressor_kernel_Pipeline_VITIS_LOOP_87_6, i16 %lz77_output_stream"   --->   Operation 67 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 8> <Delay = 0.00>
ST_11 : Operation 68 [1/2] (0.00ns)   --->   "%call_ln0 = call void @decompressor_kernel_Pipeline_VITIS_LOOP_87_6, i16 %lz77_output_stream"   --->   Operation 68 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 9> <Delay = 2.87>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%decompressed_count_loc_load = load i32 %decompressed_count_loc"   --->   Operation 69 'load' 'decompressed_count_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%empty_55 = wait i32 @_ssdm_op_Wait"   --->   Operation 70 'wait' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (1.14ns)   --->   "%icmp_ln94 = icmp_sgt  i32 %decompressed_count_loc_load, i32 0" [../work/cc/src/decompressor_kernel.cc:94]   --->   Operation 71 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %icmp_ln94, void %if.else, void %if.then38" [../work/cc/src/decompressor_kernel.cc:94]   --->   Operation 72 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (1.72ns)   --->   "%write_ln97 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %out_eos, i1 0" [../work/cc/src/decompressor_kernel.cc:97]   --->   Operation 73 'write' 'write_ln97' <Predicate = (!icmp_ln94)> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end41"   --->   Operation 74 'br' 'br_ln0' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (1.72ns)   --->   "%write_ln95 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %out_eos, i1 1" [../work/cc/src/decompressor_kernel.cc:95]   --->   Operation 75 'write' 'write_ln95' <Predicate = (icmp_ln94)> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln96 = br void %if.end41" [../work/cc/src/decompressor_kernel.cc:96]   --->   Operation 76 'br' 'br_ln96' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln108 = ret" [../work/cc/src/decompressor_kernel.cc:108]   --->   Operation 77 'ret' 'ret_ln108' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.460ns
The critical path consists of the following:
	'alloca' operation 12 bit ('indvar_flatten') [8]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [26]  (0.460 ns)

 <State 2>: 3.098ns
The critical path consists of the following:
	'load' operation 7 bit ('j_load', ../work/cc/src/decompressor_kernel.cc:37) on local variable 'j', ../work/cc/src/decompressor_kernel.cc:37 [36]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln37', ../work/cc/src/decompressor_kernel.cc:37) [39]  (0.856 ns)
	'select' operation 7 bit ('select_ln35', ../work/cc/src/decompressor_kernel.cc:35) [40]  (0.378 ns)
	'lshr' operation 1024 bit ('lshr_ln42', ../work/cc/src/decompressor_kernel.cc:42) [47]  (1.728 ns)
	blocking operation 0.1365 ns on control path)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 2.102ns
The critical path consists of the following:
	fifo write operation ('write_ln42', ../work/cc/src/decompressor_kernel.cc:42) on port 'huffman_input_stream', ../work/cc/src/decompressor_kernel.cc:27 (../work/cc/src/decompressor_kernel.cc:42) [49]  (2.102 ns)

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.460ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'decompressor_kernel_Pipeline_VITIS_LOOP_64_4' [58]  (0.460 ns)

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 2.870ns
The critical path consists of the following:
	'load' operation 32 bit ('decompressed_count_loc_load') on local variable 'decompressed_count_loc' [59]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln94', ../work/cc/src/decompressor_kernel.cc:94) [64]  (1.142 ns)
	fifo write operation ('write_ln97', ../work/cc/src/decompressor_kernel.cc:97) on port 'out_eos' (../work/cc/src/decompressor_kernel.cc:97) [67]  (1.728 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
