m255
K4
z2
Z0 !s99 nomlopt
R0
!s11f vlog 2021.1 2021.01, Jan 19 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dE:/uni_pro/Arch/Harvard-Pipelined-Processor
T_opt
!s110 1735097179
VjQJ^>7GMMXABSIm_KDaQW1
04 21 4 work sequential_multiplier fast 0
=1-38f3abcd5a46-676b7b5a-35c-2694
Z2 !s124 OEM100
Z3 o-quiet -auto_acc_if_foreign -work work
Z4 tCvgOpt 0
n@_opt
Z5 OL;O;2021.1;73
R1
T_opt1
!s110 1735097592
V^E_YRWGIZBUkggg8AA=Ce2
04 24 4 work sequential_multiplier_tb fast 0
=1-38f3abcd5a46-676b7cf8-1d6-4a0c
R2
R3
R4
n@_opt1
R5
R1
vcarry_look_ahead_adder
Z6 !s110 1735099445
!i10b 1
!s100 S@98`8kB>cl^iG4J6Z[;71
Ik@Cb:`dozQ;SoBmiRCV6h0
Z7 VDg1SIo80bB@j0V0VzS_@n1
Z8 dE:/uni_pro/vlsi/ALU-RTL/src
Z9 w1735088814
8E:/uni_pro/vlsi/ALU-RTL/src/adders/rtl/carry_look_ahead_adder.v
FE:/uni_pro/vlsi/ALU-RTL/src/adders/rtl/carry_look_ahead_adder.v
L0 1
Z10 OV;L;10.5b;63
r1
!s85 0
31
Z11 !s108 1735099445.000000
!s107 E:/uni_pro/vlsi/ALU-RTL/src/adders/rtl/carry_look_ahead_adder.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/uni_pro/vlsi/ALU-RTL/src/adders/rtl/carry_look_ahead_adder.v|
!i113 1
Z12 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R4
vCarryBypassAdder
R6
!i10b 1
!s100 CRa<7jMK?UYB@f?:B`1_V3
I^K7lLZa0E3[n6=;D@j>XV0
R7
R8
R9
8E:/uni_pro/vlsi/ALU-RTL/src/adders/rtl/carry_bypass_adder.v
FE:/uni_pro/vlsi/ALU-RTL/src/adders/rtl/carry_bypass_adder.v
L0 1
R10
r1
!s85 0
31
R11
!s107 E:/uni_pro/vlsi/ALU-RTL/src/adders/rtl/carry_bypass_adder.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/uni_pro/vlsi/ALU-RTL/src/adders/rtl/carry_bypass_adder.v|
!i113 1
R12
R4
n@carry@bypass@adder
vCarrySelectAdder
R6
!i10b 1
!s100 UKKndG1c`Lz0lRYn:eNL^2
IVKCVGeoaMlUc4X`_dGH^]1
R7
R8
R9
8E:/uni_pro/vlsi/ALU-RTL/src/adders/rtl/carry_select_adder.v
FE:/uni_pro/vlsi/ALU-RTL/src/adders/rtl/carry_select_adder.v
L0 1
R10
r1
!s85 0
31
R11
!s107 E:/uni_pro/vlsi/ALU-RTL/src/adders/rtl/carry_select_adder.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/uni_pro/vlsi/ALU-RTL/src/adders/rtl/carry_select_adder.v|
!i113 1
R12
R4
n@carry@select@adder
vfull_adder
R6
!i10b 1
!s100 ><Ab3zB?4kSl<P?JceG<?3
IYKSaEnkBkg6WomY78H2Hl1
R7
R8
R9
8E:/uni_pro/vlsi/ALU-RTL/src/utils/full_adder.v
FE:/uni_pro/vlsi/ALU-RTL/src/utils/full_adder.v
L0 1
R10
r1
!s85 0
31
R11
!s107 E:/uni_pro/vlsi/ALU-RTL/src/utils/full_adder.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/uni_pro/vlsi/ALU-RTL/src/utils/full_adder.v|
!i113 1
R12
R4
vhalf_adder
R6
!i10b 1
!s100 NdXBm;bIMif]@0hJn`XzK0
IWSoKPY_Eg1`ooF@1jDM]O1
R7
R8
R9
8E:/uni_pro/vlsi/ALU-RTL/src/utils/half_adder.v
FE:/uni_pro/vlsi/ALU-RTL/src/utils/half_adder.v
L0 1
R10
r1
!s85 0
31
R11
!s107 E:/uni_pro/vlsi/ALU-RTL/src/utils/half_adder.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/uni_pro/vlsi/ALU-RTL/src/utils/half_adder.v|
!i113 1
R12
R4
vmultiplier_signed_star
R6
!i10b 1
!s100 @_;mb_AK3_^2SbB0Hm]?I0
I8kPZDe[jiz@Y1Gd1YK[2E1
R7
R8
R9
8E:/uni_pro/vlsi/ALU-RTL/src/multipliers/rtl/verilog_multiplier.v
FE:/uni_pro/vlsi/ALU-RTL/src/multipliers/rtl/verilog_multiplier.v
L0 1
R10
r1
!s85 0
31
R11
!s107 E:/uni_pro/vlsi/ALU-RTL/src/multipliers/rtl/verilog_multiplier.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/uni_pro/vlsi/ALU-RTL/src/multipliers/rtl/verilog_multiplier.v|
!i113 1
R12
R4
vMux2x1
R6
!i10b 1
!s100 Iz1`XNQgQKbXM93VIoBzh2
IoFTIG<MOUH1@Mi[Bz:lna2
R7
R8
R9
8E:/uni_pro/vlsi/ALU-RTL/src/utils/mux_2x1.v
FE:/uni_pro/vlsi/ALU-RTL/src/utils/mux_2x1.v
L0 1
R10
r1
!s85 0
31
R11
!s107 E:/uni_pro/vlsi/ALU-RTL/src/utils/mux_2x1.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/uni_pro/vlsi/ALU-RTL/src/utils/mux_2x1.v|
!i113 1
R12
R4
n@mux2x1
vripple_carry_adder
R6
!i10b 1
!s100 19b5d^[j;hFCW@^LE75J_1
I7:5X^K2AYEgOO@I6[onC21
R7
R8
R9
8E:/uni_pro/vlsi/ALU-RTL/src/adders/rtl/ripple_carry_adder.v
FE:/uni_pro/vlsi/ALU-RTL/src/adders/rtl/ripple_carry_adder.v
L0 1
R10
r1
!s85 0
31
R11
!s107 E:/uni_pro/vlsi/ALU-RTL/src/adders/rtl/ripple_carry_adder.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/uni_pro/vlsi/ALU-RTL/src/adders/rtl/ripple_carry_adder.v|
!i113 1
R12
R4
vsequential_mul
!s110 1735099835
!i10b 1
!s100 lZOF]jm@V7VSEE>2V1ERD3
I[E`R>9QESJIflnIXL8F7P0
R7
R8
w1735099830
Z13 8E:/uni_pro/vlsi/ALU-RTL/src/multipliers/rtl/sequential_mul.v
Z14 FE:/uni_pro/vlsi/ALU-RTL/src/multipliers/rtl/sequential_mul.v
L0 1
R10
r1
!s85 0
31
!s108 1735099835.000000
!s107 E:/uni_pro/vlsi/ALU-RTL/src/multipliers/rtl/sequential_mul.v|
Z15 !s90 -reportprogress|300|-work|work|-stats=none|E:/uni_pro/vlsi/ALU-RTL/src/multipliers/rtl/sequential_mul.v|
!i113 1
R12
R4
vsequential_multiplier
!s110 1735105418
!i10b 1
!s100 IWTAIUBZNnHGe1K<H:^Z=0
IR_zY1e;aLi:PZ=8@98T;X0
R7
R8
w1735105415
R13
R14
L0 1
R10
r1
!s85 0
31
!s108 1735105418.000000
!s107 E:/uni_pro/vlsi/ALU-RTL/src/multipliers/rtl/sequential_mul.v|
R15
!i113 1
R12
R4
vsequential_multiplier_tb
!s110 1735105403
!i10b 1
!s100 n1aCl9M5@PdN]9fH:?38c3
I4>^^z^k7Se7o>KVWG[R2P2
R7
R8
w1735105397
Z16 8E:/uni_pro/vlsi/ALU-RTL/src/multipliers/tb/tb_sequential_mul.v
Z17 FE:/uni_pro/vlsi/ALU-RTL/src/multipliers/tb/tb_sequential_mul.v
L0 1
R10
r1
!s85 0
31
!s108 1735105403.000000
Z18 !s107 E:/uni_pro/vlsi/ALU-RTL/src/multipliers/tb/tb_sequential_mul.v|
Z19 !s90 -reportprogress|300|-work|work|-stats=none|E:/uni_pro/vlsi/ALU-RTL/src/multipliers/tb/tb_sequential_mul.v|
!i113 1
R12
R4
vtb_SAdd_mul_32bit
!s110 1735099889
!i10b 1
!s100 jeEQQ0;cTHZNF>X=QKKNg1
I8@`?YLeXi3^8ZOKYVzXSJ2
R7
R8
w1735099871
R16
R17
L0 1
R10
r1
!s85 0
31
!s108 1735099889.000000
R18
R19
!i113 1
R12
R4
ntb_@s@add_mul_32bit
vtree_multiplier
R6
!i10b 1
!s100 SKMhP^jE^M?D]7?o`:z0l1
IP4Ob=T`]62QD[MQO^^Y9W0
R7
R8
R9
8E:/uni_pro/vlsi/ALU-RTL/src/multipliers/rtl/tree_multiplier.v
FE:/uni_pro/vlsi/ALU-RTL/src/multipliers/rtl/tree_multiplier.v
L0 1
R10
r1
!s85 0
31
R11
!s107 E:/uni_pro/vlsi/ALU-RTL/src/multipliers/rtl/tree_multiplier.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/uni_pro/vlsi/ALU-RTL/src/multipliers/rtl/tree_multiplier.v|
!i113 1
R12
R4
vtree_multiplier32
R6
!i10b 1
!s100 CDnG<Ac9iW^UEFWJcn;OO1
IAYk=RlDV521<[aAo4>h8U3
R7
R8
R9
8E:/uni_pro/vlsi/ALU-RTL/src/multipliers/rtl/tree_multiplier32.v
FE:/uni_pro/vlsi/ALU-RTL/src/multipliers/rtl/tree_multiplier32.v
L0 1
R10
r1
!s85 0
31
R11
!s107 E:/uni_pro/vlsi/ALU-RTL/src/multipliers/rtl/tree_multiplier32.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/uni_pro/vlsi/ALU-RTL/src/multipliers/rtl/tree_multiplier32.v|
!i113 1
R12
R4
