// Seed: 1344429628
module module_0 (
    output tri0 id_0,
    output supply1 id_1
);
  assign id_1 = id_3;
endmodule
module module_1 (
    input  uwire id_0,
    output wor   id_1,
    output uwire id_2,
    input  wor   id_3,
    output uwire id_4
);
  assign id_1 = 1'b0;
  always @(posedge 1 or posedge id_3) id_2 = 1;
  module_0(
      id_4, id_2
  ); id_6(
      .id_0(1), .id_1(1), .id_2(1'b0)
  );
  tri id_7;
  id_8(
      .id_0(id_1), .id_1(1)
  );
  assign id_7 = id_3;
  wire id_9;
endmodule
