INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Jan  9 13:40:27 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing
| Design       : sobel
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.779ns  (required time - arrival time)
  Source:                 buffer139/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            buffer140/dataReg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 1.621ns (36.022%)  route 2.879ns (63.978%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.314ns = ( 5.314 - 4.000 ) 
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3997, unset)         1.444     1.444    buffer139/clk
    SLICE_X22Y69         FDRE                                         r  buffer139/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y69         FDRE (Prop_fdre_C_Q)         0.259     1.703 r  buffer139/outs_reg[0]/Q
                         net (fo=4, routed)           0.245     1.948    buffer140/control/Memory_reg[0][0]_i_13[0]
    SLICE_X23Y69         LUT3 (Prop_lut3_I0_O)        0.043     1.991 r  buffer140/control/dataReg[2]_i_6/O
                         net (fo=1, routed)           0.193     2.183    addi10/lhs[0]
    SLICE_X22Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     2.480 r  addi10/dataReg_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.480    addi10/dataReg_reg[2]_i_4_n_0
    SLICE_X22Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.534 r  addi10/Memory_reg[0][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     2.534    addi10/Memory_reg[0][0]_i_50_n_0
    SLICE_X22Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.588 r  addi10/Memory_reg[0][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.588    addi10/Memory_reg[0][0]_i_49_n_0
    SLICE_X22Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.642 r  addi10/Memory_reg[0][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.642    addi10/Memory_reg[0][0]_i_22_n_0
    SLICE_X22Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.696 r  addi10/Memory_reg[0][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     2.696    addi10/Memory_reg[0][0]_i_21_n_0
    SLICE_X22Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.750 r  addi10/Memory_reg[0][0]_i_15/CO[3]
                         net (fo=1, routed)           0.007     2.758    addi10/Memory_reg[0][0]_i_15_n_0
    SLICE_X22Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.812 r  addi10/Memory_reg[0][0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.812    addi10/Memory_reg[0][0]_i_14_n_0
    SLICE_X22Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     2.977 f  addi10/Memory_reg[0][0]_i_13/O[1]
                         net (fo=1, routed)           0.338     3.315    addi10/addi10_result[30]
    SLICE_X21Y74         LUT2 (Prop_lut2_I0_O)        0.125     3.440 r  addi10/Memory[0][0]_i_4__0/O
                         net (fo=1, routed)           0.000     3.440    cmpi9/S[3]
    SLICE_X21Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     3.633 f  cmpi9/Memory_reg[0][0]_i_2/CO[3]
                         net (fo=45, routed)          0.404     4.037    control_merge3/tehb/control/result[0]
    SLICE_X23Y74         LUT6 (Prop_lut6_I4_O)        0.043     4.080 f  control_merge3/tehb/control/fullReg_i_3__20_comp/O
                         net (fo=51, routed)          0.552     4.632    cond_br22/control/dataReg_reg[0]_alias
    SLICE_X24Y73         LUT6 (Prop_lut6_I3_O)        0.043     4.675 f  cond_br22/control/branch_ready_comp_1/O
                         net (fo=3, routed)           0.210     4.885    buffer155/fifo/branch_ready
    SLICE_X24Y71         LUT5 (Prop_lut5_I3_O)        0.043     4.928 r  buffer155/fifo/fullReg_i_7/O
                         net (fo=2, routed)           0.386     5.314    fork23/control/generateBlocks[3].regblock/transmitValue_reg_3[0]
    SLICE_X23Y69         LUT6 (Prop_lut6_I4_O)        0.043     5.357 r  fork23/control/generateBlocks[3].regblock/fullReg_i_2__72/O
                         net (fo=4, routed)           0.205     5.562    fork22/control/generateBlocks[1].regblock/transmitValue_reg_1
    SLICE_X22Y68         LUT4 (Prop_lut4_I1_O)        0.043     5.605 r  fork22/control/generateBlocks[1].regblock/dataReg[31]_i_1__9/O
                         net (fo=32, routed)          0.339     5.944    buffer140/dataReg_reg[0]_4[0]
    SLICE_X21Y69         FDRE                                         r  buffer140/dataReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=3997, unset)         1.314     5.314    buffer140/clk
    SLICE_X21Y69         FDRE                                         r  buffer140/dataReg_reg[1]/C
                         clock pessimism              0.087     5.401    
                         clock uncertainty           -0.035     5.366    
    SLICE_X21Y69         FDRE (Setup_fdre_C_CE)      -0.201     5.165    buffer140/dataReg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.165    
                         arrival time                          -5.944    
  -------------------------------------------------------------------
                         slack                                 -0.779    




