###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        17627   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        11560   # Number of read row buffer hits
num_read_cmds                  =        17627   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         6084   # Number of ACT commands
num_pre_cmds                   =         6076   # Number of PRE commands
num_ondemand_pres              =         2142   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2694432   # Cyles of rank active rank.0
rank_active_cycles.1           =      2019430   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7305568   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7980570   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        16268   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          240   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           56   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           28   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           23   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           12   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            2   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            5   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            8   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            5   # Request interarrival latency (cycles)
interarrival_latency[100-]     =          980   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         4975   # Read request latency (cycles)
read_latency[40-59]            =         3948   # Read request latency (cycles)
read_latency[60-79]            =         2390   # Read request latency (cycles)
read_latency[80-99]            =         1023   # Read request latency (cycles)
read_latency[100-119]          =          802   # Read request latency (cycles)
read_latency[120-139]          =          578   # Read request latency (cycles)
read_latency[140-159]          =          379   # Read request latency (cycles)
read_latency[160-179]          =          299   # Read request latency (cycles)
read_latency[180-199]          =          277   # Read request latency (cycles)
read_latency[200-]             =         2956   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  7.10721e+07   # Read energy
act_energy                     =  1.66458e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.50667e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.83067e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.68133e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.26012e+09   # Active standby energy rank.1
average_read_latency           =      145.275   # Average read request latency (cycles)
average_interarrival           =      567.086   # Average request interarrival latency (cycles)
total_energy                   =  1.10712e+10   # Total energy (pJ)
average_power                  =      1107.12   # Average power (mW)
average_bandwidth              =     0.150417   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        18841   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        13829   # Number of read row buffer hits
num_read_cmds                  =        18841   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         5019   # Number of ACT commands
num_pre_cmds                   =         5008   # Number of PRE commands
num_ondemand_pres              =           74   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2349075   # Cyles of rank active rank.0
rank_active_cycles.1           =      2220657   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7650925   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7779343   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        17489   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          269   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           45   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           13   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           21   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           17   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            2   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            4   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            6   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            4   # Request interarrival latency (cycles)
interarrival_latency[100-]     =          971   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         5707   # Read request latency (cycles)
read_latency[40-59]            =         3826   # Read request latency (cycles)
read_latency[60-79]            =         2059   # Read request latency (cycles)
read_latency[80-99]            =         1113   # Read request latency (cycles)
read_latency[100-119]          =          593   # Read request latency (cycles)
read_latency[120-139]          =          390   # Read request latency (cycles)
read_latency[140-159]          =          265   # Read request latency (cycles)
read_latency[160-179]          =          281   # Read request latency (cycles)
read_latency[180-199]          =          186   # Read request latency (cycles)
read_latency[200-]             =         4421   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  7.59669e+07   # Read energy
act_energy                     =   1.3732e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.67244e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.73408e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.46582e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.38569e+09   # Active standby energy rank.1
average_read_latency           =      185.904   # Average read request latency (cycles)
average_interarrival           =      530.547   # Average request interarrival latency (cycles)
total_energy                   =  1.10524e+10   # Total energy (pJ)
average_power                  =      1105.24   # Average power (mW)
average_bandwidth              =     0.160777   # Average bandwidth
