<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: serial_interface</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | asserts</div>

</div>
<div class="ui-layout-west">
<div name='tag_serial_interface'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_serial_interface')">serial_interface</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 85.08</td>
<td class="s9 cl rt"><a href="mod2.html#Line" > 98.32</a></td>
<td class="s9 cl rt"><a href="mod2.html#Cond" > 95.65</a></td>
<td class="s7 cl rt"><a href="mod2.html#Toggle" > 70.18</a></td>
<td class="s7 cl rt"><a href="mod2.html#FSM" > 71.43</a></td>
<td class="s8 cl rt"><a href="mod2.html#Branch" > 89.80</a></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/runner/serial_interface.v')">/home/runner/serial_interface.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2.html#inst_tag_4"  onclick="showContent('inst_tag_4')">testbench.dut.u_raider.u_serial_interface</a></td>
<td class="s8 cl rt"> 85.08</td>
<td class="s9 cl rt"><a href="mod2.html#Line" > 98.32</a></td>
<td class="s9 cl rt"><a href="mod2.html#Cond" > 95.65</a></td>
<td class="s7 cl rt"><a href="mod2.html#Toggle" > 70.18</a></td>
<td class="s7 cl rt"><a href="mod2.html#FSM" > 71.43</a></td>
<td class="s8 cl rt"><a href="mod2.html#Branch" > 89.80</a></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_serial_interface'>
<hr>
<a name="inst_tag_4"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_4" >testbench.dut.u_raider.u_serial_interface</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 85.08</td>
<td class="s9 cl rt"><a href="mod2.html#Line" > 98.32</a></td>
<td class="s9 cl rt"><a href="mod2.html#Cond" > 95.65</a></td>
<td class="s7 cl rt"><a href="mod2.html#Toggle" > 70.18</a></td>
<td class="s7 cl rt"><a href="mod2.html#FSM" > 71.43</a></td>
<td class="s8 cl rt"><a href="mod2.html#Branch" > 89.80</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 85.08</td>
<td class="s9 cl rt"> 98.32</td>
<td class="s9 cl rt"> 95.65</td>
<td class="s7 cl rt"> 70.18</td>
<td class="s7 cl rt"> 71.43</td>
<td class="s8 cl rt"> 89.80</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 87.72</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.16</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td><a href="mod1.html#inst_tag_3" >u_raider</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_serial_interface'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2.html" >serial_interface</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>119</td><td>117</td><td>98.32</td></tr>
<tr class="s9"><td class="lf">ALWAYS</td><td>95</td><td>85</td><td>83</td><td>97.65</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>234</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>255</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>267</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>283</td><td>17</td><td>17</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
94                          always @(posedge mgmt_clk_or_mgmt_cs_n or posedge rst) begin
95         1/1                  if (rst) begin
96                                  // Reset everything
97         1/1                      state &lt;= IDLE;
98         1/1                      bit_count &lt;= 3'd0;
99         1/1                      mosi_shift_reg &lt;= 8'd0;
100        1/1                      cmd_reg &lt;= 8'd0;
101        1/1                      addr_reg &lt;= 8'd0;
102        1/1                      is_write_cmd &lt;= 1'b0;
103        1/1                      is_read_cmd &lt;= 1'b0;
104                                 
105                                 // Initialize configuration registers
106                                 // RANGES default to 0xFFFFFF to 0xFFFFFF
107        1/1                      addr0_start_h &lt;= 8'hFF;
108        1/1                      addr0_start_m &lt;= 8'hFF;
109        1/1                      addr0_start_l &lt;= 8'hFF;
110        1/1                      addr0_end_h &lt;= 8'hFF;
111        1/1                      addr0_end_m &lt;= 8'hFF;
112        1/1                      addr0_end_l &lt;= 8'hFF;
113        1/1                      addr1_start_h &lt;= 8'hFF;
114        1/1                      addr1_start_m &lt;= 8'hFF;
115        1/1                      addr1_start_l &lt;= 8'hFF;
116        1/1                      addr1_end_h &lt;= 8'hFF;
117        1/1                      addr1_end_m &lt;= 8'hFF;
118        1/1                      addr1_end_l &lt;= 8'hFF;
119        1/1                      control_reg_int &lt;= 8'h00;
120        1/1                      status_reg_int &lt;= 8'h00;
121                                 
122        1/1                  end else if (mgmt_cs_n) begin
123                                 // CS released - triggered by mgmt_cs_n rising edge
124                                 // Reset state machine but keep configuration registers
125        1/1                      state &lt;= IDLE;
126        1/1                      bit_count &lt;= 3'd0;
127        1/1                      mosi_shift_reg &lt;= 8'd0;
128        1/1                      cmd_reg &lt;= 8'd0;
129        1/1                      addr_reg &lt;= 8'd0;
130        1/1                      is_write_cmd &lt;= 1'b0;
131        1/1                      is_read_cmd &lt;= 1'b0;
132        1/1                      status_reg_int[0] &lt;= 1'b0; // Clear SPI active
133        1/1                      status_reg_int[1] &lt;= 1'b0; // Clear read command flag
134        1/1                      status_reg_int[2] &lt;= 1'b0; // Clear write command flag
135        1/1                  end else if (!mgmt_cs_n) begin
136                                 // CS is active (low) - process SPI transaction
137                                 // This must be a mgmt_clk edge since CS is low and we're not in reset/CS-release
138                                 
139                                 // CS active - SPI transaction in progress
140        1/1                      status_reg_int[0] &lt;= 1'b1; // Set SPI active
141                                 
142                                 // Shift in data
143        1/1                      mosi_shift_reg &lt;= {mosi_shift_reg[6:0], mgmt_mosi};
144        1/1                      bit_count &lt;= bit_count + 1;
145                                 
146                                 // Process byte completion
147        1/1                      if (bit_count == 3'd7) begin
148        1/1                          bit_count &lt;= 3'd0;
149                                     
150        1/1                          case (state)
151                                         IDLE: begin
152                                             // First byte is command
153        1/1                                  cmd_reg &lt;= {mosi_shift_reg[6:0], mgmt_mosi};
154        1/1                                  is_write_cmd &lt;= ({mosi_shift_reg[6:0], mgmt_mosi} == 8'h02);
155        1/1                                  is_read_cmd &lt;= ({mosi_shift_reg[6:0], mgmt_mosi} == 8'h03);
156        1/1                                  status_reg_int[1] &lt;= ({mosi_shift_reg[6:0], mgmt_mosi} == 8'h03); // Read cmd
157        1/1                                  status_reg_int[2] &lt;= ({mosi_shift_reg[6:0], mgmt_mosi} == 8'h02); // Write cmd
158        1/1                                  state &lt;= CMD;
159                                         end
160                                         
161                                         CMD: begin
162                                             // Second byte is address
163        1/1                                  addr_reg &lt;= {mosi_shift_reg[6:0], mgmt_mosi};
164                                             
165                                             // For read: prepare data and go to DATA state
166                                             // For write: go to ADDR state to receive data byte
167        1/1                                  if (is_read_cmd) begin
168                                                 // Load MISO shift register based on address
169        1/1                                      case ({mosi_shift_reg[6:0], mgmt_mosi})
170        1/1                                          ADDR0_START_H: miso_shift_reg &lt;= addr0_start_h;
171        1/1                                          ADDR0_START_M: miso_shift_reg &lt;= addr0_start_m;
172        1/1                                          ADDR0_START_L: miso_shift_reg &lt;= addr0_start_l;
173        1/1                                          ADDR0_END_H:   miso_shift_reg &lt;= addr0_end_h;
174        1/1                                          ADDR0_END_M:   miso_shift_reg &lt;= addr0_end_m;
175        1/1                                          ADDR0_END_L:   miso_shift_reg &lt;= addr0_end_l;
176        1/1                                          ADDR1_START_H: miso_shift_reg &lt;= addr1_start_h;
177        1/1                                          ADDR1_START_M: miso_shift_reg &lt;= addr1_start_m;
178        1/1                                          ADDR1_START_L: miso_shift_reg &lt;= addr1_start_l;
179        1/1                                          ADDR1_END_H:   miso_shift_reg &lt;= addr1_end_h;
180        1/1                                          ADDR1_END_M:   miso_shift_reg &lt;= addr1_end_m;
181        1/1                                          ADDR1_END_L:   miso_shift_reg &lt;= addr1_end_l;
182        1/1                                          CONTROL_REG:   miso_shift_reg &lt;= control_reg_int;
183        1/1                                          STATUS_REG:    miso_shift_reg &lt;= status_reg_int;
184        <font color = "red">0/1     ==>                                  default:       miso_shift_reg &lt;= 8'hFF;</font>
185                                                 endcase
186        1/1                                      state &lt;= DATA;  // Skip ADDR state for reads
187                                             end else begin
188        1/1                                      state &lt;= ADDR;  // Go to ADDR for writes
189                                             end
190                                         end
191                                         
192                                         ADDR: begin
193                                             // Third byte is data (only for writes)
194        1/1                                  if (is_write_cmd) begin
195                                                 // Write data to register
196        1/1                                      case (addr_reg)
197        1/1                                          ADDR0_START_H: addr0_start_h &lt;= {mosi_shift_reg[6:0], mgmt_mosi};
198        1/1                                          ADDR0_START_M: addr0_start_m &lt;= {mosi_shift_reg[6:0], mgmt_mosi};
199        1/1                                          ADDR0_START_L: addr0_start_l &lt;= {mosi_shift_reg[6:0], mgmt_mosi};
200        1/1                                          ADDR0_END_H:   addr0_end_h &lt;= {mosi_shift_reg[6:0], mgmt_mosi};
201        1/1                                          ADDR0_END_M:   addr0_end_m &lt;= {mosi_shift_reg[6:0], mgmt_mosi};
202        1/1                                          ADDR0_END_L:   addr0_end_l &lt;= {mosi_shift_reg[6:0], mgmt_mosi};
203        1/1                                          ADDR1_START_H: addr1_start_h &lt;= {mosi_shift_reg[6:0], mgmt_mosi};
204        1/1                                          ADDR1_START_M: addr1_start_m &lt;= {mosi_shift_reg[6:0], mgmt_mosi};
205        1/1                                          ADDR1_START_L: addr1_start_l &lt;= {mosi_shift_reg[6:0], mgmt_mosi};
206        1/1                                          ADDR1_END_H:   addr1_end_h &lt;= {mosi_shift_reg[6:0], mgmt_mosi};
207        1/1                                          ADDR1_END_M:   addr1_end_m &lt;= {mosi_shift_reg[6:0], mgmt_mosi};
208        1/1                                          ADDR1_END_L:   addr1_end_l &lt;= {mosi_shift_reg[6:0], mgmt_mosi};
209        1/1                                          CONTROL_REG:   control_reg_int &lt;= {mosi_shift_reg[6:0], mgmt_mosi};
210        <font color = "red">0/1     ==>                                  default: ; // Ignore writes to read-only registers</font>
211                                                 endcase
212                                             end
                   <font color = "red">==>  MISSING_ELSE</font>
213        1/1                                  state &lt;= DATA;
214                                         end
215                                         
216                                         DATA: begin
217                                             // Stay in DATA state for additional bytes if needed
218                                         end
                   <font color = "red">==>  MISSING_DEFAULT</font>
219                                     endcase
220        1/1                      end else if (is_read_cmd &amp;&amp; state == DATA) begin
221                                     // Shift MISO data during DATA state (except first bit)
222                                     // The first bit is already in position from CMD state
223        1/1                          miso_shift_reg &lt;= {miso_shift_reg[6:0], 1'b0};
224                                 end
                        MISSING_ELSE
225                             end else begin
226                                 // This case shouldn't occur with the combined clock design
227                                 // (either rst is high, mgmt_cs_n is high, or mgmt_cs_n is low)
228                                 // Keep as safety fallback
229                             end
230                         end
231                         
232                         // MISO output - update on falling edge for proper SPI timing
233                         always @(negedge mgmt_clk or posedge rst) begin
234        1/1                  if (rst) begin
235        1/1                      mgmt_miso &lt;= 1'b0;
236        1/1                  end else if (mgmt_cs_n) begin
237        1/1                      mgmt_miso &lt;= 1'b0;
238        1/1                  end else if (is_read_cmd &amp;&amp; state == DATA) begin
239                                 // Output MSB during DATA state
240        1/1                      mgmt_miso &lt;= miso_shift_reg[7];
241                             end else begin
242        1/1                      mgmt_miso &lt;= 1'b0;
243                             end
244                         end
245                         
246                         // ============================================================================
247                         // Clock Domain Crossing (CDC) Synchronization
248                         // ============================================================================
249                         // Registers are written in mgmt_clk domain but read in system clk domain
250                         // Use 2-stage synchronizers for safe crossing
251                         
252                         // Control register synchronizer
253                         reg [7:0] control_reg_sync1, control_reg_sync2;
254                         always @(posedge clk or posedge rst) begin
255        1/1                  if (rst) begin
256        1/1                      control_reg_sync1 &lt;= 8'h00;
257        1/1                      control_reg_sync2 &lt;= 8'h00;
258                             end else begin
259        1/1                      control_reg_sync1 &lt;= control_reg_int;
260        1/1                      control_reg_sync2 &lt;= control_reg_sync1;
261                             end
262                         end
263                         
264                         // Status register synchronizer
265                         reg [7:0] status_reg_sync1, status_reg_sync2;
266                         always @(posedge clk or posedge rst) begin
267        1/1                  if (rst) begin
268        1/1                      status_reg_sync1 &lt;= 8'h00;
269        1/1                      status_reg_sync2 &lt;= 8'h00;
270                             end else begin
271        1/1                      status_reg_sync1 &lt;= status_reg_int;
272        1/1                      status_reg_sync2 &lt;= status_reg_sync1;
273                             end
274                         end
275                         
276                         // Address register synchronizers
277                         reg [23:0] addr0_start_sync1, addr0_start_sync2;
278                         reg [23:0] addr0_end_sync1, addr0_end_sync2;
279                         reg [23:0] addr1_start_sync1, addr1_start_sync2;
280                         reg [23:0] addr1_end_sync1, addr1_end_sync2;
281                         
282                         always @(posedge clk or posedge rst) begin
283        1/1                  if (rst) begin
284        1/1                      addr0_start_sync1 &lt;= 24'hFFFFFF;
285        1/1                      addr0_start_sync2 &lt;= 24'hFFFFFF;
286        1/1                      addr0_end_sync1 &lt;= 24'hFFFFFF;
287        1/1                      addr0_end_sync2 &lt;= 24'hFFFFFF;
288        1/1                      addr1_start_sync1 &lt;= 24'hFFFFFF;
289        1/1                      addr1_start_sync2 &lt;= 24'hFFFFFF;
290        1/1                      addr1_end_sync1 &lt;= 24'hFFFFFF;
291        1/1                      addr1_end_sync2 &lt;= 24'hFFFFFF;
292                             end else begin
293                                 // First stage
294        1/1                      addr0_start_sync1 &lt;= {addr0_start_h, addr0_start_m, addr0_start_l};
295        1/1                      addr0_end_sync1 &lt;= {addr0_end_h, addr0_end_m, addr0_end_l};
296        1/1                      addr1_start_sync1 &lt;= {addr1_start_h, addr1_start_m, addr1_start_l};
297        1/1                      addr1_end_sync1 &lt;= {addr1_end_h, addr1_end_m, addr1_end_l};
298                                 // Second stage
299        1/1                      addr0_start_sync2 &lt;= addr0_start_sync1;
300        1/1                      addr0_end_sync2 &lt;= addr0_end_sync1;
301        1/1                      addr1_start_sync2 &lt;= addr1_start_sync1;
302        1/1                      addr1_end_sync2 &lt;= addr1_end_sync1;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2.html" >serial_interface</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>23</td><td>22</td><td>95.65</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>23</td><td>22</td><td>95.65</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 EXPRESSION (mgmt_clk | mgmt_cs_n)
             ----1---   ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       147
 EXPRESSION (bit_count == 3'd7)
            ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       154
 EXPRESSION ({mosi_shift_reg[6:0], mgmt_mosi} == 8'h02)
            ---------------------1---------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       155
 EXPRESSION ({mosi_shift_reg[6:0], mgmt_mosi} == 8'h03)
            ---------------------1---------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       156
 EXPRESSION ({mosi_shift_reg[6:0], mgmt_mosi} == 8'h03)
            ---------------------1---------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       157
 EXPRESSION ({mosi_shift_reg[6:0], mgmt_mosi} == 8'h02)
            ---------------------1---------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       220
 EXPRESSION (is_read_cmd &amp;&amp; (state == DATA))
             -----1-----    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       220
 SUB-EXPRESSION (state == DATA)
                -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       238
 EXPRESSION (is_read_cmd &amp;&amp; (state == DATA))
             -----1-----    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       238
 SUB-EXPRESSION (state == DATA)
                -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2.html" >serial_interface</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">51</td>
<td class="rt">16</td>
<td class="rt">31.37 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">996</td>
<td class="rt">699</td>
<td class="rt">70.18 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">498</td>
<td class="rt">252</td>
<td class="rt">50.60 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">498</td>
<td class="rt">447</td>
<td class="rt">89.76 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">244</td>
<td class="rt">172</td>
<td class="rt">70.49 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">122</td>
<td class="rt">61</td>
<td class="rt">50.00 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">122</td>
<td class="rt">111</td>
<td class="rt">90.98 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Signals</td>
<td class="rt">35</td>
<td class="rt">7</td>
<td class="rt">20.00 </td>
</tr><tr class="s7">
<td>Signal Bits</td>
<td class="rt">752</td>
<td class="rt">527</td>
<td class="rt">70.08 </td>
</tr><tr class="s5">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">376</td>
<td class="rt">191</td>
<td class="rt">50.80 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">376</td>
<td class="rt">336</td>
<td class="rt">89.36 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mgmt_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mgmt_cs_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mgmt_mosi</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mgmt_miso</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr0_start[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr0_start[3:2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr0_start[5:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr0_start[9:6]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr0_start[10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr0_start[13:11]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr0_start[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr0_start[15]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr0_start[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr0_start[17]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr0_start[18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr0_start[19]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr0_start[20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr0_start[21]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr0_start[22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr0_start[23]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr0_end[7:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr0_end[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr0_end[11:9]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr0_end[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr0_end[16:13]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr0_end[17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr0_end[20:18]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr0_end[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr0_end[23:22]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>range0_enable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>range0_flash_select</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr1_start[1:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr1_start[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr1_start[5:4]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr1_start[8:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr1_start[9]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr1_start[12:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr1_start[13]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr1_start[15:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr1_start[16]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr1_start[19:17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr1_start[20]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr1_start[23:21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr1_end[1:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr1_end[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr1_end[7:3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr1_end[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr1_end[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr1_end[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr1_end[11]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr1_end[12]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr1_end[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr1_end[14]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr1_end[17:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr1_end[18]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr1_end[21:19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr1_end[22]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr1_end[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>range1_enable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>range1_flash_select</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>control_reg[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>control_reg[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>control_reg[6:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>control_reg[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>status_reg[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>status_reg[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>addr0_start_h[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr0_start_h[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr0_start_h[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr0_start_h[3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr0_start_h[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr0_start_h[5]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr0_start_h[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr0_start_h[7]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr0_start_m[1:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr0_start_m[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr0_start_m[5:3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr0_start_m[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr0_start_m[7]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr0_start_l[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr0_start_l[3:2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr0_start_l[5:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr0_start_l[7:6]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr0_end_h[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr0_end_h[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr0_end_h[4:2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr0_end_h[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr0_end_h[7:6]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr0_end_m[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr0_end_m[3:1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr0_end_m[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr0_end_m[7:5]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr0_end_l[7:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr1_start_h[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr1_start_h[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr1_start_h[4]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr1_start_h[7:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr1_start_m[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr1_start_m[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr1_start_m[4:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr1_start_m[5]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr1_start_m[7:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr1_start_l[1:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr1_start_l[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr1_start_l[5:4]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr1_start_l[7:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr1_end_h[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr1_end_h[2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr1_end_h[5:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr1_end_h[6]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr1_end_h[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr1_end_m[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr1_end_m[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr1_end_m[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr1_end_m[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr1_end_m[4]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr1_end_m[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr1_end_m[6]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr1_end_m[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr1_end_l[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr1_end_l[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr1_end_l[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr1_end_l[4:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr1_end_l[6:5]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr1_end_l[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>control_reg_int[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>control_reg_int[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>control_reg_int[6:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>control_reg_int[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>status_reg_int[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>status_reg_int[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>state[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>bit_count[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>mosi_shift_reg[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cmd_reg[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cmd_reg[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr_reg[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr_reg[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>is_write_cmd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>is_read_cmd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>miso_shift_reg[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>mgmt_clk_or_mgmt_cs_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>control_reg_sync1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>control_reg_sync1[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>control_reg_sync1[6:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>control_reg_sync1[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>control_reg_sync2[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>control_reg_sync2[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>control_reg_sync2[6:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>control_reg_sync2[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>status_reg_sync1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>status_reg_sync1[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>status_reg_sync2[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>status_reg_sync2[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr0_start_sync1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr0_start_sync1[3:2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr0_start_sync1[5:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr0_start_sync1[9:6]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr0_start_sync1[10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr0_start_sync1[13:11]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr0_start_sync1[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr0_start_sync1[15]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr0_start_sync1[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr0_start_sync1[17]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr0_start_sync1[18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr0_start_sync1[19]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr0_start_sync1[20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr0_start_sync1[21]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr0_start_sync1[22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr0_start_sync1[23]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr0_start_sync2[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr0_start_sync2[3:2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr0_start_sync2[5:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr0_start_sync2[9:6]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr0_start_sync2[10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr0_start_sync2[13:11]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr0_start_sync2[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr0_start_sync2[15]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr0_start_sync2[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr0_start_sync2[17]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr0_start_sync2[18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr0_start_sync2[19]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr0_start_sync2[20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr0_start_sync2[21]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr0_start_sync2[22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr0_start_sync2[23]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr0_end_sync1[7:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr0_end_sync1[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr0_end_sync1[11:9]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr0_end_sync1[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr0_end_sync1[16:13]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr0_end_sync1[17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr0_end_sync1[20:18]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr0_end_sync1[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr0_end_sync1[23:22]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr0_end_sync2[7:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr0_end_sync2[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr0_end_sync2[11:9]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr0_end_sync2[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr0_end_sync2[16:13]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr0_end_sync2[17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr0_end_sync2[20:18]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr0_end_sync2[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr0_end_sync2[23:22]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr1_start_sync1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr1_start_sync1[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr1_start_sync1[5:4]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr1_start_sync1[8:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr1_start_sync1[9]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr1_start_sync1[12:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr1_start_sync1[13]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr1_start_sync1[15:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr1_start_sync1[16]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr1_start_sync1[19:17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr1_start_sync1[20]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr1_start_sync1[23:21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr1_start_sync2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr1_start_sync2[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr1_start_sync2[5:4]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr1_start_sync2[8:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr1_start_sync2[9]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr1_start_sync2[12:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr1_start_sync2[13]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr1_start_sync2[15:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr1_start_sync2[16]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr1_start_sync2[19:17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr1_start_sync2[20]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr1_start_sync2[23:21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr1_end_sync1[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr1_end_sync1[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr1_end_sync1[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr1_end_sync1[4:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr1_end_sync1[6:5]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr1_end_sync1[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr1_end_sync1[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr1_end_sync1[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr1_end_sync1[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr1_end_sync1[11]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr1_end_sync1[12]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr1_end_sync1[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr1_end_sync1[14]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr1_end_sync1[17:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr1_end_sync1[18]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr1_end_sync1[21:19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr1_end_sync1[22]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr1_end_sync1[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr1_end_sync2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr1_end_sync2[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr1_end_sync2[7:3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr1_end_sync2[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr1_end_sync2[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr1_end_sync2[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr1_end_sync2[11]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr1_end_sync2[12]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr1_end_sync2[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr1_end_sync2[14]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr1_end_sync2[17:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr1_end_sync2[18]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr1_end_sync2[21:19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>addr1_end_sync2[22]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>addr1_end_sync2[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod2.html" >serial_interface</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: state</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td>(Not included in score)</td>
</tr><tr class="s7">
<td>Transitions</td>
<td class="rt">7</td>
<td class="rt">5</td>
<td class="rt">71.43 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: state</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>ADDR</td>
<td class="rt">188</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>CMD</td>
<td class="rt">158</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>DATA</td>
<td class="rt">186</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">97</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>ADDR->DATA</td>
<td class="rt">213</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>ADDR->IDLE</td>
<td class="rt">97</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>CMD->ADDR</td>
<td class="rt">188</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>CMD->DATA</td>
<td class="rt">186</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>CMD->IDLE</td>
<td class="rt">97</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>DATA->IDLE</td>
<td class="rt">97</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE->CMD</td>
<td class="rt">158</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2.html" >serial_interface</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">49</td>
<td class="rt">44</td>
<td class="rt">89.80 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">95</td>
<td class="rt">39</td>
<td class="rt">34</td>
<td class="rt">87.18 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">234</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">255</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">267</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">283</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95                 if (rst) begin
                   <font color = "green">-1-</font>  
96                     // Reset everything
97                     state <= IDLE;
98                     bit_count <= 3'd0;
99                     mosi_shift_reg <= 8'd0;
100                    cmd_reg <= 8'd0;
101                    addr_reg <= 8'd0;
102                    is_write_cmd <= 1'b0;
103                    is_read_cmd <= 1'b0;
104                    
105                    // Initialize configuration registers
106                    // RANGES default to 0xFFFFFF to 0xFFFFFF
107                    addr0_start_h <= 8'hFF;
108                    addr0_start_m <= 8'hFF;
109                    addr0_start_l <= 8'hFF;
110                    addr0_end_h <= 8'hFF;
111                    addr0_end_m <= 8'hFF;
112                    addr0_end_l <= 8'hFF;
113                    addr1_start_h <= 8'hFF;
114                    addr1_start_m <= 8'hFF;
115                    addr1_start_l <= 8'hFF;
116                    addr1_end_h <= 8'hFF;
117                    addr1_end_m <= 8'hFF;
118                    addr1_end_l <= 8'hFF;
119                    control_reg_int <= 8'h00;
120                    status_reg_int <= 8'h00;
121                    
122                end else if (mgmt_cs_n) begin
                            <font color = "green">-2-</font>  
123                    // CS released - triggered by mgmt_cs_n rising edge
124                    // Reset state machine but keep configuration registers
125                    state <= IDLE;
126                    bit_count <= 3'd0;
127                    mosi_shift_reg <= 8'd0;
128                    cmd_reg <= 8'd0;
129                    addr_reg <= 8'd0;
130                    is_write_cmd <= 1'b0;
131                    is_read_cmd <= 1'b0;
132                    status_reg_int[0] <= 1'b0; // Clear SPI active
133                    status_reg_int[1] <= 1'b0; // Clear read command flag
134                    status_reg_int[2] <= 1'b0; // Clear write command flag
135                end else if (!mgmt_cs_n) begin
                            <font color = "red">-3-</font>  
136                    // CS is active (low) - process SPI transaction
137                    // This must be a mgmt_clk edge since CS is low and we're not in reset/CS-release
138                    
139                    // CS active - SPI transaction in progress
140                    status_reg_int[0] <= 1'b1; // Set SPI active
141                    
142                    // Shift in data
143                    mosi_shift_reg <= {mosi_shift_reg[6:0], mgmt_mosi};
144                    bit_count <= bit_count + 1;
145                    
146                    // Process byte completion
147                    if (bit_count == 3'd7) begin
                       <font color = "green">-4-</font>  
148                        bit_count <= 3'd0;
149                        
150                        case (state)
                           <font color = "red">-5-</font>  
151                            IDLE: begin
152                                // First byte is command
153                                cmd_reg <= {mosi_shift_reg[6:0], mgmt_mosi};
154                                is_write_cmd <= ({mosi_shift_reg[6:0], mgmt_mosi} == 8'h02);
155                                is_read_cmd <= ({mosi_shift_reg[6:0], mgmt_mosi} == 8'h03);
156                                status_reg_int[1] <= ({mosi_shift_reg[6:0], mgmt_mosi} == 8'h03); // Read cmd
157                                status_reg_int[2] <= ({mosi_shift_reg[6:0], mgmt_mosi} == 8'h02); // Write cmd
158                                state <= CMD;
159                            end
160                            
161                            CMD: begin
162                                // Second byte is address
163                                addr_reg <= {mosi_shift_reg[6:0], mgmt_mosi};
164                                
165                                // For read: prepare data and go to DATA state
166                                // For write: go to ADDR state to receive data byte
167                                if (is_read_cmd) begin
                                   <font color = "green">-6-</font>  
168                                    // Load MISO shift register based on address
169                                    case ({mosi_shift_reg[6:0], mgmt_mosi})
                                       <font color = "red">-7-</font>  
170                                        ADDR0_START_H: miso_shift_reg <= addr0_start_h;
171                                        ADDR0_START_M: miso_shift_reg <= addr0_start_m;
172                                        ADDR0_START_L: miso_shift_reg <= addr0_start_l;
173                                        ADDR0_END_H:   miso_shift_reg <= addr0_end_h;
174                                        ADDR0_END_M:   miso_shift_reg <= addr0_end_m;
175                                        ADDR0_END_L:   miso_shift_reg <= addr0_end_l;
176                                        ADDR1_START_H: miso_shift_reg <= addr1_start_h;
177                                        ADDR1_START_M: miso_shift_reg <= addr1_start_m;
178                                        ADDR1_START_L: miso_shift_reg <= addr1_start_l;
179                                        ADDR1_END_H:   miso_shift_reg <= addr1_end_h;
180                                        ADDR1_END_M:   miso_shift_reg <= addr1_end_m;
181                                        ADDR1_END_L:   miso_shift_reg <= addr1_end_l;
182                                        CONTROL_REG:   miso_shift_reg <= control_reg_int;
183                                        STATUS_REG:    miso_shift_reg <= status_reg_int;
184                                        default:       miso_shift_reg <= 8'hFF;
185                                    endcase
186                                    state <= DATA;  // Skip ADDR state for reads
187                                end else begin
188                                    state <= ADDR;  // Go to ADDR for writes
189                                end
190                            end
191                            
192                            ADDR: begin
193                                // Third byte is data (only for writes)
194                                if (is_write_cmd) begin
                                   <font color = "red">-8-</font>  
195                                    // Write data to register
196                                    case (addr_reg)
                                       <font color = "red">-9-</font>  
197                                        ADDR0_START_H: addr0_start_h <= {mosi_shift_reg[6:0], mgmt_mosi};
198                                        ADDR0_START_M: addr0_start_m <= {mosi_shift_reg[6:0], mgmt_mosi};
199                                        ADDR0_START_L: addr0_start_l <= {mosi_shift_reg[6:0], mgmt_mosi};
200                                        ADDR0_END_H:   addr0_end_h <= {mosi_shift_reg[6:0], mgmt_mosi};
201                                        ADDR0_END_M:   addr0_end_m <= {mosi_shift_reg[6:0], mgmt_mosi};
202                                        ADDR0_END_L:   addr0_end_l <= {mosi_shift_reg[6:0], mgmt_mosi};
203                                        ADDR1_START_H: addr1_start_h <= {mosi_shift_reg[6:0], mgmt_mosi};
204                                        ADDR1_START_M: addr1_start_m <= {mosi_shift_reg[6:0], mgmt_mosi};
205                                        ADDR1_START_L: addr1_start_l <= {mosi_shift_reg[6:0], mgmt_mosi};
206                                        ADDR1_END_H:   addr1_end_h <= {mosi_shift_reg[6:0], mgmt_mosi};
207                                        ADDR1_END_M:   addr1_end_m <= {mosi_shift_reg[6:0], mgmt_mosi};
208                                        ADDR1_END_L:   addr1_end_l <= {mosi_shift_reg[6:0], mgmt_mosi};
209                                        CONTROL_REG:   control_reg_int <= {mosi_shift_reg[6:0], mgmt_mosi};
210                                        default: ; // Ignore writes to read-only registers
211                                    endcase
212                                end
213                                state <= DATA;
214                            end
215                            
216                            DATA: begin
217                                // Stay in DATA state for additional bytes if needed
218                            end
219                        endcase
220                    end else if (is_read_cmd && state == DATA) begin
                                <font color = "green">-10-</font>  
           <font color = "red">            ==></font>
           <font color = "green">            ==></font>
           <font color = "green">            ==></font>
           <font color = "green">            ==></font>
           <font color = "green">            ==></font>
           <font color = "green">            ==></font>
           <font color = "green">            ==></font>
           <font color = "green">            ==></font>
           <font color = "green">            ==></font>
           <font color = "green">            ==></font>
           <font color = "green">            ==></font>
           <font color = "green">            ==></font>
           <font color = "green">            ==></font>
           <font color = "green">            ==></font>
           <font color = "green">            ==></font>
           <font color = "green">            ==></font>
           <font color = "green">            ==></font>
           <font color = "green">            ==></font>
           <font color = "red">            ==></font>
           <font color = "green">            ==></font>
           <font color = "green">            ==></font>
           <font color = "green">            ==></font>
           <font color = "green">            ==></font>
           <font color = "green">            ==></font>
           <font color = "green">            ==></font>
           <font color = "green">            ==></font>
           <font color = "green">            ==></font>
           <font color = "green">            ==></font>
           <font color = "green">            ==></font>
           <font color = "green">            ==></font>
           <font color = "green">            ==></font>
           <font color = "green">            ==></font>
           <font color = "green">            ==></font>
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "red">            ==></font>
           <font color = "green">            ==></font>
                       MISSING_DEFAULT
           <font color = "red">            ==></font>
221                        // Shift MISO data during DATA state (except first bit)
222                        // The first bit is already in position from CMD state
223                        miso_shift_reg <= {miso_shift_reg[6:0], 1'b0};
           <font color = "green">                ==></font>
224                    end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>CMD </td>
<td align=center>1</td>
<td align=center>ADDR0_START_H </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>CMD </td>
<td align=center>1</td>
<td align=center>ADDR0_START_M </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>CMD </td>
<td align=center>1</td>
<td align=center>ADDR0_START_L </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>CMD </td>
<td align=center>1</td>
<td align=center>ADDR0_END_H </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>CMD </td>
<td align=center>1</td>
<td align=center>ADDR0_END_M </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>CMD </td>
<td align=center>1</td>
<td align=center>ADDR0_END_L </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>CMD </td>
<td align=center>1</td>
<td align=center>ADDR1_START_H </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>CMD </td>
<td align=center>1</td>
<td align=center>ADDR1_START_M </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>CMD </td>
<td align=center>1</td>
<td align=center>ADDR1_START_L </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>CMD </td>
<td align=center>1</td>
<td align=center>ADDR1_END_H </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>CMD </td>
<td align=center>1</td>
<td align=center>ADDR1_END_M </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>CMD </td>
<td align=center>1</td>
<td align=center>ADDR1_END_L </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>CMD </td>
<td align=center>1</td>
<td align=center>CONTROL_REG </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>CMD </td>
<td align=center>1</td>
<td align=center>STATUS_REG </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>CMD </td>
<td align=center>1</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>CMD </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>ADDR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>ADDR0_START_H </td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>ADDR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>ADDR0_START_M </td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>ADDR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>ADDR0_START_L </td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>ADDR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>ADDR0_END_H </td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>ADDR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>ADDR0_END_M </td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>ADDR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>ADDR0_END_L </td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>ADDR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>ADDR1_START_H </td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>ADDR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>ADDR1_START_M </td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>ADDR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>ADDR1_START_L </td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>ADDR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>ADDR1_END_H </td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>ADDR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>ADDR1_END_M </td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>ADDR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>ADDR1_END_L </td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>ADDR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>CONTROL_REG </td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>ADDR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>ADDR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>DATA </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
234                if (rst) begin
                   <font color = "green">-1-</font>  
235                    mgmt_miso <= 1'b0;
           <font color = "green">            ==></font>
236                end else if (mgmt_cs_n) begin
                            <font color = "green">-2-</font>  
237                    mgmt_miso <= 1'b0;
           <font color = "green">            ==></font>
238                end else if (is_read_cmd && state == DATA) begin
                            <font color = "green">-3-</font>  
239                    // Output MSB during DATA state
240                    mgmt_miso <= miso_shift_reg[7];
           <font color = "green">            ==></font>
241                end else begin
242                    mgmt_miso <= 1'b0;
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
255                if (rst) begin
                   <font color = "green">-1-</font>  
256                    control_reg_sync1 <= 8'h00;
           <font color = "green">            ==></font>
257                    control_reg_sync2 <= 8'h00;
258                end else begin
259                    control_reg_sync1 <= control_reg_int;
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
267                if (rst) begin
                   <font color = "green">-1-</font>  
268                    status_reg_sync1 <= 8'h00;
           <font color = "green">            ==></font>
269                    status_reg_sync2 <= 8'h00;
270                end else begin
271                    status_reg_sync1 <= status_reg_int;
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
283                if (rst) begin
                   <font color = "green">-1-</font>  
284                    addr0_start_sync1 <= 24'hFFFFFF;
           <font color = "green">            ==></font>
285                    addr0_start_sync2 <= 24'hFFFFFF;
286                    addr0_end_sync1 <= 24'hFFFFFF;
287                    addr0_end_sync2 <= 24'hFFFFFF;
288                    addr1_start_sync1 <= 24'hFFFFFF;
289                    addr1_start_sync2 <= 24'hFFFFFF;
290                    addr1_end_sync1 <= 24'hFFFFFF;
291                    addr1_end_sync2 <= 24'hFFFFFF;
292                end else begin
293                    // First stage
294                    addr0_start_sync1 <= {addr0_start_h, addr0_start_m, addr0_start_l};
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_4">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_serial_interface">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
