# Frequency-Doubler-Counter-
Designed two logic-level architectures to double the effective count rate of a synchronous 4-bit counter using XOR-based edge detection and dual-path MUX-controlled counters.
