Analysis & Synthesis report for kekongmusic
Sat Jun 03 20:00:43 2017
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Source assignments for MUSIC_DATA:inst10|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated
 12. Source assignments for CNTSTER:inst9|lpm_counter:lpm_counter_component
 13. Source assignments for MUSIC2:inst13|altsyncram:altsyncram_component|altsyncram_e2b1:auto_generated
 14. Source assignments for PRAM:inst8|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated
 15. Source assignments for PRAM:inst8|COUNT8B:inst7|lpm_counter:lpm_counter_component
 16. Source assignments for SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component
 17. Parameter Settings for User Entity Instance: MUSIC_DATA:inst10|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: CNTSTER:inst9|lpm_counter:lpm_counter_component
 19. Parameter Settings for User Entity Instance: MUSIC2:inst13|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: PRAM:inst8|RAM:inst8|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: PRAM:inst8|COUNT8B:inst7|lpm_counter:lpm_counter_component
 22. Parameter Settings for User Entity Instance: SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component
 23. Parameter Settings for User Entity Instance: PLL:inst3|altpll:altpll_component
 24. altsyncram Parameter Settings by Entity Instance
 25. altpll Parameter Settings by Entity Instance
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jun 03 20:00:43 2017        ;
; Quartus II Version                 ; 9.1 Build 304 01/25/2010 SP 1 SJ Web Edition ;
; Revision Name                      ; kekongmusic                                  ;
; Top-level Entity Name              ; kekongmusic                                  ;
; Family                             ; Cyclone III                                  ;
; Total logic elements               ; 121                                          ;
;     Total combinational functions  ; 121                                          ;
;     Dedicated logic registers      ; 53                                           ;
; Total registers                    ; 53                                           ;
; Total pins                         ; 30                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 3,072                                        ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 1                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C10E144C8       ;                    ;
; Top-level entity name                                                      ; kekongmusic        ; kekongmusic        ;
; Family name                                                                ; Cyclone III        ; Stratix II         ;
; Type of Retiming Performed During Resynthesis                              ; Full               ;                    ;
; Resynthesis Optimization Effort                                            ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                                   ; Normal             ;                    ;
; Use Generated Physical Constraints File                                    ; On                 ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------------------+----------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                               ;
+----------------------------------+-----------------+------------------------------------------+----------------------------------------------------------------------------+
; kekongmusic.bdf                  ; yes             ; User Block Diagram/Schematic File        ; D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/kekongmusic.bdf        ;
; DULUXZ.v                         ; yes             ; User Verilog HDL File                    ; D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/DULUXZ.v               ;
; CLK_GEN.vhd                      ; yes             ; User VHDL File                           ; D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/CLK_GEN.vhd            ;
; ../zidongmusic/CNTSTER.v         ; yes             ; User Wizard-Generated File               ; D:/Quartus9.1/数电实验大作业/简易电子琴/zidongmusic/CNTSTER.v              ;
; ../zidongmusic/MUSIC_DATA.v      ; yes             ; User Wizard-Generated File               ; D:/Quartus9.1/数电实验大作业/简易电子琴/zidongmusic/MUSIC_DATA.v           ;
; data2.mif                        ; yes             ; User Memory Initialization File          ; D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/data2.mif              ;
; ../zidongmusic/MUSIC2.v          ; yes             ; User Wizard-Generated File               ; D:/Quartus9.1/数电实验大作业/简易电子琴/zidongmusic/MUSIC2.v               ;
; SHUMA7SG.v                       ; yes             ; User Verilog HDL File                    ; D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/SHUMA7SG.v             ;
; YIXUAN.v                         ; yes             ; User Verilog HDL File                    ; D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/YIXUAN.v               ;
; COUNT8B.v                        ; yes             ; User Wizard-Generated File               ; D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/COUNT8B.v              ;
; RAM.v                            ; yes             ; User Wizard-Generated File               ; D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/RAM.v                  ;
; PRAM.bdf                         ; yes             ; User Block Diagram/Schematic File        ; D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/PRAM.bdf               ;
; m_code.v                         ; yes             ; Auto-Found Verilog HDL File              ; D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/m_code.v               ;
; code3.v                          ; yes             ; Auto-Found Verilog HDL File              ; D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/code3.v                ;
; altsyncram.tdf                   ; yes             ; Megafunction                             ; d:/quartus9.1/quartus/libraries/megafunctions/altsyncram.tdf               ;
; db/altsyncram_jn91.tdf           ; yes             ; Auto-Generated Megafunction              ; D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/db/altsyncram_jn91.tdf ;
; data1.mif                        ; yes             ; Auto-Found Memory Initialization File    ; D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/data1.mif              ;
; lpm_counter.tdf                  ; yes             ; Megafunction                             ; d:/quartus9.1/quartus/libraries/megafunctions/lpm_counter.tdf              ;
; db/cntr_f5j.tdf                  ; yes             ; Auto-Generated Megafunction              ; D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/db/cntr_f5j.tdf        ;
; db/cmpr_lfc.tdf                  ; yes             ; Auto-Generated Megafunction              ; D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/db/cmpr_lfc.tdf        ;
; db/altsyncram_e2b1.tdf           ; yes             ; Auto-Generated Megafunction              ; D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/db/altsyncram_e2b1.tdf ;
; db/altsyncram_0tg1.tdf           ; yes             ; Auto-Generated Megafunction              ; D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/db/altsyncram_0tg1.tdf ;
; db/cntr_5ri.tdf                  ; yes             ; Auto-Generated Megafunction              ; D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/db/cntr_5ri.tdf        ;
; 74244.bdf                        ; yes             ; Megafunction                             ; d:/quartus9.1/quartus/libraries/others/maxplus2/74244.bdf                  ;
; spk0.bdf                         ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/spk0.bdf               ;
; cnt11b.v                         ; yes             ; Auto-Found Wizard-Generated File         ; D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/cnt11b.v               ;
; db/cntr_n7j.tdf                  ; yes             ; Auto-Generated Megafunction              ; D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/db/cntr_n7j.tdf        ;
; pll.v                            ; yes             ; Auto-Found Wizard-Generated File         ; D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/pll.v                  ;
; altpll.tdf                       ; yes             ; Megafunction                             ; d:/quartus9.1/quartus/libraries/megafunctions/altpll.tdf                   ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction              ; D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/db/pll_altpll.v        ;
; inx2code.v                       ; yes             ; Auto-Found Verilog HDL File              ; D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/inx2code.v             ;
; dcd7sg.v                         ; yes             ; Auto-Found Verilog HDL File              ; D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/dcd7sg.v               ;
+----------------------------------+-----------------+------------------------------------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                        ;
+---------------------------------------------+----------------------+
; Resource                                    ; Usage                ;
+---------------------------------------------+----------------------+
; Estimated Total logic elements              ; 121                  ;
;                                             ;                      ;
; Total combinational functions               ; 121                  ;
; Logic element usage by number of LUT inputs ;                      ;
;     -- 4 input functions                    ; 41                   ;
;     -- 3 input functions                    ; 28                   ;
;     -- <=2 input functions                  ; 52                   ;
;                                             ;                      ;
; Logic elements by mode                      ;                      ;
;     -- normal mode                          ; 82                   ;
;     -- arithmetic mode                      ; 39                   ;
;                                             ;                      ;
; Total registers                             ; 53                   ;
;     -- Dedicated logic registers            ; 53                   ;
;     -- I/O registers                        ; 0                    ;
;                                             ;                      ;
; I/O pins                                    ; 30                   ;
; Total memory bits                           ; 3072                 ;
; Total PLLs                                  ; 1                    ;
; Maximum fan-out node                        ; CLK_GEN:inst7|CLK4_1 ;
; Maximum fan-out                             ; 29                   ;
; Total fan-out                               ; 676                  ;
; Average fan-out                             ; 2.74                 ;
+---------------------------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                           ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                 ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
; |kekongmusic                                 ; 121 (2)           ; 53 (1)       ; 3072        ; 0            ; 0       ; 0         ; 30   ; 0            ; |kekongmusic                                                                                        ; work         ;
;    |CLK_GEN:inst7|                           ; 37 (37)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kekongmusic|CLK_GEN:inst7                                                                          ;              ;
;    |CNTSTER:inst9|                           ; 12 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kekongmusic|CNTSTER:inst9                                                                          ;              ;
;       |lpm_counter:lpm_counter_component|    ; 12 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kekongmusic|CNTSTER:inst9|lpm_counter:lpm_counter_component                                        ;              ;
;          |cntr_f5j:auto_generated|           ; 12 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kekongmusic|CNTSTER:inst9|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated                ;              ;
;             |cmpr_lfc:cmpr1|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kekongmusic|CNTSTER:inst9|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|cmpr_lfc:cmpr1 ;              ;
;    |CODE3:inst6|                             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kekongmusic|CODE3:inst6                                                                            ;              ;
;    |DCD7SG:inst5|                            ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kekongmusic|DCD7SG:inst5                                                                           ;              ;
;    |DULUXZ:inst|                             ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kekongmusic|DULUXZ:inst                                                                            ;              ;
;    |INX2CODE:inst14|                         ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kekongmusic|INX2CODE:inst14                                                                        ;              ;
;    |MUSIC2:inst13|                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kekongmusic|MUSIC2:inst13                                                                          ;              ;
;       |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kekongmusic|MUSIC2:inst13|altsyncram:altsyncram_component                                          ;              ;
;          |altsyncram_e2b1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kekongmusic|MUSIC2:inst13|altsyncram:altsyncram_component|altsyncram_e2b1:auto_generated           ;              ;
;    |MUSIC_DATA:inst10|                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kekongmusic|MUSIC_DATA:inst10                                                                      ;              ;
;       |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kekongmusic|MUSIC_DATA:inst10|altsyncram:altsyncram_component                                      ;              ;
;          |altsyncram_jn91:auto_generated|    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kekongmusic|MUSIC_DATA:inst10|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated       ;              ;
;    |M_CODE:inst4|                            ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kekongmusic|M_CODE:inst4                                                                           ;              ;
;    |PLL:inst3|                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kekongmusic|PLL:inst3                                                                              ;              ;
;       |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kekongmusic|PLL:inst3|altpll:altpll_component                                                      ;              ;
;          |PLL_altpll:auto_generated|         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kekongmusic|PLL:inst3|altpll:altpll_component|PLL_altpll:auto_generated                            ;              ;
;    |PRAM:inst8|                              ; 8 (0)             ; 8 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kekongmusic|PRAM:inst8                                                                             ;              ;
;       |COUNT8B:inst7|                        ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kekongmusic|PRAM:inst8|COUNT8B:inst7                                                               ;              ;
;          |lpm_counter:lpm_counter_component| ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kekongmusic|PRAM:inst8|COUNT8B:inst7|lpm_counter:lpm_counter_component                             ;              ;
;             |cntr_5ri:auto_generated|        ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kekongmusic|PRAM:inst8|COUNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated     ;              ;
;       |RAM:inst8|                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kekongmusic|PRAM:inst8|RAM:inst8                                                                   ;              ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kekongmusic|PRAM:inst8|RAM:inst8|altsyncram:altsyncram_component                                   ;              ;
;             |altsyncram_0tg1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kekongmusic|PRAM:inst8|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated    ;              ;
;    |YIXUAN:inst20|                           ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kekongmusic|YIXUAN:inst20                                                                          ;              ;
;    |spk0:inst2|                              ; 12 (0)            ; 12 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kekongmusic|spk0:inst2                                                                             ;              ;
;       |CNT11B:inst|                          ; 12 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kekongmusic|spk0:inst2|CNT11B:inst                                                                 ;              ;
;          |lpm_counter:lpm_counter_component| ; 12 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kekongmusic|spk0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component                               ;              ;
;             |cntr_n7j:auto_generated|        ; 12 (12)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kekongmusic|spk0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated       ;              ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------------------+
; Name                                                                                           ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                      ;
+------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------------------+
; MUSIC2:inst13|altsyncram:altsyncram_component|altsyncram_e2b1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM         ; 256          ; 4            ; --           ; --           ; 1024 ; ../kekongmusic/data2.mif ;
; MUSIC_DATA:inst10|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ALTSYNCRAM    ; AUTO ; ROM         ; 256          ; 4            ; --           ; --           ; 1024 ; data1.mif                ;
; PRAM:inst8|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 4            ; --           ; --           ; 1024 ; None                     ;
+------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 53    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 27    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 8     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |kekongmusic|DULUXZ:inst|Mux1 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for MUSIC_DATA:inst10|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+------------------------------------------------------------------------+
; Source assignments for CNTSTER:inst9|lpm_counter:lpm_counter_component ;
+---------------------------+-------+------+-----------------------------+
; Assignment                ; Value ; From ; To                          ;
+---------------------------+-------+------+-----------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                           ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                           ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                           ;
+---------------------------+-------+------+-----------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for MUSIC2:inst13|altsyncram:altsyncram_component|altsyncram_e2b1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for PRAM:inst8|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for PRAM:inst8|COUNT8B:inst7|lpm_counter:lpm_counter_component ;
+---------------------------+-------+------+----------------------------------------+
; Assignment                ; Value ; From ; To                                     ;
+---------------------------+-------+------+----------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                      ;
+---------------------------+-------+------+----------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component ;
+---------------------------+-------+------+--------------------------------------+
; Assignment                ; Value ; From ; To                                   ;
+---------------------------+-------+------+--------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                    ;
+---------------------------+-------+------+--------------------------------------+


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUSIC_DATA:inst10|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                            ;
; WIDTH_A                            ; 4                    ; Signed Integer                     ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                     ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 1                    ; Untyped                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; data1.mif            ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_jn91      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CNTSTER:inst9|lpm_counter:lpm_counter_component ;
+------------------------+-------------+-------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                  ;
+------------------------+-------------+-------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                        ;
; LPM_WIDTH              ; 8           ; Signed Integer                                        ;
; LPM_DIRECTION          ; UP          ; Untyped                                               ;
; LPM_MODULUS            ; 138         ; Signed Integer                                        ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                               ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                               ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                               ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                    ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                    ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                               ;
; LABWIDE_SCLR           ; ON          ; Untyped                                               ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                               ;
; CBXI_PARAMETER         ; cntr_f5j    ; Untyped                                               ;
+------------------------+-------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUSIC2:inst13|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+----------------------------+
; Parameter Name                     ; Value                    ; Type                       ;
+------------------------------------+--------------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                    ;
; OPERATION_MODE                     ; ROM                      ; Untyped                    ;
; WIDTH_A                            ; 4                        ; Signed Integer             ;
; WIDTHAD_A                          ; 8                        ; Signed Integer             ;
; NUMWORDS_A                         ; 256                      ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                    ;
; WIDTH_B                            ; 1                        ; Untyped                    ;
; WIDTHAD_B                          ; 1                        ; Untyped                    ;
; NUMWORDS_B                         ; 1                        ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                    ;
; BYTE_SIZE                          ; 8                        ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                    ;
; INIT_FILE                          ; ../kekongmusic/data2.mif ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone III              ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_e2b1          ; Untyped                    ;
+------------------------------------+--------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PRAM:inst8|RAM:inst8|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                               ;
; WIDTH_A                            ; 4                    ; Signed Integer                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_0tg1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PRAM:inst8|COUNT8B:inst7|lpm_counter:lpm_counter_component ;
+------------------------+-------------+------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                             ;
+------------------------+-------------+------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                   ;
; LPM_WIDTH              ; 8           ; Signed Integer                                                   ;
; LPM_DIRECTION          ; UP          ; Untyped                                                          ;
; LPM_MODULUS            ; 0           ; Untyped                                                          ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                          ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                          ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                          ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                               ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                               ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                          ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                          ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                          ;
; CBXI_PARAMETER         ; cntr_5ri    ; Untyped                                                          ;
+------------------------+-------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component ;
+------------------------+-------------+----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                           ;
+------------------------+-------------+----------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                 ;
; LPM_WIDTH              ; 11          ; Signed Integer                                                 ;
; LPM_DIRECTION          ; UP          ; Untyped                                                        ;
; LPM_MODULUS            ; 0           ; Untyped                                                        ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                        ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                        ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                        ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                             ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                             ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                        ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                        ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                        ;
; CBXI_PARAMETER         ; cntr_n7j    ; Untyped                                                        ;
+------------------------+-------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:inst3|altpll:altpll_component ;
+-------------------------------+-------------------+----------------------------+
; Parameter Name                ; Value             ; Type                       ;
+-------------------------------+-------------------+----------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                    ;
; PLL_TYPE                      ; AUTO              ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                    ;
; SCAN_CHAIN                    ; LONG              ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 50000             ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                    ;
; LOCK_HIGH                     ; 1                 ; Untyped                    ;
; LOCK_LOW                      ; 1                 ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                    ;
; SKIP_VCO                      ; OFF               ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                    ;
; BANDWIDTH                     ; 0                 ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                    ;
; DOWN_SPREAD                   ; 0                 ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                    ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                    ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                    ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                    ;
; CLK0_DIVIDE_BY                ; 20                ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                    ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                    ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                    ;
; DPA_DIVIDER                   ; 0                 ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                    ;
; VCO_MIN                       ; 0                 ; Untyped                    ;
; VCO_MAX                       ; 0                 ; Untyped                    ;
; VCO_CENTER                    ; 0                 ; Untyped                    ;
; PFD_MIN                       ; 0                 ; Untyped                    ;
; PFD_MAX                       ; 0                 ; Untyped                    ;
; M_INITIAL                     ; 0                 ; Untyped                    ;
; M                             ; 0                 ; Untyped                    ;
; N                             ; 1                 ; Untyped                    ;
; M2                            ; 1                 ; Untyped                    ;
; N2                            ; 1                 ; Untyped                    ;
; SS                            ; 1                 ; Untyped                    ;
; C0_HIGH                       ; 0                 ; Untyped                    ;
; C1_HIGH                       ; 0                 ; Untyped                    ;
; C2_HIGH                       ; 0                 ; Untyped                    ;
; C3_HIGH                       ; 0                 ; Untyped                    ;
; C4_HIGH                       ; 0                 ; Untyped                    ;
; C5_HIGH                       ; 0                 ; Untyped                    ;
; C6_HIGH                       ; 0                 ; Untyped                    ;
; C7_HIGH                       ; 0                 ; Untyped                    ;
; C8_HIGH                       ; 0                 ; Untyped                    ;
; C9_HIGH                       ; 0                 ; Untyped                    ;
; C0_LOW                        ; 0                 ; Untyped                    ;
; C1_LOW                        ; 0                 ; Untyped                    ;
; C2_LOW                        ; 0                 ; Untyped                    ;
; C3_LOW                        ; 0                 ; Untyped                    ;
; C4_LOW                        ; 0                 ; Untyped                    ;
; C5_LOW                        ; 0                 ; Untyped                    ;
; C6_LOW                        ; 0                 ; Untyped                    ;
; C7_LOW                        ; 0                 ; Untyped                    ;
; C8_LOW                        ; 0                 ; Untyped                    ;
; C9_LOW                        ; 0                 ; Untyped                    ;
; C0_INITIAL                    ; 0                 ; Untyped                    ;
; C1_INITIAL                    ; 0                 ; Untyped                    ;
; C2_INITIAL                    ; 0                 ; Untyped                    ;
; C3_INITIAL                    ; 0                 ; Untyped                    ;
; C4_INITIAL                    ; 0                 ; Untyped                    ;
; C5_INITIAL                    ; 0                 ; Untyped                    ;
; C6_INITIAL                    ; 0                 ; Untyped                    ;
; C7_INITIAL                    ; 0                 ; Untyped                    ;
; C8_INITIAL                    ; 0                 ; Untyped                    ;
; C9_INITIAL                    ; 0                 ; Untyped                    ;
; C0_MODE                       ; BYPASS            ; Untyped                    ;
; C1_MODE                       ; BYPASS            ; Untyped                    ;
; C2_MODE                       ; BYPASS            ; Untyped                    ;
; C3_MODE                       ; BYPASS            ; Untyped                    ;
; C4_MODE                       ; BYPASS            ; Untyped                    ;
; C5_MODE                       ; BYPASS            ; Untyped                    ;
; C6_MODE                       ; BYPASS            ; Untyped                    ;
; C7_MODE                       ; BYPASS            ; Untyped                    ;
; C8_MODE                       ; BYPASS            ; Untyped                    ;
; C9_MODE                       ; BYPASS            ; Untyped                    ;
; C0_PH                         ; 0                 ; Untyped                    ;
; C1_PH                         ; 0                 ; Untyped                    ;
; C2_PH                         ; 0                 ; Untyped                    ;
; C3_PH                         ; 0                 ; Untyped                    ;
; C4_PH                         ; 0                 ; Untyped                    ;
; C5_PH                         ; 0                 ; Untyped                    ;
; C6_PH                         ; 0                 ; Untyped                    ;
; C7_PH                         ; 0                 ; Untyped                    ;
; C8_PH                         ; 0                 ; Untyped                    ;
; C9_PH                         ; 0                 ; Untyped                    ;
; L0_HIGH                       ; 1                 ; Untyped                    ;
; L1_HIGH                       ; 1                 ; Untyped                    ;
; G0_HIGH                       ; 1                 ; Untyped                    ;
; G1_HIGH                       ; 1                 ; Untyped                    ;
; G2_HIGH                       ; 1                 ; Untyped                    ;
; G3_HIGH                       ; 1                 ; Untyped                    ;
; E0_HIGH                       ; 1                 ; Untyped                    ;
; E1_HIGH                       ; 1                 ; Untyped                    ;
; E2_HIGH                       ; 1                 ; Untyped                    ;
; E3_HIGH                       ; 1                 ; Untyped                    ;
; L0_LOW                        ; 1                 ; Untyped                    ;
; L1_LOW                        ; 1                 ; Untyped                    ;
; G0_LOW                        ; 1                 ; Untyped                    ;
; G1_LOW                        ; 1                 ; Untyped                    ;
; G2_LOW                        ; 1                 ; Untyped                    ;
; G3_LOW                        ; 1                 ; Untyped                    ;
; E0_LOW                        ; 1                 ; Untyped                    ;
; E1_LOW                        ; 1                 ; Untyped                    ;
; E2_LOW                        ; 1                 ; Untyped                    ;
; E3_LOW                        ; 1                 ; Untyped                    ;
; L0_INITIAL                    ; 1                 ; Untyped                    ;
; L1_INITIAL                    ; 1                 ; Untyped                    ;
; G0_INITIAL                    ; 1                 ; Untyped                    ;
; G1_INITIAL                    ; 1                 ; Untyped                    ;
; G2_INITIAL                    ; 1                 ; Untyped                    ;
; G3_INITIAL                    ; 1                 ; Untyped                    ;
; E0_INITIAL                    ; 1                 ; Untyped                    ;
; E1_INITIAL                    ; 1                 ; Untyped                    ;
; E2_INITIAL                    ; 1                 ; Untyped                    ;
; E3_INITIAL                    ; 1                 ; Untyped                    ;
; L0_MODE                       ; BYPASS            ; Untyped                    ;
; L1_MODE                       ; BYPASS            ; Untyped                    ;
; G0_MODE                       ; BYPASS            ; Untyped                    ;
; G1_MODE                       ; BYPASS            ; Untyped                    ;
; G2_MODE                       ; BYPASS            ; Untyped                    ;
; G3_MODE                       ; BYPASS            ; Untyped                    ;
; E0_MODE                       ; BYPASS            ; Untyped                    ;
; E1_MODE                       ; BYPASS            ; Untyped                    ;
; E2_MODE                       ; BYPASS            ; Untyped                    ;
; E3_MODE                       ; BYPASS            ; Untyped                    ;
; L0_PH                         ; 0                 ; Untyped                    ;
; L1_PH                         ; 0                 ; Untyped                    ;
; G0_PH                         ; 0                 ; Untyped                    ;
; G1_PH                         ; 0                 ; Untyped                    ;
; G2_PH                         ; 0                 ; Untyped                    ;
; G3_PH                         ; 0                 ; Untyped                    ;
; E0_PH                         ; 0                 ; Untyped                    ;
; E1_PH                         ; 0                 ; Untyped                    ;
; E2_PH                         ; 0                 ; Untyped                    ;
; E3_PH                         ; 0                 ; Untyped                    ;
; M_PH                          ; 0                 ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                    ;
; CLK0_COUNTER                  ; G0                ; Untyped                    ;
; CLK1_COUNTER                  ; G0                ; Untyped                    ;
; CLK2_COUNTER                  ; G0                ; Untyped                    ;
; CLK3_COUNTER                  ; G0                ; Untyped                    ;
; CLK4_COUNTER                  ; G0                ; Untyped                    ;
; CLK5_COUNTER                  ; G0                ; Untyped                    ;
; CLK6_COUNTER                  ; E0                ; Untyped                    ;
; CLK7_COUNTER                  ; E1                ; Untyped                    ;
; CLK8_COUNTER                  ; E2                ; Untyped                    ;
; CLK9_COUNTER                  ; E3                ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                    ;
; M_TIME_DELAY                  ; 0                 ; Untyped                    ;
; N_TIME_DELAY                  ; 0                 ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                    ;
; VCO_POST_SCALE                ; 0                 ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III       ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                    ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                    ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                    ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                    ;
; CBXI_PARAMETER                ; PLL_altpll        ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone III       ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE             ;
+-------------------------------+-------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                 ;
+-------------------------------------------+------------------------------------------------------+
; Name                                      ; Value                                                ;
+-------------------------------------------+------------------------------------------------------+
; Number of entity instances                ; 3                                                    ;
; Entity Instance                           ; MUSIC_DATA:inst10|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                  ;
;     -- WIDTH_A                            ; 4                                                    ;
;     -- NUMWORDS_A                         ; 256                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 1                                                    ;
;     -- NUMWORDS_B                         ; 1                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
; Entity Instance                           ; MUSIC2:inst13|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                  ;
;     -- WIDTH_A                            ; 4                                                    ;
;     -- NUMWORDS_A                         ; 256                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 1                                                    ;
;     -- NUMWORDS_B                         ; 1                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
; Entity Instance                           ; PRAM:inst8|RAM:inst8|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                          ;
;     -- WIDTH_A                            ; 4                                                    ;
;     -- NUMWORDS_A                         ; 256                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 1                                                    ;
;     -- NUMWORDS_B                         ; 1                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
+-------------------------------------------+------------------------------------------------------+


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; PLL:inst3|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 50000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Jun 03 20:00:30 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off kekongmusic -c kekongmusic
Info: Found 1 design units, including 1 entities, in source file kekongmusic.bdf
    Info: Found entity 1: kekongmusic
Warning: Can't analyze file -- file XUAN_ZE.v is missing
Info: Found 1 design units, including 1 entities, in source file duluxz.v
    Info: Found entity 1: DULUXZ
Warning: Can't analyze file -- file DULUXZ.vhd is missing
Info: Found 2 design units, including 1 entities, in source file clk_gen.vhd
    Info: Found design unit 1: CLK_GEN-one
    Info: Found entity 1: CLK_GEN
Info: Found 1 design units, including 1 entities, in source file /quartus9.1/数电实验大作业/简易电子琴/zidongmusic/cntster.v
    Info: Found entity 1: CNTSTER
Info: Found 1 design units, including 1 entities, in source file /quartus9.1/数电实验大作业/简易电子琴/zidongmusic/music_data.v
    Info: Found entity 1: MUSIC_DATA
Info: Found 1 design units, including 1 entities, in source file /quartus9.1/数电实验大作业/简易电子琴/zidongmusic/music_data2.v
    Info: Found entity 1: MUSIC_DATA2
Info: Found 1 design units, including 1 entities, in source file /quartus9.1/数电实验大作业/简易电子琴/zidongmusic/music2.v
    Info: Found entity 1: MUSIC2
Info: Found 1 design units, including 1 entities, in source file shuma7sg.v
    Info: Found entity 1: SHUMA7SG
Info: Found 1 design units, including 1 entities, in source file yixuan.v
    Info: Found entity 1: YIXUAN
Info: Found 1 design units, including 1 entities, in source file count8b.v
    Info: Found entity 1: COUNT8B
Info: Found 1 design units, including 1 entities, in source file ram.v
    Info: Found entity 1: RAM
Info: Found 1 design units, including 1 entities, in source file pram.bdf
    Info: Found entity 1: PRAM
Info: Elaborating entity "kekongmusic" for the top level hierarchy
Warning: Using design file m_code.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: M_CODE
Info: Elaborating entity "M_CODE" for hierarchy "M_CODE:inst4"
Info: Elaborating entity "YIXUAN" for hierarchy "YIXUAN:inst20"
Info: Elaborating entity "DULUXZ" for hierarchy "DULUXZ:inst"
Warning: Using design file code3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: CODE3
Info: Elaborating entity "CODE3" for hierarchy "CODE3:inst6"
Info: Elaborating entity "MUSIC_DATA" for hierarchy "MUSIC_DATA:inst10"
Info: Elaborating entity "altsyncram" for hierarchy "MUSIC_DATA:inst10|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "MUSIC_DATA:inst10|altsyncram:altsyncram_component"
Info: Instantiated megafunction "MUSIC_DATA:inst10|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "data1.mif"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "width_a" = "4"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_jn91.tdf
    Info: Found entity 1: altsyncram_jn91
Info: Elaborating entity "altsyncram_jn91" for hierarchy "MUSIC_DATA:inst10|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated"
Info: Elaborating entity "CLK_GEN" for hierarchy "CLK_GEN:inst7"
Info: Elaborating entity "CNTSTER" for hierarchy "CNTSTER:inst9"
Info: Elaborating entity "lpm_counter" for hierarchy "CNTSTER:inst9|lpm_counter:lpm_counter_component"
Info: Elaborated megafunction instantiation "CNTSTER:inst9|lpm_counter:lpm_counter_component"
Info: Instantiated megafunction "CNTSTER:inst9|lpm_counter:lpm_counter_component" with the following parameter:
    Info: Parameter "lpm_direction" = "UP"
    Info: Parameter "lpm_modulus" = "138"
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_type" = "LPM_COUNTER"
    Info: Parameter "lpm_width" = "8"
Info: Found 1 design units, including 1 entities, in source file db/cntr_f5j.tdf
    Info: Found entity 1: cntr_f5j
Info: Elaborating entity "cntr_f5j" for hierarchy "CNTSTER:inst9|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_lfc.tdf
    Info: Found entity 1: cmpr_lfc
Info: Elaborating entity "cmpr_lfc" for hierarchy "CNTSTER:inst9|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|cmpr_lfc:cmpr1"
Info: Elaborating entity "MUSIC2" for hierarchy "MUSIC2:inst13"
Info: Elaborating entity "altsyncram" for hierarchy "MUSIC2:inst13|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "MUSIC2:inst13|altsyncram:altsyncram_component"
Info: Instantiated megafunction "MUSIC2:inst13|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "../kekongmusic/data2.mif"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "width_a" = "4"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e2b1.tdf
    Info: Found entity 1: altsyncram_e2b1
Info: Elaborating entity "altsyncram_e2b1" for hierarchy "MUSIC2:inst13|altsyncram:altsyncram_component|altsyncram_e2b1:auto_generated"
Info: Elaborating entity "PRAM" for hierarchy "PRAM:inst8"
Info: Elaborating entity "RAM" for hierarchy "PRAM:inst8|RAM:inst8"
Info: Elaborating entity "altsyncram" for hierarchy "PRAM:inst8|RAM:inst8|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "PRAM:inst8|RAM:inst8|altsyncram:altsyncram_component"
Info: Instantiated megafunction "PRAM:inst8|RAM:inst8|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "NORMAL"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "width_a" = "4"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0tg1.tdf
    Info: Found entity 1: altsyncram_0tg1
Info: Elaborating entity "altsyncram_0tg1" for hierarchy "PRAM:inst8|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated"
Info: Elaborating entity "COUNT8B" for hierarchy "PRAM:inst8|COUNT8B:inst7"
Info: Elaborating entity "lpm_counter" for hierarchy "PRAM:inst8|COUNT8B:inst7|lpm_counter:lpm_counter_component"
Info: Elaborated megafunction instantiation "PRAM:inst8|COUNT8B:inst7|lpm_counter:lpm_counter_component"
Info: Instantiated megafunction "PRAM:inst8|COUNT8B:inst7|lpm_counter:lpm_counter_component" with the following parameter:
    Info: Parameter "lpm_direction" = "UP"
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_type" = "LPM_COUNTER"
    Info: Parameter "lpm_width" = "8"
Info: Found 1 design units, including 1 entities, in source file db/cntr_5ri.tdf
    Info: Found entity 1: cntr_5ri
Info: Elaborating entity "cntr_5ri" for hierarchy "PRAM:inst8|COUNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated"
Info: Elaborating entity "74244" for hierarchy "PRAM:inst8|74244:inst"
Info: Elaborated megafunction instantiation "PRAM:inst8|74244:inst"
Warning: Using design file spk0.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: spk0
Info: Elaborating entity "SPK0" for hierarchy "SPK0:inst2"
Warning: Using design file cnt11b.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: CNT11B
Info: Elaborating entity "CNT11B" for hierarchy "SPK0:inst2|CNT11B:inst"
Info: Elaborating entity "lpm_counter" for hierarchy "SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component"
Info: Elaborated megafunction instantiation "SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component"
Info: Instantiated megafunction "SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component" with the following parameter:
    Info: Parameter "lpm_direction" = "UP"
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_type" = "LPM_COUNTER"
    Info: Parameter "lpm_width" = "11"
Info: Found 1 design units, including 1 entities, in source file db/cntr_n7j.tdf
    Info: Found entity 1: cntr_n7j
Info: Elaborating entity "cntr_n7j" for hierarchy "SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated"
Warning: Using design file pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: PLL
Info: Elaborating entity "PLL" for hierarchy "PLL:inst3"
Info: Elaborating entity "altpll" for hierarchy "PLL:inst3|altpll:altpll_component"
Info: Elaborated megafunction instantiation "PLL:inst3|altpll:altpll_component"
Info: Instantiated megafunction "PLL:inst3|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "20"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "50000"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "width_clock" = "5"
Info: Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info: Found entity 1: PLL_altpll
Info: Elaborating entity "PLL_altpll" for hierarchy "PLL:inst3|altpll:altpll_component|PLL_altpll:auto_generated"
Warning: Using design file inx2code.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: INX2CODE
Info: Elaborating entity "INX2CODE" for hierarchy "INX2CODE:inst14"
Warning: Using design file dcd7sg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: DCD7SG
Info: Elaborating entity "DCD7SG" for hierarchy "DCD7SG:inst5"
Info: Elaborating entity "SHUMA7SG" for hierarchy "SHUMA7SG:inst1"
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted tri-state buffer "PRAM:inst8|74244:inst|1" feeding internal logic into a wire
    Warning: Converted tri-state buffer "PRAM:inst8|74244:inst|6" feeding internal logic into a wire
    Warning: Converted tri-state buffer "PRAM:inst8|74244:inst|10" feeding internal logic into a wire
    Warning: Converted tri-state buffer "PRAM:inst8|74244:inst|11" feeding internal logic into a wire
Info: Timing-Driven Synthesis is running
Info: Implemented 165 device resources after synthesis - the final resource count might be different
    Info: Implemented 14 input pins
    Info: Implemented 16 output pins
    Info: Implemented 122 logic cells
    Info: Implemented 12 RAM segments
    Info: Implemented 1 PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 294 megabytes
    Info: Processing ended: Sat Jun 03 20:00:43 2017
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:12


