
RTOS_LCD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007374  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000344  08007524  08007524  00008524  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007868  08007868  00009014  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007868  08007868  00008868  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007870  08007870  00009014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007870  08007870  00008870  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007874  08007874  00008874  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  08007878  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00009014  2**0
                  CONTENTS
 10 .bss          00005134  20000014  20000014  00009014  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20005148  20005148  00009014  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00009014  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001b765  00000000  00000000  00009044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000039ee  00000000  00000000  000247a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001638  00000000  00000000  00028198  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000112e  00000000  00000000  000297d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025cb2  00000000  00000000  0002a8fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018064  00000000  00000000  000505b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e6109  00000000  00000000  00068614  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014e71d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005e80  00000000  00000000  0014e760  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006a  00000000  00000000  001545e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000014 	.word	0x20000014
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800750c 	.word	0x0800750c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000018 	.word	0x20000018
 80001ec:	0800750c 	.word	0x0800750c

080001f0 <__aeabi_uldivmod>:
 80001f0:	b953      	cbnz	r3, 8000208 <__aeabi_uldivmod+0x18>
 80001f2:	b94a      	cbnz	r2, 8000208 <__aeabi_uldivmod+0x18>
 80001f4:	2900      	cmp	r1, #0
 80001f6:	bf08      	it	eq
 80001f8:	2800      	cmpeq	r0, #0
 80001fa:	bf1c      	itt	ne
 80001fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000200:	f04f 30ff 	movne.w	r0, #4294967295
 8000204:	f000 b988 	b.w	8000518 <__aeabi_idiv0>
 8000208:	f1ad 0c08 	sub.w	ip, sp, #8
 800020c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000210:	f000 f806 	bl	8000220 <__udivmoddi4>
 8000214:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000218:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800021c:	b004      	add	sp, #16
 800021e:	4770      	bx	lr

08000220 <__udivmoddi4>:
 8000220:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000224:	9d08      	ldr	r5, [sp, #32]
 8000226:	468e      	mov	lr, r1
 8000228:	4604      	mov	r4, r0
 800022a:	4688      	mov	r8, r1
 800022c:	2b00      	cmp	r3, #0
 800022e:	d14a      	bne.n	80002c6 <__udivmoddi4+0xa6>
 8000230:	428a      	cmp	r2, r1
 8000232:	4617      	mov	r7, r2
 8000234:	d962      	bls.n	80002fc <__udivmoddi4+0xdc>
 8000236:	fab2 f682 	clz	r6, r2
 800023a:	b14e      	cbz	r6, 8000250 <__udivmoddi4+0x30>
 800023c:	f1c6 0320 	rsb	r3, r6, #32
 8000240:	fa01 f806 	lsl.w	r8, r1, r6
 8000244:	fa20 f303 	lsr.w	r3, r0, r3
 8000248:	40b7      	lsls	r7, r6
 800024a:	ea43 0808 	orr.w	r8, r3, r8
 800024e:	40b4      	lsls	r4, r6
 8000250:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000254:	fa1f fc87 	uxth.w	ip, r7
 8000258:	fbb8 f1fe 	udiv	r1, r8, lr
 800025c:	0c23      	lsrs	r3, r4, #16
 800025e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000262:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000266:	fb01 f20c 	mul.w	r2, r1, ip
 800026a:	429a      	cmp	r2, r3
 800026c:	d909      	bls.n	8000282 <__udivmoddi4+0x62>
 800026e:	18fb      	adds	r3, r7, r3
 8000270:	f101 30ff 	add.w	r0, r1, #4294967295
 8000274:	f080 80ea 	bcs.w	800044c <__udivmoddi4+0x22c>
 8000278:	429a      	cmp	r2, r3
 800027a:	f240 80e7 	bls.w	800044c <__udivmoddi4+0x22c>
 800027e:	3902      	subs	r1, #2
 8000280:	443b      	add	r3, r7
 8000282:	1a9a      	subs	r2, r3, r2
 8000284:	b2a3      	uxth	r3, r4
 8000286:	fbb2 f0fe 	udiv	r0, r2, lr
 800028a:	fb0e 2210 	mls	r2, lr, r0, r2
 800028e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000292:	fb00 fc0c 	mul.w	ip, r0, ip
 8000296:	459c      	cmp	ip, r3
 8000298:	d909      	bls.n	80002ae <__udivmoddi4+0x8e>
 800029a:	18fb      	adds	r3, r7, r3
 800029c:	f100 32ff 	add.w	r2, r0, #4294967295
 80002a0:	f080 80d6 	bcs.w	8000450 <__udivmoddi4+0x230>
 80002a4:	459c      	cmp	ip, r3
 80002a6:	f240 80d3 	bls.w	8000450 <__udivmoddi4+0x230>
 80002aa:	443b      	add	r3, r7
 80002ac:	3802      	subs	r0, #2
 80002ae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002b2:	eba3 030c 	sub.w	r3, r3, ip
 80002b6:	2100      	movs	r1, #0
 80002b8:	b11d      	cbz	r5, 80002c2 <__udivmoddi4+0xa2>
 80002ba:	40f3      	lsrs	r3, r6
 80002bc:	2200      	movs	r2, #0
 80002be:	e9c5 3200 	strd	r3, r2, [r5]
 80002c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d905      	bls.n	80002d6 <__udivmoddi4+0xb6>
 80002ca:	b10d      	cbz	r5, 80002d0 <__udivmoddi4+0xb0>
 80002cc:	e9c5 0100 	strd	r0, r1, [r5]
 80002d0:	2100      	movs	r1, #0
 80002d2:	4608      	mov	r0, r1
 80002d4:	e7f5      	b.n	80002c2 <__udivmoddi4+0xa2>
 80002d6:	fab3 f183 	clz	r1, r3
 80002da:	2900      	cmp	r1, #0
 80002dc:	d146      	bne.n	800036c <__udivmoddi4+0x14c>
 80002de:	4573      	cmp	r3, lr
 80002e0:	d302      	bcc.n	80002e8 <__udivmoddi4+0xc8>
 80002e2:	4282      	cmp	r2, r0
 80002e4:	f200 8105 	bhi.w	80004f2 <__udivmoddi4+0x2d2>
 80002e8:	1a84      	subs	r4, r0, r2
 80002ea:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ee:	2001      	movs	r0, #1
 80002f0:	4690      	mov	r8, r2
 80002f2:	2d00      	cmp	r5, #0
 80002f4:	d0e5      	beq.n	80002c2 <__udivmoddi4+0xa2>
 80002f6:	e9c5 4800 	strd	r4, r8, [r5]
 80002fa:	e7e2      	b.n	80002c2 <__udivmoddi4+0xa2>
 80002fc:	2a00      	cmp	r2, #0
 80002fe:	f000 8090 	beq.w	8000422 <__udivmoddi4+0x202>
 8000302:	fab2 f682 	clz	r6, r2
 8000306:	2e00      	cmp	r6, #0
 8000308:	f040 80a4 	bne.w	8000454 <__udivmoddi4+0x234>
 800030c:	1a8a      	subs	r2, r1, r2
 800030e:	0c03      	lsrs	r3, r0, #16
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	b280      	uxth	r0, r0
 8000316:	b2bc      	uxth	r4, r7
 8000318:	2101      	movs	r1, #1
 800031a:	fbb2 fcfe 	udiv	ip, r2, lr
 800031e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000322:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000326:	fb04 f20c 	mul.w	r2, r4, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d907      	bls.n	800033e <__udivmoddi4+0x11e>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000334:	d202      	bcs.n	800033c <__udivmoddi4+0x11c>
 8000336:	429a      	cmp	r2, r3
 8000338:	f200 80e0 	bhi.w	80004fc <__udivmoddi4+0x2dc>
 800033c:	46c4      	mov	ip, r8
 800033e:	1a9b      	subs	r3, r3, r2
 8000340:	fbb3 f2fe 	udiv	r2, r3, lr
 8000344:	fb0e 3312 	mls	r3, lr, r2, r3
 8000348:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800034c:	fb02 f404 	mul.w	r4, r2, r4
 8000350:	429c      	cmp	r4, r3
 8000352:	d907      	bls.n	8000364 <__udivmoddi4+0x144>
 8000354:	18fb      	adds	r3, r7, r3
 8000356:	f102 30ff 	add.w	r0, r2, #4294967295
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x142>
 800035c:	429c      	cmp	r4, r3
 800035e:	f200 80ca 	bhi.w	80004f6 <__udivmoddi4+0x2d6>
 8000362:	4602      	mov	r2, r0
 8000364:	1b1b      	subs	r3, r3, r4
 8000366:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800036a:	e7a5      	b.n	80002b8 <__udivmoddi4+0x98>
 800036c:	f1c1 0620 	rsb	r6, r1, #32
 8000370:	408b      	lsls	r3, r1
 8000372:	fa22 f706 	lsr.w	r7, r2, r6
 8000376:	431f      	orrs	r7, r3
 8000378:	fa0e f401 	lsl.w	r4, lr, r1
 800037c:	fa20 f306 	lsr.w	r3, r0, r6
 8000380:	fa2e fe06 	lsr.w	lr, lr, r6
 8000384:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000388:	4323      	orrs	r3, r4
 800038a:	fa00 f801 	lsl.w	r8, r0, r1
 800038e:	fa1f fc87 	uxth.w	ip, r7
 8000392:	fbbe f0f9 	udiv	r0, lr, r9
 8000396:	0c1c      	lsrs	r4, r3, #16
 8000398:	fb09 ee10 	mls	lr, r9, r0, lr
 800039c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003a0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003a4:	45a6      	cmp	lr, r4
 80003a6:	fa02 f201 	lsl.w	r2, r2, r1
 80003aa:	d909      	bls.n	80003c0 <__udivmoddi4+0x1a0>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 3aff 	add.w	sl, r0, #4294967295
 80003b2:	f080 809c 	bcs.w	80004ee <__udivmoddi4+0x2ce>
 80003b6:	45a6      	cmp	lr, r4
 80003b8:	f240 8099 	bls.w	80004ee <__udivmoddi4+0x2ce>
 80003bc:	3802      	subs	r0, #2
 80003be:	443c      	add	r4, r7
 80003c0:	eba4 040e 	sub.w	r4, r4, lr
 80003c4:	fa1f fe83 	uxth.w	lr, r3
 80003c8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003cc:	fb09 4413 	mls	r4, r9, r3, r4
 80003d0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003d4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003d8:	45a4      	cmp	ip, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x1ce>
 80003dc:	193c      	adds	r4, r7, r4
 80003de:	f103 3eff 	add.w	lr, r3, #4294967295
 80003e2:	f080 8082 	bcs.w	80004ea <__udivmoddi4+0x2ca>
 80003e6:	45a4      	cmp	ip, r4
 80003e8:	d97f      	bls.n	80004ea <__udivmoddi4+0x2ca>
 80003ea:	3b02      	subs	r3, #2
 80003ec:	443c      	add	r4, r7
 80003ee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003f2:	eba4 040c 	sub.w	r4, r4, ip
 80003f6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003fa:	4564      	cmp	r4, ip
 80003fc:	4673      	mov	r3, lr
 80003fe:	46e1      	mov	r9, ip
 8000400:	d362      	bcc.n	80004c8 <__udivmoddi4+0x2a8>
 8000402:	d05f      	beq.n	80004c4 <__udivmoddi4+0x2a4>
 8000404:	b15d      	cbz	r5, 800041e <__udivmoddi4+0x1fe>
 8000406:	ebb8 0203 	subs.w	r2, r8, r3
 800040a:	eb64 0409 	sbc.w	r4, r4, r9
 800040e:	fa04 f606 	lsl.w	r6, r4, r6
 8000412:	fa22 f301 	lsr.w	r3, r2, r1
 8000416:	431e      	orrs	r6, r3
 8000418:	40cc      	lsrs	r4, r1
 800041a:	e9c5 6400 	strd	r6, r4, [r5]
 800041e:	2100      	movs	r1, #0
 8000420:	e74f      	b.n	80002c2 <__udivmoddi4+0xa2>
 8000422:	fbb1 fcf2 	udiv	ip, r1, r2
 8000426:	0c01      	lsrs	r1, r0, #16
 8000428:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800042c:	b280      	uxth	r0, r0
 800042e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000432:	463b      	mov	r3, r7
 8000434:	4638      	mov	r0, r7
 8000436:	463c      	mov	r4, r7
 8000438:	46b8      	mov	r8, r7
 800043a:	46be      	mov	lr, r7
 800043c:	2620      	movs	r6, #32
 800043e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000442:	eba2 0208 	sub.w	r2, r2, r8
 8000446:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800044a:	e766      	b.n	800031a <__udivmoddi4+0xfa>
 800044c:	4601      	mov	r1, r0
 800044e:	e718      	b.n	8000282 <__udivmoddi4+0x62>
 8000450:	4610      	mov	r0, r2
 8000452:	e72c      	b.n	80002ae <__udivmoddi4+0x8e>
 8000454:	f1c6 0220 	rsb	r2, r6, #32
 8000458:	fa2e f302 	lsr.w	r3, lr, r2
 800045c:	40b7      	lsls	r7, r6
 800045e:	40b1      	lsls	r1, r6
 8000460:	fa20 f202 	lsr.w	r2, r0, r2
 8000464:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000468:	430a      	orrs	r2, r1
 800046a:	fbb3 f8fe 	udiv	r8, r3, lr
 800046e:	b2bc      	uxth	r4, r7
 8000470:	fb0e 3318 	mls	r3, lr, r8, r3
 8000474:	0c11      	lsrs	r1, r2, #16
 8000476:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800047a:	fb08 f904 	mul.w	r9, r8, r4
 800047e:	40b0      	lsls	r0, r6
 8000480:	4589      	cmp	r9, r1
 8000482:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000486:	b280      	uxth	r0, r0
 8000488:	d93e      	bls.n	8000508 <__udivmoddi4+0x2e8>
 800048a:	1879      	adds	r1, r7, r1
 800048c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000490:	d201      	bcs.n	8000496 <__udivmoddi4+0x276>
 8000492:	4589      	cmp	r9, r1
 8000494:	d81f      	bhi.n	80004d6 <__udivmoddi4+0x2b6>
 8000496:	eba1 0109 	sub.w	r1, r1, r9
 800049a:	fbb1 f9fe 	udiv	r9, r1, lr
 800049e:	fb09 f804 	mul.w	r8, r9, r4
 80004a2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004a6:	b292      	uxth	r2, r2
 80004a8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004ac:	4542      	cmp	r2, r8
 80004ae:	d229      	bcs.n	8000504 <__udivmoddi4+0x2e4>
 80004b0:	18ba      	adds	r2, r7, r2
 80004b2:	f109 31ff 	add.w	r1, r9, #4294967295
 80004b6:	d2c4      	bcs.n	8000442 <__udivmoddi4+0x222>
 80004b8:	4542      	cmp	r2, r8
 80004ba:	d2c2      	bcs.n	8000442 <__udivmoddi4+0x222>
 80004bc:	f1a9 0102 	sub.w	r1, r9, #2
 80004c0:	443a      	add	r2, r7
 80004c2:	e7be      	b.n	8000442 <__udivmoddi4+0x222>
 80004c4:	45f0      	cmp	r8, lr
 80004c6:	d29d      	bcs.n	8000404 <__udivmoddi4+0x1e4>
 80004c8:	ebbe 0302 	subs.w	r3, lr, r2
 80004cc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004d0:	3801      	subs	r0, #1
 80004d2:	46e1      	mov	r9, ip
 80004d4:	e796      	b.n	8000404 <__udivmoddi4+0x1e4>
 80004d6:	eba7 0909 	sub.w	r9, r7, r9
 80004da:	4449      	add	r1, r9
 80004dc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004e0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004e4:	fb09 f804 	mul.w	r8, r9, r4
 80004e8:	e7db      	b.n	80004a2 <__udivmoddi4+0x282>
 80004ea:	4673      	mov	r3, lr
 80004ec:	e77f      	b.n	80003ee <__udivmoddi4+0x1ce>
 80004ee:	4650      	mov	r0, sl
 80004f0:	e766      	b.n	80003c0 <__udivmoddi4+0x1a0>
 80004f2:	4608      	mov	r0, r1
 80004f4:	e6fd      	b.n	80002f2 <__udivmoddi4+0xd2>
 80004f6:	443b      	add	r3, r7
 80004f8:	3a02      	subs	r2, #2
 80004fa:	e733      	b.n	8000364 <__udivmoddi4+0x144>
 80004fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000500:	443b      	add	r3, r7
 8000502:	e71c      	b.n	800033e <__udivmoddi4+0x11e>
 8000504:	4649      	mov	r1, r9
 8000506:	e79c      	b.n	8000442 <__udivmoddi4+0x222>
 8000508:	eba1 0109 	sub.w	r1, r1, r9
 800050c:	46c4      	mov	ip, r8
 800050e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000512:	fb09 f804 	mul.w	r8, r9, r4
 8000516:	e7c4      	b.n	80004a2 <__udivmoddi4+0x282>

08000518 <__aeabi_idiv0>:
 8000518:	4770      	bx	lr
 800051a:	bf00      	nop

0800051c <ILI9341_Draw_Filled_Rectangle_Coord>:
	
}

/*Draw a filled rectangle between positions X0,Y0 and X1,Y1 with specified colour*/
void ILI9341_Draw_Filled_Rectangle_Coord(uint16_t X0, uint16_t Y0, uint16_t X1, uint16_t Y1, uint16_t Colour)
{
 800051c:	b590      	push	{r4, r7, lr}
 800051e:	b089      	sub	sp, #36	@ 0x24
 8000520:	af02      	add	r7, sp, #8
 8000522:	4604      	mov	r4, r0
 8000524:	4608      	mov	r0, r1
 8000526:	4611      	mov	r1, r2
 8000528:	461a      	mov	r2, r3
 800052a:	4623      	mov	r3, r4
 800052c:	80fb      	strh	r3, [r7, #6]
 800052e:	4603      	mov	r3, r0
 8000530:	80bb      	strh	r3, [r7, #4]
 8000532:	460b      	mov	r3, r1
 8000534:	807b      	strh	r3, [r7, #2]
 8000536:	4613      	mov	r3, r2
 8000538:	803b      	strh	r3, [r7, #0]
	uint16_t 	X_length = 0;
 800053a:	2300      	movs	r3, #0
 800053c:	82fb      	strh	r3, [r7, #22]
	uint16_t 	Y_length = 0;
 800053e:	2300      	movs	r3, #0
 8000540:	82bb      	strh	r3, [r7, #20]
	uint8_t		Negative_X = 0;
 8000542:	2300      	movs	r3, #0
 8000544:	74fb      	strb	r3, [r7, #19]
	uint8_t 	Negative_Y = 0;
 8000546:	2300      	movs	r3, #0
 8000548:	74bb      	strb	r3, [r7, #18]
	int32_t 	Calc_Negative = 0;
 800054a:	2300      	movs	r3, #0
 800054c:	60bb      	str	r3, [r7, #8]
	
	uint16_t X0_true = 0;
 800054e:	2300      	movs	r3, #0
 8000550:	823b      	strh	r3, [r7, #16]
	uint16_t Y0_true = 0;
 8000552:	2300      	movs	r3, #0
 8000554:	81fb      	strh	r3, [r7, #14]
	
	Calc_Negative = X1 - X0;
 8000556:	887a      	ldrh	r2, [r7, #2]
 8000558:	88fb      	ldrh	r3, [r7, #6]
 800055a:	1ad3      	subs	r3, r2, r3
 800055c:	60bb      	str	r3, [r7, #8]
	if(Calc_Negative < 0) Negative_X = 1;
 800055e:	68bb      	ldr	r3, [r7, #8]
 8000560:	2b00      	cmp	r3, #0
 8000562:	da01      	bge.n	8000568 <ILI9341_Draw_Filled_Rectangle_Coord+0x4c>
 8000564:	2301      	movs	r3, #1
 8000566:	74fb      	strb	r3, [r7, #19]
	Calc_Negative = 0;
 8000568:	2300      	movs	r3, #0
 800056a:	60bb      	str	r3, [r7, #8]
	
	Calc_Negative = Y1 - Y0;
 800056c:	883a      	ldrh	r2, [r7, #0]
 800056e:	88bb      	ldrh	r3, [r7, #4]
 8000570:	1ad3      	subs	r3, r2, r3
 8000572:	60bb      	str	r3, [r7, #8]
	if(Calc_Negative < 0) Negative_Y = 1;
 8000574:	68bb      	ldr	r3, [r7, #8]
 8000576:	2b00      	cmp	r3, #0
 8000578:	da01      	bge.n	800057e <ILI9341_Draw_Filled_Rectangle_Coord+0x62>
 800057a:	2301      	movs	r3, #1
 800057c:	74bb      	strb	r3, [r7, #18]
	
	
	//DRAW HORIZONTAL!
	if(!Negative_X)
 800057e:	7cfb      	ldrb	r3, [r7, #19]
 8000580:	2b00      	cmp	r3, #0
 8000582:	d106      	bne.n	8000592 <ILI9341_Draw_Filled_Rectangle_Coord+0x76>
	{
		X_length = X1 - X0;
 8000584:	887a      	ldrh	r2, [r7, #2]
 8000586:	88fb      	ldrh	r3, [r7, #6]
 8000588:	1ad3      	subs	r3, r2, r3
 800058a:	82fb      	strh	r3, [r7, #22]
		X0_true = X0;
 800058c:	88fb      	ldrh	r3, [r7, #6]
 800058e:	823b      	strh	r3, [r7, #16]
 8000590:	e005      	b.n	800059e <ILI9341_Draw_Filled_Rectangle_Coord+0x82>
	}
	else
	{
		X_length = X0 - X1;
 8000592:	88fa      	ldrh	r2, [r7, #6]
 8000594:	887b      	ldrh	r3, [r7, #2]
 8000596:	1ad3      	subs	r3, r2, r3
 8000598:	82fb      	strh	r3, [r7, #22]
		X0_true = X1;
 800059a:	887b      	ldrh	r3, [r7, #2]
 800059c:	823b      	strh	r3, [r7, #16]
	}
	
	//DRAW VERTICAL!
	if(!Negative_Y)
 800059e:	7cbb      	ldrb	r3, [r7, #18]
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d106      	bne.n	80005b2 <ILI9341_Draw_Filled_Rectangle_Coord+0x96>
	{
		Y_length = Y1 - Y0;
 80005a4:	883a      	ldrh	r2, [r7, #0]
 80005a6:	88bb      	ldrh	r3, [r7, #4]
 80005a8:	1ad3      	subs	r3, r2, r3
 80005aa:	82bb      	strh	r3, [r7, #20]
		Y0_true = Y0;		
 80005ac:	88bb      	ldrh	r3, [r7, #4]
 80005ae:	81fb      	strh	r3, [r7, #14]
 80005b0:	e005      	b.n	80005be <ILI9341_Draw_Filled_Rectangle_Coord+0xa2>
	}
	else
	{
		Y_length = Y0 - Y1;
 80005b2:	88ba      	ldrh	r2, [r7, #4]
 80005b4:	883b      	ldrh	r3, [r7, #0]
 80005b6:	1ad3      	subs	r3, r2, r3
 80005b8:	82bb      	strh	r3, [r7, #20]
		Y0_true = Y1;	
 80005ba:	883b      	ldrh	r3, [r7, #0]
 80005bc:	81fb      	strh	r3, [r7, #14]
	}
	
	ILI9341_Draw_Rectangle(X0_true, Y0_true, X_length, Y_length, Colour);	
 80005be:	8abc      	ldrh	r4, [r7, #20]
 80005c0:	8afa      	ldrh	r2, [r7, #22]
 80005c2:	89f9      	ldrh	r1, [r7, #14]
 80005c4:	8a38      	ldrh	r0, [r7, #16]
 80005c6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80005c8:	9300      	str	r3, [sp, #0]
 80005ca:	4623      	mov	r3, r4
 80005cc:	f000 fc8e 	bl	8000eec <ILI9341_Draw_Rectangle>
}
 80005d0:	bf00      	nop
 80005d2:	371c      	adds	r7, #28
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bd90      	pop	{r4, r7, pc}

080005d8 <ILI9341_Draw_Char>:

/*Draws a character (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Char(char Character, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour) 
{
 80005d8:	b590      	push	{r4, r7, lr}
 80005da:	b089      	sub	sp, #36	@ 0x24
 80005dc:	af02      	add	r7, sp, #8
 80005de:	4604      	mov	r4, r0
 80005e0:	4608      	mov	r0, r1
 80005e2:	4611      	mov	r1, r2
 80005e4:	461a      	mov	r2, r3
 80005e6:	4623      	mov	r3, r4
 80005e8:	71fb      	strb	r3, [r7, #7]
 80005ea:	4603      	mov	r3, r0
 80005ec:	71bb      	strb	r3, [r7, #6]
 80005ee:	460b      	mov	r3, r1
 80005f0:	717b      	strb	r3, [r7, #5]
 80005f2:	4613      	mov	r3, r2
 80005f4:	807b      	strh	r3, [r7, #2]
		uint8_t 	function_char;
    uint8_t 	i,j;
		
		function_char = Character;
 80005f6:	79fb      	ldrb	r3, [r7, #7]
 80005f8:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ') {
 80005fa:	7dfb      	ldrb	r3, [r7, #23]
 80005fc:	2b1f      	cmp	r3, #31
 80005fe:	d802      	bhi.n	8000606 <ILI9341_Draw_Char+0x2e>
        Character = 0;
 8000600:	2300      	movs	r3, #0
 8000602:	71fb      	strb	r3, [r7, #7]
 8000604:	e002      	b.n	800060c <ILI9341_Draw_Char+0x34>
    } else {
        function_char -= 32;
 8000606:	7dfb      	ldrb	r3, [r7, #23]
 8000608:	3b20      	subs	r3, #32
 800060a:	75fb      	strb	r3, [r7, #23]
		}
   	
		char temp[CHAR_WIDTH];
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 800060c:	2300      	movs	r3, #0
 800060e:	753b      	strb	r3, [r7, #20]
 8000610:	e012      	b.n	8000638 <ILI9341_Draw_Char+0x60>
		{
		temp[k] = font[function_char][k];
 8000612:	7dfa      	ldrb	r2, [r7, #23]
 8000614:	7d38      	ldrb	r0, [r7, #20]
 8000616:	7d39      	ldrb	r1, [r7, #20]
 8000618:	4c3b      	ldr	r4, [pc, #236]	@ (8000708 <ILI9341_Draw_Char+0x130>)
 800061a:	4613      	mov	r3, r2
 800061c:	005b      	lsls	r3, r3, #1
 800061e:	4413      	add	r3, r2
 8000620:	005b      	lsls	r3, r3, #1
 8000622:	4423      	add	r3, r4
 8000624:	4403      	add	r3, r0
 8000626:	781a      	ldrb	r2, [r3, #0]
 8000628:	f101 0318 	add.w	r3, r1, #24
 800062c:	443b      	add	r3, r7
 800062e:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 8000632:	7d3b      	ldrb	r3, [r7, #20]
 8000634:	3301      	adds	r3, #1
 8000636:	753b      	strb	r3, [r7, #20]
 8000638:	7d3b      	ldrb	r3, [r7, #20]
 800063a:	2b05      	cmp	r3, #5
 800063c:	d9e9      	bls.n	8000612 <ILI9341_Draw_Char+0x3a>
		}
		
    // Draw pixels
		ILI9341_Draw_Rectangle(X, Y, CHAR_WIDTH*Size, CHAR_HEIGHT*Size, Background_Colour);
 800063e:	79bb      	ldrb	r3, [r7, #6]
 8000640:	b298      	uxth	r0, r3
 8000642:	797b      	ldrb	r3, [r7, #5]
 8000644:	b299      	uxth	r1, r3
 8000646:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000648:	461a      	mov	r2, r3
 800064a:	0052      	lsls	r2, r2, #1
 800064c:	4413      	add	r3, r2
 800064e:	005b      	lsls	r3, r3, #1
 8000650:	b29a      	uxth	r2, r3
 8000652:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000654:	00db      	lsls	r3, r3, #3
 8000656:	b29c      	uxth	r4, r3
 8000658:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800065a:	9300      	str	r3, [sp, #0]
 800065c:	4623      	mov	r3, r4
 800065e:	f000 fc45 	bl	8000eec <ILI9341_Draw_Rectangle>
    for (j=0; j<CHAR_WIDTH; j++) {
 8000662:	2300      	movs	r3, #0
 8000664:	757b      	strb	r3, [r7, #21]
 8000666:	e047      	b.n	80006f8 <ILI9341_Draw_Char+0x120>
        for (i=0; i<CHAR_HEIGHT; i++) {
 8000668:	2300      	movs	r3, #0
 800066a:	75bb      	strb	r3, [r7, #22]
 800066c:	e03e      	b.n	80006ec <ILI9341_Draw_Char+0x114>
            if (temp[j] & (1<<i)) {			
 800066e:	7d7b      	ldrb	r3, [r7, #21]
 8000670:	3318      	adds	r3, #24
 8000672:	443b      	add	r3, r7
 8000674:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8000678:	461a      	mov	r2, r3
 800067a:	7dbb      	ldrb	r3, [r7, #22]
 800067c:	fa42 f303 	asr.w	r3, r2, r3
 8000680:	f003 0301 	and.w	r3, r3, #1
 8000684:	2b00      	cmp	r3, #0
 8000686:	d02e      	beq.n	80006e6 <ILI9341_Draw_Char+0x10e>
							if(Size == 1)
 8000688:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800068a:	2b01      	cmp	r3, #1
 800068c:	d110      	bne.n	80006b0 <ILI9341_Draw_Char+0xd8>
							{
              ILI9341_Draw_Pixel(X+j, Y+i, Colour);
 800068e:	79bb      	ldrb	r3, [r7, #6]
 8000690:	b29a      	uxth	r2, r3
 8000692:	7d7b      	ldrb	r3, [r7, #21]
 8000694:	b29b      	uxth	r3, r3
 8000696:	4413      	add	r3, r2
 8000698:	b298      	uxth	r0, r3
 800069a:	797b      	ldrb	r3, [r7, #5]
 800069c:	b29a      	uxth	r2, r3
 800069e:	7dbb      	ldrb	r3, [r7, #22]
 80006a0:	b29b      	uxth	r3, r3
 80006a2:	4413      	add	r3, r2
 80006a4:	b29b      	uxth	r3, r3
 80006a6:	887a      	ldrh	r2, [r7, #2]
 80006a8:	4619      	mov	r1, r3
 80006aa:	f000 fb55 	bl	8000d58 <ILI9341_Draw_Pixel>
 80006ae:	e01a      	b.n	80006e6 <ILI9341_Draw_Char+0x10e>
							}
							else
							{
							ILI9341_Draw_Rectangle(X+(j*Size), Y+(i*Size), Size, Size, Colour);
 80006b0:	79bb      	ldrb	r3, [r7, #6]
 80006b2:	b29a      	uxth	r2, r3
 80006b4:	7d7b      	ldrb	r3, [r7, #21]
 80006b6:	b29b      	uxth	r3, r3
 80006b8:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 80006ba:	fb11 f303 	smulbb	r3, r1, r3
 80006be:	b29b      	uxth	r3, r3
 80006c0:	4413      	add	r3, r2
 80006c2:	b298      	uxth	r0, r3
 80006c4:	797b      	ldrb	r3, [r7, #5]
 80006c6:	b29a      	uxth	r2, r3
 80006c8:	7dbb      	ldrb	r3, [r7, #22]
 80006ca:	b29b      	uxth	r3, r3
 80006cc:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 80006ce:	fb11 f303 	smulbb	r3, r1, r3
 80006d2:	b29b      	uxth	r3, r3
 80006d4:	4413      	add	r3, r2
 80006d6:	b299      	uxth	r1, r3
 80006d8:	8d3c      	ldrh	r4, [r7, #40]	@ 0x28
 80006da:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80006dc:	887b      	ldrh	r3, [r7, #2]
 80006de:	9300      	str	r3, [sp, #0]
 80006e0:	4623      	mov	r3, r4
 80006e2:	f000 fc03 	bl	8000eec <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++) {
 80006e6:	7dbb      	ldrb	r3, [r7, #22]
 80006e8:	3301      	adds	r3, #1
 80006ea:	75bb      	strb	r3, [r7, #22]
 80006ec:	7dbb      	ldrb	r3, [r7, #22]
 80006ee:	2b07      	cmp	r3, #7
 80006f0:	d9bd      	bls.n	800066e <ILI9341_Draw_Char+0x96>
    for (j=0; j<CHAR_WIDTH; j++) {
 80006f2:	7d7b      	ldrb	r3, [r7, #21]
 80006f4:	3301      	adds	r3, #1
 80006f6:	757b      	strb	r3, [r7, #21]
 80006f8:	7d7b      	ldrb	r3, [r7, #21]
 80006fa:	2b05      	cmp	r3, #5
 80006fc:	d9b4      	bls.n	8000668 <ILI9341_Draw_Char+0x90>
							}
            }						
        }
    }
}
 80006fe:	bf00      	nop
 8000700:	bf00      	nop
 8000702:	371c      	adds	r7, #28
 8000704:	46bd      	mov	sp, r7
 8000706:	bd90      	pop	{r4, r7, pc}
 8000708:	080075d4 	.word	0x080075d4

0800070c <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char* Text, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 800070c:	b590      	push	{r4, r7, lr}
 800070e:	b085      	sub	sp, #20
 8000710:	af02      	add	r7, sp, #8
 8000712:	6078      	str	r0, [r7, #4]
 8000714:	4608      	mov	r0, r1
 8000716:	4611      	mov	r1, r2
 8000718:	461a      	mov	r2, r3
 800071a:	4603      	mov	r3, r0
 800071c:	70fb      	strb	r3, [r7, #3]
 800071e:	460b      	mov	r3, r1
 8000720:	70bb      	strb	r3, [r7, #2]
 8000722:	4613      	mov	r3, r2
 8000724:	803b      	strh	r3, [r7, #0]
    while (*Text) {
 8000726:	e017      	b.n	8000758 <ILI9341_Draw_Text+0x4c>
        ILI9341_Draw_Char(*Text++, X, Y, Colour, Size, Background_Colour);
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	1c5a      	adds	r2, r3, #1
 800072c:	607a      	str	r2, [r7, #4]
 800072e:	7818      	ldrb	r0, [r3, #0]
 8000730:	883c      	ldrh	r4, [r7, #0]
 8000732:	78ba      	ldrb	r2, [r7, #2]
 8000734:	78f9      	ldrb	r1, [r7, #3]
 8000736:	8bbb      	ldrh	r3, [r7, #28]
 8000738:	9301      	str	r3, [sp, #4]
 800073a:	8b3b      	ldrh	r3, [r7, #24]
 800073c:	9300      	str	r3, [sp, #0]
 800073e:	4623      	mov	r3, r4
 8000740:	f7ff ff4a 	bl	80005d8 <ILI9341_Draw_Char>
        X += CHAR_WIDTH*Size;
 8000744:	8b3b      	ldrh	r3, [r7, #24]
 8000746:	b2db      	uxtb	r3, r3
 8000748:	461a      	mov	r2, r3
 800074a:	0052      	lsls	r2, r2, #1
 800074c:	4413      	add	r3, r2
 800074e:	005b      	lsls	r3, r3, #1
 8000750:	b2da      	uxtb	r2, r3
 8000752:	78fb      	ldrb	r3, [r7, #3]
 8000754:	4413      	add	r3, r2
 8000756:	70fb      	strb	r3, [r7, #3]
    while (*Text) {
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	781b      	ldrb	r3, [r3, #0]
 800075c:	2b00      	cmp	r3, #0
 800075e:	d1e3      	bne.n	8000728 <ILI9341_Draw_Text+0x1c>
    }
}
 8000760:	bf00      	nop
 8000762:	bf00      	nop
 8000764:	370c      	adds	r7, #12
 8000766:	46bd      	mov	sp, r7
 8000768:	bd90      	pop	{r4, r7, pc}
	...

0800076c <ILI9341_SPI_Init>:
volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

/* Initialize SPI */
void ILI9341_SPI_Init(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	af00      	add	r7, sp, #0
//MX_SPI5_Init();																							//SPI INIT
//MX_GPIO_Init();																							//GPIO INIT
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//CS OFF
 8000770:	2200      	movs	r2, #0
 8000772:	2101      	movs	r1, #1
 8000774:	4802      	ldr	r0, [pc, #8]	@ (8000780 <ILI9341_SPI_Init+0x14>)
 8000776:	f002 f89d 	bl	80028b4 <HAL_GPIO_WritePin>
}
 800077a:	bf00      	nop
 800077c:	bd80      	pop	{r7, pc}
 800077e:	bf00      	nop
 8000780:	40021800 	.word	0x40021800

08000784 <ILI9341_SPI_Send>:

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b082      	sub	sp, #8
 8000788:	af00      	add	r7, sp, #0
 800078a:	4603      	mov	r3, r0
 800078c:	71fb      	strb	r3, [r7, #7]
HAL_SPI_Transmit(HSPI_INSTANCE, &SPI_Data, 1, 1);
 800078e:	1df9      	adds	r1, r7, #7
 8000790:	2301      	movs	r3, #1
 8000792:	2201      	movs	r2, #1
 8000794:	4803      	ldr	r0, [pc, #12]	@ (80007a4 <ILI9341_SPI_Send+0x20>)
 8000796:	f002 fef0 	bl	800357a <HAL_SPI_Transmit>
}
 800079a:	bf00      	nop
 800079c:	3708      	adds	r7, #8
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	20000258 	.word	0x20000258

080007a8 <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b082      	sub	sp, #8
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	4603      	mov	r3, r0
 80007b0:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80007b2:	2200      	movs	r2, #0
 80007b4:	2101      	movs	r1, #1
 80007b6:	480a      	ldr	r0, [pc, #40]	@ (80007e0 <ILI9341_Write_Command+0x38>)
 80007b8:	f002 f87c 	bl	80028b4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 80007bc:	2200      	movs	r2, #0
 80007be:	2101      	movs	r1, #1
 80007c0:	4808      	ldr	r0, [pc, #32]	@ (80007e4 <ILI9341_Write_Command+0x3c>)
 80007c2:	f002 f877 	bl	80028b4 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Command);
 80007c6:	79fb      	ldrb	r3, [r7, #7]
 80007c8:	4618      	mov	r0, r3
 80007ca:	f7ff ffdb 	bl	8000784 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 80007ce:	2201      	movs	r2, #1
 80007d0:	2101      	movs	r1, #1
 80007d2:	4803      	ldr	r0, [pc, #12]	@ (80007e0 <ILI9341_Write_Command+0x38>)
 80007d4:	f002 f86e 	bl	80028b4 <HAL_GPIO_WritePin>
}
 80007d8:	bf00      	nop
 80007da:	3708      	adds	r7, #8
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	40021800 	.word	0x40021800
 80007e4:	40020c00 	.word	0x40020c00

080007e8 <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b082      	sub	sp, #8
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	4603      	mov	r3, r0
 80007f0:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 80007f2:	2201      	movs	r2, #1
 80007f4:	2101      	movs	r1, #1
 80007f6:	480a      	ldr	r0, [pc, #40]	@ (8000820 <ILI9341_Write_Data+0x38>)
 80007f8:	f002 f85c 	bl	80028b4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80007fc:	2200      	movs	r2, #0
 80007fe:	2101      	movs	r1, #1
 8000800:	4808      	ldr	r0, [pc, #32]	@ (8000824 <ILI9341_Write_Data+0x3c>)
 8000802:	f002 f857 	bl	80028b4 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Data);	
 8000806:	79fb      	ldrb	r3, [r7, #7]
 8000808:	4618      	mov	r0, r3
 800080a:	f7ff ffbb 	bl	8000784 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 800080e:	2201      	movs	r2, #1
 8000810:	2101      	movs	r1, #1
 8000812:	4804      	ldr	r0, [pc, #16]	@ (8000824 <ILI9341_Write_Data+0x3c>)
 8000814:	f002 f84e 	bl	80028b4 <HAL_GPIO_WritePin>
}
 8000818:	bf00      	nop
 800081a:	3708      	adds	r7, #8
 800081c:	46bd      	mov	sp, r7
 800081e:	bd80      	pop	{r7, pc}
 8000820:	40020c00 	.word	0x40020c00
 8000824:	40021800 	.word	0x40021800

08000828 <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 8000828:	b590      	push	{r4, r7, lr}
 800082a:	b083      	sub	sp, #12
 800082c:	af00      	add	r7, sp, #0
 800082e:	4604      	mov	r4, r0
 8000830:	4608      	mov	r0, r1
 8000832:	4611      	mov	r1, r2
 8000834:	461a      	mov	r2, r3
 8000836:	4623      	mov	r3, r4
 8000838:	80fb      	strh	r3, [r7, #6]
 800083a:	4603      	mov	r3, r0
 800083c:	80bb      	strh	r3, [r7, #4]
 800083e:	460b      	mov	r3, r1
 8000840:	807b      	strh	r3, [r7, #2]
 8000842:	4613      	mov	r3, r2
 8000844:	803b      	strh	r3, [r7, #0]
ILI9341_Write_Command(0x2A);
 8000846:	202a      	movs	r0, #42	@ 0x2a
 8000848:	f7ff ffae 	bl	80007a8 <ILI9341_Write_Command>
ILI9341_Write_Data(X1>>8);
 800084c:	88fb      	ldrh	r3, [r7, #6]
 800084e:	0a1b      	lsrs	r3, r3, #8
 8000850:	b29b      	uxth	r3, r3
 8000852:	b2db      	uxtb	r3, r3
 8000854:	4618      	mov	r0, r3
 8000856:	f7ff ffc7 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(X1);
 800085a:	88fb      	ldrh	r3, [r7, #6]
 800085c:	b2db      	uxtb	r3, r3
 800085e:	4618      	mov	r0, r3
 8000860:	f7ff ffc2 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(X2>>8);
 8000864:	887b      	ldrh	r3, [r7, #2]
 8000866:	0a1b      	lsrs	r3, r3, #8
 8000868:	b29b      	uxth	r3, r3
 800086a:	b2db      	uxtb	r3, r3
 800086c:	4618      	mov	r0, r3
 800086e:	f7ff ffbb 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(X2);
 8000872:	887b      	ldrh	r3, [r7, #2]
 8000874:	b2db      	uxtb	r3, r3
 8000876:	4618      	mov	r0, r3
 8000878:	f7ff ffb6 	bl	80007e8 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2B);
 800087c:	202b      	movs	r0, #43	@ 0x2b
 800087e:	f7ff ff93 	bl	80007a8 <ILI9341_Write_Command>
ILI9341_Write_Data(Y1>>8);
 8000882:	88bb      	ldrh	r3, [r7, #4]
 8000884:	0a1b      	lsrs	r3, r3, #8
 8000886:	b29b      	uxth	r3, r3
 8000888:	b2db      	uxtb	r3, r3
 800088a:	4618      	mov	r0, r3
 800088c:	f7ff ffac 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(Y1);
 8000890:	88bb      	ldrh	r3, [r7, #4]
 8000892:	b2db      	uxtb	r3, r3
 8000894:	4618      	mov	r0, r3
 8000896:	f7ff ffa7 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2>>8);
 800089a:	883b      	ldrh	r3, [r7, #0]
 800089c:	0a1b      	lsrs	r3, r3, #8
 800089e:	b29b      	uxth	r3, r3
 80008a0:	b2db      	uxtb	r3, r3
 80008a2:	4618      	mov	r0, r3
 80008a4:	f7ff ffa0 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2);
 80008a8:	883b      	ldrh	r3, [r7, #0]
 80008aa:	b2db      	uxtb	r3, r3
 80008ac:	4618      	mov	r0, r3
 80008ae:	f7ff ff9b 	bl	80007e8 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2C);
 80008b2:	202c      	movs	r0, #44	@ 0x2c
 80008b4:	f7ff ff78 	bl	80007a8 <ILI9341_Write_Command>
}
 80008b8:	bf00      	nop
 80008ba:	370c      	adds	r7, #12
 80008bc:	46bd      	mov	sp, r7
 80008be:	bd90      	pop	{r4, r7, pc}

080008c0 <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
 80008c4:	2200      	movs	r2, #0
 80008c6:	2102      	movs	r1, #2
 80008c8:	480a      	ldr	r0, [pc, #40]	@ (80008f4 <ILI9341_Reset+0x34>)
 80008ca:	f001 fff3 	bl	80028b4 <HAL_GPIO_WritePin>
HAL_Delay(200);
 80008ce:	20c8      	movs	r0, #200	@ 0xc8
 80008d0:	f001 f9be 	bl	8001c50 <HAL_Delay>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80008d4:	2200      	movs	r2, #0
 80008d6:	2101      	movs	r1, #1
 80008d8:	4807      	ldr	r0, [pc, #28]	@ (80008f8 <ILI9341_Reset+0x38>)
 80008da:	f001 ffeb 	bl	80028b4 <HAL_GPIO_WritePin>
HAL_Delay(200);
 80008de:	20c8      	movs	r0, #200	@ 0xc8
 80008e0:	f001 f9b6 	bl	8001c50 <HAL_Delay>
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);	
 80008e4:	2201      	movs	r2, #1
 80008e6:	2102      	movs	r1, #2
 80008e8:	4802      	ldr	r0, [pc, #8]	@ (80008f4 <ILI9341_Reset+0x34>)
 80008ea:	f001 ffe3 	bl	80028b4 <HAL_GPIO_WritePin>
}
 80008ee:	bf00      	nop
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	40020c00 	.word	0x40020c00
 80008f8:	40021800 	.word	0x40021800

080008fc <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) 
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b084      	sub	sp, #16
 8000900:	af00      	add	r7, sp, #0
 8000902:	4603      	mov	r3, r0
 8000904:	71fb      	strb	r3, [r7, #7]
	
uint8_t screen_rotation = Rotation;
 8000906:	79fb      	ldrb	r3, [r7, #7]
 8000908:	73fb      	strb	r3, [r7, #15]

ILI9341_Write_Command(0x36);
 800090a:	2036      	movs	r0, #54	@ 0x36
 800090c:	f7ff ff4c 	bl	80007a8 <ILI9341_Write_Command>
HAL_Delay(1);
 8000910:	2001      	movs	r0, #1
 8000912:	f001 f99d 	bl	8001c50 <HAL_Delay>
	
switch(screen_rotation) 
 8000916:	7bfb      	ldrb	r3, [r7, #15]
 8000918:	2b03      	cmp	r3, #3
 800091a:	d837      	bhi.n	800098c <ILI9341_Set_Rotation+0x90>
 800091c:	a201      	add	r2, pc, #4	@ (adr r2, 8000924 <ILI9341_Set_Rotation+0x28>)
 800091e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000922:	bf00      	nop
 8000924:	08000935 	.word	0x08000935
 8000928:	0800094b 	.word	0x0800094b
 800092c:	08000961 	.word	0x08000961
 8000930:	08000977 	.word	0x08000977
	{
		case SCREEN_VERTICAL_1:
			ILI9341_Write_Data(0x40|0x08);
 8000934:	2048      	movs	r0, #72	@ 0x48
 8000936:	f7ff ff57 	bl	80007e8 <ILI9341_Write_Data>
			LCD_WIDTH = 240;
 800093a:	4b17      	ldr	r3, [pc, #92]	@ (8000998 <ILI9341_Set_Rotation+0x9c>)
 800093c:	22f0      	movs	r2, #240	@ 0xf0
 800093e:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8000940:	4b16      	ldr	r3, [pc, #88]	@ (800099c <ILI9341_Set_Rotation+0xa0>)
 8000942:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000946:	801a      	strh	r2, [r3, #0]
			break;
 8000948:	e021      	b.n	800098e <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_1:
			ILI9341_Write_Data(0x20|0x08);
 800094a:	2028      	movs	r0, #40	@ 0x28
 800094c:	f7ff ff4c 	bl	80007e8 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8000950:	4b11      	ldr	r3, [pc, #68]	@ (8000998 <ILI9341_Set_Rotation+0x9c>)
 8000952:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000956:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8000958:	4b10      	ldr	r3, [pc, #64]	@ (800099c <ILI9341_Set_Rotation+0xa0>)
 800095a:	22f0      	movs	r2, #240	@ 0xf0
 800095c:	801a      	strh	r2, [r3, #0]
			break;
 800095e:	e016      	b.n	800098e <ILI9341_Set_Rotation+0x92>
		case SCREEN_VERTICAL_2:
			ILI9341_Write_Data(0x80|0x08);
 8000960:	2088      	movs	r0, #136	@ 0x88
 8000962:	f7ff ff41 	bl	80007e8 <ILI9341_Write_Data>
			LCD_WIDTH  = 240;
 8000966:	4b0c      	ldr	r3, [pc, #48]	@ (8000998 <ILI9341_Set_Rotation+0x9c>)
 8000968:	22f0      	movs	r2, #240	@ 0xf0
 800096a:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 800096c:	4b0b      	ldr	r3, [pc, #44]	@ (800099c <ILI9341_Set_Rotation+0xa0>)
 800096e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000972:	801a      	strh	r2, [r3, #0]
			break;
 8000974:	e00b      	b.n	800098e <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_2:
			ILI9341_Write_Data(0x40|0x80|0x20|0x08);
 8000976:	20e8      	movs	r0, #232	@ 0xe8
 8000978:	f7ff ff36 	bl	80007e8 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 800097c:	4b06      	ldr	r3, [pc, #24]	@ (8000998 <ILI9341_Set_Rotation+0x9c>)
 800097e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000982:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8000984:	4b05      	ldr	r3, [pc, #20]	@ (800099c <ILI9341_Set_Rotation+0xa0>)
 8000986:	22f0      	movs	r2, #240	@ 0xf0
 8000988:	801a      	strh	r2, [r3, #0]
			break;
 800098a:	e000      	b.n	800098e <ILI9341_Set_Rotation+0x92>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 800098c:	bf00      	nop
	}
}
 800098e:	bf00      	nop
 8000990:	3710      	adds	r7, #16
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}
 8000996:	bf00      	nop
 8000998:	20000002 	.word	0x20000002
 800099c:	20000000 	.word	0x20000000

080009a0 <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 80009a4:	2201      	movs	r2, #1
 80009a6:	2102      	movs	r1, #2
 80009a8:	4802      	ldr	r0, [pc, #8]	@ (80009b4 <ILI9341_Enable+0x14>)
 80009aa:	f001 ff83 	bl	80028b4 <HAL_GPIO_WritePin>
}
 80009ae:	bf00      	nop
 80009b0:	bd80      	pop	{r7, pc}
 80009b2:	bf00      	nop
 80009b4:	40020c00 	.word	0x40020c00

080009b8 <ILI9341_Init>:

/*Initialize LCD display*/
void ILI9341_Init(void)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	af00      	add	r7, sp, #0

ILI9341_Enable();
 80009bc:	f7ff fff0 	bl	80009a0 <ILI9341_Enable>
ILI9341_SPI_Init();
 80009c0:	f7ff fed4 	bl	800076c <ILI9341_SPI_Init>
ILI9341_Reset();
 80009c4:	f7ff ff7c 	bl	80008c0 <ILI9341_Reset>

//SOFTWARE RESET
ILI9341_Write_Command(0x01);
 80009c8:	2001      	movs	r0, #1
 80009ca:	f7ff feed 	bl	80007a8 <ILI9341_Write_Command>
HAL_Delay(1000);
 80009ce:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80009d2:	f001 f93d 	bl	8001c50 <HAL_Delay>
	
//POWER CONTROL A
ILI9341_Write_Command(0xCB);
 80009d6:	20cb      	movs	r0, #203	@ 0xcb
 80009d8:	f7ff fee6 	bl	80007a8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x39);
 80009dc:	2039      	movs	r0, #57	@ 0x39
 80009de:	f7ff ff03 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2C);
 80009e2:	202c      	movs	r0, #44	@ 0x2c
 80009e4:	f7ff ff00 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 80009e8:	2000      	movs	r0, #0
 80009ea:	f7ff fefd 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x34);
 80009ee:	2034      	movs	r0, #52	@ 0x34
 80009f0:	f7ff fefa 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x02);
 80009f4:	2002      	movs	r0, #2
 80009f6:	f7ff fef7 	bl	80007e8 <ILI9341_Write_Data>

//POWER CONTROL B
ILI9341_Write_Command(0xCF);
 80009fa:	20cf      	movs	r0, #207	@ 0xcf
 80009fc:	f7ff fed4 	bl	80007a8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000a00:	2000      	movs	r0, #0
 8000a02:	f7ff fef1 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8000a06:	20c1      	movs	r0, #193	@ 0xc1
 8000a08:	f7ff feee 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x30);
 8000a0c:	2030      	movs	r0, #48	@ 0x30
 8000a0e:	f7ff feeb 	bl	80007e8 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL A
ILI9341_Write_Command(0xE8);
 8000a12:	20e8      	movs	r0, #232	@ 0xe8
 8000a14:	f7ff fec8 	bl	80007a8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x85);
 8000a18:	2085      	movs	r0, #133	@ 0x85
 8000a1a:	f7ff fee5 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8000a1e:	2000      	movs	r0, #0
 8000a20:	f7ff fee2 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x78);
 8000a24:	2078      	movs	r0, #120	@ 0x78
 8000a26:	f7ff fedf 	bl	80007e8 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL B
ILI9341_Write_Command(0xEA);
 8000a2a:	20ea      	movs	r0, #234	@ 0xea
 8000a2c:	f7ff febc 	bl	80007a8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000a30:	2000      	movs	r0, #0
 8000a32:	f7ff fed9 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8000a36:	2000      	movs	r0, #0
 8000a38:	f7ff fed6 	bl	80007e8 <ILI9341_Write_Data>

//POWER ON SEQUENCE CONTROL
ILI9341_Write_Command(0xED);
 8000a3c:	20ed      	movs	r0, #237	@ 0xed
 8000a3e:	f7ff feb3 	bl	80007a8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x64);
 8000a42:	2064      	movs	r0, #100	@ 0x64
 8000a44:	f7ff fed0 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8000a48:	2003      	movs	r0, #3
 8000a4a:	f7ff fecd 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x12);
 8000a4e:	2012      	movs	r0, #18
 8000a50:	f7ff feca 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x81);
 8000a54:	2081      	movs	r0, #129	@ 0x81
 8000a56:	f7ff fec7 	bl	80007e8 <ILI9341_Write_Data>

//PUMP RATIO CONTROL
ILI9341_Write_Command(0xF7);
 8000a5a:	20f7      	movs	r0, #247	@ 0xf7
 8000a5c:	f7ff fea4 	bl	80007a8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x20);
 8000a60:	2020      	movs	r0, #32
 8000a62:	f7ff fec1 	bl	80007e8 <ILI9341_Write_Data>

//POWER CONTROL,VRH[5:0]
ILI9341_Write_Command(0xC0);
 8000a66:	20c0      	movs	r0, #192	@ 0xc0
 8000a68:	f7ff fe9e 	bl	80007a8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x23);
 8000a6c:	2023      	movs	r0, #35	@ 0x23
 8000a6e:	f7ff febb 	bl	80007e8 <ILI9341_Write_Data>

//POWER CONTROL,SAP[2:0];BT[3:0]
ILI9341_Write_Command(0xC1);
 8000a72:	20c1      	movs	r0, #193	@ 0xc1
 8000a74:	f7ff fe98 	bl	80007a8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x10);
 8000a78:	2010      	movs	r0, #16
 8000a7a:	f7ff feb5 	bl	80007e8 <ILI9341_Write_Data>

//VCM CONTROL
ILI9341_Write_Command(0xC5);
 8000a7e:	20c5      	movs	r0, #197	@ 0xc5
 8000a80:	f7ff fe92 	bl	80007a8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x3E);
 8000a84:	203e      	movs	r0, #62	@ 0x3e
 8000a86:	f7ff feaf 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x28);
 8000a8a:	2028      	movs	r0, #40	@ 0x28
 8000a8c:	f7ff feac 	bl	80007e8 <ILI9341_Write_Data>

//VCM CONTROL 2
ILI9341_Write_Command(0xC7);
 8000a90:	20c7      	movs	r0, #199	@ 0xc7
 8000a92:	f7ff fe89 	bl	80007a8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x86);
 8000a96:	2086      	movs	r0, #134	@ 0x86
 8000a98:	f7ff fea6 	bl	80007e8 <ILI9341_Write_Data>

//MEMORY ACCESS CONTROL
ILI9341_Write_Command(0x36);
 8000a9c:	2036      	movs	r0, #54	@ 0x36
 8000a9e:	f7ff fe83 	bl	80007a8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x48);
 8000aa2:	2048      	movs	r0, #72	@ 0x48
 8000aa4:	f7ff fea0 	bl	80007e8 <ILI9341_Write_Data>

//PIXEL FORMAT
ILI9341_Write_Command(0x3A);
 8000aa8:	203a      	movs	r0, #58	@ 0x3a
 8000aaa:	f7ff fe7d 	bl	80007a8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x55);
 8000aae:	2055      	movs	r0, #85	@ 0x55
 8000ab0:	f7ff fe9a 	bl	80007e8 <ILI9341_Write_Data>

//FRAME RATIO CONTROL, STANDARD RGB COLOR
ILI9341_Write_Command(0xB1);
 8000ab4:	20b1      	movs	r0, #177	@ 0xb1
 8000ab6:	f7ff fe77 	bl	80007a8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000aba:	2000      	movs	r0, #0
 8000abc:	f7ff fe94 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x18);
 8000ac0:	2018      	movs	r0, #24
 8000ac2:	f7ff fe91 	bl	80007e8 <ILI9341_Write_Data>

//DISPLAY FUNCTION CONTROL
ILI9341_Write_Command(0xB6);
 8000ac6:	20b6      	movs	r0, #182	@ 0xb6
 8000ac8:	f7ff fe6e 	bl	80007a8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x08);
 8000acc:	2008      	movs	r0, #8
 8000ace:	f7ff fe8b 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x82);
 8000ad2:	2082      	movs	r0, #130	@ 0x82
 8000ad4:	f7ff fe88 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x27);
 8000ad8:	2027      	movs	r0, #39	@ 0x27
 8000ada:	f7ff fe85 	bl	80007e8 <ILI9341_Write_Data>

//3GAMMA FUNCTION DISABLE
ILI9341_Write_Command(0xF2);
 8000ade:	20f2      	movs	r0, #242	@ 0xf2
 8000ae0:	f7ff fe62 	bl	80007a8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000ae4:	2000      	movs	r0, #0
 8000ae6:	f7ff fe7f 	bl	80007e8 <ILI9341_Write_Data>

//GAMMA CURVE SELECTED
ILI9341_Write_Command(0x26);
 8000aea:	2026      	movs	r0, #38	@ 0x26
 8000aec:	f7ff fe5c 	bl	80007a8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x01);
 8000af0:	2001      	movs	r0, #1
 8000af2:	f7ff fe79 	bl	80007e8 <ILI9341_Write_Data>

//POSITIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE0);
 8000af6:	20e0      	movs	r0, #224	@ 0xe0
 8000af8:	f7ff fe56 	bl	80007a8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x0F);
 8000afc:	200f      	movs	r0, #15
 8000afe:	f7ff fe73 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8000b02:	2031      	movs	r0, #49	@ 0x31
 8000b04:	f7ff fe70 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2B);
 8000b08:	202b      	movs	r0, #43	@ 0x2b
 8000b0a:	f7ff fe6d 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8000b0e:	200c      	movs	r0, #12
 8000b10:	f7ff fe6a 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8000b14:	200e      	movs	r0, #14
 8000b16:	f7ff fe67 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8000b1a:	2008      	movs	r0, #8
 8000b1c:	f7ff fe64 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x4E);
 8000b20:	204e      	movs	r0, #78	@ 0x4e
 8000b22:	f7ff fe61 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0xF1);
 8000b26:	20f1      	movs	r0, #241	@ 0xf1
 8000b28:	f7ff fe5e 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x37);
 8000b2c:	2037      	movs	r0, #55	@ 0x37
 8000b2e:	f7ff fe5b 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8000b32:	2007      	movs	r0, #7
 8000b34:	f7ff fe58 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x10);
 8000b38:	2010      	movs	r0, #16
 8000b3a:	f7ff fe55 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8000b3e:	2003      	movs	r0, #3
 8000b40:	f7ff fe52 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8000b44:	200e      	movs	r0, #14
 8000b46:	f7ff fe4f 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x09);
 8000b4a:	2009      	movs	r0, #9
 8000b4c:	f7ff fe4c 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8000b50:	2000      	movs	r0, #0
 8000b52:	f7ff fe49 	bl	80007e8 <ILI9341_Write_Data>

//NEGATIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE1);
 8000b56:	20e1      	movs	r0, #225	@ 0xe1
 8000b58:	f7ff fe26 	bl	80007a8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000b5c:	2000      	movs	r0, #0
 8000b5e:	f7ff fe43 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8000b62:	200e      	movs	r0, #14
 8000b64:	f7ff fe40 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x14);
 8000b68:	2014      	movs	r0, #20
 8000b6a:	f7ff fe3d 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8000b6e:	2003      	movs	r0, #3
 8000b70:	f7ff fe3a 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x11);
 8000b74:	2011      	movs	r0, #17
 8000b76:	f7ff fe37 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8000b7a:	2007      	movs	r0, #7
 8000b7c:	f7ff fe34 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8000b80:	2031      	movs	r0, #49	@ 0x31
 8000b82:	f7ff fe31 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8000b86:	20c1      	movs	r0, #193	@ 0xc1
 8000b88:	f7ff fe2e 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x48);
 8000b8c:	2048      	movs	r0, #72	@ 0x48
 8000b8e:	f7ff fe2b 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8000b92:	2008      	movs	r0, #8
 8000b94:	f7ff fe28 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8000b98:	200f      	movs	r0, #15
 8000b9a:	f7ff fe25 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8000b9e:	200c      	movs	r0, #12
 8000ba0:	f7ff fe22 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8000ba4:	2031      	movs	r0, #49	@ 0x31
 8000ba6:	f7ff fe1f 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x36);
 8000baa:	2036      	movs	r0, #54	@ 0x36
 8000bac:	f7ff fe1c 	bl	80007e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8000bb0:	200f      	movs	r0, #15
 8000bb2:	f7ff fe19 	bl	80007e8 <ILI9341_Write_Data>

//EXIT SLEEP
ILI9341_Write_Command(0x11);
 8000bb6:	2011      	movs	r0, #17
 8000bb8:	f7ff fdf6 	bl	80007a8 <ILI9341_Write_Command>
HAL_Delay(120);
 8000bbc:	2078      	movs	r0, #120	@ 0x78
 8000bbe:	f001 f847 	bl	8001c50 <HAL_Delay>

//TURN ON DISPLAY
ILI9341_Write_Command(0x29);
 8000bc2:	2029      	movs	r0, #41	@ 0x29
 8000bc4:	f7ff fdf0 	bl	80007a8 <ILI9341_Write_Command>

//STARTING ROTATION
ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8000bc8:	2000      	movs	r0, #0
 8000bca:	f7ff fe97 	bl	80008fc <ILI9341_Set_Rotation>
}
 8000bce:	bf00      	nop
 8000bd0:	bd80      	pop	{r7, pc}
	...

08000bd4 <ILI9341_Draw_Colour_Burst>:
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size)
{
 8000bd4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000bd8:	b08d      	sub	sp, #52	@ 0x34
 8000bda:	af00      	add	r7, sp, #0
 8000bdc:	4603      	mov	r3, r0
 8000bde:	6039      	str	r1, [r7, #0]
 8000be0:	80fb      	strh	r3, [r7, #6]
 8000be2:	466b      	mov	r3, sp
 8000be4:	461e      	mov	r6, r3
//SENDS COLOUR
uint32_t Buffer_Size = 0;
 8000be6:	2300      	movs	r3, #0
 8000be8:	62fb      	str	r3, [r7, #44]	@ 0x2c
if((Size*2) < BURST_MAX_SIZE)
 8000bea:	683b      	ldr	r3, [r7, #0]
 8000bec:	005b      	lsls	r3, r3, #1
 8000bee:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000bf2:	d202      	bcs.n	8000bfa <ILI9341_Draw_Colour_Burst+0x26>
{
	Buffer_Size = Size;
 8000bf4:	683b      	ldr	r3, [r7, #0]
 8000bf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000bf8:	e002      	b.n	8000c00 <ILI9341_Draw_Colour_Burst+0x2c>
}
else
{
	Buffer_Size = BURST_MAX_SIZE;
 8000bfa:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000bfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
}
	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8000c00:	2201      	movs	r2, #1
 8000c02:	2101      	movs	r1, #1
 8000c04:	483e      	ldr	r0, [pc, #248]	@ (8000d00 <ILI9341_Draw_Colour_Burst+0x12c>)
 8000c06:	f001 fe55 	bl	80028b4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	2101      	movs	r1, #1
 8000c0e:	483d      	ldr	r0, [pc, #244]	@ (8000d04 <ILI9341_Draw_Colour_Burst+0x130>)
 8000c10:	f001 fe50 	bl	80028b4 <HAL_GPIO_WritePin>

unsigned char chifted = 	Colour>>8;;
 8000c14:	88fb      	ldrh	r3, [r7, #6]
 8000c16:	0a1b      	lsrs	r3, r3, #8
 8000c18:	b29b      	uxth	r3, r3
 8000c1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
unsigned char burst_buffer[Buffer_Size];
 8000c1e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000c20:	460b      	mov	r3, r1
 8000c22:	3b01      	subs	r3, #1
 8000c24:	61fb      	str	r3, [r7, #28]
 8000c26:	2300      	movs	r3, #0
 8000c28:	4688      	mov	r8, r1
 8000c2a:	4699      	mov	r9, r3
 8000c2c:	f04f 0200 	mov.w	r2, #0
 8000c30:	f04f 0300 	mov.w	r3, #0
 8000c34:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000c38:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000c3c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000c40:	2300      	movs	r3, #0
 8000c42:	460c      	mov	r4, r1
 8000c44:	461d      	mov	r5, r3
 8000c46:	f04f 0200 	mov.w	r2, #0
 8000c4a:	f04f 0300 	mov.w	r3, #0
 8000c4e:	00eb      	lsls	r3, r5, #3
 8000c50:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000c54:	00e2      	lsls	r2, r4, #3
 8000c56:	1dcb      	adds	r3, r1, #7
 8000c58:	08db      	lsrs	r3, r3, #3
 8000c5a:	00db      	lsls	r3, r3, #3
 8000c5c:	ebad 0d03 	sub.w	sp, sp, r3
 8000c60:	466b      	mov	r3, sp
 8000c62:	3300      	adds	r3, #0
 8000c64:	61bb      	str	r3, [r7, #24]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8000c66:	2300      	movs	r3, #0
 8000c68:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000c6a:	e00e      	b.n	8000c8a <ILI9341_Draw_Colour_Burst+0xb6>
	{
		burst_buffer[j] = 	chifted;
 8000c6c:	69ba      	ldr	r2, [r7, #24]
 8000c6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c70:	4413      	add	r3, r2
 8000c72:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8000c76:	701a      	strb	r2, [r3, #0]
		burst_buffer[j+1] = Colour;
 8000c78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c7a:	3301      	adds	r3, #1
 8000c7c:	88fa      	ldrh	r2, [r7, #6]
 8000c7e:	b2d1      	uxtb	r1, r2
 8000c80:	69ba      	ldr	r2, [r7, #24]
 8000c82:	54d1      	strb	r1, [r2, r3]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8000c84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c86:	3302      	adds	r3, #2
 8000c88:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000c8a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000c8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c8e:	429a      	cmp	r2, r3
 8000c90:	d3ec      	bcc.n	8000c6c <ILI9341_Draw_Colour_Burst+0x98>
	}

uint32_t Sending_Size = Size*2;
 8000c92:	683b      	ldr	r3, [r7, #0]
 8000c94:	005b      	lsls	r3, r3, #1
 8000c96:	617b      	str	r3, [r7, #20]
uint32_t Sending_in_Block = Sending_Size/Buffer_Size;
 8000c98:	697a      	ldr	r2, [r7, #20]
 8000c9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ca0:	613b      	str	r3, [r7, #16]
uint32_t Remainder_from_block = Sending_Size%Buffer_Size;
 8000ca2:	697b      	ldr	r3, [r7, #20]
 8000ca4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000ca6:	fbb3 f2f2 	udiv	r2, r3, r2
 8000caa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000cac:	fb01 f202 	mul.w	r2, r1, r2
 8000cb0:	1a9b      	subs	r3, r3, r2
 8000cb2:	60fb      	str	r3, [r7, #12]

if(Sending_in_Block != 0)
 8000cb4:	693b      	ldr	r3, [r7, #16]
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d010      	beq.n	8000cdc <ILI9341_Draw_Colour_Burst+0x108>
{
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8000cba:	2300      	movs	r3, #0
 8000cbc:	627b      	str	r3, [r7, #36]	@ 0x24
 8000cbe:	e009      	b.n	8000cd4 <ILI9341_Draw_Colour_Burst+0x100>
		{
		HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Buffer_Size, 10);	
 8000cc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000cc2:	b29a      	uxth	r2, r3
 8000cc4:	230a      	movs	r3, #10
 8000cc6:	69b9      	ldr	r1, [r7, #24]
 8000cc8:	480f      	ldr	r0, [pc, #60]	@ (8000d08 <ILI9341_Draw_Colour_Burst+0x134>)
 8000cca:	f002 fc56 	bl	800357a <HAL_SPI_Transmit>
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8000cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cd0:	3301      	adds	r3, #1
 8000cd2:	627b      	str	r3, [r7, #36]	@ 0x24
 8000cd4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000cd6:	693b      	ldr	r3, [r7, #16]
 8000cd8:	429a      	cmp	r2, r3
 8000cda:	d3f1      	bcc.n	8000cc0 <ILI9341_Draw_Colour_Burst+0xec>
		}
}

//REMAINDER!
HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Remainder_from_block, 10);	
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	b29a      	uxth	r2, r3
 8000ce0:	230a      	movs	r3, #10
 8000ce2:	69b9      	ldr	r1, [r7, #24]
 8000ce4:	4808      	ldr	r0, [pc, #32]	@ (8000d08 <ILI9341_Draw_Colour_Burst+0x134>)
 8000ce6:	f002 fc48 	bl	800357a <HAL_SPI_Transmit>
	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000cea:	2201      	movs	r2, #1
 8000cec:	2101      	movs	r1, #1
 8000cee:	4805      	ldr	r0, [pc, #20]	@ (8000d04 <ILI9341_Draw_Colour_Burst+0x130>)
 8000cf0:	f001 fde0 	bl	80028b4 <HAL_GPIO_WritePin>
 8000cf4:	46b5      	mov	sp, r6
}
 8000cf6:	bf00      	nop
 8000cf8:	3734      	adds	r7, #52	@ 0x34
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000d00:	40020c00 	.word	0x40020c00
 8000d04:	40021800 	.word	0x40021800
 8000d08:	20000258 	.word	0x20000258

08000d0c <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b082      	sub	sp, #8
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	4603      	mov	r3, r0
 8000d14:	80fb      	strh	r3, [r7, #6]
ILI9341_Set_Address(0,0,LCD_WIDTH,LCD_HEIGHT);	
 8000d16:	4b0e      	ldr	r3, [pc, #56]	@ (8000d50 <ILI9341_Fill_Screen+0x44>)
 8000d18:	881b      	ldrh	r3, [r3, #0]
 8000d1a:	b29a      	uxth	r2, r3
 8000d1c:	4b0d      	ldr	r3, [pc, #52]	@ (8000d54 <ILI9341_Fill_Screen+0x48>)
 8000d1e:	881b      	ldrh	r3, [r3, #0]
 8000d20:	b29b      	uxth	r3, r3
 8000d22:	2100      	movs	r1, #0
 8000d24:	2000      	movs	r0, #0
 8000d26:	f7ff fd7f 	bl	8000828 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH*LCD_HEIGHT);	
 8000d2a:	4b09      	ldr	r3, [pc, #36]	@ (8000d50 <ILI9341_Fill_Screen+0x44>)
 8000d2c:	881b      	ldrh	r3, [r3, #0]
 8000d2e:	b29b      	uxth	r3, r3
 8000d30:	461a      	mov	r2, r3
 8000d32:	4b08      	ldr	r3, [pc, #32]	@ (8000d54 <ILI9341_Fill_Screen+0x48>)
 8000d34:	881b      	ldrh	r3, [r3, #0]
 8000d36:	b29b      	uxth	r3, r3
 8000d38:	fb02 f303 	mul.w	r3, r2, r3
 8000d3c:	461a      	mov	r2, r3
 8000d3e:	88fb      	ldrh	r3, [r7, #6]
 8000d40:	4611      	mov	r1, r2
 8000d42:	4618      	mov	r0, r3
 8000d44:	f7ff ff46 	bl	8000bd4 <ILI9341_Draw_Colour_Burst>
}
 8000d48:	bf00      	nop
 8000d4a:	3708      	adds	r7, #8
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bd80      	pop	{r7, pc}
 8000d50:	20000002 	.word	0x20000002
 8000d54:	20000000 	.word	0x20000000

08000d58 <ILI9341_Draw_Pixel>:
//Location is dependant on screen orientation. x0 and y0 locations change with orientations.
//Using pixels to draw big simple structures is not recommended as it is really slow
//Try using either rectangles or lines if possible
//
void ILI9341_Draw_Pixel(uint16_t X,uint16_t Y,uint16_t Colour) 
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b086      	sub	sp, #24
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	4603      	mov	r3, r0
 8000d60:	80fb      	strh	r3, [r7, #6]
 8000d62:	460b      	mov	r3, r1
 8000d64:	80bb      	strh	r3, [r7, #4]
 8000d66:	4613      	mov	r3, r2
 8000d68:	807b      	strh	r3, [r7, #2]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8000d6a:	4b5b      	ldr	r3, [pc, #364]	@ (8000ed8 <ILI9341_Draw_Pixel+0x180>)
 8000d6c:	881b      	ldrh	r3, [r3, #0]
 8000d6e:	b29b      	uxth	r3, r3
 8000d70:	88fa      	ldrh	r2, [r7, #6]
 8000d72:	429a      	cmp	r2, r3
 8000d74:	f080 80ac 	bcs.w	8000ed0 <ILI9341_Draw_Pixel+0x178>
 8000d78:	4b58      	ldr	r3, [pc, #352]	@ (8000edc <ILI9341_Draw_Pixel+0x184>)
 8000d7a:	881b      	ldrh	r3, [r3, #0]
 8000d7c:	b29b      	uxth	r3, r3
 8000d7e:	88ba      	ldrh	r2, [r7, #4]
 8000d80:	429a      	cmp	r2, r3
 8000d82:	f080 80a5 	bcs.w	8000ed0 <ILI9341_Draw_Pixel+0x178>
	
//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8000d86:	2200      	movs	r2, #0
 8000d88:	2101      	movs	r1, #1
 8000d8a:	4855      	ldr	r0, [pc, #340]	@ (8000ee0 <ILI9341_Draw_Pixel+0x188>)
 8000d8c:	f001 fd92 	bl	80028b4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000d90:	2200      	movs	r2, #0
 8000d92:	2101      	movs	r1, #1
 8000d94:	4853      	ldr	r0, [pc, #332]	@ (8000ee4 <ILI9341_Draw_Pixel+0x18c>)
 8000d96:	f001 fd8d 	bl	80028b4 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2A);
 8000d9a:	202a      	movs	r0, #42	@ 0x2a
 8000d9c:	f7ff fcf2 	bl	8000784 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8000da0:	2201      	movs	r2, #1
 8000da2:	2101      	movs	r1, #1
 8000da4:	484e      	ldr	r0, [pc, #312]	@ (8000ee0 <ILI9341_Draw_Pixel+0x188>)
 8000da6:	f001 fd85 	bl	80028b4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 8000daa:	2201      	movs	r2, #1
 8000dac:	2101      	movs	r1, #1
 8000dae:	484d      	ldr	r0, [pc, #308]	@ (8000ee4 <ILI9341_Draw_Pixel+0x18c>)
 8000db0:	f001 fd80 	bl	80028b4 <HAL_GPIO_WritePin>

//XDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8000db4:	2200      	movs	r2, #0
 8000db6:	2101      	movs	r1, #1
 8000db8:	484a      	ldr	r0, [pc, #296]	@ (8000ee4 <ILI9341_Draw_Pixel+0x18c>)
 8000dba:	f001 fd7b 	bl	80028b4 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer[4] = {X>>8,X, (X+1)>>8, (X+1)};
 8000dbe:	88fb      	ldrh	r3, [r7, #6]
 8000dc0:	0a1b      	lsrs	r3, r3, #8
 8000dc2:	b29b      	uxth	r3, r3
 8000dc4:	b2db      	uxtb	r3, r3
 8000dc6:	753b      	strb	r3, [r7, #20]
 8000dc8:	88fb      	ldrh	r3, [r7, #6]
 8000dca:	b2db      	uxtb	r3, r3
 8000dcc:	757b      	strb	r3, [r7, #21]
 8000dce:	88fb      	ldrh	r3, [r7, #6]
 8000dd0:	3301      	adds	r3, #1
 8000dd2:	121b      	asrs	r3, r3, #8
 8000dd4:	b2db      	uxtb	r3, r3
 8000dd6:	75bb      	strb	r3, [r7, #22]
 8000dd8:	88fb      	ldrh	r3, [r7, #6]
 8000dda:	b2db      	uxtb	r3, r3
 8000ddc:	3301      	adds	r3, #1
 8000dde:	b2db      	uxtb	r3, r3
 8000de0:	75fb      	strb	r3, [r7, #23]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1);
 8000de2:	f107 0114 	add.w	r1, r7, #20
 8000de6:	2301      	movs	r3, #1
 8000de8:	2204      	movs	r2, #4
 8000dea:	483f      	ldr	r0, [pc, #252]	@ (8000ee8 <ILI9341_Draw_Pixel+0x190>)
 8000dec:	f002 fbc5 	bl	800357a <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000df0:	2201      	movs	r2, #1
 8000df2:	2101      	movs	r1, #1
 8000df4:	483b      	ldr	r0, [pc, #236]	@ (8000ee4 <ILI9341_Draw_Pixel+0x18c>)
 8000df6:	f001 fd5d 	bl	80028b4 <HAL_GPIO_WritePin>

//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	2101      	movs	r1, #1
 8000dfe:	4838      	ldr	r0, [pc, #224]	@ (8000ee0 <ILI9341_Draw_Pixel+0x188>)
 8000e00:	f001 fd58 	bl	80028b4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8000e04:	2200      	movs	r2, #0
 8000e06:	2101      	movs	r1, #1
 8000e08:	4836      	ldr	r0, [pc, #216]	@ (8000ee4 <ILI9341_Draw_Pixel+0x18c>)
 8000e0a:	f001 fd53 	bl	80028b4 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2B);
 8000e0e:	202b      	movs	r0, #43	@ 0x2b
 8000e10:	f7ff fcb8 	bl	8000784 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 8000e14:	2201      	movs	r2, #1
 8000e16:	2101      	movs	r1, #1
 8000e18:	4831      	ldr	r0, [pc, #196]	@ (8000ee0 <ILI9341_Draw_Pixel+0x188>)
 8000e1a:	f001 fd4b 	bl	80028b4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8000e1e:	2201      	movs	r2, #1
 8000e20:	2101      	movs	r1, #1
 8000e22:	4830      	ldr	r0, [pc, #192]	@ (8000ee4 <ILI9341_Draw_Pixel+0x18c>)
 8000e24:	f001 fd46 	bl	80028b4 <HAL_GPIO_WritePin>

//YDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000e28:	2200      	movs	r2, #0
 8000e2a:	2101      	movs	r1, #1
 8000e2c:	482d      	ldr	r0, [pc, #180]	@ (8000ee4 <ILI9341_Draw_Pixel+0x18c>)
 8000e2e:	f001 fd41 	bl	80028b4 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer1[4] = {Y>>8,Y, (Y+1)>>8, (Y+1)};
 8000e32:	88bb      	ldrh	r3, [r7, #4]
 8000e34:	0a1b      	lsrs	r3, r3, #8
 8000e36:	b29b      	uxth	r3, r3
 8000e38:	b2db      	uxtb	r3, r3
 8000e3a:	743b      	strb	r3, [r7, #16]
 8000e3c:	88bb      	ldrh	r3, [r7, #4]
 8000e3e:	b2db      	uxtb	r3, r3
 8000e40:	747b      	strb	r3, [r7, #17]
 8000e42:	88bb      	ldrh	r3, [r7, #4]
 8000e44:	3301      	adds	r3, #1
 8000e46:	121b      	asrs	r3, r3, #8
 8000e48:	b2db      	uxtb	r3, r3
 8000e4a:	74bb      	strb	r3, [r7, #18]
 8000e4c:	88bb      	ldrh	r3, [r7, #4]
 8000e4e:	b2db      	uxtb	r3, r3
 8000e50:	3301      	adds	r3, #1
 8000e52:	b2db      	uxtb	r3, r3
 8000e54:	74fb      	strb	r3, [r7, #19]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1);
 8000e56:	f107 0110 	add.w	r1, r7, #16
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	2204      	movs	r2, #4
 8000e5e:	4822      	ldr	r0, [pc, #136]	@ (8000ee8 <ILI9341_Draw_Pixel+0x190>)
 8000e60:	f002 fb8b 	bl	800357a <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000e64:	2201      	movs	r2, #1
 8000e66:	2101      	movs	r1, #1
 8000e68:	481e      	ldr	r0, [pc, #120]	@ (8000ee4 <ILI9341_Draw_Pixel+0x18c>)
 8000e6a:	f001 fd23 	bl	80028b4 <HAL_GPIO_WritePin>

//ADDRESS	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8000e6e:	2200      	movs	r2, #0
 8000e70:	2101      	movs	r1, #1
 8000e72:	481b      	ldr	r0, [pc, #108]	@ (8000ee0 <ILI9341_Draw_Pixel+0x188>)
 8000e74:	f001 fd1e 	bl	80028b4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8000e78:	2200      	movs	r2, #0
 8000e7a:	2101      	movs	r1, #1
 8000e7c:	4819      	ldr	r0, [pc, #100]	@ (8000ee4 <ILI9341_Draw_Pixel+0x18c>)
 8000e7e:	f001 fd19 	bl	80028b4 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2C);
 8000e82:	202c      	movs	r0, #44	@ 0x2c
 8000e84:	f7ff fc7e 	bl	8000784 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 8000e88:	2201      	movs	r2, #1
 8000e8a:	2101      	movs	r1, #1
 8000e8c:	4814      	ldr	r0, [pc, #80]	@ (8000ee0 <ILI9341_Draw_Pixel+0x188>)
 8000e8e:	f001 fd11 	bl	80028b4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8000e92:	2201      	movs	r2, #1
 8000e94:	2101      	movs	r1, #1
 8000e96:	4813      	ldr	r0, [pc, #76]	@ (8000ee4 <ILI9341_Draw_Pixel+0x18c>)
 8000e98:	f001 fd0c 	bl	80028b4 <HAL_GPIO_WritePin>

//COLOUR	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	2101      	movs	r1, #1
 8000ea0:	4810      	ldr	r0, [pc, #64]	@ (8000ee4 <ILI9341_Draw_Pixel+0x18c>)
 8000ea2:	f001 fd07 	bl	80028b4 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer2[2] = {Colour>>8, Colour};
 8000ea6:	887b      	ldrh	r3, [r7, #2]
 8000ea8:	0a1b      	lsrs	r3, r3, #8
 8000eaa:	b29b      	uxth	r3, r3
 8000eac:	b2db      	uxtb	r3, r3
 8000eae:	733b      	strb	r3, [r7, #12]
 8000eb0:	887b      	ldrh	r3, [r7, #2]
 8000eb2:	b2db      	uxtb	r3, r3
 8000eb4:	737b      	strb	r3, [r7, #13]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1);
 8000eb6:	f107 010c 	add.w	r1, r7, #12
 8000eba:	2301      	movs	r3, #1
 8000ebc:	2202      	movs	r2, #2
 8000ebe:	480a      	ldr	r0, [pc, #40]	@ (8000ee8 <ILI9341_Draw_Pixel+0x190>)
 8000ec0:	f002 fb5b 	bl	800357a <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	2101      	movs	r1, #1
 8000ec8:	4806      	ldr	r0, [pc, #24]	@ (8000ee4 <ILI9341_Draw_Pixel+0x18c>)
 8000eca:	f001 fcf3 	bl	80028b4 <HAL_GPIO_WritePin>
 8000ece:	e000      	b.n	8000ed2 <ILI9341_Draw_Pixel+0x17a>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8000ed0:	bf00      	nop
	
}
 8000ed2:	3718      	adds	r7, #24
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	20000002 	.word	0x20000002
 8000edc:	20000000 	.word	0x20000000
 8000ee0:	40020c00 	.word	0x40020c00
 8000ee4:	40021800 	.word	0x40021800
 8000ee8:	20000258 	.word	0x20000258

08000eec <ILI9341_Draw_Rectangle>:
//Rectangle is hollow. X and Y positions mark the upper left corner of rectangle
//As with all other draw calls x0 and y0 locations dependant on screen orientation
//

void ILI9341_Draw_Rectangle(uint16_t X, uint16_t Y, uint16_t Width, uint16_t Height, uint16_t Colour)
{
 8000eec:	b590      	push	{r4, r7, lr}
 8000eee:	b083      	sub	sp, #12
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	4604      	mov	r4, r0
 8000ef4:	4608      	mov	r0, r1
 8000ef6:	4611      	mov	r1, r2
 8000ef8:	461a      	mov	r2, r3
 8000efa:	4623      	mov	r3, r4
 8000efc:	80fb      	strh	r3, [r7, #6]
 8000efe:	4603      	mov	r3, r0
 8000f00:	80bb      	strh	r3, [r7, #4]
 8000f02:	460b      	mov	r3, r1
 8000f04:	807b      	strh	r3, [r7, #2]
 8000f06:	4613      	mov	r3, r2
 8000f08:	803b      	strh	r3, [r7, #0]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8000f0a:	4b24      	ldr	r3, [pc, #144]	@ (8000f9c <ILI9341_Draw_Rectangle+0xb0>)
 8000f0c:	881b      	ldrh	r3, [r3, #0]
 8000f0e:	b29b      	uxth	r3, r3
 8000f10:	88fa      	ldrh	r2, [r7, #6]
 8000f12:	429a      	cmp	r2, r3
 8000f14:	d23d      	bcs.n	8000f92 <ILI9341_Draw_Rectangle+0xa6>
 8000f16:	4b22      	ldr	r3, [pc, #136]	@ (8000fa0 <ILI9341_Draw_Rectangle+0xb4>)
 8000f18:	881b      	ldrh	r3, [r3, #0]
 8000f1a:	b29b      	uxth	r3, r3
 8000f1c:	88ba      	ldrh	r2, [r7, #4]
 8000f1e:	429a      	cmp	r2, r3
 8000f20:	d237      	bcs.n	8000f92 <ILI9341_Draw_Rectangle+0xa6>
if((X+Width-1)>=LCD_WIDTH)
 8000f22:	88fa      	ldrh	r2, [r7, #6]
 8000f24:	887b      	ldrh	r3, [r7, #2]
 8000f26:	4413      	add	r3, r2
 8000f28:	4a1c      	ldr	r2, [pc, #112]	@ (8000f9c <ILI9341_Draw_Rectangle+0xb0>)
 8000f2a:	8812      	ldrh	r2, [r2, #0]
 8000f2c:	b292      	uxth	r2, r2
 8000f2e:	4293      	cmp	r3, r2
 8000f30:	dd05      	ble.n	8000f3e <ILI9341_Draw_Rectangle+0x52>
	{
		Width=LCD_WIDTH-X;
 8000f32:	4b1a      	ldr	r3, [pc, #104]	@ (8000f9c <ILI9341_Draw_Rectangle+0xb0>)
 8000f34:	881b      	ldrh	r3, [r3, #0]
 8000f36:	b29a      	uxth	r2, r3
 8000f38:	88fb      	ldrh	r3, [r7, #6]
 8000f3a:	1ad3      	subs	r3, r2, r3
 8000f3c:	807b      	strh	r3, [r7, #2]
	}
if((Y+Height-1)>=LCD_HEIGHT)
 8000f3e:	88ba      	ldrh	r2, [r7, #4]
 8000f40:	883b      	ldrh	r3, [r7, #0]
 8000f42:	4413      	add	r3, r2
 8000f44:	4a16      	ldr	r2, [pc, #88]	@ (8000fa0 <ILI9341_Draw_Rectangle+0xb4>)
 8000f46:	8812      	ldrh	r2, [r2, #0]
 8000f48:	b292      	uxth	r2, r2
 8000f4a:	4293      	cmp	r3, r2
 8000f4c:	dd05      	ble.n	8000f5a <ILI9341_Draw_Rectangle+0x6e>
	{
		Height=LCD_HEIGHT-Y;
 8000f4e:	4b14      	ldr	r3, [pc, #80]	@ (8000fa0 <ILI9341_Draw_Rectangle+0xb4>)
 8000f50:	881b      	ldrh	r3, [r3, #0]
 8000f52:	b29a      	uxth	r2, r3
 8000f54:	88bb      	ldrh	r3, [r7, #4]
 8000f56:	1ad3      	subs	r3, r2, r3
 8000f58:	803b      	strh	r3, [r7, #0]
	}
ILI9341_Set_Address(X, Y, X+Width-1, Y+Height-1);
 8000f5a:	88fa      	ldrh	r2, [r7, #6]
 8000f5c:	887b      	ldrh	r3, [r7, #2]
 8000f5e:	4413      	add	r3, r2
 8000f60:	b29b      	uxth	r3, r3
 8000f62:	3b01      	subs	r3, #1
 8000f64:	b29c      	uxth	r4, r3
 8000f66:	88ba      	ldrh	r2, [r7, #4]
 8000f68:	883b      	ldrh	r3, [r7, #0]
 8000f6a:	4413      	add	r3, r2
 8000f6c:	b29b      	uxth	r3, r3
 8000f6e:	3b01      	subs	r3, #1
 8000f70:	b29b      	uxth	r3, r3
 8000f72:	88b9      	ldrh	r1, [r7, #4]
 8000f74:	88f8      	ldrh	r0, [r7, #6]
 8000f76:	4622      	mov	r2, r4
 8000f78:	f7ff fc56 	bl	8000828 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, Height*Width);
 8000f7c:	883b      	ldrh	r3, [r7, #0]
 8000f7e:	887a      	ldrh	r2, [r7, #2]
 8000f80:	fb02 f303 	mul.w	r3, r2, r3
 8000f84:	461a      	mov	r2, r3
 8000f86:	8b3b      	ldrh	r3, [r7, #24]
 8000f88:	4611      	mov	r1, r2
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f7ff fe22 	bl	8000bd4 <ILI9341_Draw_Colour_Burst>
 8000f90:	e000      	b.n	8000f94 <ILI9341_Draw_Rectangle+0xa8>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8000f92:	bf00      	nop
}
 8000f94:	370c      	adds	r7, #12
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd90      	pop	{r4, r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	20000002 	.word	0x20000002
 8000fa0:	20000000 	.word	0x20000000

08000fa4 <ILI9341_Draw_Horizontal_Line>:

//DRAW LINE FROM X,Y LOCATION to X+Width,Y LOCATION
void ILI9341_Draw_Horizontal_Line(uint16_t X, uint16_t Y, uint16_t Width, uint16_t Colour)
{
 8000fa4:	b590      	push	{r4, r7, lr}
 8000fa6:	b083      	sub	sp, #12
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	4604      	mov	r4, r0
 8000fac:	4608      	mov	r0, r1
 8000fae:	4611      	mov	r1, r2
 8000fb0:	461a      	mov	r2, r3
 8000fb2:	4623      	mov	r3, r4
 8000fb4:	80fb      	strh	r3, [r7, #6]
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	80bb      	strh	r3, [r7, #4]
 8000fba:	460b      	mov	r3, r1
 8000fbc:	807b      	strh	r3, [r7, #2]
 8000fbe:	4613      	mov	r3, r2
 8000fc0:	803b      	strh	r3, [r7, #0]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8000fc2:	4b18      	ldr	r3, [pc, #96]	@ (8001024 <ILI9341_Draw_Horizontal_Line+0x80>)
 8000fc4:	881b      	ldrh	r3, [r3, #0]
 8000fc6:	b29b      	uxth	r3, r3
 8000fc8:	88fa      	ldrh	r2, [r7, #6]
 8000fca:	429a      	cmp	r2, r3
 8000fcc:	d225      	bcs.n	800101a <ILI9341_Draw_Horizontal_Line+0x76>
 8000fce:	4b16      	ldr	r3, [pc, #88]	@ (8001028 <ILI9341_Draw_Horizontal_Line+0x84>)
 8000fd0:	881b      	ldrh	r3, [r3, #0]
 8000fd2:	b29b      	uxth	r3, r3
 8000fd4:	88ba      	ldrh	r2, [r7, #4]
 8000fd6:	429a      	cmp	r2, r3
 8000fd8:	d21f      	bcs.n	800101a <ILI9341_Draw_Horizontal_Line+0x76>
if((X+Width-1)>=LCD_WIDTH)
 8000fda:	88fa      	ldrh	r2, [r7, #6]
 8000fdc:	887b      	ldrh	r3, [r7, #2]
 8000fde:	4413      	add	r3, r2
 8000fe0:	4a10      	ldr	r2, [pc, #64]	@ (8001024 <ILI9341_Draw_Horizontal_Line+0x80>)
 8000fe2:	8812      	ldrh	r2, [r2, #0]
 8000fe4:	b292      	uxth	r2, r2
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	dd05      	ble.n	8000ff6 <ILI9341_Draw_Horizontal_Line+0x52>
	{
		Width=LCD_WIDTH-X;
 8000fea:	4b0e      	ldr	r3, [pc, #56]	@ (8001024 <ILI9341_Draw_Horizontal_Line+0x80>)
 8000fec:	881b      	ldrh	r3, [r3, #0]
 8000fee:	b29a      	uxth	r2, r3
 8000ff0:	88fb      	ldrh	r3, [r7, #6]
 8000ff2:	1ad3      	subs	r3, r2, r3
 8000ff4:	807b      	strh	r3, [r7, #2]
	}
ILI9341_Set_Address(X, Y, X+Width-1, Y);
 8000ff6:	88fa      	ldrh	r2, [r7, #6]
 8000ff8:	887b      	ldrh	r3, [r7, #2]
 8000ffa:	4413      	add	r3, r2
 8000ffc:	b29b      	uxth	r3, r3
 8000ffe:	3b01      	subs	r3, #1
 8001000:	b29a      	uxth	r2, r3
 8001002:	88bb      	ldrh	r3, [r7, #4]
 8001004:	88b9      	ldrh	r1, [r7, #4]
 8001006:	88f8      	ldrh	r0, [r7, #6]
 8001008:	f7ff fc0e 	bl	8000828 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, Width);
 800100c:	887a      	ldrh	r2, [r7, #2]
 800100e:	883b      	ldrh	r3, [r7, #0]
 8001010:	4611      	mov	r1, r2
 8001012:	4618      	mov	r0, r3
 8001014:	f7ff fdde 	bl	8000bd4 <ILI9341_Draw_Colour_Burst>
 8001018:	e000      	b.n	800101c <ILI9341_Draw_Horizontal_Line+0x78>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 800101a:	bf00      	nop
}
 800101c:	370c      	adds	r7, #12
 800101e:	46bd      	mov	sp, r7
 8001020:	bd90      	pop	{r4, r7, pc}
 8001022:	bf00      	nop
 8001024:	20000002 	.word	0x20000002
 8001028:	20000000 	.word	0x20000000

0800102c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001030:	f000 fd9c 	bl	8001b6c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001034:	f000 f83e 	bl	80010b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001038:	f000 f982 	bl	8001340 <MX_GPIO_Init>
  MX_ETH_Init();
 800103c:	f000 f8a4 	bl	8001188 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8001040:	f000 f926 	bl	8001290 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001044:	f000 f94e 	bl	80012e4 <MX_USB_OTG_FS_PCD_Init>
  MX_SPI5_Init();
 8001048:	f000 f8ec 	bl	8001224 <MX_SPI5_Init>
  /* USER CODE BEGIN 2 */

  HAL_GPIO_WritePin(GPIOD, RESET_Pin, GPIO_PIN_RESET);
 800104c:	2200      	movs	r2, #0
 800104e:	2101      	movs	r1, #1
 8001050:	4812      	ldr	r0, [pc, #72]	@ (800109c <main+0x70>)
 8001052:	f001 fc2f 	bl	80028b4 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8001056:	2064      	movs	r0, #100	@ 0x64
 8001058:	f000 fdfa 	bl	8001c50 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOD, RESET_Pin, GPIO_PIN_SET);
 800105c:	2201      	movs	r2, #1
 800105e:	2101      	movs	r1, #1
 8001060:	480e      	ldr	r0, [pc, #56]	@ (800109c <main+0x70>)
 8001062:	f001 fc27 	bl	80028b4 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8001066:	2064      	movs	r0, #100	@ 0x64
 8001068:	f000 fdf2 	bl	8001c50 <HAL_Delay>

  // 2.  
  ILI9341_Init();
 800106c:	f7ff fca4 	bl	80009b8 <ILI9341_Init>

  // 3.   
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001070:	f003 faa2 	bl	80045b8 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of lcdQueue */
  lcdQueueHandle = osMessageQueueNew (5, sizeof(uint32_t), &lcdQueue_attributes);
 8001074:	4a0a      	ldr	r2, [pc, #40]	@ (80010a0 <main+0x74>)
 8001076:	2104      	movs	r1, #4
 8001078:	2005      	movs	r0, #5
 800107a:	f003 fb94 	bl	80047a6 <osMessageQueueNew>
 800107e:	4603      	mov	r3, r0
 8001080:	4a08      	ldr	r2, [pc, #32]	@ (80010a4 <main+0x78>)
 8001082:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of LCDTask */
  LCDTaskHandle = osThreadNew(LCD_Task, NULL, &LCDTask_attributes);
 8001084:	4a08      	ldr	r2, [pc, #32]	@ (80010a8 <main+0x7c>)
 8001086:	2100      	movs	r1, #0
 8001088:	4808      	ldr	r0, [pc, #32]	@ (80010ac <main+0x80>)
 800108a:	f003 fadf 	bl	800464c <osThreadNew>
 800108e:	4603      	mov	r3, r0
 8001090:	4a07      	ldr	r2, [pc, #28]	@ (80010b0 <main+0x84>)
 8001092:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001094:	f003 fab4 	bl	8004600 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001098:	bf00      	nop
 800109a:	e7fd      	b.n	8001098 <main+0x6c>
 800109c:	40020c00 	.word	0x40020c00
 80010a0:	08007838 	.word	0x08007838
 80010a4:	200007e0 	.word	0x200007e0
 80010a8:	08007814 	.word	0x08007814
 80010ac:	08001605 	.word	0x08001605
 80010b0:	200007dc 	.word	0x200007dc

080010b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b094      	sub	sp, #80	@ 0x50
 80010b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010ba:	f107 0320 	add.w	r3, r7, #32
 80010be:	2230      	movs	r2, #48	@ 0x30
 80010c0:	2100      	movs	r1, #0
 80010c2:	4618      	mov	r0, r3
 80010c4:	f006 f9e8 	bl	8007498 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010c8:	f107 030c 	add.w	r3, r7, #12
 80010cc:	2200      	movs	r2, #0
 80010ce:	601a      	str	r2, [r3, #0]
 80010d0:	605a      	str	r2, [r3, #4]
 80010d2:	609a      	str	r2, [r3, #8]
 80010d4:	60da      	str	r2, [r3, #12]
 80010d6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010d8:	2300      	movs	r3, #0
 80010da:	60bb      	str	r3, [r7, #8]
 80010dc:	4b28      	ldr	r3, [pc, #160]	@ (8001180 <SystemClock_Config+0xcc>)
 80010de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010e0:	4a27      	ldr	r2, [pc, #156]	@ (8001180 <SystemClock_Config+0xcc>)
 80010e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80010e8:	4b25      	ldr	r3, [pc, #148]	@ (8001180 <SystemClock_Config+0xcc>)
 80010ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010f0:	60bb      	str	r3, [r7, #8]
 80010f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010f4:	2300      	movs	r3, #0
 80010f6:	607b      	str	r3, [r7, #4]
 80010f8:	4b22      	ldr	r3, [pc, #136]	@ (8001184 <SystemClock_Config+0xd0>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	4a21      	ldr	r2, [pc, #132]	@ (8001184 <SystemClock_Config+0xd0>)
 80010fe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001102:	6013      	str	r3, [r2, #0]
 8001104:	4b1f      	ldr	r3, [pc, #124]	@ (8001184 <SystemClock_Config+0xd0>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800110c:	607b      	str	r3, [r7, #4]
 800110e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001110:	2301      	movs	r3, #1
 8001112:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001114:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001118:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800111a:	2302      	movs	r3, #2
 800111c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800111e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001122:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001124:	2304      	movs	r3, #4
 8001126:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001128:	23a8      	movs	r3, #168	@ 0xa8
 800112a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800112c:	2302      	movs	r3, #2
 800112e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001130:	2307      	movs	r3, #7
 8001132:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001134:	f107 0320 	add.w	r3, r7, #32
 8001138:	4618      	mov	r0, r3
 800113a:	f001 fcfd 	bl	8002b38 <HAL_RCC_OscConfig>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d001      	beq.n	8001148 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001144:	f000 fac4 	bl	80016d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001148:	230f      	movs	r3, #15
 800114a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800114c:	2302      	movs	r3, #2
 800114e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001150:	2300      	movs	r3, #0
 8001152:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001154:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001158:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800115a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800115e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001160:	f107 030c 	add.w	r3, r7, #12
 8001164:	2105      	movs	r1, #5
 8001166:	4618      	mov	r0, r3
 8001168:	f001 ff5e 	bl	8003028 <HAL_RCC_ClockConfig>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	d001      	beq.n	8001176 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001172:	f000 faad 	bl	80016d0 <Error_Handler>
  }
}
 8001176:	bf00      	nop
 8001178:	3750      	adds	r7, #80	@ 0x50
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	40023800 	.word	0x40023800
 8001184:	40007000 	.word	0x40007000

08001188 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 800118c:	4b1f      	ldr	r3, [pc, #124]	@ (800120c <MX_ETH_Init+0x84>)
 800118e:	4a20      	ldr	r2, [pc, #128]	@ (8001210 <MX_ETH_Init+0x88>)
 8001190:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8001192:	4b20      	ldr	r3, [pc, #128]	@ (8001214 <MX_ETH_Init+0x8c>)
 8001194:	2200      	movs	r2, #0
 8001196:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8001198:	4b1e      	ldr	r3, [pc, #120]	@ (8001214 <MX_ETH_Init+0x8c>)
 800119a:	2280      	movs	r2, #128	@ 0x80
 800119c:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 800119e:	4b1d      	ldr	r3, [pc, #116]	@ (8001214 <MX_ETH_Init+0x8c>)
 80011a0:	22e1      	movs	r2, #225	@ 0xe1
 80011a2:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80011a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001214 <MX_ETH_Init+0x8c>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80011aa:	4b1a      	ldr	r3, [pc, #104]	@ (8001214 <MX_ETH_Init+0x8c>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80011b0:	4b18      	ldr	r3, [pc, #96]	@ (8001214 <MX_ETH_Init+0x8c>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80011b6:	4b15      	ldr	r3, [pc, #84]	@ (800120c <MX_ETH_Init+0x84>)
 80011b8:	4a16      	ldr	r2, [pc, #88]	@ (8001214 <MX_ETH_Init+0x8c>)
 80011ba:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80011bc:	4b13      	ldr	r3, [pc, #76]	@ (800120c <MX_ETH_Init+0x84>)
 80011be:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80011c2:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80011c4:	4b11      	ldr	r3, [pc, #68]	@ (800120c <MX_ETH_Init+0x84>)
 80011c6:	4a14      	ldr	r2, [pc, #80]	@ (8001218 <MX_ETH_Init+0x90>)
 80011c8:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80011ca:	4b10      	ldr	r3, [pc, #64]	@ (800120c <MX_ETH_Init+0x84>)
 80011cc:	4a13      	ldr	r2, [pc, #76]	@ (800121c <MX_ETH_Init+0x94>)
 80011ce:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80011d0:	4b0e      	ldr	r3, [pc, #56]	@ (800120c <MX_ETH_Init+0x84>)
 80011d2:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 80011d6:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80011d8:	480c      	ldr	r0, [pc, #48]	@ (800120c <MX_ETH_Init+0x84>)
 80011da:	f000 fe6f 	bl	8001ebc <HAL_ETH_Init>
 80011de:	4603      	mov	r3, r0
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d001      	beq.n	80011e8 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 80011e4:	f000 fa74 	bl	80016d0 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80011e8:	2238      	movs	r2, #56	@ 0x38
 80011ea:	2100      	movs	r1, #0
 80011ec:	480c      	ldr	r0, [pc, #48]	@ (8001220 <MX_ETH_Init+0x98>)
 80011ee:	f006 f953 	bl	8007498 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80011f2:	4b0b      	ldr	r3, [pc, #44]	@ (8001220 <MX_ETH_Init+0x98>)
 80011f4:	2221      	movs	r2, #33	@ 0x21
 80011f6:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80011f8:	4b09      	ldr	r3, [pc, #36]	@ (8001220 <MX_ETH_Init+0x98>)
 80011fa:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 80011fe:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8001200:	4b07      	ldr	r3, [pc, #28]	@ (8001220 <MX_ETH_Init+0x98>)
 8001202:	2200      	movs	r2, #0
 8001204:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8001206:	bf00      	nop
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	200001a8 	.word	0x200001a8
 8001210:	40028000 	.word	0x40028000
 8001214:	200007e8 	.word	0x200007e8
 8001218:	20000108 	.word	0x20000108
 800121c:	20000068 	.word	0x20000068
 8001220:	20000030 	.word	0x20000030

08001224 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8001228:	4b17      	ldr	r3, [pc, #92]	@ (8001288 <MX_SPI5_Init+0x64>)
 800122a:	4a18      	ldr	r2, [pc, #96]	@ (800128c <MX_SPI5_Init+0x68>)
 800122c:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 800122e:	4b16      	ldr	r3, [pc, #88]	@ (8001288 <MX_SPI5_Init+0x64>)
 8001230:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001234:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8001236:	4b14      	ldr	r3, [pc, #80]	@ (8001288 <MX_SPI5_Init+0x64>)
 8001238:	2200      	movs	r2, #0
 800123a:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 800123c:	4b12      	ldr	r3, [pc, #72]	@ (8001288 <MX_SPI5_Init+0x64>)
 800123e:	2200      	movs	r2, #0
 8001240:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001242:	4b11      	ldr	r3, [pc, #68]	@ (8001288 <MX_SPI5_Init+0x64>)
 8001244:	2200      	movs	r2, #0
 8001246:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001248:	4b0f      	ldr	r3, [pc, #60]	@ (8001288 <MX_SPI5_Init+0x64>)
 800124a:	2200      	movs	r2, #0
 800124c:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 800124e:	4b0e      	ldr	r3, [pc, #56]	@ (8001288 <MX_SPI5_Init+0x64>)
 8001250:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001254:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001256:	4b0c      	ldr	r3, [pc, #48]	@ (8001288 <MX_SPI5_Init+0x64>)
 8001258:	2220      	movs	r2, #32
 800125a:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800125c:	4b0a      	ldr	r3, [pc, #40]	@ (8001288 <MX_SPI5_Init+0x64>)
 800125e:	2200      	movs	r2, #0
 8001260:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001262:	4b09      	ldr	r3, [pc, #36]	@ (8001288 <MX_SPI5_Init+0x64>)
 8001264:	2200      	movs	r2, #0
 8001266:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001268:	4b07      	ldr	r3, [pc, #28]	@ (8001288 <MX_SPI5_Init+0x64>)
 800126a:	2200      	movs	r2, #0
 800126c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 800126e:	4b06      	ldr	r3, [pc, #24]	@ (8001288 <MX_SPI5_Init+0x64>)
 8001270:	220a      	movs	r2, #10
 8001272:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001274:	4804      	ldr	r0, [pc, #16]	@ (8001288 <MX_SPI5_Init+0x64>)
 8001276:	f002 f8f7 	bl	8003468 <HAL_SPI_Init>
 800127a:	4603      	mov	r3, r0
 800127c:	2b00      	cmp	r3, #0
 800127e:	d001      	beq.n	8001284 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8001280:	f000 fa26 	bl	80016d0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8001284:	bf00      	nop
 8001286:	bd80      	pop	{r7, pc}
 8001288:	20000258 	.word	0x20000258
 800128c:	40015000 	.word	0x40015000

08001290 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001294:	4b11      	ldr	r3, [pc, #68]	@ (80012dc <MX_USART3_UART_Init+0x4c>)
 8001296:	4a12      	ldr	r2, [pc, #72]	@ (80012e0 <MX_USART3_UART_Init+0x50>)
 8001298:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800129a:	4b10      	ldr	r3, [pc, #64]	@ (80012dc <MX_USART3_UART_Init+0x4c>)
 800129c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80012a0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80012a2:	4b0e      	ldr	r3, [pc, #56]	@ (80012dc <MX_USART3_UART_Init+0x4c>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80012a8:	4b0c      	ldr	r3, [pc, #48]	@ (80012dc <MX_USART3_UART_Init+0x4c>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80012ae:	4b0b      	ldr	r3, [pc, #44]	@ (80012dc <MX_USART3_UART_Init+0x4c>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80012b4:	4b09      	ldr	r3, [pc, #36]	@ (80012dc <MX_USART3_UART_Init+0x4c>)
 80012b6:	220c      	movs	r2, #12
 80012b8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012ba:	4b08      	ldr	r3, [pc, #32]	@ (80012dc <MX_USART3_UART_Init+0x4c>)
 80012bc:	2200      	movs	r2, #0
 80012be:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80012c0:	4b06      	ldr	r3, [pc, #24]	@ (80012dc <MX_USART3_UART_Init+0x4c>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80012c6:	4805      	ldr	r0, [pc, #20]	@ (80012dc <MX_USART3_UART_Init+0x4c>)
 80012c8:	f002 fb78 	bl	80039bc <HAL_UART_Init>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d001      	beq.n	80012d6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80012d2:	f000 f9fd 	bl	80016d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80012d6:	bf00      	nop
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	200002b0 	.word	0x200002b0
 80012e0:	40004800 	.word	0x40004800

080012e4 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80012e8:	4b14      	ldr	r3, [pc, #80]	@ (800133c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80012ea:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80012ee:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80012f0:	4b12      	ldr	r3, [pc, #72]	@ (800133c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80012f2:	2204      	movs	r2, #4
 80012f4:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80012f6:	4b11      	ldr	r3, [pc, #68]	@ (800133c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80012f8:	2202      	movs	r2, #2
 80012fa:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80012fc:	4b0f      	ldr	r3, [pc, #60]	@ (800133c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80012fe:	2200      	movs	r2, #0
 8001300:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001302:	4b0e      	ldr	r3, [pc, #56]	@ (800133c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001304:	2202      	movs	r2, #2
 8001306:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001308:	4b0c      	ldr	r3, [pc, #48]	@ (800133c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800130a:	2201      	movs	r2, #1
 800130c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800130e:	4b0b      	ldr	r3, [pc, #44]	@ (800133c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001310:	2200      	movs	r2, #0
 8001312:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001314:	4b09      	ldr	r3, [pc, #36]	@ (800133c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001316:	2200      	movs	r2, #0
 8001318:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800131a:	4b08      	ldr	r3, [pc, #32]	@ (800133c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800131c:	2201      	movs	r2, #1
 800131e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001320:	4b06      	ldr	r3, [pc, #24]	@ (800133c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001322:	2200      	movs	r2, #0
 8001324:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001326:	4805      	ldr	r0, [pc, #20]	@ (800133c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001328:	f001 faf6 	bl	8002918 <HAL_PCD_Init>
 800132c:	4603      	mov	r3, r0
 800132e:	2b00      	cmp	r3, #0
 8001330:	d001      	beq.n	8001336 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001332:	f000 f9cd 	bl	80016d0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001336:	bf00      	nop
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	200002f8 	.word	0x200002f8

08001340 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b08c      	sub	sp, #48	@ 0x30
 8001344:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001346:	f107 031c 	add.w	r3, r7, #28
 800134a:	2200      	movs	r2, #0
 800134c:	601a      	str	r2, [r3, #0]
 800134e:	605a      	str	r2, [r3, #4]
 8001350:	609a      	str	r2, [r3, #8]
 8001352:	60da      	str	r2, [r3, #12]
 8001354:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001356:	2300      	movs	r3, #0
 8001358:	61bb      	str	r3, [r7, #24]
 800135a:	4b60      	ldr	r3, [pc, #384]	@ (80014dc <MX_GPIO_Init+0x19c>)
 800135c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800135e:	4a5f      	ldr	r2, [pc, #380]	@ (80014dc <MX_GPIO_Init+0x19c>)
 8001360:	f043 0304 	orr.w	r3, r3, #4
 8001364:	6313      	str	r3, [r2, #48]	@ 0x30
 8001366:	4b5d      	ldr	r3, [pc, #372]	@ (80014dc <MX_GPIO_Init+0x19c>)
 8001368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800136a:	f003 0304 	and.w	r3, r3, #4
 800136e:	61bb      	str	r3, [r7, #24]
 8001370:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001372:	2300      	movs	r3, #0
 8001374:	617b      	str	r3, [r7, #20]
 8001376:	4b59      	ldr	r3, [pc, #356]	@ (80014dc <MX_GPIO_Init+0x19c>)
 8001378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800137a:	4a58      	ldr	r2, [pc, #352]	@ (80014dc <MX_GPIO_Init+0x19c>)
 800137c:	f043 0320 	orr.w	r3, r3, #32
 8001380:	6313      	str	r3, [r2, #48]	@ 0x30
 8001382:	4b56      	ldr	r3, [pc, #344]	@ (80014dc <MX_GPIO_Init+0x19c>)
 8001384:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001386:	f003 0320 	and.w	r3, r3, #32
 800138a:	617b      	str	r3, [r7, #20]
 800138c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800138e:	2300      	movs	r3, #0
 8001390:	613b      	str	r3, [r7, #16]
 8001392:	4b52      	ldr	r3, [pc, #328]	@ (80014dc <MX_GPIO_Init+0x19c>)
 8001394:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001396:	4a51      	ldr	r2, [pc, #324]	@ (80014dc <MX_GPIO_Init+0x19c>)
 8001398:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800139c:	6313      	str	r3, [r2, #48]	@ 0x30
 800139e:	4b4f      	ldr	r3, [pc, #316]	@ (80014dc <MX_GPIO_Init+0x19c>)
 80013a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80013a6:	613b      	str	r3, [r7, #16]
 80013a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013aa:	2300      	movs	r3, #0
 80013ac:	60fb      	str	r3, [r7, #12]
 80013ae:	4b4b      	ldr	r3, [pc, #300]	@ (80014dc <MX_GPIO_Init+0x19c>)
 80013b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013b2:	4a4a      	ldr	r2, [pc, #296]	@ (80014dc <MX_GPIO_Init+0x19c>)
 80013b4:	f043 0301 	orr.w	r3, r3, #1
 80013b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80013ba:	4b48      	ldr	r3, [pc, #288]	@ (80014dc <MX_GPIO_Init+0x19c>)
 80013bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013be:	f003 0301 	and.w	r3, r3, #1
 80013c2:	60fb      	str	r3, [r7, #12]
 80013c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013c6:	2300      	movs	r3, #0
 80013c8:	60bb      	str	r3, [r7, #8]
 80013ca:	4b44      	ldr	r3, [pc, #272]	@ (80014dc <MX_GPIO_Init+0x19c>)
 80013cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ce:	4a43      	ldr	r2, [pc, #268]	@ (80014dc <MX_GPIO_Init+0x19c>)
 80013d0:	f043 0302 	orr.w	r3, r3, #2
 80013d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80013d6:	4b41      	ldr	r3, [pc, #260]	@ (80014dc <MX_GPIO_Init+0x19c>)
 80013d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013da:	f003 0302 	and.w	r3, r3, #2
 80013de:	60bb      	str	r3, [r7, #8]
 80013e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80013e2:	2300      	movs	r3, #0
 80013e4:	607b      	str	r3, [r7, #4]
 80013e6:	4b3d      	ldr	r3, [pc, #244]	@ (80014dc <MX_GPIO_Init+0x19c>)
 80013e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ea:	4a3c      	ldr	r2, [pc, #240]	@ (80014dc <MX_GPIO_Init+0x19c>)
 80013ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80013f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80013f2:	4b3a      	ldr	r3, [pc, #232]	@ (80014dc <MX_GPIO_Init+0x19c>)
 80013f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80013fa:	607b      	str	r3, [r7, #4]
 80013fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013fe:	2300      	movs	r3, #0
 8001400:	603b      	str	r3, [r7, #0]
 8001402:	4b36      	ldr	r3, [pc, #216]	@ (80014dc <MX_GPIO_Init+0x19c>)
 8001404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001406:	4a35      	ldr	r2, [pc, #212]	@ (80014dc <MX_GPIO_Init+0x19c>)
 8001408:	f043 0308 	orr.w	r3, r3, #8
 800140c:	6313      	str	r3, [r2, #48]	@ 0x30
 800140e:	4b33      	ldr	r3, [pc, #204]	@ (80014dc <MX_GPIO_Init+0x19c>)
 8001410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001412:	f003 0308 	and.w	r3, r3, #8
 8001416:	603b      	str	r3, [r7, #0]
 8001418:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800141a:	2200      	movs	r2, #0
 800141c:	f244 0181 	movw	r1, #16513	@ 0x4081
 8001420:	482f      	ldr	r0, [pc, #188]	@ (80014e0 <MX_GPIO_Init+0x1a0>)
 8001422:	f001 fa47 	bl	80028b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, CS_Pin|USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001426:	2200      	movs	r2, #0
 8001428:	2141      	movs	r1, #65	@ 0x41
 800142a:	482e      	ldr	r0, [pc, #184]	@ (80014e4 <MX_GPIO_Init+0x1a4>)
 800142c:	f001 fa42 	bl	80028b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RESET_Pin|DC_RS_Pin, GPIO_PIN_RESET);
 8001430:	2200      	movs	r2, #0
 8001432:	2103      	movs	r1, #3
 8001434:	482c      	ldr	r0, [pc, #176]	@ (80014e8 <MX_GPIO_Init+0x1a8>)
 8001436:	f001 fa3d 	bl	80028b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800143a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800143e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001440:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001444:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001446:	2300      	movs	r3, #0
 8001448:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800144a:	f107 031c 	add.w	r3, r7, #28
 800144e:	4619      	mov	r1, r3
 8001450:	4826      	ldr	r0, [pc, #152]	@ (80014ec <MX_GPIO_Init+0x1ac>)
 8001452:	f001 f883 	bl	800255c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001456:	f244 0381 	movw	r3, #16513	@ 0x4081
 800145a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800145c:	2301      	movs	r3, #1
 800145e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001460:	2300      	movs	r3, #0
 8001462:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001464:	2300      	movs	r3, #0
 8001466:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001468:	f107 031c 	add.w	r3, r7, #28
 800146c:	4619      	mov	r1, r3
 800146e:	481c      	ldr	r0, [pc, #112]	@ (80014e0 <MX_GPIO_Init+0x1a0>)
 8001470:	f001 f874 	bl	800255c <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_Pin USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = CS_Pin|USB_PowerSwitchOn_Pin;
 8001474:	2341      	movs	r3, #65	@ 0x41
 8001476:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001478:	2301      	movs	r3, #1
 800147a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147c:	2300      	movs	r3, #0
 800147e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001480:	2300      	movs	r3, #0
 8001482:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001484:	f107 031c 	add.w	r3, r7, #28
 8001488:	4619      	mov	r1, r3
 800148a:	4816      	ldr	r0, [pc, #88]	@ (80014e4 <MX_GPIO_Init+0x1a4>)
 800148c:	f001 f866 	bl	800255c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001490:	2380      	movs	r3, #128	@ 0x80
 8001492:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001494:	2300      	movs	r3, #0
 8001496:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001498:	2300      	movs	r3, #0
 800149a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800149c:	f107 031c 	add.w	r3, r7, #28
 80014a0:	4619      	mov	r1, r3
 80014a2:	4810      	ldr	r0, [pc, #64]	@ (80014e4 <MX_GPIO_Init+0x1a4>)
 80014a4:	f001 f85a 	bl	800255c <HAL_GPIO_Init>

  /*Configure GPIO pins : RESET_Pin DC_RS_Pin */
  GPIO_InitStruct.Pin = RESET_Pin|DC_RS_Pin;
 80014a8:	2303      	movs	r3, #3
 80014aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014ac:	2301      	movs	r3, #1
 80014ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b0:	2300      	movs	r3, #0
 80014b2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b4:	2300      	movs	r3, #0
 80014b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014b8:	f107 031c 	add.w	r3, r7, #28
 80014bc:	4619      	mov	r1, r3
 80014be:	480a      	ldr	r0, [pc, #40]	@ (80014e8 <MX_GPIO_Init+0x1a8>)
 80014c0:	f001 f84c 	bl	800255c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80014c4:	2200      	movs	r2, #0
 80014c6:	2105      	movs	r1, #5
 80014c8:	2028      	movs	r0, #40	@ 0x28
 80014ca:	f000 fcc0 	bl	8001e4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80014ce:	2028      	movs	r0, #40	@ 0x28
 80014d0:	f000 fcd9 	bl	8001e86 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80014d4:	bf00      	nop
 80014d6:	3730      	adds	r7, #48	@ 0x30
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	40023800 	.word	0x40023800
 80014e0:	40020400 	.word	0x40020400
 80014e4:	40021800 	.word	0x40021800
 80014e8:	40020c00 	.word	0x40020c00
 80014ec:	40020800 	.word	0x40020800

080014f0 <draw_main_dashboard>:

/* USER CODE BEGIN 4 */
void draw_main_dashboard(void) {
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af02      	add	r7, sp, #8
    // 1.      ( )
    ILI9341_Fill_Screen(BLACK);
 80014f6:	2000      	movs	r0, #0
 80014f8:	f7ff fc08 	bl	8000d0c <ILI9341_Fill_Screen>
    osDelay(10);
 80014fc:	200a      	movs	r0, #10
 80014fe:	f003 f937 	bl	8004770 <osDelay>

    // 2.  (Y: 0 ~ 30)
    ILI9341_Draw_Filled_Rectangle_Coord(0, 0, 240, 30, GREEN);
 8001502:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001506:	9300      	str	r3, [sp, #0]
 8001508:	231e      	movs	r3, #30
 800150a:	22f0      	movs	r2, #240	@ 0xf0
 800150c:	2100      	movs	r1, #0
 800150e:	2000      	movs	r0, #0
 8001510:	f7ff f804 	bl	800051c <ILI9341_Draw_Filled_Rectangle_Coord>
    ILI9341_Draw_Text("SYSTEM READY", 55, 10, BLACK, 2, GREEN);
 8001514:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001518:	9301      	str	r3, [sp, #4]
 800151a:	2302      	movs	r3, #2
 800151c:	9300      	str	r3, [sp, #0]
 800151e:	2300      	movs	r3, #0
 8001520:	220a      	movs	r2, #10
 8001522:	2137      	movs	r1, #55	@ 0x37
 8001524:	481c      	ldr	r0, [pc, #112]	@ (8001598 <draw_main_dashboard+0xa8>)
 8001526:	f7ff f8f1 	bl	800070c <ILI9341_Draw_Text>

    // 3.      (Y 200  )
    // Size 4 (CHAR_WIDTH * 4)  X   
    // X  .
    ILI9341_Draw_Text("Welcome to", 30, 60, WHITE, 2, BLACK);
 800152a:	2300      	movs	r3, #0
 800152c:	9301      	str	r3, [sp, #4]
 800152e:	2302      	movs	r3, #2
 8001530:	9300      	str	r3, [sp, #0]
 8001532:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001536:	223c      	movs	r2, #60	@ 0x3c
 8001538:	211e      	movs	r1, #30
 800153a:	4818      	ldr	r0, [pc, #96]	@ (800159c <draw_main_dashboard+0xac>)
 800153c:	f7ff f8e6 	bl	800070c <ILI9341_Draw_Text>
    ILI9341_Draw_Text("SYNTH_RTOS", 20, 90, YELLOW, 3, BLACK);
 8001540:	2300      	movs	r3, #0
 8001542:	9301      	str	r3, [sp, #4]
 8001544:	2303      	movs	r3, #3
 8001546:	9300      	str	r3, [sp, #0]
 8001548:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 800154c:	225a      	movs	r2, #90	@ 0x5a
 800154e:	2114      	movs	r1, #20
 8001550:	4813      	ldr	r0, [pc, #76]	@ (80015a0 <draw_main_dashboard+0xb0>)
 8001552:	f7ff f8db 	bl	800070c <ILI9341_Draw_Text>

    // BLACKPILL Size 3   (  )
    ILI9341_Draw_Text("BLACKPILL", 10, 130, CYAN, 3, BLACK);
 8001556:	2300      	movs	r3, #0
 8001558:	9301      	str	r3, [sp, #4]
 800155a:	2303      	movs	r3, #3
 800155c:	9300      	str	r3, [sp, #0]
 800155e:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001562:	2282      	movs	r2, #130	@ 0x82
 8001564:	210a      	movs	r1, #10
 8001566:	480f      	ldr	r0, [pc, #60]	@ (80015a4 <draw_main_dashboard+0xb4>)
 8001568:	f7ff f8d0 	bl	800070c <ILI9341_Draw_Text>

    // 4.   ( Y 180)
    ILI9341_Draw_Horizontal_Line(20, 180, 200, WHITE);
 800156c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001570:	22c8      	movs	r2, #200	@ 0xc8
 8001572:	21b4      	movs	r1, #180	@ 0xb4
 8001574:	2014      	movs	r0, #20
 8001576:	f7ff fd15 	bl	8000fa4 <ILI9341_Draw_Horizontal_Line>
    ILI9341_Draw_Text("Press Button", 60, 195, LIGHTGREY, 1, BLACK);
 800157a:	2300      	movs	r3, #0
 800157c:	9301      	str	r3, [sp, #4]
 800157e:	2301      	movs	r3, #1
 8001580:	9300      	str	r3, [sp, #0]
 8001582:	f24c 6318 	movw	r3, #50712	@ 0xc618
 8001586:	22c3      	movs	r2, #195	@ 0xc3
 8001588:	213c      	movs	r1, #60	@ 0x3c
 800158a:	4807      	ldr	r0, [pc, #28]	@ (80015a8 <draw_main_dashboard+0xb8>)
 800158c:	f7ff f8be 	bl	800070c <ILI9341_Draw_Text>
}
 8001590:	bf00      	nop
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	08007538 	.word	0x08007538
 800159c:	08007548 	.word	0x08007548
 80015a0:	08007554 	.word	0x08007554
 80015a4:	08007560 	.word	0x08007560
 80015a8:	0800756c 	.word	0x0800756c

080015ac <draw_graph_view>:
    ILI9341_Draw_Text("SYSTEM INFO", 65, 10, WHITE, 2, 0x001F);
    ILI9341_Draw_Text("- CPU: STM32F429", 20, 60, WHITE, 1, BLACK);
    ILI9341_Draw_Text("- OS: FreeRTOS V2", 20, 85, WHITE, 1, BLACK);
}

void draw_graph_view(void) {
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af02      	add	r7, sp, #8
    ILI9341_Draw_Text("SENSOR DATA", 50, 20, YELLOW, 2, BLACK);
 80015b2:	2300      	movs	r3, #0
 80015b4:	9301      	str	r3, [sp, #4]
 80015b6:	2302      	movs	r3, #2
 80015b8:	9300      	str	r3, [sp, #0]
 80015ba:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80015be:	2214      	movs	r2, #20
 80015c0:	2132      	movs	r1, #50	@ 0x32
 80015c2:	480f      	ldr	r0, [pc, #60]	@ (8001600 <draw_graph_view+0x54>)
 80015c4:	f7ff f8a2 	bl	800070c <ILI9341_Draw_Text>
    ILI9341_Draw_Filled_Rectangle_Coord(40, 150, 70, 200, RED);
 80015c8:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80015cc:	9300      	str	r3, [sp, #0]
 80015ce:	23c8      	movs	r3, #200	@ 0xc8
 80015d0:	2246      	movs	r2, #70	@ 0x46
 80015d2:	2196      	movs	r1, #150	@ 0x96
 80015d4:	2028      	movs	r0, #40	@ 0x28
 80015d6:	f7fe ffa1 	bl	800051c <ILI9341_Draw_Filled_Rectangle_Coord>
    ILI9341_Draw_Filled_Rectangle_Coord(90, 80, 120, 200, GREEN);
 80015da:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80015de:	9300      	str	r3, [sp, #0]
 80015e0:	23c8      	movs	r3, #200	@ 0xc8
 80015e2:	2278      	movs	r2, #120	@ 0x78
 80015e4:	2150      	movs	r1, #80	@ 0x50
 80015e6:	205a      	movs	r0, #90	@ 0x5a
 80015e8:	f7fe ff98 	bl	800051c <ILI9341_Draw_Filled_Rectangle_Coord>
    ILI9341_Draw_Horizontal_Line(20, 200, 200, WHITE);
 80015ec:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80015f0:	22c8      	movs	r2, #200	@ 0xc8
 80015f2:	21c8      	movs	r1, #200	@ 0xc8
 80015f4:	2014      	movs	r0, #20
 80015f6:	f7ff fcd5 	bl	8000fa4 <ILI9341_Draw_Horizontal_Line>
}
 80015fa:	bf00      	nop
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	080075b0 	.word	0x080075b0

08001604 <LCD_Task>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_LCD_Task */
void LCD_Task(void *argument)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b084      	sub	sp, #16
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
    LcdState_t receivedState;
    ILI9341_Fill_Screen(BLACK);
 800160c:	2000      	movs	r0, #0
 800160e:	f7ff fb7d 	bl	8000d0c <ILI9341_Fill_Screen>

    for(;;)
    {
        if(osMessageQueueGet(lcdQueueHandle, &receivedState, NULL, osWaitForever) == osOK)
 8001612:	4b10      	ldr	r3, [pc, #64]	@ (8001654 <LCD_Task+0x50>)
 8001614:	6818      	ldr	r0, [r3, #0]
 8001616:	f107 010f 	add.w	r1, r7, #15
 800161a:	f04f 33ff 	mov.w	r3, #4294967295
 800161e:	2200      	movs	r2, #0
 8001620:	f003 f994 	bl	800494c <osMessageQueueGet>
 8001624:	4603      	mov	r3, r0
 8001626:	2b00      	cmp	r3, #0
 8001628:	d1f3      	bne.n	8001612 <LCD_Task+0xe>
        {
            //      .
            ILI9341_Fill_Screen(BLACK);
 800162a:	2000      	movs	r0, #0
 800162c:	f7ff fb6e 	bl	8000d0c <ILI9341_Fill_Screen>

            switch(receivedState)
 8001630:	7bfb      	ldrb	r3, [r7, #15]
 8001632:	2b03      	cmp	r3, #3
 8001634:	d008      	beq.n	8001648 <LCD_Task+0x44>
 8001636:	2b03      	cmp	r3, #3
 8001638:	dceb      	bgt.n	8001612 <LCD_Task+0xe>
 800163a:	2b00      	cmp	r3, #0
 800163c:	d007      	beq.n	800164e <LCD_Task+0x4a>
 800163e:	2b01      	cmp	r3, #1
 8001640:	d106      	bne.n	8001650 <LCD_Task+0x4c>
            case LCD_STATE_INIT:
            	//      
            	break;

            case LCD_STATE_MAIN_DASH:
            	draw_main_dashboard();
 8001642:	f7ff ff55 	bl	80014f0 <draw_main_dashboard>
                break;
 8001646:	e003      	b.n	8001650 <LCD_Task+0x4c>

            case LCD_STATE_GRAPH_VIEW:
                // 3 :     
                draw_graph_view();
 8001648:	f7ff ffb0 	bl	80015ac <draw_graph_view>
                break;
 800164c:	e000      	b.n	8001650 <LCD_Task+0x4c>
            	break;
 800164e:	bf00      	nop
        if(osMessageQueueGet(lcdQueueHandle, &receivedState, NULL, osWaitForever) == osOK)
 8001650:	e7df      	b.n	8001612 <LCD_Task+0xe>
 8001652:	bf00      	nop
 8001654:	200007e0 	.word	0x200007e0

08001658 <HAL_GPIO_EXTI_Callback>:
        }
    }
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_PIN)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b082      	sub	sp, #8
 800165c:	af00      	add	r7, sp, #0
 800165e:	4603      	mov	r3, r0
 8001660:	80fb      	strh	r3, [r7, #6]
    static uint32_t last_tick = 0;
    if(GPIO_PIN == USER_Btn_Pin)
 8001662:	88fb      	ldrh	r3, [r7, #6]
 8001664:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001668:	d128      	bne.n	80016bc <HAL_GPIO_EXTI_Callback+0x64>
    {
        // : 250ms   
        if(HAL_GetTick() - last_tick < 250) return;
 800166a:	f000 fae5 	bl	8001c38 <HAL_GetTick>
 800166e:	4602      	mov	r2, r0
 8001670:	4b14      	ldr	r3, [pc, #80]	@ (80016c4 <HAL_GPIO_EXTI_Callback+0x6c>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	1ad3      	subs	r3, r2, r3
 8001676:	2bf9      	cmp	r3, #249	@ 0xf9
 8001678:	d91f      	bls.n	80016ba <HAL_GPIO_EXTI_Callback+0x62>
        last_tick = HAL_GetTick();
 800167a:	f000 fadd 	bl	8001c38 <HAL_GetTick>
 800167e:	4603      	mov	r3, r0
 8001680:	4a10      	ldr	r2, [pc, #64]	@ (80016c4 <HAL_GPIO_EXTI_Callback+0x6c>)
 8001682:	6013      	str	r3, [r2, #0]

        //   
        if(currentLcdState == LCD_STATE_MAIN_DASH) currentLcdState = LCD_STATE_SUB_INFO;
 8001684:	4b10      	ldr	r3, [pc, #64]	@ (80016c8 <HAL_GPIO_EXTI_Callback+0x70>)
 8001686:	781b      	ldrb	r3, [r3, #0]
 8001688:	2b01      	cmp	r3, #1
 800168a:	d103      	bne.n	8001694 <HAL_GPIO_EXTI_Callback+0x3c>
 800168c:	4b0e      	ldr	r3, [pc, #56]	@ (80016c8 <HAL_GPIO_EXTI_Callback+0x70>)
 800168e:	2202      	movs	r2, #2
 8001690:	701a      	strb	r2, [r3, #0]
 8001692:	e00a      	b.n	80016aa <HAL_GPIO_EXTI_Callback+0x52>
        else if(currentLcdState == LCD_STATE_SUB_INFO) currentLcdState = LCD_STATE_GRAPH_VIEW;
 8001694:	4b0c      	ldr	r3, [pc, #48]	@ (80016c8 <HAL_GPIO_EXTI_Callback+0x70>)
 8001696:	781b      	ldrb	r3, [r3, #0]
 8001698:	2b02      	cmp	r3, #2
 800169a:	d103      	bne.n	80016a4 <HAL_GPIO_EXTI_Callback+0x4c>
 800169c:	4b0a      	ldr	r3, [pc, #40]	@ (80016c8 <HAL_GPIO_EXTI_Callback+0x70>)
 800169e:	2203      	movs	r2, #3
 80016a0:	701a      	strb	r2, [r3, #0]
 80016a2:	e002      	b.n	80016aa <HAL_GPIO_EXTI_Callback+0x52>
        else currentLcdState = LCD_STATE_MAIN_DASH;
 80016a4:	4b08      	ldr	r3, [pc, #32]	@ (80016c8 <HAL_GPIO_EXTI_Callback+0x70>)
 80016a6:	2201      	movs	r2, #1
 80016a8:	701a      	strb	r2, [r3, #0]

        osMessageQueuePut(lcdQueueHandle, &currentLcdState, 0, 0);
 80016aa:	4b08      	ldr	r3, [pc, #32]	@ (80016cc <HAL_GPIO_EXTI_Callback+0x74>)
 80016ac:	6818      	ldr	r0, [r3, #0]
 80016ae:	2300      	movs	r3, #0
 80016b0:	2200      	movs	r2, #0
 80016b2:	4905      	ldr	r1, [pc, #20]	@ (80016c8 <HAL_GPIO_EXTI_Callback+0x70>)
 80016b4:	f003 f8ea 	bl	800488c <osMessageQueuePut>
 80016b8:	e000      	b.n	80016bc <HAL_GPIO_EXTI_Callback+0x64>
        if(HAL_GetTick() - last_tick < 250) return;
 80016ba:	bf00      	nop
    }
  /* USER CODE END 5 */
}
 80016bc:	3708      	adds	r7, #8
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	200007f0 	.word	0x200007f0
 80016c8:	200007e4 	.word	0x200007e4
 80016cc:	200007e0 	.word	0x200007e0

080016d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016d4:	b672      	cpsid	i
}
 80016d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016d8:	bf00      	nop
 80016da:	e7fd      	b.n	80016d8 <Error_Handler+0x8>

080016dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016e2:	2300      	movs	r3, #0
 80016e4:	607b      	str	r3, [r7, #4]
 80016e6:	4b12      	ldr	r3, [pc, #72]	@ (8001730 <HAL_MspInit+0x54>)
 80016e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016ea:	4a11      	ldr	r2, [pc, #68]	@ (8001730 <HAL_MspInit+0x54>)
 80016ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80016f2:	4b0f      	ldr	r3, [pc, #60]	@ (8001730 <HAL_MspInit+0x54>)
 80016f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016fa:	607b      	str	r3, [r7, #4]
 80016fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016fe:	2300      	movs	r3, #0
 8001700:	603b      	str	r3, [r7, #0]
 8001702:	4b0b      	ldr	r3, [pc, #44]	@ (8001730 <HAL_MspInit+0x54>)
 8001704:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001706:	4a0a      	ldr	r2, [pc, #40]	@ (8001730 <HAL_MspInit+0x54>)
 8001708:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800170c:	6413      	str	r3, [r2, #64]	@ 0x40
 800170e:	4b08      	ldr	r3, [pc, #32]	@ (8001730 <HAL_MspInit+0x54>)
 8001710:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001712:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001716:	603b      	str	r3, [r7, #0]
 8001718:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800171a:	2200      	movs	r2, #0
 800171c:	210f      	movs	r1, #15
 800171e:	f06f 0001 	mvn.w	r0, #1
 8001722:	f000 fb94 	bl	8001e4e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001726:	bf00      	nop
 8001728:	3708      	adds	r7, #8
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	40023800 	.word	0x40023800

08001734 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b08e      	sub	sp, #56	@ 0x38
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800173c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001740:	2200      	movs	r2, #0
 8001742:	601a      	str	r2, [r3, #0]
 8001744:	605a      	str	r2, [r3, #4]
 8001746:	609a      	str	r2, [r3, #8]
 8001748:	60da      	str	r2, [r3, #12]
 800174a:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	4a55      	ldr	r2, [pc, #340]	@ (80018a8 <HAL_ETH_MspInit+0x174>)
 8001752:	4293      	cmp	r3, r2
 8001754:	f040 80a4 	bne.w	80018a0 <HAL_ETH_MspInit+0x16c>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8001758:	2300      	movs	r3, #0
 800175a:	623b      	str	r3, [r7, #32]
 800175c:	4b53      	ldr	r3, [pc, #332]	@ (80018ac <HAL_ETH_MspInit+0x178>)
 800175e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001760:	4a52      	ldr	r2, [pc, #328]	@ (80018ac <HAL_ETH_MspInit+0x178>)
 8001762:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001766:	6313      	str	r3, [r2, #48]	@ 0x30
 8001768:	4b50      	ldr	r3, [pc, #320]	@ (80018ac <HAL_ETH_MspInit+0x178>)
 800176a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800176c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001770:	623b      	str	r3, [r7, #32]
 8001772:	6a3b      	ldr	r3, [r7, #32]
 8001774:	2300      	movs	r3, #0
 8001776:	61fb      	str	r3, [r7, #28]
 8001778:	4b4c      	ldr	r3, [pc, #304]	@ (80018ac <HAL_ETH_MspInit+0x178>)
 800177a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800177c:	4a4b      	ldr	r2, [pc, #300]	@ (80018ac <HAL_ETH_MspInit+0x178>)
 800177e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001782:	6313      	str	r3, [r2, #48]	@ 0x30
 8001784:	4b49      	ldr	r3, [pc, #292]	@ (80018ac <HAL_ETH_MspInit+0x178>)
 8001786:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001788:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800178c:	61fb      	str	r3, [r7, #28]
 800178e:	69fb      	ldr	r3, [r7, #28]
 8001790:	2300      	movs	r3, #0
 8001792:	61bb      	str	r3, [r7, #24]
 8001794:	4b45      	ldr	r3, [pc, #276]	@ (80018ac <HAL_ETH_MspInit+0x178>)
 8001796:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001798:	4a44      	ldr	r2, [pc, #272]	@ (80018ac <HAL_ETH_MspInit+0x178>)
 800179a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800179e:	6313      	str	r3, [r2, #48]	@ 0x30
 80017a0:	4b42      	ldr	r3, [pc, #264]	@ (80018ac <HAL_ETH_MspInit+0x178>)
 80017a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80017a8:	61bb      	str	r3, [r7, #24]
 80017aa:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80017ac:	2300      	movs	r3, #0
 80017ae:	617b      	str	r3, [r7, #20]
 80017b0:	4b3e      	ldr	r3, [pc, #248]	@ (80018ac <HAL_ETH_MspInit+0x178>)
 80017b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017b4:	4a3d      	ldr	r2, [pc, #244]	@ (80018ac <HAL_ETH_MspInit+0x178>)
 80017b6:	f043 0304 	orr.w	r3, r3, #4
 80017ba:	6313      	str	r3, [r2, #48]	@ 0x30
 80017bc:	4b3b      	ldr	r3, [pc, #236]	@ (80018ac <HAL_ETH_MspInit+0x178>)
 80017be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017c0:	f003 0304 	and.w	r3, r3, #4
 80017c4:	617b      	str	r3, [r7, #20]
 80017c6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017c8:	2300      	movs	r3, #0
 80017ca:	613b      	str	r3, [r7, #16]
 80017cc:	4b37      	ldr	r3, [pc, #220]	@ (80018ac <HAL_ETH_MspInit+0x178>)
 80017ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017d0:	4a36      	ldr	r2, [pc, #216]	@ (80018ac <HAL_ETH_MspInit+0x178>)
 80017d2:	f043 0301 	orr.w	r3, r3, #1
 80017d6:	6313      	str	r3, [r2, #48]	@ 0x30
 80017d8:	4b34      	ldr	r3, [pc, #208]	@ (80018ac <HAL_ETH_MspInit+0x178>)
 80017da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017dc:	f003 0301 	and.w	r3, r3, #1
 80017e0:	613b      	str	r3, [r7, #16]
 80017e2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017e4:	2300      	movs	r3, #0
 80017e6:	60fb      	str	r3, [r7, #12]
 80017e8:	4b30      	ldr	r3, [pc, #192]	@ (80018ac <HAL_ETH_MspInit+0x178>)
 80017ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ec:	4a2f      	ldr	r2, [pc, #188]	@ (80018ac <HAL_ETH_MspInit+0x178>)
 80017ee:	f043 0302 	orr.w	r3, r3, #2
 80017f2:	6313      	str	r3, [r2, #48]	@ 0x30
 80017f4:	4b2d      	ldr	r3, [pc, #180]	@ (80018ac <HAL_ETH_MspInit+0x178>)
 80017f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017f8:	f003 0302 	and.w	r3, r3, #2
 80017fc:	60fb      	str	r3, [r7, #12]
 80017fe:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001800:	2300      	movs	r3, #0
 8001802:	60bb      	str	r3, [r7, #8]
 8001804:	4b29      	ldr	r3, [pc, #164]	@ (80018ac <HAL_ETH_MspInit+0x178>)
 8001806:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001808:	4a28      	ldr	r2, [pc, #160]	@ (80018ac <HAL_ETH_MspInit+0x178>)
 800180a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800180e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001810:	4b26      	ldr	r3, [pc, #152]	@ (80018ac <HAL_ETH_MspInit+0x178>)
 8001812:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001814:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001818:	60bb      	str	r3, [r7, #8]
 800181a:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800181c:	2332      	movs	r3, #50	@ 0x32
 800181e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001820:	2302      	movs	r3, #2
 8001822:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001824:	2300      	movs	r3, #0
 8001826:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001828:	2303      	movs	r3, #3
 800182a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800182c:	230b      	movs	r3, #11
 800182e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001830:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001834:	4619      	mov	r1, r3
 8001836:	481e      	ldr	r0, [pc, #120]	@ (80018b0 <HAL_ETH_MspInit+0x17c>)
 8001838:	f000 fe90 	bl	800255c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800183c:	2386      	movs	r3, #134	@ 0x86
 800183e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001840:	2302      	movs	r3, #2
 8001842:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001844:	2300      	movs	r3, #0
 8001846:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001848:	2303      	movs	r3, #3
 800184a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800184c:	230b      	movs	r3, #11
 800184e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001850:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001854:	4619      	mov	r1, r3
 8001856:	4817      	ldr	r0, [pc, #92]	@ (80018b4 <HAL_ETH_MspInit+0x180>)
 8001858:	f000 fe80 	bl	800255c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800185c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001860:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001862:	2302      	movs	r3, #2
 8001864:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001866:	2300      	movs	r3, #0
 8001868:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800186a:	2303      	movs	r3, #3
 800186c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800186e:	230b      	movs	r3, #11
 8001870:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001872:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001876:	4619      	mov	r1, r3
 8001878:	480f      	ldr	r0, [pc, #60]	@ (80018b8 <HAL_ETH_MspInit+0x184>)
 800187a:	f000 fe6f 	bl	800255c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800187e:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8001882:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001884:	2302      	movs	r3, #2
 8001886:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001888:	2300      	movs	r3, #0
 800188a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800188c:	2303      	movs	r3, #3
 800188e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001890:	230b      	movs	r3, #11
 8001892:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001894:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001898:	4619      	mov	r1, r3
 800189a:	4808      	ldr	r0, [pc, #32]	@ (80018bc <HAL_ETH_MspInit+0x188>)
 800189c:	f000 fe5e 	bl	800255c <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 80018a0:	bf00      	nop
 80018a2:	3738      	adds	r7, #56	@ 0x38
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	40028000 	.word	0x40028000
 80018ac:	40023800 	.word	0x40023800
 80018b0:	40020800 	.word	0x40020800
 80018b4:	40020000 	.word	0x40020000
 80018b8:	40020400 	.word	0x40020400
 80018bc:	40021800 	.word	0x40021800

080018c0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b08a      	sub	sp, #40	@ 0x28
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018c8:	f107 0314 	add.w	r3, r7, #20
 80018cc:	2200      	movs	r2, #0
 80018ce:	601a      	str	r2, [r3, #0]
 80018d0:	605a      	str	r2, [r3, #4]
 80018d2:	609a      	str	r2, [r3, #8]
 80018d4:	60da      	str	r2, [r3, #12]
 80018d6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4a19      	ldr	r2, [pc, #100]	@ (8001944 <HAL_SPI_MspInit+0x84>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d12c      	bne.n	800193c <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI5_MspInit 0 */

    /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 80018e2:	2300      	movs	r3, #0
 80018e4:	613b      	str	r3, [r7, #16]
 80018e6:	4b18      	ldr	r3, [pc, #96]	@ (8001948 <HAL_SPI_MspInit+0x88>)
 80018e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018ea:	4a17      	ldr	r2, [pc, #92]	@ (8001948 <HAL_SPI_MspInit+0x88>)
 80018ec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80018f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80018f2:	4b15      	ldr	r3, [pc, #84]	@ (8001948 <HAL_SPI_MspInit+0x88>)
 80018f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80018fa:	613b      	str	r3, [r7, #16]
 80018fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80018fe:	2300      	movs	r3, #0
 8001900:	60fb      	str	r3, [r7, #12]
 8001902:	4b11      	ldr	r3, [pc, #68]	@ (8001948 <HAL_SPI_MspInit+0x88>)
 8001904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001906:	4a10      	ldr	r2, [pc, #64]	@ (8001948 <HAL_SPI_MspInit+0x88>)
 8001908:	f043 0320 	orr.w	r3, r3, #32
 800190c:	6313      	str	r3, [r2, #48]	@ 0x30
 800190e:	4b0e      	ldr	r3, [pc, #56]	@ (8001948 <HAL_SPI_MspInit+0x88>)
 8001910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001912:	f003 0320 	and.w	r3, r3, #32
 8001916:	60fb      	str	r3, [r7, #12]
 8001918:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800191a:	f44f 7360 	mov.w	r3, #896	@ 0x380
 800191e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001920:	2302      	movs	r3, #2
 8001922:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001924:	2300      	movs	r3, #0
 8001926:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001928:	2303      	movs	r3, #3
 800192a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 800192c:	2305      	movs	r3, #5
 800192e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001930:	f107 0314 	add.w	r3, r7, #20
 8001934:	4619      	mov	r1, r3
 8001936:	4805      	ldr	r0, [pc, #20]	@ (800194c <HAL_SPI_MspInit+0x8c>)
 8001938:	f000 fe10 	bl	800255c <HAL_GPIO_Init>

    /* USER CODE END SPI5_MspInit 1 */

  }

}
 800193c:	bf00      	nop
 800193e:	3728      	adds	r7, #40	@ 0x28
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}
 8001944:	40015000 	.word	0x40015000
 8001948:	40023800 	.word	0x40023800
 800194c:	40021400 	.word	0x40021400

08001950 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b08a      	sub	sp, #40	@ 0x28
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001958:	f107 0314 	add.w	r3, r7, #20
 800195c:	2200      	movs	r2, #0
 800195e:	601a      	str	r2, [r3, #0]
 8001960:	605a      	str	r2, [r3, #4]
 8001962:	609a      	str	r2, [r3, #8]
 8001964:	60da      	str	r2, [r3, #12]
 8001966:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4a19      	ldr	r2, [pc, #100]	@ (80019d4 <HAL_UART_MspInit+0x84>)
 800196e:	4293      	cmp	r3, r2
 8001970:	d12c      	bne.n	80019cc <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001972:	2300      	movs	r3, #0
 8001974:	613b      	str	r3, [r7, #16]
 8001976:	4b18      	ldr	r3, [pc, #96]	@ (80019d8 <HAL_UART_MspInit+0x88>)
 8001978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800197a:	4a17      	ldr	r2, [pc, #92]	@ (80019d8 <HAL_UART_MspInit+0x88>)
 800197c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001980:	6413      	str	r3, [r2, #64]	@ 0x40
 8001982:	4b15      	ldr	r3, [pc, #84]	@ (80019d8 <HAL_UART_MspInit+0x88>)
 8001984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001986:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800198a:	613b      	str	r3, [r7, #16]
 800198c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800198e:	2300      	movs	r3, #0
 8001990:	60fb      	str	r3, [r7, #12]
 8001992:	4b11      	ldr	r3, [pc, #68]	@ (80019d8 <HAL_UART_MspInit+0x88>)
 8001994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001996:	4a10      	ldr	r2, [pc, #64]	@ (80019d8 <HAL_UART_MspInit+0x88>)
 8001998:	f043 0308 	orr.w	r3, r3, #8
 800199c:	6313      	str	r3, [r2, #48]	@ 0x30
 800199e:	4b0e      	ldr	r3, [pc, #56]	@ (80019d8 <HAL_UART_MspInit+0x88>)
 80019a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019a2:	f003 0308 	and.w	r3, r3, #8
 80019a6:	60fb      	str	r3, [r7, #12]
 80019a8:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80019aa:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80019ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019b0:	2302      	movs	r3, #2
 80019b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b4:	2300      	movs	r3, #0
 80019b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019b8:	2303      	movs	r3, #3
 80019ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80019bc:	2307      	movs	r3, #7
 80019be:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80019c0:	f107 0314 	add.w	r3, r7, #20
 80019c4:	4619      	mov	r1, r3
 80019c6:	4805      	ldr	r0, [pc, #20]	@ (80019dc <HAL_UART_MspInit+0x8c>)
 80019c8:	f000 fdc8 	bl	800255c <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 80019cc:	bf00      	nop
 80019ce:	3728      	adds	r7, #40	@ 0x28
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}
 80019d4:	40004800 	.word	0x40004800
 80019d8:	40023800 	.word	0x40023800
 80019dc:	40020c00 	.word	0x40020c00

080019e0 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b08a      	sub	sp, #40	@ 0x28
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019e8:	f107 0314 	add.w	r3, r7, #20
 80019ec:	2200      	movs	r2, #0
 80019ee:	601a      	str	r2, [r3, #0]
 80019f0:	605a      	str	r2, [r3, #4]
 80019f2:	609a      	str	r2, [r3, #8]
 80019f4:	60da      	str	r2, [r3, #12]
 80019f6:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001a00:	d13f      	bne.n	8001a82 <HAL_PCD_MspInit+0xa2>
  {
    /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

    /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a02:	2300      	movs	r3, #0
 8001a04:	613b      	str	r3, [r7, #16]
 8001a06:	4b21      	ldr	r3, [pc, #132]	@ (8001a8c <HAL_PCD_MspInit+0xac>)
 8001a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a0a:	4a20      	ldr	r2, [pc, #128]	@ (8001a8c <HAL_PCD_MspInit+0xac>)
 8001a0c:	f043 0301 	orr.w	r3, r3, #1
 8001a10:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a12:	4b1e      	ldr	r3, [pc, #120]	@ (8001a8c <HAL_PCD_MspInit+0xac>)
 8001a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a16:	f003 0301 	and.w	r3, r3, #1
 8001a1a:	613b      	str	r3, [r7, #16]
 8001a1c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001a1e:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001a22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a24:	2302      	movs	r3, #2
 8001a26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a2c:	2303      	movs	r3, #3
 8001a2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001a30:	230a      	movs	r3, #10
 8001a32:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a34:	f107 0314 	add.w	r3, r7, #20
 8001a38:	4619      	mov	r1, r3
 8001a3a:	4815      	ldr	r0, [pc, #84]	@ (8001a90 <HAL_PCD_MspInit+0xb0>)
 8001a3c:	f000 fd8e 	bl	800255c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001a40:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001a44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a46:	2300      	movs	r3, #0
 8001a48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001a4e:	f107 0314 	add.w	r3, r7, #20
 8001a52:	4619      	mov	r1, r3
 8001a54:	480e      	ldr	r0, [pc, #56]	@ (8001a90 <HAL_PCD_MspInit+0xb0>)
 8001a56:	f000 fd81 	bl	800255c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001a5a:	4b0c      	ldr	r3, [pc, #48]	@ (8001a8c <HAL_PCD_MspInit+0xac>)
 8001a5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a5e:	4a0b      	ldr	r2, [pc, #44]	@ (8001a8c <HAL_PCD_MspInit+0xac>)
 8001a60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a64:	6353      	str	r3, [r2, #52]	@ 0x34
 8001a66:	2300      	movs	r3, #0
 8001a68:	60fb      	str	r3, [r7, #12]
 8001a6a:	4b08      	ldr	r3, [pc, #32]	@ (8001a8c <HAL_PCD_MspInit+0xac>)
 8001a6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a6e:	4a07      	ldr	r2, [pc, #28]	@ (8001a8c <HAL_PCD_MspInit+0xac>)
 8001a70:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a74:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a76:	4b05      	ldr	r3, [pc, #20]	@ (8001a8c <HAL_PCD_MspInit+0xac>)
 8001a78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a7a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a7e:	60fb      	str	r3, [r7, #12]
 8001a80:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8001a82:	bf00      	nop
 8001a84:	3728      	adds	r7, #40	@ 0x28
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	40023800 	.word	0x40023800
 8001a90:	40020000 	.word	0x40020000

08001a94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a98:	bf00      	nop
 8001a9a:	e7fd      	b.n	8001a98 <NMI_Handler+0x4>

08001a9c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001aa0:	bf00      	nop
 8001aa2:	e7fd      	b.n	8001aa0 <HardFault_Handler+0x4>

08001aa4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001aa8:	bf00      	nop
 8001aaa:	e7fd      	b.n	8001aa8 <MemManage_Handler+0x4>

08001aac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001aac:	b480      	push	{r7}
 8001aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ab0:	bf00      	nop
 8001ab2:	e7fd      	b.n	8001ab0 <BusFault_Handler+0x4>

08001ab4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ab8:	bf00      	nop
 8001aba:	e7fd      	b.n	8001ab8 <UsageFault_Handler+0x4>

08001abc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ac0:	bf00      	nop
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr

08001aca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001aca:	b580      	push	{r7, lr}
 8001acc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ace:	f000 f89f 	bl	8001c10 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001ad2:	f004 fc63 	bl	800639c <xTaskGetSchedulerState>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b01      	cmp	r3, #1
 8001ada:	d001      	beq.n	8001ae0 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001adc:	f005 fa5c 	bl	8006f98 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ae0:	bf00      	nop
 8001ae2:	bd80      	pop	{r7, pc}

08001ae4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8001ae8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001aec:	f000 fefc 	bl	80028e8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001af0:	bf00      	nop
 8001af2:	bd80      	pop	{r7, pc}

08001af4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001af8:	4b06      	ldr	r3, [pc, #24]	@ (8001b14 <SystemInit+0x20>)
 8001afa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001afe:	4a05      	ldr	r2, [pc, #20]	@ (8001b14 <SystemInit+0x20>)
 8001b00:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b04:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b08:	bf00      	nop
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr
 8001b12:	bf00      	nop
 8001b14:	e000ed00 	.word	0xe000ed00

08001b18 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001b18:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001b50 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001b1c:	f7ff ffea 	bl	8001af4 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b20:	480c      	ldr	r0, [pc, #48]	@ (8001b54 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b22:	490d      	ldr	r1, [pc, #52]	@ (8001b58 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b24:	4a0d      	ldr	r2, [pc, #52]	@ (8001b5c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b28:	e002      	b.n	8001b30 <LoopCopyDataInit>

08001b2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b2e:	3304      	adds	r3, #4

08001b30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b34:	d3f9      	bcc.n	8001b2a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b36:	4a0a      	ldr	r2, [pc, #40]	@ (8001b60 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b38:	4c0a      	ldr	r4, [pc, #40]	@ (8001b64 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b3c:	e001      	b.n	8001b42 <LoopFillZerobss>

08001b3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b40:	3204      	adds	r2, #4

08001b42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b44:	d3fb      	bcc.n	8001b3e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001b46:	f005 fcaf 	bl	80074a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b4a:	f7ff fa6f 	bl	800102c <main>
  bx  lr    
 8001b4e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001b50:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001b54:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b58:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8001b5c:	08007878 	.word	0x08007878
  ldr r2, =_sbss
 8001b60:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8001b64:	20005148 	.word	0x20005148

08001b68 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b68:	e7fe      	b.n	8001b68 <ADC_IRQHandler>
	...

08001b6c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b70:	4b0e      	ldr	r3, [pc, #56]	@ (8001bac <HAL_Init+0x40>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4a0d      	ldr	r2, [pc, #52]	@ (8001bac <HAL_Init+0x40>)
 8001b76:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001b7a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b7c:	4b0b      	ldr	r3, [pc, #44]	@ (8001bac <HAL_Init+0x40>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	4a0a      	ldr	r2, [pc, #40]	@ (8001bac <HAL_Init+0x40>)
 8001b82:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001b86:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b88:	4b08      	ldr	r3, [pc, #32]	@ (8001bac <HAL_Init+0x40>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4a07      	ldr	r2, [pc, #28]	@ (8001bac <HAL_Init+0x40>)
 8001b8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b92:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b94:	2003      	movs	r0, #3
 8001b96:	f000 f94f 	bl	8001e38 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b9a:	200f      	movs	r0, #15
 8001b9c:	f000 f808 	bl	8001bb0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ba0:	f7ff fd9c 	bl	80016dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ba4:	2300      	movs	r3, #0
}
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	40023c00 	.word	0x40023c00

08001bb0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b082      	sub	sp, #8
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001bb8:	4b12      	ldr	r3, [pc, #72]	@ (8001c04 <HAL_InitTick+0x54>)
 8001bba:	681a      	ldr	r2, [r3, #0]
 8001bbc:	4b12      	ldr	r3, [pc, #72]	@ (8001c08 <HAL_InitTick+0x58>)
 8001bbe:	781b      	ldrb	r3, [r3, #0]
 8001bc0:	4619      	mov	r1, r3
 8001bc2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001bc6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bca:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f000 f967 	bl	8001ea2 <HAL_SYSTICK_Config>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d001      	beq.n	8001bde <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001bda:	2301      	movs	r3, #1
 8001bdc:	e00e      	b.n	8001bfc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2b0f      	cmp	r3, #15
 8001be2:	d80a      	bhi.n	8001bfa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001be4:	2200      	movs	r2, #0
 8001be6:	6879      	ldr	r1, [r7, #4]
 8001be8:	f04f 30ff 	mov.w	r0, #4294967295
 8001bec:	f000 f92f 	bl	8001e4e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001bf0:	4a06      	ldr	r2, [pc, #24]	@ (8001c0c <HAL_InitTick+0x5c>)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	e000      	b.n	8001bfc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001bfa:	2301      	movs	r3, #1
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	3708      	adds	r7, #8
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	20000004 	.word	0x20000004
 8001c08:	2000000c 	.word	0x2000000c
 8001c0c:	20000008 	.word	0x20000008

08001c10 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c10:	b480      	push	{r7}
 8001c12:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c14:	4b06      	ldr	r3, [pc, #24]	@ (8001c30 <HAL_IncTick+0x20>)
 8001c16:	781b      	ldrb	r3, [r3, #0]
 8001c18:	461a      	mov	r2, r3
 8001c1a:	4b06      	ldr	r3, [pc, #24]	@ (8001c34 <HAL_IncTick+0x24>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4413      	add	r3, r2
 8001c20:	4a04      	ldr	r2, [pc, #16]	@ (8001c34 <HAL_IncTick+0x24>)
 8001c22:	6013      	str	r3, [r2, #0]
}
 8001c24:	bf00      	nop
 8001c26:	46bd      	mov	sp, r7
 8001c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2c:	4770      	bx	lr
 8001c2e:	bf00      	nop
 8001c30:	2000000c 	.word	0x2000000c
 8001c34:	200007f4 	.word	0x200007f4

08001c38 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0
  return uwTick;
 8001c3c:	4b03      	ldr	r3, [pc, #12]	@ (8001c4c <HAL_GetTick+0x14>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
}
 8001c40:	4618      	mov	r0, r3
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr
 8001c4a:	bf00      	nop
 8001c4c:	200007f4 	.word	0x200007f4

08001c50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b084      	sub	sp, #16
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c58:	f7ff ffee 	bl	8001c38 <HAL_GetTick>
 8001c5c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c68:	d005      	beq.n	8001c76 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c6a:	4b0a      	ldr	r3, [pc, #40]	@ (8001c94 <HAL_Delay+0x44>)
 8001c6c:	781b      	ldrb	r3, [r3, #0]
 8001c6e:	461a      	mov	r2, r3
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	4413      	add	r3, r2
 8001c74:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001c76:	bf00      	nop
 8001c78:	f7ff ffde 	bl	8001c38 <HAL_GetTick>
 8001c7c:	4602      	mov	r2, r0
 8001c7e:	68bb      	ldr	r3, [r7, #8]
 8001c80:	1ad3      	subs	r3, r2, r3
 8001c82:	68fa      	ldr	r2, [r7, #12]
 8001c84:	429a      	cmp	r2, r3
 8001c86:	d8f7      	bhi.n	8001c78 <HAL_Delay+0x28>
  {
  }
}
 8001c88:	bf00      	nop
 8001c8a:	bf00      	nop
 8001c8c:	3710      	adds	r7, #16
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	2000000c 	.word	0x2000000c

08001c98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b085      	sub	sp, #20
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	f003 0307 	and.w	r3, r3, #7
 8001ca6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ca8:	4b0c      	ldr	r3, [pc, #48]	@ (8001cdc <__NVIC_SetPriorityGrouping+0x44>)
 8001caa:	68db      	ldr	r3, [r3, #12]
 8001cac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cae:	68ba      	ldr	r2, [r7, #8]
 8001cb0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cbc:	68bb      	ldr	r3, [r7, #8]
 8001cbe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001cc0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001cc4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001cc8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cca:	4a04      	ldr	r2, [pc, #16]	@ (8001cdc <__NVIC_SetPriorityGrouping+0x44>)
 8001ccc:	68bb      	ldr	r3, [r7, #8]
 8001cce:	60d3      	str	r3, [r2, #12]
}
 8001cd0:	bf00      	nop
 8001cd2:	3714      	adds	r7, #20
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cda:	4770      	bx	lr
 8001cdc:	e000ed00 	.word	0xe000ed00

08001ce0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ce4:	4b04      	ldr	r3, [pc, #16]	@ (8001cf8 <__NVIC_GetPriorityGrouping+0x18>)
 8001ce6:	68db      	ldr	r3, [r3, #12]
 8001ce8:	0a1b      	lsrs	r3, r3, #8
 8001cea:	f003 0307 	and.w	r3, r3, #7
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf6:	4770      	bx	lr
 8001cf8:	e000ed00 	.word	0xe000ed00

08001cfc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b083      	sub	sp, #12
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	4603      	mov	r3, r0
 8001d04:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	db0b      	blt.n	8001d26 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d0e:	79fb      	ldrb	r3, [r7, #7]
 8001d10:	f003 021f 	and.w	r2, r3, #31
 8001d14:	4907      	ldr	r1, [pc, #28]	@ (8001d34 <__NVIC_EnableIRQ+0x38>)
 8001d16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d1a:	095b      	lsrs	r3, r3, #5
 8001d1c:	2001      	movs	r0, #1
 8001d1e:	fa00 f202 	lsl.w	r2, r0, r2
 8001d22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001d26:	bf00      	nop
 8001d28:	370c      	adds	r7, #12
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d30:	4770      	bx	lr
 8001d32:	bf00      	nop
 8001d34:	e000e100 	.word	0xe000e100

08001d38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b083      	sub	sp, #12
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	4603      	mov	r3, r0
 8001d40:	6039      	str	r1, [r7, #0]
 8001d42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	db0a      	blt.n	8001d62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	b2da      	uxtb	r2, r3
 8001d50:	490c      	ldr	r1, [pc, #48]	@ (8001d84 <__NVIC_SetPriority+0x4c>)
 8001d52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d56:	0112      	lsls	r2, r2, #4
 8001d58:	b2d2      	uxtb	r2, r2
 8001d5a:	440b      	add	r3, r1
 8001d5c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d60:	e00a      	b.n	8001d78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	b2da      	uxtb	r2, r3
 8001d66:	4908      	ldr	r1, [pc, #32]	@ (8001d88 <__NVIC_SetPriority+0x50>)
 8001d68:	79fb      	ldrb	r3, [r7, #7]
 8001d6a:	f003 030f 	and.w	r3, r3, #15
 8001d6e:	3b04      	subs	r3, #4
 8001d70:	0112      	lsls	r2, r2, #4
 8001d72:	b2d2      	uxtb	r2, r2
 8001d74:	440b      	add	r3, r1
 8001d76:	761a      	strb	r2, [r3, #24]
}
 8001d78:	bf00      	nop
 8001d7a:	370c      	adds	r7, #12
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr
 8001d84:	e000e100 	.word	0xe000e100
 8001d88:	e000ed00 	.word	0xe000ed00

08001d8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b089      	sub	sp, #36	@ 0x24
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	60f8      	str	r0, [r7, #12]
 8001d94:	60b9      	str	r1, [r7, #8]
 8001d96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	f003 0307 	and.w	r3, r3, #7
 8001d9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001da0:	69fb      	ldr	r3, [r7, #28]
 8001da2:	f1c3 0307 	rsb	r3, r3, #7
 8001da6:	2b04      	cmp	r3, #4
 8001da8:	bf28      	it	cs
 8001daa:	2304      	movcs	r3, #4
 8001dac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dae:	69fb      	ldr	r3, [r7, #28]
 8001db0:	3304      	adds	r3, #4
 8001db2:	2b06      	cmp	r3, #6
 8001db4:	d902      	bls.n	8001dbc <NVIC_EncodePriority+0x30>
 8001db6:	69fb      	ldr	r3, [r7, #28]
 8001db8:	3b03      	subs	r3, #3
 8001dba:	e000      	b.n	8001dbe <NVIC_EncodePriority+0x32>
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dc0:	f04f 32ff 	mov.w	r2, #4294967295
 8001dc4:	69bb      	ldr	r3, [r7, #24]
 8001dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dca:	43da      	mvns	r2, r3
 8001dcc:	68bb      	ldr	r3, [r7, #8]
 8001dce:	401a      	ands	r2, r3
 8001dd0:	697b      	ldr	r3, [r7, #20]
 8001dd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001dd4:	f04f 31ff 	mov.w	r1, #4294967295
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	fa01 f303 	lsl.w	r3, r1, r3
 8001dde:	43d9      	mvns	r1, r3
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001de4:	4313      	orrs	r3, r2
         );
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	3724      	adds	r7, #36	@ 0x24
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr
	...

08001df4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b082      	sub	sp, #8
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	3b01      	subs	r3, #1
 8001e00:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e04:	d301      	bcc.n	8001e0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e06:	2301      	movs	r3, #1
 8001e08:	e00f      	b.n	8001e2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e0a:	4a0a      	ldr	r2, [pc, #40]	@ (8001e34 <SysTick_Config+0x40>)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	3b01      	subs	r3, #1
 8001e10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e12:	210f      	movs	r1, #15
 8001e14:	f04f 30ff 	mov.w	r0, #4294967295
 8001e18:	f7ff ff8e 	bl	8001d38 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e1c:	4b05      	ldr	r3, [pc, #20]	@ (8001e34 <SysTick_Config+0x40>)
 8001e1e:	2200      	movs	r2, #0
 8001e20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e22:	4b04      	ldr	r3, [pc, #16]	@ (8001e34 <SysTick_Config+0x40>)
 8001e24:	2207      	movs	r2, #7
 8001e26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e28:	2300      	movs	r3, #0
}
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	3708      	adds	r7, #8
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	e000e010 	.word	0xe000e010

08001e38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b082      	sub	sp, #8
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e40:	6878      	ldr	r0, [r7, #4]
 8001e42:	f7ff ff29 	bl	8001c98 <__NVIC_SetPriorityGrouping>
}
 8001e46:	bf00      	nop
 8001e48:	3708      	adds	r7, #8
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}

08001e4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e4e:	b580      	push	{r7, lr}
 8001e50:	b086      	sub	sp, #24
 8001e52:	af00      	add	r7, sp, #0
 8001e54:	4603      	mov	r3, r0
 8001e56:	60b9      	str	r1, [r7, #8]
 8001e58:	607a      	str	r2, [r7, #4]
 8001e5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e60:	f7ff ff3e 	bl	8001ce0 <__NVIC_GetPriorityGrouping>
 8001e64:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e66:	687a      	ldr	r2, [r7, #4]
 8001e68:	68b9      	ldr	r1, [r7, #8]
 8001e6a:	6978      	ldr	r0, [r7, #20]
 8001e6c:	f7ff ff8e 	bl	8001d8c <NVIC_EncodePriority>
 8001e70:	4602      	mov	r2, r0
 8001e72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e76:	4611      	mov	r1, r2
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f7ff ff5d 	bl	8001d38 <__NVIC_SetPriority>
}
 8001e7e:	bf00      	nop
 8001e80:	3718      	adds	r7, #24
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}

08001e86 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e86:	b580      	push	{r7, lr}
 8001e88:	b082      	sub	sp, #8
 8001e8a:	af00      	add	r7, sp, #0
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e94:	4618      	mov	r0, r3
 8001e96:	f7ff ff31 	bl	8001cfc <__NVIC_EnableIRQ>
}
 8001e9a:	bf00      	nop
 8001e9c:	3708      	adds	r7, #8
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}

08001ea2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ea2:	b580      	push	{r7, lr}
 8001ea4:	b082      	sub	sp, #8
 8001ea6:	af00      	add	r7, sp, #0
 8001ea8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001eaa:	6878      	ldr	r0, [r7, #4]
 8001eac:	f7ff ffa2 	bl	8001df4 <SysTick_Config>
 8001eb0:	4603      	mov	r3, r0
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	3708      	adds	r7, #8
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
	...

08001ebc <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b084      	sub	sp, #16
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d101      	bne.n	8001ece <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	e08a      	b.n	8001fe4 <HAL_ETH_Init+0x128>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d106      	bne.n	8001ee6 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2220      	movs	r2, #32
 8001edc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001ee0:	6878      	ldr	r0, [r7, #4]
 8001ee2:	f7ff fc27 	bl	8001734 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	60bb      	str	r3, [r7, #8]
 8001eea:	4b40      	ldr	r3, [pc, #256]	@ (8001fec <HAL_ETH_Init+0x130>)
 8001eec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eee:	4a3f      	ldr	r2, [pc, #252]	@ (8001fec <HAL_ETH_Init+0x130>)
 8001ef0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ef4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ef6:	4b3d      	ldr	r3, [pc, #244]	@ (8001fec <HAL_ETH_Init+0x130>)
 8001ef8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001efa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001efe:	60bb      	str	r3, [r7, #8]
 8001f00:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8001f02:	4b3b      	ldr	r3, [pc, #236]	@ (8001ff0 <HAL_ETH_Init+0x134>)
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	4a3a      	ldr	r2, [pc, #232]	@ (8001ff0 <HAL_ETH_Init+0x134>)
 8001f08:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8001f0c:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8001f0e:	4b38      	ldr	r3, [pc, #224]	@ (8001ff0 <HAL_ETH_Init+0x134>)
 8001f10:	685a      	ldr	r2, [r3, #4]
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	689b      	ldr	r3, [r3, #8]
 8001f16:	4936      	ldr	r1, [pc, #216]	@ (8001ff0 <HAL_ETH_Init+0x134>)
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8001f1c:	4b34      	ldr	r3, [pc, #208]	@ (8001ff0 <HAL_ETH_Init+0x134>)
 8001f1e:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	687a      	ldr	r2, [r7, #4]
 8001f2c:	6812      	ldr	r2, [r2, #0]
 8001f2e:	f043 0301 	orr.w	r3, r3, #1
 8001f32:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001f36:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001f38:	f7ff fe7e 	bl	8001c38 <HAL_GetTick>
 8001f3c:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001f3e:	e011      	b.n	8001f64 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001f40:	f7ff fe7a 	bl	8001c38 <HAL_GetTick>
 8001f44:	4602      	mov	r2, r0
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	1ad3      	subs	r3, r2, r3
 8001f4a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001f4e:	d909      	bls.n	8001f64 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2204      	movs	r2, #4
 8001f54:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	22e0      	movs	r2, #224	@ 0xe0
 8001f5c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8001f60:	2301      	movs	r3, #1
 8001f62:	e03f      	b.n	8001fe4 <HAL_ETH_Init+0x128>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f003 0301 	and.w	r3, r3, #1
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d1e4      	bne.n	8001f40 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8001f76:	6878      	ldr	r0, [r7, #4]
 8001f78:	f000 f97a 	bl	8002270 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8001f7c:	6878      	ldr	r0, [r7, #4]
 8001f7e:	f000 fa25 	bl	80023cc <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001f82:	6878      	ldr	r0, [r7, #4]
 8001f84:	f000 fa7b 	bl	800247e <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	461a      	mov	r2, r3
 8001f8e:	2100      	movs	r1, #0
 8001f90:	6878      	ldr	r0, [r7, #4]
 8001f92:	f000 f9e3 	bl	800235c <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8001fa4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8001fae:	687a      	ldr	r2, [r7, #4]
 8001fb0:	6812      	ldr	r2, [r2, #0]
 8001fb2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001fb6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001fba:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8001fce:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	2210      	movs	r2, #16
 8001fde:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8001fe2:	2300      	movs	r3, #0
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	3710      	adds	r7, #16
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	40023800 	.word	0x40023800
 8001ff0:	40013800 	.word	0x40013800

08001ff4 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b084      	sub	sp, #16
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
 8001ffc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8002006:	68fa      	ldr	r2, [r7, #12]
 8002008:	4b53      	ldr	r3, [pc, #332]	@ (8002158 <ETH_SetMACConfig+0x164>)
 800200a:	4013      	ands	r3, r2
 800200c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	7b9b      	ldrb	r3, [r3, #14]
 8002012:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002014:	683a      	ldr	r2, [r7, #0]
 8002016:	7c12      	ldrb	r2, [r2, #16]
 8002018:	2a00      	cmp	r2, #0
 800201a:	d102      	bne.n	8002022 <ETH_SetMACConfig+0x2e>
 800201c:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8002020:	e000      	b.n	8002024 <ETH_SetMACConfig+0x30>
 8002022:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8002024:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002026:	683a      	ldr	r2, [r7, #0]
 8002028:	7c52      	ldrb	r2, [r2, #17]
 800202a:	2a00      	cmp	r2, #0
 800202c:	d102      	bne.n	8002034 <ETH_SetMACConfig+0x40>
 800202e:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8002032:	e000      	b.n	8002036 <ETH_SetMACConfig+0x42>
 8002034:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002036:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800203c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	7fdb      	ldrb	r3, [r3, #31]
 8002042:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8002044:	431a      	orrs	r2, r3
                        macconf->Speed |
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800204a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 800204c:	683a      	ldr	r2, [r7, #0]
 800204e:	7f92      	ldrb	r2, [r2, #30]
 8002050:	2a00      	cmp	r2, #0
 8002052:	d102      	bne.n	800205a <ETH_SetMACConfig+0x66>
 8002054:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002058:	e000      	b.n	800205c <ETH_SetMACConfig+0x68>
 800205a:	2200      	movs	r2, #0
                        macconf->Speed |
 800205c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	7f1b      	ldrb	r3, [r3, #28]
 8002062:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002064:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800206a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	791b      	ldrb	r3, [r3, #4]
 8002070:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8002072:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002074:	683a      	ldr	r2, [r7, #0]
 8002076:	f892 2020 	ldrb.w	r2, [r2, #32]
 800207a:	2a00      	cmp	r2, #0
 800207c:	d102      	bne.n	8002084 <ETH_SetMACConfig+0x90>
 800207e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002082:	e000      	b.n	8002086 <ETH_SetMACConfig+0x92>
 8002084:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002086:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	7bdb      	ldrb	r3, [r3, #15]
 800208c:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800208e:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002094:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800209c:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800209e:	4313      	orrs	r3, r2
 80020a0:	68fa      	ldr	r2, [r7, #12]
 80020a2:	4313      	orrs	r3, r2
 80020a4:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	68fa      	ldr	r2, [r7, #12]
 80020ac:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80020b6:	2001      	movs	r0, #1
 80020b8:	f7ff fdca 	bl	8001c50 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	68fa      	ldr	r2, [r7, #12]
 80020c2:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	699b      	ldr	r3, [r3, #24]
 80020ca:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80020cc:	68fa      	ldr	r2, [r7, #12]
 80020ce:	f64f 7341 	movw	r3, #65345	@ 0xff41
 80020d2:	4013      	ands	r3, r2
 80020d4:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020da:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80020dc:	683a      	ldr	r2, [r7, #0]
 80020de:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 80020e2:	2a00      	cmp	r2, #0
 80020e4:	d101      	bne.n	80020ea <ETH_SetMACConfig+0xf6>
 80020e6:	2280      	movs	r2, #128	@ 0x80
 80020e8:	e000      	b.n	80020ec <ETH_SetMACConfig+0xf8>
 80020ea:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80020ec:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80020f2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80020f4:	683a      	ldr	r2, [r7, #0]
 80020f6:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 80020fa:	2a01      	cmp	r2, #1
 80020fc:	d101      	bne.n	8002102 <ETH_SetMACConfig+0x10e>
 80020fe:	2208      	movs	r2, #8
 8002100:	e000      	b.n	8002104 <ETH_SetMACConfig+0x110>
 8002102:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8002104:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8002106:	683a      	ldr	r2, [r7, #0]
 8002108:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 800210c:	2a01      	cmp	r2, #1
 800210e:	d101      	bne.n	8002114 <ETH_SetMACConfig+0x120>
 8002110:	2204      	movs	r2, #4
 8002112:	e000      	b.n	8002116 <ETH_SetMACConfig+0x122>
 8002114:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002116:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8002118:	683a      	ldr	r2, [r7, #0]
 800211a:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 800211e:	2a01      	cmp	r2, #1
 8002120:	d101      	bne.n	8002126 <ETH_SetMACConfig+0x132>
 8002122:	2202      	movs	r2, #2
 8002124:	e000      	b.n	8002128 <ETH_SetMACConfig+0x134>
 8002126:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002128:	4313      	orrs	r3, r2
 800212a:	68fa      	ldr	r2, [r7, #12]
 800212c:	4313      	orrs	r3, r2
 800212e:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	68fa      	ldr	r2, [r7, #12]
 8002136:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	699b      	ldr	r3, [r3, #24]
 800213e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002140:	2001      	movs	r0, #1
 8002142:	f7ff fd85 	bl	8001c50 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	68fa      	ldr	r2, [r7, #12]
 800214c:	619a      	str	r2, [r3, #24]
}
 800214e:	bf00      	nop
 8002150:	3710      	adds	r7, #16
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	fd20810f 	.word	0xfd20810f

0800215c <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b084      	sub	sp, #16
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
 8002164:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800216e:	699b      	ldr	r3, [r3, #24]
 8002170:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8002172:	68fa      	ldr	r2, [r7, #12]
 8002174:	4b3d      	ldr	r3, [pc, #244]	@ (800226c <ETH_SetDMAConfig+0x110>)
 8002176:	4013      	ands	r3, r2
 8002178:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	7b1b      	ldrb	r3, [r3, #12]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d102      	bne.n	8002188 <ETH_SetDMAConfig+0x2c>
 8002182:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002186:	e000      	b.n	800218a <ETH_SetDMAConfig+0x2e>
 8002188:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	7b5b      	ldrb	r3, [r3, #13]
 800218e:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002190:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002192:	683a      	ldr	r2, [r7, #0]
 8002194:	7f52      	ldrb	r2, [r2, #29]
 8002196:	2a00      	cmp	r2, #0
 8002198:	d102      	bne.n	80021a0 <ETH_SetDMAConfig+0x44>
 800219a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800219e:	e000      	b.n	80021a2 <ETH_SetDMAConfig+0x46>
 80021a0:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80021a2:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	7b9b      	ldrb	r3, [r3, #14]
 80021a8:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80021aa:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80021b0:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	7f1b      	ldrb	r3, [r3, #28]
 80021b6:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 80021b8:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	7f9b      	ldrb	r3, [r3, #30]
 80021be:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80021c0:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80021c6:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80021ce:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80021d0:	4313      	orrs	r3, r2
 80021d2:	68fa      	ldr	r2, [r7, #12]
 80021d4:	4313      	orrs	r3, r2
 80021d6:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80021e0:	461a      	mov	r2, r3
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80021ee:	699b      	ldr	r3, [r3, #24]
 80021f0:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80021f2:	2001      	movs	r0, #1
 80021f4:	f7ff fd2c 	bl	8001c50 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002200:	461a      	mov	r2, r3
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	791b      	ldrb	r3, [r3, #4]
 800220a:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002210:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8002216:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800221c:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002224:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8002226:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800222c:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800222e:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002234:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002236:	687a      	ldr	r2, [r7, #4]
 8002238:	6812      	ldr	r2, [r2, #0]
 800223a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800223e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002242:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002250:	2001      	movs	r0, #1
 8002252:	f7ff fcfd 	bl	8001c50 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800225e:	461a      	mov	r2, r3
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	6013      	str	r3, [r2, #0]
}
 8002264:	bf00      	nop
 8002266:	3710      	adds	r7, #16
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}
 800226c:	f8de3f23 	.word	0xf8de3f23

08002270 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b0a6      	sub	sp, #152	@ 0x98
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8002278:	2301      	movs	r3, #1
 800227a:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 800227e:	2301      	movs	r3, #1
 8002280:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8002284:	2300      	movs	r3, #0
 8002286:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8002288:	2300      	movs	r3, #0
 800228a:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 800228e:	2301      	movs	r3, #1
 8002290:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8002294:	2300      	movs	r3, #0
 8002296:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 800229a:	2301      	movs	r3, #1
 800229c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 80022a0:	2301      	movs	r3, #1
 80022a2:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80022a6:	2300      	movs	r3, #0
 80022a8:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80022ac:	2300      	movs	r3, #0
 80022ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80022b2:	2300      	movs	r3, #0
 80022b4:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80022b6:	2300      	movs	r3, #0
 80022b8:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 80022bc:	2300      	movs	r3, #0
 80022be:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 80022c0:	2300      	movs	r3, #0
 80022c2:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80022c6:	2300      	movs	r3, #0
 80022c8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80022cc:	2300      	movs	r3, #0
 80022ce:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 80022d2:	2300      	movs	r3, #0
 80022d4:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 80022d8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80022dc:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80022de:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80022e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80022e4:	2300      	movs	r3, #0
 80022e6:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80022ea:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80022ee:	4619      	mov	r1, r3
 80022f0:	6878      	ldr	r0, [r7, #4]
 80022f2:	f7ff fe7f 	bl	8001ff4 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80022f6:	2301      	movs	r3, #1
 80022f8:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80022fa:	2301      	movs	r3, #1
 80022fc:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80022fe:	2301      	movs	r3, #1
 8002300:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8002304:	2301      	movs	r3, #1
 8002306:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8002308:	2300      	movs	r3, #0
 800230a:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 800230c:	2300      	movs	r3, #0
 800230e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8002312:	2300      	movs	r3, #0
 8002314:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8002318:	2300      	movs	r3, #0
 800231a:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 800231c:	2301      	movs	r3, #1
 800231e:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8002322:	2301      	movs	r3, #1
 8002324:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8002326:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800232a:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800232c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002330:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8002332:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002336:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8002338:	2301      	movs	r3, #1
 800233a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 800233e:	2300      	movs	r3, #0
 8002340:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8002342:	2300      	movs	r3, #0
 8002344:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8002346:	f107 0308 	add.w	r3, r7, #8
 800234a:	4619      	mov	r1, r3
 800234c:	6878      	ldr	r0, [r7, #4]
 800234e:	f7ff ff05 	bl	800215c <ETH_SetDMAConfig>
}
 8002352:	bf00      	nop
 8002354:	3798      	adds	r7, #152	@ 0x98
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
	...

0800235c <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 800235c:	b480      	push	{r7}
 800235e:	b087      	sub	sp, #28
 8002360:	af00      	add	r7, sp, #0
 8002362:	60f8      	str	r0, [r7, #12]
 8002364:	60b9      	str	r1, [r7, #8]
 8002366:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	3305      	adds	r3, #5
 800236c:	781b      	ldrb	r3, [r3, #0]
 800236e:	021b      	lsls	r3, r3, #8
 8002370:	687a      	ldr	r2, [r7, #4]
 8002372:	3204      	adds	r2, #4
 8002374:	7812      	ldrb	r2, [r2, #0]
 8002376:	4313      	orrs	r3, r2
 8002378:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800237a:	68ba      	ldr	r2, [r7, #8]
 800237c:	4b11      	ldr	r3, [pc, #68]	@ (80023c4 <ETH_MACAddressConfig+0x68>)
 800237e:	4413      	add	r3, r2
 8002380:	461a      	mov	r2, r3
 8002382:	697b      	ldr	r3, [r7, #20]
 8002384:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	3303      	adds	r3, #3
 800238a:	781b      	ldrb	r3, [r3, #0]
 800238c:	061a      	lsls	r2, r3, #24
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	3302      	adds	r3, #2
 8002392:	781b      	ldrb	r3, [r3, #0]
 8002394:	041b      	lsls	r3, r3, #16
 8002396:	431a      	orrs	r2, r3
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	3301      	adds	r3, #1
 800239c:	781b      	ldrb	r3, [r3, #0]
 800239e:	021b      	lsls	r3, r3, #8
 80023a0:	4313      	orrs	r3, r2
 80023a2:	687a      	ldr	r2, [r7, #4]
 80023a4:	7812      	ldrb	r2, [r2, #0]
 80023a6:	4313      	orrs	r3, r2
 80023a8:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80023aa:	68ba      	ldr	r2, [r7, #8]
 80023ac:	4b06      	ldr	r3, [pc, #24]	@ (80023c8 <ETH_MACAddressConfig+0x6c>)
 80023ae:	4413      	add	r3, r2
 80023b0:	461a      	mov	r2, r3
 80023b2:	697b      	ldr	r3, [r7, #20]
 80023b4:	6013      	str	r3, [r2, #0]
}
 80023b6:	bf00      	nop
 80023b8:	371c      	adds	r7, #28
 80023ba:	46bd      	mov	sp, r7
 80023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c0:	4770      	bx	lr
 80023c2:	bf00      	nop
 80023c4:	40028040 	.word	0x40028040
 80023c8:	40028044 	.word	0x40028044

080023cc <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80023cc:	b480      	push	{r7}
 80023ce:	b085      	sub	sp, #20
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80023d4:	2300      	movs	r3, #0
 80023d6:	60fb      	str	r3, [r7, #12]
 80023d8:	e03e      	b.n	8002458 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	68d9      	ldr	r1, [r3, #12]
 80023de:	68fa      	ldr	r2, [r7, #12]
 80023e0:	4613      	mov	r3, r2
 80023e2:	009b      	lsls	r3, r3, #2
 80023e4:	4413      	add	r3, r2
 80023e6:	00db      	lsls	r3, r3, #3
 80023e8:	440b      	add	r3, r1
 80023ea:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 80023ec:	68bb      	ldr	r3, [r7, #8]
 80023ee:	2200      	movs	r2, #0
 80023f0:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 80023f2:	68bb      	ldr	r3, [r7, #8]
 80023f4:	2200      	movs	r2, #0
 80023f6:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 80023f8:	68bb      	ldr	r3, [r7, #8]
 80023fa:	2200      	movs	r2, #0
 80023fc:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 80023fe:	68bb      	ldr	r3, [r7, #8]
 8002400:	2200      	movs	r2, #0
 8002402:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8002404:	68b9      	ldr	r1, [r7, #8]
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	68fa      	ldr	r2, [r7, #12]
 800240a:	3206      	adds	r2, #6
 800240c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8002410:	68bb      	ldr	r3, [r7, #8]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002418:	68bb      	ldr	r3, [r7, #8]
 800241a:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	2b02      	cmp	r3, #2
 8002420:	d80c      	bhi.n	800243c <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	68d9      	ldr	r1, [r3, #12]
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	1c5a      	adds	r2, r3, #1
 800242a:	4613      	mov	r3, r2
 800242c:	009b      	lsls	r3, r3, #2
 800242e:	4413      	add	r3, r2
 8002430:	00db      	lsls	r3, r3, #3
 8002432:	440b      	add	r3, r1
 8002434:	461a      	mov	r2, r3
 8002436:	68bb      	ldr	r3, [r7, #8]
 8002438:	60da      	str	r2, [r3, #12]
 800243a:	e004      	b.n	8002446 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	68db      	ldr	r3, [r3, #12]
 8002440:	461a      	mov	r2, r3
 8002442:	68bb      	ldr	r3, [r7, #8]
 8002444:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8002446:	68bb      	ldr	r3, [r7, #8]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 800244e:	68bb      	ldr	r3, [r7, #8]
 8002450:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	3301      	adds	r3, #1
 8002456:	60fb      	str	r3, [r7, #12]
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	2b03      	cmp	r3, #3
 800245c:	d9bd      	bls.n	80023da <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2200      	movs	r2, #0
 8002462:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	68da      	ldr	r2, [r3, #12]
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002470:	611a      	str	r2, [r3, #16]
}
 8002472:	bf00      	nop
 8002474:	3714      	adds	r7, #20
 8002476:	46bd      	mov	sp, r7
 8002478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247c:	4770      	bx	lr

0800247e <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800247e:	b480      	push	{r7}
 8002480:	b085      	sub	sp, #20
 8002482:	af00      	add	r7, sp, #0
 8002484:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002486:	2300      	movs	r3, #0
 8002488:	60fb      	str	r3, [r7, #12]
 800248a:	e048      	b.n	800251e <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6919      	ldr	r1, [r3, #16]
 8002490:	68fa      	ldr	r2, [r7, #12]
 8002492:	4613      	mov	r3, r2
 8002494:	009b      	lsls	r3, r3, #2
 8002496:	4413      	add	r3, r2
 8002498:	00db      	lsls	r3, r3, #3
 800249a:	440b      	add	r3, r1
 800249c:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 800249e:	68bb      	ldr	r3, [r7, #8]
 80024a0:	2200      	movs	r2, #0
 80024a2:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 80024a4:	68bb      	ldr	r3, [r7, #8]
 80024a6:	2200      	movs	r2, #0
 80024a8:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 80024aa:	68bb      	ldr	r3, [r7, #8]
 80024ac:	2200      	movs	r2, #0
 80024ae:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 80024b0:	68bb      	ldr	r3, [r7, #8]
 80024b2:	2200      	movs	r2, #0
 80024b4:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 80024b6:	68bb      	ldr	r3, [r7, #8]
 80024b8:	2200      	movs	r2, #0
 80024ba:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 80024bc:	68bb      	ldr	r3, [r7, #8]
 80024be:	2200      	movs	r2, #0
 80024c0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 80024c2:	68bb      	ldr	r3, [r7, #8]
 80024c4:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80024c8:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	695b      	ldr	r3, [r3, #20]
 80024ce:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80024d2:	68bb      	ldr	r3, [r7, #8]
 80024d4:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 80024d6:	68bb      	ldr	r3, [r7, #8]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80024de:	68bb      	ldr	r3, [r7, #8]
 80024e0:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80024e2:	68b9      	ldr	r1, [r7, #8]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	68fa      	ldr	r2, [r7, #12]
 80024e8:	3212      	adds	r2, #18
 80024ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	2b02      	cmp	r3, #2
 80024f2:	d80c      	bhi.n	800250e <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6919      	ldr	r1, [r3, #16]
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	1c5a      	adds	r2, r3, #1
 80024fc:	4613      	mov	r3, r2
 80024fe:	009b      	lsls	r3, r3, #2
 8002500:	4413      	add	r3, r2
 8002502:	00db      	lsls	r3, r3, #3
 8002504:	440b      	add	r3, r1
 8002506:	461a      	mov	r2, r3
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	60da      	str	r2, [r3, #12]
 800250c:	e004      	b.n	8002518 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	691b      	ldr	r3, [r3, #16]
 8002512:	461a      	mov	r2, r3
 8002514:	68bb      	ldr	r3, [r7, #8]
 8002516:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	3301      	adds	r3, #1
 800251c:	60fb      	str	r3, [r7, #12]
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	2b03      	cmp	r3, #3
 8002522:	d9b3      	bls.n	800248c <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2200      	movs	r2, #0
 8002528:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2200      	movs	r2, #0
 800252e:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2200      	movs	r2, #0
 8002534:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2200      	movs	r2, #0
 800253a:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2200      	movs	r2, #0
 8002540:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	691a      	ldr	r2, [r3, #16]
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800254e:	60da      	str	r2, [r3, #12]
}
 8002550:	bf00      	nop
 8002552:	3714      	adds	r7, #20
 8002554:	46bd      	mov	sp, r7
 8002556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255a:	4770      	bx	lr

0800255c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800255c:	b480      	push	{r7}
 800255e:	b089      	sub	sp, #36	@ 0x24
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
 8002564:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002566:	2300      	movs	r3, #0
 8002568:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800256a:	2300      	movs	r3, #0
 800256c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800256e:	2300      	movs	r3, #0
 8002570:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002572:	2300      	movs	r3, #0
 8002574:	61fb      	str	r3, [r7, #28]
 8002576:	e177      	b.n	8002868 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002578:	2201      	movs	r2, #1
 800257a:	69fb      	ldr	r3, [r7, #28]
 800257c:	fa02 f303 	lsl.w	r3, r2, r3
 8002580:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	697a      	ldr	r2, [r7, #20]
 8002588:	4013      	ands	r3, r2
 800258a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800258c:	693a      	ldr	r2, [r7, #16]
 800258e:	697b      	ldr	r3, [r7, #20]
 8002590:	429a      	cmp	r2, r3
 8002592:	f040 8166 	bne.w	8002862 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	f003 0303 	and.w	r3, r3, #3
 800259e:	2b01      	cmp	r3, #1
 80025a0:	d005      	beq.n	80025ae <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	685b      	ldr	r3, [r3, #4]
 80025a6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80025aa:	2b02      	cmp	r3, #2
 80025ac:	d130      	bne.n	8002610 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	689b      	ldr	r3, [r3, #8]
 80025b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80025b4:	69fb      	ldr	r3, [r7, #28]
 80025b6:	005b      	lsls	r3, r3, #1
 80025b8:	2203      	movs	r2, #3
 80025ba:	fa02 f303 	lsl.w	r3, r2, r3
 80025be:	43db      	mvns	r3, r3
 80025c0:	69ba      	ldr	r2, [r7, #24]
 80025c2:	4013      	ands	r3, r2
 80025c4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	68da      	ldr	r2, [r3, #12]
 80025ca:	69fb      	ldr	r3, [r7, #28]
 80025cc:	005b      	lsls	r3, r3, #1
 80025ce:	fa02 f303 	lsl.w	r3, r2, r3
 80025d2:	69ba      	ldr	r2, [r7, #24]
 80025d4:	4313      	orrs	r3, r2
 80025d6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	69ba      	ldr	r2, [r7, #24]
 80025dc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80025e4:	2201      	movs	r2, #1
 80025e6:	69fb      	ldr	r3, [r7, #28]
 80025e8:	fa02 f303 	lsl.w	r3, r2, r3
 80025ec:	43db      	mvns	r3, r3
 80025ee:	69ba      	ldr	r2, [r7, #24]
 80025f0:	4013      	ands	r3, r2
 80025f2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	091b      	lsrs	r3, r3, #4
 80025fa:	f003 0201 	and.w	r2, r3, #1
 80025fe:	69fb      	ldr	r3, [r7, #28]
 8002600:	fa02 f303 	lsl.w	r3, r2, r3
 8002604:	69ba      	ldr	r2, [r7, #24]
 8002606:	4313      	orrs	r3, r2
 8002608:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	69ba      	ldr	r2, [r7, #24]
 800260e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	f003 0303 	and.w	r3, r3, #3
 8002618:	2b03      	cmp	r3, #3
 800261a:	d017      	beq.n	800264c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	68db      	ldr	r3, [r3, #12]
 8002620:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002622:	69fb      	ldr	r3, [r7, #28]
 8002624:	005b      	lsls	r3, r3, #1
 8002626:	2203      	movs	r2, #3
 8002628:	fa02 f303 	lsl.w	r3, r2, r3
 800262c:	43db      	mvns	r3, r3
 800262e:	69ba      	ldr	r2, [r7, #24]
 8002630:	4013      	ands	r3, r2
 8002632:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	689a      	ldr	r2, [r3, #8]
 8002638:	69fb      	ldr	r3, [r7, #28]
 800263a:	005b      	lsls	r3, r3, #1
 800263c:	fa02 f303 	lsl.w	r3, r2, r3
 8002640:	69ba      	ldr	r2, [r7, #24]
 8002642:	4313      	orrs	r3, r2
 8002644:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	69ba      	ldr	r2, [r7, #24]
 800264a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	f003 0303 	and.w	r3, r3, #3
 8002654:	2b02      	cmp	r3, #2
 8002656:	d123      	bne.n	80026a0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002658:	69fb      	ldr	r3, [r7, #28]
 800265a:	08da      	lsrs	r2, r3, #3
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	3208      	adds	r2, #8
 8002660:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002664:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002666:	69fb      	ldr	r3, [r7, #28]
 8002668:	f003 0307 	and.w	r3, r3, #7
 800266c:	009b      	lsls	r3, r3, #2
 800266e:	220f      	movs	r2, #15
 8002670:	fa02 f303 	lsl.w	r3, r2, r3
 8002674:	43db      	mvns	r3, r3
 8002676:	69ba      	ldr	r2, [r7, #24]
 8002678:	4013      	ands	r3, r2
 800267a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	691a      	ldr	r2, [r3, #16]
 8002680:	69fb      	ldr	r3, [r7, #28]
 8002682:	f003 0307 	and.w	r3, r3, #7
 8002686:	009b      	lsls	r3, r3, #2
 8002688:	fa02 f303 	lsl.w	r3, r2, r3
 800268c:	69ba      	ldr	r2, [r7, #24]
 800268e:	4313      	orrs	r3, r2
 8002690:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002692:	69fb      	ldr	r3, [r7, #28]
 8002694:	08da      	lsrs	r2, r3, #3
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	3208      	adds	r2, #8
 800269a:	69b9      	ldr	r1, [r7, #24]
 800269c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80026a6:	69fb      	ldr	r3, [r7, #28]
 80026a8:	005b      	lsls	r3, r3, #1
 80026aa:	2203      	movs	r2, #3
 80026ac:	fa02 f303 	lsl.w	r3, r2, r3
 80026b0:	43db      	mvns	r3, r3
 80026b2:	69ba      	ldr	r2, [r7, #24]
 80026b4:	4013      	ands	r3, r2
 80026b6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	f003 0203 	and.w	r2, r3, #3
 80026c0:	69fb      	ldr	r3, [r7, #28]
 80026c2:	005b      	lsls	r3, r3, #1
 80026c4:	fa02 f303 	lsl.w	r3, r2, r3
 80026c8:	69ba      	ldr	r2, [r7, #24]
 80026ca:	4313      	orrs	r3, r2
 80026cc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	69ba      	ldr	r2, [r7, #24]
 80026d2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80026dc:	2b00      	cmp	r3, #0
 80026de:	f000 80c0 	beq.w	8002862 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026e2:	2300      	movs	r3, #0
 80026e4:	60fb      	str	r3, [r7, #12]
 80026e6:	4b66      	ldr	r3, [pc, #408]	@ (8002880 <HAL_GPIO_Init+0x324>)
 80026e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026ea:	4a65      	ldr	r2, [pc, #404]	@ (8002880 <HAL_GPIO_Init+0x324>)
 80026ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80026f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80026f2:	4b63      	ldr	r3, [pc, #396]	@ (8002880 <HAL_GPIO_Init+0x324>)
 80026f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80026fa:	60fb      	str	r3, [r7, #12]
 80026fc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80026fe:	4a61      	ldr	r2, [pc, #388]	@ (8002884 <HAL_GPIO_Init+0x328>)
 8002700:	69fb      	ldr	r3, [r7, #28]
 8002702:	089b      	lsrs	r3, r3, #2
 8002704:	3302      	adds	r3, #2
 8002706:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800270a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800270c:	69fb      	ldr	r3, [r7, #28]
 800270e:	f003 0303 	and.w	r3, r3, #3
 8002712:	009b      	lsls	r3, r3, #2
 8002714:	220f      	movs	r2, #15
 8002716:	fa02 f303 	lsl.w	r3, r2, r3
 800271a:	43db      	mvns	r3, r3
 800271c:	69ba      	ldr	r2, [r7, #24]
 800271e:	4013      	ands	r3, r2
 8002720:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	4a58      	ldr	r2, [pc, #352]	@ (8002888 <HAL_GPIO_Init+0x32c>)
 8002726:	4293      	cmp	r3, r2
 8002728:	d037      	beq.n	800279a <HAL_GPIO_Init+0x23e>
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	4a57      	ldr	r2, [pc, #348]	@ (800288c <HAL_GPIO_Init+0x330>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d031      	beq.n	8002796 <HAL_GPIO_Init+0x23a>
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	4a56      	ldr	r2, [pc, #344]	@ (8002890 <HAL_GPIO_Init+0x334>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d02b      	beq.n	8002792 <HAL_GPIO_Init+0x236>
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	4a55      	ldr	r2, [pc, #340]	@ (8002894 <HAL_GPIO_Init+0x338>)
 800273e:	4293      	cmp	r3, r2
 8002740:	d025      	beq.n	800278e <HAL_GPIO_Init+0x232>
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	4a54      	ldr	r2, [pc, #336]	@ (8002898 <HAL_GPIO_Init+0x33c>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d01f      	beq.n	800278a <HAL_GPIO_Init+0x22e>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	4a53      	ldr	r2, [pc, #332]	@ (800289c <HAL_GPIO_Init+0x340>)
 800274e:	4293      	cmp	r3, r2
 8002750:	d019      	beq.n	8002786 <HAL_GPIO_Init+0x22a>
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	4a52      	ldr	r2, [pc, #328]	@ (80028a0 <HAL_GPIO_Init+0x344>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d013      	beq.n	8002782 <HAL_GPIO_Init+0x226>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	4a51      	ldr	r2, [pc, #324]	@ (80028a4 <HAL_GPIO_Init+0x348>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d00d      	beq.n	800277e <HAL_GPIO_Init+0x222>
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	4a50      	ldr	r2, [pc, #320]	@ (80028a8 <HAL_GPIO_Init+0x34c>)
 8002766:	4293      	cmp	r3, r2
 8002768:	d007      	beq.n	800277a <HAL_GPIO_Init+0x21e>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	4a4f      	ldr	r2, [pc, #316]	@ (80028ac <HAL_GPIO_Init+0x350>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d101      	bne.n	8002776 <HAL_GPIO_Init+0x21a>
 8002772:	2309      	movs	r3, #9
 8002774:	e012      	b.n	800279c <HAL_GPIO_Init+0x240>
 8002776:	230a      	movs	r3, #10
 8002778:	e010      	b.n	800279c <HAL_GPIO_Init+0x240>
 800277a:	2308      	movs	r3, #8
 800277c:	e00e      	b.n	800279c <HAL_GPIO_Init+0x240>
 800277e:	2307      	movs	r3, #7
 8002780:	e00c      	b.n	800279c <HAL_GPIO_Init+0x240>
 8002782:	2306      	movs	r3, #6
 8002784:	e00a      	b.n	800279c <HAL_GPIO_Init+0x240>
 8002786:	2305      	movs	r3, #5
 8002788:	e008      	b.n	800279c <HAL_GPIO_Init+0x240>
 800278a:	2304      	movs	r3, #4
 800278c:	e006      	b.n	800279c <HAL_GPIO_Init+0x240>
 800278e:	2303      	movs	r3, #3
 8002790:	e004      	b.n	800279c <HAL_GPIO_Init+0x240>
 8002792:	2302      	movs	r3, #2
 8002794:	e002      	b.n	800279c <HAL_GPIO_Init+0x240>
 8002796:	2301      	movs	r3, #1
 8002798:	e000      	b.n	800279c <HAL_GPIO_Init+0x240>
 800279a:	2300      	movs	r3, #0
 800279c:	69fa      	ldr	r2, [r7, #28]
 800279e:	f002 0203 	and.w	r2, r2, #3
 80027a2:	0092      	lsls	r2, r2, #2
 80027a4:	4093      	lsls	r3, r2
 80027a6:	69ba      	ldr	r2, [r7, #24]
 80027a8:	4313      	orrs	r3, r2
 80027aa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80027ac:	4935      	ldr	r1, [pc, #212]	@ (8002884 <HAL_GPIO_Init+0x328>)
 80027ae:	69fb      	ldr	r3, [r7, #28]
 80027b0:	089b      	lsrs	r3, r3, #2
 80027b2:	3302      	adds	r3, #2
 80027b4:	69ba      	ldr	r2, [r7, #24]
 80027b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80027ba:	4b3d      	ldr	r3, [pc, #244]	@ (80028b0 <HAL_GPIO_Init+0x354>)
 80027bc:	689b      	ldr	r3, [r3, #8]
 80027be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027c0:	693b      	ldr	r3, [r7, #16]
 80027c2:	43db      	mvns	r3, r3
 80027c4:	69ba      	ldr	r2, [r7, #24]
 80027c6:	4013      	ands	r3, r2
 80027c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	685b      	ldr	r3, [r3, #4]
 80027ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d003      	beq.n	80027de <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80027d6:	69ba      	ldr	r2, [r7, #24]
 80027d8:	693b      	ldr	r3, [r7, #16]
 80027da:	4313      	orrs	r3, r2
 80027dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80027de:	4a34      	ldr	r2, [pc, #208]	@ (80028b0 <HAL_GPIO_Init+0x354>)
 80027e0:	69bb      	ldr	r3, [r7, #24]
 80027e2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80027e4:	4b32      	ldr	r3, [pc, #200]	@ (80028b0 <HAL_GPIO_Init+0x354>)
 80027e6:	68db      	ldr	r3, [r3, #12]
 80027e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027ea:	693b      	ldr	r3, [r7, #16]
 80027ec:	43db      	mvns	r3, r3
 80027ee:	69ba      	ldr	r2, [r7, #24]
 80027f0:	4013      	ands	r3, r2
 80027f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d003      	beq.n	8002808 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002800:	69ba      	ldr	r2, [r7, #24]
 8002802:	693b      	ldr	r3, [r7, #16]
 8002804:	4313      	orrs	r3, r2
 8002806:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002808:	4a29      	ldr	r2, [pc, #164]	@ (80028b0 <HAL_GPIO_Init+0x354>)
 800280a:	69bb      	ldr	r3, [r7, #24]
 800280c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800280e:	4b28      	ldr	r3, [pc, #160]	@ (80028b0 <HAL_GPIO_Init+0x354>)
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002814:	693b      	ldr	r3, [r7, #16]
 8002816:	43db      	mvns	r3, r3
 8002818:	69ba      	ldr	r2, [r7, #24]
 800281a:	4013      	ands	r3, r2
 800281c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002826:	2b00      	cmp	r3, #0
 8002828:	d003      	beq.n	8002832 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800282a:	69ba      	ldr	r2, [r7, #24]
 800282c:	693b      	ldr	r3, [r7, #16]
 800282e:	4313      	orrs	r3, r2
 8002830:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002832:	4a1f      	ldr	r2, [pc, #124]	@ (80028b0 <HAL_GPIO_Init+0x354>)
 8002834:	69bb      	ldr	r3, [r7, #24]
 8002836:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002838:	4b1d      	ldr	r3, [pc, #116]	@ (80028b0 <HAL_GPIO_Init+0x354>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800283e:	693b      	ldr	r3, [r7, #16]
 8002840:	43db      	mvns	r3, r3
 8002842:	69ba      	ldr	r2, [r7, #24]
 8002844:	4013      	ands	r3, r2
 8002846:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002850:	2b00      	cmp	r3, #0
 8002852:	d003      	beq.n	800285c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002854:	69ba      	ldr	r2, [r7, #24]
 8002856:	693b      	ldr	r3, [r7, #16]
 8002858:	4313      	orrs	r3, r2
 800285a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800285c:	4a14      	ldr	r2, [pc, #80]	@ (80028b0 <HAL_GPIO_Init+0x354>)
 800285e:	69bb      	ldr	r3, [r7, #24]
 8002860:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002862:	69fb      	ldr	r3, [r7, #28]
 8002864:	3301      	adds	r3, #1
 8002866:	61fb      	str	r3, [r7, #28]
 8002868:	69fb      	ldr	r3, [r7, #28]
 800286a:	2b0f      	cmp	r3, #15
 800286c:	f67f ae84 	bls.w	8002578 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002870:	bf00      	nop
 8002872:	bf00      	nop
 8002874:	3724      	adds	r7, #36	@ 0x24
 8002876:	46bd      	mov	sp, r7
 8002878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287c:	4770      	bx	lr
 800287e:	bf00      	nop
 8002880:	40023800 	.word	0x40023800
 8002884:	40013800 	.word	0x40013800
 8002888:	40020000 	.word	0x40020000
 800288c:	40020400 	.word	0x40020400
 8002890:	40020800 	.word	0x40020800
 8002894:	40020c00 	.word	0x40020c00
 8002898:	40021000 	.word	0x40021000
 800289c:	40021400 	.word	0x40021400
 80028a0:	40021800 	.word	0x40021800
 80028a4:	40021c00 	.word	0x40021c00
 80028a8:	40022000 	.word	0x40022000
 80028ac:	40022400 	.word	0x40022400
 80028b0:	40013c00 	.word	0x40013c00

080028b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b083      	sub	sp, #12
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
 80028bc:	460b      	mov	r3, r1
 80028be:	807b      	strh	r3, [r7, #2]
 80028c0:	4613      	mov	r3, r2
 80028c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80028c4:	787b      	ldrb	r3, [r7, #1]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d003      	beq.n	80028d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80028ca:	887a      	ldrh	r2, [r7, #2]
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80028d0:	e003      	b.n	80028da <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80028d2:	887b      	ldrh	r3, [r7, #2]
 80028d4:	041a      	lsls	r2, r3, #16
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	619a      	str	r2, [r3, #24]
}
 80028da:	bf00      	nop
 80028dc:	370c      	adds	r7, #12
 80028de:	46bd      	mov	sp, r7
 80028e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e4:	4770      	bx	lr
	...

080028e8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b082      	sub	sp, #8
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	4603      	mov	r3, r0
 80028f0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80028f2:	4b08      	ldr	r3, [pc, #32]	@ (8002914 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80028f4:	695a      	ldr	r2, [r3, #20]
 80028f6:	88fb      	ldrh	r3, [r7, #6]
 80028f8:	4013      	ands	r3, r2
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d006      	beq.n	800290c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80028fe:	4a05      	ldr	r2, [pc, #20]	@ (8002914 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002900:	88fb      	ldrh	r3, [r7, #6]
 8002902:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002904:	88fb      	ldrh	r3, [r7, #6]
 8002906:	4618      	mov	r0, r3
 8002908:	f7fe fea6 	bl	8001658 <HAL_GPIO_EXTI_Callback>
  }
}
 800290c:	bf00      	nop
 800290e:	3708      	adds	r7, #8
 8002910:	46bd      	mov	sp, r7
 8002912:	bd80      	pop	{r7, pc}
 8002914:	40013c00 	.word	0x40013c00

08002918 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b086      	sub	sp, #24
 800291c:	af02      	add	r7, sp, #8
 800291e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d101      	bne.n	800292a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002926:	2301      	movs	r3, #1
 8002928:	e101      	b.n	8002b2e <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8002936:	b2db      	uxtb	r3, r3
 8002938:	2b00      	cmp	r3, #0
 800293a:	d106      	bne.n	800294a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2200      	movs	r2, #0
 8002940:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002944:	6878      	ldr	r0, [r7, #4]
 8002946:	f7ff f84b 	bl	80019e0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2203      	movs	r2, #3
 800294e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002958:	d102      	bne.n	8002960 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2200      	movs	r2, #0
 800295e:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4618      	mov	r0, r3
 8002966:	f001 fb51 	bl	800400c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6818      	ldr	r0, [r3, #0]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	7c1a      	ldrb	r2, [r3, #16]
 8002972:	f88d 2000 	strb.w	r2, [sp]
 8002976:	3304      	adds	r3, #4
 8002978:	cb0e      	ldmia	r3, {r1, r2, r3}
 800297a:	f001 fae3 	bl	8003f44 <USB_CoreInit>
 800297e:	4603      	mov	r3, r0
 8002980:	2b00      	cmp	r3, #0
 8002982:	d005      	beq.n	8002990 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2202      	movs	r2, #2
 8002988:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800298c:	2301      	movs	r3, #1
 800298e:	e0ce      	b.n	8002b2e <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	2100      	movs	r1, #0
 8002996:	4618      	mov	r0, r3
 8002998:	f001 fb49 	bl	800402e <USB_SetCurrentMode>
 800299c:	4603      	mov	r3, r0
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d005      	beq.n	80029ae <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2202      	movs	r2, #2
 80029a6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80029aa:	2301      	movs	r3, #1
 80029ac:	e0bf      	b.n	8002b2e <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80029ae:	2300      	movs	r3, #0
 80029b0:	73fb      	strb	r3, [r7, #15]
 80029b2:	e04a      	b.n	8002a4a <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80029b4:	7bfa      	ldrb	r2, [r7, #15]
 80029b6:	6879      	ldr	r1, [r7, #4]
 80029b8:	4613      	mov	r3, r2
 80029ba:	00db      	lsls	r3, r3, #3
 80029bc:	4413      	add	r3, r2
 80029be:	009b      	lsls	r3, r3, #2
 80029c0:	440b      	add	r3, r1
 80029c2:	3315      	adds	r3, #21
 80029c4:	2201      	movs	r2, #1
 80029c6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80029c8:	7bfa      	ldrb	r2, [r7, #15]
 80029ca:	6879      	ldr	r1, [r7, #4]
 80029cc:	4613      	mov	r3, r2
 80029ce:	00db      	lsls	r3, r3, #3
 80029d0:	4413      	add	r3, r2
 80029d2:	009b      	lsls	r3, r3, #2
 80029d4:	440b      	add	r3, r1
 80029d6:	3314      	adds	r3, #20
 80029d8:	7bfa      	ldrb	r2, [r7, #15]
 80029da:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80029dc:	7bfa      	ldrb	r2, [r7, #15]
 80029de:	7bfb      	ldrb	r3, [r7, #15]
 80029e0:	b298      	uxth	r0, r3
 80029e2:	6879      	ldr	r1, [r7, #4]
 80029e4:	4613      	mov	r3, r2
 80029e6:	00db      	lsls	r3, r3, #3
 80029e8:	4413      	add	r3, r2
 80029ea:	009b      	lsls	r3, r3, #2
 80029ec:	440b      	add	r3, r1
 80029ee:	332e      	adds	r3, #46	@ 0x2e
 80029f0:	4602      	mov	r2, r0
 80029f2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80029f4:	7bfa      	ldrb	r2, [r7, #15]
 80029f6:	6879      	ldr	r1, [r7, #4]
 80029f8:	4613      	mov	r3, r2
 80029fa:	00db      	lsls	r3, r3, #3
 80029fc:	4413      	add	r3, r2
 80029fe:	009b      	lsls	r3, r3, #2
 8002a00:	440b      	add	r3, r1
 8002a02:	3318      	adds	r3, #24
 8002a04:	2200      	movs	r2, #0
 8002a06:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002a08:	7bfa      	ldrb	r2, [r7, #15]
 8002a0a:	6879      	ldr	r1, [r7, #4]
 8002a0c:	4613      	mov	r3, r2
 8002a0e:	00db      	lsls	r3, r3, #3
 8002a10:	4413      	add	r3, r2
 8002a12:	009b      	lsls	r3, r3, #2
 8002a14:	440b      	add	r3, r1
 8002a16:	331c      	adds	r3, #28
 8002a18:	2200      	movs	r2, #0
 8002a1a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002a1c:	7bfa      	ldrb	r2, [r7, #15]
 8002a1e:	6879      	ldr	r1, [r7, #4]
 8002a20:	4613      	mov	r3, r2
 8002a22:	00db      	lsls	r3, r3, #3
 8002a24:	4413      	add	r3, r2
 8002a26:	009b      	lsls	r3, r3, #2
 8002a28:	440b      	add	r3, r1
 8002a2a:	3320      	adds	r3, #32
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002a30:	7bfa      	ldrb	r2, [r7, #15]
 8002a32:	6879      	ldr	r1, [r7, #4]
 8002a34:	4613      	mov	r3, r2
 8002a36:	00db      	lsls	r3, r3, #3
 8002a38:	4413      	add	r3, r2
 8002a3a:	009b      	lsls	r3, r3, #2
 8002a3c:	440b      	add	r3, r1
 8002a3e:	3324      	adds	r3, #36	@ 0x24
 8002a40:	2200      	movs	r2, #0
 8002a42:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002a44:	7bfb      	ldrb	r3, [r7, #15]
 8002a46:	3301      	adds	r3, #1
 8002a48:	73fb      	strb	r3, [r7, #15]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	791b      	ldrb	r3, [r3, #4]
 8002a4e:	7bfa      	ldrb	r2, [r7, #15]
 8002a50:	429a      	cmp	r2, r3
 8002a52:	d3af      	bcc.n	80029b4 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002a54:	2300      	movs	r3, #0
 8002a56:	73fb      	strb	r3, [r7, #15]
 8002a58:	e044      	b.n	8002ae4 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002a5a:	7bfa      	ldrb	r2, [r7, #15]
 8002a5c:	6879      	ldr	r1, [r7, #4]
 8002a5e:	4613      	mov	r3, r2
 8002a60:	00db      	lsls	r3, r3, #3
 8002a62:	4413      	add	r3, r2
 8002a64:	009b      	lsls	r3, r3, #2
 8002a66:	440b      	add	r3, r1
 8002a68:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002a70:	7bfa      	ldrb	r2, [r7, #15]
 8002a72:	6879      	ldr	r1, [r7, #4]
 8002a74:	4613      	mov	r3, r2
 8002a76:	00db      	lsls	r3, r3, #3
 8002a78:	4413      	add	r3, r2
 8002a7a:	009b      	lsls	r3, r3, #2
 8002a7c:	440b      	add	r3, r1
 8002a7e:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002a82:	7bfa      	ldrb	r2, [r7, #15]
 8002a84:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002a86:	7bfa      	ldrb	r2, [r7, #15]
 8002a88:	6879      	ldr	r1, [r7, #4]
 8002a8a:	4613      	mov	r3, r2
 8002a8c:	00db      	lsls	r3, r3, #3
 8002a8e:	4413      	add	r3, r2
 8002a90:	009b      	lsls	r3, r3, #2
 8002a92:	440b      	add	r3, r1
 8002a94:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002a98:	2200      	movs	r2, #0
 8002a9a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002a9c:	7bfa      	ldrb	r2, [r7, #15]
 8002a9e:	6879      	ldr	r1, [r7, #4]
 8002aa0:	4613      	mov	r3, r2
 8002aa2:	00db      	lsls	r3, r3, #3
 8002aa4:	4413      	add	r3, r2
 8002aa6:	009b      	lsls	r3, r3, #2
 8002aa8:	440b      	add	r3, r1
 8002aaa:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8002aae:	2200      	movs	r2, #0
 8002ab0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002ab2:	7bfa      	ldrb	r2, [r7, #15]
 8002ab4:	6879      	ldr	r1, [r7, #4]
 8002ab6:	4613      	mov	r3, r2
 8002ab8:	00db      	lsls	r3, r3, #3
 8002aba:	4413      	add	r3, r2
 8002abc:	009b      	lsls	r3, r3, #2
 8002abe:	440b      	add	r3, r1
 8002ac0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002ac8:	7bfa      	ldrb	r2, [r7, #15]
 8002aca:	6879      	ldr	r1, [r7, #4]
 8002acc:	4613      	mov	r3, r2
 8002ace:	00db      	lsls	r3, r3, #3
 8002ad0:	4413      	add	r3, r2
 8002ad2:	009b      	lsls	r3, r3, #2
 8002ad4:	440b      	add	r3, r1
 8002ad6:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002ada:	2200      	movs	r2, #0
 8002adc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002ade:	7bfb      	ldrb	r3, [r7, #15]
 8002ae0:	3301      	adds	r3, #1
 8002ae2:	73fb      	strb	r3, [r7, #15]
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	791b      	ldrb	r3, [r3, #4]
 8002ae8:	7bfa      	ldrb	r2, [r7, #15]
 8002aea:	429a      	cmp	r2, r3
 8002aec:	d3b5      	bcc.n	8002a5a <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6818      	ldr	r0, [r3, #0]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	7c1a      	ldrb	r2, [r3, #16]
 8002af6:	f88d 2000 	strb.w	r2, [sp]
 8002afa:	3304      	adds	r3, #4
 8002afc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002afe:	f001 fae3 	bl	80040c8 <USB_DevInit>
 8002b02:	4603      	mov	r3, r0
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d005      	beq.n	8002b14 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2202      	movs	r2, #2
 8002b0c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002b10:	2301      	movs	r3, #1
 8002b12:	e00c      	b.n	8002b2e <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2200      	movs	r2, #0
 8002b18:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2201      	movs	r2, #1
 8002b1e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	4618      	mov	r0, r3
 8002b28:	f001 fcab 	bl	8004482 <USB_DevDisconnect>

  return HAL_OK;
 8002b2c:	2300      	movs	r3, #0
}
 8002b2e:	4618      	mov	r0, r3
 8002b30:	3710      	adds	r7, #16
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bd80      	pop	{r7, pc}
	...

08002b38 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b086      	sub	sp, #24
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d101      	bne.n	8002b4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b46:	2301      	movs	r3, #1
 8002b48:	e267      	b.n	800301a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f003 0301 	and.w	r3, r3, #1
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d075      	beq.n	8002c42 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002b56:	4b88      	ldr	r3, [pc, #544]	@ (8002d78 <HAL_RCC_OscConfig+0x240>)
 8002b58:	689b      	ldr	r3, [r3, #8]
 8002b5a:	f003 030c 	and.w	r3, r3, #12
 8002b5e:	2b04      	cmp	r3, #4
 8002b60:	d00c      	beq.n	8002b7c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b62:	4b85      	ldr	r3, [pc, #532]	@ (8002d78 <HAL_RCC_OscConfig+0x240>)
 8002b64:	689b      	ldr	r3, [r3, #8]
 8002b66:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002b6a:	2b08      	cmp	r3, #8
 8002b6c:	d112      	bne.n	8002b94 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b6e:	4b82      	ldr	r3, [pc, #520]	@ (8002d78 <HAL_RCC_OscConfig+0x240>)
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b76:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002b7a:	d10b      	bne.n	8002b94 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b7c:	4b7e      	ldr	r3, [pc, #504]	@ (8002d78 <HAL_RCC_OscConfig+0x240>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d05b      	beq.n	8002c40 <HAL_RCC_OscConfig+0x108>
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d157      	bne.n	8002c40 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002b90:	2301      	movs	r3, #1
 8002b92:	e242      	b.n	800301a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b9c:	d106      	bne.n	8002bac <HAL_RCC_OscConfig+0x74>
 8002b9e:	4b76      	ldr	r3, [pc, #472]	@ (8002d78 <HAL_RCC_OscConfig+0x240>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4a75      	ldr	r2, [pc, #468]	@ (8002d78 <HAL_RCC_OscConfig+0x240>)
 8002ba4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ba8:	6013      	str	r3, [r2, #0]
 8002baa:	e01d      	b.n	8002be8 <HAL_RCC_OscConfig+0xb0>
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002bb4:	d10c      	bne.n	8002bd0 <HAL_RCC_OscConfig+0x98>
 8002bb6:	4b70      	ldr	r3, [pc, #448]	@ (8002d78 <HAL_RCC_OscConfig+0x240>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4a6f      	ldr	r2, [pc, #444]	@ (8002d78 <HAL_RCC_OscConfig+0x240>)
 8002bbc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002bc0:	6013      	str	r3, [r2, #0]
 8002bc2:	4b6d      	ldr	r3, [pc, #436]	@ (8002d78 <HAL_RCC_OscConfig+0x240>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4a6c      	ldr	r2, [pc, #432]	@ (8002d78 <HAL_RCC_OscConfig+0x240>)
 8002bc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bcc:	6013      	str	r3, [r2, #0]
 8002bce:	e00b      	b.n	8002be8 <HAL_RCC_OscConfig+0xb0>
 8002bd0:	4b69      	ldr	r3, [pc, #420]	@ (8002d78 <HAL_RCC_OscConfig+0x240>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4a68      	ldr	r2, [pc, #416]	@ (8002d78 <HAL_RCC_OscConfig+0x240>)
 8002bd6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002bda:	6013      	str	r3, [r2, #0]
 8002bdc:	4b66      	ldr	r3, [pc, #408]	@ (8002d78 <HAL_RCC_OscConfig+0x240>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a65      	ldr	r2, [pc, #404]	@ (8002d78 <HAL_RCC_OscConfig+0x240>)
 8002be2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002be6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d013      	beq.n	8002c18 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bf0:	f7ff f822 	bl	8001c38 <HAL_GetTick>
 8002bf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bf6:	e008      	b.n	8002c0a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bf8:	f7ff f81e 	bl	8001c38 <HAL_GetTick>
 8002bfc:	4602      	mov	r2, r0
 8002bfe:	693b      	ldr	r3, [r7, #16]
 8002c00:	1ad3      	subs	r3, r2, r3
 8002c02:	2b64      	cmp	r3, #100	@ 0x64
 8002c04:	d901      	bls.n	8002c0a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002c06:	2303      	movs	r3, #3
 8002c08:	e207      	b.n	800301a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c0a:	4b5b      	ldr	r3, [pc, #364]	@ (8002d78 <HAL_RCC_OscConfig+0x240>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d0f0      	beq.n	8002bf8 <HAL_RCC_OscConfig+0xc0>
 8002c16:	e014      	b.n	8002c42 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c18:	f7ff f80e 	bl	8001c38 <HAL_GetTick>
 8002c1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c1e:	e008      	b.n	8002c32 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c20:	f7ff f80a 	bl	8001c38 <HAL_GetTick>
 8002c24:	4602      	mov	r2, r0
 8002c26:	693b      	ldr	r3, [r7, #16]
 8002c28:	1ad3      	subs	r3, r2, r3
 8002c2a:	2b64      	cmp	r3, #100	@ 0x64
 8002c2c:	d901      	bls.n	8002c32 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002c2e:	2303      	movs	r3, #3
 8002c30:	e1f3      	b.n	800301a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c32:	4b51      	ldr	r3, [pc, #324]	@ (8002d78 <HAL_RCC_OscConfig+0x240>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d1f0      	bne.n	8002c20 <HAL_RCC_OscConfig+0xe8>
 8002c3e:	e000      	b.n	8002c42 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f003 0302 	and.w	r3, r3, #2
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d063      	beq.n	8002d16 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002c4e:	4b4a      	ldr	r3, [pc, #296]	@ (8002d78 <HAL_RCC_OscConfig+0x240>)
 8002c50:	689b      	ldr	r3, [r3, #8]
 8002c52:	f003 030c 	and.w	r3, r3, #12
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d00b      	beq.n	8002c72 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c5a:	4b47      	ldr	r3, [pc, #284]	@ (8002d78 <HAL_RCC_OscConfig+0x240>)
 8002c5c:	689b      	ldr	r3, [r3, #8]
 8002c5e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002c62:	2b08      	cmp	r3, #8
 8002c64:	d11c      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c66:	4b44      	ldr	r3, [pc, #272]	@ (8002d78 <HAL_RCC_OscConfig+0x240>)
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d116      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c72:	4b41      	ldr	r3, [pc, #260]	@ (8002d78 <HAL_RCC_OscConfig+0x240>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f003 0302 	and.w	r3, r3, #2
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d005      	beq.n	8002c8a <HAL_RCC_OscConfig+0x152>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	68db      	ldr	r3, [r3, #12]
 8002c82:	2b01      	cmp	r3, #1
 8002c84:	d001      	beq.n	8002c8a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002c86:	2301      	movs	r3, #1
 8002c88:	e1c7      	b.n	800301a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c8a:	4b3b      	ldr	r3, [pc, #236]	@ (8002d78 <HAL_RCC_OscConfig+0x240>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	691b      	ldr	r3, [r3, #16]
 8002c96:	00db      	lsls	r3, r3, #3
 8002c98:	4937      	ldr	r1, [pc, #220]	@ (8002d78 <HAL_RCC_OscConfig+0x240>)
 8002c9a:	4313      	orrs	r3, r2
 8002c9c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c9e:	e03a      	b.n	8002d16 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	68db      	ldr	r3, [r3, #12]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d020      	beq.n	8002cea <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ca8:	4b34      	ldr	r3, [pc, #208]	@ (8002d7c <HAL_RCC_OscConfig+0x244>)
 8002caa:	2201      	movs	r2, #1
 8002cac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cae:	f7fe ffc3 	bl	8001c38 <HAL_GetTick>
 8002cb2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cb4:	e008      	b.n	8002cc8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cb6:	f7fe ffbf 	bl	8001c38 <HAL_GetTick>
 8002cba:	4602      	mov	r2, r0
 8002cbc:	693b      	ldr	r3, [r7, #16]
 8002cbe:	1ad3      	subs	r3, r2, r3
 8002cc0:	2b02      	cmp	r3, #2
 8002cc2:	d901      	bls.n	8002cc8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002cc4:	2303      	movs	r3, #3
 8002cc6:	e1a8      	b.n	800301a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cc8:	4b2b      	ldr	r3, [pc, #172]	@ (8002d78 <HAL_RCC_OscConfig+0x240>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f003 0302 	and.w	r3, r3, #2
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d0f0      	beq.n	8002cb6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cd4:	4b28      	ldr	r3, [pc, #160]	@ (8002d78 <HAL_RCC_OscConfig+0x240>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	691b      	ldr	r3, [r3, #16]
 8002ce0:	00db      	lsls	r3, r3, #3
 8002ce2:	4925      	ldr	r1, [pc, #148]	@ (8002d78 <HAL_RCC_OscConfig+0x240>)
 8002ce4:	4313      	orrs	r3, r2
 8002ce6:	600b      	str	r3, [r1, #0]
 8002ce8:	e015      	b.n	8002d16 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002cea:	4b24      	ldr	r3, [pc, #144]	@ (8002d7c <HAL_RCC_OscConfig+0x244>)
 8002cec:	2200      	movs	r2, #0
 8002cee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cf0:	f7fe ffa2 	bl	8001c38 <HAL_GetTick>
 8002cf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cf6:	e008      	b.n	8002d0a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cf8:	f7fe ff9e 	bl	8001c38 <HAL_GetTick>
 8002cfc:	4602      	mov	r2, r0
 8002cfe:	693b      	ldr	r3, [r7, #16]
 8002d00:	1ad3      	subs	r3, r2, r3
 8002d02:	2b02      	cmp	r3, #2
 8002d04:	d901      	bls.n	8002d0a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002d06:	2303      	movs	r3, #3
 8002d08:	e187      	b.n	800301a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d0a:	4b1b      	ldr	r3, [pc, #108]	@ (8002d78 <HAL_RCC_OscConfig+0x240>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f003 0302 	and.w	r3, r3, #2
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d1f0      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f003 0308 	and.w	r3, r3, #8
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d036      	beq.n	8002d90 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	695b      	ldr	r3, [r3, #20]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d016      	beq.n	8002d58 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d2a:	4b15      	ldr	r3, [pc, #84]	@ (8002d80 <HAL_RCC_OscConfig+0x248>)
 8002d2c:	2201      	movs	r2, #1
 8002d2e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d30:	f7fe ff82 	bl	8001c38 <HAL_GetTick>
 8002d34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d36:	e008      	b.n	8002d4a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d38:	f7fe ff7e 	bl	8001c38 <HAL_GetTick>
 8002d3c:	4602      	mov	r2, r0
 8002d3e:	693b      	ldr	r3, [r7, #16]
 8002d40:	1ad3      	subs	r3, r2, r3
 8002d42:	2b02      	cmp	r3, #2
 8002d44:	d901      	bls.n	8002d4a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002d46:	2303      	movs	r3, #3
 8002d48:	e167      	b.n	800301a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d4a:	4b0b      	ldr	r3, [pc, #44]	@ (8002d78 <HAL_RCC_OscConfig+0x240>)
 8002d4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d4e:	f003 0302 	and.w	r3, r3, #2
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d0f0      	beq.n	8002d38 <HAL_RCC_OscConfig+0x200>
 8002d56:	e01b      	b.n	8002d90 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d58:	4b09      	ldr	r3, [pc, #36]	@ (8002d80 <HAL_RCC_OscConfig+0x248>)
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d5e:	f7fe ff6b 	bl	8001c38 <HAL_GetTick>
 8002d62:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d64:	e00e      	b.n	8002d84 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d66:	f7fe ff67 	bl	8001c38 <HAL_GetTick>
 8002d6a:	4602      	mov	r2, r0
 8002d6c:	693b      	ldr	r3, [r7, #16]
 8002d6e:	1ad3      	subs	r3, r2, r3
 8002d70:	2b02      	cmp	r3, #2
 8002d72:	d907      	bls.n	8002d84 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002d74:	2303      	movs	r3, #3
 8002d76:	e150      	b.n	800301a <HAL_RCC_OscConfig+0x4e2>
 8002d78:	40023800 	.word	0x40023800
 8002d7c:	42470000 	.word	0x42470000
 8002d80:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d84:	4b88      	ldr	r3, [pc, #544]	@ (8002fa8 <HAL_RCC_OscConfig+0x470>)
 8002d86:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d88:	f003 0302 	and.w	r3, r3, #2
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d1ea      	bne.n	8002d66 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f003 0304 	and.w	r3, r3, #4
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	f000 8097 	beq.w	8002ecc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002da2:	4b81      	ldr	r3, [pc, #516]	@ (8002fa8 <HAL_RCC_OscConfig+0x470>)
 8002da4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002da6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d10f      	bne.n	8002dce <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002dae:	2300      	movs	r3, #0
 8002db0:	60bb      	str	r3, [r7, #8]
 8002db2:	4b7d      	ldr	r3, [pc, #500]	@ (8002fa8 <HAL_RCC_OscConfig+0x470>)
 8002db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002db6:	4a7c      	ldr	r2, [pc, #496]	@ (8002fa8 <HAL_RCC_OscConfig+0x470>)
 8002db8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002dbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8002dbe:	4b7a      	ldr	r3, [pc, #488]	@ (8002fa8 <HAL_RCC_OscConfig+0x470>)
 8002dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dc6:	60bb      	str	r3, [r7, #8]
 8002dc8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dce:	4b77      	ldr	r3, [pc, #476]	@ (8002fac <HAL_RCC_OscConfig+0x474>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d118      	bne.n	8002e0c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002dda:	4b74      	ldr	r3, [pc, #464]	@ (8002fac <HAL_RCC_OscConfig+0x474>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4a73      	ldr	r2, [pc, #460]	@ (8002fac <HAL_RCC_OscConfig+0x474>)
 8002de0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002de4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002de6:	f7fe ff27 	bl	8001c38 <HAL_GetTick>
 8002dea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dec:	e008      	b.n	8002e00 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002dee:	f7fe ff23 	bl	8001c38 <HAL_GetTick>
 8002df2:	4602      	mov	r2, r0
 8002df4:	693b      	ldr	r3, [r7, #16]
 8002df6:	1ad3      	subs	r3, r2, r3
 8002df8:	2b02      	cmp	r3, #2
 8002dfa:	d901      	bls.n	8002e00 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002dfc:	2303      	movs	r3, #3
 8002dfe:	e10c      	b.n	800301a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e00:	4b6a      	ldr	r3, [pc, #424]	@ (8002fac <HAL_RCC_OscConfig+0x474>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d0f0      	beq.n	8002dee <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	689b      	ldr	r3, [r3, #8]
 8002e10:	2b01      	cmp	r3, #1
 8002e12:	d106      	bne.n	8002e22 <HAL_RCC_OscConfig+0x2ea>
 8002e14:	4b64      	ldr	r3, [pc, #400]	@ (8002fa8 <HAL_RCC_OscConfig+0x470>)
 8002e16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e18:	4a63      	ldr	r2, [pc, #396]	@ (8002fa8 <HAL_RCC_OscConfig+0x470>)
 8002e1a:	f043 0301 	orr.w	r3, r3, #1
 8002e1e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e20:	e01c      	b.n	8002e5c <HAL_RCC_OscConfig+0x324>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	689b      	ldr	r3, [r3, #8]
 8002e26:	2b05      	cmp	r3, #5
 8002e28:	d10c      	bne.n	8002e44 <HAL_RCC_OscConfig+0x30c>
 8002e2a:	4b5f      	ldr	r3, [pc, #380]	@ (8002fa8 <HAL_RCC_OscConfig+0x470>)
 8002e2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e2e:	4a5e      	ldr	r2, [pc, #376]	@ (8002fa8 <HAL_RCC_OscConfig+0x470>)
 8002e30:	f043 0304 	orr.w	r3, r3, #4
 8002e34:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e36:	4b5c      	ldr	r3, [pc, #368]	@ (8002fa8 <HAL_RCC_OscConfig+0x470>)
 8002e38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e3a:	4a5b      	ldr	r2, [pc, #364]	@ (8002fa8 <HAL_RCC_OscConfig+0x470>)
 8002e3c:	f043 0301 	orr.w	r3, r3, #1
 8002e40:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e42:	e00b      	b.n	8002e5c <HAL_RCC_OscConfig+0x324>
 8002e44:	4b58      	ldr	r3, [pc, #352]	@ (8002fa8 <HAL_RCC_OscConfig+0x470>)
 8002e46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e48:	4a57      	ldr	r2, [pc, #348]	@ (8002fa8 <HAL_RCC_OscConfig+0x470>)
 8002e4a:	f023 0301 	bic.w	r3, r3, #1
 8002e4e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e50:	4b55      	ldr	r3, [pc, #340]	@ (8002fa8 <HAL_RCC_OscConfig+0x470>)
 8002e52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e54:	4a54      	ldr	r2, [pc, #336]	@ (8002fa8 <HAL_RCC_OscConfig+0x470>)
 8002e56:	f023 0304 	bic.w	r3, r3, #4
 8002e5a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	689b      	ldr	r3, [r3, #8]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d015      	beq.n	8002e90 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e64:	f7fe fee8 	bl	8001c38 <HAL_GetTick>
 8002e68:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e6a:	e00a      	b.n	8002e82 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e6c:	f7fe fee4 	bl	8001c38 <HAL_GetTick>
 8002e70:	4602      	mov	r2, r0
 8002e72:	693b      	ldr	r3, [r7, #16]
 8002e74:	1ad3      	subs	r3, r2, r3
 8002e76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d901      	bls.n	8002e82 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002e7e:	2303      	movs	r3, #3
 8002e80:	e0cb      	b.n	800301a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e82:	4b49      	ldr	r3, [pc, #292]	@ (8002fa8 <HAL_RCC_OscConfig+0x470>)
 8002e84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e86:	f003 0302 	and.w	r3, r3, #2
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d0ee      	beq.n	8002e6c <HAL_RCC_OscConfig+0x334>
 8002e8e:	e014      	b.n	8002eba <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e90:	f7fe fed2 	bl	8001c38 <HAL_GetTick>
 8002e94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e96:	e00a      	b.n	8002eae <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e98:	f7fe fece 	bl	8001c38 <HAL_GetTick>
 8002e9c:	4602      	mov	r2, r0
 8002e9e:	693b      	ldr	r3, [r7, #16]
 8002ea0:	1ad3      	subs	r3, r2, r3
 8002ea2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ea6:	4293      	cmp	r3, r2
 8002ea8:	d901      	bls.n	8002eae <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002eaa:	2303      	movs	r3, #3
 8002eac:	e0b5      	b.n	800301a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002eae:	4b3e      	ldr	r3, [pc, #248]	@ (8002fa8 <HAL_RCC_OscConfig+0x470>)
 8002eb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002eb2:	f003 0302 	and.w	r3, r3, #2
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d1ee      	bne.n	8002e98 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002eba:	7dfb      	ldrb	r3, [r7, #23]
 8002ebc:	2b01      	cmp	r3, #1
 8002ebe:	d105      	bne.n	8002ecc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ec0:	4b39      	ldr	r3, [pc, #228]	@ (8002fa8 <HAL_RCC_OscConfig+0x470>)
 8002ec2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ec4:	4a38      	ldr	r2, [pc, #224]	@ (8002fa8 <HAL_RCC_OscConfig+0x470>)
 8002ec6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002eca:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	699b      	ldr	r3, [r3, #24]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	f000 80a1 	beq.w	8003018 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002ed6:	4b34      	ldr	r3, [pc, #208]	@ (8002fa8 <HAL_RCC_OscConfig+0x470>)
 8002ed8:	689b      	ldr	r3, [r3, #8]
 8002eda:	f003 030c 	and.w	r3, r3, #12
 8002ede:	2b08      	cmp	r3, #8
 8002ee0:	d05c      	beq.n	8002f9c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	699b      	ldr	r3, [r3, #24]
 8002ee6:	2b02      	cmp	r3, #2
 8002ee8:	d141      	bne.n	8002f6e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002eea:	4b31      	ldr	r3, [pc, #196]	@ (8002fb0 <HAL_RCC_OscConfig+0x478>)
 8002eec:	2200      	movs	r2, #0
 8002eee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ef0:	f7fe fea2 	bl	8001c38 <HAL_GetTick>
 8002ef4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ef6:	e008      	b.n	8002f0a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ef8:	f7fe fe9e 	bl	8001c38 <HAL_GetTick>
 8002efc:	4602      	mov	r2, r0
 8002efe:	693b      	ldr	r3, [r7, #16]
 8002f00:	1ad3      	subs	r3, r2, r3
 8002f02:	2b02      	cmp	r3, #2
 8002f04:	d901      	bls.n	8002f0a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002f06:	2303      	movs	r3, #3
 8002f08:	e087      	b.n	800301a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f0a:	4b27      	ldr	r3, [pc, #156]	@ (8002fa8 <HAL_RCC_OscConfig+0x470>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d1f0      	bne.n	8002ef8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	69da      	ldr	r2, [r3, #28]
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6a1b      	ldr	r3, [r3, #32]
 8002f1e:	431a      	orrs	r2, r3
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f24:	019b      	lsls	r3, r3, #6
 8002f26:	431a      	orrs	r2, r3
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f2c:	085b      	lsrs	r3, r3, #1
 8002f2e:	3b01      	subs	r3, #1
 8002f30:	041b      	lsls	r3, r3, #16
 8002f32:	431a      	orrs	r2, r3
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f38:	061b      	lsls	r3, r3, #24
 8002f3a:	491b      	ldr	r1, [pc, #108]	@ (8002fa8 <HAL_RCC_OscConfig+0x470>)
 8002f3c:	4313      	orrs	r3, r2
 8002f3e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f40:	4b1b      	ldr	r3, [pc, #108]	@ (8002fb0 <HAL_RCC_OscConfig+0x478>)
 8002f42:	2201      	movs	r2, #1
 8002f44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f46:	f7fe fe77 	bl	8001c38 <HAL_GetTick>
 8002f4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f4c:	e008      	b.n	8002f60 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f4e:	f7fe fe73 	bl	8001c38 <HAL_GetTick>
 8002f52:	4602      	mov	r2, r0
 8002f54:	693b      	ldr	r3, [r7, #16]
 8002f56:	1ad3      	subs	r3, r2, r3
 8002f58:	2b02      	cmp	r3, #2
 8002f5a:	d901      	bls.n	8002f60 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002f5c:	2303      	movs	r3, #3
 8002f5e:	e05c      	b.n	800301a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f60:	4b11      	ldr	r3, [pc, #68]	@ (8002fa8 <HAL_RCC_OscConfig+0x470>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d0f0      	beq.n	8002f4e <HAL_RCC_OscConfig+0x416>
 8002f6c:	e054      	b.n	8003018 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f6e:	4b10      	ldr	r3, [pc, #64]	@ (8002fb0 <HAL_RCC_OscConfig+0x478>)
 8002f70:	2200      	movs	r2, #0
 8002f72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f74:	f7fe fe60 	bl	8001c38 <HAL_GetTick>
 8002f78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f7a:	e008      	b.n	8002f8e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f7c:	f7fe fe5c 	bl	8001c38 <HAL_GetTick>
 8002f80:	4602      	mov	r2, r0
 8002f82:	693b      	ldr	r3, [r7, #16]
 8002f84:	1ad3      	subs	r3, r2, r3
 8002f86:	2b02      	cmp	r3, #2
 8002f88:	d901      	bls.n	8002f8e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002f8a:	2303      	movs	r3, #3
 8002f8c:	e045      	b.n	800301a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f8e:	4b06      	ldr	r3, [pc, #24]	@ (8002fa8 <HAL_RCC_OscConfig+0x470>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d1f0      	bne.n	8002f7c <HAL_RCC_OscConfig+0x444>
 8002f9a:	e03d      	b.n	8003018 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	699b      	ldr	r3, [r3, #24]
 8002fa0:	2b01      	cmp	r3, #1
 8002fa2:	d107      	bne.n	8002fb4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002fa4:	2301      	movs	r3, #1
 8002fa6:	e038      	b.n	800301a <HAL_RCC_OscConfig+0x4e2>
 8002fa8:	40023800 	.word	0x40023800
 8002fac:	40007000 	.word	0x40007000
 8002fb0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002fb4:	4b1b      	ldr	r3, [pc, #108]	@ (8003024 <HAL_RCC_OscConfig+0x4ec>)
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	699b      	ldr	r3, [r3, #24]
 8002fbe:	2b01      	cmp	r3, #1
 8002fc0:	d028      	beq.n	8003014 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d121      	bne.n	8003014 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fda:	429a      	cmp	r2, r3
 8002fdc:	d11a      	bne.n	8003014 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002fde:	68fa      	ldr	r2, [r7, #12]
 8002fe0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002fe4:	4013      	ands	r3, r2
 8002fe6:	687a      	ldr	r2, [r7, #4]
 8002fe8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002fea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002fec:	4293      	cmp	r3, r2
 8002fee:	d111      	bne.n	8003014 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ffa:	085b      	lsrs	r3, r3, #1
 8002ffc:	3b01      	subs	r3, #1
 8002ffe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003000:	429a      	cmp	r2, r3
 8003002:	d107      	bne.n	8003014 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800300e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003010:	429a      	cmp	r2, r3
 8003012:	d001      	beq.n	8003018 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003014:	2301      	movs	r3, #1
 8003016:	e000      	b.n	800301a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003018:	2300      	movs	r3, #0
}
 800301a:	4618      	mov	r0, r3
 800301c:	3718      	adds	r7, #24
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}
 8003022:	bf00      	nop
 8003024:	40023800 	.word	0x40023800

08003028 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b084      	sub	sp, #16
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
 8003030:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d101      	bne.n	800303c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003038:	2301      	movs	r3, #1
 800303a:	e0cc      	b.n	80031d6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800303c:	4b68      	ldr	r3, [pc, #416]	@ (80031e0 <HAL_RCC_ClockConfig+0x1b8>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f003 030f 	and.w	r3, r3, #15
 8003044:	683a      	ldr	r2, [r7, #0]
 8003046:	429a      	cmp	r2, r3
 8003048:	d90c      	bls.n	8003064 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800304a:	4b65      	ldr	r3, [pc, #404]	@ (80031e0 <HAL_RCC_ClockConfig+0x1b8>)
 800304c:	683a      	ldr	r2, [r7, #0]
 800304e:	b2d2      	uxtb	r2, r2
 8003050:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003052:	4b63      	ldr	r3, [pc, #396]	@ (80031e0 <HAL_RCC_ClockConfig+0x1b8>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f003 030f 	and.w	r3, r3, #15
 800305a:	683a      	ldr	r2, [r7, #0]
 800305c:	429a      	cmp	r2, r3
 800305e:	d001      	beq.n	8003064 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003060:	2301      	movs	r3, #1
 8003062:	e0b8      	b.n	80031d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f003 0302 	and.w	r3, r3, #2
 800306c:	2b00      	cmp	r3, #0
 800306e:	d020      	beq.n	80030b2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f003 0304 	and.w	r3, r3, #4
 8003078:	2b00      	cmp	r3, #0
 800307a:	d005      	beq.n	8003088 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800307c:	4b59      	ldr	r3, [pc, #356]	@ (80031e4 <HAL_RCC_ClockConfig+0x1bc>)
 800307e:	689b      	ldr	r3, [r3, #8]
 8003080:	4a58      	ldr	r2, [pc, #352]	@ (80031e4 <HAL_RCC_ClockConfig+0x1bc>)
 8003082:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003086:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f003 0308 	and.w	r3, r3, #8
 8003090:	2b00      	cmp	r3, #0
 8003092:	d005      	beq.n	80030a0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003094:	4b53      	ldr	r3, [pc, #332]	@ (80031e4 <HAL_RCC_ClockConfig+0x1bc>)
 8003096:	689b      	ldr	r3, [r3, #8]
 8003098:	4a52      	ldr	r2, [pc, #328]	@ (80031e4 <HAL_RCC_ClockConfig+0x1bc>)
 800309a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800309e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030a0:	4b50      	ldr	r3, [pc, #320]	@ (80031e4 <HAL_RCC_ClockConfig+0x1bc>)
 80030a2:	689b      	ldr	r3, [r3, #8]
 80030a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	689b      	ldr	r3, [r3, #8]
 80030ac:	494d      	ldr	r1, [pc, #308]	@ (80031e4 <HAL_RCC_ClockConfig+0x1bc>)
 80030ae:	4313      	orrs	r3, r2
 80030b0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f003 0301 	and.w	r3, r3, #1
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d044      	beq.n	8003148 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	2b01      	cmp	r3, #1
 80030c4:	d107      	bne.n	80030d6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030c6:	4b47      	ldr	r3, [pc, #284]	@ (80031e4 <HAL_RCC_ClockConfig+0x1bc>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d119      	bne.n	8003106 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030d2:	2301      	movs	r3, #1
 80030d4:	e07f      	b.n	80031d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	2b02      	cmp	r3, #2
 80030dc:	d003      	beq.n	80030e6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80030e2:	2b03      	cmp	r3, #3
 80030e4:	d107      	bne.n	80030f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030e6:	4b3f      	ldr	r3, [pc, #252]	@ (80031e4 <HAL_RCC_ClockConfig+0x1bc>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d109      	bne.n	8003106 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	e06f      	b.n	80031d6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030f6:	4b3b      	ldr	r3, [pc, #236]	@ (80031e4 <HAL_RCC_ClockConfig+0x1bc>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f003 0302 	and.w	r3, r3, #2
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d101      	bne.n	8003106 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003102:	2301      	movs	r3, #1
 8003104:	e067      	b.n	80031d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003106:	4b37      	ldr	r3, [pc, #220]	@ (80031e4 <HAL_RCC_ClockConfig+0x1bc>)
 8003108:	689b      	ldr	r3, [r3, #8]
 800310a:	f023 0203 	bic.w	r2, r3, #3
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	4934      	ldr	r1, [pc, #208]	@ (80031e4 <HAL_RCC_ClockConfig+0x1bc>)
 8003114:	4313      	orrs	r3, r2
 8003116:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003118:	f7fe fd8e 	bl	8001c38 <HAL_GetTick>
 800311c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800311e:	e00a      	b.n	8003136 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003120:	f7fe fd8a 	bl	8001c38 <HAL_GetTick>
 8003124:	4602      	mov	r2, r0
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	1ad3      	subs	r3, r2, r3
 800312a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800312e:	4293      	cmp	r3, r2
 8003130:	d901      	bls.n	8003136 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003132:	2303      	movs	r3, #3
 8003134:	e04f      	b.n	80031d6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003136:	4b2b      	ldr	r3, [pc, #172]	@ (80031e4 <HAL_RCC_ClockConfig+0x1bc>)
 8003138:	689b      	ldr	r3, [r3, #8]
 800313a:	f003 020c 	and.w	r2, r3, #12
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	009b      	lsls	r3, r3, #2
 8003144:	429a      	cmp	r2, r3
 8003146:	d1eb      	bne.n	8003120 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003148:	4b25      	ldr	r3, [pc, #148]	@ (80031e0 <HAL_RCC_ClockConfig+0x1b8>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f003 030f 	and.w	r3, r3, #15
 8003150:	683a      	ldr	r2, [r7, #0]
 8003152:	429a      	cmp	r2, r3
 8003154:	d20c      	bcs.n	8003170 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003156:	4b22      	ldr	r3, [pc, #136]	@ (80031e0 <HAL_RCC_ClockConfig+0x1b8>)
 8003158:	683a      	ldr	r2, [r7, #0]
 800315a:	b2d2      	uxtb	r2, r2
 800315c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800315e:	4b20      	ldr	r3, [pc, #128]	@ (80031e0 <HAL_RCC_ClockConfig+0x1b8>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f003 030f 	and.w	r3, r3, #15
 8003166:	683a      	ldr	r2, [r7, #0]
 8003168:	429a      	cmp	r2, r3
 800316a:	d001      	beq.n	8003170 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800316c:	2301      	movs	r3, #1
 800316e:	e032      	b.n	80031d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f003 0304 	and.w	r3, r3, #4
 8003178:	2b00      	cmp	r3, #0
 800317a:	d008      	beq.n	800318e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800317c:	4b19      	ldr	r3, [pc, #100]	@ (80031e4 <HAL_RCC_ClockConfig+0x1bc>)
 800317e:	689b      	ldr	r3, [r3, #8]
 8003180:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	68db      	ldr	r3, [r3, #12]
 8003188:	4916      	ldr	r1, [pc, #88]	@ (80031e4 <HAL_RCC_ClockConfig+0x1bc>)
 800318a:	4313      	orrs	r3, r2
 800318c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 0308 	and.w	r3, r3, #8
 8003196:	2b00      	cmp	r3, #0
 8003198:	d009      	beq.n	80031ae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800319a:	4b12      	ldr	r3, [pc, #72]	@ (80031e4 <HAL_RCC_ClockConfig+0x1bc>)
 800319c:	689b      	ldr	r3, [r3, #8]
 800319e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	691b      	ldr	r3, [r3, #16]
 80031a6:	00db      	lsls	r3, r3, #3
 80031a8:	490e      	ldr	r1, [pc, #56]	@ (80031e4 <HAL_RCC_ClockConfig+0x1bc>)
 80031aa:	4313      	orrs	r3, r2
 80031ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80031ae:	f000 f821 	bl	80031f4 <HAL_RCC_GetSysClockFreq>
 80031b2:	4602      	mov	r2, r0
 80031b4:	4b0b      	ldr	r3, [pc, #44]	@ (80031e4 <HAL_RCC_ClockConfig+0x1bc>)
 80031b6:	689b      	ldr	r3, [r3, #8]
 80031b8:	091b      	lsrs	r3, r3, #4
 80031ba:	f003 030f 	and.w	r3, r3, #15
 80031be:	490a      	ldr	r1, [pc, #40]	@ (80031e8 <HAL_RCC_ClockConfig+0x1c0>)
 80031c0:	5ccb      	ldrb	r3, [r1, r3]
 80031c2:	fa22 f303 	lsr.w	r3, r2, r3
 80031c6:	4a09      	ldr	r2, [pc, #36]	@ (80031ec <HAL_RCC_ClockConfig+0x1c4>)
 80031c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80031ca:	4b09      	ldr	r3, [pc, #36]	@ (80031f0 <HAL_RCC_ClockConfig+0x1c8>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4618      	mov	r0, r3
 80031d0:	f7fe fcee 	bl	8001bb0 <HAL_InitTick>

  return HAL_OK;
 80031d4:	2300      	movs	r3, #0
}
 80031d6:	4618      	mov	r0, r3
 80031d8:	3710      	adds	r7, #16
 80031da:	46bd      	mov	sp, r7
 80031dc:	bd80      	pop	{r7, pc}
 80031de:	bf00      	nop
 80031e0:	40023c00 	.word	0x40023c00
 80031e4:	40023800 	.word	0x40023800
 80031e8:	08007850 	.word	0x08007850
 80031ec:	20000004 	.word	0x20000004
 80031f0:	20000008 	.word	0x20000008

080031f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80031f8:	b094      	sub	sp, #80	@ 0x50
 80031fa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80031fc:	2300      	movs	r3, #0
 80031fe:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003200:	2300      	movs	r3, #0
 8003202:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003204:	2300      	movs	r3, #0
 8003206:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003208:	2300      	movs	r3, #0
 800320a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800320c:	4b79      	ldr	r3, [pc, #484]	@ (80033f4 <HAL_RCC_GetSysClockFreq+0x200>)
 800320e:	689b      	ldr	r3, [r3, #8]
 8003210:	f003 030c 	and.w	r3, r3, #12
 8003214:	2b08      	cmp	r3, #8
 8003216:	d00d      	beq.n	8003234 <HAL_RCC_GetSysClockFreq+0x40>
 8003218:	2b08      	cmp	r3, #8
 800321a:	f200 80e1 	bhi.w	80033e0 <HAL_RCC_GetSysClockFreq+0x1ec>
 800321e:	2b00      	cmp	r3, #0
 8003220:	d002      	beq.n	8003228 <HAL_RCC_GetSysClockFreq+0x34>
 8003222:	2b04      	cmp	r3, #4
 8003224:	d003      	beq.n	800322e <HAL_RCC_GetSysClockFreq+0x3a>
 8003226:	e0db      	b.n	80033e0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003228:	4b73      	ldr	r3, [pc, #460]	@ (80033f8 <HAL_RCC_GetSysClockFreq+0x204>)
 800322a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800322c:	e0db      	b.n	80033e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800322e:	4b73      	ldr	r3, [pc, #460]	@ (80033fc <HAL_RCC_GetSysClockFreq+0x208>)
 8003230:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003232:	e0d8      	b.n	80033e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003234:	4b6f      	ldr	r3, [pc, #444]	@ (80033f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800323c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800323e:	4b6d      	ldr	r3, [pc, #436]	@ (80033f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003246:	2b00      	cmp	r3, #0
 8003248:	d063      	beq.n	8003312 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800324a:	4b6a      	ldr	r3, [pc, #424]	@ (80033f4 <HAL_RCC_GetSysClockFreq+0x200>)
 800324c:	685b      	ldr	r3, [r3, #4]
 800324e:	099b      	lsrs	r3, r3, #6
 8003250:	2200      	movs	r2, #0
 8003252:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003254:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003256:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003258:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800325c:	633b      	str	r3, [r7, #48]	@ 0x30
 800325e:	2300      	movs	r3, #0
 8003260:	637b      	str	r3, [r7, #52]	@ 0x34
 8003262:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003266:	4622      	mov	r2, r4
 8003268:	462b      	mov	r3, r5
 800326a:	f04f 0000 	mov.w	r0, #0
 800326e:	f04f 0100 	mov.w	r1, #0
 8003272:	0159      	lsls	r1, r3, #5
 8003274:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003278:	0150      	lsls	r0, r2, #5
 800327a:	4602      	mov	r2, r0
 800327c:	460b      	mov	r3, r1
 800327e:	4621      	mov	r1, r4
 8003280:	1a51      	subs	r1, r2, r1
 8003282:	6139      	str	r1, [r7, #16]
 8003284:	4629      	mov	r1, r5
 8003286:	eb63 0301 	sbc.w	r3, r3, r1
 800328a:	617b      	str	r3, [r7, #20]
 800328c:	f04f 0200 	mov.w	r2, #0
 8003290:	f04f 0300 	mov.w	r3, #0
 8003294:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003298:	4659      	mov	r1, fp
 800329a:	018b      	lsls	r3, r1, #6
 800329c:	4651      	mov	r1, sl
 800329e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80032a2:	4651      	mov	r1, sl
 80032a4:	018a      	lsls	r2, r1, #6
 80032a6:	4651      	mov	r1, sl
 80032a8:	ebb2 0801 	subs.w	r8, r2, r1
 80032ac:	4659      	mov	r1, fp
 80032ae:	eb63 0901 	sbc.w	r9, r3, r1
 80032b2:	f04f 0200 	mov.w	r2, #0
 80032b6:	f04f 0300 	mov.w	r3, #0
 80032ba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80032be:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80032c2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80032c6:	4690      	mov	r8, r2
 80032c8:	4699      	mov	r9, r3
 80032ca:	4623      	mov	r3, r4
 80032cc:	eb18 0303 	adds.w	r3, r8, r3
 80032d0:	60bb      	str	r3, [r7, #8]
 80032d2:	462b      	mov	r3, r5
 80032d4:	eb49 0303 	adc.w	r3, r9, r3
 80032d8:	60fb      	str	r3, [r7, #12]
 80032da:	f04f 0200 	mov.w	r2, #0
 80032de:	f04f 0300 	mov.w	r3, #0
 80032e2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80032e6:	4629      	mov	r1, r5
 80032e8:	024b      	lsls	r3, r1, #9
 80032ea:	4621      	mov	r1, r4
 80032ec:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80032f0:	4621      	mov	r1, r4
 80032f2:	024a      	lsls	r2, r1, #9
 80032f4:	4610      	mov	r0, r2
 80032f6:	4619      	mov	r1, r3
 80032f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80032fa:	2200      	movs	r2, #0
 80032fc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80032fe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003300:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003304:	f7fc ff74 	bl	80001f0 <__aeabi_uldivmod>
 8003308:	4602      	mov	r2, r0
 800330a:	460b      	mov	r3, r1
 800330c:	4613      	mov	r3, r2
 800330e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003310:	e058      	b.n	80033c4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003312:	4b38      	ldr	r3, [pc, #224]	@ (80033f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003314:	685b      	ldr	r3, [r3, #4]
 8003316:	099b      	lsrs	r3, r3, #6
 8003318:	2200      	movs	r2, #0
 800331a:	4618      	mov	r0, r3
 800331c:	4611      	mov	r1, r2
 800331e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003322:	623b      	str	r3, [r7, #32]
 8003324:	2300      	movs	r3, #0
 8003326:	627b      	str	r3, [r7, #36]	@ 0x24
 8003328:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800332c:	4642      	mov	r2, r8
 800332e:	464b      	mov	r3, r9
 8003330:	f04f 0000 	mov.w	r0, #0
 8003334:	f04f 0100 	mov.w	r1, #0
 8003338:	0159      	lsls	r1, r3, #5
 800333a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800333e:	0150      	lsls	r0, r2, #5
 8003340:	4602      	mov	r2, r0
 8003342:	460b      	mov	r3, r1
 8003344:	4641      	mov	r1, r8
 8003346:	ebb2 0a01 	subs.w	sl, r2, r1
 800334a:	4649      	mov	r1, r9
 800334c:	eb63 0b01 	sbc.w	fp, r3, r1
 8003350:	f04f 0200 	mov.w	r2, #0
 8003354:	f04f 0300 	mov.w	r3, #0
 8003358:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800335c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003360:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003364:	ebb2 040a 	subs.w	r4, r2, sl
 8003368:	eb63 050b 	sbc.w	r5, r3, fp
 800336c:	f04f 0200 	mov.w	r2, #0
 8003370:	f04f 0300 	mov.w	r3, #0
 8003374:	00eb      	lsls	r3, r5, #3
 8003376:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800337a:	00e2      	lsls	r2, r4, #3
 800337c:	4614      	mov	r4, r2
 800337e:	461d      	mov	r5, r3
 8003380:	4643      	mov	r3, r8
 8003382:	18e3      	adds	r3, r4, r3
 8003384:	603b      	str	r3, [r7, #0]
 8003386:	464b      	mov	r3, r9
 8003388:	eb45 0303 	adc.w	r3, r5, r3
 800338c:	607b      	str	r3, [r7, #4]
 800338e:	f04f 0200 	mov.w	r2, #0
 8003392:	f04f 0300 	mov.w	r3, #0
 8003396:	e9d7 4500 	ldrd	r4, r5, [r7]
 800339a:	4629      	mov	r1, r5
 800339c:	028b      	lsls	r3, r1, #10
 800339e:	4621      	mov	r1, r4
 80033a0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80033a4:	4621      	mov	r1, r4
 80033a6:	028a      	lsls	r2, r1, #10
 80033a8:	4610      	mov	r0, r2
 80033aa:	4619      	mov	r1, r3
 80033ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80033ae:	2200      	movs	r2, #0
 80033b0:	61bb      	str	r3, [r7, #24]
 80033b2:	61fa      	str	r2, [r7, #28]
 80033b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80033b8:	f7fc ff1a 	bl	80001f0 <__aeabi_uldivmod>
 80033bc:	4602      	mov	r2, r0
 80033be:	460b      	mov	r3, r1
 80033c0:	4613      	mov	r3, r2
 80033c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80033c4:	4b0b      	ldr	r3, [pc, #44]	@ (80033f4 <HAL_RCC_GetSysClockFreq+0x200>)
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	0c1b      	lsrs	r3, r3, #16
 80033ca:	f003 0303 	and.w	r3, r3, #3
 80033ce:	3301      	adds	r3, #1
 80033d0:	005b      	lsls	r3, r3, #1
 80033d2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80033d4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80033d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80033d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80033dc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80033de:	e002      	b.n	80033e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80033e0:	4b05      	ldr	r3, [pc, #20]	@ (80033f8 <HAL_RCC_GetSysClockFreq+0x204>)
 80033e2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80033e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80033e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80033e8:	4618      	mov	r0, r3
 80033ea:	3750      	adds	r7, #80	@ 0x50
 80033ec:	46bd      	mov	sp, r7
 80033ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80033f2:	bf00      	nop
 80033f4:	40023800 	.word	0x40023800
 80033f8:	00f42400 	.word	0x00f42400
 80033fc:	007a1200 	.word	0x007a1200

08003400 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003400:	b480      	push	{r7}
 8003402:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003404:	4b03      	ldr	r3, [pc, #12]	@ (8003414 <HAL_RCC_GetHCLKFreq+0x14>)
 8003406:	681b      	ldr	r3, [r3, #0]
}
 8003408:	4618      	mov	r0, r3
 800340a:	46bd      	mov	sp, r7
 800340c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003410:	4770      	bx	lr
 8003412:	bf00      	nop
 8003414:	20000004 	.word	0x20000004

08003418 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800341c:	f7ff fff0 	bl	8003400 <HAL_RCC_GetHCLKFreq>
 8003420:	4602      	mov	r2, r0
 8003422:	4b05      	ldr	r3, [pc, #20]	@ (8003438 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	0a9b      	lsrs	r3, r3, #10
 8003428:	f003 0307 	and.w	r3, r3, #7
 800342c:	4903      	ldr	r1, [pc, #12]	@ (800343c <HAL_RCC_GetPCLK1Freq+0x24>)
 800342e:	5ccb      	ldrb	r3, [r1, r3]
 8003430:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003434:	4618      	mov	r0, r3
 8003436:	bd80      	pop	{r7, pc}
 8003438:	40023800 	.word	0x40023800
 800343c:	08007860 	.word	0x08007860

08003440 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003444:	f7ff ffdc 	bl	8003400 <HAL_RCC_GetHCLKFreq>
 8003448:	4602      	mov	r2, r0
 800344a:	4b05      	ldr	r3, [pc, #20]	@ (8003460 <HAL_RCC_GetPCLK2Freq+0x20>)
 800344c:	689b      	ldr	r3, [r3, #8]
 800344e:	0b5b      	lsrs	r3, r3, #13
 8003450:	f003 0307 	and.w	r3, r3, #7
 8003454:	4903      	ldr	r1, [pc, #12]	@ (8003464 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003456:	5ccb      	ldrb	r3, [r1, r3]
 8003458:	fa22 f303 	lsr.w	r3, r2, r3
}
 800345c:	4618      	mov	r0, r3
 800345e:	bd80      	pop	{r7, pc}
 8003460:	40023800 	.word	0x40023800
 8003464:	08007860 	.word	0x08007860

08003468 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b082      	sub	sp, #8
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d101      	bne.n	800347a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003476:	2301      	movs	r3, #1
 8003478:	e07b      	b.n	8003572 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800347e:	2b00      	cmp	r3, #0
 8003480:	d108      	bne.n	8003494 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800348a:	d009      	beq.n	80034a0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2200      	movs	r2, #0
 8003490:	61da      	str	r2, [r3, #28]
 8003492:	e005      	b.n	80034a0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2200      	movs	r2, #0
 8003498:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2200      	movs	r2, #0
 800349e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2200      	movs	r2, #0
 80034a4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80034ac:	b2db      	uxtb	r3, r3
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d106      	bne.n	80034c0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2200      	movs	r2, #0
 80034b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80034ba:	6878      	ldr	r0, [r7, #4]
 80034bc:	f7fe fa00 	bl	80018c0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2202      	movs	r2, #2
 80034c4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	681a      	ldr	r2, [r3, #0]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80034d6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	685b      	ldr	r3, [r3, #4]
 80034dc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	689b      	ldr	r3, [r3, #8]
 80034e4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80034e8:	431a      	orrs	r2, r3
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	68db      	ldr	r3, [r3, #12]
 80034ee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80034f2:	431a      	orrs	r2, r3
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	691b      	ldr	r3, [r3, #16]
 80034f8:	f003 0302 	and.w	r3, r3, #2
 80034fc:	431a      	orrs	r2, r3
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	695b      	ldr	r3, [r3, #20]
 8003502:	f003 0301 	and.w	r3, r3, #1
 8003506:	431a      	orrs	r2, r3
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	699b      	ldr	r3, [r3, #24]
 800350c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003510:	431a      	orrs	r2, r3
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	69db      	ldr	r3, [r3, #28]
 8003516:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800351a:	431a      	orrs	r2, r3
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6a1b      	ldr	r3, [r3, #32]
 8003520:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003524:	ea42 0103 	orr.w	r1, r2, r3
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800352c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	430a      	orrs	r2, r1
 8003536:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	699b      	ldr	r3, [r3, #24]
 800353c:	0c1b      	lsrs	r3, r3, #16
 800353e:	f003 0104 	and.w	r1, r3, #4
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003546:	f003 0210 	and.w	r2, r3, #16
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	430a      	orrs	r2, r1
 8003550:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	69da      	ldr	r2, [r3, #28]
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003560:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2200      	movs	r2, #0
 8003566:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2201      	movs	r2, #1
 800356c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003570:	2300      	movs	r3, #0
}
 8003572:	4618      	mov	r0, r3
 8003574:	3708      	adds	r7, #8
 8003576:	46bd      	mov	sp, r7
 8003578:	bd80      	pop	{r7, pc}

0800357a <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800357a:	b580      	push	{r7, lr}
 800357c:	b088      	sub	sp, #32
 800357e:	af00      	add	r7, sp, #0
 8003580:	60f8      	str	r0, [r7, #12]
 8003582:	60b9      	str	r1, [r7, #8]
 8003584:	603b      	str	r3, [r7, #0]
 8003586:	4613      	mov	r3, r2
 8003588:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800358a:	f7fe fb55 	bl	8001c38 <HAL_GetTick>
 800358e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003590:	88fb      	ldrh	r3, [r7, #6]
 8003592:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800359a:	b2db      	uxtb	r3, r3
 800359c:	2b01      	cmp	r3, #1
 800359e:	d001      	beq.n	80035a4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80035a0:	2302      	movs	r3, #2
 80035a2:	e12a      	b.n	80037fa <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80035a4:	68bb      	ldr	r3, [r7, #8]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d002      	beq.n	80035b0 <HAL_SPI_Transmit+0x36>
 80035aa:	88fb      	ldrh	r3, [r7, #6]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d101      	bne.n	80035b4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80035b0:	2301      	movs	r3, #1
 80035b2:	e122      	b.n	80037fa <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80035ba:	2b01      	cmp	r3, #1
 80035bc:	d101      	bne.n	80035c2 <HAL_SPI_Transmit+0x48>
 80035be:	2302      	movs	r3, #2
 80035c0:	e11b      	b.n	80037fa <HAL_SPI_Transmit+0x280>
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	2201      	movs	r2, #1
 80035c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	2203      	movs	r2, #3
 80035ce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	2200      	movs	r2, #0
 80035d6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	68ba      	ldr	r2, [r7, #8]
 80035dc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	88fa      	ldrh	r2, [r7, #6]
 80035e2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	88fa      	ldrh	r2, [r7, #6]
 80035e8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	2200      	movs	r2, #0
 80035ee:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	2200      	movs	r2, #0
 80035f4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	2200      	movs	r2, #0
 80035fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	2200      	movs	r2, #0
 8003600:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	2200      	movs	r2, #0
 8003606:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	689b      	ldr	r3, [r3, #8]
 800360c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003610:	d10f      	bne.n	8003632 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	681a      	ldr	r2, [r3, #0]
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003620:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	681a      	ldr	r2, [r3, #0]
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003630:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800363c:	2b40      	cmp	r3, #64	@ 0x40
 800363e:	d007      	beq.n	8003650 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	681a      	ldr	r2, [r3, #0]
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800364e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	68db      	ldr	r3, [r3, #12]
 8003654:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003658:	d152      	bne.n	8003700 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	685b      	ldr	r3, [r3, #4]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d002      	beq.n	8003668 <HAL_SPI_Transmit+0xee>
 8003662:	8b7b      	ldrh	r3, [r7, #26]
 8003664:	2b01      	cmp	r3, #1
 8003666:	d145      	bne.n	80036f4 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800366c:	881a      	ldrh	r2, [r3, #0]
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003678:	1c9a      	adds	r2, r3, #2
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003682:	b29b      	uxth	r3, r3
 8003684:	3b01      	subs	r3, #1
 8003686:	b29a      	uxth	r2, r3
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800368c:	e032      	b.n	80036f4 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	689b      	ldr	r3, [r3, #8]
 8003694:	f003 0302 	and.w	r3, r3, #2
 8003698:	2b02      	cmp	r3, #2
 800369a:	d112      	bne.n	80036c2 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036a0:	881a      	ldrh	r2, [r3, #0]
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036ac:	1c9a      	adds	r2, r3, #2
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80036b6:	b29b      	uxth	r3, r3
 80036b8:	3b01      	subs	r3, #1
 80036ba:	b29a      	uxth	r2, r3
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	86da      	strh	r2, [r3, #54]	@ 0x36
 80036c0:	e018      	b.n	80036f4 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80036c2:	f7fe fab9 	bl	8001c38 <HAL_GetTick>
 80036c6:	4602      	mov	r2, r0
 80036c8:	69fb      	ldr	r3, [r7, #28]
 80036ca:	1ad3      	subs	r3, r2, r3
 80036cc:	683a      	ldr	r2, [r7, #0]
 80036ce:	429a      	cmp	r2, r3
 80036d0:	d803      	bhi.n	80036da <HAL_SPI_Transmit+0x160>
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036d8:	d102      	bne.n	80036e0 <HAL_SPI_Transmit+0x166>
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d109      	bne.n	80036f4 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	2201      	movs	r2, #1
 80036e4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	2200      	movs	r2, #0
 80036ec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80036f0:	2303      	movs	r3, #3
 80036f2:	e082      	b.n	80037fa <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80036f8:	b29b      	uxth	r3, r3
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d1c7      	bne.n	800368e <HAL_SPI_Transmit+0x114>
 80036fe:	e053      	b.n	80037a8 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d002      	beq.n	800370e <HAL_SPI_Transmit+0x194>
 8003708:	8b7b      	ldrh	r3, [r7, #26]
 800370a:	2b01      	cmp	r3, #1
 800370c:	d147      	bne.n	800379e <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	330c      	adds	r3, #12
 8003718:	7812      	ldrb	r2, [r2, #0]
 800371a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003720:	1c5a      	adds	r2, r3, #1
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800372a:	b29b      	uxth	r3, r3
 800372c:	3b01      	subs	r3, #1
 800372e:	b29a      	uxth	r2, r3
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003734:	e033      	b.n	800379e <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	f003 0302 	and.w	r3, r3, #2
 8003740:	2b02      	cmp	r3, #2
 8003742:	d113      	bne.n	800376c <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	330c      	adds	r3, #12
 800374e:	7812      	ldrb	r2, [r2, #0]
 8003750:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003756:	1c5a      	adds	r2, r3, #1
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003760:	b29b      	uxth	r3, r3
 8003762:	3b01      	subs	r3, #1
 8003764:	b29a      	uxth	r2, r3
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	86da      	strh	r2, [r3, #54]	@ 0x36
 800376a:	e018      	b.n	800379e <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800376c:	f7fe fa64 	bl	8001c38 <HAL_GetTick>
 8003770:	4602      	mov	r2, r0
 8003772:	69fb      	ldr	r3, [r7, #28]
 8003774:	1ad3      	subs	r3, r2, r3
 8003776:	683a      	ldr	r2, [r7, #0]
 8003778:	429a      	cmp	r2, r3
 800377a:	d803      	bhi.n	8003784 <HAL_SPI_Transmit+0x20a>
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003782:	d102      	bne.n	800378a <HAL_SPI_Transmit+0x210>
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d109      	bne.n	800379e <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	2201      	movs	r2, #1
 800378e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	2200      	movs	r2, #0
 8003796:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800379a:	2303      	movs	r3, #3
 800379c:	e02d      	b.n	80037fa <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80037a2:	b29b      	uxth	r3, r3
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d1c6      	bne.n	8003736 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80037a8:	69fa      	ldr	r2, [r7, #28]
 80037aa:	6839      	ldr	r1, [r7, #0]
 80037ac:	68f8      	ldr	r0, [r7, #12]
 80037ae:	f000 f8b1 	bl	8003914 <SPI_EndRxTxTransaction>
 80037b2:	4603      	mov	r3, r0
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d002      	beq.n	80037be <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	2220      	movs	r2, #32
 80037bc:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	689b      	ldr	r3, [r3, #8]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d10a      	bne.n	80037dc <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80037c6:	2300      	movs	r3, #0
 80037c8:	617b      	str	r3, [r7, #20]
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	68db      	ldr	r3, [r3, #12]
 80037d0:	617b      	str	r3, [r7, #20]
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	689b      	ldr	r3, [r3, #8]
 80037d8:	617b      	str	r3, [r7, #20]
 80037da:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	2201      	movs	r2, #1
 80037e0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	2200      	movs	r2, #0
 80037e8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d001      	beq.n	80037f8 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80037f4:	2301      	movs	r3, #1
 80037f6:	e000      	b.n	80037fa <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80037f8:	2300      	movs	r3, #0
  }
}
 80037fa:	4618      	mov	r0, r3
 80037fc:	3720      	adds	r7, #32
 80037fe:	46bd      	mov	sp, r7
 8003800:	bd80      	pop	{r7, pc}
	...

08003804 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b088      	sub	sp, #32
 8003808:	af00      	add	r7, sp, #0
 800380a:	60f8      	str	r0, [r7, #12]
 800380c:	60b9      	str	r1, [r7, #8]
 800380e:	603b      	str	r3, [r7, #0]
 8003810:	4613      	mov	r3, r2
 8003812:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003814:	f7fe fa10 	bl	8001c38 <HAL_GetTick>
 8003818:	4602      	mov	r2, r0
 800381a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800381c:	1a9b      	subs	r3, r3, r2
 800381e:	683a      	ldr	r2, [r7, #0]
 8003820:	4413      	add	r3, r2
 8003822:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003824:	f7fe fa08 	bl	8001c38 <HAL_GetTick>
 8003828:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800382a:	4b39      	ldr	r3, [pc, #228]	@ (8003910 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	015b      	lsls	r3, r3, #5
 8003830:	0d1b      	lsrs	r3, r3, #20
 8003832:	69fa      	ldr	r2, [r7, #28]
 8003834:	fb02 f303 	mul.w	r3, r2, r3
 8003838:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800383a:	e055      	b.n	80038e8 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003842:	d051      	beq.n	80038e8 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003844:	f7fe f9f8 	bl	8001c38 <HAL_GetTick>
 8003848:	4602      	mov	r2, r0
 800384a:	69bb      	ldr	r3, [r7, #24]
 800384c:	1ad3      	subs	r3, r2, r3
 800384e:	69fa      	ldr	r2, [r7, #28]
 8003850:	429a      	cmp	r2, r3
 8003852:	d902      	bls.n	800385a <SPI_WaitFlagStateUntilTimeout+0x56>
 8003854:	69fb      	ldr	r3, [r7, #28]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d13d      	bne.n	80038d6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	685a      	ldr	r2, [r3, #4]
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003868:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003872:	d111      	bne.n	8003898 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	689b      	ldr	r3, [r3, #8]
 8003878:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800387c:	d004      	beq.n	8003888 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	689b      	ldr	r3, [r3, #8]
 8003882:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003886:	d107      	bne.n	8003898 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	681a      	ldr	r2, [r3, #0]
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003896:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800389c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80038a0:	d10f      	bne.n	80038c2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	681a      	ldr	r2, [r3, #0]
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80038b0:	601a      	str	r2, [r3, #0]
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	681a      	ldr	r2, [r3, #0]
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80038c0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	2201      	movs	r2, #1
 80038c6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	2200      	movs	r2, #0
 80038ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80038d2:	2303      	movs	r3, #3
 80038d4:	e018      	b.n	8003908 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80038d6:	697b      	ldr	r3, [r7, #20]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d102      	bne.n	80038e2 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80038dc:	2300      	movs	r3, #0
 80038de:	61fb      	str	r3, [r7, #28]
 80038e0:	e002      	b.n	80038e8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80038e2:	697b      	ldr	r3, [r7, #20]
 80038e4:	3b01      	subs	r3, #1
 80038e6:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	689a      	ldr	r2, [r3, #8]
 80038ee:	68bb      	ldr	r3, [r7, #8]
 80038f0:	4013      	ands	r3, r2
 80038f2:	68ba      	ldr	r2, [r7, #8]
 80038f4:	429a      	cmp	r2, r3
 80038f6:	bf0c      	ite	eq
 80038f8:	2301      	moveq	r3, #1
 80038fa:	2300      	movne	r3, #0
 80038fc:	b2db      	uxtb	r3, r3
 80038fe:	461a      	mov	r2, r3
 8003900:	79fb      	ldrb	r3, [r7, #7]
 8003902:	429a      	cmp	r2, r3
 8003904:	d19a      	bne.n	800383c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8003906:	2300      	movs	r3, #0
}
 8003908:	4618      	mov	r0, r3
 800390a:	3720      	adds	r7, #32
 800390c:	46bd      	mov	sp, r7
 800390e:	bd80      	pop	{r7, pc}
 8003910:	20000004 	.word	0x20000004

08003914 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b088      	sub	sp, #32
 8003918:	af02      	add	r7, sp, #8
 800391a:	60f8      	str	r0, [r7, #12]
 800391c:	60b9      	str	r1, [r7, #8]
 800391e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	9300      	str	r3, [sp, #0]
 8003924:	68bb      	ldr	r3, [r7, #8]
 8003926:	2201      	movs	r2, #1
 8003928:	2102      	movs	r1, #2
 800392a:	68f8      	ldr	r0, [r7, #12]
 800392c:	f7ff ff6a 	bl	8003804 <SPI_WaitFlagStateUntilTimeout>
 8003930:	4603      	mov	r3, r0
 8003932:	2b00      	cmp	r3, #0
 8003934:	d007      	beq.n	8003946 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800393a:	f043 0220 	orr.w	r2, r3, #32
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003942:	2303      	movs	r3, #3
 8003944:	e032      	b.n	80039ac <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003946:	4b1b      	ldr	r3, [pc, #108]	@ (80039b4 <SPI_EndRxTxTransaction+0xa0>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4a1b      	ldr	r2, [pc, #108]	@ (80039b8 <SPI_EndRxTxTransaction+0xa4>)
 800394c:	fba2 2303 	umull	r2, r3, r2, r3
 8003950:	0d5b      	lsrs	r3, r3, #21
 8003952:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003956:	fb02 f303 	mul.w	r3, r2, r3
 800395a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003964:	d112      	bne.n	800398c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	9300      	str	r3, [sp, #0]
 800396a:	68bb      	ldr	r3, [r7, #8]
 800396c:	2200      	movs	r2, #0
 800396e:	2180      	movs	r1, #128	@ 0x80
 8003970:	68f8      	ldr	r0, [r7, #12]
 8003972:	f7ff ff47 	bl	8003804 <SPI_WaitFlagStateUntilTimeout>
 8003976:	4603      	mov	r3, r0
 8003978:	2b00      	cmp	r3, #0
 800397a:	d016      	beq.n	80039aa <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003980:	f043 0220 	orr.w	r2, r3, #32
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003988:	2303      	movs	r3, #3
 800398a:	e00f      	b.n	80039ac <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800398c:	697b      	ldr	r3, [r7, #20]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d00a      	beq.n	80039a8 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003992:	697b      	ldr	r3, [r7, #20]
 8003994:	3b01      	subs	r3, #1
 8003996:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	689b      	ldr	r3, [r3, #8]
 800399e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039a2:	2b80      	cmp	r3, #128	@ 0x80
 80039a4:	d0f2      	beq.n	800398c <SPI_EndRxTxTransaction+0x78>
 80039a6:	e000      	b.n	80039aa <SPI_EndRxTxTransaction+0x96>
        break;
 80039a8:	bf00      	nop
  }

  return HAL_OK;
 80039aa:	2300      	movs	r3, #0
}
 80039ac:	4618      	mov	r0, r3
 80039ae:	3718      	adds	r7, #24
 80039b0:	46bd      	mov	sp, r7
 80039b2:	bd80      	pop	{r7, pc}
 80039b4:	20000004 	.word	0x20000004
 80039b8:	165e9f81 	.word	0x165e9f81

080039bc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b082      	sub	sp, #8
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d101      	bne.n	80039ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80039ca:	2301      	movs	r3, #1
 80039cc:	e042      	b.n	8003a54 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80039d4:	b2db      	uxtb	r3, r3
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d106      	bne.n	80039e8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2200      	movs	r2, #0
 80039de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80039e2:	6878      	ldr	r0, [r7, #4]
 80039e4:	f7fd ffb4 	bl	8001950 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2224      	movs	r2, #36	@ 0x24
 80039ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	68da      	ldr	r2, [r3, #12]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80039fe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003a00:	6878      	ldr	r0, [r7, #4]
 8003a02:	f000 f82b 	bl	8003a5c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	691a      	ldr	r2, [r3, #16]
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003a14:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	695a      	ldr	r2, [r3, #20]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003a24:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	68da      	ldr	r2, [r3, #12]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003a34:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2220      	movs	r2, #32
 8003a40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2220      	movs	r2, #32
 8003a48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2200      	movs	r2, #0
 8003a50:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003a52:	2300      	movs	r3, #0
}
 8003a54:	4618      	mov	r0, r3
 8003a56:	3708      	adds	r7, #8
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	bd80      	pop	{r7, pc}

08003a5c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a5c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003a60:	b0c0      	sub	sp, #256	@ 0x100
 8003a62:	af00      	add	r7, sp, #0
 8003a64:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003a68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	691b      	ldr	r3, [r3, #16]
 8003a70:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003a74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a78:	68d9      	ldr	r1, [r3, #12]
 8003a7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a7e:	681a      	ldr	r2, [r3, #0]
 8003a80:	ea40 0301 	orr.w	r3, r0, r1
 8003a84:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003a86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a8a:	689a      	ldr	r2, [r3, #8]
 8003a8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a90:	691b      	ldr	r3, [r3, #16]
 8003a92:	431a      	orrs	r2, r3
 8003a94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a98:	695b      	ldr	r3, [r3, #20]
 8003a9a:	431a      	orrs	r2, r3
 8003a9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003aa0:	69db      	ldr	r3, [r3, #28]
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003aa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	68db      	ldr	r3, [r3, #12]
 8003ab0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003ab4:	f021 010c 	bic.w	r1, r1, #12
 8003ab8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003abc:	681a      	ldr	r2, [r3, #0]
 8003abe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003ac2:	430b      	orrs	r3, r1
 8003ac4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003ac6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	695b      	ldr	r3, [r3, #20]
 8003ace:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003ad2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ad6:	6999      	ldr	r1, [r3, #24]
 8003ad8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003adc:	681a      	ldr	r2, [r3, #0]
 8003ade:	ea40 0301 	orr.w	r3, r0, r1
 8003ae2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003ae4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ae8:	681a      	ldr	r2, [r3, #0]
 8003aea:	4b8f      	ldr	r3, [pc, #572]	@ (8003d28 <UART_SetConfig+0x2cc>)
 8003aec:	429a      	cmp	r2, r3
 8003aee:	d005      	beq.n	8003afc <UART_SetConfig+0xa0>
 8003af0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003af4:	681a      	ldr	r2, [r3, #0]
 8003af6:	4b8d      	ldr	r3, [pc, #564]	@ (8003d2c <UART_SetConfig+0x2d0>)
 8003af8:	429a      	cmp	r2, r3
 8003afa:	d104      	bne.n	8003b06 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003afc:	f7ff fca0 	bl	8003440 <HAL_RCC_GetPCLK2Freq>
 8003b00:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003b04:	e003      	b.n	8003b0e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003b06:	f7ff fc87 	bl	8003418 <HAL_RCC_GetPCLK1Freq>
 8003b0a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003b0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b12:	69db      	ldr	r3, [r3, #28]
 8003b14:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b18:	f040 810c 	bne.w	8003d34 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003b1c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003b20:	2200      	movs	r2, #0
 8003b22:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003b26:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003b2a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003b2e:	4622      	mov	r2, r4
 8003b30:	462b      	mov	r3, r5
 8003b32:	1891      	adds	r1, r2, r2
 8003b34:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003b36:	415b      	adcs	r3, r3
 8003b38:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003b3a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003b3e:	4621      	mov	r1, r4
 8003b40:	eb12 0801 	adds.w	r8, r2, r1
 8003b44:	4629      	mov	r1, r5
 8003b46:	eb43 0901 	adc.w	r9, r3, r1
 8003b4a:	f04f 0200 	mov.w	r2, #0
 8003b4e:	f04f 0300 	mov.w	r3, #0
 8003b52:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003b56:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003b5a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003b5e:	4690      	mov	r8, r2
 8003b60:	4699      	mov	r9, r3
 8003b62:	4623      	mov	r3, r4
 8003b64:	eb18 0303 	adds.w	r3, r8, r3
 8003b68:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003b6c:	462b      	mov	r3, r5
 8003b6e:	eb49 0303 	adc.w	r3, r9, r3
 8003b72:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003b76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003b82:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003b86:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003b8a:	460b      	mov	r3, r1
 8003b8c:	18db      	adds	r3, r3, r3
 8003b8e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003b90:	4613      	mov	r3, r2
 8003b92:	eb42 0303 	adc.w	r3, r2, r3
 8003b96:	657b      	str	r3, [r7, #84]	@ 0x54
 8003b98:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003b9c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003ba0:	f7fc fb26 	bl	80001f0 <__aeabi_uldivmod>
 8003ba4:	4602      	mov	r2, r0
 8003ba6:	460b      	mov	r3, r1
 8003ba8:	4b61      	ldr	r3, [pc, #388]	@ (8003d30 <UART_SetConfig+0x2d4>)
 8003baa:	fba3 2302 	umull	r2, r3, r3, r2
 8003bae:	095b      	lsrs	r3, r3, #5
 8003bb0:	011c      	lsls	r4, r3, #4
 8003bb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003bbc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003bc0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003bc4:	4642      	mov	r2, r8
 8003bc6:	464b      	mov	r3, r9
 8003bc8:	1891      	adds	r1, r2, r2
 8003bca:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003bcc:	415b      	adcs	r3, r3
 8003bce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003bd0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003bd4:	4641      	mov	r1, r8
 8003bd6:	eb12 0a01 	adds.w	sl, r2, r1
 8003bda:	4649      	mov	r1, r9
 8003bdc:	eb43 0b01 	adc.w	fp, r3, r1
 8003be0:	f04f 0200 	mov.w	r2, #0
 8003be4:	f04f 0300 	mov.w	r3, #0
 8003be8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003bec:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003bf0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003bf4:	4692      	mov	sl, r2
 8003bf6:	469b      	mov	fp, r3
 8003bf8:	4643      	mov	r3, r8
 8003bfa:	eb1a 0303 	adds.w	r3, sl, r3
 8003bfe:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003c02:	464b      	mov	r3, r9
 8003c04:	eb4b 0303 	adc.w	r3, fp, r3
 8003c08:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003c0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c10:	685b      	ldr	r3, [r3, #4]
 8003c12:	2200      	movs	r2, #0
 8003c14:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003c18:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003c1c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003c20:	460b      	mov	r3, r1
 8003c22:	18db      	adds	r3, r3, r3
 8003c24:	643b      	str	r3, [r7, #64]	@ 0x40
 8003c26:	4613      	mov	r3, r2
 8003c28:	eb42 0303 	adc.w	r3, r2, r3
 8003c2c:	647b      	str	r3, [r7, #68]	@ 0x44
 8003c2e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003c32:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003c36:	f7fc fadb 	bl	80001f0 <__aeabi_uldivmod>
 8003c3a:	4602      	mov	r2, r0
 8003c3c:	460b      	mov	r3, r1
 8003c3e:	4611      	mov	r1, r2
 8003c40:	4b3b      	ldr	r3, [pc, #236]	@ (8003d30 <UART_SetConfig+0x2d4>)
 8003c42:	fba3 2301 	umull	r2, r3, r3, r1
 8003c46:	095b      	lsrs	r3, r3, #5
 8003c48:	2264      	movs	r2, #100	@ 0x64
 8003c4a:	fb02 f303 	mul.w	r3, r2, r3
 8003c4e:	1acb      	subs	r3, r1, r3
 8003c50:	00db      	lsls	r3, r3, #3
 8003c52:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003c56:	4b36      	ldr	r3, [pc, #216]	@ (8003d30 <UART_SetConfig+0x2d4>)
 8003c58:	fba3 2302 	umull	r2, r3, r3, r2
 8003c5c:	095b      	lsrs	r3, r3, #5
 8003c5e:	005b      	lsls	r3, r3, #1
 8003c60:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003c64:	441c      	add	r4, r3
 8003c66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003c70:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003c74:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003c78:	4642      	mov	r2, r8
 8003c7a:	464b      	mov	r3, r9
 8003c7c:	1891      	adds	r1, r2, r2
 8003c7e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003c80:	415b      	adcs	r3, r3
 8003c82:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003c84:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003c88:	4641      	mov	r1, r8
 8003c8a:	1851      	adds	r1, r2, r1
 8003c8c:	6339      	str	r1, [r7, #48]	@ 0x30
 8003c8e:	4649      	mov	r1, r9
 8003c90:	414b      	adcs	r3, r1
 8003c92:	637b      	str	r3, [r7, #52]	@ 0x34
 8003c94:	f04f 0200 	mov.w	r2, #0
 8003c98:	f04f 0300 	mov.w	r3, #0
 8003c9c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003ca0:	4659      	mov	r1, fp
 8003ca2:	00cb      	lsls	r3, r1, #3
 8003ca4:	4651      	mov	r1, sl
 8003ca6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003caa:	4651      	mov	r1, sl
 8003cac:	00ca      	lsls	r2, r1, #3
 8003cae:	4610      	mov	r0, r2
 8003cb0:	4619      	mov	r1, r3
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	4642      	mov	r2, r8
 8003cb6:	189b      	adds	r3, r3, r2
 8003cb8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003cbc:	464b      	mov	r3, r9
 8003cbe:	460a      	mov	r2, r1
 8003cc0:	eb42 0303 	adc.w	r3, r2, r3
 8003cc4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003cc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ccc:	685b      	ldr	r3, [r3, #4]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003cd4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003cd8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003cdc:	460b      	mov	r3, r1
 8003cde:	18db      	adds	r3, r3, r3
 8003ce0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003ce2:	4613      	mov	r3, r2
 8003ce4:	eb42 0303 	adc.w	r3, r2, r3
 8003ce8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003cea:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003cee:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003cf2:	f7fc fa7d 	bl	80001f0 <__aeabi_uldivmod>
 8003cf6:	4602      	mov	r2, r0
 8003cf8:	460b      	mov	r3, r1
 8003cfa:	4b0d      	ldr	r3, [pc, #52]	@ (8003d30 <UART_SetConfig+0x2d4>)
 8003cfc:	fba3 1302 	umull	r1, r3, r3, r2
 8003d00:	095b      	lsrs	r3, r3, #5
 8003d02:	2164      	movs	r1, #100	@ 0x64
 8003d04:	fb01 f303 	mul.w	r3, r1, r3
 8003d08:	1ad3      	subs	r3, r2, r3
 8003d0a:	00db      	lsls	r3, r3, #3
 8003d0c:	3332      	adds	r3, #50	@ 0x32
 8003d0e:	4a08      	ldr	r2, [pc, #32]	@ (8003d30 <UART_SetConfig+0x2d4>)
 8003d10:	fba2 2303 	umull	r2, r3, r2, r3
 8003d14:	095b      	lsrs	r3, r3, #5
 8003d16:	f003 0207 	and.w	r2, r3, #7
 8003d1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	4422      	add	r2, r4
 8003d22:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003d24:	e106      	b.n	8003f34 <UART_SetConfig+0x4d8>
 8003d26:	bf00      	nop
 8003d28:	40011000 	.word	0x40011000
 8003d2c:	40011400 	.word	0x40011400
 8003d30:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003d34:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003d38:	2200      	movs	r2, #0
 8003d3a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003d3e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003d42:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003d46:	4642      	mov	r2, r8
 8003d48:	464b      	mov	r3, r9
 8003d4a:	1891      	adds	r1, r2, r2
 8003d4c:	6239      	str	r1, [r7, #32]
 8003d4e:	415b      	adcs	r3, r3
 8003d50:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d52:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003d56:	4641      	mov	r1, r8
 8003d58:	1854      	adds	r4, r2, r1
 8003d5a:	4649      	mov	r1, r9
 8003d5c:	eb43 0501 	adc.w	r5, r3, r1
 8003d60:	f04f 0200 	mov.w	r2, #0
 8003d64:	f04f 0300 	mov.w	r3, #0
 8003d68:	00eb      	lsls	r3, r5, #3
 8003d6a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003d6e:	00e2      	lsls	r2, r4, #3
 8003d70:	4614      	mov	r4, r2
 8003d72:	461d      	mov	r5, r3
 8003d74:	4643      	mov	r3, r8
 8003d76:	18e3      	adds	r3, r4, r3
 8003d78:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003d7c:	464b      	mov	r3, r9
 8003d7e:	eb45 0303 	adc.w	r3, r5, r3
 8003d82:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003d86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003d92:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003d96:	f04f 0200 	mov.w	r2, #0
 8003d9a:	f04f 0300 	mov.w	r3, #0
 8003d9e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003da2:	4629      	mov	r1, r5
 8003da4:	008b      	lsls	r3, r1, #2
 8003da6:	4621      	mov	r1, r4
 8003da8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003dac:	4621      	mov	r1, r4
 8003dae:	008a      	lsls	r2, r1, #2
 8003db0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003db4:	f7fc fa1c 	bl	80001f0 <__aeabi_uldivmod>
 8003db8:	4602      	mov	r2, r0
 8003dba:	460b      	mov	r3, r1
 8003dbc:	4b60      	ldr	r3, [pc, #384]	@ (8003f40 <UART_SetConfig+0x4e4>)
 8003dbe:	fba3 2302 	umull	r2, r3, r3, r2
 8003dc2:	095b      	lsrs	r3, r3, #5
 8003dc4:	011c      	lsls	r4, r3, #4
 8003dc6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003dca:	2200      	movs	r2, #0
 8003dcc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003dd0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003dd4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003dd8:	4642      	mov	r2, r8
 8003dda:	464b      	mov	r3, r9
 8003ddc:	1891      	adds	r1, r2, r2
 8003dde:	61b9      	str	r1, [r7, #24]
 8003de0:	415b      	adcs	r3, r3
 8003de2:	61fb      	str	r3, [r7, #28]
 8003de4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003de8:	4641      	mov	r1, r8
 8003dea:	1851      	adds	r1, r2, r1
 8003dec:	6139      	str	r1, [r7, #16]
 8003dee:	4649      	mov	r1, r9
 8003df0:	414b      	adcs	r3, r1
 8003df2:	617b      	str	r3, [r7, #20]
 8003df4:	f04f 0200 	mov.w	r2, #0
 8003df8:	f04f 0300 	mov.w	r3, #0
 8003dfc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003e00:	4659      	mov	r1, fp
 8003e02:	00cb      	lsls	r3, r1, #3
 8003e04:	4651      	mov	r1, sl
 8003e06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003e0a:	4651      	mov	r1, sl
 8003e0c:	00ca      	lsls	r2, r1, #3
 8003e0e:	4610      	mov	r0, r2
 8003e10:	4619      	mov	r1, r3
 8003e12:	4603      	mov	r3, r0
 8003e14:	4642      	mov	r2, r8
 8003e16:	189b      	adds	r3, r3, r2
 8003e18:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003e1c:	464b      	mov	r3, r9
 8003e1e:	460a      	mov	r2, r1
 8003e20:	eb42 0303 	adc.w	r3, r2, r3
 8003e24:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003e28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e2c:	685b      	ldr	r3, [r3, #4]
 8003e2e:	2200      	movs	r2, #0
 8003e30:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003e32:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003e34:	f04f 0200 	mov.w	r2, #0
 8003e38:	f04f 0300 	mov.w	r3, #0
 8003e3c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003e40:	4649      	mov	r1, r9
 8003e42:	008b      	lsls	r3, r1, #2
 8003e44:	4641      	mov	r1, r8
 8003e46:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003e4a:	4641      	mov	r1, r8
 8003e4c:	008a      	lsls	r2, r1, #2
 8003e4e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003e52:	f7fc f9cd 	bl	80001f0 <__aeabi_uldivmod>
 8003e56:	4602      	mov	r2, r0
 8003e58:	460b      	mov	r3, r1
 8003e5a:	4611      	mov	r1, r2
 8003e5c:	4b38      	ldr	r3, [pc, #224]	@ (8003f40 <UART_SetConfig+0x4e4>)
 8003e5e:	fba3 2301 	umull	r2, r3, r3, r1
 8003e62:	095b      	lsrs	r3, r3, #5
 8003e64:	2264      	movs	r2, #100	@ 0x64
 8003e66:	fb02 f303 	mul.w	r3, r2, r3
 8003e6a:	1acb      	subs	r3, r1, r3
 8003e6c:	011b      	lsls	r3, r3, #4
 8003e6e:	3332      	adds	r3, #50	@ 0x32
 8003e70:	4a33      	ldr	r2, [pc, #204]	@ (8003f40 <UART_SetConfig+0x4e4>)
 8003e72:	fba2 2303 	umull	r2, r3, r2, r3
 8003e76:	095b      	lsrs	r3, r3, #5
 8003e78:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003e7c:	441c      	add	r4, r3
 8003e7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003e82:	2200      	movs	r2, #0
 8003e84:	673b      	str	r3, [r7, #112]	@ 0x70
 8003e86:	677a      	str	r2, [r7, #116]	@ 0x74
 8003e88:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003e8c:	4642      	mov	r2, r8
 8003e8e:	464b      	mov	r3, r9
 8003e90:	1891      	adds	r1, r2, r2
 8003e92:	60b9      	str	r1, [r7, #8]
 8003e94:	415b      	adcs	r3, r3
 8003e96:	60fb      	str	r3, [r7, #12]
 8003e98:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003e9c:	4641      	mov	r1, r8
 8003e9e:	1851      	adds	r1, r2, r1
 8003ea0:	6039      	str	r1, [r7, #0]
 8003ea2:	4649      	mov	r1, r9
 8003ea4:	414b      	adcs	r3, r1
 8003ea6:	607b      	str	r3, [r7, #4]
 8003ea8:	f04f 0200 	mov.w	r2, #0
 8003eac:	f04f 0300 	mov.w	r3, #0
 8003eb0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003eb4:	4659      	mov	r1, fp
 8003eb6:	00cb      	lsls	r3, r1, #3
 8003eb8:	4651      	mov	r1, sl
 8003eba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003ebe:	4651      	mov	r1, sl
 8003ec0:	00ca      	lsls	r2, r1, #3
 8003ec2:	4610      	mov	r0, r2
 8003ec4:	4619      	mov	r1, r3
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	4642      	mov	r2, r8
 8003eca:	189b      	adds	r3, r3, r2
 8003ecc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003ece:	464b      	mov	r3, r9
 8003ed0:	460a      	mov	r2, r1
 8003ed2:	eb42 0303 	adc.w	r3, r2, r3
 8003ed6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003ed8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	2200      	movs	r2, #0
 8003ee0:	663b      	str	r3, [r7, #96]	@ 0x60
 8003ee2:	667a      	str	r2, [r7, #100]	@ 0x64
 8003ee4:	f04f 0200 	mov.w	r2, #0
 8003ee8:	f04f 0300 	mov.w	r3, #0
 8003eec:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003ef0:	4649      	mov	r1, r9
 8003ef2:	008b      	lsls	r3, r1, #2
 8003ef4:	4641      	mov	r1, r8
 8003ef6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003efa:	4641      	mov	r1, r8
 8003efc:	008a      	lsls	r2, r1, #2
 8003efe:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003f02:	f7fc f975 	bl	80001f0 <__aeabi_uldivmod>
 8003f06:	4602      	mov	r2, r0
 8003f08:	460b      	mov	r3, r1
 8003f0a:	4b0d      	ldr	r3, [pc, #52]	@ (8003f40 <UART_SetConfig+0x4e4>)
 8003f0c:	fba3 1302 	umull	r1, r3, r3, r2
 8003f10:	095b      	lsrs	r3, r3, #5
 8003f12:	2164      	movs	r1, #100	@ 0x64
 8003f14:	fb01 f303 	mul.w	r3, r1, r3
 8003f18:	1ad3      	subs	r3, r2, r3
 8003f1a:	011b      	lsls	r3, r3, #4
 8003f1c:	3332      	adds	r3, #50	@ 0x32
 8003f1e:	4a08      	ldr	r2, [pc, #32]	@ (8003f40 <UART_SetConfig+0x4e4>)
 8003f20:	fba2 2303 	umull	r2, r3, r2, r3
 8003f24:	095b      	lsrs	r3, r3, #5
 8003f26:	f003 020f 	and.w	r2, r3, #15
 8003f2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4422      	add	r2, r4
 8003f32:	609a      	str	r2, [r3, #8]
}
 8003f34:	bf00      	nop
 8003f36:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f40:	51eb851f 	.word	0x51eb851f

08003f44 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003f44:	b084      	sub	sp, #16
 8003f46:	b580      	push	{r7, lr}
 8003f48:	b084      	sub	sp, #16
 8003f4a:	af00      	add	r7, sp, #0
 8003f4c:	6078      	str	r0, [r7, #4]
 8003f4e:	f107 001c 	add.w	r0, r7, #28
 8003f52:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003f56:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8003f5a:	2b01      	cmp	r3, #1
 8003f5c:	d123      	bne.n	8003fa6 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f62:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	68db      	ldr	r3, [r3, #12]
 8003f6e:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8003f72:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003f76:	687a      	ldr	r2, [r7, #4]
 8003f78:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	68db      	ldr	r3, [r3, #12]
 8003f7e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8003f86:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003f8a:	2b01      	cmp	r3, #1
 8003f8c:	d105      	bne.n	8003f9a <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	68db      	ldr	r3, [r3, #12]
 8003f92:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003f9a:	6878      	ldr	r0, [r7, #4]
 8003f9c:	f000 faa0 	bl	80044e0 <USB_CoreReset>
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	73fb      	strb	r3, [r7, #15]
 8003fa4:	e01b      	b.n	8003fde <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	68db      	ldr	r3, [r3, #12]
 8003faa:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003fb2:	6878      	ldr	r0, [r7, #4]
 8003fb4:	f000 fa94 	bl	80044e0 <USB_CoreReset>
 8003fb8:	4603      	mov	r3, r0
 8003fba:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8003fbc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d106      	bne.n	8003fd2 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fc8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	639a      	str	r2, [r3, #56]	@ 0x38
 8003fd0:	e005      	b.n	8003fde <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fd6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8003fde:	7fbb      	ldrb	r3, [r7, #30]
 8003fe0:	2b01      	cmp	r3, #1
 8003fe2:	d10b      	bne.n	8003ffc <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	689b      	ldr	r3, [r3, #8]
 8003fe8:	f043 0206 	orr.w	r2, r3, #6
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	689b      	ldr	r3, [r3, #8]
 8003ff4:	f043 0220 	orr.w	r2, r3, #32
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003ffc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ffe:	4618      	mov	r0, r3
 8004000:	3710      	adds	r7, #16
 8004002:	46bd      	mov	sp, r7
 8004004:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004008:	b004      	add	sp, #16
 800400a:	4770      	bx	lr

0800400c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800400c:	b480      	push	{r7}
 800400e:	b083      	sub	sp, #12
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	689b      	ldr	r3, [r3, #8]
 8004018:	f023 0201 	bic.w	r2, r3, #1
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004020:	2300      	movs	r3, #0
}
 8004022:	4618      	mov	r0, r3
 8004024:	370c      	adds	r7, #12
 8004026:	46bd      	mov	sp, r7
 8004028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402c:	4770      	bx	lr

0800402e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800402e:	b580      	push	{r7, lr}
 8004030:	b084      	sub	sp, #16
 8004032:	af00      	add	r7, sp, #0
 8004034:	6078      	str	r0, [r7, #4]
 8004036:	460b      	mov	r3, r1
 8004038:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800403a:	2300      	movs	r3, #0
 800403c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	68db      	ldr	r3, [r3, #12]
 8004042:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800404a:	78fb      	ldrb	r3, [r7, #3]
 800404c:	2b01      	cmp	r3, #1
 800404e:	d115      	bne.n	800407c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	68db      	ldr	r3, [r3, #12]
 8004054:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800405c:	200a      	movs	r0, #10
 800405e:	f7fd fdf7 	bl	8001c50 <HAL_Delay>
      ms += 10U;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	330a      	adds	r3, #10
 8004066:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004068:	6878      	ldr	r0, [r7, #4]
 800406a:	f000 fa2b 	bl	80044c4 <USB_GetMode>
 800406e:	4603      	mov	r3, r0
 8004070:	2b01      	cmp	r3, #1
 8004072:	d01e      	beq.n	80040b2 <USB_SetCurrentMode+0x84>
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	2bc7      	cmp	r3, #199	@ 0xc7
 8004078:	d9f0      	bls.n	800405c <USB_SetCurrentMode+0x2e>
 800407a:	e01a      	b.n	80040b2 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800407c:	78fb      	ldrb	r3, [r7, #3]
 800407e:	2b00      	cmp	r3, #0
 8004080:	d115      	bne.n	80040ae <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	68db      	ldr	r3, [r3, #12]
 8004086:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800408e:	200a      	movs	r0, #10
 8004090:	f7fd fdde 	bl	8001c50 <HAL_Delay>
      ms += 10U;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	330a      	adds	r3, #10
 8004098:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800409a:	6878      	ldr	r0, [r7, #4]
 800409c:	f000 fa12 	bl	80044c4 <USB_GetMode>
 80040a0:	4603      	mov	r3, r0
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d005      	beq.n	80040b2 <USB_SetCurrentMode+0x84>
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	2bc7      	cmp	r3, #199	@ 0xc7
 80040aa:	d9f0      	bls.n	800408e <USB_SetCurrentMode+0x60>
 80040ac:	e001      	b.n	80040b2 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80040ae:	2301      	movs	r3, #1
 80040b0:	e005      	b.n	80040be <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	2bc8      	cmp	r3, #200	@ 0xc8
 80040b6:	d101      	bne.n	80040bc <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80040b8:	2301      	movs	r3, #1
 80040ba:	e000      	b.n	80040be <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80040bc:	2300      	movs	r3, #0
}
 80040be:	4618      	mov	r0, r3
 80040c0:	3710      	adds	r7, #16
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bd80      	pop	{r7, pc}
	...

080040c8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80040c8:	b084      	sub	sp, #16
 80040ca:	b580      	push	{r7, lr}
 80040cc:	b086      	sub	sp, #24
 80040ce:	af00      	add	r7, sp, #0
 80040d0:	6078      	str	r0, [r7, #4]
 80040d2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80040d6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80040da:	2300      	movs	r3, #0
 80040dc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80040e2:	2300      	movs	r3, #0
 80040e4:	613b      	str	r3, [r7, #16]
 80040e6:	e009      	b.n	80040fc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80040e8:	687a      	ldr	r2, [r7, #4]
 80040ea:	693b      	ldr	r3, [r7, #16]
 80040ec:	3340      	adds	r3, #64	@ 0x40
 80040ee:	009b      	lsls	r3, r3, #2
 80040f0:	4413      	add	r3, r2
 80040f2:	2200      	movs	r2, #0
 80040f4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80040f6:	693b      	ldr	r3, [r7, #16]
 80040f8:	3301      	adds	r3, #1
 80040fa:	613b      	str	r3, [r7, #16]
 80040fc:	693b      	ldr	r3, [r7, #16]
 80040fe:	2b0e      	cmp	r3, #14
 8004100:	d9f2      	bls.n	80040e8 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8004102:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004106:	2b00      	cmp	r3, #0
 8004108:	d11c      	bne.n	8004144 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004110:	685b      	ldr	r3, [r3, #4]
 8004112:	68fa      	ldr	r2, [r7, #12]
 8004114:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004118:	f043 0302 	orr.w	r3, r3, #2
 800411c:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004122:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800412e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800413a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	639a      	str	r2, [r3, #56]	@ 0x38
 8004142:	e00b      	b.n	800415c <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004148:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004154:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004162:	461a      	mov	r2, r3
 8004164:	2300      	movs	r3, #0
 8004166:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004168:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800416c:	2b01      	cmp	r3, #1
 800416e:	d10d      	bne.n	800418c <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004170:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004174:	2b00      	cmp	r3, #0
 8004176:	d104      	bne.n	8004182 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004178:	2100      	movs	r1, #0
 800417a:	6878      	ldr	r0, [r7, #4]
 800417c:	f000 f968 	bl	8004450 <USB_SetDevSpeed>
 8004180:	e008      	b.n	8004194 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004182:	2101      	movs	r1, #1
 8004184:	6878      	ldr	r0, [r7, #4]
 8004186:	f000 f963 	bl	8004450 <USB_SetDevSpeed>
 800418a:	e003      	b.n	8004194 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800418c:	2103      	movs	r1, #3
 800418e:	6878      	ldr	r0, [r7, #4]
 8004190:	f000 f95e 	bl	8004450 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004194:	2110      	movs	r1, #16
 8004196:	6878      	ldr	r0, [r7, #4]
 8004198:	f000 f8fa 	bl	8004390 <USB_FlushTxFifo>
 800419c:	4603      	mov	r3, r0
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d001      	beq.n	80041a6 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80041a2:	2301      	movs	r3, #1
 80041a4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80041a6:	6878      	ldr	r0, [r7, #4]
 80041a8:	f000 f924 	bl	80043f4 <USB_FlushRxFifo>
 80041ac:	4603      	mov	r3, r0
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d001      	beq.n	80041b6 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80041b2:	2301      	movs	r3, #1
 80041b4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80041bc:	461a      	mov	r2, r3
 80041be:	2300      	movs	r3, #0
 80041c0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80041c8:	461a      	mov	r2, r3
 80041ca:	2300      	movs	r3, #0
 80041cc:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80041d4:	461a      	mov	r2, r3
 80041d6:	2300      	movs	r3, #0
 80041d8:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80041da:	2300      	movs	r3, #0
 80041dc:	613b      	str	r3, [r7, #16]
 80041de:	e043      	b.n	8004268 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80041e0:	693b      	ldr	r3, [r7, #16]
 80041e2:	015a      	lsls	r2, r3, #5
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	4413      	add	r3, r2
 80041e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80041f2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80041f6:	d118      	bne.n	800422a <USB_DevInit+0x162>
    {
      if (i == 0U)
 80041f8:	693b      	ldr	r3, [r7, #16]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d10a      	bne.n	8004214 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80041fe:	693b      	ldr	r3, [r7, #16]
 8004200:	015a      	lsls	r2, r3, #5
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	4413      	add	r3, r2
 8004206:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800420a:	461a      	mov	r2, r3
 800420c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004210:	6013      	str	r3, [r2, #0]
 8004212:	e013      	b.n	800423c <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004214:	693b      	ldr	r3, [r7, #16]
 8004216:	015a      	lsls	r2, r3, #5
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	4413      	add	r3, r2
 800421c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004220:	461a      	mov	r2, r3
 8004222:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004226:	6013      	str	r3, [r2, #0]
 8004228:	e008      	b.n	800423c <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800422a:	693b      	ldr	r3, [r7, #16]
 800422c:	015a      	lsls	r2, r3, #5
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	4413      	add	r3, r2
 8004232:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004236:	461a      	mov	r2, r3
 8004238:	2300      	movs	r3, #0
 800423a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800423c:	693b      	ldr	r3, [r7, #16]
 800423e:	015a      	lsls	r2, r3, #5
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	4413      	add	r3, r2
 8004244:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004248:	461a      	mov	r2, r3
 800424a:	2300      	movs	r3, #0
 800424c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800424e:	693b      	ldr	r3, [r7, #16]
 8004250:	015a      	lsls	r2, r3, #5
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	4413      	add	r3, r2
 8004256:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800425a:	461a      	mov	r2, r3
 800425c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004260:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004262:	693b      	ldr	r3, [r7, #16]
 8004264:	3301      	adds	r3, #1
 8004266:	613b      	str	r3, [r7, #16]
 8004268:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800426c:	461a      	mov	r2, r3
 800426e:	693b      	ldr	r3, [r7, #16]
 8004270:	4293      	cmp	r3, r2
 8004272:	d3b5      	bcc.n	80041e0 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004274:	2300      	movs	r3, #0
 8004276:	613b      	str	r3, [r7, #16]
 8004278:	e043      	b.n	8004302 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800427a:	693b      	ldr	r3, [r7, #16]
 800427c:	015a      	lsls	r2, r3, #5
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	4413      	add	r3, r2
 8004282:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800428c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004290:	d118      	bne.n	80042c4 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8004292:	693b      	ldr	r3, [r7, #16]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d10a      	bne.n	80042ae <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004298:	693b      	ldr	r3, [r7, #16]
 800429a:	015a      	lsls	r2, r3, #5
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	4413      	add	r3, r2
 80042a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042a4:	461a      	mov	r2, r3
 80042a6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80042aa:	6013      	str	r3, [r2, #0]
 80042ac:	e013      	b.n	80042d6 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80042ae:	693b      	ldr	r3, [r7, #16]
 80042b0:	015a      	lsls	r2, r3, #5
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	4413      	add	r3, r2
 80042b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042ba:	461a      	mov	r2, r3
 80042bc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80042c0:	6013      	str	r3, [r2, #0]
 80042c2:	e008      	b.n	80042d6 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80042c4:	693b      	ldr	r3, [r7, #16]
 80042c6:	015a      	lsls	r2, r3, #5
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	4413      	add	r3, r2
 80042cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042d0:	461a      	mov	r2, r3
 80042d2:	2300      	movs	r3, #0
 80042d4:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80042d6:	693b      	ldr	r3, [r7, #16]
 80042d8:	015a      	lsls	r2, r3, #5
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	4413      	add	r3, r2
 80042de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042e2:	461a      	mov	r2, r3
 80042e4:	2300      	movs	r3, #0
 80042e6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80042e8:	693b      	ldr	r3, [r7, #16]
 80042ea:	015a      	lsls	r2, r3, #5
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	4413      	add	r3, r2
 80042f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042f4:	461a      	mov	r2, r3
 80042f6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80042fa:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80042fc:	693b      	ldr	r3, [r7, #16]
 80042fe:	3301      	adds	r3, #1
 8004300:	613b      	str	r3, [r7, #16]
 8004302:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004306:	461a      	mov	r2, r3
 8004308:	693b      	ldr	r3, [r7, #16]
 800430a:	4293      	cmp	r3, r2
 800430c:	d3b5      	bcc.n	800427a <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004314:	691b      	ldr	r3, [r3, #16]
 8004316:	68fa      	ldr	r2, [r7, #12]
 8004318:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800431c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004320:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2200      	movs	r2, #0
 8004326:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800432e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004330:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004334:	2b00      	cmp	r3, #0
 8004336:	d105      	bne.n	8004344 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	699b      	ldr	r3, [r3, #24]
 800433c:	f043 0210 	orr.w	r2, r3, #16
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	699a      	ldr	r2, [r3, #24]
 8004348:	4b10      	ldr	r3, [pc, #64]	@ (800438c <USB_DevInit+0x2c4>)
 800434a:	4313      	orrs	r3, r2
 800434c:	687a      	ldr	r2, [r7, #4]
 800434e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004350:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8004354:	2b00      	cmp	r3, #0
 8004356:	d005      	beq.n	8004364 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	699b      	ldr	r3, [r3, #24]
 800435c:	f043 0208 	orr.w	r2, r3, #8
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004364:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004368:	2b01      	cmp	r3, #1
 800436a:	d107      	bne.n	800437c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	699b      	ldr	r3, [r3, #24]
 8004370:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004374:	f043 0304 	orr.w	r3, r3, #4
 8004378:	687a      	ldr	r2, [r7, #4]
 800437a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800437c:	7dfb      	ldrb	r3, [r7, #23]
}
 800437e:	4618      	mov	r0, r3
 8004380:	3718      	adds	r7, #24
 8004382:	46bd      	mov	sp, r7
 8004384:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004388:	b004      	add	sp, #16
 800438a:	4770      	bx	lr
 800438c:	803c3800 	.word	0x803c3800

08004390 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004390:	b480      	push	{r7}
 8004392:	b085      	sub	sp, #20
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
 8004398:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800439a:	2300      	movs	r3, #0
 800439c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	3301      	adds	r3, #1
 80043a2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80043aa:	d901      	bls.n	80043b0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80043ac:	2303      	movs	r3, #3
 80043ae:	e01b      	b.n	80043e8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	691b      	ldr	r3, [r3, #16]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	daf2      	bge.n	800439e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80043b8:	2300      	movs	r3, #0
 80043ba:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	019b      	lsls	r3, r3, #6
 80043c0:	f043 0220 	orr.w	r2, r3, #32
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	3301      	adds	r3, #1
 80043cc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80043d4:	d901      	bls.n	80043da <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80043d6:	2303      	movs	r3, #3
 80043d8:	e006      	b.n	80043e8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	691b      	ldr	r3, [r3, #16]
 80043de:	f003 0320 	and.w	r3, r3, #32
 80043e2:	2b20      	cmp	r3, #32
 80043e4:	d0f0      	beq.n	80043c8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80043e6:	2300      	movs	r3, #0
}
 80043e8:	4618      	mov	r0, r3
 80043ea:	3714      	adds	r7, #20
 80043ec:	46bd      	mov	sp, r7
 80043ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f2:	4770      	bx	lr

080043f4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80043f4:	b480      	push	{r7}
 80043f6:	b085      	sub	sp, #20
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80043fc:	2300      	movs	r3, #0
 80043fe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	3301      	adds	r3, #1
 8004404:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800440c:	d901      	bls.n	8004412 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800440e:	2303      	movs	r3, #3
 8004410:	e018      	b.n	8004444 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	691b      	ldr	r3, [r3, #16]
 8004416:	2b00      	cmp	r3, #0
 8004418:	daf2      	bge.n	8004400 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800441a:	2300      	movs	r3, #0
 800441c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2210      	movs	r2, #16
 8004422:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	3301      	adds	r3, #1
 8004428:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004430:	d901      	bls.n	8004436 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004432:	2303      	movs	r3, #3
 8004434:	e006      	b.n	8004444 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	691b      	ldr	r3, [r3, #16]
 800443a:	f003 0310 	and.w	r3, r3, #16
 800443e:	2b10      	cmp	r3, #16
 8004440:	d0f0      	beq.n	8004424 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004442:	2300      	movs	r3, #0
}
 8004444:	4618      	mov	r0, r3
 8004446:	3714      	adds	r7, #20
 8004448:	46bd      	mov	sp, r7
 800444a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444e:	4770      	bx	lr

08004450 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004450:	b480      	push	{r7}
 8004452:	b085      	sub	sp, #20
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
 8004458:	460b      	mov	r3, r1
 800445a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004466:	681a      	ldr	r2, [r3, #0]
 8004468:	78fb      	ldrb	r3, [r7, #3]
 800446a:	68f9      	ldr	r1, [r7, #12]
 800446c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004470:	4313      	orrs	r3, r2
 8004472:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004474:	2300      	movs	r3, #0
}
 8004476:	4618      	mov	r0, r3
 8004478:	3714      	adds	r7, #20
 800447a:	46bd      	mov	sp, r7
 800447c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004480:	4770      	bx	lr

08004482 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8004482:	b480      	push	{r7}
 8004484:	b085      	sub	sp, #20
 8004486:	af00      	add	r7, sp, #0
 8004488:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	68fa      	ldr	r2, [r7, #12]
 8004498:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800449c:	f023 0303 	bic.w	r3, r3, #3
 80044a0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80044a8:	685b      	ldr	r3, [r3, #4]
 80044aa:	68fa      	ldr	r2, [r7, #12]
 80044ac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80044b0:	f043 0302 	orr.w	r3, r3, #2
 80044b4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80044b6:	2300      	movs	r3, #0
}
 80044b8:	4618      	mov	r0, r3
 80044ba:	3714      	adds	r7, #20
 80044bc:	46bd      	mov	sp, r7
 80044be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c2:	4770      	bx	lr

080044c4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80044c4:	b480      	push	{r7}
 80044c6:	b083      	sub	sp, #12
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	695b      	ldr	r3, [r3, #20]
 80044d0:	f003 0301 	and.w	r3, r3, #1
}
 80044d4:	4618      	mov	r0, r3
 80044d6:	370c      	adds	r7, #12
 80044d8:	46bd      	mov	sp, r7
 80044da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044de:	4770      	bx	lr

080044e0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80044e0:	b480      	push	{r7}
 80044e2:	b085      	sub	sp, #20
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80044e8:	2300      	movs	r3, #0
 80044ea:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	3301      	adds	r3, #1
 80044f0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80044f8:	d901      	bls.n	80044fe <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80044fa:	2303      	movs	r3, #3
 80044fc:	e022      	b.n	8004544 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	691b      	ldr	r3, [r3, #16]
 8004502:	2b00      	cmp	r3, #0
 8004504:	daf2      	bge.n	80044ec <USB_CoreReset+0xc>

  count = 10U;
 8004506:	230a      	movs	r3, #10
 8004508:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800450a:	e002      	b.n	8004512 <USB_CoreReset+0x32>
  {
    count--;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	3b01      	subs	r3, #1
 8004510:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	2b00      	cmp	r3, #0
 8004516:	d1f9      	bne.n	800450c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	691b      	ldr	r3, [r3, #16]
 800451c:	f043 0201 	orr.w	r2, r3, #1
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	3301      	adds	r3, #1
 8004528:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004530:	d901      	bls.n	8004536 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8004532:	2303      	movs	r3, #3
 8004534:	e006      	b.n	8004544 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	691b      	ldr	r3, [r3, #16]
 800453a:	f003 0301 	and.w	r3, r3, #1
 800453e:	2b01      	cmp	r3, #1
 8004540:	d0f0      	beq.n	8004524 <USB_CoreReset+0x44>

  return HAL_OK;
 8004542:	2300      	movs	r3, #0
}
 8004544:	4618      	mov	r0, r3
 8004546:	3714      	adds	r7, #20
 8004548:	46bd      	mov	sp, r7
 800454a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454e:	4770      	bx	lr

08004550 <__NVIC_SetPriority>:
{
 8004550:	b480      	push	{r7}
 8004552:	b083      	sub	sp, #12
 8004554:	af00      	add	r7, sp, #0
 8004556:	4603      	mov	r3, r0
 8004558:	6039      	str	r1, [r7, #0]
 800455a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800455c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004560:	2b00      	cmp	r3, #0
 8004562:	db0a      	blt.n	800457a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	b2da      	uxtb	r2, r3
 8004568:	490c      	ldr	r1, [pc, #48]	@ (800459c <__NVIC_SetPriority+0x4c>)
 800456a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800456e:	0112      	lsls	r2, r2, #4
 8004570:	b2d2      	uxtb	r2, r2
 8004572:	440b      	add	r3, r1
 8004574:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004578:	e00a      	b.n	8004590 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	b2da      	uxtb	r2, r3
 800457e:	4908      	ldr	r1, [pc, #32]	@ (80045a0 <__NVIC_SetPriority+0x50>)
 8004580:	79fb      	ldrb	r3, [r7, #7]
 8004582:	f003 030f 	and.w	r3, r3, #15
 8004586:	3b04      	subs	r3, #4
 8004588:	0112      	lsls	r2, r2, #4
 800458a:	b2d2      	uxtb	r2, r2
 800458c:	440b      	add	r3, r1
 800458e:	761a      	strb	r2, [r3, #24]
}
 8004590:	bf00      	nop
 8004592:	370c      	adds	r7, #12
 8004594:	46bd      	mov	sp, r7
 8004596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459a:	4770      	bx	lr
 800459c:	e000e100 	.word	0xe000e100
 80045a0:	e000ed00 	.word	0xe000ed00

080045a4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80045a4:	b580      	push	{r7, lr}
 80045a6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80045a8:	2100      	movs	r1, #0
 80045aa:	f06f 0004 	mvn.w	r0, #4
 80045ae:	f7ff ffcf 	bl	8004550 <__NVIC_SetPriority>
#endif
}
 80045b2:	bf00      	nop
 80045b4:	bd80      	pop	{r7, pc}
	...

080045b8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80045b8:	b480      	push	{r7}
 80045ba:	b083      	sub	sp, #12
 80045bc:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80045be:	f3ef 8305 	mrs	r3, IPSR
 80045c2:	603b      	str	r3, [r7, #0]
  return(result);
 80045c4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d003      	beq.n	80045d2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80045ca:	f06f 0305 	mvn.w	r3, #5
 80045ce:	607b      	str	r3, [r7, #4]
 80045d0:	e00c      	b.n	80045ec <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80045d2:	4b0a      	ldr	r3, [pc, #40]	@ (80045fc <osKernelInitialize+0x44>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d105      	bne.n	80045e6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80045da:	4b08      	ldr	r3, [pc, #32]	@ (80045fc <osKernelInitialize+0x44>)
 80045dc:	2201      	movs	r2, #1
 80045de:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80045e0:	2300      	movs	r3, #0
 80045e2:	607b      	str	r3, [r7, #4]
 80045e4:	e002      	b.n	80045ec <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80045e6:	f04f 33ff 	mov.w	r3, #4294967295
 80045ea:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80045ec:	687b      	ldr	r3, [r7, #4]
}
 80045ee:	4618      	mov	r0, r3
 80045f0:	370c      	adds	r7, #12
 80045f2:	46bd      	mov	sp, r7
 80045f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f8:	4770      	bx	lr
 80045fa:	bf00      	nop
 80045fc:	200007f8 	.word	0x200007f8

08004600 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004600:	b580      	push	{r7, lr}
 8004602:	b082      	sub	sp, #8
 8004604:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004606:	f3ef 8305 	mrs	r3, IPSR
 800460a:	603b      	str	r3, [r7, #0]
  return(result);
 800460c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800460e:	2b00      	cmp	r3, #0
 8004610:	d003      	beq.n	800461a <osKernelStart+0x1a>
    stat = osErrorISR;
 8004612:	f06f 0305 	mvn.w	r3, #5
 8004616:	607b      	str	r3, [r7, #4]
 8004618:	e010      	b.n	800463c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800461a:	4b0b      	ldr	r3, [pc, #44]	@ (8004648 <osKernelStart+0x48>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	2b01      	cmp	r3, #1
 8004620:	d109      	bne.n	8004636 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004622:	f7ff ffbf 	bl	80045a4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004626:	4b08      	ldr	r3, [pc, #32]	@ (8004648 <osKernelStart+0x48>)
 8004628:	2202      	movs	r2, #2
 800462a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800462c:	f001 fa68 	bl	8005b00 <vTaskStartScheduler>
      stat = osOK;
 8004630:	2300      	movs	r3, #0
 8004632:	607b      	str	r3, [r7, #4]
 8004634:	e002      	b.n	800463c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004636:	f04f 33ff 	mov.w	r3, #4294967295
 800463a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800463c:	687b      	ldr	r3, [r7, #4]
}
 800463e:	4618      	mov	r0, r3
 8004640:	3708      	adds	r7, #8
 8004642:	46bd      	mov	sp, r7
 8004644:	bd80      	pop	{r7, pc}
 8004646:	bf00      	nop
 8004648:	200007f8 	.word	0x200007f8

0800464c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800464c:	b580      	push	{r7, lr}
 800464e:	b08e      	sub	sp, #56	@ 0x38
 8004650:	af04      	add	r7, sp, #16
 8004652:	60f8      	str	r0, [r7, #12]
 8004654:	60b9      	str	r1, [r7, #8]
 8004656:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004658:	2300      	movs	r3, #0
 800465a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800465c:	f3ef 8305 	mrs	r3, IPSR
 8004660:	617b      	str	r3, [r7, #20]
  return(result);
 8004662:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004664:	2b00      	cmp	r3, #0
 8004666:	d17e      	bne.n	8004766 <osThreadNew+0x11a>
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d07b      	beq.n	8004766 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800466e:	2380      	movs	r3, #128	@ 0x80
 8004670:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004672:	2318      	movs	r3, #24
 8004674:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004676:	2300      	movs	r3, #0
 8004678:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800467a:	f04f 33ff 	mov.w	r3, #4294967295
 800467e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d045      	beq.n	8004712 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	2b00      	cmp	r3, #0
 800468c:	d002      	beq.n	8004694 <osThreadNew+0x48>
        name = attr->name;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	699b      	ldr	r3, [r3, #24]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d002      	beq.n	80046a2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	699b      	ldr	r3, [r3, #24]
 80046a0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80046a2:	69fb      	ldr	r3, [r7, #28]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d008      	beq.n	80046ba <osThreadNew+0x6e>
 80046a8:	69fb      	ldr	r3, [r7, #28]
 80046aa:	2b38      	cmp	r3, #56	@ 0x38
 80046ac:	d805      	bhi.n	80046ba <osThreadNew+0x6e>
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	685b      	ldr	r3, [r3, #4]
 80046b2:	f003 0301 	and.w	r3, r3, #1
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d001      	beq.n	80046be <osThreadNew+0x72>
        return (NULL);
 80046ba:	2300      	movs	r3, #0
 80046bc:	e054      	b.n	8004768 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	695b      	ldr	r3, [r3, #20]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d003      	beq.n	80046ce <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	695b      	ldr	r3, [r3, #20]
 80046ca:	089b      	lsrs	r3, r3, #2
 80046cc:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	689b      	ldr	r3, [r3, #8]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d00e      	beq.n	80046f4 <osThreadNew+0xa8>
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	68db      	ldr	r3, [r3, #12]
 80046da:	2b5b      	cmp	r3, #91	@ 0x5b
 80046dc:	d90a      	bls.n	80046f4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d006      	beq.n	80046f4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	695b      	ldr	r3, [r3, #20]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d002      	beq.n	80046f4 <osThreadNew+0xa8>
        mem = 1;
 80046ee:	2301      	movs	r3, #1
 80046f0:	61bb      	str	r3, [r7, #24]
 80046f2:	e010      	b.n	8004716 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	689b      	ldr	r3, [r3, #8]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d10c      	bne.n	8004716 <osThreadNew+0xca>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	68db      	ldr	r3, [r3, #12]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d108      	bne.n	8004716 <osThreadNew+0xca>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	691b      	ldr	r3, [r3, #16]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d104      	bne.n	8004716 <osThreadNew+0xca>
          mem = 0;
 800470c:	2300      	movs	r3, #0
 800470e:	61bb      	str	r3, [r7, #24]
 8004710:	e001      	b.n	8004716 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004712:	2300      	movs	r3, #0
 8004714:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004716:	69bb      	ldr	r3, [r7, #24]
 8004718:	2b01      	cmp	r3, #1
 800471a:	d110      	bne.n	800473e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004720:	687a      	ldr	r2, [r7, #4]
 8004722:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004724:	9202      	str	r2, [sp, #8]
 8004726:	9301      	str	r3, [sp, #4]
 8004728:	69fb      	ldr	r3, [r7, #28]
 800472a:	9300      	str	r3, [sp, #0]
 800472c:	68bb      	ldr	r3, [r7, #8]
 800472e:	6a3a      	ldr	r2, [r7, #32]
 8004730:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004732:	68f8      	ldr	r0, [r7, #12]
 8004734:	f001 f808 	bl	8005748 <xTaskCreateStatic>
 8004738:	4603      	mov	r3, r0
 800473a:	613b      	str	r3, [r7, #16]
 800473c:	e013      	b.n	8004766 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800473e:	69bb      	ldr	r3, [r7, #24]
 8004740:	2b00      	cmp	r3, #0
 8004742:	d110      	bne.n	8004766 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004744:	6a3b      	ldr	r3, [r7, #32]
 8004746:	b29a      	uxth	r2, r3
 8004748:	f107 0310 	add.w	r3, r7, #16
 800474c:	9301      	str	r3, [sp, #4]
 800474e:	69fb      	ldr	r3, [r7, #28]
 8004750:	9300      	str	r3, [sp, #0]
 8004752:	68bb      	ldr	r3, [r7, #8]
 8004754:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004756:	68f8      	ldr	r0, [r7, #12]
 8004758:	f001 f856 	bl	8005808 <xTaskCreate>
 800475c:	4603      	mov	r3, r0
 800475e:	2b01      	cmp	r3, #1
 8004760:	d001      	beq.n	8004766 <osThreadNew+0x11a>
            hTask = NULL;
 8004762:	2300      	movs	r3, #0
 8004764:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004766:	693b      	ldr	r3, [r7, #16]
}
 8004768:	4618      	mov	r0, r3
 800476a:	3728      	adds	r7, #40	@ 0x28
 800476c:	46bd      	mov	sp, r7
 800476e:	bd80      	pop	{r7, pc}

08004770 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004770:	b580      	push	{r7, lr}
 8004772:	b084      	sub	sp, #16
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004778:	f3ef 8305 	mrs	r3, IPSR
 800477c:	60bb      	str	r3, [r7, #8]
  return(result);
 800477e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004780:	2b00      	cmp	r3, #0
 8004782:	d003      	beq.n	800478c <osDelay+0x1c>
    stat = osErrorISR;
 8004784:	f06f 0305 	mvn.w	r3, #5
 8004788:	60fb      	str	r3, [r7, #12]
 800478a:	e007      	b.n	800479c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800478c:	2300      	movs	r3, #0
 800478e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d002      	beq.n	800479c <osDelay+0x2c>
      vTaskDelay(ticks);
 8004796:	6878      	ldr	r0, [r7, #4]
 8004798:	f001 f97c 	bl	8005a94 <vTaskDelay>
    }
  }

  return (stat);
 800479c:	68fb      	ldr	r3, [r7, #12]
}
 800479e:	4618      	mov	r0, r3
 80047a0:	3710      	adds	r7, #16
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bd80      	pop	{r7, pc}

080047a6 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80047a6:	b580      	push	{r7, lr}
 80047a8:	b08a      	sub	sp, #40	@ 0x28
 80047aa:	af02      	add	r7, sp, #8
 80047ac:	60f8      	str	r0, [r7, #12]
 80047ae:	60b9      	str	r1, [r7, #8]
 80047b0:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80047b2:	2300      	movs	r3, #0
 80047b4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80047b6:	f3ef 8305 	mrs	r3, IPSR
 80047ba:	613b      	str	r3, [r7, #16]
  return(result);
 80047bc:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d15f      	bne.n	8004882 <osMessageQueueNew+0xdc>
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d05c      	beq.n	8004882 <osMessageQueueNew+0xdc>
 80047c8:	68bb      	ldr	r3, [r7, #8]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d059      	beq.n	8004882 <osMessageQueueNew+0xdc>
    mem = -1;
 80047ce:	f04f 33ff 	mov.w	r3, #4294967295
 80047d2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d029      	beq.n	800482e <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	689b      	ldr	r3, [r3, #8]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d012      	beq.n	8004808 <osMessageQueueNew+0x62>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	68db      	ldr	r3, [r3, #12]
 80047e6:	2b4f      	cmp	r3, #79	@ 0x4f
 80047e8:	d90e      	bls.n	8004808 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d00a      	beq.n	8004808 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	695a      	ldr	r2, [r3, #20]
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	68b9      	ldr	r1, [r7, #8]
 80047fa:	fb01 f303 	mul.w	r3, r1, r3
 80047fe:	429a      	cmp	r2, r3
 8004800:	d302      	bcc.n	8004808 <osMessageQueueNew+0x62>
        mem = 1;
 8004802:	2301      	movs	r3, #1
 8004804:	61bb      	str	r3, [r7, #24]
 8004806:	e014      	b.n	8004832 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	689b      	ldr	r3, [r3, #8]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d110      	bne.n	8004832 <osMessageQueueNew+0x8c>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	68db      	ldr	r3, [r3, #12]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d10c      	bne.n	8004832 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800481c:	2b00      	cmp	r3, #0
 800481e:	d108      	bne.n	8004832 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	695b      	ldr	r3, [r3, #20]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d104      	bne.n	8004832 <osMessageQueueNew+0x8c>
          mem = 0;
 8004828:	2300      	movs	r3, #0
 800482a:	61bb      	str	r3, [r7, #24]
 800482c:	e001      	b.n	8004832 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800482e:	2300      	movs	r3, #0
 8004830:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004832:	69bb      	ldr	r3, [r7, #24]
 8004834:	2b01      	cmp	r3, #1
 8004836:	d10b      	bne.n	8004850 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	691a      	ldr	r2, [r3, #16]
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	689b      	ldr	r3, [r3, #8]
 8004840:	2100      	movs	r1, #0
 8004842:	9100      	str	r1, [sp, #0]
 8004844:	68b9      	ldr	r1, [r7, #8]
 8004846:	68f8      	ldr	r0, [r7, #12]
 8004848:	f000 fa30 	bl	8004cac <xQueueGenericCreateStatic>
 800484c:	61f8      	str	r0, [r7, #28]
 800484e:	e008      	b.n	8004862 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8004850:	69bb      	ldr	r3, [r7, #24]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d105      	bne.n	8004862 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8004856:	2200      	movs	r2, #0
 8004858:	68b9      	ldr	r1, [r7, #8]
 800485a:	68f8      	ldr	r0, [r7, #12]
 800485c:	f000 faa3 	bl	8004da6 <xQueueGenericCreate>
 8004860:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8004862:	69fb      	ldr	r3, [r7, #28]
 8004864:	2b00      	cmp	r3, #0
 8004866:	d00c      	beq.n	8004882 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d003      	beq.n	8004876 <osMessageQueueNew+0xd0>
        name = attr->name;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	617b      	str	r3, [r7, #20]
 8004874:	e001      	b.n	800487a <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8004876:	2300      	movs	r3, #0
 8004878:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800487a:	6979      	ldr	r1, [r7, #20]
 800487c:	69f8      	ldr	r0, [r7, #28]
 800487e:	f000 ff05 	bl	800568c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8004882:	69fb      	ldr	r3, [r7, #28]
}
 8004884:	4618      	mov	r0, r3
 8004886:	3720      	adds	r7, #32
 8004888:	46bd      	mov	sp, r7
 800488a:	bd80      	pop	{r7, pc}

0800488c <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800488c:	b580      	push	{r7, lr}
 800488e:	b088      	sub	sp, #32
 8004890:	af00      	add	r7, sp, #0
 8004892:	60f8      	str	r0, [r7, #12]
 8004894:	60b9      	str	r1, [r7, #8]
 8004896:	603b      	str	r3, [r7, #0]
 8004898:	4613      	mov	r3, r2
 800489a:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80048a0:	2300      	movs	r3, #0
 80048a2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80048a4:	f3ef 8305 	mrs	r3, IPSR
 80048a8:	617b      	str	r3, [r7, #20]
  return(result);
 80048aa:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d028      	beq.n	8004902 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80048b0:	69bb      	ldr	r3, [r7, #24]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d005      	beq.n	80048c2 <osMessageQueuePut+0x36>
 80048b6:	68bb      	ldr	r3, [r7, #8]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d002      	beq.n	80048c2 <osMessageQueuePut+0x36>
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d003      	beq.n	80048ca <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 80048c2:	f06f 0303 	mvn.w	r3, #3
 80048c6:	61fb      	str	r3, [r7, #28]
 80048c8:	e038      	b.n	800493c <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 80048ca:	2300      	movs	r3, #0
 80048cc:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80048ce:	f107 0210 	add.w	r2, r7, #16
 80048d2:	2300      	movs	r3, #0
 80048d4:	68b9      	ldr	r1, [r7, #8]
 80048d6:	69b8      	ldr	r0, [r7, #24]
 80048d8:	f000 fbc6 	bl	8005068 <xQueueGenericSendFromISR>
 80048dc:	4603      	mov	r3, r0
 80048de:	2b01      	cmp	r3, #1
 80048e0:	d003      	beq.n	80048ea <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 80048e2:	f06f 0302 	mvn.w	r3, #2
 80048e6:	61fb      	str	r3, [r7, #28]
 80048e8:	e028      	b.n	800493c <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 80048ea:	693b      	ldr	r3, [r7, #16]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d025      	beq.n	800493c <osMessageQueuePut+0xb0>
 80048f0:	4b15      	ldr	r3, [pc, #84]	@ (8004948 <osMessageQueuePut+0xbc>)
 80048f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80048f6:	601a      	str	r2, [r3, #0]
 80048f8:	f3bf 8f4f 	dsb	sy
 80048fc:	f3bf 8f6f 	isb	sy
 8004900:	e01c      	b.n	800493c <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8004902:	69bb      	ldr	r3, [r7, #24]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d002      	beq.n	800490e <osMessageQueuePut+0x82>
 8004908:	68bb      	ldr	r3, [r7, #8]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d103      	bne.n	8004916 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800490e:	f06f 0303 	mvn.w	r3, #3
 8004912:	61fb      	str	r3, [r7, #28]
 8004914:	e012      	b.n	800493c <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8004916:	2300      	movs	r3, #0
 8004918:	683a      	ldr	r2, [r7, #0]
 800491a:	68b9      	ldr	r1, [r7, #8]
 800491c:	69b8      	ldr	r0, [r7, #24]
 800491e:	f000 faa1 	bl	8004e64 <xQueueGenericSend>
 8004922:	4603      	mov	r3, r0
 8004924:	2b01      	cmp	r3, #1
 8004926:	d009      	beq.n	800493c <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d003      	beq.n	8004936 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800492e:	f06f 0301 	mvn.w	r3, #1
 8004932:	61fb      	str	r3, [r7, #28]
 8004934:	e002      	b.n	800493c <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8004936:	f06f 0302 	mvn.w	r3, #2
 800493a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800493c:	69fb      	ldr	r3, [r7, #28]
}
 800493e:	4618      	mov	r0, r3
 8004940:	3720      	adds	r7, #32
 8004942:	46bd      	mov	sp, r7
 8004944:	bd80      	pop	{r7, pc}
 8004946:	bf00      	nop
 8004948:	e000ed04 	.word	0xe000ed04

0800494c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800494c:	b580      	push	{r7, lr}
 800494e:	b088      	sub	sp, #32
 8004950:	af00      	add	r7, sp, #0
 8004952:	60f8      	str	r0, [r7, #12]
 8004954:	60b9      	str	r1, [r7, #8]
 8004956:	607a      	str	r2, [r7, #4]
 8004958:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800495e:	2300      	movs	r3, #0
 8004960:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004962:	f3ef 8305 	mrs	r3, IPSR
 8004966:	617b      	str	r3, [r7, #20]
  return(result);
 8004968:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800496a:	2b00      	cmp	r3, #0
 800496c:	d028      	beq.n	80049c0 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800496e:	69bb      	ldr	r3, [r7, #24]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d005      	beq.n	8004980 <osMessageQueueGet+0x34>
 8004974:	68bb      	ldr	r3, [r7, #8]
 8004976:	2b00      	cmp	r3, #0
 8004978:	d002      	beq.n	8004980 <osMessageQueueGet+0x34>
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d003      	beq.n	8004988 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8004980:	f06f 0303 	mvn.w	r3, #3
 8004984:	61fb      	str	r3, [r7, #28]
 8004986:	e037      	b.n	80049f8 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8004988:	2300      	movs	r3, #0
 800498a:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800498c:	f107 0310 	add.w	r3, r7, #16
 8004990:	461a      	mov	r2, r3
 8004992:	68b9      	ldr	r1, [r7, #8]
 8004994:	69b8      	ldr	r0, [r7, #24]
 8004996:	f000 fce7 	bl	8005368 <xQueueReceiveFromISR>
 800499a:	4603      	mov	r3, r0
 800499c:	2b01      	cmp	r3, #1
 800499e:	d003      	beq.n	80049a8 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 80049a0:	f06f 0302 	mvn.w	r3, #2
 80049a4:	61fb      	str	r3, [r7, #28]
 80049a6:	e027      	b.n	80049f8 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 80049a8:	693b      	ldr	r3, [r7, #16]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d024      	beq.n	80049f8 <osMessageQueueGet+0xac>
 80049ae:	4b15      	ldr	r3, [pc, #84]	@ (8004a04 <osMessageQueueGet+0xb8>)
 80049b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80049b4:	601a      	str	r2, [r3, #0]
 80049b6:	f3bf 8f4f 	dsb	sy
 80049ba:	f3bf 8f6f 	isb	sy
 80049be:	e01b      	b.n	80049f8 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80049c0:	69bb      	ldr	r3, [r7, #24]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d002      	beq.n	80049cc <osMessageQueueGet+0x80>
 80049c6:	68bb      	ldr	r3, [r7, #8]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d103      	bne.n	80049d4 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 80049cc:	f06f 0303 	mvn.w	r3, #3
 80049d0:	61fb      	str	r3, [r7, #28]
 80049d2:	e011      	b.n	80049f8 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80049d4:	683a      	ldr	r2, [r7, #0]
 80049d6:	68b9      	ldr	r1, [r7, #8]
 80049d8:	69b8      	ldr	r0, [r7, #24]
 80049da:	f000 fbe3 	bl	80051a4 <xQueueReceive>
 80049de:	4603      	mov	r3, r0
 80049e0:	2b01      	cmp	r3, #1
 80049e2:	d009      	beq.n	80049f8 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d003      	beq.n	80049f2 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 80049ea:	f06f 0301 	mvn.w	r3, #1
 80049ee:	61fb      	str	r3, [r7, #28]
 80049f0:	e002      	b.n	80049f8 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 80049f2:	f06f 0302 	mvn.w	r3, #2
 80049f6:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80049f8:	69fb      	ldr	r3, [r7, #28]
}
 80049fa:	4618      	mov	r0, r3
 80049fc:	3720      	adds	r7, #32
 80049fe:	46bd      	mov	sp, r7
 8004a00:	bd80      	pop	{r7, pc}
 8004a02:	bf00      	nop
 8004a04:	e000ed04 	.word	0xe000ed04

08004a08 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004a08:	b480      	push	{r7}
 8004a0a:	b085      	sub	sp, #20
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	60f8      	str	r0, [r7, #12]
 8004a10:	60b9      	str	r1, [r7, #8]
 8004a12:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	4a07      	ldr	r2, [pc, #28]	@ (8004a34 <vApplicationGetIdleTaskMemory+0x2c>)
 8004a18:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004a1a:	68bb      	ldr	r3, [r7, #8]
 8004a1c:	4a06      	ldr	r2, [pc, #24]	@ (8004a38 <vApplicationGetIdleTaskMemory+0x30>)
 8004a1e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2280      	movs	r2, #128	@ 0x80
 8004a24:	601a      	str	r2, [r3, #0]
}
 8004a26:	bf00      	nop
 8004a28:	3714      	adds	r7, #20
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a30:	4770      	bx	lr
 8004a32:	bf00      	nop
 8004a34:	200007fc 	.word	0x200007fc
 8004a38:	20000858 	.word	0x20000858

08004a3c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004a3c:	b480      	push	{r7}
 8004a3e:	b085      	sub	sp, #20
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	60f8      	str	r0, [r7, #12]
 8004a44:	60b9      	str	r1, [r7, #8]
 8004a46:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	4a07      	ldr	r2, [pc, #28]	@ (8004a68 <vApplicationGetTimerTaskMemory+0x2c>)
 8004a4c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004a4e:	68bb      	ldr	r3, [r7, #8]
 8004a50:	4a06      	ldr	r2, [pc, #24]	@ (8004a6c <vApplicationGetTimerTaskMemory+0x30>)
 8004a52:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004a5a:	601a      	str	r2, [r3, #0]
}
 8004a5c:	bf00      	nop
 8004a5e:	3714      	adds	r7, #20
 8004a60:	46bd      	mov	sp, r7
 8004a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a66:	4770      	bx	lr
 8004a68:	20000a58 	.word	0x20000a58
 8004a6c:	20000ab4 	.word	0x20000ab4

08004a70 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004a70:	b480      	push	{r7}
 8004a72:	b083      	sub	sp, #12
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	f103 0208 	add.w	r2, r3, #8
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	f04f 32ff 	mov.w	r2, #4294967295
 8004a88:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	f103 0208 	add.w	r2, r3, #8
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	f103 0208 	add.w	r2, r3, #8
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004aa4:	bf00      	nop
 8004aa6:	370c      	adds	r7, #12
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aae:	4770      	bx	lr

08004ab0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004ab0:	b480      	push	{r7}
 8004ab2:	b083      	sub	sp, #12
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2200      	movs	r2, #0
 8004abc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004abe:	bf00      	nop
 8004ac0:	370c      	adds	r7, #12
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac8:	4770      	bx	lr

08004aca <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004aca:	b480      	push	{r7}
 8004acc:	b085      	sub	sp, #20
 8004ace:	af00      	add	r7, sp, #0
 8004ad0:	6078      	str	r0, [r7, #4]
 8004ad2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	685b      	ldr	r3, [r3, #4]
 8004ad8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004ada:	683b      	ldr	r3, [r7, #0]
 8004adc:	68fa      	ldr	r2, [r7, #12]
 8004ade:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	689a      	ldr	r2, [r3, #8]
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	689b      	ldr	r3, [r3, #8]
 8004aec:	683a      	ldr	r2, [r7, #0]
 8004aee:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	683a      	ldr	r2, [r7, #0]
 8004af4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	687a      	ldr	r2, [r7, #4]
 8004afa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	1c5a      	adds	r2, r3, #1
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	601a      	str	r2, [r3, #0]
}
 8004b06:	bf00      	nop
 8004b08:	3714      	adds	r7, #20
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b10:	4770      	bx	lr

08004b12 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004b12:	b480      	push	{r7}
 8004b14:	b085      	sub	sp, #20
 8004b16:	af00      	add	r7, sp, #0
 8004b18:	6078      	str	r0, [r7, #4]
 8004b1a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004b22:	68bb      	ldr	r3, [r7, #8]
 8004b24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b28:	d103      	bne.n	8004b32 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	691b      	ldr	r3, [r3, #16]
 8004b2e:	60fb      	str	r3, [r7, #12]
 8004b30:	e00c      	b.n	8004b4c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	3308      	adds	r3, #8
 8004b36:	60fb      	str	r3, [r7, #12]
 8004b38:	e002      	b.n	8004b40 <vListInsert+0x2e>
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	685b      	ldr	r3, [r3, #4]
 8004b3e:	60fb      	str	r3, [r7, #12]
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	68ba      	ldr	r2, [r7, #8]
 8004b48:	429a      	cmp	r2, r3
 8004b4a:	d2f6      	bcs.n	8004b3a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	685a      	ldr	r2, [r3, #4]
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	685b      	ldr	r3, [r3, #4]
 8004b58:	683a      	ldr	r2, [r7, #0]
 8004b5a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	68fa      	ldr	r2, [r7, #12]
 8004b60:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	683a      	ldr	r2, [r7, #0]
 8004b66:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	687a      	ldr	r2, [r7, #4]
 8004b6c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	1c5a      	adds	r2, r3, #1
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	601a      	str	r2, [r3, #0]
}
 8004b78:	bf00      	nop
 8004b7a:	3714      	adds	r7, #20
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b82:	4770      	bx	lr

08004b84 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004b84:	b480      	push	{r7}
 8004b86:	b085      	sub	sp, #20
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	691b      	ldr	r3, [r3, #16]
 8004b90:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	685b      	ldr	r3, [r3, #4]
 8004b96:	687a      	ldr	r2, [r7, #4]
 8004b98:	6892      	ldr	r2, [r2, #8]
 8004b9a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	689b      	ldr	r3, [r3, #8]
 8004ba0:	687a      	ldr	r2, [r7, #4]
 8004ba2:	6852      	ldr	r2, [r2, #4]
 8004ba4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	685b      	ldr	r3, [r3, #4]
 8004baa:	687a      	ldr	r2, [r7, #4]
 8004bac:	429a      	cmp	r2, r3
 8004bae:	d103      	bne.n	8004bb8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	689a      	ldr	r2, [r3, #8]
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2200      	movs	r2, #0
 8004bbc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	1e5a      	subs	r2, r3, #1
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
}
 8004bcc:	4618      	mov	r0, r3
 8004bce:	3714      	adds	r7, #20
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd6:	4770      	bx	lr

08004bd8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b084      	sub	sp, #16
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
 8004be0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d10b      	bne.n	8004c04 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004bec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bf0:	f383 8811 	msr	BASEPRI, r3
 8004bf4:	f3bf 8f6f 	isb	sy
 8004bf8:	f3bf 8f4f 	dsb	sy
 8004bfc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004bfe:	bf00      	nop
 8004c00:	bf00      	nop
 8004c02:	e7fd      	b.n	8004c00 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004c04:	f002 f938 	bl	8006e78 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681a      	ldr	r2, [r3, #0]
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c10:	68f9      	ldr	r1, [r7, #12]
 8004c12:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004c14:	fb01 f303 	mul.w	r3, r1, r3
 8004c18:	441a      	add	r2, r3
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	2200      	movs	r2, #0
 8004c22:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681a      	ldr	r2, [r3, #0]
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681a      	ldr	r2, [r3, #0]
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c34:	3b01      	subs	r3, #1
 8004c36:	68f9      	ldr	r1, [r7, #12]
 8004c38:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004c3a:	fb01 f303 	mul.w	r3, r1, r3
 8004c3e:	441a      	add	r2, r3
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	22ff      	movs	r2, #255	@ 0xff
 8004c48:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	22ff      	movs	r2, #255	@ 0xff
 8004c50:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d114      	bne.n	8004c84 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	691b      	ldr	r3, [r3, #16]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d01a      	beq.n	8004c98 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	3310      	adds	r3, #16
 8004c66:	4618      	mov	r0, r3
 8004c68:	f001 f9d8 	bl	800601c <xTaskRemoveFromEventList>
 8004c6c:	4603      	mov	r3, r0
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d012      	beq.n	8004c98 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004c72:	4b0d      	ldr	r3, [pc, #52]	@ (8004ca8 <xQueueGenericReset+0xd0>)
 8004c74:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004c78:	601a      	str	r2, [r3, #0]
 8004c7a:	f3bf 8f4f 	dsb	sy
 8004c7e:	f3bf 8f6f 	isb	sy
 8004c82:	e009      	b.n	8004c98 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	3310      	adds	r3, #16
 8004c88:	4618      	mov	r0, r3
 8004c8a:	f7ff fef1 	bl	8004a70 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	3324      	adds	r3, #36	@ 0x24
 8004c92:	4618      	mov	r0, r3
 8004c94:	f7ff feec 	bl	8004a70 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004c98:	f002 f920 	bl	8006edc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004c9c:	2301      	movs	r3, #1
}
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	3710      	adds	r7, #16
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	bd80      	pop	{r7, pc}
 8004ca6:	bf00      	nop
 8004ca8:	e000ed04 	.word	0xe000ed04

08004cac <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b08e      	sub	sp, #56	@ 0x38
 8004cb0:	af02      	add	r7, sp, #8
 8004cb2:	60f8      	str	r0, [r7, #12]
 8004cb4:	60b9      	str	r1, [r7, #8]
 8004cb6:	607a      	str	r2, [r7, #4]
 8004cb8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d10b      	bne.n	8004cd8 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004cc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cc4:	f383 8811 	msr	BASEPRI, r3
 8004cc8:	f3bf 8f6f 	isb	sy
 8004ccc:	f3bf 8f4f 	dsb	sy
 8004cd0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004cd2:	bf00      	nop
 8004cd4:	bf00      	nop
 8004cd6:	e7fd      	b.n	8004cd4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d10b      	bne.n	8004cf6 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004cde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ce2:	f383 8811 	msr	BASEPRI, r3
 8004ce6:	f3bf 8f6f 	isb	sy
 8004cea:	f3bf 8f4f 	dsb	sy
 8004cee:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004cf0:	bf00      	nop
 8004cf2:	bf00      	nop
 8004cf4:	e7fd      	b.n	8004cf2 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d002      	beq.n	8004d02 <xQueueGenericCreateStatic+0x56>
 8004cfc:	68bb      	ldr	r3, [r7, #8]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d001      	beq.n	8004d06 <xQueueGenericCreateStatic+0x5a>
 8004d02:	2301      	movs	r3, #1
 8004d04:	e000      	b.n	8004d08 <xQueueGenericCreateStatic+0x5c>
 8004d06:	2300      	movs	r3, #0
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d10b      	bne.n	8004d24 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004d0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d10:	f383 8811 	msr	BASEPRI, r3
 8004d14:	f3bf 8f6f 	isb	sy
 8004d18:	f3bf 8f4f 	dsb	sy
 8004d1c:	623b      	str	r3, [r7, #32]
}
 8004d1e:	bf00      	nop
 8004d20:	bf00      	nop
 8004d22:	e7fd      	b.n	8004d20 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d102      	bne.n	8004d30 <xQueueGenericCreateStatic+0x84>
 8004d2a:	68bb      	ldr	r3, [r7, #8]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d101      	bne.n	8004d34 <xQueueGenericCreateStatic+0x88>
 8004d30:	2301      	movs	r3, #1
 8004d32:	e000      	b.n	8004d36 <xQueueGenericCreateStatic+0x8a>
 8004d34:	2300      	movs	r3, #0
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d10b      	bne.n	8004d52 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004d3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d3e:	f383 8811 	msr	BASEPRI, r3
 8004d42:	f3bf 8f6f 	isb	sy
 8004d46:	f3bf 8f4f 	dsb	sy
 8004d4a:	61fb      	str	r3, [r7, #28]
}
 8004d4c:	bf00      	nop
 8004d4e:	bf00      	nop
 8004d50:	e7fd      	b.n	8004d4e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004d52:	2350      	movs	r3, #80	@ 0x50
 8004d54:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004d56:	697b      	ldr	r3, [r7, #20]
 8004d58:	2b50      	cmp	r3, #80	@ 0x50
 8004d5a:	d00b      	beq.n	8004d74 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004d5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d60:	f383 8811 	msr	BASEPRI, r3
 8004d64:	f3bf 8f6f 	isb	sy
 8004d68:	f3bf 8f4f 	dsb	sy
 8004d6c:	61bb      	str	r3, [r7, #24]
}
 8004d6e:	bf00      	nop
 8004d70:	bf00      	nop
 8004d72:	e7fd      	b.n	8004d70 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004d74:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004d7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d00d      	beq.n	8004d9c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004d80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d82:	2201      	movs	r2, #1
 8004d84:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004d88:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004d8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d8e:	9300      	str	r3, [sp, #0]
 8004d90:	4613      	mov	r3, r2
 8004d92:	687a      	ldr	r2, [r7, #4]
 8004d94:	68b9      	ldr	r1, [r7, #8]
 8004d96:	68f8      	ldr	r0, [r7, #12]
 8004d98:	f000 f840 	bl	8004e1c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004d9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004d9e:	4618      	mov	r0, r3
 8004da0:	3730      	adds	r7, #48	@ 0x30
 8004da2:	46bd      	mov	sp, r7
 8004da4:	bd80      	pop	{r7, pc}

08004da6 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004da6:	b580      	push	{r7, lr}
 8004da8:	b08a      	sub	sp, #40	@ 0x28
 8004daa:	af02      	add	r7, sp, #8
 8004dac:	60f8      	str	r0, [r7, #12]
 8004dae:	60b9      	str	r1, [r7, #8]
 8004db0:	4613      	mov	r3, r2
 8004db2:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d10b      	bne.n	8004dd2 <xQueueGenericCreate+0x2c>
	__asm volatile
 8004dba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dbe:	f383 8811 	msr	BASEPRI, r3
 8004dc2:	f3bf 8f6f 	isb	sy
 8004dc6:	f3bf 8f4f 	dsb	sy
 8004dca:	613b      	str	r3, [r7, #16]
}
 8004dcc:	bf00      	nop
 8004dce:	bf00      	nop
 8004dd0:	e7fd      	b.n	8004dce <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	68ba      	ldr	r2, [r7, #8]
 8004dd6:	fb02 f303 	mul.w	r3, r2, r3
 8004dda:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004ddc:	69fb      	ldr	r3, [r7, #28]
 8004dde:	3350      	adds	r3, #80	@ 0x50
 8004de0:	4618      	mov	r0, r3
 8004de2:	f002 f96b 	bl	80070bc <pvPortMalloc>
 8004de6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004de8:	69bb      	ldr	r3, [r7, #24]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d011      	beq.n	8004e12 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004dee:	69bb      	ldr	r3, [r7, #24]
 8004df0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004df2:	697b      	ldr	r3, [r7, #20]
 8004df4:	3350      	adds	r3, #80	@ 0x50
 8004df6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004df8:	69bb      	ldr	r3, [r7, #24]
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004e00:	79fa      	ldrb	r2, [r7, #7]
 8004e02:	69bb      	ldr	r3, [r7, #24]
 8004e04:	9300      	str	r3, [sp, #0]
 8004e06:	4613      	mov	r3, r2
 8004e08:	697a      	ldr	r2, [r7, #20]
 8004e0a:	68b9      	ldr	r1, [r7, #8]
 8004e0c:	68f8      	ldr	r0, [r7, #12]
 8004e0e:	f000 f805 	bl	8004e1c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004e12:	69bb      	ldr	r3, [r7, #24]
	}
 8004e14:	4618      	mov	r0, r3
 8004e16:	3720      	adds	r7, #32
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	bd80      	pop	{r7, pc}

08004e1c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b084      	sub	sp, #16
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	60f8      	str	r0, [r7, #12]
 8004e24:	60b9      	str	r1, [r7, #8]
 8004e26:	607a      	str	r2, [r7, #4]
 8004e28:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004e2a:	68bb      	ldr	r3, [r7, #8]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d103      	bne.n	8004e38 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004e30:	69bb      	ldr	r3, [r7, #24]
 8004e32:	69ba      	ldr	r2, [r7, #24]
 8004e34:	601a      	str	r2, [r3, #0]
 8004e36:	e002      	b.n	8004e3e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004e38:	69bb      	ldr	r3, [r7, #24]
 8004e3a:	687a      	ldr	r2, [r7, #4]
 8004e3c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004e3e:	69bb      	ldr	r3, [r7, #24]
 8004e40:	68fa      	ldr	r2, [r7, #12]
 8004e42:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004e44:	69bb      	ldr	r3, [r7, #24]
 8004e46:	68ba      	ldr	r2, [r7, #8]
 8004e48:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004e4a:	2101      	movs	r1, #1
 8004e4c:	69b8      	ldr	r0, [r7, #24]
 8004e4e:	f7ff fec3 	bl	8004bd8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004e52:	69bb      	ldr	r3, [r7, #24]
 8004e54:	78fa      	ldrb	r2, [r7, #3]
 8004e56:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004e5a:	bf00      	nop
 8004e5c:	3710      	adds	r7, #16
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bd80      	pop	{r7, pc}
	...

08004e64 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b08e      	sub	sp, #56	@ 0x38
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	60f8      	str	r0, [r7, #12]
 8004e6c:	60b9      	str	r1, [r7, #8]
 8004e6e:	607a      	str	r2, [r7, #4]
 8004e70:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004e72:	2300      	movs	r3, #0
 8004e74:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004e7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d10b      	bne.n	8004e98 <xQueueGenericSend+0x34>
	__asm volatile
 8004e80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e84:	f383 8811 	msr	BASEPRI, r3
 8004e88:	f3bf 8f6f 	isb	sy
 8004e8c:	f3bf 8f4f 	dsb	sy
 8004e90:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004e92:	bf00      	nop
 8004e94:	bf00      	nop
 8004e96:	e7fd      	b.n	8004e94 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004e98:	68bb      	ldr	r3, [r7, #8]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d103      	bne.n	8004ea6 <xQueueGenericSend+0x42>
 8004e9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ea0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d101      	bne.n	8004eaa <xQueueGenericSend+0x46>
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	e000      	b.n	8004eac <xQueueGenericSend+0x48>
 8004eaa:	2300      	movs	r3, #0
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d10b      	bne.n	8004ec8 <xQueueGenericSend+0x64>
	__asm volatile
 8004eb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004eb4:	f383 8811 	msr	BASEPRI, r3
 8004eb8:	f3bf 8f6f 	isb	sy
 8004ebc:	f3bf 8f4f 	dsb	sy
 8004ec0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004ec2:	bf00      	nop
 8004ec4:	bf00      	nop
 8004ec6:	e7fd      	b.n	8004ec4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	2b02      	cmp	r3, #2
 8004ecc:	d103      	bne.n	8004ed6 <xQueueGenericSend+0x72>
 8004ece:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ed0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ed2:	2b01      	cmp	r3, #1
 8004ed4:	d101      	bne.n	8004eda <xQueueGenericSend+0x76>
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	e000      	b.n	8004edc <xQueueGenericSend+0x78>
 8004eda:	2300      	movs	r3, #0
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d10b      	bne.n	8004ef8 <xQueueGenericSend+0x94>
	__asm volatile
 8004ee0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ee4:	f383 8811 	msr	BASEPRI, r3
 8004ee8:	f3bf 8f6f 	isb	sy
 8004eec:	f3bf 8f4f 	dsb	sy
 8004ef0:	623b      	str	r3, [r7, #32]
}
 8004ef2:	bf00      	nop
 8004ef4:	bf00      	nop
 8004ef6:	e7fd      	b.n	8004ef4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004ef8:	f001 fa50 	bl	800639c <xTaskGetSchedulerState>
 8004efc:	4603      	mov	r3, r0
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d102      	bne.n	8004f08 <xQueueGenericSend+0xa4>
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d101      	bne.n	8004f0c <xQueueGenericSend+0xa8>
 8004f08:	2301      	movs	r3, #1
 8004f0a:	e000      	b.n	8004f0e <xQueueGenericSend+0xaa>
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d10b      	bne.n	8004f2a <xQueueGenericSend+0xc6>
	__asm volatile
 8004f12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f16:	f383 8811 	msr	BASEPRI, r3
 8004f1a:	f3bf 8f6f 	isb	sy
 8004f1e:	f3bf 8f4f 	dsb	sy
 8004f22:	61fb      	str	r3, [r7, #28]
}
 8004f24:	bf00      	nop
 8004f26:	bf00      	nop
 8004f28:	e7fd      	b.n	8004f26 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004f2a:	f001 ffa5 	bl	8006e78 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004f2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f30:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f36:	429a      	cmp	r2, r3
 8004f38:	d302      	bcc.n	8004f40 <xQueueGenericSend+0xdc>
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	2b02      	cmp	r3, #2
 8004f3e:	d129      	bne.n	8004f94 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004f40:	683a      	ldr	r2, [r7, #0]
 8004f42:	68b9      	ldr	r1, [r7, #8]
 8004f44:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004f46:	f000 fa91 	bl	800546c <prvCopyDataToQueue>
 8004f4a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004f4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d010      	beq.n	8004f76 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004f54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f56:	3324      	adds	r3, #36	@ 0x24
 8004f58:	4618      	mov	r0, r3
 8004f5a:	f001 f85f 	bl	800601c <xTaskRemoveFromEventList>
 8004f5e:	4603      	mov	r3, r0
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d013      	beq.n	8004f8c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004f64:	4b3f      	ldr	r3, [pc, #252]	@ (8005064 <xQueueGenericSend+0x200>)
 8004f66:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f6a:	601a      	str	r2, [r3, #0]
 8004f6c:	f3bf 8f4f 	dsb	sy
 8004f70:	f3bf 8f6f 	isb	sy
 8004f74:	e00a      	b.n	8004f8c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004f76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d007      	beq.n	8004f8c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004f7c:	4b39      	ldr	r3, [pc, #228]	@ (8005064 <xQueueGenericSend+0x200>)
 8004f7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f82:	601a      	str	r2, [r3, #0]
 8004f84:	f3bf 8f4f 	dsb	sy
 8004f88:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004f8c:	f001 ffa6 	bl	8006edc <vPortExitCritical>
				return pdPASS;
 8004f90:	2301      	movs	r3, #1
 8004f92:	e063      	b.n	800505c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d103      	bne.n	8004fa2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004f9a:	f001 ff9f 	bl	8006edc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	e05c      	b.n	800505c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004fa2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d106      	bne.n	8004fb6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004fa8:	f107 0314 	add.w	r3, r7, #20
 8004fac:	4618      	mov	r0, r3
 8004fae:	f001 f899 	bl	80060e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004fb6:	f001 ff91 	bl	8006edc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004fba:	f000 fe09 	bl	8005bd0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004fbe:	f001 ff5b 	bl	8006e78 <vPortEnterCritical>
 8004fc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fc4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004fc8:	b25b      	sxtb	r3, r3
 8004fca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fce:	d103      	bne.n	8004fd8 <xQueueGenericSend+0x174>
 8004fd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004fd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fda:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004fde:	b25b      	sxtb	r3, r3
 8004fe0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fe4:	d103      	bne.n	8004fee <xQueueGenericSend+0x18a>
 8004fe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fe8:	2200      	movs	r2, #0
 8004fea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004fee:	f001 ff75 	bl	8006edc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004ff2:	1d3a      	adds	r2, r7, #4
 8004ff4:	f107 0314 	add.w	r3, r7, #20
 8004ff8:	4611      	mov	r1, r2
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	f001 f888 	bl	8006110 <xTaskCheckForTimeOut>
 8005000:	4603      	mov	r3, r0
 8005002:	2b00      	cmp	r3, #0
 8005004:	d124      	bne.n	8005050 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005006:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005008:	f000 fb28 	bl	800565c <prvIsQueueFull>
 800500c:	4603      	mov	r3, r0
 800500e:	2b00      	cmp	r3, #0
 8005010:	d018      	beq.n	8005044 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005012:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005014:	3310      	adds	r3, #16
 8005016:	687a      	ldr	r2, [r7, #4]
 8005018:	4611      	mov	r1, r2
 800501a:	4618      	mov	r0, r3
 800501c:	f000 ffac 	bl	8005f78 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005020:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005022:	f000 fab3 	bl	800558c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005026:	f000 fde1 	bl	8005bec <xTaskResumeAll>
 800502a:	4603      	mov	r3, r0
 800502c:	2b00      	cmp	r3, #0
 800502e:	f47f af7c 	bne.w	8004f2a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005032:	4b0c      	ldr	r3, [pc, #48]	@ (8005064 <xQueueGenericSend+0x200>)
 8005034:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005038:	601a      	str	r2, [r3, #0]
 800503a:	f3bf 8f4f 	dsb	sy
 800503e:	f3bf 8f6f 	isb	sy
 8005042:	e772      	b.n	8004f2a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005044:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005046:	f000 faa1 	bl	800558c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800504a:	f000 fdcf 	bl	8005bec <xTaskResumeAll>
 800504e:	e76c      	b.n	8004f2a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005050:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005052:	f000 fa9b 	bl	800558c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005056:	f000 fdc9 	bl	8005bec <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800505a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800505c:	4618      	mov	r0, r3
 800505e:	3738      	adds	r7, #56	@ 0x38
 8005060:	46bd      	mov	sp, r7
 8005062:	bd80      	pop	{r7, pc}
 8005064:	e000ed04 	.word	0xe000ed04

08005068 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b090      	sub	sp, #64	@ 0x40
 800506c:	af00      	add	r7, sp, #0
 800506e:	60f8      	str	r0, [r7, #12]
 8005070:	60b9      	str	r1, [r7, #8]
 8005072:	607a      	str	r2, [r7, #4]
 8005074:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800507a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800507c:	2b00      	cmp	r3, #0
 800507e:	d10b      	bne.n	8005098 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005080:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005084:	f383 8811 	msr	BASEPRI, r3
 8005088:	f3bf 8f6f 	isb	sy
 800508c:	f3bf 8f4f 	dsb	sy
 8005090:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005092:	bf00      	nop
 8005094:	bf00      	nop
 8005096:	e7fd      	b.n	8005094 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005098:	68bb      	ldr	r3, [r7, #8]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d103      	bne.n	80050a6 <xQueueGenericSendFromISR+0x3e>
 800509e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d101      	bne.n	80050aa <xQueueGenericSendFromISR+0x42>
 80050a6:	2301      	movs	r3, #1
 80050a8:	e000      	b.n	80050ac <xQueueGenericSendFromISR+0x44>
 80050aa:	2300      	movs	r3, #0
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d10b      	bne.n	80050c8 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80050b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050b4:	f383 8811 	msr	BASEPRI, r3
 80050b8:	f3bf 8f6f 	isb	sy
 80050bc:	f3bf 8f4f 	dsb	sy
 80050c0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80050c2:	bf00      	nop
 80050c4:	bf00      	nop
 80050c6:	e7fd      	b.n	80050c4 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	2b02      	cmp	r3, #2
 80050cc:	d103      	bne.n	80050d6 <xQueueGenericSendFromISR+0x6e>
 80050ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050d2:	2b01      	cmp	r3, #1
 80050d4:	d101      	bne.n	80050da <xQueueGenericSendFromISR+0x72>
 80050d6:	2301      	movs	r3, #1
 80050d8:	e000      	b.n	80050dc <xQueueGenericSendFromISR+0x74>
 80050da:	2300      	movs	r3, #0
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d10b      	bne.n	80050f8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80050e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050e4:	f383 8811 	msr	BASEPRI, r3
 80050e8:	f3bf 8f6f 	isb	sy
 80050ec:	f3bf 8f4f 	dsb	sy
 80050f0:	623b      	str	r3, [r7, #32]
}
 80050f2:	bf00      	nop
 80050f4:	bf00      	nop
 80050f6:	e7fd      	b.n	80050f4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80050f8:	f001 ff9e 	bl	8007038 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80050fc:	f3ef 8211 	mrs	r2, BASEPRI
 8005100:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005104:	f383 8811 	msr	BASEPRI, r3
 8005108:	f3bf 8f6f 	isb	sy
 800510c:	f3bf 8f4f 	dsb	sy
 8005110:	61fa      	str	r2, [r7, #28]
 8005112:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005114:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005116:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005118:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800511a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800511c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800511e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005120:	429a      	cmp	r2, r3
 8005122:	d302      	bcc.n	800512a <xQueueGenericSendFromISR+0xc2>
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	2b02      	cmp	r3, #2
 8005128:	d12f      	bne.n	800518a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800512a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800512c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005130:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005134:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005136:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005138:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800513a:	683a      	ldr	r2, [r7, #0]
 800513c:	68b9      	ldr	r1, [r7, #8]
 800513e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005140:	f000 f994 	bl	800546c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005144:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005148:	f1b3 3fff 	cmp.w	r3, #4294967295
 800514c:	d112      	bne.n	8005174 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800514e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005150:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005152:	2b00      	cmp	r3, #0
 8005154:	d016      	beq.n	8005184 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005156:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005158:	3324      	adds	r3, #36	@ 0x24
 800515a:	4618      	mov	r0, r3
 800515c:	f000 ff5e 	bl	800601c <xTaskRemoveFromEventList>
 8005160:	4603      	mov	r3, r0
 8005162:	2b00      	cmp	r3, #0
 8005164:	d00e      	beq.n	8005184 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2b00      	cmp	r3, #0
 800516a:	d00b      	beq.n	8005184 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2201      	movs	r2, #1
 8005170:	601a      	str	r2, [r3, #0]
 8005172:	e007      	b.n	8005184 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005174:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005178:	3301      	adds	r3, #1
 800517a:	b2db      	uxtb	r3, r3
 800517c:	b25a      	sxtb	r2, r3
 800517e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005180:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005184:	2301      	movs	r3, #1
 8005186:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005188:	e001      	b.n	800518e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800518a:	2300      	movs	r3, #0
 800518c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800518e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005190:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005192:	697b      	ldr	r3, [r7, #20]
 8005194:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005198:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800519a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800519c:	4618      	mov	r0, r3
 800519e:	3740      	adds	r7, #64	@ 0x40
 80051a0:	46bd      	mov	sp, r7
 80051a2:	bd80      	pop	{r7, pc}

080051a4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b08c      	sub	sp, #48	@ 0x30
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	60f8      	str	r0, [r7, #12]
 80051ac:	60b9      	str	r1, [r7, #8]
 80051ae:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80051b0:	2300      	movs	r3, #0
 80051b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80051b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d10b      	bne.n	80051d6 <xQueueReceive+0x32>
	__asm volatile
 80051be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051c2:	f383 8811 	msr	BASEPRI, r3
 80051c6:	f3bf 8f6f 	isb	sy
 80051ca:	f3bf 8f4f 	dsb	sy
 80051ce:	623b      	str	r3, [r7, #32]
}
 80051d0:	bf00      	nop
 80051d2:	bf00      	nop
 80051d4:	e7fd      	b.n	80051d2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80051d6:	68bb      	ldr	r3, [r7, #8]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d103      	bne.n	80051e4 <xQueueReceive+0x40>
 80051dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d101      	bne.n	80051e8 <xQueueReceive+0x44>
 80051e4:	2301      	movs	r3, #1
 80051e6:	e000      	b.n	80051ea <xQueueReceive+0x46>
 80051e8:	2300      	movs	r3, #0
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d10b      	bne.n	8005206 <xQueueReceive+0x62>
	__asm volatile
 80051ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051f2:	f383 8811 	msr	BASEPRI, r3
 80051f6:	f3bf 8f6f 	isb	sy
 80051fa:	f3bf 8f4f 	dsb	sy
 80051fe:	61fb      	str	r3, [r7, #28]
}
 8005200:	bf00      	nop
 8005202:	bf00      	nop
 8005204:	e7fd      	b.n	8005202 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005206:	f001 f8c9 	bl	800639c <xTaskGetSchedulerState>
 800520a:	4603      	mov	r3, r0
 800520c:	2b00      	cmp	r3, #0
 800520e:	d102      	bne.n	8005216 <xQueueReceive+0x72>
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d101      	bne.n	800521a <xQueueReceive+0x76>
 8005216:	2301      	movs	r3, #1
 8005218:	e000      	b.n	800521c <xQueueReceive+0x78>
 800521a:	2300      	movs	r3, #0
 800521c:	2b00      	cmp	r3, #0
 800521e:	d10b      	bne.n	8005238 <xQueueReceive+0x94>
	__asm volatile
 8005220:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005224:	f383 8811 	msr	BASEPRI, r3
 8005228:	f3bf 8f6f 	isb	sy
 800522c:	f3bf 8f4f 	dsb	sy
 8005230:	61bb      	str	r3, [r7, #24]
}
 8005232:	bf00      	nop
 8005234:	bf00      	nop
 8005236:	e7fd      	b.n	8005234 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005238:	f001 fe1e 	bl	8006e78 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800523c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800523e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005240:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005244:	2b00      	cmp	r3, #0
 8005246:	d01f      	beq.n	8005288 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005248:	68b9      	ldr	r1, [r7, #8]
 800524a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800524c:	f000 f978 	bl	8005540 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005252:	1e5a      	subs	r2, r3, #1
 8005254:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005256:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005258:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800525a:	691b      	ldr	r3, [r3, #16]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d00f      	beq.n	8005280 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005260:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005262:	3310      	adds	r3, #16
 8005264:	4618      	mov	r0, r3
 8005266:	f000 fed9 	bl	800601c <xTaskRemoveFromEventList>
 800526a:	4603      	mov	r3, r0
 800526c:	2b00      	cmp	r3, #0
 800526e:	d007      	beq.n	8005280 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005270:	4b3c      	ldr	r3, [pc, #240]	@ (8005364 <xQueueReceive+0x1c0>)
 8005272:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005276:	601a      	str	r2, [r3, #0]
 8005278:	f3bf 8f4f 	dsb	sy
 800527c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005280:	f001 fe2c 	bl	8006edc <vPortExitCritical>
				return pdPASS;
 8005284:	2301      	movs	r3, #1
 8005286:	e069      	b.n	800535c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2b00      	cmp	r3, #0
 800528c:	d103      	bne.n	8005296 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800528e:	f001 fe25 	bl	8006edc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005292:	2300      	movs	r3, #0
 8005294:	e062      	b.n	800535c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005296:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005298:	2b00      	cmp	r3, #0
 800529a:	d106      	bne.n	80052aa <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800529c:	f107 0310 	add.w	r3, r7, #16
 80052a0:	4618      	mov	r0, r3
 80052a2:	f000 ff1f 	bl	80060e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80052a6:	2301      	movs	r3, #1
 80052a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80052aa:	f001 fe17 	bl	8006edc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80052ae:	f000 fc8f 	bl	8005bd0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80052b2:	f001 fde1 	bl	8006e78 <vPortEnterCritical>
 80052b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052b8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80052bc:	b25b      	sxtb	r3, r3
 80052be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052c2:	d103      	bne.n	80052cc <xQueueReceive+0x128>
 80052c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052c6:	2200      	movs	r2, #0
 80052c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80052cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052ce:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80052d2:	b25b      	sxtb	r3, r3
 80052d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052d8:	d103      	bne.n	80052e2 <xQueueReceive+0x13e>
 80052da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052dc:	2200      	movs	r2, #0
 80052de:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80052e2:	f001 fdfb 	bl	8006edc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80052e6:	1d3a      	adds	r2, r7, #4
 80052e8:	f107 0310 	add.w	r3, r7, #16
 80052ec:	4611      	mov	r1, r2
 80052ee:	4618      	mov	r0, r3
 80052f0:	f000 ff0e 	bl	8006110 <xTaskCheckForTimeOut>
 80052f4:	4603      	mov	r3, r0
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d123      	bne.n	8005342 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80052fa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80052fc:	f000 f998 	bl	8005630 <prvIsQueueEmpty>
 8005300:	4603      	mov	r3, r0
 8005302:	2b00      	cmp	r3, #0
 8005304:	d017      	beq.n	8005336 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005306:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005308:	3324      	adds	r3, #36	@ 0x24
 800530a:	687a      	ldr	r2, [r7, #4]
 800530c:	4611      	mov	r1, r2
 800530e:	4618      	mov	r0, r3
 8005310:	f000 fe32 	bl	8005f78 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005314:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005316:	f000 f939 	bl	800558c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800531a:	f000 fc67 	bl	8005bec <xTaskResumeAll>
 800531e:	4603      	mov	r3, r0
 8005320:	2b00      	cmp	r3, #0
 8005322:	d189      	bne.n	8005238 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005324:	4b0f      	ldr	r3, [pc, #60]	@ (8005364 <xQueueReceive+0x1c0>)
 8005326:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800532a:	601a      	str	r2, [r3, #0]
 800532c:	f3bf 8f4f 	dsb	sy
 8005330:	f3bf 8f6f 	isb	sy
 8005334:	e780      	b.n	8005238 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005336:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005338:	f000 f928 	bl	800558c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800533c:	f000 fc56 	bl	8005bec <xTaskResumeAll>
 8005340:	e77a      	b.n	8005238 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005342:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005344:	f000 f922 	bl	800558c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005348:	f000 fc50 	bl	8005bec <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800534c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800534e:	f000 f96f 	bl	8005630 <prvIsQueueEmpty>
 8005352:	4603      	mov	r3, r0
 8005354:	2b00      	cmp	r3, #0
 8005356:	f43f af6f 	beq.w	8005238 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800535a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800535c:	4618      	mov	r0, r3
 800535e:	3730      	adds	r7, #48	@ 0x30
 8005360:	46bd      	mov	sp, r7
 8005362:	bd80      	pop	{r7, pc}
 8005364:	e000ed04 	.word	0xe000ed04

08005368 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005368:	b580      	push	{r7, lr}
 800536a:	b08e      	sub	sp, #56	@ 0x38
 800536c:	af00      	add	r7, sp, #0
 800536e:	60f8      	str	r0, [r7, #12]
 8005370:	60b9      	str	r1, [r7, #8]
 8005372:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005378:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800537a:	2b00      	cmp	r3, #0
 800537c:	d10b      	bne.n	8005396 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800537e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005382:	f383 8811 	msr	BASEPRI, r3
 8005386:	f3bf 8f6f 	isb	sy
 800538a:	f3bf 8f4f 	dsb	sy
 800538e:	623b      	str	r3, [r7, #32]
}
 8005390:	bf00      	nop
 8005392:	bf00      	nop
 8005394:	e7fd      	b.n	8005392 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005396:	68bb      	ldr	r3, [r7, #8]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d103      	bne.n	80053a4 <xQueueReceiveFromISR+0x3c>
 800539c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800539e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d101      	bne.n	80053a8 <xQueueReceiveFromISR+0x40>
 80053a4:	2301      	movs	r3, #1
 80053a6:	e000      	b.n	80053aa <xQueueReceiveFromISR+0x42>
 80053a8:	2300      	movs	r3, #0
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d10b      	bne.n	80053c6 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 80053ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053b2:	f383 8811 	msr	BASEPRI, r3
 80053b6:	f3bf 8f6f 	isb	sy
 80053ba:	f3bf 8f4f 	dsb	sy
 80053be:	61fb      	str	r3, [r7, #28]
}
 80053c0:	bf00      	nop
 80053c2:	bf00      	nop
 80053c4:	e7fd      	b.n	80053c2 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80053c6:	f001 fe37 	bl	8007038 <vPortValidateInterruptPriority>
	__asm volatile
 80053ca:	f3ef 8211 	mrs	r2, BASEPRI
 80053ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053d2:	f383 8811 	msr	BASEPRI, r3
 80053d6:	f3bf 8f6f 	isb	sy
 80053da:	f3bf 8f4f 	dsb	sy
 80053de:	61ba      	str	r2, [r7, #24]
 80053e0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80053e2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80053e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80053e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053ea:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80053ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d02f      	beq.n	8005452 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80053f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053f4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80053f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80053fc:	68b9      	ldr	r1, [r7, #8]
 80053fe:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005400:	f000 f89e 	bl	8005540 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005404:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005406:	1e5a      	subs	r2, r3, #1
 8005408:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800540a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800540c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005410:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005414:	d112      	bne.n	800543c <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005416:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005418:	691b      	ldr	r3, [r3, #16]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d016      	beq.n	800544c <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800541e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005420:	3310      	adds	r3, #16
 8005422:	4618      	mov	r0, r3
 8005424:	f000 fdfa 	bl	800601c <xTaskRemoveFromEventList>
 8005428:	4603      	mov	r3, r0
 800542a:	2b00      	cmp	r3, #0
 800542c:	d00e      	beq.n	800544c <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d00b      	beq.n	800544c <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2201      	movs	r2, #1
 8005438:	601a      	str	r2, [r3, #0]
 800543a:	e007      	b.n	800544c <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800543c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005440:	3301      	adds	r3, #1
 8005442:	b2db      	uxtb	r3, r3
 8005444:	b25a      	sxtb	r2, r3
 8005446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005448:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800544c:	2301      	movs	r3, #1
 800544e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005450:	e001      	b.n	8005456 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8005452:	2300      	movs	r3, #0
 8005454:	637b      	str	r3, [r7, #52]	@ 0x34
 8005456:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005458:	613b      	str	r3, [r7, #16]
	__asm volatile
 800545a:	693b      	ldr	r3, [r7, #16]
 800545c:	f383 8811 	msr	BASEPRI, r3
}
 8005460:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005462:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8005464:	4618      	mov	r0, r3
 8005466:	3738      	adds	r7, #56	@ 0x38
 8005468:	46bd      	mov	sp, r7
 800546a:	bd80      	pop	{r7, pc}

0800546c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b086      	sub	sp, #24
 8005470:	af00      	add	r7, sp, #0
 8005472:	60f8      	str	r0, [r7, #12]
 8005474:	60b9      	str	r1, [r7, #8]
 8005476:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005478:	2300      	movs	r3, #0
 800547a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005480:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005486:	2b00      	cmp	r3, #0
 8005488:	d10d      	bne.n	80054a6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d14d      	bne.n	800552e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	689b      	ldr	r3, [r3, #8]
 8005496:	4618      	mov	r0, r3
 8005498:	f000 ff9e 	bl	80063d8 <xTaskPriorityDisinherit>
 800549c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	2200      	movs	r2, #0
 80054a2:	609a      	str	r2, [r3, #8]
 80054a4:	e043      	b.n	800552e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d119      	bne.n	80054e0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	6858      	ldr	r0, [r3, #4]
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054b4:	461a      	mov	r2, r3
 80054b6:	68b9      	ldr	r1, [r7, #8]
 80054b8:	f002 f81a 	bl	80074f0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	685a      	ldr	r2, [r3, #4]
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054c4:	441a      	add	r2, r3
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	685a      	ldr	r2, [r3, #4]
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	689b      	ldr	r3, [r3, #8]
 80054d2:	429a      	cmp	r2, r3
 80054d4:	d32b      	bcc.n	800552e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681a      	ldr	r2, [r3, #0]
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	605a      	str	r2, [r3, #4]
 80054de:	e026      	b.n	800552e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	68d8      	ldr	r0, [r3, #12]
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054e8:	461a      	mov	r2, r3
 80054ea:	68b9      	ldr	r1, [r7, #8]
 80054ec:	f002 f800 	bl	80074f0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	68da      	ldr	r2, [r3, #12]
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054f8:	425b      	negs	r3, r3
 80054fa:	441a      	add	r2, r3
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	68da      	ldr	r2, [r3, #12]
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	429a      	cmp	r2, r3
 800550a:	d207      	bcs.n	800551c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	689a      	ldr	r2, [r3, #8]
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005514:	425b      	negs	r3, r3
 8005516:	441a      	add	r2, r3
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2b02      	cmp	r3, #2
 8005520:	d105      	bne.n	800552e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005522:	693b      	ldr	r3, [r7, #16]
 8005524:	2b00      	cmp	r3, #0
 8005526:	d002      	beq.n	800552e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005528:	693b      	ldr	r3, [r7, #16]
 800552a:	3b01      	subs	r3, #1
 800552c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800552e:	693b      	ldr	r3, [r7, #16]
 8005530:	1c5a      	adds	r2, r3, #1
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005536:	697b      	ldr	r3, [r7, #20]
}
 8005538:	4618      	mov	r0, r3
 800553a:	3718      	adds	r7, #24
 800553c:	46bd      	mov	sp, r7
 800553e:	bd80      	pop	{r7, pc}

08005540 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b082      	sub	sp, #8
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
 8005548:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800554e:	2b00      	cmp	r3, #0
 8005550:	d018      	beq.n	8005584 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	68da      	ldr	r2, [r3, #12]
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800555a:	441a      	add	r2, r3
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	68da      	ldr	r2, [r3, #12]
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	689b      	ldr	r3, [r3, #8]
 8005568:	429a      	cmp	r2, r3
 800556a:	d303      	bcc.n	8005574 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681a      	ldr	r2, [r3, #0]
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	68d9      	ldr	r1, [r3, #12]
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800557c:	461a      	mov	r2, r3
 800557e:	6838      	ldr	r0, [r7, #0]
 8005580:	f001 ffb6 	bl	80074f0 <memcpy>
	}
}
 8005584:	bf00      	nop
 8005586:	3708      	adds	r7, #8
 8005588:	46bd      	mov	sp, r7
 800558a:	bd80      	pop	{r7, pc}

0800558c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800558c:	b580      	push	{r7, lr}
 800558e:	b084      	sub	sp, #16
 8005590:	af00      	add	r7, sp, #0
 8005592:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005594:	f001 fc70 	bl	8006e78 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800559e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80055a0:	e011      	b.n	80055c6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d012      	beq.n	80055d0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	3324      	adds	r3, #36	@ 0x24
 80055ae:	4618      	mov	r0, r3
 80055b0:	f000 fd34 	bl	800601c <xTaskRemoveFromEventList>
 80055b4:	4603      	mov	r3, r0
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d001      	beq.n	80055be <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80055ba:	f000 fe0d 	bl	80061d8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80055be:	7bfb      	ldrb	r3, [r7, #15]
 80055c0:	3b01      	subs	r3, #1
 80055c2:	b2db      	uxtb	r3, r3
 80055c4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80055c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	dce9      	bgt.n	80055a2 <prvUnlockQueue+0x16>
 80055ce:	e000      	b.n	80055d2 <prvUnlockQueue+0x46>
					break;
 80055d0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	22ff      	movs	r2, #255	@ 0xff
 80055d6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80055da:	f001 fc7f 	bl	8006edc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80055de:	f001 fc4b 	bl	8006e78 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80055e8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80055ea:	e011      	b.n	8005610 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	691b      	ldr	r3, [r3, #16]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d012      	beq.n	800561a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	3310      	adds	r3, #16
 80055f8:	4618      	mov	r0, r3
 80055fa:	f000 fd0f 	bl	800601c <xTaskRemoveFromEventList>
 80055fe:	4603      	mov	r3, r0
 8005600:	2b00      	cmp	r3, #0
 8005602:	d001      	beq.n	8005608 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005604:	f000 fde8 	bl	80061d8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005608:	7bbb      	ldrb	r3, [r7, #14]
 800560a:	3b01      	subs	r3, #1
 800560c:	b2db      	uxtb	r3, r3
 800560e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005610:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005614:	2b00      	cmp	r3, #0
 8005616:	dce9      	bgt.n	80055ec <prvUnlockQueue+0x60>
 8005618:	e000      	b.n	800561c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800561a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	22ff      	movs	r2, #255	@ 0xff
 8005620:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005624:	f001 fc5a 	bl	8006edc <vPortExitCritical>
}
 8005628:	bf00      	nop
 800562a:	3710      	adds	r7, #16
 800562c:	46bd      	mov	sp, r7
 800562e:	bd80      	pop	{r7, pc}

08005630 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005630:	b580      	push	{r7, lr}
 8005632:	b084      	sub	sp, #16
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005638:	f001 fc1e 	bl	8006e78 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005640:	2b00      	cmp	r3, #0
 8005642:	d102      	bne.n	800564a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005644:	2301      	movs	r3, #1
 8005646:	60fb      	str	r3, [r7, #12]
 8005648:	e001      	b.n	800564e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800564a:	2300      	movs	r3, #0
 800564c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800564e:	f001 fc45 	bl	8006edc <vPortExitCritical>

	return xReturn;
 8005652:	68fb      	ldr	r3, [r7, #12]
}
 8005654:	4618      	mov	r0, r3
 8005656:	3710      	adds	r7, #16
 8005658:	46bd      	mov	sp, r7
 800565a:	bd80      	pop	{r7, pc}

0800565c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800565c:	b580      	push	{r7, lr}
 800565e:	b084      	sub	sp, #16
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005664:	f001 fc08 	bl	8006e78 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005670:	429a      	cmp	r2, r3
 8005672:	d102      	bne.n	800567a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005674:	2301      	movs	r3, #1
 8005676:	60fb      	str	r3, [r7, #12]
 8005678:	e001      	b.n	800567e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800567a:	2300      	movs	r3, #0
 800567c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800567e:	f001 fc2d 	bl	8006edc <vPortExitCritical>

	return xReturn;
 8005682:	68fb      	ldr	r3, [r7, #12]
}
 8005684:	4618      	mov	r0, r3
 8005686:	3710      	adds	r7, #16
 8005688:	46bd      	mov	sp, r7
 800568a:	bd80      	pop	{r7, pc}

0800568c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800568c:	b480      	push	{r7}
 800568e:	b085      	sub	sp, #20
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
 8005694:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005696:	2300      	movs	r3, #0
 8005698:	60fb      	str	r3, [r7, #12]
 800569a:	e014      	b.n	80056c6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800569c:	4a0f      	ldr	r2, [pc, #60]	@ (80056dc <vQueueAddToRegistry+0x50>)
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d10b      	bne.n	80056c0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80056a8:	490c      	ldr	r1, [pc, #48]	@ (80056dc <vQueueAddToRegistry+0x50>)
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	683a      	ldr	r2, [r7, #0]
 80056ae:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80056b2:	4a0a      	ldr	r2, [pc, #40]	@ (80056dc <vQueueAddToRegistry+0x50>)
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	00db      	lsls	r3, r3, #3
 80056b8:	4413      	add	r3, r2
 80056ba:	687a      	ldr	r2, [r7, #4]
 80056bc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80056be:	e006      	b.n	80056ce <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	3301      	adds	r3, #1
 80056c4:	60fb      	str	r3, [r7, #12]
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	2b07      	cmp	r3, #7
 80056ca:	d9e7      	bls.n	800569c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80056cc:	bf00      	nop
 80056ce:	bf00      	nop
 80056d0:	3714      	adds	r7, #20
 80056d2:	46bd      	mov	sp, r7
 80056d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d8:	4770      	bx	lr
 80056da:	bf00      	nop
 80056dc:	20000eb4 	.word	0x20000eb4

080056e0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b086      	sub	sp, #24
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	60f8      	str	r0, [r7, #12]
 80056e8:	60b9      	str	r1, [r7, #8]
 80056ea:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80056f0:	f001 fbc2 	bl	8006e78 <vPortEnterCritical>
 80056f4:	697b      	ldr	r3, [r7, #20]
 80056f6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80056fa:	b25b      	sxtb	r3, r3
 80056fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005700:	d103      	bne.n	800570a <vQueueWaitForMessageRestricted+0x2a>
 8005702:	697b      	ldr	r3, [r7, #20]
 8005704:	2200      	movs	r2, #0
 8005706:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800570a:	697b      	ldr	r3, [r7, #20]
 800570c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005710:	b25b      	sxtb	r3, r3
 8005712:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005716:	d103      	bne.n	8005720 <vQueueWaitForMessageRestricted+0x40>
 8005718:	697b      	ldr	r3, [r7, #20]
 800571a:	2200      	movs	r2, #0
 800571c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005720:	f001 fbdc 	bl	8006edc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005724:	697b      	ldr	r3, [r7, #20]
 8005726:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005728:	2b00      	cmp	r3, #0
 800572a:	d106      	bne.n	800573a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800572c:	697b      	ldr	r3, [r7, #20]
 800572e:	3324      	adds	r3, #36	@ 0x24
 8005730:	687a      	ldr	r2, [r7, #4]
 8005732:	68b9      	ldr	r1, [r7, #8]
 8005734:	4618      	mov	r0, r3
 8005736:	f000 fc45 	bl	8005fc4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800573a:	6978      	ldr	r0, [r7, #20]
 800573c:	f7ff ff26 	bl	800558c <prvUnlockQueue>
	}
 8005740:	bf00      	nop
 8005742:	3718      	adds	r7, #24
 8005744:	46bd      	mov	sp, r7
 8005746:	bd80      	pop	{r7, pc}

08005748 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005748:	b580      	push	{r7, lr}
 800574a:	b08e      	sub	sp, #56	@ 0x38
 800574c:	af04      	add	r7, sp, #16
 800574e:	60f8      	str	r0, [r7, #12]
 8005750:	60b9      	str	r1, [r7, #8]
 8005752:	607a      	str	r2, [r7, #4]
 8005754:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005756:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005758:	2b00      	cmp	r3, #0
 800575a:	d10b      	bne.n	8005774 <xTaskCreateStatic+0x2c>
	__asm volatile
 800575c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005760:	f383 8811 	msr	BASEPRI, r3
 8005764:	f3bf 8f6f 	isb	sy
 8005768:	f3bf 8f4f 	dsb	sy
 800576c:	623b      	str	r3, [r7, #32]
}
 800576e:	bf00      	nop
 8005770:	bf00      	nop
 8005772:	e7fd      	b.n	8005770 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005774:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005776:	2b00      	cmp	r3, #0
 8005778:	d10b      	bne.n	8005792 <xTaskCreateStatic+0x4a>
	__asm volatile
 800577a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800577e:	f383 8811 	msr	BASEPRI, r3
 8005782:	f3bf 8f6f 	isb	sy
 8005786:	f3bf 8f4f 	dsb	sy
 800578a:	61fb      	str	r3, [r7, #28]
}
 800578c:	bf00      	nop
 800578e:	bf00      	nop
 8005790:	e7fd      	b.n	800578e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005792:	235c      	movs	r3, #92	@ 0x5c
 8005794:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005796:	693b      	ldr	r3, [r7, #16]
 8005798:	2b5c      	cmp	r3, #92	@ 0x5c
 800579a:	d00b      	beq.n	80057b4 <xTaskCreateStatic+0x6c>
	__asm volatile
 800579c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057a0:	f383 8811 	msr	BASEPRI, r3
 80057a4:	f3bf 8f6f 	isb	sy
 80057a8:	f3bf 8f4f 	dsb	sy
 80057ac:	61bb      	str	r3, [r7, #24]
}
 80057ae:	bf00      	nop
 80057b0:	bf00      	nop
 80057b2:	e7fd      	b.n	80057b0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80057b4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80057b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d01e      	beq.n	80057fa <xTaskCreateStatic+0xb2>
 80057bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d01b      	beq.n	80057fa <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80057c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057c4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80057c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057c8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80057ca:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80057cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057ce:	2202      	movs	r2, #2
 80057d0:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80057d4:	2300      	movs	r3, #0
 80057d6:	9303      	str	r3, [sp, #12]
 80057d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057da:	9302      	str	r3, [sp, #8]
 80057dc:	f107 0314 	add.w	r3, r7, #20
 80057e0:	9301      	str	r3, [sp, #4]
 80057e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057e4:	9300      	str	r3, [sp, #0]
 80057e6:	683b      	ldr	r3, [r7, #0]
 80057e8:	687a      	ldr	r2, [r7, #4]
 80057ea:	68b9      	ldr	r1, [r7, #8]
 80057ec:	68f8      	ldr	r0, [r7, #12]
 80057ee:	f000 f850 	bl	8005892 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80057f2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80057f4:	f000 f8de 	bl	80059b4 <prvAddNewTaskToReadyList>
 80057f8:	e001      	b.n	80057fe <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80057fa:	2300      	movs	r3, #0
 80057fc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80057fe:	697b      	ldr	r3, [r7, #20]
	}
 8005800:	4618      	mov	r0, r3
 8005802:	3728      	adds	r7, #40	@ 0x28
 8005804:	46bd      	mov	sp, r7
 8005806:	bd80      	pop	{r7, pc}

08005808 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005808:	b580      	push	{r7, lr}
 800580a:	b08c      	sub	sp, #48	@ 0x30
 800580c:	af04      	add	r7, sp, #16
 800580e:	60f8      	str	r0, [r7, #12]
 8005810:	60b9      	str	r1, [r7, #8]
 8005812:	603b      	str	r3, [r7, #0]
 8005814:	4613      	mov	r3, r2
 8005816:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005818:	88fb      	ldrh	r3, [r7, #6]
 800581a:	009b      	lsls	r3, r3, #2
 800581c:	4618      	mov	r0, r3
 800581e:	f001 fc4d 	bl	80070bc <pvPortMalloc>
 8005822:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005824:	697b      	ldr	r3, [r7, #20]
 8005826:	2b00      	cmp	r3, #0
 8005828:	d00e      	beq.n	8005848 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800582a:	205c      	movs	r0, #92	@ 0x5c
 800582c:	f001 fc46 	bl	80070bc <pvPortMalloc>
 8005830:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005832:	69fb      	ldr	r3, [r7, #28]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d003      	beq.n	8005840 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005838:	69fb      	ldr	r3, [r7, #28]
 800583a:	697a      	ldr	r2, [r7, #20]
 800583c:	631a      	str	r2, [r3, #48]	@ 0x30
 800583e:	e005      	b.n	800584c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005840:	6978      	ldr	r0, [r7, #20]
 8005842:	f001 fd09 	bl	8007258 <vPortFree>
 8005846:	e001      	b.n	800584c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005848:	2300      	movs	r3, #0
 800584a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800584c:	69fb      	ldr	r3, [r7, #28]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d017      	beq.n	8005882 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005852:	69fb      	ldr	r3, [r7, #28]
 8005854:	2200      	movs	r2, #0
 8005856:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800585a:	88fa      	ldrh	r2, [r7, #6]
 800585c:	2300      	movs	r3, #0
 800585e:	9303      	str	r3, [sp, #12]
 8005860:	69fb      	ldr	r3, [r7, #28]
 8005862:	9302      	str	r3, [sp, #8]
 8005864:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005866:	9301      	str	r3, [sp, #4]
 8005868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800586a:	9300      	str	r3, [sp, #0]
 800586c:	683b      	ldr	r3, [r7, #0]
 800586e:	68b9      	ldr	r1, [r7, #8]
 8005870:	68f8      	ldr	r0, [r7, #12]
 8005872:	f000 f80e 	bl	8005892 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005876:	69f8      	ldr	r0, [r7, #28]
 8005878:	f000 f89c 	bl	80059b4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800587c:	2301      	movs	r3, #1
 800587e:	61bb      	str	r3, [r7, #24]
 8005880:	e002      	b.n	8005888 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005882:	f04f 33ff 	mov.w	r3, #4294967295
 8005886:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005888:	69bb      	ldr	r3, [r7, #24]
	}
 800588a:	4618      	mov	r0, r3
 800588c:	3720      	adds	r7, #32
 800588e:	46bd      	mov	sp, r7
 8005890:	bd80      	pop	{r7, pc}

08005892 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005892:	b580      	push	{r7, lr}
 8005894:	b088      	sub	sp, #32
 8005896:	af00      	add	r7, sp, #0
 8005898:	60f8      	str	r0, [r7, #12]
 800589a:	60b9      	str	r1, [r7, #8]
 800589c:	607a      	str	r2, [r7, #4]
 800589e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80058a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058a2:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	009b      	lsls	r3, r3, #2
 80058a8:	461a      	mov	r2, r3
 80058aa:	21a5      	movs	r1, #165	@ 0xa5
 80058ac:	f001 fdf4 	bl	8007498 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80058b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058b2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80058ba:	3b01      	subs	r3, #1
 80058bc:	009b      	lsls	r3, r3, #2
 80058be:	4413      	add	r3, r2
 80058c0:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80058c2:	69bb      	ldr	r3, [r7, #24]
 80058c4:	f023 0307 	bic.w	r3, r3, #7
 80058c8:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80058ca:	69bb      	ldr	r3, [r7, #24]
 80058cc:	f003 0307 	and.w	r3, r3, #7
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d00b      	beq.n	80058ec <prvInitialiseNewTask+0x5a>
	__asm volatile
 80058d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058d8:	f383 8811 	msr	BASEPRI, r3
 80058dc:	f3bf 8f6f 	isb	sy
 80058e0:	f3bf 8f4f 	dsb	sy
 80058e4:	617b      	str	r3, [r7, #20]
}
 80058e6:	bf00      	nop
 80058e8:	bf00      	nop
 80058ea:	e7fd      	b.n	80058e8 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80058ec:	68bb      	ldr	r3, [r7, #8]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d01f      	beq.n	8005932 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80058f2:	2300      	movs	r3, #0
 80058f4:	61fb      	str	r3, [r7, #28]
 80058f6:	e012      	b.n	800591e <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80058f8:	68ba      	ldr	r2, [r7, #8]
 80058fa:	69fb      	ldr	r3, [r7, #28]
 80058fc:	4413      	add	r3, r2
 80058fe:	7819      	ldrb	r1, [r3, #0]
 8005900:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005902:	69fb      	ldr	r3, [r7, #28]
 8005904:	4413      	add	r3, r2
 8005906:	3334      	adds	r3, #52	@ 0x34
 8005908:	460a      	mov	r2, r1
 800590a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800590c:	68ba      	ldr	r2, [r7, #8]
 800590e:	69fb      	ldr	r3, [r7, #28]
 8005910:	4413      	add	r3, r2
 8005912:	781b      	ldrb	r3, [r3, #0]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d006      	beq.n	8005926 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005918:	69fb      	ldr	r3, [r7, #28]
 800591a:	3301      	adds	r3, #1
 800591c:	61fb      	str	r3, [r7, #28]
 800591e:	69fb      	ldr	r3, [r7, #28]
 8005920:	2b0f      	cmp	r3, #15
 8005922:	d9e9      	bls.n	80058f8 <prvInitialiseNewTask+0x66>
 8005924:	e000      	b.n	8005928 <prvInitialiseNewTask+0x96>
			{
				break;
 8005926:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005928:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800592a:	2200      	movs	r2, #0
 800592c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005930:	e003      	b.n	800593a <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005934:	2200      	movs	r2, #0
 8005936:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800593a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800593c:	2b37      	cmp	r3, #55	@ 0x37
 800593e:	d901      	bls.n	8005944 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005940:	2337      	movs	r3, #55	@ 0x37
 8005942:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005944:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005946:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005948:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800594a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800594c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800594e:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005950:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005952:	2200      	movs	r2, #0
 8005954:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005956:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005958:	3304      	adds	r3, #4
 800595a:	4618      	mov	r0, r3
 800595c:	f7ff f8a8 	bl	8004ab0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005962:	3318      	adds	r3, #24
 8005964:	4618      	mov	r0, r3
 8005966:	f7ff f8a3 	bl	8004ab0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800596a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800596c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800596e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005970:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005972:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005978:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800597a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800597c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800597e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005980:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005982:	2200      	movs	r2, #0
 8005984:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005986:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005988:	2200      	movs	r2, #0
 800598a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800598e:	683a      	ldr	r2, [r7, #0]
 8005990:	68f9      	ldr	r1, [r7, #12]
 8005992:	69b8      	ldr	r0, [r7, #24]
 8005994:	f001 f93e 	bl	8006c14 <pxPortInitialiseStack>
 8005998:	4602      	mov	r2, r0
 800599a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800599c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800599e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d002      	beq.n	80059aa <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80059a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80059a8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80059aa:	bf00      	nop
 80059ac:	3720      	adds	r7, #32
 80059ae:	46bd      	mov	sp, r7
 80059b0:	bd80      	pop	{r7, pc}
	...

080059b4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80059b4:	b580      	push	{r7, lr}
 80059b6:	b082      	sub	sp, #8
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80059bc:	f001 fa5c 	bl	8006e78 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80059c0:	4b2d      	ldr	r3, [pc, #180]	@ (8005a78 <prvAddNewTaskToReadyList+0xc4>)
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	3301      	adds	r3, #1
 80059c6:	4a2c      	ldr	r2, [pc, #176]	@ (8005a78 <prvAddNewTaskToReadyList+0xc4>)
 80059c8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80059ca:	4b2c      	ldr	r3, [pc, #176]	@ (8005a7c <prvAddNewTaskToReadyList+0xc8>)
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d109      	bne.n	80059e6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80059d2:	4a2a      	ldr	r2, [pc, #168]	@ (8005a7c <prvAddNewTaskToReadyList+0xc8>)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80059d8:	4b27      	ldr	r3, [pc, #156]	@ (8005a78 <prvAddNewTaskToReadyList+0xc4>)
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	2b01      	cmp	r3, #1
 80059de:	d110      	bne.n	8005a02 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80059e0:	f000 fc1e 	bl	8006220 <prvInitialiseTaskLists>
 80059e4:	e00d      	b.n	8005a02 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80059e6:	4b26      	ldr	r3, [pc, #152]	@ (8005a80 <prvAddNewTaskToReadyList+0xcc>)
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d109      	bne.n	8005a02 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80059ee:	4b23      	ldr	r3, [pc, #140]	@ (8005a7c <prvAddNewTaskToReadyList+0xc8>)
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059f8:	429a      	cmp	r2, r3
 80059fa:	d802      	bhi.n	8005a02 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80059fc:	4a1f      	ldr	r2, [pc, #124]	@ (8005a7c <prvAddNewTaskToReadyList+0xc8>)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005a02:	4b20      	ldr	r3, [pc, #128]	@ (8005a84 <prvAddNewTaskToReadyList+0xd0>)
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	3301      	adds	r3, #1
 8005a08:	4a1e      	ldr	r2, [pc, #120]	@ (8005a84 <prvAddNewTaskToReadyList+0xd0>)
 8005a0a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005a0c:	4b1d      	ldr	r3, [pc, #116]	@ (8005a84 <prvAddNewTaskToReadyList+0xd0>)
 8005a0e:	681a      	ldr	r2, [r3, #0]
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a18:	4b1b      	ldr	r3, [pc, #108]	@ (8005a88 <prvAddNewTaskToReadyList+0xd4>)
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	429a      	cmp	r2, r3
 8005a1e:	d903      	bls.n	8005a28 <prvAddNewTaskToReadyList+0x74>
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a24:	4a18      	ldr	r2, [pc, #96]	@ (8005a88 <prvAddNewTaskToReadyList+0xd4>)
 8005a26:	6013      	str	r3, [r2, #0]
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a2c:	4613      	mov	r3, r2
 8005a2e:	009b      	lsls	r3, r3, #2
 8005a30:	4413      	add	r3, r2
 8005a32:	009b      	lsls	r3, r3, #2
 8005a34:	4a15      	ldr	r2, [pc, #84]	@ (8005a8c <prvAddNewTaskToReadyList+0xd8>)
 8005a36:	441a      	add	r2, r3
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	3304      	adds	r3, #4
 8005a3c:	4619      	mov	r1, r3
 8005a3e:	4610      	mov	r0, r2
 8005a40:	f7ff f843 	bl	8004aca <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005a44:	f001 fa4a 	bl	8006edc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005a48:	4b0d      	ldr	r3, [pc, #52]	@ (8005a80 <prvAddNewTaskToReadyList+0xcc>)
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d00e      	beq.n	8005a6e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005a50:	4b0a      	ldr	r3, [pc, #40]	@ (8005a7c <prvAddNewTaskToReadyList+0xc8>)
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a5a:	429a      	cmp	r2, r3
 8005a5c:	d207      	bcs.n	8005a6e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005a5e:	4b0c      	ldr	r3, [pc, #48]	@ (8005a90 <prvAddNewTaskToReadyList+0xdc>)
 8005a60:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a64:	601a      	str	r2, [r3, #0]
 8005a66:	f3bf 8f4f 	dsb	sy
 8005a6a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005a6e:	bf00      	nop
 8005a70:	3708      	adds	r7, #8
 8005a72:	46bd      	mov	sp, r7
 8005a74:	bd80      	pop	{r7, pc}
 8005a76:	bf00      	nop
 8005a78:	200013c8 	.word	0x200013c8
 8005a7c:	20000ef4 	.word	0x20000ef4
 8005a80:	200013d4 	.word	0x200013d4
 8005a84:	200013e4 	.word	0x200013e4
 8005a88:	200013d0 	.word	0x200013d0
 8005a8c:	20000ef8 	.word	0x20000ef8
 8005a90:	e000ed04 	.word	0xe000ed04

08005a94 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005a94:	b580      	push	{r7, lr}
 8005a96:	b084      	sub	sp, #16
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d018      	beq.n	8005ad8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005aa6:	4b14      	ldr	r3, [pc, #80]	@ (8005af8 <vTaskDelay+0x64>)
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d00b      	beq.n	8005ac6 <vTaskDelay+0x32>
	__asm volatile
 8005aae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ab2:	f383 8811 	msr	BASEPRI, r3
 8005ab6:	f3bf 8f6f 	isb	sy
 8005aba:	f3bf 8f4f 	dsb	sy
 8005abe:	60bb      	str	r3, [r7, #8]
}
 8005ac0:	bf00      	nop
 8005ac2:	bf00      	nop
 8005ac4:	e7fd      	b.n	8005ac2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005ac6:	f000 f883 	bl	8005bd0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005aca:	2100      	movs	r1, #0
 8005acc:	6878      	ldr	r0, [r7, #4]
 8005ace:	f000 fcf3 	bl	80064b8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005ad2:	f000 f88b 	bl	8005bec <xTaskResumeAll>
 8005ad6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d107      	bne.n	8005aee <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005ade:	4b07      	ldr	r3, [pc, #28]	@ (8005afc <vTaskDelay+0x68>)
 8005ae0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ae4:	601a      	str	r2, [r3, #0]
 8005ae6:	f3bf 8f4f 	dsb	sy
 8005aea:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005aee:	bf00      	nop
 8005af0:	3710      	adds	r7, #16
 8005af2:	46bd      	mov	sp, r7
 8005af4:	bd80      	pop	{r7, pc}
 8005af6:	bf00      	nop
 8005af8:	200013f0 	.word	0x200013f0
 8005afc:	e000ed04 	.word	0xe000ed04

08005b00 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b08a      	sub	sp, #40	@ 0x28
 8005b04:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005b06:	2300      	movs	r3, #0
 8005b08:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005b0e:	463a      	mov	r2, r7
 8005b10:	1d39      	adds	r1, r7, #4
 8005b12:	f107 0308 	add.w	r3, r7, #8
 8005b16:	4618      	mov	r0, r3
 8005b18:	f7fe ff76 	bl	8004a08 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005b1c:	6839      	ldr	r1, [r7, #0]
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	68ba      	ldr	r2, [r7, #8]
 8005b22:	9202      	str	r2, [sp, #8]
 8005b24:	9301      	str	r3, [sp, #4]
 8005b26:	2300      	movs	r3, #0
 8005b28:	9300      	str	r3, [sp, #0]
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	460a      	mov	r2, r1
 8005b2e:	4922      	ldr	r1, [pc, #136]	@ (8005bb8 <vTaskStartScheduler+0xb8>)
 8005b30:	4822      	ldr	r0, [pc, #136]	@ (8005bbc <vTaskStartScheduler+0xbc>)
 8005b32:	f7ff fe09 	bl	8005748 <xTaskCreateStatic>
 8005b36:	4603      	mov	r3, r0
 8005b38:	4a21      	ldr	r2, [pc, #132]	@ (8005bc0 <vTaskStartScheduler+0xc0>)
 8005b3a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005b3c:	4b20      	ldr	r3, [pc, #128]	@ (8005bc0 <vTaskStartScheduler+0xc0>)
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d002      	beq.n	8005b4a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005b44:	2301      	movs	r3, #1
 8005b46:	617b      	str	r3, [r7, #20]
 8005b48:	e001      	b.n	8005b4e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005b4e:	697b      	ldr	r3, [r7, #20]
 8005b50:	2b01      	cmp	r3, #1
 8005b52:	d102      	bne.n	8005b5a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005b54:	f000 fd04 	bl	8006560 <xTimerCreateTimerTask>
 8005b58:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005b5a:	697b      	ldr	r3, [r7, #20]
 8005b5c:	2b01      	cmp	r3, #1
 8005b5e:	d116      	bne.n	8005b8e <vTaskStartScheduler+0x8e>
	__asm volatile
 8005b60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b64:	f383 8811 	msr	BASEPRI, r3
 8005b68:	f3bf 8f6f 	isb	sy
 8005b6c:	f3bf 8f4f 	dsb	sy
 8005b70:	613b      	str	r3, [r7, #16]
}
 8005b72:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005b74:	4b13      	ldr	r3, [pc, #76]	@ (8005bc4 <vTaskStartScheduler+0xc4>)
 8005b76:	f04f 32ff 	mov.w	r2, #4294967295
 8005b7a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005b7c:	4b12      	ldr	r3, [pc, #72]	@ (8005bc8 <vTaskStartScheduler+0xc8>)
 8005b7e:	2201      	movs	r2, #1
 8005b80:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005b82:	4b12      	ldr	r3, [pc, #72]	@ (8005bcc <vTaskStartScheduler+0xcc>)
 8005b84:	2200      	movs	r2, #0
 8005b86:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005b88:	f001 f8d2 	bl	8006d30 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005b8c:	e00f      	b.n	8005bae <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005b8e:	697b      	ldr	r3, [r7, #20]
 8005b90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b94:	d10b      	bne.n	8005bae <vTaskStartScheduler+0xae>
	__asm volatile
 8005b96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b9a:	f383 8811 	msr	BASEPRI, r3
 8005b9e:	f3bf 8f6f 	isb	sy
 8005ba2:	f3bf 8f4f 	dsb	sy
 8005ba6:	60fb      	str	r3, [r7, #12]
}
 8005ba8:	bf00      	nop
 8005baa:	bf00      	nop
 8005bac:	e7fd      	b.n	8005baa <vTaskStartScheduler+0xaa>
}
 8005bae:	bf00      	nop
 8005bb0:	3718      	adds	r7, #24
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	bd80      	pop	{r7, pc}
 8005bb6:	bf00      	nop
 8005bb8:	080075bc 	.word	0x080075bc
 8005bbc:	080061f1 	.word	0x080061f1
 8005bc0:	200013ec 	.word	0x200013ec
 8005bc4:	200013e8 	.word	0x200013e8
 8005bc8:	200013d4 	.word	0x200013d4
 8005bcc:	200013cc 	.word	0x200013cc

08005bd0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005bd0:	b480      	push	{r7}
 8005bd2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005bd4:	4b04      	ldr	r3, [pc, #16]	@ (8005be8 <vTaskSuspendAll+0x18>)
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	3301      	adds	r3, #1
 8005bda:	4a03      	ldr	r2, [pc, #12]	@ (8005be8 <vTaskSuspendAll+0x18>)
 8005bdc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005bde:	bf00      	nop
 8005be0:	46bd      	mov	sp, r7
 8005be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be6:	4770      	bx	lr
 8005be8:	200013f0 	.word	0x200013f0

08005bec <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b084      	sub	sp, #16
 8005bf0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005bfa:	4b42      	ldr	r3, [pc, #264]	@ (8005d04 <xTaskResumeAll+0x118>)
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d10b      	bne.n	8005c1a <xTaskResumeAll+0x2e>
	__asm volatile
 8005c02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c06:	f383 8811 	msr	BASEPRI, r3
 8005c0a:	f3bf 8f6f 	isb	sy
 8005c0e:	f3bf 8f4f 	dsb	sy
 8005c12:	603b      	str	r3, [r7, #0]
}
 8005c14:	bf00      	nop
 8005c16:	bf00      	nop
 8005c18:	e7fd      	b.n	8005c16 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005c1a:	f001 f92d 	bl	8006e78 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005c1e:	4b39      	ldr	r3, [pc, #228]	@ (8005d04 <xTaskResumeAll+0x118>)
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	3b01      	subs	r3, #1
 8005c24:	4a37      	ldr	r2, [pc, #220]	@ (8005d04 <xTaskResumeAll+0x118>)
 8005c26:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005c28:	4b36      	ldr	r3, [pc, #216]	@ (8005d04 <xTaskResumeAll+0x118>)
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d162      	bne.n	8005cf6 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005c30:	4b35      	ldr	r3, [pc, #212]	@ (8005d08 <xTaskResumeAll+0x11c>)
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d05e      	beq.n	8005cf6 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005c38:	e02f      	b.n	8005c9a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c3a:	4b34      	ldr	r3, [pc, #208]	@ (8005d0c <xTaskResumeAll+0x120>)
 8005c3c:	68db      	ldr	r3, [r3, #12]
 8005c3e:	68db      	ldr	r3, [r3, #12]
 8005c40:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	3318      	adds	r3, #24
 8005c46:	4618      	mov	r0, r3
 8005c48:	f7fe ff9c 	bl	8004b84 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	3304      	adds	r3, #4
 8005c50:	4618      	mov	r0, r3
 8005c52:	f7fe ff97 	bl	8004b84 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c5a:	4b2d      	ldr	r3, [pc, #180]	@ (8005d10 <xTaskResumeAll+0x124>)
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	429a      	cmp	r2, r3
 8005c60:	d903      	bls.n	8005c6a <xTaskResumeAll+0x7e>
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c66:	4a2a      	ldr	r2, [pc, #168]	@ (8005d10 <xTaskResumeAll+0x124>)
 8005c68:	6013      	str	r3, [r2, #0]
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c6e:	4613      	mov	r3, r2
 8005c70:	009b      	lsls	r3, r3, #2
 8005c72:	4413      	add	r3, r2
 8005c74:	009b      	lsls	r3, r3, #2
 8005c76:	4a27      	ldr	r2, [pc, #156]	@ (8005d14 <xTaskResumeAll+0x128>)
 8005c78:	441a      	add	r2, r3
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	3304      	adds	r3, #4
 8005c7e:	4619      	mov	r1, r3
 8005c80:	4610      	mov	r0, r2
 8005c82:	f7fe ff22 	bl	8004aca <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c8a:	4b23      	ldr	r3, [pc, #140]	@ (8005d18 <xTaskResumeAll+0x12c>)
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c90:	429a      	cmp	r2, r3
 8005c92:	d302      	bcc.n	8005c9a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005c94:	4b21      	ldr	r3, [pc, #132]	@ (8005d1c <xTaskResumeAll+0x130>)
 8005c96:	2201      	movs	r2, #1
 8005c98:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005c9a:	4b1c      	ldr	r3, [pc, #112]	@ (8005d0c <xTaskResumeAll+0x120>)
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d1cb      	bne.n	8005c3a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d001      	beq.n	8005cac <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005ca8:	f000 fb58 	bl	800635c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005cac:	4b1c      	ldr	r3, [pc, #112]	@ (8005d20 <xTaskResumeAll+0x134>)
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d010      	beq.n	8005cda <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005cb8:	f000 f846 	bl	8005d48 <xTaskIncrementTick>
 8005cbc:	4603      	mov	r3, r0
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d002      	beq.n	8005cc8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8005cc2:	4b16      	ldr	r3, [pc, #88]	@ (8005d1c <xTaskResumeAll+0x130>)
 8005cc4:	2201      	movs	r2, #1
 8005cc6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	3b01      	subs	r3, #1
 8005ccc:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d1f1      	bne.n	8005cb8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8005cd4:	4b12      	ldr	r3, [pc, #72]	@ (8005d20 <xTaskResumeAll+0x134>)
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005cda:	4b10      	ldr	r3, [pc, #64]	@ (8005d1c <xTaskResumeAll+0x130>)
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d009      	beq.n	8005cf6 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005ce6:	4b0f      	ldr	r3, [pc, #60]	@ (8005d24 <xTaskResumeAll+0x138>)
 8005ce8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005cec:	601a      	str	r2, [r3, #0]
 8005cee:	f3bf 8f4f 	dsb	sy
 8005cf2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005cf6:	f001 f8f1 	bl	8006edc <vPortExitCritical>

	return xAlreadyYielded;
 8005cfa:	68bb      	ldr	r3, [r7, #8]
}
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	3710      	adds	r7, #16
 8005d00:	46bd      	mov	sp, r7
 8005d02:	bd80      	pop	{r7, pc}
 8005d04:	200013f0 	.word	0x200013f0
 8005d08:	200013c8 	.word	0x200013c8
 8005d0c:	20001388 	.word	0x20001388
 8005d10:	200013d0 	.word	0x200013d0
 8005d14:	20000ef8 	.word	0x20000ef8
 8005d18:	20000ef4 	.word	0x20000ef4
 8005d1c:	200013dc 	.word	0x200013dc
 8005d20:	200013d8 	.word	0x200013d8
 8005d24:	e000ed04 	.word	0xe000ed04

08005d28 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005d28:	b480      	push	{r7}
 8005d2a:	b083      	sub	sp, #12
 8005d2c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005d2e:	4b05      	ldr	r3, [pc, #20]	@ (8005d44 <xTaskGetTickCount+0x1c>)
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005d34:	687b      	ldr	r3, [r7, #4]
}
 8005d36:	4618      	mov	r0, r3
 8005d38:	370c      	adds	r7, #12
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d40:	4770      	bx	lr
 8005d42:	bf00      	nop
 8005d44:	200013cc 	.word	0x200013cc

08005d48 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	b086      	sub	sp, #24
 8005d4c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005d4e:	2300      	movs	r3, #0
 8005d50:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005d52:	4b4f      	ldr	r3, [pc, #316]	@ (8005e90 <xTaskIncrementTick+0x148>)
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	f040 8090 	bne.w	8005e7c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005d5c:	4b4d      	ldr	r3, [pc, #308]	@ (8005e94 <xTaskIncrementTick+0x14c>)
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	3301      	adds	r3, #1
 8005d62:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005d64:	4a4b      	ldr	r2, [pc, #300]	@ (8005e94 <xTaskIncrementTick+0x14c>)
 8005d66:	693b      	ldr	r3, [r7, #16]
 8005d68:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005d6a:	693b      	ldr	r3, [r7, #16]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d121      	bne.n	8005db4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005d70:	4b49      	ldr	r3, [pc, #292]	@ (8005e98 <xTaskIncrementTick+0x150>)
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d00b      	beq.n	8005d92 <xTaskIncrementTick+0x4a>
	__asm volatile
 8005d7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d7e:	f383 8811 	msr	BASEPRI, r3
 8005d82:	f3bf 8f6f 	isb	sy
 8005d86:	f3bf 8f4f 	dsb	sy
 8005d8a:	603b      	str	r3, [r7, #0]
}
 8005d8c:	bf00      	nop
 8005d8e:	bf00      	nop
 8005d90:	e7fd      	b.n	8005d8e <xTaskIncrementTick+0x46>
 8005d92:	4b41      	ldr	r3, [pc, #260]	@ (8005e98 <xTaskIncrementTick+0x150>)
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	60fb      	str	r3, [r7, #12]
 8005d98:	4b40      	ldr	r3, [pc, #256]	@ (8005e9c <xTaskIncrementTick+0x154>)
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	4a3e      	ldr	r2, [pc, #248]	@ (8005e98 <xTaskIncrementTick+0x150>)
 8005d9e:	6013      	str	r3, [r2, #0]
 8005da0:	4a3e      	ldr	r2, [pc, #248]	@ (8005e9c <xTaskIncrementTick+0x154>)
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	6013      	str	r3, [r2, #0]
 8005da6:	4b3e      	ldr	r3, [pc, #248]	@ (8005ea0 <xTaskIncrementTick+0x158>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	3301      	adds	r3, #1
 8005dac:	4a3c      	ldr	r2, [pc, #240]	@ (8005ea0 <xTaskIncrementTick+0x158>)
 8005dae:	6013      	str	r3, [r2, #0]
 8005db0:	f000 fad4 	bl	800635c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005db4:	4b3b      	ldr	r3, [pc, #236]	@ (8005ea4 <xTaskIncrementTick+0x15c>)
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	693a      	ldr	r2, [r7, #16]
 8005dba:	429a      	cmp	r2, r3
 8005dbc:	d349      	bcc.n	8005e52 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005dbe:	4b36      	ldr	r3, [pc, #216]	@ (8005e98 <xTaskIncrementTick+0x150>)
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d104      	bne.n	8005dd2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005dc8:	4b36      	ldr	r3, [pc, #216]	@ (8005ea4 <xTaskIncrementTick+0x15c>)
 8005dca:	f04f 32ff 	mov.w	r2, #4294967295
 8005dce:	601a      	str	r2, [r3, #0]
					break;
 8005dd0:	e03f      	b.n	8005e52 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005dd2:	4b31      	ldr	r3, [pc, #196]	@ (8005e98 <xTaskIncrementTick+0x150>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	68db      	ldr	r3, [r3, #12]
 8005dd8:	68db      	ldr	r3, [r3, #12]
 8005dda:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005ddc:	68bb      	ldr	r3, [r7, #8]
 8005dde:	685b      	ldr	r3, [r3, #4]
 8005de0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005de2:	693a      	ldr	r2, [r7, #16]
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	429a      	cmp	r2, r3
 8005de8:	d203      	bcs.n	8005df2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005dea:	4a2e      	ldr	r2, [pc, #184]	@ (8005ea4 <xTaskIncrementTick+0x15c>)
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005df0:	e02f      	b.n	8005e52 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005df2:	68bb      	ldr	r3, [r7, #8]
 8005df4:	3304      	adds	r3, #4
 8005df6:	4618      	mov	r0, r3
 8005df8:	f7fe fec4 	bl	8004b84 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005dfc:	68bb      	ldr	r3, [r7, #8]
 8005dfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d004      	beq.n	8005e0e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005e04:	68bb      	ldr	r3, [r7, #8]
 8005e06:	3318      	adds	r3, #24
 8005e08:	4618      	mov	r0, r3
 8005e0a:	f7fe febb 	bl	8004b84 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005e0e:	68bb      	ldr	r3, [r7, #8]
 8005e10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e12:	4b25      	ldr	r3, [pc, #148]	@ (8005ea8 <xTaskIncrementTick+0x160>)
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	429a      	cmp	r2, r3
 8005e18:	d903      	bls.n	8005e22 <xTaskIncrementTick+0xda>
 8005e1a:	68bb      	ldr	r3, [r7, #8]
 8005e1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e1e:	4a22      	ldr	r2, [pc, #136]	@ (8005ea8 <xTaskIncrementTick+0x160>)
 8005e20:	6013      	str	r3, [r2, #0]
 8005e22:	68bb      	ldr	r3, [r7, #8]
 8005e24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e26:	4613      	mov	r3, r2
 8005e28:	009b      	lsls	r3, r3, #2
 8005e2a:	4413      	add	r3, r2
 8005e2c:	009b      	lsls	r3, r3, #2
 8005e2e:	4a1f      	ldr	r2, [pc, #124]	@ (8005eac <xTaskIncrementTick+0x164>)
 8005e30:	441a      	add	r2, r3
 8005e32:	68bb      	ldr	r3, [r7, #8]
 8005e34:	3304      	adds	r3, #4
 8005e36:	4619      	mov	r1, r3
 8005e38:	4610      	mov	r0, r2
 8005e3a:	f7fe fe46 	bl	8004aca <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005e3e:	68bb      	ldr	r3, [r7, #8]
 8005e40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e42:	4b1b      	ldr	r3, [pc, #108]	@ (8005eb0 <xTaskIncrementTick+0x168>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e48:	429a      	cmp	r2, r3
 8005e4a:	d3b8      	bcc.n	8005dbe <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005e4c:	2301      	movs	r3, #1
 8005e4e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005e50:	e7b5      	b.n	8005dbe <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005e52:	4b17      	ldr	r3, [pc, #92]	@ (8005eb0 <xTaskIncrementTick+0x168>)
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e58:	4914      	ldr	r1, [pc, #80]	@ (8005eac <xTaskIncrementTick+0x164>)
 8005e5a:	4613      	mov	r3, r2
 8005e5c:	009b      	lsls	r3, r3, #2
 8005e5e:	4413      	add	r3, r2
 8005e60:	009b      	lsls	r3, r3, #2
 8005e62:	440b      	add	r3, r1
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	2b01      	cmp	r3, #1
 8005e68:	d901      	bls.n	8005e6e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8005e6a:	2301      	movs	r3, #1
 8005e6c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005e6e:	4b11      	ldr	r3, [pc, #68]	@ (8005eb4 <xTaskIncrementTick+0x16c>)
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d007      	beq.n	8005e86 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8005e76:	2301      	movs	r3, #1
 8005e78:	617b      	str	r3, [r7, #20]
 8005e7a:	e004      	b.n	8005e86 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005e7c:	4b0e      	ldr	r3, [pc, #56]	@ (8005eb8 <xTaskIncrementTick+0x170>)
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	3301      	adds	r3, #1
 8005e82:	4a0d      	ldr	r2, [pc, #52]	@ (8005eb8 <xTaskIncrementTick+0x170>)
 8005e84:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005e86:	697b      	ldr	r3, [r7, #20]
}
 8005e88:	4618      	mov	r0, r3
 8005e8a:	3718      	adds	r7, #24
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	bd80      	pop	{r7, pc}
 8005e90:	200013f0 	.word	0x200013f0
 8005e94:	200013cc 	.word	0x200013cc
 8005e98:	20001380 	.word	0x20001380
 8005e9c:	20001384 	.word	0x20001384
 8005ea0:	200013e0 	.word	0x200013e0
 8005ea4:	200013e8 	.word	0x200013e8
 8005ea8:	200013d0 	.word	0x200013d0
 8005eac:	20000ef8 	.word	0x20000ef8
 8005eb0:	20000ef4 	.word	0x20000ef4
 8005eb4:	200013dc 	.word	0x200013dc
 8005eb8:	200013d8 	.word	0x200013d8

08005ebc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005ebc:	b480      	push	{r7}
 8005ebe:	b085      	sub	sp, #20
 8005ec0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005ec2:	4b28      	ldr	r3, [pc, #160]	@ (8005f64 <vTaskSwitchContext+0xa8>)
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d003      	beq.n	8005ed2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005eca:	4b27      	ldr	r3, [pc, #156]	@ (8005f68 <vTaskSwitchContext+0xac>)
 8005ecc:	2201      	movs	r2, #1
 8005ece:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005ed0:	e042      	b.n	8005f58 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8005ed2:	4b25      	ldr	r3, [pc, #148]	@ (8005f68 <vTaskSwitchContext+0xac>)
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ed8:	4b24      	ldr	r3, [pc, #144]	@ (8005f6c <vTaskSwitchContext+0xb0>)
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	60fb      	str	r3, [r7, #12]
 8005ede:	e011      	b.n	8005f04 <vTaskSwitchContext+0x48>
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d10b      	bne.n	8005efe <vTaskSwitchContext+0x42>
	__asm volatile
 8005ee6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005eea:	f383 8811 	msr	BASEPRI, r3
 8005eee:	f3bf 8f6f 	isb	sy
 8005ef2:	f3bf 8f4f 	dsb	sy
 8005ef6:	607b      	str	r3, [r7, #4]
}
 8005ef8:	bf00      	nop
 8005efa:	bf00      	nop
 8005efc:	e7fd      	b.n	8005efa <vTaskSwitchContext+0x3e>
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	3b01      	subs	r3, #1
 8005f02:	60fb      	str	r3, [r7, #12]
 8005f04:	491a      	ldr	r1, [pc, #104]	@ (8005f70 <vTaskSwitchContext+0xb4>)
 8005f06:	68fa      	ldr	r2, [r7, #12]
 8005f08:	4613      	mov	r3, r2
 8005f0a:	009b      	lsls	r3, r3, #2
 8005f0c:	4413      	add	r3, r2
 8005f0e:	009b      	lsls	r3, r3, #2
 8005f10:	440b      	add	r3, r1
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d0e3      	beq.n	8005ee0 <vTaskSwitchContext+0x24>
 8005f18:	68fa      	ldr	r2, [r7, #12]
 8005f1a:	4613      	mov	r3, r2
 8005f1c:	009b      	lsls	r3, r3, #2
 8005f1e:	4413      	add	r3, r2
 8005f20:	009b      	lsls	r3, r3, #2
 8005f22:	4a13      	ldr	r2, [pc, #76]	@ (8005f70 <vTaskSwitchContext+0xb4>)
 8005f24:	4413      	add	r3, r2
 8005f26:	60bb      	str	r3, [r7, #8]
 8005f28:	68bb      	ldr	r3, [r7, #8]
 8005f2a:	685b      	ldr	r3, [r3, #4]
 8005f2c:	685a      	ldr	r2, [r3, #4]
 8005f2e:	68bb      	ldr	r3, [r7, #8]
 8005f30:	605a      	str	r2, [r3, #4]
 8005f32:	68bb      	ldr	r3, [r7, #8]
 8005f34:	685a      	ldr	r2, [r3, #4]
 8005f36:	68bb      	ldr	r3, [r7, #8]
 8005f38:	3308      	adds	r3, #8
 8005f3a:	429a      	cmp	r2, r3
 8005f3c:	d104      	bne.n	8005f48 <vTaskSwitchContext+0x8c>
 8005f3e:	68bb      	ldr	r3, [r7, #8]
 8005f40:	685b      	ldr	r3, [r3, #4]
 8005f42:	685a      	ldr	r2, [r3, #4]
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	605a      	str	r2, [r3, #4]
 8005f48:	68bb      	ldr	r3, [r7, #8]
 8005f4a:	685b      	ldr	r3, [r3, #4]
 8005f4c:	68db      	ldr	r3, [r3, #12]
 8005f4e:	4a09      	ldr	r2, [pc, #36]	@ (8005f74 <vTaskSwitchContext+0xb8>)
 8005f50:	6013      	str	r3, [r2, #0]
 8005f52:	4a06      	ldr	r2, [pc, #24]	@ (8005f6c <vTaskSwitchContext+0xb0>)
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	6013      	str	r3, [r2, #0]
}
 8005f58:	bf00      	nop
 8005f5a:	3714      	adds	r7, #20
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f62:	4770      	bx	lr
 8005f64:	200013f0 	.word	0x200013f0
 8005f68:	200013dc 	.word	0x200013dc
 8005f6c:	200013d0 	.word	0x200013d0
 8005f70:	20000ef8 	.word	0x20000ef8
 8005f74:	20000ef4 	.word	0x20000ef4

08005f78 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b084      	sub	sp, #16
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
 8005f80:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d10b      	bne.n	8005fa0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005f88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f8c:	f383 8811 	msr	BASEPRI, r3
 8005f90:	f3bf 8f6f 	isb	sy
 8005f94:	f3bf 8f4f 	dsb	sy
 8005f98:	60fb      	str	r3, [r7, #12]
}
 8005f9a:	bf00      	nop
 8005f9c:	bf00      	nop
 8005f9e:	e7fd      	b.n	8005f9c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005fa0:	4b07      	ldr	r3, [pc, #28]	@ (8005fc0 <vTaskPlaceOnEventList+0x48>)
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	3318      	adds	r3, #24
 8005fa6:	4619      	mov	r1, r3
 8005fa8:	6878      	ldr	r0, [r7, #4]
 8005faa:	f7fe fdb2 	bl	8004b12 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005fae:	2101      	movs	r1, #1
 8005fb0:	6838      	ldr	r0, [r7, #0]
 8005fb2:	f000 fa81 	bl	80064b8 <prvAddCurrentTaskToDelayedList>
}
 8005fb6:	bf00      	nop
 8005fb8:	3710      	adds	r7, #16
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	bd80      	pop	{r7, pc}
 8005fbe:	bf00      	nop
 8005fc0:	20000ef4 	.word	0x20000ef4

08005fc4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	b086      	sub	sp, #24
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	60f8      	str	r0, [r7, #12]
 8005fcc:	60b9      	str	r1, [r7, #8]
 8005fce:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d10b      	bne.n	8005fee <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8005fd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fda:	f383 8811 	msr	BASEPRI, r3
 8005fde:	f3bf 8f6f 	isb	sy
 8005fe2:	f3bf 8f4f 	dsb	sy
 8005fe6:	617b      	str	r3, [r7, #20]
}
 8005fe8:	bf00      	nop
 8005fea:	bf00      	nop
 8005fec:	e7fd      	b.n	8005fea <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005fee:	4b0a      	ldr	r3, [pc, #40]	@ (8006018 <vTaskPlaceOnEventListRestricted+0x54>)
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	3318      	adds	r3, #24
 8005ff4:	4619      	mov	r1, r3
 8005ff6:	68f8      	ldr	r0, [r7, #12]
 8005ff8:	f7fe fd67 	bl	8004aca <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d002      	beq.n	8006008 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8006002:	f04f 33ff 	mov.w	r3, #4294967295
 8006006:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006008:	6879      	ldr	r1, [r7, #4]
 800600a:	68b8      	ldr	r0, [r7, #8]
 800600c:	f000 fa54 	bl	80064b8 <prvAddCurrentTaskToDelayedList>
	}
 8006010:	bf00      	nop
 8006012:	3718      	adds	r7, #24
 8006014:	46bd      	mov	sp, r7
 8006016:	bd80      	pop	{r7, pc}
 8006018:	20000ef4 	.word	0x20000ef4

0800601c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800601c:	b580      	push	{r7, lr}
 800601e:	b086      	sub	sp, #24
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	68db      	ldr	r3, [r3, #12]
 8006028:	68db      	ldr	r3, [r3, #12]
 800602a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800602c:	693b      	ldr	r3, [r7, #16]
 800602e:	2b00      	cmp	r3, #0
 8006030:	d10b      	bne.n	800604a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006032:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006036:	f383 8811 	msr	BASEPRI, r3
 800603a:	f3bf 8f6f 	isb	sy
 800603e:	f3bf 8f4f 	dsb	sy
 8006042:	60fb      	str	r3, [r7, #12]
}
 8006044:	bf00      	nop
 8006046:	bf00      	nop
 8006048:	e7fd      	b.n	8006046 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800604a:	693b      	ldr	r3, [r7, #16]
 800604c:	3318      	adds	r3, #24
 800604e:	4618      	mov	r0, r3
 8006050:	f7fe fd98 	bl	8004b84 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006054:	4b1d      	ldr	r3, [pc, #116]	@ (80060cc <xTaskRemoveFromEventList+0xb0>)
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	2b00      	cmp	r3, #0
 800605a:	d11d      	bne.n	8006098 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800605c:	693b      	ldr	r3, [r7, #16]
 800605e:	3304      	adds	r3, #4
 8006060:	4618      	mov	r0, r3
 8006062:	f7fe fd8f 	bl	8004b84 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006066:	693b      	ldr	r3, [r7, #16]
 8006068:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800606a:	4b19      	ldr	r3, [pc, #100]	@ (80060d0 <xTaskRemoveFromEventList+0xb4>)
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	429a      	cmp	r2, r3
 8006070:	d903      	bls.n	800607a <xTaskRemoveFromEventList+0x5e>
 8006072:	693b      	ldr	r3, [r7, #16]
 8006074:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006076:	4a16      	ldr	r2, [pc, #88]	@ (80060d0 <xTaskRemoveFromEventList+0xb4>)
 8006078:	6013      	str	r3, [r2, #0]
 800607a:	693b      	ldr	r3, [r7, #16]
 800607c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800607e:	4613      	mov	r3, r2
 8006080:	009b      	lsls	r3, r3, #2
 8006082:	4413      	add	r3, r2
 8006084:	009b      	lsls	r3, r3, #2
 8006086:	4a13      	ldr	r2, [pc, #76]	@ (80060d4 <xTaskRemoveFromEventList+0xb8>)
 8006088:	441a      	add	r2, r3
 800608a:	693b      	ldr	r3, [r7, #16]
 800608c:	3304      	adds	r3, #4
 800608e:	4619      	mov	r1, r3
 8006090:	4610      	mov	r0, r2
 8006092:	f7fe fd1a 	bl	8004aca <vListInsertEnd>
 8006096:	e005      	b.n	80060a4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006098:	693b      	ldr	r3, [r7, #16]
 800609a:	3318      	adds	r3, #24
 800609c:	4619      	mov	r1, r3
 800609e:	480e      	ldr	r0, [pc, #56]	@ (80060d8 <xTaskRemoveFromEventList+0xbc>)
 80060a0:	f7fe fd13 	bl	8004aca <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80060a4:	693b      	ldr	r3, [r7, #16]
 80060a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060a8:	4b0c      	ldr	r3, [pc, #48]	@ (80060dc <xTaskRemoveFromEventList+0xc0>)
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060ae:	429a      	cmp	r2, r3
 80060b0:	d905      	bls.n	80060be <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80060b2:	2301      	movs	r3, #1
 80060b4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80060b6:	4b0a      	ldr	r3, [pc, #40]	@ (80060e0 <xTaskRemoveFromEventList+0xc4>)
 80060b8:	2201      	movs	r2, #1
 80060ba:	601a      	str	r2, [r3, #0]
 80060bc:	e001      	b.n	80060c2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80060be:	2300      	movs	r3, #0
 80060c0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80060c2:	697b      	ldr	r3, [r7, #20]
}
 80060c4:	4618      	mov	r0, r3
 80060c6:	3718      	adds	r7, #24
 80060c8:	46bd      	mov	sp, r7
 80060ca:	bd80      	pop	{r7, pc}
 80060cc:	200013f0 	.word	0x200013f0
 80060d0:	200013d0 	.word	0x200013d0
 80060d4:	20000ef8 	.word	0x20000ef8
 80060d8:	20001388 	.word	0x20001388
 80060dc:	20000ef4 	.word	0x20000ef4
 80060e0:	200013dc 	.word	0x200013dc

080060e4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80060e4:	b480      	push	{r7}
 80060e6:	b083      	sub	sp, #12
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80060ec:	4b06      	ldr	r3, [pc, #24]	@ (8006108 <vTaskInternalSetTimeOutState+0x24>)
 80060ee:	681a      	ldr	r2, [r3, #0]
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80060f4:	4b05      	ldr	r3, [pc, #20]	@ (800610c <vTaskInternalSetTimeOutState+0x28>)
 80060f6:	681a      	ldr	r2, [r3, #0]
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	605a      	str	r2, [r3, #4]
}
 80060fc:	bf00      	nop
 80060fe:	370c      	adds	r7, #12
 8006100:	46bd      	mov	sp, r7
 8006102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006106:	4770      	bx	lr
 8006108:	200013e0 	.word	0x200013e0
 800610c:	200013cc 	.word	0x200013cc

08006110 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006110:	b580      	push	{r7, lr}
 8006112:	b088      	sub	sp, #32
 8006114:	af00      	add	r7, sp, #0
 8006116:	6078      	str	r0, [r7, #4]
 8006118:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2b00      	cmp	r3, #0
 800611e:	d10b      	bne.n	8006138 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006120:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006124:	f383 8811 	msr	BASEPRI, r3
 8006128:	f3bf 8f6f 	isb	sy
 800612c:	f3bf 8f4f 	dsb	sy
 8006130:	613b      	str	r3, [r7, #16]
}
 8006132:	bf00      	nop
 8006134:	bf00      	nop
 8006136:	e7fd      	b.n	8006134 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006138:	683b      	ldr	r3, [r7, #0]
 800613a:	2b00      	cmp	r3, #0
 800613c:	d10b      	bne.n	8006156 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800613e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006142:	f383 8811 	msr	BASEPRI, r3
 8006146:	f3bf 8f6f 	isb	sy
 800614a:	f3bf 8f4f 	dsb	sy
 800614e:	60fb      	str	r3, [r7, #12]
}
 8006150:	bf00      	nop
 8006152:	bf00      	nop
 8006154:	e7fd      	b.n	8006152 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006156:	f000 fe8f 	bl	8006e78 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800615a:	4b1d      	ldr	r3, [pc, #116]	@ (80061d0 <xTaskCheckForTimeOut+0xc0>)
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	685b      	ldr	r3, [r3, #4]
 8006164:	69ba      	ldr	r2, [r7, #24]
 8006166:	1ad3      	subs	r3, r2, r3
 8006168:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006172:	d102      	bne.n	800617a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006174:	2300      	movs	r3, #0
 8006176:	61fb      	str	r3, [r7, #28]
 8006178:	e023      	b.n	80061c2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681a      	ldr	r2, [r3, #0]
 800617e:	4b15      	ldr	r3, [pc, #84]	@ (80061d4 <xTaskCheckForTimeOut+0xc4>)
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	429a      	cmp	r2, r3
 8006184:	d007      	beq.n	8006196 <xTaskCheckForTimeOut+0x86>
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	685b      	ldr	r3, [r3, #4]
 800618a:	69ba      	ldr	r2, [r7, #24]
 800618c:	429a      	cmp	r2, r3
 800618e:	d302      	bcc.n	8006196 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006190:	2301      	movs	r3, #1
 8006192:	61fb      	str	r3, [r7, #28]
 8006194:	e015      	b.n	80061c2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	697a      	ldr	r2, [r7, #20]
 800619c:	429a      	cmp	r2, r3
 800619e:	d20b      	bcs.n	80061b8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	681a      	ldr	r2, [r3, #0]
 80061a4:	697b      	ldr	r3, [r7, #20]
 80061a6:	1ad2      	subs	r2, r2, r3
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80061ac:	6878      	ldr	r0, [r7, #4]
 80061ae:	f7ff ff99 	bl	80060e4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80061b2:	2300      	movs	r3, #0
 80061b4:	61fb      	str	r3, [r7, #28]
 80061b6:	e004      	b.n	80061c2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80061b8:	683b      	ldr	r3, [r7, #0]
 80061ba:	2200      	movs	r2, #0
 80061bc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80061be:	2301      	movs	r3, #1
 80061c0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80061c2:	f000 fe8b 	bl	8006edc <vPortExitCritical>

	return xReturn;
 80061c6:	69fb      	ldr	r3, [r7, #28]
}
 80061c8:	4618      	mov	r0, r3
 80061ca:	3720      	adds	r7, #32
 80061cc:	46bd      	mov	sp, r7
 80061ce:	bd80      	pop	{r7, pc}
 80061d0:	200013cc 	.word	0x200013cc
 80061d4:	200013e0 	.word	0x200013e0

080061d8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80061d8:	b480      	push	{r7}
 80061da:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80061dc:	4b03      	ldr	r3, [pc, #12]	@ (80061ec <vTaskMissedYield+0x14>)
 80061de:	2201      	movs	r2, #1
 80061e0:	601a      	str	r2, [r3, #0]
}
 80061e2:	bf00      	nop
 80061e4:	46bd      	mov	sp, r7
 80061e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ea:	4770      	bx	lr
 80061ec:	200013dc 	.word	0x200013dc

080061f0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80061f0:	b580      	push	{r7, lr}
 80061f2:	b082      	sub	sp, #8
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80061f8:	f000 f852 	bl	80062a0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80061fc:	4b06      	ldr	r3, [pc, #24]	@ (8006218 <prvIdleTask+0x28>)
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	2b01      	cmp	r3, #1
 8006202:	d9f9      	bls.n	80061f8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006204:	4b05      	ldr	r3, [pc, #20]	@ (800621c <prvIdleTask+0x2c>)
 8006206:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800620a:	601a      	str	r2, [r3, #0]
 800620c:	f3bf 8f4f 	dsb	sy
 8006210:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006214:	e7f0      	b.n	80061f8 <prvIdleTask+0x8>
 8006216:	bf00      	nop
 8006218:	20000ef8 	.word	0x20000ef8
 800621c:	e000ed04 	.word	0xe000ed04

08006220 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006220:	b580      	push	{r7, lr}
 8006222:	b082      	sub	sp, #8
 8006224:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006226:	2300      	movs	r3, #0
 8006228:	607b      	str	r3, [r7, #4]
 800622a:	e00c      	b.n	8006246 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800622c:	687a      	ldr	r2, [r7, #4]
 800622e:	4613      	mov	r3, r2
 8006230:	009b      	lsls	r3, r3, #2
 8006232:	4413      	add	r3, r2
 8006234:	009b      	lsls	r3, r3, #2
 8006236:	4a12      	ldr	r2, [pc, #72]	@ (8006280 <prvInitialiseTaskLists+0x60>)
 8006238:	4413      	add	r3, r2
 800623a:	4618      	mov	r0, r3
 800623c:	f7fe fc18 	bl	8004a70 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	3301      	adds	r3, #1
 8006244:	607b      	str	r3, [r7, #4]
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2b37      	cmp	r3, #55	@ 0x37
 800624a:	d9ef      	bls.n	800622c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800624c:	480d      	ldr	r0, [pc, #52]	@ (8006284 <prvInitialiseTaskLists+0x64>)
 800624e:	f7fe fc0f 	bl	8004a70 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006252:	480d      	ldr	r0, [pc, #52]	@ (8006288 <prvInitialiseTaskLists+0x68>)
 8006254:	f7fe fc0c 	bl	8004a70 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006258:	480c      	ldr	r0, [pc, #48]	@ (800628c <prvInitialiseTaskLists+0x6c>)
 800625a:	f7fe fc09 	bl	8004a70 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800625e:	480c      	ldr	r0, [pc, #48]	@ (8006290 <prvInitialiseTaskLists+0x70>)
 8006260:	f7fe fc06 	bl	8004a70 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006264:	480b      	ldr	r0, [pc, #44]	@ (8006294 <prvInitialiseTaskLists+0x74>)
 8006266:	f7fe fc03 	bl	8004a70 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800626a:	4b0b      	ldr	r3, [pc, #44]	@ (8006298 <prvInitialiseTaskLists+0x78>)
 800626c:	4a05      	ldr	r2, [pc, #20]	@ (8006284 <prvInitialiseTaskLists+0x64>)
 800626e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006270:	4b0a      	ldr	r3, [pc, #40]	@ (800629c <prvInitialiseTaskLists+0x7c>)
 8006272:	4a05      	ldr	r2, [pc, #20]	@ (8006288 <prvInitialiseTaskLists+0x68>)
 8006274:	601a      	str	r2, [r3, #0]
}
 8006276:	bf00      	nop
 8006278:	3708      	adds	r7, #8
 800627a:	46bd      	mov	sp, r7
 800627c:	bd80      	pop	{r7, pc}
 800627e:	bf00      	nop
 8006280:	20000ef8 	.word	0x20000ef8
 8006284:	20001358 	.word	0x20001358
 8006288:	2000136c 	.word	0x2000136c
 800628c:	20001388 	.word	0x20001388
 8006290:	2000139c 	.word	0x2000139c
 8006294:	200013b4 	.word	0x200013b4
 8006298:	20001380 	.word	0x20001380
 800629c:	20001384 	.word	0x20001384

080062a0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	b082      	sub	sp, #8
 80062a4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80062a6:	e019      	b.n	80062dc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80062a8:	f000 fde6 	bl	8006e78 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80062ac:	4b10      	ldr	r3, [pc, #64]	@ (80062f0 <prvCheckTasksWaitingTermination+0x50>)
 80062ae:	68db      	ldr	r3, [r3, #12]
 80062b0:	68db      	ldr	r3, [r3, #12]
 80062b2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	3304      	adds	r3, #4
 80062b8:	4618      	mov	r0, r3
 80062ba:	f7fe fc63 	bl	8004b84 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80062be:	4b0d      	ldr	r3, [pc, #52]	@ (80062f4 <prvCheckTasksWaitingTermination+0x54>)
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	3b01      	subs	r3, #1
 80062c4:	4a0b      	ldr	r2, [pc, #44]	@ (80062f4 <prvCheckTasksWaitingTermination+0x54>)
 80062c6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80062c8:	4b0b      	ldr	r3, [pc, #44]	@ (80062f8 <prvCheckTasksWaitingTermination+0x58>)
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	3b01      	subs	r3, #1
 80062ce:	4a0a      	ldr	r2, [pc, #40]	@ (80062f8 <prvCheckTasksWaitingTermination+0x58>)
 80062d0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80062d2:	f000 fe03 	bl	8006edc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80062d6:	6878      	ldr	r0, [r7, #4]
 80062d8:	f000 f810 	bl	80062fc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80062dc:	4b06      	ldr	r3, [pc, #24]	@ (80062f8 <prvCheckTasksWaitingTermination+0x58>)
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d1e1      	bne.n	80062a8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80062e4:	bf00      	nop
 80062e6:	bf00      	nop
 80062e8:	3708      	adds	r7, #8
 80062ea:	46bd      	mov	sp, r7
 80062ec:	bd80      	pop	{r7, pc}
 80062ee:	bf00      	nop
 80062f0:	2000139c 	.word	0x2000139c
 80062f4:	200013c8 	.word	0x200013c8
 80062f8:	200013b0 	.word	0x200013b0

080062fc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80062fc:	b580      	push	{r7, lr}
 80062fe:	b084      	sub	sp, #16
 8006300:	af00      	add	r7, sp, #0
 8006302:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800630a:	2b00      	cmp	r3, #0
 800630c:	d108      	bne.n	8006320 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006312:	4618      	mov	r0, r3
 8006314:	f000 ffa0 	bl	8007258 <vPortFree>
				vPortFree( pxTCB );
 8006318:	6878      	ldr	r0, [r7, #4]
 800631a:	f000 ff9d 	bl	8007258 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800631e:	e019      	b.n	8006354 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8006326:	2b01      	cmp	r3, #1
 8006328:	d103      	bne.n	8006332 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800632a:	6878      	ldr	r0, [r7, #4]
 800632c:	f000 ff94 	bl	8007258 <vPortFree>
	}
 8006330:	e010      	b.n	8006354 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8006338:	2b02      	cmp	r3, #2
 800633a:	d00b      	beq.n	8006354 <prvDeleteTCB+0x58>
	__asm volatile
 800633c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006340:	f383 8811 	msr	BASEPRI, r3
 8006344:	f3bf 8f6f 	isb	sy
 8006348:	f3bf 8f4f 	dsb	sy
 800634c:	60fb      	str	r3, [r7, #12]
}
 800634e:	bf00      	nop
 8006350:	bf00      	nop
 8006352:	e7fd      	b.n	8006350 <prvDeleteTCB+0x54>
	}
 8006354:	bf00      	nop
 8006356:	3710      	adds	r7, #16
 8006358:	46bd      	mov	sp, r7
 800635a:	bd80      	pop	{r7, pc}

0800635c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800635c:	b480      	push	{r7}
 800635e:	b083      	sub	sp, #12
 8006360:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006362:	4b0c      	ldr	r3, [pc, #48]	@ (8006394 <prvResetNextTaskUnblockTime+0x38>)
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	2b00      	cmp	r3, #0
 800636a:	d104      	bne.n	8006376 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800636c:	4b0a      	ldr	r3, [pc, #40]	@ (8006398 <prvResetNextTaskUnblockTime+0x3c>)
 800636e:	f04f 32ff 	mov.w	r2, #4294967295
 8006372:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006374:	e008      	b.n	8006388 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006376:	4b07      	ldr	r3, [pc, #28]	@ (8006394 <prvResetNextTaskUnblockTime+0x38>)
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	68db      	ldr	r3, [r3, #12]
 800637c:	68db      	ldr	r3, [r3, #12]
 800637e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	685b      	ldr	r3, [r3, #4]
 8006384:	4a04      	ldr	r2, [pc, #16]	@ (8006398 <prvResetNextTaskUnblockTime+0x3c>)
 8006386:	6013      	str	r3, [r2, #0]
}
 8006388:	bf00      	nop
 800638a:	370c      	adds	r7, #12
 800638c:	46bd      	mov	sp, r7
 800638e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006392:	4770      	bx	lr
 8006394:	20001380 	.word	0x20001380
 8006398:	200013e8 	.word	0x200013e8

0800639c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800639c:	b480      	push	{r7}
 800639e:	b083      	sub	sp, #12
 80063a0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80063a2:	4b0b      	ldr	r3, [pc, #44]	@ (80063d0 <xTaskGetSchedulerState+0x34>)
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d102      	bne.n	80063b0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80063aa:	2301      	movs	r3, #1
 80063ac:	607b      	str	r3, [r7, #4]
 80063ae:	e008      	b.n	80063c2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80063b0:	4b08      	ldr	r3, [pc, #32]	@ (80063d4 <xTaskGetSchedulerState+0x38>)
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d102      	bne.n	80063be <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80063b8:	2302      	movs	r3, #2
 80063ba:	607b      	str	r3, [r7, #4]
 80063bc:	e001      	b.n	80063c2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80063be:	2300      	movs	r3, #0
 80063c0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80063c2:	687b      	ldr	r3, [r7, #4]
	}
 80063c4:	4618      	mov	r0, r3
 80063c6:	370c      	adds	r7, #12
 80063c8:	46bd      	mov	sp, r7
 80063ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ce:	4770      	bx	lr
 80063d0:	200013d4 	.word	0x200013d4
 80063d4:	200013f0 	.word	0x200013f0

080063d8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80063d8:	b580      	push	{r7, lr}
 80063da:	b086      	sub	sp, #24
 80063dc:	af00      	add	r7, sp, #0
 80063de:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80063e4:	2300      	movs	r3, #0
 80063e6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d058      	beq.n	80064a0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80063ee:	4b2f      	ldr	r3, [pc, #188]	@ (80064ac <xTaskPriorityDisinherit+0xd4>)
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	693a      	ldr	r2, [r7, #16]
 80063f4:	429a      	cmp	r2, r3
 80063f6:	d00b      	beq.n	8006410 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80063f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063fc:	f383 8811 	msr	BASEPRI, r3
 8006400:	f3bf 8f6f 	isb	sy
 8006404:	f3bf 8f4f 	dsb	sy
 8006408:	60fb      	str	r3, [r7, #12]
}
 800640a:	bf00      	nop
 800640c:	bf00      	nop
 800640e:	e7fd      	b.n	800640c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006410:	693b      	ldr	r3, [r7, #16]
 8006412:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006414:	2b00      	cmp	r3, #0
 8006416:	d10b      	bne.n	8006430 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006418:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800641c:	f383 8811 	msr	BASEPRI, r3
 8006420:	f3bf 8f6f 	isb	sy
 8006424:	f3bf 8f4f 	dsb	sy
 8006428:	60bb      	str	r3, [r7, #8]
}
 800642a:	bf00      	nop
 800642c:	bf00      	nop
 800642e:	e7fd      	b.n	800642c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006430:	693b      	ldr	r3, [r7, #16]
 8006432:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006434:	1e5a      	subs	r2, r3, #1
 8006436:	693b      	ldr	r3, [r7, #16]
 8006438:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800643a:	693b      	ldr	r3, [r7, #16]
 800643c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800643e:	693b      	ldr	r3, [r7, #16]
 8006440:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006442:	429a      	cmp	r2, r3
 8006444:	d02c      	beq.n	80064a0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006446:	693b      	ldr	r3, [r7, #16]
 8006448:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800644a:	2b00      	cmp	r3, #0
 800644c:	d128      	bne.n	80064a0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800644e:	693b      	ldr	r3, [r7, #16]
 8006450:	3304      	adds	r3, #4
 8006452:	4618      	mov	r0, r3
 8006454:	f7fe fb96 	bl	8004b84 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006458:	693b      	ldr	r3, [r7, #16]
 800645a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800645c:	693b      	ldr	r3, [r7, #16]
 800645e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006460:	693b      	ldr	r3, [r7, #16]
 8006462:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006464:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006468:	693b      	ldr	r3, [r7, #16]
 800646a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800646c:	693b      	ldr	r3, [r7, #16]
 800646e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006470:	4b0f      	ldr	r3, [pc, #60]	@ (80064b0 <xTaskPriorityDisinherit+0xd8>)
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	429a      	cmp	r2, r3
 8006476:	d903      	bls.n	8006480 <xTaskPriorityDisinherit+0xa8>
 8006478:	693b      	ldr	r3, [r7, #16]
 800647a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800647c:	4a0c      	ldr	r2, [pc, #48]	@ (80064b0 <xTaskPriorityDisinherit+0xd8>)
 800647e:	6013      	str	r3, [r2, #0]
 8006480:	693b      	ldr	r3, [r7, #16]
 8006482:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006484:	4613      	mov	r3, r2
 8006486:	009b      	lsls	r3, r3, #2
 8006488:	4413      	add	r3, r2
 800648a:	009b      	lsls	r3, r3, #2
 800648c:	4a09      	ldr	r2, [pc, #36]	@ (80064b4 <xTaskPriorityDisinherit+0xdc>)
 800648e:	441a      	add	r2, r3
 8006490:	693b      	ldr	r3, [r7, #16]
 8006492:	3304      	adds	r3, #4
 8006494:	4619      	mov	r1, r3
 8006496:	4610      	mov	r0, r2
 8006498:	f7fe fb17 	bl	8004aca <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800649c:	2301      	movs	r3, #1
 800649e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80064a0:	697b      	ldr	r3, [r7, #20]
	}
 80064a2:	4618      	mov	r0, r3
 80064a4:	3718      	adds	r7, #24
 80064a6:	46bd      	mov	sp, r7
 80064a8:	bd80      	pop	{r7, pc}
 80064aa:	bf00      	nop
 80064ac:	20000ef4 	.word	0x20000ef4
 80064b0:	200013d0 	.word	0x200013d0
 80064b4:	20000ef8 	.word	0x20000ef8

080064b8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b084      	sub	sp, #16
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
 80064c0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80064c2:	4b21      	ldr	r3, [pc, #132]	@ (8006548 <prvAddCurrentTaskToDelayedList+0x90>)
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80064c8:	4b20      	ldr	r3, [pc, #128]	@ (800654c <prvAddCurrentTaskToDelayedList+0x94>)
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	3304      	adds	r3, #4
 80064ce:	4618      	mov	r0, r3
 80064d0:	f7fe fb58 	bl	8004b84 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064da:	d10a      	bne.n	80064f2 <prvAddCurrentTaskToDelayedList+0x3a>
 80064dc:	683b      	ldr	r3, [r7, #0]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d007      	beq.n	80064f2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80064e2:	4b1a      	ldr	r3, [pc, #104]	@ (800654c <prvAddCurrentTaskToDelayedList+0x94>)
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	3304      	adds	r3, #4
 80064e8:	4619      	mov	r1, r3
 80064ea:	4819      	ldr	r0, [pc, #100]	@ (8006550 <prvAddCurrentTaskToDelayedList+0x98>)
 80064ec:	f7fe faed 	bl	8004aca <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80064f0:	e026      	b.n	8006540 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80064f2:	68fa      	ldr	r2, [r7, #12]
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	4413      	add	r3, r2
 80064f8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80064fa:	4b14      	ldr	r3, [pc, #80]	@ (800654c <prvAddCurrentTaskToDelayedList+0x94>)
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	68ba      	ldr	r2, [r7, #8]
 8006500:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006502:	68ba      	ldr	r2, [r7, #8]
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	429a      	cmp	r2, r3
 8006508:	d209      	bcs.n	800651e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800650a:	4b12      	ldr	r3, [pc, #72]	@ (8006554 <prvAddCurrentTaskToDelayedList+0x9c>)
 800650c:	681a      	ldr	r2, [r3, #0]
 800650e:	4b0f      	ldr	r3, [pc, #60]	@ (800654c <prvAddCurrentTaskToDelayedList+0x94>)
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	3304      	adds	r3, #4
 8006514:	4619      	mov	r1, r3
 8006516:	4610      	mov	r0, r2
 8006518:	f7fe fafb 	bl	8004b12 <vListInsert>
}
 800651c:	e010      	b.n	8006540 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800651e:	4b0e      	ldr	r3, [pc, #56]	@ (8006558 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006520:	681a      	ldr	r2, [r3, #0]
 8006522:	4b0a      	ldr	r3, [pc, #40]	@ (800654c <prvAddCurrentTaskToDelayedList+0x94>)
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	3304      	adds	r3, #4
 8006528:	4619      	mov	r1, r3
 800652a:	4610      	mov	r0, r2
 800652c:	f7fe faf1 	bl	8004b12 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006530:	4b0a      	ldr	r3, [pc, #40]	@ (800655c <prvAddCurrentTaskToDelayedList+0xa4>)
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	68ba      	ldr	r2, [r7, #8]
 8006536:	429a      	cmp	r2, r3
 8006538:	d202      	bcs.n	8006540 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800653a:	4a08      	ldr	r2, [pc, #32]	@ (800655c <prvAddCurrentTaskToDelayedList+0xa4>)
 800653c:	68bb      	ldr	r3, [r7, #8]
 800653e:	6013      	str	r3, [r2, #0]
}
 8006540:	bf00      	nop
 8006542:	3710      	adds	r7, #16
 8006544:	46bd      	mov	sp, r7
 8006546:	bd80      	pop	{r7, pc}
 8006548:	200013cc 	.word	0x200013cc
 800654c:	20000ef4 	.word	0x20000ef4
 8006550:	200013b4 	.word	0x200013b4
 8006554:	20001384 	.word	0x20001384
 8006558:	20001380 	.word	0x20001380
 800655c:	200013e8 	.word	0x200013e8

08006560 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006560:	b580      	push	{r7, lr}
 8006562:	b08a      	sub	sp, #40	@ 0x28
 8006564:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006566:	2300      	movs	r3, #0
 8006568:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800656a:	f000 fb13 	bl	8006b94 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800656e:	4b1d      	ldr	r3, [pc, #116]	@ (80065e4 <xTimerCreateTimerTask+0x84>)
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	2b00      	cmp	r3, #0
 8006574:	d021      	beq.n	80065ba <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006576:	2300      	movs	r3, #0
 8006578:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800657a:	2300      	movs	r3, #0
 800657c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800657e:	1d3a      	adds	r2, r7, #4
 8006580:	f107 0108 	add.w	r1, r7, #8
 8006584:	f107 030c 	add.w	r3, r7, #12
 8006588:	4618      	mov	r0, r3
 800658a:	f7fe fa57 	bl	8004a3c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800658e:	6879      	ldr	r1, [r7, #4]
 8006590:	68bb      	ldr	r3, [r7, #8]
 8006592:	68fa      	ldr	r2, [r7, #12]
 8006594:	9202      	str	r2, [sp, #8]
 8006596:	9301      	str	r3, [sp, #4]
 8006598:	2302      	movs	r3, #2
 800659a:	9300      	str	r3, [sp, #0]
 800659c:	2300      	movs	r3, #0
 800659e:	460a      	mov	r2, r1
 80065a0:	4911      	ldr	r1, [pc, #68]	@ (80065e8 <xTimerCreateTimerTask+0x88>)
 80065a2:	4812      	ldr	r0, [pc, #72]	@ (80065ec <xTimerCreateTimerTask+0x8c>)
 80065a4:	f7ff f8d0 	bl	8005748 <xTaskCreateStatic>
 80065a8:	4603      	mov	r3, r0
 80065aa:	4a11      	ldr	r2, [pc, #68]	@ (80065f0 <xTimerCreateTimerTask+0x90>)
 80065ac:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80065ae:	4b10      	ldr	r3, [pc, #64]	@ (80065f0 <xTimerCreateTimerTask+0x90>)
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d001      	beq.n	80065ba <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80065b6:	2301      	movs	r3, #1
 80065b8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80065ba:	697b      	ldr	r3, [r7, #20]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d10b      	bne.n	80065d8 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80065c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065c4:	f383 8811 	msr	BASEPRI, r3
 80065c8:	f3bf 8f6f 	isb	sy
 80065cc:	f3bf 8f4f 	dsb	sy
 80065d0:	613b      	str	r3, [r7, #16]
}
 80065d2:	bf00      	nop
 80065d4:	bf00      	nop
 80065d6:	e7fd      	b.n	80065d4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80065d8:	697b      	ldr	r3, [r7, #20]
}
 80065da:	4618      	mov	r0, r3
 80065dc:	3718      	adds	r7, #24
 80065de:	46bd      	mov	sp, r7
 80065e0:	bd80      	pop	{r7, pc}
 80065e2:	bf00      	nop
 80065e4:	20001424 	.word	0x20001424
 80065e8:	080075c4 	.word	0x080075c4
 80065ec:	0800672d 	.word	0x0800672d
 80065f0:	20001428 	.word	0x20001428

080065f4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b08a      	sub	sp, #40	@ 0x28
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	60f8      	str	r0, [r7, #12]
 80065fc:	60b9      	str	r1, [r7, #8]
 80065fe:	607a      	str	r2, [r7, #4]
 8006600:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006602:	2300      	movs	r3, #0
 8006604:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d10b      	bne.n	8006624 <xTimerGenericCommand+0x30>
	__asm volatile
 800660c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006610:	f383 8811 	msr	BASEPRI, r3
 8006614:	f3bf 8f6f 	isb	sy
 8006618:	f3bf 8f4f 	dsb	sy
 800661c:	623b      	str	r3, [r7, #32]
}
 800661e:	bf00      	nop
 8006620:	bf00      	nop
 8006622:	e7fd      	b.n	8006620 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006624:	4b19      	ldr	r3, [pc, #100]	@ (800668c <xTimerGenericCommand+0x98>)
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	2b00      	cmp	r3, #0
 800662a:	d02a      	beq.n	8006682 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800662c:	68bb      	ldr	r3, [r7, #8]
 800662e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006638:	68bb      	ldr	r3, [r7, #8]
 800663a:	2b05      	cmp	r3, #5
 800663c:	dc18      	bgt.n	8006670 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800663e:	f7ff fead 	bl	800639c <xTaskGetSchedulerState>
 8006642:	4603      	mov	r3, r0
 8006644:	2b02      	cmp	r3, #2
 8006646:	d109      	bne.n	800665c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006648:	4b10      	ldr	r3, [pc, #64]	@ (800668c <xTimerGenericCommand+0x98>)
 800664a:	6818      	ldr	r0, [r3, #0]
 800664c:	f107 0110 	add.w	r1, r7, #16
 8006650:	2300      	movs	r3, #0
 8006652:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006654:	f7fe fc06 	bl	8004e64 <xQueueGenericSend>
 8006658:	6278      	str	r0, [r7, #36]	@ 0x24
 800665a:	e012      	b.n	8006682 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800665c:	4b0b      	ldr	r3, [pc, #44]	@ (800668c <xTimerGenericCommand+0x98>)
 800665e:	6818      	ldr	r0, [r3, #0]
 8006660:	f107 0110 	add.w	r1, r7, #16
 8006664:	2300      	movs	r3, #0
 8006666:	2200      	movs	r2, #0
 8006668:	f7fe fbfc 	bl	8004e64 <xQueueGenericSend>
 800666c:	6278      	str	r0, [r7, #36]	@ 0x24
 800666e:	e008      	b.n	8006682 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006670:	4b06      	ldr	r3, [pc, #24]	@ (800668c <xTimerGenericCommand+0x98>)
 8006672:	6818      	ldr	r0, [r3, #0]
 8006674:	f107 0110 	add.w	r1, r7, #16
 8006678:	2300      	movs	r3, #0
 800667a:	683a      	ldr	r2, [r7, #0]
 800667c:	f7fe fcf4 	bl	8005068 <xQueueGenericSendFromISR>
 8006680:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006684:	4618      	mov	r0, r3
 8006686:	3728      	adds	r7, #40	@ 0x28
 8006688:	46bd      	mov	sp, r7
 800668a:	bd80      	pop	{r7, pc}
 800668c:	20001424 	.word	0x20001424

08006690 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006690:	b580      	push	{r7, lr}
 8006692:	b088      	sub	sp, #32
 8006694:	af02      	add	r7, sp, #8
 8006696:	6078      	str	r0, [r7, #4]
 8006698:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800669a:	4b23      	ldr	r3, [pc, #140]	@ (8006728 <prvProcessExpiredTimer+0x98>)
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	68db      	ldr	r3, [r3, #12]
 80066a0:	68db      	ldr	r3, [r3, #12]
 80066a2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80066a4:	697b      	ldr	r3, [r7, #20]
 80066a6:	3304      	adds	r3, #4
 80066a8:	4618      	mov	r0, r3
 80066aa:	f7fe fa6b 	bl	8004b84 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80066ae:	697b      	ldr	r3, [r7, #20]
 80066b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80066b4:	f003 0304 	and.w	r3, r3, #4
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d023      	beq.n	8006704 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80066bc:	697b      	ldr	r3, [r7, #20]
 80066be:	699a      	ldr	r2, [r3, #24]
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	18d1      	adds	r1, r2, r3
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	683a      	ldr	r2, [r7, #0]
 80066c8:	6978      	ldr	r0, [r7, #20]
 80066ca:	f000 f8d5 	bl	8006878 <prvInsertTimerInActiveList>
 80066ce:	4603      	mov	r3, r0
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d020      	beq.n	8006716 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80066d4:	2300      	movs	r3, #0
 80066d6:	9300      	str	r3, [sp, #0]
 80066d8:	2300      	movs	r3, #0
 80066da:	687a      	ldr	r2, [r7, #4]
 80066dc:	2100      	movs	r1, #0
 80066de:	6978      	ldr	r0, [r7, #20]
 80066e0:	f7ff ff88 	bl	80065f4 <xTimerGenericCommand>
 80066e4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80066e6:	693b      	ldr	r3, [r7, #16]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d114      	bne.n	8006716 <prvProcessExpiredTimer+0x86>
	__asm volatile
 80066ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066f0:	f383 8811 	msr	BASEPRI, r3
 80066f4:	f3bf 8f6f 	isb	sy
 80066f8:	f3bf 8f4f 	dsb	sy
 80066fc:	60fb      	str	r3, [r7, #12]
}
 80066fe:	bf00      	nop
 8006700:	bf00      	nop
 8006702:	e7fd      	b.n	8006700 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006704:	697b      	ldr	r3, [r7, #20]
 8006706:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800670a:	f023 0301 	bic.w	r3, r3, #1
 800670e:	b2da      	uxtb	r2, r3
 8006710:	697b      	ldr	r3, [r7, #20]
 8006712:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006716:	697b      	ldr	r3, [r7, #20]
 8006718:	6a1b      	ldr	r3, [r3, #32]
 800671a:	6978      	ldr	r0, [r7, #20]
 800671c:	4798      	blx	r3
}
 800671e:	bf00      	nop
 8006720:	3718      	adds	r7, #24
 8006722:	46bd      	mov	sp, r7
 8006724:	bd80      	pop	{r7, pc}
 8006726:	bf00      	nop
 8006728:	2000141c 	.word	0x2000141c

0800672c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800672c:	b580      	push	{r7, lr}
 800672e:	b084      	sub	sp, #16
 8006730:	af00      	add	r7, sp, #0
 8006732:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006734:	f107 0308 	add.w	r3, r7, #8
 8006738:	4618      	mov	r0, r3
 800673a:	f000 f859 	bl	80067f0 <prvGetNextExpireTime>
 800673e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006740:	68bb      	ldr	r3, [r7, #8]
 8006742:	4619      	mov	r1, r3
 8006744:	68f8      	ldr	r0, [r7, #12]
 8006746:	f000 f805 	bl	8006754 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800674a:	f000 f8d7 	bl	80068fc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800674e:	bf00      	nop
 8006750:	e7f0      	b.n	8006734 <prvTimerTask+0x8>
	...

08006754 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006754:	b580      	push	{r7, lr}
 8006756:	b084      	sub	sp, #16
 8006758:	af00      	add	r7, sp, #0
 800675a:	6078      	str	r0, [r7, #4]
 800675c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800675e:	f7ff fa37 	bl	8005bd0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006762:	f107 0308 	add.w	r3, r7, #8
 8006766:	4618      	mov	r0, r3
 8006768:	f000 f866 	bl	8006838 <prvSampleTimeNow>
 800676c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800676e:	68bb      	ldr	r3, [r7, #8]
 8006770:	2b00      	cmp	r3, #0
 8006772:	d130      	bne.n	80067d6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006774:	683b      	ldr	r3, [r7, #0]
 8006776:	2b00      	cmp	r3, #0
 8006778:	d10a      	bne.n	8006790 <prvProcessTimerOrBlockTask+0x3c>
 800677a:	687a      	ldr	r2, [r7, #4]
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	429a      	cmp	r2, r3
 8006780:	d806      	bhi.n	8006790 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006782:	f7ff fa33 	bl	8005bec <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006786:	68f9      	ldr	r1, [r7, #12]
 8006788:	6878      	ldr	r0, [r7, #4]
 800678a:	f7ff ff81 	bl	8006690 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800678e:	e024      	b.n	80067da <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006790:	683b      	ldr	r3, [r7, #0]
 8006792:	2b00      	cmp	r3, #0
 8006794:	d008      	beq.n	80067a8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006796:	4b13      	ldr	r3, [pc, #76]	@ (80067e4 <prvProcessTimerOrBlockTask+0x90>)
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d101      	bne.n	80067a4 <prvProcessTimerOrBlockTask+0x50>
 80067a0:	2301      	movs	r3, #1
 80067a2:	e000      	b.n	80067a6 <prvProcessTimerOrBlockTask+0x52>
 80067a4:	2300      	movs	r3, #0
 80067a6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80067a8:	4b0f      	ldr	r3, [pc, #60]	@ (80067e8 <prvProcessTimerOrBlockTask+0x94>)
 80067aa:	6818      	ldr	r0, [r3, #0]
 80067ac:	687a      	ldr	r2, [r7, #4]
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	1ad3      	subs	r3, r2, r3
 80067b2:	683a      	ldr	r2, [r7, #0]
 80067b4:	4619      	mov	r1, r3
 80067b6:	f7fe ff93 	bl	80056e0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80067ba:	f7ff fa17 	bl	8005bec <xTaskResumeAll>
 80067be:	4603      	mov	r3, r0
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d10a      	bne.n	80067da <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80067c4:	4b09      	ldr	r3, [pc, #36]	@ (80067ec <prvProcessTimerOrBlockTask+0x98>)
 80067c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80067ca:	601a      	str	r2, [r3, #0]
 80067cc:	f3bf 8f4f 	dsb	sy
 80067d0:	f3bf 8f6f 	isb	sy
}
 80067d4:	e001      	b.n	80067da <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80067d6:	f7ff fa09 	bl	8005bec <xTaskResumeAll>
}
 80067da:	bf00      	nop
 80067dc:	3710      	adds	r7, #16
 80067de:	46bd      	mov	sp, r7
 80067e0:	bd80      	pop	{r7, pc}
 80067e2:	bf00      	nop
 80067e4:	20001420 	.word	0x20001420
 80067e8:	20001424 	.word	0x20001424
 80067ec:	e000ed04 	.word	0xe000ed04

080067f0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80067f0:	b480      	push	{r7}
 80067f2:	b085      	sub	sp, #20
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80067f8:	4b0e      	ldr	r3, [pc, #56]	@ (8006834 <prvGetNextExpireTime+0x44>)
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d101      	bne.n	8006806 <prvGetNextExpireTime+0x16>
 8006802:	2201      	movs	r2, #1
 8006804:	e000      	b.n	8006808 <prvGetNextExpireTime+0x18>
 8006806:	2200      	movs	r2, #0
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d105      	bne.n	8006820 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006814:	4b07      	ldr	r3, [pc, #28]	@ (8006834 <prvGetNextExpireTime+0x44>)
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	68db      	ldr	r3, [r3, #12]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	60fb      	str	r3, [r7, #12]
 800681e:	e001      	b.n	8006824 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006820:	2300      	movs	r3, #0
 8006822:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006824:	68fb      	ldr	r3, [r7, #12]
}
 8006826:	4618      	mov	r0, r3
 8006828:	3714      	adds	r7, #20
 800682a:	46bd      	mov	sp, r7
 800682c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006830:	4770      	bx	lr
 8006832:	bf00      	nop
 8006834:	2000141c 	.word	0x2000141c

08006838 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006838:	b580      	push	{r7, lr}
 800683a:	b084      	sub	sp, #16
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006840:	f7ff fa72 	bl	8005d28 <xTaskGetTickCount>
 8006844:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006846:	4b0b      	ldr	r3, [pc, #44]	@ (8006874 <prvSampleTimeNow+0x3c>)
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	68fa      	ldr	r2, [r7, #12]
 800684c:	429a      	cmp	r2, r3
 800684e:	d205      	bcs.n	800685c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006850:	f000 f93a 	bl	8006ac8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2201      	movs	r2, #1
 8006858:	601a      	str	r2, [r3, #0]
 800685a:	e002      	b.n	8006862 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2200      	movs	r2, #0
 8006860:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006862:	4a04      	ldr	r2, [pc, #16]	@ (8006874 <prvSampleTimeNow+0x3c>)
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006868:	68fb      	ldr	r3, [r7, #12]
}
 800686a:	4618      	mov	r0, r3
 800686c:	3710      	adds	r7, #16
 800686e:	46bd      	mov	sp, r7
 8006870:	bd80      	pop	{r7, pc}
 8006872:	bf00      	nop
 8006874:	2000142c 	.word	0x2000142c

08006878 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006878:	b580      	push	{r7, lr}
 800687a:	b086      	sub	sp, #24
 800687c:	af00      	add	r7, sp, #0
 800687e:	60f8      	str	r0, [r7, #12]
 8006880:	60b9      	str	r1, [r7, #8]
 8006882:	607a      	str	r2, [r7, #4]
 8006884:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006886:	2300      	movs	r3, #0
 8006888:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	68ba      	ldr	r2, [r7, #8]
 800688e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	68fa      	ldr	r2, [r7, #12]
 8006894:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006896:	68ba      	ldr	r2, [r7, #8]
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	429a      	cmp	r2, r3
 800689c:	d812      	bhi.n	80068c4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800689e:	687a      	ldr	r2, [r7, #4]
 80068a0:	683b      	ldr	r3, [r7, #0]
 80068a2:	1ad2      	subs	r2, r2, r3
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	699b      	ldr	r3, [r3, #24]
 80068a8:	429a      	cmp	r2, r3
 80068aa:	d302      	bcc.n	80068b2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80068ac:	2301      	movs	r3, #1
 80068ae:	617b      	str	r3, [r7, #20]
 80068b0:	e01b      	b.n	80068ea <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80068b2:	4b10      	ldr	r3, [pc, #64]	@ (80068f4 <prvInsertTimerInActiveList+0x7c>)
 80068b4:	681a      	ldr	r2, [r3, #0]
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	3304      	adds	r3, #4
 80068ba:	4619      	mov	r1, r3
 80068bc:	4610      	mov	r0, r2
 80068be:	f7fe f928 	bl	8004b12 <vListInsert>
 80068c2:	e012      	b.n	80068ea <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80068c4:	687a      	ldr	r2, [r7, #4]
 80068c6:	683b      	ldr	r3, [r7, #0]
 80068c8:	429a      	cmp	r2, r3
 80068ca:	d206      	bcs.n	80068da <prvInsertTimerInActiveList+0x62>
 80068cc:	68ba      	ldr	r2, [r7, #8]
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	429a      	cmp	r2, r3
 80068d2:	d302      	bcc.n	80068da <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80068d4:	2301      	movs	r3, #1
 80068d6:	617b      	str	r3, [r7, #20]
 80068d8:	e007      	b.n	80068ea <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80068da:	4b07      	ldr	r3, [pc, #28]	@ (80068f8 <prvInsertTimerInActiveList+0x80>)
 80068dc:	681a      	ldr	r2, [r3, #0]
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	3304      	adds	r3, #4
 80068e2:	4619      	mov	r1, r3
 80068e4:	4610      	mov	r0, r2
 80068e6:	f7fe f914 	bl	8004b12 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80068ea:	697b      	ldr	r3, [r7, #20]
}
 80068ec:	4618      	mov	r0, r3
 80068ee:	3718      	adds	r7, #24
 80068f0:	46bd      	mov	sp, r7
 80068f2:	bd80      	pop	{r7, pc}
 80068f4:	20001420 	.word	0x20001420
 80068f8:	2000141c 	.word	0x2000141c

080068fc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b08e      	sub	sp, #56	@ 0x38
 8006900:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006902:	e0ce      	b.n	8006aa2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	2b00      	cmp	r3, #0
 8006908:	da19      	bge.n	800693e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800690a:	1d3b      	adds	r3, r7, #4
 800690c:	3304      	adds	r3, #4
 800690e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006910:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006912:	2b00      	cmp	r3, #0
 8006914:	d10b      	bne.n	800692e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8006916:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800691a:	f383 8811 	msr	BASEPRI, r3
 800691e:	f3bf 8f6f 	isb	sy
 8006922:	f3bf 8f4f 	dsb	sy
 8006926:	61fb      	str	r3, [r7, #28]
}
 8006928:	bf00      	nop
 800692a:	bf00      	nop
 800692c:	e7fd      	b.n	800692a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800692e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006934:	6850      	ldr	r0, [r2, #4]
 8006936:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006938:	6892      	ldr	r2, [r2, #8]
 800693a:	4611      	mov	r1, r2
 800693c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	2b00      	cmp	r3, #0
 8006942:	f2c0 80ae 	blt.w	8006aa2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800694a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800694c:	695b      	ldr	r3, [r3, #20]
 800694e:	2b00      	cmp	r3, #0
 8006950:	d004      	beq.n	800695c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006952:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006954:	3304      	adds	r3, #4
 8006956:	4618      	mov	r0, r3
 8006958:	f7fe f914 	bl	8004b84 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800695c:	463b      	mov	r3, r7
 800695e:	4618      	mov	r0, r3
 8006960:	f7ff ff6a 	bl	8006838 <prvSampleTimeNow>
 8006964:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	2b09      	cmp	r3, #9
 800696a:	f200 8097 	bhi.w	8006a9c <prvProcessReceivedCommands+0x1a0>
 800696e:	a201      	add	r2, pc, #4	@ (adr r2, 8006974 <prvProcessReceivedCommands+0x78>)
 8006970:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006974:	0800699d 	.word	0x0800699d
 8006978:	0800699d 	.word	0x0800699d
 800697c:	0800699d 	.word	0x0800699d
 8006980:	08006a13 	.word	0x08006a13
 8006984:	08006a27 	.word	0x08006a27
 8006988:	08006a73 	.word	0x08006a73
 800698c:	0800699d 	.word	0x0800699d
 8006990:	0800699d 	.word	0x0800699d
 8006994:	08006a13 	.word	0x08006a13
 8006998:	08006a27 	.word	0x08006a27
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800699c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800699e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80069a2:	f043 0301 	orr.w	r3, r3, #1
 80069a6:	b2da      	uxtb	r2, r3
 80069a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069aa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80069ae:	68ba      	ldr	r2, [r7, #8]
 80069b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069b2:	699b      	ldr	r3, [r3, #24]
 80069b4:	18d1      	adds	r1, r2, r3
 80069b6:	68bb      	ldr	r3, [r7, #8]
 80069b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80069ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80069bc:	f7ff ff5c 	bl	8006878 <prvInsertTimerInActiveList>
 80069c0:	4603      	mov	r3, r0
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d06c      	beq.n	8006aa0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80069c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069c8:	6a1b      	ldr	r3, [r3, #32]
 80069ca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80069cc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80069ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069d0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80069d4:	f003 0304 	and.w	r3, r3, #4
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d061      	beq.n	8006aa0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80069dc:	68ba      	ldr	r2, [r7, #8]
 80069de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069e0:	699b      	ldr	r3, [r3, #24]
 80069e2:	441a      	add	r2, r3
 80069e4:	2300      	movs	r3, #0
 80069e6:	9300      	str	r3, [sp, #0]
 80069e8:	2300      	movs	r3, #0
 80069ea:	2100      	movs	r1, #0
 80069ec:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80069ee:	f7ff fe01 	bl	80065f4 <xTimerGenericCommand>
 80069f2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80069f4:	6a3b      	ldr	r3, [r7, #32]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d152      	bne.n	8006aa0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80069fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069fe:	f383 8811 	msr	BASEPRI, r3
 8006a02:	f3bf 8f6f 	isb	sy
 8006a06:	f3bf 8f4f 	dsb	sy
 8006a0a:	61bb      	str	r3, [r7, #24]
}
 8006a0c:	bf00      	nop
 8006a0e:	bf00      	nop
 8006a10:	e7fd      	b.n	8006a0e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006a12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a14:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006a18:	f023 0301 	bic.w	r3, r3, #1
 8006a1c:	b2da      	uxtb	r2, r3
 8006a1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a20:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006a24:	e03d      	b.n	8006aa2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006a26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a28:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006a2c:	f043 0301 	orr.w	r3, r3, #1
 8006a30:	b2da      	uxtb	r2, r3
 8006a32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a34:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006a38:	68ba      	ldr	r2, [r7, #8]
 8006a3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a3c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006a3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a40:	699b      	ldr	r3, [r3, #24]
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d10b      	bne.n	8006a5e <prvProcessReceivedCommands+0x162>
	__asm volatile
 8006a46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a4a:	f383 8811 	msr	BASEPRI, r3
 8006a4e:	f3bf 8f6f 	isb	sy
 8006a52:	f3bf 8f4f 	dsb	sy
 8006a56:	617b      	str	r3, [r7, #20]
}
 8006a58:	bf00      	nop
 8006a5a:	bf00      	nop
 8006a5c:	e7fd      	b.n	8006a5a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006a5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a60:	699a      	ldr	r2, [r3, #24]
 8006a62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a64:	18d1      	adds	r1, r2, r3
 8006a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a6a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006a6c:	f7ff ff04 	bl	8006878 <prvInsertTimerInActiveList>
					break;
 8006a70:	e017      	b.n	8006aa2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006a72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a74:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006a78:	f003 0302 	and.w	r3, r3, #2
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d103      	bne.n	8006a88 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006a80:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006a82:	f000 fbe9 	bl	8007258 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006a86:	e00c      	b.n	8006aa2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006a88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a8a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006a8e:	f023 0301 	bic.w	r3, r3, #1
 8006a92:	b2da      	uxtb	r2, r3
 8006a94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a96:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006a9a:	e002      	b.n	8006aa2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006a9c:	bf00      	nop
 8006a9e:	e000      	b.n	8006aa2 <prvProcessReceivedCommands+0x1a6>
					break;
 8006aa0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006aa2:	4b08      	ldr	r3, [pc, #32]	@ (8006ac4 <prvProcessReceivedCommands+0x1c8>)
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	1d39      	adds	r1, r7, #4
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	4618      	mov	r0, r3
 8006aac:	f7fe fb7a 	bl	80051a4 <xQueueReceive>
 8006ab0:	4603      	mov	r3, r0
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	f47f af26 	bne.w	8006904 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006ab8:	bf00      	nop
 8006aba:	bf00      	nop
 8006abc:	3730      	adds	r7, #48	@ 0x30
 8006abe:	46bd      	mov	sp, r7
 8006ac0:	bd80      	pop	{r7, pc}
 8006ac2:	bf00      	nop
 8006ac4:	20001424 	.word	0x20001424

08006ac8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006ac8:	b580      	push	{r7, lr}
 8006aca:	b088      	sub	sp, #32
 8006acc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006ace:	e049      	b.n	8006b64 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006ad0:	4b2e      	ldr	r3, [pc, #184]	@ (8006b8c <prvSwitchTimerLists+0xc4>)
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	68db      	ldr	r3, [r3, #12]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ada:	4b2c      	ldr	r3, [pc, #176]	@ (8006b8c <prvSwitchTimerLists+0xc4>)
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	68db      	ldr	r3, [r3, #12]
 8006ae0:	68db      	ldr	r3, [r3, #12]
 8006ae2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	3304      	adds	r3, #4
 8006ae8:	4618      	mov	r0, r3
 8006aea:	f7fe f84b 	bl	8004b84 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	6a1b      	ldr	r3, [r3, #32]
 8006af2:	68f8      	ldr	r0, [r7, #12]
 8006af4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006afc:	f003 0304 	and.w	r3, r3, #4
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d02f      	beq.n	8006b64 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	699b      	ldr	r3, [r3, #24]
 8006b08:	693a      	ldr	r2, [r7, #16]
 8006b0a:	4413      	add	r3, r2
 8006b0c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006b0e:	68ba      	ldr	r2, [r7, #8]
 8006b10:	693b      	ldr	r3, [r7, #16]
 8006b12:	429a      	cmp	r2, r3
 8006b14:	d90e      	bls.n	8006b34 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	68ba      	ldr	r2, [r7, #8]
 8006b1a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	68fa      	ldr	r2, [r7, #12]
 8006b20:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006b22:	4b1a      	ldr	r3, [pc, #104]	@ (8006b8c <prvSwitchTimerLists+0xc4>)
 8006b24:	681a      	ldr	r2, [r3, #0]
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	3304      	adds	r3, #4
 8006b2a:	4619      	mov	r1, r3
 8006b2c:	4610      	mov	r0, r2
 8006b2e:	f7fd fff0 	bl	8004b12 <vListInsert>
 8006b32:	e017      	b.n	8006b64 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006b34:	2300      	movs	r3, #0
 8006b36:	9300      	str	r3, [sp, #0]
 8006b38:	2300      	movs	r3, #0
 8006b3a:	693a      	ldr	r2, [r7, #16]
 8006b3c:	2100      	movs	r1, #0
 8006b3e:	68f8      	ldr	r0, [r7, #12]
 8006b40:	f7ff fd58 	bl	80065f4 <xTimerGenericCommand>
 8006b44:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d10b      	bne.n	8006b64 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006b4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b50:	f383 8811 	msr	BASEPRI, r3
 8006b54:	f3bf 8f6f 	isb	sy
 8006b58:	f3bf 8f4f 	dsb	sy
 8006b5c:	603b      	str	r3, [r7, #0]
}
 8006b5e:	bf00      	nop
 8006b60:	bf00      	nop
 8006b62:	e7fd      	b.n	8006b60 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006b64:	4b09      	ldr	r3, [pc, #36]	@ (8006b8c <prvSwitchTimerLists+0xc4>)
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d1b0      	bne.n	8006ad0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006b6e:	4b07      	ldr	r3, [pc, #28]	@ (8006b8c <prvSwitchTimerLists+0xc4>)
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006b74:	4b06      	ldr	r3, [pc, #24]	@ (8006b90 <prvSwitchTimerLists+0xc8>)
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	4a04      	ldr	r2, [pc, #16]	@ (8006b8c <prvSwitchTimerLists+0xc4>)
 8006b7a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006b7c:	4a04      	ldr	r2, [pc, #16]	@ (8006b90 <prvSwitchTimerLists+0xc8>)
 8006b7e:	697b      	ldr	r3, [r7, #20]
 8006b80:	6013      	str	r3, [r2, #0]
}
 8006b82:	bf00      	nop
 8006b84:	3718      	adds	r7, #24
 8006b86:	46bd      	mov	sp, r7
 8006b88:	bd80      	pop	{r7, pc}
 8006b8a:	bf00      	nop
 8006b8c:	2000141c 	.word	0x2000141c
 8006b90:	20001420 	.word	0x20001420

08006b94 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006b94:	b580      	push	{r7, lr}
 8006b96:	b082      	sub	sp, #8
 8006b98:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006b9a:	f000 f96d 	bl	8006e78 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006b9e:	4b15      	ldr	r3, [pc, #84]	@ (8006bf4 <prvCheckForValidListAndQueue+0x60>)
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d120      	bne.n	8006be8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006ba6:	4814      	ldr	r0, [pc, #80]	@ (8006bf8 <prvCheckForValidListAndQueue+0x64>)
 8006ba8:	f7fd ff62 	bl	8004a70 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006bac:	4813      	ldr	r0, [pc, #76]	@ (8006bfc <prvCheckForValidListAndQueue+0x68>)
 8006bae:	f7fd ff5f 	bl	8004a70 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006bb2:	4b13      	ldr	r3, [pc, #76]	@ (8006c00 <prvCheckForValidListAndQueue+0x6c>)
 8006bb4:	4a10      	ldr	r2, [pc, #64]	@ (8006bf8 <prvCheckForValidListAndQueue+0x64>)
 8006bb6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006bb8:	4b12      	ldr	r3, [pc, #72]	@ (8006c04 <prvCheckForValidListAndQueue+0x70>)
 8006bba:	4a10      	ldr	r2, [pc, #64]	@ (8006bfc <prvCheckForValidListAndQueue+0x68>)
 8006bbc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006bbe:	2300      	movs	r3, #0
 8006bc0:	9300      	str	r3, [sp, #0]
 8006bc2:	4b11      	ldr	r3, [pc, #68]	@ (8006c08 <prvCheckForValidListAndQueue+0x74>)
 8006bc4:	4a11      	ldr	r2, [pc, #68]	@ (8006c0c <prvCheckForValidListAndQueue+0x78>)
 8006bc6:	2110      	movs	r1, #16
 8006bc8:	200a      	movs	r0, #10
 8006bca:	f7fe f86f 	bl	8004cac <xQueueGenericCreateStatic>
 8006bce:	4603      	mov	r3, r0
 8006bd0:	4a08      	ldr	r2, [pc, #32]	@ (8006bf4 <prvCheckForValidListAndQueue+0x60>)
 8006bd2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006bd4:	4b07      	ldr	r3, [pc, #28]	@ (8006bf4 <prvCheckForValidListAndQueue+0x60>)
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d005      	beq.n	8006be8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006bdc:	4b05      	ldr	r3, [pc, #20]	@ (8006bf4 <prvCheckForValidListAndQueue+0x60>)
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	490b      	ldr	r1, [pc, #44]	@ (8006c10 <prvCheckForValidListAndQueue+0x7c>)
 8006be2:	4618      	mov	r0, r3
 8006be4:	f7fe fd52 	bl	800568c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006be8:	f000 f978 	bl	8006edc <vPortExitCritical>
}
 8006bec:	bf00      	nop
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	bd80      	pop	{r7, pc}
 8006bf2:	bf00      	nop
 8006bf4:	20001424 	.word	0x20001424
 8006bf8:	200013f4 	.word	0x200013f4
 8006bfc:	20001408 	.word	0x20001408
 8006c00:	2000141c 	.word	0x2000141c
 8006c04:	20001420 	.word	0x20001420
 8006c08:	200014d0 	.word	0x200014d0
 8006c0c:	20001430 	.word	0x20001430
 8006c10:	080075cc 	.word	0x080075cc

08006c14 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006c14:	b480      	push	{r7}
 8006c16:	b085      	sub	sp, #20
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	60f8      	str	r0, [r7, #12]
 8006c1c:	60b9      	str	r1, [r7, #8]
 8006c1e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	3b04      	subs	r3, #4
 8006c24:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006c2c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	3b04      	subs	r3, #4
 8006c32:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006c34:	68bb      	ldr	r3, [r7, #8]
 8006c36:	f023 0201 	bic.w	r2, r3, #1
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	3b04      	subs	r3, #4
 8006c42:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006c44:	4a0c      	ldr	r2, [pc, #48]	@ (8006c78 <pxPortInitialiseStack+0x64>)
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	3b14      	subs	r3, #20
 8006c4e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006c50:	687a      	ldr	r2, [r7, #4]
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	3b04      	subs	r3, #4
 8006c5a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	f06f 0202 	mvn.w	r2, #2
 8006c62:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	3b20      	subs	r3, #32
 8006c68:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006c6a:	68fb      	ldr	r3, [r7, #12]
}
 8006c6c:	4618      	mov	r0, r3
 8006c6e:	3714      	adds	r7, #20
 8006c70:	46bd      	mov	sp, r7
 8006c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c76:	4770      	bx	lr
 8006c78:	08006c7d 	.word	0x08006c7d

08006c7c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006c7c:	b480      	push	{r7}
 8006c7e:	b085      	sub	sp, #20
 8006c80:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006c82:	2300      	movs	r3, #0
 8006c84:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006c86:	4b13      	ldr	r3, [pc, #76]	@ (8006cd4 <prvTaskExitError+0x58>)
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c8e:	d00b      	beq.n	8006ca8 <prvTaskExitError+0x2c>
	__asm volatile
 8006c90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c94:	f383 8811 	msr	BASEPRI, r3
 8006c98:	f3bf 8f6f 	isb	sy
 8006c9c:	f3bf 8f4f 	dsb	sy
 8006ca0:	60fb      	str	r3, [r7, #12]
}
 8006ca2:	bf00      	nop
 8006ca4:	bf00      	nop
 8006ca6:	e7fd      	b.n	8006ca4 <prvTaskExitError+0x28>
	__asm volatile
 8006ca8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cac:	f383 8811 	msr	BASEPRI, r3
 8006cb0:	f3bf 8f6f 	isb	sy
 8006cb4:	f3bf 8f4f 	dsb	sy
 8006cb8:	60bb      	str	r3, [r7, #8]
}
 8006cba:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006cbc:	bf00      	nop
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d0fc      	beq.n	8006cbe <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006cc4:	bf00      	nop
 8006cc6:	bf00      	nop
 8006cc8:	3714      	adds	r7, #20
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd0:	4770      	bx	lr
 8006cd2:	bf00      	nop
 8006cd4:	20000010 	.word	0x20000010
	...

08006ce0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006ce0:	4b07      	ldr	r3, [pc, #28]	@ (8006d00 <pxCurrentTCBConst2>)
 8006ce2:	6819      	ldr	r1, [r3, #0]
 8006ce4:	6808      	ldr	r0, [r1, #0]
 8006ce6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cea:	f380 8809 	msr	PSP, r0
 8006cee:	f3bf 8f6f 	isb	sy
 8006cf2:	f04f 0000 	mov.w	r0, #0
 8006cf6:	f380 8811 	msr	BASEPRI, r0
 8006cfa:	4770      	bx	lr
 8006cfc:	f3af 8000 	nop.w

08006d00 <pxCurrentTCBConst2>:
 8006d00:	20000ef4 	.word	0x20000ef4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006d04:	bf00      	nop
 8006d06:	bf00      	nop

08006d08 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006d08:	4808      	ldr	r0, [pc, #32]	@ (8006d2c <prvPortStartFirstTask+0x24>)
 8006d0a:	6800      	ldr	r0, [r0, #0]
 8006d0c:	6800      	ldr	r0, [r0, #0]
 8006d0e:	f380 8808 	msr	MSP, r0
 8006d12:	f04f 0000 	mov.w	r0, #0
 8006d16:	f380 8814 	msr	CONTROL, r0
 8006d1a:	b662      	cpsie	i
 8006d1c:	b661      	cpsie	f
 8006d1e:	f3bf 8f4f 	dsb	sy
 8006d22:	f3bf 8f6f 	isb	sy
 8006d26:	df00      	svc	0
 8006d28:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006d2a:	bf00      	nop
 8006d2c:	e000ed08 	.word	0xe000ed08

08006d30 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006d30:	b580      	push	{r7, lr}
 8006d32:	b086      	sub	sp, #24
 8006d34:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006d36:	4b47      	ldr	r3, [pc, #284]	@ (8006e54 <xPortStartScheduler+0x124>)
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	4a47      	ldr	r2, [pc, #284]	@ (8006e58 <xPortStartScheduler+0x128>)
 8006d3c:	4293      	cmp	r3, r2
 8006d3e:	d10b      	bne.n	8006d58 <xPortStartScheduler+0x28>
	__asm volatile
 8006d40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d44:	f383 8811 	msr	BASEPRI, r3
 8006d48:	f3bf 8f6f 	isb	sy
 8006d4c:	f3bf 8f4f 	dsb	sy
 8006d50:	60fb      	str	r3, [r7, #12]
}
 8006d52:	bf00      	nop
 8006d54:	bf00      	nop
 8006d56:	e7fd      	b.n	8006d54 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006d58:	4b3e      	ldr	r3, [pc, #248]	@ (8006e54 <xPortStartScheduler+0x124>)
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	4a3f      	ldr	r2, [pc, #252]	@ (8006e5c <xPortStartScheduler+0x12c>)
 8006d5e:	4293      	cmp	r3, r2
 8006d60:	d10b      	bne.n	8006d7a <xPortStartScheduler+0x4a>
	__asm volatile
 8006d62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d66:	f383 8811 	msr	BASEPRI, r3
 8006d6a:	f3bf 8f6f 	isb	sy
 8006d6e:	f3bf 8f4f 	dsb	sy
 8006d72:	613b      	str	r3, [r7, #16]
}
 8006d74:	bf00      	nop
 8006d76:	bf00      	nop
 8006d78:	e7fd      	b.n	8006d76 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006d7a:	4b39      	ldr	r3, [pc, #228]	@ (8006e60 <xPortStartScheduler+0x130>)
 8006d7c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006d7e:	697b      	ldr	r3, [r7, #20]
 8006d80:	781b      	ldrb	r3, [r3, #0]
 8006d82:	b2db      	uxtb	r3, r3
 8006d84:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006d86:	697b      	ldr	r3, [r7, #20]
 8006d88:	22ff      	movs	r2, #255	@ 0xff
 8006d8a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006d8c:	697b      	ldr	r3, [r7, #20]
 8006d8e:	781b      	ldrb	r3, [r3, #0]
 8006d90:	b2db      	uxtb	r3, r3
 8006d92:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006d94:	78fb      	ldrb	r3, [r7, #3]
 8006d96:	b2db      	uxtb	r3, r3
 8006d98:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006d9c:	b2da      	uxtb	r2, r3
 8006d9e:	4b31      	ldr	r3, [pc, #196]	@ (8006e64 <xPortStartScheduler+0x134>)
 8006da0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006da2:	4b31      	ldr	r3, [pc, #196]	@ (8006e68 <xPortStartScheduler+0x138>)
 8006da4:	2207      	movs	r2, #7
 8006da6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006da8:	e009      	b.n	8006dbe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8006daa:	4b2f      	ldr	r3, [pc, #188]	@ (8006e68 <xPortStartScheduler+0x138>)
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	3b01      	subs	r3, #1
 8006db0:	4a2d      	ldr	r2, [pc, #180]	@ (8006e68 <xPortStartScheduler+0x138>)
 8006db2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006db4:	78fb      	ldrb	r3, [r7, #3]
 8006db6:	b2db      	uxtb	r3, r3
 8006db8:	005b      	lsls	r3, r3, #1
 8006dba:	b2db      	uxtb	r3, r3
 8006dbc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006dbe:	78fb      	ldrb	r3, [r7, #3]
 8006dc0:	b2db      	uxtb	r3, r3
 8006dc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006dc6:	2b80      	cmp	r3, #128	@ 0x80
 8006dc8:	d0ef      	beq.n	8006daa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006dca:	4b27      	ldr	r3, [pc, #156]	@ (8006e68 <xPortStartScheduler+0x138>)
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	f1c3 0307 	rsb	r3, r3, #7
 8006dd2:	2b04      	cmp	r3, #4
 8006dd4:	d00b      	beq.n	8006dee <xPortStartScheduler+0xbe>
	__asm volatile
 8006dd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dda:	f383 8811 	msr	BASEPRI, r3
 8006dde:	f3bf 8f6f 	isb	sy
 8006de2:	f3bf 8f4f 	dsb	sy
 8006de6:	60bb      	str	r3, [r7, #8]
}
 8006de8:	bf00      	nop
 8006dea:	bf00      	nop
 8006dec:	e7fd      	b.n	8006dea <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006dee:	4b1e      	ldr	r3, [pc, #120]	@ (8006e68 <xPortStartScheduler+0x138>)
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	021b      	lsls	r3, r3, #8
 8006df4:	4a1c      	ldr	r2, [pc, #112]	@ (8006e68 <xPortStartScheduler+0x138>)
 8006df6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006df8:	4b1b      	ldr	r3, [pc, #108]	@ (8006e68 <xPortStartScheduler+0x138>)
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006e00:	4a19      	ldr	r2, [pc, #100]	@ (8006e68 <xPortStartScheduler+0x138>)
 8006e02:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	b2da      	uxtb	r2, r3
 8006e08:	697b      	ldr	r3, [r7, #20]
 8006e0a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006e0c:	4b17      	ldr	r3, [pc, #92]	@ (8006e6c <xPortStartScheduler+0x13c>)
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	4a16      	ldr	r2, [pc, #88]	@ (8006e6c <xPortStartScheduler+0x13c>)
 8006e12:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006e16:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006e18:	4b14      	ldr	r3, [pc, #80]	@ (8006e6c <xPortStartScheduler+0x13c>)
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	4a13      	ldr	r2, [pc, #76]	@ (8006e6c <xPortStartScheduler+0x13c>)
 8006e1e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006e22:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006e24:	f000 f8da 	bl	8006fdc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006e28:	4b11      	ldr	r3, [pc, #68]	@ (8006e70 <xPortStartScheduler+0x140>)
 8006e2a:	2200      	movs	r2, #0
 8006e2c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006e2e:	f000 f8f9 	bl	8007024 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006e32:	4b10      	ldr	r3, [pc, #64]	@ (8006e74 <xPortStartScheduler+0x144>)
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	4a0f      	ldr	r2, [pc, #60]	@ (8006e74 <xPortStartScheduler+0x144>)
 8006e38:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8006e3c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006e3e:	f7ff ff63 	bl	8006d08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006e42:	f7ff f83b 	bl	8005ebc <vTaskSwitchContext>
	prvTaskExitError();
 8006e46:	f7ff ff19 	bl	8006c7c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006e4a:	2300      	movs	r3, #0
}
 8006e4c:	4618      	mov	r0, r3
 8006e4e:	3718      	adds	r7, #24
 8006e50:	46bd      	mov	sp, r7
 8006e52:	bd80      	pop	{r7, pc}
 8006e54:	e000ed00 	.word	0xe000ed00
 8006e58:	410fc271 	.word	0x410fc271
 8006e5c:	410fc270 	.word	0x410fc270
 8006e60:	e000e400 	.word	0xe000e400
 8006e64:	20001520 	.word	0x20001520
 8006e68:	20001524 	.word	0x20001524
 8006e6c:	e000ed20 	.word	0xe000ed20
 8006e70:	20000010 	.word	0x20000010
 8006e74:	e000ef34 	.word	0xe000ef34

08006e78 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006e78:	b480      	push	{r7}
 8006e7a:	b083      	sub	sp, #12
 8006e7c:	af00      	add	r7, sp, #0
	__asm volatile
 8006e7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e82:	f383 8811 	msr	BASEPRI, r3
 8006e86:	f3bf 8f6f 	isb	sy
 8006e8a:	f3bf 8f4f 	dsb	sy
 8006e8e:	607b      	str	r3, [r7, #4]
}
 8006e90:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006e92:	4b10      	ldr	r3, [pc, #64]	@ (8006ed4 <vPortEnterCritical+0x5c>)
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	3301      	adds	r3, #1
 8006e98:	4a0e      	ldr	r2, [pc, #56]	@ (8006ed4 <vPortEnterCritical+0x5c>)
 8006e9a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006e9c:	4b0d      	ldr	r3, [pc, #52]	@ (8006ed4 <vPortEnterCritical+0x5c>)
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	2b01      	cmp	r3, #1
 8006ea2:	d110      	bne.n	8006ec6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006ea4:	4b0c      	ldr	r3, [pc, #48]	@ (8006ed8 <vPortEnterCritical+0x60>)
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	b2db      	uxtb	r3, r3
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d00b      	beq.n	8006ec6 <vPortEnterCritical+0x4e>
	__asm volatile
 8006eae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006eb2:	f383 8811 	msr	BASEPRI, r3
 8006eb6:	f3bf 8f6f 	isb	sy
 8006eba:	f3bf 8f4f 	dsb	sy
 8006ebe:	603b      	str	r3, [r7, #0]
}
 8006ec0:	bf00      	nop
 8006ec2:	bf00      	nop
 8006ec4:	e7fd      	b.n	8006ec2 <vPortEnterCritical+0x4a>
	}
}
 8006ec6:	bf00      	nop
 8006ec8:	370c      	adds	r7, #12
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed0:	4770      	bx	lr
 8006ed2:	bf00      	nop
 8006ed4:	20000010 	.word	0x20000010
 8006ed8:	e000ed04 	.word	0xe000ed04

08006edc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006edc:	b480      	push	{r7}
 8006ede:	b083      	sub	sp, #12
 8006ee0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006ee2:	4b12      	ldr	r3, [pc, #72]	@ (8006f2c <vPortExitCritical+0x50>)
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d10b      	bne.n	8006f02 <vPortExitCritical+0x26>
	__asm volatile
 8006eea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006eee:	f383 8811 	msr	BASEPRI, r3
 8006ef2:	f3bf 8f6f 	isb	sy
 8006ef6:	f3bf 8f4f 	dsb	sy
 8006efa:	607b      	str	r3, [r7, #4]
}
 8006efc:	bf00      	nop
 8006efe:	bf00      	nop
 8006f00:	e7fd      	b.n	8006efe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006f02:	4b0a      	ldr	r3, [pc, #40]	@ (8006f2c <vPortExitCritical+0x50>)
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	3b01      	subs	r3, #1
 8006f08:	4a08      	ldr	r2, [pc, #32]	@ (8006f2c <vPortExitCritical+0x50>)
 8006f0a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006f0c:	4b07      	ldr	r3, [pc, #28]	@ (8006f2c <vPortExitCritical+0x50>)
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d105      	bne.n	8006f20 <vPortExitCritical+0x44>
 8006f14:	2300      	movs	r3, #0
 8006f16:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006f18:	683b      	ldr	r3, [r7, #0]
 8006f1a:	f383 8811 	msr	BASEPRI, r3
}
 8006f1e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006f20:	bf00      	nop
 8006f22:	370c      	adds	r7, #12
 8006f24:	46bd      	mov	sp, r7
 8006f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2a:	4770      	bx	lr
 8006f2c:	20000010 	.word	0x20000010

08006f30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006f30:	f3ef 8009 	mrs	r0, PSP
 8006f34:	f3bf 8f6f 	isb	sy
 8006f38:	4b15      	ldr	r3, [pc, #84]	@ (8006f90 <pxCurrentTCBConst>)
 8006f3a:	681a      	ldr	r2, [r3, #0]
 8006f3c:	f01e 0f10 	tst.w	lr, #16
 8006f40:	bf08      	it	eq
 8006f42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006f46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f4a:	6010      	str	r0, [r2, #0]
 8006f4c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006f50:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006f54:	f380 8811 	msr	BASEPRI, r0
 8006f58:	f3bf 8f4f 	dsb	sy
 8006f5c:	f3bf 8f6f 	isb	sy
 8006f60:	f7fe ffac 	bl	8005ebc <vTaskSwitchContext>
 8006f64:	f04f 0000 	mov.w	r0, #0
 8006f68:	f380 8811 	msr	BASEPRI, r0
 8006f6c:	bc09      	pop	{r0, r3}
 8006f6e:	6819      	ldr	r1, [r3, #0]
 8006f70:	6808      	ldr	r0, [r1, #0]
 8006f72:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f76:	f01e 0f10 	tst.w	lr, #16
 8006f7a:	bf08      	it	eq
 8006f7c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006f80:	f380 8809 	msr	PSP, r0
 8006f84:	f3bf 8f6f 	isb	sy
 8006f88:	4770      	bx	lr
 8006f8a:	bf00      	nop
 8006f8c:	f3af 8000 	nop.w

08006f90 <pxCurrentTCBConst>:
 8006f90:	20000ef4 	.word	0x20000ef4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006f94:	bf00      	nop
 8006f96:	bf00      	nop

08006f98 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006f98:	b580      	push	{r7, lr}
 8006f9a:	b082      	sub	sp, #8
 8006f9c:	af00      	add	r7, sp, #0
	__asm volatile
 8006f9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fa2:	f383 8811 	msr	BASEPRI, r3
 8006fa6:	f3bf 8f6f 	isb	sy
 8006faa:	f3bf 8f4f 	dsb	sy
 8006fae:	607b      	str	r3, [r7, #4]
}
 8006fb0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006fb2:	f7fe fec9 	bl	8005d48 <xTaskIncrementTick>
 8006fb6:	4603      	mov	r3, r0
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d003      	beq.n	8006fc4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006fbc:	4b06      	ldr	r3, [pc, #24]	@ (8006fd8 <xPortSysTickHandler+0x40>)
 8006fbe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006fc2:	601a      	str	r2, [r3, #0]
 8006fc4:	2300      	movs	r3, #0
 8006fc6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	f383 8811 	msr	BASEPRI, r3
}
 8006fce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006fd0:	bf00      	nop
 8006fd2:	3708      	adds	r7, #8
 8006fd4:	46bd      	mov	sp, r7
 8006fd6:	bd80      	pop	{r7, pc}
 8006fd8:	e000ed04 	.word	0xe000ed04

08006fdc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006fdc:	b480      	push	{r7}
 8006fde:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006fe0:	4b0b      	ldr	r3, [pc, #44]	@ (8007010 <vPortSetupTimerInterrupt+0x34>)
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006fe6:	4b0b      	ldr	r3, [pc, #44]	@ (8007014 <vPortSetupTimerInterrupt+0x38>)
 8006fe8:	2200      	movs	r2, #0
 8006fea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006fec:	4b0a      	ldr	r3, [pc, #40]	@ (8007018 <vPortSetupTimerInterrupt+0x3c>)
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	4a0a      	ldr	r2, [pc, #40]	@ (800701c <vPortSetupTimerInterrupt+0x40>)
 8006ff2:	fba2 2303 	umull	r2, r3, r2, r3
 8006ff6:	099b      	lsrs	r3, r3, #6
 8006ff8:	4a09      	ldr	r2, [pc, #36]	@ (8007020 <vPortSetupTimerInterrupt+0x44>)
 8006ffa:	3b01      	subs	r3, #1
 8006ffc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006ffe:	4b04      	ldr	r3, [pc, #16]	@ (8007010 <vPortSetupTimerInterrupt+0x34>)
 8007000:	2207      	movs	r2, #7
 8007002:	601a      	str	r2, [r3, #0]
}
 8007004:	bf00      	nop
 8007006:	46bd      	mov	sp, r7
 8007008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700c:	4770      	bx	lr
 800700e:	bf00      	nop
 8007010:	e000e010 	.word	0xe000e010
 8007014:	e000e018 	.word	0xe000e018
 8007018:	20000004 	.word	0x20000004
 800701c:	10624dd3 	.word	0x10624dd3
 8007020:	e000e014 	.word	0xe000e014

08007024 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007024:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007034 <vPortEnableVFP+0x10>
 8007028:	6801      	ldr	r1, [r0, #0]
 800702a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800702e:	6001      	str	r1, [r0, #0]
 8007030:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007032:	bf00      	nop
 8007034:	e000ed88 	.word	0xe000ed88

08007038 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007038:	b480      	push	{r7}
 800703a:	b085      	sub	sp, #20
 800703c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800703e:	f3ef 8305 	mrs	r3, IPSR
 8007042:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	2b0f      	cmp	r3, #15
 8007048:	d915      	bls.n	8007076 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800704a:	4a18      	ldr	r2, [pc, #96]	@ (80070ac <vPortValidateInterruptPriority+0x74>)
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	4413      	add	r3, r2
 8007050:	781b      	ldrb	r3, [r3, #0]
 8007052:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007054:	4b16      	ldr	r3, [pc, #88]	@ (80070b0 <vPortValidateInterruptPriority+0x78>)
 8007056:	781b      	ldrb	r3, [r3, #0]
 8007058:	7afa      	ldrb	r2, [r7, #11]
 800705a:	429a      	cmp	r2, r3
 800705c:	d20b      	bcs.n	8007076 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800705e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007062:	f383 8811 	msr	BASEPRI, r3
 8007066:	f3bf 8f6f 	isb	sy
 800706a:	f3bf 8f4f 	dsb	sy
 800706e:	607b      	str	r3, [r7, #4]
}
 8007070:	bf00      	nop
 8007072:	bf00      	nop
 8007074:	e7fd      	b.n	8007072 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007076:	4b0f      	ldr	r3, [pc, #60]	@ (80070b4 <vPortValidateInterruptPriority+0x7c>)
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800707e:	4b0e      	ldr	r3, [pc, #56]	@ (80070b8 <vPortValidateInterruptPriority+0x80>)
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	429a      	cmp	r2, r3
 8007084:	d90b      	bls.n	800709e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007086:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800708a:	f383 8811 	msr	BASEPRI, r3
 800708e:	f3bf 8f6f 	isb	sy
 8007092:	f3bf 8f4f 	dsb	sy
 8007096:	603b      	str	r3, [r7, #0]
}
 8007098:	bf00      	nop
 800709a:	bf00      	nop
 800709c:	e7fd      	b.n	800709a <vPortValidateInterruptPriority+0x62>
	}
 800709e:	bf00      	nop
 80070a0:	3714      	adds	r7, #20
 80070a2:	46bd      	mov	sp, r7
 80070a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a8:	4770      	bx	lr
 80070aa:	bf00      	nop
 80070ac:	e000e3f0 	.word	0xe000e3f0
 80070b0:	20001520 	.word	0x20001520
 80070b4:	e000ed0c 	.word	0xe000ed0c
 80070b8:	20001524 	.word	0x20001524

080070bc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80070bc:	b580      	push	{r7, lr}
 80070be:	b08a      	sub	sp, #40	@ 0x28
 80070c0:	af00      	add	r7, sp, #0
 80070c2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80070c4:	2300      	movs	r3, #0
 80070c6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80070c8:	f7fe fd82 	bl	8005bd0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80070cc:	4b5c      	ldr	r3, [pc, #368]	@ (8007240 <pvPortMalloc+0x184>)
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d101      	bne.n	80070d8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80070d4:	f000 f924 	bl	8007320 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80070d8:	4b5a      	ldr	r3, [pc, #360]	@ (8007244 <pvPortMalloc+0x188>)
 80070da:	681a      	ldr	r2, [r3, #0]
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	4013      	ands	r3, r2
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	f040 8095 	bne.w	8007210 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d01e      	beq.n	800712a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80070ec:	2208      	movs	r2, #8
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	4413      	add	r3, r2
 80070f2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	f003 0307 	and.w	r3, r3, #7
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d015      	beq.n	800712a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	f023 0307 	bic.w	r3, r3, #7
 8007104:	3308      	adds	r3, #8
 8007106:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	f003 0307 	and.w	r3, r3, #7
 800710e:	2b00      	cmp	r3, #0
 8007110:	d00b      	beq.n	800712a <pvPortMalloc+0x6e>
	__asm volatile
 8007112:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007116:	f383 8811 	msr	BASEPRI, r3
 800711a:	f3bf 8f6f 	isb	sy
 800711e:	f3bf 8f4f 	dsb	sy
 8007122:	617b      	str	r3, [r7, #20]
}
 8007124:	bf00      	nop
 8007126:	bf00      	nop
 8007128:	e7fd      	b.n	8007126 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	2b00      	cmp	r3, #0
 800712e:	d06f      	beq.n	8007210 <pvPortMalloc+0x154>
 8007130:	4b45      	ldr	r3, [pc, #276]	@ (8007248 <pvPortMalloc+0x18c>)
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	687a      	ldr	r2, [r7, #4]
 8007136:	429a      	cmp	r2, r3
 8007138:	d86a      	bhi.n	8007210 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800713a:	4b44      	ldr	r3, [pc, #272]	@ (800724c <pvPortMalloc+0x190>)
 800713c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800713e:	4b43      	ldr	r3, [pc, #268]	@ (800724c <pvPortMalloc+0x190>)
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007144:	e004      	b.n	8007150 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007148:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800714a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007152:	685b      	ldr	r3, [r3, #4]
 8007154:	687a      	ldr	r2, [r7, #4]
 8007156:	429a      	cmp	r2, r3
 8007158:	d903      	bls.n	8007162 <pvPortMalloc+0xa6>
 800715a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	2b00      	cmp	r3, #0
 8007160:	d1f1      	bne.n	8007146 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007162:	4b37      	ldr	r3, [pc, #220]	@ (8007240 <pvPortMalloc+0x184>)
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007168:	429a      	cmp	r2, r3
 800716a:	d051      	beq.n	8007210 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800716c:	6a3b      	ldr	r3, [r7, #32]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	2208      	movs	r2, #8
 8007172:	4413      	add	r3, r2
 8007174:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007178:	681a      	ldr	r2, [r3, #0]
 800717a:	6a3b      	ldr	r3, [r7, #32]
 800717c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800717e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007180:	685a      	ldr	r2, [r3, #4]
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	1ad2      	subs	r2, r2, r3
 8007186:	2308      	movs	r3, #8
 8007188:	005b      	lsls	r3, r3, #1
 800718a:	429a      	cmp	r2, r3
 800718c:	d920      	bls.n	80071d0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800718e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	4413      	add	r3, r2
 8007194:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007196:	69bb      	ldr	r3, [r7, #24]
 8007198:	f003 0307 	and.w	r3, r3, #7
 800719c:	2b00      	cmp	r3, #0
 800719e:	d00b      	beq.n	80071b8 <pvPortMalloc+0xfc>
	__asm volatile
 80071a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071a4:	f383 8811 	msr	BASEPRI, r3
 80071a8:	f3bf 8f6f 	isb	sy
 80071ac:	f3bf 8f4f 	dsb	sy
 80071b0:	613b      	str	r3, [r7, #16]
}
 80071b2:	bf00      	nop
 80071b4:	bf00      	nop
 80071b6:	e7fd      	b.n	80071b4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80071b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071ba:	685a      	ldr	r2, [r3, #4]
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	1ad2      	subs	r2, r2, r3
 80071c0:	69bb      	ldr	r3, [r7, #24]
 80071c2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80071c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071c6:	687a      	ldr	r2, [r7, #4]
 80071c8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80071ca:	69b8      	ldr	r0, [r7, #24]
 80071cc:	f000 f90a 	bl	80073e4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80071d0:	4b1d      	ldr	r3, [pc, #116]	@ (8007248 <pvPortMalloc+0x18c>)
 80071d2:	681a      	ldr	r2, [r3, #0]
 80071d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071d6:	685b      	ldr	r3, [r3, #4]
 80071d8:	1ad3      	subs	r3, r2, r3
 80071da:	4a1b      	ldr	r2, [pc, #108]	@ (8007248 <pvPortMalloc+0x18c>)
 80071dc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80071de:	4b1a      	ldr	r3, [pc, #104]	@ (8007248 <pvPortMalloc+0x18c>)
 80071e0:	681a      	ldr	r2, [r3, #0]
 80071e2:	4b1b      	ldr	r3, [pc, #108]	@ (8007250 <pvPortMalloc+0x194>)
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	429a      	cmp	r2, r3
 80071e8:	d203      	bcs.n	80071f2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80071ea:	4b17      	ldr	r3, [pc, #92]	@ (8007248 <pvPortMalloc+0x18c>)
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	4a18      	ldr	r2, [pc, #96]	@ (8007250 <pvPortMalloc+0x194>)
 80071f0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80071f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071f4:	685a      	ldr	r2, [r3, #4]
 80071f6:	4b13      	ldr	r3, [pc, #76]	@ (8007244 <pvPortMalloc+0x188>)
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	431a      	orrs	r2, r3
 80071fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071fe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007202:	2200      	movs	r2, #0
 8007204:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007206:	4b13      	ldr	r3, [pc, #76]	@ (8007254 <pvPortMalloc+0x198>)
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	3301      	adds	r3, #1
 800720c:	4a11      	ldr	r2, [pc, #68]	@ (8007254 <pvPortMalloc+0x198>)
 800720e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007210:	f7fe fcec 	bl	8005bec <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007214:	69fb      	ldr	r3, [r7, #28]
 8007216:	f003 0307 	and.w	r3, r3, #7
 800721a:	2b00      	cmp	r3, #0
 800721c:	d00b      	beq.n	8007236 <pvPortMalloc+0x17a>
	__asm volatile
 800721e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007222:	f383 8811 	msr	BASEPRI, r3
 8007226:	f3bf 8f6f 	isb	sy
 800722a:	f3bf 8f4f 	dsb	sy
 800722e:	60fb      	str	r3, [r7, #12]
}
 8007230:	bf00      	nop
 8007232:	bf00      	nop
 8007234:	e7fd      	b.n	8007232 <pvPortMalloc+0x176>
	return pvReturn;
 8007236:	69fb      	ldr	r3, [r7, #28]
}
 8007238:	4618      	mov	r0, r3
 800723a:	3728      	adds	r7, #40	@ 0x28
 800723c:	46bd      	mov	sp, r7
 800723e:	bd80      	pop	{r7, pc}
 8007240:	20005130 	.word	0x20005130
 8007244:	20005144 	.word	0x20005144
 8007248:	20005134 	.word	0x20005134
 800724c:	20005128 	.word	0x20005128
 8007250:	20005138 	.word	0x20005138
 8007254:	2000513c 	.word	0x2000513c

08007258 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007258:	b580      	push	{r7, lr}
 800725a:	b086      	sub	sp, #24
 800725c:	af00      	add	r7, sp, #0
 800725e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	2b00      	cmp	r3, #0
 8007268:	d04f      	beq.n	800730a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800726a:	2308      	movs	r3, #8
 800726c:	425b      	negs	r3, r3
 800726e:	697a      	ldr	r2, [r7, #20]
 8007270:	4413      	add	r3, r2
 8007272:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007274:	697b      	ldr	r3, [r7, #20]
 8007276:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007278:	693b      	ldr	r3, [r7, #16]
 800727a:	685a      	ldr	r2, [r3, #4]
 800727c:	4b25      	ldr	r3, [pc, #148]	@ (8007314 <vPortFree+0xbc>)
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	4013      	ands	r3, r2
 8007282:	2b00      	cmp	r3, #0
 8007284:	d10b      	bne.n	800729e <vPortFree+0x46>
	__asm volatile
 8007286:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800728a:	f383 8811 	msr	BASEPRI, r3
 800728e:	f3bf 8f6f 	isb	sy
 8007292:	f3bf 8f4f 	dsb	sy
 8007296:	60fb      	str	r3, [r7, #12]
}
 8007298:	bf00      	nop
 800729a:	bf00      	nop
 800729c:	e7fd      	b.n	800729a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800729e:	693b      	ldr	r3, [r7, #16]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d00b      	beq.n	80072be <vPortFree+0x66>
	__asm volatile
 80072a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072aa:	f383 8811 	msr	BASEPRI, r3
 80072ae:	f3bf 8f6f 	isb	sy
 80072b2:	f3bf 8f4f 	dsb	sy
 80072b6:	60bb      	str	r3, [r7, #8]
}
 80072b8:	bf00      	nop
 80072ba:	bf00      	nop
 80072bc:	e7fd      	b.n	80072ba <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80072be:	693b      	ldr	r3, [r7, #16]
 80072c0:	685a      	ldr	r2, [r3, #4]
 80072c2:	4b14      	ldr	r3, [pc, #80]	@ (8007314 <vPortFree+0xbc>)
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	4013      	ands	r3, r2
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d01e      	beq.n	800730a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80072cc:	693b      	ldr	r3, [r7, #16]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d11a      	bne.n	800730a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80072d4:	693b      	ldr	r3, [r7, #16]
 80072d6:	685a      	ldr	r2, [r3, #4]
 80072d8:	4b0e      	ldr	r3, [pc, #56]	@ (8007314 <vPortFree+0xbc>)
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	43db      	mvns	r3, r3
 80072de:	401a      	ands	r2, r3
 80072e0:	693b      	ldr	r3, [r7, #16]
 80072e2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80072e4:	f7fe fc74 	bl	8005bd0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80072e8:	693b      	ldr	r3, [r7, #16]
 80072ea:	685a      	ldr	r2, [r3, #4]
 80072ec:	4b0a      	ldr	r3, [pc, #40]	@ (8007318 <vPortFree+0xc0>)
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	4413      	add	r3, r2
 80072f2:	4a09      	ldr	r2, [pc, #36]	@ (8007318 <vPortFree+0xc0>)
 80072f4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80072f6:	6938      	ldr	r0, [r7, #16]
 80072f8:	f000 f874 	bl	80073e4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80072fc:	4b07      	ldr	r3, [pc, #28]	@ (800731c <vPortFree+0xc4>)
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	3301      	adds	r3, #1
 8007302:	4a06      	ldr	r2, [pc, #24]	@ (800731c <vPortFree+0xc4>)
 8007304:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007306:	f7fe fc71 	bl	8005bec <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800730a:	bf00      	nop
 800730c:	3718      	adds	r7, #24
 800730e:	46bd      	mov	sp, r7
 8007310:	bd80      	pop	{r7, pc}
 8007312:	bf00      	nop
 8007314:	20005144 	.word	0x20005144
 8007318:	20005134 	.word	0x20005134
 800731c:	20005140 	.word	0x20005140

08007320 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007320:	b480      	push	{r7}
 8007322:	b085      	sub	sp, #20
 8007324:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007326:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800732a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800732c:	4b27      	ldr	r3, [pc, #156]	@ (80073cc <prvHeapInit+0xac>)
 800732e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	f003 0307 	and.w	r3, r3, #7
 8007336:	2b00      	cmp	r3, #0
 8007338:	d00c      	beq.n	8007354 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	3307      	adds	r3, #7
 800733e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	f023 0307 	bic.w	r3, r3, #7
 8007346:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007348:	68ba      	ldr	r2, [r7, #8]
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	1ad3      	subs	r3, r2, r3
 800734e:	4a1f      	ldr	r2, [pc, #124]	@ (80073cc <prvHeapInit+0xac>)
 8007350:	4413      	add	r3, r2
 8007352:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007358:	4a1d      	ldr	r2, [pc, #116]	@ (80073d0 <prvHeapInit+0xb0>)
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800735e:	4b1c      	ldr	r3, [pc, #112]	@ (80073d0 <prvHeapInit+0xb0>)
 8007360:	2200      	movs	r2, #0
 8007362:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	68ba      	ldr	r2, [r7, #8]
 8007368:	4413      	add	r3, r2
 800736a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800736c:	2208      	movs	r2, #8
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	1a9b      	subs	r3, r3, r2
 8007372:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	f023 0307 	bic.w	r3, r3, #7
 800737a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	4a15      	ldr	r2, [pc, #84]	@ (80073d4 <prvHeapInit+0xb4>)
 8007380:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007382:	4b14      	ldr	r3, [pc, #80]	@ (80073d4 <prvHeapInit+0xb4>)
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	2200      	movs	r2, #0
 8007388:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800738a:	4b12      	ldr	r3, [pc, #72]	@ (80073d4 <prvHeapInit+0xb4>)
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	2200      	movs	r2, #0
 8007390:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007396:	683b      	ldr	r3, [r7, #0]
 8007398:	68fa      	ldr	r2, [r7, #12]
 800739a:	1ad2      	subs	r2, r2, r3
 800739c:	683b      	ldr	r3, [r7, #0]
 800739e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80073a0:	4b0c      	ldr	r3, [pc, #48]	@ (80073d4 <prvHeapInit+0xb4>)
 80073a2:	681a      	ldr	r2, [r3, #0]
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80073a8:	683b      	ldr	r3, [r7, #0]
 80073aa:	685b      	ldr	r3, [r3, #4]
 80073ac:	4a0a      	ldr	r2, [pc, #40]	@ (80073d8 <prvHeapInit+0xb8>)
 80073ae:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80073b0:	683b      	ldr	r3, [r7, #0]
 80073b2:	685b      	ldr	r3, [r3, #4]
 80073b4:	4a09      	ldr	r2, [pc, #36]	@ (80073dc <prvHeapInit+0xbc>)
 80073b6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80073b8:	4b09      	ldr	r3, [pc, #36]	@ (80073e0 <prvHeapInit+0xc0>)
 80073ba:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80073be:	601a      	str	r2, [r3, #0]
}
 80073c0:	bf00      	nop
 80073c2:	3714      	adds	r7, #20
 80073c4:	46bd      	mov	sp, r7
 80073c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ca:	4770      	bx	lr
 80073cc:	20001528 	.word	0x20001528
 80073d0:	20005128 	.word	0x20005128
 80073d4:	20005130 	.word	0x20005130
 80073d8:	20005138 	.word	0x20005138
 80073dc:	20005134 	.word	0x20005134
 80073e0:	20005144 	.word	0x20005144

080073e4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80073e4:	b480      	push	{r7}
 80073e6:	b085      	sub	sp, #20
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80073ec:	4b28      	ldr	r3, [pc, #160]	@ (8007490 <prvInsertBlockIntoFreeList+0xac>)
 80073ee:	60fb      	str	r3, [r7, #12]
 80073f0:	e002      	b.n	80073f8 <prvInsertBlockIntoFreeList+0x14>
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	60fb      	str	r3, [r7, #12]
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	687a      	ldr	r2, [r7, #4]
 80073fe:	429a      	cmp	r2, r3
 8007400:	d8f7      	bhi.n	80073f2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	685b      	ldr	r3, [r3, #4]
 800740a:	68ba      	ldr	r2, [r7, #8]
 800740c:	4413      	add	r3, r2
 800740e:	687a      	ldr	r2, [r7, #4]
 8007410:	429a      	cmp	r2, r3
 8007412:	d108      	bne.n	8007426 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	685a      	ldr	r2, [r3, #4]
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	685b      	ldr	r3, [r3, #4]
 800741c:	441a      	add	r2, r3
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	685b      	ldr	r3, [r3, #4]
 800742e:	68ba      	ldr	r2, [r7, #8]
 8007430:	441a      	add	r2, r3
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	429a      	cmp	r2, r3
 8007438:	d118      	bne.n	800746c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	681a      	ldr	r2, [r3, #0]
 800743e:	4b15      	ldr	r3, [pc, #84]	@ (8007494 <prvInsertBlockIntoFreeList+0xb0>)
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	429a      	cmp	r2, r3
 8007444:	d00d      	beq.n	8007462 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	685a      	ldr	r2, [r3, #4]
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	685b      	ldr	r3, [r3, #4]
 8007450:	441a      	add	r2, r3
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	681a      	ldr	r2, [r3, #0]
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	601a      	str	r2, [r3, #0]
 8007460:	e008      	b.n	8007474 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007462:	4b0c      	ldr	r3, [pc, #48]	@ (8007494 <prvInsertBlockIntoFreeList+0xb0>)
 8007464:	681a      	ldr	r2, [r3, #0]
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	601a      	str	r2, [r3, #0]
 800746a:	e003      	b.n	8007474 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	681a      	ldr	r2, [r3, #0]
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007474:	68fa      	ldr	r2, [r7, #12]
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	429a      	cmp	r2, r3
 800747a:	d002      	beq.n	8007482 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	687a      	ldr	r2, [r7, #4]
 8007480:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007482:	bf00      	nop
 8007484:	3714      	adds	r7, #20
 8007486:	46bd      	mov	sp, r7
 8007488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748c:	4770      	bx	lr
 800748e:	bf00      	nop
 8007490:	20005128 	.word	0x20005128
 8007494:	20005130 	.word	0x20005130

08007498 <memset>:
 8007498:	4402      	add	r2, r0
 800749a:	4603      	mov	r3, r0
 800749c:	4293      	cmp	r3, r2
 800749e:	d100      	bne.n	80074a2 <memset+0xa>
 80074a0:	4770      	bx	lr
 80074a2:	f803 1b01 	strb.w	r1, [r3], #1
 80074a6:	e7f9      	b.n	800749c <memset+0x4>

080074a8 <__libc_init_array>:
 80074a8:	b570      	push	{r4, r5, r6, lr}
 80074aa:	4d0d      	ldr	r5, [pc, #52]	@ (80074e0 <__libc_init_array+0x38>)
 80074ac:	4c0d      	ldr	r4, [pc, #52]	@ (80074e4 <__libc_init_array+0x3c>)
 80074ae:	1b64      	subs	r4, r4, r5
 80074b0:	10a4      	asrs	r4, r4, #2
 80074b2:	2600      	movs	r6, #0
 80074b4:	42a6      	cmp	r6, r4
 80074b6:	d109      	bne.n	80074cc <__libc_init_array+0x24>
 80074b8:	4d0b      	ldr	r5, [pc, #44]	@ (80074e8 <__libc_init_array+0x40>)
 80074ba:	4c0c      	ldr	r4, [pc, #48]	@ (80074ec <__libc_init_array+0x44>)
 80074bc:	f000 f826 	bl	800750c <_init>
 80074c0:	1b64      	subs	r4, r4, r5
 80074c2:	10a4      	asrs	r4, r4, #2
 80074c4:	2600      	movs	r6, #0
 80074c6:	42a6      	cmp	r6, r4
 80074c8:	d105      	bne.n	80074d6 <__libc_init_array+0x2e>
 80074ca:	bd70      	pop	{r4, r5, r6, pc}
 80074cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80074d0:	4798      	blx	r3
 80074d2:	3601      	adds	r6, #1
 80074d4:	e7ee      	b.n	80074b4 <__libc_init_array+0xc>
 80074d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80074da:	4798      	blx	r3
 80074dc:	3601      	adds	r6, #1
 80074de:	e7f2      	b.n	80074c6 <__libc_init_array+0x1e>
 80074e0:	08007870 	.word	0x08007870
 80074e4:	08007870 	.word	0x08007870
 80074e8:	08007870 	.word	0x08007870
 80074ec:	08007874 	.word	0x08007874

080074f0 <memcpy>:
 80074f0:	440a      	add	r2, r1
 80074f2:	4291      	cmp	r1, r2
 80074f4:	f100 33ff 	add.w	r3, r0, #4294967295
 80074f8:	d100      	bne.n	80074fc <memcpy+0xc>
 80074fa:	4770      	bx	lr
 80074fc:	b510      	push	{r4, lr}
 80074fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007502:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007506:	4291      	cmp	r1, r2
 8007508:	d1f9      	bne.n	80074fe <memcpy+0xe>
 800750a:	bd10      	pop	{r4, pc}

0800750c <_init>:
 800750c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800750e:	bf00      	nop
 8007510:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007512:	bc08      	pop	{r3}
 8007514:	469e      	mov	lr, r3
 8007516:	4770      	bx	lr

08007518 <_fini>:
 8007518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800751a:	bf00      	nop
 800751c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800751e:	bc08      	pop	{r3}
 8007520:	469e      	mov	lr, r3
 8007522:	4770      	bx	lr
