Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Apr  2 17:11:54 2024
| Host         : Vista running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file turbostrike_control_sets_placed.rpt
| Design       : turbostrike
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            1 |
|      8 |            3 |
|     10 |            1 |
|     14 |            2 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              34 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             124 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------+---------------------------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal           |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------+---------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                   | uart_tx_data[1]_i_1_n_0               |                1 |              2 |
|  clk_IBUF_BUFG | i_uart_tx/txd_reg_i_2_n_0         | i_uart_tx/txd_reg_i_1_n_0             |                1 |              2 |
|  clk_IBUF_BUFG |                                   |                                       |                2 |              4 |
|  clk_IBUF_BUFG |                                   | i_uart_rx/led_reg[4]                  |                1 |              8 |
|  clk_IBUF_BUFG | i_uart_rx/next_bit                | i_uart_rx/bit_counter[3]_i_1_n_0      |                1 |              8 |
|  clk_IBUF_BUFG | i_uart_tx/bit_counter[3]_i_2_n_0  | i_uart_tx/bit_counter[3]_i_1__0_n_0   |                1 |              8 |
|  clk_IBUF_BUFG |                                   | sw0_IBUF                              |                2 |             10 |
|  clk_IBUF_BUFG |                                   | i_uart_rx/SR[0]                       |                3 |             14 |
|  clk_IBUF_BUFG | i_uart_tx/data_to_send[6]_i_1_n_0 | i_uart_rx/SR[0]                       |                2 |             14 |
|  clk_IBUF_BUFG | i_uart_rx/recieved_data0          | i_uart_rx/recieved_data[7]_i_1_n_0    |                1 |             16 |
|  clk_IBUF_BUFG | i_uart_rx/uart_rx_data[7]_i_1_n_0 | i_uart_rx/SR[0]                       |                2 |             16 |
|  clk_IBUF_BUFG | i_uart_rx/cycle_counter0          | i_uart_rx/cycle_counter[0]_i_1_n_0    |                4 |             30 |
|  clk_IBUF_BUFG | i_uart_tx/txd_reg_i_2_n_0         | i_uart_tx/cycle_counter[0]_i_1__0_n_0 |                4 |             30 |
+----------------+-----------------------------------+---------------------------------------+------------------+----------------+


