// Seed: 1185843161
module module_0 #(
    parameter id_7 = 32'd4
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5 = ~id_3;
  wire  id_6;
  logic _id_7;
  wire [id_7 : -1] id_8, id_9;
  wire  id_10;
  logic id_11 = id_9;
  logic id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_1,
      id_1
  );
  input wire id_2;
  inout supply0 id_1;
  assign id_1 = id_1;
  assign id_3 = id_1;
  assign id_1 = id_1;
  assign id_1 = -1;
  assign id_3 = id_1;
endmodule
