<dec f='llvm/llvm/include/llvm/Support/TargetOpcodes.def' l='40' type='7'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1199' u='r' c='_ZNK4llvm12MachineInstr6isKillEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1262' c='_ZNK4llvm12MachineInstr17isMetaInstructionEv'/>
<doc f='llvm/llvm/include/llvm/Support/TargetOpcodes.def' l='37'>/// KILL - This instruction is a noop that is used only to adjust the
/// liveness of registers. This can be useful when dealing with
/// sub-registers.</doc>
<use f='llvm/llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp' l='1249' c='_ZN4llvm10AsmPrinter16emitFunctionBodyEv'/>
<use f='llvm/llvm/lib/CodeGen/ExpandPostRAPseudos.cpp' l='99' u='r' c='_ZN12_GLOBAL__N_112ExpandPostRA16LowerSubregToRegEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/ExpandPostRAPseudos.cpp' l='112' u='r' c='_ZN12_GLOBAL__N_112ExpandPostRA16LowerSubregToRegEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/ExpandPostRAPseudos.cpp' l='139' u='r' c='_ZN12_GLOBAL__N_112ExpandPostRA9LowerCopyEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/ExpandPostRAPseudos.cpp' l='156' u='r' c='_ZN12_GLOBAL__N_112ExpandPostRA9LowerCopyEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='491' u='r' c='_ZN12_GLOBAL__N_113InlineSpiller24eliminateRedundantSpillsERN4llvm12LiveIntervalEPNS1_6VNInfoE'/>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='1013' u='r' c='_ZN12_GLOBAL__N_113InlineSpiller11insertSpillEN4llvm8RegisterEbNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='1586' u='r' c='_ZN12_GLOBAL__N_116HoistSpillHelper14hoistAllSpillsEv'/>
<use f='llvm/llvm/lib/CodeGen/LiveRangeEdit.cpp' l='349' u='r' c='_ZN4llvm13LiveRangeEdit16eliminateDeadDefEPNS_12MachineInstrERNS_9SetVectorIPNS_12LiveIntervalENS_11SmallVectorIS5_Lj8EEENS_11SmallPtrSetIS5_Lj8EEEEEPNS_9AAResultsE'/>
<use f='llvm/llvm/lib/CodeGen/PatchableFunction.cpp' l='47' c='_ZL19doesNotGeneratecodeRKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='388' u='r' c='_ZNK12_GLOBAL__N_115VirtRegRewriter18handleIdentityCopyERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp' l='978' u='r' c='_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16mergePairedInsnsEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6790' c='_ZNK4llvm11SIInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRInstrInfo.cpp' l='487' c='_ZNK4llvm12AVRInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp' l='166' c='_ZN4llvm17VLIWResourceModel16reserveResourcesEPNS_5SUnitEb'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonNewValueJump.cpp' l='137' u='r' c='_ZL25canBeFeederToNewValueJumpPKN4llvm16HexagonInstrInfoEPKNS_18TargetRegisterInfoENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES8_S8_RNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonNewValueJump.cpp' l='221' u='r' c='_ZL34commonChecksToProhibitNewValueJumpbN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/MSP430/MSP430InstrInfo.cpp' l='295' c='_ZNK4llvm15MSP430InstrInfo18getInstSizeInBytesERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVInstrInfo.cpp' l='507' c='_ZNK4llvm14RISCVInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86FastISel.cpp' l='1863' u='r' c='_ZN12_GLOBAL__N_111X86FastISel14X86SelectShiftEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/X86/X86FloatingPoint.cpp' l='1686' u='r' c='_ZN12_GLOBAL__N_13FPS15handleSpecialFPERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
