<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Global Net Report</h1>
        <p>Microchip Technology Inc. - Microchip Libero Software Release v2024.1 (Version 2024.1.0.3)</p>
        <p>Date: Tue Oct 15 17:24:09 2024
</p>
        <h2>Global Nets Information</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> GB Location </th>
                <th> Net Name </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>GB[3] </td>
                <td>(293, 72)</td>
                <td>fpga_top_design_0/modulo/data_out_right_up8_inferred_clock_RNI7SRM3_0/U0_YWn_GEast</td>
                <td>16</td>
            </tr>
            <tr>
                <td>2</td>
                <td>GB[7] </td>
                <td>(297, 72)</td>
                <td>fpga_top_design_0/modulo/data_out_right_up7_inferred_clock_RNI6DIC_0/U0_YWn_GEast</td>
                <td>16</td>
            </tr>
        </table>
        <p/>
        <h2>I/O to GB Connections</h2>
        <p>(none)</p>
        <h2>Fabric to GB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th> To </th>
                <th> Net Name </th>
                <th> Net Type </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>fpga_top_design_0/modulo/data_out_right_up8_inferred_clock_RNI7SRM3:Y</td>
                <td>(486, 126)</td>
                <td>GB[3] </td>
                <td>fpga_top_design_0/modulo/data_out_right_up8_inferred_clock_RNI7SRM3_Z</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>2</td>
                <td>fpga_top_design_0/modulo/data_out_right_up7_inferred_clock_RNI6DIC:Y</td>
                <td>(510, 123)</td>
                <td>GB[7] </td>
                <td>fpga_top_design_0/modulo/data_out_right_up7_inferred_clock_RNI6DIC_Z</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>CCC to GB Connections</h2>
        <p>(none)</p>
        <h2>CCC Input Connections</h2>
        <p>(none)</p>
        <h2>Local Nets to RGB Connections</h2>
        <p>(none)</p>
        <h2>Global Nets to RGB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th> Net Name </th>
                <th> Fanout </th>
                <th/>
                <th> RGB Location </th>
                <th> RGB Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>GB[3] </td>
                <td>(293, 72)</td>
                <td>fpga_top_design_0/modulo/data_out_right_up8_inferred_clock_RNI7SRM3_0/U0_YWn_GEast</td>
                <td>16</td>
                <td>1</td>
                <td>(447, 123)</td>
                <td>8</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(447, 126)</td>
                <td>8</td>
            </tr>
            <tr>
                <td>2</td>
                <td>GB[7] </td>
                <td>(297, 72)</td>
                <td>fpga_top_design_0/modulo/data_out_right_up7_inferred_clock_RNI6DIC_0/U0_YWn_GEast</td>
                <td>16</td>
                <td>1</td>
                <td>(446, 120)</td>
                <td>4</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(446, 123)</td>
                <td>9</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(446, 126)</td>
                <td>3</td>
            </tr>
        </table>
        <p/>
    </body>
</html>
