Timing Analyzer report for Sram_CIC
Sun Jul  7 13:11:18 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int'
 13. Slow 1200mV 85C Model Setup: 'divisor:inst2|clk_int'
 14. Slow 1200mV 85C Model Setup: 'Pixel_clk'
 15. Slow 1200mV 85C Model Setup: 'Programador_controlador_block:inst1|controlador:inst|clk_int'
 16. Slow 1200mV 85C Model Setup: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'
 17. Slow 1200mV 85C Model Setup: 'clk_50'
 18. Slow 1200mV 85C Model Hold: 'clk_50'
 19. Slow 1200mV 85C Model Hold: 'Programador_controlador_block:inst1|controlador:inst|clk_int'
 20. Slow 1200mV 85C Model Hold: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'
 21. Slow 1200mV 85C Model Hold: 'divisor:inst2|clk_int'
 22. Slow 1200mV 85C Model Hold: 'CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int'
 23. Slow 1200mV 85C Model Hold: 'Pixel_clk'
 24. Slow 1200mV 85C Model Recovery: 'Pixel_clk'
 25. Slow 1200mV 85C Model Recovery: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'
 26. Slow 1200mV 85C Model Recovery: 'Programador_controlador_block:inst1|controlador:inst|clk_int'
 27. Slow 1200mV 85C Model Removal: 'Programador_controlador_block:inst1|controlador:inst|clk_int'
 28. Slow 1200mV 85C Model Removal: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'
 29. Slow 1200mV 85C Model Removal: 'Pixel_clk'
 30. Slow 1200mV 85C Model Metastability Summary
 31. Slow 1200mV 0C Model Fmax Summary
 32. Slow 1200mV 0C Model Setup Summary
 33. Slow 1200mV 0C Model Hold Summary
 34. Slow 1200mV 0C Model Recovery Summary
 35. Slow 1200mV 0C Model Removal Summary
 36. Slow 1200mV 0C Model Minimum Pulse Width Summary
 37. Slow 1200mV 0C Model Setup: 'CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int'
 38. Slow 1200mV 0C Model Setup: 'divisor:inst2|clk_int'
 39. Slow 1200mV 0C Model Setup: 'Pixel_clk'
 40. Slow 1200mV 0C Model Setup: 'Programador_controlador_block:inst1|controlador:inst|clk_int'
 41. Slow 1200mV 0C Model Setup: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'
 42. Slow 1200mV 0C Model Setup: 'clk_50'
 43. Slow 1200mV 0C Model Hold: 'clk_50'
 44. Slow 1200mV 0C Model Hold: 'Programador_controlador_block:inst1|controlador:inst|clk_int'
 45. Slow 1200mV 0C Model Hold: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'
 46. Slow 1200mV 0C Model Hold: 'divisor:inst2|clk_int'
 47. Slow 1200mV 0C Model Hold: 'CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int'
 48. Slow 1200mV 0C Model Hold: 'Pixel_clk'
 49. Slow 1200mV 0C Model Recovery: 'Pixel_clk'
 50. Slow 1200mV 0C Model Recovery: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'
 51. Slow 1200mV 0C Model Recovery: 'Programador_controlador_block:inst1|controlador:inst|clk_int'
 52. Slow 1200mV 0C Model Removal: 'Programador_controlador_block:inst1|controlador:inst|clk_int'
 53. Slow 1200mV 0C Model Removal: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'
 54. Slow 1200mV 0C Model Removal: 'Pixel_clk'
 55. Slow 1200mV 0C Model Metastability Summary
 56. Fast 1200mV 0C Model Setup Summary
 57. Fast 1200mV 0C Model Hold Summary
 58. Fast 1200mV 0C Model Recovery Summary
 59. Fast 1200mV 0C Model Removal Summary
 60. Fast 1200mV 0C Model Minimum Pulse Width Summary
 61. Fast 1200mV 0C Model Setup: 'CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int'
 62. Fast 1200mV 0C Model Setup: 'divisor:inst2|clk_int'
 63. Fast 1200mV 0C Model Setup: 'clk_50'
 64. Fast 1200mV 0C Model Setup: 'Pixel_clk'
 65. Fast 1200mV 0C Model Setup: 'Programador_controlador_block:inst1|controlador:inst|clk_int'
 66. Fast 1200mV 0C Model Setup: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'
 67. Fast 1200mV 0C Model Hold: 'clk_50'
 68. Fast 1200mV 0C Model Hold: 'CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int'
 69. Fast 1200mV 0C Model Hold: 'Programador_controlador_block:inst1|controlador:inst|clk_int'
 70. Fast 1200mV 0C Model Hold: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'
 71. Fast 1200mV 0C Model Hold: 'divisor:inst2|clk_int'
 72. Fast 1200mV 0C Model Hold: 'Pixel_clk'
 73. Fast 1200mV 0C Model Recovery: 'Pixel_clk'
 74. Fast 1200mV 0C Model Recovery: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'
 75. Fast 1200mV 0C Model Recovery: 'Programador_controlador_block:inst1|controlador:inst|clk_int'
 76. Fast 1200mV 0C Model Removal: 'Programador_controlador_block:inst1|controlador:inst|clk_int'
 77. Fast 1200mV 0C Model Removal: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'
 78. Fast 1200mV 0C Model Removal: 'Pixel_clk'
 79. Fast 1200mV 0C Model Metastability Summary
 80. Multicorner Timing Analysis Summary
 81. Board Trace Model Assignments
 82. Input Transition Times
 83. Signal Integrity Metrics (Slow 1200mv 0c Model)
 84. Signal Integrity Metrics (Slow 1200mv 85c Model)
 85. Signal Integrity Metrics (Fast 1200mv 0c Model)
 86. Setup Transfers
 87. Hold Transfers
 88. Recovery Transfers
 89. Removal Transfers
 90. Report TCCS
 91. Report RSKM
 92. Unconstrained Paths Summary
 93. Clock Status Summary
 94. Unconstrained Input Ports
 95. Unconstrained Output Ports
 96. Unconstrained Input Ports
 97. Unconstrained Output Ports
 98. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; Sram_CIC                                               ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE115F29C7                                          ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.3%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------+
; Clock Name                                                     ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                            ;
+----------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------+
; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int }                   ;
; clk_50                                                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_50 }                                                         ;
; divisor:inst2|clk_int                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor:inst2|clk_int }                                          ;
; Pixel_clk                                                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Pixel_clk }                                                      ;
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Programador_controlador_block:inst1|controlador:inst|clk_int }   ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Programador_controlador_block:inst1|controlador:inst|clk_int_2 } ;
+----------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                            ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                     ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; 242.54 MHz ; 242.54 MHz      ; divisor:inst2|clk_int                                          ;                                                               ;
; 285.47 MHz ; 250.0 MHz       ; Pixel_clk                                                      ; limit due to minimum period restriction (max I/O toggle rate) ;
; 306.84 MHz ; 306.84 MHz      ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ;                                                               ;
; 307.03 MHz ; 307.03 MHz      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ;                                                               ;
; 405.52 MHz ; 405.52 MHz      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ;                                                               ;
; 440.33 MHz ; 250.0 MHz       ; clk_50                                                         ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                     ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; -6.425 ; -138.217      ;
; divisor:inst2|clk_int                                          ; -3.123 ; -14.171       ;
; Pixel_clk                                                      ; -2.503 ; -36.307       ;
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; -2.361 ; -26.083       ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; -2.257 ; -27.710       ;
; clk_50                                                         ; -1.571 ; -10.515       ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                     ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; clk_50                                                         ; 0.390 ; 0.000         ;
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; 0.402 ; 0.000         ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.402 ; 0.000         ;
; divisor:inst2|clk_int                                          ; 0.403 ; 0.000         ;
; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; 0.404 ; 0.000         ;
; Pixel_clk                                                      ; 0.440 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                  ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Pixel_clk                                                      ; -3.216 ; -63.353       ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; -2.026 ; -25.199       ;
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; -0.967 ; -10.793       ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                  ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; 0.999 ; 0.000         ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.693 ; 0.000         ;
; Pixel_clk                                                      ; 2.280 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                       ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clk_50                                                         ; -3.000 ; -38.980       ;
; Pixel_clk                                                      ; -3.000 ; -29.985       ;
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; -1.285 ; -30.840       ;
; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; -1.285 ; -29.555       ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; -1.285 ; -25.700       ;
; divisor:inst2|clk_int                                          ; -1.285 ; -14.135       ;
+----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int'                                                                                                                                                             ;
+--------+---------------------------------------------------------------------+---------------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                           ; Launch Clock ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+---------------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; -6.425 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.745     ; 6.168      ;
; -6.425 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.745     ; 6.168      ;
; -6.425 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.745     ; 6.168      ;
; -6.425 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.745     ; 6.168      ;
; -6.425 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.745     ; 6.168      ;
; -6.425 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.745     ; 6.168      ;
; -6.425 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.745     ; 6.168      ;
; -6.425 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.745     ; 6.168      ;
; -6.425 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.745     ; 6.168      ;
; -6.388 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.745     ; 6.131      ;
; -6.388 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.745     ; 6.131      ;
; -6.388 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.745     ; 6.131      ;
; -6.388 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.745     ; 6.131      ;
; -6.388 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.745     ; 6.131      ;
; -6.388 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.745     ; 6.131      ;
; -6.388 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.745     ; 6.131      ;
; -6.388 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.745     ; 6.131      ;
; -6.388 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.745     ; 6.131      ;
; -6.381 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.745     ; 6.124      ;
; -6.381 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.745     ; 6.124      ;
; -6.381 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.745     ; 6.124      ;
; -6.381 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.745     ; 6.124      ;
; -6.381 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.745     ; 6.124      ;
; -6.381 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.745     ; 6.124      ;
; -6.381 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.745     ; 6.124      ;
; -6.381 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.745     ; 6.124      ;
; -6.381 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.745     ; 6.124      ;
; -6.381 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.745     ; 6.124      ;
; -6.381 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.745     ; 6.124      ;
; -6.381 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.745     ; 6.124      ;
; -6.381 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.745     ; 6.124      ;
; -6.381 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.745     ; 6.124      ;
; -6.381 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.745     ; 6.124      ;
; -6.381 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.745     ; 6.124      ;
; -6.381 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.745     ; 6.124      ;
; -6.381 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.745     ; 6.124      ;
; -6.282 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.787     ; 5.983      ;
; -6.282 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.787     ; 5.983      ;
; -6.282 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.787     ; 5.983      ;
; -6.282 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.787     ; 5.983      ;
; -6.282 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.787     ; 5.983      ;
; -6.282 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.787     ; 5.983      ;
; -6.282 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.787     ; 5.983      ;
; -6.282 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.787     ; 5.983      ;
; -6.282 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.787     ; 5.983      ;
; -6.220 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.745     ; 5.963      ;
; -6.220 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.745     ; 5.963      ;
; -6.220 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.745     ; 5.963      ;
; -6.220 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.745     ; 5.963      ;
; -6.220 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.745     ; 5.963      ;
; -6.220 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.745     ; 5.963      ;
; -6.220 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.745     ; 5.963      ;
; -6.220 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.745     ; 5.963      ;
; -6.220 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.745     ; 5.963      ;
; -6.151 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.843     ; 5.796      ;
; -6.151 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.843     ; 5.796      ;
; -6.151 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.843     ; 5.796      ;
; -6.151 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.843     ; 5.796      ;
; -6.151 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.843     ; 5.796      ;
; -6.151 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.843     ; 5.796      ;
; -6.151 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.843     ; 5.796      ;
; -6.151 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.843     ; 5.796      ;
; -6.151 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.843     ; 5.796      ;
; -6.149 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.843     ; 5.794      ;
; -6.149 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.843     ; 5.794      ;
; -6.149 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.843     ; 5.794      ;
; -6.149 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.843     ; 5.794      ;
; -6.149 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.843     ; 5.794      ;
; -6.149 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.843     ; 5.794      ;
; -6.149 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.843     ; 5.794      ;
; -6.149 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.843     ; 5.794      ;
; -6.149 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.843     ; 5.794      ;
; -6.149 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.843     ; 5.794      ;
; -6.149 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.843     ; 5.794      ;
; -6.149 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.843     ; 5.794      ;
; -6.149 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.843     ; 5.794      ;
; -6.149 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.843     ; 5.794      ;
; -6.149 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.843     ; 5.794      ;
; -6.149 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.843     ; 5.794      ;
; -6.149 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.843     ; 5.794      ;
; -6.149 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.843     ; 5.794      ;
; -6.141 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.843     ; 5.786      ;
; -6.141 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.843     ; 5.786      ;
; -6.141 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.843     ; 5.786      ;
; -6.141 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.843     ; 5.786      ;
; -6.141 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.843     ; 5.786      ;
; -6.141 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.843     ; 5.786      ;
; -6.141 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.843     ; 5.786      ;
; -6.141 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.843     ; 5.786      ;
; -6.141 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.843     ; 5.786      ;
; -6.123 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.843     ; 5.768      ;
; -6.123 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.843     ; 5.768      ;
; -6.123 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.843     ; 5.768      ;
; -6.123 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.843     ; 5.768      ;
; -6.123 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.843     ; 5.768      ;
; -6.123 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.843     ; 5.768      ;
; -6.123 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.843     ; 5.768      ;
; -6.123 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.843     ; 5.768      ;
; -6.123 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.843     ; 5.768      ;
; -6.107 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.745     ; 5.850      ;
+--------+---------------------------------------------------------------------+---------------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisor:inst2|clk_int'                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                              ; Launch Clock                                                   ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -3.123 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 4.041      ;
; -3.114 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 4.032      ;
; -2.898 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 3.817      ;
; -2.886 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 3.804      ;
; -2.883 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 3.802      ;
; -2.852 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 3.770      ;
; -2.791 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 3.709      ;
; -2.783 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 3.702      ;
; -2.418 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 3.336      ;
; -2.379 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 3.298      ;
; -1.727 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.645      ;
; -1.721 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.639      ;
; -1.718 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.636      ;
; -1.712 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.630      ;
; -1.697 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.615      ;
; -1.640 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.558      ;
; -1.546 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.464      ;
; -1.511 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.429      ;
; -1.468 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.386      ;
; -1.466 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.384      ;
; -1.457 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.375      ;
; -1.451 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.369      ;
; -1.312 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 0.500        ; 2.980      ; 5.022      ;
; -1.300 ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 0.500        ; 2.980      ; 5.010      ;
; -1.043 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 1.961      ;
; -1.000 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 1.918      ;
; -0.998 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 1.916      ;
; -0.943 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 1.861      ;
; -0.906 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.823      ;
; -0.884 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 1.802      ;
; -0.877 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 1.795      ;
; -0.877 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 1.795      ;
; -0.862 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 1.780      ;
; -0.862 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 1.780      ;
; -0.814 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 1.732      ;
; -0.799 ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 1.000        ; 2.980      ; 5.009      ;
; -0.793 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.710      ;
; -0.785 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 1.703      ;
; -0.784 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 1.000        ; 2.980      ; 4.994      ;
; -0.784 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 1.702      ;
; -0.723 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 1.641      ;
; -0.351 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 1.269      ;
; -0.347 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 1.265      ;
; -0.194 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 1.112      ;
; -0.190 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 1.108      ;
; -0.086 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.003      ;
; -0.085 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.002      ;
; 0.153  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 0.765      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Pixel_clk'                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.503 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.172     ; 3.349      ;
; -2.381 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.172     ; 3.227      ;
; -2.371 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.172     ; 3.217      ;
; -2.249 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.172     ; 3.095      ;
; -2.239 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.172     ; 3.085      ;
; -2.182 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 3.012      ;
; -2.117 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.172     ; 2.963      ;
; -2.107 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.172     ; 2.953      ;
; -2.055 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.885      ;
; -2.050 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.880      ;
; -2.006 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.836      ;
; -1.987 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.817      ;
; -1.985 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.172     ; 2.831      ;
; -1.975 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.172     ; 2.821      ;
; -1.923 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.753      ;
; -1.918 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.748      ;
; -1.877 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.707      ;
; -1.874 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.704      ;
; -1.855 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.685      ;
; -1.853 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.172     ; 2.699      ;
; -1.849 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.679      ;
; -1.830 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.660      ;
; -1.791 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.621      ;
; -1.786 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.616      ;
; -1.783 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.613      ;
; -1.750 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.079     ; 2.689      ;
; -1.748 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.578      ;
; -1.745 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.575      ;
; -1.744 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.574      ;
; -1.742 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.572      ;
; -1.729 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.559      ;
; -1.723 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.553      ;
; -1.717 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.547      ;
; -1.698 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.528      ;
; -1.659 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.489      ;
; -1.654 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.484      ;
; -1.651 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.481      ;
; -1.650 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.480      ;
; -1.628 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.079     ; 2.567      ;
; -1.626 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.456      ;
; -1.618 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.079     ; 2.557      ;
; -1.616 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.446      ;
; -1.615 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.445      ;
; -1.613 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.443      ;
; -1.612 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.442      ;
; -1.610 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.440      ;
; -1.597 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.427      ;
; -1.596 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.426      ;
; -1.591 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.421      ;
; -1.585 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.415      ;
; -1.566 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.396      ;
; -1.527 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.357      ;
; -1.526 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.356      ;
; -1.519 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.349      ;
; -1.518 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.348      ;
; -1.496 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.079     ; 2.435      ;
; -1.494 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.324      ;
; -1.494 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.324      ;
; -1.486 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.079     ; 2.425      ;
; -1.484 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.314      ;
; -1.483 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.313      ;
; -1.481 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.311      ;
; -1.480 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.310      ;
; -1.478 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.308      ;
; -1.465 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.295      ;
; -1.464 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.294      ;
; -1.459 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.289      ;
; -1.459 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.289      ;
; -1.453 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.283      ;
; -1.440 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.270      ;
; -1.434 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.264      ;
; -1.395 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.225      ;
; -1.394 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.224      ;
; -1.387 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.217      ;
; -1.386 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.216      ;
; -1.386 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 2.352      ;
; -1.364 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.079     ; 2.303      ;
; -1.362 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.192      ;
; -1.362 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.192      ;
; -1.354 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.079     ; 2.293      ;
; -1.352 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.182      ;
; -1.351 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.181      ;
; -1.349 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.179      ;
; -1.348 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.178      ;
; -1.333 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.163      ;
; -1.332 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.162      ;
; -1.327 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.157      ;
; -1.321 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.151      ;
; -1.308 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.138      ;
; -1.302 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.132      ;
; -1.263 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.093      ;
; -1.262 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.092      ;
; -1.259 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 2.225      ;
; -1.256 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.050     ; 2.224      ;
; -1.255 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.085      ;
; -1.254 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.084      ;
; -1.254 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 2.220      ;
; -1.232 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.079     ; 2.171      ;
; -1.230 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.060      ;
; -1.230 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 2.060      ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Programador_controlador_block:inst1|controlador:inst|clk_int'                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                             ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -2.361 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[7]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 3.224      ;
; -2.361 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[3]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 3.224      ;
; -2.361 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[1]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 3.224      ;
; -2.361 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[0]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 3.224      ;
; -2.361 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[2]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 3.224      ;
; -2.356 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|data[7]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 3.219      ;
; -2.356 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|data[3]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 3.219      ;
; -2.356 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|data[1]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 3.219      ;
; -2.356 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|data[0]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 3.219      ;
; -2.356 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|data[2]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 3.219      ;
; -2.047 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[7]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 2.910      ;
; -2.047 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[3]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 2.910      ;
; -2.047 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[1]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 2.910      ;
; -2.047 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[0]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 2.910      ;
; -2.047 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[2]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 2.910      ;
; -2.037 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|data[7]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 2.900      ;
; -2.037 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|data[3]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 2.900      ;
; -2.037 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|data[1]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 2.900      ;
; -2.037 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|data[0]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 2.900      ;
; -2.037 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|data[2]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 2.900      ;
; -2.031 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.134     ; 2.895      ;
; -2.026 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.134     ; 2.890      ;
; -1.976 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[7]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 2.839      ;
; -1.976 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[3]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 2.839      ;
; -1.976 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[1]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 2.839      ;
; -1.976 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[0]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 2.839      ;
; -1.976 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[2]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 2.839      ;
; -1.966 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[7]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 2.829      ;
; -1.966 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[3]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 2.829      ;
; -1.966 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[1]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 2.829      ;
; -1.966 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[0]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 2.829      ;
; -1.966 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[2]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 2.829      ;
; -1.924 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[5]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.789      ;
; -1.919 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|data[5]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.784      ;
; -1.758 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|data[7]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 2.621      ;
; -1.758 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|data[3]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 2.621      ;
; -1.758 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|data[1]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 2.621      ;
; -1.758 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|data[0]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 2.621      ;
; -1.758 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|data[2]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 2.621      ;
; -1.745 ; Programador_controlador_block:inst1|controlador:inst|state.stop_1     ; Programador_controlador_block:inst1|programador:inst1|state.idle_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 2.608      ;
; -1.744 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[7]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.137     ; 2.605      ;
; -1.744 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[3]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.137     ; 2.605      ;
; -1.744 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[1]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.137     ; 2.605      ;
; -1.744 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[0]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.137     ; 2.605      ;
; -1.744 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[2]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.137     ; 2.605      ;
; -1.726 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|state.b_trans ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.591      ;
; -1.723 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.588      ;
; -1.721 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|state.b_trans ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.586      ;
; -1.718 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.583      ;
; -1.707 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.134     ; 2.571      ;
; -1.673 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[7]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.136     ; 2.535      ;
; -1.673 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[3]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.136     ; 2.535      ;
; -1.673 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[1]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.136     ; 2.535      ;
; -1.673 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[0]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.136     ; 2.535      ;
; -1.673 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[2]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.136     ; 2.535      ;
; -1.636 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.134     ; 2.500      ;
; -1.635 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.134     ; 2.499      ;
; -1.600 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|data[5]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.465      ;
; -1.561 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[5]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.134     ; 2.425      ;
; -1.529 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[5]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.394      ;
; -1.507 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[5]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.372      ;
; -1.466 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[1]       ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.382      ;
; -1.466 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[0]       ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.382      ;
; -1.466 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[2]       ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.382      ;
; -1.466 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[3]       ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.382      ;
; -1.466 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[7]       ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.382      ;
; -1.421 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|state.idle_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.134     ; 2.285      ;
; -1.402 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|state.b_trans ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.267      ;
; -1.399 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.264      ;
; -1.376 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|data[1]       ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.292      ;
; -1.376 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|data[0]       ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.292      ;
; -1.376 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|data[2]       ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.292      ;
; -1.376 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|data[3]       ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.292      ;
; -1.376 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|data[7]       ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.292      ;
; -1.350 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[5]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.215      ;
; -1.343 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|count[2]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.134     ; 2.207      ;
; -1.343 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.134     ; 2.207      ;
; -1.343 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.134     ; 2.207      ;
; -1.331 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|state.b_trans ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.196      ;
; -1.330 ; Programador_controlador_block:inst1|controlador:inst|state.stop_2     ; Programador_controlador_block:inst1|programador:inst1|state.idle_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 2.193      ;
; -1.328 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.193      ;
; -1.314 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|data[5]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.179      ;
; -1.309 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|state.b_trans ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.174      ;
; -1.309 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07      ; Programador_controlador_block:inst1|programador:inst1|data[0]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 2.172      ;
; -1.306 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.171      ;
; -1.276 ; Programador_controlador_block:inst1|controlador:inst|state.dw_81      ; Programador_controlador_block:inst1|programador:inst1|data[0]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 2.139      ;
; -1.188 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst1|programador:inst1|data[2]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 2.051      ;
; -1.166 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst1|programador:inst1|data[1]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 2.029      ;
; -1.158 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07      ; Programador_controlador_block:inst1|programador:inst1|data[2]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 2.021      ;
; -1.136 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07      ; Programador_controlador_block:inst1|programador:inst1|data[1]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 1.999      ;
; -1.116 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|state.b_trans ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.133     ; 1.981      ;
; -1.113 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.133     ; 1.978      ;
; -1.049 ; Programador_controlador_block:inst1|controlador:inst|state.stop_1     ; Programador_controlador_block:inst1|programador:inst1|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.134     ; 1.913      ;
; -0.907 ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|programador:inst1|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.081     ; 1.824      ;
; -0.907 ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|programador:inst1|count[2]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.081     ; 1.824      ;
; -0.907 ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|programador:inst1|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.081     ; 1.824      ;
; -0.891 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|state.idle_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.081     ; 1.808      ;
; -0.826 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|state.b_trans ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 1.742      ;
; -0.802 ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|programador:inst1|state.b_trans ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.082     ; 1.718      ;
; -0.801 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.081     ; 1.718      ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -2.257 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 3.176      ;
; -2.257 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 3.176      ;
; -2.252 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 3.171      ;
; -2.252 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 3.171      ;
; -2.162 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 3.080      ;
; -2.162 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 3.080      ;
; -1.951 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 2.870      ;
; -1.951 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 2.870      ;
; -1.933 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 2.852      ;
; -1.933 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 2.852      ;
; -1.883 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 2.802      ;
; -1.883 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 2.802      ;
; -1.866 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 2.785      ;
; -1.866 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 2.785      ;
; -1.779 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.082     ; 2.695      ;
; -1.696 ; Programador_controlador_block:inst1|programador:inst1|state.error  ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.132     ; 2.562      ;
; -1.696 ; Programador_controlador_block:inst1|programador:inst1|state.error  ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.132     ; 2.562      ;
; -1.673 ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.098     ; 2.573      ;
; -1.665 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 2.584      ;
; -1.665 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 2.584      ;
; -1.654 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.132     ; 2.520      ;
; -1.654 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.132     ; 2.520      ;
; -1.630 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.082     ; 2.546      ;
; -1.443 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.134     ; 2.307      ;
; -1.432 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.132     ; 2.298      ;
; -1.432 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.132     ; 2.298      ;
; -1.411 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.135     ; 2.274      ;
; -1.388 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.135     ; 2.251      ;
; -1.374 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 2.222      ;
; -1.370 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.134     ; 2.234      ;
; -1.369 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 2.217      ;
; -1.298 ; Programador_controlador_block:inst1|controlador:inst|state.idle    ; Programador_controlador_block:inst1|controlador:inst|state.idle    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 2.215      ;
; -1.232 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.082     ; 2.148      ;
; -1.232 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.082     ; 2.148      ;
; -1.221 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.082     ; 2.137      ;
; -1.221 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.082     ; 2.137      ;
; -1.221 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.082     ; 2.137      ;
; -1.221 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.082     ; 2.137      ;
; -1.221 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.082     ; 2.137      ;
; -1.219 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.134     ; 2.083      ;
; -1.173 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.135     ; 2.036      ;
; -1.164 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.134     ; 2.028      ;
; -1.141 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.082     ; 2.057      ;
; -1.140 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.135     ; 2.003      ;
; -1.116 ; Programador_controlador_block:inst1|controlador:inst|state.idle    ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.083     ; 2.031      ;
; -1.116 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.133     ; 1.981      ;
; -1.116 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.133     ; 1.981      ;
; -1.116 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.133     ; 1.981      ;
; -1.083 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.082     ; 1.999      ;
; -1.083 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.082     ; 1.999      ;
; -1.081 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.134     ; 1.945      ;
; -1.073 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 1.990      ;
; -1.072 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.082     ; 1.988      ;
; -1.072 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.082     ; 1.988      ;
; -1.072 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.082     ; 1.988      ;
; -1.072 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.082     ; 1.988      ;
; -1.072 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.082     ; 1.988      ;
; -1.056 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.083     ; 1.971      ;
; -0.992 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.082     ; 1.908      ;
; -0.957 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.134     ; 1.821      ;
; -0.932 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.134     ; 1.796      ;
; -0.931 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.134     ; 1.795      ;
; -0.921 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.134     ; 1.785      ;
; -0.920 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.134     ; 1.784      ;
; -0.919 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.134     ; 1.783      ;
; -0.915 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.134     ; 1.779      ;
; -0.914 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.134     ; 1.778      ;
; -0.911 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.134     ; 1.775      ;
; -0.907 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.083     ; 1.822      ;
; -0.900 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.082     ; 1.816      ;
; -0.895 ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 1.812      ;
; -0.868 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.133     ; 1.733      ;
; -0.868 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.133     ; 1.733      ;
; -0.868 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.133     ; 1.733      ;
; -0.787 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 1.704      ;
; -0.778 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.083     ; 1.693      ;
; -0.751 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.082     ; 1.667      ;
; -0.656 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.082     ; 1.572      ;
; -0.655 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 1.572      ;
; -0.654 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.134     ; 1.518      ;
; -0.654 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.134     ; 1.518      ;
; -0.650 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.134     ; 1.514      ;
; -0.649 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.134     ; 1.513      ;
; -0.646 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.134     ; 1.510      ;
; -0.644 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.134     ; 1.508      ;
; -0.644 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.134     ; 1.508      ;
; -0.642 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.134     ; 1.506      ;
; -0.629 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.083     ; 1.544      ;
; -0.584 ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 1.501      ;
; -0.571 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.082     ; 1.487      ;
; -0.569 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 1.486      ;
; -0.460 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.378      ;
; -0.435 ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.354      ;
; -0.351 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 1.268      ;
; -0.336 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.082     ; 1.252      ;
; -0.313 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.231      ;
; -0.243 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 1.160      ;
; -0.239 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 1.156      ;
; -0.231 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 1.148      ;
; -0.222 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.140      ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50'                                                                                                                                                                             ;
+--------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                      ; Launch Clock                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; -1.571 ; divisor:inst2|clk_int                               ; divisor:inst2|clk_int                        ; divisor:inst2|clk_int                        ; clk_50      ; 0.500        ; 2.976      ; 5.267      ;
; -1.271 ; divisor:inst2|enable                                ; divisor:inst2|clk_int                        ; clk_50                                       ; clk_50      ; 1.000        ; -0.082     ; 2.187      ;
; -1.044 ; divisor:inst2|clk_int                               ; divisor:inst2|clk_int                        ; divisor:inst2|clk_int                        ; clk_50      ; 1.000        ; 2.976      ; 5.240      ;
; -0.807 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int        ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.500        ; 2.963      ; 4.490      ;
; -0.420 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[16] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.125      ; 1.533      ;
; -0.417 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[0]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[0]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.127      ; 1.532      ;
; -0.413 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.130      ; 1.531      ;
; -0.409 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[19] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.130      ; 1.527      ;
; -0.399 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.128      ; 1.515      ;
; -0.394 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.130      ; 1.512      ;
; -0.387 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.130      ; 1.505      ;
; -0.378 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.final    ; decodificador:inst3|num_int[2]               ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.128      ; 1.494      ;
; -0.377 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.130      ; 1.495      ;
; -0.373 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[15] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.127      ; 1.488      ;
; -0.368 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.130      ; 1.486      ;
; -0.334 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[2]                      ; clk_50                                       ; clk_50      ; 1.000        ; -0.512     ; 0.820      ;
; -0.333 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[1]                      ; clk_50                                       ; clk_50      ; 1.000        ; -0.512     ; 0.819      ;
; -0.326 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|enable                         ; clk_50                                       ; clk_50      ; 1.000        ; -0.512     ; 0.812      ;
; -0.313 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.B_massig ; decodificador:inst3|num_int[1]               ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.128      ; 1.429      ;
; -0.291 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int        ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 2.963      ; 4.474      ;
; -0.287 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[3]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.128      ; 1.403      ;
; -0.280 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.127      ; 1.395      ;
; -0.258 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.128      ; 1.374      ;
; -0.255 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[2]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.128      ; 1.371      ;
; -0.254 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.127      ; 1.369      ;
; -0.249 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[18] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.127      ; 1.364      ;
; -0.239 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.128      ; 1.355      ;
; -0.238 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[10] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.127      ; 1.353      ;
; -0.220 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[1]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.128      ; 1.336      ;
; -0.216 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[7]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.128      ; 1.332      ;
; -0.175 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|cuenta[1]                      ; clk_50                                       ; clk_50      ; 1.000        ; -0.082     ; 1.091      ;
; -0.172 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|enable                         ; clk_50                                       ; clk_50      ; 1.000        ; -0.082     ; 1.088      ;
; -0.168 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[2]                      ; clk_50                                       ; clk_50      ; 1.000        ; -0.082     ; 1.084      ;
; -0.048 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|enable                         ; clk_50                                       ; clk_50      ; 1.000        ; -0.082     ; 0.964      ;
; 0.135  ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[0]                      ; clk_50                                       ; clk_50      ; 1.000        ; -0.098     ; 0.765      ;
; 0.151  ; divisor:inst2|cuenta[2]                             ; divisor:inst2|cuenta[2]                      ; clk_50                                       ; clk_50      ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[1]                      ; clk_50                                       ; clk_50      ; 1.000        ; -0.082     ; 0.765      ;
+--------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50'                                                                                                                                                                             ;
+-------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                      ; Launch Clock                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; 0.390 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[0]                      ; clk_50                                       ; clk_50      ; 0.000        ; 0.098      ; 0.674      ;
; 0.401 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[1]                      ; clk_50                                       ; clk_50      ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|cuenta[2]                      ; clk_50                                       ; clk_50      ; 0.000        ; 0.082      ; 0.669      ;
; 0.558 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|enable                         ; clk_50                                       ; clk_50      ; 0.000        ; 0.082      ; 0.826      ;
; 0.579 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int        ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 3.076      ; 4.103      ;
; 0.643 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[2]                      ; clk_50                                       ; clk_50      ; 0.000        ; 0.082      ; 0.911      ;
; 0.643 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[1]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.371      ; 1.230      ;
; 0.649 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[7]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.371      ; 1.236      ;
; 0.664 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|enable                         ; clk_50                                       ; clk_50      ; 0.000        ; 0.082      ; 0.932      ;
; 0.674 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|cuenta[1]                      ; clk_50                                       ; clk_50      ; 0.000        ; 0.082      ; 0.942      ;
; 0.674 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[10] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.371      ; 1.261      ;
; 0.676 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[18] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.371      ; 1.263      ;
; 0.680 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.371      ; 1.267      ;
; 0.681 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[2]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.371      ; 1.268      ;
; 0.682 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.371      ; 1.269      ;
; 0.702 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.371      ; 1.289      ;
; 0.704 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[15] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.371      ; 1.291      ;
; 0.704 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.373      ; 1.293      ;
; 0.711 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.371      ; 1.298      ;
; 0.716 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.373      ; 1.305      ;
; 0.717 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.373      ; 1.306      ;
; 0.717 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[3]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.371      ; 1.304      ;
; 0.723 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.B_massig ; decodificador:inst3|num_int[1]               ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.371      ; 1.310      ;
; 0.737 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.373      ; 1.326      ;
; 0.739 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.371      ; 1.326      ;
; 0.742 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[0]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[0]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.371      ; 1.329      ;
; 0.745 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[19] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.373      ; 1.334      ;
; 0.749 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.373      ; 1.338      ;
; 0.764 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[16] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.369      ; 1.349      ;
; 0.791 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.final    ; decodificador:inst3|num_int[2]               ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.371      ; 1.378      ;
; 0.848 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[1]                      ; clk_50                                       ; clk_50      ; 0.000        ; -0.332     ; 0.702      ;
; 0.849 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[2]                      ; clk_50                                       ; clk_50      ; 0.000        ; -0.332     ; 0.703      ;
; 0.857 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|enable                         ; clk_50                                       ; clk_50      ; 0.000        ; -0.332     ; 0.711      ;
; 1.128 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int        ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; -0.500       ; 3.076      ; 4.152      ;
; 1.344 ; divisor:inst2|clk_int                               ; divisor:inst2|clk_int                        ; divisor:inst2|clk_int                        ; clk_50      ; 0.000        ; 3.090      ; 4.882      ;
; 1.619 ; divisor:inst2|enable                                ; divisor:inst2|clk_int                        ; clk_50                                       ; clk_50      ; 0.000        ; 0.082      ; 1.887      ;
; 1.906 ; divisor:inst2|clk_int                               ; divisor:inst2|clk_int                        ; divisor:inst2|clk_int                        ; clk_50      ; -0.500       ; 3.090      ; 4.944      ;
+-------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Programador_controlador_block:inst1|controlador:inst|clk_int'                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.402 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Programador_controlador_block:inst1|programador:inst1|state.error     ; Programador_controlador_block:inst1|programador:inst1|state.error     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.407 ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.081      ; 0.674      ;
; 0.459 ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.081      ; 0.726      ;
; 0.480 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.081      ; 0.747      ;
; 0.480 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.081      ; 0.747      ;
; 0.522 ; Programador_controlador_block:inst1|controlador:inst|state.dw_02      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.134      ; 0.862      ;
; 0.555 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.133      ; 0.894      ;
; 0.556 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.133      ; 0.895      ;
; 0.599 ; Programador_controlador_block:inst1|programador:inst1|state.ack_3     ; Programador_controlador_block:inst1|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.081      ; 0.866      ;
; 0.600 ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|programador:inst1|state.stop_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.081      ; 0.867      ;
; 0.601 ; Programador_controlador_block:inst1|programador:inst1|state.ack_2     ; Programador_controlador_block:inst1|programador:inst1|state.ack_3     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.081      ; 0.868      ;
; 0.615 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.082      ; 0.883      ;
; 0.628 ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.081      ; 0.895      ;
; 0.630 ; Programador_controlador_block:inst1|programador:inst1|state.ack_1     ; Programador_controlador_block:inst1|programador:inst1|state.ack_2     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.081      ; 0.897      ;
; 0.650 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.133      ; 0.989      ;
; 0.669 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.133      ; 1.008      ;
; 0.677 ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.081      ; 0.944      ;
; 0.678 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.133      ; 1.017      ;
; 0.680 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.133      ; 1.019      ;
; 0.710 ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.081      ; 0.977      ;
; 0.717 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.081      ; 0.984      ;
; 0.728 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.081      ; 0.995      ;
; 0.761 ; Programador_controlador_block:inst1|programador:inst1|state.start     ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.082      ; 1.029      ;
; 0.827 ; Programador_controlador_block:inst1|programador:inst1|state.stop_2    ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.093      ;
; 0.829 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.132      ; 1.167      ;
; 0.834 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|state.ack_1     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.100      ;
; 0.840 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|state.start     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.082      ; 1.108      ;
; 0.840 ; Programador_controlador_block:inst1|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst1|programador:inst1|state.error     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.106      ;
; 0.842 ; Programador_controlador_block:inst1|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.108      ;
; 0.894 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.133      ; 1.233      ;
; 0.894 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.082      ; 1.162      ;
; 0.918 ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|programador:inst1|state.ack_1     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.184      ;
; 0.919 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|state.start     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.135      ; 1.260      ;
; 0.927 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.132      ; 1.265      ;
; 0.927 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.132      ; 1.265      ;
; 0.962 ; Programador_controlador_block:inst1|controlador:inst|state.stop_2     ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.134      ; 1.302      ;
; 0.964 ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|programador:inst1|state.ack_1     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.230      ;
; 0.985 ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.251      ;
; 1.042 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.134      ; 1.382      ;
; 1.061 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|state.start     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.134      ; 1.401      ;
; 1.090 ; Programador_controlador_block:inst1|controlador:inst|state.dw_81      ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.133      ; 1.429      ;
; 1.095 ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.361      ;
; 1.110 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.081      ; 1.377      ;
; 1.118 ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.384      ;
; 1.138 ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|programador:inst1|state.ack_1     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.404      ;
; 1.199 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.082      ; 1.467      ;
; 1.233 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.499      ;
; 1.234 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.081      ; 1.501      ;
; 1.264 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.081      ; 1.531      ;
; 1.266 ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.532      ;
; 1.381 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.134      ; 1.721      ;
; 1.455 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.133      ; 1.794      ;
; 1.467 ; Programador_controlador_block:inst1|controlador:inst|state.stop_1     ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.134      ; 1.807      ;
; 1.482 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.135      ; 1.823      ;
; 1.504 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.133      ; 1.843      ;
; 1.504 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.135      ; 1.845      ;
; 1.522 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.133      ; 1.861      ;
; 1.530 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.133      ; 1.869      ;
; 1.553 ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.081      ; 1.820      ;
; 1.553 ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.081      ; 1.820      ;
; 1.553 ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.081      ; 1.820      ;
; 1.554 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.133      ; 1.893      ;
; 1.579 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07      ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.133      ; 1.918      ;
; 1.603 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.133      ; 1.942      ;
; 1.607 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.133      ; 1.946      ;
; 1.639 ; Programador_controlador_block:inst1|controlador:inst|state.stop_2     ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.133      ; 1.978      ;
; 1.654 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.133      ; 1.993      ;
; 1.664 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.135      ; 2.005      ;
; 1.668 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.135      ; 2.009      ;
; 1.677 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.135      ; 2.018      ;
; 1.683 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.134      ; 2.023      ;
; 1.686 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.135      ; 2.027      ;
; 1.690 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.135      ; 2.031      ;
; 1.699 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.135      ; 2.040      ;
; 1.701 ; Programador_controlador_block:inst1|controlador:inst|state.dw_81      ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.133      ; 2.040      ;
; 1.707 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.133      ; 2.046      ;
; 1.748 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.132      ; 2.086      ;
; 1.754 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07      ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.133      ; 2.093      ;
; 1.756 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.133      ; 2.095      ;
; 1.764 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.134      ; 2.104      ;
; 1.772 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.133      ; 2.111      ;
; 1.808 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.134      ; 2.148      ;
; 1.808 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.134      ; 2.148      ;
; 1.808 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.134      ; 2.148      ;
; 1.865 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.134      ; 2.205      ;
; 1.869 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.134      ; 2.209      ;
; 1.878 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.134      ; 2.218      ;
; 1.928 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 2.194      ;
; 1.928 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 2.194      ;
; 1.928 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 2.194      ;
; 1.928 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 2.194      ;
; 1.928 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 2.194      ;
; 1.943 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.134      ; 2.283      ;
; 1.946 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.134      ; 2.286      ;
; 1.959 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.134      ; 2.299      ;
; 1.969 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.080      ; 2.235      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.402 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.674      ;
; 0.684 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 0.951      ;
; 0.685 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 0.952      ;
; 0.686 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 0.953      ;
; 0.690 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.956      ;
; 0.692 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 0.959      ;
; 0.836 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.082      ; 1.104      ;
; 0.907 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.173      ;
; 0.927 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.194      ;
; 0.934 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.201      ;
; 1.008 ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.083      ; 1.277      ;
; 1.015 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 1.355      ;
; 1.018 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 1.358      ;
; 1.020 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 1.360      ;
; 1.024 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 1.364      ;
; 1.024 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 1.364      ;
; 1.034 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 1.374      ;
; 1.044 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 1.384      ;
; 1.045 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.082      ; 1.313      ;
; 1.045 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 1.385      ;
; 1.081 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.347      ;
; 1.088 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.355      ;
; 1.090 ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.357      ;
; 1.131 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.082      ; 1.399      ;
; 1.141 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.408      ;
; 1.141 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.407      ;
; 1.182 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.078      ; 1.446      ;
; 1.187 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.454      ;
; 1.230 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 1.570      ;
; 1.237 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 1.577      ;
; 1.239 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 1.579      ;
; 1.239 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 1.579      ;
; 1.239 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 1.579      ;
; 1.241 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 1.581      ;
; 1.244 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 1.584      ;
; 1.245 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 1.585      ;
; 1.275 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.540      ;
; 1.280 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 1.620      ;
; 1.299 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.078      ; 1.563      ;
; 1.362 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.135      ; 1.703      ;
; 1.362 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.135      ; 1.703      ;
; 1.362 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.135      ; 1.703      ;
; 1.392 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.657      ;
; 1.426 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.078      ; 1.690      ;
; 1.431 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.082      ; 1.699      ;
; 1.432 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.082      ; 1.700      ;
; 1.444 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.133      ; 1.783      ;
; 1.468 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.082      ; 1.736      ;
; 1.469 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.133      ; 1.808      ;
; 1.473 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.738      ;
; 1.479 ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.746      ;
; 1.480 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 1.820      ;
; 1.485 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 1.825      ;
; 1.511 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.776      ;
; 1.511 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.776      ;
; 1.512 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.777      ;
; 1.512 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.777      ;
; 1.512 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.777      ;
; 1.531 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.796      ;
; 1.531 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.796      ;
; 1.543 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.078      ; 1.807      ;
; 1.551 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 1.891      ;
; 1.553 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.820      ;
; 1.590 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.855      ;
; 1.596 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.135      ; 1.937      ;
; 1.596 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.135      ; 1.937      ;
; 1.596 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.135      ; 1.937      ;
; 1.609 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.876      ;
; 1.613 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.082      ; 1.881      ;
; 1.614 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.082      ; 1.882      ;
; 1.617 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.082      ; 1.885      ;
; 1.618 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.082      ; 1.886      ;
; 1.626 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.082      ; 1.894      ;
; 1.627 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.082      ; 1.895      ;
; 1.628 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.893      ;
; 1.628 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.893      ;
; 1.629 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.894      ;
; 1.629 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.894      ;
; 1.629 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.894      ;
; 1.648 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.913      ;
; 1.648 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.913      ;
; 1.664 ; Programador_controlador_block:inst1|controlador:inst|state.idle    ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.929      ;
; 1.664 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.133      ; 2.003      ;
; 1.674 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 2.014      ;
; 1.679 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.117      ; 2.002      ;
; 1.694 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.133      ; 2.033      ;
; 1.753 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 2.093      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisor:inst2|clk_int'                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                   ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; 0.403 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.674      ;
; 0.638 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 0.903      ;
; 0.639 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 0.904      ;
; 0.660 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.926      ;
; 0.662 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.928      ;
; 0.798 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.064      ;
; 0.812 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.078      ;
; 0.924 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.190      ;
; 0.939 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.205      ;
; 0.940 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.206      ;
; 0.953 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.219      ;
; 0.971 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.237      ;
; 1.010 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.276      ;
; 1.011 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.277      ;
; 1.012 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.277      ;
; 1.013 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.278      ;
; 1.029 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.295      ;
; 1.078 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.344      ;
; 1.116 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.382      ;
; 1.117 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.383      ;
; 1.126 ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 0.000        ; 3.123      ; 4.687      ;
; 1.141 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 0.000        ; 3.123      ; 4.702      ;
; 1.285 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.551      ;
; 1.299 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.565      ;
; 1.343 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.609      ;
; 1.360 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.626      ;
; 1.379 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.645      ;
; 1.381 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.647      ;
; 1.423 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.689      ;
; 1.445 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.711      ;
; 1.465 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.731      ;
; 1.468 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.734      ;
; 1.471 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.737      ;
; 1.585 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.851      ;
; 1.641 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.907      ;
; 1.653 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; -0.500       ; 3.123      ; 4.714      ;
; 1.661 ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; divisor:inst2|clk_int ; -0.500       ; 3.123      ; 4.722      ;
; 1.699 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.965      ;
; 2.592 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 2.858      ;
; 2.639 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 2.905      ;
; 2.703 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 2.969      ;
; 2.745 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 3.012      ;
; 2.823 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 3.089      ;
; 2.957 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 3.223      ;
; 3.031 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 3.298      ;
; 3.102 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 3.369      ;
; 3.104 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 3.370      ;
; 3.121 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 3.388      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int'                                                                                                                                                                               ;
+-------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.404 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.B_massig ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.B_massig ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.final    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.final    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.idle     ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.idle     ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 0.669      ;
; 0.444 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 0.709      ;
; 0.658 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 0.923      ;
; 0.659 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 0.924      ;
; 0.660 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 0.925      ;
; 0.661 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 0.926      ;
; 0.662 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 0.927      ;
; 0.662 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 0.927      ;
; 0.664 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 0.929      ;
; 0.677 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 0.942      ;
; 0.710 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.idle     ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.B_massig ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 0.975      ;
; 0.732 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.idle     ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.final    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 0.997      ;
; 0.972 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.092      ; 1.250      ;
; 0.975 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.240      ;
; 0.976 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.241      ;
; 0.977 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.242      ;
; 0.977 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.242      ;
; 0.977 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.092      ; 1.255      ;
; 0.978 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.243      ;
; 0.985 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.250      ;
; 0.986 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.251      ;
; 0.986 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.251      ;
; 0.989 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.254      ;
; 0.989 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.254      ;
; 0.990 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.255      ;
; 0.990 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.255      ;
; 0.991 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.256      ;
; 0.991 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.256      ;
; 0.991 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.256      ;
; 0.994 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.259      ;
; 0.994 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.259      ;
; 0.995 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.260      ;
; 0.996 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.261      ;
; 1.025 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.290      ;
; 1.084 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.092      ; 1.362      ;
; 1.089 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.092      ; 1.367      ;
; 1.096 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.361      ;
; 1.097 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.362      ;
; 1.097 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.362      ;
; 1.097 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.362      ;
; 1.097 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.362      ;
; 1.098 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.363      ;
; 1.098 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.363      ;
; 1.098 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.092      ; 1.376      ;
; 1.098 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.092      ; 1.376      ;
; 1.101 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.366      ;
; 1.102 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.367      ;
; 1.102 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.367      ;
; 1.102 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.367      ;
; 1.102 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.367      ;
; 1.103 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.368      ;
; 1.103 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.368      ;
; 1.103 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.092      ; 1.381      ;
; 1.103 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.092      ; 1.381      ;
; 1.112 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.377      ;
; 1.112 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.377      ;
; 1.115 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.380      ;
; 1.115 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.380      ;
; 1.116 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.381      ;
; 1.117 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.382      ;
; 1.117 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.382      ;
; 1.120 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.385      ;
; 1.120 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.385      ;
; 1.121 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.386      ;
; 1.152 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.final    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.idle     ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.417      ;
; 1.154 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[0]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.064      ; 1.404      ;
; 1.210 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.092      ; 1.488      ;
; 1.210 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.092      ; 1.488      ;
; 1.215 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.092      ; 1.493      ;
; 1.215 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.092      ; 1.493      ;
; 1.222 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.487      ;
; 1.223 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.488      ;
; 1.223 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.488      ;
; 1.224 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.489      ;
; 1.224 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.489      ;
; 1.224 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.092      ; 1.502      ;
; 1.224 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.092      ; 1.502      ;
; 1.225 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.092      ; 1.503      ;
; 1.227 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.492      ;
; 1.228 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.493      ;
; 1.228 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.493      ;
; 1.229 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.494      ;
; 1.229 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.079      ; 1.494      ;
; 1.229 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.092      ; 1.507      ;
; 1.229 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.092      ; 1.507      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Pixel_clk'                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock                                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.440 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.043      ; 0.669      ;
; 0.487 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.043      ; 0.716      ;
; 0.695 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.043      ; 0.924      ;
; 0.699 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.043      ; 0.928      ;
; 0.707 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.043      ; 0.936      ;
; 0.708 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.043      ; 0.937      ;
; 0.708 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.043      ; 0.937      ;
; 0.711 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.043      ; 0.940      ;
; 0.712 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.043      ; 0.941      ;
; 0.714 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.043      ; 0.943      ;
; 0.714 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.043      ; 0.943      ;
; 0.721 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.043      ; 0.950      ;
; 0.722 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.043      ; 0.951      ;
; 0.726 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.043      ; 0.955      ;
; 0.726 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.043      ; 0.955      ;
; 0.727 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.043      ; 0.956      ;
; 0.728 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.043      ; 0.957      ;
; 0.868 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.043      ; 1.097      ;
; 0.880 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.043      ; 1.109      ;
; 0.885 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.043      ; 1.114      ;
; 0.894 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.043      ; 1.123      ;
; 0.980 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; -0.500       ; 0.753      ; 1.449      ;
; 1.003 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.241      ;
; 1.018 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.254      ;
; 1.018 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.254      ;
; 1.020 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.258      ;
; 1.028 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.264      ;
; 1.030 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.268      ;
; 1.031 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.269      ;
; 1.031 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.267      ;
; 1.032 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.270      ;
; 1.032 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.270      ;
; 1.036 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.272      ;
; 1.037 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.275      ;
; 1.037 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.275      ;
; 1.044 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.282      ;
; 1.045 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.283      ;
; 1.046 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.282      ;
; 1.048 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.284      ;
; 1.050 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.288      ;
; 1.051 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.287      ;
; 1.053 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.289      ;
; 1.063 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; -0.003     ; 1.246      ;
; 1.075 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.189      ; 1.450      ;
; 1.104 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; -0.003     ; 1.287      ;
; 1.124 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.362      ;
; 1.129 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.367      ;
; 1.139 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.375      ;
; 1.139 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.375      ;
; 1.141 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.379      ;
; 1.144 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.380      ;
; 1.144 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.380      ;
; 1.146 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.384      ;
; 1.151 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.389      ;
; 1.152 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.390      ;
; 1.157 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.395      ;
; 1.157 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.393      ;
; 1.158 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.396      ;
; 1.158 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.396      ;
; 1.162 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.398      ;
; 1.163 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.401      ;
; 1.163 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.401      ;
; 1.171 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.409      ;
; 1.172 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.408      ;
; 1.174 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.410      ;
; 1.179 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.415      ;
; 1.179 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.415      ;
; 1.184 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; -0.003     ; 1.367      ;
; 1.189 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; -0.003     ; 1.372      ;
; 1.190 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.426      ;
; 1.198 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.436      ;
; 1.203 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.441      ;
; 1.205 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.441      ;
; 1.210 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.446      ;
; 1.211 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; -0.003     ; 1.394      ;
; 1.225 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; -0.003     ; 1.408      ;
; 1.230 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; -0.003     ; 1.413      ;
; 1.231 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; -0.003     ; 1.414      ;
; 1.250 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.488      ;
; 1.255 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.493      ;
; 1.265 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.501      ;
; 1.265 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.501      ;
; 1.267 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.505      ;
; 1.270 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.506      ;
; 1.270 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.506      ;
; 1.272 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.510      ;
; 1.278 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.516      ;
; 1.283 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.519      ;
; 1.284 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.522      ;
; 1.284 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.522      ;
; 1.288 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.524      ;
; 1.289 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.527      ;
; 1.290 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.526      ;
; 1.300 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.536      ;
; 1.305 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.541      ;
; 1.310 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; -0.003     ; 1.493      ;
; 1.315 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; -0.003     ; 1.498      ;
; 1.316 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.050      ; 1.552      ;
; 1.324 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.562      ;
; 1.329 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.052      ; 1.567      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Pixel_clk'                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.216 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 4.182      ;
; -3.216 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 4.182      ;
; -3.216 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 4.182      ;
; -3.216 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 4.182      ;
; -3.216 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 4.182      ;
; -3.216 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 4.182      ;
; -3.216 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 4.182      ;
; -3.216 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 4.182      ;
; -3.216 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 4.182      ;
; -3.207 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.043     ; 4.182      ;
; -3.053 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 4.019      ;
; -3.053 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 4.019      ;
; -3.053 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 4.019      ;
; -3.053 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 4.019      ;
; -3.053 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 4.019      ;
; -3.053 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 4.019      ;
; -3.053 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 4.019      ;
; -3.053 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 4.019      ;
; -3.053 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 4.019      ;
; -3.044 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.043     ; 4.019      ;
; -2.992 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.189     ; 3.821      ;
; -2.883 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.079     ; 3.822      ;
; -2.883 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.079     ; 3.822      ;
; -2.883 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.079     ; 3.822      ;
; -2.883 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.079     ; 3.822      ;
; -2.883 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.079     ; 3.822      ;
; -2.883 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.079     ; 3.822      ;
; -2.883 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.079     ; 3.822      ;
; -2.883 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.079     ; 3.822      ;
; -2.883 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.079     ; 3.822      ;
; -2.883 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.079     ; 3.822      ;
; -2.871 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 3.837      ;
; -2.871 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 3.837      ;
; -2.871 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 3.837      ;
; -2.871 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 3.837      ;
; -2.871 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 3.837      ;
; -2.871 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 3.837      ;
; -2.871 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 3.837      ;
; -2.871 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 3.837      ;
; -2.871 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 3.837      ;
; -2.862 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.043     ; 3.837      ;
; -2.829 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.189     ; 3.658      ;
; -2.821 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 3.651      ;
; -2.821 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 3.651      ;
; -2.821 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 3.651      ;
; -2.821 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 3.651      ;
; -2.821 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 3.651      ;
; -2.821 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 3.651      ;
; -2.821 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 3.651      ;
; -2.821 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 3.651      ;
; -2.821 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 3.651      ;
; -2.821 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 3.651      ;
; -2.786 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 3.752      ;
; -2.786 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 3.752      ;
; -2.786 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 3.752      ;
; -2.786 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 3.752      ;
; -2.786 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 3.752      ;
; -2.786 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 3.752      ;
; -2.786 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 3.752      ;
; -2.786 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 3.752      ;
; -2.786 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 3.752      ;
; -2.777 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.043     ; 3.752      ;
; -2.726 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 3.692      ;
; -2.726 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 3.692      ;
; -2.726 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 3.692      ;
; -2.726 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 3.692      ;
; -2.726 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 3.692      ;
; -2.726 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 3.692      ;
; -2.726 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 3.692      ;
; -2.726 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 3.692      ;
; -2.726 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 3.692      ;
; -2.717 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.043     ; 3.692      ;
; -2.658 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 3.488      ;
; -2.658 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 3.488      ;
; -2.658 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 3.488      ;
; -2.658 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 3.488      ;
; -2.658 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 3.488      ;
; -2.658 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 3.488      ;
; -2.658 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 3.488      ;
; -2.658 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 3.488      ;
; -2.658 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 3.488      ;
; -2.658 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.188     ; 3.488      ;
; -2.647 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.189     ; 3.476      ;
; -2.636 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 3.602      ;
; -2.636 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 3.602      ;
; -2.636 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 3.602      ;
; -2.636 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 3.602      ;
; -2.636 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 3.602      ;
; -2.636 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 3.602      ;
; -2.636 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 3.602      ;
; -2.636 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 3.602      ;
; -2.636 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.052     ; 3.602      ;
; -2.627 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.043     ; 3.602      ;
; -2.616 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; 0.003      ; 3.637      ;
; -2.616 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; 0.003      ; 3.637      ;
; -2.616 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; 0.003      ; 3.637      ;
; -2.616 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; 0.003      ; 3.637      ;
; -2.616 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; 0.003      ; 3.637      ;
; -2.616 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; 0.003      ; 3.637      ;
; -2.616 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; 0.003      ; 3.637      ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -2.026 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 2.874      ;
; -1.555 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.133     ; 2.420      ;
; -1.555 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.133     ; 2.420      ;
; -1.555 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.133     ; 2.420      ;
; -1.544 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.idle    ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.132     ; 2.410      ;
; -1.354 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.135     ; 2.217      ;
; -1.354 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.135     ; 2.217      ;
; -1.296 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.134     ; 2.160      ;
; -1.296 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.134     ; 2.160      ;
; -1.296 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.134     ; 2.160      ;
; -1.296 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.134     ; 2.160      ;
; -1.296 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.134     ; 2.160      ;
; -1.296 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.134     ; 2.160      ;
; -1.296 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.134     ; 2.160      ;
; -1.296 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.134     ; 2.160      ;
; -1.296 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.134     ; 2.160      ;
; -1.296 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.134     ; 2.160      ;
; -1.296 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.134     ; 2.160      ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Programador_controlador_block:inst1|controlador:inst|clk_int'                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -0.967 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.136     ; 1.829      ;
; -0.967 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.136     ; 1.829      ;
; -0.967 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.error     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.136     ; 1.829      ;
; -0.771 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.134     ; 1.635      ;
; -0.771 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.134     ; 1.635      ;
; -0.635 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 1.498      ;
; -0.635 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.start     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 1.498      ;
; -0.635 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 1.498      ;
; -0.635 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.stop_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 1.498      ;
; -0.635 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 1.498      ;
; -0.635 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_3     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 1.498      ;
; -0.635 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_2     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 1.498      ;
; -0.635 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_1     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 1.498      ;
; -0.635 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 1.498      ;
; -0.635 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.135     ; 1.498      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Programador_controlador_block:inst1|controlador:inst|clk_int'                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.999 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.133      ; 1.338      ;
; 0.999 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.start     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.133      ; 1.338      ;
; 0.999 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.133      ; 1.338      ;
; 0.999 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.stop_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.133      ; 1.338      ;
; 0.999 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.133      ; 1.338      ;
; 0.999 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_3     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.133      ; 1.338      ;
; 0.999 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_2     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.133      ; 1.338      ;
; 0.999 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_1     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.133      ; 1.338      ;
; 0.999 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.133      ; 1.338      ;
; 0.999 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.133      ; 1.338      ;
; 1.164 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.134      ; 1.504      ;
; 1.164 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.134      ; 1.504      ;
; 1.362 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.132      ; 1.700      ;
; 1.362 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.132      ; 1.700      ;
; 1.362 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.error     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.132      ; 1.700      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 1.693 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 2.033      ;
; 1.693 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 2.033      ;
; 1.693 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 2.033      ;
; 1.693 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 2.033      ;
; 1.693 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 2.033      ;
; 1.693 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 2.033      ;
; 1.693 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 2.033      ;
; 1.693 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 2.033      ;
; 1.693 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 2.033      ;
; 1.693 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 2.033      ;
; 1.693 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 2.033      ;
; 1.737 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.133      ; 2.076      ;
; 1.737 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.133      ; 2.076      ;
; 1.949 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.idle    ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.136      ; 2.291      ;
; 1.952 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.135      ; 2.293      ;
; 1.952 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.135      ; 2.293      ;
; 1.952 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.135      ; 2.293      ;
; 2.372 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.117      ; 2.695      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Pixel_clk'                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.280 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.516      ;
; 2.280 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.516      ;
; 2.280 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.516      ;
; 2.280 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.516      ;
; 2.280 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.516      ;
; 2.280 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.516      ;
; 2.280 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.516      ;
; 2.280 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.516      ;
; 2.280 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.516      ;
; 2.287 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.043      ; 2.516      ;
; 2.287 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.003     ; 2.470      ;
; 2.287 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.003     ; 2.470      ;
; 2.287 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.003     ; 2.470      ;
; 2.287 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.003     ; 2.470      ;
; 2.287 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.003     ; 2.470      ;
; 2.287 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.003     ; 2.470      ;
; 2.287 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.003     ; 2.470      ;
; 2.287 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.003     ; 2.470      ;
; 2.287 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.003     ; 2.470      ;
; 2.287 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.003     ; 2.470      ;
; 2.299 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.172      ; 2.657      ;
; 2.350 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.079      ; 2.615      ;
; 2.376 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.612      ;
; 2.376 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.612      ;
; 2.376 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.612      ;
; 2.376 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.612      ;
; 2.376 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.612      ;
; 2.376 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.612      ;
; 2.376 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.612      ;
; 2.376 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.612      ;
; 2.376 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.612      ;
; 2.379 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.615      ;
; 2.379 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.615      ;
; 2.379 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.615      ;
; 2.379 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.615      ;
; 2.379 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.615      ;
; 2.379 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.615      ;
; 2.379 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.615      ;
; 2.379 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.615      ;
; 2.379 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.615      ;
; 2.383 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.043      ; 2.612      ;
; 2.386 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.043      ; 2.615      ;
; 2.398 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.172      ; 2.756      ;
; 2.399 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.172      ; 2.757      ;
; 2.425 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.661      ;
; 2.425 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.661      ;
; 2.425 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.661      ;
; 2.425 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.661      ;
; 2.425 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.661      ;
; 2.425 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.661      ;
; 2.425 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.661      ;
; 2.425 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.661      ;
; 2.425 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.661      ;
; 2.430 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.003     ; 2.613      ;
; 2.430 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.003     ; 2.613      ;
; 2.430 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.003     ; 2.613      ;
; 2.430 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.003     ; 2.613      ;
; 2.430 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.003     ; 2.613      ;
; 2.430 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.003     ; 2.613      ;
; 2.430 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.003     ; 2.613      ;
; 2.430 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.003     ; 2.613      ;
; 2.430 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.003     ; 2.613      ;
; 2.430 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.003     ; 2.613      ;
; 2.432 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.043      ; 2.661      ;
; 2.466 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.172      ; 2.824      ;
; 2.489 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.079      ; 2.754      ;
; 2.551 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.003     ; 2.734      ;
; 2.551 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.003     ; 2.734      ;
; 2.551 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.003     ; 2.734      ;
; 2.551 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.003     ; 2.734      ;
; 2.551 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.003     ; 2.734      ;
; 2.551 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.003     ; 2.734      ;
; 2.551 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.003     ; 2.734      ;
; 2.551 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.003     ; 2.734      ;
; 2.551 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.003     ; 2.734      ;
; 2.551 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.003     ; 2.734      ;
; 2.560 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.796      ;
; 2.560 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.796      ;
; 2.560 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.796      ;
; 2.560 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.796      ;
; 2.560 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.796      ;
; 2.560 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.796      ;
; 2.560 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.796      ;
; 2.560 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.796      ;
; 2.560 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.796      ;
; 2.567 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.043      ; 2.796      ;
; 2.593 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.829      ;
; 2.593 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.829      ;
; 2.593 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.829      ;
; 2.593 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.829      ;
; 2.593 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.829      ;
; 2.593 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.829      ;
; 2.593 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.829      ;
; 2.593 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.829      ;
; 2.593 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.050      ; 2.829      ;
; 2.600 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.043      ; 2.829      ;
; 2.601 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.172      ; 2.959      ;
; 2.610 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.079      ; 2.875      ;
; 2.612 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.172      ; 2.970      ;
; 2.625 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.188      ; 2.999      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                             ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                     ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; 262.95 MHz ; 262.95 MHz      ; divisor:inst2|clk_int                                          ;                                                               ;
; 317.16 MHz ; 250.0 MHz       ; Pixel_clk                                                      ; limit due to minimum period restriction (max I/O toggle rate) ;
; 336.59 MHz ; 336.59 MHz      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ;                                                               ;
; 341.3 MHz  ; 341.3 MHz       ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ;                                                               ;
; 446.83 MHz ; 437.64 MHz      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; limit due to minimum period restriction (tmin)                ;
; 475.96 MHz ; 250.0 MHz       ; clk_50                                                         ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                      ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; -5.937 ; -127.466      ;
; divisor:inst2|clk_int                                          ; -2.803 ; -12.005       ;
; Pixel_clk                                                      ; -2.153 ; -30.550       ;
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; -2.062 ; -21.850       ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; -1.971 ; -23.097       ;
; clk_50                                                         ; -1.417 ; -6.137        ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                      ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; clk_50                                                         ; 0.348 ; 0.000         ;
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; 0.354 ; 0.000         ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.354 ; 0.000         ;
; divisor:inst2|clk_int                                          ; 0.354 ; 0.000         ;
; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; 0.355 ; 0.000         ;
; Pixel_clk                                                      ; 0.387 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                   ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Pixel_clk                                                      ; -2.855 ; -55.975       ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; -1.728 ; -20.899       ;
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; -0.798 ; -8.224        ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                   ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; 0.910 ; 0.000         ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.547 ; 0.000         ;
; Pixel_clk                                                      ; 2.055 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clk_50                                                         ; -3.000 ; -38.980       ;
; Pixel_clk                                                      ; -3.000 ; -29.985       ;
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; -1.285 ; -30.840       ;
; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; -1.285 ; -29.555       ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; -1.285 ; -25.700       ;
; divisor:inst2|clk_int                                          ; -1.285 ; -14.135       ;
+----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int'                                                                                                                                                              ;
+--------+---------------------------------------------------------------------+---------------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                           ; Launch Clock ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+---------------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; -5.937 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.711      ;
; -5.937 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.711      ;
; -5.937 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.711      ;
; -5.937 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.711      ;
; -5.937 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.711      ;
; -5.937 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.711      ;
; -5.937 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.711      ;
; -5.937 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.711      ;
; -5.937 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.711      ;
; -5.899 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.673      ;
; -5.899 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.673      ;
; -5.899 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.673      ;
; -5.899 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.673      ;
; -5.899 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.673      ;
; -5.899 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.673      ;
; -5.899 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.673      ;
; -5.899 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.673      ;
; -5.899 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.673      ;
; -5.895 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.669      ;
; -5.895 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.669      ;
; -5.895 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.669      ;
; -5.895 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.669      ;
; -5.895 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.669      ;
; -5.895 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.669      ;
; -5.895 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.669      ;
; -5.895 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.669      ;
; -5.895 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.669      ;
; -5.889 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.663      ;
; -5.889 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.663      ;
; -5.889 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.663      ;
; -5.889 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.663      ;
; -5.889 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.663      ;
; -5.889 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.663      ;
; -5.889 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.663      ;
; -5.889 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.663      ;
; -5.889 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.663      ;
; -5.805 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.753     ; 5.541      ;
; -5.805 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.753     ; 5.541      ;
; -5.805 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.753     ; 5.541      ;
; -5.805 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.753     ; 5.541      ;
; -5.805 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.753     ; 5.541      ;
; -5.805 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.753     ; 5.541      ;
; -5.805 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.753     ; 5.541      ;
; -5.805 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.753     ; 5.541      ;
; -5.805 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.753     ; 5.541      ;
; -5.758 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.532      ;
; -5.758 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.532      ;
; -5.758 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.532      ;
; -5.758 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.532      ;
; -5.758 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.532      ;
; -5.758 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.532      ;
; -5.758 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.532      ;
; -5.758 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.532      ;
; -5.758 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.532      ;
; -5.667 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.805     ; 5.351      ;
; -5.667 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.805     ; 5.351      ;
; -5.667 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.805     ; 5.351      ;
; -5.667 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.805     ; 5.351      ;
; -5.667 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.805     ; 5.351      ;
; -5.667 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.805     ; 5.351      ;
; -5.667 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.805     ; 5.351      ;
; -5.667 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.805     ; 5.351      ;
; -5.667 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.805     ; 5.351      ;
; -5.666 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.805     ; 5.350      ;
; -5.666 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.805     ; 5.350      ;
; -5.666 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.805     ; 5.350      ;
; -5.666 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.805     ; 5.350      ;
; -5.666 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.805     ; 5.350      ;
; -5.666 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.805     ; 5.350      ;
; -5.666 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.805     ; 5.350      ;
; -5.666 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.805     ; 5.350      ;
; -5.666 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.805     ; 5.350      ;
; -5.666 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.805     ; 5.350      ;
; -5.666 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.805     ; 5.350      ;
; -5.666 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.805     ; 5.350      ;
; -5.666 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.805     ; 5.350      ;
; -5.666 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.805     ; 5.350      ;
; -5.666 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.805     ; 5.350      ;
; -5.666 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.805     ; 5.350      ;
; -5.666 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.805     ; 5.350      ;
; -5.666 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.805     ; 5.350      ;
; -5.658 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.805     ; 5.342      ;
; -5.658 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.805     ; 5.342      ;
; -5.658 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.805     ; 5.342      ;
; -5.658 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.805     ; 5.342      ;
; -5.658 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.805     ; 5.342      ;
; -5.658 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.805     ; 5.342      ;
; -5.658 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.805     ; 5.342      ;
; -5.658 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.805     ; 5.342      ;
; -5.658 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.805     ; 5.342      ;
; -5.651 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.425      ;
; -5.651 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.425      ;
; -5.651 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.425      ;
; -5.651 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.425      ;
; -5.651 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.425      ;
; -5.651 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.425      ;
; -5.651 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.425      ;
; -5.651 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.425      ;
; -5.651 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.715     ; 5.425      ;
; -5.647 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.805     ; 5.331      ;
+--------+---------------------------------------------------------------------+---------------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisor:inst2|clk_int'                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                              ; Launch Clock                                                   ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -2.803 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 3.730      ;
; -2.768 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 3.695      ;
; -2.601 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 3.529      ;
; -2.589 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 3.517      ;
; -2.564 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 3.491      ;
; -2.553 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 3.480      ;
; -2.519 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 3.446      ;
; -2.465 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 3.393      ;
; -2.144 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 3.071      ;
; -2.097 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 3.025      ;
; -1.465 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.392      ;
; -1.459 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.386      ;
; -1.455 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.382      ;
; -1.439 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.366      ;
; -1.433 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.360      ;
; -1.355 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.282      ;
; -1.322 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.249      ;
; -1.240 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.167      ;
; -1.226 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.153      ;
; -1.220 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.147      ;
; -1.200 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.127      ;
; -1.198 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.125      ;
; -1.193 ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 0.500        ; 2.681      ; 4.586      ;
; -1.192 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 0.500        ; 2.681      ; 4.585      ;
; -0.831 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.758      ;
; -0.804 ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 1.000        ; 2.681      ; 4.697      ;
; -0.791 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.718      ;
; -0.789 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.716      ;
; -0.750 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 1.000        ; 2.681      ; 4.643      ;
; -0.739 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.666      ;
; -0.711 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 1.637      ;
; -0.697 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.624      ;
; -0.697 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.624      ;
; -0.690 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.617      ;
; -0.685 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.612      ;
; -0.685 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.612      ;
; -0.626 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.553      ;
; -0.615 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 1.541      ;
; -0.610 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.537      ;
; -0.609 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.536      ;
; -0.547 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.474      ;
; -0.212 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.139      ;
; -0.209 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.136      ;
; -0.075 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.002      ;
; -0.070 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 0.997      ;
; 0.022  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 0.904      ;
; 0.022  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 0.904      ;
; 0.244  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 0.683      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Pixel_clk'                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                             ; Launch Clock                                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.153 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.156     ; 3.016      ;
; -2.037 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.156     ; 2.900      ;
; -2.011 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.156     ; 2.874      ;
; -1.921 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.156     ; 2.784      ;
; -1.895 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.156     ; 2.758      ;
; -1.858 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.705      ;
; -1.805 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.156     ; 2.668      ;
; -1.779 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.156     ; 2.642      ;
; -1.742 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.589      ;
; -1.721 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.568      ;
; -1.689 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.156     ; 2.552      ;
; -1.676 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.523      ;
; -1.663 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.156     ; 2.526      ;
; -1.647 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.494      ;
; -1.626 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.473      ;
; -1.605 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.452      ;
; -1.573 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.420      ;
; -1.560 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.407      ;
; -1.547 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.156     ; 2.410      ;
; -1.540 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.387      ;
; -1.531 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.378      ;
; -1.511 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.358      ;
; -1.510 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.357      ;
; -1.489 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.336      ;
; -1.486 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.069     ; 2.436      ;
; -1.481 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.328      ;
; -1.457 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.304      ;
; -1.456 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.303      ;
; -1.451 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.298      ;
; -1.444 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.291      ;
; -1.424 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.271      ;
; -1.422 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.269      ;
; -1.415 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.262      ;
; -1.395 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.242      ;
; -1.394 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.241      ;
; -1.373 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.220      ;
; -1.370 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.069     ; 2.320      ;
; -1.365 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.212      ;
; -1.364 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.211      ;
; -1.352 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.199      ;
; -1.344 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.069     ; 2.294      ;
; -1.341 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.188      ;
; -1.340 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.187      ;
; -1.335 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.182      ;
; -1.333 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.180      ;
; -1.328 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.175      ;
; -1.308 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.155      ;
; -1.306 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.153      ;
; -1.304 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.151      ;
; -1.299 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.146      ;
; -1.279 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.126      ;
; -1.257 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.104      ;
; -1.255 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.102      ;
; -1.254 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.069     ; 2.204      ;
; -1.249 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.096      ;
; -1.248 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.095      ;
; -1.236 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.083      ;
; -1.235 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.082      ;
; -1.228 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.069     ; 2.178      ;
; -1.225 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.072      ;
; -1.224 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.071      ;
; -1.219 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.066      ;
; -1.217 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.064      ;
; -1.212 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.059      ;
; -1.195 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.042      ;
; -1.192 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.039      ;
; -1.190 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.037      ;
; -1.188 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.035      ;
; -1.183 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.030      ;
; -1.166 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.013      ;
; -1.163 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 2.010      ;
; -1.152 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.046     ; 2.125      ;
; -1.140 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 1.987      ;
; -1.139 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 1.986      ;
; -1.138 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.069     ; 2.088      ;
; -1.133 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 1.980      ;
; -1.132 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 1.979      ;
; -1.120 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 1.967      ;
; -1.119 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 1.966      ;
; -1.112 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.069     ; 2.062      ;
; -1.109 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 1.956      ;
; -1.108 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 1.955      ;
; -1.103 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 1.950      ;
; -1.101 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 1.948      ;
; -1.079 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 1.926      ;
; -1.076 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 1.923      ;
; -1.074 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 1.921      ;
; -1.072 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 1.919      ;
; -1.050 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 1.897      ;
; -1.047 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.172     ; 1.894      ;
; -1.039 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.045     ; 2.013      ;
; -1.036 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk                                                      ; Pixel_clk   ; 1.000        ; -0.046     ; 2.009      ;
; -1.025 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; 0.500        ; 0.448      ; 1.962      ;
; -1.025 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; 0.500        ; 0.448      ; 1.962      ;
; -1.025 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; 0.500        ; 0.448      ; 1.962      ;
; -1.025 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; 0.500        ; 0.448      ; 1.962      ;
; -1.025 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; 0.500        ; 0.448      ; 1.962      ;
; -1.025 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; 0.500        ; 0.448      ; 1.962      ;
; -1.025 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; 0.500        ; 0.448      ; 1.962      ;
; -1.025 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; 0.500        ; 0.448      ; 1.962      ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Programador_controlador_block:inst1|controlador:inst|clk_int'                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                             ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -2.062 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[7]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.941      ;
; -2.062 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[3]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.941      ;
; -2.062 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[1]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.941      ;
; -2.062 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[0]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.941      ;
; -2.062 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[2]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.941      ;
; -2.057 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|data[7]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.936      ;
; -2.057 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|data[3]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.936      ;
; -2.057 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|data[1]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.936      ;
; -2.057 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|data[0]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.936      ;
; -2.057 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|data[2]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.936      ;
; -1.823 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[7]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.702      ;
; -1.823 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[3]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.702      ;
; -1.823 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[1]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.702      ;
; -1.823 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[0]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.702      ;
; -1.823 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[2]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.702      ;
; -1.785 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.664      ;
; -1.780 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.659      ;
; -1.776 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|data[7]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.655      ;
; -1.776 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|data[3]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.655      ;
; -1.776 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|data[1]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.655      ;
; -1.776 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|data[0]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.655      ;
; -1.776 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|data[2]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.655      ;
; -1.735 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[7]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.614      ;
; -1.735 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[3]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.614      ;
; -1.735 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[1]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.614      ;
; -1.735 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[0]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.614      ;
; -1.735 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[2]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.614      ;
; -1.717 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[7]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.596      ;
; -1.717 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[3]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.596      ;
; -1.717 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[1]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.596      ;
; -1.717 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[0]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.596      ;
; -1.717 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[2]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.596      ;
; -1.691 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[5]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.119     ; 2.571      ;
; -1.686 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|data[5]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.119     ; 2.566      ;
; -1.551 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|data[7]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.430      ;
; -1.551 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|data[3]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.430      ;
; -1.551 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|data[1]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.430      ;
; -1.551 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|data[0]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.430      ;
; -1.551 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|data[2]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.430      ;
; -1.533 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[7]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.122     ; 2.410      ;
; -1.533 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[3]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.122     ; 2.410      ;
; -1.533 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[1]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.122     ; 2.410      ;
; -1.533 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[0]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.122     ; 2.410      ;
; -1.533 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[2]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.122     ; 2.410      ;
; -1.518 ; Programador_controlador_block:inst1|controlador:inst|state.stop_1     ; Programador_controlador_block:inst1|programador:inst1|state.idle_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.397      ;
; -1.507 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.118     ; 2.388      ;
; -1.502 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.118     ; 2.383      ;
; -1.501 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|state.b_trans ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.118     ; 2.382      ;
; -1.499 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.378      ;
; -1.496 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|state.b_trans ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.118     ; 2.377      ;
; -1.447 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[7]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.326      ;
; -1.447 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[3]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.326      ;
; -1.447 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[1]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.326      ;
; -1.447 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[0]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.326      ;
; -1.447 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[2]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.326      ;
; -1.410 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.289      ;
; -1.405 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|data[5]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.119     ; 2.285      ;
; -1.402 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.281      ;
; -1.316 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[5]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.119     ; 2.196      ;
; -1.308 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[5]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.119     ; 2.188      ;
; -1.307 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[5]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.119     ; 2.187      ;
; -1.238 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[1]       ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.072     ; 2.165      ;
; -1.238 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[0]       ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.072     ; 2.165      ;
; -1.238 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[2]       ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.072     ; 2.165      ;
; -1.238 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[3]       ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.072     ; 2.165      ;
; -1.238 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[7]       ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.072     ; 2.165      ;
; -1.221 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.118     ; 2.102      ;
; -1.218 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|state.idle_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.097      ;
; -1.215 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|state.b_trans ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.118     ; 2.096      ;
; -1.179 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|data[1]       ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.072     ; 2.106      ;
; -1.179 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|data[0]       ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.072     ; 2.106      ;
; -1.179 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|data[2]       ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.072     ; 2.106      ;
; -1.179 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|data[3]       ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.072     ; 2.106      ;
; -1.179 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|data[7]       ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.072     ; 2.106      ;
; -1.151 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07      ; Programador_controlador_block:inst1|programador:inst1|data[0]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.030      ;
; -1.142 ; Programador_controlador_block:inst1|controlador:inst|state.stop_2     ; Programador_controlador_block:inst1|programador:inst1|state.idle_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.021      ;
; -1.132 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.118     ; 2.013      ;
; -1.127 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[5]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.119     ; 2.007      ;
; -1.126 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|state.b_trans ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.118     ; 2.007      ;
; -1.124 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|data[5]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.119     ; 2.004      ;
; -1.124 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.118     ; 2.005      ;
; -1.120 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|count[2]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.119     ; 2.000      ;
; -1.120 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.119     ; 2.000      ;
; -1.120 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.119     ; 2.000      ;
; -1.118 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|state.b_trans ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.118     ; 1.999      ;
; -1.091 ; Programador_controlador_block:inst1|controlador:inst|state.dw_81      ; Programador_controlador_block:inst1|programador:inst1|data[0]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 1.970      ;
; -0.991 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst1|programador:inst1|data[2]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 1.870      ;
; -0.974 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07      ; Programador_controlador_block:inst1|programador:inst1|data[2]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 1.853      ;
; -0.962 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst1|programador:inst1|data[1]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 1.841      ;
; -0.945 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07      ; Programador_controlador_block:inst1|programador:inst1|data[1]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 1.824      ;
; -0.940 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.118     ; 1.821      ;
; -0.934 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|state.b_trans ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.118     ; 1.815      ;
; -0.906 ; Programador_controlador_block:inst1|controlador:inst|state.stop_1     ; Programador_controlador_block:inst1|programador:inst1|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.118     ; 1.787      ;
; -0.738 ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|programador:inst1|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.665      ;
; -0.738 ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|programador:inst1|count[2]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.665      ;
; -0.738 ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|programador:inst1|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.665      ;
; -0.691 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|state.idle_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.618      ;
; -0.638 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.565      ;
; -0.638 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|count[2]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.565      ;
; -0.638 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.565      ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -1.971 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 2.899      ;
; -1.971 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 2.899      ;
; -1.966 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 2.894      ;
; -1.966 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 2.894      ;
; -1.904 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 2.832      ;
; -1.904 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 2.832      ;
; -1.717 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 2.645      ;
; -1.717 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 2.645      ;
; -1.685 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 2.613      ;
; -1.685 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 2.613      ;
; -1.649 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 2.577      ;
; -1.649 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 2.577      ;
; -1.631 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 2.559      ;
; -1.631 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 2.559      ;
; -1.506 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 2.432      ;
; -1.465 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 2.393      ;
; -1.465 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 2.393      ;
; -1.463 ; Programador_controlador_block:inst1|programador:inst1|state.error  ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.118     ; 2.344      ;
; -1.463 ; Programador_controlador_block:inst1|programador:inst1|state.error  ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.118     ; 2.344      ;
; -1.425 ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.090     ; 2.334      ;
; -1.398 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.118     ; 2.279      ;
; -1.398 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.118     ; 2.279      ;
; -1.369 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 2.295      ;
; -1.236 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.118     ; 2.117      ;
; -1.236 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.118     ; 2.117      ;
; -1.192 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.119     ; 2.072      ;
; -1.168 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.137     ; 2.030      ;
; -1.154 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.120     ; 2.033      ;
; -1.153 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.119     ; 2.033      ;
; -1.138 ; Programador_controlador_block:inst1|controlador:inst|state.idle    ; Programador_controlador_block:inst1|controlador:inst|state.idle    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 2.065      ;
; -1.132 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.120     ; 2.011      ;
; -1.122 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.137     ; 1.984      ;
; -1.007 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.933      ;
; -1.007 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.933      ;
; -0.993 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.919      ;
; -0.992 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.918      ;
; -0.992 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.918      ;
; -0.992 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.918      ;
; -0.992 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.918      ;
; -0.992 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.120     ; 1.871      ;
; -0.981 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.119     ; 1.861      ;
; -0.977 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.119     ; 1.857      ;
; -0.966 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.120     ; 1.845      ;
; -0.934 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.860      ;
; -0.929 ; Programador_controlador_block:inst1|controlador:inst|state.idle    ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 1.854      ;
; -0.919 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.119     ; 1.799      ;
; -0.919 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.119     ; 1.799      ;
; -0.919 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.119     ; 1.799      ;
; -0.883 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.809      ;
; -0.883 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.809      ;
; -0.882 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.119     ; 1.762      ;
; -0.864 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.791      ;
; -0.856 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.782      ;
; -0.855 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.781      ;
; -0.855 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.781      ;
; -0.855 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.781      ;
; -0.855 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.781      ;
; -0.851 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 1.776      ;
; -0.822 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.748      ;
; -0.785 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.119     ; 1.665      ;
; -0.763 ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.690      ;
; -0.739 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 1.664      ;
; -0.727 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.119     ; 1.607      ;
; -0.726 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.119     ; 1.606      ;
; -0.716 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.119     ; 1.596      ;
; -0.714 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.640      ;
; -0.709 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.119     ; 1.589      ;
; -0.708 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.119     ; 1.588      ;
; -0.704 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.119     ; 1.584      ;
; -0.703 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.119     ; 1.583      ;
; -0.701 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.119     ; 1.581      ;
; -0.701 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.119     ; 1.581      ;
; -0.701 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.119     ; 1.581      ;
; -0.700 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.119     ; 1.580      ;
; -0.616 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.543      ;
; -0.599 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 1.524      ;
; -0.582 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.508      ;
; -0.509 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.119     ; 1.389      ;
; -0.509 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.119     ; 1.389      ;
; -0.505 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.119     ; 1.385      ;
; -0.504 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.119     ; 1.384      ;
; -0.503 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.119     ; 1.383      ;
; -0.503 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.119     ; 1.383      ;
; -0.501 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.119     ; 1.381      ;
; -0.494 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.119     ; 1.374      ;
; -0.485 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 1.410      ;
; -0.475 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.402      ;
; -0.474 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.400      ;
; -0.409 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.336      ;
; -0.408 ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.335      ;
; -0.403 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.330      ;
; -0.335 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.262      ;
; -0.300 ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.228      ;
; -0.221 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.147      ;
; -0.220 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.147      ;
; -0.170 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.098      ;
; -0.114 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.041      ;
; -0.111 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.038      ;
; -0.105 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.032      ;
; -0.100 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.027      ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50'                                                                                                                                                                              ;
+--------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                      ; Launch Clock                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; -1.417 ; divisor:inst2|clk_int                               ; divisor:inst2|clk_int                        ; divisor:inst2|clk_int                        ; clk_50      ; 0.500        ; 2.707      ; 4.826      ;
; -1.101 ; divisor:inst2|enable                                ; divisor:inst2|clk_int                        ; clk_50                                       ; clk_50      ; 1.000        ; -0.072     ; 2.028      ;
; -0.971 ; divisor:inst2|clk_int                               ; divisor:inst2|clk_int                        ; divisor:inst2|clk_int                        ; clk_50      ; 1.000        ; 2.707      ; 4.880      ;
; -0.711 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int        ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.500        ; 2.692      ; 4.105      ;
; -0.235 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[16] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.154      ; 1.378      ;
; -0.232 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.159      ; 1.380      ;
; -0.227 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[19] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.158      ; 1.374      ;
; -0.222 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[0]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[0]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.156      ; 1.367      ;
; -0.221 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.157      ; 1.367      ;
; -0.218 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.158      ; 1.365      ;
; -0.217 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.final    ; decodificador:inst3|num_int[2]               ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.156      ; 1.362      ;
; -0.214 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[2]                      ; clk_50                                       ; clk_50      ; 1.000        ; -0.468     ; 0.745      ;
; -0.213 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[1]                      ; clk_50                                       ; clk_50      ; 1.000        ; -0.468     ; 0.744      ;
; -0.201 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.159      ; 1.349      ;
; -0.199 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|enable                         ; clk_50                                       ; clk_50      ; 1.000        ; -0.468     ; 0.730      ;
; -0.196 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.158      ; 1.343      ;
; -0.194 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int        ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 2.692      ; 4.088      ;
; -0.188 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.158      ; 1.335      ;
; -0.185 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[15] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.156      ; 1.330      ;
; -0.152 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.B_massig ; decodificador:inst3|num_int[1]               ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.156      ; 1.297      ;
; -0.124 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[3]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.157      ; 1.270      ;
; -0.120 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.156      ; 1.265      ;
; -0.090 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.156      ; 1.235      ;
; -0.090 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.157      ; 1.236      ;
; -0.089 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[10] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.156      ; 1.234      ;
; -0.088 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.157      ; 1.234      ;
; -0.087 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[2]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.157      ; 1.233      ;
; -0.083 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[18] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.156      ; 1.228      ;
; -0.067 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[7]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.157      ; 1.213      ;
; -0.055 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|enable                         ; clk_50                                       ; clk_50      ; 1.000        ; -0.072     ; 0.982      ;
; -0.054 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|cuenta[1]                      ; clk_50                                       ; clk_50      ; 1.000        ; -0.072     ; 0.981      ;
; -0.051 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[1]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.157      ; 1.197      ;
; -0.045 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[2]                      ; clk_50                                       ; clk_50      ; 1.000        ; -0.072     ; 0.972      ;
; 0.058  ; divisor:inst2|cuenta[2]                             ; divisor:inst2|enable                         ; clk_50                                       ; clk_50      ; 1.000        ; -0.072     ; 0.869      ;
; 0.227  ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[0]                      ; clk_50                                       ; clk_50      ; 1.000        ; -0.089     ; 0.683      ;
; 0.244  ; divisor:inst2|cuenta[2]                             ; divisor:inst2|cuenta[2]                      ; clk_50                                       ; clk_50      ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[1]                      ; clk_50                                       ; clk_50      ; 1.000        ; -0.072     ; 0.683      ;
+--------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50'                                                                                                                                                                              ;
+-------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                      ; Launch Clock                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; 0.348 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[0]                      ; clk_50                                       ; clk_50      ; 0.000        ; 0.089      ; 0.608      ;
; 0.354 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[1]                      ; clk_50                                       ; clk_50      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|cuenta[2]                      ; clk_50                                       ; clk_50      ; 0.000        ; 0.072      ; 0.597      ;
; 0.513 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|enable                         ; clk_50                                       ; clk_50      ; 0.000        ; 0.072      ; 0.756      ;
; 0.550 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int        ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 2.792      ; 3.756      ;
; 0.557 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[7]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.373      ; 1.131      ;
; 0.561 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[1]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.373      ; 1.135      ;
; 0.574 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[10] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.373      ; 1.148      ;
; 0.585 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[18] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.373      ; 1.159      ;
; 0.588 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.373      ; 1.162      ;
; 0.590 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[2]                      ; clk_50                                       ; clk_50      ; 0.000        ; 0.072      ; 0.833      ;
; 0.591 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.373      ; 1.165      ;
; 0.591 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[2]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.373      ; 1.165      ;
; 0.599 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.375      ; 1.175      ;
; 0.600 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[15] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.373      ; 1.174      ;
; 0.604 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.375      ; 1.180      ;
; 0.608 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.B_massig ; decodificador:inst3|num_int[1]               ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.373      ; 1.182      ;
; 0.609 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.373      ; 1.183      ;
; 0.609 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.373      ; 1.183      ;
; 0.610 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|enable                         ; clk_50                                       ; clk_50      ; 0.000        ; 0.072      ; 0.853      ;
; 0.615 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|cuenta[1]                      ; clk_50                                       ; clk_50      ; 0.000        ; 0.072      ; 0.858      ;
; 0.615 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.375      ; 1.191      ;
; 0.616 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[3]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.373      ; 1.190      ;
; 0.620 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.375      ; 1.196      ;
; 0.625 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.373      ; 1.199      ;
; 0.634 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[19] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.375      ; 1.210      ;
; 0.634 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.375      ; 1.210      ;
; 0.639 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[0]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[0]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.373      ; 1.213      ;
; 0.644 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[16] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.371      ; 1.216      ;
; 0.666 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.final    ; decodificador:inst3|num_int[2]               ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.373      ; 1.240      ;
; 0.773 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[1]                      ; clk_50                                       ; clk_50      ; 0.000        ; -0.307     ; 0.637      ;
; 0.774 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[2]                      ; clk_50                                       ; clk_50      ; 0.000        ; -0.307     ; 0.638      ;
; 0.789 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|enable                         ; clk_50                                       ; clk_50      ; 0.000        ; -0.307     ; 0.653      ;
; 1.087 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int        ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; -0.500       ; 2.792      ; 3.793      ;
; 1.251 ; divisor:inst2|clk_int                               ; divisor:inst2|clk_int                        ; divisor:inst2|clk_int                        ; clk_50      ; 0.000        ; 2.807      ; 4.472      ;
; 1.442 ; divisor:inst2|enable                                ; divisor:inst2|clk_int                        ; clk_50                                       ; clk_50      ; 0.000        ; 0.072      ; 1.685      ;
; 1.731 ; divisor:inst2|clk_int                               ; divisor:inst2|clk_int                        ; divisor:inst2|clk_int                        ; clk_50      ; -0.500       ; 2.807      ; 4.452      ;
+-------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Programador_controlador_block:inst1|controlador:inst|clk_int'                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.354 ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst1|programador:inst1|state.error     ; Programador_controlador_block:inst1|programador:inst1|state.error     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.608      ;
; 0.417 ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.660      ;
; 0.434 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.677      ;
; 0.434 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.677      ;
; 0.486 ; Programador_controlador_block:inst1|controlador:inst|state.dw_02      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.120      ; 0.797      ;
; 0.513 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.119      ; 0.823      ;
; 0.514 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.119      ; 0.824      ;
; 0.548 ; Programador_controlador_block:inst1|programador:inst1|state.ack_3     ; Programador_controlador_block:inst1|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|programador:inst1|state.stop_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; Programador_controlador_block:inst1|programador:inst1|state.ack_2     ; Programador_controlador_block:inst1|programador:inst1|state.ack_3     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.792      ;
; 0.561 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.073      ; 0.805      ;
; 0.575 ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.818      ;
; 0.577 ; Programador_controlador_block:inst1|programador:inst1|state.ack_1     ; Programador_controlador_block:inst1|programador:inst1|state.ack_2     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.820      ;
; 0.592 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.119      ; 0.902      ;
; 0.614 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.119      ; 0.924      ;
; 0.619 ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.862      ;
; 0.620 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.119      ; 0.930      ;
; 0.622 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.119      ; 0.932      ;
; 0.649 ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.892      ;
; 0.662 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.905      ;
; 0.670 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.913      ;
; 0.707 ; Programador_controlador_block:inst1|programador:inst1|state.start     ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.073      ; 0.951      ;
; 0.741 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|state.ack_1     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.983      ;
; 0.754 ; Programador_controlador_block:inst1|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst1|programador:inst1|state.error     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.070      ; 0.995      ;
; 0.756 ; Programador_controlador_block:inst1|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.070      ; 0.997      ;
; 0.763 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.118      ; 1.072      ;
; 0.771 ; Programador_controlador_block:inst1|programador:inst1|state.stop_2    ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.070      ; 1.012      ;
; 0.777 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|state.start     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.074      ; 1.022      ;
; 0.796 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.074      ; 1.041      ;
; 0.825 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.119      ; 1.135      ;
; 0.846 ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|programador:inst1|state.ack_1     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.088      ;
; 0.848 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|state.start     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.121      ; 1.160      ;
; 0.858 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.119      ; 1.168      ;
; 0.860 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.119      ; 1.170      ;
; 0.863 ; Programador_controlador_block:inst1|controlador:inst|state.stop_2     ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.121      ; 1.175      ;
; 0.885 ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|programador:inst1|state.ack_1     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.127      ;
; 0.894 ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.136      ;
; 0.954 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.119      ; 1.264      ;
; 0.974 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|state.start     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.121      ; 1.286      ;
; 0.996 ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.238      ;
; 1.001 ; Programador_controlador_block:inst1|controlador:inst|state.dw_81      ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.119      ; 1.311      ;
; 1.001 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.073      ; 1.245      ;
; 1.017 ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|programador:inst1|state.ack_1     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.259      ;
; 1.042 ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.284      ;
; 1.084 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.074      ; 1.329      ;
; 1.134 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.073      ; 1.378      ;
; 1.143 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.385      ;
; 1.158 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 1.401      ;
; 1.173 ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.415      ;
; 1.250 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.120      ; 1.561      ;
; 1.299 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.119      ; 1.609      ;
; 1.299 ; Programador_controlador_block:inst1|controlador:inst|state.stop_1     ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.121      ; 1.611      ;
; 1.349 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.119      ; 1.659      ;
; 1.351 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.121      ; 1.663      ;
; 1.363 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.121      ; 1.675      ;
; 1.372 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.120      ; 1.683      ;
; 1.393 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.119      ; 1.703      ;
; 1.419 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.119      ; 1.729      ;
; 1.428 ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 1.671      ;
; 1.428 ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 1.671      ;
; 1.428 ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 1.671      ;
; 1.443 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07      ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.119      ; 1.753      ;
; 1.448 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.119      ; 1.758      ;
; 1.469 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.119      ; 1.779      ;
; 1.476 ; Programador_controlador_block:inst1|controlador:inst|state.stop_2     ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.119      ; 1.786      ;
; 1.479 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.119      ; 1.789      ;
; 1.491 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.121      ; 1.803      ;
; 1.503 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.121      ; 1.815      ;
; 1.508 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.121      ; 1.820      ;
; 1.520 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.121      ; 1.832      ;
; 1.522 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.120      ; 1.833      ;
; 1.524 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.121      ; 1.836      ;
; 1.536 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.121      ; 1.848      ;
; 1.542 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.119      ; 1.852      ;
; 1.545 ; Programador_controlador_block:inst1|controlador:inst|state.dw_81      ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.119      ; 1.855      ;
; 1.570 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.119      ; 1.880      ;
; 1.573 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07      ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.119      ; 1.883      ;
; 1.592 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.119      ; 1.902      ;
; 1.593 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.119      ; 1.903      ;
; 1.598 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.119      ; 1.908      ;
; 1.662 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.120      ; 1.973      ;
; 1.663 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.120      ; 1.974      ;
; 1.663 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.120      ; 1.974      ;
; 1.663 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.120      ; 1.974      ;
; 1.679 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.120      ; 1.990      ;
; 1.695 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.120      ; 2.006      ;
; 1.733 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.119      ; 2.043      ;
; 1.750 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.119      ; 2.060      ;
; 1.758 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 2.001      ;
; 1.758 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 2.001      ;
; 1.758 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 2.001      ;
; 1.758 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 2.001      ;
; 1.758 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 2.001      ;
; 1.766 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.119      ; 2.076      ;
; 1.796 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 2.039      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.354 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.365 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.608      ;
; 0.627 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.870      ;
; 0.629 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.872      ;
; 0.629 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.872      ;
; 0.630 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.873      ;
; 0.635 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.878      ;
; 0.771 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.015      ;
; 0.819 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.061      ;
; 0.843 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.086      ;
; 0.856 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.100      ;
; 0.901 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.212      ;
; 0.903 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.214      ;
; 0.905 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.216      ;
; 0.909 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.220      ;
; 0.910 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.221      ;
; 0.923 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.234      ;
; 0.933 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.244      ;
; 0.934 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.245      ;
; 0.936 ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.180      ;
; 0.957 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.200      ;
; 0.987 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.230      ;
; 0.988 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.231      ;
; 0.999 ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.242      ;
; 1.008 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.252      ;
; 1.058 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.300      ;
; 1.065 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.308      ;
; 1.083 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 1.324      ;
; 1.086 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.329      ;
; 1.126 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.437      ;
; 1.135 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.446      ;
; 1.136 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.447      ;
; 1.141 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.452      ;
; 1.141 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.452      ;
; 1.143 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.454      ;
; 1.145 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.456      ;
; 1.148 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.459      ;
; 1.149 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.460      ;
; 1.193 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.435      ;
; 1.206 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 1.447      ;
; 1.248 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.559      ;
; 1.248 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.559      ;
; 1.248 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.559      ;
; 1.287 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 1.528      ;
; 1.287 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.119      ; 1.597      ;
; 1.297 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.541      ;
; 1.297 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.541      ;
; 1.299 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.541      ;
; 1.311 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.119      ; 1.621      ;
; 1.330 ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.573      ;
; 1.332 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.576      ;
; 1.345 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.587      ;
; 1.358 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.669      ;
; 1.364 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.675      ;
; 1.386 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.628      ;
; 1.386 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.628      ;
; 1.386 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.628      ;
; 1.386 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.628      ;
; 1.386 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.628      ;
; 1.394 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.705      ;
; 1.419 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 1.660      ;
; 1.424 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.666      ;
; 1.424 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.666      ;
; 1.437 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.680      ;
; 1.437 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.681      ;
; 1.437 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.681      ;
; 1.454 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.698      ;
; 1.454 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.698      ;
; 1.454 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.698      ;
; 1.461 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.772      ;
; 1.461 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.772      ;
; 1.461 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.772      ;
; 1.470 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.714      ;
; 1.470 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.714      ;
; 1.473 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.715      ;
; 1.518 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.760      ;
; 1.518 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.760      ;
; 1.518 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.760      ;
; 1.518 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.760      ;
; 1.518 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.760      ;
; 1.520 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.831      ;
; 1.530 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.772      ;
; 1.530 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.772      ;
; 1.534 ; Programador_controlador_block:inst1|controlador:inst|state.idle    ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 1.775      ;
; 1.540 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.119      ; 1.850      ;
; 1.562 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.119      ; 1.872      ;
; 1.576 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.101      ; 1.868      ;
; 1.611 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.101      ; 1.903      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisor:inst2|clk_int'                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                   ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; 0.354 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.608      ;
; 0.588 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.830      ;
; 0.601 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.844      ;
; 0.605 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.848      ;
; 0.741 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.984      ;
; 0.752 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.995      ;
; 0.850 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.093      ;
; 0.856 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.099      ;
; 0.857 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.100      ;
; 0.870 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.113      ;
; 0.883 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.126      ;
; 0.919 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.162      ;
; 0.920 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.163      ;
; 0.932 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.174      ;
; 0.932 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.174      ;
; 0.936 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.179      ;
; 0.975 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.218      ;
; 1.009 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.252      ;
; 1.023 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.266      ;
; 1.093 ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 0.000        ; 2.810      ; 4.307      ;
; 1.094 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 0.000        ; 2.810      ; 4.308      ;
; 1.189 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.432      ;
; 1.201 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.444      ;
; 1.219 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.462      ;
; 1.245 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.488      ;
; 1.271 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.514      ;
; 1.273 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.516      ;
; 1.310 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.553      ;
; 1.326 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.569      ;
; 1.337 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.580      ;
; 1.338 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.581      ;
; 1.342 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.585      ;
; 1.448 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.691      ;
; 1.478 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.721      ;
; 1.518 ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; divisor:inst2|clk_int ; -0.500       ; 2.810      ; 4.232      ;
; 1.521 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; -0.500       ; 2.810      ; 4.235      ;
; 1.541 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.784      ;
; 2.341 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 2.584      ;
; 2.389 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 2.632      ;
; 2.438 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 2.681      ;
; 2.490 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 2.734      ;
; 2.549 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 2.792      ;
; 2.657 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 2.900      ;
; 2.749 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 2.993      ;
; 2.782 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 3.025      ;
; 2.812 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 3.056      ;
; 2.829 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 3.073      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int'                                                                                                                                                                                ;
+-------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.355 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.B_massig ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.B_massig ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.final    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.final    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.idle     ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.idle     ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.071      ; 0.597      ;
; 0.401 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.071      ; 0.643      ;
; 0.601 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.070      ; 0.842      ;
; 0.602 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.070      ; 0.843      ;
; 0.602 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.070      ; 0.843      ;
; 0.603 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.071      ; 0.845      ;
; 0.604 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.070      ; 0.845      ;
; 0.604 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.070      ; 0.845      ;
; 0.605 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.070      ; 0.846      ;
; 0.605 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.070      ; 0.846      ;
; 0.607 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.071      ; 0.849      ;
; 0.607 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.070      ; 0.848      ;
; 0.622 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.070      ; 0.863      ;
; 0.643 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.idle     ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.B_massig ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.071      ; 0.885      ;
; 0.672 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.idle     ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.final    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.071      ; 0.914      ;
; 0.876 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.083      ; 1.130      ;
; 0.887 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.083      ; 1.141      ;
; 0.887 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.071      ; 1.129      ;
; 0.889 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.071      ; 1.131      ;
; 0.889 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.071      ; 1.131      ;
; 0.890 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.071      ; 1.132      ;
; 0.890 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.070      ; 1.131      ;
; 0.890 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.070      ; 1.131      ;
; 0.891 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.071      ; 1.133      ;
; 0.891 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.070      ; 1.132      ;
; 0.891 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.070      ; 1.132      ;
; 0.892 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.071      ; 1.134      ;
; 0.892 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.070      ; 1.133      ;
; 0.892 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.070      ; 1.133      ;
; 0.893 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.071      ; 1.135      ;
; 0.895 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.071      ; 1.137      ;
; 0.895 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.070      ; 1.136      ;
; 0.895 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.070      ; 1.136      ;
; 0.900 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.071      ; 1.142      ;
; 0.901 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.070      ; 1.142      ;
; 0.901 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.070      ; 1.142      ;
; 0.904 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.071      ; 1.146      ;
; 0.906 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.071      ; 1.148      ;
; 0.906 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.070      ; 1.147      ;
; 0.906 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.070      ; 1.147      ;
; 0.927 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.071      ; 1.169      ;
; 0.977 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.083      ; 1.231      ;
; 0.986 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.083      ; 1.240      ;
; 0.986 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.071      ; 1.228      ;
; 0.987 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.083      ; 1.241      ;
; 0.988 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.083      ; 1.242      ;
; 0.988 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.071      ; 1.230      ;
; 0.989 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.071      ; 1.231      ;
; 0.990 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.071      ; 1.232      ;
; 0.990 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.070      ; 1.231      ;
; 0.991 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.070      ; 1.232      ;
; 0.991 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.070      ; 1.232      ;
; 0.997 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.083      ; 1.251      ;
; 0.997 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.071      ; 1.239      ;
; 0.998 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.083      ; 1.252      ;
; 0.999 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.071      ; 1.241      ;
; 0.999 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.071      ; 1.241      ;
; 1.000 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.071      ; 1.242      ;
; 1.000 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.070      ; 1.241      ;
; 1.001 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.071      ; 1.243      ;
; 1.001 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.070      ; 1.242      ;
; 1.002 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.070      ; 1.243      ;
; 1.002 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.070      ; 1.243      ;
; 1.003 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.071      ; 1.245      ;
; 1.005 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.070      ; 1.246      ;
; 1.005 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.070      ; 1.246      ;
; 1.010 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.071      ; 1.252      ;
; 1.011 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.070      ; 1.252      ;
; 1.014 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.071      ; 1.256      ;
; 1.016 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.070      ; 1.257      ;
; 1.016 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.070      ; 1.257      ;
; 1.055 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[0]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.056      ; 1.282      ;
; 1.056 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.final    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.idle     ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.071      ; 1.298      ;
; 1.087 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.083      ; 1.341      ;
; 1.087 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.083      ; 1.341      ;
; 1.096 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.083      ; 1.350      ;
; 1.097 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.083      ; 1.351      ;
; 1.097 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.083      ; 1.351      ;
; 1.098 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.083      ; 1.352      ;
; 1.098 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.083      ; 1.352      ;
; 1.098 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.071      ; 1.340      ;
; 1.099 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.071      ; 1.341      ;
; 1.100 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.071      ; 1.342      ;
; 1.101 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.070      ; 1.342      ;
; 1.101 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.070      ; 1.342      ;
; 1.107 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.083      ; 1.361      ;
; 1.108 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.083      ; 1.362      ;
; 1.108 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.083      ; 1.362      ;
; 1.109 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.071      ; 1.351      ;
; 1.109 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.071      ; 1.351      ;
; 1.110 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.071      ; 1.352      ;
; 1.111 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.071      ; 1.353      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Pixel_clk'                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock                                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.387 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 0.597      ;
; 0.440 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 0.650      ;
; 0.636 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 0.846      ;
; 0.637 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 0.847      ;
; 0.645 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 0.855      ;
; 0.646 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 0.856      ;
; 0.646 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 0.856      ;
; 0.648 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 0.858      ;
; 0.650 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 0.860      ;
; 0.650 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 0.860      ;
; 0.651 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 0.861      ;
; 0.657 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 0.867      ;
; 0.658 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 0.868      ;
; 0.660 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 0.870      ;
; 0.661 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 0.871      ;
; 0.662 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 0.872      ;
; 0.663 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 0.873      ;
; 0.803 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 1.013      ;
; 0.813 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 1.023      ;
; 0.817 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 1.027      ;
; 0.822 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.039      ; 1.032      ;
; 0.900 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; -0.500       ; 0.722      ; 1.323      ;
; 0.916 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.133      ;
; 0.925 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.045      ; 1.141      ;
; 0.927 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.045      ; 1.143      ;
; 0.928 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.045      ; 1.144      ;
; 0.930 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.045      ; 1.146      ;
; 0.930 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.147      ;
; 0.931 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.148      ;
; 0.932 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.149      ;
; 0.936 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.153      ;
; 0.937 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.154      ;
; 0.941 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.045      ; 1.157      ;
; 0.942 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.159      ;
; 0.942 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.045      ; 1.158      ;
; 0.942 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.159      ;
; 0.943 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.160      ;
; 0.943 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.160      ;
; 0.945 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.045      ; 1.161      ;
; 0.953 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.045      ; 1.169      ;
; 0.954 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.171      ;
; 0.956 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.045      ; 1.172      ;
; 0.967 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; -0.005     ; 1.133      ;
; 0.983 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.172      ; 1.326      ;
; 1.004 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; -0.005     ; 1.170      ;
; 1.015 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.232      ;
; 1.024 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.045      ; 1.240      ;
; 1.026 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.045      ; 1.242      ;
; 1.026 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.243      ;
; 1.029 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.246      ;
; 1.035 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.252      ;
; 1.035 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.045      ; 1.251      ;
; 1.036 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.253      ;
; 1.037 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.045      ; 1.253      ;
; 1.040 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.045      ; 1.256      ;
; 1.040 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.257      ;
; 1.041 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.258      ;
; 1.042 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.259      ;
; 1.047 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.264      ;
; 1.051 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.045      ; 1.267      ;
; 1.052 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.045      ; 1.268      ;
; 1.052 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.269      ;
; 1.053 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.270      ;
; 1.053 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.270      ;
; 1.055 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.045      ; 1.271      ;
; 1.066 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; -0.005     ; 1.232      ;
; 1.066 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.045      ; 1.282      ;
; 1.077 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; -0.005     ; 1.243      ;
; 1.079 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.296      ;
; 1.083 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.045      ; 1.299      ;
; 1.094 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.045      ; 1.310      ;
; 1.097 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; -0.005     ; 1.263      ;
; 1.099 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.045      ; 1.315      ;
; 1.103 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; -0.005     ; 1.269      ;
; 1.106 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.323      ;
; 1.110 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.045      ; 1.326      ;
; 1.114 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; -0.005     ; 1.280      ;
; 1.115 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; -0.005     ; 1.281      ;
; 1.125 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.342      ;
; 1.134 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.045      ; 1.350      ;
; 1.136 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.045      ; 1.352      ;
; 1.136 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.353      ;
; 1.139 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.356      ;
; 1.145 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.045      ; 1.361      ;
; 1.146 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.363      ;
; 1.147 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.045      ; 1.363      ;
; 1.150 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.045      ; 1.366      ;
; 1.150 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.045      ; 1.366      ;
; 1.150 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.367      ;
; 1.151 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.368      ;
; 1.152 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.369      ;
; 1.161 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.045      ; 1.377      ;
; 1.162 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.045      ; 1.378      ;
; 1.163 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.380      ;
; 1.165 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.045      ; 1.381      ;
; 1.176 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; -0.005     ; 1.342      ;
; 1.187 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; -0.005     ; 1.353      ;
; 1.189 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.046      ; 1.406      ;
; 1.196 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; -0.005     ; 1.362      ;
; 1.204 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.045      ; 1.420      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Pixel_clk'                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.855 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.828      ;
; -2.855 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.828      ;
; -2.855 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.828      ;
; -2.855 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.828      ;
; -2.855 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.828      ;
; -2.855 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.828      ;
; -2.855 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.828      ;
; -2.855 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.828      ;
; -2.855 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.828      ;
; -2.848 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.039     ; 3.828      ;
; -2.711 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.684      ;
; -2.711 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.684      ;
; -2.711 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.684      ;
; -2.711 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.684      ;
; -2.711 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.684      ;
; -2.711 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.684      ;
; -2.711 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.684      ;
; -2.711 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.684      ;
; -2.711 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.684      ;
; -2.704 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.039     ; 3.684      ;
; -2.642 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.172     ; 3.489      ;
; -2.555 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.528      ;
; -2.555 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.528      ;
; -2.555 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.528      ;
; -2.555 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.528      ;
; -2.555 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.528      ;
; -2.555 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.528      ;
; -2.555 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.528      ;
; -2.555 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.528      ;
; -2.555 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.528      ;
; -2.548 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.039     ; 3.528      ;
; -2.498 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.172     ; 3.345      ;
; -2.479 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.172     ; 3.326      ;
; -2.479 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.172     ; 3.326      ;
; -2.479 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.172     ; 3.326      ;
; -2.479 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.172     ; 3.326      ;
; -2.479 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.172     ; 3.326      ;
; -2.479 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.172     ; 3.326      ;
; -2.479 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.172     ; 3.326      ;
; -2.479 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.172     ; 3.326      ;
; -2.479 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.172     ; 3.326      ;
; -2.479 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.172     ; 3.326      ;
; -2.479 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.069     ; 3.429      ;
; -2.479 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.069     ; 3.429      ;
; -2.479 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.069     ; 3.429      ;
; -2.479 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.069     ; 3.429      ;
; -2.479 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.069     ; 3.429      ;
; -2.479 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.069     ; 3.429      ;
; -2.479 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.069     ; 3.429      ;
; -2.479 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.069     ; 3.429      ;
; -2.479 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.069     ; 3.429      ;
; -2.479 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.069     ; 3.429      ;
; -2.462 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.435      ;
; -2.462 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.435      ;
; -2.462 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.435      ;
; -2.462 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.435      ;
; -2.462 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.435      ;
; -2.462 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.435      ;
; -2.462 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.435      ;
; -2.462 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.435      ;
; -2.462 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.435      ;
; -2.455 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.039     ; 3.435      ;
; -2.422 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.395      ;
; -2.422 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.395      ;
; -2.422 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.395      ;
; -2.422 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.395      ;
; -2.422 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.395      ;
; -2.422 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.395      ;
; -2.422 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.395      ;
; -2.422 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.395      ;
; -2.422 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.395      ;
; -2.415 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.039     ; 3.395      ;
; -2.342 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.172     ; 3.189      ;
; -2.335 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.172     ; 3.182      ;
; -2.335 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.172     ; 3.182      ;
; -2.335 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.172     ; 3.182      ;
; -2.335 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.172     ; 3.182      ;
; -2.335 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.172     ; 3.182      ;
; -2.335 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.172     ; 3.182      ;
; -2.335 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.172     ; 3.182      ;
; -2.335 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.172     ; 3.182      ;
; -2.335 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.172     ; 3.182      ;
; -2.335 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.172     ; 3.182      ;
; -2.332 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.305      ;
; -2.332 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.305      ;
; -2.332 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.305      ;
; -2.332 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.305      ;
; -2.332 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.305      ;
; -2.332 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.305      ;
; -2.332 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.305      ;
; -2.332 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.305      ;
; -2.332 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.046     ; 3.305      ;
; -2.325 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.039     ; 3.305      ;
; -2.294 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; 0.005      ; 3.318      ;
; -2.294 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; 0.005      ; 3.318      ;
; -2.294 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; 0.005      ; 3.318      ;
; -2.294 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; 0.005      ; 3.318      ;
; -2.294 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; 0.005      ; 3.318      ;
; -2.294 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; 0.005      ; 3.318      ;
; -2.294 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; 0.005      ; 3.318      ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -1.728 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.137     ; 2.590      ;
; -1.318 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.119     ; 2.198      ;
; -1.318 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.119     ; 2.198      ;
; -1.318 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.119     ; 2.198      ;
; -1.313 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.idle    ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.117     ; 2.195      ;
; -1.111 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.120     ; 1.990      ;
; -1.111 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.120     ; 1.990      ;
; -1.062 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.119     ; 1.942      ;
; -1.062 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.119     ; 1.942      ;
; -1.062 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.119     ; 1.942      ;
; -1.062 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.119     ; 1.942      ;
; -1.062 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.119     ; 1.942      ;
; -1.062 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.119     ; 1.942      ;
; -1.062 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.119     ; 1.942      ;
; -1.062 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.119     ; 1.942      ;
; -1.062 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.119     ; 1.942      ;
; -1.062 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.119     ; 1.942      ;
; -1.062 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.119     ; 1.942      ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Programador_controlador_block:inst1|controlador:inst|clk_int'                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -0.798 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.122     ; 1.675      ;
; -0.798 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.122     ; 1.675      ;
; -0.798 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.error     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.122     ; 1.675      ;
; -0.595 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.119     ; 1.475      ;
; -0.595 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.119     ; 1.475      ;
; -0.464 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 1.343      ;
; -0.464 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.start     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 1.343      ;
; -0.464 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 1.343      ;
; -0.464 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.stop_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 1.343      ;
; -0.464 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 1.343      ;
; -0.464 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_3     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 1.343      ;
; -0.464 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_2     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 1.343      ;
; -0.464 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_1     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 1.343      ;
; -0.464 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 1.343      ;
; -0.464 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.120     ; 1.343      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Programador_controlador_block:inst1|controlador:inst|clk_int'                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.910 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.119      ; 1.220      ;
; 0.910 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.start     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.119      ; 1.220      ;
; 0.910 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.119      ; 1.220      ;
; 0.910 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.stop_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.119      ; 1.220      ;
; 0.910 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.119      ; 1.220      ;
; 0.910 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_3     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.119      ; 1.220      ;
; 0.910 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_2     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.119      ; 1.220      ;
; 0.910 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_1     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.119      ; 1.220      ;
; 0.910 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.119      ; 1.220      ;
; 0.910 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.119      ; 1.220      ;
; 1.065 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.120      ; 1.376      ;
; 1.065 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.120      ; 1.376      ;
; 1.232 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.117      ; 1.540      ;
; 1.232 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.117      ; 1.540      ;
; 1.232 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.error     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.117      ; 1.540      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 1.547 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.858      ;
; 1.547 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.858      ;
; 1.547 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.858      ;
; 1.547 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.858      ;
; 1.547 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.858      ;
; 1.547 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.858      ;
; 1.547 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.858      ;
; 1.547 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.858      ;
; 1.547 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.858      ;
; 1.547 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.858      ;
; 1.547 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.858      ;
; 1.597 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.119      ; 1.907      ;
; 1.597 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.119      ; 1.907      ;
; 1.759 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.idle    ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.122      ; 2.072      ;
; 1.768 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 2.079      ;
; 1.768 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 2.079      ;
; 1.768 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 2.079      ;
; 2.183 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.101      ; 2.475      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Pixel_clk'                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.055 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.005     ; 2.221      ;
; 2.055 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.005     ; 2.221      ;
; 2.055 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.005     ; 2.221      ;
; 2.055 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.005     ; 2.221      ;
; 2.055 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.005     ; 2.221      ;
; 2.055 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.005     ; 2.221      ;
; 2.055 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.005     ; 2.221      ;
; 2.055 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.005     ; 2.221      ;
; 2.055 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.005     ; 2.221      ;
; 2.055 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.005     ; 2.221      ;
; 2.058 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.274      ;
; 2.058 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.274      ;
; 2.058 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.274      ;
; 2.058 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.274      ;
; 2.058 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.274      ;
; 2.058 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.274      ;
; 2.058 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.274      ;
; 2.058 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.274      ;
; 2.058 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.274      ;
; 2.064 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.039      ; 2.274      ;
; 2.070 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.156      ; 2.397      ;
; 2.138 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.069      ; 2.378      ;
; 2.142 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.358      ;
; 2.142 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.358      ;
; 2.142 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.358      ;
; 2.142 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.358      ;
; 2.142 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.358      ;
; 2.142 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.358      ;
; 2.142 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.358      ;
; 2.142 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.358      ;
; 2.142 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.358      ;
; 2.143 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.359      ;
; 2.143 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.359      ;
; 2.143 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.359      ;
; 2.143 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.359      ;
; 2.143 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.359      ;
; 2.143 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.359      ;
; 2.143 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.359      ;
; 2.143 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.359      ;
; 2.143 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.359      ;
; 2.148 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.039      ; 2.358      ;
; 2.149 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.039      ; 2.359      ;
; 2.154 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.156      ; 2.481      ;
; 2.155 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.156      ; 2.482      ;
; 2.192 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.005     ; 2.358      ;
; 2.192 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.005     ; 2.358      ;
; 2.192 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.005     ; 2.358      ;
; 2.192 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.005     ; 2.358      ;
; 2.192 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.005     ; 2.358      ;
; 2.192 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.005     ; 2.358      ;
; 2.192 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.005     ; 2.358      ;
; 2.192 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.005     ; 2.358      ;
; 2.192 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.005     ; 2.358      ;
; 2.192 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.005     ; 2.358      ;
; 2.214 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.430      ;
; 2.214 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.430      ;
; 2.214 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.430      ;
; 2.214 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.430      ;
; 2.214 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.430      ;
; 2.214 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.430      ;
; 2.214 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.430      ;
; 2.214 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.430      ;
; 2.214 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.430      ;
; 2.220 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.039      ; 2.430      ;
; 2.241 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.069      ; 2.481      ;
; 2.260 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.156      ; 2.587      ;
; 2.302 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.005     ; 2.468      ;
; 2.302 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.005     ; 2.468      ;
; 2.302 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.005     ; 2.468      ;
; 2.302 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.005     ; 2.468      ;
; 2.302 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.005     ; 2.468      ;
; 2.302 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.005     ; 2.468      ;
; 2.302 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.005     ; 2.468      ;
; 2.302 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.005     ; 2.468      ;
; 2.302 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.005     ; 2.468      ;
; 2.302 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.005     ; 2.468      ;
; 2.334 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.550      ;
; 2.334 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.550      ;
; 2.334 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.550      ;
; 2.334 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.550      ;
; 2.334 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.550      ;
; 2.334 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.550      ;
; 2.334 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.550      ;
; 2.334 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.550      ;
; 2.334 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.550      ;
; 2.340 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.039      ; 2.550      ;
; 2.347 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.563      ;
; 2.347 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.563      ;
; 2.347 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.563      ;
; 2.347 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.563      ;
; 2.347 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.563      ;
; 2.347 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.563      ;
; 2.347 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.563      ;
; 2.347 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.563      ;
; 2.347 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.045      ; 2.563      ;
; 2.351 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.069      ; 2.591      ;
; 2.353 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.039      ; 2.563      ;
; 2.359 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.156      ; 2.686      ;
; 2.361 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.172      ; 2.704      ;
; 2.361 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.172      ; 2.704      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                      ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; -3.370 ; -72.601       ;
; divisor:inst2|clk_int                                          ; -0.986 ; -2.871        ;
; clk_50                                                         ; -0.726 ; -0.806        ;
; Pixel_clk                                                      ; -0.705 ; -7.293        ;
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; -0.606 ; -4.871        ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; -0.550 ; -3.686        ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                      ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; clk_50                                                         ; 0.179 ; 0.000         ;
; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; 0.181 ; 0.000         ;
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; 0.181 ; 0.000         ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.181 ; 0.000         ;
; divisor:inst2|clk_int                                          ; 0.181 ; 0.000         ;
; Pixel_clk                                                      ; 0.199 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                   ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Pixel_clk                                                      ; -1.065 ; -20.335       ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; -0.590 ; -3.795        ;
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; -0.006 ; -0.018        ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                   ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; 0.459 ; 0.000         ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.779 ; 0.000         ;
; Pixel_clk                                                      ; 1.084 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clk_50                                                         ; -3.000 ; -32.764       ;
; Pixel_clk                                                      ; -3.000 ; -30.017       ;
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; -1.000 ; -24.000       ;
; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; -1.000 ; -23.000       ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; -1.000 ; -20.000       ;
; divisor:inst2|clk_int                                          ; -1.000 ; -11.000       ;
+----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int'                                                                                                                                                              ;
+--------+---------------------------------------------------------------------+---------------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                           ; Launch Clock ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+---------------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; -3.370 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.738     ; 3.109      ;
; -3.370 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.738     ; 3.109      ;
; -3.370 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.738     ; 3.109      ;
; -3.370 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.738     ; 3.109      ;
; -3.370 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.738     ; 3.109      ;
; -3.370 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.738     ; 3.109      ;
; -3.370 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.738     ; 3.109      ;
; -3.370 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.738     ; 3.109      ;
; -3.370 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.738     ; 3.109      ;
; -3.338 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.738     ; 3.077      ;
; -3.338 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.738     ; 3.077      ;
; -3.338 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.738     ; 3.077      ;
; -3.338 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.738     ; 3.077      ;
; -3.338 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.738     ; 3.077      ;
; -3.338 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.738     ; 3.077      ;
; -3.338 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.738     ; 3.077      ;
; -3.338 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.738     ; 3.077      ;
; -3.338 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.738     ; 3.077      ;
; -3.337 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.738     ; 3.076      ;
; -3.337 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.738     ; 3.076      ;
; -3.337 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.738     ; 3.076      ;
; -3.337 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.738     ; 3.076      ;
; -3.337 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.738     ; 3.076      ;
; -3.337 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.738     ; 3.076      ;
; -3.337 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.738     ; 3.076      ;
; -3.337 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.738     ; 3.076      ;
; -3.337 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.738     ; 3.076      ;
; -3.335 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.738     ; 3.074      ;
; -3.335 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.738     ; 3.074      ;
; -3.335 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.738     ; 3.074      ;
; -3.335 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.738     ; 3.074      ;
; -3.335 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.738     ; 3.074      ;
; -3.335 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.738     ; 3.074      ;
; -3.335 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.738     ; 3.074      ;
; -3.335 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.738     ; 3.074      ;
; -3.335 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.738     ; 3.074      ;
; -3.293 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.765     ; 3.005      ;
; -3.293 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.765     ; 3.005      ;
; -3.293 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.765     ; 3.005      ;
; -3.293 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.765     ; 3.005      ;
; -3.293 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.765     ; 3.005      ;
; -3.293 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.765     ; 3.005      ;
; -3.293 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.765     ; 3.005      ;
; -3.293 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.765     ; 3.005      ;
; -3.293 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.765     ; 3.005      ;
; -3.267 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.738     ; 3.006      ;
; -3.267 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.738     ; 3.006      ;
; -3.267 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.738     ; 3.006      ;
; -3.267 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.738     ; 3.006      ;
; -3.267 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.738     ; 3.006      ;
; -3.267 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.738     ; 3.006      ;
; -3.267 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.738     ; 3.006      ;
; -3.267 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.738     ; 3.006      ;
; -3.267 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.738     ; 3.006      ;
; -3.232 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.802     ; 2.907      ;
; -3.232 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.802     ; 2.907      ;
; -3.232 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.802     ; 2.907      ;
; -3.232 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.802     ; 2.907      ;
; -3.232 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.802     ; 2.907      ;
; -3.232 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.802     ; 2.907      ;
; -3.232 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.802     ; 2.907      ;
; -3.232 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.802     ; 2.907      ;
; -3.232 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.802     ; 2.907      ;
; -3.228 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.802     ; 2.903      ;
; -3.228 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.802     ; 2.903      ;
; -3.228 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.802     ; 2.903      ;
; -3.228 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.802     ; 2.903      ;
; -3.228 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.802     ; 2.903      ;
; -3.228 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.802     ; 2.903      ;
; -3.228 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.802     ; 2.903      ;
; -3.228 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.802     ; 2.903      ;
; -3.228 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.802     ; 2.903      ;
; -3.228 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.802     ; 2.903      ;
; -3.228 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.802     ; 2.903      ;
; -3.228 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.802     ; 2.903      ;
; -3.228 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.802     ; 2.903      ;
; -3.228 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.802     ; 2.903      ;
; -3.228 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.802     ; 2.903      ;
; -3.228 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.802     ; 2.903      ;
; -3.228 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.802     ; 2.903      ;
; -3.228 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.802     ; 2.903      ;
; -3.224 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.802     ; 2.899      ;
; -3.224 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.802     ; 2.899      ;
; -3.224 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.802     ; 2.899      ;
; -3.224 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.802     ; 2.899      ;
; -3.224 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.802     ; 2.899      ;
; -3.224 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.802     ; 2.899      ;
; -3.224 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.802     ; 2.899      ;
; -3.224 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.802     ; 2.899      ;
; -3.224 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.802     ; 2.899      ;
; -3.224 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.802     ; 2.899      ;
; -3.224 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.802     ; 2.899      ;
; -3.224 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.802     ; 2.899      ;
; -3.224 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.802     ; 2.899      ;
; -3.224 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.802     ; 2.899      ;
; -3.224 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.802     ; 2.899      ;
; -3.224 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.802     ; 2.899      ;
; -3.224 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.802     ; 2.899      ;
; -3.224 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.802     ; 2.899      ;
; -3.207 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1] ; Pixel_clk    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.500        ; -0.738     ; 2.946      ;
+--------+---------------------------------------------------------------------+---------------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisor:inst2|clk_int'                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                              ; Launch Clock                                                   ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -0.986 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.931      ;
; -0.980 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.925      ;
; -0.975 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.920      ;
; -0.972 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.918      ;
; -0.966 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.912      ;
; -0.961 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.907      ;
; -0.877 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.822      ;
; -0.842 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.787      ;
; -0.736 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.682      ;
; -0.661 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.606      ;
; -0.545 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 0.500        ; 1.567      ; 2.704      ;
; -0.492 ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 0.500        ; 1.567      ; 2.651      ;
; -0.312 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.257      ;
; -0.306 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.251      ;
; -0.306 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.251      ;
; -0.300 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.245      ;
; -0.292 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.237      ;
; -0.290 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.235      ;
; -0.227 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.172      ;
; -0.210 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.155      ;
; -0.209 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.154      ;
; -0.206 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.151      ;
; -0.168 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.113      ;
; -0.162 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.107      ;
; -0.011 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.956      ;
; 0.007  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.938      ;
; 0.010  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.935      ;
; 0.055  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.890      ;
; 0.057  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 0.887      ;
; 0.089  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.856      ;
; 0.095  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.850      ;
; 0.096  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.849      ;
; 0.101  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.844      ;
; 0.102  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.843      ;
; 0.110  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 0.834      ;
; 0.120  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.825      ;
; 0.124  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.821      ;
; 0.125  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 1.000        ; 1.567      ; 2.534      ;
; 0.125  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.820      ;
; 0.169  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.776      ;
; 0.227  ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 1.000        ; 1.567      ; 2.432      ;
; 0.329  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.616      ;
; 0.332  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.613      ;
; 0.414  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.531      ;
; 0.415  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.530      ;
; 0.462  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 0.482      ;
; 0.463  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 0.481      ;
; 0.586  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.359      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50'                                                                                                                                                                              ;
+--------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                      ; Launch Clock                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; -0.726 ; divisor:inst2|clk_int                               ; divisor:inst2|clk_int                        ; divisor:inst2|clk_int                        ; clk_50      ; 0.500        ; 1.594      ; 2.902      ;
; -0.119 ; divisor:inst2|enable                                ; divisor:inst2|clk_int                        ; clk_50                                       ; clk_50      ; 1.000        ; -0.042     ; 1.064      ;
; -0.080 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int        ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.500        ; 1.585      ; 2.247      ;
; 0.054  ; divisor:inst2|clk_int                               ; divisor:inst2|clk_int                        ; divisor:inst2|clk_int                        ; clk_50      ; 1.000        ; 1.594      ; 2.622      ;
; 0.302  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[16] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.079      ; 0.754      ;
; 0.302  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[0]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[0]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.081      ; 0.756      ;
; 0.310  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[19] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.083      ; 0.750      ;
; 0.310  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.082      ; 0.749      ;
; 0.314  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.080      ; 0.743      ;
; 0.317  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.083      ; 0.743      ;
; 0.322  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.082      ; 0.737      ;
; 0.324  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.final    ; decodificador:inst3|num_int[2]               ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.080      ; 0.733      ;
; 0.325  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[15] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.081      ; 0.733      ;
; 0.326  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.083      ; 0.734      ;
; 0.330  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.083      ; 0.730      ;
; 0.351  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.B_massig ; decodificador:inst3|num_int[1]               ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.080      ; 0.706      ;
; 0.356  ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[2]                      ; clk_50                                       ; clk_50      ; 1.000        ; -0.245     ; 0.386      ;
; 0.357  ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[1]                      ; clk_50                                       ; clk_50      ; 1.000        ; -0.245     ; 0.385      ;
; 0.357  ; divisor:inst2|cuenta[0]                             ; divisor:inst2|enable                         ; clk_50                                       ; clk_50      ; 1.000        ; -0.245     ; 0.385      ;
; 0.371  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[3]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.080      ; 0.686      ;
; 0.376  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.081      ; 0.682      ;
; 0.385  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.080      ; 0.672      ;
; 0.388  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[2]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.080      ; 0.669      ;
; 0.390  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.081      ; 0.668      ;
; 0.394  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[18] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.081      ; 0.664      ;
; 0.396  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[10] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.081      ; 0.662      ;
; 0.405  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[7]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.080      ; 0.652      ;
; 0.406  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[1]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.080      ; 0.651      ;
; 0.414  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 0.080      ; 0.643      ;
; 0.424  ; divisor:inst2|cuenta[2]                             ; divisor:inst2|cuenta[1]                      ; clk_50                                       ; clk_50      ; 1.000        ; -0.042     ; 0.521      ;
; 0.424  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int        ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 1.000        ; 1.585      ; 2.243      ;
; 0.427  ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[2]                      ; clk_50                                       ; clk_50      ; 1.000        ; -0.042     ; 0.518      ;
; 0.428  ; divisor:inst2|cuenta[1]                             ; divisor:inst2|enable                         ; clk_50                                       ; clk_50      ; 1.000        ; -0.042     ; 0.517      ;
; 0.492  ; divisor:inst2|cuenta[2]                             ; divisor:inst2|enable                         ; clk_50                                       ; clk_50      ; 1.000        ; -0.042     ; 0.453      ;
; 0.577  ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[0]                      ; clk_50                                       ; clk_50      ; 1.000        ; -0.051     ; 0.359      ;
; 0.586  ; divisor:inst2|cuenta[2]                             ; divisor:inst2|cuenta[2]                      ; clk_50                                       ; clk_50      ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[1]                      ; clk_50                                       ; clk_50      ; 1.000        ; -0.042     ; 0.359      ;
+--------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Pixel_clk'                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.705 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.100     ; 1.612      ;
; -0.701 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.100     ; 1.608      ;
; -0.637 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.100     ; 1.544      ;
; -0.633 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.100     ; 1.540      ;
; -0.569 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.100     ; 1.476      ;
; -0.565 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.100     ; 1.472      ;
; -0.558 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.450      ;
; -0.528 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.420      ;
; -0.506 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.398      ;
; -0.502 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.394      ;
; -0.501 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.100     ; 1.408      ;
; -0.497 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.100     ; 1.404      ;
; -0.490 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.382      ;
; -0.460 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.352      ;
; -0.438 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.330      ;
; -0.434 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.326      ;
; -0.433 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.100     ; 1.340      ;
; -0.429 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.100     ; 1.336      ;
; -0.423 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.315      ;
; -0.422 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.314      ;
; -0.419 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.311      ;
; -0.418 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.310      ;
; -0.392 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.284      ;
; -0.384 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.276      ;
; -0.370 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.262      ;
; -0.369 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.261      ;
; -0.366 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.258      ;
; -0.365 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.257      ;
; -0.355 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.247      ;
; -0.354 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.246      ;
; -0.351 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.243      ;
; -0.350 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.242      ;
; -0.350 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.242      ;
; -0.324 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.216      ;
; -0.316 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.208      ;
; -0.315 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.207      ;
; -0.303 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.038     ; 1.272      ;
; -0.302 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.194      ;
; -0.302 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.194      ;
; -0.301 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.193      ;
; -0.299 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.038     ; 1.268      ;
; -0.298 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.190      ;
; -0.298 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.190      ;
; -0.297 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.189      ;
; -0.289 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.181      ;
; -0.287 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.179      ;
; -0.286 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.178      ;
; -0.283 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.175      ;
; -0.282 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.174      ;
; -0.282 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.174      ;
; -0.256 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.148      ;
; -0.252 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.144      ;
; -0.248 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.140      ;
; -0.247 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.139      ;
; -0.235 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.038     ; 1.204      ;
; -0.234 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.126      ;
; -0.234 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.126      ;
; -0.233 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.125      ;
; -0.231 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.038     ; 1.200      ;
; -0.230 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.122      ;
; -0.230 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.122      ;
; -0.229 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.121      ;
; -0.221 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.113      ;
; -0.221 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.113      ;
; -0.221 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.113      ;
; -0.219 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.111      ;
; -0.217 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.109      ;
; -0.215 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.107      ;
; -0.214 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.106      ;
; -0.214 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.106      ;
; -0.184 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.076      ;
; -0.184 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.076      ;
; -0.180 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.072      ;
; -0.179 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.071      ;
; -0.167 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.038     ; 1.136      ;
; -0.166 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.058      ;
; -0.165 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.057      ;
; -0.163 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.038     ; 1.132      ;
; -0.162 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.054      ;
; -0.161 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.053      ;
; -0.153 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.045      ;
; -0.153 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.045      ;
; -0.153 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.045      ;
; -0.151 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.043      ;
; -0.149 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.041      ;
; -0.147 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.039      ;
; -0.146 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.038      ;
; -0.146 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.038      ;
; -0.132 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 1.110      ;
; -0.116 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.008      ;
; -0.116 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.008      ;
; -0.112 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.004      ;
; -0.111 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.003      ;
; -0.102 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 1.080      ;
; -0.099 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.038     ; 1.068      ;
; -0.098 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 0.990      ;
; -0.097 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 0.989      ;
; -0.095 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.038     ; 1.064      ;
; -0.094 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 0.986      ;
; -0.093 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 0.985      ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Programador_controlador_block:inst1|controlador:inst|clk_int'                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                             ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -0.606 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[7]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.522      ;
; -0.606 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[3]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.522      ;
; -0.606 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[1]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.522      ;
; -0.606 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[0]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.522      ;
; -0.606 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[2]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.522      ;
; -0.605 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|data[7]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.521      ;
; -0.605 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|data[3]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.521      ;
; -0.605 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|data[1]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.521      ;
; -0.605 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|data[0]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.521      ;
; -0.605 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|data[2]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.521      ;
; -0.486 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[7]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.402      ;
; -0.486 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[3]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.402      ;
; -0.486 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[1]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.402      ;
; -0.486 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[0]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.402      ;
; -0.486 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[2]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.402      ;
; -0.455 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[7]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.371      ;
; -0.455 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[3]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.371      ;
; -0.455 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[1]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.371      ;
; -0.455 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[0]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.371      ;
; -0.455 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[2]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.371      ;
; -0.450 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.366      ;
; -0.445 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.361      ;
; -0.444 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|data[7]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.360      ;
; -0.444 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|data[3]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.360      ;
; -0.444 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|data[1]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.360      ;
; -0.444 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|data[0]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.360      ;
; -0.444 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|data[2]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.360      ;
; -0.419 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[7]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.335      ;
; -0.419 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[3]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.335      ;
; -0.419 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[1]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.335      ;
; -0.419 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[0]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.335      ;
; -0.419 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[2]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.335      ;
; -0.374 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[5]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.291      ;
; -0.373 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|data[5]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.290      ;
; -0.365 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[7]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.280      ;
; -0.365 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[3]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.280      ;
; -0.365 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[1]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.280      ;
; -0.365 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[0]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.280      ;
; -0.365 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[2]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.280      ;
; -0.351 ; Programador_controlador_block:inst1|controlador:inst|state.stop_1     ; Programador_controlador_block:inst1|programador:inst1|state.idle_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.267      ;
; -0.336 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|data[7]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.252      ;
; -0.336 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|data[3]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.252      ;
; -0.336 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|data[1]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.252      ;
; -0.336 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|data[0]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.252      ;
; -0.336 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|data[2]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.252      ;
; -0.305 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.221      ;
; -0.300 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[7]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.216      ;
; -0.300 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[3]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.216      ;
; -0.300 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[1]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.216      ;
; -0.300 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[0]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.216      ;
; -0.300 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[2]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.216      ;
; -0.296 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.212      ;
; -0.285 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.202      ;
; -0.280 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.197      ;
; -0.276 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|state.b_trans ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.193      ;
; -0.275 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|state.b_trans ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.192      ;
; -0.264 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.180      ;
; -0.249 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[5]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.166      ;
; -0.223 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[5]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.140      ;
; -0.222 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[5]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.139      ;
; -0.213 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|data[5]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.130      ;
; -0.190 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[1]       ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.042     ; 1.135      ;
; -0.190 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[0]       ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.042     ; 1.135      ;
; -0.190 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[2]       ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.042     ; 1.135      ;
; -0.190 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[3]       ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.042     ; 1.135      ;
; -0.190 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[7]       ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.042     ; 1.135      ;
; -0.171 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|state.idle_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.087      ;
; -0.152 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|count[2]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.068      ;
; -0.152 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.068      ;
; -0.152 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.068      ;
; -0.142 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[5]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.059      ;
; -0.140 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.057      ;
; -0.139 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07      ; Programador_controlador_block:inst1|programador:inst1|data[0]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.055      ;
; -0.131 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.048      ;
; -0.128 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|data[1]       ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.042     ; 1.073      ;
; -0.128 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|data[0]       ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.042     ; 1.073      ;
; -0.128 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|data[2]       ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.042     ; 1.073      ;
; -0.128 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|data[3]       ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.042     ; 1.073      ;
; -0.128 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|data[7]       ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.042     ; 1.073      ;
; -0.125 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|state.b_trans ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.042      ;
; -0.118 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|state.b_trans ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.035      ;
; -0.117 ; Programador_controlador_block:inst1|controlador:inst|state.dw_81      ; Programador_controlador_block:inst1|programador:inst1|data[0]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.033      ;
; -0.114 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|state.b_trans ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.031      ;
; -0.114 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.031      ;
; -0.111 ; Programador_controlador_block:inst1|controlador:inst|state.stop_2     ; Programador_controlador_block:inst1|programador:inst1|state.idle_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.027      ;
; -0.104 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|data[5]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.021      ;
; -0.073 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst1|programador:inst1|data[1]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 0.989      ;
; -0.068 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst1|programador:inst1|data[2]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 0.984      ;
; -0.064 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07      ; Programador_controlador_block:inst1|programador:inst1|data[1]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 0.980      ;
; -0.059 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07      ; Programador_controlador_block:inst1|programador:inst1|data[2]       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 0.975      ;
; -0.048 ; Programador_controlador_block:inst1|controlador:inst|state.stop_1     ; Programador_controlador_block:inst1|programador:inst1|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.070     ; 0.965      ;
; -0.006 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.070     ; 0.923      ;
; -0.006 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|state.b_trans ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.070     ; 0.923      ;
; 0.074  ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|state.idle_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.042     ; 0.871      ;
; 0.078  ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|programador:inst1|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.042     ; 0.867      ;
; 0.078  ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|programador:inst1|count[2]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.042     ; 0.867      ;
; 0.078  ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|programador:inst1|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.042     ; 0.867      ;
; 0.098  ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|state.b_trans ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.042     ; 0.847      ;
; 0.110  ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|programador:inst1|state.b_trans ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.042     ; 0.835      ;
; 0.123  ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|data[5]       ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.041     ; 0.823      ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -0.550 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 1.496      ;
; -0.550 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 1.496      ;
; -0.549 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 1.495      ;
; -0.549 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 1.495      ;
; -0.495 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 1.441      ;
; -0.495 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 1.441      ;
; -0.427 ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.065     ; 1.349      ;
; -0.399 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 1.345      ;
; -0.399 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 1.345      ;
; -0.391 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 1.337      ;
; -0.391 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 1.337      ;
; -0.388 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 1.334      ;
; -0.388 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 1.334      ;
; -0.372 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 1.318      ;
; -0.372 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 1.318      ;
; -0.362 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.307      ;
; -0.313 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 1.230      ;
; -0.313 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 1.230      ;
; -0.295 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.240      ;
; -0.295 ; Programador_controlador_block:inst1|programador:inst1|state.error  ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 1.212      ;
; -0.295 ; Programador_controlador_block:inst1|programador:inst1|state.error  ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 1.212      ;
; -0.280 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 1.226      ;
; -0.280 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 1.226      ;
; -0.264 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.094     ; 1.157      ;
; -0.259 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.094     ; 1.152      ;
; -0.211 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.127      ;
; -0.196 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.112      ;
; -0.195 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.111      ;
; -0.168 ; Programador_controlador_block:inst1|controlador:inst|state.idle    ; Programador_controlador_block:inst1|controlador:inst|state.idle    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.113      ;
; -0.143 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 1.060      ;
; -0.143 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 1.060      ;
; -0.128 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.044      ;
; -0.119 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.064      ;
; -0.119 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.064      ;
; -0.112 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.057      ;
; -0.112 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.057      ;
; -0.112 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.057      ;
; -0.112 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.057      ;
; -0.112 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.057      ;
; -0.109 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.025      ;
; -0.070 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.015      ;
; -0.052 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.997      ;
; -0.052 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.997      ;
; -0.045 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.990      ;
; -0.045 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.990      ;
; -0.045 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.990      ;
; -0.045 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.990      ;
; -0.045 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.990      ;
; -0.039 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 0.955      ;
; -0.039 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 0.955      ;
; -0.039 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 0.955      ;
; -0.033 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 0.949      ;
; -0.025 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.970      ;
; -0.014 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 0.930      ;
; -0.013 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 0.929      ;
; -0.010 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.955      ;
; -0.009 ; Programador_controlador_block:inst1|controlador:inst|state.idle    ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.043     ; 0.953      ;
; -0.003 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.948      ;
; 0.004  ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 0.912      ;
; 0.033  ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 0.883      ;
; 0.033  ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 0.883      ;
; 0.034  ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 0.882      ;
; 0.034  ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 0.882      ;
; 0.038  ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 0.878      ;
; 0.039  ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 0.877      ;
; 0.042  ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.903      ;
; 0.042  ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 0.874      ;
; 0.044  ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 0.872      ;
; 0.046  ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.899      ;
; 0.052  ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.893      ;
; 0.067  ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 0.849      ;
; 0.101  ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 0.815      ;
; 0.101  ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 0.815      ;
; 0.101  ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 0.815      ;
; 0.119  ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.826      ;
; 0.120  ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.825      ;
; 0.145  ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.800      ;
; 0.174  ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.771      ;
; 0.176  ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.769      ;
; 0.187  ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.758      ;
; 0.203  ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.742      ;
; 0.203  ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 0.713      ;
; 0.204  ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 0.712      ;
; 0.207  ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.738      ;
; 0.212  ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.733      ;
; 0.213  ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 0.703      ;
; 0.215  ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 0.701      ;
; 0.216  ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 0.700      ;
; 0.220  ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 0.696      ;
; 0.221  ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 0.695      ;
; 0.224  ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 0.692      ;
; 0.287  ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.658      ;
; 0.299  ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.647      ;
; 0.326  ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.619      ;
; 0.346  ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.600      ;
; 0.356  ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.589      ;
; 0.394  ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.551      ;
; 0.395  ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.550      ;
; 0.400  ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.545      ;
; 0.402  ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.544      ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50'                                                                                                                                                                              ;
+-------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                      ; Launch Clock                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; 0.179 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[0]                      ; clk_50                                       ; clk_50      ; 0.000        ; 0.051      ; 0.314      ;
; 0.181 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[1]                      ; clk_50                                       ; clk_50      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|cuenta[2]                      ; clk_50                                       ; clk_50      ; 0.000        ; 0.042      ; 0.307      ;
; 0.194 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int        ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 1.646      ; 2.059      ;
; 0.231 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[1]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.208      ; 0.553      ;
; 0.232 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[7]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.208      ; 0.554      ;
; 0.238 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[10] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.209      ; 0.561      ;
; 0.240 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[18] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.209      ; 0.563      ;
; 0.244 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[2]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.208      ; 0.566      ;
; 0.245 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[12] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.209      ; 0.568      ;
; 0.246 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[6]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.208      ; 0.568      ;
; 0.251 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|enable                         ; clk_50                                       ; clk_50      ; 0.000        ; 0.042      ; 0.377      ;
; 0.251 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[5]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.208      ; 0.573      ;
; 0.252 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[13] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.209      ; 0.575      ;
; 0.257 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[3]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.208      ; 0.579      ;
; 0.261 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[15] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.209      ; 0.584      ;
; 0.261 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[11] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.211      ; 0.586      ;
; 0.264 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.B_massig ; decodificador:inst3|num_int[1]               ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.210      ; 0.588      ;
; 0.264 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[17] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.211      ; 0.589      ;
; 0.267 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[4]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.210      ; 0.591      ;
; 0.272 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[14] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.211      ; 0.597      ;
; 0.274 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[9]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.208      ; 0.596      ;
; 0.276 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[19] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.211      ; 0.601      ;
; 0.279 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[8]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.210      ; 0.603      ;
; 0.281 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[0]   ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[0]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.209      ; 0.604      ;
; 0.285 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|sram:inst2|SRAM_ADDR[16] ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.207      ; 0.606      ;
; 0.291 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.final    ; decodificador:inst3|num_int[2]               ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; 0.000        ; 0.210      ; 0.615      ;
; 0.294 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[2]                      ; clk_50                                       ; clk_50      ; 0.000        ; 0.042      ; 0.420      ;
; 0.303 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|enable                         ; clk_50                                       ; clk_50      ; 0.000        ; 0.042      ; 0.429      ;
; 0.307 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|cuenta[1]                      ; clk_50                                       ; clk_50      ; 0.000        ; 0.042      ; 0.433      ;
; 0.390 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[1]                      ; clk_50                                       ; clk_50      ; 0.000        ; -0.152     ; 0.322      ;
; 0.390 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|enable                         ; clk_50                                       ; clk_50      ; 0.000        ; -0.152     ; 0.322      ;
; 0.391 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[2]                      ; clk_50                                       ; clk_50      ; 0.000        ; -0.152     ; 0.323      ;
; 0.529 ; divisor:inst2|clk_int                               ; divisor:inst2|clk_int                        ; divisor:inst2|clk_int                        ; clk_50      ; 0.000        ; 1.656      ; 2.404      ;
; 0.715 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int        ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; clk_50      ; -0.500       ; 1.646      ; 2.080      ;
; 0.747 ; divisor:inst2|enable                                ; divisor:inst2|clk_int                        ; clk_50                                       ; clk_50      ; 0.000        ; 0.042      ; 0.873      ;
; 1.279 ; divisor:inst2|clk_int                               ; divisor:inst2|clk_int                        ; divisor:inst2|clk_int                        ; clk_50      ; -0.500       ; 1.656      ; 2.654      ;
+-------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int'                                                                                                                                                                                ;
+-------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.181 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.B_massig ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.B_massig ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.final    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.final    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.idle     ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.idle     ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.200 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.325      ;
; 0.300 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.427      ;
; 0.307 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.432      ;
; 0.328 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.idle     ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.B_massig ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.454      ;
; 0.336 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.idle     ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.final    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.462      ;
; 0.449 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.574      ;
; 0.450 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.049      ; 0.583      ;
; 0.450 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.575      ;
; 0.451 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.576      ;
; 0.453 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.049      ; 0.586      ;
; 0.457 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.582      ;
; 0.458 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.583      ;
; 0.459 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.584      ;
; 0.459 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.584      ;
; 0.459 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.584      ;
; 0.460 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.585      ;
; 0.460 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.585      ;
; 0.460 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.585      ;
; 0.461 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.586      ;
; 0.462 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.587      ;
; 0.462 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.587      ;
; 0.462 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.587      ;
; 0.463 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.588      ;
; 0.463 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.588      ;
; 0.463 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.588      ;
; 0.504 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.049      ; 0.637      ;
; 0.507 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.049      ; 0.640      ;
; 0.512 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.637      ;
; 0.512 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.637      ;
; 0.513 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.638      ;
; 0.513 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.638      ;
; 0.513 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.638      ;
; 0.513 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.638      ;
; 0.514 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.639      ;
; 0.515 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.640      ;
; 0.515 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.640      ;
; 0.516 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.641      ;
; 0.516 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.641      ;
; 0.516 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.641      ;
; 0.516 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.641      ;
; 0.516 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.049      ; 0.649      ;
; 0.516 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.049      ; 0.649      ;
; 0.517 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.642      ;
; 0.519 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.049      ; 0.652      ;
; 0.519 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.049      ; 0.652      ;
; 0.522 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.final    ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|state.idle     ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.042      ; 0.648      ;
; 0.525 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.650      ;
; 0.525 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.650      ;
; 0.525 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.650      ;
; 0.526 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[0]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.031      ; 0.641      ;
; 0.526 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.651      ;
; 0.526 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.651      ;
; 0.528 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.653      ;
; 0.528 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.653      ;
; 0.528 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.653      ;
; 0.529 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[3]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.654      ;
; 0.529 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[1]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.654      ;
; 0.570 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.049      ; 0.703      ;
; 0.571 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.049      ; 0.704      ;
; 0.573 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.049      ; 0.706      ;
; 0.574 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[11]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.049      ; 0.707      ;
; 0.578 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.703      ;
; 0.579 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[8]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.704      ;
; 0.579 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[16]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.704      ;
; 0.579 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[6]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.704      ;
; 0.580 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[18]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.705      ;
; 0.581 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[15]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.706      ;
; 0.582 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[4]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.707      ;
; 0.582 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[17]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.707      ;
; 0.582 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[2]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.707      ;
; 0.582 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[12]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.049      ; 0.715      ;
; 0.582 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[9]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.049      ; 0.715      ;
; 0.583 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[14]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[19]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.708      ;
; 0.583 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[5]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[10]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.049      ; 0.716      ;
; 0.585 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[0]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[0]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.041      ; 0.710      ;
; 0.585 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[7]   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|add_count[13]  ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int ; 0.000        ; 0.049      ; 0.718      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Programador_controlador_block:inst1|controlador:inst|clk_int'                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.181 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst1|programador:inst1|state.error     ; Programador_controlador_block:inst1|programador:inst1|state.error     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.314      ;
; 0.210 ; Programador_controlador_block:inst1|controlador:inst|state.dw_02      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.385      ;
; 0.210 ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.336      ;
; 0.224 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.350      ;
; 0.224 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.350      ;
; 0.225 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.400      ;
; 0.226 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.401      ;
; 0.261 ; Programador_controlador_block:inst1|programador:inst1|state.ack_3     ; Programador_controlador_block:inst1|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; Programador_controlador_block:inst1|programador:inst1|state.ack_2     ; Programador_controlador_block:inst1|programador:inst1|state.ack_3     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.388      ;
; 0.263 ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|programador:inst1|state.stop_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.389      ;
; 0.267 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.393      ;
; 0.278 ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.404      ;
; 0.279 ; Programador_controlador_block:inst1|programador:inst1|state.ack_1     ; Programador_controlador_block:inst1|programador:inst1|state.ack_2     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.405      ;
; 0.284 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.459      ;
; 0.291 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.466      ;
; 0.297 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.472      ;
; 0.299 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.474      ;
; 0.311 ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.437      ;
; 0.315 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.441      ;
; 0.326 ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.452      ;
; 0.327 ; Programador_controlador_block:inst1|programador:inst1|state.start     ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.453      ;
; 0.334 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.460      ;
; 0.359 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.070      ; 0.533      ;
; 0.367 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|state.ack_1     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.493      ;
; 0.369 ; Programador_controlador_block:inst1|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst1|programador:inst1|state.error     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.494      ;
; 0.369 ; Programador_controlador_block:inst1|programador:inst1|state.stop_2    ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.494      ;
; 0.370 ; Programador_controlador_block:inst1|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.495      ;
; 0.380 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|state.start     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.043      ; 0.507      ;
; 0.384 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.559      ;
; 0.390 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.043      ; 0.517      ;
; 0.394 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|state.start     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.570      ;
; 0.395 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.570      ;
; 0.396 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.571      ;
; 0.409 ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|programador:inst1|state.ack_1     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.535      ;
; 0.415 ; Programador_controlador_block:inst1|controlador:inst|state.stop_2     ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.591      ;
; 0.429 ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.555      ;
; 0.434 ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|programador:inst1|state.ack_1     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.560      ;
; 0.451 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.626      ;
; 0.460 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|state.start     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.636      ;
; 0.471 ; Programador_controlador_block:inst1|controlador:inst|state.dw_81      ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.646      ;
; 0.490 ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.616      ;
; 0.493 ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.619      ;
; 0.504 ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|programador:inst1|state.ack_1     ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.630      ;
; 0.508 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.634      ;
; 0.538 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.043      ; 0.665      ;
; 0.553 ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.679      ;
; 0.560 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.686      ;
; 0.570 ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.696      ;
; 0.579 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.705      ;
; 0.623 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.798      ;
; 0.640 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.815      ;
; 0.650 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.825      ;
; 0.658 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.833      ;
; 0.659 ; Programador_controlador_block:inst1|controlador:inst|state.stop_1     ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.835      ;
; 0.674 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.849      ;
; 0.675 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07      ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.850      ;
; 0.689 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.865      ;
; 0.691 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.866      ;
; 0.699 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.875      ;
; 0.715 ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.841      ;
; 0.715 ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.841      ;
; 0.715 ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.841      ;
; 0.719 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.894      ;
; 0.721 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.896      ;
; 0.738 ; Programador_controlador_block:inst1|controlador:inst|state.dw_81      ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.913      ;
; 0.745 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.920      ;
; 0.752 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.928      ;
; 0.755 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.931      ;
; 0.755 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07      ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.930      ;
; 0.760 ; Programador_controlador_block:inst1|controlador:inst|state.stop_2     ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.935      ;
; 0.762 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.937      ;
; 0.766 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.941      ;
; 0.767 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.942      ;
; 0.769 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.945      ;
; 0.770 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.945      ;
; 0.783 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.959      ;
; 0.800 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.975      ;
; 0.803 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.979      ;
; 0.806 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.982      ;
; 0.813 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|count[2]        ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.988      ;
; 0.813 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|count[0]        ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.988      ;
; 0.813 ; Programador_controlador_block:inst1|controlador:inst|state.idle       ; Programador_controlador_block:inst1|programador:inst1|count[1]        ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.988      ;
; 0.831 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.006      ;
; 0.837 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.012      ;
; 0.850 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.025      ;
; 0.853 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.028      ;
; 0.882 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|data[5]         ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.057      ;
; 0.899 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.074      ;
; 0.904 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00      ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.079      ;
; 0.921 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.042      ; 1.047      ;
; 0.921 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[0]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.042      ; 1.047      ;
; 0.921 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[2]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.042      ; 1.047      ;
; 0.921 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[3]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.042      ; 1.047      ;
; 0.921 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|programador:inst1|data[7]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.042      ; 1.047      ;
; 0.933 ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|programador:inst1|data[1]         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.042      ; 1.059      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.181 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.314      ;
; 0.312 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.438      ;
; 0.312 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.438      ;
; 0.314 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.439      ;
; 0.315 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.441      ;
; 0.316 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.442      ;
; 0.369 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.495      ;
; 0.399 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.524      ;
; 0.408 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.534      ;
; 0.420 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.546      ;
; 0.441 ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.567      ;
; 0.451 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.577      ;
; 0.483 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.609      ;
; 0.483 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.658      ;
; 0.485 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.611      ;
; 0.485 ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.611      ;
; 0.485 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.660      ;
; 0.487 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.662      ;
; 0.487 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.662      ;
; 0.491 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.666      ;
; 0.491 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.666      ;
; 0.497 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.672      ;
; 0.498 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.673      ;
; 0.505 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.631      ;
; 0.509 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.634      ;
; 0.510 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.636      ;
; 0.532 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.040      ; 0.656      ;
; 0.534 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.660      ;
; 0.548 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.723      ;
; 0.550 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.725      ;
; 0.552 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.727      ;
; 0.553 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.728      ;
; 0.555 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.730      ;
; 0.556 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.731      ;
; 0.562 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.737      ;
; 0.563 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.738      ;
; 0.583 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.708      ;
; 0.587 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.040      ; 0.711      ;
; 0.612 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.787      ;
; 0.630 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.805      ;
; 0.630 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.805      ;
; 0.630 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.805      ;
; 0.638 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.763      ;
; 0.644 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.040      ; 0.768      ;
; 0.657 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.832      ;
; 0.662 ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.788      ;
; 0.665 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.790      ;
; 0.673 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.848      ;
; 0.688 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.814      ;
; 0.688 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.814      ;
; 0.689 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.814      ;
; 0.689 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.814      ;
; 0.689 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.814      ;
; 0.689 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.814      ;
; 0.689 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.814      ;
; 0.689 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.815      ;
; 0.689 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.863      ;
; 0.699 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.040      ; 0.823      ;
; 0.701 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.826      ;
; 0.701 ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.826      ;
; 0.704 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.830      ;
; 0.706 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.880      ;
; 0.712 ; Programador_controlador_block:inst1|programador:inst1|state.idle   ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.887      ;
; 0.720 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.845      ;
; 0.731 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.906      ;
; 0.731 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.906      ;
; 0.731 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.906      ;
; 0.743 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.869      ;
; 0.743 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.869      ;
; 0.744 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.869      ;
; 0.744 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.869      ;
; 0.744 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.869      ;
; 0.744 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.869      ;
; 0.744 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.869      ;
; 0.750 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.924      ;
; 0.756 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.881      ;
; 0.756 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.881      ;
; 0.766 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.941      ;
; 0.767 ; Programador_controlador_block:inst1|controlador:inst|state.idle    ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.892      ;
; 0.767 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.941      ;
; 0.768 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.894      ;
; 0.769 ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.895      ;
; 0.773 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.948      ;
; 0.775 ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.901      ;
; 0.794 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|count[1]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.920      ;
; 0.794 ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|count[0]      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.920      ;
; 0.804 ; Programador_controlador_block:inst1|programador:inst1|state.idle_2 ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.047      ; 0.955      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisor:inst2|clk_int'                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                   ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; 0.181 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.314      ;
; 0.284 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.409      ;
; 0.284 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.409      ;
; 0.302 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.428      ;
; 0.303 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.429      ;
; 0.355 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.481      ;
; 0.361 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.487      ;
; 0.395 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 0.000        ; 1.643      ; 2.247      ;
; 0.415 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.541      ;
; 0.423 ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 0.000        ; 1.643      ; 2.275      ;
; 0.427 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.553      ;
; 0.427 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.553      ;
; 0.438 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.564      ;
; 0.451 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.577      ;
; 0.452 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.577      ;
; 0.452 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.577      ;
; 0.461 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.587      ;
; 0.471 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.597      ;
; 0.503 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.629      ;
; 0.506 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.632      ;
; 0.527 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.653      ;
; 0.580 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.706      ;
; 0.586 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.712      ;
; 0.621 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.747      ;
; 0.623 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.749      ;
; 0.625 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.751      ;
; 0.630 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.756      ;
; 0.645 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.771      ;
; 0.656 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.782      ;
; 0.668 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.794      ;
; 0.673 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.799      ;
; 0.677 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.803      ;
; 0.726 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.852      ;
; 0.750 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.876      ;
; 0.797 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.923      ;
; 1.070 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; -0.500       ; 1.643      ; 2.422      ;
; 1.115 ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; divisor:inst2|clk_int ; -0.500       ; 1.643      ; 2.467      ;
; 1.209 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 1.335      ;
; 1.216 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 1.342      ;
; 1.261 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 1.387      ;
; 1.271 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 1.398      ;
; 1.319 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 1.445      ;
; 1.388 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 1.514      ;
; 1.409 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 1.536      ;
; 1.434 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 1.560      ;
; 1.443 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 1.570      ;
; 1.453 ; Programador_controlador_block:inst1|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 1.580      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Pixel_clk'                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock                                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.199 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.024      ; 0.307      ;
; 0.221 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.024      ; 0.329      ;
; 0.318 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.024      ; 0.426      ;
; 0.318 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; -0.500       ; 0.746      ; 0.678      ;
; 0.319 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.024      ; 0.427      ;
; 0.323 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.024      ; 0.431      ;
; 0.324 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.024      ; 0.432      ;
; 0.325 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.024      ; 0.433      ;
; 0.326 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.024      ; 0.434      ;
; 0.327 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.024      ; 0.435      ;
; 0.327 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.024      ; 0.435      ;
; 0.327 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.024      ; 0.435      ;
; 0.332 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.024      ; 0.440      ;
; 0.333 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.024      ; 0.441      ;
; 0.334 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.024      ; 0.442      ;
; 0.334 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.024      ; 0.442      ;
; 0.335 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.024      ; 0.443      ;
; 0.335 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.024      ; 0.443      ;
; 0.390 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.024      ; 0.498      ;
; 0.396 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.024      ; 0.504      ;
; 0.399 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.024      ; 0.507      ;
; 0.401 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.024      ; 0.509      ;
; 0.461 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; -0.500       ; 0.783      ; 0.858      ;
; 0.461 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; -0.500       ; 0.783      ; 0.858      ;
; 0.461 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; -0.500       ; 0.783      ; 0.858      ;
; 0.461 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; -0.500       ; 0.783      ; 0.858      ;
; 0.461 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; -0.500       ; 0.783      ; 0.858      ;
; 0.461 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; -0.500       ; 0.783      ; 0.858      ;
; 0.461 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; -0.500       ; 0.783      ; 0.858      ;
; 0.461 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; -0.500       ; 0.783      ; 0.858      ;
; 0.461 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; -0.500       ; 0.783      ; 0.858      ;
; 0.461 ; Programador_controlador_block:inst1|controlador:inst|state.done     ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk   ; -0.500       ; 0.783      ; 0.858      ;
; 0.462 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.575      ;
; 0.468 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.581      ;
; 0.468 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.111      ; 0.663      ;
; 0.469 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.582      ;
; 0.471 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.584      ;
; 0.476 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.589      ;
; 0.476 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.589      ;
; 0.477 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.590      ;
; 0.479 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.592      ;
; 0.480 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.593      ;
; 0.480 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.593      ;
; 0.482 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.595      ;
; 0.483 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.596      ;
; 0.483 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.596      ;
; 0.487 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.600      ;
; 0.487 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.600      ;
; 0.488 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.601      ;
; 0.488 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.601      ;
; 0.490 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.603      ;
; 0.491 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.604      ;
; 0.491 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.604      ;
; 0.503 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; -0.011     ; 0.576      ;
; 0.525 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.638      ;
; 0.528 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.641      ;
; 0.530 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; -0.011     ; 0.603      ;
; 0.531 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.644      ;
; 0.532 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.645      ;
; 0.534 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.647      ;
; 0.534 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.647      ;
; 0.534 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.647      ;
; 0.535 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.648      ;
; 0.537 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.650      ;
; 0.539 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.652      ;
; 0.540 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.653      ;
; 0.540 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.653      ;
; 0.543 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.656      ;
; 0.545 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.658      ;
; 0.546 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.659      ;
; 0.546 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.659      ;
; 0.548 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.661      ;
; 0.549 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.662      ;
; 0.549 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.662      ;
; 0.549 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.662      ;
; 0.552 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.665      ;
; 0.552 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.665      ;
; 0.553 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.666      ;
; 0.554 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.667      ;
; 0.554 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.667      ;
; 0.555 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.668      ;
; 0.557 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.670      ;
; 0.566 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; -0.011     ; 0.639      ;
; 0.569 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; -0.011     ; 0.642      ;
; 0.582 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; -0.011     ; 0.655      ;
; 0.591 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.704      ;
; 0.593 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; -0.011     ; 0.666      ;
; 0.594 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.707      ;
; 0.596 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; -0.011     ; 0.669      ;
; 0.596 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; -0.011     ; 0.669      ;
; 0.597 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.710      ;
; 0.597 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.710      ;
; 0.598 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.711      ;
; 0.600 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.713      ;
; 0.600 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.713      ;
; 0.601 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.714      ;
; 0.603 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.716      ;
; 0.603 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.716      ;
; 0.606 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.719      ;
; 0.606 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk                                                      ; Pixel_clk   ; 0.000        ; 0.029      ; 0.719      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Pixel_clk'                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.065 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 2.043      ;
; -1.065 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 2.043      ;
; -1.065 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 2.043      ;
; -1.065 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 2.043      ;
; -1.065 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 2.043      ;
; -1.065 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 2.043      ;
; -1.065 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 2.043      ;
; -1.065 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 2.043      ;
; -1.065 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 2.043      ;
; -1.060 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.024     ; 2.043      ;
; -0.985 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 1.963      ;
; -0.985 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 1.963      ;
; -0.985 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 1.963      ;
; -0.985 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 1.963      ;
; -0.985 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 1.963      ;
; -0.985 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 1.963      ;
; -0.985 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 1.963      ;
; -0.985 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 1.963      ;
; -0.985 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 1.963      ;
; -0.980 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.024     ; 1.963      ;
; -0.950 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.111     ; 1.846      ;
; -0.936 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.038     ; 1.905      ;
; -0.936 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.038     ; 1.905      ;
; -0.936 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.038     ; 1.905      ;
; -0.936 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.038     ; 1.905      ;
; -0.936 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.038     ; 1.905      ;
; -0.936 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.038     ; 1.905      ;
; -0.936 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.038     ; 1.905      ;
; -0.936 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.038     ; 1.905      ;
; -0.936 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.038     ; 1.905      ;
; -0.936 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.038     ; 1.905      ;
; -0.896 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 1.874      ;
; -0.896 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 1.874      ;
; -0.896 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 1.874      ;
; -0.896 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 1.874      ;
; -0.896 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 1.874      ;
; -0.896 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 1.874      ;
; -0.896 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 1.874      ;
; -0.896 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 1.874      ;
; -0.896 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 1.874      ;
; -0.891 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.024     ; 1.874      ;
; -0.874 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.766      ;
; -0.874 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.766      ;
; -0.874 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.766      ;
; -0.874 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.766      ;
; -0.874 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.766      ;
; -0.874 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.766      ;
; -0.874 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.766      ;
; -0.874 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.766      ;
; -0.874 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.766      ;
; -0.874 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.766      ;
; -0.870 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.111     ; 1.766      ;
; -0.861 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 1.839      ;
; -0.861 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 1.839      ;
; -0.861 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 1.839      ;
; -0.861 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 1.839      ;
; -0.861 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 1.839      ;
; -0.861 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 1.839      ;
; -0.861 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 1.839      ;
; -0.861 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 1.839      ;
; -0.861 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 1.839      ;
; -0.856 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.024     ; 1.839      ;
; -0.827 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 1.805      ;
; -0.827 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 1.805      ;
; -0.827 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 1.805      ;
; -0.827 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 1.805      ;
; -0.827 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 1.805      ;
; -0.827 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 1.805      ;
; -0.827 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 1.805      ;
; -0.827 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 1.805      ;
; -0.827 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 1.805      ;
; -0.822 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.024     ; 1.805      ;
; -0.794 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.686      ;
; -0.794 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.686      ;
; -0.794 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.686      ;
; -0.794 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.686      ;
; -0.794 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.686      ;
; -0.794 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.686      ;
; -0.794 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.686      ;
; -0.794 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.686      ;
; -0.794 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.686      ;
; -0.794 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.115     ; 1.686      ;
; -0.792 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 1.770      ;
; -0.792 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 1.770      ;
; -0.792 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 1.770      ;
; -0.792 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 1.770      ;
; -0.792 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 1.770      ;
; -0.792 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 1.770      ;
; -0.792 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 1.770      ;
; -0.792 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 1.770      ;
; -0.792 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.029     ; 1.770      ;
; -0.787 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.024     ; 1.770      ;
; -0.781 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; -0.111     ; 1.677      ;
; -0.772 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; 0.011      ; 1.790      ;
; -0.772 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; 0.011      ; 1.790      ;
; -0.772 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; 0.011      ; 1.790      ;
; -0.772 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; 0.011      ; 1.790      ;
; -0.772 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk    ; Pixel_clk   ; 1.000        ; 0.011      ; 1.790      ;
; -0.772 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; 0.011      ; 1.790      ;
; -0.772 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; Pixel_clk    ; Pixel_clk   ; 1.000        ; 0.011      ; 1.790      ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -0.590 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.094     ; 1.483      ;
; -0.294 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.210      ;
; -0.294 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.210      ;
; -0.294 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.210      ;
; -0.288 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.idle    ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 1.205      ;
; -0.187 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.103      ;
; -0.187 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.103      ;
; -0.151 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.067      ;
; -0.151 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.067      ;
; -0.151 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.067      ;
; -0.151 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.067      ;
; -0.151 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.067      ;
; -0.151 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.067      ;
; -0.151 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.067      ;
; -0.151 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.067      ;
; -0.151 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.067      ;
; -0.151 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.067      ;
; -0.151 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.067      ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Programador_controlador_block:inst1|controlador:inst|clk_int'                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -0.006 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.072     ; 0.921      ;
; -0.006 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.072     ; 0.921      ;
; -0.006 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.error     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.072     ; 0.921      ;
; 0.102  ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 0.814      ;
; 0.102  ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 0.814      ;
; 0.176  ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 0.740      ;
; 0.176  ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.start     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 0.740      ;
; 0.176  ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 0.740      ;
; 0.176  ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.stop_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 0.740      ;
; 0.176  ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 0.740      ;
; 0.176  ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_3     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 0.740      ;
; 0.176  ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_2     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 0.740      ;
; 0.176  ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_1     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 0.740      ;
; 0.176  ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 0.740      ;
; 0.176  ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 1.000        ; -0.071     ; 0.740      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Programador_controlador_block:inst1|controlador:inst|clk_int'                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.459 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.stop_1    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.634      ;
; 0.459 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.start     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.634      ;
; 0.459 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_trans   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.634      ;
; 0.459 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.stop_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.634      ;
; 0.459 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.634      ;
; 0.459 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_3     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.634      ;
; 0.459 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_2     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.634      ;
; 0.459 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.ack_1     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.634      ;
; 0.459 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.634      ;
; 0.459 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.634      ;
; 0.529 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.704      ;
; 0.529 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.start_2   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.704      ;
; 0.624 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.idle_2    ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.070      ; 0.798      ;
; 0.624 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.idle      ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.070      ; 0.798      ;
; 0.624 ; Programador_controlador_block:inst1|controlador:inst|state.idle ; Programador_controlador_block:inst1|programador:inst1|state.error     ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; 0.000        ; 0.070      ; 0.798      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Programador_controlador_block:inst1|controlador:inst|clk_int_2'                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.779 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.954      ;
; 0.779 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.954      ;
; 0.779 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.954      ;
; 0.779 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.954      ;
; 0.779 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_07   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.954      ;
; 0.779 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.954      ;
; 0.779 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.954      ;
; 0.779 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.954      ;
; 0.779 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_81   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.954      ;
; 0.779 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.954      ;
; 0.779 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.954      ;
; 0.804 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_00   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.978      ;
; 0.804 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dw_02   ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.978      ;
; 0.897 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.idle    ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.073      ;
; 0.898 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.073      ;
; 0.898 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.stop_1  ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.073      ;
; 0.898 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.stop_2  ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.073      ;
; 1.135 ; Programador_controlador_block:inst1|programador:inst1|state.error ; Programador_controlador_block:inst1|controlador:inst|state.done    ; Programador_controlador_block:inst1|controlador:inst|clk_int ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 0.000        ; 0.047      ; 1.286      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Pixel_clk'                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.084 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.197      ;
; 1.084 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.197      ;
; 1.084 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.197      ;
; 1.084 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.197      ;
; 1.084 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.197      ;
; 1.084 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.197      ;
; 1.084 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.197      ;
; 1.084 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.197      ;
; 1.084 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.100      ; 1.268      ;
; 1.084 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.197      ;
; 1.089 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.024      ; 1.197      ;
; 1.094 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.011     ; 1.167      ;
; 1.094 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.011     ; 1.167      ;
; 1.094 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.011     ; 1.167      ;
; 1.094 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.011     ; 1.167      ;
; 1.094 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.011     ; 1.167      ;
; 1.094 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.011     ; 1.167      ;
; 1.094 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.011     ; 1.167      ;
; 1.094 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.011     ; 1.167      ;
; 1.094 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.011     ; 1.167      ;
; 1.094 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.011     ; 1.167      ;
; 1.116 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.229      ;
; 1.116 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.100      ; 1.300      ;
; 1.116 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.229      ;
; 1.116 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.229      ;
; 1.116 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.229      ;
; 1.116 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.229      ;
; 1.116 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.229      ;
; 1.116 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.229      ;
; 1.116 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.229      ;
; 1.116 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.229      ;
; 1.121 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.024      ; 1.229      ;
; 1.122 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.038      ; 1.244      ;
; 1.128 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.241      ;
; 1.128 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.241      ;
; 1.128 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.241      ;
; 1.128 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.241      ;
; 1.128 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.241      ;
; 1.128 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.241      ;
; 1.128 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.100      ; 1.312      ;
; 1.128 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.241      ;
; 1.128 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.241      ;
; 1.128 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.241      ;
; 1.130 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.243      ;
; 1.130 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.243      ;
; 1.130 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.100      ; 1.314      ;
; 1.130 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.243      ;
; 1.130 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.243      ;
; 1.130 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.243      ;
; 1.130 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.243      ;
; 1.130 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.243      ;
; 1.130 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.243      ;
; 1.130 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.243      ;
; 1.133 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.024      ; 1.241      ;
; 1.135 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.024      ; 1.243      ;
; 1.190 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.011     ; 1.263      ;
; 1.190 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.011     ; 1.263      ;
; 1.190 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.011     ; 1.263      ;
; 1.190 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.011     ; 1.263      ;
; 1.190 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.011     ; 1.263      ;
; 1.190 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.011     ; 1.263      ;
; 1.190 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.011     ; 1.263      ;
; 1.190 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.011     ; 1.263      ;
; 1.190 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.011     ; 1.263      ;
; 1.190 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.011     ; 1.263      ;
; 1.196 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.100      ; 1.380      ;
; 1.196 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.309      ;
; 1.196 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.309      ;
; 1.196 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.309      ;
; 1.196 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.309      ;
; 1.196 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.309      ;
; 1.196 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.309      ;
; 1.196 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.309      ;
; 1.196 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.309      ;
; 1.196 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.309      ;
; 1.201 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.024      ; 1.309      ;
; 1.212 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.038      ; 1.334      ;
; 1.229 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[6]  ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.115      ; 1.428      ;
; 1.229 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[8]  ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.115      ; 1.428      ;
; 1.229 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[9]  ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.115      ; 1.428      ;
; 1.229 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[7]  ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.115      ; 1.428      ;
; 1.229 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[10] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.115      ; 1.428      ;
; 1.229 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[5]  ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.115      ; 1.428      ;
; 1.229 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.115      ; 1.428      ;
; 1.229 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[3]  ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.115      ; 1.428      ;
; 1.229 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[4]  ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.115      ; 1.428      ;
; 1.229 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[1]  ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.115      ; 1.428      ;
; 1.230 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.343      ;
; 1.230 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.343      ;
; 1.230 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[18] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.343      ;
; 1.230 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[17] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.343      ;
; 1.230 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[16] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.343      ;
; 1.230 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[15] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.343      ;
; 1.230 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[14] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.343      ;
; 1.230 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[13] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.343      ;
; 1.230 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[12] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.029      ; 1.343      ;
; 1.230 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[0]  ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.100      ; 1.414      ;
; 1.235 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[11] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; 0.024      ; 1.343      ;
; 1.237 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[20] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.011     ; 1.310      ;
; 1.237 ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[2]  ; CIC_SRAM_BLOCK:inst|Capture_Input_Controller:inst|pix_count_int[19] ; Pixel_clk    ; Pixel_clk   ; 0.000        ; -0.011     ; 1.310      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 0.511 ns




+-------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                           ;
+-----------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                           ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                ; -6.425   ; 0.179 ; -3.216   ; 0.459   ; -3.000              ;
;  CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; -6.425   ; 0.181 ; N/A      ; N/A     ; -1.285              ;
;  Pixel_clk                                                      ; -2.503   ; 0.199 ; -3.216   ; 1.084   ; -3.000              ;
;  Programador_controlador_block:inst1|controlador:inst|clk_int   ; -2.361   ; 0.181 ; -0.967   ; 0.459   ; -1.285              ;
;  Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; -2.257   ; 0.181 ; -2.026   ; 0.779   ; -1.285              ;
;  clk_50                                                         ; -1.571   ; 0.179 ; N/A      ; N/A     ; -3.000              ;
;  divisor:inst2|clk_int                                          ; -3.123   ; 0.181 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                                                 ; -253.003 ; 0.0   ; -99.345  ; 0.0     ; -169.195            ;
;  CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; -138.217 ; 0.000 ; N/A      ; N/A     ; -29.555             ;
;  Pixel_clk                                                      ; -36.307  ; 0.000 ; -63.353  ; 0.000   ; -30.017             ;
;  Programador_controlador_block:inst1|controlador:inst|clk_int   ; -26.083  ; 0.000 ; -10.793  ; 0.000   ; -30.840             ;
;  Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; -27.710  ; 0.000 ; -25.199  ; 0.000   ; -25.700             ;
;  clk_50                                                         ; -10.515  ; 0.000 ; N/A      ; N/A     ; -38.980             ;
;  divisor:inst2|clk_int                                          ; -14.171  ; 0.000 ; N/A      ; N/A     ; -14.135             ;
+-----------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin               ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Reset_camara      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk_camara        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DONE_LED          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCA               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Trigger_camara    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Chip_enable       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output_enable     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Write_enable      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UB                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LB                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_FIN           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_leer          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; add[19]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; add[18]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; add[17]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; add[16]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; add[15]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; add[14]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; add[13]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; add[12]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; add[11]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; add[10]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; add[9]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; add[8]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; add[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; add[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; add[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; add[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; add[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; add[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; add[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; add[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_pix_count[20] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_pix_count[19] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_pix_count[18] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_pix_count[17] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_pix_count[16] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_pix_count[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_pix_count[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_pix_count[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_pix_count[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_pix_count[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_pix_count[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_pix_count[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_pix_count[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_pix_count[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_pix_count[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_pix_count[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_pix_count[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_pix_count[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_pix_count[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_pix_count[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_pix_count[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; siete_seg[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; siete_seg[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; siete_seg[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; siete_seg[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; siete_seg[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; siete_seg[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; siete_seg[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDA               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Pixel_data[7]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pixel_data[6]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pixel_data[5]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pixel_data[4]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pixel_data[3]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pixel_data[2]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pixel_data[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pixel_data[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDA                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DQ[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DQ[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DQ[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DQ[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DQ[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DQ[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DQ[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DQ[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DQ[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DQ[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DQ[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DQ[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DQ[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DQ[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DQ[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DQ[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Trigger_btn             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; line_valid              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Frame_valid             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Reset_btn               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Start_btn               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pixel_clk               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Reset_camara      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; clk_camara        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DONE_LED          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SCA               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Trigger_camara    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Chip_enable       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Output_enable     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Write_enable      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; UB                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LB                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_FIN           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_leer          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; add[19]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; add[18]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; add[17]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; add[16]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; add[15]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; add[14]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; add[13]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; add[12]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; add[11]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; add[10]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; add[9]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; add[8]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; add[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; add[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; add[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; add[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; add[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; add[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; add[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; add[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_pix_count[20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_pix_count[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_pix_count[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; led_pix_count[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_pix_count[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_pix_count[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_pix_count[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_pix_count[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_pix_count[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; led_pix_count[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_pix_count[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_pix_count[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_pix_count[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_pix_count[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_pix_count[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_pix_count[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_pix_count[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_pix_count[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_pix_count[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_pix_count[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_pix_count[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; siete_seg[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; siete_seg[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; siete_seg[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; siete_seg[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SDA               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DQ[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DQ[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DQ[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DQ[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DQ[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DQ[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DQ[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DQ[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DQ[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DQ[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DQ[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DQ[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DQ[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DQ[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DQ[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DQ[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Reset_camara      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; clk_camara        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DONE_LED          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SCA               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Trigger_camara    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Chip_enable       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Output_enable     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Write_enable      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; UB                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LB                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_FIN           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_leer          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; add[19]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; add[18]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; add[17]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; add[16]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; add[15]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; add[14]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; add[13]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; add[12]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; add[11]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; add[10]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; add[9]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; add[8]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; add[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; add[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; add[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; add[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; add[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; add[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; add[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; add[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; led_pix_count[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; led_pix_count[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; siete_seg[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; siete_seg[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SDA               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DQ[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DQ[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DQ[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DQ[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DQ[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DQ[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DQ[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DQ[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DQ[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DQ[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DQ[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DQ[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DQ[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DQ[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DQ[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DQ[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Reset_camara      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; clk_camara        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DONE_LED          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SCA               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Trigger_camara    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Chip_enable       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Output_enable     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Write_enable      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; UB                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LB                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_FIN           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_leer          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; add[19]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; add[18]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; add[17]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; add[16]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; add[15]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; add[14]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; add[13]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; add[12]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; add[11]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; add[10]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; add[9]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; add[8]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; add[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; add[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; add[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; add[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; add[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; add[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; add[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; add[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; led_pix_count[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; led_pix_count[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_pix_count[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; siete_seg[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; siete_seg[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDA               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DQ[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DQ[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DQ[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DQ[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DQ[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DQ[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DQ[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DQ[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DQ[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DQ[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DQ[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DQ[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DQ[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DQ[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DQ[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DQ[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                             ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; 236      ; 0        ; 0        ; 0        ;
; Pixel_clk                                                      ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; 0        ; 483      ; 0        ; 0        ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; 22       ; 0        ; 0        ; 0        ;
; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; clk_50                                                         ; 23       ; 1        ; 0        ; 0        ;
; clk_50                                                         ; clk_50                                                         ; 11       ; 0        ; 0        ; 0        ;
; divisor:inst2|clk_int                                          ; clk_50                                                         ; 1        ; 1        ; 0        ; 0        ;
; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int                                          ; 108      ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; divisor:inst2|clk_int                                          ; 1        ; 1        ; 0        ; 0        ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; divisor:inst2|clk_int                                          ; 1        ; 1        ; 0        ; 0        ;
; Pixel_clk                                                      ; Pixel_clk                                                      ; 0        ; 0        ; 0        ; 231      ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk                                                      ; 0        ; 0        ; 21       ; 0        ;
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; 59       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; 109      ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 40       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 91       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                              ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; 236      ; 0        ; 0        ; 0        ;
; Pixel_clk                                                      ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; 0        ; 483      ; 0        ; 0        ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; 22       ; 0        ; 0        ; 0        ;
; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; clk_50                                                         ; 23       ; 1        ; 0        ; 0        ;
; clk_50                                                         ; clk_50                                                         ; 11       ; 0        ; 0        ; 0        ;
; divisor:inst2|clk_int                                          ; clk_50                                                         ; 1        ; 1        ; 0        ; 0        ;
; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int                                          ; 108      ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; divisor:inst2|clk_int                                          ; 1        ; 1        ; 0        ; 0        ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; divisor:inst2|clk_int                                          ; 1        ; 1        ; 0        ; 0        ;
; Pixel_clk                                                      ; Pixel_clk                                                      ; 0        ; 0        ; 0        ; 231      ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Pixel_clk                                                      ; 0        ; 0        ; 21       ; 0        ;
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; 59       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; 109      ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 40       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 91       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                          ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; Pixel_clk                                                      ; Pixel_clk                                                      ; 0        ; 0        ; 0        ; 441      ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; 15       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 18       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                           ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; Pixel_clk                                                      ; Pixel_clk                                                      ; 0        ; 0        ; 0        ; 441      ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; 15       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; 18       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 161   ; 161  ;
; Unconstrained Output Ports      ; 55    ; 55   ;
; Unconstrained Output Port Paths ; 87    ; 87   ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                 ;
+----------------------------------------------------------------+----------------------------------------------------------------+------+-------------+
; Target                                                         ; Clock                                                          ; Type ; Status      ;
+----------------------------------------------------------------+----------------------------------------------------------------+------+-------------+
; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int                   ; Base ; Constrained ;
; Pixel_clk                                                      ; Pixel_clk                                                      ; Base ; Constrained ;
; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Programador_controlador_block:inst1|controlador:inst|clk_int   ; Base ; Constrained ;
; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Programador_controlador_block:inst1|controlador:inst|clk_int_2 ; Base ; Constrained ;
; clk_50                                                         ; clk_50                                                         ; Base ; Constrained ;
; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int                                          ; Base ; Constrained ;
+----------------------------------------------------------------+----------------------------------------------------------------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; Frame_valid ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Reset_btn   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Start_btn   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Trigger_btn ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; line_valid  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                ;
+-------------------+---------------------------------------------------------------------------------------+
; Output Port       ; Comment                                                                               ;
+-------------------+---------------------------------------------------------------------------------------+
; DONE_LED          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_FIN           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCA               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Trigger_camara    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[8]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[9]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[10]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[11]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[12]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[13]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[14]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[15]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[16]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[17]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[18]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[19]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_camara        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_leer          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; Frame_valid ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Reset_btn   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Start_btn   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Trigger_btn ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; line_valid  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                ;
+-------------------+---------------------------------------------------------------------------------------+
; Output Port       ; Comment                                                                               ;
+-------------------+---------------------------------------------------------------------------------------+
; DONE_LED          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_FIN           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCA               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Trigger_camara    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[8]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[9]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[10]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[11]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[12]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[13]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[14]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[15]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[16]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[17]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[18]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add[19]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_camara        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_leer          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_pix_count[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Sun Jul  7 13:11:13 2024
Info: Command: quartus_sta Sram_CIC -c Sram_CIC
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Sram_CIC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Pixel_clk Pixel_clk
    Info (332105): create_clock -period 1.000 -name Programador_controlador_block:inst1|controlador:inst|clk_int_2 Programador_controlador_block:inst1|controlador:inst|clk_int_2
    Info (332105): create_clock -period 1.000 -name Programador_controlador_block:inst1|controlador:inst|clk_int Programador_controlador_block:inst1|controlador:inst|clk_int
    Info (332105): create_clock -period 1.000 -name divisor:inst2|clk_int divisor:inst2|clk_int
    Info (332105): create_clock -period 1.000 -name clk_50 clk_50
    Info (332105): create_clock -period 1.000 -name CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.425
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.425            -138.217 CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int 
    Info (332119):    -3.123             -14.171 divisor:inst2|clk_int 
    Info (332119):    -2.503             -36.307 Pixel_clk 
    Info (332119):    -2.361             -26.083 Programador_controlador_block:inst1|controlador:inst|clk_int 
    Info (332119):    -2.257             -27.710 Programador_controlador_block:inst1|controlador:inst|clk_int_2 
    Info (332119):    -1.571             -10.515 clk_50 
Info (332146): Worst-case hold slack is 0.390
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.390               0.000 clk_50 
    Info (332119):     0.402               0.000 Programador_controlador_block:inst1|controlador:inst|clk_int 
    Info (332119):     0.402               0.000 Programador_controlador_block:inst1|controlador:inst|clk_int_2 
    Info (332119):     0.403               0.000 divisor:inst2|clk_int 
    Info (332119):     0.404               0.000 CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int 
    Info (332119):     0.440               0.000 Pixel_clk 
Info (332146): Worst-case recovery slack is -3.216
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.216             -63.353 Pixel_clk 
    Info (332119):    -2.026             -25.199 Programador_controlador_block:inst1|controlador:inst|clk_int_2 
    Info (332119):    -0.967             -10.793 Programador_controlador_block:inst1|controlador:inst|clk_int 
Info (332146): Worst-case removal slack is 0.999
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.999               0.000 Programador_controlador_block:inst1|controlador:inst|clk_int 
    Info (332119):     1.693               0.000 Programador_controlador_block:inst1|controlador:inst|clk_int_2 
    Info (332119):     2.280               0.000 Pixel_clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -38.980 clk_50 
    Info (332119):    -3.000             -29.985 Pixel_clk 
    Info (332119):    -1.285             -30.840 Programador_controlador_block:inst1|controlador:inst|clk_int 
    Info (332119):    -1.285             -29.555 CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int 
    Info (332119):    -1.285             -25.700 Programador_controlador_block:inst1|controlador:inst|clk_int_2 
    Info (332119):    -1.285             -14.135 divisor:inst2|clk_int 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.937
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.937            -127.466 CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int 
    Info (332119):    -2.803             -12.005 divisor:inst2|clk_int 
    Info (332119):    -2.153             -30.550 Pixel_clk 
    Info (332119):    -2.062             -21.850 Programador_controlador_block:inst1|controlador:inst|clk_int 
    Info (332119):    -1.971             -23.097 Programador_controlador_block:inst1|controlador:inst|clk_int_2 
    Info (332119):    -1.417              -6.137 clk_50 
Info (332146): Worst-case hold slack is 0.348
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.348               0.000 clk_50 
    Info (332119):     0.354               0.000 Programador_controlador_block:inst1|controlador:inst|clk_int 
    Info (332119):     0.354               0.000 Programador_controlador_block:inst1|controlador:inst|clk_int_2 
    Info (332119):     0.354               0.000 divisor:inst2|clk_int 
    Info (332119):     0.355               0.000 CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int 
    Info (332119):     0.387               0.000 Pixel_clk 
Info (332146): Worst-case recovery slack is -2.855
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.855             -55.975 Pixel_clk 
    Info (332119):    -1.728             -20.899 Programador_controlador_block:inst1|controlador:inst|clk_int_2 
    Info (332119):    -0.798              -8.224 Programador_controlador_block:inst1|controlador:inst|clk_int 
Info (332146): Worst-case removal slack is 0.910
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.910               0.000 Programador_controlador_block:inst1|controlador:inst|clk_int 
    Info (332119):     1.547               0.000 Programador_controlador_block:inst1|controlador:inst|clk_int_2 
    Info (332119):     2.055               0.000 Pixel_clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -38.980 clk_50 
    Info (332119):    -3.000             -29.985 Pixel_clk 
    Info (332119):    -1.285             -30.840 Programador_controlador_block:inst1|controlador:inst|clk_int 
    Info (332119):    -1.285             -29.555 CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int 
    Info (332119):    -1.285             -25.700 Programador_controlador_block:inst1|controlador:inst|clk_int_2 
    Info (332119):    -1.285             -14.135 divisor:inst2|clk_int 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.370
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.370             -72.601 CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int 
    Info (332119):    -0.986              -2.871 divisor:inst2|clk_int 
    Info (332119):    -0.726              -0.806 clk_50 
    Info (332119):    -0.705              -7.293 Pixel_clk 
    Info (332119):    -0.606              -4.871 Programador_controlador_block:inst1|controlador:inst|clk_int 
    Info (332119):    -0.550              -3.686 Programador_controlador_block:inst1|controlador:inst|clk_int_2 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.179               0.000 clk_50 
    Info (332119):     0.181               0.000 CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int 
    Info (332119):     0.181               0.000 Programador_controlador_block:inst1|controlador:inst|clk_int 
    Info (332119):     0.181               0.000 Programador_controlador_block:inst1|controlador:inst|clk_int_2 
    Info (332119):     0.181               0.000 divisor:inst2|clk_int 
    Info (332119):     0.199               0.000 Pixel_clk 
Info (332146): Worst-case recovery slack is -1.065
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.065             -20.335 Pixel_clk 
    Info (332119):    -0.590              -3.795 Programador_controlador_block:inst1|controlador:inst|clk_int_2 
    Info (332119):    -0.006              -0.018 Programador_controlador_block:inst1|controlador:inst|clk_int 
Info (332146): Worst-case removal slack is 0.459
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.459               0.000 Programador_controlador_block:inst1|controlador:inst|clk_int 
    Info (332119):     0.779               0.000 Programador_controlador_block:inst1|controlador:inst|clk_int_2 
    Info (332119):     1.084               0.000 Pixel_clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -32.764 clk_50 
    Info (332119):    -3.000             -30.017 Pixel_clk 
    Info (332119):    -1.000             -24.000 Programador_controlador_block:inst1|controlador:inst|clk_int 
    Info (332119):    -1.000             -23.000 CIC_SRAM_BLOCK:inst|Sram_CIC_2:inst3|clk_int 
    Info (332119):    -1.000             -20.000 Programador_controlador_block:inst1|controlador:inst|clk_int_2 
    Info (332119):    -1.000             -11.000 divisor:inst2|clk_int 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 0.511 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4833 megabytes
    Info: Processing ended: Sun Jul  7 13:11:18 2024
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


