-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity rocev2_top_CQContext_table_0_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    qpif2CQC_upd_dout : IN STD_LOGIC_VECTOR (191 downto 0);
    qpif2CQC_upd_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    qpif2CQC_upd_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    qpif2CQC_upd_empty_n : IN STD_LOGIC;
    qpif2CQC_upd_read : OUT STD_LOGIC;
    cqe2CQC_req_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    cqe2CQC_req_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    cqe2CQC_req_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    cqe2CQC_req_empty_n : IN STD_LOGIC;
    cqe2CQC_req_read : OUT STD_LOGIC;
    cqe2CQC_upd_dout : IN STD_LOGIC_VECTOR (191 downto 0);
    cqe2CQC_upd_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    cqe2CQC_upd_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    cqe2CQC_upd_empty_n : IN STD_LOGIC;
    cqe2CQC_upd_read : OUT STD_LOGIC;
    CQC2cqe_rsp_din : OUT STD_LOGIC_VECTOR (191 downto 0);
    CQC2cqe_rsp_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    CQC2cqe_rsp_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    CQC2cqe_rsp_full_n : IN STD_LOGIC;
    CQC2cqe_rsp_write : OUT STD_LOGIC );
end;


architecture behav of rocev2_top_CQContext_table_0_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_89 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001001";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_97 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_A9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101001";
    constant ap_const_lv192_lc_7 : STD_LOGIC_VECTOR (191 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010110000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv54_0 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal tmp_i_nbreadreq_fu_88_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal tmp_i_reg_484 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_2645_nbreadreq_fu_102_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op44_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal tmp_i_reg_484_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_2645_reg_522 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_388_i_nbreadreq_fu_116_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op50_read_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal tmp_i_reg_484_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_2645_reg_522_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op98_write_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal CQC_table_cq_id_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal CQC_table_cq_id_V_ce0 : STD_LOGIC;
    signal CQC_table_cq_id_V_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal CQC_table_cq_id_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal CQC_table_cq_id_V_ce1 : STD_LOGIC;
    signal CQC_table_cq_id_V_we1 : STD_LOGIC;
    signal CQC_table_cq_addr_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal CQC_table_cq_addr_V_ce1 : STD_LOGIC;
    signal CQC_table_cq_addr_V_we1 : STD_LOGIC;
    signal CQC_table_cq_addr_V_d1 : STD_LOGIC_VECTOR (63 downto 0);
    signal CQC_table_cq_addr_V_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal CQC_table_cq_depth_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal CQC_table_cq_depth_V_ce1 : STD_LOGIC;
    signal CQC_table_cq_depth_V_we1 : STD_LOGIC;
    signal CQC_table_cq_depth_V_d1 : STD_LOGIC_VECTOR (9 downto 0);
    signal CQC_table_cq_depth_V_q1 : STD_LOGIC_VECTOR (9 downto 0);
    signal CQC_table_cqe_size_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal CQC_table_cqe_size_V_ce1 : STD_LOGIC;
    signal CQC_table_cqe_size_V_we1 : STD_LOGIC;
    signal CQC_table_cqe_size_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal CQC_table_cqe_size_V_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal CQC_table_cqe_idx_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal CQC_table_cqe_idx_V_ce1 : STD_LOGIC;
    signal CQC_table_cqe_idx_V_we1 : STD_LOGIC;
    signal CQC_table_cqe_idx_V_d1 : STD_LOGIC_VECTOR (9 downto 0);
    signal CQC_table_cqe_idx_V_q1 : STD_LOGIC_VECTOR (9 downto 0);
    signal CQC_table_valid_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal CQC_table_valid_ce1 : STD_LOGIC;
    signal CQC_table_valid_we1 : STD_LOGIC;
    signal CQC_table_valid_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal CQC_table_valid_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal qpif2CQC_upd_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal cqe2CQC_req_blk_n : STD_LOGIC;
    signal CQC2cqe_rsp_blk_n : STD_LOGIC;
    signal cqe2CQC_upd_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal CQCUpd_cq_addr_V_reg_488 : STD_LOGIC_VECTOR (63 downto 0);
    signal CQCUpd_cq_addr_V_reg_488_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal CQCUpd_cq_depth_V_reg_493 : STD_LOGIC_VECTOR (9 downto 0);
    signal CQCUpd_cq_depth_V_reg_493_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal CQCUpd_cqe_size_V_reg_498 : STD_LOGIC_VECTOR (7 downto 0);
    signal CQCUpd_cqe_size_V_reg_498_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal CQCUpd_cqe_idx_V_reg_503 : STD_LOGIC_VECTOR (9 downto 0);
    signal CQCUpd_cqe_idx_V_reg_503_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal CQCUpd_valid_reg_508 : STD_LOGIC_VECTOR (0 downto 0);
    signal CQCUpd_valid_reg_508_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln541_fu_380_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_reg_513 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_reg_513_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_16_fu_385_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_16_reg_526 : STD_LOGIC_VECTOR (63 downto 0);
    signal CQC_table_cq_id_V_load_reg_568 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln541_17_fu_447_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal CQCUpd_cq_id_V_fu_327_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal CQCUpd_cq_id_V_1_fu_390_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_501_i_fu_456_p11 : STD_LOGIC_VECTOR (176 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to2 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_87 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component rocev2_top_CQContext_table_0_s_CQC_table_cq_id_V_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component rocev2_top_CQContext_table_0_s_CQC_table_cq_addr_V_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (63 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component rocev2_top_CQContext_table_0_s_CQC_table_cq_depth_V_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (9 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component rocev2_top_CQContext_table_0_s_CQC_table_cqe_size_V_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component rocev2_top_CQContext_table_0_s_CQC_table_valid_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (0 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    CQC_table_cq_id_V_U : component rocev2_top_CQContext_table_0_s_CQC_table_cq_id_V_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 500,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => CQC_table_cq_id_V_address0,
        ce0 => CQC_table_cq_id_V_ce0,
        q0 => CQC_table_cq_id_V_q0,
        address1 => CQC_table_cq_id_V_address1,
        ce1 => CQC_table_cq_id_V_ce1,
        we1 => CQC_table_cq_id_V_we1,
        d1 => CQCUpd_cq_id_V_fu_327_p1);

    CQC_table_cq_addr_V_U : component rocev2_top_CQContext_table_0_s_CQC_table_cq_addr_V_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 500,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address1 => CQC_table_cq_addr_V_address1,
        ce1 => CQC_table_cq_addr_V_ce1,
        we1 => CQC_table_cq_addr_V_we1,
        d1 => CQC_table_cq_addr_V_d1,
        q1 => CQC_table_cq_addr_V_q1);

    CQC_table_cq_depth_V_U : component rocev2_top_CQContext_table_0_s_CQC_table_cq_depth_V_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 500,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address1 => CQC_table_cq_depth_V_address1,
        ce1 => CQC_table_cq_depth_V_ce1,
        we1 => CQC_table_cq_depth_V_we1,
        d1 => CQC_table_cq_depth_V_d1,
        q1 => CQC_table_cq_depth_V_q1);

    CQC_table_cqe_size_V_U : component rocev2_top_CQContext_table_0_s_CQC_table_cqe_size_V_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 500,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address1 => CQC_table_cqe_size_V_address1,
        ce1 => CQC_table_cqe_size_V_ce1,
        we1 => CQC_table_cqe_size_V_we1,
        d1 => CQC_table_cqe_size_V_d1,
        q1 => CQC_table_cqe_size_V_q1);

    CQC_table_cqe_idx_V_U : component rocev2_top_CQContext_table_0_s_CQC_table_cq_depth_V_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 500,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address1 => CQC_table_cqe_idx_V_address1,
        ce1 => CQC_table_cqe_idx_V_ce1,
        we1 => CQC_table_cqe_idx_V_we1,
        d1 => CQC_table_cqe_idx_V_d1,
        q1 => CQC_table_cqe_idx_V_q1);

    CQC_table_valid_U : component rocev2_top_CQContext_table_0_s_CQC_table_valid_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 500,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address1 => CQC_table_valid_address1,
        ce1 => CQC_table_valid_ce1,
        we1 => CQC_table_valid_we1,
        d1 => CQC_table_valid_d1,
        q1 => CQC_table_valid_q1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_nbreadreq_fu_88_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                CQCUpd_cq_addr_V_reg_488 <= qpif2CQC_upd_dout(127 downto 64);
                CQCUpd_cq_depth_V_reg_493 <= qpif2CQC_upd_dout(137 downto 128);
                CQCUpd_cqe_idx_V_reg_503 <= qpif2CQC_upd_dout(169 downto 160);
                CQCUpd_cqe_size_V_reg_498 <= qpif2CQC_upd_dout(151 downto 144);
                CQCUpd_valid_reg_508 <= qpif2CQC_upd_dout(176 downto 176);
                    zext_ln541_reg_513(9 downto 0) <= zext_ln541_fu_380_p1(9 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                CQCUpd_cq_addr_V_reg_488_pp0_iter1_reg <= CQCUpd_cq_addr_V_reg_488;
                CQCUpd_cq_depth_V_reg_493_pp0_iter1_reg <= CQCUpd_cq_depth_V_reg_493;
                CQCUpd_cqe_idx_V_reg_503_pp0_iter1_reg <= CQCUpd_cqe_idx_V_reg_503;
                CQCUpd_cqe_size_V_reg_498_pp0_iter1_reg <= CQCUpd_cqe_size_V_reg_498;
                CQCUpd_valid_reg_508_pp0_iter1_reg <= CQCUpd_valid_reg_508;
                tmp_i_reg_484 <= tmp_i_nbreadreq_fu_88_p3;
                tmp_i_reg_484_pp0_iter1_reg <= tmp_i_reg_484;
                    zext_ln541_reg_513_pp0_iter1_reg(9 downto 0) <= zext_ln541_reg_513(9 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_2645_reg_522 = ap_const_lv1_1) and (tmp_i_reg_484_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                CQC_table_cq_id_V_load_reg_568 <= CQC_table_cq_id_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_reg_484 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_i_2645_reg_522 <= tmp_i_2645_nbreadreq_fu_102_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                tmp_i_2645_reg_522_pp0_iter2_reg <= tmp_i_2645_reg_522;
                tmp_i_reg_484_pp0_iter2_reg <= tmp_i_reg_484_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_2645_nbreadreq_fu_102_p3 = ap_const_lv1_1) and (tmp_i_reg_484 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    zext_ln541_16_reg_526(15 downto 0) <= zext_ln541_16_fu_385_p1(15 downto 0);
            end if;
        end if;
    end process;
    zext_ln541_reg_513(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    zext_ln541_reg_513_pp0_iter1_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    zext_ln541_16_reg_526(63 downto 16) <= "000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;

    CQC2cqe_rsp_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, CQC2cqe_rsp_full_n, ap_predicate_op98_write_state4, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op98_write_state4 = ap_const_boolean_1))) then 
            CQC2cqe_rsp_blk_n <= CQC2cqe_rsp_full_n;
        else 
            CQC2cqe_rsp_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    CQC2cqe_rsp_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_501_i_fu_456_p11),192));

    CQC2cqe_rsp_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_predicate_op98_write_state4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op98_write_state4 = ap_const_boolean_1))) then 
            CQC2cqe_rsp_write <= ap_const_logic_1;
        else 
            CQC2cqe_rsp_write <= ap_const_logic_0;
        end if; 
    end process;

    CQCUpd_cq_id_V_1_fu_390_p1 <= cqe2CQC_upd_dout(9 - 1 downto 0);
    CQCUpd_cq_id_V_fu_327_p1 <= qpif2CQC_upd_dout(10 - 1 downto 0);

    CQC_table_cq_addr_V_address1_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_i_reg_484_pp0_iter1_reg, tmp_i_2645_reg_522, ap_block_pp0_stage0, zext_ln541_reg_513_pp0_iter1_reg, zext_ln541_16_reg_526, zext_ln541_17_fu_447_p1, ap_condition_87)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((tmp_i_reg_484_pp0_iter1_reg = ap_const_lv1_1)) then 
                CQC_table_cq_addr_V_address1 <= zext_ln541_reg_513_pp0_iter1_reg(9 - 1 downto 0);
            elsif (((tmp_i_2645_reg_522 = ap_const_lv1_1) and (tmp_i_reg_484_pp0_iter1_reg = ap_const_lv1_0))) then 
                CQC_table_cq_addr_V_address1 <= zext_ln541_16_reg_526(9 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_87)) then 
                CQC_table_cq_addr_V_address1 <= zext_ln541_17_fu_447_p1(9 - 1 downto 0);
            else 
                CQC_table_cq_addr_V_address1 <= "XXXXXXXXX";
            end if;
        else 
            CQC_table_cq_addr_V_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    CQC_table_cq_addr_V_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_i_reg_484_pp0_iter1_reg, tmp_i_2645_reg_522, tmp_388_i_nbreadreq_fu_116_p3, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_388_i_nbreadreq_fu_116_p3 = ap_const_lv1_1) and (tmp_i_2645_reg_522 = ap_const_lv1_0) and (tmp_i_reg_484_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_reg_484_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_2645_reg_522 = ap_const_lv1_1) and (tmp_i_reg_484_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            CQC_table_cq_addr_V_ce1 <= ap_const_logic_1;
        else 
            CQC_table_cq_addr_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    CQC_table_cq_addr_V_d1_assign_proc : process(ap_enable_reg_pp0_iter2, cqe2CQC_upd_dout, tmp_i_reg_484_pp0_iter1_reg, ap_block_pp0_stage0, CQCUpd_cq_addr_V_reg_488_pp0_iter1_reg, ap_condition_87)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((tmp_i_reg_484_pp0_iter1_reg = ap_const_lv1_1)) then 
                CQC_table_cq_addr_V_d1 <= CQCUpd_cq_addr_V_reg_488_pp0_iter1_reg;
            elsif ((ap_const_boolean_1 = ap_condition_87)) then 
                CQC_table_cq_addr_V_d1 <= cqe2CQC_upd_dout(127 downto 64);
            else 
                CQC_table_cq_addr_V_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            CQC_table_cq_addr_V_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    CQC_table_cq_addr_V_we1_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_i_reg_484_pp0_iter1_reg, tmp_i_2645_reg_522, tmp_388_i_nbreadreq_fu_116_p3, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_388_i_nbreadreq_fu_116_p3 = ap_const_lv1_1) and (tmp_i_2645_reg_522 = ap_const_lv1_0) and (tmp_i_reg_484_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_reg_484_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            CQC_table_cq_addr_V_we1 <= ap_const_logic_1;
        else 
            CQC_table_cq_addr_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    CQC_table_cq_depth_V_address1_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_i_reg_484_pp0_iter1_reg, tmp_i_2645_reg_522, ap_block_pp0_stage0, zext_ln541_reg_513_pp0_iter1_reg, zext_ln541_16_reg_526, zext_ln541_17_fu_447_p1, ap_condition_87)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((tmp_i_reg_484_pp0_iter1_reg = ap_const_lv1_1)) then 
                CQC_table_cq_depth_V_address1 <= zext_ln541_reg_513_pp0_iter1_reg(9 - 1 downto 0);
            elsif (((tmp_i_2645_reg_522 = ap_const_lv1_1) and (tmp_i_reg_484_pp0_iter1_reg = ap_const_lv1_0))) then 
                CQC_table_cq_depth_V_address1 <= zext_ln541_16_reg_526(9 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_87)) then 
                CQC_table_cq_depth_V_address1 <= zext_ln541_17_fu_447_p1(9 - 1 downto 0);
            else 
                CQC_table_cq_depth_V_address1 <= "XXXXXXXXX";
            end if;
        else 
            CQC_table_cq_depth_V_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    CQC_table_cq_depth_V_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_i_reg_484_pp0_iter1_reg, tmp_i_2645_reg_522, tmp_388_i_nbreadreq_fu_116_p3, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_388_i_nbreadreq_fu_116_p3 = ap_const_lv1_1) and (tmp_i_2645_reg_522 = ap_const_lv1_0) and (tmp_i_reg_484_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_reg_484_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_2645_reg_522 = ap_const_lv1_1) and (tmp_i_reg_484_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            CQC_table_cq_depth_V_ce1 <= ap_const_logic_1;
        else 
            CQC_table_cq_depth_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    CQC_table_cq_depth_V_d1_assign_proc : process(ap_enable_reg_pp0_iter2, cqe2CQC_upd_dout, tmp_i_reg_484_pp0_iter1_reg, ap_block_pp0_stage0, CQCUpd_cq_depth_V_reg_493_pp0_iter1_reg, ap_condition_87)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((tmp_i_reg_484_pp0_iter1_reg = ap_const_lv1_1)) then 
                CQC_table_cq_depth_V_d1 <= CQCUpd_cq_depth_V_reg_493_pp0_iter1_reg;
            elsif ((ap_const_boolean_1 = ap_condition_87)) then 
                CQC_table_cq_depth_V_d1 <= cqe2CQC_upd_dout(137 downto 128);
            else 
                CQC_table_cq_depth_V_d1 <= "XXXXXXXXXX";
            end if;
        else 
            CQC_table_cq_depth_V_d1 <= "XXXXXXXXXX";
        end if; 
    end process;


    CQC_table_cq_depth_V_we1_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_i_reg_484_pp0_iter1_reg, tmp_i_2645_reg_522, tmp_388_i_nbreadreq_fu_116_p3, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_388_i_nbreadreq_fu_116_p3 = ap_const_lv1_1) and (tmp_i_2645_reg_522 = ap_const_lv1_0) and (tmp_i_reg_484_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_reg_484_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            CQC_table_cq_depth_V_we1 <= ap_const_logic_1;
        else 
            CQC_table_cq_depth_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    CQC_table_cq_id_V_address0 <= zext_ln541_16_fu_385_p1(9 - 1 downto 0);
    CQC_table_cq_id_V_address1 <= zext_ln541_fu_380_p1(9 - 1 downto 0);

    CQC_table_cq_id_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            CQC_table_cq_id_V_ce0 <= ap_const_logic_1;
        else 
            CQC_table_cq_id_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    CQC_table_cq_id_V_ce1_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            CQC_table_cq_id_V_ce1 <= ap_const_logic_1;
        else 
            CQC_table_cq_id_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    CQC_table_cq_id_V_we1_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_i_nbreadreq_fu_88_p3, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_i_nbreadreq_fu_88_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            CQC_table_cq_id_V_we1 <= ap_const_logic_1;
        else 
            CQC_table_cq_id_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    CQC_table_cqe_idx_V_address1_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_i_reg_484_pp0_iter1_reg, tmp_i_2645_reg_522, ap_block_pp0_stage0, zext_ln541_reg_513_pp0_iter1_reg, zext_ln541_16_reg_526, zext_ln541_17_fu_447_p1, ap_condition_87)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((tmp_i_reg_484_pp0_iter1_reg = ap_const_lv1_1)) then 
                CQC_table_cqe_idx_V_address1 <= zext_ln541_reg_513_pp0_iter1_reg(9 - 1 downto 0);
            elsif (((tmp_i_2645_reg_522 = ap_const_lv1_1) and (tmp_i_reg_484_pp0_iter1_reg = ap_const_lv1_0))) then 
                CQC_table_cqe_idx_V_address1 <= zext_ln541_16_reg_526(9 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_87)) then 
                CQC_table_cqe_idx_V_address1 <= zext_ln541_17_fu_447_p1(9 - 1 downto 0);
            else 
                CQC_table_cqe_idx_V_address1 <= "XXXXXXXXX";
            end if;
        else 
            CQC_table_cqe_idx_V_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    CQC_table_cqe_idx_V_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_i_reg_484_pp0_iter1_reg, tmp_i_2645_reg_522, tmp_388_i_nbreadreq_fu_116_p3, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_388_i_nbreadreq_fu_116_p3 = ap_const_lv1_1) and (tmp_i_2645_reg_522 = ap_const_lv1_0) and (tmp_i_reg_484_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_reg_484_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_2645_reg_522 = ap_const_lv1_1) and (tmp_i_reg_484_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            CQC_table_cqe_idx_V_ce1 <= ap_const_logic_1;
        else 
            CQC_table_cqe_idx_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    CQC_table_cqe_idx_V_d1_assign_proc : process(ap_enable_reg_pp0_iter2, cqe2CQC_upd_dout, tmp_i_reg_484_pp0_iter1_reg, ap_block_pp0_stage0, CQCUpd_cqe_idx_V_reg_503_pp0_iter1_reg, ap_condition_87)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((tmp_i_reg_484_pp0_iter1_reg = ap_const_lv1_1)) then 
                CQC_table_cqe_idx_V_d1 <= CQCUpd_cqe_idx_V_reg_503_pp0_iter1_reg;
            elsif ((ap_const_boolean_1 = ap_condition_87)) then 
                CQC_table_cqe_idx_V_d1 <= cqe2CQC_upd_dout(169 downto 160);
            else 
                CQC_table_cqe_idx_V_d1 <= "XXXXXXXXXX";
            end if;
        else 
            CQC_table_cqe_idx_V_d1 <= "XXXXXXXXXX";
        end if; 
    end process;


    CQC_table_cqe_idx_V_we1_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_i_reg_484_pp0_iter1_reg, tmp_i_2645_reg_522, tmp_388_i_nbreadreq_fu_116_p3, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_388_i_nbreadreq_fu_116_p3 = ap_const_lv1_1) and (tmp_i_2645_reg_522 = ap_const_lv1_0) and (tmp_i_reg_484_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_reg_484_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            CQC_table_cqe_idx_V_we1 <= ap_const_logic_1;
        else 
            CQC_table_cqe_idx_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    CQC_table_cqe_size_V_address1_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_i_reg_484_pp0_iter1_reg, tmp_i_2645_reg_522, ap_block_pp0_stage0, zext_ln541_reg_513_pp0_iter1_reg, zext_ln541_16_reg_526, zext_ln541_17_fu_447_p1, ap_condition_87)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((tmp_i_reg_484_pp0_iter1_reg = ap_const_lv1_1)) then 
                CQC_table_cqe_size_V_address1 <= zext_ln541_reg_513_pp0_iter1_reg(9 - 1 downto 0);
            elsif (((tmp_i_2645_reg_522 = ap_const_lv1_1) and (tmp_i_reg_484_pp0_iter1_reg = ap_const_lv1_0))) then 
                CQC_table_cqe_size_V_address1 <= zext_ln541_16_reg_526(9 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_87)) then 
                CQC_table_cqe_size_V_address1 <= zext_ln541_17_fu_447_p1(9 - 1 downto 0);
            else 
                CQC_table_cqe_size_V_address1 <= "XXXXXXXXX";
            end if;
        else 
            CQC_table_cqe_size_V_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    CQC_table_cqe_size_V_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_i_reg_484_pp0_iter1_reg, tmp_i_2645_reg_522, tmp_388_i_nbreadreq_fu_116_p3, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_388_i_nbreadreq_fu_116_p3 = ap_const_lv1_1) and (tmp_i_2645_reg_522 = ap_const_lv1_0) and (tmp_i_reg_484_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_reg_484_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_2645_reg_522 = ap_const_lv1_1) and (tmp_i_reg_484_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            CQC_table_cqe_size_V_ce1 <= ap_const_logic_1;
        else 
            CQC_table_cqe_size_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    CQC_table_cqe_size_V_d1_assign_proc : process(ap_enable_reg_pp0_iter2, cqe2CQC_upd_dout, tmp_i_reg_484_pp0_iter1_reg, ap_block_pp0_stage0, CQCUpd_cqe_size_V_reg_498_pp0_iter1_reg, ap_condition_87)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((tmp_i_reg_484_pp0_iter1_reg = ap_const_lv1_1)) then 
                CQC_table_cqe_size_V_d1 <= CQCUpd_cqe_size_V_reg_498_pp0_iter1_reg;
            elsif ((ap_const_boolean_1 = ap_condition_87)) then 
                CQC_table_cqe_size_V_d1 <= cqe2CQC_upd_dout(151 downto 144);
            else 
                CQC_table_cqe_size_V_d1 <= "XXXXXXXX";
            end if;
        else 
            CQC_table_cqe_size_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    CQC_table_cqe_size_V_we1_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_i_reg_484_pp0_iter1_reg, tmp_i_2645_reg_522, tmp_388_i_nbreadreq_fu_116_p3, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_388_i_nbreadreq_fu_116_p3 = ap_const_lv1_1) and (tmp_i_2645_reg_522 = ap_const_lv1_0) and (tmp_i_reg_484_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_reg_484_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            CQC_table_cqe_size_V_we1 <= ap_const_logic_1;
        else 
            CQC_table_cqe_size_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    CQC_table_valid_address1_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_i_reg_484_pp0_iter1_reg, tmp_i_2645_reg_522, ap_block_pp0_stage0, zext_ln541_reg_513_pp0_iter1_reg, zext_ln541_16_reg_526, zext_ln541_17_fu_447_p1, ap_condition_87)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((tmp_i_reg_484_pp0_iter1_reg = ap_const_lv1_1)) then 
                CQC_table_valid_address1 <= zext_ln541_reg_513_pp0_iter1_reg(9 - 1 downto 0);
            elsif (((tmp_i_2645_reg_522 = ap_const_lv1_1) and (tmp_i_reg_484_pp0_iter1_reg = ap_const_lv1_0))) then 
                CQC_table_valid_address1 <= zext_ln541_16_reg_526(9 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_87)) then 
                CQC_table_valid_address1 <= zext_ln541_17_fu_447_p1(9 - 1 downto 0);
            else 
                CQC_table_valid_address1 <= "XXXXXXXXX";
            end if;
        else 
            CQC_table_valid_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    CQC_table_valid_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_i_reg_484_pp0_iter1_reg, tmp_i_2645_reg_522, tmp_388_i_nbreadreq_fu_116_p3, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_388_i_nbreadreq_fu_116_p3 = ap_const_lv1_1) and (tmp_i_2645_reg_522 = ap_const_lv1_0) and (tmp_i_reg_484_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_reg_484_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_2645_reg_522 = ap_const_lv1_1) and (tmp_i_reg_484_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            CQC_table_valid_ce1 <= ap_const_logic_1;
        else 
            CQC_table_valid_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    CQC_table_valid_d1_assign_proc : process(ap_enable_reg_pp0_iter2, cqe2CQC_upd_dout, tmp_i_reg_484_pp0_iter1_reg, ap_block_pp0_stage0, CQCUpd_valid_reg_508_pp0_iter1_reg, ap_condition_87)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((tmp_i_reg_484_pp0_iter1_reg = ap_const_lv1_1)) then 
                CQC_table_valid_d1 <= CQCUpd_valid_reg_508_pp0_iter1_reg;
            elsif ((ap_const_boolean_1 = ap_condition_87)) then 
                CQC_table_valid_d1 <= cqe2CQC_upd_dout(176 downto 176);
            else 
                CQC_table_valid_d1 <= "X";
            end if;
        else 
            CQC_table_valid_d1 <= "X";
        end if; 
    end process;


    CQC_table_valid_we1_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_i_reg_484_pp0_iter1_reg, tmp_i_2645_reg_522, tmp_388_i_nbreadreq_fu_116_p3, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_388_i_nbreadreq_fu_116_p3 = ap_const_lv1_1) and (tmp_i_2645_reg_522 = ap_const_lv1_0) and (tmp_i_reg_484_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_reg_484_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            CQC_table_valid_we1 <= ap_const_logic_1;
        else 
            CQC_table_valid_we1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, qpif2CQC_upd_empty_n, tmp_i_nbreadreq_fu_88_p3, ap_done_reg, cqe2CQC_req_empty_n, ap_predicate_op44_read_state2, cqe2CQC_upd_empty_n, ap_predicate_op50_read_state3, CQC2cqe_rsp_full_n, ap_predicate_op98_write_state4)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op50_read_state3 = ap_const_boolean_1) and (cqe2CQC_upd_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_predicate_op44_read_state2 = ap_const_boolean_1) and (cqe2CQC_req_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_88_p3 = ap_const_lv1_1) and (qpif2CQC_upd_empty_n = ap_const_logic_0)))) or ((ap_const_logic_0 = CQC2cqe_rsp_full_n) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_op98_write_state4 = ap_const_boolean_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, qpif2CQC_upd_empty_n, tmp_i_nbreadreq_fu_88_p3, ap_done_reg, cqe2CQC_req_empty_n, ap_predicate_op44_read_state2, cqe2CQC_upd_empty_n, ap_predicate_op50_read_state3, CQC2cqe_rsp_full_n, ap_predicate_op98_write_state4)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op50_read_state3 = ap_const_boolean_1) and (cqe2CQC_upd_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_predicate_op44_read_state2 = ap_const_boolean_1) and (cqe2CQC_req_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_88_p3 = ap_const_lv1_1) and (qpif2CQC_upd_empty_n = ap_const_logic_0)))) or ((ap_const_logic_0 = CQC2cqe_rsp_full_n) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_op98_write_state4 = ap_const_boolean_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, qpif2CQC_upd_empty_n, tmp_i_nbreadreq_fu_88_p3, ap_done_reg, cqe2CQC_req_empty_n, ap_predicate_op44_read_state2, cqe2CQC_upd_empty_n, ap_predicate_op50_read_state3, CQC2cqe_rsp_full_n, ap_predicate_op98_write_state4)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op50_read_state3 = ap_const_boolean_1) and (cqe2CQC_upd_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_predicate_op44_read_state2 = ap_const_boolean_1) and (cqe2CQC_req_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_88_p3 = ap_const_lv1_1) and (qpif2CQC_upd_empty_n = ap_const_logic_0)))) or ((ap_const_logic_0 = CQC2cqe_rsp_full_n) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_op98_write_state4 = ap_const_boolean_1)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(qpif2CQC_upd_empty_n, tmp_i_nbreadreq_fu_88_p3, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_88_p3 = ap_const_lv1_1) and (qpif2CQC_upd_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(cqe2CQC_req_empty_n, ap_predicate_op44_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((ap_predicate_op44_read_state2 = ap_const_boolean_1) and (cqe2CQC_req_empty_n = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(cqe2CQC_upd_empty_n, ap_predicate_op50_read_state3)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((ap_predicate_op50_read_state3 = ap_const_boolean_1) and (cqe2CQC_upd_empty_n = ap_const_logic_0));
    end process;


    ap_block_state4_pp0_stage0_iter3_assign_proc : process(CQC2cqe_rsp_full_n, ap_predicate_op98_write_state4)
    begin
                ap_block_state4_pp0_stage0_iter3 <= ((ap_const_logic_0 = CQC2cqe_rsp_full_n) and (ap_predicate_op98_write_state4 = ap_const_boolean_1));
    end process;


    ap_condition_87_assign_proc : process(tmp_i_reg_484_pp0_iter1_reg, tmp_i_2645_reg_522, tmp_388_i_nbreadreq_fu_116_p3)
    begin
                ap_condition_87 <= ((tmp_388_i_nbreadreq_fu_116_p3 = ap_const_lv1_1) and (tmp_i_2645_reg_522 = ap_const_lv1_0) and (tmp_i_reg_484_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter3, ap_done_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op44_read_state2_assign_proc : process(tmp_i_reg_484, tmp_i_2645_nbreadreq_fu_102_p3)
    begin
                ap_predicate_op44_read_state2 <= ((tmp_i_2645_nbreadreq_fu_102_p3 = ap_const_lv1_1) and (tmp_i_reg_484 = ap_const_lv1_0));
    end process;


    ap_predicate_op50_read_state3_assign_proc : process(tmp_i_reg_484_pp0_iter1_reg, tmp_i_2645_reg_522, tmp_388_i_nbreadreq_fu_116_p3)
    begin
                ap_predicate_op50_read_state3 <= ((tmp_388_i_nbreadreq_fu_116_p3 = ap_const_lv1_1) and (tmp_i_2645_reg_522 = ap_const_lv1_0) and (tmp_i_reg_484_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op98_write_state4_assign_proc : process(tmp_i_reg_484_pp0_iter2_reg, tmp_i_2645_reg_522_pp0_iter2_reg)
    begin
                ap_predicate_op98_write_state4 <= ((tmp_i_2645_reg_522_pp0_iter2_reg = ap_const_lv1_1) and (tmp_i_reg_484_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to2)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to2 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    cqe2CQC_req_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, cqe2CQC_req_empty_n, ap_predicate_op44_read_state2, ap_block_pp0_stage0)
    begin
        if (((ap_predicate_op44_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            cqe2CQC_req_blk_n <= cqe2CQC_req_empty_n;
        else 
            cqe2CQC_req_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    cqe2CQC_req_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op44_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op44_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            cqe2CQC_req_read <= ap_const_logic_1;
        else 
            cqe2CQC_req_read <= ap_const_logic_0;
        end if; 
    end process;


    cqe2CQC_upd_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, cqe2CQC_upd_empty_n, ap_predicate_op50_read_state3, ap_block_pp0_stage0)
    begin
        if (((ap_predicate_op50_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            cqe2CQC_upd_blk_n <= cqe2CQC_upd_empty_n;
        else 
            cqe2CQC_upd_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    cqe2CQC_upd_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op50_read_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op50_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            cqe2CQC_upd_read <= ap_const_logic_1;
        else 
            cqe2CQC_upd_read <= ap_const_logic_0;
        end if; 
    end process;


    qpif2CQC_upd_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, qpif2CQC_upd_empty_n, tmp_i_nbreadreq_fu_88_p3, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (tmp_i_nbreadreq_fu_88_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            qpif2CQC_upd_blk_n <= qpif2CQC_upd_empty_n;
        else 
            qpif2CQC_upd_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    qpif2CQC_upd_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_i_nbreadreq_fu_88_p3, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_i_nbreadreq_fu_88_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            qpif2CQC_upd_read <= ap_const_logic_1;
        else 
            qpif2CQC_upd_read <= ap_const_logic_0;
        end if; 
    end process;

    tmp_388_i_nbreadreq_fu_116_p3 <= (0=>(cqe2CQC_upd_empty_n), others=>'-');
    tmp_501_i_fu_456_p11 <= (((((((((CQC_table_valid_q1 & ap_const_lv6_0) & CQC_table_cqe_idx_V_q1) & ap_const_lv8_0) & CQC_table_cqe_size_V_q1) & ap_const_lv6_0) & CQC_table_cq_depth_V_q1) & CQC_table_cq_addr_V_q1) & ap_const_lv54_0) & CQC_table_cq_id_V_load_reg_568);
    tmp_i_2645_nbreadreq_fu_102_p3 <= (0=>(cqe2CQC_req_empty_n), others=>'-');
    tmp_i_nbreadreq_fu_88_p3 <= (0=>(qpif2CQC_upd_empty_n), others=>'-');
    zext_ln541_16_fu_385_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cqe2CQC_req_dout),64));
    zext_ln541_17_fu_447_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(CQCUpd_cq_id_V_1_fu_390_p1),64));
    zext_ln541_fu_380_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(CQCUpd_cq_id_V_fu_327_p1),64));
end behav;
