###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Mon Apr 12 18:26:59 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Hold Check with Pin sb_wide/out_1_4_id1_reg_9_/CP 
Endpoint:   sb_wide/out_1_4_id1_reg_9_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T4[9]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.036
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.076
  Arrival Time                  0.079
  Slack Time                    0.003
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.024
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew |  Delay | Arrival | Required | 
     |                            |                     |              |       |        |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+--------+---------+----------| 
     |                            | in_BUS16_S0_T4[9] v |              | 0.025 |        |   0.024 |    0.021 | 
     | sb_wide                    | in_0_4[9] v         | sb_unq1      |       |        |   0.022 |    0.019 | 
     | sb_wide/U1382              |                     | AOI22D0BWP40 | 0.026 | -0.002 |   0.022 |    0.019 | 
     | sb_wide/U1382              | A1 v -> ZN ^        | AOI22D0BWP40 | 0.029 |  0.024 |   0.046 |    0.043 | 
     | sb_wide/U1383              |                     | ND2D1BWP40   | 0.029 |  0.000 |   0.046 |    0.043 | 
     | sb_wide/U1383              | A2 ^ -> ZN v        | ND2D1BWP40   | 0.044 |  0.032 |   0.079 |    0.075 | 
     | sb_wide/out_1_4_id1_reg_9_ |                     | DFQD2BWP40   | 0.044 |  0.000 |   0.079 |    0.076 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.126 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |   -0.125 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |   -0.059 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.012 |  -0.050 |   -0.047 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.078 | 0.086 |   0.036 |    0.039 | 
     | sb_wide/out_1_4_id1_reg_9_             |             | DFQD2BWP40   | 0.078 | 0.000 |   0.036 |    0.039 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin sb_wide/out_1_4_id1_reg_4_/CP 
Endpoint:   sb_wide/out_1_4_id1_reg_4_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T4[4]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.036
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.076
  Arrival Time                  0.082
  Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.024
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew |  Delay | Arrival | Required | 
     |                            |                     |              |       |        |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+--------+---------+----------| 
     |                            | in_BUS16_S0_T4[4] v |              | 0.024 |        |   0.024 |    0.018 | 
     | sb_wide                    | in_0_4[4] v         | sb_unq1      |       |        |   0.023 |    0.017 | 
     | sb_wide/U1240              |                     | AOI22D0BWP40 | 0.025 | -0.001 |   0.023 |    0.017 | 
     | sb_wide/U1240              | A1 v -> ZN ^        | AOI22D0BWP40 | 0.032 |  0.026 |   0.049 |    0.043 | 
     | sb_wide/U1241              |                     | ND2D1BWP40   | 0.032 |  0.000 |   0.049 |    0.043 | 
     | sb_wide/U1241              | A2 ^ -> ZN v        | ND2D1BWP40   | 0.041 |  0.033 |   0.082 |    0.076 | 
     | sb_wide/out_1_4_id1_reg_4_ |                     | DFQD2BWP40   | 0.041 |  0.000 |   0.082 |    0.076 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.124 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |   -0.122 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |   -0.056 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.012 |  -0.050 |   -0.044 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.078 | 0.086 |   0.036 |    0.042 | 
     | sb_wide/out_1_4_id1_reg_4_             |             | DFQD2BWP40   | 0.078 | 0.000 |   0.036 |    0.042 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin sb_wide/out_2_0_id1_reg_10_/CP 
Endpoint:   sb_wide/out_2_0_id1_reg_10_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[10]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.066
  Arrival Time                  0.071
  Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |                      |              |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+-------+---------+----------| 
     |                             | in_BUS16_S3_T0[10] v |              | 0.013 |       |   0.019 |    0.013 | 
     | sb_wide                     | in_3_0[10] v         | sb_unq1      |       |       |   0.019 |    0.013 | 
     | sb_wide/U527                |                      | AOI22D1BWP40 | 0.013 | 0.000 |   0.019 |    0.013 | 
     | sb_wide/U527                | B1 v -> ZN ^         | AOI22D1BWP40 | 0.023 | 0.024 |   0.043 |    0.037 | 
     | sb_wide/U715                |                      | ND2D1BWP40   | 0.023 | 0.000 |   0.043 |    0.037 | 
     | sb_wide/U715                | A1 ^ -> ZN v         | ND2D1BWP40   | 0.037 | 0.028 |   0.071 |    0.066 | 
     | sb_wide/out_2_0_id1_reg_10_ |                      | DFQD2BWP40   | 0.037 | 0.000 |   0.071 |    0.066 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.124 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |   -0.122 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |   -0.056 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.066 | 0.003 |  -0.059 |   -0.053 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.075 | 0.084 |   0.025 |    0.031 | 
     | sb_wide/out_2_0_id1_reg_10_            |             | DFQD2BWP40   | 0.075 | 0.001 |   0.026 |    0.031 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin sb_wide/out_1_2_id1_reg_4_/CP 
Endpoint:   sb_wide/out_1_2_id1_reg_4_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T2[4]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.075
  Arrival Time                  0.081
  Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.022
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S3_T2[4] v |              | 0.020 |       |   0.022 |    0.016 | 
     | sb_wide                    | in_3_2[4] v         | sb_unq1      |       |       |   0.023 |    0.016 | 
     | sb_wide/U688               |                     | AOI22D1BWP40 | 0.021 | 0.001 |   0.023 |    0.016 | 
     | sb_wide/U688               | B2 v -> ZN ^        | AOI22D1BWP40 | 0.028 | 0.031 |   0.054 |    0.048 | 
     | sb_wide/U690               |                     | ND2D1BWP40   | 0.028 | 0.000 |   0.054 |    0.048 | 
     | sb_wide/U690               | A1 ^ -> ZN v        | ND2D1BWP40   | 0.032 | 0.027 |   0.081 |    0.075 | 
     | sb_wide/out_1_2_id1_reg_4_ |                     | DFQD2BWP40   | 0.032 | 0.000 |   0.081 |    0.075 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.123 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |   -0.122 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |   -0.056 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.007 |  -0.055 |   -0.049 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.087 |   0.032 |    0.038 | 
     | sb_wide/out_1_2_id1_reg_4_             |             | DFQD2BWP40   | 0.080 | 0.000 |   0.032 |    0.038 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin sb_wide/out_3_4_id1_reg_8_/CP 
Endpoint:   sb_wide/out_3_4_id1_reg_8_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T4[8]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.077
  Arrival Time                  0.083
  Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.015
     = Beginpoint Arrival Time            0.025
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew |  Delay | Arrival | Required | 
     |                            |                     |              |       |        |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+--------+---------+----------| 
     |                            | in_BUS16_S0_T4[8] v |              | 0.026 |        |   0.025 |    0.019 | 
     | sb_wide                    | in_0_4[8] v         | sb_unq1      |       |        |   0.022 |    0.015 | 
     | sb_wide/U182               |                     | AOI22D0BWP40 | 0.027 | -0.003 |   0.022 |    0.015 | 
     | sb_wide/U182               | A2 v -> ZN ^        | AOI22D0BWP40 | 0.039 |  0.032 |   0.053 |    0.047 | 
     | sb_wide/U183               |                     | ND2D1BWP40   | 0.039 |  0.000 |   0.053 |    0.047 | 
     | sb_wide/U183               | A2 ^ -> ZN v        | ND2D1BWP40   | 0.031 |  0.030 |   0.083 |    0.077 | 
     | sb_wide/out_3_4_id1_reg_8_ |                     | DFQD2BWP40   | 0.031 |  0.000 |   0.083 |    0.077 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.123 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |   -0.121 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |   -0.055 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.012 |  -0.050 |   -0.044 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.075 | 0.084 |   0.034 |    0.041 | 
     | sb_wide/out_3_4_id1_reg_8_             |             | DFQD2BWP40   | 0.075 | 0.001 |   0.035 |    0.041 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin sb_wide/out_2_0_id1_reg_7_/CP 
Endpoint:   sb_wide/out_2_0_id1_reg_7_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[7]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.067
  Arrival Time                  0.073
  Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.018
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew |  Delay | Arrival | Required | 
     |                            |                     |              |       |        |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+--------+---------+----------| 
     |                            | in_BUS16_S3_T0[7] v |              | 0.013 |        |   0.018 |    0.012 | 
     | sb_wide                    | in_3_0[7] v         | sb_unq1      |       |        |   0.017 |    0.011 | 
     | sb_wide/U518               |                     | AOI22D0BWP40 | 0.013 | -0.001 |   0.017 |    0.011 | 
     | sb_wide/U518               | B1 v -> ZN ^        | AOI22D0BWP40 | 0.030 |  0.028 |   0.045 |    0.039 | 
     | sb_wide/U655               |                     | ND2D1BWP40   | 0.030 |  0.000 |   0.045 |    0.039 | 
     | sb_wide/U655               | A1 ^ -> ZN v        | ND2D1BWP40   | 0.032 |  0.028 |   0.073 |    0.067 | 
     | sb_wide/out_2_0_id1_reg_7_ |                     | DFQD2BWP40   | 0.032 |  0.000 |   0.073 |    0.067 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.123 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |   -0.121 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |   -0.055 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.066 | 0.003 |  -0.059 |   -0.053 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.075 | 0.084 |   0.025 |    0.031 | 
     | sb_wide/out_2_0_id1_reg_7_             |             | DFQD2BWP40   | 0.075 | 0.001 |   0.026 |    0.032 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin sb_wide/out_2_0_id1_reg_13_/CP 
Endpoint:   sb_wide/out_2_0_id1_reg_13_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[13]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.066
  Arrival Time                  0.073
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.018
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |                      |              |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+-------+---------+----------| 
     |                             | in_BUS16_S3_T0[13] v |              | 0.013 |       |   0.018 |    0.012 | 
     | sb_wide                     | in_3_0[13] v         | sb_unq1      |       |       |   0.018 |    0.012 | 
     | sb_wide/U536                |                      | AOI22D1BWP40 | 0.013 | 0.000 |   0.018 |    0.012 | 
     | sb_wide/U536                | B1 v -> ZN ^         | AOI22D1BWP40 | 0.025 | 0.026 |   0.044 |    0.037 | 
     | sb_wide/U722                |                      | ND2D1BWP40   | 0.025 | 0.000 |   0.044 |    0.037 | 
     | sb_wide/U722                | A1 ^ -> ZN v         | ND2D1BWP40   | 0.035 | 0.029 |   0.073 |    0.066 | 
     | sb_wide/out_2_0_id1_reg_13_ |                      | DFQD2BWP40   | 0.035 | 0.000 |   0.073 |    0.066 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.123 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |   -0.121 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |   -0.055 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.066 | 0.003 |  -0.059 |   -0.052 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.075 | 0.084 |   0.025 |    0.032 | 
     | sb_wide/out_2_0_id1_reg_13_            |             | DFQD2BWP40   | 0.075 | 0.001 |   0.026 |    0.032 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin sb_wide/out_1_4_id1_reg_10_/CP 
Endpoint:   sb_wide/out_1_4_id1_reg_10_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T4[10]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.036
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.076
  Arrival Time                  0.083
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.024
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew |  Delay | Arrival | Required | 
     |                             |                      |              |       |        |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+--------+---------+----------| 
     |                             | in_BUS16_S0_T4[10] v |              | 0.025 |        |   0.024 |    0.017 | 
     | sb_wide                     | in_0_4[10] v         | sb_unq1      |       |        |   0.023 |    0.016 | 
     | sb_wide/U1280               |                      | AOI22D0BWP40 | 0.025 | -0.001 |   0.023 |    0.016 | 
     | sb_wide/U1280               | A1 v -> ZN ^         | AOI22D0BWP40 | 0.032 |  0.026 |   0.049 |    0.042 | 
     | sb_wide/U1281               |                      | ND2D1BWP40   | 0.032 |  0.000 |   0.049 |    0.042 | 
     | sb_wide/U1281               | A2 ^ -> ZN v         | ND2D1BWP40   | 0.043 |  0.034 |   0.083 |    0.076 | 
     | sb_wide/out_1_4_id1_reg_10_ |                      | DFQD2BWP40   | 0.043 |  0.000 |   0.083 |    0.076 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.122 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |   -0.120 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |   -0.054 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.012 |  -0.050 |   -0.043 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.078 | 0.086 |   0.036 |    0.043 | 
     | sb_wide/out_1_4_id1_reg_10_            |             | DFQD2BWP40   | 0.078 | 0.000 |   0.036 |    0.043 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin sb_wide/out_0_4_id1_reg_4_/CP 
Endpoint:   sb_wide/out_0_4_id1_reg_4_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T4[4]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.038
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.068
  Arrival Time                  0.076
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.020
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S3_T4[4] v |              | 0.015 |       |   0.020 |    0.012 | 
     | sb_wide                    | in_3_4[4] v         | sb_unq1      |       |       |   0.020 |    0.013 | 
     | sb_wide/U137               |                     | AOI22D1BWP40 | 0.015 | 0.001 |   0.020 |    0.013 | 
     | sb_wide/U137               | B1 v -> ZN ^        | AOI22D1BWP40 | 0.029 | 0.028 |   0.049 |    0.042 | 
     | sb_wide/U139               |                     | ND2D1BWP40   | 0.029 | 0.000 |   0.049 |    0.042 | 
     | sb_wide/U139               | A1 ^ -> ZN v        | ND2D1BWP40   | 0.030 | 0.027 |   0.076 |    0.068 | 
     | sb_wide/out_0_4_id1_reg_4_ |                     | DFQD2BWP40   | 0.030 | 0.000 |   0.076 |    0.068 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.122 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |   -0.120 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |   -0.054 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |             | CKLNQD4BWP40 | 0.068 | 0.012 |  -0.050 |   -0.042 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40 | 0.062 | 0.079 |   0.030 |    0.037 | 
     | sb_wide/out_0_4_id1_reg_4_             |             | DFQD2BWP40   | 0.062 | 0.001 |   0.031 |    0.038 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin sb_wide/out_2_4_id1_reg_15_/CP 
Endpoint:   sb_wide/out_2_4_id1_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T4[15]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.038
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.071
  Arrival Time                  0.079
  Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.023
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew |  Delay | Arrival | Required | 
     |                             |                      |              |       |        |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+--------+---------+----------| 
     |                             | in_BUS16_S0_T4[15] v |              | 0.023 |        |   0.023 |    0.016 | 
     | sb_wide                     | in_0_4[15] v         | sb_unq1      |       |        |   0.022 |    0.014 | 
     | sb_wide/U1424               |                      | AOI22D1BWP40 | 0.024 | -0.001 |   0.022 |    0.014 | 
     | sb_wide/U1424               | A1 v -> ZN ^         | AOI22D1BWP40 | 0.029 |  0.024 |   0.046 |    0.039 | 
     | sb_wide/U1425               |                      | CKND2D2BWP40 | 0.029 |  0.000 |   0.046 |    0.039 | 
     | sb_wide/U1425               | A2 ^ -> ZN v         | CKND2D2BWP40 | 0.052 |  0.031 |   0.078 |    0.070 | 
     | sb_wide/out_2_4_id1_reg_15_ |                      | DFQD2BWP40   | 0.052 |  0.001 |   0.079 |    0.071 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.122 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |   -0.120 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |   -0.054 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.008 |  -0.054 |   -0.046 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.087 |   0.033 |    0.041 | 
     | sb_wide/out_2_4_id1_reg_15_            |             | DFQD2BWP40   | 0.080 | 0.000 |   0.033 |    0.041 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin sb_wide/out_1_4_id1_reg_14_/CP 
Endpoint:   sb_wide/out_1_4_id1_reg_14_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T4[14]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.036
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.078
  Arrival Time                  0.085
  Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.024
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew |  Delay | Arrival | Required | 
     |                             |                      |              |       |        |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+--------+---------+----------| 
     |                             | in_BUS16_S0_T4[14] v |              | 0.025 |        |   0.024 |    0.016 | 
     | sb_wide                     | in_0_4[14] v         | sb_unq1      |       |        |   0.021 |    0.013 | 
     | sb_wide/U1420               |                      | AOI22D0BWP40 | 0.026 | -0.003 |   0.021 |    0.013 | 
     | sb_wide/U1420               | A1 v -> ZN ^         | AOI22D0BWP40 | 0.041 |  0.032 |   0.053 |    0.045 | 
     | sb_wide/U1421               |                      | ND2D2BWP40   | 0.041 |  0.000 |   0.053 |    0.045 | 
     | sb_wide/U1421               | A2 ^ -> ZN v         | ND2D2BWP40   | 0.036 |  0.032 |   0.085 |    0.077 | 
     | sb_wide/out_1_4_id1_reg_14_ |                      | DFQD2BWP40   | 0.036 |  0.000 |   0.085 |    0.078 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.121 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |   -0.120 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |   -0.054 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.012 |  -0.050 |   -0.042 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.078 | 0.086 |   0.036 |    0.044 | 
     | sb_wide/out_1_4_id1_reg_14_            |             | DFQD2BWP40   | 0.078 | 0.000 |   0.036 |    0.044 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin sb_wide/out_3_4_id1_reg_0_/CP 
Endpoint:   sb_wide/out_3_4_id1_reg_0_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T4[0]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.038
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.073
  Arrival Time                  0.081
  Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.024
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew |  Delay | Arrival | Required | 
     |                            |                     |              |       |        |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+--------+---------+----------| 
     |                            | in_BUS16_S0_T4[0] v |              | 0.025 |        |   0.024 |    0.016 | 
     | sb_wide                    | in_0_4[0] v         | sb_unq1      |       |        |   0.023 |    0.015 | 
     | sb_wide/U254               |                     | AOI22D0BWP40 | 0.026 | -0.001 |   0.023 |    0.015 | 
     | sb_wide/U254               | A1 v -> ZN ^        | AOI22D0BWP40 | 0.030 |  0.025 |   0.048 |    0.040 | 
     | sb_wide/U255               |                     | ND2D1BWP40   | 0.030 |  0.000 |   0.048 |    0.040 | 
     | sb_wide/U255               | A2 ^ -> ZN v        | ND2D1BWP40   | 0.045 |  0.033 |   0.081 |    0.073 | 
     | sb_wide/out_3_4_id1_reg_0_ |                     | DFQD2BWP40   | 0.045 |  0.000 |   0.081 |    0.073 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.121 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |   -0.120 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |   -0.054 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.012 |  -0.050 |   -0.042 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.075 | 0.084 |   0.034 |    0.042 | 
     | sb_wide/out_3_4_id1_reg_0_             |             | DFQD2BWP40   | 0.075 | 0.000 |   0.035 |    0.043 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin sb_wide/out_1_2_id1_reg_7_/CP 
Endpoint:   sb_wide/out_1_2_id1_reg_7_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T2[7]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.075
  Arrival Time                  0.083
  Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.015
     = Beginpoint Arrival Time            0.025
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew |  Delay | Arrival | Required | 
     |                            |                     |              |       |        |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+--------+---------+----------| 
     |                            | in_BUS16_S0_T2[7] v |              | 0.026 |        |   0.025 |    0.016 | 
     | sb_wide                    | in_0_2[7] v         | sb_unq1      |       |        |   0.024 |    0.016 | 
     | sb_wide/U974               |                     | AOI22D0BWP40 | 0.026 | -0.000 |   0.024 |    0.016 | 
     | sb_wide/U974               | A1 v -> ZN ^        | AOI22D0BWP40 | 0.040 |  0.029 |   0.054 |    0.045 | 
     | sb_wide/U975               |                     | CKND2D1BWP40 | 0.040 |  0.000 |   0.054 |    0.045 | 
     | sb_wide/U975               | A2 ^ -> ZN v        | CKND2D1BWP40 | 0.034 |  0.030 |   0.083 |    0.075 | 
     | sb_wide/out_1_2_id1_reg_7_ |                     | DFQD2BWP40   | 0.034 |  0.000 |   0.083 |    0.075 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.121 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |   -0.119 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |   -0.053 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.007 |  -0.055 |   -0.047 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.087 |   0.032 |    0.040 | 
     | sb_wide/out_1_2_id1_reg_7_             |             | DFQD2BWP40   | 0.080 | 0.000 |   0.032 |    0.041 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin sb_wide/out_1_4_id1_reg_13_/CP 
Endpoint:   sb_wide/out_1_4_id1_reg_13_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T4[13]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.036
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.078
  Arrival Time                  0.087
  Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.020
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |                      |              |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+-------+---------+----------| 
     |                             | in_BUS16_S3_T4[13] v |              | 0.015 |       |   0.020 |    0.011 | 
     | sb_wide                     | in_3_4[13] v         | sb_unq1      |       |       |   0.020 |    0.012 | 
     | sb_wide/U1295               |                      | AOI22D1BWP40 | 0.015 | 0.000 |   0.020 |    0.012 | 
     | sb_wide/U1295               | B2 v -> ZN ^         | AOI22D1BWP40 | 0.044 | 0.033 |   0.053 |    0.045 | 
     | sb_wide/U1297               |                      | ND2D1BWP40   | 0.044 | 0.000 |   0.053 |    0.045 | 
     | sb_wide/U1297               | A1 ^ -> ZN v         | ND2D1BWP40   | 0.034 | 0.033 |   0.087 |    0.078 | 
     | sb_wide/out_1_4_id1_reg_13_ |                      | DFQD2BWP40   | 0.034 | 0.000 |   0.087 |    0.078 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.121 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |   -0.119 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |   -0.053 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.012 |  -0.050 |   -0.041 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.078 | 0.086 |   0.036 |    0.045 | 
     | sb_wide/out_1_4_id1_reg_13_            |             | DFQD2BWP40   | 0.078 | 0.000 |   0.036 |    0.045 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin sb_wide/out_1_2_id1_reg_13_/CP 
Endpoint:   sb_wide/out_1_2_id1_reg_13_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T2[13]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.074
  Arrival Time                  0.083
  Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.024
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew |  Delay | Arrival | Required | 
     |                             |                      |              |       |        |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+--------+---------+----------| 
     |                             | in_BUS16_S3_T2[13] v |              | 0.024 |        |   0.024 |    0.015 | 
     | sb_wide                     | in_3_2[13] v         | sb_unq1      |       |        |   0.024 |    0.015 | 
     | sb_wide/U1129               |                      | AOI22D1BWP40 | 0.024 | -0.000 |   0.024 |    0.015 | 
     | sb_wide/U1129               | B2 v -> ZN ^         | AOI22D1BWP40 | 0.026 |  0.031 |   0.055 |    0.046 | 
     | sb_wide/U1131               |                      | ND2D1BWP40   | 0.026 |  0.000 |   0.055 |    0.046 | 
     | sb_wide/U1131               | A1 ^ -> ZN v         | ND2D1BWP40   | 0.036 |  0.028 |   0.083 |    0.074 | 
     | sb_wide/out_1_2_id1_reg_13_ |                      | DFQD2BWP40   | 0.036 |  0.000 |   0.083 |    0.074 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.121 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |   -0.119 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |   -0.053 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.007 |  -0.055 |   -0.046 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.087 |   0.032 |    0.041 | 
     | sb_wide/out_1_2_id1_reg_13_            |             | DFQD2BWP40   | 0.080 | 0.001 |   0.033 |    0.041 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin sb_wide/out_3_1_id1_reg_5_/CP 
Endpoint:   sb_wide/out_3_1_id1_reg_5_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T1[5]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.075
  Arrival Time                  0.085
  Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.023
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S2_T1[5] v |              | 0.019 |       |   0.023 |    0.013 | 
     | sb_wide                    | in_2_1[5] v         | sb_unq1      |       |       |   0.023 |    0.013 | 
     | sb_wide/U513               |                     | AOI22D0BWP40 | 0.019 | 0.000 |   0.023 |    0.013 | 
     | sb_wide/U513               | B2 v -> ZN ^        | AOI22D0BWP40 | 0.035 | 0.034 |   0.057 |    0.047 | 
     | sb_wide/U516               |                     | ND2D1BWP40   | 0.035 | 0.000 |   0.057 |    0.047 | 
     | sb_wide/U516               | A1 ^ -> ZN v        | ND2D1BWP40   | 0.032 | 0.028 |   0.085 |    0.075 | 
     | sb_wide/out_3_1_id1_reg_5_ |                     | DFQD2BWP40   | 0.032 | 0.000 |   0.085 |    0.075 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.120 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |   -0.118 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |   -0.052 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.009 |  -0.053 |   -0.043 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.077 | 0.086 |   0.033 |    0.042 | 
     | sb_wide/out_3_1_id1_reg_5_             |             | DFQD2BWP40   | 0.077 | 0.000 |   0.033 |    0.043 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin sb_wide/out_3_0_id1_reg_10_/CP 
Endpoint:   sb_wide/out_3_0_id1_reg_10_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T0[10]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.068
  Arrival Time                  0.078
  Slack Time                    0.010
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            0.021
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |                      |              |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+-------+---------+----------| 
     |                             | in_BUS16_S2_T0[10] v |              | 0.017 |       |   0.021 |    0.012 | 
     | sb_wide                     | in_2_0[10] v         | sb_unq1      |       |       |   0.022 |    0.012 | 
     | sb_wide/U1017               |                      | AOI22D1BWP40 | 0.017 | 0.001 |   0.022 |    0.012 | 
     | sb_wide/U1017               | B2 v -> ZN ^         | AOI22D1BWP40 | 0.027 | 0.029 |   0.051 |    0.041 | 
     | sb_wide/U1019               |                      | ND2D1BWP40   | 0.027 | 0.000 |   0.051 |    0.041 | 
     | sb_wide/U1019               | A1 ^ -> ZN v         | ND2D1BWP40   | 0.031 | 0.027 |   0.078 |    0.068 | 
     | sb_wide/out_3_0_id1_reg_10_ |                      | DFQD2BWP40   | 0.031 | 0.000 |   0.078 |    0.068 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.120 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |   -0.118 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |   -0.052 | 
     | sb_wide/clk_gate_out_3_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.066 | 0.003 |  -0.059 |   -0.049 | 
     | sb_wide/clk_gate_out_3_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.076 | 0.084 |   0.026 |    0.035 | 
     | sb_wide/out_3_0_id1_reg_10_            |             | DFQD2BWP40   | 0.076 | 0.000 |   0.026 |    0.036 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin sb_wide/out_2_0_id1_reg_4_/CP 
Endpoint:   sb_wide/out_2_0_id1_reg_4_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[4]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.066
  Arrival Time                  0.076
  Slack Time                    0.010
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew |  Delay | Arrival | Required | 
     |                            |                     |              |       |        |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+--------+---------+----------| 
     |                            | in_BUS16_S3_T0[4] v |              | 0.014 |        |   0.019 |    0.009 | 
     | sb_wide                    | in_3_0[4] v         | sb_unq1      |       |        |   0.018 |    0.009 | 
     | sb_wide/U509               |                     | AOI22D0BWP40 | 0.014 | -0.000 |   0.018 |    0.009 | 
     | sb_wide/U509               | B1 v -> ZN ^        | AOI22D0BWP40 | 0.031 |  0.029 |   0.047 |    0.037 | 
     | sb_wide/U664               |                     | ND2D1BWP40   | 0.031 |  0.000 |   0.047 |    0.037 | 
     | sb_wide/U664               | A1 ^ -> ZN v        | ND2D1BWP40   | 0.035 |  0.029 |   0.076 |    0.066 | 
     | sb_wide/out_2_0_id1_reg_4_ |                     | DFQD2BWP40   | 0.035 |  0.000 |   0.076 |    0.066 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.119 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |   -0.118 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |   -0.052 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.066 | 0.003 |  -0.059 |   -0.049 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.075 | 0.084 |   0.025 |    0.035 | 
     | sb_wide/out_2_0_id1_reg_4_             |             | DFQD2BWP40   | 0.075 | 0.001 |   0.026 |    0.035 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin sb_wide/out_3_0_id1_reg_11_/CP 
Endpoint:   sb_wide/out_3_0_id1_reg_11_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T0[11]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.068
  Arrival Time                  0.078
  Slack Time                    0.010
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.022
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |                      |              |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+-------+---------+----------| 
     |                             | in_BUS16_S2_T0[11] v |              | 0.018 |       |   0.022 |    0.012 | 
     | sb_wide                     | in_2_0[11] v         | sb_unq1      |       |       |   0.022 |    0.012 | 
     | sb_wide/U1069               |                      | AOI22D1BWP40 | 0.018 | 0.000 |   0.022 |    0.012 | 
     | sb_wide/U1069               | B2 v -> ZN ^         | AOI22D1BWP40 | 0.026 | 0.029 |   0.051 |    0.041 | 
     | sb_wide/U1071               |                      | ND2D1BWP40   | 0.026 | 0.000 |   0.051 |    0.041 | 
     | sb_wide/U1071               | A1 ^ -> ZN v         | ND2D1BWP40   | 0.031 | 0.027 |   0.078 |    0.068 | 
     | sb_wide/out_3_0_id1_reg_11_ |                      | DFQD2BWP40   | 0.031 | 0.000 |   0.078 |    0.068 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.119 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |   -0.118 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |   -0.052 | 
     | sb_wide/clk_gate_out_3_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.066 | 0.003 |  -0.059 |   -0.049 | 
     | sb_wide/clk_gate_out_3_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.076 | 0.084 |   0.026 |    0.036 | 
     | sb_wide/out_3_0_id1_reg_11_            |             | DFQD2BWP40   | 0.076 | 0.000 |   0.026 |    0.036 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin sb_wide/out_0_3_id1_reg_13_/CP 
Endpoint:   sb_wide/out_0_3_id1_reg_13_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T3[13]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.019
+ Hold                          0.045
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.064
  Arrival Time                  0.074
  Slack Time                    0.010
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.022
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew |  Delay | Arrival | Required | 
     |                             |                      |              |       |        |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+--------+---------+----------| 
     |                             | in_BUS16_S3_T3[13] v |              | 0.020 |        |   0.022 |    0.012 | 
     | sb_wide                     | in_3_3[13] v         | sb_unq1      |       |        |   0.021 |    0.011 | 
     | sb_wide/U1105               |                      | AOI22D1BWP40 | 0.020 | -0.001 |   0.021 |    0.011 | 
     | sb_wide/U1105               | B1 v -> ZN ^         | AOI22D1BWP40 | 0.031 |  0.031 |   0.053 |    0.043 | 
     | sb_wide/U1107               |                      | ND2D1BWP40   | 0.031 |  0.000 |   0.053 |    0.043 | 
     | sb_wide/U1107               | A1 ^ -> ZN v         | ND2D1BWP40   | 0.021 |  0.022 |   0.074 |    0.064 | 
     | sb_wide/out_0_3_id1_reg_13_ |                      | DFQD2BWP40   | 0.021 |  0.000 |   0.074 |    0.064 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.119 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.064 | 0.002 |  -0.128 |   -0.118 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.048 | 0.061 |  -0.067 |   -0.057 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.005 |  -0.062 |   -0.052 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.077 | 0.081 |   0.019 |    0.029 | 
     | sb_wide/out_0_3_id1_reg_13_            |             | DFQD2BWP40   | 0.077 | 0.001 |   0.019 |    0.029 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin sb_wide/out_3_0_id1_reg_0_/CP 
Endpoint:   sb_wide/out_3_0_id1_reg_0_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T0[0]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.068
  Arrival Time                  0.079
  Slack Time                    0.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.023
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S0_T0[0] v |              | 0.023 |       |   0.023 |    0.012 | 
     | sb_wide                    | in_0_0[0] v         | sb_unq1      |       |       |   0.024 |    0.014 | 
     | sb_wide/U618               |                     | AOI22D0BWP40 | 0.024 | 0.001 |   0.024 |    0.014 | 
     | sb_wide/U618               | A1 v -> ZN ^        | AOI22D0BWP40 | 0.035 | 0.027 |   0.051 |    0.040 | 
     | sb_wide/U619               |                     | ND2D1BWP40   | 0.035 | 0.000 |   0.051 |    0.040 | 
     | sb_wide/U619               | A2 ^ -> ZN v        | ND2D1BWP40   | 0.029 | 0.028 |   0.079 |    0.068 | 
     | sb_wide/out_3_0_id1_reg_0_ |                     | DFQD2BWP40   | 0.029 | 0.000 |   0.079 |    0.068 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.119 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |   -0.117 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |   -0.051 | 
     | sb_wide/clk_gate_out_3_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.066 | 0.003 |  -0.059 |   -0.048 | 
     | sb_wide/clk_gate_out_3_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.076 | 0.084 |   0.026 |    0.036 | 
     | sb_wide/out_3_0_id1_reg_0_             |             | DFQD2BWP40   | 0.076 | 0.000 |   0.026 |    0.037 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin sb_wide/out_1_2_id1_reg_10_/CP 
Endpoint:   sb_wide/out_1_2_id1_reg_10_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T2[10]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.074
  Arrival Time                  0.085
  Slack Time                    0.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.024
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |                      |              |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+-------+---------+----------| 
     |                             | in_BUS16_S0_T2[10] v |              | 0.026 |       |   0.024 |    0.014 | 
     | sb_wide                     | in_0_2[10] v         | sb_unq1      |       |       |   0.026 |    0.015 | 
     | sb_wide/U1026               |                      | AOI22D0BWP40 | 0.026 | 0.001 |   0.026 |    0.015 | 
     | sb_wide/U1026               | A1 v -> ZN ^         | AOI22D0BWP40 | 0.032 | 0.027 |   0.053 |    0.042 | 
     | sb_wide/U1027               |                      | ND2D1BWP40   | 0.032 | 0.000 |   0.053 |    0.042 | 
     | sb_wide/U1027               | A2 ^ -> ZN v         | ND2D1BWP40   | 0.037 | 0.032 |   0.085 |    0.074 | 
     | sb_wide/out_1_2_id1_reg_10_ |                      | DFQD2BWP40   | 0.037 | 0.000 |   0.085 |    0.074 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.118 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |   -0.117 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |   -0.051 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.007 |  -0.055 |   -0.044 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.087 |   0.032 |    0.043 | 
     | sb_wide/out_1_2_id1_reg_10_            |             | DFQD2BWP40   | 0.080 | 0.001 |   0.033 |    0.043 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin sb_wide/out_3_1_id1_reg_6_/CP 
Endpoint:   sb_wide/out_3_1_id1_reg_6_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T1[6]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.074
  Arrival Time                  0.085
  Slack Time                    0.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.015
     = Beginpoint Arrival Time            0.025
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S0_T1[6] v |              | 0.026 |       |   0.025 |    0.014 | 
     | sb_wide                    | in_0_1[6] v         | sb_unq1      |       |       |   0.026 |    0.015 | 
     | sb_wide/U465               |                     | AOI22D1BWP40 | 0.027 | 0.001 |   0.026 |    0.015 | 
     | sb_wide/U465               | A2 v -> ZN ^        | AOI22D1BWP40 | 0.043 | 0.026 |   0.052 |    0.041 | 
     | sb_wide/U466               |                     | ND2D1BWP40   | 0.043 | 0.000 |   0.052 |    0.041 | 
     | sb_wide/U466               | A2 ^ -> ZN v        | ND2D1BWP40   | 0.036 | 0.033 |   0.085 |    0.074 | 
     | sb_wide/out_3_1_id1_reg_6_ |                     | DFQD2BWP40   | 0.036 | 0.000 |   0.085 |    0.074 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.118 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |   -0.117 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |   -0.051 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.009 |  -0.053 |   -0.042 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.077 | 0.086 |   0.033 |    0.044 | 
     | sb_wide/out_3_1_id1_reg_6_             |             | DFQD2BWP40   | 0.077 | 0.000 |   0.033 |    0.044 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin sb_wide/out_2_0_id1_reg_11_/CP 
Endpoint:   sb_wide/out_2_0_id1_reg_11_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T0[11]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.066
  Arrival Time                  0.078
  Slack Time                    0.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.024
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew |  Delay | Arrival | Required | 
     |                             |                      |              |       |        |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+--------+---------+----------| 
     |                             | in_BUS16_S0_T0[11] v |              | 0.026 |        |   0.024 |    0.013 | 
     | sb_wide                     | in_0_0[11] v         | sb_unq1      |       |        |   0.023 |    0.012 | 
     | sb_wide/U727                |                      | AOI22D0BWP40 | 0.026 | -0.001 |   0.023 |    0.012 | 
     | sb_wide/U727                | A1 v -> ZN ^         | AOI22D0BWP40 | 0.029 |  0.025 |   0.048 |    0.037 | 
     | sb_wide/U728                |                      | ND2D1BWP40   | 0.029 |  0.000 |   0.048 |    0.037 | 
     | sb_wide/U728                | A2 ^ -> ZN v         | ND2D1BWP40   | 0.034 |  0.030 |   0.078 |    0.066 | 
     | sb_wide/out_2_0_id1_reg_11_ |                      | DFQD2BWP40   | 0.034 |  0.000 |   0.078 |    0.066 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.118 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |   -0.116 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |   -0.050 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.066 | 0.003 |  -0.059 |   -0.048 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.075 | 0.084 |   0.025 |    0.036 | 
     | sb_wide/out_2_0_id1_reg_11_            |             | DFQD2BWP40   | 0.075 | 0.001 |   0.026 |    0.037 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin sb_wide/out_1_4_id1_reg_11_/CP 
Endpoint:   sb_wide/out_1_4_id1_reg_11_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T4[11]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.036
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.078
  Arrival Time                  0.090
  Slack Time                    0.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |                      |              |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+-------+---------+----------| 
     |                             | in_BUS16_S3_T4[11] v |              | 0.015 |       |   0.019 |    0.008 | 
     | sb_wide                     | in_3_4[11] v         | sb_unq1      |       |       |   0.020 |    0.009 | 
     | sb_wide/U1287               |                      | AOI22D1BWP40 | 0.015 | 0.001 |   0.020 |    0.009 | 
     | sb_wide/U1287               | B2 v -> ZN ^         | AOI22D1BWP40 | 0.043 | 0.038 |   0.058 |    0.047 | 
     | sb_wide/U1289               |                      | ND2D1BWP40   | 0.043 | 0.000 |   0.058 |    0.047 | 
     | sb_wide/U1289               | A1 ^ -> ZN v         | ND2D1BWP40   | 0.032 | 0.032 |   0.090 |    0.078 | 
     | sb_wide/out_1_4_id1_reg_11_ |                      | DFQD2BWP40   | 0.032 | 0.000 |   0.090 |    0.078 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.118 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |   -0.116 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |   -0.050 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.012 |  -0.050 |   -0.038 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.078 | 0.086 |   0.036 |    0.047 | 
     | sb_wide/out_1_4_id1_reg_11_            |             | DFQD2BWP40   | 0.078 | 0.000 |   0.036 |    0.048 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin sb_wide/out_2_4_id1_reg_4_/CP 
Endpoint:   sb_wide/out_2_4_id1_reg_4_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T4[4]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.038
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.072
  Arrival Time                  0.083
  Slack Time                    0.012
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.020
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S3_T4[4] v |              | 0.015 |       |   0.020 |    0.008 | 
     | sb_wide                    | in_3_4[4] v         | sb_unq1      |       |       |   0.020 |    0.009 | 
     | sb_wide/U293               |                     | AOI22D1BWP40 | 0.015 | 0.001 |   0.020 |    0.009 | 
     | sb_wide/U293               | B1 v -> ZN ^        | AOI22D1BWP40 | 0.034 | 0.031 |   0.052 |    0.040 | 
     | sb_wide/U1338              |                     | ND2D2BWP40   | 0.034 | 0.000 |   0.052 |    0.040 | 
     | sb_wide/U1338              | A1 ^ -> ZN v        | ND2D2BWP40   | 0.051 | 0.030 |   0.082 |    0.070 | 
     | sb_wide/out_2_4_id1_reg_4_ |                     | DFQD2BWP40   | 0.051 | 0.001 |   0.083 |    0.072 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.117 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |   -0.116 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |   -0.050 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.008 |  -0.054 |   -0.042 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.087 |   0.033 |    0.045 | 
     | sb_wide/out_2_4_id1_reg_4_             |             | DFQD2BWP40   | 0.080 | 0.000 |   0.033 |    0.045 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin sb_wide/out_1_2_id1_reg_11_/CP 
Endpoint:   sb_wide/out_1_2_id1_reg_11_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T2[11]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.075
  Arrival Time                  0.087
  Slack Time                    0.012
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.024
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |                      |              |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+-------+---------+----------| 
     |                             | in_BUS16_S0_T2[11] v |              | 0.025 |       |   0.024 |    0.012 | 
     | sb_wide                     | in_0_2[11] v         | sb_unq1      |       |       |   0.026 |    0.014 | 
     | sb_wide/U1078               |                      | AOI22D0BWP40 | 0.026 | 0.002 |   0.026 |    0.014 | 
     | sb_wide/U1078               | A1 v -> ZN ^         | AOI22D0BWP40 | 0.038 | 0.030 |   0.056 |    0.044 | 
     | sb_wide/U1079               |                      | ND2D1BWP40   | 0.038 | 0.000 |   0.056 |    0.044 | 
     | sb_wide/U1079               | A2 ^ -> ZN v         | ND2D1BWP40   | 0.033 | 0.031 |   0.087 |    0.075 | 
     | sb_wide/out_1_2_id1_reg_11_ |                      | DFQD2BWP40   | 0.033 | 0.000 |   0.087 |    0.075 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.117 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |   -0.116 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |   -0.050 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.007 |  -0.055 |   -0.043 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.087 |   0.032 |    0.044 | 
     | sb_wide/out_1_2_id1_reg_11_            |             | DFQD2BWP40   | 0.080 | 0.001 |   0.033 |    0.045 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin sb_wide/out_2_4_id1_reg_2_/CP 
Endpoint:   sb_wide/out_2_4_id1_reg_2_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T4[2]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.071
  Arrival Time                  0.083
  Slack Time                    0.012
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.024
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew |  Delay | Arrival | Required | 
     |                            |                     |              |       |        |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+--------+---------+----------| 
     |                            | in_BUS16_S0_T4[2] v |              | 0.025 |        |   0.024 |    0.012 | 
     | sb_wide                    | in_0_4[2] v         | sb_unq1      |       |        |   0.020 |    0.008 | 
     | sb_wide/U1325              |                     | AOI22D1BWP40 | 0.026 | -0.004 |   0.020 |    0.008 | 
     | sb_wide/U1325              | A1 v -> ZN ^        | AOI22D1BWP40 | 0.034 |  0.027 |   0.048 |    0.035 | 
     | sb_wide/U1326              |                     | CKND2D2BWP40 | 0.034 |  0.000 |   0.048 |    0.036 | 
     | sb_wide/U1326              | A2 ^ -> ZN v        | CKND2D2BWP40 | 0.055 |  0.034 |   0.082 |    0.069 | 
     | sb_wide/out_2_4_id1_reg_2_ |                     | DFQD2BWP40   | 0.055 |  0.002 |   0.083 |    0.071 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.117 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |   -0.115 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |   -0.049 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.008 |  -0.054 |   -0.042 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.087 |   0.033 |    0.045 | 
     | sb_wide/out_2_4_id1_reg_2_             |             | DFQD2BWP40   | 0.080 | 0.001 |   0.034 |    0.046 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin sb_wide/out_2_4_id1_reg_11_/CP 
Endpoint:   sb_wide/out_2_4_id1_reg_11_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T4[11]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.071
  Arrival Time                  0.083
  Slack Time                    0.012
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |                      |              |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+-------+---------+----------| 
     |                             | in_BUS16_S3_T4[11] v |              | 0.015 |       |   0.019 |    0.007 | 
     | sb_wide                     | in_3_4[11] v         | sb_unq1      |       |       |   0.020 |    0.008 | 
     | sb_wide/U314                |                      | AOI22D1BWP40 | 0.015 | 0.001 |   0.020 |    0.008 | 
     | sb_wide/U314                | B1 v -> ZN ^         | AOI22D1BWP40 | 0.029 | 0.029 |   0.049 |    0.036 | 
     | sb_wide/U1392               |                      | CKND2D2BWP40 | 0.029 | 0.000 |   0.049 |    0.036 | 
     | sb_wide/U1392               | A1 ^ -> ZN v         | CKND2D2BWP40 | 0.056 | 0.033 |   0.082 |    0.069 | 
     | sb_wide/out_2_4_id1_reg_11_ |                      | DFQD2BWP40   | 0.056 | 0.002 |   0.083 |    0.071 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.117 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |   -0.115 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |   -0.049 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.008 |  -0.054 |   -0.042 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.087 |   0.033 |    0.045 | 
     | sb_wide/out_2_4_id1_reg_11_            |             | DFQD2BWP40   | 0.080 | 0.001 |   0.034 |    0.046 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin sb_wide/out_3_4_id1_reg_15_/CP 
Endpoint:   sb_wide/out_3_4_id1_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T4[15]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.077
  Arrival Time                  0.089
  Slack Time                    0.013
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.023
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew |  Delay | Arrival | Required | 
     |                             |                      |              |       |        |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+--------+---------+----------| 
     |                             | in_BUS16_S0_T4[15] v |              | 0.023 |        |   0.023 |    0.011 | 
     | sb_wide                     | in_0_4[15] v         | sb_unq1      |       |        |   0.022 |    0.009 | 
     | sb_wide/U154                |                      | AOI22D0BWP40 | 0.024 | -0.001 |   0.022 |    0.009 | 
     | sb_wide/U154                | A2 v -> ZN ^         | AOI22D0BWP40 | 0.049 |  0.036 |   0.058 |    0.046 | 
     | sb_wide/U155                |                      | ND2D2BWP40   | 0.049 |  0.000 |   0.058 |    0.046 | 
     | sb_wide/U155                | A2 ^ -> ZN v         | ND2D2BWP40   | 0.031 |  0.031 |   0.089 |    0.077 | 
     | sb_wide/out_3_4_id1_reg_15_ |                      | DFQD2BWP40   | 0.031 |  0.000 |   0.089 |    0.077 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.117 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |   -0.115 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |   -0.049 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.012 |  -0.050 |   -0.037 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.075 | 0.084 |   0.034 |    0.047 | 
     | sb_wide/out_3_4_id1_reg_15_            |             | DFQD2BWP40   | 0.075 | 0.001 |   0.035 |    0.047 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin sb_wide/out_0_4_id1_reg_13_/CP 
Endpoint:   sb_wide/out_0_4_id1_reg_13_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T4[13]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.066
  Arrival Time                  0.079
  Slack Time                    0.013
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.020
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |                      |              |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+-------+---------+----------| 
     |                             | in_BUS16_S3_T4[13] v |              | 0.015 |       |   0.020 |    0.007 | 
     | sb_wide                     | in_3_4[13] v         | sb_unq1      |       |       |   0.020 |    0.008 | 
     | sb_wide/U1101               |                      | AOI22D1BWP40 | 0.015 | 0.000 |   0.020 |    0.008 | 
     | sb_wide/U1101               | B1 v -> ZN ^         | AOI22D1BWP40 | 0.027 | 0.028 |   0.048 |    0.035 | 
     | sb_wide/U1103               |                      | CKND2D1BWP40 | 0.027 | 0.000 |   0.048 |    0.035 | 
     | sb_wide/U1103               | A1 ^ -> ZN v         | CKND2D1BWP40 | 0.039 | 0.031 |   0.079 |    0.066 | 
     | sb_wide/out_0_4_id1_reg_13_ |                      | DFQD2BWP40   | 0.039 | 0.000 |   0.079 |    0.066 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.117 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |   -0.115 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |   -0.049 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |             | CKLNQD4BWP40 | 0.068 | 0.012 |  -0.050 |   -0.037 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40 | 0.062 | 0.079 |   0.030 |    0.042 | 
     | sb_wide/out_0_4_id1_reg_13_            |             | DFQD2BWP40   | 0.062 | 0.001 |   0.031 |    0.043 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin sb_wide/out_3_1_id1_reg_4_/CP 
Endpoint:   sb_wide/out_3_1_id1_reg_4_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T1[4]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.075
  Arrival Time                  0.087
  Slack Time                    0.013
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.023
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S2_T1[4] v |              | 0.019 |       |   0.023 |    0.010 | 
     | sb_wide                    | in_2_1[4] v         | sb_unq1      |       |       |   0.023 |    0.010 | 
     | sb_wide/U528               |                     | AOI22D0BWP40 | 0.019 | 0.000 |   0.023 |    0.010 | 
     | sb_wide/U528               | B2 v -> ZN ^        | AOI22D0BWP40 | 0.035 | 0.034 |   0.057 |    0.044 | 
     | sb_wide/U531               |                     | CKND2D1BWP40 | 0.035 | 0.000 |   0.057 |    0.044 | 
     | sb_wide/U531               | A1 ^ -> ZN v        | CKND2D1BWP40 | 0.034 | 0.031 |   0.087 |    0.075 | 
     | sb_wide/out_3_1_id1_reg_4_ |                     | DFQD2BWP40   | 0.034 | 0.000 |   0.087 |    0.075 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.117 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |   -0.115 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |   -0.049 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.009 |  -0.053 |   -0.040 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.077 | 0.086 |   0.033 |    0.045 | 
     | sb_wide/out_3_1_id1_reg_4_             |             | DFQD2BWP40   | 0.077 | 0.000 |   0.033 |    0.046 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin sb_wide/out_1_1_id1_reg_10_/CP 
Endpoint:   sb_wide/out_1_1_id1_reg_10_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T1[10]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.027
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.067
  Arrival Time                  0.080
  Slack Time                    0.013
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.024
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |                      |              |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+-------+---------+----------| 
     |                             | in_BUS16_S0_T1[10] v |              | 0.024 |       |   0.024 |    0.011 | 
     | sb_wide                     | in_0_1[10] v         | sb_unq1      |       |       |   0.025 |    0.012 | 
     | sb_wide/U1034               |                      | AOI22D0BWP40 | 0.025 | 0.001 |   0.025 |    0.012 | 
     | sb_wide/U1034               | A1 v -> ZN ^         | AOI22D0BWP40 | 0.030 | 0.025 |   0.050 |    0.037 | 
     | sb_wide/U1035               |                      | ND2D1BWP40   | 0.030 | 0.000 |   0.050 |    0.037 | 
     | sb_wide/U1035               | A2 ^ -> ZN v         | ND2D1BWP40   | 0.034 | 0.030 |   0.080 |    0.067 | 
     | sb_wide/out_1_1_id1_reg_10_ |                      | DFQD2BWP40   | 0.034 | 0.000 |   0.080 |    0.067 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.117 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |   -0.115 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |   -0.049 | 
     | sb_wide/clk_gate_out_1_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.066 | 0.005 |  -0.057 |   -0.044 | 
     | sb_wide/clk_gate_out_1_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.074 | 0.084 |   0.027 |    0.039 | 
     | sb_wide/out_1_1_id1_reg_10_            |             | DFQD2BWP40   | 0.074 | 0.000 |   0.027 |    0.039 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin sb_wide/out_1_3_id1_reg_10_/CP 
Endpoint:   sb_wide/out_1_3_id1_reg_10_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T3[10]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.019
+ Hold                          0.046
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.065
  Arrival Time                  0.078
  Slack Time                    0.013
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.022
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |                      |              |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+-------+---------+----------| 
     |                             | in_BUS16_S3_T3[10] v |              | 0.019 |       |   0.022 |    0.009 | 
     | sb_wide                     | in_3_3[10] v         | sb_unq1      |       |       |   0.023 |    0.010 | 
     | sb_wide/U1275               |                      | AOI22D1BWP40 | 0.019 | 0.001 |   0.023 |    0.010 | 
     | sb_wide/U1275               | B2 v -> ZN ^         | AOI22D1BWP40 | 0.028 | 0.030 |   0.053 |    0.040 | 
     | sb_wide/U1277               |                      | ND2D1BWP40   | 0.028 | 0.000 |   0.053 |    0.040 | 
     | sb_wide/U1277               | A1 ^ -> ZN v         | ND2D1BWP40   | 0.028 | 0.025 |   0.078 |    0.065 | 
     | sb_wide/out_1_3_id1_reg_10_ |                      | DFQD2BWP40   | 0.028 | 0.000 |   0.078 |    0.065 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.116 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.064 | 0.002 |  -0.128 |   -0.114 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.048 | 0.061 |  -0.067 |   -0.054 | 
     | sb_wide/clk_gate_out_1_3_id1_reg/latch |             | CKLNQD2BWP40 | 0.049 | 0.005 |  -0.062 |   -0.049 | 
     | sb_wide/clk_gate_out_1_3_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.089 | 0.081 |   0.019 |    0.032 | 
     | sb_wide/out_1_3_id1_reg_10_            |             | DFQD2BWP40   | 0.089 | 0.001 |   0.019 |    0.033 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin sb_wide/out_3_4_id1_reg_14_/CP 
Endpoint:   sb_wide/out_3_4_id1_reg_14_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T4[14]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.077
  Arrival Time                  0.090
  Slack Time                    0.014
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.024
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew |  Delay | Arrival | Required | 
     |                             |                      |              |       |        |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+--------+---------+----------| 
     |                             | in_BUS16_S0_T4[14] v |              | 0.025 |        |   0.024 |    0.011 | 
     | sb_wide                     | in_0_4[14] v         | sb_unq1      |       |        |   0.021 |    0.007 | 
     | sb_wide/U1194               |                      | AOI22D0BWP40 | 0.026 | -0.003 |   0.021 |    0.007 | 
     | sb_wide/U1194               | A2 v -> ZN ^         | AOI22D0BWP40 | 0.054 |  0.040 |   0.061 |    0.047 | 
     | sb_wide/U1195               |                      | ND2D2BWP40   | 0.054 |  0.000 |   0.061 |    0.047 | 
     | sb_wide/U1195               | A2 ^ -> ZN v         | ND2D2BWP40   | 0.030 |  0.030 |   0.090 |    0.077 | 
     | sb_wide/out_3_4_id1_reg_14_ |                      | DFQD2BWP40   | 0.030 |  0.000 |   0.090 |    0.077 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.116 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |   -0.114 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |   -0.048 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.012 |  -0.050 |   -0.036 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.075 | 0.084 |   0.034 |    0.048 | 
     | sb_wide/out_3_4_id1_reg_14_            |             | DFQD2BWP40   | 0.075 | 0.001 |   0.035 |    0.049 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin sb_wide/out_2_1_id1_reg_10_/CP 
Endpoint:   sb_wide/out_2_1_id1_reg_10_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[10]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.066
  Arrival Time                  0.080
  Slack Time                    0.014
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.022
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |                      |              |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+-------+---------+----------| 
     |                             | in_BUS16_S3_T1[10] v |              | 0.020 |       |   0.022 |    0.008 | 
     | sb_wide                     | in_3_1[10] v         | sb_unq1      |       |       |   0.023 |    0.009 | 
     | sb_wide/U473                |                      | AOI22D1BWP40 | 0.020 | 0.001 |   0.023 |    0.009 | 
     | sb_wide/U473                | B1 v -> ZN ^         | AOI22D1BWP40 | 0.023 | 0.027 |   0.050 |    0.036 | 
     | sb_wide/U861                |                      | ND2D1BWP40   | 0.023 | 0.000 |   0.050 |    0.036 | 
     | sb_wide/U861                | A1 ^ -> ZN v         | ND2D1BWP40   | 0.040 | 0.030 |   0.080 |    0.066 | 
     | sb_wide/out_2_1_id1_reg_10_ |                      | DFQD2BWP40   | 0.040 | 0.000 |   0.080 |    0.066 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.116 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |   -0.114 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |   -0.048 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.066 | 0.003 |  -0.059 |   -0.045 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.076 | 0.085 |   0.026 |    0.040 | 
     | sb_wide/out_2_1_id1_reg_10_            |             | DFQD2BWP40   | 0.076 | 0.000 |   0.026 |    0.040 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin sb_wide/out_3_4_id1_reg_6_/CP 
Endpoint:   sb_wide/out_3_4_id1_reg_6_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T4[6]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.076
  Arrival Time                  0.090
  Slack Time                    0.014
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.015
     = Beginpoint Arrival Time            0.025
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S0_T4[6] v |              | 0.027 |       |   0.025 |    0.011 | 
     | sb_wide                    | in_0_4[6] v         | sb_unq1      |       |       |   0.025 |    0.012 | 
     | sb_wide/U198               |                     | AOI22D0BWP40 | 0.027 | 0.001 |   0.025 |    0.012 | 
     | sb_wide/U198               | A2 v -> ZN ^        | AOI22D0BWP40 | 0.045 | 0.035 |   0.060 |    0.047 | 
     | sb_wide/U199               |                     | ND2D2BWP40   | 0.045 | 0.000 |   0.060 |    0.047 | 
     | sb_wide/U199               | A2 ^ -> ZN v        | ND2D2BWP40   | 0.033 | 0.030 |   0.090 |    0.076 | 
     | sb_wide/out_3_4_id1_reg_6_ |                     | DFQD2BWP40   | 0.033 | 0.000 |   0.090 |    0.076 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.115 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |   -0.114 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |   -0.048 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.012 |  -0.050 |   -0.036 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.075 | 0.084 |   0.034 |    0.048 | 
     | sb_wide/out_3_4_id1_reg_6_             |             | DFQD2BWP40   | 0.075 | 0.001 |   0.035 |    0.049 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin sb_wide/out_3_0_id1_reg_7_/CP 
Endpoint:   sb_wide/out_3_0_id1_reg_7_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T0[7]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.069
  Arrival Time                  0.083
  Slack Time                    0.014
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.020
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S2_T0[7] v |              | 0.016 |       |   0.020 |    0.006 | 
     | sb_wide                    | in_2_0[7] v         | sb_unq1      |       |       |   0.021 |    0.007 | 
     | sb_wide/U957               |                     | AOI22D0BWP40 | 0.016 | 0.001 |   0.021 |    0.007 | 
     | sb_wide/U957               | B2 v -> ZN ^        | AOI22D0BWP40 | 0.037 | 0.034 |   0.055 |    0.041 | 
     | sb_wide/U959               |                     | CKND2D1BWP40 | 0.037 | 0.000 |   0.055 |    0.041 | 
     | sb_wide/U959               | A1 ^ -> ZN v        | CKND2D1BWP40 | 0.029 | 0.028 |   0.083 |    0.069 | 
     | sb_wide/out_3_0_id1_reg_7_ |                     | DFQD2BWP40   | 0.029 | 0.000 |   0.083 |    0.069 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.115 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |   -0.114 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |   -0.048 | 
     | sb_wide/clk_gate_out_3_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.066 | 0.003 |  -0.059 |   -0.045 | 
     | sb_wide/clk_gate_out_3_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.076 | 0.084 |   0.026 |    0.040 | 
     | sb_wide/out_3_0_id1_reg_7_             |             | DFQD2BWP40   | 0.076 | 0.000 |   0.026 |    0.040 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin sb_wide/out_2_4_id1_reg_7_/CP 
Endpoint:   sb_wide/out_2_4_id1_reg_7_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T4[7]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.071
  Arrival Time                  0.085
  Slack Time                    0.014
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S3_T4[7] v |              | 0.014 |       |   0.019 |    0.005 | 
     | sb_wide                    | in_3_4[7] v         | sb_unq1      |       |       |   0.019 |    0.005 | 
     | sb_wide/U302               |                     | AOI22D1BWP40 | 0.014 | 0.000 |   0.019 |    0.005 | 
     | sb_wide/U302               | B1 v -> ZN ^        | AOI22D1BWP40 | 0.034 | 0.030 |   0.049 |    0.035 | 
     | sb_wide/U1356              |                     | ND2D2BWP40   | 0.034 | 0.000 |   0.049 |    0.035 | 
     | sb_wide/U1356              | A1 ^ -> ZN v        | ND2D2BWP40   | 0.054 | 0.034 |   0.083 |    0.069 | 
     | sb_wide/out_2_4_id1_reg_7_ |                     | DFQD2BWP40   | 0.054 | 0.002 |   0.085 |    0.071 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.115 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |   -0.113 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |   -0.047 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.008 |  -0.054 |   -0.040 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.087 |   0.033 |    0.047 | 
     | sb_wide/out_2_4_id1_reg_7_             |             | DFQD2BWP40   | 0.080 | 0.000 |   0.033 |    0.047 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin sb_wide/out_3_1_id1_reg_13_/CP 
Endpoint:   sb_wide/out_3_1_id1_reg_13_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T1[13]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.073
  Arrival Time                  0.087
  Slack Time                    0.014
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.023
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |                      |              |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+-------+---------+----------| 
     |                             | in_BUS16_S2_T1[13] v |              | 0.021 |       |   0.023 |    0.009 | 
     | sb_wide                     | in_2_1[13] v         | sb_unq1      |       |       |   0.023 |    0.009 | 
     | sb_wide/U1121               |                      | AOI22D1BWP40 | 0.021 | 0.000 |   0.023 |    0.009 | 
     | sb_wide/U1121               | B2 v -> ZN ^         | AOI22D1BWP40 | 0.027 | 0.031 |   0.054 |    0.040 | 
     | sb_wide/U1123               |                      | ND2D1BWP40   | 0.027 | 0.000 |   0.054 |    0.040 | 
     | sb_wide/U1123               | A1 ^ -> ZN v         | ND2D1BWP40   | 0.041 | 0.033 |   0.087 |    0.073 | 
     | sb_wide/out_3_1_id1_reg_13_ |                      | DFQD2BWP40   | 0.041 | 0.000 |   0.087 |    0.073 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.115 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |   -0.113 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |   -0.047 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.009 |  -0.053 |   -0.038 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.077 | 0.086 |   0.033 |    0.047 | 
     | sb_wide/out_3_1_id1_reg_13_            |             | DFQD2BWP40   | 0.077 | 0.000 |   0.033 |    0.048 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin sb_wide/out_1_4_id1_reg_1_/CP 
Endpoint:   sb_wide/out_1_4_id1_reg_1_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T4[1]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.036
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.072
  Arrival Time                  0.086
  Slack Time                    0.014
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.015
     = Beginpoint Arrival Time            0.025
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew |  Delay | Arrival | Required | 
     |                            |                     |              |       |        |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+--------+---------+----------| 
     |                            | in_BUS16_S0_T4[1] v |              | 0.026 |        |   0.025 |    0.010 | 
     | sb_wide                    | in_0_4[1] v         | sb_unq1      |       |        |   0.022 |    0.007 | 
     | sb_wide/U1207              |                     | AOI22D0BWP40 | 0.027 | -0.003 |   0.022 |    0.007 | 
     | sb_wide/U1207              | A1 v -> ZN ^        | AOI22D0BWP40 | 0.024 |  0.022 |   0.043 |    0.029 | 
     | sb_wide/U1208              |                     | ND2D0BWP40   | 0.024 |  0.000 |   0.043 |    0.029 | 
     | sb_wide/U1208              | A2 ^ -> ZN v        | ND2D0BWP40   | 0.063 |  0.043 |   0.086 |    0.072 | 
     | sb_wide/out_1_4_id1_reg_1_ |                     | DFQD2BWP40   | 0.063 |  0.000 |   0.086 |    0.072 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.115 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |   -0.113 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |   -0.047 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.012 |  -0.050 |   -0.035 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.078 | 0.086 |   0.036 |    0.050 | 
     | sb_wide/out_1_4_id1_reg_1_             |             | DFQD2BWP40   | 0.078 | 0.000 |   0.036 |    0.051 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin sb_wide/out_1_3_id1_reg_5_/CP 
Endpoint:   sb_wide/out_1_3_id1_reg_5_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T3[5]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.019
+ Hold                          0.045
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.065
  Arrival Time                  0.079
  Slack Time                    0.014
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.022
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S0_T3[5] v |              | 0.020 |       |   0.022 |    0.007 | 
     | sb_wide                    | in_0_3[5] v         | sb_unq1      |       |       |   0.023 |    0.008 | 
     | sb_wide/U1244              |                     | AOI22D0BWP40 | 0.020 | 0.001 |   0.023 |    0.008 | 
     | sb_wide/U1244              | A1 v -> ZN ^        | AOI22D0BWP40 | 0.036 | 0.028 |   0.050 |    0.036 | 
     | sb_wide/U1245              |                     | ND2D1BWP40   | 0.036 | 0.000 |   0.050 |    0.036 | 
     | sb_wide/U1245              | A2 ^ -> ZN v        | ND2D1BWP40   | 0.030 | 0.029 |   0.079 |    0.065 | 
     | sb_wide/out_1_3_id1_reg_5_ |                     | DFQD2BWP40   | 0.030 | 0.000 |   0.079 |    0.065 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.115 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.064 | 0.002 |  -0.128 |   -0.113 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.048 | 0.061 |  -0.067 |   -0.052 | 
     | sb_wide/clk_gate_out_1_3_id1_reg/latch |             | CKLNQD2BWP40 | 0.049 | 0.005 |  -0.062 |   -0.047 | 
     | sb_wide/clk_gate_out_1_3_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.089 | 0.081 |   0.019 |    0.033 | 
     | sb_wide/out_1_3_id1_reg_5_             |             | DFQD2BWP40   | 0.089 | 0.000 |   0.019 |    0.034 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin sb_wide/out_1_4_id1_reg_15_/CP 
Endpoint:   sb_wide/out_1_4_id1_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T4[15]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.036
+ Hold                          0.038
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.074
  Arrival Time                  0.089
  Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.023
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew |  Delay | Arrival | Required | 
     |                             |                      |              |       |        |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+--------+---------+----------| 
     |                             | in_BUS16_S0_T4[15] v |              | 0.023 |        |   0.023 |    0.009 | 
     | sb_wide                     | in_0_4[15] v         | sb_unq1      |       |        |   0.022 |    0.007 | 
     | sb_wide/U1431               |                      | AOI22D0BWP40 | 0.024 | -0.001 |   0.022 |    0.007 | 
     | sb_wide/U1431               | A1 v -> ZN ^         | AOI22D0BWP40 | 0.034 |  0.027 |   0.049 |    0.035 | 
     | sb_wide/U1432               |                      | ND2D1BWP40   | 0.034 |  0.000 |   0.049 |    0.035 | 
     | sb_wide/U1432               | A2 ^ -> ZN v         | ND2D1BWP40   | 0.049 |  0.040 |   0.089 |    0.074 | 
     | sb_wide/out_1_4_id1_reg_15_ |                      | DFQD2BWP40   | 0.049 |  0.000 |   0.089 |    0.074 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.115 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |   -0.113 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |   -0.047 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.012 |  -0.050 |   -0.035 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.078 | 0.086 |   0.036 |    0.051 | 
     | sb_wide/out_1_4_id1_reg_15_            |             | DFQD2BWP40   | 0.078 | 0.000 |   0.036 |    0.051 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin sb_wide/out_2_1_id1_reg_7_/CP 
Endpoint:   sb_wide/out_2_1_id1_reg_7_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[7]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.066
  Arrival Time                  0.081
  Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.020
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S3_T1[7] v |              | 0.016 |       |   0.020 |    0.005 | 
     | sb_wide                    | in_3_1[7] v         | sb_unq1      |       |       |   0.020 |    0.005 | 
     | sb_wide/U464               |                     | AOI22D0BWP40 | 0.016 | 0.000 |   0.020 |    0.005 | 
     | sb_wide/U464               | B1 v -> ZN ^        | AOI22D0BWP40 | 0.031 | 0.030 |   0.050 |    0.035 | 
     | sb_wide/U889               |                     | ND2D1BWP40   | 0.031 | 0.000 |   0.050 |    0.035 | 
     | sb_wide/U889               | A1 ^ -> ZN v        | ND2D1BWP40   | 0.040 | 0.031 |   0.081 |    0.066 | 
     | sb_wide/out_2_1_id1_reg_7_ |                     | DFQD2BWP40   | 0.040 | 0.000 |   0.081 |    0.066 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.114 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |   -0.113 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |   -0.047 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.066 | 0.003 |  -0.059 |   -0.044 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.076 | 0.085 |   0.026 |    0.041 | 
     | sb_wide/out_2_1_id1_reg_7_             |             | DFQD2BWP40   | 0.076 | 0.001 |   0.026 |    0.041 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin sb_wide/out_3_0_id1_reg_13_/CP 
Endpoint:   sb_wide/out_3_0_id1_reg_13_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T0[13]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.067
  Arrival Time                  0.082
  Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            0.021
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |                      |              |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+-------+---------+----------| 
     |                             | in_BUS16_S2_T0[13] v |              | 0.017 |       |   0.021 |    0.006 | 
     | sb_wide                     | in_2_0[13] v         | sb_unq1      |       |       |   0.022 |    0.007 | 
     | sb_wide/U1113               |                      | AOI22D1BWP40 | 0.017 | 0.001 |   0.022 |    0.007 | 
     | sb_wide/U1113               | B2 v -> ZN ^         | AOI22D1BWP40 | 0.030 | 0.030 |   0.052 |    0.037 | 
     | sb_wide/U1115               |                      | ND2D1BWP40   | 0.030 | 0.000 |   0.052 |    0.037 | 
     | sb_wide/U1115               | A1 ^ -> ZN v         | ND2D1BWP40   | 0.035 | 0.030 |   0.082 |    0.067 | 
     | sb_wide/out_3_0_id1_reg_13_ |                      | DFQD2BWP40   | 0.035 | 0.000 |   0.082 |    0.067 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.114 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |   -0.113 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |   -0.047 | 
     | sb_wide/clk_gate_out_3_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.066 | 0.003 |  -0.059 |   -0.044 | 
     | sb_wide/clk_gate_out_3_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.076 | 0.084 |   0.026 |    0.041 | 
     | sb_wide/out_3_0_id1_reg_13_            |             | DFQD2BWP40   | 0.076 | 0.000 |   0.026 |    0.041 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin sb_wide/out_3_3_id1_reg_0_/CP 
Endpoint:   sb_wide/out_3_3_id1_reg_0_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T3[0]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.069
  Arrival Time                  0.084
  Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.023
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew |  Delay | Arrival | Required | 
     |                            |                     |              |       |        |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+--------+---------+----------| 
     |                            | in_BUS16_S0_T3[0] v |              | 0.021 |        |   0.023 |    0.008 | 
     | sb_wide                    | in_0_3[0] v         | sb_unq1      |       |        |   0.021 |    0.006 | 
     | sb_wide/U250               |                     | AOI22D2BWP40 | 0.021 | -0.001 |   0.021 |    0.006 | 
     | sb_wide/U250               | A1 v -> ZN ^        | AOI22D2BWP40 | 0.041 |  0.031 |   0.052 |    0.037 | 
     | sb_wide/U251               |                     | CKND2D2BWP40 | 0.041 |  0.000 |   0.052 |    0.037 | 
     | sb_wide/U251               | A2 ^ -> ZN v        | CKND2D2BWP40 | 0.045 |  0.031 |   0.083 |    0.068 | 
     | sb_wide/out_3_3_id1_reg_0_ |                     | DFQD2BWP40   | 0.045 |  0.001 |   0.084 |    0.069 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.114 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |   -0.113 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |   -0.047 | 
     | sb_wide/clk_gate_out_3_3_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.012 |  -0.050 |   -0.035 | 
     | sb_wide/clk_gate_out_3_3_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.071 | 0.082 |   0.032 |    0.047 | 
     | sb_wide/out_3_3_id1_reg_0_             |             | DFQD2BWP40   | 0.071 | 0.001 |   0.033 |    0.048 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin sb_wide/out_1_3_id1_reg_13_/CP 
Endpoint:   sb_wide/out_1_3_id1_reg_13_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T3[13]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.019
+ Hold                          0.044
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.064
  Arrival Time                  0.079
  Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.022
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew |  Delay | Arrival | Required | 
     |                             |                      |              |       |        |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+--------+---------+----------| 
     |                             | in_BUS16_S3_T3[13] v |              | 0.020 |        |   0.022 |    0.007 | 
     | sb_wide                     | in_3_3[13] v         | sb_unq1      |       |        |   0.021 |    0.006 | 
     | sb_wide/U1291               |                      | AOI22D1BWP40 | 0.020 | -0.001 |   0.021 |    0.006 | 
     | sb_wide/U1291               | B2 v -> ZN ^         | AOI22D1BWP40 | 0.027 |  0.030 |   0.051 |    0.036 | 
     | sb_wide/U1293               |                      | ND2D1BWP40   | 0.027 |  0.000 |   0.051 |    0.036 | 
     | sb_wide/U1293               | A1 ^ -> ZN v         | ND2D1BWP40   | 0.034 |  0.027 |   0.079 |    0.064 | 
     | sb_wide/out_1_3_id1_reg_13_ |                      | DFQD2BWP40   | 0.034 |  0.000 |   0.079 |    0.064 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.114 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.064 | 0.002 |  -0.128 |   -0.113 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.048 | 0.061 |  -0.067 |   -0.052 | 
     | sb_wide/clk_gate_out_1_3_id1_reg/latch |             | CKLNQD2BWP40 | 0.049 | 0.005 |  -0.062 |   -0.047 | 
     | sb_wide/clk_gate_out_1_3_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.089 | 0.081 |   0.019 |    0.034 | 
     | sb_wide/out_1_3_id1_reg_13_            |             | DFQD2BWP40   | 0.089 | 0.001 |   0.019 |    0.034 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin sb_wide/out_3_3_id1_reg_1_/CP 
Endpoint:   sb_wide/out_3_3_id1_reg_1_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T3[1]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.038
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.071
  Arrival Time                  0.086
  Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            0.021
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |                     |              |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S0_T3[1] v |              | 0.019 |       |   0.021 |    0.006 | 
     | sb_wide                    | in_0_3[1] v         | sb_unq1      |       |       |   0.021 |    0.006 | 
     | sb_wide/U150               |                     | AOI22D2BWP40 | 0.019 | 0.000 |   0.021 |    0.006 | 
     | sb_wide/U150               | A2 v -> ZN ^        | AOI22D2BWP40 | 0.046 | 0.029 |   0.050 |    0.035 | 
     | sb_wide/U151               |                     | CKND2D2BWP40 | 0.046 | 0.000 |   0.050 |    0.035 | 
     | sb_wide/U151               | A2 ^ -> ZN v        | CKND2D2BWP40 | 0.040 | 0.035 |   0.085 |    0.070 | 
     | sb_wide/out_3_3_id1_reg_1_ |                     | DFQD2BWP40   | 0.040 | 0.000 |   0.086 |    0.071 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.114 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |   -0.113 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |   -0.047 | 
     | sb_wide/clk_gate_out_3_3_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.012 |  -0.050 |   -0.035 | 
     | sb_wide/clk_gate_out_3_3_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.071 | 0.082 |   0.032 |    0.047 | 
     | sb_wide/out_3_3_id1_reg_1_             |             | DFQD2BWP40   | 0.071 | 0.001 |   0.033 |    0.048 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin sb_wide/out_1_2_id1_reg_12_/CP 
Endpoint:   sb_wide/out_1_2_id1_reg_12_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T2[12]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.074
  Arrival Time                  0.090
  Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.024
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew |  Delay | Arrival | Required | 
     |                             |                      |              |       |        |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+--------+---------+----------| 
     |                             | in_BUS16_S0_T2[12] v |              | 0.025 |        |   0.024 |    0.009 | 
     | sb_wide                     | in_0_2[12] v         | sb_unq1      |       |        |   0.024 |    0.009 | 
     | sb_wide/U929                |                      | AOI22D0BWP40 | 0.026 | -0.001 |   0.024 |    0.009 | 
     | sb_wide/U929                | A1 v -> ZN ^         | AOI22D0BWP40 | 0.045 |  0.032 |   0.056 |    0.040 | 
     | sb_wide/U931                |                      | ND2D1BWP40   | 0.045 |  0.000 |   0.056 |    0.040 | 
     | sb_wide/U931                | A1 ^ -> ZN v         | ND2D1BWP40   | 0.035 |  0.034 |   0.090 |    0.074 | 
     | sb_wide/out_1_2_id1_reg_12_ |                      | DFQD2BWP40   | 0.035 |  0.000 |   0.090 |    0.074 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.114 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |   -0.113 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |   -0.047 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.007 |  -0.055 |   -0.040 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.087 |   0.032 |    0.047 | 
     | sb_wide/out_1_2_id1_reg_12_            |             | DFQD2BWP40   | 0.080 | 0.000 |   0.032 |    0.047 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin sb_wide/out_1_1_id1_reg_13_/CP 
Endpoint:   sb_wide/out_1_1_id1_reg_13_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[13]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.027
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.067
  Arrival Time                  0.083
  Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.022
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |                      |              |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+--------------+-------+-------+---------+----------| 
     |                             | in_BUS16_S3_T1[13] v |              | 0.020 |       |   0.022 |    0.006 | 
     | sb_wide                     | in_3_1[13] v         | sb_unq1      |       |       |   0.023 |    0.007 | 
     | sb_wide/U1137               |                      | AOI22D1BWP40 | 0.020 | 0.001 |   0.023 |    0.007 | 
     | sb_wide/U1137               | B2 v -> ZN ^         | AOI22D1BWP40 | 0.027 | 0.030 |   0.053 |    0.037 | 
     | sb_wide/U1139               |                      | ND2D1BWP40   | 0.027 | 0.000 |   0.053 |    0.037 | 
     | sb_wide/U1139               | A1 ^ -> ZN v         | ND2D1BWP40   | 0.036 | 0.030 |   0.083 |    0.067 | 
     | sb_wide/out_1_1_id1_reg_13_ |                      | DFQD2BWP40   | 0.036 | 0.000 |   0.083 |    0.067 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.032
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.063 |       |  -0.129 |   -0.113 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.064 | 0.002 |  -0.128 |   -0.112 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.064 | 0.066 |  -0.062 |   -0.046 | 
     | sb_wide/clk_gate_out_1_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.066 | 0.005 |  -0.057 |   -0.041 | 
     | sb_wide/clk_gate_out_1_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.074 | 0.084 |   0.027 |    0.042 | 
     | sb_wide/out_1_1_id1_reg_13_            |             | DFQD2BWP40   | 0.074 | 0.000 |   0.027 |    0.043 | 
     +----------------------------------------------------------------------------------------------------------+ 

