
BIN_System_LoRaWAN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002bb8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000204  08002cc4  08002cc4  00012cc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002ec8  08002ec8  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  08002ec8  08002ec8  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002ec8  08002ec8  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002ec8  08002ec8  00012ec8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002ecc  08002ecc  00012ecc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08002ed0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000021c  20000068  08002f38  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000284  08002f38  00020284  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020091  2**0
                  CONTENTS, READONLY
 13 .debug_info   000088ad  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000019cf  00000000  00000000  00028981  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000009c8  00000000  00000000  0002a350  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000077b  00000000  00000000  0002ad18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017fc8  00000000  00000000  0002b493  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000c02b  00000000  00000000  0004345b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000874da  00000000  00000000  0004f486  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002f44  00000000  00000000  000d6960  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  000d98a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	08002cac 	.word	0x08002cac

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	08002cac 	.word	0x08002cac

0800014c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000154:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000158:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 800015c:	f003 0301 	and.w	r3, r3, #1
 8000160:	2b00      	cmp	r3, #0
 8000162:	d013      	beq.n	800018c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000164:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000168:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 800016c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000170:	2b00      	cmp	r3, #0
 8000172:	d00b      	beq.n	800018c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000174:	e000      	b.n	8000178 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000176:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000178:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800017c:	681b      	ldr	r3, [r3, #0]
 800017e:	2b00      	cmp	r3, #0
 8000180:	d0f9      	beq.n	8000176 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000182:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000186:	687a      	ldr	r2, [r7, #4]
 8000188:	b2d2      	uxtb	r2, r2
 800018a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 800018c:	687b      	ldr	r3, [r7, #4]
}
 800018e:	4618      	mov	r0, r3
 8000190:	370c      	adds	r7, #12
 8000192:	46bd      	mov	sp, r7
 8000194:	bc80      	pop	{r7}
 8000196:	4770      	bx	lr

08000198 <_write>:
void KIET_reset_rtc_register();
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len) {
 8000198:	b580      	push	{r7, lr}
 800019a:	b086      	sub	sp, #24
 800019c:	af00      	add	r7, sp, #0
 800019e:	60f8      	str	r0, [r7, #12]
 80001a0:	60b9      	str	r1, [r7, #8]
 80001a2:	607a      	str	r2, [r7, #4]
	int DataIdx;
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80001a4:	2300      	movs	r3, #0
 80001a6:	617b      	str	r3, [r7, #20]
 80001a8:	e009      	b.n	80001be <_write+0x26>
		ITM_SendChar(*ptr++);
 80001aa:	68bb      	ldr	r3, [r7, #8]
 80001ac:	1c5a      	adds	r2, r3, #1
 80001ae:	60ba      	str	r2, [r7, #8]
 80001b0:	781b      	ldrb	r3, [r3, #0]
 80001b2:	4618      	mov	r0, r3
 80001b4:	f7ff ffca 	bl	800014c <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80001b8:	697b      	ldr	r3, [r7, #20]
 80001ba:	3301      	adds	r3, #1
 80001bc:	617b      	str	r3, [r7, #20]
 80001be:	697a      	ldr	r2, [r7, #20]
 80001c0:	687b      	ldr	r3, [r7, #4]
 80001c2:	429a      	cmp	r2, r3
 80001c4:	dbf1      	blt.n	80001aa <_write+0x12>
	}
	return len;
 80001c6:	687b      	ldr	r3, [r7, #4]
}
 80001c8:	4618      	mov	r0, r3
 80001ca:	3718      	adds	r7, #24
 80001cc:	46bd      	mov	sp, r7
 80001ce:	bd80      	pop	{r7, pc}

080001d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001d0:	b580      	push	{r7, lr}
 80001d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	printf("MAIN==>RUNNIG\n");
 80001d4:	482a      	ldr	r0, [pc, #168]	; (8000280 <main+0xb0>)
 80001d6:	f001 fef9 	bl	8001fcc <puts>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001da:	f000 fc47 	bl	8000a6c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001de:	f000 f85f 	bl	80002a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001e2:	f000 f91f 	bl	8000424 <MX_GPIO_Init>
  MX_I2C2_Init();
 80001e6:	f000 f8b9 	bl	800035c <MX_I2C2_Init>
//  MX_RTC_Init();
  MX_SPI1_Init();
 80001ea:	f000 f8e5 	bl	80003b8 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  KIET_RTC_Init();
 80001ee:	f000 f971 	bl	80004d4 <KIET_RTC_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    /* USER CODE BEGIN 3 */
	  KIET_ToggleLED();
 80001f2:	f000 fa97 	bl	8000724 <KIET_ToggleLED>
	  HAL_Delay(100);
 80001f6:	2064      	movs	r0, #100	; 0x64
 80001f8:	f000 fc9a 	bl	8000b30 <HAL_Delay>
	  	printf("CHECK RTC_CRL_ALRG %d\n", READ_BIT(RTC->CRL, RTC_CRL_ALRF));
 80001fc:	4b21      	ldr	r3, [pc, #132]	; (8000284 <main+0xb4>)
 80001fe:	685b      	ldr	r3, [r3, #4]
 8000200:	f003 0302 	and.w	r3, r3, #2
 8000204:	4619      	mov	r1, r3
 8000206:	4820      	ldr	r0, [pc, #128]	; (8000288 <main+0xb8>)
 8000208:	f001 fe7a 	bl	8001f00 <iprintf>
	  	printf("CHEKC RTC_ DIVH %d, and DIVL: %d\n ", RTC->DIVH ,RTC->DIVL);
 800020c:	4b1d      	ldr	r3, [pc, #116]	; (8000284 <main+0xb4>)
 800020e:	691b      	ldr	r3, [r3, #16]
 8000210:	4a1c      	ldr	r2, [pc, #112]	; (8000284 <main+0xb4>)
 8000212:	6952      	ldr	r2, [r2, #20]
 8000214:	4619      	mov	r1, r3
 8000216:	481d      	ldr	r0, [pc, #116]	; (800028c <main+0xbc>)
 8000218:	f001 fe72 	bl	8001f00 <iprintf>
	  	printf("CHEKC RTC_ CNTH  %d, and CNTL: %d\n" , RTC->CNTH ,RTC->CNTL);
 800021c:	4b19      	ldr	r3, [pc, #100]	; (8000284 <main+0xb4>)
 800021e:	699b      	ldr	r3, [r3, #24]
 8000220:	4a18      	ldr	r2, [pc, #96]	; (8000284 <main+0xb4>)
 8000222:	69d2      	ldr	r2, [r2, #28]
 8000224:	4619      	mov	r1, r3
 8000226:	481a      	ldr	r0, [pc, #104]	; (8000290 <main+0xc0>)
 8000228:	f001 fe6a 	bl	8001f00 <iprintf>
	  	printf("CHEKC RTC_ ANRL: %d, and ANRH: %d\n" , RTC->ALRH ,RTC->ALRL);
 800022c:	4b15      	ldr	r3, [pc, #84]	; (8000284 <main+0xb4>)
 800022e:	6a1b      	ldr	r3, [r3, #32]
 8000230:	4a14      	ldr	r2, [pc, #80]	; (8000284 <main+0xb4>)
 8000232:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000234:	4619      	mov	r1, r3
 8000236:	4817      	ldr	r0, [pc, #92]	; (8000294 <main+0xc4>)
 8000238:	f001 fe62 	bl	8001f00 <iprintf>
	  	if (READ_BIT(RTC->CRL, RTC_CRL_ALRF)!=0) {
 800023c:	4b11      	ldr	r3, [pc, #68]	; (8000284 <main+0xb4>)
 800023e:	685b      	ldr	r3, [r3, #4]
 8000240:	f003 0302 	and.w	r3, r3, #2
 8000244:	2b00      	cmp	r3, #0
 8000246:	d0d4      	beq.n	80001f2 <main+0x22>
	  		printf("Alter alrm");
 8000248:	4813      	ldr	r0, [pc, #76]	; (8000298 <main+0xc8>)
 800024a:	f001 fe59 	bl	8001f00 <iprintf>
	  		CLEAR_BIT(RTC->CRL, RTC_CRL_ALRF);
 800024e:	4b0d      	ldr	r3, [pc, #52]	; (8000284 <main+0xb4>)
 8000250:	685b      	ldr	r3, [r3, #4]
 8000252:	4a0c      	ldr	r2, [pc, #48]	; (8000284 <main+0xb4>)
 8000254:	f023 0302 	bic.w	r3, r3, #2
 8000258:	6053      	str	r3, [r2, #4]
	  		KIET_revise();
 800025a:	f000 fa25 	bl	80006a8 <KIET_revise>
	  		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, SET);
 800025e:	2201      	movs	r2, #1
 8000260:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000264:	480d      	ldr	r0, [pc, #52]	; (800029c <main+0xcc>)
 8000266:	f000 feef 	bl	8001048 <HAL_GPIO_WritePin>
	  		HAL_Delay(100);
 800026a:	2064      	movs	r0, #100	; 0x64
 800026c:	f000 fc60 	bl	8000b30 <HAL_Delay>
	  		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, RESET);
 8000270:	2200      	movs	r2, #0
 8000272:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000276:	4809      	ldr	r0, [pc, #36]	; (800029c <main+0xcc>)
 8000278:	f000 fee6 	bl	8001048 <HAL_GPIO_WritePin>
	  KIET_ToggleLED();
 800027c:	e7b9      	b.n	80001f2 <main+0x22>
 800027e:	bf00      	nop
 8000280:	08002cc4 	.word	0x08002cc4
 8000284:	40002800 	.word	0x40002800
 8000288:	08002cd4 	.word	0x08002cd4
 800028c:	08002cec 	.word	0x08002cec
 8000290:	08002d10 	.word	0x08002d10
 8000294:	08002d34 	.word	0x08002d34
 8000298:	08002d58 	.word	0x08002d58
 800029c:	40010c00 	.word	0x40010c00

080002a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002a0:	b580      	push	{r7, lr}
 80002a2:	b094      	sub	sp, #80	; 0x50
 80002a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002a6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80002aa:	2228      	movs	r2, #40	; 0x28
 80002ac:	2100      	movs	r1, #0
 80002ae:	4618      	mov	r0, r3
 80002b0:	f001 ff6c 	bl	800218c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002b4:	f107 0314 	add.w	r3, r7, #20
 80002b8:	2200      	movs	r2, #0
 80002ba:	601a      	str	r2, [r3, #0]
 80002bc:	605a      	str	r2, [r3, #4]
 80002be:	609a      	str	r2, [r3, #8]
 80002c0:	60da      	str	r2, [r3, #12]
 80002c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002c4:	1d3b      	adds	r3, r7, #4
 80002c6:	2200      	movs	r2, #0
 80002c8:	601a      	str	r2, [r3, #0]
 80002ca:	605a      	str	r2, [r3, #4]
 80002cc:	609a      	str	r2, [r3, #8]
 80002ce:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80002d0:	2309      	movs	r3, #9
 80002d2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80002d4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80002d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80002da:	2300      	movs	r3, #0
 80002dc:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002de:	2301      	movs	r3, #1
 80002e0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80002e2:	2301      	movs	r3, #1
 80002e4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002e6:	2302      	movs	r3, #2
 80002e8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80002ea:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80002ee:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80002f0:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80002f4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002f6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80002fa:	4618      	mov	r0, r3
 80002fc:	f001 f81a 	bl	8001334 <HAL_RCC_OscConfig>
 8000300:	4603      	mov	r3, r0
 8000302:	2b00      	cmp	r3, #0
 8000304:	d001      	beq.n	800030a <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8000306:	f000 fa19 	bl	800073c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800030a:	230f      	movs	r3, #15
 800030c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800030e:	2302      	movs	r3, #2
 8000310:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000312:	2300      	movs	r3, #0
 8000314:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000316:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800031a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800031c:	2300      	movs	r3, #0
 800031e:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000320:	f107 0314 	add.w	r3, r7, #20
 8000324:	2102      	movs	r1, #2
 8000326:	4618      	mov	r0, r3
 8000328:	f001 fa86 	bl	8001838 <HAL_RCC_ClockConfig>
 800032c:	4603      	mov	r3, r0
 800032e:	2b00      	cmp	r3, #0
 8000330:	d001      	beq.n	8000336 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000332:	f000 fa03 	bl	800073c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000336:	2301      	movs	r3, #1
 8000338:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800033a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800033e:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000340:	1d3b      	adds	r3, r7, #4
 8000342:	4618      	mov	r0, r3
 8000344:	f001 fbf2 	bl	8001b2c <HAL_RCCEx_PeriphCLKConfig>
 8000348:	4603      	mov	r3, r0
 800034a:	2b00      	cmp	r3, #0
 800034c:	d001      	beq.n	8000352 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800034e:	f000 f9f5 	bl	800073c <Error_Handler>
  }
}
 8000352:	bf00      	nop
 8000354:	3750      	adds	r7, #80	; 0x50
 8000356:	46bd      	mov	sp, r7
 8000358:	bd80      	pop	{r7, pc}
	...

0800035c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800035c:	b580      	push	{r7, lr}
 800035e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000360:	4b12      	ldr	r3, [pc, #72]	; (80003ac <MX_I2C2_Init+0x50>)
 8000362:	4a13      	ldr	r2, [pc, #76]	; (80003b0 <MX_I2C2_Init+0x54>)
 8000364:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000366:	4b11      	ldr	r3, [pc, #68]	; (80003ac <MX_I2C2_Init+0x50>)
 8000368:	4a12      	ldr	r2, [pc, #72]	; (80003b4 <MX_I2C2_Init+0x58>)
 800036a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800036c:	4b0f      	ldr	r3, [pc, #60]	; (80003ac <MX_I2C2_Init+0x50>)
 800036e:	2200      	movs	r2, #0
 8000370:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000372:	4b0e      	ldr	r3, [pc, #56]	; (80003ac <MX_I2C2_Init+0x50>)
 8000374:	2200      	movs	r2, #0
 8000376:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000378:	4b0c      	ldr	r3, [pc, #48]	; (80003ac <MX_I2C2_Init+0x50>)
 800037a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800037e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000380:	4b0a      	ldr	r3, [pc, #40]	; (80003ac <MX_I2C2_Init+0x50>)
 8000382:	2200      	movs	r2, #0
 8000384:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000386:	4b09      	ldr	r3, [pc, #36]	; (80003ac <MX_I2C2_Init+0x50>)
 8000388:	2200      	movs	r2, #0
 800038a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800038c:	4b07      	ldr	r3, [pc, #28]	; (80003ac <MX_I2C2_Init+0x50>)
 800038e:	2200      	movs	r2, #0
 8000390:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000392:	4b06      	ldr	r3, [pc, #24]	; (80003ac <MX_I2C2_Init+0x50>)
 8000394:	2200      	movs	r2, #0
 8000396:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000398:	4804      	ldr	r0, [pc, #16]	; (80003ac <MX_I2C2_Init+0x50>)
 800039a:	f000 fe87 	bl	80010ac <HAL_I2C_Init>
 800039e:	4603      	mov	r3, r0
 80003a0:	2b00      	cmp	r3, #0
 80003a2:	d001      	beq.n	80003a8 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80003a4:	f000 f9ca 	bl	800073c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80003a8:	bf00      	nop
 80003aa:	bd80      	pop	{r7, pc}
 80003ac:	20000084 	.word	0x20000084
 80003b0:	40005800 	.word	0x40005800
 80003b4:	000186a0 	.word	0x000186a0

080003b8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80003bc:	4b17      	ldr	r3, [pc, #92]	; (800041c <MX_SPI1_Init+0x64>)
 80003be:	4a18      	ldr	r2, [pc, #96]	; (8000420 <MX_SPI1_Init+0x68>)
 80003c0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80003c2:	4b16      	ldr	r3, [pc, #88]	; (800041c <MX_SPI1_Init+0x64>)
 80003c4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80003c8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80003ca:	4b14      	ldr	r3, [pc, #80]	; (800041c <MX_SPI1_Init+0x64>)
 80003cc:	2200      	movs	r2, #0
 80003ce:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80003d0:	4b12      	ldr	r3, [pc, #72]	; (800041c <MX_SPI1_Init+0x64>)
 80003d2:	2200      	movs	r2, #0
 80003d4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80003d6:	4b11      	ldr	r3, [pc, #68]	; (800041c <MX_SPI1_Init+0x64>)
 80003d8:	2200      	movs	r2, #0
 80003da:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80003dc:	4b0f      	ldr	r3, [pc, #60]	; (800041c <MX_SPI1_Init+0x64>)
 80003de:	2200      	movs	r2, #0
 80003e0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80003e2:	4b0e      	ldr	r3, [pc, #56]	; (800041c <MX_SPI1_Init+0x64>)
 80003e4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80003e8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80003ea:	4b0c      	ldr	r3, [pc, #48]	; (800041c <MX_SPI1_Init+0x64>)
 80003ec:	2210      	movs	r2, #16
 80003ee:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80003f0:	4b0a      	ldr	r3, [pc, #40]	; (800041c <MX_SPI1_Init+0x64>)
 80003f2:	2200      	movs	r2, #0
 80003f4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80003f6:	4b09      	ldr	r3, [pc, #36]	; (800041c <MX_SPI1_Init+0x64>)
 80003f8:	2200      	movs	r2, #0
 80003fa:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80003fc:	4b07      	ldr	r3, [pc, #28]	; (800041c <MX_SPI1_Init+0x64>)
 80003fe:	2200      	movs	r2, #0
 8000400:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000402:	4b06      	ldr	r3, [pc, #24]	; (800041c <MX_SPI1_Init+0x64>)
 8000404:	220a      	movs	r2, #10
 8000406:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000408:	4804      	ldr	r0, [pc, #16]	; (800041c <MX_SPI1_Init+0x64>)
 800040a:	f001 fc45 	bl	8001c98 <HAL_SPI_Init>
 800040e:	4603      	mov	r3, r0
 8000410:	2b00      	cmp	r3, #0
 8000412:	d001      	beq.n	8000418 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000414:	f000 f992 	bl	800073c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000418:	bf00      	nop
 800041a:	bd80      	pop	{r7, pc}
 800041c:	200000d8 	.word	0x200000d8
 8000420:	40013000 	.word	0x40013000

08000424 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000424:	b580      	push	{r7, lr}
 8000426:	b088      	sub	sp, #32
 8000428:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800042a:	f107 0310 	add.w	r3, r7, #16
 800042e:	2200      	movs	r2, #0
 8000430:	601a      	str	r2, [r3, #0]
 8000432:	605a      	str	r2, [r3, #4]
 8000434:	609a      	str	r2, [r3, #8]
 8000436:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000438:	4b24      	ldr	r3, [pc, #144]	; (80004cc <MX_GPIO_Init+0xa8>)
 800043a:	699b      	ldr	r3, [r3, #24]
 800043c:	4a23      	ldr	r2, [pc, #140]	; (80004cc <MX_GPIO_Init+0xa8>)
 800043e:	f043 0310 	orr.w	r3, r3, #16
 8000442:	6193      	str	r3, [r2, #24]
 8000444:	4b21      	ldr	r3, [pc, #132]	; (80004cc <MX_GPIO_Init+0xa8>)
 8000446:	699b      	ldr	r3, [r3, #24]
 8000448:	f003 0310 	and.w	r3, r3, #16
 800044c:	60fb      	str	r3, [r7, #12]
 800044e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000450:	4b1e      	ldr	r3, [pc, #120]	; (80004cc <MX_GPIO_Init+0xa8>)
 8000452:	699b      	ldr	r3, [r3, #24]
 8000454:	4a1d      	ldr	r2, [pc, #116]	; (80004cc <MX_GPIO_Init+0xa8>)
 8000456:	f043 0320 	orr.w	r3, r3, #32
 800045a:	6193      	str	r3, [r2, #24]
 800045c:	4b1b      	ldr	r3, [pc, #108]	; (80004cc <MX_GPIO_Init+0xa8>)
 800045e:	699b      	ldr	r3, [r3, #24]
 8000460:	f003 0320 	and.w	r3, r3, #32
 8000464:	60bb      	str	r3, [r7, #8]
 8000466:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000468:	4b18      	ldr	r3, [pc, #96]	; (80004cc <MX_GPIO_Init+0xa8>)
 800046a:	699b      	ldr	r3, [r3, #24]
 800046c:	4a17      	ldr	r2, [pc, #92]	; (80004cc <MX_GPIO_Init+0xa8>)
 800046e:	f043 0304 	orr.w	r3, r3, #4
 8000472:	6193      	str	r3, [r2, #24]
 8000474:	4b15      	ldr	r3, [pc, #84]	; (80004cc <MX_GPIO_Init+0xa8>)
 8000476:	699b      	ldr	r3, [r3, #24]
 8000478:	f003 0304 	and.w	r3, r3, #4
 800047c:	607b      	str	r3, [r7, #4]
 800047e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000480:	4b12      	ldr	r3, [pc, #72]	; (80004cc <MX_GPIO_Init+0xa8>)
 8000482:	699b      	ldr	r3, [r3, #24]
 8000484:	4a11      	ldr	r2, [pc, #68]	; (80004cc <MX_GPIO_Init+0xa8>)
 8000486:	f043 0308 	orr.w	r3, r3, #8
 800048a:	6193      	str	r3, [r2, #24]
 800048c:	4b0f      	ldr	r3, [pc, #60]	; (80004cc <MX_GPIO_Init+0xa8>)
 800048e:	699b      	ldr	r3, [r3, #24]
 8000490:	f003 0308 	and.w	r3, r3, #8
 8000494:	603b      	str	r3, [r7, #0]
 8000496:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 8000498:	2201      	movs	r2, #1
 800049a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800049e:	480c      	ldr	r0, [pc, #48]	; (80004d0 <MX_GPIO_Init+0xac>)
 80004a0:	f000 fdd2 	bl	8001048 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80004a4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80004a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004aa:	2301      	movs	r3, #1
 80004ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80004ae:	2302      	movs	r3, #2
 80004b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004b2:	2302      	movs	r3, #2
 80004b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004b6:	f107 0310 	add.w	r3, r7, #16
 80004ba:	4619      	mov	r1, r3
 80004bc:	4804      	ldr	r0, [pc, #16]	; (80004d0 <MX_GPIO_Init+0xac>)
 80004be:	f000 fc3f 	bl	8000d40 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80004c2:	bf00      	nop
 80004c4:	3720      	adds	r7, #32
 80004c6:	46bd      	mov	sp, r7
 80004c8:	bd80      	pop	{r7, pc}
 80004ca:	bf00      	nop
 80004cc:	40021000 	.word	0x40021000
 80004d0:	40010c00 	.word	0x40010c00

080004d4 <KIET_RTC_Init>:

/* USER CODE BEGIN 4 */

void KIET_RTC_Init(){
 80004d4:	b580      	push	{r7, lr}
 80004d6:	b082      	sub	sp, #8
 80004d8:	af00      	add	r7, sp, #0
	/** @note */

	SET_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN);
 80004da:	4b28      	ldr	r3, [pc, #160]	; (800057c <KIET_RTC_Init+0xa8>)
 80004dc:	69db      	ldr	r3, [r3, #28]
 80004de:	4a27      	ldr	r2, [pc, #156]	; (800057c <KIET_RTC_Init+0xa8>)
 80004e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80004e4:	61d3      	str	r3, [r2, #28]

	SET_BIT(RCC->APB1ENR, RCC_APB1ENR_BKPEN);
 80004e6:	4b25      	ldr	r3, [pc, #148]	; (800057c <KIET_RTC_Init+0xa8>)
 80004e8:	69db      	ldr	r3, [r3, #28]
 80004ea:	4a24      	ldr	r2, [pc, #144]	; (800057c <KIET_RTC_Init+0xa8>)
 80004ec:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80004f0:	61d3      	str	r3, [r2, #28]

	SET_BIT(PWR->CR, PWR_CR_DBP);
 80004f2:	4b23      	ldr	r3, [pc, #140]	; (8000580 <KIET_RTC_Init+0xac>)
 80004f4:	681b      	ldr	r3, [r3, #0]
 80004f6:	4a22      	ldr	r2, [pc, #136]	; (8000580 <KIET_RTC_Init+0xac>)
 80004f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80004fc:	6013      	str	r3, [r2, #0]

	printf("CHEKC POINT -1: %d\n", READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY));
 80004fe:	4b1f      	ldr	r3, [pc, #124]	; (800057c <KIET_RTC_Init+0xa8>)
 8000500:	6a1b      	ldr	r3, [r3, #32]
 8000502:	f003 0302 	and.w	r3, r3, #2
 8000506:	4619      	mov	r1, r3
 8000508:	481e      	ldr	r0, [pc, #120]	; (8000584 <KIET_RTC_Init+0xb0>)
 800050a:	f001 fcf9 	bl	8001f00 <iprintf>
	SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800050e:	4b1b      	ldr	r3, [pc, #108]	; (800057c <KIET_RTC_Init+0xa8>)
 8000510:	6a1b      	ldr	r3, [r3, #32]
 8000512:	4a1a      	ldr	r2, [pc, #104]	; (800057c <KIET_RTC_Init+0xa8>)
 8000514:	f043 0301 	orr.w	r3, r3, #1
 8000518:	6213      	str	r3, [r2, #32]
	uint8_t count = 0;
 800051a:	2300      	movs	r3, #0
 800051c:	71fb      	strb	r3, [r7, #7]

	while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY)==0) {
 800051e:	e009      	b.n	8000534 <KIET_RTC_Init+0x60>
		count++;
 8000520:	79fb      	ldrb	r3, [r7, #7]
 8000522:	3301      	adds	r3, #1
 8000524:	71fb      	strb	r3, [r7, #7]
		if (count>100) {
 8000526:	79fb      	ldrb	r3, [r7, #7]
 8000528:	2b64      	cmp	r3, #100	; 0x64
 800052a:	d903      	bls.n	8000534 <KIET_RTC_Init+0x60>
			printf("Have a problem for connecting the External Crystal Clock!");
 800052c:	4816      	ldr	r0, [pc, #88]	; (8000588 <KIET_RTC_Init+0xb4>)
 800052e:	f001 fce7 	bl	8001f00 <iprintf>
			break;
 8000532:	e005      	b.n	8000540 <KIET_RTC_Init+0x6c>
	while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY)==0) {
 8000534:	4b11      	ldr	r3, [pc, #68]	; (800057c <KIET_RTC_Init+0xa8>)
 8000536:	6a1b      	ldr	r3, [r3, #32]
 8000538:	f003 0302 	and.w	r3, r3, #2
 800053c:	2b00      	cmp	r3, #0
 800053e:	d0ef      	beq.n	8000520 <KIET_RTC_Init+0x4c>
		} else;
	}

	SET_BIT(RCC->BDCR, 9);
 8000540:	4b0e      	ldr	r3, [pc, #56]	; (800057c <KIET_RTC_Init+0xa8>)
 8000542:	6a1b      	ldr	r3, [r3, #32]
 8000544:	4a0d      	ldr	r2, [pc, #52]	; (800057c <KIET_RTC_Init+0xa8>)
 8000546:	f043 0309 	orr.w	r3, r3, #9
 800054a:	6213      	str	r3, [r2, #32]
	CLEAR_BIT(RCC->BDCR, 8);
 800054c:	4b0b      	ldr	r3, [pc, #44]	; (800057c <KIET_RTC_Init+0xa8>)
 800054e:	6a1b      	ldr	r3, [r3, #32]
 8000550:	4a0a      	ldr	r2, [pc, #40]	; (800057c <KIET_RTC_Init+0xa8>)
 8000552:	f023 0308 	bic.w	r3, r3, #8
 8000556:	6213      	str	r3, [r2, #32]
	SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8000558:	4b08      	ldr	r3, [pc, #32]	; (800057c <KIET_RTC_Init+0xa8>)
 800055a:	6a1b      	ldr	r3, [r3, #32]
 800055c:	4a07      	ldr	r2, [pc, #28]	; (800057c <KIET_RTC_Init+0xa8>)
 800055e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000562:	6213      	str	r3, [r2, #32]
	printf("CHEKC POINT -1: %d\n", RCC->BDCR);
 8000564:	4b05      	ldr	r3, [pc, #20]	; (800057c <KIET_RTC_Init+0xa8>)
 8000566:	6a1b      	ldr	r3, [r3, #32]
 8000568:	4619      	mov	r1, r3
 800056a:	4806      	ldr	r0, [pc, #24]	; (8000584 <KIET_RTC_Init+0xb0>)
 800056c:	f001 fcc8 	bl	8001f00 <iprintf>
	 * 10: LSI oscillator clock used as RTC clock
	 * 11: HSE oscillator clock divided by 128 used as RTC clock*/



	KIET_configure_rtc_register();
 8000570:	f000 f80c 	bl	800058c <KIET_configure_rtc_register>
}
 8000574:	bf00      	nop
 8000576:	3708      	adds	r7, #8
 8000578:	46bd      	mov	sp, r7
 800057a:	bd80      	pop	{r7, pc}
 800057c:	40021000 	.word	0x40021000
 8000580:	40007000 	.word	0x40007000
 8000584:	08002d64 	.word	0x08002d64
 8000588:	08002d78 	.word	0x08002d78

0800058c <KIET_configure_rtc_register>:



void KIET_configure_rtc_register() {
 800058c:	b580      	push	{r7, lr}
 800058e:	af00      	add	r7, sp, #0
	/* 1. Poll RTOFF, wait until its value goes to ‘1
	 * 2. Set the CNF bit to enter configuration mode
	 * 3. Write to one or more RTC registers
	 * 4. Clear the CNF bit to exit configuration mode
	 * 5. Poll RTOFF, wait until its value goes to ‘1’ to check the end of the write operation*/
	printf("CHEKC POINT 0: %d\n", READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY)); //OKEE ==> VẤn đ�? ở CLOK chưa được kết nối vào
 8000590:	4b3b      	ldr	r3, [pc, #236]	; (8000680 <KIET_configure_rtc_register+0xf4>)
 8000592:	6a1b      	ldr	r3, [r3, #32]
 8000594:	f003 0302 	and.w	r3, r3, #2
 8000598:	4619      	mov	r1, r3
 800059a:	483a      	ldr	r0, [pc, #232]	; (8000684 <KIET_configure_rtc_register+0xf8>)
 800059c:	f001 fcb0 	bl	8001f00 <iprintf>
	while (READ_BIT(RTC->CRL, RTC_CRL_RTOFF)==0) {printf("HAL_L1_Check RTOFF\n");}
 80005a0:	e002      	b.n	80005a8 <KIET_configure_rtc_register+0x1c>
 80005a2:	4839      	ldr	r0, [pc, #228]	; (8000688 <KIET_configure_rtc_register+0xfc>)
 80005a4:	f001 fd12 	bl	8001fcc <puts>
 80005a8:	4b38      	ldr	r3, [pc, #224]	; (800068c <KIET_configure_rtc_register+0x100>)
 80005aa:	685b      	ldr	r3, [r3, #4]
 80005ac:	f003 0320 	and.w	r3, r3, #32
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d0f6      	beq.n	80005a2 <KIET_configure_rtc_register+0x16>
	SET_BIT(RTC->CRL, RTC_CRL_CNF);
 80005b4:	4b35      	ldr	r3, [pc, #212]	; (800068c <KIET_configure_rtc_register+0x100>)
 80005b6:	685b      	ldr	r3, [r3, #4]
 80005b8:	4a34      	ldr	r2, [pc, #208]	; (800068c <KIET_configure_rtc_register+0x100>)
 80005ba:	f043 0310 	orr.w	r3, r3, #16
 80005be:	6053      	str	r3, [r2, #4]
	printf("CHEKC POINT 1: %d\n", READ_BIT(RTC->CRL, RTC_CRL_RTOFF));
 80005c0:	4b32      	ldr	r3, [pc, #200]	; (800068c <KIET_configure_rtc_register+0x100>)
 80005c2:	685b      	ldr	r3, [r3, #4]
 80005c4:	f003 0320 	and.w	r3, r3, #32
 80005c8:	4619      	mov	r1, r3
 80005ca:	4831      	ldr	r0, [pc, #196]	; (8000690 <KIET_configure_rtc_register+0x104>)
 80005cc:	f001 fc98 	bl	8001f00 <iprintf>
	/*Begin for writing to RTC Register - Write one or more RTC register*/
	RTC->PRLH = 0U;
 80005d0:	4b2e      	ldr	r3, [pc, #184]	; (800068c <KIET_configure_rtc_register+0x100>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	609a      	str	r2, [r3, #8]
	RTC->PRLL = 0x7FFFU;
 80005d6:	4b2d      	ldr	r3, [pc, #180]	; (800068c <KIET_configure_rtc_register+0x100>)
 80005d8:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80005dc:	60da      	str	r2, [r3, #12]
	printf("CHEKC POINT 2: %d\n", READ_BIT(RTC->CRL, RTC_CRL_RTOFF));
 80005de:	4b2b      	ldr	r3, [pc, #172]	; (800068c <KIET_configure_rtc_register+0x100>)
 80005e0:	685b      	ldr	r3, [r3, #4]
 80005e2:	f003 0320 	and.w	r3, r3, #32
 80005e6:	4619      	mov	r1, r3
 80005e8:	482a      	ldr	r0, [pc, #168]	; (8000694 <KIET_configure_rtc_register+0x108>)
 80005ea:	f001 fc89 	bl	8001f00 <iprintf>
	RTC->DIVH = 0x0000U;
 80005ee:	4b27      	ldr	r3, [pc, #156]	; (800068c <KIET_configure_rtc_register+0x100>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	611a      	str	r2, [r3, #16]
	RTC->DIVL = 0x8000U;
 80005f4:	4b25      	ldr	r3, [pc, #148]	; (800068c <KIET_configure_rtc_register+0x100>)
 80005f6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80005fa:	615a      	str	r2, [r3, #20]
	printf("CHEKC POINT 3: %d\n", READ_BIT(RTC->CRL, RTC_CRL_RTOFF));
 80005fc:	4b23      	ldr	r3, [pc, #140]	; (800068c <KIET_configure_rtc_register+0x100>)
 80005fe:	685b      	ldr	r3, [r3, #4]
 8000600:	f003 0320 	and.w	r3, r3, #32
 8000604:	4619      	mov	r1, r3
 8000606:	4824      	ldr	r0, [pc, #144]	; (8000698 <KIET_configure_rtc_register+0x10c>)
 8000608:	f001 fc7a 	bl	8001f00 <iprintf>
	RTC->CNTH = 0x0000U;
 800060c:	4b1f      	ldr	r3, [pc, #124]	; (800068c <KIET_configure_rtc_register+0x100>)
 800060e:	2200      	movs	r2, #0
 8000610:	619a      	str	r2, [r3, #24]
	RTC->CNTL = 0x0000U;
 8000612:	4b1e      	ldr	r3, [pc, #120]	; (800068c <KIET_configure_rtc_register+0x100>)
 8000614:	2200      	movs	r2, #0
 8000616:	61da      	str	r2, [r3, #28]

	RTC->ALRH = 0x0000U;
 8000618:	4b1c      	ldr	r3, [pc, #112]	; (800068c <KIET_configure_rtc_register+0x100>)
 800061a:	2200      	movs	r2, #0
 800061c:	621a      	str	r2, [r3, #32]
	RTC->ALRL = 0x0004U;
 800061e:	4b1b      	ldr	r3, [pc, #108]	; (800068c <KIET_configure_rtc_register+0x100>)
 8000620:	2204      	movs	r2, #4
 8000622:	625a      	str	r2, [r3, #36]	; 0x24
	SET_BIT(RTC->CRH, RTC_CRH_ALRIE);
 8000624:	4b19      	ldr	r3, [pc, #100]	; (800068c <KIET_configure_rtc_register+0x100>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	4a18      	ldr	r2, [pc, #96]	; (800068c <KIET_configure_rtc_register+0x100>)
 800062a:	f043 0302 	orr.w	r3, r3, #2
 800062e:	6013      	str	r3, [r2, #0]
	SET_BIT(RTC->CRH, RTC_CRH_OWIE);
 8000630:	4b16      	ldr	r3, [pc, #88]	; (800068c <KIET_configure_rtc_register+0x100>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	4a15      	ldr	r2, [pc, #84]	; (800068c <KIET_configure_rtc_register+0x100>)
 8000636:	f043 0304 	orr.w	r3, r3, #4
 800063a:	6013      	str	r3, [r2, #0]
	//	SET_BIT(RTC->CRH, RTC_CRH_SECIE);
	/*End of writing to RTC register*/
	CLEAR_BIT(RTC->CRL, RTC_CRL_CNF);
 800063c:	4b13      	ldr	r3, [pc, #76]	; (800068c <KIET_configure_rtc_register+0x100>)
 800063e:	685b      	ldr	r3, [r3, #4]
 8000640:	4a12      	ldr	r2, [pc, #72]	; (800068c <KIET_configure_rtc_register+0x100>)
 8000642:	f023 0310 	bic.w	r3, r3, #16
 8000646:	6053      	str	r3, [r2, #4]
	printf("CHEKC POINT 4: %d\n", READ_BIT(RTC->CRL, RTC_CRL_RTOFF));
 8000648:	4b10      	ldr	r3, [pc, #64]	; (800068c <KIET_configure_rtc_register+0x100>)
 800064a:	685b      	ldr	r3, [r3, #4]
 800064c:	f003 0320 	and.w	r3, r3, #32
 8000650:	4619      	mov	r1, r3
 8000652:	4812      	ldr	r0, [pc, #72]	; (800069c <KIET_configure_rtc_register+0x110>)
 8000654:	f001 fc54 	bl	8001f00 <iprintf>
	while (READ_BIT(RTC->CRL, RTC_CRL_RTOFF)==0) {printf("HAL_L2_Ongoing in other command\n %d",READ_BIT(RTC->CRL, RTC_CRL_RTOFF) );}
 8000658:	e007      	b.n	800066a <KIET_configure_rtc_register+0xde>
 800065a:	4b0c      	ldr	r3, [pc, #48]	; (800068c <KIET_configure_rtc_register+0x100>)
 800065c:	685b      	ldr	r3, [r3, #4]
 800065e:	f003 0320 	and.w	r3, r3, #32
 8000662:	4619      	mov	r1, r3
 8000664:	480e      	ldr	r0, [pc, #56]	; (80006a0 <KIET_configure_rtc_register+0x114>)
 8000666:	f001 fc4b 	bl	8001f00 <iprintf>
 800066a:	4b08      	ldr	r3, [pc, #32]	; (800068c <KIET_configure_rtc_register+0x100>)
 800066c:	685b      	ldr	r3, [r3, #4]
 800066e:	f003 0320 	and.w	r3, r3, #32
 8000672:	2b00      	cmp	r3, #0
 8000674:	d0f1      	beq.n	800065a <KIET_configure_rtc_register+0xce>
	printf("Done configuration RTC\n");
 8000676:	480b      	ldr	r0, [pc, #44]	; (80006a4 <KIET_configure_rtc_register+0x118>)
 8000678:	f001 fca8 	bl	8001fcc <puts>

}
 800067c:	bf00      	nop
 800067e:	bd80      	pop	{r7, pc}
 8000680:	40021000 	.word	0x40021000
 8000684:	08002db4 	.word	0x08002db4
 8000688:	08002dc8 	.word	0x08002dc8
 800068c:	40002800 	.word	0x40002800
 8000690:	08002ddc 	.word	0x08002ddc
 8000694:	08002df0 	.word	0x08002df0
 8000698:	08002e04 	.word	0x08002e04
 800069c:	08002e18 	.word	0x08002e18
 80006a0:	08002e2c 	.word	0x08002e2c
 80006a4:	08002e50 	.word	0x08002e50

080006a8 <KIET_revise>:


void KIET_revise() {
 80006a8:	b580      	push	{r7, lr}
 80006aa:	af00      	add	r7, sp, #0
		while (READ_BIT(RTC->CRL, RTC_CRL_RTOFF)==0) {printf("HAL_L1_Check RTOFF\n");}
 80006ac:	e002      	b.n	80006b4 <KIET_revise+0xc>
 80006ae:	481a      	ldr	r0, [pc, #104]	; (8000718 <KIET_revise+0x70>)
 80006b0:	f001 fc8c 	bl	8001fcc <puts>
 80006b4:	4b19      	ldr	r3, [pc, #100]	; (800071c <KIET_revise+0x74>)
 80006b6:	685b      	ldr	r3, [r3, #4]
 80006b8:	f003 0320 	and.w	r3, r3, #32
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d0f6      	beq.n	80006ae <KIET_revise+0x6>
		SET_BIT(RTC->CRL, RTC_CRL_CNF);
 80006c0:	4b16      	ldr	r3, [pc, #88]	; (800071c <KIET_revise+0x74>)
 80006c2:	685b      	ldr	r3, [r3, #4]
 80006c4:	4a15      	ldr	r2, [pc, #84]	; (800071c <KIET_revise+0x74>)
 80006c6:	f043 0310 	orr.w	r3, r3, #16
 80006ca:	6053      	str	r3, [r2, #4]
		/*Begin for writing to RTC Register - Write one or more RTC register*/
		RTC->DIVH = 0x0000U;
 80006cc:	4b13      	ldr	r3, [pc, #76]	; (800071c <KIET_revise+0x74>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	611a      	str	r2, [r3, #16]
		RTC->DIVL = 0x8000U;
 80006d2:	4b12      	ldr	r3, [pc, #72]	; (800071c <KIET_revise+0x74>)
 80006d4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80006d8:	615a      	str	r2, [r3, #20]
		RTC->CNTH = 0x0000U;
 80006da:	4b10      	ldr	r3, [pc, #64]	; (800071c <KIET_revise+0x74>)
 80006dc:	2200      	movs	r2, #0
 80006de:	619a      	str	r2, [r3, #24]
		RTC->CNTL = 0x0000U;
 80006e0:	4b0e      	ldr	r3, [pc, #56]	; (800071c <KIET_revise+0x74>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	61da      	str	r2, [r3, #28]
		/*End of writing to RTC register*/
		CLEAR_BIT(RTC->CRL, RTC_CRL_CNF);
 80006e6:	4b0d      	ldr	r3, [pc, #52]	; (800071c <KIET_revise+0x74>)
 80006e8:	685b      	ldr	r3, [r3, #4]
 80006ea:	4a0c      	ldr	r2, [pc, #48]	; (800071c <KIET_revise+0x74>)
 80006ec:	f023 0310 	bic.w	r3, r3, #16
 80006f0:	6053      	str	r3, [r2, #4]
		while (READ_BIT(RTC->CRL, RTC_CRL_RTOFF)==0) {printf("HAL_L2_Ongoing in other command\n %d",READ_BIT(RTC->CRL, RTC_CRL_RTOFF) );}
 80006f2:	e007      	b.n	8000704 <KIET_revise+0x5c>
 80006f4:	4b09      	ldr	r3, [pc, #36]	; (800071c <KIET_revise+0x74>)
 80006f6:	685b      	ldr	r3, [r3, #4]
 80006f8:	f003 0320 	and.w	r3, r3, #32
 80006fc:	4619      	mov	r1, r3
 80006fe:	4808      	ldr	r0, [pc, #32]	; (8000720 <KIET_revise+0x78>)
 8000700:	f001 fbfe 	bl	8001f00 <iprintf>
 8000704:	4b05      	ldr	r3, [pc, #20]	; (800071c <KIET_revise+0x74>)
 8000706:	685b      	ldr	r3, [r3, #4]
 8000708:	f003 0320 	and.w	r3, r3, #32
 800070c:	2b00      	cmp	r3, #0
 800070e:	d0f1      	beq.n	80006f4 <KIET_revise+0x4c>
}
 8000710:	bf00      	nop
 8000712:	bf00      	nop
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	08002dc8 	.word	0x08002dc8
 800071c:	40002800 	.word	0x40002800
 8000720:	08002e2c 	.word	0x08002e2c

08000724 <KIET_ToggleLED>:
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
	HAL_Delay(100);
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
}

void KIET_ToggleLED() {
 8000724:	b580      	push	{r7, lr}
 8000726:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_9);
 8000728:	f44f 7100 	mov.w	r1, #512	; 0x200
 800072c:	4802      	ldr	r0, [pc, #8]	; (8000738 <KIET_ToggleLED+0x14>)
 800072e:	f000 fca3 	bl	8001078 <HAL_GPIO_TogglePin>
}
 8000732:	bf00      	nop
 8000734:	bd80      	pop	{r7, pc}
 8000736:	bf00      	nop
 8000738:	40010c00 	.word	0x40010c00

0800073c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800073c:	b480      	push	{r7}
 800073e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000740:	b672      	cpsid	i
}
 8000742:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000744:	e7fe      	b.n	8000744 <Error_Handler+0x8>
	...

08000748 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000748:	b480      	push	{r7}
 800074a:	b085      	sub	sp, #20
 800074c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800074e:	4b15      	ldr	r3, [pc, #84]	; (80007a4 <HAL_MspInit+0x5c>)
 8000750:	699b      	ldr	r3, [r3, #24]
 8000752:	4a14      	ldr	r2, [pc, #80]	; (80007a4 <HAL_MspInit+0x5c>)
 8000754:	f043 0301 	orr.w	r3, r3, #1
 8000758:	6193      	str	r3, [r2, #24]
 800075a:	4b12      	ldr	r3, [pc, #72]	; (80007a4 <HAL_MspInit+0x5c>)
 800075c:	699b      	ldr	r3, [r3, #24]
 800075e:	f003 0301 	and.w	r3, r3, #1
 8000762:	60bb      	str	r3, [r7, #8]
 8000764:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000766:	4b0f      	ldr	r3, [pc, #60]	; (80007a4 <HAL_MspInit+0x5c>)
 8000768:	69db      	ldr	r3, [r3, #28]
 800076a:	4a0e      	ldr	r2, [pc, #56]	; (80007a4 <HAL_MspInit+0x5c>)
 800076c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000770:	61d3      	str	r3, [r2, #28]
 8000772:	4b0c      	ldr	r3, [pc, #48]	; (80007a4 <HAL_MspInit+0x5c>)
 8000774:	69db      	ldr	r3, [r3, #28]
 8000776:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800077a:	607b      	str	r3, [r7, #4]
 800077c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800077e:	4b0a      	ldr	r3, [pc, #40]	; (80007a8 <HAL_MspInit+0x60>)
 8000780:	685b      	ldr	r3, [r3, #4]
 8000782:	60fb      	str	r3, [r7, #12]
 8000784:	68fb      	ldr	r3, [r7, #12]
 8000786:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800078a:	60fb      	str	r3, [r7, #12]
 800078c:	68fb      	ldr	r3, [r7, #12]
 800078e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000792:	60fb      	str	r3, [r7, #12]
 8000794:	4a04      	ldr	r2, [pc, #16]	; (80007a8 <HAL_MspInit+0x60>)
 8000796:	68fb      	ldr	r3, [r7, #12]
 8000798:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800079a:	bf00      	nop
 800079c:	3714      	adds	r7, #20
 800079e:	46bd      	mov	sp, r7
 80007a0:	bc80      	pop	{r7}
 80007a2:	4770      	bx	lr
 80007a4:	40021000 	.word	0x40021000
 80007a8:	40010000 	.word	0x40010000

080007ac <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b088      	sub	sp, #32
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007b4:	f107 0310 	add.w	r3, r7, #16
 80007b8:	2200      	movs	r2, #0
 80007ba:	601a      	str	r2, [r3, #0]
 80007bc:	605a      	str	r2, [r3, #4]
 80007be:	609a      	str	r2, [r3, #8]
 80007c0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	4a16      	ldr	r2, [pc, #88]	; (8000820 <HAL_I2C_MspInit+0x74>)
 80007c8:	4293      	cmp	r3, r2
 80007ca:	d124      	bne.n	8000816 <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007cc:	4b15      	ldr	r3, [pc, #84]	; (8000824 <HAL_I2C_MspInit+0x78>)
 80007ce:	699b      	ldr	r3, [r3, #24]
 80007d0:	4a14      	ldr	r2, [pc, #80]	; (8000824 <HAL_I2C_MspInit+0x78>)
 80007d2:	f043 0308 	orr.w	r3, r3, #8
 80007d6:	6193      	str	r3, [r2, #24]
 80007d8:	4b12      	ldr	r3, [pc, #72]	; (8000824 <HAL_I2C_MspInit+0x78>)
 80007da:	699b      	ldr	r3, [r3, #24]
 80007dc:	f003 0308 	and.w	r3, r3, #8
 80007e0:	60fb      	str	r3, [r7, #12]
 80007e2:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80007e4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80007e8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80007ea:	2312      	movs	r3, #18
 80007ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007ee:	2303      	movs	r3, #3
 80007f0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007f2:	f107 0310 	add.w	r3, r7, #16
 80007f6:	4619      	mov	r1, r3
 80007f8:	480b      	ldr	r0, [pc, #44]	; (8000828 <HAL_I2C_MspInit+0x7c>)
 80007fa:	f000 faa1 	bl	8000d40 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80007fe:	4b09      	ldr	r3, [pc, #36]	; (8000824 <HAL_I2C_MspInit+0x78>)
 8000800:	69db      	ldr	r3, [r3, #28]
 8000802:	4a08      	ldr	r2, [pc, #32]	; (8000824 <HAL_I2C_MspInit+0x78>)
 8000804:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000808:	61d3      	str	r3, [r2, #28]
 800080a:	4b06      	ldr	r3, [pc, #24]	; (8000824 <HAL_I2C_MspInit+0x78>)
 800080c:	69db      	ldr	r3, [r3, #28]
 800080e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000812:	60bb      	str	r3, [r7, #8]
 8000814:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8000816:	bf00      	nop
 8000818:	3720      	adds	r7, #32
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	40005800 	.word	0x40005800
 8000824:	40021000 	.word	0x40021000
 8000828:	40010c00 	.word	0x40010c00

0800082c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b088      	sub	sp, #32
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000834:	f107 0310 	add.w	r3, r7, #16
 8000838:	2200      	movs	r2, #0
 800083a:	601a      	str	r2, [r3, #0]
 800083c:	605a      	str	r2, [r3, #4]
 800083e:	609a      	str	r2, [r3, #8]
 8000840:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	4a1b      	ldr	r2, [pc, #108]	; (80008b4 <HAL_SPI_MspInit+0x88>)
 8000848:	4293      	cmp	r3, r2
 800084a:	d12f      	bne.n	80008ac <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800084c:	4b1a      	ldr	r3, [pc, #104]	; (80008b8 <HAL_SPI_MspInit+0x8c>)
 800084e:	699b      	ldr	r3, [r3, #24]
 8000850:	4a19      	ldr	r2, [pc, #100]	; (80008b8 <HAL_SPI_MspInit+0x8c>)
 8000852:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000856:	6193      	str	r3, [r2, #24]
 8000858:	4b17      	ldr	r3, [pc, #92]	; (80008b8 <HAL_SPI_MspInit+0x8c>)
 800085a:	699b      	ldr	r3, [r3, #24]
 800085c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000860:	60fb      	str	r3, [r7, #12]
 8000862:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000864:	4b14      	ldr	r3, [pc, #80]	; (80008b8 <HAL_SPI_MspInit+0x8c>)
 8000866:	699b      	ldr	r3, [r3, #24]
 8000868:	4a13      	ldr	r2, [pc, #76]	; (80008b8 <HAL_SPI_MspInit+0x8c>)
 800086a:	f043 0304 	orr.w	r3, r3, #4
 800086e:	6193      	str	r3, [r2, #24]
 8000870:	4b11      	ldr	r3, [pc, #68]	; (80008b8 <HAL_SPI_MspInit+0x8c>)
 8000872:	699b      	ldr	r3, [r3, #24]
 8000874:	f003 0304 	and.w	r3, r3, #4
 8000878:	60bb      	str	r3, [r7, #8]
 800087a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800087c:	23a0      	movs	r3, #160	; 0xa0
 800087e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000880:	2302      	movs	r3, #2
 8000882:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000884:	2303      	movs	r3, #3
 8000886:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000888:	f107 0310 	add.w	r3, r7, #16
 800088c:	4619      	mov	r1, r3
 800088e:	480b      	ldr	r0, [pc, #44]	; (80008bc <HAL_SPI_MspInit+0x90>)
 8000890:	f000 fa56 	bl	8000d40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000894:	2340      	movs	r3, #64	; 0x40
 8000896:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000898:	2300      	movs	r3, #0
 800089a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089c:	2300      	movs	r3, #0
 800089e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008a0:	f107 0310 	add.w	r3, r7, #16
 80008a4:	4619      	mov	r1, r3
 80008a6:	4805      	ldr	r0, [pc, #20]	; (80008bc <HAL_SPI_MspInit+0x90>)
 80008a8:	f000 fa4a 	bl	8000d40 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80008ac:	bf00      	nop
 80008ae:	3720      	adds	r7, #32
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bd80      	pop	{r7, pc}
 80008b4:	40013000 	.word	0x40013000
 80008b8:	40021000 	.word	0x40021000
 80008bc:	40010800 	.word	0x40010800

080008c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008c0:	b480      	push	{r7}
 80008c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80008c4:	e7fe      	b.n	80008c4 <NMI_Handler+0x4>

080008c6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008c6:	b480      	push	{r7}
 80008c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008ca:	e7fe      	b.n	80008ca <HardFault_Handler+0x4>

080008cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008cc:	b480      	push	{r7}
 80008ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008d0:	e7fe      	b.n	80008d0 <MemManage_Handler+0x4>

080008d2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008d2:	b480      	push	{r7}
 80008d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008d6:	e7fe      	b.n	80008d6 <BusFault_Handler+0x4>

080008d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008d8:	b480      	push	{r7}
 80008da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008dc:	e7fe      	b.n	80008dc <UsageFault_Handler+0x4>

080008de <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008de:	b480      	push	{r7}
 80008e0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008e2:	bf00      	nop
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bc80      	pop	{r7}
 80008e8:	4770      	bx	lr

080008ea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008ea:	b480      	push	{r7}
 80008ec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008ee:	bf00      	nop
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bc80      	pop	{r7}
 80008f4:	4770      	bx	lr

080008f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008f6:	b480      	push	{r7}
 80008f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008fa:	bf00      	nop
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bc80      	pop	{r7}
 8000900:	4770      	bx	lr

08000902 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000902:	b580      	push	{r7, lr}
 8000904:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000906:	f000 f8f7 	bl	8000af8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800090a:	bf00      	nop
 800090c:	bd80      	pop	{r7, pc}

0800090e <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800090e:	b580      	push	{r7, lr}
 8000910:	b086      	sub	sp, #24
 8000912:	af00      	add	r7, sp, #0
 8000914:	60f8      	str	r0, [r7, #12]
 8000916:	60b9      	str	r1, [r7, #8]
 8000918:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800091a:	2300      	movs	r3, #0
 800091c:	617b      	str	r3, [r7, #20]
 800091e:	e00a      	b.n	8000936 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000920:	f3af 8000 	nop.w
 8000924:	4601      	mov	r1, r0
 8000926:	68bb      	ldr	r3, [r7, #8]
 8000928:	1c5a      	adds	r2, r3, #1
 800092a:	60ba      	str	r2, [r7, #8]
 800092c:	b2ca      	uxtb	r2, r1
 800092e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000930:	697b      	ldr	r3, [r7, #20]
 8000932:	3301      	adds	r3, #1
 8000934:	617b      	str	r3, [r7, #20]
 8000936:	697a      	ldr	r2, [r7, #20]
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	429a      	cmp	r2, r3
 800093c:	dbf0      	blt.n	8000920 <_read+0x12>
  }

  return len;
 800093e:	687b      	ldr	r3, [r7, #4]
}
 8000940:	4618      	mov	r0, r3
 8000942:	3718      	adds	r7, #24
 8000944:	46bd      	mov	sp, r7
 8000946:	bd80      	pop	{r7, pc}

08000948 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000948:	b480      	push	{r7}
 800094a:	b083      	sub	sp, #12
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000950:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000954:	4618      	mov	r0, r3
 8000956:	370c      	adds	r7, #12
 8000958:	46bd      	mov	sp, r7
 800095a:	bc80      	pop	{r7}
 800095c:	4770      	bx	lr

0800095e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800095e:	b480      	push	{r7}
 8000960:	b083      	sub	sp, #12
 8000962:	af00      	add	r7, sp, #0
 8000964:	6078      	str	r0, [r7, #4]
 8000966:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000968:	683b      	ldr	r3, [r7, #0]
 800096a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800096e:	605a      	str	r2, [r3, #4]
  return 0;
 8000970:	2300      	movs	r3, #0
}
 8000972:	4618      	mov	r0, r3
 8000974:	370c      	adds	r7, #12
 8000976:	46bd      	mov	sp, r7
 8000978:	bc80      	pop	{r7}
 800097a:	4770      	bx	lr

0800097c <_isatty>:

int _isatty(int file)
{
 800097c:	b480      	push	{r7}
 800097e:	b083      	sub	sp, #12
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000984:	2301      	movs	r3, #1
}
 8000986:	4618      	mov	r0, r3
 8000988:	370c      	adds	r7, #12
 800098a:	46bd      	mov	sp, r7
 800098c:	bc80      	pop	{r7}
 800098e:	4770      	bx	lr

08000990 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000990:	b480      	push	{r7}
 8000992:	b085      	sub	sp, #20
 8000994:	af00      	add	r7, sp, #0
 8000996:	60f8      	str	r0, [r7, #12]
 8000998:	60b9      	str	r1, [r7, #8]
 800099a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800099c:	2300      	movs	r3, #0
}
 800099e:	4618      	mov	r0, r3
 80009a0:	3714      	adds	r7, #20
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bc80      	pop	{r7}
 80009a6:	4770      	bx	lr

080009a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b086      	sub	sp, #24
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009b0:	4a14      	ldr	r2, [pc, #80]	; (8000a04 <_sbrk+0x5c>)
 80009b2:	4b15      	ldr	r3, [pc, #84]	; (8000a08 <_sbrk+0x60>)
 80009b4:	1ad3      	subs	r3, r2, r3
 80009b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009b8:	697b      	ldr	r3, [r7, #20]
 80009ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009bc:	4b13      	ldr	r3, [pc, #76]	; (8000a0c <_sbrk+0x64>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d102      	bne.n	80009ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009c4:	4b11      	ldr	r3, [pc, #68]	; (8000a0c <_sbrk+0x64>)
 80009c6:	4a12      	ldr	r2, [pc, #72]	; (8000a10 <_sbrk+0x68>)
 80009c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009ca:	4b10      	ldr	r3, [pc, #64]	; (8000a0c <_sbrk+0x64>)
 80009cc:	681a      	ldr	r2, [r3, #0]
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	4413      	add	r3, r2
 80009d2:	693a      	ldr	r2, [r7, #16]
 80009d4:	429a      	cmp	r2, r3
 80009d6:	d207      	bcs.n	80009e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009d8:	f001 fc26 	bl	8002228 <__errno>
 80009dc:	4603      	mov	r3, r0
 80009de:	220c      	movs	r2, #12
 80009e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009e2:	f04f 33ff 	mov.w	r3, #4294967295
 80009e6:	e009      	b.n	80009fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009e8:	4b08      	ldr	r3, [pc, #32]	; (8000a0c <_sbrk+0x64>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009ee:	4b07      	ldr	r3, [pc, #28]	; (8000a0c <_sbrk+0x64>)
 80009f0:	681a      	ldr	r2, [r3, #0]
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	4413      	add	r3, r2
 80009f6:	4a05      	ldr	r2, [pc, #20]	; (8000a0c <_sbrk+0x64>)
 80009f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009fa:	68fb      	ldr	r3, [r7, #12]
}
 80009fc:	4618      	mov	r0, r3
 80009fe:	3718      	adds	r7, #24
 8000a00:	46bd      	mov	sp, r7
 8000a02:	bd80      	pop	{r7, pc}
 8000a04:	20005000 	.word	0x20005000
 8000a08:	00000400 	.word	0x00000400
 8000a0c:	20000130 	.word	0x20000130
 8000a10:	20000288 	.word	0x20000288

08000a14 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a18:	bf00      	nop
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bc80      	pop	{r7}
 8000a1e:	4770      	bx	lr

08000a20 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000a20:	f7ff fff8 	bl	8000a14 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a24:	480b      	ldr	r0, [pc, #44]	; (8000a54 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000a26:	490c      	ldr	r1, [pc, #48]	; (8000a58 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000a28:	4a0c      	ldr	r2, [pc, #48]	; (8000a5c <LoopFillZerobss+0x16>)
  movs r3, #0
 8000a2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a2c:	e002      	b.n	8000a34 <LoopCopyDataInit>

08000a2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a32:	3304      	adds	r3, #4

08000a34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a38:	d3f9      	bcc.n	8000a2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a3a:	4a09      	ldr	r2, [pc, #36]	; (8000a60 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000a3c:	4c09      	ldr	r4, [pc, #36]	; (8000a64 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000a3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a40:	e001      	b.n	8000a46 <LoopFillZerobss>

08000a42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a44:	3204      	adds	r2, #4

08000a46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a48:	d3fb      	bcc.n	8000a42 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a4a:	f001 fbf3 	bl	8002234 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a4e:	f7ff fbbf 	bl	80001d0 <main>
  bx lr
 8000a52:	4770      	bx	lr
  ldr r0, =_sdata
 8000a54:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a58:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000a5c:	08002ed0 	.word	0x08002ed0
  ldr r2, =_sbss
 8000a60:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000a64:	20000284 	.word	0x20000284

08000a68 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a68:	e7fe      	b.n	8000a68 <ADC1_2_IRQHandler>
	...

08000a6c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a70:	4b08      	ldr	r3, [pc, #32]	; (8000a94 <HAL_Init+0x28>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	4a07      	ldr	r2, [pc, #28]	; (8000a94 <HAL_Init+0x28>)
 8000a76:	f043 0310 	orr.w	r3, r3, #16
 8000a7a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a7c:	2003      	movs	r0, #3
 8000a7e:	f000 f92b 	bl	8000cd8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a82:	200f      	movs	r0, #15
 8000a84:	f000 f808 	bl	8000a98 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a88:	f7ff fe5e 	bl	8000748 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a8c:	2300      	movs	r3, #0
}
 8000a8e:	4618      	mov	r0, r3
 8000a90:	bd80      	pop	{r7, pc}
 8000a92:	bf00      	nop
 8000a94:	40022000 	.word	0x40022000

08000a98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b082      	sub	sp, #8
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000aa0:	4b12      	ldr	r3, [pc, #72]	; (8000aec <HAL_InitTick+0x54>)
 8000aa2:	681a      	ldr	r2, [r3, #0]
 8000aa4:	4b12      	ldr	r3, [pc, #72]	; (8000af0 <HAL_InitTick+0x58>)
 8000aa6:	781b      	ldrb	r3, [r3, #0]
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000aae:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ab2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f000 f935 	bl	8000d26 <HAL_SYSTICK_Config>
 8000abc:	4603      	mov	r3, r0
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d001      	beq.n	8000ac6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ac2:	2301      	movs	r3, #1
 8000ac4:	e00e      	b.n	8000ae4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	2b0f      	cmp	r3, #15
 8000aca:	d80a      	bhi.n	8000ae2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000acc:	2200      	movs	r2, #0
 8000ace:	6879      	ldr	r1, [r7, #4]
 8000ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ad4:	f000 f90b 	bl	8000cee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ad8:	4a06      	ldr	r2, [pc, #24]	; (8000af4 <HAL_InitTick+0x5c>)
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	e000      	b.n	8000ae4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ae2:	2301      	movs	r3, #1
}
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	3708      	adds	r7, #8
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bd80      	pop	{r7, pc}
 8000aec:	20000000 	.word	0x20000000
 8000af0:	20000008 	.word	0x20000008
 8000af4:	20000004 	.word	0x20000004

08000af8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000afc:	4b05      	ldr	r3, [pc, #20]	; (8000b14 <HAL_IncTick+0x1c>)
 8000afe:	781b      	ldrb	r3, [r3, #0]
 8000b00:	461a      	mov	r2, r3
 8000b02:	4b05      	ldr	r3, [pc, #20]	; (8000b18 <HAL_IncTick+0x20>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	4413      	add	r3, r2
 8000b08:	4a03      	ldr	r2, [pc, #12]	; (8000b18 <HAL_IncTick+0x20>)
 8000b0a:	6013      	str	r3, [r2, #0]
}
 8000b0c:	bf00      	nop
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bc80      	pop	{r7}
 8000b12:	4770      	bx	lr
 8000b14:	20000008 	.word	0x20000008
 8000b18:	20000134 	.word	0x20000134

08000b1c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	af00      	add	r7, sp, #0
  return uwTick;
 8000b20:	4b02      	ldr	r3, [pc, #8]	; (8000b2c <HAL_GetTick+0x10>)
 8000b22:	681b      	ldr	r3, [r3, #0]
}
 8000b24:	4618      	mov	r0, r3
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bc80      	pop	{r7}
 8000b2a:	4770      	bx	lr
 8000b2c:	20000134 	.word	0x20000134

08000b30 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b084      	sub	sp, #16
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b38:	f7ff fff0 	bl	8000b1c <HAL_GetTick>
 8000b3c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b42:	68fb      	ldr	r3, [r7, #12]
 8000b44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b48:	d005      	beq.n	8000b56 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b4a:	4b0a      	ldr	r3, [pc, #40]	; (8000b74 <HAL_Delay+0x44>)
 8000b4c:	781b      	ldrb	r3, [r3, #0]
 8000b4e:	461a      	mov	r2, r3
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	4413      	add	r3, r2
 8000b54:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000b56:	bf00      	nop
 8000b58:	f7ff ffe0 	bl	8000b1c <HAL_GetTick>
 8000b5c:	4602      	mov	r2, r0
 8000b5e:	68bb      	ldr	r3, [r7, #8]
 8000b60:	1ad3      	subs	r3, r2, r3
 8000b62:	68fa      	ldr	r2, [r7, #12]
 8000b64:	429a      	cmp	r2, r3
 8000b66:	d8f7      	bhi.n	8000b58 <HAL_Delay+0x28>
  {
  }
}
 8000b68:	bf00      	nop
 8000b6a:	bf00      	nop
 8000b6c:	3710      	adds	r7, #16
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	bf00      	nop
 8000b74:	20000008 	.word	0x20000008

08000b78 <__NVIC_SetPriorityGrouping>:
{
 8000b78:	b480      	push	{r7}
 8000b7a:	b085      	sub	sp, #20
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	f003 0307 	and.w	r3, r3, #7
 8000b86:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b88:	4b0c      	ldr	r3, [pc, #48]	; (8000bbc <__NVIC_SetPriorityGrouping+0x44>)
 8000b8a:	68db      	ldr	r3, [r3, #12]
 8000b8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b8e:	68ba      	ldr	r2, [r7, #8]
 8000b90:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b94:	4013      	ands	r3, r2
 8000b96:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000b98:	68fb      	ldr	r3, [r7, #12]
 8000b9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b9c:	68bb      	ldr	r3, [r7, #8]
 8000b9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ba0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ba4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ba8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000baa:	4a04      	ldr	r2, [pc, #16]	; (8000bbc <__NVIC_SetPriorityGrouping+0x44>)
 8000bac:	68bb      	ldr	r3, [r7, #8]
 8000bae:	60d3      	str	r3, [r2, #12]
}
 8000bb0:	bf00      	nop
 8000bb2:	3714      	adds	r7, #20
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	bc80      	pop	{r7}
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop
 8000bbc:	e000ed00 	.word	0xe000ed00

08000bc0 <__NVIC_GetPriorityGrouping>:
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bc4:	4b04      	ldr	r3, [pc, #16]	; (8000bd8 <__NVIC_GetPriorityGrouping+0x18>)
 8000bc6:	68db      	ldr	r3, [r3, #12]
 8000bc8:	0a1b      	lsrs	r3, r3, #8
 8000bca:	f003 0307 	and.w	r3, r3, #7
}
 8000bce:	4618      	mov	r0, r3
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bc80      	pop	{r7}
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop
 8000bd8:	e000ed00 	.word	0xe000ed00

08000bdc <__NVIC_SetPriority>:
{
 8000bdc:	b480      	push	{r7}
 8000bde:	b083      	sub	sp, #12
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	4603      	mov	r3, r0
 8000be4:	6039      	str	r1, [r7, #0]
 8000be6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000be8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	db0a      	blt.n	8000c06 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bf0:	683b      	ldr	r3, [r7, #0]
 8000bf2:	b2da      	uxtb	r2, r3
 8000bf4:	490c      	ldr	r1, [pc, #48]	; (8000c28 <__NVIC_SetPriority+0x4c>)
 8000bf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bfa:	0112      	lsls	r2, r2, #4
 8000bfc:	b2d2      	uxtb	r2, r2
 8000bfe:	440b      	add	r3, r1
 8000c00:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000c04:	e00a      	b.n	8000c1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c06:	683b      	ldr	r3, [r7, #0]
 8000c08:	b2da      	uxtb	r2, r3
 8000c0a:	4908      	ldr	r1, [pc, #32]	; (8000c2c <__NVIC_SetPriority+0x50>)
 8000c0c:	79fb      	ldrb	r3, [r7, #7]
 8000c0e:	f003 030f 	and.w	r3, r3, #15
 8000c12:	3b04      	subs	r3, #4
 8000c14:	0112      	lsls	r2, r2, #4
 8000c16:	b2d2      	uxtb	r2, r2
 8000c18:	440b      	add	r3, r1
 8000c1a:	761a      	strb	r2, [r3, #24]
}
 8000c1c:	bf00      	nop
 8000c1e:	370c      	adds	r7, #12
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bc80      	pop	{r7}
 8000c24:	4770      	bx	lr
 8000c26:	bf00      	nop
 8000c28:	e000e100 	.word	0xe000e100
 8000c2c:	e000ed00 	.word	0xe000ed00

08000c30 <NVIC_EncodePriority>:
{
 8000c30:	b480      	push	{r7}
 8000c32:	b089      	sub	sp, #36	; 0x24
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	60f8      	str	r0, [r7, #12]
 8000c38:	60b9      	str	r1, [r7, #8]
 8000c3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c3c:	68fb      	ldr	r3, [r7, #12]
 8000c3e:	f003 0307 	and.w	r3, r3, #7
 8000c42:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c44:	69fb      	ldr	r3, [r7, #28]
 8000c46:	f1c3 0307 	rsb	r3, r3, #7
 8000c4a:	2b04      	cmp	r3, #4
 8000c4c:	bf28      	it	cs
 8000c4e:	2304      	movcs	r3, #4
 8000c50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c52:	69fb      	ldr	r3, [r7, #28]
 8000c54:	3304      	adds	r3, #4
 8000c56:	2b06      	cmp	r3, #6
 8000c58:	d902      	bls.n	8000c60 <NVIC_EncodePriority+0x30>
 8000c5a:	69fb      	ldr	r3, [r7, #28]
 8000c5c:	3b03      	subs	r3, #3
 8000c5e:	e000      	b.n	8000c62 <NVIC_EncodePriority+0x32>
 8000c60:	2300      	movs	r3, #0
 8000c62:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c64:	f04f 32ff 	mov.w	r2, #4294967295
 8000c68:	69bb      	ldr	r3, [r7, #24]
 8000c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c6e:	43da      	mvns	r2, r3
 8000c70:	68bb      	ldr	r3, [r7, #8]
 8000c72:	401a      	ands	r2, r3
 8000c74:	697b      	ldr	r3, [r7, #20]
 8000c76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c78:	f04f 31ff 	mov.w	r1, #4294967295
 8000c7c:	697b      	ldr	r3, [r7, #20]
 8000c7e:	fa01 f303 	lsl.w	r3, r1, r3
 8000c82:	43d9      	mvns	r1, r3
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c88:	4313      	orrs	r3, r2
}
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	3724      	adds	r7, #36	; 0x24
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bc80      	pop	{r7}
 8000c92:	4770      	bx	lr

08000c94 <SysTick_Config>:
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b082      	sub	sp, #8
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	3b01      	subs	r3, #1
 8000ca0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ca4:	d301      	bcc.n	8000caa <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8000ca6:	2301      	movs	r3, #1
 8000ca8:	e00f      	b.n	8000cca <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000caa:	4a0a      	ldr	r2, [pc, #40]	; (8000cd4 <SysTick_Config+0x40>)
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	3b01      	subs	r3, #1
 8000cb0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000cb2:	210f      	movs	r1, #15
 8000cb4:	f04f 30ff 	mov.w	r0, #4294967295
 8000cb8:	f7ff ff90 	bl	8000bdc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000cbc:	4b05      	ldr	r3, [pc, #20]	; (8000cd4 <SysTick_Config+0x40>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cc2:	4b04      	ldr	r3, [pc, #16]	; (8000cd4 <SysTick_Config+0x40>)
 8000cc4:	2207      	movs	r2, #7
 8000cc6:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8000cc8:	2300      	movs	r3, #0
}
 8000cca:	4618      	mov	r0, r3
 8000ccc:	3708      	adds	r7, #8
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	bf00      	nop
 8000cd4:	e000e010 	.word	0xe000e010

08000cd8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ce0:	6878      	ldr	r0, [r7, #4]
 8000ce2:	f7ff ff49 	bl	8000b78 <__NVIC_SetPriorityGrouping>
}
 8000ce6:	bf00      	nop
 8000ce8:	3708      	adds	r7, #8
 8000cea:	46bd      	mov	sp, r7
 8000cec:	bd80      	pop	{r7, pc}

08000cee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000cee:	b580      	push	{r7, lr}
 8000cf0:	b086      	sub	sp, #24
 8000cf2:	af00      	add	r7, sp, #0
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	60b9      	str	r1, [r7, #8]
 8000cf8:	607a      	str	r2, [r7, #4]
 8000cfa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d00:	f7ff ff5e 	bl	8000bc0 <__NVIC_GetPriorityGrouping>
 8000d04:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d06:	687a      	ldr	r2, [r7, #4]
 8000d08:	68b9      	ldr	r1, [r7, #8]
 8000d0a:	6978      	ldr	r0, [r7, #20]
 8000d0c:	f7ff ff90 	bl	8000c30 <NVIC_EncodePriority>
 8000d10:	4602      	mov	r2, r0
 8000d12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d16:	4611      	mov	r1, r2
 8000d18:	4618      	mov	r0, r3
 8000d1a:	f7ff ff5f 	bl	8000bdc <__NVIC_SetPriority>
}
 8000d1e:	bf00      	nop
 8000d20:	3718      	adds	r7, #24
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}

08000d26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d26:	b580      	push	{r7, lr}
 8000d28:	b082      	sub	sp, #8
 8000d2a:	af00      	add	r7, sp, #0
 8000d2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d2e:	6878      	ldr	r0, [r7, #4]
 8000d30:	f7ff ffb0 	bl	8000c94 <SysTick_Config>
 8000d34:	4603      	mov	r3, r0
}
 8000d36:	4618      	mov	r0, r3
 8000d38:	3708      	adds	r7, #8
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}
	...

08000d40 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d40:	b480      	push	{r7}
 8000d42:	b08b      	sub	sp, #44	; 0x2c
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
 8000d48:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d52:	e169      	b.n	8001028 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000d54:	2201      	movs	r2, #1
 8000d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d58:	fa02 f303 	lsl.w	r3, r2, r3
 8000d5c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d5e:	683b      	ldr	r3, [r7, #0]
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	69fa      	ldr	r2, [r7, #28]
 8000d64:	4013      	ands	r3, r2
 8000d66:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000d68:	69ba      	ldr	r2, [r7, #24]
 8000d6a:	69fb      	ldr	r3, [r7, #28]
 8000d6c:	429a      	cmp	r2, r3
 8000d6e:	f040 8158 	bne.w	8001022 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000d72:	683b      	ldr	r3, [r7, #0]
 8000d74:	685b      	ldr	r3, [r3, #4]
 8000d76:	4a9a      	ldr	r2, [pc, #616]	; (8000fe0 <HAL_GPIO_Init+0x2a0>)
 8000d78:	4293      	cmp	r3, r2
 8000d7a:	d05e      	beq.n	8000e3a <HAL_GPIO_Init+0xfa>
 8000d7c:	4a98      	ldr	r2, [pc, #608]	; (8000fe0 <HAL_GPIO_Init+0x2a0>)
 8000d7e:	4293      	cmp	r3, r2
 8000d80:	d875      	bhi.n	8000e6e <HAL_GPIO_Init+0x12e>
 8000d82:	4a98      	ldr	r2, [pc, #608]	; (8000fe4 <HAL_GPIO_Init+0x2a4>)
 8000d84:	4293      	cmp	r3, r2
 8000d86:	d058      	beq.n	8000e3a <HAL_GPIO_Init+0xfa>
 8000d88:	4a96      	ldr	r2, [pc, #600]	; (8000fe4 <HAL_GPIO_Init+0x2a4>)
 8000d8a:	4293      	cmp	r3, r2
 8000d8c:	d86f      	bhi.n	8000e6e <HAL_GPIO_Init+0x12e>
 8000d8e:	4a96      	ldr	r2, [pc, #600]	; (8000fe8 <HAL_GPIO_Init+0x2a8>)
 8000d90:	4293      	cmp	r3, r2
 8000d92:	d052      	beq.n	8000e3a <HAL_GPIO_Init+0xfa>
 8000d94:	4a94      	ldr	r2, [pc, #592]	; (8000fe8 <HAL_GPIO_Init+0x2a8>)
 8000d96:	4293      	cmp	r3, r2
 8000d98:	d869      	bhi.n	8000e6e <HAL_GPIO_Init+0x12e>
 8000d9a:	4a94      	ldr	r2, [pc, #592]	; (8000fec <HAL_GPIO_Init+0x2ac>)
 8000d9c:	4293      	cmp	r3, r2
 8000d9e:	d04c      	beq.n	8000e3a <HAL_GPIO_Init+0xfa>
 8000da0:	4a92      	ldr	r2, [pc, #584]	; (8000fec <HAL_GPIO_Init+0x2ac>)
 8000da2:	4293      	cmp	r3, r2
 8000da4:	d863      	bhi.n	8000e6e <HAL_GPIO_Init+0x12e>
 8000da6:	4a92      	ldr	r2, [pc, #584]	; (8000ff0 <HAL_GPIO_Init+0x2b0>)
 8000da8:	4293      	cmp	r3, r2
 8000daa:	d046      	beq.n	8000e3a <HAL_GPIO_Init+0xfa>
 8000dac:	4a90      	ldr	r2, [pc, #576]	; (8000ff0 <HAL_GPIO_Init+0x2b0>)
 8000dae:	4293      	cmp	r3, r2
 8000db0:	d85d      	bhi.n	8000e6e <HAL_GPIO_Init+0x12e>
 8000db2:	2b12      	cmp	r3, #18
 8000db4:	d82a      	bhi.n	8000e0c <HAL_GPIO_Init+0xcc>
 8000db6:	2b12      	cmp	r3, #18
 8000db8:	d859      	bhi.n	8000e6e <HAL_GPIO_Init+0x12e>
 8000dba:	a201      	add	r2, pc, #4	; (adr r2, 8000dc0 <HAL_GPIO_Init+0x80>)
 8000dbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dc0:	08000e3b 	.word	0x08000e3b
 8000dc4:	08000e15 	.word	0x08000e15
 8000dc8:	08000e27 	.word	0x08000e27
 8000dcc:	08000e69 	.word	0x08000e69
 8000dd0:	08000e6f 	.word	0x08000e6f
 8000dd4:	08000e6f 	.word	0x08000e6f
 8000dd8:	08000e6f 	.word	0x08000e6f
 8000ddc:	08000e6f 	.word	0x08000e6f
 8000de0:	08000e6f 	.word	0x08000e6f
 8000de4:	08000e6f 	.word	0x08000e6f
 8000de8:	08000e6f 	.word	0x08000e6f
 8000dec:	08000e6f 	.word	0x08000e6f
 8000df0:	08000e6f 	.word	0x08000e6f
 8000df4:	08000e6f 	.word	0x08000e6f
 8000df8:	08000e6f 	.word	0x08000e6f
 8000dfc:	08000e6f 	.word	0x08000e6f
 8000e00:	08000e6f 	.word	0x08000e6f
 8000e04:	08000e1d 	.word	0x08000e1d
 8000e08:	08000e31 	.word	0x08000e31
 8000e0c:	4a79      	ldr	r2, [pc, #484]	; (8000ff4 <HAL_GPIO_Init+0x2b4>)
 8000e0e:	4293      	cmp	r3, r2
 8000e10:	d013      	beq.n	8000e3a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000e12:	e02c      	b.n	8000e6e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000e14:	683b      	ldr	r3, [r7, #0]
 8000e16:	68db      	ldr	r3, [r3, #12]
 8000e18:	623b      	str	r3, [r7, #32]
          break;
 8000e1a:	e029      	b.n	8000e70 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	68db      	ldr	r3, [r3, #12]
 8000e20:	3304      	adds	r3, #4
 8000e22:	623b      	str	r3, [r7, #32]
          break;
 8000e24:	e024      	b.n	8000e70 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000e26:	683b      	ldr	r3, [r7, #0]
 8000e28:	68db      	ldr	r3, [r3, #12]
 8000e2a:	3308      	adds	r3, #8
 8000e2c:	623b      	str	r3, [r7, #32]
          break;
 8000e2e:	e01f      	b.n	8000e70 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000e30:	683b      	ldr	r3, [r7, #0]
 8000e32:	68db      	ldr	r3, [r3, #12]
 8000e34:	330c      	adds	r3, #12
 8000e36:	623b      	str	r3, [r7, #32]
          break;
 8000e38:	e01a      	b.n	8000e70 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000e3a:	683b      	ldr	r3, [r7, #0]
 8000e3c:	689b      	ldr	r3, [r3, #8]
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d102      	bne.n	8000e48 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000e42:	2304      	movs	r3, #4
 8000e44:	623b      	str	r3, [r7, #32]
          break;
 8000e46:	e013      	b.n	8000e70 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	689b      	ldr	r3, [r3, #8]
 8000e4c:	2b01      	cmp	r3, #1
 8000e4e:	d105      	bne.n	8000e5c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000e50:	2308      	movs	r3, #8
 8000e52:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	69fa      	ldr	r2, [r7, #28]
 8000e58:	611a      	str	r2, [r3, #16]
          break;
 8000e5a:	e009      	b.n	8000e70 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000e5c:	2308      	movs	r3, #8
 8000e5e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	69fa      	ldr	r2, [r7, #28]
 8000e64:	615a      	str	r2, [r3, #20]
          break;
 8000e66:	e003      	b.n	8000e70 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	623b      	str	r3, [r7, #32]
          break;
 8000e6c:	e000      	b.n	8000e70 <HAL_GPIO_Init+0x130>
          break;
 8000e6e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000e70:	69bb      	ldr	r3, [r7, #24]
 8000e72:	2bff      	cmp	r3, #255	; 0xff
 8000e74:	d801      	bhi.n	8000e7a <HAL_GPIO_Init+0x13a>
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	e001      	b.n	8000e7e <HAL_GPIO_Init+0x13e>
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	3304      	adds	r3, #4
 8000e7e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000e80:	69bb      	ldr	r3, [r7, #24]
 8000e82:	2bff      	cmp	r3, #255	; 0xff
 8000e84:	d802      	bhi.n	8000e8c <HAL_GPIO_Init+0x14c>
 8000e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e88:	009b      	lsls	r3, r3, #2
 8000e8a:	e002      	b.n	8000e92 <HAL_GPIO_Init+0x152>
 8000e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e8e:	3b08      	subs	r3, #8
 8000e90:	009b      	lsls	r3, r3, #2
 8000e92:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000e94:	697b      	ldr	r3, [r7, #20]
 8000e96:	681a      	ldr	r2, [r3, #0]
 8000e98:	210f      	movs	r1, #15
 8000e9a:	693b      	ldr	r3, [r7, #16]
 8000e9c:	fa01 f303 	lsl.w	r3, r1, r3
 8000ea0:	43db      	mvns	r3, r3
 8000ea2:	401a      	ands	r2, r3
 8000ea4:	6a39      	ldr	r1, [r7, #32]
 8000ea6:	693b      	ldr	r3, [r7, #16]
 8000ea8:	fa01 f303 	lsl.w	r3, r1, r3
 8000eac:	431a      	orrs	r2, r3
 8000eae:	697b      	ldr	r3, [r7, #20]
 8000eb0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000eb2:	683b      	ldr	r3, [r7, #0]
 8000eb4:	685b      	ldr	r3, [r3, #4]
 8000eb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	f000 80b1 	beq.w	8001022 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000ec0:	4b4d      	ldr	r3, [pc, #308]	; (8000ff8 <HAL_GPIO_Init+0x2b8>)
 8000ec2:	699b      	ldr	r3, [r3, #24]
 8000ec4:	4a4c      	ldr	r2, [pc, #304]	; (8000ff8 <HAL_GPIO_Init+0x2b8>)
 8000ec6:	f043 0301 	orr.w	r3, r3, #1
 8000eca:	6193      	str	r3, [r2, #24]
 8000ecc:	4b4a      	ldr	r3, [pc, #296]	; (8000ff8 <HAL_GPIO_Init+0x2b8>)
 8000ece:	699b      	ldr	r3, [r3, #24]
 8000ed0:	f003 0301 	and.w	r3, r3, #1
 8000ed4:	60bb      	str	r3, [r7, #8]
 8000ed6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000ed8:	4a48      	ldr	r2, [pc, #288]	; (8000ffc <HAL_GPIO_Init+0x2bc>)
 8000eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000edc:	089b      	lsrs	r3, r3, #2
 8000ede:	3302      	adds	r3, #2
 8000ee0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ee4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ee8:	f003 0303 	and.w	r3, r3, #3
 8000eec:	009b      	lsls	r3, r3, #2
 8000eee:	220f      	movs	r2, #15
 8000ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef4:	43db      	mvns	r3, r3
 8000ef6:	68fa      	ldr	r2, [r7, #12]
 8000ef8:	4013      	ands	r3, r2
 8000efa:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	4a40      	ldr	r2, [pc, #256]	; (8001000 <HAL_GPIO_Init+0x2c0>)
 8000f00:	4293      	cmp	r3, r2
 8000f02:	d013      	beq.n	8000f2c <HAL_GPIO_Init+0x1ec>
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	4a3f      	ldr	r2, [pc, #252]	; (8001004 <HAL_GPIO_Init+0x2c4>)
 8000f08:	4293      	cmp	r3, r2
 8000f0a:	d00d      	beq.n	8000f28 <HAL_GPIO_Init+0x1e8>
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	4a3e      	ldr	r2, [pc, #248]	; (8001008 <HAL_GPIO_Init+0x2c8>)
 8000f10:	4293      	cmp	r3, r2
 8000f12:	d007      	beq.n	8000f24 <HAL_GPIO_Init+0x1e4>
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	4a3d      	ldr	r2, [pc, #244]	; (800100c <HAL_GPIO_Init+0x2cc>)
 8000f18:	4293      	cmp	r3, r2
 8000f1a:	d101      	bne.n	8000f20 <HAL_GPIO_Init+0x1e0>
 8000f1c:	2303      	movs	r3, #3
 8000f1e:	e006      	b.n	8000f2e <HAL_GPIO_Init+0x1ee>
 8000f20:	2304      	movs	r3, #4
 8000f22:	e004      	b.n	8000f2e <HAL_GPIO_Init+0x1ee>
 8000f24:	2302      	movs	r3, #2
 8000f26:	e002      	b.n	8000f2e <HAL_GPIO_Init+0x1ee>
 8000f28:	2301      	movs	r3, #1
 8000f2a:	e000      	b.n	8000f2e <HAL_GPIO_Init+0x1ee>
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000f30:	f002 0203 	and.w	r2, r2, #3
 8000f34:	0092      	lsls	r2, r2, #2
 8000f36:	4093      	lsls	r3, r2
 8000f38:	68fa      	ldr	r2, [r7, #12]
 8000f3a:	4313      	orrs	r3, r2
 8000f3c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000f3e:	492f      	ldr	r1, [pc, #188]	; (8000ffc <HAL_GPIO_Init+0x2bc>)
 8000f40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f42:	089b      	lsrs	r3, r3, #2
 8000f44:	3302      	adds	r3, #2
 8000f46:	68fa      	ldr	r2, [r7, #12]
 8000f48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000f4c:	683b      	ldr	r3, [r7, #0]
 8000f4e:	685b      	ldr	r3, [r3, #4]
 8000f50:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d006      	beq.n	8000f66 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000f58:	4b2d      	ldr	r3, [pc, #180]	; (8001010 <HAL_GPIO_Init+0x2d0>)
 8000f5a:	689a      	ldr	r2, [r3, #8]
 8000f5c:	492c      	ldr	r1, [pc, #176]	; (8001010 <HAL_GPIO_Init+0x2d0>)
 8000f5e:	69bb      	ldr	r3, [r7, #24]
 8000f60:	4313      	orrs	r3, r2
 8000f62:	608b      	str	r3, [r1, #8]
 8000f64:	e006      	b.n	8000f74 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000f66:	4b2a      	ldr	r3, [pc, #168]	; (8001010 <HAL_GPIO_Init+0x2d0>)
 8000f68:	689a      	ldr	r2, [r3, #8]
 8000f6a:	69bb      	ldr	r3, [r7, #24]
 8000f6c:	43db      	mvns	r3, r3
 8000f6e:	4928      	ldr	r1, [pc, #160]	; (8001010 <HAL_GPIO_Init+0x2d0>)
 8000f70:	4013      	ands	r3, r2
 8000f72:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000f74:	683b      	ldr	r3, [r7, #0]
 8000f76:	685b      	ldr	r3, [r3, #4]
 8000f78:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d006      	beq.n	8000f8e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000f80:	4b23      	ldr	r3, [pc, #140]	; (8001010 <HAL_GPIO_Init+0x2d0>)
 8000f82:	68da      	ldr	r2, [r3, #12]
 8000f84:	4922      	ldr	r1, [pc, #136]	; (8001010 <HAL_GPIO_Init+0x2d0>)
 8000f86:	69bb      	ldr	r3, [r7, #24]
 8000f88:	4313      	orrs	r3, r2
 8000f8a:	60cb      	str	r3, [r1, #12]
 8000f8c:	e006      	b.n	8000f9c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000f8e:	4b20      	ldr	r3, [pc, #128]	; (8001010 <HAL_GPIO_Init+0x2d0>)
 8000f90:	68da      	ldr	r2, [r3, #12]
 8000f92:	69bb      	ldr	r3, [r7, #24]
 8000f94:	43db      	mvns	r3, r3
 8000f96:	491e      	ldr	r1, [pc, #120]	; (8001010 <HAL_GPIO_Init+0x2d0>)
 8000f98:	4013      	ands	r3, r2
 8000f9a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	685b      	ldr	r3, [r3, #4]
 8000fa0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d006      	beq.n	8000fb6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000fa8:	4b19      	ldr	r3, [pc, #100]	; (8001010 <HAL_GPIO_Init+0x2d0>)
 8000faa:	685a      	ldr	r2, [r3, #4]
 8000fac:	4918      	ldr	r1, [pc, #96]	; (8001010 <HAL_GPIO_Init+0x2d0>)
 8000fae:	69bb      	ldr	r3, [r7, #24]
 8000fb0:	4313      	orrs	r3, r2
 8000fb2:	604b      	str	r3, [r1, #4]
 8000fb4:	e006      	b.n	8000fc4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000fb6:	4b16      	ldr	r3, [pc, #88]	; (8001010 <HAL_GPIO_Init+0x2d0>)
 8000fb8:	685a      	ldr	r2, [r3, #4]
 8000fba:	69bb      	ldr	r3, [r7, #24]
 8000fbc:	43db      	mvns	r3, r3
 8000fbe:	4914      	ldr	r1, [pc, #80]	; (8001010 <HAL_GPIO_Init+0x2d0>)
 8000fc0:	4013      	ands	r3, r2
 8000fc2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	685b      	ldr	r3, [r3, #4]
 8000fc8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d021      	beq.n	8001014 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000fd0:	4b0f      	ldr	r3, [pc, #60]	; (8001010 <HAL_GPIO_Init+0x2d0>)
 8000fd2:	681a      	ldr	r2, [r3, #0]
 8000fd4:	490e      	ldr	r1, [pc, #56]	; (8001010 <HAL_GPIO_Init+0x2d0>)
 8000fd6:	69bb      	ldr	r3, [r7, #24]
 8000fd8:	4313      	orrs	r3, r2
 8000fda:	600b      	str	r3, [r1, #0]
 8000fdc:	e021      	b.n	8001022 <HAL_GPIO_Init+0x2e2>
 8000fde:	bf00      	nop
 8000fe0:	10320000 	.word	0x10320000
 8000fe4:	10310000 	.word	0x10310000
 8000fe8:	10220000 	.word	0x10220000
 8000fec:	10210000 	.word	0x10210000
 8000ff0:	10120000 	.word	0x10120000
 8000ff4:	10110000 	.word	0x10110000
 8000ff8:	40021000 	.word	0x40021000
 8000ffc:	40010000 	.word	0x40010000
 8001000:	40010800 	.word	0x40010800
 8001004:	40010c00 	.word	0x40010c00
 8001008:	40011000 	.word	0x40011000
 800100c:	40011400 	.word	0x40011400
 8001010:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001014:	4b0b      	ldr	r3, [pc, #44]	; (8001044 <HAL_GPIO_Init+0x304>)
 8001016:	681a      	ldr	r2, [r3, #0]
 8001018:	69bb      	ldr	r3, [r7, #24]
 800101a:	43db      	mvns	r3, r3
 800101c:	4909      	ldr	r1, [pc, #36]	; (8001044 <HAL_GPIO_Init+0x304>)
 800101e:	4013      	ands	r3, r2
 8001020:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001022:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001024:	3301      	adds	r3, #1
 8001026:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	681a      	ldr	r2, [r3, #0]
 800102c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800102e:	fa22 f303 	lsr.w	r3, r2, r3
 8001032:	2b00      	cmp	r3, #0
 8001034:	f47f ae8e 	bne.w	8000d54 <HAL_GPIO_Init+0x14>
  }
}
 8001038:	bf00      	nop
 800103a:	bf00      	nop
 800103c:	372c      	adds	r7, #44	; 0x2c
 800103e:	46bd      	mov	sp, r7
 8001040:	bc80      	pop	{r7}
 8001042:	4770      	bx	lr
 8001044:	40010400 	.word	0x40010400

08001048 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001048:	b480      	push	{r7}
 800104a:	b083      	sub	sp, #12
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
 8001050:	460b      	mov	r3, r1
 8001052:	807b      	strh	r3, [r7, #2]
 8001054:	4613      	mov	r3, r2
 8001056:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001058:	787b      	ldrb	r3, [r7, #1]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d003      	beq.n	8001066 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800105e:	887a      	ldrh	r2, [r7, #2]
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001064:	e003      	b.n	800106e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001066:	887b      	ldrh	r3, [r7, #2]
 8001068:	041a      	lsls	r2, r3, #16
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	611a      	str	r2, [r3, #16]
}
 800106e:	bf00      	nop
 8001070:	370c      	adds	r7, #12
 8001072:	46bd      	mov	sp, r7
 8001074:	bc80      	pop	{r7}
 8001076:	4770      	bx	lr

08001078 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001078:	b480      	push	{r7}
 800107a:	b085      	sub	sp, #20
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
 8001080:	460b      	mov	r3, r1
 8001082:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	68db      	ldr	r3, [r3, #12]
 8001088:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800108a:	887a      	ldrh	r2, [r7, #2]
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	4013      	ands	r3, r2
 8001090:	041a      	lsls	r2, r3, #16
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	43d9      	mvns	r1, r3
 8001096:	887b      	ldrh	r3, [r7, #2]
 8001098:	400b      	ands	r3, r1
 800109a:	431a      	orrs	r2, r3
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	611a      	str	r2, [r3, #16]
}
 80010a0:	bf00      	nop
 80010a2:	3714      	adds	r7, #20
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bc80      	pop	{r7}
 80010a8:	4770      	bx	lr
	...

080010ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b084      	sub	sp, #16
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d101      	bne.n	80010be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80010ba:	2301      	movs	r3, #1
 80010bc:	e12b      	b.n	8001316 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80010c4:	b2db      	uxtb	r3, r3
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d106      	bne.n	80010d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	2200      	movs	r2, #0
 80010ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80010d2:	6878      	ldr	r0, [r7, #4]
 80010d4:	f7ff fb6a 	bl	80007ac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	2224      	movs	r2, #36	; 0x24
 80010dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	681a      	ldr	r2, [r3, #0]
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	f022 0201 	bic.w	r2, r2, #1
 80010ee:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	681a      	ldr	r2, [r3, #0]
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80010fe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	681a      	ldr	r2, [r3, #0]
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800110e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001110:	f000 fcda 	bl	8001ac8 <HAL_RCC_GetPCLK1Freq>
 8001114:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	685b      	ldr	r3, [r3, #4]
 800111a:	4a81      	ldr	r2, [pc, #516]	; (8001320 <HAL_I2C_Init+0x274>)
 800111c:	4293      	cmp	r3, r2
 800111e:	d807      	bhi.n	8001130 <HAL_I2C_Init+0x84>
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	4a80      	ldr	r2, [pc, #512]	; (8001324 <HAL_I2C_Init+0x278>)
 8001124:	4293      	cmp	r3, r2
 8001126:	bf94      	ite	ls
 8001128:	2301      	movls	r3, #1
 800112a:	2300      	movhi	r3, #0
 800112c:	b2db      	uxtb	r3, r3
 800112e:	e006      	b.n	800113e <HAL_I2C_Init+0x92>
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	4a7d      	ldr	r2, [pc, #500]	; (8001328 <HAL_I2C_Init+0x27c>)
 8001134:	4293      	cmp	r3, r2
 8001136:	bf94      	ite	ls
 8001138:	2301      	movls	r3, #1
 800113a:	2300      	movhi	r3, #0
 800113c:	b2db      	uxtb	r3, r3
 800113e:	2b00      	cmp	r3, #0
 8001140:	d001      	beq.n	8001146 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001142:	2301      	movs	r3, #1
 8001144:	e0e7      	b.n	8001316 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	4a78      	ldr	r2, [pc, #480]	; (800132c <HAL_I2C_Init+0x280>)
 800114a:	fba2 2303 	umull	r2, r3, r2, r3
 800114e:	0c9b      	lsrs	r3, r3, #18
 8001150:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	68ba      	ldr	r2, [r7, #8]
 8001162:	430a      	orrs	r2, r1
 8001164:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	6a1b      	ldr	r3, [r3, #32]
 800116c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	685b      	ldr	r3, [r3, #4]
 8001174:	4a6a      	ldr	r2, [pc, #424]	; (8001320 <HAL_I2C_Init+0x274>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d802      	bhi.n	8001180 <HAL_I2C_Init+0xd4>
 800117a:	68bb      	ldr	r3, [r7, #8]
 800117c:	3301      	adds	r3, #1
 800117e:	e009      	b.n	8001194 <HAL_I2C_Init+0xe8>
 8001180:	68bb      	ldr	r3, [r7, #8]
 8001182:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001186:	fb02 f303 	mul.w	r3, r2, r3
 800118a:	4a69      	ldr	r2, [pc, #420]	; (8001330 <HAL_I2C_Init+0x284>)
 800118c:	fba2 2303 	umull	r2, r3, r2, r3
 8001190:	099b      	lsrs	r3, r3, #6
 8001192:	3301      	adds	r3, #1
 8001194:	687a      	ldr	r2, [r7, #4]
 8001196:	6812      	ldr	r2, [r2, #0]
 8001198:	430b      	orrs	r3, r1
 800119a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	69db      	ldr	r3, [r3, #28]
 80011a2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80011a6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	685b      	ldr	r3, [r3, #4]
 80011ae:	495c      	ldr	r1, [pc, #368]	; (8001320 <HAL_I2C_Init+0x274>)
 80011b0:	428b      	cmp	r3, r1
 80011b2:	d819      	bhi.n	80011e8 <HAL_I2C_Init+0x13c>
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	1e59      	subs	r1, r3, #1
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	005b      	lsls	r3, r3, #1
 80011be:	fbb1 f3f3 	udiv	r3, r1, r3
 80011c2:	1c59      	adds	r1, r3, #1
 80011c4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80011c8:	400b      	ands	r3, r1
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d00a      	beq.n	80011e4 <HAL_I2C_Init+0x138>
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	1e59      	subs	r1, r3, #1
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	685b      	ldr	r3, [r3, #4]
 80011d6:	005b      	lsls	r3, r3, #1
 80011d8:	fbb1 f3f3 	udiv	r3, r1, r3
 80011dc:	3301      	adds	r3, #1
 80011de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80011e2:	e051      	b.n	8001288 <HAL_I2C_Init+0x1dc>
 80011e4:	2304      	movs	r3, #4
 80011e6:	e04f      	b.n	8001288 <HAL_I2C_Init+0x1dc>
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	689b      	ldr	r3, [r3, #8]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d111      	bne.n	8001214 <HAL_I2C_Init+0x168>
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	1e58      	subs	r0, r3, #1
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	6859      	ldr	r1, [r3, #4]
 80011f8:	460b      	mov	r3, r1
 80011fa:	005b      	lsls	r3, r3, #1
 80011fc:	440b      	add	r3, r1
 80011fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8001202:	3301      	adds	r3, #1
 8001204:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001208:	2b00      	cmp	r3, #0
 800120a:	bf0c      	ite	eq
 800120c:	2301      	moveq	r3, #1
 800120e:	2300      	movne	r3, #0
 8001210:	b2db      	uxtb	r3, r3
 8001212:	e012      	b.n	800123a <HAL_I2C_Init+0x18e>
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	1e58      	subs	r0, r3, #1
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	6859      	ldr	r1, [r3, #4]
 800121c:	460b      	mov	r3, r1
 800121e:	009b      	lsls	r3, r3, #2
 8001220:	440b      	add	r3, r1
 8001222:	0099      	lsls	r1, r3, #2
 8001224:	440b      	add	r3, r1
 8001226:	fbb0 f3f3 	udiv	r3, r0, r3
 800122a:	3301      	adds	r3, #1
 800122c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001230:	2b00      	cmp	r3, #0
 8001232:	bf0c      	ite	eq
 8001234:	2301      	moveq	r3, #1
 8001236:	2300      	movne	r3, #0
 8001238:	b2db      	uxtb	r3, r3
 800123a:	2b00      	cmp	r3, #0
 800123c:	d001      	beq.n	8001242 <HAL_I2C_Init+0x196>
 800123e:	2301      	movs	r3, #1
 8001240:	e022      	b.n	8001288 <HAL_I2C_Init+0x1dc>
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	689b      	ldr	r3, [r3, #8]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d10e      	bne.n	8001268 <HAL_I2C_Init+0x1bc>
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	1e58      	subs	r0, r3, #1
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	6859      	ldr	r1, [r3, #4]
 8001252:	460b      	mov	r3, r1
 8001254:	005b      	lsls	r3, r3, #1
 8001256:	440b      	add	r3, r1
 8001258:	fbb0 f3f3 	udiv	r3, r0, r3
 800125c:	3301      	adds	r3, #1
 800125e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001262:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001266:	e00f      	b.n	8001288 <HAL_I2C_Init+0x1dc>
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	1e58      	subs	r0, r3, #1
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	6859      	ldr	r1, [r3, #4]
 8001270:	460b      	mov	r3, r1
 8001272:	009b      	lsls	r3, r3, #2
 8001274:	440b      	add	r3, r1
 8001276:	0099      	lsls	r1, r3, #2
 8001278:	440b      	add	r3, r1
 800127a:	fbb0 f3f3 	udiv	r3, r0, r3
 800127e:	3301      	adds	r3, #1
 8001280:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001284:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001288:	6879      	ldr	r1, [r7, #4]
 800128a:	6809      	ldr	r1, [r1, #0]
 800128c:	4313      	orrs	r3, r2
 800128e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	69da      	ldr	r2, [r3, #28]
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	6a1b      	ldr	r3, [r3, #32]
 80012a2:	431a      	orrs	r2, r3
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	430a      	orrs	r2, r1
 80012aa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	689b      	ldr	r3, [r3, #8]
 80012b2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80012b6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80012ba:	687a      	ldr	r2, [r7, #4]
 80012bc:	6911      	ldr	r1, [r2, #16]
 80012be:	687a      	ldr	r2, [r7, #4]
 80012c0:	68d2      	ldr	r2, [r2, #12]
 80012c2:	4311      	orrs	r1, r2
 80012c4:	687a      	ldr	r2, [r7, #4]
 80012c6:	6812      	ldr	r2, [r2, #0]
 80012c8:	430b      	orrs	r3, r1
 80012ca:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	68db      	ldr	r3, [r3, #12]
 80012d2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	695a      	ldr	r2, [r3, #20]
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	699b      	ldr	r3, [r3, #24]
 80012de:	431a      	orrs	r2, r3
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	430a      	orrs	r2, r1
 80012e6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	681a      	ldr	r2, [r3, #0]
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	f042 0201 	orr.w	r2, r2, #1
 80012f6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	2200      	movs	r2, #0
 80012fc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	2220      	movs	r2, #32
 8001302:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	2200      	movs	r2, #0
 800130a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	2200      	movs	r2, #0
 8001310:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001314:	2300      	movs	r3, #0
}
 8001316:	4618      	mov	r0, r3
 8001318:	3710      	adds	r7, #16
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	000186a0 	.word	0x000186a0
 8001324:	001e847f 	.word	0x001e847f
 8001328:	003d08ff 	.word	0x003d08ff
 800132c:	431bde83 	.word	0x431bde83
 8001330:	10624dd3 	.word	0x10624dd3

08001334 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b086      	sub	sp, #24
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	2b00      	cmp	r3, #0
 8001340:	d101      	bne.n	8001346 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001342:	2301      	movs	r3, #1
 8001344:	e272      	b.n	800182c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f003 0301 	and.w	r3, r3, #1
 800134e:	2b00      	cmp	r3, #0
 8001350:	f000 8087 	beq.w	8001462 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001354:	4b92      	ldr	r3, [pc, #584]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	f003 030c 	and.w	r3, r3, #12
 800135c:	2b04      	cmp	r3, #4
 800135e:	d00c      	beq.n	800137a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001360:	4b8f      	ldr	r3, [pc, #572]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 8001362:	685b      	ldr	r3, [r3, #4]
 8001364:	f003 030c 	and.w	r3, r3, #12
 8001368:	2b08      	cmp	r3, #8
 800136a:	d112      	bne.n	8001392 <HAL_RCC_OscConfig+0x5e>
 800136c:	4b8c      	ldr	r3, [pc, #560]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 800136e:	685b      	ldr	r3, [r3, #4]
 8001370:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001374:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001378:	d10b      	bne.n	8001392 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800137a:	4b89      	ldr	r3, [pc, #548]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001382:	2b00      	cmp	r3, #0
 8001384:	d06c      	beq.n	8001460 <HAL_RCC_OscConfig+0x12c>
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	685b      	ldr	r3, [r3, #4]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d168      	bne.n	8001460 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800138e:	2301      	movs	r3, #1
 8001390:	e24c      	b.n	800182c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	685b      	ldr	r3, [r3, #4]
 8001396:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800139a:	d106      	bne.n	80013aa <HAL_RCC_OscConfig+0x76>
 800139c:	4b80      	ldr	r3, [pc, #512]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	4a7f      	ldr	r2, [pc, #508]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 80013a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013a6:	6013      	str	r3, [r2, #0]
 80013a8:	e02e      	b.n	8001408 <HAL_RCC_OscConfig+0xd4>
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	685b      	ldr	r3, [r3, #4]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d10c      	bne.n	80013cc <HAL_RCC_OscConfig+0x98>
 80013b2:	4b7b      	ldr	r3, [pc, #492]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	4a7a      	ldr	r2, [pc, #488]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 80013b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013bc:	6013      	str	r3, [r2, #0]
 80013be:	4b78      	ldr	r3, [pc, #480]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	4a77      	ldr	r2, [pc, #476]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 80013c4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013c8:	6013      	str	r3, [r2, #0]
 80013ca:	e01d      	b.n	8001408 <HAL_RCC_OscConfig+0xd4>
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80013d4:	d10c      	bne.n	80013f0 <HAL_RCC_OscConfig+0xbc>
 80013d6:	4b72      	ldr	r3, [pc, #456]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	4a71      	ldr	r2, [pc, #452]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 80013dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80013e0:	6013      	str	r3, [r2, #0]
 80013e2:	4b6f      	ldr	r3, [pc, #444]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	4a6e      	ldr	r2, [pc, #440]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 80013e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013ec:	6013      	str	r3, [r2, #0]
 80013ee:	e00b      	b.n	8001408 <HAL_RCC_OscConfig+0xd4>
 80013f0:	4b6b      	ldr	r3, [pc, #428]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4a6a      	ldr	r2, [pc, #424]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 80013f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013fa:	6013      	str	r3, [r2, #0]
 80013fc:	4b68      	ldr	r3, [pc, #416]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	4a67      	ldr	r2, [pc, #412]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 8001402:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001406:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	685b      	ldr	r3, [r3, #4]
 800140c:	2b00      	cmp	r3, #0
 800140e:	d013      	beq.n	8001438 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001410:	f7ff fb84 	bl	8000b1c <HAL_GetTick>
 8001414:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001416:	e008      	b.n	800142a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001418:	f7ff fb80 	bl	8000b1c <HAL_GetTick>
 800141c:	4602      	mov	r2, r0
 800141e:	693b      	ldr	r3, [r7, #16]
 8001420:	1ad3      	subs	r3, r2, r3
 8001422:	2b64      	cmp	r3, #100	; 0x64
 8001424:	d901      	bls.n	800142a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001426:	2303      	movs	r3, #3
 8001428:	e200      	b.n	800182c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800142a:	4b5d      	ldr	r3, [pc, #372]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001432:	2b00      	cmp	r3, #0
 8001434:	d0f0      	beq.n	8001418 <HAL_RCC_OscConfig+0xe4>
 8001436:	e014      	b.n	8001462 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001438:	f7ff fb70 	bl	8000b1c <HAL_GetTick>
 800143c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800143e:	e008      	b.n	8001452 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001440:	f7ff fb6c 	bl	8000b1c <HAL_GetTick>
 8001444:	4602      	mov	r2, r0
 8001446:	693b      	ldr	r3, [r7, #16]
 8001448:	1ad3      	subs	r3, r2, r3
 800144a:	2b64      	cmp	r3, #100	; 0x64
 800144c:	d901      	bls.n	8001452 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800144e:	2303      	movs	r3, #3
 8001450:	e1ec      	b.n	800182c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001452:	4b53      	ldr	r3, [pc, #332]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800145a:	2b00      	cmp	r3, #0
 800145c:	d1f0      	bne.n	8001440 <HAL_RCC_OscConfig+0x10c>
 800145e:	e000      	b.n	8001462 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001460:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f003 0302 	and.w	r3, r3, #2
 800146a:	2b00      	cmp	r3, #0
 800146c:	d063      	beq.n	8001536 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800146e:	4b4c      	ldr	r3, [pc, #304]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 8001470:	685b      	ldr	r3, [r3, #4]
 8001472:	f003 030c 	and.w	r3, r3, #12
 8001476:	2b00      	cmp	r3, #0
 8001478:	d00b      	beq.n	8001492 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800147a:	4b49      	ldr	r3, [pc, #292]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 800147c:	685b      	ldr	r3, [r3, #4]
 800147e:	f003 030c 	and.w	r3, r3, #12
 8001482:	2b08      	cmp	r3, #8
 8001484:	d11c      	bne.n	80014c0 <HAL_RCC_OscConfig+0x18c>
 8001486:	4b46      	ldr	r3, [pc, #280]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 8001488:	685b      	ldr	r3, [r3, #4]
 800148a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800148e:	2b00      	cmp	r3, #0
 8001490:	d116      	bne.n	80014c0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001492:	4b43      	ldr	r3, [pc, #268]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f003 0302 	and.w	r3, r3, #2
 800149a:	2b00      	cmp	r3, #0
 800149c:	d005      	beq.n	80014aa <HAL_RCC_OscConfig+0x176>
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	691b      	ldr	r3, [r3, #16]
 80014a2:	2b01      	cmp	r3, #1
 80014a4:	d001      	beq.n	80014aa <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80014a6:	2301      	movs	r3, #1
 80014a8:	e1c0      	b.n	800182c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014aa:	4b3d      	ldr	r3, [pc, #244]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	695b      	ldr	r3, [r3, #20]
 80014b6:	00db      	lsls	r3, r3, #3
 80014b8:	4939      	ldr	r1, [pc, #228]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 80014ba:	4313      	orrs	r3, r2
 80014bc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014be:	e03a      	b.n	8001536 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	691b      	ldr	r3, [r3, #16]
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d020      	beq.n	800150a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80014c8:	4b36      	ldr	r3, [pc, #216]	; (80015a4 <HAL_RCC_OscConfig+0x270>)
 80014ca:	2201      	movs	r2, #1
 80014cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014ce:	f7ff fb25 	bl	8000b1c <HAL_GetTick>
 80014d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014d4:	e008      	b.n	80014e8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014d6:	f7ff fb21 	bl	8000b1c <HAL_GetTick>
 80014da:	4602      	mov	r2, r0
 80014dc:	693b      	ldr	r3, [r7, #16]
 80014de:	1ad3      	subs	r3, r2, r3
 80014e0:	2b02      	cmp	r3, #2
 80014e2:	d901      	bls.n	80014e8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80014e4:	2303      	movs	r3, #3
 80014e6:	e1a1      	b.n	800182c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014e8:	4b2d      	ldr	r3, [pc, #180]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f003 0302 	and.w	r3, r3, #2
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d0f0      	beq.n	80014d6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014f4:	4b2a      	ldr	r3, [pc, #168]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	695b      	ldr	r3, [r3, #20]
 8001500:	00db      	lsls	r3, r3, #3
 8001502:	4927      	ldr	r1, [pc, #156]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 8001504:	4313      	orrs	r3, r2
 8001506:	600b      	str	r3, [r1, #0]
 8001508:	e015      	b.n	8001536 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800150a:	4b26      	ldr	r3, [pc, #152]	; (80015a4 <HAL_RCC_OscConfig+0x270>)
 800150c:	2200      	movs	r2, #0
 800150e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001510:	f7ff fb04 	bl	8000b1c <HAL_GetTick>
 8001514:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001516:	e008      	b.n	800152a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001518:	f7ff fb00 	bl	8000b1c <HAL_GetTick>
 800151c:	4602      	mov	r2, r0
 800151e:	693b      	ldr	r3, [r7, #16]
 8001520:	1ad3      	subs	r3, r2, r3
 8001522:	2b02      	cmp	r3, #2
 8001524:	d901      	bls.n	800152a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001526:	2303      	movs	r3, #3
 8001528:	e180      	b.n	800182c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800152a:	4b1d      	ldr	r3, [pc, #116]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f003 0302 	and.w	r3, r3, #2
 8001532:	2b00      	cmp	r3, #0
 8001534:	d1f0      	bne.n	8001518 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	f003 0308 	and.w	r3, r3, #8
 800153e:	2b00      	cmp	r3, #0
 8001540:	d03a      	beq.n	80015b8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	699b      	ldr	r3, [r3, #24]
 8001546:	2b00      	cmp	r3, #0
 8001548:	d019      	beq.n	800157e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800154a:	4b17      	ldr	r3, [pc, #92]	; (80015a8 <HAL_RCC_OscConfig+0x274>)
 800154c:	2201      	movs	r2, #1
 800154e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001550:	f7ff fae4 	bl	8000b1c <HAL_GetTick>
 8001554:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001556:	e008      	b.n	800156a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001558:	f7ff fae0 	bl	8000b1c <HAL_GetTick>
 800155c:	4602      	mov	r2, r0
 800155e:	693b      	ldr	r3, [r7, #16]
 8001560:	1ad3      	subs	r3, r2, r3
 8001562:	2b02      	cmp	r3, #2
 8001564:	d901      	bls.n	800156a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001566:	2303      	movs	r3, #3
 8001568:	e160      	b.n	800182c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800156a:	4b0d      	ldr	r3, [pc, #52]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 800156c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800156e:	f003 0302 	and.w	r3, r3, #2
 8001572:	2b00      	cmp	r3, #0
 8001574:	d0f0      	beq.n	8001558 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001576:	2001      	movs	r0, #1
 8001578:	f000 faba 	bl	8001af0 <RCC_Delay>
 800157c:	e01c      	b.n	80015b8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800157e:	4b0a      	ldr	r3, [pc, #40]	; (80015a8 <HAL_RCC_OscConfig+0x274>)
 8001580:	2200      	movs	r2, #0
 8001582:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001584:	f7ff faca 	bl	8000b1c <HAL_GetTick>
 8001588:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800158a:	e00f      	b.n	80015ac <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800158c:	f7ff fac6 	bl	8000b1c <HAL_GetTick>
 8001590:	4602      	mov	r2, r0
 8001592:	693b      	ldr	r3, [r7, #16]
 8001594:	1ad3      	subs	r3, r2, r3
 8001596:	2b02      	cmp	r3, #2
 8001598:	d908      	bls.n	80015ac <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800159a:	2303      	movs	r3, #3
 800159c:	e146      	b.n	800182c <HAL_RCC_OscConfig+0x4f8>
 800159e:	bf00      	nop
 80015a0:	40021000 	.word	0x40021000
 80015a4:	42420000 	.word	0x42420000
 80015a8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015ac:	4b92      	ldr	r3, [pc, #584]	; (80017f8 <HAL_RCC_OscConfig+0x4c4>)
 80015ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015b0:	f003 0302 	and.w	r3, r3, #2
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d1e9      	bne.n	800158c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f003 0304 	and.w	r3, r3, #4
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	f000 80a6 	beq.w	8001712 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80015c6:	2300      	movs	r3, #0
 80015c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015ca:	4b8b      	ldr	r3, [pc, #556]	; (80017f8 <HAL_RCC_OscConfig+0x4c4>)
 80015cc:	69db      	ldr	r3, [r3, #28]
 80015ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d10d      	bne.n	80015f2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80015d6:	4b88      	ldr	r3, [pc, #544]	; (80017f8 <HAL_RCC_OscConfig+0x4c4>)
 80015d8:	69db      	ldr	r3, [r3, #28]
 80015da:	4a87      	ldr	r2, [pc, #540]	; (80017f8 <HAL_RCC_OscConfig+0x4c4>)
 80015dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015e0:	61d3      	str	r3, [r2, #28]
 80015e2:	4b85      	ldr	r3, [pc, #532]	; (80017f8 <HAL_RCC_OscConfig+0x4c4>)
 80015e4:	69db      	ldr	r3, [r3, #28]
 80015e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015ea:	60bb      	str	r3, [r7, #8]
 80015ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80015ee:	2301      	movs	r3, #1
 80015f0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015f2:	4b82      	ldr	r3, [pc, #520]	; (80017fc <HAL_RCC_OscConfig+0x4c8>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d118      	bne.n	8001630 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015fe:	4b7f      	ldr	r3, [pc, #508]	; (80017fc <HAL_RCC_OscConfig+0x4c8>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	4a7e      	ldr	r2, [pc, #504]	; (80017fc <HAL_RCC_OscConfig+0x4c8>)
 8001604:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001608:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800160a:	f7ff fa87 	bl	8000b1c <HAL_GetTick>
 800160e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001610:	e008      	b.n	8001624 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001612:	f7ff fa83 	bl	8000b1c <HAL_GetTick>
 8001616:	4602      	mov	r2, r0
 8001618:	693b      	ldr	r3, [r7, #16]
 800161a:	1ad3      	subs	r3, r2, r3
 800161c:	2b64      	cmp	r3, #100	; 0x64
 800161e:	d901      	bls.n	8001624 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001620:	2303      	movs	r3, #3
 8001622:	e103      	b.n	800182c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001624:	4b75      	ldr	r3, [pc, #468]	; (80017fc <HAL_RCC_OscConfig+0x4c8>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800162c:	2b00      	cmp	r3, #0
 800162e:	d0f0      	beq.n	8001612 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	68db      	ldr	r3, [r3, #12]
 8001634:	2b01      	cmp	r3, #1
 8001636:	d106      	bne.n	8001646 <HAL_RCC_OscConfig+0x312>
 8001638:	4b6f      	ldr	r3, [pc, #444]	; (80017f8 <HAL_RCC_OscConfig+0x4c4>)
 800163a:	6a1b      	ldr	r3, [r3, #32]
 800163c:	4a6e      	ldr	r2, [pc, #440]	; (80017f8 <HAL_RCC_OscConfig+0x4c4>)
 800163e:	f043 0301 	orr.w	r3, r3, #1
 8001642:	6213      	str	r3, [r2, #32]
 8001644:	e02d      	b.n	80016a2 <HAL_RCC_OscConfig+0x36e>
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	68db      	ldr	r3, [r3, #12]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d10c      	bne.n	8001668 <HAL_RCC_OscConfig+0x334>
 800164e:	4b6a      	ldr	r3, [pc, #424]	; (80017f8 <HAL_RCC_OscConfig+0x4c4>)
 8001650:	6a1b      	ldr	r3, [r3, #32]
 8001652:	4a69      	ldr	r2, [pc, #420]	; (80017f8 <HAL_RCC_OscConfig+0x4c4>)
 8001654:	f023 0301 	bic.w	r3, r3, #1
 8001658:	6213      	str	r3, [r2, #32]
 800165a:	4b67      	ldr	r3, [pc, #412]	; (80017f8 <HAL_RCC_OscConfig+0x4c4>)
 800165c:	6a1b      	ldr	r3, [r3, #32]
 800165e:	4a66      	ldr	r2, [pc, #408]	; (80017f8 <HAL_RCC_OscConfig+0x4c4>)
 8001660:	f023 0304 	bic.w	r3, r3, #4
 8001664:	6213      	str	r3, [r2, #32]
 8001666:	e01c      	b.n	80016a2 <HAL_RCC_OscConfig+0x36e>
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	68db      	ldr	r3, [r3, #12]
 800166c:	2b05      	cmp	r3, #5
 800166e:	d10c      	bne.n	800168a <HAL_RCC_OscConfig+0x356>
 8001670:	4b61      	ldr	r3, [pc, #388]	; (80017f8 <HAL_RCC_OscConfig+0x4c4>)
 8001672:	6a1b      	ldr	r3, [r3, #32]
 8001674:	4a60      	ldr	r2, [pc, #384]	; (80017f8 <HAL_RCC_OscConfig+0x4c4>)
 8001676:	f043 0304 	orr.w	r3, r3, #4
 800167a:	6213      	str	r3, [r2, #32]
 800167c:	4b5e      	ldr	r3, [pc, #376]	; (80017f8 <HAL_RCC_OscConfig+0x4c4>)
 800167e:	6a1b      	ldr	r3, [r3, #32]
 8001680:	4a5d      	ldr	r2, [pc, #372]	; (80017f8 <HAL_RCC_OscConfig+0x4c4>)
 8001682:	f043 0301 	orr.w	r3, r3, #1
 8001686:	6213      	str	r3, [r2, #32]
 8001688:	e00b      	b.n	80016a2 <HAL_RCC_OscConfig+0x36e>
 800168a:	4b5b      	ldr	r3, [pc, #364]	; (80017f8 <HAL_RCC_OscConfig+0x4c4>)
 800168c:	6a1b      	ldr	r3, [r3, #32]
 800168e:	4a5a      	ldr	r2, [pc, #360]	; (80017f8 <HAL_RCC_OscConfig+0x4c4>)
 8001690:	f023 0301 	bic.w	r3, r3, #1
 8001694:	6213      	str	r3, [r2, #32]
 8001696:	4b58      	ldr	r3, [pc, #352]	; (80017f8 <HAL_RCC_OscConfig+0x4c4>)
 8001698:	6a1b      	ldr	r3, [r3, #32]
 800169a:	4a57      	ldr	r2, [pc, #348]	; (80017f8 <HAL_RCC_OscConfig+0x4c4>)
 800169c:	f023 0304 	bic.w	r3, r3, #4
 80016a0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	68db      	ldr	r3, [r3, #12]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d015      	beq.n	80016d6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016aa:	f7ff fa37 	bl	8000b1c <HAL_GetTick>
 80016ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016b0:	e00a      	b.n	80016c8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016b2:	f7ff fa33 	bl	8000b1c <HAL_GetTick>
 80016b6:	4602      	mov	r2, r0
 80016b8:	693b      	ldr	r3, [r7, #16]
 80016ba:	1ad3      	subs	r3, r2, r3
 80016bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80016c0:	4293      	cmp	r3, r2
 80016c2:	d901      	bls.n	80016c8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80016c4:	2303      	movs	r3, #3
 80016c6:	e0b1      	b.n	800182c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016c8:	4b4b      	ldr	r3, [pc, #300]	; (80017f8 <HAL_RCC_OscConfig+0x4c4>)
 80016ca:	6a1b      	ldr	r3, [r3, #32]
 80016cc:	f003 0302 	and.w	r3, r3, #2
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d0ee      	beq.n	80016b2 <HAL_RCC_OscConfig+0x37e>
 80016d4:	e014      	b.n	8001700 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016d6:	f7ff fa21 	bl	8000b1c <HAL_GetTick>
 80016da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016dc:	e00a      	b.n	80016f4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016de:	f7ff fa1d 	bl	8000b1c <HAL_GetTick>
 80016e2:	4602      	mov	r2, r0
 80016e4:	693b      	ldr	r3, [r7, #16]
 80016e6:	1ad3      	subs	r3, r2, r3
 80016e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80016ec:	4293      	cmp	r3, r2
 80016ee:	d901      	bls.n	80016f4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80016f0:	2303      	movs	r3, #3
 80016f2:	e09b      	b.n	800182c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016f4:	4b40      	ldr	r3, [pc, #256]	; (80017f8 <HAL_RCC_OscConfig+0x4c4>)
 80016f6:	6a1b      	ldr	r3, [r3, #32]
 80016f8:	f003 0302 	and.w	r3, r3, #2
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d1ee      	bne.n	80016de <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001700:	7dfb      	ldrb	r3, [r7, #23]
 8001702:	2b01      	cmp	r3, #1
 8001704:	d105      	bne.n	8001712 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001706:	4b3c      	ldr	r3, [pc, #240]	; (80017f8 <HAL_RCC_OscConfig+0x4c4>)
 8001708:	69db      	ldr	r3, [r3, #28]
 800170a:	4a3b      	ldr	r2, [pc, #236]	; (80017f8 <HAL_RCC_OscConfig+0x4c4>)
 800170c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001710:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	69db      	ldr	r3, [r3, #28]
 8001716:	2b00      	cmp	r3, #0
 8001718:	f000 8087 	beq.w	800182a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800171c:	4b36      	ldr	r3, [pc, #216]	; (80017f8 <HAL_RCC_OscConfig+0x4c4>)
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	f003 030c 	and.w	r3, r3, #12
 8001724:	2b08      	cmp	r3, #8
 8001726:	d061      	beq.n	80017ec <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	69db      	ldr	r3, [r3, #28]
 800172c:	2b02      	cmp	r3, #2
 800172e:	d146      	bne.n	80017be <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001730:	4b33      	ldr	r3, [pc, #204]	; (8001800 <HAL_RCC_OscConfig+0x4cc>)
 8001732:	2200      	movs	r2, #0
 8001734:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001736:	f7ff f9f1 	bl	8000b1c <HAL_GetTick>
 800173a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800173c:	e008      	b.n	8001750 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800173e:	f7ff f9ed 	bl	8000b1c <HAL_GetTick>
 8001742:	4602      	mov	r2, r0
 8001744:	693b      	ldr	r3, [r7, #16]
 8001746:	1ad3      	subs	r3, r2, r3
 8001748:	2b02      	cmp	r3, #2
 800174a:	d901      	bls.n	8001750 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800174c:	2303      	movs	r3, #3
 800174e:	e06d      	b.n	800182c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001750:	4b29      	ldr	r3, [pc, #164]	; (80017f8 <HAL_RCC_OscConfig+0x4c4>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001758:	2b00      	cmp	r3, #0
 800175a:	d1f0      	bne.n	800173e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6a1b      	ldr	r3, [r3, #32]
 8001760:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001764:	d108      	bne.n	8001778 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001766:	4b24      	ldr	r3, [pc, #144]	; (80017f8 <HAL_RCC_OscConfig+0x4c4>)
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	689b      	ldr	r3, [r3, #8]
 8001772:	4921      	ldr	r1, [pc, #132]	; (80017f8 <HAL_RCC_OscConfig+0x4c4>)
 8001774:	4313      	orrs	r3, r2
 8001776:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001778:	4b1f      	ldr	r3, [pc, #124]	; (80017f8 <HAL_RCC_OscConfig+0x4c4>)
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	6a19      	ldr	r1, [r3, #32]
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001788:	430b      	orrs	r3, r1
 800178a:	491b      	ldr	r1, [pc, #108]	; (80017f8 <HAL_RCC_OscConfig+0x4c4>)
 800178c:	4313      	orrs	r3, r2
 800178e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001790:	4b1b      	ldr	r3, [pc, #108]	; (8001800 <HAL_RCC_OscConfig+0x4cc>)
 8001792:	2201      	movs	r2, #1
 8001794:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001796:	f7ff f9c1 	bl	8000b1c <HAL_GetTick>
 800179a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800179c:	e008      	b.n	80017b0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800179e:	f7ff f9bd 	bl	8000b1c <HAL_GetTick>
 80017a2:	4602      	mov	r2, r0
 80017a4:	693b      	ldr	r3, [r7, #16]
 80017a6:	1ad3      	subs	r3, r2, r3
 80017a8:	2b02      	cmp	r3, #2
 80017aa:	d901      	bls.n	80017b0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80017ac:	2303      	movs	r3, #3
 80017ae:	e03d      	b.n	800182c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80017b0:	4b11      	ldr	r3, [pc, #68]	; (80017f8 <HAL_RCC_OscConfig+0x4c4>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d0f0      	beq.n	800179e <HAL_RCC_OscConfig+0x46a>
 80017bc:	e035      	b.n	800182a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017be:	4b10      	ldr	r3, [pc, #64]	; (8001800 <HAL_RCC_OscConfig+0x4cc>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017c4:	f7ff f9aa 	bl	8000b1c <HAL_GetTick>
 80017c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017ca:	e008      	b.n	80017de <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017cc:	f7ff f9a6 	bl	8000b1c <HAL_GetTick>
 80017d0:	4602      	mov	r2, r0
 80017d2:	693b      	ldr	r3, [r7, #16]
 80017d4:	1ad3      	subs	r3, r2, r3
 80017d6:	2b02      	cmp	r3, #2
 80017d8:	d901      	bls.n	80017de <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80017da:	2303      	movs	r3, #3
 80017dc:	e026      	b.n	800182c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017de:	4b06      	ldr	r3, [pc, #24]	; (80017f8 <HAL_RCC_OscConfig+0x4c4>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d1f0      	bne.n	80017cc <HAL_RCC_OscConfig+0x498>
 80017ea:	e01e      	b.n	800182a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	69db      	ldr	r3, [r3, #28]
 80017f0:	2b01      	cmp	r3, #1
 80017f2:	d107      	bne.n	8001804 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80017f4:	2301      	movs	r3, #1
 80017f6:	e019      	b.n	800182c <HAL_RCC_OscConfig+0x4f8>
 80017f8:	40021000 	.word	0x40021000
 80017fc:	40007000 	.word	0x40007000
 8001800:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001804:	4b0b      	ldr	r3, [pc, #44]	; (8001834 <HAL_RCC_OscConfig+0x500>)
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	6a1b      	ldr	r3, [r3, #32]
 8001814:	429a      	cmp	r2, r3
 8001816:	d106      	bne.n	8001826 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001822:	429a      	cmp	r2, r3
 8001824:	d001      	beq.n	800182a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001826:	2301      	movs	r3, #1
 8001828:	e000      	b.n	800182c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800182a:	2300      	movs	r3, #0
}
 800182c:	4618      	mov	r0, r3
 800182e:	3718      	adds	r7, #24
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}
 8001834:	40021000 	.word	0x40021000

08001838 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b084      	sub	sp, #16
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
 8001840:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	2b00      	cmp	r3, #0
 8001846:	d101      	bne.n	800184c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001848:	2301      	movs	r3, #1
 800184a:	e0d0      	b.n	80019ee <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800184c:	4b6a      	ldr	r3, [pc, #424]	; (80019f8 <HAL_RCC_ClockConfig+0x1c0>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f003 0307 	and.w	r3, r3, #7
 8001854:	683a      	ldr	r2, [r7, #0]
 8001856:	429a      	cmp	r2, r3
 8001858:	d910      	bls.n	800187c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800185a:	4b67      	ldr	r3, [pc, #412]	; (80019f8 <HAL_RCC_ClockConfig+0x1c0>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f023 0207 	bic.w	r2, r3, #7
 8001862:	4965      	ldr	r1, [pc, #404]	; (80019f8 <HAL_RCC_ClockConfig+0x1c0>)
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	4313      	orrs	r3, r2
 8001868:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800186a:	4b63      	ldr	r3, [pc, #396]	; (80019f8 <HAL_RCC_ClockConfig+0x1c0>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f003 0307 	and.w	r3, r3, #7
 8001872:	683a      	ldr	r2, [r7, #0]
 8001874:	429a      	cmp	r2, r3
 8001876:	d001      	beq.n	800187c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001878:	2301      	movs	r3, #1
 800187a:	e0b8      	b.n	80019ee <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	f003 0302 	and.w	r3, r3, #2
 8001884:	2b00      	cmp	r3, #0
 8001886:	d020      	beq.n	80018ca <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f003 0304 	and.w	r3, r3, #4
 8001890:	2b00      	cmp	r3, #0
 8001892:	d005      	beq.n	80018a0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001894:	4b59      	ldr	r3, [pc, #356]	; (80019fc <HAL_RCC_ClockConfig+0x1c4>)
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	4a58      	ldr	r2, [pc, #352]	; (80019fc <HAL_RCC_ClockConfig+0x1c4>)
 800189a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800189e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f003 0308 	and.w	r3, r3, #8
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d005      	beq.n	80018b8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80018ac:	4b53      	ldr	r3, [pc, #332]	; (80019fc <HAL_RCC_ClockConfig+0x1c4>)
 80018ae:	685b      	ldr	r3, [r3, #4]
 80018b0:	4a52      	ldr	r2, [pc, #328]	; (80019fc <HAL_RCC_ClockConfig+0x1c4>)
 80018b2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80018b6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018b8:	4b50      	ldr	r3, [pc, #320]	; (80019fc <HAL_RCC_ClockConfig+0x1c4>)
 80018ba:	685b      	ldr	r3, [r3, #4]
 80018bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	494d      	ldr	r1, [pc, #308]	; (80019fc <HAL_RCC_ClockConfig+0x1c4>)
 80018c6:	4313      	orrs	r3, r2
 80018c8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f003 0301 	and.w	r3, r3, #1
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d040      	beq.n	8001958 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	685b      	ldr	r3, [r3, #4]
 80018da:	2b01      	cmp	r3, #1
 80018dc:	d107      	bne.n	80018ee <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018de:	4b47      	ldr	r3, [pc, #284]	; (80019fc <HAL_RCC_ClockConfig+0x1c4>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d115      	bne.n	8001916 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018ea:	2301      	movs	r3, #1
 80018ec:	e07f      	b.n	80019ee <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	685b      	ldr	r3, [r3, #4]
 80018f2:	2b02      	cmp	r3, #2
 80018f4:	d107      	bne.n	8001906 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018f6:	4b41      	ldr	r3, [pc, #260]	; (80019fc <HAL_RCC_ClockConfig+0x1c4>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d109      	bne.n	8001916 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001902:	2301      	movs	r3, #1
 8001904:	e073      	b.n	80019ee <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001906:	4b3d      	ldr	r3, [pc, #244]	; (80019fc <HAL_RCC_ClockConfig+0x1c4>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f003 0302 	and.w	r3, r3, #2
 800190e:	2b00      	cmp	r3, #0
 8001910:	d101      	bne.n	8001916 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001912:	2301      	movs	r3, #1
 8001914:	e06b      	b.n	80019ee <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001916:	4b39      	ldr	r3, [pc, #228]	; (80019fc <HAL_RCC_ClockConfig+0x1c4>)
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	f023 0203 	bic.w	r2, r3, #3
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	4936      	ldr	r1, [pc, #216]	; (80019fc <HAL_RCC_ClockConfig+0x1c4>)
 8001924:	4313      	orrs	r3, r2
 8001926:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001928:	f7ff f8f8 	bl	8000b1c <HAL_GetTick>
 800192c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800192e:	e00a      	b.n	8001946 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001930:	f7ff f8f4 	bl	8000b1c <HAL_GetTick>
 8001934:	4602      	mov	r2, r0
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	1ad3      	subs	r3, r2, r3
 800193a:	f241 3288 	movw	r2, #5000	; 0x1388
 800193e:	4293      	cmp	r3, r2
 8001940:	d901      	bls.n	8001946 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001942:	2303      	movs	r3, #3
 8001944:	e053      	b.n	80019ee <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001946:	4b2d      	ldr	r3, [pc, #180]	; (80019fc <HAL_RCC_ClockConfig+0x1c4>)
 8001948:	685b      	ldr	r3, [r3, #4]
 800194a:	f003 020c 	and.w	r2, r3, #12
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	685b      	ldr	r3, [r3, #4]
 8001952:	009b      	lsls	r3, r3, #2
 8001954:	429a      	cmp	r2, r3
 8001956:	d1eb      	bne.n	8001930 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001958:	4b27      	ldr	r3, [pc, #156]	; (80019f8 <HAL_RCC_ClockConfig+0x1c0>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f003 0307 	and.w	r3, r3, #7
 8001960:	683a      	ldr	r2, [r7, #0]
 8001962:	429a      	cmp	r2, r3
 8001964:	d210      	bcs.n	8001988 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001966:	4b24      	ldr	r3, [pc, #144]	; (80019f8 <HAL_RCC_ClockConfig+0x1c0>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f023 0207 	bic.w	r2, r3, #7
 800196e:	4922      	ldr	r1, [pc, #136]	; (80019f8 <HAL_RCC_ClockConfig+0x1c0>)
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	4313      	orrs	r3, r2
 8001974:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001976:	4b20      	ldr	r3, [pc, #128]	; (80019f8 <HAL_RCC_ClockConfig+0x1c0>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f003 0307 	and.w	r3, r3, #7
 800197e:	683a      	ldr	r2, [r7, #0]
 8001980:	429a      	cmp	r2, r3
 8001982:	d001      	beq.n	8001988 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001984:	2301      	movs	r3, #1
 8001986:	e032      	b.n	80019ee <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f003 0304 	and.w	r3, r3, #4
 8001990:	2b00      	cmp	r3, #0
 8001992:	d008      	beq.n	80019a6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001994:	4b19      	ldr	r3, [pc, #100]	; (80019fc <HAL_RCC_ClockConfig+0x1c4>)
 8001996:	685b      	ldr	r3, [r3, #4]
 8001998:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	68db      	ldr	r3, [r3, #12]
 80019a0:	4916      	ldr	r1, [pc, #88]	; (80019fc <HAL_RCC_ClockConfig+0x1c4>)
 80019a2:	4313      	orrs	r3, r2
 80019a4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f003 0308 	and.w	r3, r3, #8
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d009      	beq.n	80019c6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80019b2:	4b12      	ldr	r3, [pc, #72]	; (80019fc <HAL_RCC_ClockConfig+0x1c4>)
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	691b      	ldr	r3, [r3, #16]
 80019be:	00db      	lsls	r3, r3, #3
 80019c0:	490e      	ldr	r1, [pc, #56]	; (80019fc <HAL_RCC_ClockConfig+0x1c4>)
 80019c2:	4313      	orrs	r3, r2
 80019c4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80019c6:	f000 f821 	bl	8001a0c <HAL_RCC_GetSysClockFreq>
 80019ca:	4602      	mov	r2, r0
 80019cc:	4b0b      	ldr	r3, [pc, #44]	; (80019fc <HAL_RCC_ClockConfig+0x1c4>)
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	091b      	lsrs	r3, r3, #4
 80019d2:	f003 030f 	and.w	r3, r3, #15
 80019d6:	490a      	ldr	r1, [pc, #40]	; (8001a00 <HAL_RCC_ClockConfig+0x1c8>)
 80019d8:	5ccb      	ldrb	r3, [r1, r3]
 80019da:	fa22 f303 	lsr.w	r3, r2, r3
 80019de:	4a09      	ldr	r2, [pc, #36]	; (8001a04 <HAL_RCC_ClockConfig+0x1cc>)
 80019e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80019e2:	4b09      	ldr	r3, [pc, #36]	; (8001a08 <HAL_RCC_ClockConfig+0x1d0>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	4618      	mov	r0, r3
 80019e8:	f7ff f856 	bl	8000a98 <HAL_InitTick>

  return HAL_OK;
 80019ec:	2300      	movs	r3, #0
}
 80019ee:	4618      	mov	r0, r3
 80019f0:	3710      	adds	r7, #16
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	40022000 	.word	0x40022000
 80019fc:	40021000 	.word	0x40021000
 8001a00:	08002e68 	.word	0x08002e68
 8001a04:	20000000 	.word	0x20000000
 8001a08:	20000004 	.word	0x20000004

08001a0c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b087      	sub	sp, #28
 8001a10:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001a12:	2300      	movs	r3, #0
 8001a14:	60fb      	str	r3, [r7, #12]
 8001a16:	2300      	movs	r3, #0
 8001a18:	60bb      	str	r3, [r7, #8]
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	617b      	str	r3, [r7, #20]
 8001a1e:	2300      	movs	r3, #0
 8001a20:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001a22:	2300      	movs	r3, #0
 8001a24:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001a26:	4b1e      	ldr	r3, [pc, #120]	; (8001aa0 <HAL_RCC_GetSysClockFreq+0x94>)
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	f003 030c 	and.w	r3, r3, #12
 8001a32:	2b04      	cmp	r3, #4
 8001a34:	d002      	beq.n	8001a3c <HAL_RCC_GetSysClockFreq+0x30>
 8001a36:	2b08      	cmp	r3, #8
 8001a38:	d003      	beq.n	8001a42 <HAL_RCC_GetSysClockFreq+0x36>
 8001a3a:	e027      	b.n	8001a8c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001a3c:	4b19      	ldr	r3, [pc, #100]	; (8001aa4 <HAL_RCC_GetSysClockFreq+0x98>)
 8001a3e:	613b      	str	r3, [r7, #16]
      break;
 8001a40:	e027      	b.n	8001a92 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	0c9b      	lsrs	r3, r3, #18
 8001a46:	f003 030f 	and.w	r3, r3, #15
 8001a4a:	4a17      	ldr	r2, [pc, #92]	; (8001aa8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001a4c:	5cd3      	ldrb	r3, [r2, r3]
 8001a4e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d010      	beq.n	8001a7c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001a5a:	4b11      	ldr	r3, [pc, #68]	; (8001aa0 <HAL_RCC_GetSysClockFreq+0x94>)
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	0c5b      	lsrs	r3, r3, #17
 8001a60:	f003 0301 	and.w	r3, r3, #1
 8001a64:	4a11      	ldr	r2, [pc, #68]	; (8001aac <HAL_RCC_GetSysClockFreq+0xa0>)
 8001a66:	5cd3      	ldrb	r3, [r2, r3]
 8001a68:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	4a0d      	ldr	r2, [pc, #52]	; (8001aa4 <HAL_RCC_GetSysClockFreq+0x98>)
 8001a6e:	fb03 f202 	mul.w	r2, r3, r2
 8001a72:	68bb      	ldr	r3, [r7, #8]
 8001a74:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a78:	617b      	str	r3, [r7, #20]
 8001a7a:	e004      	b.n	8001a86 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	4a0c      	ldr	r2, [pc, #48]	; (8001ab0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001a80:	fb02 f303 	mul.w	r3, r2, r3
 8001a84:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001a86:	697b      	ldr	r3, [r7, #20]
 8001a88:	613b      	str	r3, [r7, #16]
      break;
 8001a8a:	e002      	b.n	8001a92 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001a8c:	4b05      	ldr	r3, [pc, #20]	; (8001aa4 <HAL_RCC_GetSysClockFreq+0x98>)
 8001a8e:	613b      	str	r3, [r7, #16]
      break;
 8001a90:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001a92:	693b      	ldr	r3, [r7, #16]
}
 8001a94:	4618      	mov	r0, r3
 8001a96:	371c      	adds	r7, #28
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bc80      	pop	{r7}
 8001a9c:	4770      	bx	lr
 8001a9e:	bf00      	nop
 8001aa0:	40021000 	.word	0x40021000
 8001aa4:	007a1200 	.word	0x007a1200
 8001aa8:	08002e80 	.word	0x08002e80
 8001aac:	08002e90 	.word	0x08002e90
 8001ab0:	003d0900 	.word	0x003d0900

08001ab4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ab8:	4b02      	ldr	r3, [pc, #8]	; (8001ac4 <HAL_RCC_GetHCLKFreq+0x10>)
 8001aba:	681b      	ldr	r3, [r3, #0]
}
 8001abc:	4618      	mov	r0, r3
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bc80      	pop	{r7}
 8001ac2:	4770      	bx	lr
 8001ac4:	20000000 	.word	0x20000000

08001ac8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001acc:	f7ff fff2 	bl	8001ab4 <HAL_RCC_GetHCLKFreq>
 8001ad0:	4602      	mov	r2, r0
 8001ad2:	4b05      	ldr	r3, [pc, #20]	; (8001ae8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	0a1b      	lsrs	r3, r3, #8
 8001ad8:	f003 0307 	and.w	r3, r3, #7
 8001adc:	4903      	ldr	r1, [pc, #12]	; (8001aec <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ade:	5ccb      	ldrb	r3, [r1, r3]
 8001ae0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	40021000 	.word	0x40021000
 8001aec:	08002e78 	.word	0x08002e78

08001af0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b085      	sub	sp, #20
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001af8:	4b0a      	ldr	r3, [pc, #40]	; (8001b24 <RCC_Delay+0x34>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4a0a      	ldr	r2, [pc, #40]	; (8001b28 <RCC_Delay+0x38>)
 8001afe:	fba2 2303 	umull	r2, r3, r2, r3
 8001b02:	0a5b      	lsrs	r3, r3, #9
 8001b04:	687a      	ldr	r2, [r7, #4]
 8001b06:	fb02 f303 	mul.w	r3, r2, r3
 8001b0a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001b0c:	bf00      	nop
  }
  while (Delay --);
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	1e5a      	subs	r2, r3, #1
 8001b12:	60fa      	str	r2, [r7, #12]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d1f9      	bne.n	8001b0c <RCC_Delay+0x1c>
}
 8001b18:	bf00      	nop
 8001b1a:	bf00      	nop
 8001b1c:	3714      	adds	r7, #20
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bc80      	pop	{r7}
 8001b22:	4770      	bx	lr
 8001b24:	20000000 	.word	0x20000000
 8001b28:	10624dd3 	.word	0x10624dd3

08001b2c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b086      	sub	sp, #24
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8001b34:	2300      	movs	r3, #0
 8001b36:	613b      	str	r3, [r7, #16]
 8001b38:	2300      	movs	r3, #0
 8001b3a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f003 0301 	and.w	r3, r3, #1
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d07d      	beq.n	8001c44 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b4c:	4b4f      	ldr	r3, [pc, #316]	; (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001b4e:	69db      	ldr	r3, [r3, #28]
 8001b50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d10d      	bne.n	8001b74 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b58:	4b4c      	ldr	r3, [pc, #304]	; (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001b5a:	69db      	ldr	r3, [r3, #28]
 8001b5c:	4a4b      	ldr	r2, [pc, #300]	; (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001b5e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b62:	61d3      	str	r3, [r2, #28]
 8001b64:	4b49      	ldr	r3, [pc, #292]	; (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001b66:	69db      	ldr	r3, [r3, #28]
 8001b68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b6c:	60bb      	str	r3, [r7, #8]
 8001b6e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b70:	2301      	movs	r3, #1
 8001b72:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b74:	4b46      	ldr	r3, [pc, #280]	; (8001c90 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d118      	bne.n	8001bb2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b80:	4b43      	ldr	r3, [pc, #268]	; (8001c90 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a42      	ldr	r2, [pc, #264]	; (8001c90 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001b86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b8a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b8c:	f7fe ffc6 	bl	8000b1c <HAL_GetTick>
 8001b90:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b92:	e008      	b.n	8001ba6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b94:	f7fe ffc2 	bl	8000b1c <HAL_GetTick>
 8001b98:	4602      	mov	r2, r0
 8001b9a:	693b      	ldr	r3, [r7, #16]
 8001b9c:	1ad3      	subs	r3, r2, r3
 8001b9e:	2b64      	cmp	r3, #100	; 0x64
 8001ba0:	d901      	bls.n	8001ba6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8001ba2:	2303      	movs	r3, #3
 8001ba4:	e06d      	b.n	8001c82 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ba6:	4b3a      	ldr	r3, [pc, #232]	; (8001c90 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d0f0      	beq.n	8001b94 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001bb2:	4b36      	ldr	r3, [pc, #216]	; (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001bb4:	6a1b      	ldr	r3, [r3, #32]
 8001bb6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001bba:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d02e      	beq.n	8001c20 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	685b      	ldr	r3, [r3, #4]
 8001bc6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001bca:	68fa      	ldr	r2, [r7, #12]
 8001bcc:	429a      	cmp	r2, r3
 8001bce:	d027      	beq.n	8001c20 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001bd0:	4b2e      	ldr	r3, [pc, #184]	; (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001bd2:	6a1b      	ldr	r3, [r3, #32]
 8001bd4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001bd8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001bda:	4b2e      	ldr	r3, [pc, #184]	; (8001c94 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001bdc:	2201      	movs	r2, #1
 8001bde:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001be0:	4b2c      	ldr	r3, [pc, #176]	; (8001c94 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001be6:	4a29      	ldr	r2, [pc, #164]	; (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	f003 0301 	and.w	r3, r3, #1
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d014      	beq.n	8001c20 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bf6:	f7fe ff91 	bl	8000b1c <HAL_GetTick>
 8001bfa:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bfc:	e00a      	b.n	8001c14 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bfe:	f7fe ff8d 	bl	8000b1c <HAL_GetTick>
 8001c02:	4602      	mov	r2, r0
 8001c04:	693b      	ldr	r3, [r7, #16]
 8001c06:	1ad3      	subs	r3, r2, r3
 8001c08:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c0c:	4293      	cmp	r3, r2
 8001c0e:	d901      	bls.n	8001c14 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8001c10:	2303      	movs	r3, #3
 8001c12:	e036      	b.n	8001c82 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c14:	4b1d      	ldr	r3, [pc, #116]	; (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001c16:	6a1b      	ldr	r3, [r3, #32]
 8001c18:	f003 0302 	and.w	r3, r3, #2
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d0ee      	beq.n	8001bfe <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001c20:	4b1a      	ldr	r3, [pc, #104]	; (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001c22:	6a1b      	ldr	r3, [r3, #32]
 8001c24:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	4917      	ldr	r1, [pc, #92]	; (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001c2e:	4313      	orrs	r3, r2
 8001c30:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001c32:	7dfb      	ldrb	r3, [r7, #23]
 8001c34:	2b01      	cmp	r3, #1
 8001c36:	d105      	bne.n	8001c44 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c38:	4b14      	ldr	r3, [pc, #80]	; (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001c3a:	69db      	ldr	r3, [r3, #28]
 8001c3c:	4a13      	ldr	r2, [pc, #76]	; (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001c3e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c42:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f003 0302 	and.w	r3, r3, #2
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d008      	beq.n	8001c62 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001c50:	4b0e      	ldr	r3, [pc, #56]	; (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	689b      	ldr	r3, [r3, #8]
 8001c5c:	490b      	ldr	r1, [pc, #44]	; (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001c5e:	4313      	orrs	r3, r2
 8001c60:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f003 0310 	and.w	r3, r3, #16
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d008      	beq.n	8001c80 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001c6e:	4b07      	ldr	r3, [pc, #28]	; (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001c70:	685b      	ldr	r3, [r3, #4]
 8001c72:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	68db      	ldr	r3, [r3, #12]
 8001c7a:	4904      	ldr	r1, [pc, #16]	; (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001c7c:	4313      	orrs	r3, r2
 8001c7e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001c80:	2300      	movs	r3, #0
}
 8001c82:	4618      	mov	r0, r3
 8001c84:	3718      	adds	r7, #24
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	40021000 	.word	0x40021000
 8001c90:	40007000 	.word	0x40007000
 8001c94:	42420440 	.word	0x42420440

08001c98 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b082      	sub	sp, #8
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d101      	bne.n	8001caa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	e076      	b.n	8001d98 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d108      	bne.n	8001cc4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001cba:	d009      	beq.n	8001cd0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	61da      	str	r2, [r3, #28]
 8001cc2:	e005      	b.n	8001cd0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2200      	movs	r2, #0
 8001cce:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001cdc:	b2db      	uxtb	r3, r3
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d106      	bne.n	8001cf0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001cea:	6878      	ldr	r0, [r7, #4]
 8001cec:	f7fe fd9e 	bl	800082c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2202      	movs	r2, #2
 8001cf4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	681a      	ldr	r2, [r3, #0]
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001d06:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	689b      	ldr	r3, [r3, #8]
 8001d14:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8001d18:	431a      	orrs	r2, r3
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	68db      	ldr	r3, [r3, #12]
 8001d1e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001d22:	431a      	orrs	r2, r3
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	691b      	ldr	r3, [r3, #16]
 8001d28:	f003 0302 	and.w	r3, r3, #2
 8001d2c:	431a      	orrs	r2, r3
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	695b      	ldr	r3, [r3, #20]
 8001d32:	f003 0301 	and.w	r3, r3, #1
 8001d36:	431a      	orrs	r2, r3
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	699b      	ldr	r3, [r3, #24]
 8001d3c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001d40:	431a      	orrs	r2, r3
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	69db      	ldr	r3, [r3, #28]
 8001d46:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001d4a:	431a      	orrs	r2, r3
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6a1b      	ldr	r3, [r3, #32]
 8001d50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d54:	ea42 0103 	orr.w	r1, r2, r3
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d5c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	430a      	orrs	r2, r1
 8001d66:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	699b      	ldr	r3, [r3, #24]
 8001d6c:	0c1a      	lsrs	r2, r3, #16
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f002 0204 	and.w	r2, r2, #4
 8001d76:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	69da      	ldr	r2, [r3, #28]
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001d86:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	2201      	movs	r2, #1
 8001d92:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8001d96:	2300      	movs	r3, #0
}
 8001d98:	4618      	mov	r0, r3
 8001d9a:	3708      	adds	r7, #8
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}

08001da0 <std>:
 8001da0:	2300      	movs	r3, #0
 8001da2:	b510      	push	{r4, lr}
 8001da4:	4604      	mov	r4, r0
 8001da6:	e9c0 3300 	strd	r3, r3, [r0]
 8001daa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8001dae:	6083      	str	r3, [r0, #8]
 8001db0:	8181      	strh	r1, [r0, #12]
 8001db2:	6643      	str	r3, [r0, #100]	; 0x64
 8001db4:	81c2      	strh	r2, [r0, #14]
 8001db6:	6183      	str	r3, [r0, #24]
 8001db8:	4619      	mov	r1, r3
 8001dba:	2208      	movs	r2, #8
 8001dbc:	305c      	adds	r0, #92	; 0x5c
 8001dbe:	f000 f9e5 	bl	800218c <memset>
 8001dc2:	4b05      	ldr	r3, [pc, #20]	; (8001dd8 <std+0x38>)
 8001dc4:	6224      	str	r4, [r4, #32]
 8001dc6:	6263      	str	r3, [r4, #36]	; 0x24
 8001dc8:	4b04      	ldr	r3, [pc, #16]	; (8001ddc <std+0x3c>)
 8001dca:	62a3      	str	r3, [r4, #40]	; 0x28
 8001dcc:	4b04      	ldr	r3, [pc, #16]	; (8001de0 <std+0x40>)
 8001dce:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001dd0:	4b04      	ldr	r3, [pc, #16]	; (8001de4 <std+0x44>)
 8001dd2:	6323      	str	r3, [r4, #48]	; 0x30
 8001dd4:	bd10      	pop	{r4, pc}
 8001dd6:	bf00      	nop
 8001dd8:	08001fdd 	.word	0x08001fdd
 8001ddc:	08001fff 	.word	0x08001fff
 8001de0:	08002037 	.word	0x08002037
 8001de4:	0800205b 	.word	0x0800205b

08001de8 <stdio_exit_handler>:
 8001de8:	4a02      	ldr	r2, [pc, #8]	; (8001df4 <stdio_exit_handler+0xc>)
 8001dea:	4903      	ldr	r1, [pc, #12]	; (8001df8 <stdio_exit_handler+0x10>)
 8001dec:	4803      	ldr	r0, [pc, #12]	; (8001dfc <stdio_exit_handler+0x14>)
 8001dee:	f000 b869 	b.w	8001ec4 <_fwalk_sglue>
 8001df2:	bf00      	nop
 8001df4:	2000000c 	.word	0x2000000c
 8001df8:	08002b19 	.word	0x08002b19
 8001dfc:	20000018 	.word	0x20000018

08001e00 <cleanup_stdio>:
 8001e00:	6841      	ldr	r1, [r0, #4]
 8001e02:	4b0c      	ldr	r3, [pc, #48]	; (8001e34 <cleanup_stdio+0x34>)
 8001e04:	b510      	push	{r4, lr}
 8001e06:	4299      	cmp	r1, r3
 8001e08:	4604      	mov	r4, r0
 8001e0a:	d001      	beq.n	8001e10 <cleanup_stdio+0x10>
 8001e0c:	f000 fe84 	bl	8002b18 <_fflush_r>
 8001e10:	68a1      	ldr	r1, [r4, #8]
 8001e12:	4b09      	ldr	r3, [pc, #36]	; (8001e38 <cleanup_stdio+0x38>)
 8001e14:	4299      	cmp	r1, r3
 8001e16:	d002      	beq.n	8001e1e <cleanup_stdio+0x1e>
 8001e18:	4620      	mov	r0, r4
 8001e1a:	f000 fe7d 	bl	8002b18 <_fflush_r>
 8001e1e:	68e1      	ldr	r1, [r4, #12]
 8001e20:	4b06      	ldr	r3, [pc, #24]	; (8001e3c <cleanup_stdio+0x3c>)
 8001e22:	4299      	cmp	r1, r3
 8001e24:	d004      	beq.n	8001e30 <cleanup_stdio+0x30>
 8001e26:	4620      	mov	r0, r4
 8001e28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001e2c:	f000 be74 	b.w	8002b18 <_fflush_r>
 8001e30:	bd10      	pop	{r4, pc}
 8001e32:	bf00      	nop
 8001e34:	20000138 	.word	0x20000138
 8001e38:	200001a0 	.word	0x200001a0
 8001e3c:	20000208 	.word	0x20000208

08001e40 <global_stdio_init.part.0>:
 8001e40:	b510      	push	{r4, lr}
 8001e42:	4b0b      	ldr	r3, [pc, #44]	; (8001e70 <global_stdio_init.part.0+0x30>)
 8001e44:	4c0b      	ldr	r4, [pc, #44]	; (8001e74 <global_stdio_init.part.0+0x34>)
 8001e46:	4a0c      	ldr	r2, [pc, #48]	; (8001e78 <global_stdio_init.part.0+0x38>)
 8001e48:	4620      	mov	r0, r4
 8001e4a:	601a      	str	r2, [r3, #0]
 8001e4c:	2104      	movs	r1, #4
 8001e4e:	2200      	movs	r2, #0
 8001e50:	f7ff ffa6 	bl	8001da0 <std>
 8001e54:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8001e58:	2201      	movs	r2, #1
 8001e5a:	2109      	movs	r1, #9
 8001e5c:	f7ff ffa0 	bl	8001da0 <std>
 8001e60:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8001e64:	2202      	movs	r2, #2
 8001e66:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001e6a:	2112      	movs	r1, #18
 8001e6c:	f7ff bf98 	b.w	8001da0 <std>
 8001e70:	20000270 	.word	0x20000270
 8001e74:	20000138 	.word	0x20000138
 8001e78:	08001de9 	.word	0x08001de9

08001e7c <__sfp_lock_acquire>:
 8001e7c:	4801      	ldr	r0, [pc, #4]	; (8001e84 <__sfp_lock_acquire+0x8>)
 8001e7e:	f000 b9fd 	b.w	800227c <__retarget_lock_acquire_recursive>
 8001e82:	bf00      	nop
 8001e84:	20000279 	.word	0x20000279

08001e88 <__sfp_lock_release>:
 8001e88:	4801      	ldr	r0, [pc, #4]	; (8001e90 <__sfp_lock_release+0x8>)
 8001e8a:	f000 b9f8 	b.w	800227e <__retarget_lock_release_recursive>
 8001e8e:	bf00      	nop
 8001e90:	20000279 	.word	0x20000279

08001e94 <__sinit>:
 8001e94:	b510      	push	{r4, lr}
 8001e96:	4604      	mov	r4, r0
 8001e98:	f7ff fff0 	bl	8001e7c <__sfp_lock_acquire>
 8001e9c:	6a23      	ldr	r3, [r4, #32]
 8001e9e:	b11b      	cbz	r3, 8001ea8 <__sinit+0x14>
 8001ea0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001ea4:	f7ff bff0 	b.w	8001e88 <__sfp_lock_release>
 8001ea8:	4b04      	ldr	r3, [pc, #16]	; (8001ebc <__sinit+0x28>)
 8001eaa:	6223      	str	r3, [r4, #32]
 8001eac:	4b04      	ldr	r3, [pc, #16]	; (8001ec0 <__sinit+0x2c>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d1f5      	bne.n	8001ea0 <__sinit+0xc>
 8001eb4:	f7ff ffc4 	bl	8001e40 <global_stdio_init.part.0>
 8001eb8:	e7f2      	b.n	8001ea0 <__sinit+0xc>
 8001eba:	bf00      	nop
 8001ebc:	08001e01 	.word	0x08001e01
 8001ec0:	20000270 	.word	0x20000270

08001ec4 <_fwalk_sglue>:
 8001ec4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001ec8:	4607      	mov	r7, r0
 8001eca:	4688      	mov	r8, r1
 8001ecc:	4614      	mov	r4, r2
 8001ece:	2600      	movs	r6, #0
 8001ed0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8001ed4:	f1b9 0901 	subs.w	r9, r9, #1
 8001ed8:	d505      	bpl.n	8001ee6 <_fwalk_sglue+0x22>
 8001eda:	6824      	ldr	r4, [r4, #0]
 8001edc:	2c00      	cmp	r4, #0
 8001ede:	d1f7      	bne.n	8001ed0 <_fwalk_sglue+0xc>
 8001ee0:	4630      	mov	r0, r6
 8001ee2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001ee6:	89ab      	ldrh	r3, [r5, #12]
 8001ee8:	2b01      	cmp	r3, #1
 8001eea:	d907      	bls.n	8001efc <_fwalk_sglue+0x38>
 8001eec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001ef0:	3301      	adds	r3, #1
 8001ef2:	d003      	beq.n	8001efc <_fwalk_sglue+0x38>
 8001ef4:	4629      	mov	r1, r5
 8001ef6:	4638      	mov	r0, r7
 8001ef8:	47c0      	blx	r8
 8001efa:	4306      	orrs	r6, r0
 8001efc:	3568      	adds	r5, #104	; 0x68
 8001efe:	e7e9      	b.n	8001ed4 <_fwalk_sglue+0x10>

08001f00 <iprintf>:
 8001f00:	b40f      	push	{r0, r1, r2, r3}
 8001f02:	b507      	push	{r0, r1, r2, lr}
 8001f04:	4906      	ldr	r1, [pc, #24]	; (8001f20 <iprintf+0x20>)
 8001f06:	ab04      	add	r3, sp, #16
 8001f08:	6808      	ldr	r0, [r1, #0]
 8001f0a:	f853 2b04 	ldr.w	r2, [r3], #4
 8001f0e:	6881      	ldr	r1, [r0, #8]
 8001f10:	9301      	str	r3, [sp, #4]
 8001f12:	f000 fad1 	bl	80024b8 <_vfiprintf_r>
 8001f16:	b003      	add	sp, #12
 8001f18:	f85d eb04 	ldr.w	lr, [sp], #4
 8001f1c:	b004      	add	sp, #16
 8001f1e:	4770      	bx	lr
 8001f20:	20000064 	.word	0x20000064

08001f24 <_puts_r>:
 8001f24:	6a03      	ldr	r3, [r0, #32]
 8001f26:	b570      	push	{r4, r5, r6, lr}
 8001f28:	4605      	mov	r5, r0
 8001f2a:	460e      	mov	r6, r1
 8001f2c:	6884      	ldr	r4, [r0, #8]
 8001f2e:	b90b      	cbnz	r3, 8001f34 <_puts_r+0x10>
 8001f30:	f7ff ffb0 	bl	8001e94 <__sinit>
 8001f34:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001f36:	07db      	lsls	r3, r3, #31
 8001f38:	d405      	bmi.n	8001f46 <_puts_r+0x22>
 8001f3a:	89a3      	ldrh	r3, [r4, #12]
 8001f3c:	0598      	lsls	r0, r3, #22
 8001f3e:	d402      	bmi.n	8001f46 <_puts_r+0x22>
 8001f40:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001f42:	f000 f99b 	bl	800227c <__retarget_lock_acquire_recursive>
 8001f46:	89a3      	ldrh	r3, [r4, #12]
 8001f48:	0719      	lsls	r1, r3, #28
 8001f4a:	d513      	bpl.n	8001f74 <_puts_r+0x50>
 8001f4c:	6923      	ldr	r3, [r4, #16]
 8001f4e:	b18b      	cbz	r3, 8001f74 <_puts_r+0x50>
 8001f50:	3e01      	subs	r6, #1
 8001f52:	68a3      	ldr	r3, [r4, #8]
 8001f54:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8001f58:	3b01      	subs	r3, #1
 8001f5a:	60a3      	str	r3, [r4, #8]
 8001f5c:	b9e9      	cbnz	r1, 8001f9a <_puts_r+0x76>
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	da2e      	bge.n	8001fc0 <_puts_r+0x9c>
 8001f62:	4622      	mov	r2, r4
 8001f64:	210a      	movs	r1, #10
 8001f66:	4628      	mov	r0, r5
 8001f68:	f000 f87b 	bl	8002062 <__swbuf_r>
 8001f6c:	3001      	adds	r0, #1
 8001f6e:	d007      	beq.n	8001f80 <_puts_r+0x5c>
 8001f70:	250a      	movs	r5, #10
 8001f72:	e007      	b.n	8001f84 <_puts_r+0x60>
 8001f74:	4621      	mov	r1, r4
 8001f76:	4628      	mov	r0, r5
 8001f78:	f000 f8b0 	bl	80020dc <__swsetup_r>
 8001f7c:	2800      	cmp	r0, #0
 8001f7e:	d0e7      	beq.n	8001f50 <_puts_r+0x2c>
 8001f80:	f04f 35ff 	mov.w	r5, #4294967295
 8001f84:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001f86:	07da      	lsls	r2, r3, #31
 8001f88:	d405      	bmi.n	8001f96 <_puts_r+0x72>
 8001f8a:	89a3      	ldrh	r3, [r4, #12]
 8001f8c:	059b      	lsls	r3, r3, #22
 8001f8e:	d402      	bmi.n	8001f96 <_puts_r+0x72>
 8001f90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001f92:	f000 f974 	bl	800227e <__retarget_lock_release_recursive>
 8001f96:	4628      	mov	r0, r5
 8001f98:	bd70      	pop	{r4, r5, r6, pc}
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	da04      	bge.n	8001fa8 <_puts_r+0x84>
 8001f9e:	69a2      	ldr	r2, [r4, #24]
 8001fa0:	429a      	cmp	r2, r3
 8001fa2:	dc06      	bgt.n	8001fb2 <_puts_r+0x8e>
 8001fa4:	290a      	cmp	r1, #10
 8001fa6:	d004      	beq.n	8001fb2 <_puts_r+0x8e>
 8001fa8:	6823      	ldr	r3, [r4, #0]
 8001faa:	1c5a      	adds	r2, r3, #1
 8001fac:	6022      	str	r2, [r4, #0]
 8001fae:	7019      	strb	r1, [r3, #0]
 8001fb0:	e7cf      	b.n	8001f52 <_puts_r+0x2e>
 8001fb2:	4622      	mov	r2, r4
 8001fb4:	4628      	mov	r0, r5
 8001fb6:	f000 f854 	bl	8002062 <__swbuf_r>
 8001fba:	3001      	adds	r0, #1
 8001fbc:	d1c9      	bne.n	8001f52 <_puts_r+0x2e>
 8001fbe:	e7df      	b.n	8001f80 <_puts_r+0x5c>
 8001fc0:	250a      	movs	r5, #10
 8001fc2:	6823      	ldr	r3, [r4, #0]
 8001fc4:	1c5a      	adds	r2, r3, #1
 8001fc6:	6022      	str	r2, [r4, #0]
 8001fc8:	701d      	strb	r5, [r3, #0]
 8001fca:	e7db      	b.n	8001f84 <_puts_r+0x60>

08001fcc <puts>:
 8001fcc:	4b02      	ldr	r3, [pc, #8]	; (8001fd8 <puts+0xc>)
 8001fce:	4601      	mov	r1, r0
 8001fd0:	6818      	ldr	r0, [r3, #0]
 8001fd2:	f7ff bfa7 	b.w	8001f24 <_puts_r>
 8001fd6:	bf00      	nop
 8001fd8:	20000064 	.word	0x20000064

08001fdc <__sread>:
 8001fdc:	b510      	push	{r4, lr}
 8001fde:	460c      	mov	r4, r1
 8001fe0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001fe4:	f000 f8fc 	bl	80021e0 <_read_r>
 8001fe8:	2800      	cmp	r0, #0
 8001fea:	bfab      	itete	ge
 8001fec:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8001fee:	89a3      	ldrhlt	r3, [r4, #12]
 8001ff0:	181b      	addge	r3, r3, r0
 8001ff2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8001ff6:	bfac      	ite	ge
 8001ff8:	6563      	strge	r3, [r4, #84]	; 0x54
 8001ffa:	81a3      	strhlt	r3, [r4, #12]
 8001ffc:	bd10      	pop	{r4, pc}

08001ffe <__swrite>:
 8001ffe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002002:	461f      	mov	r7, r3
 8002004:	898b      	ldrh	r3, [r1, #12]
 8002006:	4605      	mov	r5, r0
 8002008:	05db      	lsls	r3, r3, #23
 800200a:	460c      	mov	r4, r1
 800200c:	4616      	mov	r6, r2
 800200e:	d505      	bpl.n	800201c <__swrite+0x1e>
 8002010:	2302      	movs	r3, #2
 8002012:	2200      	movs	r2, #0
 8002014:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002018:	f000 f8d0 	bl	80021bc <_lseek_r>
 800201c:	89a3      	ldrh	r3, [r4, #12]
 800201e:	4632      	mov	r2, r6
 8002020:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002024:	81a3      	strh	r3, [r4, #12]
 8002026:	4628      	mov	r0, r5
 8002028:	463b      	mov	r3, r7
 800202a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800202e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002032:	f000 b8e7 	b.w	8002204 <_write_r>

08002036 <__sseek>:
 8002036:	b510      	push	{r4, lr}
 8002038:	460c      	mov	r4, r1
 800203a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800203e:	f000 f8bd 	bl	80021bc <_lseek_r>
 8002042:	1c43      	adds	r3, r0, #1
 8002044:	89a3      	ldrh	r3, [r4, #12]
 8002046:	bf15      	itete	ne
 8002048:	6560      	strne	r0, [r4, #84]	; 0x54
 800204a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800204e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002052:	81a3      	strheq	r3, [r4, #12]
 8002054:	bf18      	it	ne
 8002056:	81a3      	strhne	r3, [r4, #12]
 8002058:	bd10      	pop	{r4, pc}

0800205a <__sclose>:
 800205a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800205e:	f000 b89d 	b.w	800219c <_close_r>

08002062 <__swbuf_r>:
 8002062:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002064:	460e      	mov	r6, r1
 8002066:	4614      	mov	r4, r2
 8002068:	4605      	mov	r5, r0
 800206a:	b118      	cbz	r0, 8002074 <__swbuf_r+0x12>
 800206c:	6a03      	ldr	r3, [r0, #32]
 800206e:	b90b      	cbnz	r3, 8002074 <__swbuf_r+0x12>
 8002070:	f7ff ff10 	bl	8001e94 <__sinit>
 8002074:	69a3      	ldr	r3, [r4, #24]
 8002076:	60a3      	str	r3, [r4, #8]
 8002078:	89a3      	ldrh	r3, [r4, #12]
 800207a:	071a      	lsls	r2, r3, #28
 800207c:	d525      	bpl.n	80020ca <__swbuf_r+0x68>
 800207e:	6923      	ldr	r3, [r4, #16]
 8002080:	b31b      	cbz	r3, 80020ca <__swbuf_r+0x68>
 8002082:	6823      	ldr	r3, [r4, #0]
 8002084:	6922      	ldr	r2, [r4, #16]
 8002086:	b2f6      	uxtb	r6, r6
 8002088:	1a98      	subs	r0, r3, r2
 800208a:	6963      	ldr	r3, [r4, #20]
 800208c:	4637      	mov	r7, r6
 800208e:	4283      	cmp	r3, r0
 8002090:	dc04      	bgt.n	800209c <__swbuf_r+0x3a>
 8002092:	4621      	mov	r1, r4
 8002094:	4628      	mov	r0, r5
 8002096:	f000 fd3f 	bl	8002b18 <_fflush_r>
 800209a:	b9e0      	cbnz	r0, 80020d6 <__swbuf_r+0x74>
 800209c:	68a3      	ldr	r3, [r4, #8]
 800209e:	3b01      	subs	r3, #1
 80020a0:	60a3      	str	r3, [r4, #8]
 80020a2:	6823      	ldr	r3, [r4, #0]
 80020a4:	1c5a      	adds	r2, r3, #1
 80020a6:	6022      	str	r2, [r4, #0]
 80020a8:	701e      	strb	r6, [r3, #0]
 80020aa:	6962      	ldr	r2, [r4, #20]
 80020ac:	1c43      	adds	r3, r0, #1
 80020ae:	429a      	cmp	r2, r3
 80020b0:	d004      	beq.n	80020bc <__swbuf_r+0x5a>
 80020b2:	89a3      	ldrh	r3, [r4, #12]
 80020b4:	07db      	lsls	r3, r3, #31
 80020b6:	d506      	bpl.n	80020c6 <__swbuf_r+0x64>
 80020b8:	2e0a      	cmp	r6, #10
 80020ba:	d104      	bne.n	80020c6 <__swbuf_r+0x64>
 80020bc:	4621      	mov	r1, r4
 80020be:	4628      	mov	r0, r5
 80020c0:	f000 fd2a 	bl	8002b18 <_fflush_r>
 80020c4:	b938      	cbnz	r0, 80020d6 <__swbuf_r+0x74>
 80020c6:	4638      	mov	r0, r7
 80020c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80020ca:	4621      	mov	r1, r4
 80020cc:	4628      	mov	r0, r5
 80020ce:	f000 f805 	bl	80020dc <__swsetup_r>
 80020d2:	2800      	cmp	r0, #0
 80020d4:	d0d5      	beq.n	8002082 <__swbuf_r+0x20>
 80020d6:	f04f 37ff 	mov.w	r7, #4294967295
 80020da:	e7f4      	b.n	80020c6 <__swbuf_r+0x64>

080020dc <__swsetup_r>:
 80020dc:	b538      	push	{r3, r4, r5, lr}
 80020de:	4b2a      	ldr	r3, [pc, #168]	; (8002188 <__swsetup_r+0xac>)
 80020e0:	4605      	mov	r5, r0
 80020e2:	6818      	ldr	r0, [r3, #0]
 80020e4:	460c      	mov	r4, r1
 80020e6:	b118      	cbz	r0, 80020f0 <__swsetup_r+0x14>
 80020e8:	6a03      	ldr	r3, [r0, #32]
 80020ea:	b90b      	cbnz	r3, 80020f0 <__swsetup_r+0x14>
 80020ec:	f7ff fed2 	bl	8001e94 <__sinit>
 80020f0:	89a3      	ldrh	r3, [r4, #12]
 80020f2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80020f6:	0718      	lsls	r0, r3, #28
 80020f8:	d422      	bmi.n	8002140 <__swsetup_r+0x64>
 80020fa:	06d9      	lsls	r1, r3, #27
 80020fc:	d407      	bmi.n	800210e <__swsetup_r+0x32>
 80020fe:	2309      	movs	r3, #9
 8002100:	602b      	str	r3, [r5, #0]
 8002102:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002106:	f04f 30ff 	mov.w	r0, #4294967295
 800210a:	81a3      	strh	r3, [r4, #12]
 800210c:	e034      	b.n	8002178 <__swsetup_r+0x9c>
 800210e:	0758      	lsls	r0, r3, #29
 8002110:	d512      	bpl.n	8002138 <__swsetup_r+0x5c>
 8002112:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002114:	b141      	cbz	r1, 8002128 <__swsetup_r+0x4c>
 8002116:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800211a:	4299      	cmp	r1, r3
 800211c:	d002      	beq.n	8002124 <__swsetup_r+0x48>
 800211e:	4628      	mov	r0, r5
 8002120:	f000 f8ae 	bl	8002280 <_free_r>
 8002124:	2300      	movs	r3, #0
 8002126:	6363      	str	r3, [r4, #52]	; 0x34
 8002128:	89a3      	ldrh	r3, [r4, #12]
 800212a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800212e:	81a3      	strh	r3, [r4, #12]
 8002130:	2300      	movs	r3, #0
 8002132:	6063      	str	r3, [r4, #4]
 8002134:	6923      	ldr	r3, [r4, #16]
 8002136:	6023      	str	r3, [r4, #0]
 8002138:	89a3      	ldrh	r3, [r4, #12]
 800213a:	f043 0308 	orr.w	r3, r3, #8
 800213e:	81a3      	strh	r3, [r4, #12]
 8002140:	6923      	ldr	r3, [r4, #16]
 8002142:	b94b      	cbnz	r3, 8002158 <__swsetup_r+0x7c>
 8002144:	89a3      	ldrh	r3, [r4, #12]
 8002146:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800214a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800214e:	d003      	beq.n	8002158 <__swsetup_r+0x7c>
 8002150:	4621      	mov	r1, r4
 8002152:	4628      	mov	r0, r5
 8002154:	f000 fd2d 	bl	8002bb2 <__smakebuf_r>
 8002158:	89a0      	ldrh	r0, [r4, #12]
 800215a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800215e:	f010 0301 	ands.w	r3, r0, #1
 8002162:	d00a      	beq.n	800217a <__swsetup_r+0x9e>
 8002164:	2300      	movs	r3, #0
 8002166:	60a3      	str	r3, [r4, #8]
 8002168:	6963      	ldr	r3, [r4, #20]
 800216a:	425b      	negs	r3, r3
 800216c:	61a3      	str	r3, [r4, #24]
 800216e:	6923      	ldr	r3, [r4, #16]
 8002170:	b943      	cbnz	r3, 8002184 <__swsetup_r+0xa8>
 8002172:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002176:	d1c4      	bne.n	8002102 <__swsetup_r+0x26>
 8002178:	bd38      	pop	{r3, r4, r5, pc}
 800217a:	0781      	lsls	r1, r0, #30
 800217c:	bf58      	it	pl
 800217e:	6963      	ldrpl	r3, [r4, #20]
 8002180:	60a3      	str	r3, [r4, #8]
 8002182:	e7f4      	b.n	800216e <__swsetup_r+0x92>
 8002184:	2000      	movs	r0, #0
 8002186:	e7f7      	b.n	8002178 <__swsetup_r+0x9c>
 8002188:	20000064 	.word	0x20000064

0800218c <memset>:
 800218c:	4603      	mov	r3, r0
 800218e:	4402      	add	r2, r0
 8002190:	4293      	cmp	r3, r2
 8002192:	d100      	bne.n	8002196 <memset+0xa>
 8002194:	4770      	bx	lr
 8002196:	f803 1b01 	strb.w	r1, [r3], #1
 800219a:	e7f9      	b.n	8002190 <memset+0x4>

0800219c <_close_r>:
 800219c:	b538      	push	{r3, r4, r5, lr}
 800219e:	2300      	movs	r3, #0
 80021a0:	4d05      	ldr	r5, [pc, #20]	; (80021b8 <_close_r+0x1c>)
 80021a2:	4604      	mov	r4, r0
 80021a4:	4608      	mov	r0, r1
 80021a6:	602b      	str	r3, [r5, #0]
 80021a8:	f7fe fbce 	bl	8000948 <_close>
 80021ac:	1c43      	adds	r3, r0, #1
 80021ae:	d102      	bne.n	80021b6 <_close_r+0x1a>
 80021b0:	682b      	ldr	r3, [r5, #0]
 80021b2:	b103      	cbz	r3, 80021b6 <_close_r+0x1a>
 80021b4:	6023      	str	r3, [r4, #0]
 80021b6:	bd38      	pop	{r3, r4, r5, pc}
 80021b8:	20000274 	.word	0x20000274

080021bc <_lseek_r>:
 80021bc:	b538      	push	{r3, r4, r5, lr}
 80021be:	4604      	mov	r4, r0
 80021c0:	4608      	mov	r0, r1
 80021c2:	4611      	mov	r1, r2
 80021c4:	2200      	movs	r2, #0
 80021c6:	4d05      	ldr	r5, [pc, #20]	; (80021dc <_lseek_r+0x20>)
 80021c8:	602a      	str	r2, [r5, #0]
 80021ca:	461a      	mov	r2, r3
 80021cc:	f7fe fbe0 	bl	8000990 <_lseek>
 80021d0:	1c43      	adds	r3, r0, #1
 80021d2:	d102      	bne.n	80021da <_lseek_r+0x1e>
 80021d4:	682b      	ldr	r3, [r5, #0]
 80021d6:	b103      	cbz	r3, 80021da <_lseek_r+0x1e>
 80021d8:	6023      	str	r3, [r4, #0]
 80021da:	bd38      	pop	{r3, r4, r5, pc}
 80021dc:	20000274 	.word	0x20000274

080021e0 <_read_r>:
 80021e0:	b538      	push	{r3, r4, r5, lr}
 80021e2:	4604      	mov	r4, r0
 80021e4:	4608      	mov	r0, r1
 80021e6:	4611      	mov	r1, r2
 80021e8:	2200      	movs	r2, #0
 80021ea:	4d05      	ldr	r5, [pc, #20]	; (8002200 <_read_r+0x20>)
 80021ec:	602a      	str	r2, [r5, #0]
 80021ee:	461a      	mov	r2, r3
 80021f0:	f7fe fb8d 	bl	800090e <_read>
 80021f4:	1c43      	adds	r3, r0, #1
 80021f6:	d102      	bne.n	80021fe <_read_r+0x1e>
 80021f8:	682b      	ldr	r3, [r5, #0]
 80021fa:	b103      	cbz	r3, 80021fe <_read_r+0x1e>
 80021fc:	6023      	str	r3, [r4, #0]
 80021fe:	bd38      	pop	{r3, r4, r5, pc}
 8002200:	20000274 	.word	0x20000274

08002204 <_write_r>:
 8002204:	b538      	push	{r3, r4, r5, lr}
 8002206:	4604      	mov	r4, r0
 8002208:	4608      	mov	r0, r1
 800220a:	4611      	mov	r1, r2
 800220c:	2200      	movs	r2, #0
 800220e:	4d05      	ldr	r5, [pc, #20]	; (8002224 <_write_r+0x20>)
 8002210:	602a      	str	r2, [r5, #0]
 8002212:	461a      	mov	r2, r3
 8002214:	f7fd ffc0 	bl	8000198 <_write>
 8002218:	1c43      	adds	r3, r0, #1
 800221a:	d102      	bne.n	8002222 <_write_r+0x1e>
 800221c:	682b      	ldr	r3, [r5, #0]
 800221e:	b103      	cbz	r3, 8002222 <_write_r+0x1e>
 8002220:	6023      	str	r3, [r4, #0]
 8002222:	bd38      	pop	{r3, r4, r5, pc}
 8002224:	20000274 	.word	0x20000274

08002228 <__errno>:
 8002228:	4b01      	ldr	r3, [pc, #4]	; (8002230 <__errno+0x8>)
 800222a:	6818      	ldr	r0, [r3, #0]
 800222c:	4770      	bx	lr
 800222e:	bf00      	nop
 8002230:	20000064 	.word	0x20000064

08002234 <__libc_init_array>:
 8002234:	b570      	push	{r4, r5, r6, lr}
 8002236:	2600      	movs	r6, #0
 8002238:	4d0c      	ldr	r5, [pc, #48]	; (800226c <__libc_init_array+0x38>)
 800223a:	4c0d      	ldr	r4, [pc, #52]	; (8002270 <__libc_init_array+0x3c>)
 800223c:	1b64      	subs	r4, r4, r5
 800223e:	10a4      	asrs	r4, r4, #2
 8002240:	42a6      	cmp	r6, r4
 8002242:	d109      	bne.n	8002258 <__libc_init_array+0x24>
 8002244:	f000 fd32 	bl	8002cac <_init>
 8002248:	2600      	movs	r6, #0
 800224a:	4d0a      	ldr	r5, [pc, #40]	; (8002274 <__libc_init_array+0x40>)
 800224c:	4c0a      	ldr	r4, [pc, #40]	; (8002278 <__libc_init_array+0x44>)
 800224e:	1b64      	subs	r4, r4, r5
 8002250:	10a4      	asrs	r4, r4, #2
 8002252:	42a6      	cmp	r6, r4
 8002254:	d105      	bne.n	8002262 <__libc_init_array+0x2e>
 8002256:	bd70      	pop	{r4, r5, r6, pc}
 8002258:	f855 3b04 	ldr.w	r3, [r5], #4
 800225c:	4798      	blx	r3
 800225e:	3601      	adds	r6, #1
 8002260:	e7ee      	b.n	8002240 <__libc_init_array+0xc>
 8002262:	f855 3b04 	ldr.w	r3, [r5], #4
 8002266:	4798      	blx	r3
 8002268:	3601      	adds	r6, #1
 800226a:	e7f2      	b.n	8002252 <__libc_init_array+0x1e>
 800226c:	08002ec8 	.word	0x08002ec8
 8002270:	08002ec8 	.word	0x08002ec8
 8002274:	08002ec8 	.word	0x08002ec8
 8002278:	08002ecc 	.word	0x08002ecc

0800227c <__retarget_lock_acquire_recursive>:
 800227c:	4770      	bx	lr

0800227e <__retarget_lock_release_recursive>:
 800227e:	4770      	bx	lr

08002280 <_free_r>:
 8002280:	b538      	push	{r3, r4, r5, lr}
 8002282:	4605      	mov	r5, r0
 8002284:	2900      	cmp	r1, #0
 8002286:	d040      	beq.n	800230a <_free_r+0x8a>
 8002288:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800228c:	1f0c      	subs	r4, r1, #4
 800228e:	2b00      	cmp	r3, #0
 8002290:	bfb8      	it	lt
 8002292:	18e4      	addlt	r4, r4, r3
 8002294:	f000 f8dc 	bl	8002450 <__malloc_lock>
 8002298:	4a1c      	ldr	r2, [pc, #112]	; (800230c <_free_r+0x8c>)
 800229a:	6813      	ldr	r3, [r2, #0]
 800229c:	b933      	cbnz	r3, 80022ac <_free_r+0x2c>
 800229e:	6063      	str	r3, [r4, #4]
 80022a0:	6014      	str	r4, [r2, #0]
 80022a2:	4628      	mov	r0, r5
 80022a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80022a8:	f000 b8d8 	b.w	800245c <__malloc_unlock>
 80022ac:	42a3      	cmp	r3, r4
 80022ae:	d908      	bls.n	80022c2 <_free_r+0x42>
 80022b0:	6820      	ldr	r0, [r4, #0]
 80022b2:	1821      	adds	r1, r4, r0
 80022b4:	428b      	cmp	r3, r1
 80022b6:	bf01      	itttt	eq
 80022b8:	6819      	ldreq	r1, [r3, #0]
 80022ba:	685b      	ldreq	r3, [r3, #4]
 80022bc:	1809      	addeq	r1, r1, r0
 80022be:	6021      	streq	r1, [r4, #0]
 80022c0:	e7ed      	b.n	800229e <_free_r+0x1e>
 80022c2:	461a      	mov	r2, r3
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	b10b      	cbz	r3, 80022cc <_free_r+0x4c>
 80022c8:	42a3      	cmp	r3, r4
 80022ca:	d9fa      	bls.n	80022c2 <_free_r+0x42>
 80022cc:	6811      	ldr	r1, [r2, #0]
 80022ce:	1850      	adds	r0, r2, r1
 80022d0:	42a0      	cmp	r0, r4
 80022d2:	d10b      	bne.n	80022ec <_free_r+0x6c>
 80022d4:	6820      	ldr	r0, [r4, #0]
 80022d6:	4401      	add	r1, r0
 80022d8:	1850      	adds	r0, r2, r1
 80022da:	4283      	cmp	r3, r0
 80022dc:	6011      	str	r1, [r2, #0]
 80022de:	d1e0      	bne.n	80022a2 <_free_r+0x22>
 80022e0:	6818      	ldr	r0, [r3, #0]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	4408      	add	r0, r1
 80022e6:	6010      	str	r0, [r2, #0]
 80022e8:	6053      	str	r3, [r2, #4]
 80022ea:	e7da      	b.n	80022a2 <_free_r+0x22>
 80022ec:	d902      	bls.n	80022f4 <_free_r+0x74>
 80022ee:	230c      	movs	r3, #12
 80022f0:	602b      	str	r3, [r5, #0]
 80022f2:	e7d6      	b.n	80022a2 <_free_r+0x22>
 80022f4:	6820      	ldr	r0, [r4, #0]
 80022f6:	1821      	adds	r1, r4, r0
 80022f8:	428b      	cmp	r3, r1
 80022fa:	bf01      	itttt	eq
 80022fc:	6819      	ldreq	r1, [r3, #0]
 80022fe:	685b      	ldreq	r3, [r3, #4]
 8002300:	1809      	addeq	r1, r1, r0
 8002302:	6021      	streq	r1, [r4, #0]
 8002304:	6063      	str	r3, [r4, #4]
 8002306:	6054      	str	r4, [r2, #4]
 8002308:	e7cb      	b.n	80022a2 <_free_r+0x22>
 800230a:	bd38      	pop	{r3, r4, r5, pc}
 800230c:	2000027c 	.word	0x2000027c

08002310 <sbrk_aligned>:
 8002310:	b570      	push	{r4, r5, r6, lr}
 8002312:	4e0e      	ldr	r6, [pc, #56]	; (800234c <sbrk_aligned+0x3c>)
 8002314:	460c      	mov	r4, r1
 8002316:	6831      	ldr	r1, [r6, #0]
 8002318:	4605      	mov	r5, r0
 800231a:	b911      	cbnz	r1, 8002322 <sbrk_aligned+0x12>
 800231c:	f000 fca8 	bl	8002c70 <_sbrk_r>
 8002320:	6030      	str	r0, [r6, #0]
 8002322:	4621      	mov	r1, r4
 8002324:	4628      	mov	r0, r5
 8002326:	f000 fca3 	bl	8002c70 <_sbrk_r>
 800232a:	1c43      	adds	r3, r0, #1
 800232c:	d00a      	beq.n	8002344 <sbrk_aligned+0x34>
 800232e:	1cc4      	adds	r4, r0, #3
 8002330:	f024 0403 	bic.w	r4, r4, #3
 8002334:	42a0      	cmp	r0, r4
 8002336:	d007      	beq.n	8002348 <sbrk_aligned+0x38>
 8002338:	1a21      	subs	r1, r4, r0
 800233a:	4628      	mov	r0, r5
 800233c:	f000 fc98 	bl	8002c70 <_sbrk_r>
 8002340:	3001      	adds	r0, #1
 8002342:	d101      	bne.n	8002348 <sbrk_aligned+0x38>
 8002344:	f04f 34ff 	mov.w	r4, #4294967295
 8002348:	4620      	mov	r0, r4
 800234a:	bd70      	pop	{r4, r5, r6, pc}
 800234c:	20000280 	.word	0x20000280

08002350 <_malloc_r>:
 8002350:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002354:	1ccd      	adds	r5, r1, #3
 8002356:	f025 0503 	bic.w	r5, r5, #3
 800235a:	3508      	adds	r5, #8
 800235c:	2d0c      	cmp	r5, #12
 800235e:	bf38      	it	cc
 8002360:	250c      	movcc	r5, #12
 8002362:	2d00      	cmp	r5, #0
 8002364:	4607      	mov	r7, r0
 8002366:	db01      	blt.n	800236c <_malloc_r+0x1c>
 8002368:	42a9      	cmp	r1, r5
 800236a:	d905      	bls.n	8002378 <_malloc_r+0x28>
 800236c:	230c      	movs	r3, #12
 800236e:	2600      	movs	r6, #0
 8002370:	603b      	str	r3, [r7, #0]
 8002372:	4630      	mov	r0, r6
 8002374:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002378:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800244c <_malloc_r+0xfc>
 800237c:	f000 f868 	bl	8002450 <__malloc_lock>
 8002380:	f8d8 3000 	ldr.w	r3, [r8]
 8002384:	461c      	mov	r4, r3
 8002386:	bb5c      	cbnz	r4, 80023e0 <_malloc_r+0x90>
 8002388:	4629      	mov	r1, r5
 800238a:	4638      	mov	r0, r7
 800238c:	f7ff ffc0 	bl	8002310 <sbrk_aligned>
 8002390:	1c43      	adds	r3, r0, #1
 8002392:	4604      	mov	r4, r0
 8002394:	d155      	bne.n	8002442 <_malloc_r+0xf2>
 8002396:	f8d8 4000 	ldr.w	r4, [r8]
 800239a:	4626      	mov	r6, r4
 800239c:	2e00      	cmp	r6, #0
 800239e:	d145      	bne.n	800242c <_malloc_r+0xdc>
 80023a0:	2c00      	cmp	r4, #0
 80023a2:	d048      	beq.n	8002436 <_malloc_r+0xe6>
 80023a4:	6823      	ldr	r3, [r4, #0]
 80023a6:	4631      	mov	r1, r6
 80023a8:	4638      	mov	r0, r7
 80023aa:	eb04 0903 	add.w	r9, r4, r3
 80023ae:	f000 fc5f 	bl	8002c70 <_sbrk_r>
 80023b2:	4581      	cmp	r9, r0
 80023b4:	d13f      	bne.n	8002436 <_malloc_r+0xe6>
 80023b6:	6821      	ldr	r1, [r4, #0]
 80023b8:	4638      	mov	r0, r7
 80023ba:	1a6d      	subs	r5, r5, r1
 80023bc:	4629      	mov	r1, r5
 80023be:	f7ff ffa7 	bl	8002310 <sbrk_aligned>
 80023c2:	3001      	adds	r0, #1
 80023c4:	d037      	beq.n	8002436 <_malloc_r+0xe6>
 80023c6:	6823      	ldr	r3, [r4, #0]
 80023c8:	442b      	add	r3, r5
 80023ca:	6023      	str	r3, [r4, #0]
 80023cc:	f8d8 3000 	ldr.w	r3, [r8]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d038      	beq.n	8002446 <_malloc_r+0xf6>
 80023d4:	685a      	ldr	r2, [r3, #4]
 80023d6:	42a2      	cmp	r2, r4
 80023d8:	d12b      	bne.n	8002432 <_malloc_r+0xe2>
 80023da:	2200      	movs	r2, #0
 80023dc:	605a      	str	r2, [r3, #4]
 80023de:	e00f      	b.n	8002400 <_malloc_r+0xb0>
 80023e0:	6822      	ldr	r2, [r4, #0]
 80023e2:	1b52      	subs	r2, r2, r5
 80023e4:	d41f      	bmi.n	8002426 <_malloc_r+0xd6>
 80023e6:	2a0b      	cmp	r2, #11
 80023e8:	d917      	bls.n	800241a <_malloc_r+0xca>
 80023ea:	1961      	adds	r1, r4, r5
 80023ec:	42a3      	cmp	r3, r4
 80023ee:	6025      	str	r5, [r4, #0]
 80023f0:	bf18      	it	ne
 80023f2:	6059      	strne	r1, [r3, #4]
 80023f4:	6863      	ldr	r3, [r4, #4]
 80023f6:	bf08      	it	eq
 80023f8:	f8c8 1000 	streq.w	r1, [r8]
 80023fc:	5162      	str	r2, [r4, r5]
 80023fe:	604b      	str	r3, [r1, #4]
 8002400:	4638      	mov	r0, r7
 8002402:	f104 060b 	add.w	r6, r4, #11
 8002406:	f000 f829 	bl	800245c <__malloc_unlock>
 800240a:	f026 0607 	bic.w	r6, r6, #7
 800240e:	1d23      	adds	r3, r4, #4
 8002410:	1af2      	subs	r2, r6, r3
 8002412:	d0ae      	beq.n	8002372 <_malloc_r+0x22>
 8002414:	1b9b      	subs	r3, r3, r6
 8002416:	50a3      	str	r3, [r4, r2]
 8002418:	e7ab      	b.n	8002372 <_malloc_r+0x22>
 800241a:	42a3      	cmp	r3, r4
 800241c:	6862      	ldr	r2, [r4, #4]
 800241e:	d1dd      	bne.n	80023dc <_malloc_r+0x8c>
 8002420:	f8c8 2000 	str.w	r2, [r8]
 8002424:	e7ec      	b.n	8002400 <_malloc_r+0xb0>
 8002426:	4623      	mov	r3, r4
 8002428:	6864      	ldr	r4, [r4, #4]
 800242a:	e7ac      	b.n	8002386 <_malloc_r+0x36>
 800242c:	4634      	mov	r4, r6
 800242e:	6876      	ldr	r6, [r6, #4]
 8002430:	e7b4      	b.n	800239c <_malloc_r+0x4c>
 8002432:	4613      	mov	r3, r2
 8002434:	e7cc      	b.n	80023d0 <_malloc_r+0x80>
 8002436:	230c      	movs	r3, #12
 8002438:	4638      	mov	r0, r7
 800243a:	603b      	str	r3, [r7, #0]
 800243c:	f000 f80e 	bl	800245c <__malloc_unlock>
 8002440:	e797      	b.n	8002372 <_malloc_r+0x22>
 8002442:	6025      	str	r5, [r4, #0]
 8002444:	e7dc      	b.n	8002400 <_malloc_r+0xb0>
 8002446:	605b      	str	r3, [r3, #4]
 8002448:	deff      	udf	#255	; 0xff
 800244a:	bf00      	nop
 800244c:	2000027c 	.word	0x2000027c

08002450 <__malloc_lock>:
 8002450:	4801      	ldr	r0, [pc, #4]	; (8002458 <__malloc_lock+0x8>)
 8002452:	f7ff bf13 	b.w	800227c <__retarget_lock_acquire_recursive>
 8002456:	bf00      	nop
 8002458:	20000278 	.word	0x20000278

0800245c <__malloc_unlock>:
 800245c:	4801      	ldr	r0, [pc, #4]	; (8002464 <__malloc_unlock+0x8>)
 800245e:	f7ff bf0e 	b.w	800227e <__retarget_lock_release_recursive>
 8002462:	bf00      	nop
 8002464:	20000278 	.word	0x20000278

08002468 <__sfputc_r>:
 8002468:	6893      	ldr	r3, [r2, #8]
 800246a:	b410      	push	{r4}
 800246c:	3b01      	subs	r3, #1
 800246e:	2b00      	cmp	r3, #0
 8002470:	6093      	str	r3, [r2, #8]
 8002472:	da07      	bge.n	8002484 <__sfputc_r+0x1c>
 8002474:	6994      	ldr	r4, [r2, #24]
 8002476:	42a3      	cmp	r3, r4
 8002478:	db01      	blt.n	800247e <__sfputc_r+0x16>
 800247a:	290a      	cmp	r1, #10
 800247c:	d102      	bne.n	8002484 <__sfputc_r+0x1c>
 800247e:	bc10      	pop	{r4}
 8002480:	f7ff bdef 	b.w	8002062 <__swbuf_r>
 8002484:	6813      	ldr	r3, [r2, #0]
 8002486:	1c58      	adds	r0, r3, #1
 8002488:	6010      	str	r0, [r2, #0]
 800248a:	7019      	strb	r1, [r3, #0]
 800248c:	4608      	mov	r0, r1
 800248e:	bc10      	pop	{r4}
 8002490:	4770      	bx	lr

08002492 <__sfputs_r>:
 8002492:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002494:	4606      	mov	r6, r0
 8002496:	460f      	mov	r7, r1
 8002498:	4614      	mov	r4, r2
 800249a:	18d5      	adds	r5, r2, r3
 800249c:	42ac      	cmp	r4, r5
 800249e:	d101      	bne.n	80024a4 <__sfputs_r+0x12>
 80024a0:	2000      	movs	r0, #0
 80024a2:	e007      	b.n	80024b4 <__sfputs_r+0x22>
 80024a4:	463a      	mov	r2, r7
 80024a6:	4630      	mov	r0, r6
 80024a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80024ac:	f7ff ffdc 	bl	8002468 <__sfputc_r>
 80024b0:	1c43      	adds	r3, r0, #1
 80024b2:	d1f3      	bne.n	800249c <__sfputs_r+0xa>
 80024b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080024b8 <_vfiprintf_r>:
 80024b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80024bc:	460d      	mov	r5, r1
 80024be:	4614      	mov	r4, r2
 80024c0:	4698      	mov	r8, r3
 80024c2:	4606      	mov	r6, r0
 80024c4:	b09d      	sub	sp, #116	; 0x74
 80024c6:	b118      	cbz	r0, 80024d0 <_vfiprintf_r+0x18>
 80024c8:	6a03      	ldr	r3, [r0, #32]
 80024ca:	b90b      	cbnz	r3, 80024d0 <_vfiprintf_r+0x18>
 80024cc:	f7ff fce2 	bl	8001e94 <__sinit>
 80024d0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80024d2:	07d9      	lsls	r1, r3, #31
 80024d4:	d405      	bmi.n	80024e2 <_vfiprintf_r+0x2a>
 80024d6:	89ab      	ldrh	r3, [r5, #12]
 80024d8:	059a      	lsls	r2, r3, #22
 80024da:	d402      	bmi.n	80024e2 <_vfiprintf_r+0x2a>
 80024dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80024de:	f7ff fecd 	bl	800227c <__retarget_lock_acquire_recursive>
 80024e2:	89ab      	ldrh	r3, [r5, #12]
 80024e4:	071b      	lsls	r3, r3, #28
 80024e6:	d501      	bpl.n	80024ec <_vfiprintf_r+0x34>
 80024e8:	692b      	ldr	r3, [r5, #16]
 80024ea:	b99b      	cbnz	r3, 8002514 <_vfiprintf_r+0x5c>
 80024ec:	4629      	mov	r1, r5
 80024ee:	4630      	mov	r0, r6
 80024f0:	f7ff fdf4 	bl	80020dc <__swsetup_r>
 80024f4:	b170      	cbz	r0, 8002514 <_vfiprintf_r+0x5c>
 80024f6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80024f8:	07dc      	lsls	r4, r3, #31
 80024fa:	d504      	bpl.n	8002506 <_vfiprintf_r+0x4e>
 80024fc:	f04f 30ff 	mov.w	r0, #4294967295
 8002500:	b01d      	add	sp, #116	; 0x74
 8002502:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002506:	89ab      	ldrh	r3, [r5, #12]
 8002508:	0598      	lsls	r0, r3, #22
 800250a:	d4f7      	bmi.n	80024fc <_vfiprintf_r+0x44>
 800250c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800250e:	f7ff feb6 	bl	800227e <__retarget_lock_release_recursive>
 8002512:	e7f3      	b.n	80024fc <_vfiprintf_r+0x44>
 8002514:	2300      	movs	r3, #0
 8002516:	9309      	str	r3, [sp, #36]	; 0x24
 8002518:	2320      	movs	r3, #32
 800251a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800251e:	2330      	movs	r3, #48	; 0x30
 8002520:	f04f 0901 	mov.w	r9, #1
 8002524:	f8cd 800c 	str.w	r8, [sp, #12]
 8002528:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 80026d8 <_vfiprintf_r+0x220>
 800252c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002530:	4623      	mov	r3, r4
 8002532:	469a      	mov	sl, r3
 8002534:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002538:	b10a      	cbz	r2, 800253e <_vfiprintf_r+0x86>
 800253a:	2a25      	cmp	r2, #37	; 0x25
 800253c:	d1f9      	bne.n	8002532 <_vfiprintf_r+0x7a>
 800253e:	ebba 0b04 	subs.w	fp, sl, r4
 8002542:	d00b      	beq.n	800255c <_vfiprintf_r+0xa4>
 8002544:	465b      	mov	r3, fp
 8002546:	4622      	mov	r2, r4
 8002548:	4629      	mov	r1, r5
 800254a:	4630      	mov	r0, r6
 800254c:	f7ff ffa1 	bl	8002492 <__sfputs_r>
 8002550:	3001      	adds	r0, #1
 8002552:	f000 80a9 	beq.w	80026a8 <_vfiprintf_r+0x1f0>
 8002556:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002558:	445a      	add	r2, fp
 800255a:	9209      	str	r2, [sp, #36]	; 0x24
 800255c:	f89a 3000 	ldrb.w	r3, [sl]
 8002560:	2b00      	cmp	r3, #0
 8002562:	f000 80a1 	beq.w	80026a8 <_vfiprintf_r+0x1f0>
 8002566:	2300      	movs	r3, #0
 8002568:	f04f 32ff 	mov.w	r2, #4294967295
 800256c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002570:	f10a 0a01 	add.w	sl, sl, #1
 8002574:	9304      	str	r3, [sp, #16]
 8002576:	9307      	str	r3, [sp, #28]
 8002578:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800257c:	931a      	str	r3, [sp, #104]	; 0x68
 800257e:	4654      	mov	r4, sl
 8002580:	2205      	movs	r2, #5
 8002582:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002586:	4854      	ldr	r0, [pc, #336]	; (80026d8 <_vfiprintf_r+0x220>)
 8002588:	f000 fb82 	bl	8002c90 <memchr>
 800258c:	9a04      	ldr	r2, [sp, #16]
 800258e:	b9d8      	cbnz	r0, 80025c8 <_vfiprintf_r+0x110>
 8002590:	06d1      	lsls	r1, r2, #27
 8002592:	bf44      	itt	mi
 8002594:	2320      	movmi	r3, #32
 8002596:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800259a:	0713      	lsls	r3, r2, #28
 800259c:	bf44      	itt	mi
 800259e:	232b      	movmi	r3, #43	; 0x2b
 80025a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80025a4:	f89a 3000 	ldrb.w	r3, [sl]
 80025a8:	2b2a      	cmp	r3, #42	; 0x2a
 80025aa:	d015      	beq.n	80025d8 <_vfiprintf_r+0x120>
 80025ac:	4654      	mov	r4, sl
 80025ae:	2000      	movs	r0, #0
 80025b0:	f04f 0c0a 	mov.w	ip, #10
 80025b4:	9a07      	ldr	r2, [sp, #28]
 80025b6:	4621      	mov	r1, r4
 80025b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80025bc:	3b30      	subs	r3, #48	; 0x30
 80025be:	2b09      	cmp	r3, #9
 80025c0:	d94d      	bls.n	800265e <_vfiprintf_r+0x1a6>
 80025c2:	b1b0      	cbz	r0, 80025f2 <_vfiprintf_r+0x13a>
 80025c4:	9207      	str	r2, [sp, #28]
 80025c6:	e014      	b.n	80025f2 <_vfiprintf_r+0x13a>
 80025c8:	eba0 0308 	sub.w	r3, r0, r8
 80025cc:	fa09 f303 	lsl.w	r3, r9, r3
 80025d0:	4313      	orrs	r3, r2
 80025d2:	46a2      	mov	sl, r4
 80025d4:	9304      	str	r3, [sp, #16]
 80025d6:	e7d2      	b.n	800257e <_vfiprintf_r+0xc6>
 80025d8:	9b03      	ldr	r3, [sp, #12]
 80025da:	1d19      	adds	r1, r3, #4
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	9103      	str	r1, [sp, #12]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	bfbb      	ittet	lt
 80025e4:	425b      	neglt	r3, r3
 80025e6:	f042 0202 	orrlt.w	r2, r2, #2
 80025ea:	9307      	strge	r3, [sp, #28]
 80025ec:	9307      	strlt	r3, [sp, #28]
 80025ee:	bfb8      	it	lt
 80025f0:	9204      	strlt	r2, [sp, #16]
 80025f2:	7823      	ldrb	r3, [r4, #0]
 80025f4:	2b2e      	cmp	r3, #46	; 0x2e
 80025f6:	d10c      	bne.n	8002612 <_vfiprintf_r+0x15a>
 80025f8:	7863      	ldrb	r3, [r4, #1]
 80025fa:	2b2a      	cmp	r3, #42	; 0x2a
 80025fc:	d134      	bne.n	8002668 <_vfiprintf_r+0x1b0>
 80025fe:	9b03      	ldr	r3, [sp, #12]
 8002600:	3402      	adds	r4, #2
 8002602:	1d1a      	adds	r2, r3, #4
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	9203      	str	r2, [sp, #12]
 8002608:	2b00      	cmp	r3, #0
 800260a:	bfb8      	it	lt
 800260c:	f04f 33ff 	movlt.w	r3, #4294967295
 8002610:	9305      	str	r3, [sp, #20]
 8002612:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80026dc <_vfiprintf_r+0x224>
 8002616:	2203      	movs	r2, #3
 8002618:	4650      	mov	r0, sl
 800261a:	7821      	ldrb	r1, [r4, #0]
 800261c:	f000 fb38 	bl	8002c90 <memchr>
 8002620:	b138      	cbz	r0, 8002632 <_vfiprintf_r+0x17a>
 8002622:	2240      	movs	r2, #64	; 0x40
 8002624:	9b04      	ldr	r3, [sp, #16]
 8002626:	eba0 000a 	sub.w	r0, r0, sl
 800262a:	4082      	lsls	r2, r0
 800262c:	4313      	orrs	r3, r2
 800262e:	3401      	adds	r4, #1
 8002630:	9304      	str	r3, [sp, #16]
 8002632:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002636:	2206      	movs	r2, #6
 8002638:	4829      	ldr	r0, [pc, #164]	; (80026e0 <_vfiprintf_r+0x228>)
 800263a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800263e:	f000 fb27 	bl	8002c90 <memchr>
 8002642:	2800      	cmp	r0, #0
 8002644:	d03f      	beq.n	80026c6 <_vfiprintf_r+0x20e>
 8002646:	4b27      	ldr	r3, [pc, #156]	; (80026e4 <_vfiprintf_r+0x22c>)
 8002648:	bb1b      	cbnz	r3, 8002692 <_vfiprintf_r+0x1da>
 800264a:	9b03      	ldr	r3, [sp, #12]
 800264c:	3307      	adds	r3, #7
 800264e:	f023 0307 	bic.w	r3, r3, #7
 8002652:	3308      	adds	r3, #8
 8002654:	9303      	str	r3, [sp, #12]
 8002656:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002658:	443b      	add	r3, r7
 800265a:	9309      	str	r3, [sp, #36]	; 0x24
 800265c:	e768      	b.n	8002530 <_vfiprintf_r+0x78>
 800265e:	460c      	mov	r4, r1
 8002660:	2001      	movs	r0, #1
 8002662:	fb0c 3202 	mla	r2, ip, r2, r3
 8002666:	e7a6      	b.n	80025b6 <_vfiprintf_r+0xfe>
 8002668:	2300      	movs	r3, #0
 800266a:	f04f 0c0a 	mov.w	ip, #10
 800266e:	4619      	mov	r1, r3
 8002670:	3401      	adds	r4, #1
 8002672:	9305      	str	r3, [sp, #20]
 8002674:	4620      	mov	r0, r4
 8002676:	f810 2b01 	ldrb.w	r2, [r0], #1
 800267a:	3a30      	subs	r2, #48	; 0x30
 800267c:	2a09      	cmp	r2, #9
 800267e:	d903      	bls.n	8002688 <_vfiprintf_r+0x1d0>
 8002680:	2b00      	cmp	r3, #0
 8002682:	d0c6      	beq.n	8002612 <_vfiprintf_r+0x15a>
 8002684:	9105      	str	r1, [sp, #20]
 8002686:	e7c4      	b.n	8002612 <_vfiprintf_r+0x15a>
 8002688:	4604      	mov	r4, r0
 800268a:	2301      	movs	r3, #1
 800268c:	fb0c 2101 	mla	r1, ip, r1, r2
 8002690:	e7f0      	b.n	8002674 <_vfiprintf_r+0x1bc>
 8002692:	ab03      	add	r3, sp, #12
 8002694:	9300      	str	r3, [sp, #0]
 8002696:	462a      	mov	r2, r5
 8002698:	4630      	mov	r0, r6
 800269a:	4b13      	ldr	r3, [pc, #76]	; (80026e8 <_vfiprintf_r+0x230>)
 800269c:	a904      	add	r1, sp, #16
 800269e:	f3af 8000 	nop.w
 80026a2:	4607      	mov	r7, r0
 80026a4:	1c78      	adds	r0, r7, #1
 80026a6:	d1d6      	bne.n	8002656 <_vfiprintf_r+0x19e>
 80026a8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80026aa:	07d9      	lsls	r1, r3, #31
 80026ac:	d405      	bmi.n	80026ba <_vfiprintf_r+0x202>
 80026ae:	89ab      	ldrh	r3, [r5, #12]
 80026b0:	059a      	lsls	r2, r3, #22
 80026b2:	d402      	bmi.n	80026ba <_vfiprintf_r+0x202>
 80026b4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80026b6:	f7ff fde2 	bl	800227e <__retarget_lock_release_recursive>
 80026ba:	89ab      	ldrh	r3, [r5, #12]
 80026bc:	065b      	lsls	r3, r3, #25
 80026be:	f53f af1d 	bmi.w	80024fc <_vfiprintf_r+0x44>
 80026c2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80026c4:	e71c      	b.n	8002500 <_vfiprintf_r+0x48>
 80026c6:	ab03      	add	r3, sp, #12
 80026c8:	9300      	str	r3, [sp, #0]
 80026ca:	462a      	mov	r2, r5
 80026cc:	4630      	mov	r0, r6
 80026ce:	4b06      	ldr	r3, [pc, #24]	; (80026e8 <_vfiprintf_r+0x230>)
 80026d0:	a904      	add	r1, sp, #16
 80026d2:	f000 f87d 	bl	80027d0 <_printf_i>
 80026d6:	e7e4      	b.n	80026a2 <_vfiprintf_r+0x1ea>
 80026d8:	08002e92 	.word	0x08002e92
 80026dc:	08002e98 	.word	0x08002e98
 80026e0:	08002e9c 	.word	0x08002e9c
 80026e4:	00000000 	.word	0x00000000
 80026e8:	08002493 	.word	0x08002493

080026ec <_printf_common>:
 80026ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80026f0:	4616      	mov	r6, r2
 80026f2:	4699      	mov	r9, r3
 80026f4:	688a      	ldr	r2, [r1, #8]
 80026f6:	690b      	ldr	r3, [r1, #16]
 80026f8:	4607      	mov	r7, r0
 80026fa:	4293      	cmp	r3, r2
 80026fc:	bfb8      	it	lt
 80026fe:	4613      	movlt	r3, r2
 8002700:	6033      	str	r3, [r6, #0]
 8002702:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002706:	460c      	mov	r4, r1
 8002708:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800270c:	b10a      	cbz	r2, 8002712 <_printf_common+0x26>
 800270e:	3301      	adds	r3, #1
 8002710:	6033      	str	r3, [r6, #0]
 8002712:	6823      	ldr	r3, [r4, #0]
 8002714:	0699      	lsls	r1, r3, #26
 8002716:	bf42      	ittt	mi
 8002718:	6833      	ldrmi	r3, [r6, #0]
 800271a:	3302      	addmi	r3, #2
 800271c:	6033      	strmi	r3, [r6, #0]
 800271e:	6825      	ldr	r5, [r4, #0]
 8002720:	f015 0506 	ands.w	r5, r5, #6
 8002724:	d106      	bne.n	8002734 <_printf_common+0x48>
 8002726:	f104 0a19 	add.w	sl, r4, #25
 800272a:	68e3      	ldr	r3, [r4, #12]
 800272c:	6832      	ldr	r2, [r6, #0]
 800272e:	1a9b      	subs	r3, r3, r2
 8002730:	42ab      	cmp	r3, r5
 8002732:	dc2b      	bgt.n	800278c <_printf_common+0xa0>
 8002734:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002738:	1e13      	subs	r3, r2, #0
 800273a:	6822      	ldr	r2, [r4, #0]
 800273c:	bf18      	it	ne
 800273e:	2301      	movne	r3, #1
 8002740:	0692      	lsls	r2, r2, #26
 8002742:	d430      	bmi.n	80027a6 <_printf_common+0xba>
 8002744:	4649      	mov	r1, r9
 8002746:	4638      	mov	r0, r7
 8002748:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800274c:	47c0      	blx	r8
 800274e:	3001      	adds	r0, #1
 8002750:	d023      	beq.n	800279a <_printf_common+0xae>
 8002752:	6823      	ldr	r3, [r4, #0]
 8002754:	6922      	ldr	r2, [r4, #16]
 8002756:	f003 0306 	and.w	r3, r3, #6
 800275a:	2b04      	cmp	r3, #4
 800275c:	bf14      	ite	ne
 800275e:	2500      	movne	r5, #0
 8002760:	6833      	ldreq	r3, [r6, #0]
 8002762:	f04f 0600 	mov.w	r6, #0
 8002766:	bf08      	it	eq
 8002768:	68e5      	ldreq	r5, [r4, #12]
 800276a:	f104 041a 	add.w	r4, r4, #26
 800276e:	bf08      	it	eq
 8002770:	1aed      	subeq	r5, r5, r3
 8002772:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8002776:	bf08      	it	eq
 8002778:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800277c:	4293      	cmp	r3, r2
 800277e:	bfc4      	itt	gt
 8002780:	1a9b      	subgt	r3, r3, r2
 8002782:	18ed      	addgt	r5, r5, r3
 8002784:	42b5      	cmp	r5, r6
 8002786:	d11a      	bne.n	80027be <_printf_common+0xd2>
 8002788:	2000      	movs	r0, #0
 800278a:	e008      	b.n	800279e <_printf_common+0xb2>
 800278c:	2301      	movs	r3, #1
 800278e:	4652      	mov	r2, sl
 8002790:	4649      	mov	r1, r9
 8002792:	4638      	mov	r0, r7
 8002794:	47c0      	blx	r8
 8002796:	3001      	adds	r0, #1
 8002798:	d103      	bne.n	80027a2 <_printf_common+0xb6>
 800279a:	f04f 30ff 	mov.w	r0, #4294967295
 800279e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80027a2:	3501      	adds	r5, #1
 80027a4:	e7c1      	b.n	800272a <_printf_common+0x3e>
 80027a6:	2030      	movs	r0, #48	; 0x30
 80027a8:	18e1      	adds	r1, r4, r3
 80027aa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80027ae:	1c5a      	adds	r2, r3, #1
 80027b0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80027b4:	4422      	add	r2, r4
 80027b6:	3302      	adds	r3, #2
 80027b8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80027bc:	e7c2      	b.n	8002744 <_printf_common+0x58>
 80027be:	2301      	movs	r3, #1
 80027c0:	4622      	mov	r2, r4
 80027c2:	4649      	mov	r1, r9
 80027c4:	4638      	mov	r0, r7
 80027c6:	47c0      	blx	r8
 80027c8:	3001      	adds	r0, #1
 80027ca:	d0e6      	beq.n	800279a <_printf_common+0xae>
 80027cc:	3601      	adds	r6, #1
 80027ce:	e7d9      	b.n	8002784 <_printf_common+0x98>

080027d0 <_printf_i>:
 80027d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80027d4:	7e0f      	ldrb	r7, [r1, #24]
 80027d6:	4691      	mov	r9, r2
 80027d8:	2f78      	cmp	r7, #120	; 0x78
 80027da:	4680      	mov	r8, r0
 80027dc:	460c      	mov	r4, r1
 80027de:	469a      	mov	sl, r3
 80027e0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80027e2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80027e6:	d807      	bhi.n	80027f8 <_printf_i+0x28>
 80027e8:	2f62      	cmp	r7, #98	; 0x62
 80027ea:	d80a      	bhi.n	8002802 <_printf_i+0x32>
 80027ec:	2f00      	cmp	r7, #0
 80027ee:	f000 80d5 	beq.w	800299c <_printf_i+0x1cc>
 80027f2:	2f58      	cmp	r7, #88	; 0x58
 80027f4:	f000 80c1 	beq.w	800297a <_printf_i+0x1aa>
 80027f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80027fc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002800:	e03a      	b.n	8002878 <_printf_i+0xa8>
 8002802:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002806:	2b15      	cmp	r3, #21
 8002808:	d8f6      	bhi.n	80027f8 <_printf_i+0x28>
 800280a:	a101      	add	r1, pc, #4	; (adr r1, 8002810 <_printf_i+0x40>)
 800280c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002810:	08002869 	.word	0x08002869
 8002814:	0800287d 	.word	0x0800287d
 8002818:	080027f9 	.word	0x080027f9
 800281c:	080027f9 	.word	0x080027f9
 8002820:	080027f9 	.word	0x080027f9
 8002824:	080027f9 	.word	0x080027f9
 8002828:	0800287d 	.word	0x0800287d
 800282c:	080027f9 	.word	0x080027f9
 8002830:	080027f9 	.word	0x080027f9
 8002834:	080027f9 	.word	0x080027f9
 8002838:	080027f9 	.word	0x080027f9
 800283c:	08002983 	.word	0x08002983
 8002840:	080028a9 	.word	0x080028a9
 8002844:	0800293d 	.word	0x0800293d
 8002848:	080027f9 	.word	0x080027f9
 800284c:	080027f9 	.word	0x080027f9
 8002850:	080029a5 	.word	0x080029a5
 8002854:	080027f9 	.word	0x080027f9
 8002858:	080028a9 	.word	0x080028a9
 800285c:	080027f9 	.word	0x080027f9
 8002860:	080027f9 	.word	0x080027f9
 8002864:	08002945 	.word	0x08002945
 8002868:	682b      	ldr	r3, [r5, #0]
 800286a:	1d1a      	adds	r2, r3, #4
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	602a      	str	r2, [r5, #0]
 8002870:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002874:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002878:	2301      	movs	r3, #1
 800287a:	e0a0      	b.n	80029be <_printf_i+0x1ee>
 800287c:	6820      	ldr	r0, [r4, #0]
 800287e:	682b      	ldr	r3, [r5, #0]
 8002880:	0607      	lsls	r7, r0, #24
 8002882:	f103 0104 	add.w	r1, r3, #4
 8002886:	6029      	str	r1, [r5, #0]
 8002888:	d501      	bpl.n	800288e <_printf_i+0xbe>
 800288a:	681e      	ldr	r6, [r3, #0]
 800288c:	e003      	b.n	8002896 <_printf_i+0xc6>
 800288e:	0646      	lsls	r6, r0, #25
 8002890:	d5fb      	bpl.n	800288a <_printf_i+0xba>
 8002892:	f9b3 6000 	ldrsh.w	r6, [r3]
 8002896:	2e00      	cmp	r6, #0
 8002898:	da03      	bge.n	80028a2 <_printf_i+0xd2>
 800289a:	232d      	movs	r3, #45	; 0x2d
 800289c:	4276      	negs	r6, r6
 800289e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80028a2:	230a      	movs	r3, #10
 80028a4:	4859      	ldr	r0, [pc, #356]	; (8002a0c <_printf_i+0x23c>)
 80028a6:	e012      	b.n	80028ce <_printf_i+0xfe>
 80028a8:	682b      	ldr	r3, [r5, #0]
 80028aa:	6820      	ldr	r0, [r4, #0]
 80028ac:	1d19      	adds	r1, r3, #4
 80028ae:	6029      	str	r1, [r5, #0]
 80028b0:	0605      	lsls	r5, r0, #24
 80028b2:	d501      	bpl.n	80028b8 <_printf_i+0xe8>
 80028b4:	681e      	ldr	r6, [r3, #0]
 80028b6:	e002      	b.n	80028be <_printf_i+0xee>
 80028b8:	0641      	lsls	r1, r0, #25
 80028ba:	d5fb      	bpl.n	80028b4 <_printf_i+0xe4>
 80028bc:	881e      	ldrh	r6, [r3, #0]
 80028be:	2f6f      	cmp	r7, #111	; 0x6f
 80028c0:	bf0c      	ite	eq
 80028c2:	2308      	moveq	r3, #8
 80028c4:	230a      	movne	r3, #10
 80028c6:	4851      	ldr	r0, [pc, #324]	; (8002a0c <_printf_i+0x23c>)
 80028c8:	2100      	movs	r1, #0
 80028ca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80028ce:	6865      	ldr	r5, [r4, #4]
 80028d0:	2d00      	cmp	r5, #0
 80028d2:	bfa8      	it	ge
 80028d4:	6821      	ldrge	r1, [r4, #0]
 80028d6:	60a5      	str	r5, [r4, #8]
 80028d8:	bfa4      	itt	ge
 80028da:	f021 0104 	bicge.w	r1, r1, #4
 80028de:	6021      	strge	r1, [r4, #0]
 80028e0:	b90e      	cbnz	r6, 80028e6 <_printf_i+0x116>
 80028e2:	2d00      	cmp	r5, #0
 80028e4:	d04b      	beq.n	800297e <_printf_i+0x1ae>
 80028e6:	4615      	mov	r5, r2
 80028e8:	fbb6 f1f3 	udiv	r1, r6, r3
 80028ec:	fb03 6711 	mls	r7, r3, r1, r6
 80028f0:	5dc7      	ldrb	r7, [r0, r7]
 80028f2:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80028f6:	4637      	mov	r7, r6
 80028f8:	42bb      	cmp	r3, r7
 80028fa:	460e      	mov	r6, r1
 80028fc:	d9f4      	bls.n	80028e8 <_printf_i+0x118>
 80028fe:	2b08      	cmp	r3, #8
 8002900:	d10b      	bne.n	800291a <_printf_i+0x14a>
 8002902:	6823      	ldr	r3, [r4, #0]
 8002904:	07de      	lsls	r6, r3, #31
 8002906:	d508      	bpl.n	800291a <_printf_i+0x14a>
 8002908:	6923      	ldr	r3, [r4, #16]
 800290a:	6861      	ldr	r1, [r4, #4]
 800290c:	4299      	cmp	r1, r3
 800290e:	bfde      	ittt	le
 8002910:	2330      	movle	r3, #48	; 0x30
 8002912:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002916:	f105 35ff 	addle.w	r5, r5, #4294967295
 800291a:	1b52      	subs	r2, r2, r5
 800291c:	6122      	str	r2, [r4, #16]
 800291e:	464b      	mov	r3, r9
 8002920:	4621      	mov	r1, r4
 8002922:	4640      	mov	r0, r8
 8002924:	f8cd a000 	str.w	sl, [sp]
 8002928:	aa03      	add	r2, sp, #12
 800292a:	f7ff fedf 	bl	80026ec <_printf_common>
 800292e:	3001      	adds	r0, #1
 8002930:	d14a      	bne.n	80029c8 <_printf_i+0x1f8>
 8002932:	f04f 30ff 	mov.w	r0, #4294967295
 8002936:	b004      	add	sp, #16
 8002938:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800293c:	6823      	ldr	r3, [r4, #0]
 800293e:	f043 0320 	orr.w	r3, r3, #32
 8002942:	6023      	str	r3, [r4, #0]
 8002944:	2778      	movs	r7, #120	; 0x78
 8002946:	4832      	ldr	r0, [pc, #200]	; (8002a10 <_printf_i+0x240>)
 8002948:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800294c:	6823      	ldr	r3, [r4, #0]
 800294e:	6829      	ldr	r1, [r5, #0]
 8002950:	061f      	lsls	r7, r3, #24
 8002952:	f851 6b04 	ldr.w	r6, [r1], #4
 8002956:	d402      	bmi.n	800295e <_printf_i+0x18e>
 8002958:	065f      	lsls	r7, r3, #25
 800295a:	bf48      	it	mi
 800295c:	b2b6      	uxthmi	r6, r6
 800295e:	07df      	lsls	r7, r3, #31
 8002960:	bf48      	it	mi
 8002962:	f043 0320 	orrmi.w	r3, r3, #32
 8002966:	6029      	str	r1, [r5, #0]
 8002968:	bf48      	it	mi
 800296a:	6023      	strmi	r3, [r4, #0]
 800296c:	b91e      	cbnz	r6, 8002976 <_printf_i+0x1a6>
 800296e:	6823      	ldr	r3, [r4, #0]
 8002970:	f023 0320 	bic.w	r3, r3, #32
 8002974:	6023      	str	r3, [r4, #0]
 8002976:	2310      	movs	r3, #16
 8002978:	e7a6      	b.n	80028c8 <_printf_i+0xf8>
 800297a:	4824      	ldr	r0, [pc, #144]	; (8002a0c <_printf_i+0x23c>)
 800297c:	e7e4      	b.n	8002948 <_printf_i+0x178>
 800297e:	4615      	mov	r5, r2
 8002980:	e7bd      	b.n	80028fe <_printf_i+0x12e>
 8002982:	682b      	ldr	r3, [r5, #0]
 8002984:	6826      	ldr	r6, [r4, #0]
 8002986:	1d18      	adds	r0, r3, #4
 8002988:	6961      	ldr	r1, [r4, #20]
 800298a:	6028      	str	r0, [r5, #0]
 800298c:	0635      	lsls	r5, r6, #24
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	d501      	bpl.n	8002996 <_printf_i+0x1c6>
 8002992:	6019      	str	r1, [r3, #0]
 8002994:	e002      	b.n	800299c <_printf_i+0x1cc>
 8002996:	0670      	lsls	r0, r6, #25
 8002998:	d5fb      	bpl.n	8002992 <_printf_i+0x1c2>
 800299a:	8019      	strh	r1, [r3, #0]
 800299c:	2300      	movs	r3, #0
 800299e:	4615      	mov	r5, r2
 80029a0:	6123      	str	r3, [r4, #16]
 80029a2:	e7bc      	b.n	800291e <_printf_i+0x14e>
 80029a4:	682b      	ldr	r3, [r5, #0]
 80029a6:	2100      	movs	r1, #0
 80029a8:	1d1a      	adds	r2, r3, #4
 80029aa:	602a      	str	r2, [r5, #0]
 80029ac:	681d      	ldr	r5, [r3, #0]
 80029ae:	6862      	ldr	r2, [r4, #4]
 80029b0:	4628      	mov	r0, r5
 80029b2:	f000 f96d 	bl	8002c90 <memchr>
 80029b6:	b108      	cbz	r0, 80029bc <_printf_i+0x1ec>
 80029b8:	1b40      	subs	r0, r0, r5
 80029ba:	6060      	str	r0, [r4, #4]
 80029bc:	6863      	ldr	r3, [r4, #4]
 80029be:	6123      	str	r3, [r4, #16]
 80029c0:	2300      	movs	r3, #0
 80029c2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80029c6:	e7aa      	b.n	800291e <_printf_i+0x14e>
 80029c8:	462a      	mov	r2, r5
 80029ca:	4649      	mov	r1, r9
 80029cc:	4640      	mov	r0, r8
 80029ce:	6923      	ldr	r3, [r4, #16]
 80029d0:	47d0      	blx	sl
 80029d2:	3001      	adds	r0, #1
 80029d4:	d0ad      	beq.n	8002932 <_printf_i+0x162>
 80029d6:	6823      	ldr	r3, [r4, #0]
 80029d8:	079b      	lsls	r3, r3, #30
 80029da:	d413      	bmi.n	8002a04 <_printf_i+0x234>
 80029dc:	68e0      	ldr	r0, [r4, #12]
 80029de:	9b03      	ldr	r3, [sp, #12]
 80029e0:	4298      	cmp	r0, r3
 80029e2:	bfb8      	it	lt
 80029e4:	4618      	movlt	r0, r3
 80029e6:	e7a6      	b.n	8002936 <_printf_i+0x166>
 80029e8:	2301      	movs	r3, #1
 80029ea:	4632      	mov	r2, r6
 80029ec:	4649      	mov	r1, r9
 80029ee:	4640      	mov	r0, r8
 80029f0:	47d0      	blx	sl
 80029f2:	3001      	adds	r0, #1
 80029f4:	d09d      	beq.n	8002932 <_printf_i+0x162>
 80029f6:	3501      	adds	r5, #1
 80029f8:	68e3      	ldr	r3, [r4, #12]
 80029fa:	9903      	ldr	r1, [sp, #12]
 80029fc:	1a5b      	subs	r3, r3, r1
 80029fe:	42ab      	cmp	r3, r5
 8002a00:	dcf2      	bgt.n	80029e8 <_printf_i+0x218>
 8002a02:	e7eb      	b.n	80029dc <_printf_i+0x20c>
 8002a04:	2500      	movs	r5, #0
 8002a06:	f104 0619 	add.w	r6, r4, #25
 8002a0a:	e7f5      	b.n	80029f8 <_printf_i+0x228>
 8002a0c:	08002ea3 	.word	0x08002ea3
 8002a10:	08002eb4 	.word	0x08002eb4

08002a14 <__sflush_r>:
 8002a14:	898a      	ldrh	r2, [r1, #12]
 8002a16:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a18:	4605      	mov	r5, r0
 8002a1a:	0710      	lsls	r0, r2, #28
 8002a1c:	460c      	mov	r4, r1
 8002a1e:	d457      	bmi.n	8002ad0 <__sflush_r+0xbc>
 8002a20:	684b      	ldr	r3, [r1, #4]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	dc04      	bgt.n	8002a30 <__sflush_r+0x1c>
 8002a26:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	dc01      	bgt.n	8002a30 <__sflush_r+0x1c>
 8002a2c:	2000      	movs	r0, #0
 8002a2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002a30:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002a32:	2e00      	cmp	r6, #0
 8002a34:	d0fa      	beq.n	8002a2c <__sflush_r+0x18>
 8002a36:	2300      	movs	r3, #0
 8002a38:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002a3c:	682f      	ldr	r7, [r5, #0]
 8002a3e:	6a21      	ldr	r1, [r4, #32]
 8002a40:	602b      	str	r3, [r5, #0]
 8002a42:	d032      	beq.n	8002aaa <__sflush_r+0x96>
 8002a44:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002a46:	89a3      	ldrh	r3, [r4, #12]
 8002a48:	075a      	lsls	r2, r3, #29
 8002a4a:	d505      	bpl.n	8002a58 <__sflush_r+0x44>
 8002a4c:	6863      	ldr	r3, [r4, #4]
 8002a4e:	1ac0      	subs	r0, r0, r3
 8002a50:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002a52:	b10b      	cbz	r3, 8002a58 <__sflush_r+0x44>
 8002a54:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002a56:	1ac0      	subs	r0, r0, r3
 8002a58:	2300      	movs	r3, #0
 8002a5a:	4602      	mov	r2, r0
 8002a5c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002a5e:	4628      	mov	r0, r5
 8002a60:	6a21      	ldr	r1, [r4, #32]
 8002a62:	47b0      	blx	r6
 8002a64:	1c43      	adds	r3, r0, #1
 8002a66:	89a3      	ldrh	r3, [r4, #12]
 8002a68:	d106      	bne.n	8002a78 <__sflush_r+0x64>
 8002a6a:	6829      	ldr	r1, [r5, #0]
 8002a6c:	291d      	cmp	r1, #29
 8002a6e:	d82b      	bhi.n	8002ac8 <__sflush_r+0xb4>
 8002a70:	4a28      	ldr	r2, [pc, #160]	; (8002b14 <__sflush_r+0x100>)
 8002a72:	410a      	asrs	r2, r1
 8002a74:	07d6      	lsls	r6, r2, #31
 8002a76:	d427      	bmi.n	8002ac8 <__sflush_r+0xb4>
 8002a78:	2200      	movs	r2, #0
 8002a7a:	6062      	str	r2, [r4, #4]
 8002a7c:	6922      	ldr	r2, [r4, #16]
 8002a7e:	04d9      	lsls	r1, r3, #19
 8002a80:	6022      	str	r2, [r4, #0]
 8002a82:	d504      	bpl.n	8002a8e <__sflush_r+0x7a>
 8002a84:	1c42      	adds	r2, r0, #1
 8002a86:	d101      	bne.n	8002a8c <__sflush_r+0x78>
 8002a88:	682b      	ldr	r3, [r5, #0]
 8002a8a:	b903      	cbnz	r3, 8002a8e <__sflush_r+0x7a>
 8002a8c:	6560      	str	r0, [r4, #84]	; 0x54
 8002a8e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002a90:	602f      	str	r7, [r5, #0]
 8002a92:	2900      	cmp	r1, #0
 8002a94:	d0ca      	beq.n	8002a2c <__sflush_r+0x18>
 8002a96:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002a9a:	4299      	cmp	r1, r3
 8002a9c:	d002      	beq.n	8002aa4 <__sflush_r+0x90>
 8002a9e:	4628      	mov	r0, r5
 8002aa0:	f7ff fbee 	bl	8002280 <_free_r>
 8002aa4:	2000      	movs	r0, #0
 8002aa6:	6360      	str	r0, [r4, #52]	; 0x34
 8002aa8:	e7c1      	b.n	8002a2e <__sflush_r+0x1a>
 8002aaa:	2301      	movs	r3, #1
 8002aac:	4628      	mov	r0, r5
 8002aae:	47b0      	blx	r6
 8002ab0:	1c41      	adds	r1, r0, #1
 8002ab2:	d1c8      	bne.n	8002a46 <__sflush_r+0x32>
 8002ab4:	682b      	ldr	r3, [r5, #0]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d0c5      	beq.n	8002a46 <__sflush_r+0x32>
 8002aba:	2b1d      	cmp	r3, #29
 8002abc:	d001      	beq.n	8002ac2 <__sflush_r+0xae>
 8002abe:	2b16      	cmp	r3, #22
 8002ac0:	d101      	bne.n	8002ac6 <__sflush_r+0xb2>
 8002ac2:	602f      	str	r7, [r5, #0]
 8002ac4:	e7b2      	b.n	8002a2c <__sflush_r+0x18>
 8002ac6:	89a3      	ldrh	r3, [r4, #12]
 8002ac8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002acc:	81a3      	strh	r3, [r4, #12]
 8002ace:	e7ae      	b.n	8002a2e <__sflush_r+0x1a>
 8002ad0:	690f      	ldr	r7, [r1, #16]
 8002ad2:	2f00      	cmp	r7, #0
 8002ad4:	d0aa      	beq.n	8002a2c <__sflush_r+0x18>
 8002ad6:	0793      	lsls	r3, r2, #30
 8002ad8:	bf18      	it	ne
 8002ada:	2300      	movne	r3, #0
 8002adc:	680e      	ldr	r6, [r1, #0]
 8002ade:	bf08      	it	eq
 8002ae0:	694b      	ldreq	r3, [r1, #20]
 8002ae2:	1bf6      	subs	r6, r6, r7
 8002ae4:	600f      	str	r7, [r1, #0]
 8002ae6:	608b      	str	r3, [r1, #8]
 8002ae8:	2e00      	cmp	r6, #0
 8002aea:	dd9f      	ble.n	8002a2c <__sflush_r+0x18>
 8002aec:	4633      	mov	r3, r6
 8002aee:	463a      	mov	r2, r7
 8002af0:	4628      	mov	r0, r5
 8002af2:	6a21      	ldr	r1, [r4, #32]
 8002af4:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8002af8:	47e0      	blx	ip
 8002afa:	2800      	cmp	r0, #0
 8002afc:	dc06      	bgt.n	8002b0c <__sflush_r+0xf8>
 8002afe:	89a3      	ldrh	r3, [r4, #12]
 8002b00:	f04f 30ff 	mov.w	r0, #4294967295
 8002b04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002b08:	81a3      	strh	r3, [r4, #12]
 8002b0a:	e790      	b.n	8002a2e <__sflush_r+0x1a>
 8002b0c:	4407      	add	r7, r0
 8002b0e:	1a36      	subs	r6, r6, r0
 8002b10:	e7ea      	b.n	8002ae8 <__sflush_r+0xd4>
 8002b12:	bf00      	nop
 8002b14:	dfbffffe 	.word	0xdfbffffe

08002b18 <_fflush_r>:
 8002b18:	b538      	push	{r3, r4, r5, lr}
 8002b1a:	690b      	ldr	r3, [r1, #16]
 8002b1c:	4605      	mov	r5, r0
 8002b1e:	460c      	mov	r4, r1
 8002b20:	b913      	cbnz	r3, 8002b28 <_fflush_r+0x10>
 8002b22:	2500      	movs	r5, #0
 8002b24:	4628      	mov	r0, r5
 8002b26:	bd38      	pop	{r3, r4, r5, pc}
 8002b28:	b118      	cbz	r0, 8002b32 <_fflush_r+0x1a>
 8002b2a:	6a03      	ldr	r3, [r0, #32]
 8002b2c:	b90b      	cbnz	r3, 8002b32 <_fflush_r+0x1a>
 8002b2e:	f7ff f9b1 	bl	8001e94 <__sinit>
 8002b32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d0f3      	beq.n	8002b22 <_fflush_r+0xa>
 8002b3a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002b3c:	07d0      	lsls	r0, r2, #31
 8002b3e:	d404      	bmi.n	8002b4a <_fflush_r+0x32>
 8002b40:	0599      	lsls	r1, r3, #22
 8002b42:	d402      	bmi.n	8002b4a <_fflush_r+0x32>
 8002b44:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002b46:	f7ff fb99 	bl	800227c <__retarget_lock_acquire_recursive>
 8002b4a:	4628      	mov	r0, r5
 8002b4c:	4621      	mov	r1, r4
 8002b4e:	f7ff ff61 	bl	8002a14 <__sflush_r>
 8002b52:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002b54:	4605      	mov	r5, r0
 8002b56:	07da      	lsls	r2, r3, #31
 8002b58:	d4e4      	bmi.n	8002b24 <_fflush_r+0xc>
 8002b5a:	89a3      	ldrh	r3, [r4, #12]
 8002b5c:	059b      	lsls	r3, r3, #22
 8002b5e:	d4e1      	bmi.n	8002b24 <_fflush_r+0xc>
 8002b60:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002b62:	f7ff fb8c 	bl	800227e <__retarget_lock_release_recursive>
 8002b66:	e7dd      	b.n	8002b24 <_fflush_r+0xc>

08002b68 <__swhatbuf_r>:
 8002b68:	b570      	push	{r4, r5, r6, lr}
 8002b6a:	460c      	mov	r4, r1
 8002b6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002b70:	4615      	mov	r5, r2
 8002b72:	2900      	cmp	r1, #0
 8002b74:	461e      	mov	r6, r3
 8002b76:	b096      	sub	sp, #88	; 0x58
 8002b78:	da0c      	bge.n	8002b94 <__swhatbuf_r+0x2c>
 8002b7a:	89a3      	ldrh	r3, [r4, #12]
 8002b7c:	2100      	movs	r1, #0
 8002b7e:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002b82:	bf0c      	ite	eq
 8002b84:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8002b88:	2340      	movne	r3, #64	; 0x40
 8002b8a:	2000      	movs	r0, #0
 8002b8c:	6031      	str	r1, [r6, #0]
 8002b8e:	602b      	str	r3, [r5, #0]
 8002b90:	b016      	add	sp, #88	; 0x58
 8002b92:	bd70      	pop	{r4, r5, r6, pc}
 8002b94:	466a      	mov	r2, sp
 8002b96:	f000 f849 	bl	8002c2c <_fstat_r>
 8002b9a:	2800      	cmp	r0, #0
 8002b9c:	dbed      	blt.n	8002b7a <__swhatbuf_r+0x12>
 8002b9e:	9901      	ldr	r1, [sp, #4]
 8002ba0:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8002ba4:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8002ba8:	4259      	negs	r1, r3
 8002baa:	4159      	adcs	r1, r3
 8002bac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002bb0:	e7eb      	b.n	8002b8a <__swhatbuf_r+0x22>

08002bb2 <__smakebuf_r>:
 8002bb2:	898b      	ldrh	r3, [r1, #12]
 8002bb4:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002bb6:	079d      	lsls	r5, r3, #30
 8002bb8:	4606      	mov	r6, r0
 8002bba:	460c      	mov	r4, r1
 8002bbc:	d507      	bpl.n	8002bce <__smakebuf_r+0x1c>
 8002bbe:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002bc2:	6023      	str	r3, [r4, #0]
 8002bc4:	6123      	str	r3, [r4, #16]
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	6163      	str	r3, [r4, #20]
 8002bca:	b002      	add	sp, #8
 8002bcc:	bd70      	pop	{r4, r5, r6, pc}
 8002bce:	466a      	mov	r2, sp
 8002bd0:	ab01      	add	r3, sp, #4
 8002bd2:	f7ff ffc9 	bl	8002b68 <__swhatbuf_r>
 8002bd6:	9900      	ldr	r1, [sp, #0]
 8002bd8:	4605      	mov	r5, r0
 8002bda:	4630      	mov	r0, r6
 8002bdc:	f7ff fbb8 	bl	8002350 <_malloc_r>
 8002be0:	b948      	cbnz	r0, 8002bf6 <__smakebuf_r+0x44>
 8002be2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002be6:	059a      	lsls	r2, r3, #22
 8002be8:	d4ef      	bmi.n	8002bca <__smakebuf_r+0x18>
 8002bea:	f023 0303 	bic.w	r3, r3, #3
 8002bee:	f043 0302 	orr.w	r3, r3, #2
 8002bf2:	81a3      	strh	r3, [r4, #12]
 8002bf4:	e7e3      	b.n	8002bbe <__smakebuf_r+0xc>
 8002bf6:	89a3      	ldrh	r3, [r4, #12]
 8002bf8:	6020      	str	r0, [r4, #0]
 8002bfa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002bfe:	81a3      	strh	r3, [r4, #12]
 8002c00:	9b00      	ldr	r3, [sp, #0]
 8002c02:	6120      	str	r0, [r4, #16]
 8002c04:	6163      	str	r3, [r4, #20]
 8002c06:	9b01      	ldr	r3, [sp, #4]
 8002c08:	b15b      	cbz	r3, 8002c22 <__smakebuf_r+0x70>
 8002c0a:	4630      	mov	r0, r6
 8002c0c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002c10:	f000 f81e 	bl	8002c50 <_isatty_r>
 8002c14:	b128      	cbz	r0, 8002c22 <__smakebuf_r+0x70>
 8002c16:	89a3      	ldrh	r3, [r4, #12]
 8002c18:	f023 0303 	bic.w	r3, r3, #3
 8002c1c:	f043 0301 	orr.w	r3, r3, #1
 8002c20:	81a3      	strh	r3, [r4, #12]
 8002c22:	89a3      	ldrh	r3, [r4, #12]
 8002c24:	431d      	orrs	r5, r3
 8002c26:	81a5      	strh	r5, [r4, #12]
 8002c28:	e7cf      	b.n	8002bca <__smakebuf_r+0x18>
	...

08002c2c <_fstat_r>:
 8002c2c:	b538      	push	{r3, r4, r5, lr}
 8002c2e:	2300      	movs	r3, #0
 8002c30:	4d06      	ldr	r5, [pc, #24]	; (8002c4c <_fstat_r+0x20>)
 8002c32:	4604      	mov	r4, r0
 8002c34:	4608      	mov	r0, r1
 8002c36:	4611      	mov	r1, r2
 8002c38:	602b      	str	r3, [r5, #0]
 8002c3a:	f7fd fe90 	bl	800095e <_fstat>
 8002c3e:	1c43      	adds	r3, r0, #1
 8002c40:	d102      	bne.n	8002c48 <_fstat_r+0x1c>
 8002c42:	682b      	ldr	r3, [r5, #0]
 8002c44:	b103      	cbz	r3, 8002c48 <_fstat_r+0x1c>
 8002c46:	6023      	str	r3, [r4, #0]
 8002c48:	bd38      	pop	{r3, r4, r5, pc}
 8002c4a:	bf00      	nop
 8002c4c:	20000274 	.word	0x20000274

08002c50 <_isatty_r>:
 8002c50:	b538      	push	{r3, r4, r5, lr}
 8002c52:	2300      	movs	r3, #0
 8002c54:	4d05      	ldr	r5, [pc, #20]	; (8002c6c <_isatty_r+0x1c>)
 8002c56:	4604      	mov	r4, r0
 8002c58:	4608      	mov	r0, r1
 8002c5a:	602b      	str	r3, [r5, #0]
 8002c5c:	f7fd fe8e 	bl	800097c <_isatty>
 8002c60:	1c43      	adds	r3, r0, #1
 8002c62:	d102      	bne.n	8002c6a <_isatty_r+0x1a>
 8002c64:	682b      	ldr	r3, [r5, #0]
 8002c66:	b103      	cbz	r3, 8002c6a <_isatty_r+0x1a>
 8002c68:	6023      	str	r3, [r4, #0]
 8002c6a:	bd38      	pop	{r3, r4, r5, pc}
 8002c6c:	20000274 	.word	0x20000274

08002c70 <_sbrk_r>:
 8002c70:	b538      	push	{r3, r4, r5, lr}
 8002c72:	2300      	movs	r3, #0
 8002c74:	4d05      	ldr	r5, [pc, #20]	; (8002c8c <_sbrk_r+0x1c>)
 8002c76:	4604      	mov	r4, r0
 8002c78:	4608      	mov	r0, r1
 8002c7a:	602b      	str	r3, [r5, #0]
 8002c7c:	f7fd fe94 	bl	80009a8 <_sbrk>
 8002c80:	1c43      	adds	r3, r0, #1
 8002c82:	d102      	bne.n	8002c8a <_sbrk_r+0x1a>
 8002c84:	682b      	ldr	r3, [r5, #0]
 8002c86:	b103      	cbz	r3, 8002c8a <_sbrk_r+0x1a>
 8002c88:	6023      	str	r3, [r4, #0]
 8002c8a:	bd38      	pop	{r3, r4, r5, pc}
 8002c8c:	20000274 	.word	0x20000274

08002c90 <memchr>:
 8002c90:	4603      	mov	r3, r0
 8002c92:	b510      	push	{r4, lr}
 8002c94:	b2c9      	uxtb	r1, r1
 8002c96:	4402      	add	r2, r0
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	d101      	bne.n	8002ca2 <memchr+0x12>
 8002c9e:	2000      	movs	r0, #0
 8002ca0:	e003      	b.n	8002caa <memchr+0x1a>
 8002ca2:	7804      	ldrb	r4, [r0, #0]
 8002ca4:	3301      	adds	r3, #1
 8002ca6:	428c      	cmp	r4, r1
 8002ca8:	d1f6      	bne.n	8002c98 <memchr+0x8>
 8002caa:	bd10      	pop	{r4, pc}

08002cac <_init>:
 8002cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cae:	bf00      	nop
 8002cb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002cb2:	bc08      	pop	{r3}
 8002cb4:	469e      	mov	lr, r3
 8002cb6:	4770      	bx	lr

08002cb8 <_fini>:
 8002cb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cba:	bf00      	nop
 8002cbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002cbe:	bc08      	pop	{r3}
 8002cc0:	469e      	mov	lr, r3
 8002cc2:	4770      	bx	lr
