

================================================================
== Vitis HLS Report for 'PRG_1'
================================================================
* Date:           Mon Nov 17 18:41:30 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.290 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|       23|  0.115 us|  0.115 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |                   |         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance     |  Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |grp_encrypt_fu_28  |encrypt  |       22|       22|  0.110 us|  0.110 us|    1|    1|      yes|
        |grp_encrypt_fu_40  |encrypt  |       22|       22|  0.110 us|  0.110 us|    1|    1|      yes|
        +-------------------+---------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      135|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |      200|      -|    16836|    20704|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       28|     -|
|Register             |        -|      -|      513|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |      200|      0|    17349|    20867|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       14|      0|        2|        4|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        3|      0|       ~0|        1|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------+---------+---------+----+------+-------+-----+
    |      Instance     |  Module | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +-------------------+---------+---------+----+------+-------+-----+
    |grp_encrypt_fu_28  |encrypt  |      100|   0|  8418|  10352|    0|
    |grp_encrypt_fu_40  |encrypt  |      100|   0|  8418|  10352|    0|
    +-------------------+---------+---------+----+------+-------+-----+
    |Total              |         |      200|   0| 16836|  20704|    0|
    +-------------------+---------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |grp_encrypt_fu_40_key  |         +|   0|  0|  135|         128|           1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0|  135|         128|           1|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |  14|          3|  128|        384|
    |ap_return_1  |  14|          3|  128|        384|
    +-------------+----+-----------+-----+-----------+
    |Total        |  28|          6|  256|        768|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+-----+----+-----+-----------+
    |         Name        |  FF | LUT| Bits| Const Bits|
    +---------------------+-----+----+-----+-----------+
    |ap_ce_reg            |    1|   0|    1|          0|
    |ap_return_0_int_reg  |  128|   0|  128|          0|
    |ap_return_1_int_reg  |  128|   0|  128|          0|
    |iv_val_int_reg       |  128|   0|  128|          0|
    |seed_int_reg         |  128|   0|  128|          0|
    +---------------------+-----+----+-----+-----------+
    |Total                |  513|   0|  513|          0|
    +---------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|         PRG.1|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|         PRG.1|  return value|
|ap_return_0  |  out|  128|  ap_ctrl_hs|         PRG.1|  return value|
|ap_return_1  |  out|  128|  ap_ctrl_hs|         PRG.1|  return value|
|ap_ce        |   in|    1|  ap_ctrl_hs|         PRG.1|  return value|
|iv_val       |   in|  128|     ap_none|        iv_val|        scalar|
|seed         |   in|  128|     ap_none|          seed|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

