git clone --depth 1 --no-tags https://github.com/candicerayne/ECE241-FPGA-Synthesizer.git f:/verilog_sva_gh_scraper/data/full_repos/767808869
git clone --depth 1 --no-tags https://github.com/jeannie068/Bomberman-Game.git f:/verilog_sva_gh_scraper/data/full_repos/763139980
git clone --depth 1 --no-tags https://github.com/dhilyard/ECE-473-RISC-V-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/767010364
git clone --depth 1 --no-tags https://github.com/LuisRosado/DataPath-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/767036714
git clone --depth 1 --no-tags https://github.com/jacquygis/jku-tt06-MiniCPU.git f:/verilog_sva_gh_scraper/data/full_repos/767168502
git clone --depth 1 --no-tags https://github.com/Satyajit-IIT/ipa.git f:/verilog_sva_gh_scraper/data/full_repos/762256176
git clone --depth 1 --no-tags https://github.com/AerorKus/ee201a_project.git f:/verilog_sva_gh_scraper/data/full_repos/761085324
git clone --depth 1 --no-tags https://github.com/tenglin0724/Principles-of-Computer-Composition.git f:/verilog_sva_gh_scraper/data/full_repos/765176878
git clone --depth 1 --no-tags https://github.com/Abdelrahman1810/Spartan6-DSP48A1.git f:/verilog_sva_gh_scraper/data/full_repos/763504221
git clone --depth 1 --no-tags https://github.com/JuanCantu1/FPGA-7-Seg-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/764836929
git clone --depth 1 --no-tags https://github.com/marielowry/350cpu.git f:/verilog_sva_gh_scraper/data/full_repos/765501664
git clone --depth 1 --no-tags https://github.com/yuchengwang1121/STAR.git f:/verilog_sva_gh_scraper/data/full_repos/763896712
git clone --depth 1 --no-tags https://github.com/wuray890521/IClab.git f:/verilog_sva_gh_scraper/data/full_repos/761120930
git clone --depth 1 --no-tags https://github.com/Omarafifi1/ASIC-IC-DESIGN-COURSE-PROJECTS.git f:/verilog_sva_gh_scraper/data/full_repos/767748310
git clone --depth 1 --no-tags https://github.com/Lingling-LynnChan/GPC.git f:/verilog_sva_gh_scraper/data/full_repos/760304411
git clone --depth 1 --no-tags https://github.com/jaya117/RISCV-HDP.git f:/verilog_sva_gh_scraper/data/full_repos/767808547
git clone --depth 1 --no-tags https://github.com/zhangxy567/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/758414170
git clone --depth 1 --no-tags https://github.com/Ramagond15/MIPS32.git f:/verilog_sva_gh_scraper/data/full_repos/758461991
git clone --depth 1 --no-tags https://github.com/haya-fatima/MazeGame.git f:/verilog_sva_gh_scraper/data/full_repos/758622999
git clone --depth 1 --no-tags https://github.com/8ruka0917/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/759348619
git clone --depth 1 --no-tags https://github.com/8ruka0917/OneHotCounter.git f:/verilog_sva_gh_scraper/data/full_repos/759349048
git clone --depth 1 --no-tags https://github.com/zustep/verilog_hamming.git f:/verilog_sva_gh_scraper/data/full_repos/759431597
git clone --depth 1 --no-tags https://github.com/lthcoding/RISC-V_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/760277277
git clone --depth 1 --no-tags https://github.com/CvNhien/CNC_pulse_gen.git f:/verilog_sva_gh_scraper/data/full_repos/760021609
git clone --depth 1 --no-tags https://github.com/sadiqebrahim/Hardnet_Neural_Network_on_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/760877994
git clone --depth 1 --no-tags https://github.com/UCR-CS161L/Lab05-PipelinesAndHazards.git f:/verilog_sva_gh_scraper/data/full_repos/760836875
git clone --depth 1 --no-tags https://github.com/lilywuuuuu/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/762355659
git clone --depth 1 --no-tags https://github.com/reeves0728/NYCU-Digital-Circuit-Design.git f:/verilog_sva_gh_scraper/data/full_repos/762634036
git clone --depth 1 --no-tags https://github.com/dreamakerChao/Mips_single_cycle_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/762332303
git clone --depth 1 --no-tags https://github.com/camailam/PBL3.git f:/verilog_sva_gh_scraper/data/full_repos/763278939
git clone --depth 1 --no-tags https://github.com/MdOmarFaruque/Counter_Caravel.git f:/verilog_sva_gh_scraper/data/full_repos/763406258
git clone --depth 1 --no-tags https://github.com/d-e-m/EELE-261.git f:/verilog_sva_gh_scraper/data/full_repos/764306180
git clone --depth 1 --no-tags https://github.com/Ajaleang/Semaforo.git f:/verilog_sva_gh_scraper/data/full_repos/764375658
git clone --depth 1 --no-tags https://github.com/marinlopez/152b_lab4.git f:/verilog_sva_gh_scraper/data/full_repos/762009273
git clone --depth 1 --no-tags https://github.com/RAOUMERTC73/Design-Single-Cycle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/765715841
git clone --depth 1 --no-tags https://github.com/LuisRosado/Sumas_Instanciadas.git f:/verilog_sva_gh_scraper/data/full_repos/767034297
git clone --depth 1 --no-tags https://github.com/greendimple/2023-USTC-COD-labs.git f:/verilog_sva_gh_scraper/data/full_repos/766978023
git clone --depth 1 --no-tags https://github.com/jai1712/wallace_tree.git f:/verilog_sva_gh_scraper/data/full_repos/767386700
git clone --depth 1 --no-tags https://github.com/saltyee1/ic_contest_2016.git f:/verilog_sva_gh_scraper/data/full_repos/767401270
git clone --depth 1 --no-tags https://github.com/Manvith-Prabhu/Digital-lottery-system.git f:/verilog_sva_gh_scraper/data/full_repos/767553331
git clone --depth 1 --no-tags https://github.com/Cosmina23/Fundamentals-of-computer-engineering.git f:/verilog_sva_gh_scraper/data/full_repos/766103116
git clone --depth 1 --no-tags https://github.com/mustafalinan00/caravel_mai_t.git f:/verilog_sva_gh_scraper/data/full_repos/766644776
git clone --depth 1 --no-tags https://github.com/Manikanta-IITB/Caravel_Test_Repo.git f:/verilog_sva_gh_scraper/data/full_repos/766908877
git clone --depth 1 --no-tags https://github.com/yahyamohammed007/Register-File-8x16--Verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/766934661
git clone --depth 1 --no-tags https://github.com/PloeckiPhil/jku-tt06-drops.git f:/verilog_sva_gh_scraper/data/full_repos/764904908
git clone --depth 1 --no-tags https://github.com/andsteffey/tt-fpga-hdl-demo.git f:/verilog_sva_gh_scraper/data/full_repos/763747362
git clone --depth 1 --no-tags https://github.com/gabejessil/tt06-verilog-template.git f:/verilog_sva_gh_scraper/data/full_repos/763745764
git clone --depth 1 --no-tags https://github.com/qian160/SRT4-div.git f:/verilog_sva_gh_scraper/data/full_repos/766550212
git clone --depth 1 --no-tags https://github.com/bahaahassan4/ASIC-Verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/758988806
git clone --depth 1 --no-tags https://github.com/OuDret/J2C.git f:/verilog_sva_gh_scraper/data/full_repos/767014680
git clone --depth 1 --no-tags https://github.com/khavyakj/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/761600974
git clone --depth 1 --no-tags https://github.com/Nawras-Ahamed/VSD_Squadron_mini_Research.git f:/verilog_sva_gh_scraper/data/full_repos/758953355
git clone --depth 1 --no-tags https://github.com/berrios96sean/NoC_Project.git f:/verilog_sva_gh_scraper/data/full_repos/763392280
git clone --depth 1 --no-tags https://github.com/Shawn531/VLSI-System-Design.git f:/verilog_sva_gh_scraper/data/full_repos/762648364
git clone --depth 1 --no-tags https://github.com/HaaRTLnewbie/8-bit-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/761278520
git clone --depth 1 --no-tags https://github.com/Jackyscloud/FPGA_Final.git f:/verilog_sva_gh_scraper/data/full_repos/766901413
git clone --depth 1 --no-tags https://github.com/shintjoo/ece552-group-project.git f:/verilog_sva_gh_scraper/data/full_repos/759565480
git clone --depth 1 --no-tags https://github.com/leolin311651055/IClab.github.io.git f:/verilog_sva_gh_scraper/data/full_repos/767570344
git clone --depth 1 --no-tags https://github.com/MAC-222/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/761609501
git clone --depth 1 --no-tags https://github.com/RustamSubkhankulov/fpga-intro.git f:/verilog_sva_gh_scraper/data/full_repos/763223849
git clone --depth 1 --no-tags https://github.com/developerMonkey/Verilog_resign_example.git f:/verilog_sva_gh_scraper/data/full_repos/758336188
git clone --depth 1 --no-tags https://github.com/enzobelline/ELEN122.git f:/verilog_sva_gh_scraper/data/full_repos/759240326
git clone --depth 1 --no-tags https://github.com/albouquet/FPGA_compteur_SF.git f:/verilog_sva_gh_scraper/data/full_repos/760528314
git clone --depth 1 --no-tags https://github.com/Kozimo7/Image-Processing.git f:/verilog_sva_gh_scraper/data/full_repos/760651640
git clone --depth 1 --no-tags https://github.com/losyoply/logic_design-labs.git f:/verilog_sva_gh_scraper/data/full_repos/759828006
git clone --depth 1 --no-tags https://github.com/andychip1/sn74169.git f:/verilog_sva_gh_scraper/data/full_repos/760244596
git clone --depth 1 --no-tags https://github.com/ManfredTrauner/TRNG-1.git f:/verilog_sva_gh_scraper/data/full_repos/758543844
git clone --depth 1 --no-tags https://github.com/jilinzheng/Coursework.git f:/verilog_sva_gh_scraper/data/full_repos/767120279
git clone --depth 1 --no-tags https://github.com/sripadma19/task4.md.git f:/verilog_sva_gh_scraper/data/full_repos/765237525
git clone --depth 1 --no-tags https://github.com/kiencantcode/Bound_Flasher.git f:/verilog_sva_gh_scraper/data/full_repos/764669513
git clone --depth 1 --no-tags https://github.com/bogdan-iamnitchi/microphone-headphones-vhdl-project.git f:/verilog_sva_gh_scraper/data/full_repos/767649979
git clone --depth 1 --no-tags https://github.com/rgadea-girones/TEORIA_AULAS.git f:/verilog_sva_gh_scraper/data/full_repos/761090127
git clone --depth 1 --no-tags https://github.com/NoNounknow/SDRAM-Control.git f:/verilog_sva_gh_scraper/data/full_repos/765750849
git clone --depth 1 --no-tags https://github.com/hyesooklim/d-IBF-Decoding-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/757896606
git clone --depth 1 --no-tags https://github.com/Prabhat-Deshmukh022/Digital-design-mini-projects.git f:/verilog_sva_gh_scraper/data/full_repos/762384858
git clone --depth 1 --no-tags https://github.com/MisguidedBadge/tt06-tzeentchFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/759624987
git clone --depth 1 --no-tags https://github.com/Nityanandraj001/16x16-Array-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/761424816
git clone --depth 1 --no-tags https://github.com/WilliamOrl/inverter_teste.git f:/verilog_sva_gh_scraper/data/full_repos/761744772
git clone --depth 1 --no-tags https://github.com/rehannasar2002/ImageProcessing-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/761749455
git clone --depth 1 --no-tags https://github.com/MahmoudLotfy10/Signed_ALU.git f:/verilog_sva_gh_scraper/data/full_repos/762017656
git clone --depth 1 --no-tags https://github.com/zolpew/tt06-delay-line.git f:/verilog_sva_gh_scraper/data/full_repos/760231468
git clone --depth 1 --no-tags https://github.com/alexiaaag/Image-Processing.git f:/verilog_sva_gh_scraper/data/full_repos/762864037
git clone --depth 1 --no-tags https://github.com/ManikantaGunda/localrepo.git f:/verilog_sva_gh_scraper/data/full_repos/763483604
git clone --depth 1 --no-tags https://github.com/calikusx/chip.git f:/verilog_sva_gh_scraper/data/full_repos/763437430
git clone --depth 1 --no-tags https://github.com/muthuraman0508/full_adder_using_half_adder.git f:/verilog_sva_gh_scraper/data/full_repos/763497185
git clone --depth 1 --no-tags https://github.com/xxHopexx/ARM-CPU-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/763968156
git clone --depth 1 --no-tags https://github.com/Creciunel/RISC-V-CPU-Core.git f:/verilog_sva_gh_scraper/data/full_repos/763502775
git clone --depth 1 --no-tags https://github.com/DenisOffor/FPGA_UART_implementation.git f:/verilog_sva_gh_scraper/data/full_repos/764799509
git clone --depth 1 --no-tags https://github.com/FaisalShahkar/64-bit-register-with-asynchronous-active-low-reset.git f:/verilog_sva_gh_scraper/data/full_repos/765104166
git clone --depth 1 --no-tags https://github.com/GauthamM420/Bit-Serial-Adder-Subtractor.git f:/verilog_sva_gh_scraper/data/full_repos/765293117
git clone --depth 1 --no-tags https://github.com/muthuraman0508/verilog_testing.git f:/verilog_sva_gh_scraper/data/full_repos/766071923
git clone --depth 1 --no-tags https://github.com/ZGCiou/2023a-soc-design.git f:/verilog_sva_gh_scraper/data/full_repos/766134563
git clone --depth 1 --no-tags https://github.com/Bheeshmaverma/8-Bit-Vedic-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/766222966
git clone --depth 1 --no-tags https://github.com/Chonghao0109/2020_grad_cell.git f:/verilog_sva_gh_scraper/data/full_repos/766529193
git clone --depth 1 --no-tags https://github.com/BMMADHUMITHA/weighted_rr.git f:/verilog_sva_gh_scraper/data/full_repos/766669188
git clone --depth 1 --no-tags https://github.com/jms13333333/UART_interface_based_on_Verilog_HDL.git f:/verilog_sva_gh_scraper/data/full_repos/762560534
git clone --depth 1 --no-tags https://github.com/Satya1725/Project-On-Image-Processing.git f:/verilog_sva_gh_scraper/data/full_repos/766117475
git clone --depth 1 --no-tags https://github.com/JaeHWg/HW2_Nibbleadd_4.git f:/verilog_sva_gh_scraper/data/full_repos/767049164
git clone --depth 1 --no-tags https://github.com/QArchy/Ethernet10G.git f:/verilog_sva_gh_scraper/data/full_repos/762645222
git clone --depth 1 --no-tags https://github.com/hs0905/OpenSSD.git f:/verilog_sva_gh_scraper/data/full_repos/759011765
