
*** Running vivado
    with args -log DMA_design_PMOD_AD1_Driver_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DMA_design_PMOD_AD1_Driver_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source DMA_design_PMOD_AD1_Driver_0_0.tcl -notrace
Command: synth_design -top DMA_design_PMOD_AD1_Driver_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5564 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 350.422 ; gain = 99.770
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DMA_design_PMOD_AD1_Driver_0_0' [d:/NextLab/Vivado/OPLL_ADC/OPLL_ADC/OPLL_ADC.srcs/sources_1/bd/DMA_design/ip/DMA_design_PMOD_AD1_Driver_0_0/synth/DMA_design_PMOD_AD1_Driver_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'PMOD_AD1_Driver_v1_0' [d:/NextLab/Vivado/OPLL_ADC/OPLL_ADC/OPLL_ADC.srcs/sources_1/bd/DMA_design/ipshared/6a39/hdl/PMOD_AD1_Driver_v1_0.v:4]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PMOD_AD1_Driver_v1_0_M00_AXIS' [d:/NextLab/Vivado/OPLL_ADC/OPLL_ADC/OPLL_ADC.srcs/sources_1/bd/DMA_design/ipshared/6a39/hdl/PMOD_AD1_Driver_v1_0_M00_AXIS.v:4]
	Parameter NUMBER_OF_OUTPUT_WORDS bound to: 16 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
	Parameter leading_zeros bound to: 2'b00 
	Parameter read bound to: 2'b01 
	Parameter write bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'PMOD_AD1_Driver_v1_0_M00_AXIS' (1#1) [d:/NextLab/Vivado/OPLL_ADC/OPLL_ADC/OPLL_ADC.srcs/sources_1/bd/DMA_design/ipshared/6a39/hdl/PMOD_AD1_Driver_v1_0_M00_AXIS.v:4]
INFO: [Synth 8-256] done synthesizing module 'PMOD_AD1_Driver_v1_0' (2#1) [d:/NextLab/Vivado/OPLL_ADC/OPLL_ADC/OPLL_ADC.srcs/sources_1/bd/DMA_design/ipshared/6a39/hdl/PMOD_AD1_Driver_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'DMA_design_PMOD_AD1_Driver_0_0' (3#1) [d:/NextLab/Vivado/OPLL_ADC/OPLL_ADC/OPLL_ADC.srcs/sources_1/bd/DMA_design/ip/DMA_design_PMOD_AD1_Driver_0_0/synth/DMA_design_PMOD_AD1_Driver_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 402.324 ; gain = 151.672
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 402.324 ; gain = 151.672
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 750.133 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 750.133 ; gain = 499.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 750.133 ; gain = 499.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 750.133 ; gain = 499.480
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tx_done" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tx_done" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sample" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "chip_sel" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element clkdiv_reg was removed.  [d:/NextLab/Vivado/OPLL_ADC/OPLL_ADC/OPLL_ADC.srcs/sources_1/bd/DMA_design/ipshared/6a39/hdl/PMOD_AD1_Driver_v1_0_M00_AXIS.v:129]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 750.133 ; gain = 499.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     12 Bit        Muxes := 6     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PMOD_AD1_Driver_v1_0_M00_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     12 Bit        Muxes := 6     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "inst/PMOD_AD1_Driver_v1_0_M00_AXIS_inst/chip_sel" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/PMOD_AD1_Driver_v1_0_M00_AXIS_inst/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/PMOD_AD1_Driver_v1_0_M00_AXIS_inst/sample" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/PMOD_AD1_Driver_v1_0_M00_AXIS_inst/tx_done" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/PMOD_AD1_Driver_v1_0_M00_AXIS_inst/tx_done" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element inst/PMOD_AD1_Driver_v1_0_M00_AXIS_inst/clkdiv_reg was removed.  [d:/NextLab/Vivado/OPLL_ADC/OPLL_ADC/OPLL_ADC.srcs/sources_1/bd/DMA_design/ipshared/6a39/hdl/PMOD_AD1_Driver_v1_0_M00_AXIS.v:129]
INFO: [Synth 8-3917] design DMA_design_PMOD_AD1_Driver_0_0 has port m00_axis_tdata[31] driven by constant 0
INFO: [Synth 8-3917] design DMA_design_PMOD_AD1_Driver_0_0 has port m00_axis_tdata[30] driven by constant 0
INFO: [Synth 8-3917] design DMA_design_PMOD_AD1_Driver_0_0 has port m00_axis_tdata[29] driven by constant 0
INFO: [Synth 8-3917] design DMA_design_PMOD_AD1_Driver_0_0 has port m00_axis_tdata[28] driven by constant 0
INFO: [Synth 8-3917] design DMA_design_PMOD_AD1_Driver_0_0 has port m00_axis_tdata[27] driven by constant 0
INFO: [Synth 8-3917] design DMA_design_PMOD_AD1_Driver_0_0 has port m00_axis_tdata[26] driven by constant 0
INFO: [Synth 8-3917] design DMA_design_PMOD_AD1_Driver_0_0 has port m00_axis_tdata[25] driven by constant 0
INFO: [Synth 8-3917] design DMA_design_PMOD_AD1_Driver_0_0 has port m00_axis_tdata[24] driven by constant 0
INFO: [Synth 8-3917] design DMA_design_PMOD_AD1_Driver_0_0 has port m00_axis_tdata[23] driven by constant 0
INFO: [Synth 8-3917] design DMA_design_PMOD_AD1_Driver_0_0 has port m00_axis_tdata[22] driven by constant 0
INFO: [Synth 8-3917] design DMA_design_PMOD_AD1_Driver_0_0 has port m00_axis_tdata[21] driven by constant 0
INFO: [Synth 8-3917] design DMA_design_PMOD_AD1_Driver_0_0 has port m00_axis_tdata[20] driven by constant 0
INFO: [Synth 8-3917] design DMA_design_PMOD_AD1_Driver_0_0 has port m00_axis_tdata[19] driven by constant 0
INFO: [Synth 8-3917] design DMA_design_PMOD_AD1_Driver_0_0 has port m00_axis_tdata[18] driven by constant 0
INFO: [Synth 8-3917] design DMA_design_PMOD_AD1_Driver_0_0 has port m00_axis_tdata[17] driven by constant 0
INFO: [Synth 8-3917] design DMA_design_PMOD_AD1_Driver_0_0 has port m00_axis_tdata[16] driven by constant 0
INFO: [Synth 8-3917] design DMA_design_PMOD_AD1_Driver_0_0 has port m00_axis_tdata[15] driven by constant 0
INFO: [Synth 8-3917] design DMA_design_PMOD_AD1_Driver_0_0 has port m00_axis_tdata[14] driven by constant 0
INFO: [Synth 8-3917] design DMA_design_PMOD_AD1_Driver_0_0 has port m00_axis_tdata[13] driven by constant 0
INFO: [Synth 8-3917] design DMA_design_PMOD_AD1_Driver_0_0 has port m00_axis_tdata[12] driven by constant 0
INFO: [Synth 8-3917] design DMA_design_PMOD_AD1_Driver_0_0 has port m00_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design DMA_design_PMOD_AD1_Driver_0_0 has port m00_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design DMA_design_PMOD_AD1_Driver_0_0 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design DMA_design_PMOD_AD1_Driver_0_0 has port m00_axis_tstrb[0] driven by constant 1
INFO: [Synth 8-3886] merging instance 'inst/PMOD_AD1_Driver_v1_0_M00_AXIS_inst/count_reg[6]' (FDE) to 'inst/PMOD_AD1_Driver_v1_0_M00_AXIS_inst/count_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/PMOD_AD1_Driver_v1_0_M00_AXIS_inst/count_reg[5]' (FDE) to 'inst/PMOD_AD1_Driver_v1_0_M00_AXIS_inst/count_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/PMOD_AD1_Driver_v1_0_M00_AXIS_inst/count_reg[4]' (FDE) to 'inst/PMOD_AD1_Driver_v1_0_M00_AXIS_inst/count_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/PMOD_AD1_Driver_v1_0_M00_AXIS_inst/count_reg[3]' (FDE) to 'inst/PMOD_AD1_Driver_v1_0_M00_AXIS_inst/count_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PMOD_AD1_Driver_v1_0_M00_AXIS_inst/count_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/PMOD_AD1_Driver_v1_0_M00_AXIS_inst/tx_done_reg[1]' (FDE) to 'inst/PMOD_AD1_Driver_v1_0_M00_AXIS_inst/tx_done_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/PMOD_AD1_Driver_v1_0_M00_AXIS_inst/tx_done_reg[2]' (FDE) to 'inst/PMOD_AD1_Driver_v1_0_M00_AXIS_inst/tx_done_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/PMOD_AD1_Driver_v1_0_M00_AXIS_inst/tx_done_reg[3]' (FDE) to 'inst/PMOD_AD1_Driver_v1_0_M00_AXIS_inst/tx_done_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/PMOD_AD1_Driver_v1_0_M00_AXIS_inst/tx_done_reg[4]' (FDE) to 'inst/PMOD_AD1_Driver_v1_0_M00_AXIS_inst/tx_done_reg[5]'
INFO: [Synth 8-3332] Sequential element (inst/PMOD_AD1_Driver_v1_0_M00_AXIS_inst/count_reg[2]) is unused and will be removed from module DMA_design_PMOD_AD1_Driver_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 750.133 ; gain = 499.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 754.676 ; gain = 504.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 754.828 ; gain = 504.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 775.668 ; gain = 525.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 775.668 ; gain = 525.016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 775.668 ; gain = 525.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 775.668 ; gain = 525.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 775.668 ; gain = 525.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 775.668 ; gain = 525.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 775.668 ; gain = 525.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    43|
|2     |LUT1   |     2|
|3     |LUT2   |   173|
|4     |LUT3   |    13|
|5     |LUT4   |     8|
|6     |LUT5   |     5|
|7     |LUT6   |    43|
|8     |FDRE   |   128|
|9     |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------------+------------------------------+------+
|      |Instance                               |Module                        |Cells |
+------+---------------------------------------+------------------------------+------+
|1     |top                                    |                              |   416|
|2     |  inst                                 |PMOD_AD1_Driver_v1_0          |   416|
|3     |    PMOD_AD1_Driver_v1_0_M00_AXIS_inst |PMOD_AD1_Driver_v1_0_M00_AXIS |   416|
+------+---------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 775.668 ; gain = 525.016
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 775.668 ; gain = 177.207
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 775.668 ; gain = 525.016
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 776.500 ; gain = 537.316
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/NextLab/Vivado/OPLL_ADC/OPLL_ADC/OPLL_ADC.runs/DMA_design_PMOD_AD1_Driver_0_0_synth_1/DMA_design_PMOD_AD1_Driver_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DMA_design_PMOD_AD1_Driver_0_0_utilization_synth.rpt -pb DMA_design_PMOD_AD1_Driver_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 776.500 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Mar 24 16:44:52 2018...
