// Generated by stratus_hls 19.10-p100  (91500.011111)
// Wed Jan 27 10:22:58 2021
// from bias_addr_gen.cpp
#ifndef CYNTH_PART_bias_addr_gen_bias_addr_gen_rtl_h
#define CYNTH_PART_bias_addr_gen_bias_addr_gen_rtl_h

#include "systemc.h"
/* Include declarations of instantiated parts. */


/* Declaration of the synthesized module. */
struct bias_addr_gen : public sc_module {
  sc_in<bool > clk;
  sc_in<bool > rstn;
  sc_in<bool > init;
  sc_in<sc_uint<16> > out_feature_width;
  sc_in<sc_uint<16> > out_feature_height;
  sc_in<sc_uint<16> > out_feature_channel;
  sc_in<sc_uint<32> > bias_read_base_addr;
  sc_in<bool > bias_en;
  sc_in<sc_uint<1> > start_rising;
  sc_in<bool > data_en;
  sc_out<sc_uint<32> > bias_addr;
  sc_out<bool > bias_addr_valid;
  bias_addr_gen( sc_module_name name );
  SC_HAS_PROCESS(bias_addr_gen);
  sc_signal<sc_uint<1> > of_enable_4d;
  sc_signal<sc_uint<1> > of_enable_3d;
  sc_signal<sc_uint<1> > of_enable_2d;
  sc_signal<sc_uint<1> > of_enable_1d;
  sc_signal<sc_uint<1> > of_enable_5d;
  sc_signal<sc_uint<1> > bias_addr_gen_Or_1Ux1U_1U_4_5_out1;
  sc_signal<sc_uint<1> > of_enable_6d;
  sc_signal<sc_uint<1> > bias_addr_gen_And_1Ux1U_1U_4_6_out1;
  sc_signal<sc_uint<1> > bias_addr_gen_EqSubi1u16u16_1_7_out1;
  sc_signal<sc_uint<16> > bias_addr_gen_MuxAdd2i1u16u16u1_4_11_out1;
  sc_signal<sc_uint<1> > bias_addr_gen_And_1Ux1U_1U_1_9_out1;
  sc_signal<sc_uint<1> > bias_addr_gen_Or_1Ux1U_1U_4_10_out1;
  sc_signal<sc_uint<16> > bias_addr_gen_Muxi0u16u1_4_12_out1;
  sc_signal<sc_uint<16> > ox_cnt;
  sc_signal<sc_uint<1> > bias_addr_gen_EqSubi1u16u16_1_13_out1;
  sc_signal<sc_uint<16> > bias_addr_gen_MuxAdd2i1u16u16u1_1_16_out1;
  sc_signal<sc_uint<1> > bias_addr_gen_And_1Ux1U_1U_1_8_out1;
  sc_signal<sc_uint<1> > bias_addr_gen_Or_1Ux1U_1U_4_15_out1;
  sc_signal<sc_uint<16> > bias_addr_gen_Muxi0u16u1_4_17_out1;
  sc_signal<sc_uint<16> > oy_cnt;
  sc_signal<sc_uint<1> > bias_addr_gen_EqSubi1u16u16_1_18_out1;
  sc_signal<sc_uint<16> > bias_addr_gen_MuxAdd2i1u16u16u1_1_21_out1;
  sc_signal<sc_uint<1> > bias_addr_gen_And_1Ux1U_1U_1_14_out1;
  sc_signal<sc_uint<1> > bias_addr_gen_Or_1Ux1U_1U_4_20_out1;
  sc_signal<sc_uint<1> > bias_addr_gen_And_1Ux1U_1U_1_19_out1;
  sc_signal<sc_uint<16> > bias_addr_gen_Muxi0u16u1_4_22_out1;
  sc_signal<sc_uint<16> > of_cnt_max;
  sc_signal<sc_uint<16> > oy_cnt_max;
  sc_signal<sc_uint<16> > ox_cnt_max;
  sc_signal<sc_uint<32> > bias_addr_gen_Add_32Ux14U_32U_1_3_out1;
  sc_signal<sc_uint<14> > bias_addr_gen_Add_32Ux14U_32U_1_3_in1;
  sc_signal<sc_uint<16> > of_cnt;
  sc_signal<sc_uint<32> > bias_addr_gen_N_Mux_32_2_12_4_4_out1;
  sc_signal<bool > bias_addr_update;
  sc_signal<sc_uint<1> > bias_addr_gen_Not_1U_1U_4_1_out1;
  sc_signal<sc_uint<1> > bias_addr_gen_And_1Ux1U_1U_4_2_out1;
  void drive_bias_addr_valid();
  void bias_addr_gen_Not_1U_1U_4_1();
  void bias_addr_gen_And_1Ux1U_1U_4_2();
  void drive_bias_addr();
  void drive_bias_addr_gen_Add_32Ux14U_32U_1_3_in1();
  void bias_addr_gen_Add_32Ux14U_32U_1_3();
  void bias_addr_gen_N_Mux_32_2_12_4_4();
  void drive_ox_cnt_max();
  void drive_oy_cnt_max();
  void drive_of_cnt_max();
  void drive_of_cnt();
  void bias_addr_gen_Or_1Ux1U_1U_4_20();
  void bias_addr_gen_MuxAdd2i1u16u16u1_1_21();
  void bias_addr_gen_Muxi0u16u1_4_22();
  void bias_addr_gen_EqSubi1u16u16_1_18();
  void bias_addr_gen_And_1Ux1U_1U_1_19();
  void drive_oy_cnt();
  void bias_addr_gen_Or_1Ux1U_1U_4_15();
  void bias_addr_gen_MuxAdd2i1u16u16u1_1_16();
  void bias_addr_gen_Muxi0u16u1_4_17();
  void bias_addr_gen_EqSubi1u16u16_1_13();
  void bias_addr_gen_And_1Ux1U_1U_1_14();
  void drive_ox_cnt();
  void bias_addr_gen_Or_1Ux1U_1U_4_10();
  void bias_addr_gen_MuxAdd2i1u16u16u1_4_11();
  void bias_addr_gen_Muxi0u16u1_4_12();
  void bias_addr_gen_EqSubi1u16u16_1_7();
  void bias_addr_gen_And_1Ux1U_1U_1_8();
  void bias_addr_gen_And_1Ux1U_1U_1_9();
  void drive_bias_addr_update();
  void bias_addr_gen_Or_1Ux1U_1U_4_5();
  void bias_addr_gen_And_1Ux1U_1U_4_6();
  void drive_of_enable_6d();
  void drive_of_enable_1d();
  void drive_of_enable_2d();
  void drive_of_enable_3d();
  void drive_of_enable_4d();
  void drive_of_enable_5d();
};

#endif
