# â° Digital Clock Design using VHDL on FPGA

![Project Banner](Images/nexys4_board.jpg)

---

## ğŸ“˜ Overview  
This project showcases the design and implementation of a **Digital Clock** using **VHDL** on the **Nexys 4 Artix-7 FPGA Board**.  
The clock displays **hours, minutes, and seconds** on 7-segment LED displays and operates in real time using a 1 Hz signal derived from a 50 MHz onboard clock.

It was **simulated in ModelSim** and **synthesized in Vivado**, following a structured VLSI design flow: RTL Design â†’ Simulation â†’ Synthesis â†’ FPGA Deployment.

---

## ğŸ¯ Objectives
- Implement a **real-time digital clock** using modular VHDL design.  
- Convert a **50 MHz clock signal** into a **1 Hz pulse** using frequency division.  
- Display time on **7-segment displays (HH:MM:SS)**.  
- Verify design through **simulation and FPGA testing**.

---

## ğŸ§  Tech Stack

| Category | Tools / Components |
|-----------|--------------------|
| **Language** | VHDL |
| **Simulation Tool** | ModelSim |
| **Synthesis Tool** | Xilinx Vivado |
| **Hardware** | Nexys 4 Artix-7 FPGA Board |
| **Display Type** | 7-Segment LED |
| **Clock Frequency** | 50 MHz (converted to 1 Hz) |

---

## âš™ï¸ System Flow

### ğŸ§© Flowchart  
![System Flowchart](Images/flowchart_digital_clock.png)  
> The design increments seconds â†’ minutes â†’ hours cyclically, resetting after 60 seconds, 60 minutes, and 24 hours.

---

## ğŸ§± Architecture Design

### ğŸ”¹ Architecture using MOD Counters  
![Architecture](Images/architecture_mod_counters.jpg)  
> The clock uses cascaded MOD-10, MOD-6, and MOD-3 counters to represent seconds, minutes, and hours respectively.

### ğŸ”¹ Functional Module Diagram  
![Functional Modules](Images/functional_module_diagram.jpg)  
> Modular components handle timekeeping, display control, button switches, and clock division.

### ğŸ”¹ Main Block Diagram  
![Block Diagram](Images/block_diagram_main.jpg)  
> The top-level design integrates switch inputs, the time module, and 7-segment display outputs.

---

## ğŸ’» Implementation

### ğŸ§© Frequency Divider (50 MHz â†’ 1 Hz)
```vhdl
if rising_edge(clk_50) then
    counter <= counter + 1;
    if counter >= x"2FAF080" then
        counter <= x"0000000";
    end if;
end if;
clk_1s <= '0' when counter < x"17D7840" else '1';
````

### ğŸ§© Time Counter (HH:MM:SS)

```vhdl
if rising_edge(clk_1s) then
    counter_second <= counter_second + 1;
    if counter_second = 59 then
        counter_second <= 0;
        counter_minute <= counter_minute + 1;
        if counter_minute = 59 then
            counter_minute <= 0;
            counter_hour <= counter_hour + 1;
            if counter_hour = 24 then
                counter_hour <= 0;
            end if;
        end if;
    end if;
end if;
```

### ğŸ§© 7-Segment Decoder

```vhdl
case Bin is
    when "0000" => Hout <= "1000000"; -- 0
    when "0001" => Hout <= "1111001"; -- 1
    when "0010" => Hout <= "0100100"; -- 2
    when "0011" => Hout <= "0110000"; -- 3
    when "0100" => Hout <= "0011001"; -- 4
    when "0101" => Hout <= "0010010"; -- 5
    when "0110" => Hout <= "0000010"; -- 6
    when "0111" => Hout <= "1111000"; -- 7
    when "1000" => Hout <= "0000000"; -- 8
    when "1001" => Hout <= "0010000"; -- 9
    when others => Hout <= "1111111"; -- blank
end case;
```

---

## ğŸ”¬ Simulation & Testing

### ğŸ§¾ Simulation Results

![Simulation Output](Images/vivado_implementation_summary.jpg)

> Simulation verified correct counter behavior and stable 1 Hz clock generation.

### ğŸ’¡ FPGA Display

![FPGA Display](Images/fpga_display.jpg)

> The 7-segment display outputs the current time (HH:MM:SS) in real time.

### ğŸ§  FPGA Real Output

![FPGA Real Output](Images/fpga_real_output.jpg)

> Live hardware output confirming accurate real-time counting.

### ğŸ§ª FPGA Testing Setup

![FPGA Testing Setup](Images/fpga_testing_setup.jpg)

> Board under testing with reset and button press verification.

---

## ğŸ“Š Results Summary

| Function       | Output                                 |
| -------------- | -------------------------------------- |
| Clock Division | 50 MHz â†’ 1 Hz successful               |
| Counting Logic | Works accurately for HH:MM:SS          |
| Display        | Proper segment illumination and timing |
| Hardware       | Verified on Nexys 4 Artix-7 FPGA       |
| Simulation     | ModelSim + Vivado test passed          |

âœ… Final design achieved **stable real-time display** with accurate rollover at 24 hours.

---

## ğŸ§® Resource Utilization

| Component  | Utilization                          |
| ---------- | ------------------------------------ |
| Flip-Flops | Minimal                              |
| LUTs       | Moderate                             |
| Power      | Low                                  |
| Board      | Nexys 4 (Artix-7) â€“ stable operation |

---

## ğŸ§  Key Learnings

* Modular VHDL coding for large-scale design.
* Understanding **clock division and timing synchronization**.
* FPGA deployment & debugging using Vivado.
* Designing real-time counters with hardware verification.

---

## ğŸš€ Future Enhancements

* Add **alarm functionality** with user-defined input.
* Extend system with **stopwatch/timer** mode.
* Implement **LCD module** for digital time display.
* Migrate design to **Verilog HDL** and higher-speed FPGAs.

---

## ğŸ“· FPGA Demonstration

### Nexys 4 Board

![Nexys Board](Images/nexys4_board.jpg)

### FPGA Working Output

![FPGA Output](Images/fpga_real_output.jpg)

---

## ğŸ‘¨â€ğŸ’» Author

**Santhosh Dulam**
ğŸ“ Coimbatore, India
ğŸ“ B.Tech â€“ Electronics & Communication Engineering
ğŸ’¼ VLSI | Embedded Systems | FPGA | Full Stack Developer
ğŸ“§ [santhosh.dulam45@gmail.com](mailto:santhosh.dulam45@gmail.com)
ğŸ”— [LinkedIn](https://linkedin.com/in/santhosh-dulam-94b8b9242)

---

## ğŸªª License

This project is open-source under the **MIT License**.

---

## ğŸ—‚ Folder Structure

```
Digital-Clock/
â”‚
â”œâ”€â”€ ğŸ“ Images/
â”‚   â”œâ”€â”€ flowchart_digital_clock.png
â”‚   â”œâ”€â”€ architecture_mod_counters.jpg
â”‚   â”œâ”€â”€ functional_module_diagram.jpg
â”‚   â”œâ”€â”€ block_diagram_main.jpg
â”‚   â”œâ”€â”€ nexys4_board.jpg
â”‚   â”œâ”€â”€ fpga_display.jpg
â”‚   â”œâ”€â”€ fpga_real_output.jpg
â”‚   â”œâ”€â”€ fpga_testing_setup.jpg
â”‚   â””â”€â”€ vivado_implementation_summary.jpg
â”‚
â”œâ”€â”€ ğŸ“ VHDL_Code/
â”‚   â”œâ”€â”€ VHDL_code_for_digital_clock.txt
â”‚   â”œâ”€â”€ Testbench_VHDL_code_for_digital_clock.txt
â”‚
â”œâ”€â”€ ğŸ“ Documentation/
â”‚   â”œâ”€â”€ Digital_Clock_Report.pdf
â”‚   â”œâ”€â”€ VLSI_Design_Lab_Final_Report.pdf
â”‚
â””â”€â”€ README.md


