INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Documents/FPGA_mini_projects/Single_Port_RAM/Single_Port_RAM.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
