$date
	Mon Oct 23 19:52:13 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tester $end
$var wire 1 ! Dout $end
$var reg 1 " Din $end
$var reg 1 # clk_A $end
$var reg 1 $ clk_B $end
$scope module DUT1 $end
$var wire 1 " Din $end
$var wire 1 # clk_A $end
$var wire 1 $ clk_B $end
$var reg 1 ! Dout $end
$var reg 1 % Dout_A $end
$var reg 1 & Dout_B $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
x%
0$
0#
0"
x!
$end
#5
1$
#7
0%
1#
#8
1"
#10
0$
#14
0#
#15
0&
1$
#20
0$
#21
1%
1#
#22
0"
#25
0!
1&
1$
#28
0#
#30
0$
#35
1!
0%
1$
1#
#36
1"
#40
0$
#42
0#
#45
0&
1$
#49
1%
1#
#50
0"
0$
#55
0!
1&
1$
#56
0#
#60
0$
#63
0%
1#
#64
1"
#65
1!
0&
1$
#70
0$
0#
#75
0!
1$
#77
1%
1#
#78
0"
#80
0$
#84
0#
#85
1&
1$
#90
0$
#91
0%
1#
#92
1"
#95
1!
0&
1$
#98
0#
#100
0$
#105
0!
1%
1$
1#
#106
0"
#110
0$
#112
0#
#115
1&
1$
#119
0%
1#
#120
1"
0$
#125
1!
0&
1$
#126
0#
#130
0$
#133
1%
1#
#134
0"
#135
0!
1&
1$
#140
0$
0#
#145
1!
1$
#147
0%
1#
#148
1"
#150
0$
#154
0#
#155
0&
1$
#160
0$
#161
1%
1#
#162
0"
#165
0!
1&
1$
#168
0#
#170
0$
#175
1!
0%
1$
1#
#176
1"
#180
0$
#182
0#
#185
0&
1$
#189
1%
1#
#190
0"
0$
#195
0!
1&
1$
#196
0#
#200
0$
#203
0%
1#
#204
1"
#205
1!
0&
1$
#210
0$
0#
#215
0!
1$
#217
1%
1#
#218
0"
#220
0$
#224
0#
#225
1&
1$
#230
0$
#231
0%
1#
#232
1"
#235
1!
0&
1$
#238
0#
#240
0$
#245
0!
1%
1$
1#
#246
0"
#250
0$
#252
0#
#255
1&
1$
#259
0%
1#
#260
1"
0$
#265
1!
0&
1$
#266
0#
#270
0$
#273
1%
1#
#274
0"
#275
0!
1&
1$
#280
0$
0#
#285
1!
1$
#287
0%
1#
#288
1"
#290
0$
#294
0#
#295
0&
1$
#300
0$
