// Seed: 915391793
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_12;
  wire id_13, id_14 = id_10;
  assign id_5 = 1 ? 1 : 1;
endmodule
module module_1 (
    output wire id_0,
    input  tri0 id_1,
    input  wire id_2,
    inout  wire id_3,
    input  wire id_4,
    output tri0 id_5
);
  wor id_7;
  supply0 id_8;
  task id_9;
    input id_10;
    integer id_11;
    input id_12;
    begin
      $display(1, 1'b0, id_7 == id_8);
    end
  endtask
  module_0(
      id_10, id_10, id_8, id_8, id_12, id_11, id_11, id_7, id_11, id_8, id_9
  );
  assign id_0  = 1;
  assign id_10 = id_7;
  wire id_13;
  wire id_14;
  wire id_15;
  assign id_3 = id_3;
endmodule
