#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Feb 28 16:28:12 2023
# Process ID: 18032
# Current directory: c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq
# Command line: vivado.exe radio_top_pynq.xpr
# Log file: c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/vivado.log
# Journal file: c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq\vivado.jou
# Running On: DESKTOP-1UDCE0K, OS: Windows, CPU Frequency: 3187 MHz, CPU Physical cores: 16, Host memory: 137149 MB
#-----------------------------------------------------------
start_gui
open_project radio_top_pynq.xpr
update_compile_order -fileset sources_1
open_bd_design {c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/Radio_Top_Pynq/Radio_Top_Pynq.bd}
set_property offset 0x40010000 [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_axi_gpio_0_Reg}]
set_property range 128 [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_axi_gpio_0_Reg}]
set_property range 128 [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_axi_gpio_1_Reg}]
set_property range 128 [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_axi_gpio_2_Reg}]
set_property range 4K [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_M_AXI_BRAM_Reg}]
set_property range 16K [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_M_AXI_BRAM_Reg}]
set_property offset 0x40010100 [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_axi_gpio_1_Reg}]
set_property offset 0x40010200 [get_bd_addr_segs {PS_Zynq_0/processing_system7_0/Data/SEG_axi_gpio_2_Reg}]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
open_bd_design {c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/PS_Zynq/PS_Zynq.bd}
reset_run synth_1
reset_run PS_Zynq_inst_0_smartconnect_0_0_synth_1
set_property offset 0x40000000 [get_bd_addr_segs {processing_system7_0/Data/SEG_M_AXI_DMA_Reg}]
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_M_AXI_DMA_Reg}]
set_property range 16K [get_bd_addr_segs {processing_system7_0/Data/SEG_M_AXI_BRAM_Reg}]
set_property offset 0x40020000 [get_bd_addr_segs {processing_system7_0/Data/SEG_M_AXI_BRAM_Reg}]
set_property offset 0x40010000 [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_gpio_0_Reg}]
set_property range 128 [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_gpio_0_Reg}]
set_property range 128 [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_gpio_1_Reg}]
set_property range 128 [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_gpio_2_Reg}]
set_property offset 0x40010100 [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_gpio_1_Reg}]
set_property offset 0x40010200 [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_gpio_2_Reg}]
save_bd_design
upgrade_bd_cells [get_bd_cells PS_Zynq_0]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/Radio_Top_Pynq_wrapper.xsa
