	component my_timer is
		port (
			clk_clk    : in  std_logic := 'X'; -- clk
			led_export : out std_logic         -- export
		);
	end component my_timer;

