$date
	Sat Jun 29 19:04:12 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_tb $end
$var wire 16 ! s [15:0] $end
$var reg 16 " a [15:0] $end
$var reg 16 # b [15:0] $end
$var reg 1 $ clk $end
$var reg 5 % f [4:0] $end
$scope module alu0 $end
$var wire 16 & a [15:0] $end
$var wire 16 ' b [15:0] $end
$var wire 5 ( f [4:0] $end
$var wire 16 ) y [15:0] $end
$var wire 16 * x [15:0] $end
$var reg 16 + s [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1001000110100 +
b1000000000000000 *
b1001001000110100 )
b0 (
b1001000110100 '
b0 &
b0 %
0$
b1001000110100 #
b0 "
b1001000110100 !
$end
#50000
1$
#100000
b101000000000 !
b101000000000 +
0$
b10 %
b10 (
b1000000100000000 )
b100000000 #
b100000000 '
b1000000000001010 *
b1010 "
b1010 &
#150000
1$
#200000
b1 !
b1 +
0$
b1000 %
b1000 (
b111111111111111 )
b1111111111111111 #
b1111111111111111 '
b1001000000010000 *
b1000000010000 "
b1000000010000 &
#250000
1$
#300000
b10010 !
b10010 +
0$
b100 %
b100 (
b1001001000110100 )
b1001000110100 #
b1001000110100 '
b1000000000001000 *
b1000 "
b1000 &
#350000
1$
#400000
b1 !
b1 +
0$
b10010 %
b10010 (
b1000000000000000 *
b0 "
b0 &
#450000
1$
#500000
b0 !
b0 +
0$
b1100 %
b1100 (
b1000000000000100 )
b100 #
b100 '
b1000000000000101 *
b101 "
b101 &
#550000
1$
#600000
0$
