

================================================================
== Vitis HLS Report for 'tagAB_Pipeline_VITIS_LOOP_283_3'
================================================================
* Date:           Wed Jun 14 16:04:43 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cemit_replaced
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.217 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  23.331 ns|  23.331 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_283_3  |        5|        5|         2|          1|          1|     5|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       33|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|        7|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        7|       87|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_3_fu_77_p2                      |         +|   0|  0|  10|           3|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln283_fu_71_p2               |      icmp|   0|  0|   8|           3|           3|
    |l_exit_fu_83_p2                   |      icmp|   0|  0|   9|           3|           4|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  33|          12|          12|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    3|          6|
    |i_fu_44                  |   9|          2|    3|          6|
    |l_aStr1_blk_n            |   9|          2|    1|          2|
    |l_bStr2_blk_n            |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_44                  |  3|   0|    3|          0|
    |l_exit_reg_116           |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  7|   0|    7|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  tagAB_Pipeline_VITIS_LOOP_283_3|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  tagAB_Pipeline_VITIS_LOOP_283_3|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  tagAB_Pipeline_VITIS_LOOP_283_3|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  tagAB_Pipeline_VITIS_LOOP_283_3|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  tagAB_Pipeline_VITIS_LOOP_283_3|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  tagAB_Pipeline_VITIS_LOOP_283_3|  return value|
|l_aStr1_din             |  out|   66|     ap_fifo|                          l_aStr1|       pointer|
|l_aStr1_num_data_valid  |   in|    2|     ap_fifo|                          l_aStr1|       pointer|
|l_aStr1_fifo_cap        |   in|    2|     ap_fifo|                          l_aStr1|       pointer|
|l_aStr1_full_n          |   in|    1|     ap_fifo|                          l_aStr1|       pointer|
|l_aStr1_write           |  out|    1|     ap_fifo|                          l_aStr1|       pointer|
|l_bStr2_din             |  out|   64|     ap_fifo|                          l_bStr2|       pointer|
|l_bStr2_num_data_valid  |   in|    2|     ap_fifo|                          l_bStr2|       pointer|
|l_bStr2_fifo_cap        |   in|    2|     ap_fifo|                          l_bStr2|       pointer|
|l_bStr2_full_n          |   in|    1|     ap_fifo|                          l_bStr2|       pointer|
|l_bStr2_write           |  out|    1|     ap_fifo|                          l_bStr2|       pointer|
+------------------------+-----+-----+------------+---------------------------------+--------------+

