--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml pong_top.twx pong_top.ncd -o pong_top.twr pong_top.pcf -ucf
Basys2.ucf

Design file:              pong_top.ncd
Physical constraint file: pong_top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.
1 logic loop found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! unit/alien_boss_alive_reg_or0000  SLICE_X23Y21.X    SLICE_X23Y21.F3  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 413300 paths analyzed, 1436 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.438ns.
--------------------------------------------------------------------------------

Paths for end point graph_unit/alien_boss_alive_reg (SLICE_X15Y19.CE), 9946 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3 (FF)
  Destination:          graph_unit/alien_boss_alive_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      17.438ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3 to graph_unit/alien_boss_alive_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.XQ      Tcko                  0.515   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_3
    SLICE_X7Y0.G1        net (fanout=41)       2.625   vga_sync_unit/v_count_reg<3>
    SLICE_X7Y0.Y         Tilo                  0.612   graph_unit/rom_addr_alien_boss<3>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X7Y0.F4        net (fanout=2)        0.305   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X7Y0.X         Tilo                  0.612   graph_unit/rom_addr_alien_boss<3>
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X0Y1.BX        net (fanout=14)       1.196   graph_unit/rom_addr_alien_boss<3>
    SLICE_X0Y1.X         Tbxx                  0.699   graph_unit/rom_data_alien_boss<6>
                                                       graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y2.F2        net (fanout=1)        0.347   graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y2.X         Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X0Y8.F4        net (fanout=3)        0.949   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X0Y8.X         Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_4
                                                       graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X2Y9.F4        net (fanout=2)        0.575   graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X2Y9.X         Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X16Y18.F3      net (fanout=13)       1.277   graph_unit/rd_alien_boss_on
    SLICE_X16Y18.X       Tilo                  0.660   N366
                                                       graph_unit/p2_damage_or00001_SW1
    SLICE_X23Y21.G2      net (fanout=1)        0.579   N366
    SLICE_X23Y21.Y       Tilo                  0.612   graph_unit/alien_boss_alive_reg_or0000
                                                       graph_unit/alien_boss_alive_reg_or000021
    SLICE_X23Y21.F4      net (fanout=1)        0.020   graph_unit/alien_boss_alive_reg_or000021/O
    SLICE_X23Y21.X       Tilo                  0.612   graph_unit/alien_boss_alive_reg_or0000
                                                       graph_unit/alien_boss_alive_reg_or000056
    SLICE_X15Y18.F2      net (fanout=9)        0.863   graph_unit/alien_boss_alive_reg_or0000
    SLICE_X15Y18.X       Tilo                  0.612   graph_unit/alien_boss_alive_reg_not0001
                                                       graph_unit/alien_boss_alive_reg_not0001
    SLICE_X15Y19.CE      net (fanout=1)        0.965   graph_unit/alien_boss_alive_reg_not0001
    SLICE_X15Y19.CLK     Tceck                 0.483   graph_unit/alien_boss_alive_reg
                                                       graph_unit/alien_boss_alive_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.438ns (7.737ns logic, 9.701ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_5 (FF)
  Destination:          graph_unit/alien_boss_alive_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      17.351ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_5 to graph_unit/alien_boss_alive_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.XQ      Tcko                  0.515   vga_sync_unit/v_count_reg<5>
                                                       vga_sync_unit/v_count_reg_5
    SLICE_X6Y1.F2        net (fanout=44)       2.775   vga_sync_unit/v_count_reg<5>
    SLICE_X6Y1.X         Tilo                  0.660   N342
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<2>11_SW0
    SLICE_X7Y0.F3        net (fanout=1)        0.020   N342
    SLICE_X7Y0.X         Tilo                  0.612   graph_unit/rom_addr_alien_boss<3>
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X0Y1.BX        net (fanout=14)       1.196   graph_unit/rom_addr_alien_boss<3>
    SLICE_X0Y1.X         Tbxx                  0.699   graph_unit/rom_data_alien_boss<6>
                                                       graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y2.F2        net (fanout=1)        0.347   graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y2.X         Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X0Y8.F4        net (fanout=3)        0.949   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X0Y8.X         Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_4
                                                       graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X2Y9.F4        net (fanout=2)        0.575   graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X2Y9.X         Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X16Y18.F3      net (fanout=13)       1.277   graph_unit/rd_alien_boss_on
    SLICE_X16Y18.X       Tilo                  0.660   N366
                                                       graph_unit/p2_damage_or00001_SW1
    SLICE_X23Y21.G2      net (fanout=1)        0.579   N366
    SLICE_X23Y21.Y       Tilo                  0.612   graph_unit/alien_boss_alive_reg_or0000
                                                       graph_unit/alien_boss_alive_reg_or000021
    SLICE_X23Y21.F4      net (fanout=1)        0.020   graph_unit/alien_boss_alive_reg_or000021/O
    SLICE_X23Y21.X       Tilo                  0.612   graph_unit/alien_boss_alive_reg_or0000
                                                       graph_unit/alien_boss_alive_reg_or000056
    SLICE_X15Y18.F2      net (fanout=9)        0.863   graph_unit/alien_boss_alive_reg_or0000
    SLICE_X15Y18.X       Tilo                  0.612   graph_unit/alien_boss_alive_reg_not0001
                                                       graph_unit/alien_boss_alive_reg_not0001
    SLICE_X15Y19.CE      net (fanout=1)        0.965   graph_unit/alien_boss_alive_reg_not0001
    SLICE_X15Y19.CLK     Tceck                 0.483   graph_unit/alien_boss_alive_reg
                                                       graph_unit/alien_boss_alive_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.351ns (7.785ns logic, 9.566ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3 (FF)
  Destination:          graph_unit/alien_boss_alive_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      17.346ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3 to graph_unit/alien_boss_alive_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.XQ      Tcko                  0.515   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_3
    SLICE_X7Y0.G1        net (fanout=41)       2.625   vga_sync_unit/v_count_reg<3>
    SLICE_X7Y0.Y         Tilo                  0.612   graph_unit/rom_addr_alien_boss<3>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X7Y0.F4        net (fanout=2)        0.305   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X7Y0.X         Tilo                  0.612   graph_unit/rom_addr_alien_boss<3>
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X0Y1.BX        net (fanout=14)       1.196   graph_unit/rom_addr_alien_boss<3>
    SLICE_X0Y1.X         Tbxx                  0.699   graph_unit/rom_data_alien_boss<6>
                                                       graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y2.F2        net (fanout=1)        0.347   graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y2.X         Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X0Y8.F4        net (fanout=3)        0.949   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X0Y8.X         Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_4
                                                       graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X2Y9.F4        net (fanout=2)        0.575   graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X2Y9.X         Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X23Y13.F2      net (fanout=13)       1.760   graph_unit/rd_alien_boss_on
    SLICE_X23Y13.X       Tilo                  0.612   graph_unit/alien_boss_alive_reg_or000044
                                                       graph_unit/alien_boss_alive_reg_or000044
    SLICE_X23Y21.F1      net (fanout=1)        0.684   graph_unit/alien_boss_alive_reg_or000044
    SLICE_X23Y21.X       Tilo                  0.612   graph_unit/alien_boss_alive_reg_or0000
                                                       graph_unit/alien_boss_alive_reg_or000056
    SLICE_X15Y18.F2      net (fanout=9)        0.863   graph_unit/alien_boss_alive_reg_or0000
    SLICE_X15Y18.X       Tilo                  0.612   graph_unit/alien_boss_alive_reg_not0001
                                                       graph_unit/alien_boss_alive_reg_not0001
    SLICE_X15Y19.CE      net (fanout=1)        0.965   graph_unit/alien_boss_alive_reg_not0001
    SLICE_X15Y19.CLK     Tceck                 0.483   graph_unit/alien_boss_alive_reg
                                                       graph_unit/alien_boss_alive_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.346ns (7.077ns logic, 10.269ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point graph_unit/alien_alive_reg (SLICE_X17Y24.CE), 9680 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3 (FF)
  Destination:          graph_unit/alien_alive_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      17.362ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3 to graph_unit/alien_alive_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.XQ      Tcko                  0.515   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_3
    SLICE_X7Y0.G1        net (fanout=41)       2.625   vga_sync_unit/v_count_reg<3>
    SLICE_X7Y0.Y         Tilo                  0.612   graph_unit/rom_addr_alien_boss<3>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X7Y0.F4        net (fanout=2)        0.305   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X7Y0.X         Tilo                  0.612   graph_unit/rom_addr_alien_boss<3>
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X0Y1.BX        net (fanout=14)       1.196   graph_unit/rom_addr_alien_boss<3>
    SLICE_X0Y1.X         Tbxx                  0.699   graph_unit/rom_data_alien_boss<6>
                                                       graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y2.F2        net (fanout=1)        0.347   graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y2.X         Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X0Y8.F4        net (fanout=3)        0.949   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X0Y8.X         Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_4
                                                       graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X2Y9.F4        net (fanout=2)        0.575   graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X2Y9.X         Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X16Y18.F3      net (fanout=13)       1.277   graph_unit/rd_alien_boss_on
    SLICE_X16Y18.X       Tilo                  0.660   N366
                                                       graph_unit/p2_damage_or00001_SW1
    SLICE_X23Y21.G2      net (fanout=1)        0.579   N366
    SLICE_X23Y21.Y       Tilo                  0.612   graph_unit/alien_boss_alive_reg_or0000
                                                       graph_unit/alien_boss_alive_reg_or000021
    SLICE_X23Y21.F4      net (fanout=1)        0.020   graph_unit/alien_boss_alive_reg_or000021/O
    SLICE_X23Y21.X       Tilo                  0.612   graph_unit/alien_boss_alive_reg_or0000
                                                       graph_unit/alien_boss_alive_reg_or000056
    SLICE_X17Y24.F3      net (fanout=9)        0.788   graph_unit/alien_boss_alive_reg_or0000
    SLICE_X17Y24.X       Tilo                  0.612   graph_unit/alien_alive_reg
                                                       graph_unit/alien_alive_reg_not00011
    SLICE_X17Y24.CE      net (fanout=1)        0.964   graph_unit/alien_alive_reg_not0001
    SLICE_X17Y24.CLK     Tceck                 0.483   graph_unit/alien_alive_reg
                                                       graph_unit/alien_alive_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.362ns (7.737ns logic, 9.625ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_5 (FF)
  Destination:          graph_unit/alien_alive_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      17.275ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_5 to graph_unit/alien_alive_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.XQ      Tcko                  0.515   vga_sync_unit/v_count_reg<5>
                                                       vga_sync_unit/v_count_reg_5
    SLICE_X6Y1.F2        net (fanout=44)       2.775   vga_sync_unit/v_count_reg<5>
    SLICE_X6Y1.X         Tilo                  0.660   N342
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<2>11_SW0
    SLICE_X7Y0.F3        net (fanout=1)        0.020   N342
    SLICE_X7Y0.X         Tilo                  0.612   graph_unit/rom_addr_alien_boss<3>
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X0Y1.BX        net (fanout=14)       1.196   graph_unit/rom_addr_alien_boss<3>
    SLICE_X0Y1.X         Tbxx                  0.699   graph_unit/rom_data_alien_boss<6>
                                                       graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y2.F2        net (fanout=1)        0.347   graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y2.X         Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X0Y8.F4        net (fanout=3)        0.949   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X0Y8.X         Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_4
                                                       graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X2Y9.F4        net (fanout=2)        0.575   graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X2Y9.X         Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X16Y18.F3      net (fanout=13)       1.277   graph_unit/rd_alien_boss_on
    SLICE_X16Y18.X       Tilo                  0.660   N366
                                                       graph_unit/p2_damage_or00001_SW1
    SLICE_X23Y21.G2      net (fanout=1)        0.579   N366
    SLICE_X23Y21.Y       Tilo                  0.612   graph_unit/alien_boss_alive_reg_or0000
                                                       graph_unit/alien_boss_alive_reg_or000021
    SLICE_X23Y21.F4      net (fanout=1)        0.020   graph_unit/alien_boss_alive_reg_or000021/O
    SLICE_X23Y21.X       Tilo                  0.612   graph_unit/alien_boss_alive_reg_or0000
                                                       graph_unit/alien_boss_alive_reg_or000056
    SLICE_X17Y24.F3      net (fanout=9)        0.788   graph_unit/alien_boss_alive_reg_or0000
    SLICE_X17Y24.X       Tilo                  0.612   graph_unit/alien_alive_reg
                                                       graph_unit/alien_alive_reg_not00011
    SLICE_X17Y24.CE      net (fanout=1)        0.964   graph_unit/alien_alive_reg_not0001
    SLICE_X17Y24.CLK     Tceck                 0.483   graph_unit/alien_alive_reg
                                                       graph_unit/alien_alive_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.275ns (7.785ns logic, 9.490ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3 (FF)
  Destination:          graph_unit/alien_alive_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      17.270ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3 to graph_unit/alien_alive_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.XQ      Tcko                  0.515   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_3
    SLICE_X7Y0.G1        net (fanout=41)       2.625   vga_sync_unit/v_count_reg<3>
    SLICE_X7Y0.Y         Tilo                  0.612   graph_unit/rom_addr_alien_boss<3>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X7Y0.F4        net (fanout=2)        0.305   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X7Y0.X         Tilo                  0.612   graph_unit/rom_addr_alien_boss<3>
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X0Y1.BX        net (fanout=14)       1.196   graph_unit/rom_addr_alien_boss<3>
    SLICE_X0Y1.X         Tbxx                  0.699   graph_unit/rom_data_alien_boss<6>
                                                       graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y2.F2        net (fanout=1)        0.347   graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y2.X         Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X0Y8.F4        net (fanout=3)        0.949   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X0Y8.X         Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_4
                                                       graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X2Y9.F4        net (fanout=2)        0.575   graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X2Y9.X         Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X23Y13.F2      net (fanout=13)       1.760   graph_unit/rd_alien_boss_on
    SLICE_X23Y13.X       Tilo                  0.612   graph_unit/alien_boss_alive_reg_or000044
                                                       graph_unit/alien_boss_alive_reg_or000044
    SLICE_X23Y21.F1      net (fanout=1)        0.684   graph_unit/alien_boss_alive_reg_or000044
    SLICE_X23Y21.X       Tilo                  0.612   graph_unit/alien_boss_alive_reg_or0000
                                                       graph_unit/alien_boss_alive_reg_or000056
    SLICE_X17Y24.F3      net (fanout=9)        0.788   graph_unit/alien_boss_alive_reg_or0000
    SLICE_X17Y24.X       Tilo                  0.612   graph_unit/alien_alive_reg
                                                       graph_unit/alien_alive_reg_not00011
    SLICE_X17Y24.CE      net (fanout=1)        0.964   graph_unit/alien_alive_reg_not0001
    SLICE_X17Y24.CLK     Tceck                 0.483   graph_unit/alien_alive_reg
                                                       graph_unit/alien_alive_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.270ns (7.077ns logic, 10.193ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point graph_unit/alien_2_alive_reg (SLICE_X22Y24.CE), 9672 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3 (FF)
  Destination:          graph_unit/alien_2_alive_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      17.193ns (Levels of Logic = 10)
  Clock Path Skew:      -0.006ns (0.033 - 0.039)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3 to graph_unit/alien_2_alive_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.XQ      Tcko                  0.515   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_3
    SLICE_X7Y0.G1        net (fanout=41)       2.625   vga_sync_unit/v_count_reg<3>
    SLICE_X7Y0.Y         Tilo                  0.612   graph_unit/rom_addr_alien_boss<3>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X7Y0.F4        net (fanout=2)        0.305   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X7Y0.X         Tilo                  0.612   graph_unit/rom_addr_alien_boss<3>
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X0Y1.BX        net (fanout=14)       1.196   graph_unit/rom_addr_alien_boss<3>
    SLICE_X0Y1.X         Tbxx                  0.699   graph_unit/rom_data_alien_boss<6>
                                                       graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y2.F2        net (fanout=1)        0.347   graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y2.X         Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X0Y8.F4        net (fanout=3)        0.949   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X0Y8.X         Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_4
                                                       graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X2Y9.F4        net (fanout=2)        0.575   graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X2Y9.X         Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X16Y18.F3      net (fanout=13)       1.277   graph_unit/rd_alien_boss_on
    SLICE_X16Y18.X       Tilo                  0.660   N366
                                                       graph_unit/p2_damage_or00001_SW1
    SLICE_X23Y21.G2      net (fanout=1)        0.579   N366
    SLICE_X23Y21.Y       Tilo                  0.612   graph_unit/alien_boss_alive_reg_or0000
                                                       graph_unit/alien_boss_alive_reg_or000021
    SLICE_X23Y21.F4      net (fanout=1)        0.020   graph_unit/alien_boss_alive_reg_or000021/O
    SLICE_X23Y21.X       Tilo                  0.612   graph_unit/alien_boss_alive_reg_or0000
                                                       graph_unit/alien_boss_alive_reg_or000056
    SLICE_X22Y24.F1      net (fanout=9)        0.595   graph_unit/alien_boss_alive_reg_or0000
    SLICE_X22Y24.X       Tilo                  0.660   graph_unit/alien_2_alive_reg
                                                       graph_unit/alien_2_alive_reg_not00011
    SLICE_X22Y24.CE      net (fanout=1)        0.940   graph_unit/alien_2_alive_reg_not0001
    SLICE_X22Y24.CLK     Tceck                 0.483   graph_unit/alien_2_alive_reg
                                                       graph_unit/alien_2_alive_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.193ns (7.785ns logic, 9.408ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_5 (FF)
  Destination:          graph_unit/alien_2_alive_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      17.106ns (Levels of Logic = 10)
  Clock Path Skew:      -0.007ns (0.033 - 0.040)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_5 to graph_unit/alien_2_alive_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.XQ      Tcko                  0.515   vga_sync_unit/v_count_reg<5>
                                                       vga_sync_unit/v_count_reg_5
    SLICE_X6Y1.F2        net (fanout=44)       2.775   vga_sync_unit/v_count_reg<5>
    SLICE_X6Y1.X         Tilo                  0.660   N342
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<2>11_SW0
    SLICE_X7Y0.F3        net (fanout=1)        0.020   N342
    SLICE_X7Y0.X         Tilo                  0.612   graph_unit/rom_addr_alien_boss<3>
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X0Y1.BX        net (fanout=14)       1.196   graph_unit/rom_addr_alien_boss<3>
    SLICE_X0Y1.X         Tbxx                  0.699   graph_unit/rom_data_alien_boss<6>
                                                       graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y2.F2        net (fanout=1)        0.347   graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y2.X         Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X0Y8.F4        net (fanout=3)        0.949   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X0Y8.X         Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_4
                                                       graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X2Y9.F4        net (fanout=2)        0.575   graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X2Y9.X         Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X16Y18.F3      net (fanout=13)       1.277   graph_unit/rd_alien_boss_on
    SLICE_X16Y18.X       Tilo                  0.660   N366
                                                       graph_unit/p2_damage_or00001_SW1
    SLICE_X23Y21.G2      net (fanout=1)        0.579   N366
    SLICE_X23Y21.Y       Tilo                  0.612   graph_unit/alien_boss_alive_reg_or0000
                                                       graph_unit/alien_boss_alive_reg_or000021
    SLICE_X23Y21.F4      net (fanout=1)        0.020   graph_unit/alien_boss_alive_reg_or000021/O
    SLICE_X23Y21.X       Tilo                  0.612   graph_unit/alien_boss_alive_reg_or0000
                                                       graph_unit/alien_boss_alive_reg_or000056
    SLICE_X22Y24.F1      net (fanout=9)        0.595   graph_unit/alien_boss_alive_reg_or0000
    SLICE_X22Y24.X       Tilo                  0.660   graph_unit/alien_2_alive_reg
                                                       graph_unit/alien_2_alive_reg_not00011
    SLICE_X22Y24.CE      net (fanout=1)        0.940   graph_unit/alien_2_alive_reg_not0001
    SLICE_X22Y24.CLK     Tceck                 0.483   graph_unit/alien_2_alive_reg
                                                       graph_unit/alien_2_alive_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.106ns (7.833ns logic, 9.273ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3 (FF)
  Destination:          graph_unit/alien_2_alive_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      17.101ns (Levels of Logic = 9)
  Clock Path Skew:      -0.006ns (0.033 - 0.039)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3 to graph_unit/alien_2_alive_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.XQ      Tcko                  0.515   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_3
    SLICE_X7Y0.G1        net (fanout=41)       2.625   vga_sync_unit/v_count_reg<3>
    SLICE_X7Y0.Y         Tilo                  0.612   graph_unit/rom_addr_alien_boss<3>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X7Y0.F4        net (fanout=2)        0.305   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X7Y0.X         Tilo                  0.612   graph_unit/rom_addr_alien_boss<3>
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X0Y1.BX        net (fanout=14)       1.196   graph_unit/rom_addr_alien_boss<3>
    SLICE_X0Y1.X         Tbxx                  0.699   graph_unit/rom_data_alien_boss<6>
                                                       graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y2.F2        net (fanout=1)        0.347   graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y2.X         Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X0Y8.F4        net (fanout=3)        0.949   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X0Y8.X         Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_4
                                                       graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X2Y9.F4        net (fanout=2)        0.575   graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X2Y9.X         Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X23Y13.F2      net (fanout=13)       1.760   graph_unit/rd_alien_boss_on
    SLICE_X23Y13.X       Tilo                  0.612   graph_unit/alien_boss_alive_reg_or000044
                                                       graph_unit/alien_boss_alive_reg_or000044
    SLICE_X23Y21.F1      net (fanout=1)        0.684   graph_unit/alien_boss_alive_reg_or000044
    SLICE_X23Y21.X       Tilo                  0.612   graph_unit/alien_boss_alive_reg_or0000
                                                       graph_unit/alien_boss_alive_reg_or000056
    SLICE_X22Y24.F1      net (fanout=9)        0.595   graph_unit/alien_boss_alive_reg_or0000
    SLICE_X22Y24.X       Tilo                  0.660   graph_unit/alien_2_alive_reg
                                                       graph_unit/alien_2_alive_reg_not00011
    SLICE_X22Y24.CE      net (fanout=1)        0.940   graph_unit/alien_2_alive_reg_not0001
    SLICE_X22Y24.CLK     Tceck                 0.483   graph_unit/alien_2_alive_reg
                                                       graph_unit/alien_2_alive_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.101ns (7.125ns logic, 9.976ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_3 (SLICE_X13Y33.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.809ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_3 (FF)
  Destination:          keyboard_unit/ps2_code_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_3 to keyboard_unit/ps2_code_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.XQ      Tcko                  0.412   keyboard_unit/ps2_code_next<3>
                                                       keyboard_unit/ps2_code_next_3
    SLICE_X13Y33.BX      net (fanout=1)        0.317   keyboard_unit/ps2_code_next<3>
    SLICE_X13Y33.CLK     Tckdi       (-Th)    -0.080   keyboard_unit/ps2_code_reg<3>
                                                       keyboard_unit/ps2_code_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.492ns logic, 0.317ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_7 (SLICE_X12Y31.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.844ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_7 (FF)
  Destination:          keyboard_unit/ps2_code_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_7 to keyboard_unit/ps2_code_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.XQ      Tcko                  0.411   keyboard_unit/ps2_code_next<7>
                                                       keyboard_unit/ps2_code_next_7
    SLICE_X12Y31.BX      net (fanout=1)        0.317   keyboard_unit/ps2_code_next<7>
    SLICE_X12Y31.CLK     Tckdi       (-Th)    -0.116   keyboard_unit/ps2_code_reg<7>
                                                       keyboard_unit/ps2_code_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.527ns logic, 0.317ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_4 (SLICE_X15Y32.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.853ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_4 (FF)
  Destination:          keyboard_unit/ps2_code_reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.855ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.025 - 0.023)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_4 to keyboard_unit/ps2_code_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.YQ      Tcko                  0.409   keyboard_unit/ps2_code_next<5>
                                                       keyboard_unit/ps2_code_next_4
    SLICE_X15Y32.BY      net (fanout=1)        0.329   keyboard_unit/ps2_code_next<4>
    SLICE_X15Y32.CLK     Tckdi       (-Th)    -0.117   keyboard_unit/ps2_code_reg<5>
                                                       keyboard_unit/ps2_code_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.855ns (0.526ns logic, 0.329ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/shoot_counter_reg<3>/SR
  Logical resource: graph_unit/shoot_counter_reg_3/SR
  Location pin: SLICE_X28Y17.SR
  Clock network: graph_unit/alien_boss_lives_reg_or0000
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/shoot_counter_reg<3>/SR
  Logical resource: graph_unit/shoot_counter_reg_3/SR
  Location pin: SLICE_X28Y17.SR
  Clock network: graph_unit/alien_boss_lives_reg_or0000
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/shoot_counter_reg<6>/SR
  Logical resource: graph_unit/shoot_counter_reg_6/SR
  Location pin: SLICE_X21Y18.SR
  Clock network: graph_unit/alien_boss_lives_reg_or0000
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   17.438|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 413300 paths, 0 nets, and 5788 connections

Design statistics:
   Minimum period:  17.438ns{1}   (Maximum frequency:  57.346MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 24 13:55:20 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 358 MB



