Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version N-2017.12-SP2-1_Full64; Runtime version N-2017.12-SP2-1_Full64;  Apr 20 14:53 2019
VCD+ Writer N-2017.12-SP2-1_Full64 Copyright (c) 1991-2017 by Synopsys Inc.
@@
@@
@@                     0  Asserting System reset......
@@
@@                     0 : System STILL at reset, can't show anything
@@
@@
@@                   100 : System STILL at reset, can't show anything
@@
@@
@@                   200 : System STILL at reset, can't show anything
@@
@@
@@                   300 : System STILL at reset, can't show anything
@@
@@                   360  Deasserting System reset......
@@
@@
@@@ Unified Memory contents hex on left, decimal on right: 
@@@
@@@ mem[    0] = 205f0005203f000e : 2332583154017042446
@@@ mem[    8] = 21df0100207f0001 : 2440670623114919937
@@@ mem[   16] = 4043052220df0100 : 4630550486005514496
@@@ mem[   24] = 41c6040e215f0064 : 4739480116589953124
@@@ mem[   32] = 41e6041041c6040f : 4748487324978250767
@@@ mem[   40] = 21d1000042060411 : 2436728874491839505
@@@ mem[   48] = 40410405f45ffff8 : 4629986315534860280
@@@ mem[   56] = 0000000000000555 : 1365
@@@
@@@
@@                 23820 : System halted
@@
@@@ System halted on HALT instruction
@@@
@@
@@  235 cycles / 46 instrs = 5.108696 CPI
@@
@@  7020.00 ns total time to execute
@@

$finish called from file "testbench/testbench.v", line 257.
$finish at simulation time                24820
           V C S   S i m u l a t i o n   R e p o r t 
Time: 2482000 ps
CPU Time:      0.290 seconds;       Data structure size:   0.2Mb
Sat Apr 20 14:53:36 2019
