$date
	Sun Jan 22 15:39:49 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module myFIFO_tb $end
$var wire 4 ! data_out [3:0] $end
$var reg 1 " clock $end
$var reg 4 # data_in [3:0] $end
$var reg 1 $ reset $end
$scope module fifo $end
$var wire 1 % clk $end
$var wire 4 & data_in [3:0] $end
$var wire 1 ' rst $end
$var reg 4 ( data_out [3:0] $end
$var reg 4 ) first [3:0] $end
$var reg 4 * second [3:0] $end
$var reg 4 + third [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
bx *
bx )
bx (
0'
b0 &
0%
0$
b0 #
0"
bx !
$end
#1
b0 )
1"
1%
#2
0"
0%
#3
b0 *
1"
1%
#4
0"
0%
#5
b0 (
b0 !
b0 +
1$
1'
1"
1%
#6
0"
0%
#7
1"
1%
#8
0"
0%
#9
1"
1%
#10
0"
0%
#11
1"
1%
#12
0$
0'
0"
0%
#13
1"
1%
#14
0"
0%
#15
1"
1%
#16
0"
0%
#17
1"
1%
#18
0"
0%
#19
1"
1%
#20
b1011 #
b1011 &
0"
0%
#21
b1011 )
1"
1%
#22
0"
0%
#23
b1011 *
1"
1%
#24
0"
0%
#25
b1011 +
1"
1%
#26
0"
0%
#27
b1011 (
b1011 !
1"
1%
#28
0"
0%
#29
1"
1%
#30
b1010 #
b1010 &
0"
0%
#31
b1010 )
1"
1%
#32
0"
0%
#33
b1010 *
1"
1%
#34
0"
0%
#35
b1010 +
1"
1%
#36
0"
0%
#37
b1010 (
b1010 !
1"
1%
#38
0"
0%
#39
1"
1%
#40
0"
0%
#41
1"
1%
#42
b1000 #
b1000 &
0"
0%
#43
b1000 )
1"
1%
#44
0"
0%
#45
b1000 *
1"
1%
#46
0"
0%
#47
b1000 +
1"
1%
#48
0"
0%
#49
b1000 (
b1000 !
1"
1%
#50
0"
0%
#51
1"
1%
#52
0"
0%
#53
1"
1%
#54
0"
0%
#55
1"
1%
#56
0"
0%
#57
1"
1%
