
MPU6050_DMP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ecac  080001e8  080001e8  000011e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000017b0  0800ee98  0800ee98  0000fe98  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010648  08010648  00012254  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08010648  08010648  00011648  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010650  08010650  00012254  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010650  08010650  00011650  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08010654  08010654  00011654  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000254  20000000  08010658  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003b8  20000254  080108ac  00012254  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000060c  080108ac  0001260c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00012254  2**0
                  CONTENTS, READONLY
 12 .debug_info   000119b4  00000000  00000000  0001227d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000030ec  00000000  00000000  00023c31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001218  00000000  00000000  00026d20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e21  00000000  00000000  00027f38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001fae8  00000000  00000000  00028d59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000182c0  00000000  00000000  00048841  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a40f7  00000000  00000000  00060b01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00104bf8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006318  00000000  00000000  00104c3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  0010af54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	@ (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	@ (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000254 	.word	0x20000254
 8000204:	00000000 	.word	0x00000000
 8000208:	0800ee7c 	.word	0x0800ee7c

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	@ (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	@ (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	@ (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	20000258 	.word	0x20000258
 8000224:	0800ee7c 	.word	0x0800ee7c

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	@ 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_d2uiz>:
 8000b60:	004a      	lsls	r2, r1, #1
 8000b62:	d211      	bcs.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b68:	d211      	bcs.n	8000b8e <__aeabi_d2uiz+0x2e>
 8000b6a:	d50d      	bpl.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d40e      	bmi.n	8000b94 <__aeabi_d2uiz+0x34>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	fa23 f002 	lsr.w	r0, r3, r2
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d102      	bne.n	8000b9a <__aeabi_d2uiz+0x3a>
 8000b94:	f04f 30ff 	mov.w	r0, #4294967295
 8000b98:	4770      	bx	lr
 8000b9a:	f04f 0000 	mov.w	r0, #0
 8000b9e:	4770      	bx	lr

08000ba0 <__aeabi_d2f>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ba8:	bf24      	itt	cs
 8000baa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bb2:	d90d      	bls.n	8000bd0 <__aeabi_d2f+0x30>
 8000bb4:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bb8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bbc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bc4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc8:	bf08      	it	eq
 8000bca:	f020 0001 	biceq.w	r0, r0, #1
 8000bce:	4770      	bx	lr
 8000bd0:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bd4:	d121      	bne.n	8000c1a <__aeabi_d2f+0x7a>
 8000bd6:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bda:	bfbc      	itt	lt
 8000bdc:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be0:	4770      	bxlt	lr
 8000be2:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000be6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bea:	f1c2 0218 	rsb	r2, r2, #24
 8000bee:	f1c2 0c20 	rsb	ip, r2, #32
 8000bf2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bf6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bfa:	bf18      	it	ne
 8000bfc:	f040 0001 	orrne.w	r0, r0, #1
 8000c00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c0c:	ea40 000c 	orr.w	r0, r0, ip
 8000c10:	fa23 f302 	lsr.w	r3, r3, r2
 8000c14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c18:	e7cc      	b.n	8000bb4 <__aeabi_d2f+0x14>
 8000c1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c1e:	d107      	bne.n	8000c30 <__aeabi_d2f+0x90>
 8000c20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c24:	bf1e      	ittt	ne
 8000c26:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c2a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c2e:	4770      	bxne	lr
 8000c30:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c34:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c38:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop

08000c40 <__aeabi_frsub>:
 8000c40:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000c44:	e002      	b.n	8000c4c <__addsf3>
 8000c46:	bf00      	nop

08000c48 <__aeabi_fsub>:
 8000c48:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000c4c <__addsf3>:
 8000c4c:	0042      	lsls	r2, r0, #1
 8000c4e:	bf1f      	itttt	ne
 8000c50:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c54:	ea92 0f03 	teqne	r2, r3
 8000c58:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c5c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c60:	d06a      	beq.n	8000d38 <__addsf3+0xec>
 8000c62:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c66:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c6a:	bfc1      	itttt	gt
 8000c6c:	18d2      	addgt	r2, r2, r3
 8000c6e:	4041      	eorgt	r1, r0
 8000c70:	4048      	eorgt	r0, r1
 8000c72:	4041      	eorgt	r1, r0
 8000c74:	bfb8      	it	lt
 8000c76:	425b      	neglt	r3, r3
 8000c78:	2b19      	cmp	r3, #25
 8000c7a:	bf88      	it	hi
 8000c7c:	4770      	bxhi	lr
 8000c7e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c82:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c86:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000c8a:	bf18      	it	ne
 8000c8c:	4240      	negne	r0, r0
 8000c8e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c92:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000c96:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000c9a:	bf18      	it	ne
 8000c9c:	4249      	negne	r1, r1
 8000c9e:	ea92 0f03 	teq	r2, r3
 8000ca2:	d03f      	beq.n	8000d24 <__addsf3+0xd8>
 8000ca4:	f1a2 0201 	sub.w	r2, r2, #1
 8000ca8:	fa41 fc03 	asr.w	ip, r1, r3
 8000cac:	eb10 000c 	adds.w	r0, r0, ip
 8000cb0:	f1c3 0320 	rsb	r3, r3, #32
 8000cb4:	fa01 f103 	lsl.w	r1, r1, r3
 8000cb8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000cbc:	d502      	bpl.n	8000cc4 <__addsf3+0x78>
 8000cbe:	4249      	negs	r1, r1
 8000cc0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000cc4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000cc8:	d313      	bcc.n	8000cf2 <__addsf3+0xa6>
 8000cca:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000cce:	d306      	bcc.n	8000cde <__addsf3+0x92>
 8000cd0:	0840      	lsrs	r0, r0, #1
 8000cd2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cd6:	f102 0201 	add.w	r2, r2, #1
 8000cda:	2afe      	cmp	r2, #254	@ 0xfe
 8000cdc:	d251      	bcs.n	8000d82 <__addsf3+0x136>
 8000cde:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000ce2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ce6:	bf08      	it	eq
 8000ce8:	f020 0001 	biceq.w	r0, r0, #1
 8000cec:	ea40 0003 	orr.w	r0, r0, r3
 8000cf0:	4770      	bx	lr
 8000cf2:	0049      	lsls	r1, r1, #1
 8000cf4:	eb40 0000 	adc.w	r0, r0, r0
 8000cf8:	3a01      	subs	r2, #1
 8000cfa:	bf28      	it	cs
 8000cfc:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000d00:	d2ed      	bcs.n	8000cde <__addsf3+0x92>
 8000d02:	fab0 fc80 	clz	ip, r0
 8000d06:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d0a:	ebb2 020c 	subs.w	r2, r2, ip
 8000d0e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d12:	bfaa      	itet	ge
 8000d14:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d18:	4252      	neglt	r2, r2
 8000d1a:	4318      	orrge	r0, r3
 8000d1c:	bfbc      	itt	lt
 8000d1e:	40d0      	lsrlt	r0, r2
 8000d20:	4318      	orrlt	r0, r3
 8000d22:	4770      	bx	lr
 8000d24:	f092 0f00 	teq	r2, #0
 8000d28:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000d2c:	bf06      	itte	eq
 8000d2e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000d32:	3201      	addeq	r2, #1
 8000d34:	3b01      	subne	r3, #1
 8000d36:	e7b5      	b.n	8000ca4 <__addsf3+0x58>
 8000d38:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d3c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d40:	bf18      	it	ne
 8000d42:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d46:	d021      	beq.n	8000d8c <__addsf3+0x140>
 8000d48:	ea92 0f03 	teq	r2, r3
 8000d4c:	d004      	beq.n	8000d58 <__addsf3+0x10c>
 8000d4e:	f092 0f00 	teq	r2, #0
 8000d52:	bf08      	it	eq
 8000d54:	4608      	moveq	r0, r1
 8000d56:	4770      	bx	lr
 8000d58:	ea90 0f01 	teq	r0, r1
 8000d5c:	bf1c      	itt	ne
 8000d5e:	2000      	movne	r0, #0
 8000d60:	4770      	bxne	lr
 8000d62:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000d66:	d104      	bne.n	8000d72 <__addsf3+0x126>
 8000d68:	0040      	lsls	r0, r0, #1
 8000d6a:	bf28      	it	cs
 8000d6c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000d70:	4770      	bx	lr
 8000d72:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000d76:	bf3c      	itt	cc
 8000d78:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000d7c:	4770      	bxcc	lr
 8000d7e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d82:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000d86:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d8a:	4770      	bx	lr
 8000d8c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d90:	bf16      	itet	ne
 8000d92:	4608      	movne	r0, r1
 8000d94:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d98:	4601      	movne	r1, r0
 8000d9a:	0242      	lsls	r2, r0, #9
 8000d9c:	bf06      	itte	eq
 8000d9e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000da2:	ea90 0f01 	teqeq	r0, r1
 8000da6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000daa:	4770      	bx	lr

08000dac <__aeabi_ui2f>:
 8000dac:	f04f 0300 	mov.w	r3, #0
 8000db0:	e004      	b.n	8000dbc <__aeabi_i2f+0x8>
 8000db2:	bf00      	nop

08000db4 <__aeabi_i2f>:
 8000db4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000db8:	bf48      	it	mi
 8000dba:	4240      	negmi	r0, r0
 8000dbc:	ea5f 0c00 	movs.w	ip, r0
 8000dc0:	bf08      	it	eq
 8000dc2:	4770      	bxeq	lr
 8000dc4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000dc8:	4601      	mov	r1, r0
 8000dca:	f04f 0000 	mov.w	r0, #0
 8000dce:	e01c      	b.n	8000e0a <__aeabi_l2f+0x2a>

08000dd0 <__aeabi_ul2f>:
 8000dd0:	ea50 0201 	orrs.w	r2, r0, r1
 8000dd4:	bf08      	it	eq
 8000dd6:	4770      	bxeq	lr
 8000dd8:	f04f 0300 	mov.w	r3, #0
 8000ddc:	e00a      	b.n	8000df4 <__aeabi_l2f+0x14>
 8000dde:	bf00      	nop

08000de0 <__aeabi_l2f>:
 8000de0:	ea50 0201 	orrs.w	r2, r0, r1
 8000de4:	bf08      	it	eq
 8000de6:	4770      	bxeq	lr
 8000de8:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000dec:	d502      	bpl.n	8000df4 <__aeabi_l2f+0x14>
 8000dee:	4240      	negs	r0, r0
 8000df0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000df4:	ea5f 0c01 	movs.w	ip, r1
 8000df8:	bf02      	ittt	eq
 8000dfa:	4684      	moveq	ip, r0
 8000dfc:	4601      	moveq	r1, r0
 8000dfe:	2000      	moveq	r0, #0
 8000e00:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000e04:	bf08      	it	eq
 8000e06:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000e0a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000e0e:	fabc f28c 	clz	r2, ip
 8000e12:	3a08      	subs	r2, #8
 8000e14:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e18:	db10      	blt.n	8000e3c <__aeabi_l2f+0x5c>
 8000e1a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e1e:	4463      	add	r3, ip
 8000e20:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e24:	f1c2 0220 	rsb	r2, r2, #32
 8000e28:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000e2c:	fa20 f202 	lsr.w	r2, r0, r2
 8000e30:	eb43 0002 	adc.w	r0, r3, r2
 8000e34:	bf08      	it	eq
 8000e36:	f020 0001 	biceq.w	r0, r0, #1
 8000e3a:	4770      	bx	lr
 8000e3c:	f102 0220 	add.w	r2, r2, #32
 8000e40:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e44:	f1c2 0220 	rsb	r2, r2, #32
 8000e48:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e4c:	fa21 f202 	lsr.w	r2, r1, r2
 8000e50:	eb43 0002 	adc.w	r0, r3, r2
 8000e54:	bf08      	it	eq
 8000e56:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e5a:	4770      	bx	lr

08000e5c <__aeabi_fmul>:
 8000e5c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e60:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e64:	bf1e      	ittt	ne
 8000e66:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e6a:	ea92 0f0c 	teqne	r2, ip
 8000e6e:	ea93 0f0c 	teqne	r3, ip
 8000e72:	d06f      	beq.n	8000f54 <__aeabi_fmul+0xf8>
 8000e74:	441a      	add	r2, r3
 8000e76:	ea80 0c01 	eor.w	ip, r0, r1
 8000e7a:	0240      	lsls	r0, r0, #9
 8000e7c:	bf18      	it	ne
 8000e7e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e82:	d01e      	beq.n	8000ec2 <__aeabi_fmul+0x66>
 8000e84:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000e88:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e8c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e90:	fba0 3101 	umull	r3, r1, r0, r1
 8000e94:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e98:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000e9c:	bf3e      	ittt	cc
 8000e9e:	0049      	lslcc	r1, r1, #1
 8000ea0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000ea4:	005b      	lslcc	r3, r3, #1
 8000ea6:	ea40 0001 	orr.w	r0, r0, r1
 8000eaa:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000eae:	2afd      	cmp	r2, #253	@ 0xfd
 8000eb0:	d81d      	bhi.n	8000eee <__aeabi_fmul+0x92>
 8000eb2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000eb6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000eba:	bf08      	it	eq
 8000ebc:	f020 0001 	biceq.w	r0, r0, #1
 8000ec0:	4770      	bx	lr
 8000ec2:	f090 0f00 	teq	r0, #0
 8000ec6:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000eca:	bf08      	it	eq
 8000ecc:	0249      	lsleq	r1, r1, #9
 8000ece:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ed2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000ed6:	3a7f      	subs	r2, #127	@ 0x7f
 8000ed8:	bfc2      	ittt	gt
 8000eda:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000ede:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ee2:	4770      	bxgt	lr
 8000ee4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee8:	f04f 0300 	mov.w	r3, #0
 8000eec:	3a01      	subs	r2, #1
 8000eee:	dc5d      	bgt.n	8000fac <__aeabi_fmul+0x150>
 8000ef0:	f112 0f19 	cmn.w	r2, #25
 8000ef4:	bfdc      	itt	le
 8000ef6:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000efa:	4770      	bxle	lr
 8000efc:	f1c2 0200 	rsb	r2, r2, #0
 8000f00:	0041      	lsls	r1, r0, #1
 8000f02:	fa21 f102 	lsr.w	r1, r1, r2
 8000f06:	f1c2 0220 	rsb	r2, r2, #32
 8000f0a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f0e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000f12:	f140 0000 	adc.w	r0, r0, #0
 8000f16:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000f1a:	bf08      	it	eq
 8000f1c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f20:	4770      	bx	lr
 8000f22:	f092 0f00 	teq	r2, #0
 8000f26:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f2a:	bf02      	ittt	eq
 8000f2c:	0040      	lsleq	r0, r0, #1
 8000f2e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f32:	3a01      	subeq	r2, #1
 8000f34:	d0f9      	beq.n	8000f2a <__aeabi_fmul+0xce>
 8000f36:	ea40 000c 	orr.w	r0, r0, ip
 8000f3a:	f093 0f00 	teq	r3, #0
 8000f3e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f42:	bf02      	ittt	eq
 8000f44:	0049      	lsleq	r1, r1, #1
 8000f46:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f4a:	3b01      	subeq	r3, #1
 8000f4c:	d0f9      	beq.n	8000f42 <__aeabi_fmul+0xe6>
 8000f4e:	ea41 010c 	orr.w	r1, r1, ip
 8000f52:	e78f      	b.n	8000e74 <__aeabi_fmul+0x18>
 8000f54:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f58:	ea92 0f0c 	teq	r2, ip
 8000f5c:	bf18      	it	ne
 8000f5e:	ea93 0f0c 	teqne	r3, ip
 8000f62:	d00a      	beq.n	8000f7a <__aeabi_fmul+0x11e>
 8000f64:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f68:	bf18      	it	ne
 8000f6a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f6e:	d1d8      	bne.n	8000f22 <__aeabi_fmul+0xc6>
 8000f70:	ea80 0001 	eor.w	r0, r0, r1
 8000f74:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000f78:	4770      	bx	lr
 8000f7a:	f090 0f00 	teq	r0, #0
 8000f7e:	bf17      	itett	ne
 8000f80:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000f84:	4608      	moveq	r0, r1
 8000f86:	f091 0f00 	teqne	r1, #0
 8000f8a:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000f8e:	d014      	beq.n	8000fba <__aeabi_fmul+0x15e>
 8000f90:	ea92 0f0c 	teq	r2, ip
 8000f94:	d101      	bne.n	8000f9a <__aeabi_fmul+0x13e>
 8000f96:	0242      	lsls	r2, r0, #9
 8000f98:	d10f      	bne.n	8000fba <__aeabi_fmul+0x15e>
 8000f9a:	ea93 0f0c 	teq	r3, ip
 8000f9e:	d103      	bne.n	8000fa8 <__aeabi_fmul+0x14c>
 8000fa0:	024b      	lsls	r3, r1, #9
 8000fa2:	bf18      	it	ne
 8000fa4:	4608      	movne	r0, r1
 8000fa6:	d108      	bne.n	8000fba <__aeabi_fmul+0x15e>
 8000fa8:	ea80 0001 	eor.w	r0, r0, r1
 8000fac:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000fb0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000fb4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000fb8:	4770      	bx	lr
 8000fba:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000fbe:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000fc2:	4770      	bx	lr

08000fc4 <__aeabi_fdiv>:
 8000fc4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000fc8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000fcc:	bf1e      	ittt	ne
 8000fce:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000fd2:	ea92 0f0c 	teqne	r2, ip
 8000fd6:	ea93 0f0c 	teqne	r3, ip
 8000fda:	d069      	beq.n	80010b0 <__aeabi_fdiv+0xec>
 8000fdc:	eba2 0203 	sub.w	r2, r2, r3
 8000fe0:	ea80 0c01 	eor.w	ip, r0, r1
 8000fe4:	0249      	lsls	r1, r1, #9
 8000fe6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000fea:	d037      	beq.n	800105c <__aeabi_fdiv+0x98>
 8000fec:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ff0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ff4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ff8:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ffc:	428b      	cmp	r3, r1
 8000ffe:	bf38      	it	cc
 8001000:	005b      	lslcc	r3, r3, #1
 8001002:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8001006:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 800100a:	428b      	cmp	r3, r1
 800100c:	bf24      	itt	cs
 800100e:	1a5b      	subcs	r3, r3, r1
 8001010:	ea40 000c 	orrcs.w	r0, r0, ip
 8001014:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8001018:	bf24      	itt	cs
 800101a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800101e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8001022:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8001026:	bf24      	itt	cs
 8001028:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800102c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001030:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8001034:	bf24      	itt	cs
 8001036:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800103a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800103e:	011b      	lsls	r3, r3, #4
 8001040:	bf18      	it	ne
 8001042:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8001046:	d1e0      	bne.n	800100a <__aeabi_fdiv+0x46>
 8001048:	2afd      	cmp	r2, #253	@ 0xfd
 800104a:	f63f af50 	bhi.w	8000eee <__aeabi_fmul+0x92>
 800104e:	428b      	cmp	r3, r1
 8001050:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8001054:	bf08      	it	eq
 8001056:	f020 0001 	biceq.w	r0, r0, #1
 800105a:	4770      	bx	lr
 800105c:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8001060:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8001064:	327f      	adds	r2, #127	@ 0x7f
 8001066:	bfc2      	ittt	gt
 8001068:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 800106c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001070:	4770      	bxgt	lr
 8001072:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8001076:	f04f 0300 	mov.w	r3, #0
 800107a:	3a01      	subs	r2, #1
 800107c:	e737      	b.n	8000eee <__aeabi_fmul+0x92>
 800107e:	f092 0f00 	teq	r2, #0
 8001082:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8001086:	bf02      	ittt	eq
 8001088:	0040      	lsleq	r0, r0, #1
 800108a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800108e:	3a01      	subeq	r2, #1
 8001090:	d0f9      	beq.n	8001086 <__aeabi_fdiv+0xc2>
 8001092:	ea40 000c 	orr.w	r0, r0, ip
 8001096:	f093 0f00 	teq	r3, #0
 800109a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800109e:	bf02      	ittt	eq
 80010a0:	0049      	lsleq	r1, r1, #1
 80010a2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80010a6:	3b01      	subeq	r3, #1
 80010a8:	d0f9      	beq.n	800109e <__aeabi_fdiv+0xda>
 80010aa:	ea41 010c 	orr.w	r1, r1, ip
 80010ae:	e795      	b.n	8000fdc <__aeabi_fdiv+0x18>
 80010b0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80010b4:	ea92 0f0c 	teq	r2, ip
 80010b8:	d108      	bne.n	80010cc <__aeabi_fdiv+0x108>
 80010ba:	0242      	lsls	r2, r0, #9
 80010bc:	f47f af7d 	bne.w	8000fba <__aeabi_fmul+0x15e>
 80010c0:	ea93 0f0c 	teq	r3, ip
 80010c4:	f47f af70 	bne.w	8000fa8 <__aeabi_fmul+0x14c>
 80010c8:	4608      	mov	r0, r1
 80010ca:	e776      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010cc:	ea93 0f0c 	teq	r3, ip
 80010d0:	d104      	bne.n	80010dc <__aeabi_fdiv+0x118>
 80010d2:	024b      	lsls	r3, r1, #9
 80010d4:	f43f af4c 	beq.w	8000f70 <__aeabi_fmul+0x114>
 80010d8:	4608      	mov	r0, r1
 80010da:	e76e      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010dc:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80010e0:	bf18      	it	ne
 80010e2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80010e6:	d1ca      	bne.n	800107e <__aeabi_fdiv+0xba>
 80010e8:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80010ec:	f47f af5c 	bne.w	8000fa8 <__aeabi_fmul+0x14c>
 80010f0:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 80010f4:	f47f af3c 	bne.w	8000f70 <__aeabi_fmul+0x114>
 80010f8:	e75f      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010fa:	bf00      	nop

080010fc <__gesf2>:
 80010fc:	f04f 3cff 	mov.w	ip, #4294967295
 8001100:	e006      	b.n	8001110 <__cmpsf2+0x4>
 8001102:	bf00      	nop

08001104 <__lesf2>:
 8001104:	f04f 0c01 	mov.w	ip, #1
 8001108:	e002      	b.n	8001110 <__cmpsf2+0x4>
 800110a:	bf00      	nop

0800110c <__cmpsf2>:
 800110c:	f04f 0c01 	mov.w	ip, #1
 8001110:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001114:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001118:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800111c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001120:	bf18      	it	ne
 8001122:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001126:	d011      	beq.n	800114c <__cmpsf2+0x40>
 8001128:	b001      	add	sp, #4
 800112a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800112e:	bf18      	it	ne
 8001130:	ea90 0f01 	teqne	r0, r1
 8001134:	bf58      	it	pl
 8001136:	ebb2 0003 	subspl.w	r0, r2, r3
 800113a:	bf88      	it	hi
 800113c:	17c8      	asrhi	r0, r1, #31
 800113e:	bf38      	it	cc
 8001140:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001144:	bf18      	it	ne
 8001146:	f040 0001 	orrne.w	r0, r0, #1
 800114a:	4770      	bx	lr
 800114c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001150:	d102      	bne.n	8001158 <__cmpsf2+0x4c>
 8001152:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001156:	d105      	bne.n	8001164 <__cmpsf2+0x58>
 8001158:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800115c:	d1e4      	bne.n	8001128 <__cmpsf2+0x1c>
 800115e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001162:	d0e1      	beq.n	8001128 <__cmpsf2+0x1c>
 8001164:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001168:	4770      	bx	lr
 800116a:	bf00      	nop

0800116c <__aeabi_cfrcmple>:
 800116c:	4684      	mov	ip, r0
 800116e:	4608      	mov	r0, r1
 8001170:	4661      	mov	r1, ip
 8001172:	e7ff      	b.n	8001174 <__aeabi_cfcmpeq>

08001174 <__aeabi_cfcmpeq>:
 8001174:	b50f      	push	{r0, r1, r2, r3, lr}
 8001176:	f7ff ffc9 	bl	800110c <__cmpsf2>
 800117a:	2800      	cmp	r0, #0
 800117c:	bf48      	it	mi
 800117e:	f110 0f00 	cmnmi.w	r0, #0
 8001182:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001184 <__aeabi_fcmpeq>:
 8001184:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001188:	f7ff fff4 	bl	8001174 <__aeabi_cfcmpeq>
 800118c:	bf0c      	ite	eq
 800118e:	2001      	moveq	r0, #1
 8001190:	2000      	movne	r0, #0
 8001192:	f85d fb08 	ldr.w	pc, [sp], #8
 8001196:	bf00      	nop

08001198 <__aeabi_fcmplt>:
 8001198:	f84d ed08 	str.w	lr, [sp, #-8]!
 800119c:	f7ff ffea 	bl	8001174 <__aeabi_cfcmpeq>
 80011a0:	bf34      	ite	cc
 80011a2:	2001      	movcc	r0, #1
 80011a4:	2000      	movcs	r0, #0
 80011a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80011aa:	bf00      	nop

080011ac <__aeabi_fcmple>:
 80011ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011b0:	f7ff ffe0 	bl	8001174 <__aeabi_cfcmpeq>
 80011b4:	bf94      	ite	ls
 80011b6:	2001      	movls	r0, #1
 80011b8:	2000      	movhi	r0, #0
 80011ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80011be:	bf00      	nop

080011c0 <__aeabi_fcmpge>:
 80011c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011c4:	f7ff ffd2 	bl	800116c <__aeabi_cfrcmple>
 80011c8:	bf94      	ite	ls
 80011ca:	2001      	movls	r0, #1
 80011cc:	2000      	movhi	r0, #0
 80011ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80011d2:	bf00      	nop

080011d4 <__aeabi_fcmpgt>:
 80011d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011d8:	f7ff ffc8 	bl	800116c <__aeabi_cfrcmple>
 80011dc:	bf34      	ite	cc
 80011de:	2001      	movcc	r0, #1
 80011e0:	2000      	movcs	r0, #0
 80011e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80011e6:	bf00      	nop

080011e8 <__aeabi_f2iz>:
 80011e8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80011ec:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80011f0:	d30f      	bcc.n	8001212 <__aeabi_f2iz+0x2a>
 80011f2:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80011f6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80011fa:	d90d      	bls.n	8001218 <__aeabi_f2iz+0x30>
 80011fc:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001200:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001204:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001208:	fa23 f002 	lsr.w	r0, r3, r2
 800120c:	bf18      	it	ne
 800120e:	4240      	negne	r0, r0
 8001210:	4770      	bx	lr
 8001212:	f04f 0000 	mov.w	r0, #0
 8001216:	4770      	bx	lr
 8001218:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 800121c:	d101      	bne.n	8001222 <__aeabi_f2iz+0x3a>
 800121e:	0242      	lsls	r2, r0, #9
 8001220:	d105      	bne.n	800122e <__aeabi_f2iz+0x46>
 8001222:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8001226:	bf08      	it	eq
 8001228:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800122c:	4770      	bx	lr
 800122e:	f04f 0000 	mov.w	r0, #0
 8001232:	4770      	bx	lr

08001234 <__aeabi_f2uiz>:
 8001234:	0042      	lsls	r2, r0, #1
 8001236:	d20e      	bcs.n	8001256 <__aeabi_f2uiz+0x22>
 8001238:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 800123c:	d30b      	bcc.n	8001256 <__aeabi_f2uiz+0x22>
 800123e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8001242:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001246:	d409      	bmi.n	800125c <__aeabi_f2uiz+0x28>
 8001248:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800124c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001250:	fa23 f002 	lsr.w	r0, r3, r2
 8001254:	4770      	bx	lr
 8001256:	f04f 0000 	mov.w	r0, #0
 800125a:	4770      	bx	lr
 800125c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001260:	d101      	bne.n	8001266 <__aeabi_f2uiz+0x32>
 8001262:	0242      	lsls	r2, r0, #9
 8001264:	d102      	bne.n	800126c <__aeabi_f2uiz+0x38>
 8001266:	f04f 30ff 	mov.w	r0, #4294967295
 800126a:	4770      	bx	lr
 800126c:	f04f 0000 	mov.w	r0, #0
 8001270:	4770      	bx	lr
 8001272:	bf00      	nop

08001274 <__aeabi_ldivmod>:
 8001274:	b97b      	cbnz	r3, 8001296 <__aeabi_ldivmod+0x22>
 8001276:	b972      	cbnz	r2, 8001296 <__aeabi_ldivmod+0x22>
 8001278:	2900      	cmp	r1, #0
 800127a:	bfbe      	ittt	lt
 800127c:	2000      	movlt	r0, #0
 800127e:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8001282:	e006      	blt.n	8001292 <__aeabi_ldivmod+0x1e>
 8001284:	bf08      	it	eq
 8001286:	2800      	cmpeq	r0, #0
 8001288:	bf1c      	itt	ne
 800128a:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 800128e:	f04f 30ff 	movne.w	r0, #4294967295
 8001292:	f000 b9f5 	b.w	8001680 <__aeabi_idiv0>
 8001296:	f1ad 0c08 	sub.w	ip, sp, #8
 800129a:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800129e:	2900      	cmp	r1, #0
 80012a0:	db09      	blt.n	80012b6 <__aeabi_ldivmod+0x42>
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	db1a      	blt.n	80012dc <__aeabi_ldivmod+0x68>
 80012a6:	f000 f86b 	bl	8001380 <__udivmoddi4>
 80012aa:	f8dd e004 	ldr.w	lr, [sp, #4]
 80012ae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80012b2:	b004      	add	sp, #16
 80012b4:	4770      	bx	lr
 80012b6:	4240      	negs	r0, r0
 80012b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80012bc:	2b00      	cmp	r3, #0
 80012be:	db1b      	blt.n	80012f8 <__aeabi_ldivmod+0x84>
 80012c0:	f000 f85e 	bl	8001380 <__udivmoddi4>
 80012c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80012c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80012cc:	b004      	add	sp, #16
 80012ce:	4240      	negs	r0, r0
 80012d0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80012d4:	4252      	negs	r2, r2
 80012d6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80012da:	4770      	bx	lr
 80012dc:	4252      	negs	r2, r2
 80012de:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80012e2:	f000 f84d 	bl	8001380 <__udivmoddi4>
 80012e6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80012ea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80012ee:	b004      	add	sp, #16
 80012f0:	4240      	negs	r0, r0
 80012f2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80012f6:	4770      	bx	lr
 80012f8:	4252      	negs	r2, r2
 80012fa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80012fe:	f000 f83f 	bl	8001380 <__udivmoddi4>
 8001302:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001306:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800130a:	b004      	add	sp, #16
 800130c:	4252      	negs	r2, r2
 800130e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001312:	4770      	bx	lr

08001314 <__aeabi_d2lz>:
 8001314:	b538      	push	{r3, r4, r5, lr}
 8001316:	2200      	movs	r2, #0
 8001318:	2300      	movs	r3, #0
 800131a:	4604      	mov	r4, r0
 800131c:	460d      	mov	r5, r1
 800131e:	f7ff fbb9 	bl	8000a94 <__aeabi_dcmplt>
 8001322:	b928      	cbnz	r0, 8001330 <__aeabi_d2lz+0x1c>
 8001324:	4620      	mov	r0, r4
 8001326:	4629      	mov	r1, r5
 8001328:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800132c:	f000 b80a 	b.w	8001344 <__aeabi_d2ulz>
 8001330:	4620      	mov	r0, r4
 8001332:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001336:	f000 f805 	bl	8001344 <__aeabi_d2ulz>
 800133a:	4240      	negs	r0, r0
 800133c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001340:	bd38      	pop	{r3, r4, r5, pc}
 8001342:	bf00      	nop

08001344 <__aeabi_d2ulz>:
 8001344:	b5d0      	push	{r4, r6, r7, lr}
 8001346:	2200      	movs	r2, #0
 8001348:	4b0b      	ldr	r3, [pc, #44]	@ (8001378 <__aeabi_d2ulz+0x34>)
 800134a:	4606      	mov	r6, r0
 800134c:	460f      	mov	r7, r1
 800134e:	f7ff f92f 	bl	80005b0 <__aeabi_dmul>
 8001352:	f7ff fc05 	bl	8000b60 <__aeabi_d2uiz>
 8001356:	4604      	mov	r4, r0
 8001358:	f7ff f8b0 	bl	80004bc <__aeabi_ui2d>
 800135c:	2200      	movs	r2, #0
 800135e:	4b07      	ldr	r3, [pc, #28]	@ (800137c <__aeabi_d2ulz+0x38>)
 8001360:	f7ff f926 	bl	80005b0 <__aeabi_dmul>
 8001364:	4602      	mov	r2, r0
 8001366:	460b      	mov	r3, r1
 8001368:	4630      	mov	r0, r6
 800136a:	4639      	mov	r1, r7
 800136c:	f7fe ff68 	bl	8000240 <__aeabi_dsub>
 8001370:	f7ff fbf6 	bl	8000b60 <__aeabi_d2uiz>
 8001374:	4621      	mov	r1, r4
 8001376:	bdd0      	pop	{r4, r6, r7, pc}
 8001378:	3df00000 	.word	0x3df00000
 800137c:	41f00000 	.word	0x41f00000

08001380 <__udivmoddi4>:
 8001380:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001384:	9d08      	ldr	r5, [sp, #32]
 8001386:	468e      	mov	lr, r1
 8001388:	4604      	mov	r4, r0
 800138a:	4688      	mov	r8, r1
 800138c:	2b00      	cmp	r3, #0
 800138e:	d14a      	bne.n	8001426 <__udivmoddi4+0xa6>
 8001390:	428a      	cmp	r2, r1
 8001392:	4617      	mov	r7, r2
 8001394:	d962      	bls.n	800145c <__udivmoddi4+0xdc>
 8001396:	fab2 f682 	clz	r6, r2
 800139a:	b14e      	cbz	r6, 80013b0 <__udivmoddi4+0x30>
 800139c:	f1c6 0320 	rsb	r3, r6, #32
 80013a0:	fa01 f806 	lsl.w	r8, r1, r6
 80013a4:	fa20 f303 	lsr.w	r3, r0, r3
 80013a8:	40b7      	lsls	r7, r6
 80013aa:	ea43 0808 	orr.w	r8, r3, r8
 80013ae:	40b4      	lsls	r4, r6
 80013b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80013b4:	fbb8 f1fe 	udiv	r1, r8, lr
 80013b8:	fa1f fc87 	uxth.w	ip, r7
 80013bc:	fb0e 8811 	mls	r8, lr, r1, r8
 80013c0:	fb01 f20c 	mul.w	r2, r1, ip
 80013c4:	0c23      	lsrs	r3, r4, #16
 80013c6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80013ca:	429a      	cmp	r2, r3
 80013cc:	d909      	bls.n	80013e2 <__udivmoddi4+0x62>
 80013ce:	18fb      	adds	r3, r7, r3
 80013d0:	f101 30ff 	add.w	r0, r1, #4294967295
 80013d4:	f080 80eb 	bcs.w	80015ae <__udivmoddi4+0x22e>
 80013d8:	429a      	cmp	r2, r3
 80013da:	f240 80e8 	bls.w	80015ae <__udivmoddi4+0x22e>
 80013de:	3902      	subs	r1, #2
 80013e0:	443b      	add	r3, r7
 80013e2:	1a9a      	subs	r2, r3, r2
 80013e4:	fbb2 f0fe 	udiv	r0, r2, lr
 80013e8:	fb0e 2210 	mls	r2, lr, r0, r2
 80013ec:	fb00 fc0c 	mul.w	ip, r0, ip
 80013f0:	b2a3      	uxth	r3, r4
 80013f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80013f6:	459c      	cmp	ip, r3
 80013f8:	d909      	bls.n	800140e <__udivmoddi4+0x8e>
 80013fa:	18fb      	adds	r3, r7, r3
 80013fc:	f100 32ff 	add.w	r2, r0, #4294967295
 8001400:	f080 80d7 	bcs.w	80015b2 <__udivmoddi4+0x232>
 8001404:	459c      	cmp	ip, r3
 8001406:	f240 80d4 	bls.w	80015b2 <__udivmoddi4+0x232>
 800140a:	443b      	add	r3, r7
 800140c:	3802      	subs	r0, #2
 800140e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8001412:	2100      	movs	r1, #0
 8001414:	eba3 030c 	sub.w	r3, r3, ip
 8001418:	b11d      	cbz	r5, 8001422 <__udivmoddi4+0xa2>
 800141a:	2200      	movs	r2, #0
 800141c:	40f3      	lsrs	r3, r6
 800141e:	e9c5 3200 	strd	r3, r2, [r5]
 8001422:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001426:	428b      	cmp	r3, r1
 8001428:	d905      	bls.n	8001436 <__udivmoddi4+0xb6>
 800142a:	b10d      	cbz	r5, 8001430 <__udivmoddi4+0xb0>
 800142c:	e9c5 0100 	strd	r0, r1, [r5]
 8001430:	2100      	movs	r1, #0
 8001432:	4608      	mov	r0, r1
 8001434:	e7f5      	b.n	8001422 <__udivmoddi4+0xa2>
 8001436:	fab3 f183 	clz	r1, r3
 800143a:	2900      	cmp	r1, #0
 800143c:	d146      	bne.n	80014cc <__udivmoddi4+0x14c>
 800143e:	4573      	cmp	r3, lr
 8001440:	d302      	bcc.n	8001448 <__udivmoddi4+0xc8>
 8001442:	4282      	cmp	r2, r0
 8001444:	f200 8108 	bhi.w	8001658 <__udivmoddi4+0x2d8>
 8001448:	1a84      	subs	r4, r0, r2
 800144a:	eb6e 0203 	sbc.w	r2, lr, r3
 800144e:	2001      	movs	r0, #1
 8001450:	4690      	mov	r8, r2
 8001452:	2d00      	cmp	r5, #0
 8001454:	d0e5      	beq.n	8001422 <__udivmoddi4+0xa2>
 8001456:	e9c5 4800 	strd	r4, r8, [r5]
 800145a:	e7e2      	b.n	8001422 <__udivmoddi4+0xa2>
 800145c:	2a00      	cmp	r2, #0
 800145e:	f000 8091 	beq.w	8001584 <__udivmoddi4+0x204>
 8001462:	fab2 f682 	clz	r6, r2
 8001466:	2e00      	cmp	r6, #0
 8001468:	f040 80a5 	bne.w	80015b6 <__udivmoddi4+0x236>
 800146c:	1a8a      	subs	r2, r1, r2
 800146e:	2101      	movs	r1, #1
 8001470:	0c03      	lsrs	r3, r0, #16
 8001472:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001476:	b280      	uxth	r0, r0
 8001478:	b2bc      	uxth	r4, r7
 800147a:	fbb2 fcfe 	udiv	ip, r2, lr
 800147e:	fb0e 221c 	mls	r2, lr, ip, r2
 8001482:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001486:	fb04 f20c 	mul.w	r2, r4, ip
 800148a:	429a      	cmp	r2, r3
 800148c:	d907      	bls.n	800149e <__udivmoddi4+0x11e>
 800148e:	18fb      	adds	r3, r7, r3
 8001490:	f10c 38ff 	add.w	r8, ip, #4294967295
 8001494:	d202      	bcs.n	800149c <__udivmoddi4+0x11c>
 8001496:	429a      	cmp	r2, r3
 8001498:	f200 80e3 	bhi.w	8001662 <__udivmoddi4+0x2e2>
 800149c:	46c4      	mov	ip, r8
 800149e:	1a9b      	subs	r3, r3, r2
 80014a0:	fbb3 f2fe 	udiv	r2, r3, lr
 80014a4:	fb0e 3312 	mls	r3, lr, r2, r3
 80014a8:	fb02 f404 	mul.w	r4, r2, r4
 80014ac:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80014b0:	429c      	cmp	r4, r3
 80014b2:	d907      	bls.n	80014c4 <__udivmoddi4+0x144>
 80014b4:	18fb      	adds	r3, r7, r3
 80014b6:	f102 30ff 	add.w	r0, r2, #4294967295
 80014ba:	d202      	bcs.n	80014c2 <__udivmoddi4+0x142>
 80014bc:	429c      	cmp	r4, r3
 80014be:	f200 80cd 	bhi.w	800165c <__udivmoddi4+0x2dc>
 80014c2:	4602      	mov	r2, r0
 80014c4:	1b1b      	subs	r3, r3, r4
 80014c6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80014ca:	e7a5      	b.n	8001418 <__udivmoddi4+0x98>
 80014cc:	f1c1 0620 	rsb	r6, r1, #32
 80014d0:	408b      	lsls	r3, r1
 80014d2:	fa22 f706 	lsr.w	r7, r2, r6
 80014d6:	431f      	orrs	r7, r3
 80014d8:	fa2e fa06 	lsr.w	sl, lr, r6
 80014dc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80014e0:	fbba f8f9 	udiv	r8, sl, r9
 80014e4:	fa0e fe01 	lsl.w	lr, lr, r1
 80014e8:	fa20 f306 	lsr.w	r3, r0, r6
 80014ec:	fb09 aa18 	mls	sl, r9, r8, sl
 80014f0:	fa1f fc87 	uxth.w	ip, r7
 80014f4:	ea43 030e 	orr.w	r3, r3, lr
 80014f8:	fa00 fe01 	lsl.w	lr, r0, r1
 80014fc:	fb08 f00c 	mul.w	r0, r8, ip
 8001500:	0c1c      	lsrs	r4, r3, #16
 8001502:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8001506:	42a0      	cmp	r0, r4
 8001508:	fa02 f201 	lsl.w	r2, r2, r1
 800150c:	d90a      	bls.n	8001524 <__udivmoddi4+0x1a4>
 800150e:	193c      	adds	r4, r7, r4
 8001510:	f108 3aff 	add.w	sl, r8, #4294967295
 8001514:	f080 809e 	bcs.w	8001654 <__udivmoddi4+0x2d4>
 8001518:	42a0      	cmp	r0, r4
 800151a:	f240 809b 	bls.w	8001654 <__udivmoddi4+0x2d4>
 800151e:	f1a8 0802 	sub.w	r8, r8, #2
 8001522:	443c      	add	r4, r7
 8001524:	1a24      	subs	r4, r4, r0
 8001526:	b298      	uxth	r0, r3
 8001528:	fbb4 f3f9 	udiv	r3, r4, r9
 800152c:	fb09 4413 	mls	r4, r9, r3, r4
 8001530:	fb03 fc0c 	mul.w	ip, r3, ip
 8001534:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8001538:	45a4      	cmp	ip, r4
 800153a:	d909      	bls.n	8001550 <__udivmoddi4+0x1d0>
 800153c:	193c      	adds	r4, r7, r4
 800153e:	f103 30ff 	add.w	r0, r3, #4294967295
 8001542:	f080 8085 	bcs.w	8001650 <__udivmoddi4+0x2d0>
 8001546:	45a4      	cmp	ip, r4
 8001548:	f240 8082 	bls.w	8001650 <__udivmoddi4+0x2d0>
 800154c:	3b02      	subs	r3, #2
 800154e:	443c      	add	r4, r7
 8001550:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8001554:	eba4 040c 	sub.w	r4, r4, ip
 8001558:	fba0 8c02 	umull	r8, ip, r0, r2
 800155c:	4564      	cmp	r4, ip
 800155e:	4643      	mov	r3, r8
 8001560:	46e1      	mov	r9, ip
 8001562:	d364      	bcc.n	800162e <__udivmoddi4+0x2ae>
 8001564:	d061      	beq.n	800162a <__udivmoddi4+0x2aa>
 8001566:	b15d      	cbz	r5, 8001580 <__udivmoddi4+0x200>
 8001568:	ebbe 0203 	subs.w	r2, lr, r3
 800156c:	eb64 0409 	sbc.w	r4, r4, r9
 8001570:	fa04 f606 	lsl.w	r6, r4, r6
 8001574:	fa22 f301 	lsr.w	r3, r2, r1
 8001578:	431e      	orrs	r6, r3
 800157a:	40cc      	lsrs	r4, r1
 800157c:	e9c5 6400 	strd	r6, r4, [r5]
 8001580:	2100      	movs	r1, #0
 8001582:	e74e      	b.n	8001422 <__udivmoddi4+0xa2>
 8001584:	fbb1 fcf2 	udiv	ip, r1, r2
 8001588:	0c01      	lsrs	r1, r0, #16
 800158a:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800158e:	b280      	uxth	r0, r0
 8001590:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8001594:	463b      	mov	r3, r7
 8001596:	fbb1 f1f7 	udiv	r1, r1, r7
 800159a:	4638      	mov	r0, r7
 800159c:	463c      	mov	r4, r7
 800159e:	46b8      	mov	r8, r7
 80015a0:	46be      	mov	lr, r7
 80015a2:	2620      	movs	r6, #32
 80015a4:	eba2 0208 	sub.w	r2, r2, r8
 80015a8:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80015ac:	e765      	b.n	800147a <__udivmoddi4+0xfa>
 80015ae:	4601      	mov	r1, r0
 80015b0:	e717      	b.n	80013e2 <__udivmoddi4+0x62>
 80015b2:	4610      	mov	r0, r2
 80015b4:	e72b      	b.n	800140e <__udivmoddi4+0x8e>
 80015b6:	f1c6 0120 	rsb	r1, r6, #32
 80015ba:	fa2e fc01 	lsr.w	ip, lr, r1
 80015be:	40b7      	lsls	r7, r6
 80015c0:	fa0e fe06 	lsl.w	lr, lr, r6
 80015c4:	fa20 f101 	lsr.w	r1, r0, r1
 80015c8:	ea41 010e 	orr.w	r1, r1, lr
 80015cc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80015d0:	fbbc f8fe 	udiv	r8, ip, lr
 80015d4:	b2bc      	uxth	r4, r7
 80015d6:	fb0e cc18 	mls	ip, lr, r8, ip
 80015da:	fb08 f904 	mul.w	r9, r8, r4
 80015de:	0c0a      	lsrs	r2, r1, #16
 80015e0:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 80015e4:	40b0      	lsls	r0, r6
 80015e6:	4591      	cmp	r9, r2
 80015e8:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80015ec:	b280      	uxth	r0, r0
 80015ee:	d93e      	bls.n	800166e <__udivmoddi4+0x2ee>
 80015f0:	18ba      	adds	r2, r7, r2
 80015f2:	f108 3cff 	add.w	ip, r8, #4294967295
 80015f6:	d201      	bcs.n	80015fc <__udivmoddi4+0x27c>
 80015f8:	4591      	cmp	r9, r2
 80015fa:	d81f      	bhi.n	800163c <__udivmoddi4+0x2bc>
 80015fc:	eba2 0209 	sub.w	r2, r2, r9
 8001600:	fbb2 f9fe 	udiv	r9, r2, lr
 8001604:	fb09 f804 	mul.w	r8, r9, r4
 8001608:	fb0e 2a19 	mls	sl, lr, r9, r2
 800160c:	b28a      	uxth	r2, r1
 800160e:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 8001612:	4542      	cmp	r2, r8
 8001614:	d229      	bcs.n	800166a <__udivmoddi4+0x2ea>
 8001616:	18ba      	adds	r2, r7, r2
 8001618:	f109 31ff 	add.w	r1, r9, #4294967295
 800161c:	d2c2      	bcs.n	80015a4 <__udivmoddi4+0x224>
 800161e:	4542      	cmp	r2, r8
 8001620:	d2c0      	bcs.n	80015a4 <__udivmoddi4+0x224>
 8001622:	f1a9 0102 	sub.w	r1, r9, #2
 8001626:	443a      	add	r2, r7
 8001628:	e7bc      	b.n	80015a4 <__udivmoddi4+0x224>
 800162a:	45c6      	cmp	lr, r8
 800162c:	d29b      	bcs.n	8001566 <__udivmoddi4+0x1e6>
 800162e:	ebb8 0302 	subs.w	r3, r8, r2
 8001632:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001636:	3801      	subs	r0, #1
 8001638:	46e1      	mov	r9, ip
 800163a:	e794      	b.n	8001566 <__udivmoddi4+0x1e6>
 800163c:	eba7 0909 	sub.w	r9, r7, r9
 8001640:	444a      	add	r2, r9
 8001642:	fbb2 f9fe 	udiv	r9, r2, lr
 8001646:	f1a8 0c02 	sub.w	ip, r8, #2
 800164a:	fb09 f804 	mul.w	r8, r9, r4
 800164e:	e7db      	b.n	8001608 <__udivmoddi4+0x288>
 8001650:	4603      	mov	r3, r0
 8001652:	e77d      	b.n	8001550 <__udivmoddi4+0x1d0>
 8001654:	46d0      	mov	r8, sl
 8001656:	e765      	b.n	8001524 <__udivmoddi4+0x1a4>
 8001658:	4608      	mov	r0, r1
 800165a:	e6fa      	b.n	8001452 <__udivmoddi4+0xd2>
 800165c:	443b      	add	r3, r7
 800165e:	3a02      	subs	r2, #2
 8001660:	e730      	b.n	80014c4 <__udivmoddi4+0x144>
 8001662:	f1ac 0c02 	sub.w	ip, ip, #2
 8001666:	443b      	add	r3, r7
 8001668:	e719      	b.n	800149e <__udivmoddi4+0x11e>
 800166a:	4649      	mov	r1, r9
 800166c:	e79a      	b.n	80015a4 <__udivmoddi4+0x224>
 800166e:	eba2 0209 	sub.w	r2, r2, r9
 8001672:	fbb2 f9fe 	udiv	r9, r2, lr
 8001676:	46c4      	mov	ip, r8
 8001678:	fb09 f804 	mul.w	r8, r9, r4
 800167c:	e7c4      	b.n	8001608 <__udivmoddi4+0x288>
 800167e:	bf00      	nop

08001680 <__aeabi_idiv0>:
 8001680:	4770      	bx	lr
 8001682:	bf00      	nop

08001684 <dmp_load_motion_driver_firmware>:
/**
 *  @brief  Load the DMP with this image.
 *  @return 0 if successful.
 */
int dmp_load_motion_driver_firmware(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	af00      	add	r7, sp, #0
    return mpu_load_firmware(DMP_CODE_SIZE, dmp_memory, sStartAddress,
 8001688:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800168c:	23c8      	movs	r3, #200	@ 0xc8
 800168e:	4904      	ldr	r1, [pc, #16]	@ (80016a0 <dmp_load_motion_driver_firmware+0x1c>)
 8001690:	f640 30f6 	movw	r0, #3062	@ 0xbf6
 8001694:	f004 fbaa 	bl	8005dec <mpu_load_firmware>
 8001698:	4603      	mov	r3, r0
        DMP_SAMPLE_RATE);
}
 800169a:	4618      	mov	r0, r3
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	0800f50c 	.word	0x0800f50c

080016a4 <dmp_set_orientation>:
 *  @e inv_orientation_matrix_to_scalar.
 *  @param[in]  orient  Gyro and accel orientation in body frame.
 *  @return     0 if successful.
 */
int dmp_set_orientation(unsigned short orient)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b088      	sub	sp, #32
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	4603      	mov	r3, r0
 80016ac:	80fb      	strh	r3, [r7, #6]
    unsigned char gyro_regs[3], accel_regs[3];
    const unsigned char gyro_axes[3] = {DINA4C, DINACD, DINA6C};
 80016ae:	4a6e      	ldr	r2, [pc, #440]	@ (8001868 <dmp_set_orientation+0x1c4>)
 80016b0:	f107 0314 	add.w	r3, r7, #20
 80016b4:	6812      	ldr	r2, [r2, #0]
 80016b6:	4611      	mov	r1, r2
 80016b8:	8019      	strh	r1, [r3, #0]
 80016ba:	3302      	adds	r3, #2
 80016bc:	0c12      	lsrs	r2, r2, #16
 80016be:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_axes[3] = {DINA0C, DINAC9, DINA2C};
 80016c0:	4a6a      	ldr	r2, [pc, #424]	@ (800186c <dmp_set_orientation+0x1c8>)
 80016c2:	f107 0310 	add.w	r3, r7, #16
 80016c6:	6812      	ldr	r2, [r2, #0]
 80016c8:	4611      	mov	r1, r2
 80016ca:	8019      	strh	r1, [r3, #0]
 80016cc:	3302      	adds	r3, #2
 80016ce:	0c12      	lsrs	r2, r2, #16
 80016d0:	701a      	strb	r2, [r3, #0]
    const unsigned char gyro_sign[3] = {DINA36, DINA56, DINA76};
 80016d2:	4a67      	ldr	r2, [pc, #412]	@ (8001870 <dmp_set_orientation+0x1cc>)
 80016d4:	f107 030c 	add.w	r3, r7, #12
 80016d8:	6812      	ldr	r2, [r2, #0]
 80016da:	4611      	mov	r1, r2
 80016dc:	8019      	strh	r1, [r3, #0]
 80016de:	3302      	adds	r3, #2
 80016e0:	0c12      	lsrs	r2, r2, #16
 80016e2:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_sign[3] = {DINA26, DINA46, DINA66};
 80016e4:	4a63      	ldr	r2, [pc, #396]	@ (8001874 <dmp_set_orientation+0x1d0>)
 80016e6:	f107 0308 	add.w	r3, r7, #8
 80016ea:	6812      	ldr	r2, [r2, #0]
 80016ec:	4611      	mov	r1, r2
 80016ee:	8019      	strh	r1, [r3, #0]
 80016f0:	3302      	adds	r3, #2
 80016f2:	0c12      	lsrs	r2, r2, #16
 80016f4:	701a      	strb	r2, [r3, #0]

    gyro_regs[0] = gyro_axes[orient & 3];
 80016f6:	88fb      	ldrh	r3, [r7, #6]
 80016f8:	f003 0303 	and.w	r3, r3, #3
 80016fc:	3320      	adds	r3, #32
 80016fe:	443b      	add	r3, r7
 8001700:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8001704:	773b      	strb	r3, [r7, #28]
    gyro_regs[1] = gyro_axes[(orient >> 3) & 3];
 8001706:	88fb      	ldrh	r3, [r7, #6]
 8001708:	08db      	lsrs	r3, r3, #3
 800170a:	b29b      	uxth	r3, r3
 800170c:	f003 0303 	and.w	r3, r3, #3
 8001710:	3320      	adds	r3, #32
 8001712:	443b      	add	r3, r7
 8001714:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8001718:	777b      	strb	r3, [r7, #29]
    gyro_regs[2] = gyro_axes[(orient >> 6) & 3];
 800171a:	88fb      	ldrh	r3, [r7, #6]
 800171c:	099b      	lsrs	r3, r3, #6
 800171e:	b29b      	uxth	r3, r3
 8001720:	f003 0303 	and.w	r3, r3, #3
 8001724:	3320      	adds	r3, #32
 8001726:	443b      	add	r3, r7
 8001728:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800172c:	77bb      	strb	r3, [r7, #30]
    accel_regs[0] = accel_axes[orient & 3];
 800172e:	88fb      	ldrh	r3, [r7, #6]
 8001730:	f003 0303 	and.w	r3, r3, #3
 8001734:	3320      	adds	r3, #32
 8001736:	443b      	add	r3, r7
 8001738:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800173c:	763b      	strb	r3, [r7, #24]
    accel_regs[1] = accel_axes[(orient >> 3) & 3];
 800173e:	88fb      	ldrh	r3, [r7, #6]
 8001740:	08db      	lsrs	r3, r3, #3
 8001742:	b29b      	uxth	r3, r3
 8001744:	f003 0303 	and.w	r3, r3, #3
 8001748:	3320      	adds	r3, #32
 800174a:	443b      	add	r3, r7
 800174c:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8001750:	767b      	strb	r3, [r7, #25]
    accel_regs[2] = accel_axes[(orient >> 6) & 3];
 8001752:	88fb      	ldrh	r3, [r7, #6]
 8001754:	099b      	lsrs	r3, r3, #6
 8001756:	b29b      	uxth	r3, r3
 8001758:	f003 0303 	and.w	r3, r3, #3
 800175c:	3320      	adds	r3, #32
 800175e:	443b      	add	r3, r7
 8001760:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8001764:	76bb      	strb	r3, [r7, #26]

    /* Chip-to-body, axes only. */
    if (mpu_write_mem(FCFG_1, 3, gyro_regs))
 8001766:	f107 031c 	add.w	r3, r7, #28
 800176a:	461a      	mov	r2, r3
 800176c:	2103      	movs	r1, #3
 800176e:	f240 4026 	movw	r0, #1062	@ 0x426
 8001772:	f004 fa97 	bl	8005ca4 <mpu_write_mem>
 8001776:	4603      	mov	r3, r0
 8001778:	2b00      	cmp	r3, #0
 800177a:	d002      	beq.n	8001782 <dmp_set_orientation+0xde>
        return -1;
 800177c:	f04f 33ff 	mov.w	r3, #4294967295
 8001780:	e06e      	b.n	8001860 <dmp_set_orientation+0x1bc>
    if (mpu_write_mem(FCFG_2, 3, accel_regs))
 8001782:	f107 0318 	add.w	r3, r7, #24
 8001786:	461a      	mov	r2, r3
 8001788:	2103      	movs	r1, #3
 800178a:	f240 402a 	movw	r0, #1066	@ 0x42a
 800178e:	f004 fa89 	bl	8005ca4 <mpu_write_mem>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d002      	beq.n	800179e <dmp_set_orientation+0xfa>
        return -1;
 8001798:	f04f 33ff 	mov.w	r3, #4294967295
 800179c:	e060      	b.n	8001860 <dmp_set_orientation+0x1bc>

    memcpy(gyro_regs, gyro_sign, 3);
 800179e:	f107 031c 	add.w	r3, r7, #28
 80017a2:	f107 020c 	add.w	r2, r7, #12
 80017a6:	6812      	ldr	r2, [r2, #0]
 80017a8:	4611      	mov	r1, r2
 80017aa:	8019      	strh	r1, [r3, #0]
 80017ac:	3302      	adds	r3, #2
 80017ae:	0c12      	lsrs	r2, r2, #16
 80017b0:	701a      	strb	r2, [r3, #0]
    memcpy(accel_regs, accel_sign, 3);
 80017b2:	f107 0318 	add.w	r3, r7, #24
 80017b6:	f107 0208 	add.w	r2, r7, #8
 80017ba:	6812      	ldr	r2, [r2, #0]
 80017bc:	4611      	mov	r1, r2
 80017be:	8019      	strh	r1, [r3, #0]
 80017c0:	3302      	adds	r3, #2
 80017c2:	0c12      	lsrs	r2, r2, #16
 80017c4:	701a      	strb	r2, [r3, #0]
    if (orient & 4) {
 80017c6:	88fb      	ldrh	r3, [r7, #6]
 80017c8:	f003 0304 	and.w	r3, r3, #4
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d009      	beq.n	80017e4 <dmp_set_orientation+0x140>
        gyro_regs[0] |= 1;
 80017d0:	7f3b      	ldrb	r3, [r7, #28]
 80017d2:	f043 0301 	orr.w	r3, r3, #1
 80017d6:	b2db      	uxtb	r3, r3
 80017d8:	773b      	strb	r3, [r7, #28]
        accel_regs[0] |= 1;
 80017da:	7e3b      	ldrb	r3, [r7, #24]
 80017dc:	f043 0301 	orr.w	r3, r3, #1
 80017e0:	b2db      	uxtb	r3, r3
 80017e2:	763b      	strb	r3, [r7, #24]
    }
    if (orient & 0x20) {
 80017e4:	88fb      	ldrh	r3, [r7, #6]
 80017e6:	f003 0320 	and.w	r3, r3, #32
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d009      	beq.n	8001802 <dmp_set_orientation+0x15e>
        gyro_regs[1] |= 1;
 80017ee:	7f7b      	ldrb	r3, [r7, #29]
 80017f0:	f043 0301 	orr.w	r3, r3, #1
 80017f4:	b2db      	uxtb	r3, r3
 80017f6:	777b      	strb	r3, [r7, #29]
        accel_regs[1] |= 1;
 80017f8:	7e7b      	ldrb	r3, [r7, #25]
 80017fa:	f043 0301 	orr.w	r3, r3, #1
 80017fe:	b2db      	uxtb	r3, r3
 8001800:	767b      	strb	r3, [r7, #25]
    }
    if (orient & 0x100) {
 8001802:	88fb      	ldrh	r3, [r7, #6]
 8001804:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001808:	2b00      	cmp	r3, #0
 800180a:	d009      	beq.n	8001820 <dmp_set_orientation+0x17c>
        gyro_regs[2] |= 1;
 800180c:	7fbb      	ldrb	r3, [r7, #30]
 800180e:	f043 0301 	orr.w	r3, r3, #1
 8001812:	b2db      	uxtb	r3, r3
 8001814:	77bb      	strb	r3, [r7, #30]
        accel_regs[2] |= 1;
 8001816:	7ebb      	ldrb	r3, [r7, #26]
 8001818:	f043 0301 	orr.w	r3, r3, #1
 800181c:	b2db      	uxtb	r3, r3
 800181e:	76bb      	strb	r3, [r7, #26]
    }

    /* Chip-to-body, sign only. */
    if (mpu_write_mem(FCFG_3, 3, gyro_regs))
 8001820:	f107 031c 	add.w	r3, r7, #28
 8001824:	461a      	mov	r2, r3
 8001826:	2103      	movs	r1, #3
 8001828:	f44f 6088 	mov.w	r0, #1088	@ 0x440
 800182c:	f004 fa3a 	bl	8005ca4 <mpu_write_mem>
 8001830:	4603      	mov	r3, r0
 8001832:	2b00      	cmp	r3, #0
 8001834:	d002      	beq.n	800183c <dmp_set_orientation+0x198>
        return -1;
 8001836:	f04f 33ff 	mov.w	r3, #4294967295
 800183a:	e011      	b.n	8001860 <dmp_set_orientation+0x1bc>
    if (mpu_write_mem(FCFG_7, 3, accel_regs))
 800183c:	f107 0318 	add.w	r3, r7, #24
 8001840:	461a      	mov	r2, r3
 8001842:	2103      	movs	r1, #3
 8001844:	f240 4031 	movw	r0, #1073	@ 0x431
 8001848:	f004 fa2c 	bl	8005ca4 <mpu_write_mem>
 800184c:	4603      	mov	r3, r0
 800184e:	2b00      	cmp	r3, #0
 8001850:	d002      	beq.n	8001858 <dmp_set_orientation+0x1b4>
        return -1;
 8001852:	f04f 33ff 	mov.w	r3, #4294967295
 8001856:	e003      	b.n	8001860 <dmp_set_orientation+0x1bc>
    dmp.orient = orient;
 8001858:	4a07      	ldr	r2, [pc, #28]	@ (8001878 <dmp_set_orientation+0x1d4>)
 800185a:	88fb      	ldrh	r3, [r7, #6]
 800185c:	8113      	strh	r3, [r2, #8]
    return 0;
 800185e:	2300      	movs	r3, #0
}
 8001860:	4618      	mov	r0, r3
 8001862:	3720      	adds	r7, #32
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}
 8001868:	0800ee98 	.word	0x0800ee98
 800186c:	0800ee9c 	.word	0x0800ee9c
 8001870:	0800eea0 	.word	0x0800eea0
 8001874:	0800eea4 	.word	0x0800eea4
 8001878:	20000270 	.word	0x20000270

0800187c <dmp_set_gyro_bias>:
 *  overwrite the biases written to this location once a new one is computed.
 *  @param[in]  bias    Gyro biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_gyro_bias(long *bias)
{
 800187c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001880:	b08c      	sub	sp, #48	@ 0x30
 8001882:	af00      	add	r7, sp, #0
 8001884:	61f8      	str	r0, [r7, #28]
    long gyro_bias_body[3];
    unsigned char regs[4];

    gyro_bias_body[0] = bias[dmp.orient & 3];
 8001886:	4b80      	ldr	r3, [pc, #512]	@ (8001a88 <dmp_set_gyro_bias+0x20c>)
 8001888:	891b      	ldrh	r3, [r3, #8]
 800188a:	f003 0303 	and.w	r3, r3, #3
 800188e:	009b      	lsls	r3, r3, #2
 8001890:	69fa      	ldr	r2, [r7, #28]
 8001892:	4413      	add	r3, r2
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	627b      	str	r3, [r7, #36]	@ 0x24
    if (dmp.orient & 4)
 8001898:	4b7b      	ldr	r3, [pc, #492]	@ (8001a88 <dmp_set_gyro_bias+0x20c>)
 800189a:	891b      	ldrh	r3, [r3, #8]
 800189c:	f003 0304 	and.w	r3, r3, #4
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d002      	beq.n	80018aa <dmp_set_gyro_bias+0x2e>
        gyro_bias_body[0] *= -1;
 80018a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018a6:	425b      	negs	r3, r3
 80018a8:	627b      	str	r3, [r7, #36]	@ 0x24
    gyro_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 80018aa:	4b77      	ldr	r3, [pc, #476]	@ (8001a88 <dmp_set_gyro_bias+0x20c>)
 80018ac:	891b      	ldrh	r3, [r3, #8]
 80018ae:	08db      	lsrs	r3, r3, #3
 80018b0:	b29b      	uxth	r3, r3
 80018b2:	f003 0303 	and.w	r3, r3, #3
 80018b6:	009b      	lsls	r3, r3, #2
 80018b8:	69fa      	ldr	r2, [r7, #28]
 80018ba:	4413      	add	r3, r2
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (dmp.orient & 0x20)
 80018c0:	4b71      	ldr	r3, [pc, #452]	@ (8001a88 <dmp_set_gyro_bias+0x20c>)
 80018c2:	891b      	ldrh	r3, [r3, #8]
 80018c4:	f003 0320 	and.w	r3, r3, #32
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d002      	beq.n	80018d2 <dmp_set_gyro_bias+0x56>
        gyro_bias_body[1] *= -1;
 80018cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018ce:	425b      	negs	r3, r3
 80018d0:	62bb      	str	r3, [r7, #40]	@ 0x28
    gyro_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 80018d2:	4b6d      	ldr	r3, [pc, #436]	@ (8001a88 <dmp_set_gyro_bias+0x20c>)
 80018d4:	891b      	ldrh	r3, [r3, #8]
 80018d6:	099b      	lsrs	r3, r3, #6
 80018d8:	b29b      	uxth	r3, r3
 80018da:	f003 0303 	and.w	r3, r3, #3
 80018de:	009b      	lsls	r3, r3, #2
 80018e0:	69fa      	ldr	r2, [r7, #28]
 80018e2:	4413      	add	r3, r2
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (dmp.orient & 0x100)
 80018e8:	4b67      	ldr	r3, [pc, #412]	@ (8001a88 <dmp_set_gyro_bias+0x20c>)
 80018ea:	891b      	ldrh	r3, [r3, #8]
 80018ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d002      	beq.n	80018fa <dmp_set_gyro_bias+0x7e>
        gyro_bias_body[2] *= -1;
 80018f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018f6:	425b      	negs	r3, r3
 80018f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
#ifdef EMPL_NO_64BIT
    gyro_bias_body[0] = (long)(((float)gyro_bias_body[0] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[1] = (long)(((float)gyro_bias_body[1] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[2] = (long)(((float)gyro_bias_body[2] * GYRO_SF) / 1073741824.f);
#else
    gyro_bias_body[0] = (long)(((long long)gyro_bias_body[0] * GYRO_SF) >> 30);
 80018fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018fc:	17da      	asrs	r2, r3, #31
 80018fe:	613b      	str	r3, [r7, #16]
 8001900:	617a      	str	r2, [r7, #20]
 8001902:	4b62      	ldr	r3, [pc, #392]	@ (8001a8c <dmp_set_gyro_bias+0x210>)
 8001904:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001908:	460a      	mov	r2, r1
 800190a:	fb03 f202 	mul.w	r2, r3, r2
 800190e:	2300      	movs	r3, #0
 8001910:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8001914:	4601      	mov	r1, r0
 8001916:	fb01 f303 	mul.w	r3, r1, r3
 800191a:	4413      	add	r3, r2
 800191c:	4a5b      	ldr	r2, [pc, #364]	@ (8001a8c <dmp_set_gyro_bias+0x210>)
 800191e:	6939      	ldr	r1, [r7, #16]
 8001920:	fba1 ab02 	umull	sl, fp, r1, r2
 8001924:	445b      	add	r3, fp
 8001926:	469b      	mov	fp, r3
 8001928:	f04f 0200 	mov.w	r2, #0
 800192c:	f04f 0300 	mov.w	r3, #0
 8001930:	ea4f 729a 	mov.w	r2, sl, lsr #30
 8001934:	ea42 028b 	orr.w	r2, r2, fp, lsl #2
 8001938:	ea4f 73ab 	mov.w	r3, fp, asr #30
 800193c:	4613      	mov	r3, r2
 800193e:	627b      	str	r3, [r7, #36]	@ 0x24
    gyro_bias_body[1] = (long)(((long long)gyro_bias_body[1] * GYRO_SF) >> 30);
 8001940:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001942:	17da      	asrs	r2, r3, #31
 8001944:	60bb      	str	r3, [r7, #8]
 8001946:	60fa      	str	r2, [r7, #12]
 8001948:	4b50      	ldr	r3, [pc, #320]	@ (8001a8c <dmp_set_gyro_bias+0x210>)
 800194a:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800194e:	465a      	mov	r2, fp
 8001950:	fb03 f202 	mul.w	r2, r3, r2
 8001954:	2300      	movs	r3, #0
 8001956:	4651      	mov	r1, sl
 8001958:	fb01 f303 	mul.w	r3, r1, r3
 800195c:	4413      	add	r3, r2
 800195e:	4a4b      	ldr	r2, [pc, #300]	@ (8001a8c <dmp_set_gyro_bias+0x210>)
 8001960:	4651      	mov	r1, sl
 8001962:	fba1 8902 	umull	r8, r9, r1, r2
 8001966:	444b      	add	r3, r9
 8001968:	4699      	mov	r9, r3
 800196a:	f04f 0200 	mov.w	r2, #0
 800196e:	f04f 0300 	mov.w	r3, #0
 8001972:	ea4f 7298 	mov.w	r2, r8, lsr #30
 8001976:	ea42 0289 	orr.w	r2, r2, r9, lsl #2
 800197a:	ea4f 73a9 	mov.w	r3, r9, asr #30
 800197e:	4613      	mov	r3, r2
 8001980:	62bb      	str	r3, [r7, #40]	@ 0x28
    gyro_bias_body[2] = (long)(((long long)gyro_bias_body[2] * GYRO_SF) >> 30);
 8001982:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001984:	17da      	asrs	r2, r3, #31
 8001986:	603b      	str	r3, [r7, #0]
 8001988:	607a      	str	r2, [r7, #4]
 800198a:	4b40      	ldr	r3, [pc, #256]	@ (8001a8c <dmp_set_gyro_bias+0x210>)
 800198c:	e9d7 8900 	ldrd	r8, r9, [r7]
 8001990:	464a      	mov	r2, r9
 8001992:	fb03 f202 	mul.w	r2, r3, r2
 8001996:	2300      	movs	r3, #0
 8001998:	4641      	mov	r1, r8
 800199a:	fb01 f303 	mul.w	r3, r1, r3
 800199e:	4413      	add	r3, r2
 80019a0:	4a3a      	ldr	r2, [pc, #232]	@ (8001a8c <dmp_set_gyro_bias+0x210>)
 80019a2:	4641      	mov	r1, r8
 80019a4:	fba1 4502 	umull	r4, r5, r1, r2
 80019a8:	442b      	add	r3, r5
 80019aa:	461d      	mov	r5, r3
 80019ac:	f04f 0200 	mov.w	r2, #0
 80019b0:	f04f 0300 	mov.w	r3, #0
 80019b4:	0fa2      	lsrs	r2, r4, #30
 80019b6:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 80019ba:	17ab      	asrs	r3, r5, #30
 80019bc:	4613      	mov	r3, r2
 80019be:	62fb      	str	r3, [r7, #44]	@ 0x2c
#endif

    regs[0] = (unsigned char)((gyro_bias_body[0] >> 24) & 0xFF);
 80019c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019c2:	161b      	asrs	r3, r3, #24
 80019c4:	b2db      	uxtb	r3, r3
 80019c6:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[0] >> 16) & 0xFF);
 80019ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019cc:	141b      	asrs	r3, r3, #16
 80019ce:	b2db      	uxtb	r3, r3
 80019d0:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[0] >> 8) & 0xFF);
 80019d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019d6:	121b      	asrs	r3, r3, #8
 80019d8:	b2db      	uxtb	r3, r3
 80019da:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[0] & 0xFF);
 80019de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019e0:	b2db      	uxtb	r3, r3
 80019e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (mpu_write_mem(D_EXT_GYRO_BIAS_X, 4, regs))
 80019e6:	f107 0320 	add.w	r3, r7, #32
 80019ea:	461a      	mov	r2, r3
 80019ec:	2104      	movs	r1, #4
 80019ee:	f44f 7074 	mov.w	r0, #976	@ 0x3d0
 80019f2:	f004 f957 	bl	8005ca4 <mpu_write_mem>
 80019f6:	4603      	mov	r3, r0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d002      	beq.n	8001a02 <dmp_set_gyro_bias+0x186>
        return -1;
 80019fc:	f04f 33ff 	mov.w	r3, #4294967295
 8001a00:	e03c      	b.n	8001a7c <dmp_set_gyro_bias+0x200>

    regs[0] = (unsigned char)((gyro_bias_body[1] >> 24) & 0xFF);
 8001a02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a04:	161b      	asrs	r3, r3, #24
 8001a06:	b2db      	uxtb	r3, r3
 8001a08:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[1] >> 16) & 0xFF);
 8001a0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a0e:	141b      	asrs	r3, r3, #16
 8001a10:	b2db      	uxtb	r3, r3
 8001a12:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[1] >> 8) & 0xFF);
 8001a16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a18:	121b      	asrs	r3, r3, #8
 8001a1a:	b2db      	uxtb	r3, r3
 8001a1c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[1] & 0xFF);
 8001a20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a22:	b2db      	uxtb	r3, r3
 8001a24:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (mpu_write_mem(D_EXT_GYRO_BIAS_Y, 4, regs))
 8001a28:	f107 0320 	add.w	r3, r7, #32
 8001a2c:	461a      	mov	r2, r3
 8001a2e:	2104      	movs	r1, #4
 8001a30:	f44f 7075 	mov.w	r0, #980	@ 0x3d4
 8001a34:	f004 f936 	bl	8005ca4 <mpu_write_mem>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d002      	beq.n	8001a44 <dmp_set_gyro_bias+0x1c8>
        return -1;
 8001a3e:	f04f 33ff 	mov.w	r3, #4294967295
 8001a42:	e01b      	b.n	8001a7c <dmp_set_gyro_bias+0x200>

    regs[0] = (unsigned char)((gyro_bias_body[2] >> 24) & 0xFF);
 8001a44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a46:	161b      	asrs	r3, r3, #24
 8001a48:	b2db      	uxtb	r3, r3
 8001a4a:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[2] >> 16) & 0xFF);
 8001a4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a50:	141b      	asrs	r3, r3, #16
 8001a52:	b2db      	uxtb	r3, r3
 8001a54:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[2] >> 8) & 0xFF);
 8001a58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a5a:	121b      	asrs	r3, r3, #8
 8001a5c:	b2db      	uxtb	r3, r3
 8001a5e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[2] & 0xFF);
 8001a62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a64:	b2db      	uxtb	r3, r3
 8001a66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    return mpu_write_mem(D_EXT_GYRO_BIAS_Z, 4, regs);
 8001a6a:	f107 0320 	add.w	r3, r7, #32
 8001a6e:	461a      	mov	r2, r3
 8001a70:	2104      	movs	r1, #4
 8001a72:	f44f 7076 	mov.w	r0, #984	@ 0x3d8
 8001a76:	f004 f915 	bl	8005ca4 <mpu_write_mem>
 8001a7a:	4603      	mov	r3, r0
}
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	3730      	adds	r7, #48	@ 0x30
 8001a80:	46bd      	mov	sp, r7
 8001a82:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001a86:	bf00      	nop
 8001a88:	20000270 	.word	0x20000270
 8001a8c:	02cae309 	.word	0x02cae309

08001a90 <dmp_set_accel_bias>:
 *  These biases will be removed from the DMP 6-axis quaternion.
 *  @param[in]  bias    Accel biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_accel_bias(long *bias)
{
 8001a90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a94:	b094      	sub	sp, #80	@ 0x50
 8001a96:	af00      	add	r7, sp, #0
 8001a98:	6278      	str	r0, [r7, #36]	@ 0x24
    long accel_bias_body[3];
    unsigned char regs[12];
    long long accel_sf;
    unsigned short accel_sens;

    mpu_get_accel_sens(&accel_sens);
 8001a9a:	f107 032e 	add.w	r3, r7, #46	@ 0x2e
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f003 f836 	bl	8004b10 <mpu_get_accel_sens>
    accel_sf = (long long)accel_sens << 15;
 8001aa4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001aa6:	b29b      	uxth	r3, r3
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	613b      	str	r3, [r7, #16]
 8001aac:	617a      	str	r2, [r7, #20]
 8001aae:	f04f 0200 	mov.w	r2, #0
 8001ab2:	f04f 0300 	mov.w	r3, #0
 8001ab6:	6979      	ldr	r1, [r7, #20]
 8001ab8:	03cb      	lsls	r3, r1, #15
 8001aba:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001abe:	4684      	mov	ip, r0
 8001ac0:	ea43 435c 	orr.w	r3, r3, ip, lsr #17
 8001ac4:	4601      	mov	r1, r0
 8001ac6:	03ca      	lsls	r2, r1, #15
 8001ac8:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    //__no_operation();

    accel_bias_body[0] = bias[dmp.orient & 3];
 8001acc:	4b71      	ldr	r3, [pc, #452]	@ (8001c94 <dmp_set_accel_bias+0x204>)
 8001ace:	891b      	ldrh	r3, [r3, #8]
 8001ad0:	f003 0303 	and.w	r3, r3, #3
 8001ad4:	009b      	lsls	r3, r3, #2
 8001ad6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ad8:	4413      	add	r3, r2
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (dmp.orient & 4)
 8001ade:	4b6d      	ldr	r3, [pc, #436]	@ (8001c94 <dmp_set_accel_bias+0x204>)
 8001ae0:	891b      	ldrh	r3, [r3, #8]
 8001ae2:	f003 0304 	and.w	r3, r3, #4
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d002      	beq.n	8001af0 <dmp_set_accel_bias+0x60>
        accel_bias_body[0] *= -1;
 8001aea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001aec:	425b      	negs	r3, r3
 8001aee:	63fb      	str	r3, [r7, #60]	@ 0x3c
    accel_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 8001af0:	4b68      	ldr	r3, [pc, #416]	@ (8001c94 <dmp_set_accel_bias+0x204>)
 8001af2:	891b      	ldrh	r3, [r3, #8]
 8001af4:	08db      	lsrs	r3, r3, #3
 8001af6:	b29b      	uxth	r3, r3
 8001af8:	f003 0303 	and.w	r3, r3, #3
 8001afc:	009b      	lsls	r3, r3, #2
 8001afe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b00:	4413      	add	r3, r2
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	643b      	str	r3, [r7, #64]	@ 0x40
    if (dmp.orient & 0x20)
 8001b06:	4b63      	ldr	r3, [pc, #396]	@ (8001c94 <dmp_set_accel_bias+0x204>)
 8001b08:	891b      	ldrh	r3, [r3, #8]
 8001b0a:	f003 0320 	and.w	r3, r3, #32
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d002      	beq.n	8001b18 <dmp_set_accel_bias+0x88>
        accel_bias_body[1] *= -1;
 8001b12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b14:	425b      	negs	r3, r3
 8001b16:	643b      	str	r3, [r7, #64]	@ 0x40
    accel_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 8001b18:	4b5e      	ldr	r3, [pc, #376]	@ (8001c94 <dmp_set_accel_bias+0x204>)
 8001b1a:	891b      	ldrh	r3, [r3, #8]
 8001b1c:	099b      	lsrs	r3, r3, #6
 8001b1e:	b29b      	uxth	r3, r3
 8001b20:	f003 0303 	and.w	r3, r3, #3
 8001b24:	009b      	lsls	r3, r3, #2
 8001b26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b28:	4413      	add	r3, r2
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	647b      	str	r3, [r7, #68]	@ 0x44
    if (dmp.orient & 0x100)
 8001b2e:	4b59      	ldr	r3, [pc, #356]	@ (8001c94 <dmp_set_accel_bias+0x204>)
 8001b30:	891b      	ldrh	r3, [r3, #8]
 8001b32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d002      	beq.n	8001b40 <dmp_set_accel_bias+0xb0>
        accel_bias_body[2] *= -1;
 8001b3a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b3c:	425b      	negs	r3, r3
 8001b3e:	647b      	str	r3, [r7, #68]	@ 0x44
#ifdef EMPL_NO_64BIT
    accel_bias_body[0] = (long)(((float)accel_bias_body[0] * accel_sf) / 1073741824.f);
    accel_bias_body[1] = (long)(((float)accel_bias_body[1] * accel_sf) / 1073741824.f);
    accel_bias_body[2] = (long)(((float)accel_bias_body[2] * accel_sf) / 1073741824.f);
#else
    accel_bias_body[0] = (long)(((long long)accel_bias_body[0] * accel_sf) >> 30);
 8001b40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001b42:	17da      	asrs	r2, r3, #31
 8001b44:	61bb      	str	r3, [r7, #24]
 8001b46:	61fa      	str	r2, [r7, #28]
 8001b48:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001b4a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001b4e:	460a      	mov	r2, r1
 8001b50:	fb02 f203 	mul.w	r2, r2, r3
 8001b54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001b56:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8001b5a:	4601      	mov	r1, r0
 8001b5c:	fb01 f303 	mul.w	r3, r1, r3
 8001b60:	4413      	add	r3, r2
 8001b62:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001b64:	69b9      	ldr	r1, [r7, #24]
 8001b66:	fba2 ab01 	umull	sl, fp, r2, r1
 8001b6a:	445b      	add	r3, fp
 8001b6c:	469b      	mov	fp, r3
 8001b6e:	f04f 0200 	mov.w	r2, #0
 8001b72:	f04f 0300 	mov.w	r3, #0
 8001b76:	ea4f 729a 	mov.w	r2, sl, lsr #30
 8001b7a:	ea42 028b 	orr.w	r2, r2, fp, lsl #2
 8001b7e:	ea4f 73ab 	mov.w	r3, fp, asr #30
 8001b82:	4613      	mov	r3, r2
 8001b84:	63fb      	str	r3, [r7, #60]	@ 0x3c
    accel_bias_body[1] = (long)(((long long)accel_bias_body[1] * accel_sf) >> 30);
 8001b86:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b88:	17da      	asrs	r2, r3, #31
 8001b8a:	60bb      	str	r3, [r7, #8]
 8001b8c:	60fa      	str	r2, [r7, #12]
 8001b8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001b90:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001b94:	465a      	mov	r2, fp
 8001b96:	fb02 f203 	mul.w	r2, r2, r3
 8001b9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001b9c:	4651      	mov	r1, sl
 8001b9e:	fb01 f303 	mul.w	r3, r1, r3
 8001ba2:	4413      	add	r3, r2
 8001ba4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001ba6:	4651      	mov	r1, sl
 8001ba8:	fba2 8901 	umull	r8, r9, r2, r1
 8001bac:	444b      	add	r3, r9
 8001bae:	4699      	mov	r9, r3
 8001bb0:	f04f 0200 	mov.w	r2, #0
 8001bb4:	f04f 0300 	mov.w	r3, #0
 8001bb8:	ea4f 7298 	mov.w	r2, r8, lsr #30
 8001bbc:	ea42 0289 	orr.w	r2, r2, r9, lsl #2
 8001bc0:	ea4f 73a9 	mov.w	r3, r9, asr #30
 8001bc4:	4613      	mov	r3, r2
 8001bc6:	643b      	str	r3, [r7, #64]	@ 0x40
    accel_bias_body[2] = (long)(((long long)accel_bias_body[2] * accel_sf) >> 30);
 8001bc8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001bca:	17da      	asrs	r2, r3, #31
 8001bcc:	603b      	str	r3, [r7, #0]
 8001bce:	607a      	str	r2, [r7, #4]
 8001bd0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001bd2:	e9d7 8900 	ldrd	r8, r9, [r7]
 8001bd6:	464a      	mov	r2, r9
 8001bd8:	fb02 f203 	mul.w	r2, r2, r3
 8001bdc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001bde:	4641      	mov	r1, r8
 8001be0:	fb01 f303 	mul.w	r3, r1, r3
 8001be4:	4413      	add	r3, r2
 8001be6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001be8:	4641      	mov	r1, r8
 8001bea:	fba2 4501 	umull	r4, r5, r2, r1
 8001bee:	442b      	add	r3, r5
 8001bf0:	461d      	mov	r5, r3
 8001bf2:	f04f 0200 	mov.w	r2, #0
 8001bf6:	f04f 0300 	mov.w	r3, #0
 8001bfa:	0fa2      	lsrs	r2, r4, #30
 8001bfc:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 8001c00:	17ab      	asrs	r3, r5, #30
 8001c02:	4613      	mov	r3, r2
 8001c04:	647b      	str	r3, [r7, #68]	@ 0x44
#endif

    regs[0] = (unsigned char)((accel_bias_body[0] >> 24) & 0xFF);
 8001c06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001c08:	161b      	asrs	r3, r3, #24
 8001c0a:	b2db      	uxtb	r3, r3
 8001c0c:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    regs[1] = (unsigned char)((accel_bias_body[0] >> 16) & 0xFF);
 8001c10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001c12:	141b      	asrs	r3, r3, #16
 8001c14:	b2db      	uxtb	r3, r3
 8001c16:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    regs[2] = (unsigned char)((accel_bias_body[0] >> 8) & 0xFF);
 8001c1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001c1c:	121b      	asrs	r3, r3, #8
 8001c1e:	b2db      	uxtb	r3, r3
 8001c20:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
    regs[3] = (unsigned char)(accel_bias_body[0] & 0xFF);
 8001c24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001c26:	b2db      	uxtb	r3, r3
 8001c28:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    regs[4] = (unsigned char)((accel_bias_body[1] >> 24) & 0xFF);
 8001c2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c2e:	161b      	asrs	r3, r3, #24
 8001c30:	b2db      	uxtb	r3, r3
 8001c32:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    regs[5] = (unsigned char)((accel_bias_body[1] >> 16) & 0xFF);
 8001c36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c38:	141b      	asrs	r3, r3, #16
 8001c3a:	b2db      	uxtb	r3, r3
 8001c3c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    regs[6] = (unsigned char)((accel_bias_body[1] >> 8) & 0xFF);
 8001c40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c42:	121b      	asrs	r3, r3, #8
 8001c44:	b2db      	uxtb	r3, r3
 8001c46:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    regs[7] = (unsigned char)(accel_bias_body[1] & 0xFF);
 8001c4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c4c:	b2db      	uxtb	r3, r3
 8001c4e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    regs[8] = (unsigned char)((accel_bias_body[2] >> 24) & 0xFF);
 8001c52:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001c54:	161b      	asrs	r3, r3, #24
 8001c56:	b2db      	uxtb	r3, r3
 8001c58:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
    regs[9] = (unsigned char)((accel_bias_body[2] >> 16) & 0xFF);
 8001c5c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001c5e:	141b      	asrs	r3, r3, #16
 8001c60:	b2db      	uxtb	r3, r3
 8001c62:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
    regs[10] = (unsigned char)((accel_bias_body[2] >> 8) & 0xFF);
 8001c66:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001c68:	121b      	asrs	r3, r3, #8
 8001c6a:	b2db      	uxtb	r3, r3
 8001c6c:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
    regs[11] = (unsigned char)(accel_bias_body[2] & 0xFF);
 8001c70:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001c72:	b2db      	uxtb	r3, r3
 8001c74:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    return mpu_write_mem(D_ACCEL_BIAS, 12, regs);
 8001c78:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001c7c:	461a      	mov	r2, r3
 8001c7e:	210c      	movs	r1, #12
 8001c80:	f44f 7025 	mov.w	r0, #660	@ 0x294
 8001c84:	f004 f80e 	bl	8005ca4 <mpu_write_mem>
 8001c88:	4603      	mov	r3, r0
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	3750      	adds	r7, #80	@ 0x50
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001c94:	20000270 	.word	0x20000270

08001c98 <dmp_set_fifo_rate>:
 *  Only used when DMP is on.
 *  @param[in]  rate    Desired fifo rate (Hz).
 *  @return     0 if successful.
 */
int dmp_set_fifo_rate(unsigned short rate)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b088      	sub	sp, #32
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	80fb      	strh	r3, [r7, #6]
    const unsigned char regs_end[12] = {DINAFE, DINAF2, DINAAB,
 8001ca2:	4a1f      	ldr	r2, [pc, #124]	@ (8001d20 <dmp_set_fifo_rate+0x88>)
 8001ca4:	f107 0310 	add.w	r3, r7, #16
 8001ca8:	ca07      	ldmia	r2, {r0, r1, r2}
 8001caa:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        0xc4, DINAAA, DINAF1, DINADF, DINADF, 0xBB, 0xAF, DINADF, DINADF};
    unsigned short div;
    unsigned char tmp[8];

    if (rate > DMP_SAMPLE_RATE)
 8001cae:	88fb      	ldrh	r3, [r7, #6]
 8001cb0:	2bc8      	cmp	r3, #200	@ 0xc8
 8001cb2:	d902      	bls.n	8001cba <dmp_set_fifo_rate+0x22>
        return -1;
 8001cb4:	f04f 33ff 	mov.w	r3, #4294967295
 8001cb8:	e02e      	b.n	8001d18 <dmp_set_fifo_rate+0x80>
    div = DMP_SAMPLE_RATE / rate - 1;
 8001cba:	88fb      	ldrh	r3, [r7, #6]
 8001cbc:	22c8      	movs	r2, #200	@ 0xc8
 8001cbe:	fb92 f3f3 	sdiv	r3, r2, r3
 8001cc2:	b29b      	uxth	r3, r3
 8001cc4:	3b01      	subs	r3, #1
 8001cc6:	83fb      	strh	r3, [r7, #30]
    tmp[0] = (unsigned char)((div >> 8) & 0xFF);
 8001cc8:	8bfb      	ldrh	r3, [r7, #30]
 8001cca:	0a1b      	lsrs	r3, r3, #8
 8001ccc:	b29b      	uxth	r3, r3
 8001cce:	b2db      	uxtb	r3, r3
 8001cd0:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(div & 0xFF);
 8001cd2:	8bfb      	ldrh	r3, [r7, #30]
 8001cd4:	b2db      	uxtb	r3, r3
 8001cd6:	727b      	strb	r3, [r7, #9]
    if (mpu_write_mem(D_0_22, 2, tmp))
 8001cd8:	f107 0308 	add.w	r3, r7, #8
 8001cdc:	461a      	mov	r2, r3
 8001cde:	2102      	movs	r1, #2
 8001ce0:	f240 2016 	movw	r0, #534	@ 0x216
 8001ce4:	f003 ffde 	bl	8005ca4 <mpu_write_mem>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d002      	beq.n	8001cf4 <dmp_set_fifo_rate+0x5c>
        return -1;
 8001cee:	f04f 33ff 	mov.w	r3, #4294967295
 8001cf2:	e011      	b.n	8001d18 <dmp_set_fifo_rate+0x80>
    if (mpu_write_mem(CFG_6, 12, (unsigned char*)regs_end))
 8001cf4:	f107 0310 	add.w	r3, r7, #16
 8001cf8:	461a      	mov	r2, r3
 8001cfa:	210c      	movs	r1, #12
 8001cfc:	f640 20c1 	movw	r0, #2753	@ 0xac1
 8001d00:	f003 ffd0 	bl	8005ca4 <mpu_write_mem>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d002      	beq.n	8001d10 <dmp_set_fifo_rate+0x78>
        return -1;
 8001d0a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d0e:	e003      	b.n	8001d18 <dmp_set_fifo_rate+0x80>

    dmp.fifo_rate = rate;
 8001d10:	4a04      	ldr	r2, [pc, #16]	@ (8001d24 <dmp_set_fifo_rate+0x8c>)
 8001d12:	88fb      	ldrh	r3, [r7, #6]
 8001d14:	8193      	strh	r3, [r2, #12]
    return 0;
 8001d16:	2300      	movs	r3, #0
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	3720      	adds	r7, #32
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}
 8001d20:	0800eea8 	.word	0x0800eea8
 8001d24:	20000270 	.word	0x20000270

08001d28 <dmp_set_tap_thresh>:
 *  @param[in]  axis    1, 2, and 4 for XYZ accel, respectively.
 *  @param[in]  thresh  Tap threshold, in mg/ms.
 *  @return     0 if successful.
 */
int dmp_set_tap_thresh(unsigned char axis, unsigned short thresh)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b086      	sub	sp, #24
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	4603      	mov	r3, r0
 8001d30:	460a      	mov	r2, r1
 8001d32:	71fb      	strb	r3, [r7, #7]
 8001d34:	4613      	mov	r3, r2
 8001d36:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[4], accel_fsr;
    float scaled_thresh;
    unsigned short dmp_thresh, dmp_thresh_2;
    if (!(axis & TAP_XYZ) || thresh > 1600)
 8001d38:	79fb      	ldrb	r3, [r7, #7]
 8001d3a:	f003 0307 	and.w	r3, r3, #7
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d003      	beq.n	8001d4a <dmp_set_tap_thresh+0x22>
 8001d42:	88bb      	ldrh	r3, [r7, #4]
 8001d44:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8001d48:	d902      	bls.n	8001d50 <dmp_set_tap_thresh+0x28>
        return -1;
 8001d4a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d4e:	e107      	b.n	8001f60 <dmp_set_tap_thresh+0x238>

    scaled_thresh = (float)thresh / DMP_SAMPLE_RATE;
 8001d50:	88bb      	ldrh	r3, [r7, #4]
 8001d52:	4618      	mov	r0, r3
 8001d54:	f7ff f82a 	bl	8000dac <__aeabi_ui2f>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	4983      	ldr	r1, [pc, #524]	@ (8001f68 <dmp_set_tap_thresh+0x240>)
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	f7ff f931 	bl	8000fc4 <__aeabi_fdiv>
 8001d62:	4603      	mov	r3, r0
 8001d64:	613b      	str	r3, [r7, #16]

    mpu_get_accel_fsr(&accel_fsr);
 8001d66:	f107 030b 	add.w	r3, r7, #11
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f002 fcee 	bl	800474c <mpu_get_accel_fsr>
    switch (accel_fsr) {
 8001d70:	7afb      	ldrb	r3, [r7, #11]
 8001d72:	3b02      	subs	r3, #2
 8001d74:	2b0e      	cmp	r3, #14
 8001d76:	d879      	bhi.n	8001e6c <dmp_set_tap_thresh+0x144>
 8001d78:	a201      	add	r2, pc, #4	@ (adr r2, 8001d80 <dmp_set_tap_thresh+0x58>)
 8001d7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d7e:	bf00      	nop
 8001d80:	08001dbd 	.word	0x08001dbd
 8001d84:	08001e6d 	.word	0x08001e6d
 8001d88:	08001de9 	.word	0x08001de9
 8001d8c:	08001e6d 	.word	0x08001e6d
 8001d90:	08001e6d 	.word	0x08001e6d
 8001d94:	08001e6d 	.word	0x08001e6d
 8001d98:	08001e15 	.word	0x08001e15
 8001d9c:	08001e6d 	.word	0x08001e6d
 8001da0:	08001e6d 	.word	0x08001e6d
 8001da4:	08001e6d 	.word	0x08001e6d
 8001da8:	08001e6d 	.word	0x08001e6d
 8001dac:	08001e6d 	.word	0x08001e6d
 8001db0:	08001e6d 	.word	0x08001e6d
 8001db4:	08001e6d 	.word	0x08001e6d
 8001db8:	08001e41 	.word	0x08001e41
    case 2:
        dmp_thresh = (unsigned short)(scaled_thresh * 16384);
 8001dbc:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8001dc0:	6938      	ldr	r0, [r7, #16]
 8001dc2:	f7ff f84b 	bl	8000e5c <__aeabi_fmul>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f7ff fa33 	bl	8001234 <__aeabi_f2uiz>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 12288);
 8001dd2:	4966      	ldr	r1, [pc, #408]	@ (8001f6c <dmp_set_tap_thresh+0x244>)
 8001dd4:	6938      	ldr	r0, [r7, #16]
 8001dd6:	f7ff f841 	bl	8000e5c <__aeabi_fmul>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f7ff fa29 	bl	8001234 <__aeabi_f2uiz>
 8001de2:	4603      	mov	r3, r0
 8001de4:	82bb      	strh	r3, [r7, #20]
        break;
 8001de6:	e044      	b.n	8001e72 <dmp_set_tap_thresh+0x14a>
    case 4:
        dmp_thresh = (unsigned short)(scaled_thresh * 8192);
 8001de8:	f04f 418c 	mov.w	r1, #1174405120	@ 0x46000000
 8001dec:	6938      	ldr	r0, [r7, #16]
 8001dee:	f7ff f835 	bl	8000e5c <__aeabi_fmul>
 8001df2:	4603      	mov	r3, r0
 8001df4:	4618      	mov	r0, r3
 8001df6:	f7ff fa1d 	bl	8001234 <__aeabi_f2uiz>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 6144);
 8001dfe:	495c      	ldr	r1, [pc, #368]	@ (8001f70 <dmp_set_tap_thresh+0x248>)
 8001e00:	6938      	ldr	r0, [r7, #16]
 8001e02:	f7ff f82b 	bl	8000e5c <__aeabi_fmul>
 8001e06:	4603      	mov	r3, r0
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f7ff fa13 	bl	8001234 <__aeabi_f2uiz>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	82bb      	strh	r3, [r7, #20]
        break;
 8001e12:	e02e      	b.n	8001e72 <dmp_set_tap_thresh+0x14a>
    case 8:
        dmp_thresh = (unsigned short)(scaled_thresh * 4096);
 8001e14:	f04f 418b 	mov.w	r1, #1166016512	@ 0x45800000
 8001e18:	6938      	ldr	r0, [r7, #16]
 8001e1a:	f7ff f81f 	bl	8000e5c <__aeabi_fmul>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	4618      	mov	r0, r3
 8001e22:	f7ff fa07 	bl	8001234 <__aeabi_f2uiz>
 8001e26:	4603      	mov	r3, r0
 8001e28:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 3072);
 8001e2a:	4952      	ldr	r1, [pc, #328]	@ (8001f74 <dmp_set_tap_thresh+0x24c>)
 8001e2c:	6938      	ldr	r0, [r7, #16]
 8001e2e:	f7ff f815 	bl	8000e5c <__aeabi_fmul>
 8001e32:	4603      	mov	r3, r0
 8001e34:	4618      	mov	r0, r3
 8001e36:	f7ff f9fd 	bl	8001234 <__aeabi_f2uiz>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	82bb      	strh	r3, [r7, #20]
        break;
 8001e3e:	e018      	b.n	8001e72 <dmp_set_tap_thresh+0x14a>
    case 16:
        dmp_thresh = (unsigned short)(scaled_thresh * 2048);
 8001e40:	f04f 418a 	mov.w	r1, #1157627904	@ 0x45000000
 8001e44:	6938      	ldr	r0, [r7, #16]
 8001e46:	f7ff f809 	bl	8000e5c <__aeabi_fmul>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f7ff f9f1 	bl	8001234 <__aeabi_f2uiz>
 8001e52:	4603      	mov	r3, r0
 8001e54:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 1536);
 8001e56:	4948      	ldr	r1, [pc, #288]	@ (8001f78 <dmp_set_tap_thresh+0x250>)
 8001e58:	6938      	ldr	r0, [r7, #16]
 8001e5a:	f7fe ffff 	bl	8000e5c <__aeabi_fmul>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	4618      	mov	r0, r3
 8001e62:	f7ff f9e7 	bl	8001234 <__aeabi_f2uiz>
 8001e66:	4603      	mov	r3, r0
 8001e68:	82bb      	strh	r3, [r7, #20]
        break;
 8001e6a:	e002      	b.n	8001e72 <dmp_set_tap_thresh+0x14a>
    default:
        return -1;
 8001e6c:	f04f 33ff 	mov.w	r3, #4294967295
 8001e70:	e076      	b.n	8001f60 <dmp_set_tap_thresh+0x238>
    }
    tmp[0] = (unsigned char)(dmp_thresh >> 8);
 8001e72:	8afb      	ldrh	r3, [r7, #22]
 8001e74:	0a1b      	lsrs	r3, r3, #8
 8001e76:	b29b      	uxth	r3, r3
 8001e78:	b2db      	uxtb	r3, r3
 8001e7a:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_thresh & 0xFF);
 8001e7c:	8afb      	ldrh	r3, [r7, #22]
 8001e7e:	b2db      	uxtb	r3, r3
 8001e80:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)(dmp_thresh_2 >> 8);
 8001e82:	8abb      	ldrh	r3, [r7, #20]
 8001e84:	0a1b      	lsrs	r3, r3, #8
 8001e86:	b29b      	uxth	r3, r3
 8001e88:	b2db      	uxtb	r3, r3
 8001e8a:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(dmp_thresh_2 & 0xFF);
 8001e8c:	8abb      	ldrh	r3, [r7, #20]
 8001e8e:	b2db      	uxtb	r3, r3
 8001e90:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X) {
 8001e92:	79fb      	ldrb	r3, [r7, #7]
 8001e94:	f003 0301 	and.w	r3, r3, #1
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d01c      	beq.n	8001ed6 <dmp_set_tap_thresh+0x1ae>
        if (mpu_write_mem(DMP_TAP_THX, 2, tmp))
 8001e9c:	f107 030c 	add.w	r3, r7, #12
 8001ea0:	461a      	mov	r2, r3
 8001ea2:	2102      	movs	r1, #2
 8001ea4:	f44f 70ea 	mov.w	r0, #468	@ 0x1d4
 8001ea8:	f003 fefc 	bl	8005ca4 <mpu_write_mem>
 8001eac:	4603      	mov	r3, r0
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d002      	beq.n	8001eb8 <dmp_set_tap_thresh+0x190>
            return -1;
 8001eb2:	f04f 33ff 	mov.w	r3, #4294967295
 8001eb6:	e053      	b.n	8001f60 <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_36, 2, tmp+2))
 8001eb8:	f107 030c 	add.w	r3, r7, #12
 8001ebc:	3302      	adds	r3, #2
 8001ebe:	461a      	mov	r2, r3
 8001ec0:	2102      	movs	r1, #2
 8001ec2:	f44f 7092 	mov.w	r0, #292	@ 0x124
 8001ec6:	f003 feed 	bl	8005ca4 <mpu_write_mem>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d002      	beq.n	8001ed6 <dmp_set_tap_thresh+0x1ae>
            return -1;
 8001ed0:	f04f 33ff 	mov.w	r3, #4294967295
 8001ed4:	e044      	b.n	8001f60 <dmp_set_tap_thresh+0x238>
    }
    if (axis & TAP_Y) {
 8001ed6:	79fb      	ldrb	r3, [r7, #7]
 8001ed8:	f003 0302 	and.w	r3, r3, #2
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d01c      	beq.n	8001f1a <dmp_set_tap_thresh+0x1f2>
        if (mpu_write_mem(DMP_TAP_THY, 2, tmp))
 8001ee0:	f107 030c 	add.w	r3, r7, #12
 8001ee4:	461a      	mov	r2, r3
 8001ee6:	2102      	movs	r1, #2
 8001ee8:	f44f 70ec 	mov.w	r0, #472	@ 0x1d8
 8001eec:	f003 feda 	bl	8005ca4 <mpu_write_mem>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d002      	beq.n	8001efc <dmp_set_tap_thresh+0x1d4>
            return -1;
 8001ef6:	f04f 33ff 	mov.w	r3, #4294967295
 8001efa:	e031      	b.n	8001f60 <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_40, 2, tmp+2))
 8001efc:	f107 030c 	add.w	r3, r7, #12
 8001f00:	3302      	adds	r3, #2
 8001f02:	461a      	mov	r2, r3
 8001f04:	2102      	movs	r1, #2
 8001f06:	f44f 7094 	mov.w	r0, #296	@ 0x128
 8001f0a:	f003 fecb 	bl	8005ca4 <mpu_write_mem>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d002      	beq.n	8001f1a <dmp_set_tap_thresh+0x1f2>
            return -1;
 8001f14:	f04f 33ff 	mov.w	r3, #4294967295
 8001f18:	e022      	b.n	8001f60 <dmp_set_tap_thresh+0x238>
    }
    if (axis & TAP_Z) {
 8001f1a:	79fb      	ldrb	r3, [r7, #7]
 8001f1c:	f003 0304 	and.w	r3, r3, #4
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d01c      	beq.n	8001f5e <dmp_set_tap_thresh+0x236>
        if (mpu_write_mem(DMP_TAP_THZ, 2, tmp))
 8001f24:	f107 030c 	add.w	r3, r7, #12
 8001f28:	461a      	mov	r2, r3
 8001f2a:	2102      	movs	r1, #2
 8001f2c:	f44f 70ee 	mov.w	r0, #476	@ 0x1dc
 8001f30:	f003 feb8 	bl	8005ca4 <mpu_write_mem>
 8001f34:	4603      	mov	r3, r0
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d002      	beq.n	8001f40 <dmp_set_tap_thresh+0x218>
            return -1;
 8001f3a:	f04f 33ff 	mov.w	r3, #4294967295
 8001f3e:	e00f      	b.n	8001f60 <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_44, 2, tmp+2))
 8001f40:	f107 030c 	add.w	r3, r7, #12
 8001f44:	3302      	adds	r3, #2
 8001f46:	461a      	mov	r2, r3
 8001f48:	2102      	movs	r1, #2
 8001f4a:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001f4e:	f003 fea9 	bl	8005ca4 <mpu_write_mem>
 8001f52:	4603      	mov	r3, r0
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d002      	beq.n	8001f5e <dmp_set_tap_thresh+0x236>
            return -1;
 8001f58:	f04f 33ff 	mov.w	r3, #4294967295
 8001f5c:	e000      	b.n	8001f60 <dmp_set_tap_thresh+0x238>
    }
    return 0;
 8001f5e:	2300      	movs	r3, #0
}
 8001f60:	4618      	mov	r0, r3
 8001f62:	3718      	adds	r7, #24
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd80      	pop	{r7, pc}
 8001f68:	43480000 	.word	0x43480000
 8001f6c:	46400000 	.word	0x46400000
 8001f70:	45c00000 	.word	0x45c00000
 8001f74:	45400000 	.word	0x45400000
 8001f78:	44c00000 	.word	0x44c00000

08001f7c <dmp_set_tap_axes>:
 *  @brief      Set which axes will register a tap.
 *  @param[in]  axis    1, 2, and 4 for XYZ, respectively.
 *  @return     0 if successful.
 */
int dmp_set_tap_axes(unsigned char axis)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b084      	sub	sp, #16
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	4603      	mov	r3, r0
 8001f84:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp = 0;
 8001f86:	2300      	movs	r3, #0
 8001f88:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X)
 8001f8a:	79fb      	ldrb	r3, [r7, #7]
 8001f8c:	f003 0301 	and.w	r3, r3, #1
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d004      	beq.n	8001f9e <dmp_set_tap_axes+0x22>
        tmp |= 0x30;
 8001f94:	7bfb      	ldrb	r3, [r7, #15]
 8001f96:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8001f9a:	b2db      	uxtb	r3, r3
 8001f9c:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Y)
 8001f9e:	79fb      	ldrb	r3, [r7, #7]
 8001fa0:	f003 0302 	and.w	r3, r3, #2
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d004      	beq.n	8001fb2 <dmp_set_tap_axes+0x36>
        tmp |= 0x0C;
 8001fa8:	7bfb      	ldrb	r3, [r7, #15]
 8001faa:	f043 030c 	orr.w	r3, r3, #12
 8001fae:	b2db      	uxtb	r3, r3
 8001fb0:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Z)
 8001fb2:	79fb      	ldrb	r3, [r7, #7]
 8001fb4:	f003 0304 	and.w	r3, r3, #4
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d004      	beq.n	8001fc6 <dmp_set_tap_axes+0x4a>
        tmp |= 0x03;
 8001fbc:	7bfb      	ldrb	r3, [r7, #15]
 8001fbe:	f043 0303 	orr.w	r3, r3, #3
 8001fc2:	b2db      	uxtb	r3, r3
 8001fc4:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_72, 1, &tmp);
 8001fc6:	f107 030f 	add.w	r3, r7, #15
 8001fca:	461a      	mov	r2, r3
 8001fcc:	2101      	movs	r1, #1
 8001fce:	f44f 70a4 	mov.w	r0, #328	@ 0x148
 8001fd2:	f003 fe67 	bl	8005ca4 <mpu_write_mem>
 8001fd6:	4603      	mov	r3, r0
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	3710      	adds	r7, #16
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}

08001fe0 <dmp_set_tap_count>:
 *  @brief      Set minimum number of taps needed for an interrupt.
 *  @param[in]  min_taps    Minimum consecutive taps (1-4).
 *  @return     0 if successful.
 */
int dmp_set_tap_count(unsigned char min_taps)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b084      	sub	sp, #16
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (min_taps < 1)
 8001fea:	79fb      	ldrb	r3, [r7, #7]
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d102      	bne.n	8001ff6 <dmp_set_tap_count+0x16>
        min_taps = 1;
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	71fb      	strb	r3, [r7, #7]
 8001ff4:	e004      	b.n	8002000 <dmp_set_tap_count+0x20>
    else if (min_taps > 4)
 8001ff6:	79fb      	ldrb	r3, [r7, #7]
 8001ff8:	2b04      	cmp	r3, #4
 8001ffa:	d901      	bls.n	8002000 <dmp_set_tap_count+0x20>
        min_taps = 4;
 8001ffc:	2304      	movs	r3, #4
 8001ffe:	71fb      	strb	r3, [r7, #7]

    tmp = min_taps - 1;
 8002000:	79fb      	ldrb	r3, [r7, #7]
 8002002:	3b01      	subs	r3, #1
 8002004:	b2db      	uxtb	r3, r3
 8002006:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_79, 1, &tmp);
 8002008:	f107 030f 	add.w	r3, r7, #15
 800200c:	461a      	mov	r2, r3
 800200e:	2101      	movs	r1, #1
 8002010:	f240 104f 	movw	r0, #335	@ 0x14f
 8002014:	f003 fe46 	bl	8005ca4 <mpu_write_mem>
 8002018:	4603      	mov	r3, r0
}
 800201a:	4618      	mov	r0, r3
 800201c:	3710      	adds	r7, #16
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
	...

08002024 <dmp_set_tap_time>:
 *  @brief      Set length between valid taps.
 *  @param[in]  time    Milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time(unsigned short time)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b084      	sub	sp, #16
 8002028:	af00      	add	r7, sp, #0
 800202a:	4603      	mov	r3, r0
 800202c:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 800202e:	88fb      	ldrh	r3, [r7, #6]
 8002030:	4a0c      	ldr	r2, [pc, #48]	@ (8002064 <dmp_set_tap_time+0x40>)
 8002032:	fba2 2303 	umull	r2, r3, r2, r3
 8002036:	089b      	lsrs	r3, r3, #2
 8002038:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 800203a:	89fb      	ldrh	r3, [r7, #14]
 800203c:	0a1b      	lsrs	r3, r3, #8
 800203e:	b29b      	uxth	r3, r3
 8002040:	b2db      	uxtb	r3, r3
 8002042:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 8002044:	89fb      	ldrh	r3, [r7, #14]
 8002046:	b2db      	uxtb	r3, r3
 8002048:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(DMP_TAPW_MIN, 2, tmp);
 800204a:	f107 030c 	add.w	r3, r7, #12
 800204e:	461a      	mov	r2, r3
 8002050:	2102      	movs	r1, #2
 8002052:	f44f 70ef 	mov.w	r0, #478	@ 0x1de
 8002056:	f003 fe25 	bl	8005ca4 <mpu_write_mem>
 800205a:	4603      	mov	r3, r0
}
 800205c:	4618      	mov	r0, r3
 800205e:	3710      	adds	r7, #16
 8002060:	46bd      	mov	sp, r7
 8002062:	bd80      	pop	{r7, pc}
 8002064:	cccccccd 	.word	0xcccccccd

08002068 <dmp_set_tap_time_multi>:
 *  @brief      Set max time between taps to register as a multi-tap.
 *  @param[in]  time    Max milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time_multi(unsigned short time)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b084      	sub	sp, #16
 800206c:	af00      	add	r7, sp, #0
 800206e:	4603      	mov	r3, r0
 8002070:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 8002072:	88fb      	ldrh	r3, [r7, #6]
 8002074:	4a0c      	ldr	r2, [pc, #48]	@ (80020a8 <dmp_set_tap_time_multi+0x40>)
 8002076:	fba2 2303 	umull	r2, r3, r2, r3
 800207a:	089b      	lsrs	r3, r3, #2
 800207c:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 800207e:	89fb      	ldrh	r3, [r7, #14]
 8002080:	0a1b      	lsrs	r3, r3, #8
 8002082:	b29b      	uxth	r3, r3
 8002084:	b2db      	uxtb	r3, r3
 8002086:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 8002088:	89fb      	ldrh	r3, [r7, #14]
 800208a:	b2db      	uxtb	r3, r3
 800208c:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_218, 2, tmp);
 800208e:	f107 030c 	add.w	r3, r7, #12
 8002092:	461a      	mov	r2, r3
 8002094:	2102      	movs	r1, #2
 8002096:	f44f 70ed 	mov.w	r0, #474	@ 0x1da
 800209a:	f003 fe03 	bl	8005ca4 <mpu_write_mem>
 800209e:	4603      	mov	r3, r0
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	3710      	adds	r7, #16
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}
 80020a8:	cccccccd 	.word	0xcccccccd

080020ac <dmp_set_shake_reject_thresh>:
 *  @param[in]  sf      Gyro scale factor.
 *  @param[in]  thresh  Gyro threshold in dps.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_thresh(long sf, unsigned short thresh)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b084      	sub	sp, #16
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
 80020b4:	460b      	mov	r3, r1
 80020b6:	807b      	strh	r3, [r7, #2]
    unsigned char tmp[4];
    long thresh_scaled = sf / 1000 * thresh;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	4a13      	ldr	r2, [pc, #76]	@ (8002108 <dmp_set_shake_reject_thresh+0x5c>)
 80020bc:	fb82 1203 	smull	r1, r2, r2, r3
 80020c0:	1192      	asrs	r2, r2, #6
 80020c2:	17db      	asrs	r3, r3, #31
 80020c4:	1ad3      	subs	r3, r2, r3
 80020c6:	887a      	ldrh	r2, [r7, #2]
 80020c8:	fb02 f303 	mul.w	r3, r2, r3
 80020cc:	60fb      	str	r3, [r7, #12]
    tmp[0] = (unsigned char)(((long)thresh_scaled >> 24) & 0xFF);
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	161b      	asrs	r3, r3, #24
 80020d2:	b2db      	uxtb	r3, r3
 80020d4:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(((long)thresh_scaled >> 16) & 0xFF);
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	141b      	asrs	r3, r3, #16
 80020da:	b2db      	uxtb	r3, r3
 80020dc:	727b      	strb	r3, [r7, #9]
    tmp[2] = (unsigned char)(((long)thresh_scaled >> 8) & 0xFF);
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	121b      	asrs	r3, r3, #8
 80020e2:	b2db      	uxtb	r3, r3
 80020e4:	72bb      	strb	r3, [r7, #10]
    tmp[3] = (unsigned char)((long)thresh_scaled & 0xFF);
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	b2db      	uxtb	r3, r3
 80020ea:	72fb      	strb	r3, [r7, #11]
    return mpu_write_mem(D_1_92, 4, tmp);
 80020ec:	f107 0308 	add.w	r3, r7, #8
 80020f0:	461a      	mov	r2, r3
 80020f2:	2104      	movs	r1, #4
 80020f4:	f44f 70ae 	mov.w	r0, #348	@ 0x15c
 80020f8:	f003 fdd4 	bl	8005ca4 <mpu_write_mem>
 80020fc:	4603      	mov	r3, r0
}
 80020fe:	4618      	mov	r0, r3
 8002100:	3710      	adds	r7, #16
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}
 8002106:	bf00      	nop
 8002108:	10624dd3 	.word	0x10624dd3

0800210c <dmp_set_shake_reject_time>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_time(unsigned short time)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b084      	sub	sp, #16
 8002110:	af00      	add	r7, sp, #0
 8002112:	4603      	mov	r3, r0
 8002114:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 8002116:	88fb      	ldrh	r3, [r7, #6]
 8002118:	4a0c      	ldr	r2, [pc, #48]	@ (800214c <dmp_set_shake_reject_time+0x40>)
 800211a:	fba2 2303 	umull	r2, r3, r2, r3
 800211e:	089b      	lsrs	r3, r3, #2
 8002120:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 8002122:	88fb      	ldrh	r3, [r7, #6]
 8002124:	0a1b      	lsrs	r3, r3, #8
 8002126:	b29b      	uxth	r3, r3
 8002128:	b2db      	uxtb	r3, r3
 800212a:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 800212c:	88fb      	ldrh	r3, [r7, #6]
 800212e:	b2db      	uxtb	r3, r3
 8002130:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_90,2,tmp);
 8002132:	f107 030c 	add.w	r3, r7, #12
 8002136:	461a      	mov	r2, r3
 8002138:	2102      	movs	r1, #2
 800213a:	f44f 70ad 	mov.w	r0, #346	@ 0x15a
 800213e:	f003 fdb1 	bl	8005ca4 <mpu_write_mem>
 8002142:	4603      	mov	r3, r0
}
 8002144:	4618      	mov	r0, r3
 8002146:	3710      	adds	r7, #16
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}
 800214c:	cccccccd 	.word	0xcccccccd

08002150 <dmp_set_shake_reject_timeout>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_timeout(unsigned short time)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b084      	sub	sp, #16
 8002154:	af00      	add	r7, sp, #0
 8002156:	4603      	mov	r3, r0
 8002158:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 800215a:	88fb      	ldrh	r3, [r7, #6]
 800215c:	4a0c      	ldr	r2, [pc, #48]	@ (8002190 <dmp_set_shake_reject_timeout+0x40>)
 800215e:	fba2 2303 	umull	r2, r3, r2, r3
 8002162:	089b      	lsrs	r3, r3, #2
 8002164:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 8002166:	88fb      	ldrh	r3, [r7, #6]
 8002168:	0a1b      	lsrs	r3, r3, #8
 800216a:	b29b      	uxth	r3, r3
 800216c:	b2db      	uxtb	r3, r3
 800216e:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 8002170:	88fb      	ldrh	r3, [r7, #6]
 8002172:	b2db      	uxtb	r3, r3
 8002174:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_88,2,tmp);
 8002176:	f107 030c 	add.w	r3, r7, #12
 800217a:	461a      	mov	r2, r3
 800217c:	2102      	movs	r1, #2
 800217e:	f44f 70ac 	mov.w	r0, #344	@ 0x158
 8002182:	f003 fd8f 	bl	8005ca4 <mpu_write_mem>
 8002186:	4603      	mov	r3, r0
}
 8002188:	4618      	mov	r0, r3
 800218a:	3710      	adds	r7, #16
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}
 8002190:	cccccccd 	.word	0xcccccccd

08002194 <dmp_enable_feature>:
 *  mutually exclusive.
 *  @param[in]  mask    Mask of features to enable.
 *  @return     0 if successful.
 */
int dmp_enable_feature(unsigned short mask)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b086      	sub	sp, #24
 8002198:	af00      	add	r7, sp, #0
 800219a:	4603      	mov	r3, r0
 800219c:	80fb      	strh	r3, [r7, #6]

    /* TODO: All of these settings can probably be integrated into the default
     * DMP image.
     */
    /* Set integration scale factor. */
    tmp[0] = (unsigned char)((GYRO_SF >> 24) & 0xFF);
 800219e:	2302      	movs	r3, #2
 80021a0:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)((GYRO_SF >> 16) & 0xFF);
 80021a2:	23ca      	movs	r3, #202	@ 0xca
 80021a4:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)((GYRO_SF >> 8) & 0xFF);
 80021a6:	23e3      	movs	r3, #227	@ 0xe3
 80021a8:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(GYRO_SF & 0xFF);
 80021aa:	2309      	movs	r3, #9
 80021ac:	73fb      	strb	r3, [r7, #15]
    mpu_write_mem(D_0_104, 4, tmp);
 80021ae:	f107 030c 	add.w	r3, r7, #12
 80021b2:	461a      	mov	r2, r3
 80021b4:	2104      	movs	r1, #4
 80021b6:	2068      	movs	r0, #104	@ 0x68
 80021b8:	f003 fd74 	bl	8005ca4 <mpu_write_mem>

    /* Send sensor data to the FIFO. */
    tmp[0] = 0xA3;
 80021bc:	23a3      	movs	r3, #163	@ 0xa3
 80021be:	733b      	strb	r3, [r7, #12]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 80021c0:	88fb      	ldrh	r3, [r7, #6]
 80021c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d006      	beq.n	80021d8 <dmp_enable_feature+0x44>
        tmp[1] = 0xC0;
 80021ca:	23c0      	movs	r3, #192	@ 0xc0
 80021cc:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xC8;
 80021ce:	23c8      	movs	r3, #200	@ 0xc8
 80021d0:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xC2;
 80021d2:	23c2      	movs	r3, #194	@ 0xc2
 80021d4:	73fb      	strb	r3, [r7, #15]
 80021d6:	e005      	b.n	80021e4 <dmp_enable_feature+0x50>
    } else {
        tmp[1] = 0xA3;
 80021d8:	23a3      	movs	r3, #163	@ 0xa3
 80021da:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xA3;
 80021dc:	23a3      	movs	r3, #163	@ 0xa3
 80021de:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xA3;
 80021e0:	23a3      	movs	r3, #163	@ 0xa3
 80021e2:	73fb      	strb	r3, [r7, #15]
    }
    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 80021e4:	88fb      	ldrh	r3, [r7, #6]
 80021e6:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d006      	beq.n	80021fc <dmp_enable_feature+0x68>
        tmp[4] = 0xC4;
 80021ee:	23c4      	movs	r3, #196	@ 0xc4
 80021f0:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xCC;
 80021f2:	23cc      	movs	r3, #204	@ 0xcc
 80021f4:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xC6;
 80021f6:	23c6      	movs	r3, #198	@ 0xc6
 80021f8:	74bb      	strb	r3, [r7, #18]
 80021fa:	e005      	b.n	8002208 <dmp_enable_feature+0x74>
    } else {
        tmp[4] = 0xA3;
 80021fc:	23a3      	movs	r3, #163	@ 0xa3
 80021fe:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xA3;
 8002200:	23a3      	movs	r3, #163	@ 0xa3
 8002202:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xA3;
 8002204:	23a3      	movs	r3, #163	@ 0xa3
 8002206:	74bb      	strb	r3, [r7, #18]
    }
    tmp[7] = 0xA3;
 8002208:	23a3      	movs	r3, #163	@ 0xa3
 800220a:	74fb      	strb	r3, [r7, #19]
    tmp[8] = 0xA3;
 800220c:	23a3      	movs	r3, #163	@ 0xa3
 800220e:	753b      	strb	r3, [r7, #20]
    tmp[9] = 0xA3;
 8002210:	23a3      	movs	r3, #163	@ 0xa3
 8002212:	757b      	strb	r3, [r7, #21]
    mpu_write_mem(CFG_15,10,tmp);
 8002214:	f107 030c 	add.w	r3, r7, #12
 8002218:	461a      	mov	r2, r3
 800221a:	210a      	movs	r1, #10
 800221c:	f640 20a7 	movw	r0, #2727	@ 0xaa7
 8002220:	f003 fd40 	bl	8005ca4 <mpu_write_mem>

    /* Send gesture data to the FIFO. */
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 8002224:	88fb      	ldrh	r3, [r7, #6]
 8002226:	f003 0303 	and.w	r3, r3, #3
 800222a:	2b00      	cmp	r3, #0
 800222c:	d002      	beq.n	8002234 <dmp_enable_feature+0xa0>
        tmp[0] = DINA20;
 800222e:	2320      	movs	r3, #32
 8002230:	733b      	strb	r3, [r7, #12]
 8002232:	e001      	b.n	8002238 <dmp_enable_feature+0xa4>
    else
        tmp[0] = 0xD8;
 8002234:	23d8      	movs	r3, #216	@ 0xd8
 8002236:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_27,1,tmp);
 8002238:	f107 030c 	add.w	r3, r7, #12
 800223c:	461a      	mov	r2, r3
 800223e:	2101      	movs	r1, #1
 8002240:	f640 20b6 	movw	r0, #2742	@ 0xab6
 8002244:	f003 fd2e 	bl	8005ca4 <mpu_write_mem>

    if (mask & DMP_FEATURE_GYRO_CAL)
 8002248:	88fb      	ldrh	r3, [r7, #6]
 800224a:	f003 0320 	and.w	r3, r3, #32
 800224e:	2b00      	cmp	r3, #0
 8002250:	d003      	beq.n	800225a <dmp_enable_feature+0xc6>
        dmp_enable_gyro_cal(1);
 8002252:	2001      	movs	r0, #1
 8002254:	f000 f8c6 	bl	80023e4 <dmp_enable_gyro_cal>
 8002258:	e002      	b.n	8002260 <dmp_enable_feature+0xcc>
    else
        dmp_enable_gyro_cal(0);
 800225a:	2000      	movs	r0, #0
 800225c:	f000 f8c2 	bl	80023e4 <dmp_enable_gyro_cal>

    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 8002260:	88fb      	ldrh	r3, [r7, #6]
 8002262:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8002266:	2b00      	cmp	r3, #0
 8002268:	d01d      	beq.n	80022a6 <dmp_enable_feature+0x112>
        if (mask & DMP_FEATURE_SEND_CAL_GYRO) {
 800226a:	88fb      	ldrh	r3, [r7, #6]
 800226c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002270:	2b00      	cmp	r3, #0
 8002272:	d008      	beq.n	8002286 <dmp_enable_feature+0xf2>
            tmp[0] = 0xB2;
 8002274:	23b2      	movs	r3, #178	@ 0xb2
 8002276:	733b      	strb	r3, [r7, #12]
            tmp[1] = 0x8B;
 8002278:	238b      	movs	r3, #139	@ 0x8b
 800227a:	737b      	strb	r3, [r7, #13]
            tmp[2] = 0xB6;
 800227c:	23b6      	movs	r3, #182	@ 0xb6
 800227e:	73bb      	strb	r3, [r7, #14]
            tmp[3] = 0x9B;
 8002280:	239b      	movs	r3, #155	@ 0x9b
 8002282:	73fb      	strb	r3, [r7, #15]
 8002284:	e007      	b.n	8002296 <dmp_enable_feature+0x102>
        } else {
            tmp[0] = DINAC0;
 8002286:	23b0      	movs	r3, #176	@ 0xb0
 8002288:	733b      	strb	r3, [r7, #12]
            tmp[1] = DINA80;
 800228a:	2380      	movs	r3, #128	@ 0x80
 800228c:	737b      	strb	r3, [r7, #13]
            tmp[2] = DINAC2;
 800228e:	23b4      	movs	r3, #180	@ 0xb4
 8002290:	73bb      	strb	r3, [r7, #14]
            tmp[3] = DINA90;
 8002292:	2390      	movs	r3, #144	@ 0x90
 8002294:	73fb      	strb	r3, [r7, #15]
        }
        mpu_write_mem(CFG_GYRO_RAW_DATA, 4, tmp);
 8002296:	f107 030c 	add.w	r3, r7, #12
 800229a:	461a      	mov	r2, r3
 800229c:	2104      	movs	r1, #4
 800229e:	f640 20a2 	movw	r0, #2722	@ 0xaa2
 80022a2:	f003 fcff 	bl	8005ca4 <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_TAP) {
 80022a6:	88fb      	ldrh	r3, [r7, #6]
 80022a8:	f003 0301 	and.w	r3, r3, #1
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d025      	beq.n	80022fc <dmp_enable_feature+0x168>
        /* Enable tap. */
        tmp[0] = 0xF8;
 80022b0:	23f8      	movs	r3, #248	@ 0xf8
 80022b2:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 80022b4:	f107 030c 	add.w	r3, r7, #12
 80022b8:	461a      	mov	r2, r3
 80022ba:	2101      	movs	r1, #1
 80022bc:	f44f 600b 	mov.w	r0, #2224	@ 0x8b0
 80022c0:	f003 fcf0 	bl	8005ca4 <mpu_write_mem>
        dmp_set_tap_thresh(TAP_XYZ, 250);
 80022c4:	21fa      	movs	r1, #250	@ 0xfa
 80022c6:	2007      	movs	r0, #7
 80022c8:	f7ff fd2e 	bl	8001d28 <dmp_set_tap_thresh>
        dmp_set_tap_axes(TAP_XYZ);
 80022cc:	2007      	movs	r0, #7
 80022ce:	f7ff fe55 	bl	8001f7c <dmp_set_tap_axes>
        dmp_set_tap_count(1);
 80022d2:	2001      	movs	r0, #1
 80022d4:	f7ff fe84 	bl	8001fe0 <dmp_set_tap_count>
        dmp_set_tap_time(100);
 80022d8:	2064      	movs	r0, #100	@ 0x64
 80022da:	f7ff fea3 	bl	8002024 <dmp_set_tap_time>
        dmp_set_tap_time_multi(500);
 80022de:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80022e2:	f7ff fec1 	bl	8002068 <dmp_set_tap_time_multi>

        dmp_set_shake_reject_thresh(GYRO_SF, 200);
 80022e6:	21c8      	movs	r1, #200	@ 0xc8
 80022e8:	483c      	ldr	r0, [pc, #240]	@ (80023dc <dmp_enable_feature+0x248>)
 80022ea:	f7ff fedf 	bl	80020ac <dmp_set_shake_reject_thresh>
        dmp_set_shake_reject_time(40);
 80022ee:	2028      	movs	r0, #40	@ 0x28
 80022f0:	f7ff ff0c 	bl	800210c <dmp_set_shake_reject_time>
        dmp_set_shake_reject_timeout(10);
 80022f4:	200a      	movs	r0, #10
 80022f6:	f7ff ff2b 	bl	8002150 <dmp_set_shake_reject_timeout>
 80022fa:	e009      	b.n	8002310 <dmp_enable_feature+0x17c>
    } else {
        tmp[0] = 0xD8;
 80022fc:	23d8      	movs	r3, #216	@ 0xd8
 80022fe:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 8002300:	f107 030c 	add.w	r3, r7, #12
 8002304:	461a      	mov	r2, r3
 8002306:	2101      	movs	r1, #1
 8002308:	f44f 600b 	mov.w	r0, #2224	@ 0x8b0
 800230c:	f003 fcca 	bl	8005ca4 <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_ANDROID_ORIENT) {
 8002310:	88fb      	ldrh	r3, [r7, #6]
 8002312:	f003 0302 	and.w	r3, r3, #2
 8002316:	2b00      	cmp	r3, #0
 8002318:	d002      	beq.n	8002320 <dmp_enable_feature+0x18c>
        tmp[0] = 0xD9;
 800231a:	23d9      	movs	r3, #217	@ 0xd9
 800231c:	733b      	strb	r3, [r7, #12]
 800231e:	e001      	b.n	8002324 <dmp_enable_feature+0x190>
    } else
        tmp[0] = 0xD8;
 8002320:	23d8      	movs	r3, #216	@ 0xd8
 8002322:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_ANDROID_ORIENT_INT, 1, tmp);
 8002324:	f107 030c 	add.w	r3, r7, #12
 8002328:	461a      	mov	r2, r3
 800232a:	2101      	movs	r1, #1
 800232c:	f240 703d 	movw	r0, #1853	@ 0x73d
 8002330:	f003 fcb8 	bl	8005ca4 <mpu_write_mem>

    if (mask & DMP_FEATURE_LP_QUAT)
 8002334:	88fb      	ldrh	r3, [r7, #6]
 8002336:	f003 0304 	and.w	r3, r3, #4
 800233a:	2b00      	cmp	r3, #0
 800233c:	d003      	beq.n	8002346 <dmp_enable_feature+0x1b2>
        dmp_enable_lp_quat(1);
 800233e:	2001      	movs	r0, #1
 8002340:	f000 f880 	bl	8002444 <dmp_enable_lp_quat>
 8002344:	e002      	b.n	800234c <dmp_enable_feature+0x1b8>
    else
        dmp_enable_lp_quat(0);
 8002346:	2000      	movs	r0, #0
 8002348:	f000 f87c 	bl	8002444 <dmp_enable_lp_quat>

    if (mask & DMP_FEATURE_6X_LP_QUAT)
 800234c:	88fb      	ldrh	r3, [r7, #6]
 800234e:	f003 0310 	and.w	r3, r3, #16
 8002352:	2b00      	cmp	r3, #0
 8002354:	d003      	beq.n	800235e <dmp_enable_feature+0x1ca>
        dmp_enable_6x_lp_quat(1);
 8002356:	2001      	movs	r0, #1
 8002358:	f000 f89b 	bl	8002492 <dmp_enable_6x_lp_quat>
 800235c:	e002      	b.n	8002364 <dmp_enable_feature+0x1d0>
    else
        dmp_enable_6x_lp_quat(0);
 800235e:	2000      	movs	r0, #0
 8002360:	f000 f897 	bl	8002492 <dmp_enable_6x_lp_quat>

    /* Pedometer is always enabled. */
    dmp.feature_mask = mask | DMP_FEATURE_PEDOMETER;
 8002364:	88fb      	ldrh	r3, [r7, #6]
 8002366:	f043 0308 	orr.w	r3, r3, #8
 800236a:	b29a      	uxth	r2, r3
 800236c:	4b1c      	ldr	r3, [pc, #112]	@ (80023e0 <dmp_enable_feature+0x24c>)
 800236e:	815a      	strh	r2, [r3, #10]
    mpu_reset_fifo();
 8002370:	f002 f866 	bl	8004440 <mpu_reset_fifo>

    dmp.packet_length = 0;
 8002374:	4b1a      	ldr	r3, [pc, #104]	@ (80023e0 <dmp_enable_feature+0x24c>)
 8002376:	2200      	movs	r2, #0
 8002378:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL)
 800237a:	88fb      	ldrh	r3, [r7, #6]
 800237c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002380:	2b00      	cmp	r3, #0
 8002382:	d005      	beq.n	8002390 <dmp_enable_feature+0x1fc>
        dmp.packet_length += 6;
 8002384:	4b16      	ldr	r3, [pc, #88]	@ (80023e0 <dmp_enable_feature+0x24c>)
 8002386:	7b9b      	ldrb	r3, [r3, #14]
 8002388:	3306      	adds	r3, #6
 800238a:	b2da      	uxtb	r2, r3
 800238c:	4b14      	ldr	r3, [pc, #80]	@ (80023e0 <dmp_enable_feature+0x24c>)
 800238e:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_ANY_GYRO)
 8002390:	88fb      	ldrh	r3, [r7, #6]
 8002392:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8002396:	2b00      	cmp	r3, #0
 8002398:	d005      	beq.n	80023a6 <dmp_enable_feature+0x212>
        dmp.packet_length += 6;
 800239a:	4b11      	ldr	r3, [pc, #68]	@ (80023e0 <dmp_enable_feature+0x24c>)
 800239c:	7b9b      	ldrb	r3, [r3, #14]
 800239e:	3306      	adds	r3, #6
 80023a0:	b2da      	uxtb	r2, r3
 80023a2:	4b0f      	ldr	r3, [pc, #60]	@ (80023e0 <dmp_enable_feature+0x24c>)
 80023a4:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT))
 80023a6:	88fb      	ldrh	r3, [r7, #6]
 80023a8:	f003 0314 	and.w	r3, r3, #20
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d005      	beq.n	80023bc <dmp_enable_feature+0x228>
        dmp.packet_length += 16;
 80023b0:	4b0b      	ldr	r3, [pc, #44]	@ (80023e0 <dmp_enable_feature+0x24c>)
 80023b2:	7b9b      	ldrb	r3, [r3, #14]
 80023b4:	3310      	adds	r3, #16
 80023b6:	b2da      	uxtb	r2, r3
 80023b8:	4b09      	ldr	r3, [pc, #36]	@ (80023e0 <dmp_enable_feature+0x24c>)
 80023ba:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 80023bc:	88fb      	ldrh	r3, [r7, #6]
 80023be:	f003 0303 	and.w	r3, r3, #3
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d005      	beq.n	80023d2 <dmp_enable_feature+0x23e>
        dmp.packet_length += 4;
 80023c6:	4b06      	ldr	r3, [pc, #24]	@ (80023e0 <dmp_enable_feature+0x24c>)
 80023c8:	7b9b      	ldrb	r3, [r3, #14]
 80023ca:	3304      	adds	r3, #4
 80023cc:	b2da      	uxtb	r2, r3
 80023ce:	4b04      	ldr	r3, [pc, #16]	@ (80023e0 <dmp_enable_feature+0x24c>)
 80023d0:	739a      	strb	r2, [r3, #14]

    return 0;
 80023d2:	2300      	movs	r3, #0
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	3718      	adds	r7, #24
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	02cae309 	.word	0x02cae309
 80023e0:	20000270 	.word	0x20000270

080023e4 <dmp_enable_gyro_cal>:
 *  subtracted from the gyro output.
 *  @param[in]  enable  1 to enable gyro calibration.
 *  @return     0 if successful.
 */
int dmp_enable_gyro_cal(unsigned char enable)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b088      	sub	sp, #32
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	4603      	mov	r3, r0
 80023ec:	71fb      	strb	r3, [r7, #7]
    if (enable) {
 80023ee:	79fb      	ldrb	r3, [r7, #7]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d00f      	beq.n	8002414 <dmp_enable_gyro_cal+0x30>
        unsigned char regs[9] = {0xb8, 0xaa, 0xb3, 0x8d, 0xb4, 0x98, 0x0d, 0x35, 0x5d};
 80023f4:	4a11      	ldr	r2, [pc, #68]	@ (800243c <dmp_enable_gyro_cal+0x58>)
 80023f6:	f107 0314 	add.w	r3, r7, #20
 80023fa:	ca07      	ldmia	r2, {r0, r1, r2}
 80023fc:	c303      	stmia	r3!, {r0, r1}
 80023fe:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 8002400:	f107 0314 	add.w	r3, r7, #20
 8002404:	461a      	mov	r2, r3
 8002406:	2109      	movs	r1, #9
 8002408:	f44f 6097 	mov.w	r0, #1208	@ 0x4b8
 800240c:	f003 fc4a 	bl	8005ca4 <mpu_write_mem>
 8002410:	4603      	mov	r3, r0
 8002412:	e00e      	b.n	8002432 <dmp_enable_gyro_cal+0x4e>
    } else {
        unsigned char regs[9] = {0xb8, 0xaa, 0xaa, 0xaa, 0xb0, 0x88, 0xc3, 0xc5, 0xc7};
 8002414:	4a0a      	ldr	r2, [pc, #40]	@ (8002440 <dmp_enable_gyro_cal+0x5c>)
 8002416:	f107 0308 	add.w	r3, r7, #8
 800241a:	ca07      	ldmia	r2, {r0, r1, r2}
 800241c:	c303      	stmia	r3!, {r0, r1}
 800241e:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 8002420:	f107 0308 	add.w	r3, r7, #8
 8002424:	461a      	mov	r2, r3
 8002426:	2109      	movs	r1, #9
 8002428:	f44f 6097 	mov.w	r0, #1208	@ 0x4b8
 800242c:	f003 fc3a 	bl	8005ca4 <mpu_write_mem>
 8002430:	4603      	mov	r3, r0
    }
}
 8002432:	4618      	mov	r0, r3
 8002434:	3720      	adds	r7, #32
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	0800eeb4 	.word	0x0800eeb4
 8002440:	0800eec0 	.word	0x0800eec0

08002444 <dmp_enable_lp_quat>:
 *  exclusive.
 *  @param[in]  enable  1 to enable 3-axis quaternion.
 *  @return     0 if successful.
 */
int dmp_enable_lp_quat(unsigned char enable)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b084      	sub	sp, #16
 8002448:	af00      	add	r7, sp, #0
 800244a:	4603      	mov	r3, r0
 800244c:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 800244e:	79fb      	ldrb	r3, [r7, #7]
 8002450:	2b00      	cmp	r3, #0
 8002452:	d008      	beq.n	8002466 <dmp_enable_lp_quat+0x22>
        regs[0] = DINBC0;
 8002454:	23c0      	movs	r3, #192	@ 0xc0
 8002456:	733b      	strb	r3, [r7, #12]
        regs[1] = DINBC2;
 8002458:	23c2      	movs	r3, #194	@ 0xc2
 800245a:	737b      	strb	r3, [r7, #13]
        regs[2] = DINBC4;
 800245c:	23c4      	movs	r3, #196	@ 0xc4
 800245e:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINBC6;
 8002460:	23c6      	movs	r3, #198	@ 0xc6
 8002462:	73fb      	strb	r3, [r7, #15]
 8002464:	e006      	b.n	8002474 <dmp_enable_lp_quat+0x30>
    }
    else
        memset(regs, 0x8B, 4);
 8002466:	f107 030c 	add.w	r3, r7, #12
 800246a:	2204      	movs	r2, #4
 800246c:	218b      	movs	r1, #139	@ 0x8b
 800246e:	4618      	mov	r0, r3
 8002470:	f008 fc68 	bl	800ad44 <memset>

    mpu_write_mem(CFG_LP_QUAT, 4, regs);
 8002474:	f107 030c 	add.w	r3, r7, #12
 8002478:	461a      	mov	r2, r3
 800247a:	2104      	movs	r1, #4
 800247c:	f640 2098 	movw	r0, #2712	@ 0xa98
 8002480:	f003 fc10 	bl	8005ca4 <mpu_write_mem>

    return mpu_reset_fifo();
 8002484:	f001 ffdc 	bl	8004440 <mpu_reset_fifo>
 8002488:	4603      	mov	r3, r0
}
 800248a:	4618      	mov	r0, r3
 800248c:	3710      	adds	r7, #16
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}

08002492 <dmp_enable_6x_lp_quat>:
 *  exclusive.
 *  @param[in]   enable  1 to enable 6-axis quaternion.
 *  @return      0 if successful.
 */
int dmp_enable_6x_lp_quat(unsigned char enable)
{
 8002492:	b580      	push	{r7, lr}
 8002494:	b084      	sub	sp, #16
 8002496:	af00      	add	r7, sp, #0
 8002498:	4603      	mov	r3, r0
 800249a:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 800249c:	79fb      	ldrb	r3, [r7, #7]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d008      	beq.n	80024b4 <dmp_enable_6x_lp_quat+0x22>
        regs[0] = DINA20;
 80024a2:	2320      	movs	r3, #32
 80024a4:	733b      	strb	r3, [r7, #12]
        regs[1] = DINA28;
 80024a6:	2328      	movs	r3, #40	@ 0x28
 80024a8:	737b      	strb	r3, [r7, #13]
        regs[2] = DINA30;
 80024aa:	2330      	movs	r3, #48	@ 0x30
 80024ac:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINA38;
 80024ae:	2338      	movs	r3, #56	@ 0x38
 80024b0:	73fb      	strb	r3, [r7, #15]
 80024b2:	e006      	b.n	80024c2 <dmp_enable_6x_lp_quat+0x30>
    } else
        memset(regs, 0xA3, 4);
 80024b4:	f107 030c 	add.w	r3, r7, #12
 80024b8:	2204      	movs	r2, #4
 80024ba:	21a3      	movs	r1, #163	@ 0xa3
 80024bc:	4618      	mov	r0, r3
 80024be:	f008 fc41 	bl	800ad44 <memset>

    mpu_write_mem(CFG_8, 4, regs);
 80024c2:	f107 030c 	add.w	r3, r7, #12
 80024c6:	461a      	mov	r2, r3
 80024c8:	2104      	movs	r1, #4
 80024ca:	f640 209e 	movw	r0, #2718	@ 0xa9e
 80024ce:	f003 fbe9 	bl	8005ca4 <mpu_write_mem>

    return mpu_reset_fifo();
 80024d2:	f001 ffb5 	bl	8004440 <mpu_reset_fifo>
 80024d6:	4603      	mov	r3, r0
}
 80024d8:	4618      	mov	r0, r3
 80024da:	3710      	adds	r7, #16
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}

080024e0 <decode_gesture>:
 *  @brief      Decode the four-byte gesture data and execute any callbacks.
 *  @param[in]  gesture Gesture data from DMP packet.
 *  @return     0 if successful.
 */
static int decode_gesture(unsigned char *gesture)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b084      	sub	sp, #16
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
    unsigned char tap, android_orient;

    android_orient = gesture[3] & 0xC0;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	3303      	adds	r3, #3
 80024ec:	781b      	ldrb	r3, [r3, #0]
 80024ee:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80024f2:	73fb      	strb	r3, [r7, #15]
    tap = 0x3F & gesture[3];
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	3303      	adds	r3, #3
 80024f8:	781b      	ldrb	r3, [r3, #0]
 80024fa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80024fe:	73bb      	strb	r3, [r7, #14]

    if (gesture[1] & INT_SRC_TAP) {
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	3301      	adds	r3, #1
 8002504:	781b      	ldrb	r3, [r3, #0]
 8002506:	f003 0301 	and.w	r3, r3, #1
 800250a:	2b00      	cmp	r3, #0
 800250c:	d012      	beq.n	8002534 <decode_gesture+0x54>
        unsigned char direction, count;
        direction = tap >> 3;
 800250e:	7bbb      	ldrb	r3, [r7, #14]
 8002510:	08db      	lsrs	r3, r3, #3
 8002512:	737b      	strb	r3, [r7, #13]
        count = (tap % 8) + 1;
 8002514:	7bbb      	ldrb	r3, [r7, #14]
 8002516:	f003 0307 	and.w	r3, r3, #7
 800251a:	b2db      	uxtb	r3, r3
 800251c:	3301      	adds	r3, #1
 800251e:	733b      	strb	r3, [r7, #12]
        if (dmp.tap_cb)
 8002520:	4b10      	ldr	r3, [pc, #64]	@ (8002564 <decode_gesture+0x84>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d005      	beq.n	8002534 <decode_gesture+0x54>
            dmp.tap_cb(direction, count);
 8002528:	4b0e      	ldr	r3, [pc, #56]	@ (8002564 <decode_gesture+0x84>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	7b39      	ldrb	r1, [r7, #12]
 800252e:	7b7a      	ldrb	r2, [r7, #13]
 8002530:	4610      	mov	r0, r2
 8002532:	4798      	blx	r3
    }

    if (gesture[1] & INT_SRC_ANDROID_ORIENT) {
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	3301      	adds	r3, #1
 8002538:	781b      	ldrb	r3, [r3, #0]
 800253a:	f003 0308 	and.w	r3, r3, #8
 800253e:	2b00      	cmp	r3, #0
 8002540:	d00a      	beq.n	8002558 <decode_gesture+0x78>
        if (dmp.android_orient_cb)
 8002542:	4b08      	ldr	r3, [pc, #32]	@ (8002564 <decode_gesture+0x84>)
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d006      	beq.n	8002558 <decode_gesture+0x78>
            dmp.android_orient_cb(android_orient >> 6);
 800254a:	4b06      	ldr	r3, [pc, #24]	@ (8002564 <decode_gesture+0x84>)
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	7bfa      	ldrb	r2, [r7, #15]
 8002550:	0992      	lsrs	r2, r2, #6
 8002552:	b2d2      	uxtb	r2, r2
 8002554:	4610      	mov	r0, r2
 8002556:	4798      	blx	r3
    }

    return 0;
 8002558:	2300      	movs	r3, #0
}
 800255a:	4618      	mov	r0, r3
 800255c:	3710      	adds	r7, #16
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	20000270 	.word	0x20000270

08002568 <dmp_read_fifo>:
 *  @param[out] more        Number of remaining packets.
 *  @return     0 if successful.
 */
int dmp_read_fifo(short *gyro, short *accel, long *quat,
    unsigned long *timestamp, short *sensors, unsigned char *more)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b092      	sub	sp, #72	@ 0x48
 800256c:	af00      	add	r7, sp, #0
 800256e:	60f8      	str	r0, [r7, #12]
 8002570:	60b9      	str	r1, [r7, #8]
 8002572:	607a      	str	r2, [r7, #4]
 8002574:	603b      	str	r3, [r7, #0]
    unsigned char fifo_data[MAX_PACKET_LENGTH];
    unsigned char ii = 0;
 8002576:	2300      	movs	r3, #0
 8002578:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    sensors[0] = 0;
 800257c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800257e:	2200      	movs	r2, #0
 8002580:	801a      	strh	r2, [r3, #0]

    /* Get a packet. */
    if (mpu_read_fifo_stream(dmp.packet_length, fifo_data, more))
 8002582:	4bb1      	ldr	r3, [pc, #708]	@ (8002848 <dmp_read_fifo+0x2e0>)
 8002584:	7b9b      	ldrb	r3, [r3, #14]
 8002586:	4618      	mov	r0, r3
 8002588:	f107 0320 	add.w	r3, r7, #32
 800258c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800258e:	4619      	mov	r1, r3
 8002590:	f002 fbe4 	bl	8004d5c <mpu_read_fifo_stream>
 8002594:	4603      	mov	r3, r0
 8002596:	2b00      	cmp	r3, #0
 8002598:	d002      	beq.n	80025a0 <dmp_read_fifo+0x38>
        return -1;
 800259a:	f04f 33ff 	mov.w	r3, #4294967295
 800259e:	e14e      	b.n	800283e <dmp_read_fifo+0x2d6>

    /* Parse DMP packet. */
    if (dmp.feature_mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT)) {
 80025a0:	4ba9      	ldr	r3, [pc, #676]	@ (8002848 <dmp_read_fifo+0x2e0>)
 80025a2:	895b      	ldrh	r3, [r3, #10]
 80025a4:	f003 0314 	and.w	r3, r3, #20
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	f000 808a 	beq.w	80026c2 <dmp_read_fifo+0x15a>
#ifdef FIFO_CORRUPTION_CHECK
        long quat_q14[4], quat_mag_sq;
#endif
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 80025ae:	f897 3020 	ldrb.w	r3, [r7, #32]
 80025b2:	061a      	lsls	r2, r3, #24
 80025b4:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80025b8:	041b      	lsls	r3, r3, #16
 80025ba:	431a      	orrs	r2, r3
            ((long)fifo_data[2] << 8) | fifo_data[3];
 80025bc:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80025c0:	021b      	lsls	r3, r3, #8
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 80025c2:	4313      	orrs	r3, r2
            ((long)fifo_data[2] << 8) | fifo_data[3];
 80025c4:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80025c8:	431a      	orrs	r2, r3
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	601a      	str	r2, [r3, #0]
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 80025ce:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80025d2:	061a      	lsls	r2, r3, #24
 80025d4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80025d8:	041b      	lsls	r3, r3, #16
 80025da:	431a      	orrs	r2, r3
            ((long)fifo_data[6] << 8) | fifo_data[7];
 80025dc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80025e0:	021b      	lsls	r3, r3, #8
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 80025e2:	431a      	orrs	r2, r3
            ((long)fifo_data[6] << 8) | fifo_data[7];
 80025e4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80025e8:	4619      	mov	r1, r3
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	3304      	adds	r3, #4
            ((long)fifo_data[6] << 8) | fifo_data[7];
 80025ee:	430a      	orrs	r2, r1
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 80025f0:	601a      	str	r2, [r3, #0]
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 80025f2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80025f6:	061a      	lsls	r2, r3, #24
 80025f8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80025fc:	041b      	lsls	r3, r3, #16
 80025fe:	431a      	orrs	r2, r3
            ((long)fifo_data[10] << 8) | fifo_data[11];
 8002600:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8002604:	021b      	lsls	r3, r3, #8
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 8002606:	431a      	orrs	r2, r3
            ((long)fifo_data[10] << 8) | fifo_data[11];
 8002608:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800260c:	4619      	mov	r1, r3
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	3308      	adds	r3, #8
            ((long)fifo_data[10] << 8) | fifo_data[11];
 8002612:	430a      	orrs	r2, r1
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 8002614:	601a      	str	r2, [r3, #0]
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 8002616:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800261a:	061a      	lsls	r2, r3, #24
 800261c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8002620:	041b      	lsls	r3, r3, #16
 8002622:	431a      	orrs	r2, r3
            ((long)fifo_data[14] << 8) | fifo_data[15];
 8002624:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002628:	021b      	lsls	r3, r3, #8
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 800262a:	431a      	orrs	r2, r3
            ((long)fifo_data[14] << 8) | fifo_data[15];
 800262c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002630:	4619      	mov	r1, r3
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	330c      	adds	r3, #12
            ((long)fifo_data[14] << 8) | fifo_data[15];
 8002636:	430a      	orrs	r2, r1
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 8002638:	601a      	str	r2, [r3, #0]
        ii += 16;
 800263a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800263e:	3310      	adds	r3, #16
 8002640:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
         * the FIFO reads might become misaligned.
         *
         * Let's start by scaling down the quaternion data to avoid long long
         * math.
         */
        quat_q14[0] = quat[0] >> 16;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	141b      	asrs	r3, r3, #16
 800264a:	613b      	str	r3, [r7, #16]
        quat_q14[1] = quat[1] >> 16;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	3304      	adds	r3, #4
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	141b      	asrs	r3, r3, #16
 8002654:	617b      	str	r3, [r7, #20]
        quat_q14[2] = quat[2] >> 16;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	3308      	adds	r3, #8
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	141b      	asrs	r3, r3, #16
 800265e:	61bb      	str	r3, [r7, #24]
        quat_q14[3] = quat[3] >> 16;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	330c      	adds	r3, #12
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	141b      	asrs	r3, r3, #16
 8002668:	61fb      	str	r3, [r7, #28]
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 800266a:	693b      	ldr	r3, [r7, #16]
 800266c:	693a      	ldr	r2, [r7, #16]
 800266e:	fb03 f202 	mul.w	r2, r3, r2
 8002672:	697b      	ldr	r3, [r7, #20]
 8002674:	6979      	ldr	r1, [r7, #20]
 8002676:	fb01 f303 	mul.w	r3, r1, r3
 800267a:	441a      	add	r2, r3
            quat_q14[2] * quat_q14[2] + quat_q14[3] * quat_q14[3];
 800267c:	69bb      	ldr	r3, [r7, #24]
 800267e:	69b9      	ldr	r1, [r7, #24]
 8002680:	fb01 f303 	mul.w	r3, r1, r3
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 8002684:	441a      	add	r2, r3
            quat_q14[2] * quat_q14[2] + quat_q14[3] * quat_q14[3];
 8002686:	69fb      	ldr	r3, [r7, #28]
 8002688:	69f9      	ldr	r1, [r7, #28]
 800268a:	fb01 f303 	mul.w	r3, r1, r3
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 800268e:	4413      	add	r3, r2
 8002690:	643b      	str	r3, [r7, #64]	@ 0x40
        if ((quat_mag_sq < QUAT_MAG_SQ_MIN) ||
 8002692:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002694:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8002698:	db03      	blt.n	80026a2 <dmp_read_fifo+0x13a>
 800269a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800269c:	f1b3 5f88 	cmp.w	r3, #285212672	@ 0x11000000
 80026a0:	dd07      	ble.n	80026b2 <dmp_read_fifo+0x14a>
            (quat_mag_sq > QUAT_MAG_SQ_MAX)) {
            /* Quaternion is outside of the acceptable threshold. */
            mpu_reset_fifo();
 80026a2:	f001 fecd 	bl	8004440 <mpu_reset_fifo>
            sensors[0] = 0;
 80026a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80026a8:	2200      	movs	r2, #0
 80026aa:	801a      	strh	r2, [r3, #0]
            return -1;
 80026ac:	f04f 33ff 	mov.w	r3, #4294967295
 80026b0:	e0c5      	b.n	800283e <dmp_read_fifo+0x2d6>
        }
        sensors[0] |= INV_WXYZ_QUAT;
 80026b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80026b4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80026b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026bc:	b21a      	sxth	r2, r3
 80026be:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80026c0:	801a      	strh	r2, [r3, #0]
#endif
    }

    if (dmp.feature_mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 80026c2:	4b61      	ldr	r3, [pc, #388]	@ (8002848 <dmp_read_fifo+0x2e0>)
 80026c4:	895b      	ldrh	r3, [r3, #10]
 80026c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d04f      	beq.n	800276e <dmp_read_fifo+0x206>
        accel[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 80026ce:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80026d2:	3348      	adds	r3, #72	@ 0x48
 80026d4:	443b      	add	r3, r7
 80026d6:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80026da:	b21b      	sxth	r3, r3
 80026dc:	021b      	lsls	r3, r3, #8
 80026de:	b21a      	sxth	r2, r3
 80026e0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80026e4:	3301      	adds	r3, #1
 80026e6:	3348      	adds	r3, #72	@ 0x48
 80026e8:	443b      	add	r3, r7
 80026ea:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80026ee:	b21b      	sxth	r3, r3
 80026f0:	4313      	orrs	r3, r2
 80026f2:	b21a      	sxth	r2, r3
 80026f4:	68bb      	ldr	r3, [r7, #8]
 80026f6:	801a      	strh	r2, [r3, #0]
        accel[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
 80026f8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80026fc:	3302      	adds	r3, #2
 80026fe:	3348      	adds	r3, #72	@ 0x48
 8002700:	443b      	add	r3, r7
 8002702:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002706:	b21b      	sxth	r3, r3
 8002708:	021b      	lsls	r3, r3, #8
 800270a:	b219      	sxth	r1, r3
 800270c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002710:	3303      	adds	r3, #3
 8002712:	3348      	adds	r3, #72	@ 0x48
 8002714:	443b      	add	r3, r7
 8002716:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800271a:	b21a      	sxth	r2, r3
 800271c:	68bb      	ldr	r3, [r7, #8]
 800271e:	3302      	adds	r3, #2
 8002720:	430a      	orrs	r2, r1
 8002722:	b212      	sxth	r2, r2
 8002724:	801a      	strh	r2, [r3, #0]
        accel[2] = ((short)fifo_data[ii+4] << 8) | fifo_data[ii+5];
 8002726:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800272a:	3304      	adds	r3, #4
 800272c:	3348      	adds	r3, #72	@ 0x48
 800272e:	443b      	add	r3, r7
 8002730:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002734:	b21b      	sxth	r3, r3
 8002736:	021b      	lsls	r3, r3, #8
 8002738:	b219      	sxth	r1, r3
 800273a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800273e:	3305      	adds	r3, #5
 8002740:	3348      	adds	r3, #72	@ 0x48
 8002742:	443b      	add	r3, r7
 8002744:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002748:	b21a      	sxth	r2, r3
 800274a:	68bb      	ldr	r3, [r7, #8]
 800274c:	3304      	adds	r3, #4
 800274e:	430a      	orrs	r2, r1
 8002750:	b212      	sxth	r2, r2
 8002752:	801a      	strh	r2, [r3, #0]
        ii += 6;
 8002754:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002758:	3306      	adds	r3, #6
 800275a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        sensors[0] |= INV_XYZ_ACCEL;
 800275e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002760:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002764:	f043 0308 	orr.w	r3, r3, #8
 8002768:	b21a      	sxth	r2, r3
 800276a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800276c:	801a      	strh	r2, [r3, #0]
    }

    if (dmp.feature_mask & DMP_FEATURE_SEND_ANY_GYRO) {
 800276e:	4b36      	ldr	r3, [pc, #216]	@ (8002848 <dmp_read_fifo+0x2e0>)
 8002770:	895b      	ldrh	r3, [r3, #10]
 8002772:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8002776:	2b00      	cmp	r3, #0
 8002778:	d04f      	beq.n	800281a <dmp_read_fifo+0x2b2>
        gyro[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 800277a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800277e:	3348      	adds	r3, #72	@ 0x48
 8002780:	443b      	add	r3, r7
 8002782:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002786:	b21b      	sxth	r3, r3
 8002788:	021b      	lsls	r3, r3, #8
 800278a:	b21a      	sxth	r2, r3
 800278c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002790:	3301      	adds	r3, #1
 8002792:	3348      	adds	r3, #72	@ 0x48
 8002794:	443b      	add	r3, r7
 8002796:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800279a:	b21b      	sxth	r3, r3
 800279c:	4313      	orrs	r3, r2
 800279e:	b21a      	sxth	r2, r3
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	801a      	strh	r2, [r3, #0]
        gyro[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
 80027a4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80027a8:	3302      	adds	r3, #2
 80027aa:	3348      	adds	r3, #72	@ 0x48
 80027ac:	443b      	add	r3, r7
 80027ae:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80027b2:	b21b      	sxth	r3, r3
 80027b4:	021b      	lsls	r3, r3, #8
 80027b6:	b219      	sxth	r1, r3
 80027b8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80027bc:	3303      	adds	r3, #3
 80027be:	3348      	adds	r3, #72	@ 0x48
 80027c0:	443b      	add	r3, r7
 80027c2:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80027c6:	b21a      	sxth	r2, r3
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	3302      	adds	r3, #2
 80027cc:	430a      	orrs	r2, r1
 80027ce:	b212      	sxth	r2, r2
 80027d0:	801a      	strh	r2, [r3, #0]
        gyro[2] = ((short)fifo_data[ii+4] << 8) | fifo_data[ii+5];
 80027d2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80027d6:	3304      	adds	r3, #4
 80027d8:	3348      	adds	r3, #72	@ 0x48
 80027da:	443b      	add	r3, r7
 80027dc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80027e0:	b21b      	sxth	r3, r3
 80027e2:	021b      	lsls	r3, r3, #8
 80027e4:	b219      	sxth	r1, r3
 80027e6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80027ea:	3305      	adds	r3, #5
 80027ec:	3348      	adds	r3, #72	@ 0x48
 80027ee:	443b      	add	r3, r7
 80027f0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80027f4:	b21a      	sxth	r2, r3
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	3304      	adds	r3, #4
 80027fa:	430a      	orrs	r2, r1
 80027fc:	b212      	sxth	r2, r2
 80027fe:	801a      	strh	r2, [r3, #0]
        ii += 6;
 8002800:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002804:	3306      	adds	r3, #6
 8002806:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        sensors[0] |= INV_XYZ_GYRO;
 800280a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800280c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002810:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8002814:	b21a      	sxth	r2, r3
 8002816:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002818:	801a      	strh	r2, [r3, #0]
    }

    /* Gesture data is at the end of the DMP packet. Parse it and call
     * the gesture callbacks (if registered).
     */
    if (dmp.feature_mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 800281a:	4b0b      	ldr	r3, [pc, #44]	@ (8002848 <dmp_read_fifo+0x2e0>)
 800281c:	895b      	ldrh	r3, [r3, #10]
 800281e:	f003 0303 	and.w	r3, r3, #3
 8002822:	2b00      	cmp	r3, #0
 8002824:	d007      	beq.n	8002836 <dmp_read_fifo+0x2ce>
        decode_gesture(fifo_data + ii);
 8002826:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800282a:	f107 0220 	add.w	r2, r7, #32
 800282e:	4413      	add	r3, r2
 8002830:	4618      	mov	r0, r3
 8002832:	f7ff fe55 	bl	80024e0 <decode_gesture>

    myget_ms(timestamp);
 8002836:	6838      	ldr	r0, [r7, #0]
 8002838:	f003 fbaa 	bl	8005f90 <myget_ms>
    return 0;
 800283c:	2300      	movs	r3, #0
}
 800283e:	4618      	mov	r0, r3
 8002840:	3748      	adds	r7, #72	@ 0x48
 8002842:	46bd      	mov	sp, r7
 8002844:	bd80      	pop	{r7, pc}
 8002846:	bf00      	nop
 8002848:	20000270 	.word	0x20000270

0800284c <SDA_OUT>:

//---------------- Fonctions de configuration SDA----------------/


void SDA_OUT(void)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b084      	sub	sp, #16
 8002850:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStructure = {0};
 8002852:	463b      	mov	r3, r7
 8002854:	2200      	movs	r2, #0
 8002856:	601a      	str	r2, [r3, #0]
 8002858:	605a      	str	r2, [r3, #4]
 800285a:	609a      	str	r2, [r3, #8]
 800285c:	60da      	str	r2, [r3, #12]
    GPIO_InitStructure.Pin = GPIO_PIN_10;
 800285e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002862:	603b      	str	r3, [r7, #0]
    GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8002864:	2301      	movs	r3, #1
 8002866:	607b      	str	r3, [r7, #4]
    GPIO_InitStructure.Pull = GPIO_NOPULL;
 8002868:	2300      	movs	r3, #0
 800286a:	60bb      	str	r3, [r7, #8]
    GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 800286c:	2303      	movs	r3, #3
 800286e:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002870:	463b      	mov	r3, r7
 8002872:	4619      	mov	r1, r3
 8002874:	4803      	ldr	r0, [pc, #12]	@ (8002884 <SDA_OUT+0x38>)
 8002876:	f005 fa0f 	bl	8007c98 <HAL_GPIO_Init>
}
 800287a:	bf00      	nop
 800287c:	3710      	adds	r7, #16
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}
 8002882:	bf00      	nop
 8002884:	40010c00 	.word	0x40010c00

08002888 <SDA_IN>:

void SDA_IN(void)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b084      	sub	sp, #16
 800288c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStructure = {0};
 800288e:	463b      	mov	r3, r7
 8002890:	2200      	movs	r2, #0
 8002892:	601a      	str	r2, [r3, #0]
 8002894:	605a      	str	r2, [r3, #4]
 8002896:	609a      	str	r2, [r3, #8]
 8002898:	60da      	str	r2, [r3, #12]
    GPIO_InitStructure.Pin = GPIO_PIN_10;
 800289a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800289e:	603b      	str	r3, [r7, #0]
    GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 80028a0:	2300      	movs	r3, #0
 80028a2:	607b      	str	r3, [r7, #4]
    GPIO_InitStructure.Pull = GPIO_NOPULL;
 80028a4:	2300      	movs	r3, #0
 80028a6:	60bb      	str	r3, [r7, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80028a8:	463b      	mov	r3, r7
 80028aa:	4619      	mov	r1, r3
 80028ac:	4803      	ldr	r0, [pc, #12]	@ (80028bc <SDA_IN+0x34>)
 80028ae:	f005 f9f3 	bl	8007c98 <HAL_GPIO_Init>
}
 80028b2:	bf00      	nop
 80028b4:	3710      	adds	r7, #16
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bd80      	pop	{r7, pc}
 80028ba:	bf00      	nop
 80028bc:	40010c00 	.word	0x40010c00

080028c0 <IIC_Start>:
Function: Simulate IIC start signal
Input   : none
Output  : 1
**************************************************************************/
int IIC_Start(void)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	af00      	add	r7, sp, #0
	SDA_OUT();     // sda line output
 80028c4:	f7ff ffc2 	bl	800284c <SDA_OUT>
	IIC_SDA=1;
 80028c8:	4b10      	ldr	r3, [pc, #64]	@ (800290c <IIC_Start+0x4c>)
 80028ca:	2201      	movs	r2, #1
 80028cc:	601a      	str	r2, [r3, #0]
	if(!READ_SDA)return 0;
 80028ce:	4b10      	ldr	r3, [pc, #64]	@ (8002910 <IIC_Start+0x50>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d101      	bne.n	80028da <IIC_Start+0x1a>
 80028d6:	2300      	movs	r3, #0
 80028d8:	e015      	b.n	8002906 <IIC_Start+0x46>
	IIC_SCL=1;
 80028da:	4b0e      	ldr	r3, [pc, #56]	@ (8002914 <IIC_Start+0x54>)
 80028dc:	2201      	movs	r2, #1
 80028de:	601a      	str	r2, [r3, #0]
	delay_us(1);
 80028e0:	2001      	movs	r0, #1
 80028e2:	f001 fabf 	bl	8003e64 <delay_us>
 	IIC_SDA=0; //START:when CLK is high,DATA change form high to low
 80028e6:	4b09      	ldr	r3, [pc, #36]	@ (800290c <IIC_Start+0x4c>)
 80028e8:	2200      	movs	r2, #0
 80028ea:	601a      	str	r2, [r3, #0]
	if(READ_SDA)return 0;
 80028ec:	4b08      	ldr	r3, [pc, #32]	@ (8002910 <IIC_Start+0x50>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d001      	beq.n	80028f8 <IIC_Start+0x38>
 80028f4:	2300      	movs	r3, #0
 80028f6:	e006      	b.n	8002906 <IIC_Start+0x46>
	delay_us(1);
 80028f8:	2001      	movs	r0, #1
 80028fa:	f001 fab3 	bl	8003e64 <delay_us>
	IIC_SCL=0;// Clamp the I2C bus and prepare to send or receive data
 80028fe:	4b05      	ldr	r3, [pc, #20]	@ (8002914 <IIC_Start+0x54>)
 8002900:	2200      	movs	r2, #0
 8002902:	601a      	str	r2, [r3, #0]
	return 1;
 8002904:	2301      	movs	r3, #1
}
 8002906:	4618      	mov	r0, r3
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	422181a8 	.word	0x422181a8
 8002910:	42218128 	.word	0x42218128
 8002914:	422181ac 	.word	0x422181ac

08002918 <IIC_Stop>:
Function: Analog IIC end signal
Input   : none
Output  : none
**************************************************************************/
void IIC_Stop(void)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	af00      	add	r7, sp, #0
	SDA_OUT();// sda line output
 800291c:	f7ff ff96 	bl	800284c <SDA_OUT>
	IIC_SCL=0;
 8002920:	4b09      	ldr	r3, [pc, #36]	@ (8002948 <IIC_Stop+0x30>)
 8002922:	2200      	movs	r2, #0
 8002924:	601a      	str	r2, [r3, #0]
	IIC_SDA=0;//STOP:when CLK is high DATA change form low to high
 8002926:	4b09      	ldr	r3, [pc, #36]	@ (800294c <IIC_Stop+0x34>)
 8002928:	2200      	movs	r2, #0
 800292a:	601a      	str	r2, [r3, #0]
 	delay_us(1);
 800292c:	2001      	movs	r0, #1
 800292e:	f001 fa99 	bl	8003e64 <delay_us>
	IIC_SCL=1;
 8002932:	4b05      	ldr	r3, [pc, #20]	@ (8002948 <IIC_Stop+0x30>)
 8002934:	2201      	movs	r2, #1
 8002936:	601a      	str	r2, [r3, #0]
	IIC_SDA=1;// Send I2C bus end signal
 8002938:	4b04      	ldr	r3, [pc, #16]	@ (800294c <IIC_Stop+0x34>)
 800293a:	2201      	movs	r2, #1
 800293c:	601a      	str	r2, [r3, #0]
	delay_us(1);
 800293e:	2001      	movs	r0, #1
 8002940:	f001 fa90 	bl	8003e64 <delay_us>
}
 8002944:	bf00      	nop
 8002946:	bd80      	pop	{r7, pc}
 8002948:	422181ac 	.word	0x422181ac
 800294c:	422181a8 	.word	0x422181a8

08002950 <IIC_Wait_Ack>:
Input   : none
Output  : 0No response received1Response received

**************************************************************************/
int IIC_Wait_Ack(void)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b082      	sub	sp, #8
 8002954:	af00      	add	r7, sp, #0
	u8 ucErrTime=0;
 8002956:	2300      	movs	r3, #0
 8002958:	71fb      	strb	r3, [r7, #7]
	SDA_IN();      //SDA is set as input
 800295a:	f7ff ff95 	bl	8002888 <SDA_IN>
	IIC_SDA=1;
 800295e:	4b13      	ldr	r3, [pc, #76]	@ (80029ac <IIC_Wait_Ack+0x5c>)
 8002960:	2201      	movs	r2, #1
 8002962:	601a      	str	r2, [r3, #0]
	delay_us(1);
 8002964:	2001      	movs	r0, #1
 8002966:	f001 fa7d 	bl	8003e64 <delay_us>
	IIC_SCL=1;
 800296a:	4b11      	ldr	r3, [pc, #68]	@ (80029b0 <IIC_Wait_Ack+0x60>)
 800296c:	2201      	movs	r2, #1
 800296e:	601a      	str	r2, [r3, #0]
	delay_us(1);
 8002970:	2001      	movs	r0, #1
 8002972:	f001 fa77 	bl	8003e64 <delay_us>
	while(READ_SDA)
 8002976:	e00c      	b.n	8002992 <IIC_Wait_Ack+0x42>
	{
		ucErrTime++;
 8002978:	79fb      	ldrb	r3, [r7, #7]
 800297a:	3301      	adds	r3, #1
 800297c:	71fb      	strb	r3, [r7, #7]
		if(ucErrTime>50)
 800297e:	79fb      	ldrb	r3, [r7, #7]
 8002980:	2b32      	cmp	r3, #50	@ 0x32
 8002982:	d903      	bls.n	800298c <IIC_Wait_Ack+0x3c>
		{
			IIC_Stop();
 8002984:	f7ff ffc8 	bl	8002918 <IIC_Stop>
			return 0;
 8002988:	2300      	movs	r3, #0
 800298a:	e00a      	b.n	80029a2 <IIC_Wait_Ack+0x52>
		}
	  delay_us(1);
 800298c:	2001      	movs	r0, #1
 800298e:	f001 fa69 	bl	8003e64 <delay_us>
	while(READ_SDA)
 8002992:	4b08      	ldr	r3, [pc, #32]	@ (80029b4 <IIC_Wait_Ack+0x64>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	2b00      	cmp	r3, #0
 8002998:	d1ee      	bne.n	8002978 <IIC_Wait_Ack+0x28>
	}
	IIC_SCL=0;//0 Clock output 0
 800299a:	4b05      	ldr	r3, [pc, #20]	@ (80029b0 <IIC_Wait_Ack+0x60>)
 800299c:	2200      	movs	r2, #0
 800299e:	601a      	str	r2, [r3, #0]
	return 1;
 80029a0:	2301      	movs	r3, #1
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	3708      	adds	r7, #8
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bd80      	pop	{r7, pc}
 80029aa:	bf00      	nop
 80029ac:	422181a8 	.word	0x422181a8
 80029b0:	422181ac 	.word	0x422181ac
 80029b4:	42218128 	.word	0x42218128

080029b8 <IIC_Ack>:
Function: IIC response
Input   : none
Output  : none
**************************************************************************/
void IIC_Ack(void)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	af00      	add	r7, sp, #0
	IIC_SCL=0;
 80029bc:	4b0a      	ldr	r3, [pc, #40]	@ (80029e8 <IIC_Ack+0x30>)
 80029be:	2200      	movs	r2, #0
 80029c0:	601a      	str	r2, [r3, #0]
	SDA_OUT();
 80029c2:	f7ff ff43 	bl	800284c <SDA_OUT>
	IIC_SDA=0;
 80029c6:	4b09      	ldr	r3, [pc, #36]	@ (80029ec <IIC_Ack+0x34>)
 80029c8:	2200      	movs	r2, #0
 80029ca:	601a      	str	r2, [r3, #0]
	delay_us(1);
 80029cc:	2001      	movs	r0, #1
 80029ce:	f001 fa49 	bl	8003e64 <delay_us>
	IIC_SCL=1;
 80029d2:	4b05      	ldr	r3, [pc, #20]	@ (80029e8 <IIC_Ack+0x30>)
 80029d4:	2201      	movs	r2, #1
 80029d6:	601a      	str	r2, [r3, #0]
	delay_us(1);
 80029d8:	2001      	movs	r0, #1
 80029da:	f001 fa43 	bl	8003e64 <delay_us>
	IIC_SCL=0;
 80029de:	4b02      	ldr	r3, [pc, #8]	@ (80029e8 <IIC_Ack+0x30>)
 80029e0:	2200      	movs	r2, #0
 80029e2:	601a      	str	r2, [r3, #0]
}
 80029e4:	bf00      	nop
 80029e6:	bd80      	pop	{r7, pc}
 80029e8:	422181ac 	.word	0x422181ac
 80029ec:	422181a8 	.word	0x422181a8

080029f0 <IIC_NAck>:
Function: IIC don't reply
Input   : none
Output  : none
**************************************************************************/
void IIC_NAck(void)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	af00      	add	r7, sp, #0
	IIC_SCL=0;
 80029f4:	4b0a      	ldr	r3, [pc, #40]	@ (8002a20 <IIC_NAck+0x30>)
 80029f6:	2200      	movs	r2, #0
 80029f8:	601a      	str	r2, [r3, #0]
	SDA_OUT();
 80029fa:	f7ff ff27 	bl	800284c <SDA_OUT>
	IIC_SDA=1;
 80029fe:	4b09      	ldr	r3, [pc, #36]	@ (8002a24 <IIC_NAck+0x34>)
 8002a00:	2201      	movs	r2, #1
 8002a02:	601a      	str	r2, [r3, #0]
	delay_us(1);
 8002a04:	2001      	movs	r0, #1
 8002a06:	f001 fa2d 	bl	8003e64 <delay_us>
	IIC_SCL=1;
 8002a0a:	4b05      	ldr	r3, [pc, #20]	@ (8002a20 <IIC_NAck+0x30>)
 8002a0c:	2201      	movs	r2, #1
 8002a0e:	601a      	str	r2, [r3, #0]
	delay_us(1);
 8002a10:	2001      	movs	r0, #1
 8002a12:	f001 fa27 	bl	8003e64 <delay_us>
	IIC_SCL=0;
 8002a16:	4b02      	ldr	r3, [pc, #8]	@ (8002a20 <IIC_NAck+0x30>)
 8002a18:	2200      	movs	r2, #0
 8002a1a:	601a      	str	r2, [r3, #0]
}
 8002a1c:	bf00      	nop
 8002a1e:	bd80      	pop	{r7, pc}
 8002a20:	422181ac 	.word	0x422181ac
 8002a24:	422181a8 	.word	0x422181a8

08002a28 <IIC_Send_Byte>:
Function: IIC sends a byte
Input   : txdByte data sent
Output  : none
**************************************************************************/
void IIC_Send_Byte(u8 txd)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b084      	sub	sp, #16
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	4603      	mov	r3, r0
 8002a30:	71fb      	strb	r3, [r7, #7]
    u8 t;
	  SDA_OUT();
 8002a32:	f7ff ff0b 	bl	800284c <SDA_OUT>
    IIC_SCL=0;//Pull the clock low to start data transmission
 8002a36:	4b14      	ldr	r3, [pc, #80]	@ (8002a88 <IIC_Send_Byte+0x60>)
 8002a38:	2200      	movs	r2, #0
 8002a3a:	601a      	str	r2, [r3, #0]
    for(t=0;t<8;t++)
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	73fb      	strb	r3, [r7, #15]
 8002a40:	e019      	b.n	8002a76 <IIC_Send_Byte+0x4e>
    {
			IIC_SDA=(txd&0x80)>>7;
 8002a42:	79fb      	ldrb	r3, [r7, #7]
 8002a44:	09db      	lsrs	r3, r3, #7
 8002a46:	b2da      	uxtb	r2, r3
 8002a48:	4b10      	ldr	r3, [pc, #64]	@ (8002a8c <IIC_Send_Byte+0x64>)
 8002a4a:	601a      	str	r2, [r3, #0]
			txd<<=1;
 8002a4c:	79fb      	ldrb	r3, [r7, #7]
 8002a4e:	005b      	lsls	r3, r3, #1
 8002a50:	71fb      	strb	r3, [r7, #7]
			delay_us(1);
 8002a52:	2001      	movs	r0, #1
 8002a54:	f001 fa06 	bl	8003e64 <delay_us>
			IIC_SCL=1;
 8002a58:	4b0b      	ldr	r3, [pc, #44]	@ (8002a88 <IIC_Send_Byte+0x60>)
 8002a5a:	2201      	movs	r2, #1
 8002a5c:	601a      	str	r2, [r3, #0]
			delay_us(1);
 8002a5e:	2001      	movs	r0, #1
 8002a60:	f001 fa00 	bl	8003e64 <delay_us>
			IIC_SCL=0;
 8002a64:	4b08      	ldr	r3, [pc, #32]	@ (8002a88 <IIC_Send_Byte+0x60>)
 8002a66:	2200      	movs	r2, #0
 8002a68:	601a      	str	r2, [r3, #0]
			delay_us(1);
 8002a6a:	2001      	movs	r0, #1
 8002a6c:	f001 f9fa 	bl	8003e64 <delay_us>
    for(t=0;t<8;t++)
 8002a70:	7bfb      	ldrb	r3, [r7, #15]
 8002a72:	3301      	adds	r3, #1
 8002a74:	73fb      	strb	r3, [r7, #15]
 8002a76:	7bfb      	ldrb	r3, [r7, #15]
 8002a78:	2b07      	cmp	r3, #7
 8002a7a:	d9e2      	bls.n	8002a42 <IIC_Send_Byte+0x1a>
    }
}
 8002a7c:	bf00      	nop
 8002a7e:	bf00      	nop
 8002a80:	3710      	adds	r7, #16
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bd80      	pop	{r7, pc}
 8002a86:	bf00      	nop
 8002a88:	422181ac 	.word	0x422181ac
 8002a8c:	422181a8 	.word	0x422181a8

08002a90 <i2cWrite>:
Function: IIC write data to register
Input   : addrDevice addressregRegister addresslen;Number of bytesdataData
Output  : 0Write successfully1Failed to write
**************************************************************************/
int i2cWrite(uint8_t addr, uint8_t reg, uint8_t len, uint8_t *data)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b084      	sub	sp, #16
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	603b      	str	r3, [r7, #0]
 8002a98:	4603      	mov	r3, r0
 8002a9a:	71fb      	strb	r3, [r7, #7]
 8002a9c:	460b      	mov	r3, r1
 8002a9e:	71bb      	strb	r3, [r7, #6]
 8002aa0:	4613      	mov	r3, r2
 8002aa2:	717b      	strb	r3, [r7, #5]
		int i;
    if (!IIC_Start())
 8002aa4:	f7ff ff0c 	bl	80028c0 <IIC_Start>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d101      	bne.n	8002ab2 <i2cWrite+0x22>
        return 1;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	e031      	b.n	8002b16 <i2cWrite+0x86>
    IIC_Send_Byte(addr << 1 );
 8002ab2:	79fb      	ldrb	r3, [r7, #7]
 8002ab4:	005b      	lsls	r3, r3, #1
 8002ab6:	b2db      	uxtb	r3, r3
 8002ab8:	4618      	mov	r0, r3
 8002aba:	f7ff ffb5 	bl	8002a28 <IIC_Send_Byte>
    if (!IIC_Wait_Ack()) {
 8002abe:	f7ff ff47 	bl	8002950 <IIC_Wait_Ack>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d103      	bne.n	8002ad0 <i2cWrite+0x40>
        IIC_Stop();
 8002ac8:	f7ff ff26 	bl	8002918 <IIC_Stop>
        return 1;
 8002acc:	2301      	movs	r3, #1
 8002ace:	e022      	b.n	8002b16 <i2cWrite+0x86>
    }
    IIC_Send_Byte(reg);
 8002ad0:	79bb      	ldrb	r3, [r7, #6]
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	f7ff ffa8 	bl	8002a28 <IIC_Send_Byte>
    IIC_Wait_Ack();
 8002ad8:	f7ff ff3a 	bl	8002950 <IIC_Wait_Ack>
		for (i = 0; i < len; i++) {
 8002adc:	2300      	movs	r3, #0
 8002ade:	60fb      	str	r3, [r7, #12]
 8002ae0:	e012      	b.n	8002b08 <i2cWrite+0x78>
        IIC_Send_Byte(data[i]);
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	683a      	ldr	r2, [r7, #0]
 8002ae6:	4413      	add	r3, r2
 8002ae8:	781b      	ldrb	r3, [r3, #0]
 8002aea:	4618      	mov	r0, r3
 8002aec:	f7ff ff9c 	bl	8002a28 <IIC_Send_Byte>
        if (!IIC_Wait_Ack()) {
 8002af0:	f7ff ff2e 	bl	8002950 <IIC_Wait_Ack>
 8002af4:	4603      	mov	r3, r0
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d103      	bne.n	8002b02 <i2cWrite+0x72>
            IIC_Stop();
 8002afa:	f7ff ff0d 	bl	8002918 <IIC_Stop>
            return 0;
 8002afe:	2300      	movs	r3, #0
 8002b00:	e009      	b.n	8002b16 <i2cWrite+0x86>
		for (i = 0; i < len; i++) {
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	3301      	adds	r3, #1
 8002b06:	60fb      	str	r3, [r7, #12]
 8002b08:	797b      	ldrb	r3, [r7, #5]
 8002b0a:	68fa      	ldr	r2, [r7, #12]
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	dbe8      	blt.n	8002ae2 <i2cWrite+0x52>
        }
    }
    IIC_Stop();
 8002b10:	f7ff ff02 	bl	8002918 <IIC_Stop>
    return 0;
 8002b14:	2300      	movs	r3, #0
}
 8002b16:	4618      	mov	r0, r3
 8002b18:	3710      	adds	r7, #16
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}

08002b1e <i2cRead>:
Input   : addrDevice addressregRegister addresslen;Number of bytes*bufData read out
Output  : 0Read successfully1Failed to read
**************************************************************************/

int i2cRead(uint8_t addr, uint8_t reg, uint8_t len, uint8_t *buf)
{
 8002b1e:	b580      	push	{r7, lr}
 8002b20:	b082      	sub	sp, #8
 8002b22:	af00      	add	r7, sp, #0
 8002b24:	603b      	str	r3, [r7, #0]
 8002b26:	4603      	mov	r3, r0
 8002b28:	71fb      	strb	r3, [r7, #7]
 8002b2a:	460b      	mov	r3, r1
 8002b2c:	71bb      	strb	r3, [r7, #6]
 8002b2e:	4613      	mov	r3, r2
 8002b30:	717b      	strb	r3, [r7, #5]
    if (!IIC_Start())
 8002b32:	f7ff fec5 	bl	80028c0 <IIC_Start>
 8002b36:	4603      	mov	r3, r0
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d101      	bne.n	8002b40 <i2cRead+0x22>
        return 1;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	e03f      	b.n	8002bc0 <i2cRead+0xa2>
    IIC_Send_Byte(addr << 1);
 8002b40:	79fb      	ldrb	r3, [r7, #7]
 8002b42:	005b      	lsls	r3, r3, #1
 8002b44:	b2db      	uxtb	r3, r3
 8002b46:	4618      	mov	r0, r3
 8002b48:	f7ff ff6e 	bl	8002a28 <IIC_Send_Byte>
    if (!IIC_Wait_Ack()) {
 8002b4c:	f7ff ff00 	bl	8002950 <IIC_Wait_Ack>
 8002b50:	4603      	mov	r3, r0
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d103      	bne.n	8002b5e <i2cRead+0x40>
        IIC_Stop();
 8002b56:	f7ff fedf 	bl	8002918 <IIC_Stop>
        return 1;
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	e030      	b.n	8002bc0 <i2cRead+0xa2>
    }
    IIC_Send_Byte(reg);
 8002b5e:	79bb      	ldrb	r3, [r7, #6]
 8002b60:	4618      	mov	r0, r3
 8002b62:	f7ff ff61 	bl	8002a28 <IIC_Send_Byte>
    IIC_Wait_Ack();
 8002b66:	f7ff fef3 	bl	8002950 <IIC_Wait_Ack>
    IIC_Start();
 8002b6a:	f7ff fea9 	bl	80028c0 <IIC_Start>
    IIC_Send_Byte((addr << 1)+1);
 8002b6e:	79fb      	ldrb	r3, [r7, #7]
 8002b70:	005b      	lsls	r3, r3, #1
 8002b72:	b2db      	uxtb	r3, r3
 8002b74:	3301      	adds	r3, #1
 8002b76:	b2db      	uxtb	r3, r3
 8002b78:	4618      	mov	r0, r3
 8002b7a:	f7ff ff55 	bl	8002a28 <IIC_Send_Byte>
    IIC_Wait_Ack();
 8002b7e:	f7ff fee7 	bl	8002950 <IIC_Wait_Ack>
    while (len) {
 8002b82:	e017      	b.n	8002bb4 <i2cRead+0x96>
        if (len == 1)
 8002b84:	797b      	ldrb	r3, [r7, #5]
 8002b86:	2b01      	cmp	r3, #1
 8002b88:	d107      	bne.n	8002b9a <i2cRead+0x7c>
            *buf = IIC_Read_Byte(0);
 8002b8a:	2000      	movs	r0, #0
 8002b8c:	f000 f81c 	bl	8002bc8 <IIC_Read_Byte>
 8002b90:	4603      	mov	r3, r0
 8002b92:	461a      	mov	r2, r3
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	701a      	strb	r2, [r3, #0]
 8002b98:	e006      	b.n	8002ba8 <i2cRead+0x8a>
        else
            *buf = IIC_Read_Byte(1);
 8002b9a:	2001      	movs	r0, #1
 8002b9c:	f000 f814 	bl	8002bc8 <IIC_Read_Byte>
 8002ba0:	4603      	mov	r3, r0
 8002ba2:	461a      	mov	r2, r3
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	701a      	strb	r2, [r3, #0]
        buf++;
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	3301      	adds	r3, #1
 8002bac:	603b      	str	r3, [r7, #0]
        len--;
 8002bae:	797b      	ldrb	r3, [r7, #5]
 8002bb0:	3b01      	subs	r3, #1
 8002bb2:	717b      	strb	r3, [r7, #5]
    while (len) {
 8002bb4:	797b      	ldrb	r3, [r7, #5]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d1e4      	bne.n	8002b84 <i2cRead+0x66>
    }
    IIC_Stop();
 8002bba:	f7ff fead 	bl	8002918 <IIC_Stop>
    return 0;
 8002bbe:	2300      	movs	r3, #0
}
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	3708      	adds	r7, #8
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd80      	pop	{r7, pc}

08002bc8 <IIC_Read_Byte>:
Function: IIC reads a byte
Input   : ackSend response signal or not1Send0Do not send
Output  : receiveData read
**************************************************************************/
u8 IIC_Read_Byte(unsigned char ack)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b084      	sub	sp, #16
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	4603      	mov	r3, r0
 8002bd0:	71fb      	strb	r3, [r7, #7]
	unsigned char i,receive=0;
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	73bb      	strb	r3, [r7, #14]
	SDA_IN();//SDA SDA is set as input
 8002bd6:	f7ff fe57 	bl	8002888 <SDA_IN>
    for(i=0;i<8;i++ )
 8002bda:	2300      	movs	r3, #0
 8002bdc:	73fb      	strb	r3, [r7, #15]
 8002bde:	e018      	b.n	8002c12 <IIC_Read_Byte+0x4a>
	 {
			IIC_SCL=0;
 8002be0:	4b14      	ldr	r3, [pc, #80]	@ (8002c34 <IIC_Read_Byte+0x6c>)
 8002be2:	2200      	movs	r2, #0
 8002be4:	601a      	str	r2, [r3, #0]
			delay_us(2);
 8002be6:	2002      	movs	r0, #2
 8002be8:	f001 f93c 	bl	8003e64 <delay_us>
			IIC_SCL=1;
 8002bec:	4b11      	ldr	r3, [pc, #68]	@ (8002c34 <IIC_Read_Byte+0x6c>)
 8002bee:	2201      	movs	r2, #1
 8002bf0:	601a      	str	r2, [r3, #0]
			receive<<=1;
 8002bf2:	7bbb      	ldrb	r3, [r7, #14]
 8002bf4:	005b      	lsls	r3, r3, #1
 8002bf6:	73bb      	strb	r3, [r7, #14]
			if(READ_SDA)receive++;
 8002bf8:	4b0f      	ldr	r3, [pc, #60]	@ (8002c38 <IIC_Read_Byte+0x70>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d002      	beq.n	8002c06 <IIC_Read_Byte+0x3e>
 8002c00:	7bbb      	ldrb	r3, [r7, #14]
 8002c02:	3301      	adds	r3, #1
 8002c04:	73bb      	strb	r3, [r7, #14]
			delay_us(2);
 8002c06:	2002      	movs	r0, #2
 8002c08:	f001 f92c 	bl	8003e64 <delay_us>
    for(i=0;i<8;i++ )
 8002c0c:	7bfb      	ldrb	r3, [r7, #15]
 8002c0e:	3301      	adds	r3, #1
 8002c10:	73fb      	strb	r3, [r7, #15]
 8002c12:	7bfb      	ldrb	r3, [r7, #15]
 8002c14:	2b07      	cmp	r3, #7
 8002c16:	d9e3      	bls.n	8002be0 <IIC_Read_Byte+0x18>
    }
    if (ack)
 8002c18:	79fb      	ldrb	r3, [r7, #7]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d002      	beq.n	8002c24 <IIC_Read_Byte+0x5c>
        IIC_Ack(); //ACK Send ACK
 8002c1e:	f7ff fecb 	bl	80029b8 <IIC_Ack>
 8002c22:	e001      	b.n	8002c28 <IIC_Read_Byte+0x60>
    else
        IIC_NAck();//nACK  Send nACK
 8002c24:	f7ff fee4 	bl	80029f0 <IIC_NAck>
    return receive;
 8002c28:	7bbb      	ldrb	r3, [r7, #14]
}
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	3710      	adds	r7, #16
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bd80      	pop	{r7, pc}
 8002c32:	bf00      	nop
 8002c34:	422181ac 	.word	0x422181ac
 8002c38:	42218128 	.word	0x42218128

08002c3c <I2C_ReadOneByte>:
Function: IIC reads a byte
Input   : I2C_AddrDevice IIC addressaddr:Register address
Output  : resData read
**************************************************************************/
unsigned char I2C_ReadOneByte(unsigned char I2C_Addr,unsigned char addr)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b084      	sub	sp, #16
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	4603      	mov	r3, r0
 8002c44:	460a      	mov	r2, r1
 8002c46:	71fb      	strb	r3, [r7, #7]
 8002c48:	4613      	mov	r3, r2
 8002c4a:	71bb      	strb	r3, [r7, #6]
	unsigned char res=0;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	73fb      	strb	r3, [r7, #15]

	IIC_Start();
 8002c50:	f7ff fe36 	bl	80028c0 <IIC_Start>
	IIC_Send_Byte(I2C_Addr);	   // Send write command
 8002c54:	79fb      	ldrb	r3, [r7, #7]
 8002c56:	4618      	mov	r0, r3
 8002c58:	f7ff fee6 	bl	8002a28 <IIC_Send_Byte>
	res++;
 8002c5c:	7bfb      	ldrb	r3, [r7, #15]
 8002c5e:	3301      	adds	r3, #1
 8002c60:	73fb      	strb	r3, [r7, #15]
	IIC_Wait_Ack();
 8002c62:	f7ff fe75 	bl	8002950 <IIC_Wait_Ack>
	IIC_Send_Byte(addr); res++;  // Send Address
 8002c66:	79bb      	ldrb	r3, [r7, #6]
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f7ff fedd 	bl	8002a28 <IIC_Send_Byte>
 8002c6e:	7bfb      	ldrb	r3, [r7, #15]
 8002c70:	3301      	adds	r3, #1
 8002c72:	73fb      	strb	r3, [r7, #15]
	IIC_Wait_Ack();
 8002c74:	f7ff fe6c 	bl	8002950 <IIC_Wait_Ack>
	//IIC_Stop();// Generates a stop condition
	IIC_Start();
 8002c78:	f7ff fe22 	bl	80028c0 <IIC_Start>
	IIC_Send_Byte(I2C_Addr+1); res++;          // Entering receive mode
 8002c7c:	79fb      	ldrb	r3, [r7, #7]
 8002c7e:	3301      	adds	r3, #1
 8002c80:	b2db      	uxtb	r3, r3
 8002c82:	4618      	mov	r0, r3
 8002c84:	f7ff fed0 	bl	8002a28 <IIC_Send_Byte>
 8002c88:	7bfb      	ldrb	r3, [r7, #15]
 8002c8a:	3301      	adds	r3, #1
 8002c8c:	73fb      	strb	r3, [r7, #15]
	IIC_Wait_Ack();
 8002c8e:	f7ff fe5f 	bl	8002950 <IIC_Wait_Ack>
	res=IIC_Read_Byte(0);
 8002c92:	2000      	movs	r0, #0
 8002c94:	f7ff ff98 	bl	8002bc8 <IIC_Read_Byte>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	73fb      	strb	r3, [r7, #15]
    IIC_Stop();// Generates a stop condition
 8002c9c:	f7ff fe3c 	bl	8002918 <IIC_Stop>

	return res;
 8002ca0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	3710      	adds	r7, #16
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}

08002caa <IICreadBytes>:
Function: IIC continuous reading data
Input   : devTarget device IIC addressreg:Register address
					lengthNumber of bytes*data:The pointer where the read data will be stored
Output  : countNumber of bytes read out-1
**************************************************************************/
u8 IICreadBytes(u8 dev, u8 reg, u8 length, u8 *data){
 8002caa:	b590      	push	{r4, r7, lr}
 8002cac:	b085      	sub	sp, #20
 8002cae:	af00      	add	r7, sp, #0
 8002cb0:	603b      	str	r3, [r7, #0]
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	71fb      	strb	r3, [r7, #7]
 8002cb6:	460b      	mov	r3, r1
 8002cb8:	71bb      	strb	r3, [r7, #6]
 8002cba:	4613      	mov	r3, r2
 8002cbc:	717b      	strb	r3, [r7, #5]
    u8 count = 0;
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	73fb      	strb	r3, [r7, #15]

	IIC_Start();
 8002cc2:	f7ff fdfd 	bl	80028c0 <IIC_Start>
	IIC_Send_Byte(dev);	   // Send write command
 8002cc6:	79fb      	ldrb	r3, [r7, #7]
 8002cc8:	4618      	mov	r0, r3
 8002cca:	f7ff fead 	bl	8002a28 <IIC_Send_Byte>
	IIC_Wait_Ack();
 8002cce:	f7ff fe3f 	bl	8002950 <IIC_Wait_Ack>
	IIC_Send_Byte(reg);   // Send Address
 8002cd2:	79bb      	ldrb	r3, [r7, #6]
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	f7ff fea7 	bl	8002a28 <IIC_Send_Byte>
    IIC_Wait_Ack();
 8002cda:	f7ff fe39 	bl	8002950 <IIC_Wait_Ack>
	IIC_Start();
 8002cde:	f7ff fdef 	bl	80028c0 <IIC_Start>
	IIC_Send_Byte(dev+1);  // Entering receive mode
 8002ce2:	79fb      	ldrb	r3, [r7, #7]
 8002ce4:	3301      	adds	r3, #1
 8002ce6:	b2db      	uxtb	r3, r3
 8002ce8:	4618      	mov	r0, r3
 8002cea:	f7ff fe9d 	bl	8002a28 <IIC_Send_Byte>
	IIC_Wait_Ack();
 8002cee:	f7ff fe2f 	bl	8002950 <IIC_Wait_Ack>

    for(count=0;count<length;count++){
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	73fb      	strb	r3, [r7, #15]
 8002cf6:	e018      	b.n	8002d2a <IICreadBytes+0x80>

		 if(count!=length-1)   data[count]=IIC_Read_Byte(1);  // Read data with ACK
 8002cf8:	7bfa      	ldrb	r2, [r7, #15]
 8002cfa:	797b      	ldrb	r3, [r7, #5]
 8002cfc:	3b01      	subs	r3, #1
 8002cfe:	429a      	cmp	r2, r3
 8002d00:	d008      	beq.n	8002d14 <IICreadBytes+0x6a>
 8002d02:	7bfb      	ldrb	r3, [r7, #15]
 8002d04:	683a      	ldr	r2, [r7, #0]
 8002d06:	18d4      	adds	r4, r2, r3
 8002d08:	2001      	movs	r0, #1
 8002d0a:	f7ff ff5d 	bl	8002bc8 <IIC_Read_Byte>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	7023      	strb	r3, [r4, #0]
 8002d12:	e007      	b.n	8002d24 <IICreadBytes+0x7a>
		 else                  data[count]=IIC_Read_Byte(0);  // Last byte NACK
 8002d14:	7bfb      	ldrb	r3, [r7, #15]
 8002d16:	683a      	ldr	r2, [r7, #0]
 8002d18:	18d4      	adds	r4, r2, r3
 8002d1a:	2000      	movs	r0, #0
 8002d1c:	f7ff ff54 	bl	8002bc8 <IIC_Read_Byte>
 8002d20:	4603      	mov	r3, r0
 8002d22:	7023      	strb	r3, [r4, #0]
    for(count=0;count<length;count++){
 8002d24:	7bfb      	ldrb	r3, [r7, #15]
 8002d26:	3301      	adds	r3, #1
 8002d28:	73fb      	strb	r3, [r7, #15]
 8002d2a:	7bfa      	ldrb	r2, [r7, #15]
 8002d2c:	797b      	ldrb	r3, [r7, #5]
 8002d2e:	429a      	cmp	r2, r3
 8002d30:	d3e2      	bcc.n	8002cf8 <IICreadBytes+0x4e>
	}
    IIC_Stop();// Generates a stop condition
 8002d32:	f7ff fdf1 	bl	8002918 <IIC_Stop>
    return count;
 8002d36:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d38:	4618      	mov	r0, r3
 8002d3a:	3714      	adds	r7, #20
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd90      	pop	{r4, r7, pc}

08002d40 <IICwriteBytes>:
Function: Writes multiple bytes to the specified register of the specified device
Input   : devTarget device IIC addressregRegister addresslengthNumber of bytes
					*dataThe pointer where the read data will be stored
Output  : 1
**************************************************************************/
u8 IICwriteBytes(u8 dev, u8 reg, u8 length, u8* data){
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b084      	sub	sp, #16
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	603b      	str	r3, [r7, #0]
 8002d48:	4603      	mov	r3, r0
 8002d4a:	71fb      	strb	r3, [r7, #7]
 8002d4c:	460b      	mov	r3, r1
 8002d4e:	71bb      	strb	r3, [r7, #6]
 8002d50:	4613      	mov	r3, r2
 8002d52:	717b      	strb	r3, [r7, #5]

 	u8 count = 0;
 8002d54:	2300      	movs	r3, #0
 8002d56:	73fb      	strb	r3, [r7, #15]
	IIC_Start();
 8002d58:	f7ff fdb2 	bl	80028c0 <IIC_Start>
	IIC_Send_Byte(dev);	   // Send write command
 8002d5c:	79fb      	ldrb	r3, [r7, #7]
 8002d5e:	4618      	mov	r0, r3
 8002d60:	f7ff fe62 	bl	8002a28 <IIC_Send_Byte>
	IIC_Wait_Ack();
 8002d64:	f7ff fdf4 	bl	8002950 <IIC_Wait_Ack>
	IIC_Send_Byte(reg);   // Send Address
 8002d68:	79bb      	ldrb	r3, [r7, #6]
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f7ff fe5c 	bl	8002a28 <IIC_Send_Byte>
  IIC_Wait_Ack();
 8002d70:	f7ff fdee 	bl	8002950 <IIC_Wait_Ack>
	for(count=0;count<length;count++){
 8002d74:	2300      	movs	r3, #0
 8002d76:	73fb      	strb	r3, [r7, #15]
 8002d78:	e00b      	b.n	8002d92 <IICwriteBytes+0x52>
		IIC_Send_Byte(data[count]);
 8002d7a:	7bfb      	ldrb	r3, [r7, #15]
 8002d7c:	683a      	ldr	r2, [r7, #0]
 8002d7e:	4413      	add	r3, r2
 8002d80:	781b      	ldrb	r3, [r3, #0]
 8002d82:	4618      	mov	r0, r3
 8002d84:	f7ff fe50 	bl	8002a28 <IIC_Send_Byte>
		IIC_Wait_Ack();
 8002d88:	f7ff fde2 	bl	8002950 <IIC_Wait_Ack>
	for(count=0;count<length;count++){
 8002d8c:	7bfb      	ldrb	r3, [r7, #15]
 8002d8e:	3301      	adds	r3, #1
 8002d90:	73fb      	strb	r3, [r7, #15]
 8002d92:	7bfa      	ldrb	r2, [r7, #15]
 8002d94:	797b      	ldrb	r3, [r7, #5]
 8002d96:	429a      	cmp	r2, r3
 8002d98:	d3ef      	bcc.n	8002d7a <IICwriteBytes+0x3a>
	 }
	IIC_Stop();// Generates a stop condition
 8002d9a:	f7ff fdbd 	bl	8002918 <IIC_Stop>

    return 1; //status == 0;
 8002d9e:	2301      	movs	r3, #1
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	3710      	adds	r7, #16
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}

08002da8 <IICreadByte>:
/**************************************************************************
Function: Reads a byte of the specified register of the specified device
Input   : devTarget device IIC addressregRegister address*dataThe pointer where the read data will be stored
Output  : 1
**************************************************************************/
u8 IICreadByte(u8 dev, u8 reg, u8 *data){
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b082      	sub	sp, #8
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	4603      	mov	r3, r0
 8002db0:	603a      	str	r2, [r7, #0]
 8002db2:	71fb      	strb	r3, [r7, #7]
 8002db4:	460b      	mov	r3, r1
 8002db6:	71bb      	strb	r3, [r7, #6]
	*data=I2C_ReadOneByte(dev, reg);
 8002db8:	79ba      	ldrb	r2, [r7, #6]
 8002dba:	79fb      	ldrb	r3, [r7, #7]
 8002dbc:	4611      	mov	r1, r2
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f7ff ff3c 	bl	8002c3c <I2C_ReadOneByte>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	461a      	mov	r2, r3
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	701a      	strb	r2, [r3, #0]
    return 1;
 8002dcc:	2301      	movs	r3, #1
}
 8002dce:	4618      	mov	r0, r3
 8002dd0:	3708      	adds	r7, #8
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bd80      	pop	{r7, pc}

08002dd6 <IICwriteByte>:
/**************************************************************************
Function: Write a byte to the specified register of the specified device
Input   : devTarget device IIC addressregRegister addressdataData to be writtenwill be stored
Output  : 1
**************************************************************************/
unsigned char IICwriteByte(unsigned char dev, unsigned char reg, unsigned char data){
 8002dd6:	b580      	push	{r7, lr}
 8002dd8:	b082      	sub	sp, #8
 8002dda:	af00      	add	r7, sp, #0
 8002ddc:	4603      	mov	r3, r0
 8002dde:	71fb      	strb	r3, [r7, #7]
 8002de0:	460b      	mov	r3, r1
 8002de2:	71bb      	strb	r3, [r7, #6]
 8002de4:	4613      	mov	r3, r2
 8002de6:	717b      	strb	r3, [r7, #5]
    return IICwriteBytes(dev, reg, 1, &data);
 8002de8:	1d7b      	adds	r3, r7, #5
 8002dea:	79b9      	ldrb	r1, [r7, #6]
 8002dec:	79f8      	ldrb	r0, [r7, #7]
 8002dee:	2201      	movs	r2, #1
 8002df0:	f7ff ffa6 	bl	8002d40 <IICwriteBytes>
 8002df4:	4603      	mov	r3, r0
}
 8002df6:	4618      	mov	r0, r3
 8002df8:	3708      	adds	r7, #8
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bd80      	pop	{r7, pc}

08002dfe <IICwriteBits>:
Function: Read, modify, and write multiple bits in a byte of the specified device specified register
Input   : devTarget device IIC addressregRegister addresslengthNumber of bytes
					bitStartStart bit of target bytedataStores the value of the target byte bit to be changed
**************************************************************************/
u8 IICwriteBits(u8 dev,u8 reg,u8 bitStart,u8 length,u8 data)
{
 8002dfe:	b590      	push	{r4, r7, lr}
 8002e00:	b085      	sub	sp, #20
 8002e02:	af00      	add	r7, sp, #0
 8002e04:	4604      	mov	r4, r0
 8002e06:	4608      	mov	r0, r1
 8002e08:	4611      	mov	r1, r2
 8002e0a:	461a      	mov	r2, r3
 8002e0c:	4623      	mov	r3, r4
 8002e0e:	71fb      	strb	r3, [r7, #7]
 8002e10:	4603      	mov	r3, r0
 8002e12:	71bb      	strb	r3, [r7, #6]
 8002e14:	460b      	mov	r3, r1
 8002e16:	717b      	strb	r3, [r7, #5]
 8002e18:	4613      	mov	r3, r2
 8002e1a:	713b      	strb	r3, [r7, #4]

    u8 b;
    if (IICreadByte(dev, reg, &b) != 0) {
 8002e1c:	f107 020e 	add.w	r2, r7, #14
 8002e20:	79b9      	ldrb	r1, [r7, #6]
 8002e22:	79fb      	ldrb	r3, [r7, #7]
 8002e24:	4618      	mov	r0, r3
 8002e26:	f7ff ffbf 	bl	8002da8 <IICreadByte>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d037      	beq.n	8002ea0 <IICwriteBits+0xa2>
        u8 mask = (0xFF << (bitStart + 1)) | 0xFF >> ((8 - bitStart) + length - 1);
 8002e30:	797b      	ldrb	r3, [r7, #5]
 8002e32:	3301      	adds	r3, #1
 8002e34:	22ff      	movs	r2, #255	@ 0xff
 8002e36:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3a:	b25a      	sxtb	r2, r3
 8002e3c:	797b      	ldrb	r3, [r7, #5]
 8002e3e:	f1c3 0108 	rsb	r1, r3, #8
 8002e42:	793b      	ldrb	r3, [r7, #4]
 8002e44:	440b      	add	r3, r1
 8002e46:	3b01      	subs	r3, #1
 8002e48:	21ff      	movs	r1, #255	@ 0xff
 8002e4a:	fa41 f303 	asr.w	r3, r1, r3
 8002e4e:	b25b      	sxtb	r3, r3
 8002e50:	4313      	orrs	r3, r2
 8002e52:	b25b      	sxtb	r3, r3
 8002e54:	73fb      	strb	r3, [r7, #15]
        data <<= (8 - length);
 8002e56:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002e5a:	793b      	ldrb	r3, [r7, #4]
 8002e5c:	f1c3 0308 	rsb	r3, r3, #8
 8002e60:	fa02 f303 	lsl.w	r3, r2, r3
 8002e64:	f887 3020 	strb.w	r3, [r7, #32]
        data >>= (7 - bitStart);
 8002e68:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002e6c:	797b      	ldrb	r3, [r7, #5]
 8002e6e:	f1c3 0307 	rsb	r3, r3, #7
 8002e72:	fa42 f303 	asr.w	r3, r2, r3
 8002e76:	f887 3020 	strb.w	r3, [r7, #32]
        b &= mask;
 8002e7a:	7bba      	ldrb	r2, [r7, #14]
 8002e7c:	7bfb      	ldrb	r3, [r7, #15]
 8002e7e:	4013      	ands	r3, r2
 8002e80:	b2db      	uxtb	r3, r3
 8002e82:	73bb      	strb	r3, [r7, #14]
        b |= data;
 8002e84:	7bba      	ldrb	r2, [r7, #14]
 8002e86:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	b2db      	uxtb	r3, r3
 8002e8e:	73bb      	strb	r3, [r7, #14]
        return IICwriteByte(dev, reg, b);
 8002e90:	7bba      	ldrb	r2, [r7, #14]
 8002e92:	79b9      	ldrb	r1, [r7, #6]
 8002e94:	79fb      	ldrb	r3, [r7, #7]
 8002e96:	4618      	mov	r0, r3
 8002e98:	f7ff ff9d 	bl	8002dd6 <IICwriteByte>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	e000      	b.n	8002ea2 <IICwriteBits+0xa4>
    } else {
        return 0;
 8002ea0:	2300      	movs	r3, #0
    }
}
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	3714      	adds	r7, #20
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd90      	pop	{r4, r7, pc}

08002eaa <IICwriteBit>:
Function: Read, modify, and write one bit in a byte of the specified device specified register
Input   : devTarget device IIC addressregRegister address
					bitNumTo modify the bitnum bit of the target bytedataWhen it is 0, the target bit will be cleared, otherwise it will be set
Output  : 1success0fail
**************************************************************************/
u8 IICwriteBit(u8 dev, u8 reg, u8 bitNum, u8 data){
 8002eaa:	b590      	push	{r4, r7, lr}
 8002eac:	b085      	sub	sp, #20
 8002eae:	af00      	add	r7, sp, #0
 8002eb0:	4604      	mov	r4, r0
 8002eb2:	4608      	mov	r0, r1
 8002eb4:	4611      	mov	r1, r2
 8002eb6:	461a      	mov	r2, r3
 8002eb8:	4623      	mov	r3, r4
 8002eba:	71fb      	strb	r3, [r7, #7]
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	71bb      	strb	r3, [r7, #6]
 8002ec0:	460b      	mov	r3, r1
 8002ec2:	717b      	strb	r3, [r7, #5]
 8002ec4:	4613      	mov	r3, r2
 8002ec6:	713b      	strb	r3, [r7, #4]
    u8 b;
    IICreadByte(dev, reg, &b);
 8002ec8:	f107 020f 	add.w	r2, r7, #15
 8002ecc:	79b9      	ldrb	r1, [r7, #6]
 8002ece:	79fb      	ldrb	r3, [r7, #7]
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	f7ff ff69 	bl	8002da8 <IICreadByte>
    b = (data != 0) ? (b | (1 << bitNum)) : (b & ~(1 << bitNum));
 8002ed6:	793b      	ldrb	r3, [r7, #4]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d00a      	beq.n	8002ef2 <IICwriteBit+0x48>
 8002edc:	797b      	ldrb	r3, [r7, #5]
 8002ede:	2201      	movs	r2, #1
 8002ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee4:	b25a      	sxtb	r2, r3
 8002ee6:	7bfb      	ldrb	r3, [r7, #15]
 8002ee8:	b25b      	sxtb	r3, r3
 8002eea:	4313      	orrs	r3, r2
 8002eec:	b25b      	sxtb	r3, r3
 8002eee:	b2db      	uxtb	r3, r3
 8002ef0:	e00b      	b.n	8002f0a <IICwriteBit+0x60>
 8002ef2:	797b      	ldrb	r3, [r7, #5]
 8002ef4:	2201      	movs	r2, #1
 8002ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8002efa:	b25b      	sxtb	r3, r3
 8002efc:	43db      	mvns	r3, r3
 8002efe:	b25a      	sxtb	r2, r3
 8002f00:	7bfb      	ldrb	r3, [r7, #15]
 8002f02:	b25b      	sxtb	r3, r3
 8002f04:	4013      	ands	r3, r2
 8002f06:	b25b      	sxtb	r3, r3
 8002f08:	b2db      	uxtb	r3, r3
 8002f0a:	73fb      	strb	r3, [r7, #15]
    return IICwriteByte(dev, reg, b);
 8002f0c:	7bfa      	ldrb	r2, [r7, #15]
 8002f0e:	79b9      	ldrb	r1, [r7, #6]
 8002f10:	79fb      	ldrb	r3, [r7, #7]
 8002f12:	4618      	mov	r0, r3
 8002f14:	f7ff ff5f 	bl	8002dd6 <IICwriteByte>
 8002f18:	4603      	mov	r3, r0
}
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	3714      	adds	r7, #20
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bd90      	pop	{r4, r7, pc}
	...

08002f24 <KF_X>:
Input: angular velocity, acceleration
Output: None

**************************************************************************/
float KF_X(float acce_Y, float acce_Z, float gyro_X) // YZX  Input quantities: Y-axis acceleration, Z-axis acceleration, X-axis angular velocity.
{
 8002f24:	b5b0      	push	{r4, r5, r7, lr}
 8002f26:	b0ae      	sub	sp, #184	@ 0xb8
 8002f28:	af04      	add	r7, sp, #16
 8002f2a:	60f8      	str	r0, [r7, #12]
 8002f2c:	60b9      	str	r1, [r7, #8]
 8002f2e:	607a      	str	r2, [r7, #4]
    static float x_hat[2][1] = {0}; //  Posterior Estimation
    static float x_hat_minus[2][1] = {0}; //   Prior estimates
    static float p_hat[2][2] = {{1, 0}, {0, 1}}; //   Posterior error covariance matrix
    static float p_hat_minus[2][2] = {0}; //  Prior error covariance matrix
    static float K[2][1] = {0}; //  Kalman Gain
    const float Ts = 0.005; // (5ms)  Sampling interval (5ms)
 8002f30:	4bb6      	ldr	r3, [pc, #728]	@ (800320c <KF_X+0x2e8>)
 8002f32:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    const float I[2][2] = {{1, 0}, {0, 1}};
    float u[1][1] = {{gyro_X}};
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    float A[2][2] = {{1, -Ts}, {0, 1}}; // A A Matrix
 8002f3c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002f40:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8002f44:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002f48:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8002f4c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002f50:	f04f 0300 	mov.w	r3, #0
 8002f54:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002f58:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002f5c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    float B[2][1] = {{Ts}, {0}}; // B B Matrix
 8002f60:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002f64:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002f68:	f04f 0300 	mov.w	r3, #0
 8002f6c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    float C[1][2] = {{1, 0}};// C C Matrix
 8002f70:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002f74:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002f76:	f04f 0300 	mov.w	r3, #0
 8002f7a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    float Q[2][2] = {{1e-10, 0}, {0, 1e-10}}; //  Process noise
 8002f7e:	4ba4      	ldr	r3, [pc, #656]	@ (8003210 <KF_X+0x2ec>)
 8002f80:	f107 046c 	add.w	r4, r7, #108	@ 0x6c
 8002f84:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002f86:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    float R[1][1] = {{1e-4}}; //   Measurement noise
 8002f8a:	4ba2      	ldr	r3, [pc, #648]	@ (8003214 <KF_X+0x2f0>)
 8002f8c:	66bb      	str	r3, [r7, #104]	@ 0x68
    float A_T[2][2] = {{1, 0}, {-Ts, 1}}; // A  Transpose of matrix A
 8002f8e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002f92:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002f94:	f04f 0300 	mov.w	r3, #0
 8002f98:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002f9a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002f9e:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8002fa2:	663b      	str	r3, [r7, #96]	@ 0x60
 8002fa4:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002fa8:	667b      	str	r3, [r7, #100]	@ 0x64
    float C_T[2][1] = {{1}, {0}}; // C  Transpose of the C matrix
 8002faa:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002fae:	653b      	str	r3, [r7, #80]	@ 0x50
 8002fb0:	f04f 0300 	mov.w	r3, #0
 8002fb4:	657b      	str	r3, [r7, #84]	@ 0x54
    float temp_1[2][1] = {0}; //   Used to store intermediate calculation results
 8002fb6:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002fba:	2200      	movs	r2, #0
 8002fbc:	601a      	str	r2, [r3, #0]
 8002fbe:	605a      	str	r2, [r3, #4]
    float temp_2[2][1] = {0}; //   Used to store intermediate calculation results
 8002fc0:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	601a      	str	r2, [r3, #0]
 8002fc8:	605a      	str	r2, [r3, #4]
    float temp_3[2][2] = {0}; //   Used to store intermediate calculation results
 8002fca:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002fce:	2200      	movs	r2, #0
 8002fd0:	601a      	str	r2, [r3, #0]
 8002fd2:	605a      	str	r2, [r3, #4]
 8002fd4:	609a      	str	r2, [r3, #8]
 8002fd6:	60da      	str	r2, [r3, #12]
    float temp_4[2][2] = {0}; //   Used to store intermediate calculation results
 8002fd8:	f107 0320 	add.w	r3, r7, #32
 8002fdc:	2200      	movs	r2, #0
 8002fde:	601a      	str	r2, [r3, #0]
 8002fe0:	605a      	str	r2, [r3, #4]
 8002fe2:	609a      	str	r2, [r3, #8]
 8002fe4:	60da      	str	r2, [r3, #12]
    float temp_5[1][2] = {0}; //   Used to store intermediate calculation results
 8002fe6:	f107 0318 	add.w	r3, r7, #24
 8002fea:	2200      	movs	r2, #0
 8002fec:	601a      	str	r2, [r3, #0]
 8002fee:	605a      	str	r2, [r3, #4]
    float temp_6[1][1] = {0}; //   Used to store intermediate calculation results
 8002ff0:	f04f 0300 	mov.w	r3, #0
 8002ff4:	617b      	str	r3, [r7, #20]
    float y = atan2(-acce_Y, acce_Z); //   Calculating Angle Using Acceleration
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f7fd fa7f 	bl	8000500 <__aeabi_f2d>
 8003002:	4604      	mov	r4, r0
 8003004:	460d      	mov	r5, r1
 8003006:	68b8      	ldr	r0, [r7, #8]
 8003008:	f7fd fa7a 	bl	8000500 <__aeabi_f2d>
 800300c:	4602      	mov	r2, r0
 800300e:	460b      	mov	r3, r1
 8003010:	4620      	mov	r0, r4
 8003012:	4629      	mov	r1, r5
 8003014:	f00b f9f8 	bl	800e408 <atan2>
 8003018:	4602      	mov	r2, r0
 800301a:	460b      	mov	r3, r1
 800301c:	4610      	mov	r0, r2
 800301e:	4619      	mov	r1, r3
 8003020:	f7fd fdbe 	bl	8000ba0 <__aeabi_d2f>
 8003024:	4603      	mov	r3, r0
 8003026:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    //   Prediction section
    //   A priori estimation formula
    mul(2, 2, 2, 1, A, x_hat, temp_1);
 800302a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800302e:	9302      	str	r3, [sp, #8]
 8003030:	4b79      	ldr	r3, [pc, #484]	@ (8003218 <KF_X+0x2f4>)
 8003032:	9301      	str	r3, [sp, #4]
 8003034:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8003038:	9300      	str	r3, [sp, #0]
 800303a:	2301      	movs	r3, #1
 800303c:	2202      	movs	r2, #2
 800303e:	2102      	movs	r1, #2
 8003040:	2002      	movs	r0, #2
 8003042:	f000 fb23 	bl	800368c <mul>
    mul(2, 1, 1, 1, B, u, temp_2);
 8003046:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800304a:	9302      	str	r3, [sp, #8]
 800304c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8003050:	9301      	str	r3, [sp, #4]
 8003052:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8003056:	9300      	str	r3, [sp, #0]
 8003058:	2301      	movs	r3, #1
 800305a:	2201      	movs	r2, #1
 800305c:	2101      	movs	r1, #1
 800305e:	2002      	movs	r0, #2
 8003060:	f000 fb14 	bl	800368c <mul>
    x_hat_minus[0][0] = temp_1[0][0] + temp_2[0][0];
 8003064:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003066:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003068:	4611      	mov	r1, r2
 800306a:	4618      	mov	r0, r3
 800306c:	f7fd fdee 	bl	8000c4c <__addsf3>
 8003070:	4603      	mov	r3, r0
 8003072:	461a      	mov	r2, r3
 8003074:	4b69      	ldr	r3, [pc, #420]	@ (800321c <KF_X+0x2f8>)
 8003076:	601a      	str	r2, [r3, #0]
    x_hat_minus[1][0] = temp_1[1][0] + temp_2[1][0];
 8003078:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800307a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800307c:	4611      	mov	r1, r2
 800307e:	4618      	mov	r0, r3
 8003080:	f7fd fde4 	bl	8000c4c <__addsf3>
 8003084:	4603      	mov	r3, r0
 8003086:	461a      	mov	r2, r3
 8003088:	4b64      	ldr	r3, [pc, #400]	@ (800321c <KF_X+0x2f8>)
 800308a:	605a      	str	r2, [r3, #4]
    //   A priori Error Covariance Formula
    mul(2, 2, 2, 2, A, p_hat, temp_3);
 800308c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003090:	9302      	str	r3, [sp, #8]
 8003092:	4b63      	ldr	r3, [pc, #396]	@ (8003220 <KF_X+0x2fc>)
 8003094:	9301      	str	r3, [sp, #4]
 8003096:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800309a:	9300      	str	r3, [sp, #0]
 800309c:	2302      	movs	r3, #2
 800309e:	2202      	movs	r2, #2
 80030a0:	2102      	movs	r1, #2
 80030a2:	2002      	movs	r0, #2
 80030a4:	f000 faf2 	bl	800368c <mul>
    mul(2, 2, 2, 2, temp_3, A_T, temp_4);
 80030a8:	f107 0320 	add.w	r3, r7, #32
 80030ac:	9302      	str	r3, [sp, #8]
 80030ae:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80030b2:	9301      	str	r3, [sp, #4]
 80030b4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80030b8:	9300      	str	r3, [sp, #0]
 80030ba:	2302      	movs	r3, #2
 80030bc:	2202      	movs	r2, #2
 80030be:	2102      	movs	r1, #2
 80030c0:	2002      	movs	r0, #2
 80030c2:	f000 fae3 	bl	800368c <mul>
    p_hat_minus[0][0] = temp_4[0][0] + Q[0][0];
 80030c6:	6a3b      	ldr	r3, [r7, #32]
 80030c8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80030ca:	4611      	mov	r1, r2
 80030cc:	4618      	mov	r0, r3
 80030ce:	f7fd fdbd 	bl	8000c4c <__addsf3>
 80030d2:	4603      	mov	r3, r0
 80030d4:	461a      	mov	r2, r3
 80030d6:	4b53      	ldr	r3, [pc, #332]	@ (8003224 <KF_X+0x300>)
 80030d8:	601a      	str	r2, [r3, #0]
    p_hat_minus[0][1] = temp_4[0][1] + Q[0][1];
 80030da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030dc:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80030de:	4611      	mov	r1, r2
 80030e0:	4618      	mov	r0, r3
 80030e2:	f7fd fdb3 	bl	8000c4c <__addsf3>
 80030e6:	4603      	mov	r3, r0
 80030e8:	461a      	mov	r2, r3
 80030ea:	4b4e      	ldr	r3, [pc, #312]	@ (8003224 <KF_X+0x300>)
 80030ec:	605a      	str	r2, [r3, #4]
    p_hat_minus[1][0] = temp_4[1][0] + Q[1][0];
 80030ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030f0:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80030f2:	4611      	mov	r1, r2
 80030f4:	4618      	mov	r0, r3
 80030f6:	f7fd fda9 	bl	8000c4c <__addsf3>
 80030fa:	4603      	mov	r3, r0
 80030fc:	461a      	mov	r2, r3
 80030fe:	4b49      	ldr	r3, [pc, #292]	@ (8003224 <KF_X+0x300>)
 8003100:	609a      	str	r2, [r3, #8]
    p_hat_minus[1][1] = temp_4[1][1] + Q[1][1];
 8003102:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003104:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8003106:	4611      	mov	r1, r2
 8003108:	4618      	mov	r0, r3
 800310a:	f7fd fd9f 	bl	8000c4c <__addsf3>
 800310e:	4603      	mov	r3, r0
 8003110:	461a      	mov	r2, r3
 8003112:	4b44      	ldr	r3, [pc, #272]	@ (8003224 <KF_X+0x300>)
 8003114:	60da      	str	r2, [r3, #12]
    //   Correction part
    //  Kalman Gain Formula
    mul(1, 2, 2, 2, C, p_hat_minus, temp_5);
 8003116:	f107 0318 	add.w	r3, r7, #24
 800311a:	9302      	str	r3, [sp, #8]
 800311c:	4b41      	ldr	r3, [pc, #260]	@ (8003224 <KF_X+0x300>)
 800311e:	9301      	str	r3, [sp, #4]
 8003120:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8003124:	9300      	str	r3, [sp, #0]
 8003126:	2302      	movs	r3, #2
 8003128:	2202      	movs	r2, #2
 800312a:	2102      	movs	r1, #2
 800312c:	2001      	movs	r0, #1
 800312e:	f000 faad 	bl	800368c <mul>
    mul(1, 2, 2, 1, temp_5, C_T, temp_6);
 8003132:	f107 0314 	add.w	r3, r7, #20
 8003136:	9302      	str	r3, [sp, #8]
 8003138:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800313c:	9301      	str	r3, [sp, #4]
 800313e:	f107 0318 	add.w	r3, r7, #24
 8003142:	9300      	str	r3, [sp, #0]
 8003144:	2301      	movs	r3, #1
 8003146:	2202      	movs	r2, #2
 8003148:	2102      	movs	r1, #2
 800314a:	2001      	movs	r0, #1
 800314c:	f000 fa9e 	bl	800368c <mul>
    temp_6[0][0] = 1.0f / (temp_6[0][0] + R[0][0]);
 8003150:	697b      	ldr	r3, [r7, #20]
 8003152:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8003154:	4611      	mov	r1, r2
 8003156:	4618      	mov	r0, r3
 8003158:	f7fd fd78 	bl	8000c4c <__addsf3>
 800315c:	4603      	mov	r3, r0
 800315e:	4619      	mov	r1, r3
 8003160:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8003164:	f7fd ff2e 	bl	8000fc4 <__aeabi_fdiv>
 8003168:	4603      	mov	r3, r0
 800316a:	617b      	str	r3, [r7, #20]
    mul(2, 2, 2, 1, p_hat_minus, C_T, temp_1);
 800316c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8003170:	9302      	str	r3, [sp, #8]
 8003172:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8003176:	9301      	str	r3, [sp, #4]
 8003178:	4b2a      	ldr	r3, [pc, #168]	@ (8003224 <KF_X+0x300>)
 800317a:	9300      	str	r3, [sp, #0]
 800317c:	2301      	movs	r3, #1
 800317e:	2202      	movs	r2, #2
 8003180:	2102      	movs	r1, #2
 8003182:	2002      	movs	r0, #2
 8003184:	f000 fa82 	bl	800368c <mul>
    mul(2, 1, 1, 1, temp_1, temp_6, K);
 8003188:	4b27      	ldr	r3, [pc, #156]	@ (8003228 <KF_X+0x304>)
 800318a:	9302      	str	r3, [sp, #8]
 800318c:	f107 0314 	add.w	r3, r7, #20
 8003190:	9301      	str	r3, [sp, #4]
 8003192:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8003196:	9300      	str	r3, [sp, #0]
 8003198:	2301      	movs	r3, #1
 800319a:	2201      	movs	r2, #1
 800319c:	2101      	movs	r1, #1
 800319e:	2002      	movs	r0, #2
 80031a0:	f000 fa74 	bl	800368c <mul>
    //   Posterior Estimation Formula
    mul(1, 2, 2, 1, C, x_hat_minus, temp_6);
 80031a4:	f107 0314 	add.w	r3, r7, #20
 80031a8:	9302      	str	r3, [sp, #8]
 80031aa:	4b1c      	ldr	r3, [pc, #112]	@ (800321c <KF_X+0x2f8>)
 80031ac:	9301      	str	r3, [sp, #4]
 80031ae:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80031b2:	9300      	str	r3, [sp, #0]
 80031b4:	2301      	movs	r3, #1
 80031b6:	2202      	movs	r2, #2
 80031b8:	2102      	movs	r1, #2
 80031ba:	2001      	movs	r0, #1
 80031bc:	f000 fa66 	bl	800368c <mul>
    temp_6[0][0] = y - temp_6[0][0];
 80031c0:	697b      	ldr	r3, [r7, #20]
 80031c2:	4619      	mov	r1, r3
 80031c4:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 80031c8:	f7fd fd3e 	bl	8000c48 <__aeabi_fsub>
 80031cc:	4603      	mov	r3, r0
 80031ce:	617b      	str	r3, [r7, #20]
    mul(2, 1, 1, 1, K, temp_6, temp_1);
 80031d0:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80031d4:	9302      	str	r3, [sp, #8]
 80031d6:	f107 0314 	add.w	r3, r7, #20
 80031da:	9301      	str	r3, [sp, #4]
 80031dc:	4b12      	ldr	r3, [pc, #72]	@ (8003228 <KF_X+0x304>)
 80031de:	9300      	str	r3, [sp, #0]
 80031e0:	2301      	movs	r3, #1
 80031e2:	2201      	movs	r2, #1
 80031e4:	2101      	movs	r1, #1
 80031e6:	2002      	movs	r0, #2
 80031e8:	f000 fa50 	bl	800368c <mul>
    x_hat[0][0] = x_hat_minus[0][0] + temp_1[0][0];
 80031ec:	4b0b      	ldr	r3, [pc, #44]	@ (800321c <KF_X+0x2f8>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80031f2:	4611      	mov	r1, r2
 80031f4:	4618      	mov	r0, r3
 80031f6:	f7fd fd29 	bl	8000c4c <__addsf3>
 80031fa:	4603      	mov	r3, r0
 80031fc:	461a      	mov	r2, r3
 80031fe:	4b06      	ldr	r3, [pc, #24]	@ (8003218 <KF_X+0x2f4>)
 8003200:	601a      	str	r2, [r3, #0]
    x_hat[1][0] = x_hat_minus[1][0] + temp_1[1][0];
 8003202:	4b06      	ldr	r3, [pc, #24]	@ (800321c <KF_X+0x2f8>)
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003208:	4611      	mov	r1, r2
 800320a:	e00f      	b.n	800322c <KF_X+0x308>
 800320c:	3ba3d70a 	.word	0x3ba3d70a
 8003210:	0800eee4 	.word	0x0800eee4
 8003214:	38d1b717 	.word	0x38d1b717
 8003218:	20000280 	.word	0x20000280
 800321c:	20000288 	.word	0x20000288
 8003220:	20000000 	.word	0x20000000
 8003224:	20000290 	.word	0x20000290
 8003228:	200002a0 	.word	0x200002a0
 800322c:	4618      	mov	r0, r3
 800322e:	f7fd fd0d 	bl	8000c4c <__addsf3>
 8003232:	4603      	mov	r3, r0
 8003234:	461a      	mov	r2, r3
 8003236:	4b23      	ldr	r3, [pc, #140]	@ (80032c4 <KF_X+0x3a0>)
 8003238:	605a      	str	r2, [r3, #4]
    //   Update error covariance formula
    mul(2, 1, 1, 2, K, C, temp_3);
 800323a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800323e:	9302      	str	r3, [sp, #8]
 8003240:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8003244:	9301      	str	r3, [sp, #4]
 8003246:	4b20      	ldr	r3, [pc, #128]	@ (80032c8 <KF_X+0x3a4>)
 8003248:	9300      	str	r3, [sp, #0]
 800324a:	2302      	movs	r3, #2
 800324c:	2201      	movs	r2, #1
 800324e:	2101      	movs	r1, #1
 8003250:	2002      	movs	r0, #2
 8003252:	f000 fa1b 	bl	800368c <mul>
    temp_3[0][0] = I[0][0] - temp_3[0][0];
 8003256:	4b1d      	ldr	r3, [pc, #116]	@ (80032cc <KF_X+0x3a8>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800325c:	4611      	mov	r1, r2
 800325e:	4618      	mov	r0, r3
 8003260:	f7fd fcf2 	bl	8000c48 <__aeabi_fsub>
 8003264:	4603      	mov	r3, r0
 8003266:	633b      	str	r3, [r7, #48]	@ 0x30
    temp_3[0][1] = I[0][1] - temp_3[0][1];
 8003268:	4b18      	ldr	r3, [pc, #96]	@ (80032cc <KF_X+0x3a8>)
 800326a:	685b      	ldr	r3, [r3, #4]
 800326c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800326e:	4611      	mov	r1, r2
 8003270:	4618      	mov	r0, r3
 8003272:	f7fd fce9 	bl	8000c48 <__aeabi_fsub>
 8003276:	4603      	mov	r3, r0
 8003278:	637b      	str	r3, [r7, #52]	@ 0x34
    temp_3[1][0] = I[1][0] - temp_3[1][0];
 800327a:	4b14      	ldr	r3, [pc, #80]	@ (80032cc <KF_X+0x3a8>)
 800327c:	689b      	ldr	r3, [r3, #8]
 800327e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003280:	4611      	mov	r1, r2
 8003282:	4618      	mov	r0, r3
 8003284:	f7fd fce0 	bl	8000c48 <__aeabi_fsub>
 8003288:	4603      	mov	r3, r0
 800328a:	63bb      	str	r3, [r7, #56]	@ 0x38
    temp_3[1][1] = I[1][1] - temp_3[1][1];
 800328c:	4b0f      	ldr	r3, [pc, #60]	@ (80032cc <KF_X+0x3a8>)
 800328e:	68db      	ldr	r3, [r3, #12]
 8003290:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003292:	4611      	mov	r1, r2
 8003294:	4618      	mov	r0, r3
 8003296:	f7fd fcd7 	bl	8000c48 <__aeabi_fsub>
 800329a:	4603      	mov	r3, r0
 800329c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    mul(2, 2, 2, 2, temp_3, p_hat_minus, p_hat);
 800329e:	4b0c      	ldr	r3, [pc, #48]	@ (80032d0 <KF_X+0x3ac>)
 80032a0:	9302      	str	r3, [sp, #8]
 80032a2:	4b0c      	ldr	r3, [pc, #48]	@ (80032d4 <KF_X+0x3b0>)
 80032a4:	9301      	str	r3, [sp, #4]
 80032a6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80032aa:	9300      	str	r3, [sp, #0]
 80032ac:	2302      	movs	r3, #2
 80032ae:	2202      	movs	r2, #2
 80032b0:	2102      	movs	r1, #2
 80032b2:	2002      	movs	r0, #2
 80032b4:	f000 f9ea 	bl	800368c <mul>
    //  Return Value
    return x_hat[0][0];
 80032b8:	4b02      	ldr	r3, [pc, #8]	@ (80032c4 <KF_X+0x3a0>)
 80032ba:	681b      	ldr	r3, [r3, #0]
}
 80032bc:	4618      	mov	r0, r3
 80032be:	37a8      	adds	r7, #168	@ 0xa8
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bdb0      	pop	{r4, r5, r7, pc}
 80032c4:	20000280 	.word	0x20000280
 80032c8:	200002a0 	.word	0x200002a0
 80032cc:	08010104 	.word	0x08010104
 80032d0:	20000000 	.word	0x20000000
 80032d4:	20000290 	.word	0x20000290

080032d8 <KF_Y>:
Function: 
Input   : 
Output  : 
**************************************************************************/
float KF_Y(float acce_X, float acce_Z, float gyro_Y) // XZY Input quantities: X-axis acceleration, Z-axis acceleration, Y-axis angular velocity.
{
 80032d8:	b5b0      	push	{r4, r5, r7, lr}
 80032da:	b0ae      	sub	sp, #184	@ 0xb8
 80032dc:	af04      	add	r7, sp, #16
 80032de:	60f8      	str	r0, [r7, #12]
 80032e0:	60b9      	str	r1, [r7, #8]
 80032e2:	607a      	str	r2, [r7, #4]
    static float x_hat[2][1] = {0}; //  Posterior Estimation
    static float x_hat_minus[2][1] = {0}; //   Prior estimates
    static float p_hat[2][2] = {{1, 0}, {0, 1}}; //  Posterior error covariance matrix
    static float p_hat_minus[2][2] = {0}; //   Prior error covariance matrix
    static float K[2][1] = {0}; //   Kalman Gain
    const float Ts = 0.005; // (5ms)  Sampling interval (5ms)
 80032e4:	4bb6      	ldr	r3, [pc, #728]	@ (80035c0 <KF_Y+0x2e8>)
 80032e6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    const float I[2][2] = {{1, 0}, {0, 1}};
    float u[1][1] = {{gyro_Y}};
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    float A[2][2] = {{1, -Ts}, {0, 1}}; // A A Matrix
 80032f0:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80032f4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80032f8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80032fc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8003300:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003304:	f04f 0300 	mov.w	r3, #0
 8003308:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800330c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8003310:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    float B[2][1] = {{Ts}, {0}}; // B B Matrix
 8003314:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003318:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800331c:	f04f 0300 	mov.w	r3, #0
 8003320:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    float C[1][2] = {{1, 0}};// C C Matrix
 8003324:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8003328:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800332a:	f04f 0300 	mov.w	r3, #0
 800332e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    float Q[2][2] = {{1e-10, 0}, {0, 1e-10}}; //  Process noise
 8003332:	4ba4      	ldr	r3, [pc, #656]	@ (80035c4 <KF_Y+0x2ec>)
 8003334:	f107 046c 	add.w	r4, r7, #108	@ 0x6c
 8003338:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800333a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    float R[1][1] = {{1e-4}}; //  Measurement noise
 800333e:	4ba2      	ldr	r3, [pc, #648]	@ (80035c8 <KF_Y+0x2f0>)
 8003340:	66bb      	str	r3, [r7, #104]	@ 0x68
    float A_T[2][2] = {{1, 0}, {-Ts, 1}}; // A Transpose of matrix A
 8003342:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8003346:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003348:	f04f 0300 	mov.w	r3, #0
 800334c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800334e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003352:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8003356:	663b      	str	r3, [r7, #96]	@ 0x60
 8003358:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800335c:	667b      	str	r3, [r7, #100]	@ 0x64
    float C_T[2][1] = {{1}, {0}}; // C Transpose of the C matrix
 800335e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8003362:	653b      	str	r3, [r7, #80]	@ 0x50
 8003364:	f04f 0300 	mov.w	r3, #0
 8003368:	657b      	str	r3, [r7, #84]	@ 0x54
    float temp_1[2][1] = {0}; //   Used to store intermediate calculation results
 800336a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800336e:	2200      	movs	r2, #0
 8003370:	601a      	str	r2, [r3, #0]
 8003372:	605a      	str	r2, [r3, #4]
    float temp_2[2][1] = {0}; //   Used to store intermediate calculation results
 8003374:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8003378:	2200      	movs	r2, #0
 800337a:	601a      	str	r2, [r3, #0]
 800337c:	605a      	str	r2, [r3, #4]
    float temp_3[2][2] = {0}; //   Used to store intermediate calculation results
 800337e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003382:	2200      	movs	r2, #0
 8003384:	601a      	str	r2, [r3, #0]
 8003386:	605a      	str	r2, [r3, #4]
 8003388:	609a      	str	r2, [r3, #8]
 800338a:	60da      	str	r2, [r3, #12]
    float temp_4[2][2] = {0}; //   Used to store intermediate calculation results
 800338c:	f107 0320 	add.w	r3, r7, #32
 8003390:	2200      	movs	r2, #0
 8003392:	601a      	str	r2, [r3, #0]
 8003394:	605a      	str	r2, [r3, #4]
 8003396:	609a      	str	r2, [r3, #8]
 8003398:	60da      	str	r2, [r3, #12]
    float temp_5[1][2] = {0}; //   Used to store intermediate calculation results
 800339a:	f107 0318 	add.w	r3, r7, #24
 800339e:	2200      	movs	r2, #0
 80033a0:	601a      	str	r2, [r3, #0]
 80033a2:	605a      	str	r2, [r3, #4]
    float temp_6[1][1] = {0}; //   Used to store intermediate calculation results
 80033a4:	f04f 0300 	mov.w	r3, #0
 80033a8:	617b      	str	r3, [r7, #20]
    float y = atan2(-acce_X, acce_Z); //   Calculating Angle Using Acceleration
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80033b0:	4618      	mov	r0, r3
 80033b2:	f7fd f8a5 	bl	8000500 <__aeabi_f2d>
 80033b6:	4604      	mov	r4, r0
 80033b8:	460d      	mov	r5, r1
 80033ba:	68b8      	ldr	r0, [r7, #8]
 80033bc:	f7fd f8a0 	bl	8000500 <__aeabi_f2d>
 80033c0:	4602      	mov	r2, r0
 80033c2:	460b      	mov	r3, r1
 80033c4:	4620      	mov	r0, r4
 80033c6:	4629      	mov	r1, r5
 80033c8:	f00b f81e 	bl	800e408 <atan2>
 80033cc:	4602      	mov	r2, r0
 80033ce:	460b      	mov	r3, r1
 80033d0:	4610      	mov	r0, r2
 80033d2:	4619      	mov	r1, r3
 80033d4:	f7fd fbe4 	bl	8000ba0 <__aeabi_d2f>
 80033d8:	4603      	mov	r3, r0
 80033da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    //   Prediction section
    //   A priori estimation formula
    mul(2, 2, 2, 1, A, x_hat, temp_1);
 80033de:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80033e2:	9302      	str	r3, [sp, #8]
 80033e4:	4b79      	ldr	r3, [pc, #484]	@ (80035cc <KF_Y+0x2f4>)
 80033e6:	9301      	str	r3, [sp, #4]
 80033e8:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 80033ec:	9300      	str	r3, [sp, #0]
 80033ee:	2301      	movs	r3, #1
 80033f0:	2202      	movs	r2, #2
 80033f2:	2102      	movs	r1, #2
 80033f4:	2002      	movs	r0, #2
 80033f6:	f000 f949 	bl	800368c <mul>
    mul(2, 1, 1, 1, B, u, temp_2);
 80033fa:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80033fe:	9302      	str	r3, [sp, #8]
 8003400:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8003404:	9301      	str	r3, [sp, #4]
 8003406:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 800340a:	9300      	str	r3, [sp, #0]
 800340c:	2301      	movs	r3, #1
 800340e:	2201      	movs	r2, #1
 8003410:	2101      	movs	r1, #1
 8003412:	2002      	movs	r0, #2
 8003414:	f000 f93a 	bl	800368c <mul>
    x_hat_minus[0][0] = temp_1[0][0] + temp_2[0][0];
 8003418:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800341a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800341c:	4611      	mov	r1, r2
 800341e:	4618      	mov	r0, r3
 8003420:	f7fd fc14 	bl	8000c4c <__addsf3>
 8003424:	4603      	mov	r3, r0
 8003426:	461a      	mov	r2, r3
 8003428:	4b69      	ldr	r3, [pc, #420]	@ (80035d0 <KF_Y+0x2f8>)
 800342a:	601a      	str	r2, [r3, #0]
    x_hat_minus[1][0] = temp_1[1][0] + temp_2[1][0];
 800342c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800342e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003430:	4611      	mov	r1, r2
 8003432:	4618      	mov	r0, r3
 8003434:	f7fd fc0a 	bl	8000c4c <__addsf3>
 8003438:	4603      	mov	r3, r0
 800343a:	461a      	mov	r2, r3
 800343c:	4b64      	ldr	r3, [pc, #400]	@ (80035d0 <KF_Y+0x2f8>)
 800343e:	605a      	str	r2, [r3, #4]
    //  A priori Error Covariance Formula
    mul(2, 2, 2, 2, A, p_hat, temp_3);
 8003440:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003444:	9302      	str	r3, [sp, #8]
 8003446:	4b63      	ldr	r3, [pc, #396]	@ (80035d4 <KF_Y+0x2fc>)
 8003448:	9301      	str	r3, [sp, #4]
 800344a:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800344e:	9300      	str	r3, [sp, #0]
 8003450:	2302      	movs	r3, #2
 8003452:	2202      	movs	r2, #2
 8003454:	2102      	movs	r1, #2
 8003456:	2002      	movs	r0, #2
 8003458:	f000 f918 	bl	800368c <mul>
    mul(2, 2, 2, 2, temp_3, A_T, temp_4);
 800345c:	f107 0320 	add.w	r3, r7, #32
 8003460:	9302      	str	r3, [sp, #8]
 8003462:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8003466:	9301      	str	r3, [sp, #4]
 8003468:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800346c:	9300      	str	r3, [sp, #0]
 800346e:	2302      	movs	r3, #2
 8003470:	2202      	movs	r2, #2
 8003472:	2102      	movs	r1, #2
 8003474:	2002      	movs	r0, #2
 8003476:	f000 f909 	bl	800368c <mul>
    p_hat_minus[0][0] = temp_4[0][0] + Q[0][0];
 800347a:	6a3b      	ldr	r3, [r7, #32]
 800347c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800347e:	4611      	mov	r1, r2
 8003480:	4618      	mov	r0, r3
 8003482:	f7fd fbe3 	bl	8000c4c <__addsf3>
 8003486:	4603      	mov	r3, r0
 8003488:	461a      	mov	r2, r3
 800348a:	4b53      	ldr	r3, [pc, #332]	@ (80035d8 <KF_Y+0x300>)
 800348c:	601a      	str	r2, [r3, #0]
    p_hat_minus[0][1] = temp_4[0][1] + Q[0][1];
 800348e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003490:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8003492:	4611      	mov	r1, r2
 8003494:	4618      	mov	r0, r3
 8003496:	f7fd fbd9 	bl	8000c4c <__addsf3>
 800349a:	4603      	mov	r3, r0
 800349c:	461a      	mov	r2, r3
 800349e:	4b4e      	ldr	r3, [pc, #312]	@ (80035d8 <KF_Y+0x300>)
 80034a0:	605a      	str	r2, [r3, #4]
    p_hat_minus[1][0] = temp_4[1][0] + Q[1][0];
 80034a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034a4:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80034a6:	4611      	mov	r1, r2
 80034a8:	4618      	mov	r0, r3
 80034aa:	f7fd fbcf 	bl	8000c4c <__addsf3>
 80034ae:	4603      	mov	r3, r0
 80034b0:	461a      	mov	r2, r3
 80034b2:	4b49      	ldr	r3, [pc, #292]	@ (80035d8 <KF_Y+0x300>)
 80034b4:	609a      	str	r2, [r3, #8]
    p_hat_minus[1][1] = temp_4[1][1] + Q[1][1];
 80034b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034b8:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80034ba:	4611      	mov	r1, r2
 80034bc:	4618      	mov	r0, r3
 80034be:	f7fd fbc5 	bl	8000c4c <__addsf3>
 80034c2:	4603      	mov	r3, r0
 80034c4:	461a      	mov	r2, r3
 80034c6:	4b44      	ldr	r3, [pc, #272]	@ (80035d8 <KF_Y+0x300>)
 80034c8:	60da      	str	r2, [r3, #12]
    //   Correction part
    //  Kalman Gain Formula
    mul(1, 2, 2, 2, C, p_hat_minus, temp_5);
 80034ca:	f107 0318 	add.w	r3, r7, #24
 80034ce:	9302      	str	r3, [sp, #8]
 80034d0:	4b41      	ldr	r3, [pc, #260]	@ (80035d8 <KF_Y+0x300>)
 80034d2:	9301      	str	r3, [sp, #4]
 80034d4:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80034d8:	9300      	str	r3, [sp, #0]
 80034da:	2302      	movs	r3, #2
 80034dc:	2202      	movs	r2, #2
 80034de:	2102      	movs	r1, #2
 80034e0:	2001      	movs	r0, #1
 80034e2:	f000 f8d3 	bl	800368c <mul>
    mul(1, 2, 2, 1, temp_5, C_T, temp_6);
 80034e6:	f107 0314 	add.w	r3, r7, #20
 80034ea:	9302      	str	r3, [sp, #8]
 80034ec:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80034f0:	9301      	str	r3, [sp, #4]
 80034f2:	f107 0318 	add.w	r3, r7, #24
 80034f6:	9300      	str	r3, [sp, #0]
 80034f8:	2301      	movs	r3, #1
 80034fa:	2202      	movs	r2, #2
 80034fc:	2102      	movs	r1, #2
 80034fe:	2001      	movs	r0, #1
 8003500:	f000 f8c4 	bl	800368c <mul>
    temp_6[0][0] = 1.0f / (temp_6[0][0] + R[0][0]);
 8003504:	697b      	ldr	r3, [r7, #20]
 8003506:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8003508:	4611      	mov	r1, r2
 800350a:	4618      	mov	r0, r3
 800350c:	f7fd fb9e 	bl	8000c4c <__addsf3>
 8003510:	4603      	mov	r3, r0
 8003512:	4619      	mov	r1, r3
 8003514:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8003518:	f7fd fd54 	bl	8000fc4 <__aeabi_fdiv>
 800351c:	4603      	mov	r3, r0
 800351e:	617b      	str	r3, [r7, #20]
    mul(2, 2, 2, 1, p_hat_minus, C_T, temp_1);
 8003520:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8003524:	9302      	str	r3, [sp, #8]
 8003526:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800352a:	9301      	str	r3, [sp, #4]
 800352c:	4b2a      	ldr	r3, [pc, #168]	@ (80035d8 <KF_Y+0x300>)
 800352e:	9300      	str	r3, [sp, #0]
 8003530:	2301      	movs	r3, #1
 8003532:	2202      	movs	r2, #2
 8003534:	2102      	movs	r1, #2
 8003536:	2002      	movs	r0, #2
 8003538:	f000 f8a8 	bl	800368c <mul>
    mul(2, 1, 1, 1, temp_1, temp_6, K);
 800353c:	4b27      	ldr	r3, [pc, #156]	@ (80035dc <KF_Y+0x304>)
 800353e:	9302      	str	r3, [sp, #8]
 8003540:	f107 0314 	add.w	r3, r7, #20
 8003544:	9301      	str	r3, [sp, #4]
 8003546:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800354a:	9300      	str	r3, [sp, #0]
 800354c:	2301      	movs	r3, #1
 800354e:	2201      	movs	r2, #1
 8003550:	2101      	movs	r1, #1
 8003552:	2002      	movs	r0, #2
 8003554:	f000 f89a 	bl	800368c <mul>
    //    Posterior Estimation Formula
    mul(1, 2, 2, 1, C, x_hat_minus, temp_6);
 8003558:	f107 0314 	add.w	r3, r7, #20
 800355c:	9302      	str	r3, [sp, #8]
 800355e:	4b1c      	ldr	r3, [pc, #112]	@ (80035d0 <KF_Y+0x2f8>)
 8003560:	9301      	str	r3, [sp, #4]
 8003562:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8003566:	9300      	str	r3, [sp, #0]
 8003568:	2301      	movs	r3, #1
 800356a:	2202      	movs	r2, #2
 800356c:	2102      	movs	r1, #2
 800356e:	2001      	movs	r0, #1
 8003570:	f000 f88c 	bl	800368c <mul>
    temp_6[0][0] = y - temp_6[0][0];
 8003574:	697b      	ldr	r3, [r7, #20]
 8003576:	4619      	mov	r1, r3
 8003578:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 800357c:	f7fd fb64 	bl	8000c48 <__aeabi_fsub>
 8003580:	4603      	mov	r3, r0
 8003582:	617b      	str	r3, [r7, #20]
    mul(2, 1, 1, 1, K, temp_6, temp_1);
 8003584:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8003588:	9302      	str	r3, [sp, #8]
 800358a:	f107 0314 	add.w	r3, r7, #20
 800358e:	9301      	str	r3, [sp, #4]
 8003590:	4b12      	ldr	r3, [pc, #72]	@ (80035dc <KF_Y+0x304>)
 8003592:	9300      	str	r3, [sp, #0]
 8003594:	2301      	movs	r3, #1
 8003596:	2201      	movs	r2, #1
 8003598:	2101      	movs	r1, #1
 800359a:	2002      	movs	r0, #2
 800359c:	f000 f876 	bl	800368c <mul>
    x_hat[0][0] = x_hat_minus[0][0] + temp_1[0][0];
 80035a0:	4b0b      	ldr	r3, [pc, #44]	@ (80035d0 <KF_Y+0x2f8>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80035a6:	4611      	mov	r1, r2
 80035a8:	4618      	mov	r0, r3
 80035aa:	f7fd fb4f 	bl	8000c4c <__addsf3>
 80035ae:	4603      	mov	r3, r0
 80035b0:	461a      	mov	r2, r3
 80035b2:	4b06      	ldr	r3, [pc, #24]	@ (80035cc <KF_Y+0x2f4>)
 80035b4:	601a      	str	r2, [r3, #0]
    x_hat[1][0] = x_hat_minus[1][0] + temp_1[1][0];
 80035b6:	4b06      	ldr	r3, [pc, #24]	@ (80035d0 <KF_Y+0x2f8>)
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80035bc:	4611      	mov	r1, r2
 80035be:	e00f      	b.n	80035e0 <KF_Y+0x308>
 80035c0:	3ba3d70a 	.word	0x3ba3d70a
 80035c4:	0800eee4 	.word	0x0800eee4
 80035c8:	38d1b717 	.word	0x38d1b717
 80035cc:	200002a8 	.word	0x200002a8
 80035d0:	200002b0 	.word	0x200002b0
 80035d4:	20000010 	.word	0x20000010
 80035d8:	200002b8 	.word	0x200002b8
 80035dc:	200002c8 	.word	0x200002c8
 80035e0:	4618      	mov	r0, r3
 80035e2:	f7fd fb33 	bl	8000c4c <__addsf3>
 80035e6:	4603      	mov	r3, r0
 80035e8:	461a      	mov	r2, r3
 80035ea:	4b23      	ldr	r3, [pc, #140]	@ (8003678 <KF_Y+0x3a0>)
 80035ec:	605a      	str	r2, [r3, #4]
    //  Update error covariance formula
    mul(2, 1, 1, 2, K, C, temp_3);
 80035ee:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80035f2:	9302      	str	r3, [sp, #8]
 80035f4:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80035f8:	9301      	str	r3, [sp, #4]
 80035fa:	4b20      	ldr	r3, [pc, #128]	@ (800367c <KF_Y+0x3a4>)
 80035fc:	9300      	str	r3, [sp, #0]
 80035fe:	2302      	movs	r3, #2
 8003600:	2201      	movs	r2, #1
 8003602:	2101      	movs	r1, #1
 8003604:	2002      	movs	r0, #2
 8003606:	f000 f841 	bl	800368c <mul>
    temp_3[0][0] = I[0][0] - temp_3[0][0];
 800360a:	4b1d      	ldr	r3, [pc, #116]	@ (8003680 <KF_Y+0x3a8>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003610:	4611      	mov	r1, r2
 8003612:	4618      	mov	r0, r3
 8003614:	f7fd fb18 	bl	8000c48 <__aeabi_fsub>
 8003618:	4603      	mov	r3, r0
 800361a:	633b      	str	r3, [r7, #48]	@ 0x30
    temp_3[0][1] = I[0][1] - temp_3[0][1];
 800361c:	4b18      	ldr	r3, [pc, #96]	@ (8003680 <KF_Y+0x3a8>)
 800361e:	685b      	ldr	r3, [r3, #4]
 8003620:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003622:	4611      	mov	r1, r2
 8003624:	4618      	mov	r0, r3
 8003626:	f7fd fb0f 	bl	8000c48 <__aeabi_fsub>
 800362a:	4603      	mov	r3, r0
 800362c:	637b      	str	r3, [r7, #52]	@ 0x34
    temp_3[1][0] = I[1][0] - temp_3[1][0];
 800362e:	4b14      	ldr	r3, [pc, #80]	@ (8003680 <KF_Y+0x3a8>)
 8003630:	689b      	ldr	r3, [r3, #8]
 8003632:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003634:	4611      	mov	r1, r2
 8003636:	4618      	mov	r0, r3
 8003638:	f7fd fb06 	bl	8000c48 <__aeabi_fsub>
 800363c:	4603      	mov	r3, r0
 800363e:	63bb      	str	r3, [r7, #56]	@ 0x38
    temp_3[1][1] = I[1][1] - temp_3[1][1];
 8003640:	4b0f      	ldr	r3, [pc, #60]	@ (8003680 <KF_Y+0x3a8>)
 8003642:	68db      	ldr	r3, [r3, #12]
 8003644:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003646:	4611      	mov	r1, r2
 8003648:	4618      	mov	r0, r3
 800364a:	f7fd fafd 	bl	8000c48 <__aeabi_fsub>
 800364e:	4603      	mov	r3, r0
 8003650:	63fb      	str	r3, [r7, #60]	@ 0x3c
    mul(2, 2, 2, 2, temp_3, p_hat_minus, p_hat);
 8003652:	4b0c      	ldr	r3, [pc, #48]	@ (8003684 <KF_Y+0x3ac>)
 8003654:	9302      	str	r3, [sp, #8]
 8003656:	4b0c      	ldr	r3, [pc, #48]	@ (8003688 <KF_Y+0x3b0>)
 8003658:	9301      	str	r3, [sp, #4]
 800365a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800365e:	9300      	str	r3, [sp, #0]
 8003660:	2302      	movs	r3, #2
 8003662:	2202      	movs	r2, #2
 8003664:	2102      	movs	r1, #2
 8003666:	2002      	movs	r0, #2
 8003668:	f000 f810 	bl	800368c <mul>
    // Return Value
    return x_hat[0][0];
 800366c:	4b02      	ldr	r3, [pc, #8]	@ (8003678 <KF_Y+0x3a0>)
 800366e:	681b      	ldr	r3, [r3, #0]
}
 8003670:	4618      	mov	r0, r3
 8003672:	37a8      	adds	r7, #168	@ 0xa8
 8003674:	46bd      	mov	sp, r7
 8003676:	bdb0      	pop	{r4, r5, r7, pc}
 8003678:	200002a8 	.word	0x200002a8
 800367c:	200002c8 	.word	0x200002c8
 8003680:	08010114 	.word	0x08010114
 8003684:	20000010 	.word	0x20000010
 8003688:	200002b8 	.word	0x200002b8

0800368c <mul>:
Function: Matrix multiplication
Input: The two matrices to be multiplied and their sizes

**************************************************************************/
void mul(int A_row, int A_col, int B_row, int B_col, float A[][A_col], float B[][B_col], float C[][B_col])
{
 800368c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003690:	b08d      	sub	sp, #52	@ 0x34
 8003692:	af00      	add	r7, sp, #0
 8003694:	6178      	str	r0, [r7, #20]
 8003696:	6139      	str	r1, [r7, #16]
 8003698:	60fa      	str	r2, [r7, #12]
 800369a:	60bb      	str	r3, [r7, #8]
void mul(int A_row, int A_col, int B_row, int B_col, float A[][A_col], float B[][B_col], float C[][B_col])
 800369c:	693a      	ldr	r2, [r7, #16]
 800369e:	607a      	str	r2, [r7, #4]
 80036a0:	1e53      	subs	r3, r2, #1
 80036a2:	623b      	str	r3, [r7, #32]
 80036a4:	2300      	movs	r3, #0
 80036a6:	4692      	mov	sl, r2
 80036a8:	469b      	mov	fp, r3
 80036aa:	f04f 0200 	mov.w	r2, #0
 80036ae:	f04f 0300 	mov.w	r3, #0
 80036b2:	ea4f 134b 	mov.w	r3, fp, lsl #5
 80036b6:	ea43 63da 	orr.w	r3, r3, sl, lsr #27
 80036ba:	ea4f 124a 	mov.w	r2, sl, lsl #5
 80036be:	68ba      	ldr	r2, [r7, #8]
 80036c0:	603a      	str	r2, [r7, #0]
 80036c2:	1e53      	subs	r3, r2, #1
 80036c4:	61fb      	str	r3, [r7, #28]
 80036c6:	2300      	movs	r3, #0
 80036c8:	4690      	mov	r8, r2
 80036ca:	4699      	mov	r9, r3
 80036cc:	f04f 0200 	mov.w	r2, #0
 80036d0:	f04f 0300 	mov.w	r3, #0
 80036d4:	ea4f 1349 	mov.w	r3, r9, lsl #5
 80036d8:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 80036dc:	ea4f 1248 	mov.w	r2, r8, lsl #5
 80036e0:	68be      	ldr	r6, [r7, #8]
 80036e2:	1e73      	subs	r3, r6, #1
 80036e4:	61bb      	str	r3, [r7, #24]
 80036e6:	4632      	mov	r2, r6
 80036e8:	2300      	movs	r3, #0
 80036ea:	4614      	mov	r4, r2
 80036ec:	461d      	mov	r5, r3
 80036ee:	f04f 0200 	mov.w	r2, #0
 80036f2:	f04f 0300 	mov.w	r3, #0
 80036f6:	016b      	lsls	r3, r5, #5
 80036f8:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 80036fc:	0162      	lsls	r2, r4, #5
    if (A_col == B_row)
 80036fe:	693a      	ldr	r2, [r7, #16]
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	429a      	cmp	r2, r3
 8003704:	d15b      	bne.n	80037be <mul+0x132>
    {
        for (int i = 0; i < A_row; i++)
 8003706:	2300      	movs	r3, #0
 8003708:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800370a:	e053      	b.n	80037b4 <mul+0x128>
        {
            for (int j = 0; j < B_col; j++)
 800370c:	2300      	movs	r3, #0
 800370e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003710:	e049      	b.n	80037a6 <mul+0x11a>
            {
                C[i][j] = 0; //  initialization
 8003712:	4632      	mov	r2, r6
 8003714:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003716:	fb02 f303 	mul.w	r3, r2, r3
 800371a:	009b      	lsls	r3, r3, #2
 800371c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800371e:	4413      	add	r3, r2
 8003720:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003722:	f04f 0100 	mov.w	r1, #0
 8003726:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                for (int k = 0; k < A_col; k++)
 800372a:	2300      	movs	r3, #0
 800372c:	627b      	str	r3, [r7, #36]	@ 0x24
 800372e:	e033      	b.n	8003798 <mul+0x10c>
                {
                    C[i][j] += A[i][k]*B[k][j];
 8003730:	687a      	ldr	r2, [r7, #4]
 8003732:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003734:	fb02 f303 	mul.w	r3, r2, r3
 8003738:	009b      	lsls	r3, r3, #2
 800373a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800373c:	4413      	add	r3, r2
 800373e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003740:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8003744:	683a      	ldr	r2, [r7, #0]
 8003746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003748:	fb02 f303 	mul.w	r3, r2, r3
 800374c:	009b      	lsls	r3, r3, #2
 800374e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8003750:	4413      	add	r3, r2
 8003752:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003754:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003758:	4619      	mov	r1, r3
 800375a:	f7fd fb7f 	bl	8000e5c <__aeabi_fmul>
 800375e:	4603      	mov	r3, r0
 8003760:	4618      	mov	r0, r3
 8003762:	4632      	mov	r2, r6
 8003764:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003766:	fb02 f303 	mul.w	r3, r2, r3
 800376a:	009b      	lsls	r3, r3, #2
 800376c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800376e:	4413      	add	r3, r2
 8003770:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003772:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003776:	4632      	mov	r2, r6
 8003778:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800377a:	fb02 f303 	mul.w	r3, r2, r3
 800377e:	009b      	lsls	r3, r3, #2
 8003780:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003782:	18d4      	adds	r4, r2, r3
 8003784:	f7fd fa62 	bl	8000c4c <__addsf3>
 8003788:	4603      	mov	r3, r0
 800378a:	461a      	mov	r2, r3
 800378c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800378e:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
                for (int k = 0; k < A_col; k++)
 8003792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003794:	3301      	adds	r3, #1
 8003796:	627b      	str	r3, [r7, #36]	@ 0x24
 8003798:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800379a:	693b      	ldr	r3, [r7, #16]
 800379c:	429a      	cmp	r2, r3
 800379e:	dbc7      	blt.n	8003730 <mul+0xa4>
            for (int j = 0; j < B_col; j++)
 80037a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037a2:	3301      	adds	r3, #1
 80037a4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80037a6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80037a8:	68bb      	ldr	r3, [r7, #8]
 80037aa:	429a      	cmp	r2, r3
 80037ac:	dbb1      	blt.n	8003712 <mul+0x86>
        for (int i = 0; i < A_row; i++)
 80037ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037b0:	3301      	adds	r3, #1
 80037b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80037b4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80037b6:	697b      	ldr	r3, [r7, #20]
 80037b8:	429a      	cmp	r2, r3
 80037ba:	dba7      	blt.n	800370c <mul+0x80>
    }
    else
    {
        printf("Error: Matrix has wrong dimensions!");
    }
}
 80037bc:	e002      	b.n	80037c4 <mul+0x138>
        printf("Error: Matrix has wrong dimensions!");
 80037be:	4804      	ldr	r0, [pc, #16]	@ (80037d0 <mul+0x144>)
 80037c0:	f007 f946 	bl	800aa50 <iprintf>
}
 80037c4:	bf00      	nop
 80037c6:	3734      	adds	r7, #52	@ 0x34
 80037c8:	46bd      	mov	sp, r7
 80037ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80037ce:	bf00      	nop
 80037d0:	0800eef4 	.word	0x0800eef4

080037d4 <HAL_GPIO_EXTI_Callback>:


extern uint8_t mpu_data_ready ;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b08a      	sub	sp, #40	@ 0x28
 80037d8:	af00      	add	r7, sp, #0
 80037da:	4603      	mov	r3, r0
 80037dc:	80fb      	strh	r3, [r7, #6]
    if(GPIO_Pin == MPU6050_Int_Pin && Stop_Flag == 0)
 80037de:	88fb      	ldrh	r3, [r7, #6]
 80037e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80037e4:	d164      	bne.n	80038b0 <HAL_GPIO_EXTI_Callback+0xdc>
 80037e6:	4b34      	ldr	r3, [pc, #208]	@ (80038b8 <HAL_GPIO_EXTI_Callback+0xe4>)
 80037e8:	781b      	ldrb	r3, [r3, #0]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d160      	bne.n	80038b0 <HAL_GPIO_EXTI_Callback+0xdc>
    {

	// 1 Lire l'angle et le gyro
		Get_Angle(GET_Angle_Way);
 80037ee:	4b33      	ldr	r3, [pc, #204]	@ (80038bc <HAL_GPIO_EXTI_Callback+0xe8>)
 80037f0:	781b      	ldrb	r3, [r3, #0]
 80037f2:	4618      	mov	r0, r3
 80037f4:	f000 f870 	bl	80038d8 <Get_Angle>

		// 2 Lire les encodeurs
		int Encoder_Left = Read_Encoder(MOTOR_ID_ML);
 80037f8:	2000      	movs	r0, #0
 80037fa:	f000 fb93 	bl	8003f24 <Read_Encoder>
 80037fe:	6278      	str	r0, [r7, #36]	@ 0x24
		int Encoder_Right = -Read_Encoder(MOTOR_ID_MR);
 8003800:	2001      	movs	r0, #1
 8003802:	f000 fb8f 	bl	8003f24 <Read_Encoder>
 8003806:	4603      	mov	r3, r0
 8003808:	425b      	negs	r3, r3
 800380a:	623b      	str	r3, [r7, #32]

		// 3 Calculer vitesse
		Get_Velocity_Form_Encoder(Encoder_Left, Encoder_Right);
 800380c:	6a39      	ldr	r1, [r7, #32]
 800380e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003810:	f003 f876 	bl	8006900 <Get_Velocity_Form_Encoder>

		// 4 PID quilibre
		int Balance_Pwm = Balance_PD(Angle_Balance, Gyro_Balance);
 8003814:	4b2a      	ldr	r3, [pc, #168]	@ (80038c0 <HAL_GPIO_EXTI_Callback+0xec>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4a2a      	ldr	r2, [pc, #168]	@ (80038c4 <HAL_GPIO_EXTI_Callback+0xf0>)
 800381a:	6812      	ldr	r2, [r2, #0]
 800381c:	4611      	mov	r1, r2
 800381e:	4618      	mov	r0, r3
 8003820:	f003 fd24 	bl	800726c <Balance_PD>
 8003824:	61f8      	str	r0, [r7, #28]

		// 5 PID vitesse
		int Velocity_Pwm = Velocity_PI(Encoder_Left, Encoder_Right);
 8003826:	6a39      	ldr	r1, [r7, #32]
 8003828:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800382a:	f003 fd69 	bl	8007300 <Velocity_PI>
 800382e:	61b8      	str	r0, [r7, #24]

		// 6 PID direction
		int Turn_Pwm = Turn_PD(Gyro_Turn);
 8003830:	4b25      	ldr	r3, [pc, #148]	@ (80038c8 <HAL_GPIO_EXTI_Callback+0xf4>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4618      	mov	r0, r3
 8003836:	f003 fe37 	bl	80074a8 <Turn_PD>
 800383a:	6178      	str	r0, [r7, #20]

		// 7 Calculer PWM finaux
		int Motor_Left = Balance_Pwm + Velocity_Pwm + Turn_Pwm;
 800383c:	69fa      	ldr	r2, [r7, #28]
 800383e:	69bb      	ldr	r3, [r7, #24]
 8003840:	4413      	add	r3, r2
 8003842:	697a      	ldr	r2, [r7, #20]
 8003844:	4413      	add	r3, r2
 8003846:	613b      	str	r3, [r7, #16]
		int Motor_Right = Balance_Pwm + Velocity_Pwm - Turn_Pwm;
 8003848:	69fa      	ldr	r2, [r7, #28]
 800384a:	69bb      	ldr	r3, [r7, #24]
 800384c:	441a      	add	r2, r3
 800384e:	697b      	ldr	r3, [r7, #20]
 8003850:	1ad3      	subs	r3, r2, r3
 8003852:	60fb      	str	r3, [r7, #12]

		// 8 Filtrer zone morte
		Motor_Left = PWM_Ignore(Motor_Left);
 8003854:	6938      	ldr	r0, [r7, #16]
 8003856:	f002 ffd5 	bl	8006804 <PWM_Ignore>
 800385a:	6138      	str	r0, [r7, #16]
		Motor_Right = PWM_Ignore(Motor_Right);
 800385c:	68f8      	ldr	r0, [r7, #12]
 800385e:	f002 ffd1 	bl	8006804 <PWM_Ignore>
 8003862:	60f8      	str	r0, [r7, #12]

		// 9 Limiter PWM
		Motor_Left = PWM_Limit(Motor_Left, 2600, -2600);
 8003864:	4a19      	ldr	r2, [pc, #100]	@ (80038cc <HAL_GPIO_EXTI_Callback+0xf8>)
 8003866:	f640 2128 	movw	r1, #2600	@ 0xa28
 800386a:	6938      	ldr	r0, [r7, #16]
 800386c:	f003 f82c 	bl	80068c8 <PWM_Limit>
 8003870:	6138      	str	r0, [r7, #16]
		Motor_Right = PWM_Limit(Motor_Right, 2600, -2600);
 8003872:	4a16      	ldr	r2, [pc, #88]	@ (80038cc <HAL_GPIO_EXTI_Callback+0xf8>)
 8003874:	f640 2128 	movw	r1, #2600	@ 0xa28
 8003878:	68f8      	ldr	r0, [r7, #12]
 800387a:	f003 f825 	bl	80068c8 <PWM_Limit>
 800387e:	60f8      	str	r0, [r7, #12]

		//  Application PWM (si pas d'anomalie)
		if(Stop_Flag == 0 && Turn_Off(Angle_Balance, battery) == 0) {
 8003880:	4b0d      	ldr	r3, [pc, #52]	@ (80038b8 <HAL_GPIO_EXTI_Callback+0xe4>)
 8003882:	781b      	ldrb	r3, [r3, #0]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d10f      	bne.n	80038a8 <HAL_GPIO_EXTI_Callback+0xd4>
 8003888:	4b0d      	ldr	r3, [pc, #52]	@ (80038c0 <HAL_GPIO_EXTI_Callback+0xec>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4a10      	ldr	r2, [pc, #64]	@ (80038d0 <HAL_GPIO_EXTI_Callback+0xfc>)
 800388e:	6812      	ldr	r2, [r2, #0]
 8003890:	4611      	mov	r1, r2
 8003892:	4618      	mov	r0, r3
 8003894:	f003 f8f4 	bl	8006a80 <Turn_Off>
 8003898:	4603      	mov	r3, r0
 800389a:	2b00      	cmp	r3, #0
 800389c:	d104      	bne.n	80038a8 <HAL_GPIO_EXTI_Callback+0xd4>
			Set_Pwm(Motor_Left, Motor_Right);
 800389e:	68f9      	ldr	r1, [r7, #12]
 80038a0:	6938      	ldr	r0, [r7, #16]
 80038a2:	f002 ffc7 	bl	8006834 <Set_Pwm>
		}



    }
}
 80038a6:	e003      	b.n	80038b0 <HAL_GPIO_EXTI_Callback+0xdc>
			Set_Pwm(0, 0);
 80038a8:	2100      	movs	r1, #0
 80038aa:	2000      	movs	r0, #0
 80038ac:	f002 ffc2 	bl	8006834 <Set_Pwm>
}
 80038b0:	bf00      	nop
 80038b2:	3728      	adds	r7, #40	@ 0x28
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bd80      	pop	{r7, pc}
 80038b8:	20000055 	.word	0x20000055
 80038bc:	20000054 	.word	0x20000054
 80038c0:	200002e4 	.word	0x200002e4
 80038c4:	200002e8 	.word	0x200002e8
 80038c8:	200002ec 	.word	0x200002ec
 80038cc:	fffff5d8 	.word	0xfffff5d8
 80038d0:	20000020 	.word	0x20000020
 80038d4:	00000000 	.word	0x00000000

080038d8 <Get_Angle>:

**************************************************************************/


void Get_Angle(u8 way)
{
 80038d8:	b5b0      	push	{r4, r5, r7, lr}
 80038da:	b08c      	sub	sp, #48	@ 0x30
 80038dc:	af02      	add	r7, sp, #8
 80038de:	4603      	mov	r3, r0
 80038e0:	71fb      	strb	r3, [r7, #7]
	float Accel_Y,Accel_Z,Accel_X,Accel_Angle_x,Accel_Angle_y,Gyro_X,Gyro_Z,Gyro_Y;



	//Temperature=Read_Temperature();        //Read the data from the MPU6050 built-in temperature sensor, which ap temperature.
	if(way==1)                           //The reading of DMP is interrupted during data collection, string requirements
 80038e2:	79fb      	ldrb	r3, [r7, #7]
 80038e4:	2b01      	cmp	r3, #1
 80038e6:	d121      	bne.n	800392c <Get_Angle+0x54>
	{
		Read_DMP();                      	 //Read acceleration, angular velocity, and tilt angle
 80038e8:	f003 faf2 	bl	8006ed0 <Read_DMP>
		Acceleration_Z = accel[2];
		Angle_Balance=Pitch;                 //Update the balance tilt angle, with positive forward tilt and negative backward tilt
		Gyro_Balance=gyro[0];               //Update the balance angular velocity, with positive forward tilt and negative backward tilt
		*/
  //  UTILISATION DIRECTE DES DONNES DMP (pas de filtre)
		Angle_Balance = Pitch;      // Angle d'inclinaison
 80038ec:	4b7a      	ldr	r3, [pc, #488]	@ (8003ad8 <Get_Angle+0x200>)
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4a7a      	ldr	r2, [pc, #488]	@ (8003adc <Get_Angle+0x204>)
 80038f2:	6013      	str	r3, [r2, #0]
		Gyro_Balance = gyro[0];     // Vitesse angulaire
 80038f4:	4b7a      	ldr	r3, [pc, #488]	@ (8003ae0 <Get_Angle+0x208>)
 80038f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80038fa:	4618      	mov	r0, r3
 80038fc:	f7fd fa5a 	bl	8000db4 <__aeabi_i2f>
 8003900:	4603      	mov	r3, r0
 8003902:	4a78      	ldr	r2, [pc, #480]	@ (8003ae4 <Get_Angle+0x20c>)
 8003904:	6013      	str	r3, [r2, #0]
		Gyro_Turn = gyro[2];        // Gyro de rotation
 8003906:	4b76      	ldr	r3, [pc, #472]	@ (8003ae0 <Get_Angle+0x208>)
 8003908:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800390c:	4618      	mov	r0, r3
 800390e:	f7fd fa51 	bl	8000db4 <__aeabi_i2f>
 8003912:	4603      	mov	r3, r0
 8003914:	4a74      	ldr	r2, [pc, #464]	@ (8003ae8 <Get_Angle+0x210>)
 8003916:	6013      	str	r3, [r2, #0]
		Acceleration_Z = accel[2];  // Acclration Z
 8003918:	4b74      	ldr	r3, [pc, #464]	@ (8003aec <Get_Angle+0x214>)
 800391a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800391e:	4618      	mov	r0, r3
 8003920:	f7fd fa48 	bl	8000db4 <__aeabi_i2f>
 8003924:	4603      	mov	r3, r0
 8003926:	4a72      	ldr	r2, [pc, #456]	@ (8003af0 <Get_Angle+0x218>)
 8003928:	6013      	str	r3, [r2, #0]
		Angle_Balance=Pitch;                              //    Update the balance tilt angle
		//Gyro_Turn=Gyro_Z;                                 //  Update steering angular velocity
		//Acceleration_Z=Accel_Z;                           // Update Z-axis accelerometer
	}

}
 800392a:	e0cb      	b.n	8003ac4 <Get_Angle+0x1ec>
		 Read_MPU6050_Burst(&gyro_x, &gyro_y, &gyro_z, &accel_x, &accel_y, &accel_z);
 800392c:	f107 0414 	add.w	r4, r7, #20
 8003930:	f107 0208 	add.w	r2, r7, #8
 8003934:	f107 0118 	add.w	r1, r7, #24
 8003938:	f107 001c 	add.w	r0, r7, #28
 800393c:	f107 030c 	add.w	r3, r7, #12
 8003940:	9301      	str	r3, [sp, #4]
 8003942:	f107 0310 	add.w	r3, r7, #16
 8003946:	9300      	str	r3, [sp, #0]
 8003948:	4623      	mov	r3, r4
 800394a:	f000 f8db 	bl	8003b04 <Read_MPU6050_Burst>
		if(GET_Angle_Way==2)
 800394e:	4b69      	ldr	r3, [pc, #420]	@ (8003af4 <Get_Angle+0x21c>)
 8003950:	781b      	ldrb	r3, [r3, #0]
 8003952:	2b02      	cmp	r3, #2
 8003954:	d144      	bne.n	80039e0 <Get_Angle+0x108>
			 Pitch= KF_X(accel_y,accel_z,-gyro_x)/PI*180;//Kalman filtering
 8003956:	6938      	ldr	r0, [r7, #16]
 8003958:	68f9      	ldr	r1, [r7, #12]
 800395a:	69fb      	ldr	r3, [r7, #28]
 800395c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8003960:	461a      	mov	r2, r3
 8003962:	f7ff fadf 	bl	8002f24 <KF_X>
 8003966:	4603      	mov	r3, r0
 8003968:	4618      	mov	r0, r3
 800396a:	f7fc fdc9 	bl	8000500 <__aeabi_f2d>
 800396e:	a358      	add	r3, pc, #352	@ (adr r3, 8003ad0 <Get_Angle+0x1f8>)
 8003970:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003974:	f7fc ff46 	bl	8000804 <__aeabi_ddiv>
 8003978:	4602      	mov	r2, r0
 800397a:	460b      	mov	r3, r1
 800397c:	4610      	mov	r0, r2
 800397e:	4619      	mov	r1, r3
 8003980:	f04f 0200 	mov.w	r2, #0
 8003984:	4b5c      	ldr	r3, [pc, #368]	@ (8003af8 <Get_Angle+0x220>)
 8003986:	f7fc fe13 	bl	80005b0 <__aeabi_dmul>
 800398a:	4602      	mov	r2, r0
 800398c:	460b      	mov	r3, r1
 800398e:	4610      	mov	r0, r2
 8003990:	4619      	mov	r1, r3
 8003992:	f7fd f905 	bl	8000ba0 <__aeabi_d2f>
 8003996:	4603      	mov	r3, r0
 8003998:	4a4f      	ldr	r2, [pc, #316]	@ (8003ad8 <Get_Angle+0x200>)
 800399a:	6013      	str	r3, [r2, #0]
			 Roll = KF_Y(accel_x,accel_z,gyro_y)/PI*180;
 800399c:	697b      	ldr	r3, [r7, #20]
 800399e:	68f9      	ldr	r1, [r7, #12]
 80039a0:	69ba      	ldr	r2, [r7, #24]
 80039a2:	4618      	mov	r0, r3
 80039a4:	f7ff fc98 	bl	80032d8 <KF_Y>
 80039a8:	4603      	mov	r3, r0
 80039aa:	4618      	mov	r0, r3
 80039ac:	f7fc fda8 	bl	8000500 <__aeabi_f2d>
 80039b0:	a347      	add	r3, pc, #284	@ (adr r3, 8003ad0 <Get_Angle+0x1f8>)
 80039b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039b6:	f7fc ff25 	bl	8000804 <__aeabi_ddiv>
 80039ba:	4602      	mov	r2, r0
 80039bc:	460b      	mov	r3, r1
 80039be:	4610      	mov	r0, r2
 80039c0:	4619      	mov	r1, r3
 80039c2:	f04f 0200 	mov.w	r2, #0
 80039c6:	4b4c      	ldr	r3, [pc, #304]	@ (8003af8 <Get_Angle+0x220>)
 80039c8:	f7fc fdf2 	bl	80005b0 <__aeabi_dmul>
 80039cc:	4602      	mov	r2, r0
 80039ce:	460b      	mov	r3, r1
 80039d0:	4610      	mov	r0, r2
 80039d2:	4619      	mov	r1, r3
 80039d4:	f7fd f8e4 	bl	8000ba0 <__aeabi_d2f>
 80039d8:	4603      	mov	r3, r0
 80039da:	4a48      	ldr	r2, [pc, #288]	@ (8003afc <Get_Angle+0x224>)
 80039dc:	6013      	str	r3, [r2, #0]
 80039de:	e06d      	b.n	8003abc <Get_Angle+0x1e4>
		else if(GET_Angle_Way==3)
 80039e0:	4b44      	ldr	r3, [pc, #272]	@ (8003af4 <Get_Angle+0x21c>)
 80039e2:	781b      	ldrb	r3, [r3, #0]
 80039e4:	2b03      	cmp	r3, #3
 80039e6:	d169      	bne.n	8003abc <Get_Angle+0x1e4>
			 Accel_Angle_x = atan2(accel_y, accel_z) * 180.0f / PI;
 80039e8:	693b      	ldr	r3, [r7, #16]
 80039ea:	4618      	mov	r0, r3
 80039ec:	f7fc fd88 	bl	8000500 <__aeabi_f2d>
 80039f0:	4604      	mov	r4, r0
 80039f2:	460d      	mov	r5, r1
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	4618      	mov	r0, r3
 80039f8:	f7fc fd82 	bl	8000500 <__aeabi_f2d>
 80039fc:	4602      	mov	r2, r0
 80039fe:	460b      	mov	r3, r1
 8003a00:	4620      	mov	r0, r4
 8003a02:	4629      	mov	r1, r5
 8003a04:	f00a fd00 	bl	800e408 <atan2>
 8003a08:	f04f 0200 	mov.w	r2, #0
 8003a0c:	4b3a      	ldr	r3, [pc, #232]	@ (8003af8 <Get_Angle+0x220>)
 8003a0e:	f7fc fdcf 	bl	80005b0 <__aeabi_dmul>
 8003a12:	4602      	mov	r2, r0
 8003a14:	460b      	mov	r3, r1
 8003a16:	4610      	mov	r0, r2
 8003a18:	4619      	mov	r1, r3
 8003a1a:	a32d      	add	r3, pc, #180	@ (adr r3, 8003ad0 <Get_Angle+0x1f8>)
 8003a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a20:	f7fc fef0 	bl	8000804 <__aeabi_ddiv>
 8003a24:	4602      	mov	r2, r0
 8003a26:	460b      	mov	r3, r1
 8003a28:	4610      	mov	r0, r2
 8003a2a:	4619      	mov	r1, r3
 8003a2c:	f7fd f8b8 	bl	8000ba0 <__aeabi_d2f>
 8003a30:	4603      	mov	r3, r0
 8003a32:	627b      	str	r3, [r7, #36]	@ 0x24
			 Accel_Angle_y = atan2(accel_x, accel_z) * 180.0f / PI;
 8003a34:	697b      	ldr	r3, [r7, #20]
 8003a36:	4618      	mov	r0, r3
 8003a38:	f7fc fd62 	bl	8000500 <__aeabi_f2d>
 8003a3c:	4604      	mov	r4, r0
 8003a3e:	460d      	mov	r5, r1
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	4618      	mov	r0, r3
 8003a44:	f7fc fd5c 	bl	8000500 <__aeabi_f2d>
 8003a48:	4602      	mov	r2, r0
 8003a4a:	460b      	mov	r3, r1
 8003a4c:	4620      	mov	r0, r4
 8003a4e:	4629      	mov	r1, r5
 8003a50:	f00a fcda 	bl	800e408 <atan2>
 8003a54:	f04f 0200 	mov.w	r2, #0
 8003a58:	4b27      	ldr	r3, [pc, #156]	@ (8003af8 <Get_Angle+0x220>)
 8003a5a:	f7fc fda9 	bl	80005b0 <__aeabi_dmul>
 8003a5e:	4602      	mov	r2, r0
 8003a60:	460b      	mov	r3, r1
 8003a62:	4610      	mov	r0, r2
 8003a64:	4619      	mov	r1, r3
 8003a66:	a31a      	add	r3, pc, #104	@ (adr r3, 8003ad0 <Get_Angle+0x1f8>)
 8003a68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a6c:	f7fc feca 	bl	8000804 <__aeabi_ddiv>
 8003a70:	4602      	mov	r2, r0
 8003a72:	460b      	mov	r3, r1
 8003a74:	4610      	mov	r0, r2
 8003a76:	4619      	mov	r1, r3
 8003a78:	f7fd f892 	bl	8000ba0 <__aeabi_d2f>
 8003a7c:	4603      	mov	r3, r0
 8003a7e:	623b      	str	r3, [r7, #32]
			 Pitch = -Complementary_Filter_x(Accel_Angle_x, gyro_x / (16.4f / 939.8f));
 8003a80:	69fb      	ldr	r3, [r7, #28]
 8003a82:	491f      	ldr	r1, [pc, #124]	@ (8003b00 <Get_Angle+0x228>)
 8003a84:	4618      	mov	r0, r3
 8003a86:	f7fd fa9d 	bl	8000fc4 <__aeabi_fdiv>
 8003a8a:	4603      	mov	r3, r0
 8003a8c:	4619      	mov	r1, r3
 8003a8e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003a90:	f000 fa70 	bl	8003f74 <Complementary_Filter_x>
 8003a94:	4603      	mov	r3, r0
 8003a96:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8003a9a:	4a0f      	ldr	r2, [pc, #60]	@ (8003ad8 <Get_Angle+0x200>)
 8003a9c:	6013      	str	r3, [r2, #0]
			 Roll = -Complementary_Filter_y(Accel_Angle_y, gyro_y / (16.4f / 939.8f));
 8003a9e:	69bb      	ldr	r3, [r7, #24]
 8003aa0:	4917      	ldr	r1, [pc, #92]	@ (8003b00 <Get_Angle+0x228>)
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	f7fd fa8e 	bl	8000fc4 <__aeabi_fdiv>
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	4619      	mov	r1, r3
 8003aac:	6a38      	ldr	r0, [r7, #32]
 8003aae:	f000 fa9d 	bl	8003fec <Complementary_Filter_y>
 8003ab2:	4603      	mov	r3, r0
 8003ab4:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8003ab8:	4a10      	ldr	r2, [pc, #64]	@ (8003afc <Get_Angle+0x224>)
 8003aba:	6013      	str	r3, [r2, #0]
		Angle_Balance=Pitch;                              //    Update the balance tilt angle
 8003abc:	4b06      	ldr	r3, [pc, #24]	@ (8003ad8 <Get_Angle+0x200>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a06      	ldr	r2, [pc, #24]	@ (8003adc <Get_Angle+0x204>)
 8003ac2:	6013      	str	r3, [r2, #0]
}
 8003ac4:	bf00      	nop
 8003ac6:	3728      	adds	r7, #40	@ 0x28
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bdb0      	pop	{r4, r5, r7, pc}
 8003acc:	f3af 8000 	nop.w
 8003ad0:	53c8d4f1 	.word	0x53c8d4f1
 8003ad4:	400921fb 	.word	0x400921fb
 8003ad8:	20000484 	.word	0x20000484
 8003adc:	200002e4 	.word	0x200002e4
 8003ae0:	20000470 	.word	0x20000470
 8003ae4:	200002e8 	.word	0x200002e8
 8003ae8:	200002ec 	.word	0x200002ec
 8003aec:	20000478 	.word	0x20000478
 8003af0:	200002f0 	.word	0x200002f0
 8003af4:	20000054 	.word	0x20000054
 8003af8:	40668000 	.word	0x40668000
 8003afc:	20000480 	.word	0x20000480
 8003b00:	3c8ef465 	.word	0x3c8ef465

08003b04 <Read_MPU6050_Burst>:
// ========================================
// FONCTION OPTIMISE : Lecture I2C Burst
// ========================================
void Read_MPU6050_Burst(float *gyro_x, float *gyro_y, float *gyro_z,
                        float *accel_x, float *accel_y, float *accel_z)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b08c      	sub	sp, #48	@ 0x30
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	60f8      	str	r0, [r7, #12]
 8003b0c:	60b9      	str	r1, [r7, #8]
 8003b0e:	607a      	str	r2, [r7, #4]
 8003b10:	603b      	str	r3, [r7, #0]
    int16_t Gyro_X, Gyro_Y, Gyro_Z;
    int16_t Accel_X, Accel_Y, Accel_Z;

    //  LECTURE BURST : 14 octets en UNE SEULE transaction I2C
    // Au lieu de 12 appels I2C_ReadOneByte()  gain de ~1000s !
    IICreadBytes(devAddr, MPU6050_RA_ACCEL_XOUT_H, 14, buffer);
 8003b12:	f107 0314 	add.w	r3, r7, #20
 8003b16:	220e      	movs	r2, #14
 8003b18:	213b      	movs	r1, #59	@ 0x3b
 8003b1a:	20d0      	movs	r0, #208	@ 0xd0
 8003b1c:	f7ff f8c5 	bl	8002caa <IICreadBytes>

    // Parsing des donnes (mme mthode qu'avant)
    Accel_X = (buffer[0] << 8) | buffer[1];
 8003b20:	7d3b      	ldrb	r3, [r7, #20]
 8003b22:	b21b      	sxth	r3, r3
 8003b24:	021b      	lsls	r3, r3, #8
 8003b26:	b21a      	sxth	r2, r3
 8003b28:	7d7b      	ldrb	r3, [r7, #21]
 8003b2a:	b21b      	sxth	r3, r3
 8003b2c:	4313      	orrs	r3, r2
 8003b2e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    Accel_Y = (buffer[2] << 8) | buffer[3];
 8003b30:	7dbb      	ldrb	r3, [r7, #22]
 8003b32:	b21b      	sxth	r3, r3
 8003b34:	021b      	lsls	r3, r3, #8
 8003b36:	b21a      	sxth	r2, r3
 8003b38:	7dfb      	ldrb	r3, [r7, #23]
 8003b3a:	b21b      	sxth	r3, r3
 8003b3c:	4313      	orrs	r3, r2
 8003b3e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    Accel_Z = (buffer[4] << 8) | buffer[5];
 8003b40:	7e3b      	ldrb	r3, [r7, #24]
 8003b42:	b21b      	sxth	r3, r3
 8003b44:	021b      	lsls	r3, r3, #8
 8003b46:	b21a      	sxth	r2, r3
 8003b48:	7e7b      	ldrb	r3, [r7, #25]
 8003b4a:	b21b      	sxth	r3, r3
 8003b4c:	4313      	orrs	r3, r2
 8003b4e:	857b      	strh	r3, [r7, #42]	@ 0x2a
    // buffer[6-7] = temprature (ignore)
    Gyro_X = (buffer[8] << 8) | buffer[9];
 8003b50:	7f3b      	ldrb	r3, [r7, #28]
 8003b52:	b21b      	sxth	r3, r3
 8003b54:	021b      	lsls	r3, r3, #8
 8003b56:	b21a      	sxth	r2, r3
 8003b58:	7f7b      	ldrb	r3, [r7, #29]
 8003b5a:	b21b      	sxth	r3, r3
 8003b5c:	4313      	orrs	r3, r2
 8003b5e:	853b      	strh	r3, [r7, #40]	@ 0x28
    Gyro_Y = (buffer[10] << 8) | buffer[11];
 8003b60:	7fbb      	ldrb	r3, [r7, #30]
 8003b62:	b21b      	sxth	r3, r3
 8003b64:	021b      	lsls	r3, r3, #8
 8003b66:	b21a      	sxth	r2, r3
 8003b68:	7ffb      	ldrb	r3, [r7, #31]
 8003b6a:	b21b      	sxth	r3, r3
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	84fb      	strh	r3, [r7, #38]	@ 0x26
    Gyro_Z = (buffer[12] << 8) | buffer[13];
 8003b70:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003b74:	b21b      	sxth	r3, r3
 8003b76:	021b      	lsls	r3, r3, #8
 8003b78:	b21a      	sxth	r2, r3
 8003b7a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8003b7e:	b21b      	sxth	r3, r3
 8003b80:	4313      	orrs	r3, r2
 8003b82:	84bb      	strh	r3, [r7, #36]	@ 0x24
    if(Accel_X > 32768) Accel_X -= 65536;
    if(Accel_Y > 32768) Accel_Y -= 65536;
    if(Accel_Z > 32768) Accel_Z -= 65536;

    // Conversion en units physiques (mmes facteurs qu'avant)
    *accel_x = Accel_X / 1671.84f;
 8003b84:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 8003b88:	4618      	mov	r0, r3
 8003b8a:	f7fd f913 	bl	8000db4 <__aeabi_i2f>
 8003b8e:	4603      	mov	r3, r0
 8003b90:	4935      	ldr	r1, [pc, #212]	@ (8003c68 <Read_MPU6050_Burst+0x164>)
 8003b92:	4618      	mov	r0, r3
 8003b94:	f7fd fa16 	bl	8000fc4 <__aeabi_fdiv>
 8003b98:	4603      	mov	r3, r0
 8003b9a:	461a      	mov	r2, r3
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	601a      	str	r2, [r3, #0]
    *accel_y = Accel_Y / 1671.84f;
 8003ba0:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	f7fd f905 	bl	8000db4 <__aeabi_i2f>
 8003baa:	4603      	mov	r3, r0
 8003bac:	492e      	ldr	r1, [pc, #184]	@ (8003c68 <Read_MPU6050_Burst+0x164>)
 8003bae:	4618      	mov	r0, r3
 8003bb0:	f7fd fa08 	bl	8000fc4 <__aeabi_fdiv>
 8003bb4:	4603      	mov	r3, r0
 8003bb6:	461a      	mov	r2, r3
 8003bb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bba:	601a      	str	r2, [r3, #0]
    *accel_z = Accel_Z / 1671.84f;
 8003bbc:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	f7fd f8f7 	bl	8000db4 <__aeabi_i2f>
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	4927      	ldr	r1, [pc, #156]	@ (8003c68 <Read_MPU6050_Burst+0x164>)
 8003bca:	4618      	mov	r0, r3
 8003bcc:	f7fd f9fa 	bl	8000fc4 <__aeabi_fdiv>
 8003bd0:	4603      	mov	r3, r0
 8003bd2:	461a      	mov	r2, r3
 8003bd4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003bd6:	601a      	str	r2, [r3, #0]
    *gyro_x = Gyro_X / 939.8f;
 8003bd8:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 8003bdc:	4618      	mov	r0, r3
 8003bde:	f7fd f8e9 	bl	8000db4 <__aeabi_i2f>
 8003be2:	4603      	mov	r3, r0
 8003be4:	4921      	ldr	r1, [pc, #132]	@ (8003c6c <Read_MPU6050_Burst+0x168>)
 8003be6:	4618      	mov	r0, r3
 8003be8:	f7fd f9ec 	bl	8000fc4 <__aeabi_fdiv>
 8003bec:	4603      	mov	r3, r0
 8003bee:	461a      	mov	r2, r3
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	601a      	str	r2, [r3, #0]
    *gyro_y = Gyro_Y / 939.8f;
 8003bf4:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	f7fd f8db 	bl	8000db4 <__aeabi_i2f>
 8003bfe:	4603      	mov	r3, r0
 8003c00:	491a      	ldr	r1, [pc, #104]	@ (8003c6c <Read_MPU6050_Burst+0x168>)
 8003c02:	4618      	mov	r0, r3
 8003c04:	f7fd f9de 	bl	8000fc4 <__aeabi_fdiv>
 8003c08:	4603      	mov	r3, r0
 8003c0a:	461a      	mov	r2, r3
 8003c0c:	68bb      	ldr	r3, [r7, #8]
 8003c0e:	601a      	str	r2, [r3, #0]
    *gyro_z = Gyro_Z / 939.8f;
 8003c10:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8003c14:	4618      	mov	r0, r3
 8003c16:	f7fd f8cd 	bl	8000db4 <__aeabi_i2f>
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	4913      	ldr	r1, [pc, #76]	@ (8003c6c <Read_MPU6050_Burst+0x168>)
 8003c1e:	4618      	mov	r0, r3
 8003c20:	f7fd f9d0 	bl	8000fc4 <__aeabi_fdiv>
 8003c24:	4603      	mov	r3, r0
 8003c26:	461a      	mov	r2, r3
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	601a      	str	r2, [r3, #0]

    // Mise  jour gyro brut pour Gyro_Balance
    Gyro_Balance = -Gyro_X;
 8003c2c:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 8003c30:	425b      	negs	r3, r3
 8003c32:	4618      	mov	r0, r3
 8003c34:	f7fd f8be 	bl	8000db4 <__aeabi_i2f>
 8003c38:	4603      	mov	r3, r0
 8003c3a:	4a0d      	ldr	r2, [pc, #52]	@ (8003c70 <Read_MPU6050_Burst+0x16c>)
 8003c3c:	6013      	str	r3, [r2, #0]
    Gyro_Turn = Gyro_Z;
 8003c3e:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8003c42:	4618      	mov	r0, r3
 8003c44:	f7fd f8b6 	bl	8000db4 <__aeabi_i2f>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	4a0a      	ldr	r2, [pc, #40]	@ (8003c74 <Read_MPU6050_Burst+0x170>)
 8003c4c:	6013      	str	r3, [r2, #0]
    Acceleration_Z = Accel_Z;
 8003c4e:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 8003c52:	4618      	mov	r0, r3
 8003c54:	f7fd f8ae 	bl	8000db4 <__aeabi_i2f>
 8003c58:	4603      	mov	r3, r0
 8003c5a:	4a07      	ldr	r2, [pc, #28]	@ (8003c78 <Read_MPU6050_Burst+0x174>)
 8003c5c:	6013      	str	r3, [r2, #0]
}
 8003c5e:	bf00      	nop
 8003c60:	3730      	adds	r7, #48	@ 0x30
 8003c62:	46bd      	mov	sp, r7
 8003c64:	bd80      	pop	{r7, pc}
 8003c66:	bf00      	nop
 8003c68:	44d0fae1 	.word	0x44d0fae1
 8003c6c:	446af333 	.word	0x446af333
 8003c70:	200002e8 	.word	0x200002e8
 8003c74:	200002ec 	.word	0x200002ec
 8003c78:	200002f0 	.word	0x200002f0

08003c7c <HAL_InitTick>:

uint32_t dwt_us;


HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b082      	sub	sp, #8
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
	DEM_CR |= 1<<24;
 8003c84:	4b0e      	ldr	r3, [pc, #56]	@ (8003cc0 <HAL_InitTick+0x44>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a0d      	ldr	r2, [pc, #52]	@ (8003cc0 <HAL_InitTick+0x44>)
 8003c8a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003c8e:	6013      	str	r3, [r2, #0]

	DWT_CYCCNT = (uint32_t)0u;
 8003c90:	4b0c      	ldr	r3, [pc, #48]	@ (8003cc4 <HAL_InitTick+0x48>)
 8003c92:	2200      	movs	r2, #0
 8003c94:	601a      	str	r2, [r3, #0]

	//3.CYCCNT  Enable  CYCCNT and start timing
	DWT_CTRL |= 1<<0;
 8003c96:	4b0c      	ldr	r3, [pc, #48]	@ (8003cc8 <HAL_InitTick+0x4c>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	4a0b      	ldr	r2, [pc, #44]	@ (8003cc8 <HAL_InitTick+0x4c>)
 8003c9c:	f043 0301 	orr.w	r3, r3, #1
 8003ca0:	6013      	str	r3, [r2, #0]

	//4.DWT  Calculate the delay factor of the DWT microsecond delay function
	dwt_us = HAL_RCC_GetSysClockFreq()/1000000;
 8003ca2:	f004 fd59 	bl	8008758 <HAL_RCC_GetSysClockFreq>
 8003ca6:	4603      	mov	r3, r0
 8003ca8:	4a08      	ldr	r2, [pc, #32]	@ (8003ccc <HAL_InitTick+0x50>)
 8003caa:	fba2 2303 	umull	r2, r3, r2, r3
 8003cae:	0c9b      	lsrs	r3, r3, #18
 8003cb0:	4a07      	ldr	r2, [pc, #28]	@ (8003cd0 <HAL_InitTick+0x54>)
 8003cb2:	6013      	str	r3, [r2, #0]

	return HAL_OK;
 8003cb4:	2300      	movs	r3, #0
}
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	3708      	adds	r7, #8
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bd80      	pop	{r7, pc}
 8003cbe:	bf00      	nop
 8003cc0:	e000edfc 	.word	0xe000edfc
 8003cc4:	e0001004 	.word	0xe0001004
 8003cc8:	e0001000 	.word	0xe0001000
 8003ccc:	431bde83 	.word	0x431bde83
 8003cd0:	200002d0 	.word	0x200002d0

08003cd4 <HAL_GetTick>:

//HAL_GetTick() Override HAL_GetTick()
uint32_t HAL_GetTick(void)
{
 8003cd4:	b598      	push	{r3, r4, r7, lr}
 8003cd6:	af00      	add	r7, sp, #0
	//C8T6721172MHz
	// 2^32 - 1 / 72000 = 59652  ()
	// Divide the count value by 1/1000 of the core frequency to return 1 in 1 millisecond
	// Take C8T6 as an example: because counting to 72 is 1 microsecond (172MHz)
	// The maximum millisecond value that can be returned is 2^32 - 1 / 72000 = 59652 (rounded)
	return ((uint32_t)DWT_CYCCNT/(HAL_RCC_GetSysClockFreq()/1000));
 8003cd8:	4b06      	ldr	r3, [pc, #24]	@ (8003cf4 <HAL_GetTick+0x20>)
 8003cda:	681c      	ldr	r4, [r3, #0]
 8003cdc:	f004 fd3c 	bl	8008758 <HAL_RCC_GetSysClockFreq>
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	4a05      	ldr	r2, [pc, #20]	@ (8003cf8 <HAL_GetTick+0x24>)
 8003ce4:	fba2 2303 	umull	r2, r3, r2, r3
 8003ce8:	099b      	lsrs	r3, r3, #6
 8003cea:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8003cee:	4618      	mov	r0, r3
 8003cf0:	bd98      	pop	{r3, r4, r7, pc}
 8003cf2:	bf00      	nop
 8003cf4:	e0001004 	.word	0xe0001004
 8003cf8:	10624dd3 	.word	0x10624dd3

08003cfc <HAL_Delay>:
//72MHz clock: 0 ~ 59652
//84MHz clock: 0 ~ 51130
//180MHz clock: 0 ~ 23860
//400Mhz clock: 0 ~ 10737
void HAL_Delay(uint32_t Delay)
{
 8003cfc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d00:	b088      	sub	sp, #32
 8003d02:	af00      	add	r7, sp, #0
 8003d04:	6178      	str	r0, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003d06:	f7ff ffe5 	bl	8003cd4 <HAL_GetTick>
 8003d0a:	61b8      	str	r0, [r7, #24]
  uint32_t wait = Delay;
 8003d0c:	697b      	ldr	r3, [r7, #20]
 8003d0e:	61fb      	str	r3, [r7, #28]

  /* Add a freq to guarantee minimum wait */
  if (wait < __HAL_MAX_DELAY)
 8003d10:	69fb      	ldr	r3, [r7, #28]
 8003d12:	2200      	movs	r2, #0
 8003d14:	4698      	mov	r8, r3
 8003d16:	4691      	mov	r9, r2
 8003d18:	f004 fd1e 	bl	8008758 <HAL_RCC_GetSysClockFreq>
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	4a38      	ldr	r2, [pc, #224]	@ (8003e00 <HAL_Delay+0x104>)
 8003d20:	fba2 2303 	umull	r2, r3, r2, r3
 8003d24:	099b      	lsrs	r3, r3, #6
 8003d26:	2200      	movs	r2, #0
 8003d28:	60bb      	str	r3, [r7, #8]
 8003d2a:	60fa      	str	r2, [r7, #12]
 8003d2c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003d30:	f04f 30ff 	mov.w	r0, #4294967295
 8003d34:	f04f 0100 	mov.w	r1, #0
 8003d38:	f7fd fa9c 	bl	8001274 <__aeabi_ldivmod>
 8003d3c:	4602      	mov	r2, r0
 8003d3e:	460b      	mov	r3, r1
 8003d40:	4590      	cmp	r8, r2
 8003d42:	eb79 0303 	sbcs.w	r3, r9, r3
 8003d46:	da05      	bge.n	8003d54 <HAL_Delay+0x58>
  {
    wait += (uint32_t)(uwTickFreq);
 8003d48:	4b2e      	ldr	r3, [pc, #184]	@ (8003e04 <HAL_Delay+0x108>)
 8003d4a:	781b      	ldrb	r3, [r3, #0]
 8003d4c:	461a      	mov	r2, r3
 8003d4e:	69fb      	ldr	r3, [r7, #28]
 8003d50:	4413      	add	r3, r2
 8003d52:	61fb      	str	r3, [r7, #28]
  //HAL_Delay()  After the HAL_Delay() delay function is rewritten, the overflow problem needs to be considered. The original function comments
//  while ((HAL_GetTick() - tickstart) < wait)
//  {
//  }

  wait += tickstart;   	   																 //  Calculate the time required
 8003d54:	69fa      	ldr	r2, [r7, #28]
 8003d56:	69bb      	ldr	r3, [r7, #24]
 8003d58:	4413      	add	r3, r2
 8003d5a:	61fb      	str	r3, [r7, #28]
  if(wait>__HAL_MAX_DELAY) wait = wait - __HAL_MAX_DELAY;  //,  If it is greater than the maximum count value, it overflows and calculates the overflow part
 8003d5c:	69fb      	ldr	r3, [r7, #28]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	461c      	mov	r4, r3
 8003d62:	4615      	mov	r5, r2
 8003d64:	f004 fcf8 	bl	8008758 <HAL_RCC_GetSysClockFreq>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	4a25      	ldr	r2, [pc, #148]	@ (8003e00 <HAL_Delay+0x104>)
 8003d6c:	fba2 2303 	umull	r2, r3, r2, r3
 8003d70:	099b      	lsrs	r3, r3, #6
 8003d72:	2200      	movs	r2, #0
 8003d74:	603b      	str	r3, [r7, #0]
 8003d76:	607a      	str	r2, [r7, #4]
 8003d78:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003d7c:	f04f 30ff 	mov.w	r0, #4294967295
 8003d80:	f04f 0100 	mov.w	r1, #0
 8003d84:	f7fd fa76 	bl	8001274 <__aeabi_ldivmod>
 8003d88:	4602      	mov	r2, r0
 8003d8a:	460b      	mov	r3, r1
 8003d8c:	42a2      	cmp	r2, r4
 8003d8e:	41ab      	sbcs	r3, r5
 8003d90:	da16      	bge.n	8003dc0 <HAL_Delay+0xc4>
 8003d92:	f004 fce1 	bl	8008758 <HAL_RCC_GetSysClockFreq>
 8003d96:	4603      	mov	r3, r0
 8003d98:	4a19      	ldr	r2, [pc, #100]	@ (8003e00 <HAL_Delay+0x104>)
 8003d9a:	fba2 2303 	umull	r2, r3, r2, r3
 8003d9e:	099b      	lsrs	r3, r3, #6
 8003da0:	2200      	movs	r2, #0
 8003da2:	469a      	mov	sl, r3
 8003da4:	4693      	mov	fp, r2
 8003da6:	4652      	mov	r2, sl
 8003da8:	465b      	mov	r3, fp
 8003daa:	f04f 0001 	mov.w	r0, #1
 8003dae:	f04f 31ff 	mov.w	r1, #4294967295
 8003db2:	f7fd fa5f 	bl	8001274 <__aeabi_ldivmod>
 8003db6:	4602      	mov	r2, r0
 8003db8:	460b      	mov	r3, r1
 8003dba:	69fb      	ldr	r3, [r7, #28]
 8003dbc:	4413      	add	r3, r2
 8003dbe:	61fb      	str	r3, [r7, #28]

  // If the count does not overflow, just wait until the delay time.
   if(wait>tickstart)
 8003dc0:	69fa      	ldr	r2, [r7, #28]
 8003dc2:	69bb      	ldr	r3, [r7, #24]
 8003dc4:	429a      	cmp	r2, r3
 8003dc6:	d907      	bls.n	8003dd8 <HAL_Delay+0xdc>
  {
	while(HAL_GetTick()<wait);
 8003dc8:	bf00      	nop
 8003dca:	f7ff ff83 	bl	8003cd4 <HAL_GetTick>
 8003dce:	4602      	mov	r2, r0
 8003dd0:	69fb      	ldr	r3, [r7, #28]
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d8f9      	bhi.n	8003dca <HAL_Delay+0xce>
  else
  {
	while(HAL_GetTick()>wait); // Timing of the non-overflow part
	while(HAL_GetTick()<wait); // Overflow Part Timing
  }
}
 8003dd6:	e00d      	b.n	8003df4 <HAL_Delay+0xf8>
	while(HAL_GetTick()>wait); // Timing of the non-overflow part
 8003dd8:	bf00      	nop
 8003dda:	f7ff ff7b 	bl	8003cd4 <HAL_GetTick>
 8003dde:	4602      	mov	r2, r0
 8003de0:	69fb      	ldr	r3, [r7, #28]
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d3f9      	bcc.n	8003dda <HAL_Delay+0xde>
	while(HAL_GetTick()<wait); // Overflow Part Timing
 8003de6:	bf00      	nop
 8003de8:	f7ff ff74 	bl	8003cd4 <HAL_GetTick>
 8003dec:	4602      	mov	r2, r0
 8003dee:	69fb      	ldr	r3, [r7, #28]
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d8f9      	bhi.n	8003de8 <HAL_Delay+0xec>
}
 8003df4:	bf00      	nop
 8003df6:	3720      	adds	r7, #32
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003dfe:	bf00      	nop
 8003e00:	10624dd3 	.word	0x10624dd3
 8003e04:	20000088 	.word	0x20000088

08003e08 <delay_init>:
u16 i_us;  // Microsecond Factor
u16 i_ms;  // Millisecond Factor

//SysTickSysTick After SysTick is released, use SysTick to write a delay function
void delay_init(void)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	af00      	add	r7, sp, #0
	SysTick->CTRL &= ~(1<<2); 				   //SystickHCLK/8 Set Systick clock source, HCLK/8
 8003e0c:	4b11      	ldr	r3, [pc, #68]	@ (8003e54 <delay_init+0x4c>)
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a10      	ldr	r2, [pc, #64]	@ (8003e54 <delay_init+0x4c>)
 8003e12:	f023 0304 	bic.w	r3, r3, #4
 8003e16:	6013      	str	r3, [r2, #0]
	SysTick->CTRL &= ~(1<<1);				     //HALSysTick Disable the SysTick interrupt provided by the HAL library to reduce the waste of system resources
 8003e18:	4b0e      	ldr	r3, [pc, #56]	@ (8003e54 <delay_init+0x4c>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4a0d      	ldr	r2, [pc, #52]	@ (8003e54 <delay_init+0x4c>)
 8003e1e:	f023 0302 	bic.w	r3, r3, #2
 8003e22:	6013      	str	r3, [r2, #0]
	i_us = HAL_RCC_GetSysClockFreq()/8000000;  // HCLK/ Calculate the microsecond factor HCLK/crystal
 8003e24:	f004 fc98 	bl	8008758 <HAL_RCC_GetSysClockFreq>
 8003e28:	4603      	mov	r3, r0
 8003e2a:	4a0b      	ldr	r2, [pc, #44]	@ (8003e58 <delay_init+0x50>)
 8003e2c:	fba2 2303 	umull	r2, r3, r2, r3
 8003e30:	0d5b      	lsrs	r3, r3, #21
 8003e32:	b29a      	uxth	r2, r3
 8003e34:	4b09      	ldr	r3, [pc, #36]	@ (8003e5c <delay_init+0x54>)
 8003e36:	801a      	strh	r2, [r3, #0]
	i_ms = i_us * 1000 ; 					   // Calculating millisecond factors
 8003e38:	4b08      	ldr	r3, [pc, #32]	@ (8003e5c <delay_init+0x54>)
 8003e3a:	881b      	ldrh	r3, [r3, #0]
 8003e3c:	461a      	mov	r2, r3
 8003e3e:	0152      	lsls	r2, r2, #5
 8003e40:	1ad2      	subs	r2, r2, r3
 8003e42:	0092      	lsls	r2, r2, #2
 8003e44:	4413      	add	r3, r2
 8003e46:	00db      	lsls	r3, r3, #3
 8003e48:	b29a      	uxth	r2, r3
 8003e4a:	4b05      	ldr	r3, [pc, #20]	@ (8003e60 <delay_init+0x58>)
 8003e4c:	801a      	strh	r2, [r3, #0]
}
 8003e4e:	bf00      	nop
 8003e50:	bd80      	pop	{r7, pc}
 8003e52:	bf00      	nop
 8003e54:	e000e010 	.word	0xe000e010
 8003e58:	431bde83 	.word	0x431bde83
 8003e5c:	200002d4 	.word	0x200002d4
 8003e60:	200002d6 	.word	0x200002d6

08003e64 <delay_us>:
// i_us * us  2^24 -1 = 16777215
// 72MHzF103C8T6i_us = 9 , us = 0~1,864,135
// The value of i_us * us cannot exceed 2^24 -1 = 16777215
// Taking the 72MHz F103C8T6 as an example, i_us = 9, us = 0~1,864,135
void delay_us(u32 us)
{
 8003e64:	b480      	push	{r7}
 8003e66:	b083      	sub	sp, #12
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
//	do{
//		temp = SysTick -> CTRL; 		  			//CTRL0 Read the status bits of the CTRL register to get the 0th and highest bits
//	}while((temp&0x01)&&!(temp&(1<<16))); //
//	SysTick->CTRL &= ~(1<<0);  			  		// Timer ends, close countdown
//	SysTick -> VAL = 0 ;       		      	// Clear counter
}
 8003e6c:	bf00      	nop
 8003e6e:	370c      	adds	r7, #12
 8003e70:	46bd      	mov	sp, r7
 8003e72:	bc80      	pop	{r7}
 8003e74:	4770      	bx	lr
	...

08003e78 <delay_ms>:
// i_ms * ms  2^24 -1 = 16777215
// 72MHzF103C8T6i_ms = 9000 , us = 0 ~ 1864
// The value of i_ms * ms cannot exceed 2^24 -1 = 16777215
// Taking the 72MHz F103C8T6 as an example, i_ms = 9000, us = 0 ~ 1864
void delay_ms(u16 ms)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b085      	sub	sp, #20
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	4603      	mov	r3, r0
 8003e80:	80fb      	strh	r3, [r7, #6]
	u32 temp;
	SysTick -> LOAD = i_ms * ms; // Calculate the auto-reload value that needs to be set
 8003e82:	4b16      	ldr	r3, [pc, #88]	@ (8003edc <delay_ms+0x64>)
 8003e84:	881b      	ldrh	r3, [r3, #0]
 8003e86:	461a      	mov	r2, r3
 8003e88:	88fb      	ldrh	r3, [r7, #6]
 8003e8a:	fb03 f202 	mul.w	r2, r3, r2
 8003e8e:	4b14      	ldr	r3, [pc, #80]	@ (8003ee0 <delay_ms+0x68>)
 8003e90:	605a      	str	r2, [r3, #4]
	SysTick -> VAL = 0 ;         // Clear counter
 8003e92:	4b13      	ldr	r3, [pc, #76]	@ (8003ee0 <delay_ms+0x68>)
 8003e94:	2200      	movs	r2, #0
 8003e96:	609a      	str	r2, [r3, #8]
	SysTick -> CTRL |= 1<<0 ;    // Start timing
 8003e98:	4b11      	ldr	r3, [pc, #68]	@ (8003ee0 <delay_ms+0x68>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4a10      	ldr	r2, [pc, #64]	@ (8003ee0 <delay_ms+0x68>)
 8003e9e:	f043 0301 	orr.w	r3, r3, #1
 8003ea2:	6013      	str	r3, [r2, #0]
	do{
		temp = SysTick -> CTRL; 		  			//CTRL0 Read the status bits of the CTRL register to get the 0th and highest bits
 8003ea4:	4b0e      	ldr	r3, [pc, #56]	@ (8003ee0 <delay_ms+0x68>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	60fb      	str	r3, [r7, #12]
	}while((temp&0x01)&&!(temp&(1<<16))); // If the counter is enabled and the countdown has not yet arrived, the loop
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	f003 0301 	and.w	r3, r3, #1
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d004      	beq.n	8003ebe <delay_ms+0x46>
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d0f2      	beq.n	8003ea4 <delay_ms+0x2c>
	SysTick->CTRL &= ~(1<<0);  			  		// Timer ends, close countdown
 8003ebe:	4b08      	ldr	r3, [pc, #32]	@ (8003ee0 <delay_ms+0x68>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	4a07      	ldr	r2, [pc, #28]	@ (8003ee0 <delay_ms+0x68>)
 8003ec4:	f023 0301 	bic.w	r3, r3, #1
 8003ec8:	6013      	str	r3, [r2, #0]
	SysTick -> VAL = 0 ;       		      	// Clear counter
 8003eca:	4b05      	ldr	r3, [pc, #20]	@ (8003ee0 <delay_ms+0x68>)
 8003ecc:	2200      	movs	r2, #0
 8003ece:	609a      	str	r2, [r3, #8]
}
 8003ed0:	bf00      	nop
 8003ed2:	3714      	adds	r7, #20
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	bc80      	pop	{r7}
 8003ed8:	4770      	bx	lr
 8003eda:	bf00      	nop
 8003edc:	200002d6 	.word	0x200002d6
 8003ee0:	e000e010 	.word	0xe000e010

08003ee4 <Encoder_Init_TIM3>:


#include "encoder.h"

void Encoder_Init_TIM3(void)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	af00      	add	r7, sp, #0
	TIM3->CNT = 0x0;
 8003ee8:	4b04      	ldr	r3, [pc, #16]	@ (8003efc <Encoder_Init_TIM3+0x18>)
 8003eea:	2200      	movs	r2, #0
 8003eec:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 8003eee:	2104      	movs	r1, #4
 8003ef0:	4803      	ldr	r0, [pc, #12]	@ (8003f00 <Encoder_Init_TIM3+0x1c>)
 8003ef2:	f004 fecf 	bl	8008c94 <HAL_TIM_Encoder_Start>

}
 8003ef6:	bf00      	nop
 8003ef8:	bd80      	pop	{r7, pc}
 8003efa:	bf00      	nop
 8003efc:	40000400 	.word	0x40000400
 8003f00:	200002fc 	.word	0x200002fc

08003f04 <Encoder_Init_TIM4>:


void Encoder_Init_TIM4(void)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	af00      	add	r7, sp, #0
	TIM4->CNT = 0x0;
 8003f08:	4b04      	ldr	r3, [pc, #16]	@ (8003f1c <Encoder_Init_TIM4+0x18>)
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 8003f0e:	2104      	movs	r1, #4
 8003f10:	4803      	ldr	r0, [pc, #12]	@ (8003f20 <Encoder_Init_TIM4+0x1c>)
 8003f12:	f004 febf 	bl	8008c94 <HAL_TIM_Encoder_Start>
}
 8003f16:	bf00      	nop
 8003f18:	bd80      	pop	{r7, pc}
 8003f1a:	bf00      	nop
 8003f1c:	40000800 	.word	0x40000800
 8003f20:	20000344 	.word	0x20000344

08003f24 <Read_Encoder>:


int Read_Encoder(Motor_ID MYTIMX)
{
 8003f24:	b480      	push	{r7}
 8003f26:	b085      	sub	sp, #20
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	71fb      	strb	r3, [r7, #7]
   int Encoder_TIM;
   switch(MYTIMX)
 8003f2e:	79fb      	ldrb	r3, [r7, #7]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d002      	beq.n	8003f3a <Read_Encoder+0x16>
 8003f34:	2b01      	cmp	r3, #1
 8003f36:	d008      	beq.n	8003f4a <Read_Encoder+0x26>
 8003f38:	e00f      	b.n	8003f5a <Read_Encoder+0x36>
	 {
		 case MOTOR_ID_ML:  Encoder_TIM= (short)TIM3 -> CNT;  TIM3 -> CNT=0;break;
 8003f3a:	4b0c      	ldr	r3, [pc, #48]	@ (8003f6c <Read_Encoder+0x48>)
 8003f3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f3e:	b21b      	sxth	r3, r3
 8003f40:	60fb      	str	r3, [r7, #12]
 8003f42:	4b0a      	ldr	r3, [pc, #40]	@ (8003f6c <Read_Encoder+0x48>)
 8003f44:	2200      	movs	r2, #0
 8003f46:	625a      	str	r2, [r3, #36]	@ 0x24
 8003f48:	e009      	b.n	8003f5e <Read_Encoder+0x3a>
		 case MOTOR_ID_MR:  Encoder_TIM= (short)TIM4 -> CNT;  TIM4 -> CNT=0;break;
 8003f4a:	4b09      	ldr	r3, [pc, #36]	@ (8003f70 <Read_Encoder+0x4c>)
 8003f4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f4e:	b21b      	sxth	r3, r3
 8003f50:	60fb      	str	r3, [r7, #12]
 8003f52:	4b07      	ldr	r3, [pc, #28]	@ (8003f70 <Read_Encoder+0x4c>)
 8003f54:	2200      	movs	r2, #0
 8003f56:	625a      	str	r2, [r3, #36]	@ 0x24
 8003f58:	e001      	b.n	8003f5e <Read_Encoder+0x3a>
		 default: Encoder_TIM=0;
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	60fb      	str	r3, [r7, #12]
	 }
		return Encoder_TIM;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
}
 8003f60:	4618      	mov	r0, r3
 8003f62:	3714      	adds	r7, #20
 8003f64:	46bd      	mov	sp, r7
 8003f66:	bc80      	pop	{r7}
 8003f68:	4770      	bx	lr
 8003f6a:	bf00      	nop
 8003f6c:	40000400 	.word	0x40000400
 8003f70:	40000800 	.word	0x40000800

08003f74 <Complementary_Filter_x>:
Input   : accelerationangular velocity
Output  : none

**************************************************************************/
float Complementary_Filter_x(float angle_m, float gyro_m)
{
 8003f74:	b5b0      	push	{r4, r5, r7, lr}
 8003f76:	b084      	sub	sp, #16
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
 8003f7c:	6039      	str	r1, [r7, #0]
	 static float angle;
	 float K1 =0.02;
 8003f7e:	4b18      	ldr	r3, [pc, #96]	@ (8003fe0 <Complementary_Filter_x+0x6c>)
 8003f80:	60fb      	str	r3, [r7, #12]
   angle = K1 * angle_m+ (1-K1) * (angle + gyro_m * dt);
 8003f82:	6879      	ldr	r1, [r7, #4]
 8003f84:	68f8      	ldr	r0, [r7, #12]
 8003f86:	f7fc ff69 	bl	8000e5c <__aeabi_fmul>
 8003f8a:	4603      	mov	r3, r0
 8003f8c:	461c      	mov	r4, r3
 8003f8e:	68f9      	ldr	r1, [r7, #12]
 8003f90:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8003f94:	f7fc fe58 	bl	8000c48 <__aeabi_fsub>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	461d      	mov	r5, r3
 8003f9c:	4b11      	ldr	r3, [pc, #68]	@ (8003fe4 <Complementary_Filter_x+0x70>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	6839      	ldr	r1, [r7, #0]
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	f7fc ff5a 	bl	8000e5c <__aeabi_fmul>
 8003fa8:	4603      	mov	r3, r0
 8003faa:	461a      	mov	r2, r3
 8003fac:	4b0e      	ldr	r3, [pc, #56]	@ (8003fe8 <Complementary_Filter_x+0x74>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	4619      	mov	r1, r3
 8003fb2:	4610      	mov	r0, r2
 8003fb4:	f7fc fe4a 	bl	8000c4c <__addsf3>
 8003fb8:	4603      	mov	r3, r0
 8003fba:	4619      	mov	r1, r3
 8003fbc:	4628      	mov	r0, r5
 8003fbe:	f7fc ff4d 	bl	8000e5c <__aeabi_fmul>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	4619      	mov	r1, r3
 8003fc6:	4620      	mov	r0, r4
 8003fc8:	f7fc fe40 	bl	8000c4c <__addsf3>
 8003fcc:	4603      	mov	r3, r0
 8003fce:	461a      	mov	r2, r3
 8003fd0:	4b05      	ldr	r3, [pc, #20]	@ (8003fe8 <Complementary_Filter_x+0x74>)
 8003fd2:	601a      	str	r2, [r3, #0]
	 return angle;
 8003fd4:	4b04      	ldr	r3, [pc, #16]	@ (8003fe8 <Complementary_Filter_x+0x74>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
}
 8003fd8:	4618      	mov	r0, r3
 8003fda:	3710      	adds	r7, #16
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bdb0      	pop	{r4, r5, r7, pc}
 8003fe0:	3ca3d70a 	.word	0x3ca3d70a
 8003fe4:	20000024 	.word	0x20000024
 8003fe8:	200002d8 	.word	0x200002d8

08003fec <Complementary_Filter_y>:
Input   : accelerationangular velocity
Output  : none

**************************************************************************/
float Complementary_Filter_y(float angle_m, float gyro_m)
{
 8003fec:	b5b0      	push	{r4, r5, r7, lr}
 8003fee:	b084      	sub	sp, #16
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
 8003ff4:	6039      	str	r1, [r7, #0]
	 static float angle;
	 float K1 =0.02;
 8003ff6:	4b18      	ldr	r3, [pc, #96]	@ (8004058 <Complementary_Filter_y+0x6c>)
 8003ff8:	60fb      	str	r3, [r7, #12]
   angle = K1 * angle_m+ (1-K1) * (angle + gyro_m * dt);
 8003ffa:	6879      	ldr	r1, [r7, #4]
 8003ffc:	68f8      	ldr	r0, [r7, #12]
 8003ffe:	f7fc ff2d 	bl	8000e5c <__aeabi_fmul>
 8004002:	4603      	mov	r3, r0
 8004004:	461c      	mov	r4, r3
 8004006:	68f9      	ldr	r1, [r7, #12]
 8004008:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800400c:	f7fc fe1c 	bl	8000c48 <__aeabi_fsub>
 8004010:	4603      	mov	r3, r0
 8004012:	461d      	mov	r5, r3
 8004014:	4b11      	ldr	r3, [pc, #68]	@ (800405c <Complementary_Filter_y+0x70>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	6839      	ldr	r1, [r7, #0]
 800401a:	4618      	mov	r0, r3
 800401c:	f7fc ff1e 	bl	8000e5c <__aeabi_fmul>
 8004020:	4603      	mov	r3, r0
 8004022:	461a      	mov	r2, r3
 8004024:	4b0e      	ldr	r3, [pc, #56]	@ (8004060 <Complementary_Filter_y+0x74>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4619      	mov	r1, r3
 800402a:	4610      	mov	r0, r2
 800402c:	f7fc fe0e 	bl	8000c4c <__addsf3>
 8004030:	4603      	mov	r3, r0
 8004032:	4619      	mov	r1, r3
 8004034:	4628      	mov	r0, r5
 8004036:	f7fc ff11 	bl	8000e5c <__aeabi_fmul>
 800403a:	4603      	mov	r3, r0
 800403c:	4619      	mov	r1, r3
 800403e:	4620      	mov	r0, r4
 8004040:	f7fc fe04 	bl	8000c4c <__addsf3>
 8004044:	4603      	mov	r3, r0
 8004046:	461a      	mov	r2, r3
 8004048:	4b05      	ldr	r3, [pc, #20]	@ (8004060 <Complementary_Filter_y+0x74>)
 800404a:	601a      	str	r2, [r3, #0]
	 return angle;
 800404c:	4b04      	ldr	r3, [pc, #16]	@ (8004060 <Complementary_Filter_y+0x74>)
 800404e:	681b      	ldr	r3, [r3, #0]
}
 8004050:	4618      	mov	r0, r3
 8004052:	3710      	adds	r7, #16
 8004054:	46bd      	mov	sp, r7
 8004056:	bdb0      	pop	{r4, r5, r7, pc}
 8004058:	3ca3d70a 	.word	0x3ca3d70a
 800405c:	20000024 	.word	0x20000024
 8004060:	200002dc 	.word	0x200002dc

08004064 <set_int_enable>:
 *  interrupt is used.
 *  @param[in]  enable      1 to enable interrupt.
 *  @return     0 if successful.
 */
static int set_int_enable(unsigned char enable)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b084      	sub	sp, #16
 8004068:	af00      	add	r7, sp, #0
 800406a:	4603      	mov	r3, r0
 800406c:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.dmp_on) {
 800406e:	4b29      	ldr	r3, [pc, #164]	@ (8004114 <set_int_enable+0xb0>)
 8004070:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004074:	2b00      	cmp	r3, #0
 8004076:	d01c      	beq.n	80040b2 <set_int_enable+0x4e>
        if (enable)
 8004078:	79fb      	ldrb	r3, [r7, #7]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d002      	beq.n	8004084 <set_int_enable+0x20>
            tmp = BIT_DMP_INT_EN;
 800407e:	2302      	movs	r3, #2
 8004080:	73fb      	strb	r3, [r7, #15]
 8004082:	e001      	b.n	8004088 <set_int_enable+0x24>
        else
            tmp = 0x00;
 8004084:	2300      	movs	r3, #0
 8004086:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 8004088:	4b22      	ldr	r3, [pc, #136]	@ (8004114 <set_int_enable+0xb0>)
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	7818      	ldrb	r0, [r3, #0]
 800408e:	4b21      	ldr	r3, [pc, #132]	@ (8004114 <set_int_enable+0xb0>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	7bd9      	ldrb	r1, [r3, #15]
 8004094:	f107 030f 	add.w	r3, r7, #15
 8004098:	2201      	movs	r2, #1
 800409a:	f7fe fcf9 	bl	8002a90 <i2cWrite>
 800409e:	4603      	mov	r3, r0
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d002      	beq.n	80040aa <set_int_enable+0x46>
            return -1;
 80040a4:	f04f 33ff 	mov.w	r3, #4294967295
 80040a8:	e030      	b.n	800410c <set_int_enable+0xa8>
        st.chip_cfg.int_enable = tmp;
 80040aa:	7bfa      	ldrb	r2, [r7, #15]
 80040ac:	4b19      	ldr	r3, [pc, #100]	@ (8004114 <set_int_enable+0xb0>)
 80040ae:	745a      	strb	r2, [r3, #17]
 80040b0:	e02b      	b.n	800410a <set_int_enable+0xa6>
    } else {
        if (!st.chip_cfg.sensors)
 80040b2:	4b18      	ldr	r3, [pc, #96]	@ (8004114 <set_int_enable+0xb0>)
 80040b4:	7a9b      	ldrb	r3, [r3, #10]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d102      	bne.n	80040c0 <set_int_enable+0x5c>
            return -1;
 80040ba:	f04f 33ff 	mov.w	r3, #4294967295
 80040be:	e025      	b.n	800410c <set_int_enable+0xa8>
        if (enable && st.chip_cfg.int_enable)
 80040c0:	79fb      	ldrb	r3, [r7, #7]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d005      	beq.n	80040d2 <set_int_enable+0x6e>
 80040c6:	4b13      	ldr	r3, [pc, #76]	@ (8004114 <set_int_enable+0xb0>)
 80040c8:	7c5b      	ldrb	r3, [r3, #17]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d001      	beq.n	80040d2 <set_int_enable+0x6e>
            return 0;
 80040ce:	2300      	movs	r3, #0
 80040d0:	e01c      	b.n	800410c <set_int_enable+0xa8>
        if (enable)
 80040d2:	79fb      	ldrb	r3, [r7, #7]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d002      	beq.n	80040de <set_int_enable+0x7a>
            tmp = BIT_DATA_RDY_EN;
 80040d8:	2301      	movs	r3, #1
 80040da:	73fb      	strb	r3, [r7, #15]
 80040dc:	e001      	b.n	80040e2 <set_int_enable+0x7e>
        else
            tmp = 0x00;
 80040de:	2300      	movs	r3, #0
 80040e0:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 80040e2:	4b0c      	ldr	r3, [pc, #48]	@ (8004114 <set_int_enable+0xb0>)
 80040e4:	685b      	ldr	r3, [r3, #4]
 80040e6:	7818      	ldrb	r0, [r3, #0]
 80040e8:	4b0a      	ldr	r3, [pc, #40]	@ (8004114 <set_int_enable+0xb0>)
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	7bd9      	ldrb	r1, [r3, #15]
 80040ee:	f107 030f 	add.w	r3, r7, #15
 80040f2:	2201      	movs	r2, #1
 80040f4:	f7fe fccc 	bl	8002a90 <i2cWrite>
 80040f8:	4603      	mov	r3, r0
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d002      	beq.n	8004104 <set_int_enable+0xa0>
            return -1;
 80040fe:	f04f 33ff 	mov.w	r3, #4294967295
 8004102:	e003      	b.n	800410c <set_int_enable+0xa8>
        st.chip_cfg.int_enable = tmp;
 8004104:	7bfa      	ldrb	r2, [r7, #15]
 8004106:	4b03      	ldr	r3, [pc, #12]	@ (8004114 <set_int_enable+0xb0>)
 8004108:	745a      	strb	r2, [r3, #17]
    }
    return 0;
 800410a:	2300      	movs	r3, #0
}
 800410c:	4618      	mov	r0, r3
 800410e:	3710      	adds	r7, #16
 8004110:	46bd      	mov	sp, r7
 8004112:	bd80      	pop	{r7, pc}
 8004114:	20000028 	.word	0x20000028

08004118 <mpu_init>:
 *  Data ready interrupt: Disabled, active low, unlatched.
 *  @param[in]  int_param   Platform-specific parameters to interrupt API.
 *  @return     0 if successful.
 */
int mpu_init(void)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b082      	sub	sp, #8
 800411c:	af00      	add	r7, sp, #0
    unsigned char data[6], rev;

    /* Reset device. */
    data[0] = 0x80;//BIT_RESET;
 800411e:	2380      	movs	r3, #128	@ 0x80
 8004120:	703b      	strb	r3, [r7, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &(data[0])))
 8004122:	4b83      	ldr	r3, [pc, #524]	@ (8004330 <mpu_init+0x218>)
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	7818      	ldrb	r0, [r3, #0]
 8004128:	4b81      	ldr	r3, [pc, #516]	@ (8004330 <mpu_init+0x218>)
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	7c99      	ldrb	r1, [r3, #18]
 800412e:	463b      	mov	r3, r7
 8004130:	2201      	movs	r2, #1
 8004132:	f7fe fcad 	bl	8002a90 <i2cWrite>
 8004136:	4603      	mov	r3, r0
 8004138:	2b00      	cmp	r3, #0
 800413a:	d002      	beq.n	8004142 <mpu_init+0x2a>
        return -1;
 800413c:	f04f 33ff 	mov.w	r3, #4294967295
 8004140:	e0f1      	b.n	8004326 <mpu_init+0x20e>
    delay_ms(100);
 8004142:	2064      	movs	r0, #100	@ 0x64
 8004144:	f7ff fe98 	bl	8003e78 <delay_ms>

    /* Wake up chip. */
    data[0] = 0x00;
 8004148:	2300      	movs	r3, #0
 800414a:	703b      	strb	r3, [r7, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &(data[0])))
 800414c:	4b78      	ldr	r3, [pc, #480]	@ (8004330 <mpu_init+0x218>)
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	7818      	ldrb	r0, [r3, #0]
 8004152:	4b77      	ldr	r3, [pc, #476]	@ (8004330 <mpu_init+0x218>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	7c99      	ldrb	r1, [r3, #18]
 8004158:	463b      	mov	r3, r7
 800415a:	2201      	movs	r2, #1
 800415c:	f7fe fc98 	bl	8002a90 <i2cWrite>
 8004160:	4603      	mov	r3, r0
 8004162:	2b00      	cmp	r3, #0
 8004164:	d002      	beq.n	800416c <mpu_init+0x54>
        return -1;
 8004166:	f04f 33ff 	mov.w	r3, #4294967295
 800416a:	e0dc      	b.n	8004326 <mpu_init+0x20e>

#if defined MPU6050
    /* Check product revision. */
    if (i2c_read(st.hw->addr, st.reg->accel_offs, 6, data))
 800416c:	4b70      	ldr	r3, [pc, #448]	@ (8004330 <mpu_init+0x218>)
 800416e:	685b      	ldr	r3, [r3, #4]
 8004170:	7818      	ldrb	r0, [r3, #0]
 8004172:	4b6f      	ldr	r3, [pc, #444]	@ (8004330 <mpu_init+0x218>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	7d99      	ldrb	r1, [r3, #22]
 8004178:	463b      	mov	r3, r7
 800417a:	2206      	movs	r2, #6
 800417c:	f7fe fccf 	bl	8002b1e <i2cRead>
 8004180:	4603      	mov	r3, r0
 8004182:	2b00      	cmp	r3, #0
 8004184:	d002      	beq.n	800418c <mpu_init+0x74>
        return -1;
 8004186:	f04f 33ff 	mov.w	r3, #4294967295
 800418a:	e0cc      	b.n	8004326 <mpu_init+0x20e>
    rev = ((data[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |
 800418c:	797b      	ldrb	r3, [r7, #5]
 800418e:	b25b      	sxtb	r3, r3
 8004190:	009b      	lsls	r3, r3, #2
 8004192:	b25b      	sxtb	r3, r3
 8004194:	f003 0304 	and.w	r3, r3, #4
 8004198:	b25a      	sxtb	r2, r3
 800419a:	78fb      	ldrb	r3, [r7, #3]
 800419c:	b25b      	sxtb	r3, r3
 800419e:	005b      	lsls	r3, r3, #1
 80041a0:	b25b      	sxtb	r3, r3
 80041a2:	f003 0302 	and.w	r3, r3, #2
 80041a6:	b25b      	sxtb	r3, r3
 80041a8:	4313      	orrs	r3, r2
 80041aa:	b25a      	sxtb	r2, r3
        (data[1] & 0x01);
 80041ac:	787b      	ldrb	r3, [r7, #1]
 80041ae:	b25b      	sxtb	r3, r3
 80041b0:	f003 0301 	and.w	r3, r3, #1
 80041b4:	b25b      	sxtb	r3, r3
    rev = ((data[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |
 80041b6:	4313      	orrs	r3, r2
 80041b8:	b25b      	sxtb	r3, r3
 80041ba:	71fb      	strb	r3, [r7, #7]

    if (rev) {
 80041bc:	79fb      	ldrb	r3, [r7, #7]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d015      	beq.n	80041ee <mpu_init+0xd6>
        /* Congrats, these parts are better. */
        if (rev == 1)
 80041c2:	79fb      	ldrb	r3, [r7, #7]
 80041c4:	2b01      	cmp	r3, #1
 80041c6:	d103      	bne.n	80041d0 <mpu_init+0xb8>
            st.chip_cfg.accel_half = 1;
 80041c8:	4b59      	ldr	r3, [pc, #356]	@ (8004330 <mpu_init+0x218>)
 80041ca:	2201      	movs	r2, #1
 80041cc:	74da      	strb	r2, [r3, #19]
 80041ce:	e038      	b.n	8004242 <mpu_init+0x12a>
        else if (rev == 2)
 80041d0:	79fb      	ldrb	r3, [r7, #7]
 80041d2:	2b02      	cmp	r3, #2
 80041d4:	d103      	bne.n	80041de <mpu_init+0xc6>
            st.chip_cfg.accel_half = 0;
 80041d6:	4b56      	ldr	r3, [pc, #344]	@ (8004330 <mpu_init+0x218>)
 80041d8:	2200      	movs	r2, #0
 80041da:	74da      	strb	r2, [r3, #19]
 80041dc:	e031      	b.n	8004242 <mpu_init+0x12a>
        else {
            log_e("Unsupported software product rev %d.\n",rev);
 80041de:	79fb      	ldrb	r3, [r7, #7]
 80041e0:	4619      	mov	r1, r3
 80041e2:	4854      	ldr	r0, [pc, #336]	@ (8004334 <mpu_init+0x21c>)
 80041e4:	f006 fc34 	bl	800aa50 <iprintf>
            return -1;
 80041e8:	f04f 33ff 	mov.w	r3, #4294967295
 80041ec:	e09b      	b.n	8004326 <mpu_init+0x20e>
        }
    } else {
        if (i2c_read(st.hw->addr, st.reg->prod_id, 1, &(data[0])))
 80041ee:	4b50      	ldr	r3, [pc, #320]	@ (8004330 <mpu_init+0x218>)
 80041f0:	685b      	ldr	r3, [r3, #4]
 80041f2:	7818      	ldrb	r0, [r3, #0]
 80041f4:	4b4e      	ldr	r3, [pc, #312]	@ (8004330 <mpu_init+0x218>)
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	78d9      	ldrb	r1, [r3, #3]
 80041fa:	463b      	mov	r3, r7
 80041fc:	2201      	movs	r2, #1
 80041fe:	f7fe fc8e 	bl	8002b1e <i2cRead>
 8004202:	4603      	mov	r3, r0
 8004204:	2b00      	cmp	r3, #0
 8004206:	d002      	beq.n	800420e <mpu_init+0xf6>
            return -1;
 8004208:	f04f 33ff 	mov.w	r3, #4294967295
 800420c:	e08b      	b.n	8004326 <mpu_init+0x20e>
        rev = data[0] & 0x0F;
 800420e:	783b      	ldrb	r3, [r7, #0]
 8004210:	f003 030f 	and.w	r3, r3, #15
 8004214:	71fb      	strb	r3, [r7, #7]
        if (!rev) {
 8004216:	79fb      	ldrb	r3, [r7, #7]
 8004218:	2b00      	cmp	r3, #0
 800421a:	d105      	bne.n	8004228 <mpu_init+0x110>
            log_e("Product ID read as 0 indicates device is either incompatible or an MPU3050.\r\n");
 800421c:	4846      	ldr	r0, [pc, #280]	@ (8004338 <mpu_init+0x220>)
 800421e:	f006 fc7f 	bl	800ab20 <puts>
            return -1;
 8004222:	f04f 33ff 	mov.w	r3, #4294967295
 8004226:	e07e      	b.n	8004326 <mpu_init+0x20e>
        } else if (rev == 4) {
 8004228:	79fb      	ldrb	r3, [r7, #7]
 800422a:	2b04      	cmp	r3, #4
 800422c:	d106      	bne.n	800423c <mpu_init+0x124>
            log_i("Half sensitivity part found.\r\n");
 800422e:	4843      	ldr	r0, [pc, #268]	@ (800433c <mpu_init+0x224>)
 8004230:	f006 fc76 	bl	800ab20 <puts>
            st.chip_cfg.accel_half = 1;
 8004234:	4b3e      	ldr	r3, [pc, #248]	@ (8004330 <mpu_init+0x218>)
 8004236:	2201      	movs	r2, #1
 8004238:	74da      	strb	r2, [r3, #19]
 800423a:	e002      	b.n	8004242 <mpu_init+0x12a>
        } else
            st.chip_cfg.accel_half = 0;
 800423c:	4b3c      	ldr	r3, [pc, #240]	@ (8004330 <mpu_init+0x218>)
 800423e:	2200      	movs	r2, #0
 8004240:	74da      	strb	r2, [r3, #19]
    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, data))
        return -1;
#endif

    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.sensors = 0xFF;
 8004242:	4b3b      	ldr	r3, [pc, #236]	@ (8004330 <mpu_init+0x218>)
 8004244:	22ff      	movs	r2, #255	@ 0xff
 8004246:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.gyro_fsr = 0xFF;
 8004248:	4b39      	ldr	r3, [pc, #228]	@ (8004330 <mpu_init+0x218>)
 800424a:	22ff      	movs	r2, #255	@ 0xff
 800424c:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 800424e:	4b38      	ldr	r3, [pc, #224]	@ (8004330 <mpu_init+0x218>)
 8004250:	22ff      	movs	r2, #255	@ 0xff
 8004252:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 8004254:	4b36      	ldr	r3, [pc, #216]	@ (8004330 <mpu_init+0x218>)
 8004256:	22ff      	movs	r2, #255	@ 0xff
 8004258:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 800425a:	4b35      	ldr	r3, [pc, #212]	@ (8004330 <mpu_init+0x218>)
 800425c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004260:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.fifo_enable = 0xFF;
 8004262:	4b33      	ldr	r3, [pc, #204]	@ (8004330 <mpu_init+0x218>)
 8004264:	22ff      	movs	r2, #255	@ 0xff
 8004266:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.bypass_mode = 0xFF;
 8004268:	4b31      	ldr	r3, [pc, #196]	@ (8004330 <mpu_init+0x218>)
 800426a:	22ff      	movs	r2, #255	@ 0xff
 800426c:	749a      	strb	r2, [r3, #18]
#ifdef AK89xx_SECONDARY
    st.chip_cfg.compass_sample_rate = 0xFFFF;
#endif
    /* mpu_set_sensors always preserves this setting. */
    st.chip_cfg.clk_src = INV_CLK_PLL;
 800426e:	4b30      	ldr	r3, [pc, #192]	@ (8004330 <mpu_init+0x218>)
 8004270:	2201      	movs	r2, #1
 8004272:	731a      	strb	r2, [r3, #12]
    /* Handled in next call to mpu_set_bypass. */
    st.chip_cfg.active_low_int = 1;
 8004274:	4b2e      	ldr	r3, [pc, #184]	@ (8004330 <mpu_init+0x218>)
 8004276:	2201      	movs	r2, #1
 8004278:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
    st.chip_cfg.latched_int = 0;
 800427c:	4b2c      	ldr	r3, [pc, #176]	@ (8004330 <mpu_init+0x218>)
 800427e:	2200      	movs	r2, #0
 8004280:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    st.chip_cfg.int_motion_only = 0;
 8004284:	4b2a      	ldr	r3, [pc, #168]	@ (8004330 <mpu_init+0x218>)
 8004286:	2200      	movs	r2, #0
 8004288:	755a      	strb	r2, [r3, #21]
    st.chip_cfg.lp_accel_mode = 0;
 800428a:	4b29      	ldr	r3, [pc, #164]	@ (8004330 <mpu_init+0x218>)
 800428c:	2200      	movs	r2, #0
 800428e:	751a      	strb	r2, [r3, #20]
    memset(&st.chip_cfg.cache, 0, sizeof(st.chip_cfg.cache));
 8004290:	220c      	movs	r2, #12
 8004292:	2100      	movs	r1, #0
 8004294:	482a      	ldr	r0, [pc, #168]	@ (8004340 <mpu_init+0x228>)
 8004296:	f006 fd55 	bl	800ad44 <memset>
    st.chip_cfg.dmp_on = 0;
 800429a:	4b25      	ldr	r3, [pc, #148]	@ (8004330 <mpu_init+0x218>)
 800429c:	2200      	movs	r2, #0
 800429e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    st.chip_cfg.dmp_loaded = 0;
 80042a2:	4b23      	ldr	r3, [pc, #140]	@ (8004330 <mpu_init+0x218>)
 80042a4:	2200      	movs	r2, #0
 80042a6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    st.chip_cfg.dmp_sample_rate = 0;
 80042aa:	4b21      	ldr	r3, [pc, #132]	@ (8004330 <mpu_init+0x218>)
 80042ac:	2200      	movs	r2, #0
 80042ae:	84da      	strh	r2, [r3, #38]	@ 0x26

    if (mpu_set_gyro_fsr(2000))
 80042b0:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80042b4:	f000 f9f6 	bl	80046a4 <mpu_set_gyro_fsr>
 80042b8:	4603      	mov	r3, r0
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d002      	beq.n	80042c4 <mpu_init+0x1ac>
        return -1;
 80042be:	f04f 33ff 	mov.w	r3, #4294967295
 80042c2:	e030      	b.n	8004326 <mpu_init+0x20e>
    if (mpu_set_accel_fsr(2))
 80042c4:	2002      	movs	r0, #2
 80042c6:	f000 fa7b 	bl	80047c0 <mpu_set_accel_fsr>
 80042ca:	4603      	mov	r3, r0
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d002      	beq.n	80042d6 <mpu_init+0x1be>
        return -1;
 80042d0:	f04f 33ff 	mov.w	r3, #4294967295
 80042d4:	e027      	b.n	8004326 <mpu_init+0x20e>
    if (mpu_set_lpf(42))
 80042d6:	202a      	movs	r0, #42	@ 0x2a
 80042d8:	f000 fb16 	bl	8004908 <mpu_set_lpf>
 80042dc:	4603      	mov	r3, r0
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d002      	beq.n	80042e8 <mpu_init+0x1d0>
        return -1;
 80042e2:	f04f 33ff 	mov.w	r3, #4294967295
 80042e6:	e01e      	b.n	8004326 <mpu_init+0x20e>
    if (mpu_set_sample_rate(50))
 80042e8:	2032      	movs	r0, #50	@ 0x32
 80042ea:	f000 fb73 	bl	80049d4 <mpu_set_sample_rate>
 80042ee:	4603      	mov	r3, r0
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d002      	beq.n	80042fa <mpu_init+0x1e2>
        return -1;
 80042f4:	f04f 33ff 	mov.w	r3, #4294967295
 80042f8:	e015      	b.n	8004326 <mpu_init+0x20e>
    if (mpu_configure_fifo(0))
 80042fa:	2000      	movs	r0, #0
 80042fc:	f000 fc56 	bl	8004bac <mpu_configure_fifo>
 8004300:	4603      	mov	r3, r0
 8004302:	2b00      	cmp	r3, #0
 8004304:	d002      	beq.n	800430c <mpu_init+0x1f4>
        return -1;
 8004306:	f04f 33ff 	mov.w	r3, #4294967295
 800430a:	e00c      	b.n	8004326 <mpu_init+0x20e>
    setup_compass();
    if (mpu_set_compass_sample_rate(10))
        return -1;
#else
    /* Already disabled by setup_compass. */
    if (mpu_set_bypass(0))
 800430c:	2000      	movs	r0, #0
 800430e:	f000 fda5 	bl	8004e5c <mpu_set_bypass>
 8004312:	4603      	mov	r3, r0
 8004314:	2b00      	cmp	r3, #0
 8004316:	d002      	beq.n	800431e <mpu_init+0x206>
        return -1;
 8004318:	f04f 33ff 	mov.w	r3, #4294967295
 800431c:	e003      	b.n	8004326 <mpu_init+0x20e>
#endif

    mpu_set_sensors(0);
 800431e:	2000      	movs	r0, #0
 8004320:	f000 fc96 	bl	8004c50 <mpu_set_sensors>
    return 0;
 8004324:	2300      	movs	r3, #0
}
 8004326:	4618      	mov	r0, r3
 8004328:	3708      	adds	r7, #8
 800432a:	46bd      	mov	sp, r7
 800432c:	bd80      	pop	{r7, pc}
 800432e:	bf00      	nop
 8004330:	20000028 	.word	0x20000028
 8004334:	0800ef18 	.word	0x0800ef18
 8004338:	0800ef40 	.word	0x0800ef40
 800433c:	0800ef90 	.word	0x0800ef90
 8004340:	2000003e 	.word	0x2000003e

08004344 <mpu_lp_accel_mode>:
 *  @param[in]  rate        Minimum sampling rate, or zero to disable LP
 *                          accel mode.
 *  @return     0 if successful.
 */
int mpu_lp_accel_mode(unsigned char rate)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b084      	sub	sp, #16
 8004348:	af00      	add	r7, sp, #0
 800434a:	4603      	mov	r3, r0
 800434c:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp[2];

    if (rate > 40)
 800434e:	79fb      	ldrb	r3, [r7, #7]
 8004350:	2b28      	cmp	r3, #40	@ 0x28
 8004352:	d902      	bls.n	800435a <mpu_lp_accel_mode+0x16>
        return -1;
 8004354:	f04f 33ff 	mov.w	r3, #4294967295
 8004358:	e06b      	b.n	8004432 <mpu_lp_accel_mode+0xee>

    if (!rate) {
 800435a:	79fb      	ldrb	r3, [r7, #7]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d11c      	bne.n	800439a <mpu_lp_accel_mode+0x56>
        mpu_set_int_latched(0);
 8004360:	2000      	movs	r0, #0
 8004362:	f000 fe41 	bl	8004fe8 <mpu_set_int_latched>
        tmp[0] = 0;
 8004366:	2300      	movs	r3, #0
 8004368:	733b      	strb	r3, [r7, #12]
        tmp[1] = BIT_STBY_XYZG;
 800436a:	2307      	movs	r3, #7
 800436c:	737b      	strb	r3, [r7, #13]
        if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 800436e:	4b33      	ldr	r3, [pc, #204]	@ (800443c <mpu_lp_accel_mode+0xf8>)
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	7818      	ldrb	r0, [r3, #0]
 8004374:	4b31      	ldr	r3, [pc, #196]	@ (800443c <mpu_lp_accel_mode+0xf8>)
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	7c99      	ldrb	r1, [r3, #18]
 800437a:	f107 030c 	add.w	r3, r7, #12
 800437e:	2202      	movs	r2, #2
 8004380:	f7fe fb86 	bl	8002a90 <i2cWrite>
 8004384:	4603      	mov	r3, r0
 8004386:	2b00      	cmp	r3, #0
 8004388:	d002      	beq.n	8004390 <mpu_lp_accel_mode+0x4c>
            return -1;
 800438a:	f04f 33ff 	mov.w	r3, #4294967295
 800438e:	e050      	b.n	8004432 <mpu_lp_accel_mode+0xee>
        st.chip_cfg.lp_accel_mode = 0;
 8004390:	4b2a      	ldr	r3, [pc, #168]	@ (800443c <mpu_lp_accel_mode+0xf8>)
 8004392:	2200      	movs	r2, #0
 8004394:	751a      	strb	r2, [r3, #20]
        return 0;
 8004396:	2300      	movs	r3, #0
 8004398:	e04b      	b.n	8004432 <mpu_lp_accel_mode+0xee>
     * it gets a chance to deassert the interrupt pin; therefore, we shift this
     * responsibility over to the MCU.
     *
     * Any register read will clear the interrupt.
     */
    mpu_set_int_latched(1);
 800439a:	2001      	movs	r0, #1
 800439c:	f000 fe24 	bl	8004fe8 <mpu_set_int_latched>
#if defined MPU6050
    tmp[0] = BIT_LPA_CYCLE;
 80043a0:	2320      	movs	r3, #32
 80043a2:	733b      	strb	r3, [r7, #12]
    if (rate == 1) {
 80043a4:	79fb      	ldrb	r3, [r7, #7]
 80043a6:	2b01      	cmp	r3, #1
 80043a8:	d105      	bne.n	80043b6 <mpu_lp_accel_mode+0x72>
        tmp[1] = INV_LPA_1_25HZ;
 80043aa:	2300      	movs	r3, #0
 80043ac:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 80043ae:	2005      	movs	r0, #5
 80043b0:	f000 faaa 	bl	8004908 <mpu_set_lpf>
 80043b4:	e016      	b.n	80043e4 <mpu_lp_accel_mode+0xa0>
    } else if (rate <= 5) {
 80043b6:	79fb      	ldrb	r3, [r7, #7]
 80043b8:	2b05      	cmp	r3, #5
 80043ba:	d805      	bhi.n	80043c8 <mpu_lp_accel_mode+0x84>
        tmp[1] = INV_LPA_5HZ;
 80043bc:	2301      	movs	r3, #1
 80043be:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 80043c0:	2005      	movs	r0, #5
 80043c2:	f000 faa1 	bl	8004908 <mpu_set_lpf>
 80043c6:	e00d      	b.n	80043e4 <mpu_lp_accel_mode+0xa0>
    } else if (rate <= 20) {
 80043c8:	79fb      	ldrb	r3, [r7, #7]
 80043ca:	2b14      	cmp	r3, #20
 80043cc:	d805      	bhi.n	80043da <mpu_lp_accel_mode+0x96>
        tmp[1] = INV_LPA_20HZ;
 80043ce:	2302      	movs	r3, #2
 80043d0:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(10);
 80043d2:	200a      	movs	r0, #10
 80043d4:	f000 fa98 	bl	8004908 <mpu_set_lpf>
 80043d8:	e004      	b.n	80043e4 <mpu_lp_accel_mode+0xa0>
    } else {
        tmp[1] = INV_LPA_40HZ;
 80043da:	2303      	movs	r3, #3
 80043dc:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(20);
 80043de:	2014      	movs	r0, #20
 80043e0:	f000 fa92 	bl	8004908 <mpu_set_lpf>
    }
    tmp[1] = (tmp[1] << 6) | BIT_STBY_XYZG;
 80043e4:	7b7b      	ldrb	r3, [r7, #13]
 80043e6:	b25b      	sxtb	r3, r3
 80043e8:	019b      	lsls	r3, r3, #6
 80043ea:	b25b      	sxtb	r3, r3
 80043ec:	f043 0307 	orr.w	r3, r3, #7
 80043f0:	b25b      	sxtb	r3, r3
 80043f2:	b2db      	uxtb	r3, r3
 80043f4:	737b      	strb	r3, [r7, #13]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 80043f6:	4b11      	ldr	r3, [pc, #68]	@ (800443c <mpu_lp_accel_mode+0xf8>)
 80043f8:	685b      	ldr	r3, [r3, #4]
 80043fa:	7818      	ldrb	r0, [r3, #0]
 80043fc:	4b0f      	ldr	r3, [pc, #60]	@ (800443c <mpu_lp_accel_mode+0xf8>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	7c99      	ldrb	r1, [r3, #18]
 8004402:	f107 030c 	add.w	r3, r7, #12
 8004406:	2202      	movs	r2, #2
 8004408:	f7fe fb42 	bl	8002a90 <i2cWrite>
 800440c:	4603      	mov	r3, r0
 800440e:	2b00      	cmp	r3, #0
 8004410:	d002      	beq.n	8004418 <mpu_lp_accel_mode+0xd4>
        return -1;
 8004412:	f04f 33ff 	mov.w	r3, #4294967295
 8004416:	e00c      	b.n	8004432 <mpu_lp_accel_mode+0xee>
        return -1;
    tmp[0] = BIT_LPA_CYCLE;
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, tmp))
        return -1;
#endif
    st.chip_cfg.sensors = INV_XYZ_ACCEL;
 8004418:	4b08      	ldr	r3, [pc, #32]	@ (800443c <mpu_lp_accel_mode+0xf8>)
 800441a:	2208      	movs	r2, #8
 800441c:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.clk_src = 0;
 800441e:	4b07      	ldr	r3, [pc, #28]	@ (800443c <mpu_lp_accel_mode+0xf8>)
 8004420:	2200      	movs	r2, #0
 8004422:	731a      	strb	r2, [r3, #12]
    st.chip_cfg.lp_accel_mode = 1;
 8004424:	4b05      	ldr	r3, [pc, #20]	@ (800443c <mpu_lp_accel_mode+0xf8>)
 8004426:	2201      	movs	r2, #1
 8004428:	751a      	strb	r2, [r3, #20]
    mpu_configure_fifo(0);
 800442a:	2000      	movs	r0, #0
 800442c:	f000 fbbe 	bl	8004bac <mpu_configure_fifo>

    return 0;
 8004430:	2300      	movs	r3, #0
}
 8004432:	4618      	mov	r0, r3
 8004434:	3710      	adds	r7, #16
 8004436:	46bd      	mov	sp, r7
 8004438:	bd80      	pop	{r7, pc}
 800443a:	bf00      	nop
 800443c:	20000028 	.word	0x20000028

08004440 <mpu_reset_fifo>:
/**
 *  @brief  Reset FIFO read/write pointers.
 *  @return 0 if successful.
 */
int mpu_reset_fifo(void)
{
 8004440:	b580      	push	{r7, lr}
 8004442:	b082      	sub	sp, #8
 8004444:	af00      	add	r7, sp, #0
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8004446:	4b7b      	ldr	r3, [pc, #492]	@ (8004634 <mpu_reset_fifo+0x1f4>)
 8004448:	7a9b      	ldrb	r3, [r3, #10]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d102      	bne.n	8004454 <mpu_reset_fifo+0x14>
        return -1;
 800444e:	f04f 33ff 	mov.w	r3, #4294967295
 8004452:	e0eb      	b.n	800462c <mpu_reset_fifo+0x1ec>

    data = 0;
 8004454:	2300      	movs	r3, #0
 8004456:	71fb      	strb	r3, [r7, #7]
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8004458:	4b76      	ldr	r3, [pc, #472]	@ (8004634 <mpu_reset_fifo+0x1f4>)
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	7818      	ldrb	r0, [r3, #0]
 800445e:	4b75      	ldr	r3, [pc, #468]	@ (8004634 <mpu_reset_fifo+0x1f4>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	7bd9      	ldrb	r1, [r3, #15]
 8004464:	1dfb      	adds	r3, r7, #7
 8004466:	2201      	movs	r2, #1
 8004468:	f7fe fb12 	bl	8002a90 <i2cWrite>
 800446c:	4603      	mov	r3, r0
 800446e:	2b00      	cmp	r3, #0
 8004470:	d002      	beq.n	8004478 <mpu_reset_fifo+0x38>
        return -1;
 8004472:	f04f 33ff 	mov.w	r3, #4294967295
 8004476:	e0d9      	b.n	800462c <mpu_reset_fifo+0x1ec>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 8004478:	4b6e      	ldr	r3, [pc, #440]	@ (8004634 <mpu_reset_fifo+0x1f4>)
 800447a:	685b      	ldr	r3, [r3, #4]
 800447c:	7818      	ldrb	r0, [r3, #0]
 800447e:	4b6d      	ldr	r3, [pc, #436]	@ (8004634 <mpu_reset_fifo+0x1f4>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	7959      	ldrb	r1, [r3, #5]
 8004484:	1dfb      	adds	r3, r7, #7
 8004486:	2201      	movs	r2, #1
 8004488:	f7fe fb02 	bl	8002a90 <i2cWrite>
 800448c:	4603      	mov	r3, r0
 800448e:	2b00      	cmp	r3, #0
 8004490:	d002      	beq.n	8004498 <mpu_reset_fifo+0x58>
        return -1;
 8004492:	f04f 33ff 	mov.w	r3, #4294967295
 8004496:	e0c9      	b.n	800462c <mpu_reset_fifo+0x1ec>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8004498:	4b66      	ldr	r3, [pc, #408]	@ (8004634 <mpu_reset_fifo+0x1f4>)
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	7818      	ldrb	r0, [r3, #0]
 800449e:	4b65      	ldr	r3, [pc, #404]	@ (8004634 <mpu_reset_fifo+0x1f4>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	7919      	ldrb	r1, [r3, #4]
 80044a4:	1dfb      	adds	r3, r7, #7
 80044a6:	2201      	movs	r2, #1
 80044a8:	f7fe faf2 	bl	8002a90 <i2cWrite>
 80044ac:	4603      	mov	r3, r0
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d002      	beq.n	80044b8 <mpu_reset_fifo+0x78>
        return -1;
 80044b2:	f04f 33ff 	mov.w	r3, #4294967295
 80044b6:	e0b9      	b.n	800462c <mpu_reset_fifo+0x1ec>

    if (st.chip_cfg.dmp_on) {
 80044b8:	4b5e      	ldr	r3, [pc, #376]	@ (8004634 <mpu_reset_fifo+0x1f4>)
 80044ba:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d059      	beq.n	8004576 <mpu_reset_fifo+0x136>
        data = BIT_FIFO_RST | BIT_DMP_RST;
 80044c2:	230c      	movs	r3, #12
 80044c4:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 80044c6:	4b5b      	ldr	r3, [pc, #364]	@ (8004634 <mpu_reset_fifo+0x1f4>)
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	7818      	ldrb	r0, [r3, #0]
 80044cc:	4b59      	ldr	r3, [pc, #356]	@ (8004634 <mpu_reset_fifo+0x1f4>)
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	7919      	ldrb	r1, [r3, #4]
 80044d2:	1dfb      	adds	r3, r7, #7
 80044d4:	2201      	movs	r2, #1
 80044d6:	f7fe fadb 	bl	8002a90 <i2cWrite>
 80044da:	4603      	mov	r3, r0
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d002      	beq.n	80044e6 <mpu_reset_fifo+0xa6>
            return -1;
 80044e0:	f04f 33ff 	mov.w	r3, #4294967295
 80044e4:	e0a2      	b.n	800462c <mpu_reset_fifo+0x1ec>

        data = BIT_DMP_EN | BIT_FIFO_EN;
 80044e6:	23c0      	movs	r3, #192	@ 0xc0
 80044e8:	71fb      	strb	r3, [r7, #7]
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 80044ea:	4b52      	ldr	r3, [pc, #328]	@ (8004634 <mpu_reset_fifo+0x1f4>)
 80044ec:	7a9b      	ldrb	r3, [r3, #10]
 80044ee:	f003 0301 	and.w	r3, r3, #1
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d004      	beq.n	8004500 <mpu_reset_fifo+0xc0>
            data |= BIT_AUX_IF_EN;
 80044f6:	79fb      	ldrb	r3, [r7, #7]
 80044f8:	f043 0320 	orr.w	r3, r3, #32
 80044fc:	b2db      	uxtb	r3, r3
 80044fe:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8004500:	4b4c      	ldr	r3, [pc, #304]	@ (8004634 <mpu_reset_fifo+0x1f4>)
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	7818      	ldrb	r0, [r3, #0]
 8004506:	4b4b      	ldr	r3, [pc, #300]	@ (8004634 <mpu_reset_fifo+0x1f4>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	7919      	ldrb	r1, [r3, #4]
 800450c:	1dfb      	adds	r3, r7, #7
 800450e:	2201      	movs	r2, #1
 8004510:	f7fe fabe 	bl	8002a90 <i2cWrite>
 8004514:	4603      	mov	r3, r0
 8004516:	2b00      	cmp	r3, #0
 8004518:	d002      	beq.n	8004520 <mpu_reset_fifo+0xe0>
            return -1;
 800451a:	f04f 33ff 	mov.w	r3, #4294967295
 800451e:	e085      	b.n	800462c <mpu_reset_fifo+0x1ec>
        if (st.chip_cfg.int_enable)
 8004520:	4b44      	ldr	r3, [pc, #272]	@ (8004634 <mpu_reset_fifo+0x1f4>)
 8004522:	7c5b      	ldrb	r3, [r3, #17]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d002      	beq.n	800452e <mpu_reset_fifo+0xee>
            data = BIT_DMP_INT_EN;
 8004528:	2302      	movs	r3, #2
 800452a:	71fb      	strb	r3, [r7, #7]
 800452c:	e001      	b.n	8004532 <mpu_reset_fifo+0xf2>
        else
            data = 0;
 800452e:	2300      	movs	r3, #0
 8004530:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8004532:	4b40      	ldr	r3, [pc, #256]	@ (8004634 <mpu_reset_fifo+0x1f4>)
 8004534:	685b      	ldr	r3, [r3, #4]
 8004536:	7818      	ldrb	r0, [r3, #0]
 8004538:	4b3e      	ldr	r3, [pc, #248]	@ (8004634 <mpu_reset_fifo+0x1f4>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	7bd9      	ldrb	r1, [r3, #15]
 800453e:	1dfb      	adds	r3, r7, #7
 8004540:	2201      	movs	r2, #1
 8004542:	f7fe faa5 	bl	8002a90 <i2cWrite>
 8004546:	4603      	mov	r3, r0
 8004548:	2b00      	cmp	r3, #0
 800454a:	d002      	beq.n	8004552 <mpu_reset_fifo+0x112>
            return -1;
 800454c:	f04f 33ff 	mov.w	r3, #4294967295
 8004550:	e06c      	b.n	800462c <mpu_reset_fifo+0x1ec>
        data = 0;
 8004552:	2300      	movs	r3, #0
 8004554:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 8004556:	4b37      	ldr	r3, [pc, #220]	@ (8004634 <mpu_reset_fifo+0x1f4>)
 8004558:	685b      	ldr	r3, [r3, #4]
 800455a:	7818      	ldrb	r0, [r3, #0]
 800455c:	4b35      	ldr	r3, [pc, #212]	@ (8004634 <mpu_reset_fifo+0x1f4>)
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	7959      	ldrb	r1, [r3, #5]
 8004562:	1dfb      	adds	r3, r7, #7
 8004564:	2201      	movs	r2, #1
 8004566:	f7fe fa93 	bl	8002a90 <i2cWrite>
 800456a:	4603      	mov	r3, r0
 800456c:	2b00      	cmp	r3, #0
 800456e:	d05c      	beq.n	800462a <mpu_reset_fifo+0x1ea>
            return -1;
 8004570:	f04f 33ff 	mov.w	r3, #4294967295
 8004574:	e05a      	b.n	800462c <mpu_reset_fifo+0x1ec>
    } else {
        data = BIT_FIFO_RST;
 8004576:	2304      	movs	r3, #4
 8004578:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 800457a:	4b2e      	ldr	r3, [pc, #184]	@ (8004634 <mpu_reset_fifo+0x1f4>)
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	7818      	ldrb	r0, [r3, #0]
 8004580:	4b2c      	ldr	r3, [pc, #176]	@ (8004634 <mpu_reset_fifo+0x1f4>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	7919      	ldrb	r1, [r3, #4]
 8004586:	1dfb      	adds	r3, r7, #7
 8004588:	2201      	movs	r2, #1
 800458a:	f7fe fa81 	bl	8002a90 <i2cWrite>
 800458e:	4603      	mov	r3, r0
 8004590:	2b00      	cmp	r3, #0
 8004592:	d002      	beq.n	800459a <mpu_reset_fifo+0x15a>
            return -1;
 8004594:	f04f 33ff 	mov.w	r3, #4294967295
 8004598:	e048      	b.n	800462c <mpu_reset_fifo+0x1ec>
        if (st.chip_cfg.bypass_mode || !(st.chip_cfg.sensors & INV_XYZ_COMPASS))
 800459a:	4b26      	ldr	r3, [pc, #152]	@ (8004634 <mpu_reset_fifo+0x1f4>)
 800459c:	7c9b      	ldrb	r3, [r3, #18]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d105      	bne.n	80045ae <mpu_reset_fifo+0x16e>
 80045a2:	4b24      	ldr	r3, [pc, #144]	@ (8004634 <mpu_reset_fifo+0x1f4>)
 80045a4:	7a9b      	ldrb	r3, [r3, #10]
 80045a6:	f003 0301 	and.w	r3, r3, #1
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d102      	bne.n	80045b4 <mpu_reset_fifo+0x174>
            data = BIT_FIFO_EN;
 80045ae:	2340      	movs	r3, #64	@ 0x40
 80045b0:	71fb      	strb	r3, [r7, #7]
 80045b2:	e001      	b.n	80045b8 <mpu_reset_fifo+0x178>
        else
            data = BIT_FIFO_EN | BIT_AUX_IF_EN;
 80045b4:	2360      	movs	r3, #96	@ 0x60
 80045b6:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 80045b8:	4b1e      	ldr	r3, [pc, #120]	@ (8004634 <mpu_reset_fifo+0x1f4>)
 80045ba:	685b      	ldr	r3, [r3, #4]
 80045bc:	7818      	ldrb	r0, [r3, #0]
 80045be:	4b1d      	ldr	r3, [pc, #116]	@ (8004634 <mpu_reset_fifo+0x1f4>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	7919      	ldrb	r1, [r3, #4]
 80045c4:	1dfb      	adds	r3, r7, #7
 80045c6:	2201      	movs	r2, #1
 80045c8:	f7fe fa62 	bl	8002a90 <i2cWrite>
 80045cc:	4603      	mov	r3, r0
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d002      	beq.n	80045d8 <mpu_reset_fifo+0x198>
            return -1;
 80045d2:	f04f 33ff 	mov.w	r3, #4294967295
 80045d6:	e029      	b.n	800462c <mpu_reset_fifo+0x1ec>

        if (st.chip_cfg.int_enable)
 80045d8:	4b16      	ldr	r3, [pc, #88]	@ (8004634 <mpu_reset_fifo+0x1f4>)
 80045da:	7c5b      	ldrb	r3, [r3, #17]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d002      	beq.n	80045e6 <mpu_reset_fifo+0x1a6>
            data = BIT_DATA_RDY_EN;
 80045e0:	2301      	movs	r3, #1
 80045e2:	71fb      	strb	r3, [r7, #7]
 80045e4:	e001      	b.n	80045ea <mpu_reset_fifo+0x1aa>
        else
            data = 0;
 80045e6:	2300      	movs	r3, #0
 80045e8:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 80045ea:	4b12      	ldr	r3, [pc, #72]	@ (8004634 <mpu_reset_fifo+0x1f4>)
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	7818      	ldrb	r0, [r3, #0]
 80045f0:	4b10      	ldr	r3, [pc, #64]	@ (8004634 <mpu_reset_fifo+0x1f4>)
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	7bd9      	ldrb	r1, [r3, #15]
 80045f6:	1dfb      	adds	r3, r7, #7
 80045f8:	2201      	movs	r2, #1
 80045fa:	f7fe fa49 	bl	8002a90 <i2cWrite>
 80045fe:	4603      	mov	r3, r0
 8004600:	2b00      	cmp	r3, #0
 8004602:	d002      	beq.n	800460a <mpu_reset_fifo+0x1ca>
            return -1;
 8004604:	f04f 33ff 	mov.w	r3, #4294967295
 8004608:	e010      	b.n	800462c <mpu_reset_fifo+0x1ec>
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &st.chip_cfg.fifo_enable))
 800460a:	4b0a      	ldr	r3, [pc, #40]	@ (8004634 <mpu_reset_fifo+0x1f4>)
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	7818      	ldrb	r0, [r3, #0]
 8004610:	4b08      	ldr	r3, [pc, #32]	@ (8004634 <mpu_reset_fifo+0x1f4>)
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	7959      	ldrb	r1, [r3, #5]
 8004616:	4b08      	ldr	r3, [pc, #32]	@ (8004638 <mpu_reset_fifo+0x1f8>)
 8004618:	2201      	movs	r2, #1
 800461a:	f7fe fa39 	bl	8002a90 <i2cWrite>
 800461e:	4603      	mov	r3, r0
 8004620:	2b00      	cmp	r3, #0
 8004622:	d002      	beq.n	800462a <mpu_reset_fifo+0x1ea>
            return -1;
 8004624:	f04f 33ff 	mov.w	r3, #4294967295
 8004628:	e000      	b.n	800462c <mpu_reset_fifo+0x1ec>
    }
    return 0;
 800462a:	2300      	movs	r3, #0
}
 800462c:	4618      	mov	r0, r3
 800462e:	3708      	adds	r7, #8
 8004630:	46bd      	mov	sp, r7
 8004632:	bd80      	pop	{r7, pc}
 8004634:	20000028 	.word	0x20000028
 8004638:	20000038 	.word	0x20000038

0800463c <mpu_get_gyro_fsr>:
 *  @brief      Get the gyro full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_gyro_fsr(unsigned short *fsr)
{
 800463c:	b480      	push	{r7}
 800463e:	b083      	sub	sp, #12
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 8004644:	4b16      	ldr	r3, [pc, #88]	@ (80046a0 <mpu_get_gyro_fsr+0x64>)
 8004646:	7a1b      	ldrb	r3, [r3, #8]
 8004648:	2b03      	cmp	r3, #3
 800464a:	d81e      	bhi.n	800468a <mpu_get_gyro_fsr+0x4e>
 800464c:	a201      	add	r2, pc, #4	@ (adr r2, 8004654 <mpu_get_gyro_fsr+0x18>)
 800464e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004652:	bf00      	nop
 8004654:	08004665 	.word	0x08004665
 8004658:	0800466d 	.word	0x0800466d
 800465c:	08004677 	.word	0x08004677
 8004660:	08004681 	.word	0x08004681
    case INV_FSR_250DPS:
        fsr[0] = 250;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	22fa      	movs	r2, #250	@ 0xfa
 8004668:	801a      	strh	r2, [r3, #0]
        break;
 800466a:	e012      	b.n	8004692 <mpu_get_gyro_fsr+0x56>
    case INV_FSR_500DPS:
        fsr[0] = 500;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8004672:	801a      	strh	r2, [r3, #0]
        break;
 8004674:	e00d      	b.n	8004692 <mpu_get_gyro_fsr+0x56>
    case INV_FSR_1000DPS:
        fsr[0] = 1000;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800467c:	801a      	strh	r2, [r3, #0]
        break;
 800467e:	e008      	b.n	8004692 <mpu_get_gyro_fsr+0x56>
    case INV_FSR_2000DPS:
        fsr[0] = 2000;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8004686:	801a      	strh	r2, [r3, #0]
        break;
 8004688:	e003      	b.n	8004692 <mpu_get_gyro_fsr+0x56>
    default:
        fsr[0] = 0;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2200      	movs	r2, #0
 800468e:	801a      	strh	r2, [r3, #0]
        break;
 8004690:	bf00      	nop
    }
    return 0;
 8004692:	2300      	movs	r3, #0
}
 8004694:	4618      	mov	r0, r3
 8004696:	370c      	adds	r7, #12
 8004698:	46bd      	mov	sp, r7
 800469a:	bc80      	pop	{r7}
 800469c:	4770      	bx	lr
 800469e:	bf00      	nop
 80046a0:	20000028 	.word	0x20000028

080046a4 <mpu_set_gyro_fsr>:
 *  @brief      Set the gyro full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_gyro_fsr(unsigned short fsr)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b084      	sub	sp, #16
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	4603      	mov	r3, r0
 80046ac:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 80046ae:	4b26      	ldr	r3, [pc, #152]	@ (8004748 <mpu_set_gyro_fsr+0xa4>)
 80046b0:	7a9b      	ldrb	r3, [r3, #10]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d102      	bne.n	80046bc <mpu_set_gyro_fsr+0x18>
        return -1;
 80046b6:	f04f 33ff 	mov.w	r3, #4294967295
 80046ba:	e041      	b.n	8004740 <mpu_set_gyro_fsr+0x9c>

    switch (fsr) {
 80046bc:	88fb      	ldrh	r3, [r7, #6]
 80046be:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80046c2:	d017      	beq.n	80046f4 <mpu_set_gyro_fsr+0x50>
 80046c4:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80046c8:	dc17      	bgt.n	80046fa <mpu_set_gyro_fsr+0x56>
 80046ca:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80046ce:	d00e      	beq.n	80046ee <mpu_set_gyro_fsr+0x4a>
 80046d0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80046d4:	dc11      	bgt.n	80046fa <mpu_set_gyro_fsr+0x56>
 80046d6:	2bfa      	cmp	r3, #250	@ 0xfa
 80046d8:	d003      	beq.n	80046e2 <mpu_set_gyro_fsr+0x3e>
 80046da:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80046de:	d003      	beq.n	80046e8 <mpu_set_gyro_fsr+0x44>
 80046e0:	e00b      	b.n	80046fa <mpu_set_gyro_fsr+0x56>
    case 250:
        data = INV_FSR_250DPS << 3;
 80046e2:	2300      	movs	r3, #0
 80046e4:	73fb      	strb	r3, [r7, #15]
        break;
 80046e6:	e00b      	b.n	8004700 <mpu_set_gyro_fsr+0x5c>
    case 500:
        data = INV_FSR_500DPS << 3;
 80046e8:	2308      	movs	r3, #8
 80046ea:	73fb      	strb	r3, [r7, #15]
        break;
 80046ec:	e008      	b.n	8004700 <mpu_set_gyro_fsr+0x5c>
    case 1000:
        data = INV_FSR_1000DPS << 3;
 80046ee:	2310      	movs	r3, #16
 80046f0:	73fb      	strb	r3, [r7, #15]
        break;
 80046f2:	e005      	b.n	8004700 <mpu_set_gyro_fsr+0x5c>
    case 2000:
        data = INV_FSR_2000DPS << 3;
 80046f4:	2318      	movs	r3, #24
 80046f6:	73fb      	strb	r3, [r7, #15]
        break;
 80046f8:	e002      	b.n	8004700 <mpu_set_gyro_fsr+0x5c>
    default:
        return -1;
 80046fa:	f04f 33ff 	mov.w	r3, #4294967295
 80046fe:	e01f      	b.n	8004740 <mpu_set_gyro_fsr+0x9c>
    }

    if (st.chip_cfg.gyro_fsr == (data >> 3))
 8004700:	4b11      	ldr	r3, [pc, #68]	@ (8004748 <mpu_set_gyro_fsr+0xa4>)
 8004702:	7a1a      	ldrb	r2, [r3, #8]
 8004704:	7bfb      	ldrb	r3, [r7, #15]
 8004706:	08db      	lsrs	r3, r3, #3
 8004708:	b2db      	uxtb	r3, r3
 800470a:	429a      	cmp	r2, r3
 800470c:	d101      	bne.n	8004712 <mpu_set_gyro_fsr+0x6e>
        return 0;
 800470e:	2300      	movs	r3, #0
 8004710:	e016      	b.n	8004740 <mpu_set_gyro_fsr+0x9c>
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, &data))
 8004712:	4b0d      	ldr	r3, [pc, #52]	@ (8004748 <mpu_set_gyro_fsr+0xa4>)
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	7818      	ldrb	r0, [r3, #0]
 8004718:	4b0b      	ldr	r3, [pc, #44]	@ (8004748 <mpu_set_gyro_fsr+0xa4>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	7999      	ldrb	r1, [r3, #6]
 800471e:	f107 030f 	add.w	r3, r7, #15
 8004722:	2201      	movs	r2, #1
 8004724:	f7fe f9b4 	bl	8002a90 <i2cWrite>
 8004728:	4603      	mov	r3, r0
 800472a:	2b00      	cmp	r3, #0
 800472c:	d002      	beq.n	8004734 <mpu_set_gyro_fsr+0x90>
        return -1;
 800472e:	f04f 33ff 	mov.w	r3, #4294967295
 8004732:	e005      	b.n	8004740 <mpu_set_gyro_fsr+0x9c>
    st.chip_cfg.gyro_fsr = data >> 3;
 8004734:	7bfb      	ldrb	r3, [r7, #15]
 8004736:	08db      	lsrs	r3, r3, #3
 8004738:	b2da      	uxtb	r2, r3
 800473a:	4b03      	ldr	r3, [pc, #12]	@ (8004748 <mpu_set_gyro_fsr+0xa4>)
 800473c:	721a      	strb	r2, [r3, #8]
    return 0;
 800473e:	2300      	movs	r3, #0
}
 8004740:	4618      	mov	r0, r3
 8004742:	3710      	adds	r7, #16
 8004744:	46bd      	mov	sp, r7
 8004746:	bd80      	pop	{r7, pc}
 8004748:	20000028 	.word	0x20000028

0800474c <mpu_get_accel_fsr>:
 *  @brief      Get the accel full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_accel_fsr(unsigned char *fsr)
{
 800474c:	b480      	push	{r7}
 800474e:	b083      	sub	sp, #12
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 8004754:	4b19      	ldr	r3, [pc, #100]	@ (80047bc <mpu_get_accel_fsr+0x70>)
 8004756:	7a5b      	ldrb	r3, [r3, #9]
 8004758:	2b03      	cmp	r3, #3
 800475a:	d81b      	bhi.n	8004794 <mpu_get_accel_fsr+0x48>
 800475c:	a201      	add	r2, pc, #4	@ (adr r2, 8004764 <mpu_get_accel_fsr+0x18>)
 800475e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004762:	bf00      	nop
 8004764:	08004775 	.word	0x08004775
 8004768:	0800477d 	.word	0x0800477d
 800476c:	08004785 	.word	0x08004785
 8004770:	0800478d 	.word	0x0800478d
    case INV_FSR_2G:
        fsr[0] = 2;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2202      	movs	r2, #2
 8004778:	701a      	strb	r2, [r3, #0]
        break;
 800477a:	e00e      	b.n	800479a <mpu_get_accel_fsr+0x4e>
    case INV_FSR_4G:
        fsr[0] = 4;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2204      	movs	r2, #4
 8004780:	701a      	strb	r2, [r3, #0]
        break;
 8004782:	e00a      	b.n	800479a <mpu_get_accel_fsr+0x4e>
    case INV_FSR_8G:
        fsr[0] = 8;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2208      	movs	r2, #8
 8004788:	701a      	strb	r2, [r3, #0]
        break;
 800478a:	e006      	b.n	800479a <mpu_get_accel_fsr+0x4e>
    case INV_FSR_16G:
        fsr[0] = 16;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2210      	movs	r2, #16
 8004790:	701a      	strb	r2, [r3, #0]
        break;
 8004792:	e002      	b.n	800479a <mpu_get_accel_fsr+0x4e>
    default:
        return -1;
 8004794:	f04f 33ff 	mov.w	r3, #4294967295
 8004798:	e00a      	b.n	80047b0 <mpu_get_accel_fsr+0x64>
    }
    if (st.chip_cfg.accel_half)
 800479a:	4b08      	ldr	r3, [pc, #32]	@ (80047bc <mpu_get_accel_fsr+0x70>)
 800479c:	7cdb      	ldrb	r3, [r3, #19]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d005      	beq.n	80047ae <mpu_get_accel_fsr+0x62>
        fsr[0] <<= 1;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	781b      	ldrb	r3, [r3, #0]
 80047a6:	005b      	lsls	r3, r3, #1
 80047a8:	b2da      	uxtb	r2, r3
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	701a      	strb	r2, [r3, #0]
    return 0;
 80047ae:	2300      	movs	r3, #0
}
 80047b0:	4618      	mov	r0, r3
 80047b2:	370c      	adds	r7, #12
 80047b4:	46bd      	mov	sp, r7
 80047b6:	bc80      	pop	{r7}
 80047b8:	4770      	bx	lr
 80047ba:	bf00      	nop
 80047bc:	20000028 	.word	0x20000028

080047c0 <mpu_set_accel_fsr>:
 *  @brief      Set the accel full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_accel_fsr(unsigned char fsr)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b084      	sub	sp, #16
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	4603      	mov	r3, r0
 80047c8:	71fb      	strb	r3, [r7, #7]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 80047ca:	4b30      	ldr	r3, [pc, #192]	@ (800488c <mpu_set_accel_fsr+0xcc>)
 80047cc:	7a9b      	ldrb	r3, [r3, #10]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d102      	bne.n	80047d8 <mpu_set_accel_fsr+0x18>
        return -1;
 80047d2:	f04f 33ff 	mov.w	r3, #4294967295
 80047d6:	e054      	b.n	8004882 <mpu_set_accel_fsr+0xc2>

    switch (fsr) {
 80047d8:	79fb      	ldrb	r3, [r7, #7]
 80047da:	3b02      	subs	r3, #2
 80047dc:	2b0e      	cmp	r3, #14
 80047de:	d82d      	bhi.n	800483c <mpu_set_accel_fsr+0x7c>
 80047e0:	a201      	add	r2, pc, #4	@ (adr r2, 80047e8 <mpu_set_accel_fsr+0x28>)
 80047e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047e6:	bf00      	nop
 80047e8:	08004825 	.word	0x08004825
 80047ec:	0800483d 	.word	0x0800483d
 80047f0:	0800482b 	.word	0x0800482b
 80047f4:	0800483d 	.word	0x0800483d
 80047f8:	0800483d 	.word	0x0800483d
 80047fc:	0800483d 	.word	0x0800483d
 8004800:	08004831 	.word	0x08004831
 8004804:	0800483d 	.word	0x0800483d
 8004808:	0800483d 	.word	0x0800483d
 800480c:	0800483d 	.word	0x0800483d
 8004810:	0800483d 	.word	0x0800483d
 8004814:	0800483d 	.word	0x0800483d
 8004818:	0800483d 	.word	0x0800483d
 800481c:	0800483d 	.word	0x0800483d
 8004820:	08004837 	.word	0x08004837
    case 2:
        data = INV_FSR_2G << 3;
 8004824:	2300      	movs	r3, #0
 8004826:	73fb      	strb	r3, [r7, #15]
        break;
 8004828:	e00b      	b.n	8004842 <mpu_set_accel_fsr+0x82>
    case 4:
        data = INV_FSR_4G << 3;
 800482a:	2308      	movs	r3, #8
 800482c:	73fb      	strb	r3, [r7, #15]
        break;
 800482e:	e008      	b.n	8004842 <mpu_set_accel_fsr+0x82>
    case 8:
        data = INV_FSR_8G << 3;
 8004830:	2310      	movs	r3, #16
 8004832:	73fb      	strb	r3, [r7, #15]
        break;
 8004834:	e005      	b.n	8004842 <mpu_set_accel_fsr+0x82>
    case 16:
        data = INV_FSR_16G << 3;
 8004836:	2318      	movs	r3, #24
 8004838:	73fb      	strb	r3, [r7, #15]
        break;
 800483a:	e002      	b.n	8004842 <mpu_set_accel_fsr+0x82>
    default:
        return -1;
 800483c:	f04f 33ff 	mov.w	r3, #4294967295
 8004840:	e01f      	b.n	8004882 <mpu_set_accel_fsr+0xc2>
    }

    if (st.chip_cfg.accel_fsr == (data >> 3))
 8004842:	4b12      	ldr	r3, [pc, #72]	@ (800488c <mpu_set_accel_fsr+0xcc>)
 8004844:	7a5a      	ldrb	r2, [r3, #9]
 8004846:	7bfb      	ldrb	r3, [r7, #15]
 8004848:	08db      	lsrs	r3, r3, #3
 800484a:	b2db      	uxtb	r3, r3
 800484c:	429a      	cmp	r2, r3
 800484e:	d101      	bne.n	8004854 <mpu_set_accel_fsr+0x94>
        return 0;
 8004850:	2300      	movs	r3, #0
 8004852:	e016      	b.n	8004882 <mpu_set_accel_fsr+0xc2>
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, &data))
 8004854:	4b0d      	ldr	r3, [pc, #52]	@ (800488c <mpu_set_accel_fsr+0xcc>)
 8004856:	685b      	ldr	r3, [r3, #4]
 8004858:	7818      	ldrb	r0, [r3, #0]
 800485a:	4b0c      	ldr	r3, [pc, #48]	@ (800488c <mpu_set_accel_fsr+0xcc>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	79d9      	ldrb	r1, [r3, #7]
 8004860:	f107 030f 	add.w	r3, r7, #15
 8004864:	2201      	movs	r2, #1
 8004866:	f7fe f913 	bl	8002a90 <i2cWrite>
 800486a:	4603      	mov	r3, r0
 800486c:	2b00      	cmp	r3, #0
 800486e:	d002      	beq.n	8004876 <mpu_set_accel_fsr+0xb6>
        return -1;
 8004870:	f04f 33ff 	mov.w	r3, #4294967295
 8004874:	e005      	b.n	8004882 <mpu_set_accel_fsr+0xc2>
    st.chip_cfg.accel_fsr = data >> 3;
 8004876:	7bfb      	ldrb	r3, [r7, #15]
 8004878:	08db      	lsrs	r3, r3, #3
 800487a:	b2da      	uxtb	r2, r3
 800487c:	4b03      	ldr	r3, [pc, #12]	@ (800488c <mpu_set_accel_fsr+0xcc>)
 800487e:	725a      	strb	r2, [r3, #9]
    return 0;
 8004880:	2300      	movs	r3, #0
}
 8004882:	4618      	mov	r0, r3
 8004884:	3710      	adds	r7, #16
 8004886:	46bd      	mov	sp, r7
 8004888:	bd80      	pop	{r7, pc}
 800488a:	bf00      	nop
 800488c:	20000028 	.word	0x20000028

08004890 <mpu_get_lpf>:
 *  @brief      Get the current DLPF setting.
 *  @param[out] lpf Current LPF setting.
 *  0 if successful.
 */
int mpu_get_lpf(unsigned short *lpf)
{
 8004890:	b480      	push	{r7}
 8004892:	b083      	sub	sp, #12
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.lpf) {
 8004898:	4b1a      	ldr	r3, [pc, #104]	@ (8004904 <mpu_get_lpf+0x74>)
 800489a:	7adb      	ldrb	r3, [r3, #11]
 800489c:	3b01      	subs	r3, #1
 800489e:	2b05      	cmp	r3, #5
 80048a0:	d826      	bhi.n	80048f0 <mpu_get_lpf+0x60>
 80048a2:	a201      	add	r2, pc, #4	@ (adr r2, 80048a8 <mpu_get_lpf+0x18>)
 80048a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048a8:	080048c1 	.word	0x080048c1
 80048ac:	080048c9 	.word	0x080048c9
 80048b0:	080048d1 	.word	0x080048d1
 80048b4:	080048d9 	.word	0x080048d9
 80048b8:	080048e1 	.word	0x080048e1
 80048bc:	080048e9 	.word	0x080048e9
    case INV_FILTER_188HZ:
        lpf[0] = 188;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	22bc      	movs	r2, #188	@ 0xbc
 80048c4:	801a      	strh	r2, [r3, #0]
        break;
 80048c6:	e017      	b.n	80048f8 <mpu_get_lpf+0x68>
    case INV_FILTER_98HZ:
        lpf[0] = 98;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2262      	movs	r2, #98	@ 0x62
 80048cc:	801a      	strh	r2, [r3, #0]
        break;
 80048ce:	e013      	b.n	80048f8 <mpu_get_lpf+0x68>
    case INV_FILTER_42HZ:
        lpf[0] = 42;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	222a      	movs	r2, #42	@ 0x2a
 80048d4:	801a      	strh	r2, [r3, #0]
        break;
 80048d6:	e00f      	b.n	80048f8 <mpu_get_lpf+0x68>
    case INV_FILTER_20HZ:
        lpf[0] = 20;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2214      	movs	r2, #20
 80048dc:	801a      	strh	r2, [r3, #0]
        break;
 80048de:	e00b      	b.n	80048f8 <mpu_get_lpf+0x68>
    case INV_FILTER_10HZ:
        lpf[0] = 10;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	220a      	movs	r2, #10
 80048e4:	801a      	strh	r2, [r3, #0]
        break;
 80048e6:	e007      	b.n	80048f8 <mpu_get_lpf+0x68>
    case INV_FILTER_5HZ:
        lpf[0] = 5;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2205      	movs	r2, #5
 80048ec:	801a      	strh	r2, [r3, #0]
        break;
 80048ee:	e003      	b.n	80048f8 <mpu_get_lpf+0x68>
    case INV_FILTER_256HZ_NOLPF2:
    case INV_FILTER_2100HZ_NOLPF:
    default:
        lpf[0] = 0;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2200      	movs	r2, #0
 80048f4:	801a      	strh	r2, [r3, #0]
        break;
 80048f6:	bf00      	nop
    }
    return 0;
 80048f8:	2300      	movs	r3, #0
}
 80048fa:	4618      	mov	r0, r3
 80048fc:	370c      	adds	r7, #12
 80048fe:	46bd      	mov	sp, r7
 8004900:	bc80      	pop	{r7}
 8004902:	4770      	bx	lr
 8004904:	20000028 	.word	0x20000028

08004908 <mpu_set_lpf>:
 *  The following LPF settings are supported: 188, 98, 42, 20, 10, 5.
 *  @param[in]  lpf Desired LPF setting.
 *  @return     0 if successful.
 */
int mpu_set_lpf(unsigned short lpf)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	b084      	sub	sp, #16
 800490c:	af00      	add	r7, sp, #0
 800490e:	4603      	mov	r3, r0
 8004910:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8004912:	4b23      	ldr	r3, [pc, #140]	@ (80049a0 <mpu_set_lpf+0x98>)
 8004914:	7a9b      	ldrb	r3, [r3, #10]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d102      	bne.n	8004920 <mpu_set_lpf+0x18>
        return -1;
 800491a:	f04f 33ff 	mov.w	r3, #4294967295
 800491e:	e03b      	b.n	8004998 <mpu_set_lpf+0x90>

    if (lpf >= 188)
 8004920:	88fb      	ldrh	r3, [r7, #6]
 8004922:	2bbb      	cmp	r3, #187	@ 0xbb
 8004924:	d902      	bls.n	800492c <mpu_set_lpf+0x24>
        data = INV_FILTER_188HZ;
 8004926:	2301      	movs	r3, #1
 8004928:	73fb      	strb	r3, [r7, #15]
 800492a:	e019      	b.n	8004960 <mpu_set_lpf+0x58>
    else if (lpf >= 98)
 800492c:	88fb      	ldrh	r3, [r7, #6]
 800492e:	2b61      	cmp	r3, #97	@ 0x61
 8004930:	d902      	bls.n	8004938 <mpu_set_lpf+0x30>
        data = INV_FILTER_98HZ;
 8004932:	2302      	movs	r3, #2
 8004934:	73fb      	strb	r3, [r7, #15]
 8004936:	e013      	b.n	8004960 <mpu_set_lpf+0x58>
    else if (lpf >= 42)
 8004938:	88fb      	ldrh	r3, [r7, #6]
 800493a:	2b29      	cmp	r3, #41	@ 0x29
 800493c:	d902      	bls.n	8004944 <mpu_set_lpf+0x3c>
        data = INV_FILTER_42HZ;
 800493e:	2303      	movs	r3, #3
 8004940:	73fb      	strb	r3, [r7, #15]
 8004942:	e00d      	b.n	8004960 <mpu_set_lpf+0x58>
    else if (lpf >= 20)
 8004944:	88fb      	ldrh	r3, [r7, #6]
 8004946:	2b13      	cmp	r3, #19
 8004948:	d902      	bls.n	8004950 <mpu_set_lpf+0x48>
        data = INV_FILTER_20HZ;
 800494a:	2304      	movs	r3, #4
 800494c:	73fb      	strb	r3, [r7, #15]
 800494e:	e007      	b.n	8004960 <mpu_set_lpf+0x58>
    else if (lpf >= 10)
 8004950:	88fb      	ldrh	r3, [r7, #6]
 8004952:	2b09      	cmp	r3, #9
 8004954:	d902      	bls.n	800495c <mpu_set_lpf+0x54>
        data = INV_FILTER_10HZ;
 8004956:	2305      	movs	r3, #5
 8004958:	73fb      	strb	r3, [r7, #15]
 800495a:	e001      	b.n	8004960 <mpu_set_lpf+0x58>
    else
        data = INV_FILTER_5HZ;
 800495c:	2306      	movs	r3, #6
 800495e:	73fb      	strb	r3, [r7, #15]

    if (st.chip_cfg.lpf == data)
 8004960:	4b0f      	ldr	r3, [pc, #60]	@ (80049a0 <mpu_set_lpf+0x98>)
 8004962:	7ada      	ldrb	r2, [r3, #11]
 8004964:	7bfb      	ldrb	r3, [r7, #15]
 8004966:	429a      	cmp	r2, r3
 8004968:	d101      	bne.n	800496e <mpu_set_lpf+0x66>
        return 0;
 800496a:	2300      	movs	r3, #0
 800496c:	e014      	b.n	8004998 <mpu_set_lpf+0x90>
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, &data))
 800496e:	4b0c      	ldr	r3, [pc, #48]	@ (80049a0 <mpu_set_lpf+0x98>)
 8004970:	685b      	ldr	r3, [r3, #4]
 8004972:	7818      	ldrb	r0, [r3, #0]
 8004974:	4b0a      	ldr	r3, [pc, #40]	@ (80049a0 <mpu_set_lpf+0x98>)
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	7899      	ldrb	r1, [r3, #2]
 800497a:	f107 030f 	add.w	r3, r7, #15
 800497e:	2201      	movs	r2, #1
 8004980:	f7fe f886 	bl	8002a90 <i2cWrite>
 8004984:	4603      	mov	r3, r0
 8004986:	2b00      	cmp	r3, #0
 8004988:	d002      	beq.n	8004990 <mpu_set_lpf+0x88>
        return -1;
 800498a:	f04f 33ff 	mov.w	r3, #4294967295
 800498e:	e003      	b.n	8004998 <mpu_set_lpf+0x90>
    st.chip_cfg.lpf = data;
 8004990:	7bfa      	ldrb	r2, [r7, #15]
 8004992:	4b03      	ldr	r3, [pc, #12]	@ (80049a0 <mpu_set_lpf+0x98>)
 8004994:	72da      	strb	r2, [r3, #11]
    return 0;
 8004996:	2300      	movs	r3, #0
}
 8004998:	4618      	mov	r0, r3
 800499a:	3710      	adds	r7, #16
 800499c:	46bd      	mov	sp, r7
 800499e:	bd80      	pop	{r7, pc}
 80049a0:	20000028 	.word	0x20000028

080049a4 <mpu_get_sample_rate>:
 *  @brief      Get sampling rate.
 *  @param[out] rate    Current sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_get_sample_rate(unsigned short *rate)
{
 80049a4:	b480      	push	{r7}
 80049a6:	b083      	sub	sp, #12
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
    if (st.chip_cfg.dmp_on)
 80049ac:	4b08      	ldr	r3, [pc, #32]	@ (80049d0 <mpu_get_sample_rate+0x2c>)
 80049ae:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d002      	beq.n	80049bc <mpu_get_sample_rate+0x18>
        return -1;
 80049b6:	f04f 33ff 	mov.w	r3, #4294967295
 80049ba:	e004      	b.n	80049c6 <mpu_get_sample_rate+0x22>
    else
        rate[0] = st.chip_cfg.sample_rate;
 80049bc:	4b04      	ldr	r3, [pc, #16]	@ (80049d0 <mpu_get_sample_rate+0x2c>)
 80049be:	89da      	ldrh	r2, [r3, #14]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	801a      	strh	r2, [r3, #0]
    return 0;
 80049c4:	2300      	movs	r3, #0
}
 80049c6:	4618      	mov	r0, r3
 80049c8:	370c      	adds	r7, #12
 80049ca:	46bd      	mov	sp, r7
 80049cc:	bc80      	pop	{r7}
 80049ce:	4770      	bx	lr
 80049d0:	20000028 	.word	0x20000028

080049d4 <mpu_set_sample_rate>:
 *  Sampling rate must be between 4Hz and 1kHz.
 *  @param[in]  rate    Desired sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_set_sample_rate(unsigned short rate)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b084      	sub	sp, #16
 80049d8:	af00      	add	r7, sp, #0
 80049da:	4603      	mov	r3, r0
 80049dc:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 80049de:	4b2f      	ldr	r3, [pc, #188]	@ (8004a9c <mpu_set_sample_rate+0xc8>)
 80049e0:	7a9b      	ldrb	r3, [r3, #10]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d102      	bne.n	80049ec <mpu_set_sample_rate+0x18>
        return -1;
 80049e6:	f04f 33ff 	mov.w	r3, #4294967295
 80049ea:	e053      	b.n	8004a94 <mpu_set_sample_rate+0xc0>

    if (st.chip_cfg.dmp_on)
 80049ec:	4b2b      	ldr	r3, [pc, #172]	@ (8004a9c <mpu_set_sample_rate+0xc8>)
 80049ee:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d002      	beq.n	80049fc <mpu_set_sample_rate+0x28>
        return -1;
 80049f6:	f04f 33ff 	mov.w	r3, #4294967295
 80049fa:	e04b      	b.n	8004a94 <mpu_set_sample_rate+0xc0>
    else {
        if (st.chip_cfg.lp_accel_mode) {
 80049fc:	4b27      	ldr	r3, [pc, #156]	@ (8004a9c <mpu_set_sample_rate+0xc8>)
 80049fe:	7d1b      	ldrb	r3, [r3, #20]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d00f      	beq.n	8004a24 <mpu_set_sample_rate+0x50>
            if (rate && (rate <= 40)) {
 8004a04:	88fb      	ldrh	r3, [r7, #6]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d009      	beq.n	8004a1e <mpu_set_sample_rate+0x4a>
 8004a0a:	88fb      	ldrh	r3, [r7, #6]
 8004a0c:	2b28      	cmp	r3, #40	@ 0x28
 8004a0e:	d806      	bhi.n	8004a1e <mpu_set_sample_rate+0x4a>
                /* Just stay in low-power accel mode. */
                mpu_lp_accel_mode(rate);
 8004a10:	88fb      	ldrh	r3, [r7, #6]
 8004a12:	b2db      	uxtb	r3, r3
 8004a14:	4618      	mov	r0, r3
 8004a16:	f7ff fc95 	bl	8004344 <mpu_lp_accel_mode>
                return 0;
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	e03a      	b.n	8004a94 <mpu_set_sample_rate+0xc0>
            }
            /* Requested rate exceeds the allowed frequencies in LP accel mode,
             * switch back to full-power mode.
             */
            mpu_lp_accel_mode(0);
 8004a1e:	2000      	movs	r0, #0
 8004a20:	f7ff fc90 	bl	8004344 <mpu_lp_accel_mode>
        }
        if (rate < 4)
 8004a24:	88fb      	ldrh	r3, [r7, #6]
 8004a26:	2b03      	cmp	r3, #3
 8004a28:	d802      	bhi.n	8004a30 <mpu_set_sample_rate+0x5c>
            rate = 4;
 8004a2a:	2304      	movs	r3, #4
 8004a2c:	80fb      	strh	r3, [r7, #6]
 8004a2e:	e006      	b.n	8004a3e <mpu_set_sample_rate+0x6a>
        else if (rate > 1000)
 8004a30:	88fb      	ldrh	r3, [r7, #6]
 8004a32:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004a36:	d902      	bls.n	8004a3e <mpu_set_sample_rate+0x6a>
            rate = 1000;
 8004a38:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004a3c:	80fb      	strh	r3, [r7, #6]

        data = 1000 / rate - 1;
 8004a3e:	88fb      	ldrh	r3, [r7, #6]
 8004a40:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004a44:	fb92 f3f3 	sdiv	r3, r2, r3
 8004a48:	b2db      	uxtb	r3, r3
 8004a4a:	3b01      	subs	r3, #1
 8004a4c:	b2db      	uxtb	r3, r3
 8004a4e:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->rate_div, 1, &data))
 8004a50:	4b12      	ldr	r3, [pc, #72]	@ (8004a9c <mpu_set_sample_rate+0xc8>)
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	7818      	ldrb	r0, [r3, #0]
 8004a56:	4b11      	ldr	r3, [pc, #68]	@ (8004a9c <mpu_set_sample_rate+0xc8>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	7859      	ldrb	r1, [r3, #1]
 8004a5c:	f107 030f 	add.w	r3, r7, #15
 8004a60:	2201      	movs	r2, #1
 8004a62:	f7fe f815 	bl	8002a90 <i2cWrite>
 8004a66:	4603      	mov	r3, r0
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d002      	beq.n	8004a72 <mpu_set_sample_rate+0x9e>
            return -1;
 8004a6c:	f04f 33ff 	mov.w	r3, #4294967295
 8004a70:	e010      	b.n	8004a94 <mpu_set_sample_rate+0xc0>

        st.chip_cfg.sample_rate = 1000 / (1 + data);
 8004a72:	7bfb      	ldrb	r3, [r7, #15]
 8004a74:	3301      	adds	r3, #1
 8004a76:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004a7a:	fb92 f3f3 	sdiv	r3, r2, r3
 8004a7e:	b29a      	uxth	r2, r3
 8004a80:	4b06      	ldr	r3, [pc, #24]	@ (8004a9c <mpu_set_sample_rate+0xc8>)
 8004a82:	81da      	strh	r2, [r3, #14]
#ifdef AK89xx_SECONDARY
        mpu_set_compass_sample_rate(min(st.chip_cfg.compass_sample_rate, MAX_COMPASS_SAMPLE_RATE));
#endif

        /* Automatically set LPF to 1/2 sampling rate. */
        mpu_set_lpf(st.chip_cfg.sample_rate >> 1);
 8004a84:	4b05      	ldr	r3, [pc, #20]	@ (8004a9c <mpu_set_sample_rate+0xc8>)
 8004a86:	89db      	ldrh	r3, [r3, #14]
 8004a88:	085b      	lsrs	r3, r3, #1
 8004a8a:	b29b      	uxth	r3, r3
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	f7ff ff3b 	bl	8004908 <mpu_set_lpf>
        return 0;
 8004a92:	2300      	movs	r3, #0
    }
}
 8004a94:	4618      	mov	r0, r3
 8004a96:	3710      	adds	r7, #16
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	bd80      	pop	{r7, pc}
 8004a9c:	20000028 	.word	0x20000028

08004aa0 <mpu_get_gyro_sens>:
 *  @brief      Get gyro sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to dps.
 *  @return     0 if successful.
 */
int mpu_get_gyro_sens(float *sens)
{
 8004aa0:	b480      	push	{r7}
 8004aa2:	b083      	sub	sp, #12
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 8004aa8:	4b14      	ldr	r3, [pc, #80]	@ (8004afc <mpu_get_gyro_sens+0x5c>)
 8004aaa:	7a1b      	ldrb	r3, [r3, #8]
 8004aac:	2b03      	cmp	r3, #3
 8004aae:	d81b      	bhi.n	8004ae8 <mpu_get_gyro_sens+0x48>
 8004ab0:	a201      	add	r2, pc, #4	@ (adr r2, 8004ab8 <mpu_get_gyro_sens+0x18>)
 8004ab2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ab6:	bf00      	nop
 8004ab8:	08004ac9 	.word	0x08004ac9
 8004abc:	08004ad1 	.word	0x08004ad1
 8004ac0:	08004ad9 	.word	0x08004ad9
 8004ac4:	08004ae1 	.word	0x08004ae1
    case INV_FSR_250DPS:
        sens[0] = 131.f;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	4a0d      	ldr	r2, [pc, #52]	@ (8004b00 <mpu_get_gyro_sens+0x60>)
 8004acc:	601a      	str	r2, [r3, #0]
        break;
 8004ace:	e00e      	b.n	8004aee <mpu_get_gyro_sens+0x4e>
    case INV_FSR_500DPS:
        sens[0] = 65.5f;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	4a0c      	ldr	r2, [pc, #48]	@ (8004b04 <mpu_get_gyro_sens+0x64>)
 8004ad4:	601a      	str	r2, [r3, #0]
        break;
 8004ad6:	e00a      	b.n	8004aee <mpu_get_gyro_sens+0x4e>
    case INV_FSR_1000DPS:
        sens[0] = 32.8f;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	4a0b      	ldr	r2, [pc, #44]	@ (8004b08 <mpu_get_gyro_sens+0x68>)
 8004adc:	601a      	str	r2, [r3, #0]
        break;
 8004ade:	e006      	b.n	8004aee <mpu_get_gyro_sens+0x4e>
    case INV_FSR_2000DPS:
        sens[0] = 16.4f;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	4a0a      	ldr	r2, [pc, #40]	@ (8004b0c <mpu_get_gyro_sens+0x6c>)
 8004ae4:	601a      	str	r2, [r3, #0]
        break;
 8004ae6:	e002      	b.n	8004aee <mpu_get_gyro_sens+0x4e>
    default:
        return -1;
 8004ae8:	f04f 33ff 	mov.w	r3, #4294967295
 8004aec:	e000      	b.n	8004af0 <mpu_get_gyro_sens+0x50>
    }
    return 0;
 8004aee:	2300      	movs	r3, #0
}
 8004af0:	4618      	mov	r0, r3
 8004af2:	370c      	adds	r7, #12
 8004af4:	46bd      	mov	sp, r7
 8004af6:	bc80      	pop	{r7}
 8004af8:	4770      	bx	lr
 8004afa:	bf00      	nop
 8004afc:	20000028 	.word	0x20000028
 8004b00:	43030000 	.word	0x43030000
 8004b04:	42830000 	.word	0x42830000
 8004b08:	42033333 	.word	0x42033333
 8004b0c:	41833333 	.word	0x41833333

08004b10 <mpu_get_accel_sens>:
 *  @brief      Get accel sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to g's.
 *  @return     0 if successful.
 */
int mpu_get_accel_sens(unsigned short *sens)
{
 8004b10:	b480      	push	{r7}
 8004b12:	b083      	sub	sp, #12
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 8004b18:	4b1b      	ldr	r3, [pc, #108]	@ (8004b88 <mpu_get_accel_sens+0x78>)
 8004b1a:	7a5b      	ldrb	r3, [r3, #9]
 8004b1c:	2b03      	cmp	r3, #3
 8004b1e:	d81f      	bhi.n	8004b60 <mpu_get_accel_sens+0x50>
 8004b20:	a201      	add	r2, pc, #4	@ (adr r2, 8004b28 <mpu_get_accel_sens+0x18>)
 8004b22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b26:	bf00      	nop
 8004b28:	08004b39 	.word	0x08004b39
 8004b2c:	08004b43 	.word	0x08004b43
 8004b30:	08004b4d 	.word	0x08004b4d
 8004b34:	08004b57 	.word	0x08004b57
    case INV_FSR_2G:
        sens[0] = 16384;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004b3e:	801a      	strh	r2, [r3, #0]
        break;
 8004b40:	e011      	b.n	8004b66 <mpu_get_accel_sens+0x56>
    case INV_FSR_4G:
        sens[0] = 8092;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	f641 729c 	movw	r2, #8092	@ 0x1f9c
 8004b48:	801a      	strh	r2, [r3, #0]
        break;
 8004b4a:	e00c      	b.n	8004b66 <mpu_get_accel_sens+0x56>
    case INV_FSR_8G:
        sens[0] = 4096;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004b52:	801a      	strh	r2, [r3, #0]
        break;
 8004b54:	e007      	b.n	8004b66 <mpu_get_accel_sens+0x56>
    case INV_FSR_16G:
        sens[0] = 2048;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004b5c:	801a      	strh	r2, [r3, #0]
        break;
 8004b5e:	e002      	b.n	8004b66 <mpu_get_accel_sens+0x56>
    default:
        return -1;
 8004b60:	f04f 33ff 	mov.w	r3, #4294967295
 8004b64:	e00a      	b.n	8004b7c <mpu_get_accel_sens+0x6c>
    }
    if (st.chip_cfg.accel_half)
 8004b66:	4b08      	ldr	r3, [pc, #32]	@ (8004b88 <mpu_get_accel_sens+0x78>)
 8004b68:	7cdb      	ldrb	r3, [r3, #19]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d005      	beq.n	8004b7a <mpu_get_accel_sens+0x6a>
        sens[0] >>= 1;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	881b      	ldrh	r3, [r3, #0]
 8004b72:	085b      	lsrs	r3, r3, #1
 8004b74:	b29a      	uxth	r2, r3
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	801a      	strh	r2, [r3, #0]
    return 0;
 8004b7a:	2300      	movs	r3, #0
}
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	370c      	adds	r7, #12
 8004b80:	46bd      	mov	sp, r7
 8004b82:	bc80      	pop	{r7}
 8004b84:	4770      	bx	lr
 8004b86:	bf00      	nop
 8004b88:	20000028 	.word	0x20000028

08004b8c <mpu_get_fifo_config>:
 *  \n INV_XYZ_ACCEL
 *  @param[out] sensors Mask of sensors in FIFO.
 *  @return     0 if successful.
 */
int mpu_get_fifo_config(unsigned char *sensors)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	b083      	sub	sp, #12
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
    sensors[0] = st.chip_cfg.fifo_enable;
 8004b94:	4b04      	ldr	r3, [pc, #16]	@ (8004ba8 <mpu_get_fifo_config+0x1c>)
 8004b96:	7c1a      	ldrb	r2, [r3, #16]
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	701a      	strb	r2, [r3, #0]
    return 0;
 8004b9c:	2300      	movs	r3, #0
}
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	370c      	adds	r7, #12
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	bc80      	pop	{r7}
 8004ba6:	4770      	bx	lr
 8004ba8:	20000028 	.word	0x20000028

08004bac <mpu_configure_fifo>:
 *  \n INV_XYZ_ACCEL
 *  @param[in]  sensors Mask of sensors to push to FIFO.
 *  @return     0 if successful.
 */
int mpu_configure_fifo(unsigned char sensors)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b084      	sub	sp, #16
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	71fb      	strb	r3, [r7, #7]
    unsigned char prev;
    int result = 0;
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	60fb      	str	r3, [r7, #12]

    /* Compass data isn't going into the FIFO. Stop trying. */
    sensors &= ~INV_XYZ_COMPASS;
 8004bba:	79fb      	ldrb	r3, [r7, #7]
 8004bbc:	f023 0301 	bic.w	r3, r3, #1
 8004bc0:	71fb      	strb	r3, [r7, #7]

    if (st.chip_cfg.dmp_on)
 8004bc2:	4b22      	ldr	r3, [pc, #136]	@ (8004c4c <mpu_configure_fifo+0xa0>)
 8004bc4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d001      	beq.n	8004bd0 <mpu_configure_fifo+0x24>
        return 0;
 8004bcc:	2300      	movs	r3, #0
 8004bce:	e038      	b.n	8004c42 <mpu_configure_fifo+0x96>
    else {
        if (!(st.chip_cfg.sensors))
 8004bd0:	4b1e      	ldr	r3, [pc, #120]	@ (8004c4c <mpu_configure_fifo+0xa0>)
 8004bd2:	7a9b      	ldrb	r3, [r3, #10]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d102      	bne.n	8004bde <mpu_configure_fifo+0x32>
            return -1;
 8004bd8:	f04f 33ff 	mov.w	r3, #4294967295
 8004bdc:	e031      	b.n	8004c42 <mpu_configure_fifo+0x96>
        prev = st.chip_cfg.fifo_enable;
 8004bde:	4b1b      	ldr	r3, [pc, #108]	@ (8004c4c <mpu_configure_fifo+0xa0>)
 8004be0:	7c1b      	ldrb	r3, [r3, #16]
 8004be2:	72fb      	strb	r3, [r7, #11]
        st.chip_cfg.fifo_enable = sensors & st.chip_cfg.sensors;
 8004be4:	4b19      	ldr	r3, [pc, #100]	@ (8004c4c <mpu_configure_fifo+0xa0>)
 8004be6:	7a9a      	ldrb	r2, [r3, #10]
 8004be8:	79fb      	ldrb	r3, [r7, #7]
 8004bea:	4013      	ands	r3, r2
 8004bec:	b2da      	uxtb	r2, r3
 8004bee:	4b17      	ldr	r3, [pc, #92]	@ (8004c4c <mpu_configure_fifo+0xa0>)
 8004bf0:	741a      	strb	r2, [r3, #16]
        if (st.chip_cfg.fifo_enable != sensors)
 8004bf2:	4b16      	ldr	r3, [pc, #88]	@ (8004c4c <mpu_configure_fifo+0xa0>)
 8004bf4:	7c1b      	ldrb	r3, [r3, #16]
 8004bf6:	79fa      	ldrb	r2, [r7, #7]
 8004bf8:	429a      	cmp	r2, r3
 8004bfa:	d003      	beq.n	8004c04 <mpu_configure_fifo+0x58>
            /* You're not getting what you asked for. Some sensors are
             * asleep.
             */
            result = -1;
 8004bfc:	f04f 33ff 	mov.w	r3, #4294967295
 8004c00:	60fb      	str	r3, [r7, #12]
 8004c02:	e001      	b.n	8004c08 <mpu_configure_fifo+0x5c>
        else
            result = 0;
 8004c04:	2300      	movs	r3, #0
 8004c06:	60fb      	str	r3, [r7, #12]
        if (sensors || st.chip_cfg.lp_accel_mode)
 8004c08:	79fb      	ldrb	r3, [r7, #7]
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d103      	bne.n	8004c16 <mpu_configure_fifo+0x6a>
 8004c0e:	4b0f      	ldr	r3, [pc, #60]	@ (8004c4c <mpu_configure_fifo+0xa0>)
 8004c10:	7d1b      	ldrb	r3, [r3, #20]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d003      	beq.n	8004c1e <mpu_configure_fifo+0x72>
            set_int_enable(1);
 8004c16:	2001      	movs	r0, #1
 8004c18:	f7ff fa24 	bl	8004064 <set_int_enable>
 8004c1c:	e002      	b.n	8004c24 <mpu_configure_fifo+0x78>
        else
            set_int_enable(0);
 8004c1e:	2000      	movs	r0, #0
 8004c20:	f7ff fa20 	bl	8004064 <set_int_enable>
        if (sensors) {
 8004c24:	79fb      	ldrb	r3, [r7, #7]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d00a      	beq.n	8004c40 <mpu_configure_fifo+0x94>
            if (mpu_reset_fifo()) {
 8004c2a:	f7ff fc09 	bl	8004440 <mpu_reset_fifo>
 8004c2e:	4603      	mov	r3, r0
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d005      	beq.n	8004c40 <mpu_configure_fifo+0x94>
                st.chip_cfg.fifo_enable = prev;
 8004c34:	4a05      	ldr	r2, [pc, #20]	@ (8004c4c <mpu_configure_fifo+0xa0>)
 8004c36:	7afb      	ldrb	r3, [r7, #11]
 8004c38:	7413      	strb	r3, [r2, #16]
                return -1;
 8004c3a:	f04f 33ff 	mov.w	r3, #4294967295
 8004c3e:	e000      	b.n	8004c42 <mpu_configure_fifo+0x96>
            }
        }
    }

    return result;
 8004c40:	68fb      	ldr	r3, [r7, #12]
}
 8004c42:	4618      	mov	r0, r3
 8004c44:	3710      	adds	r7, #16
 8004c46:	46bd      	mov	sp, r7
 8004c48:	bd80      	pop	{r7, pc}
 8004c4a:	bf00      	nop
 8004c4c:	20000028 	.word	0x20000028

08004c50 <mpu_set_sensors>:
 *  \n INV_XYZ_COMPASS
 *  @param[in]  sensors    Mask of sensors to wake.
 *  @return     0 if successful.
 */
int mpu_set_sensors(unsigned char sensors)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b084      	sub	sp, #16
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	4603      	mov	r3, r0
 8004c58:	71fb      	strb	r3, [r7, #7]
    unsigned char data;
#ifdef AK89xx_SECONDARY
    unsigned char user_ctrl;
#endif

    if (sensors & INV_XYZ_GYRO)
 8004c5a:	79fb      	ldrb	r3, [r7, #7]
 8004c5c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d002      	beq.n	8004c6a <mpu_set_sensors+0x1a>
        data = INV_CLK_PLL;
 8004c64:	2301      	movs	r3, #1
 8004c66:	73fb      	strb	r3, [r7, #15]
 8004c68:	e007      	b.n	8004c7a <mpu_set_sensors+0x2a>
    else if (sensors)
 8004c6a:	79fb      	ldrb	r3, [r7, #7]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d002      	beq.n	8004c76 <mpu_set_sensors+0x26>
        data = 0;
 8004c70:	2300      	movs	r3, #0
 8004c72:	73fb      	strb	r3, [r7, #15]
 8004c74:	e001      	b.n	8004c7a <mpu_set_sensors+0x2a>
    else
        data = BIT_SLEEP;
 8004c76:	2340      	movs	r3, #64	@ 0x40
 8004c78:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &data)) {
 8004c7a:	4b37      	ldr	r3, [pc, #220]	@ (8004d58 <mpu_set_sensors+0x108>)
 8004c7c:	685b      	ldr	r3, [r3, #4]
 8004c7e:	7818      	ldrb	r0, [r3, #0]
 8004c80:	4b35      	ldr	r3, [pc, #212]	@ (8004d58 <mpu_set_sensors+0x108>)
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	7c99      	ldrb	r1, [r3, #18]
 8004c86:	f107 030f 	add.w	r3, r7, #15
 8004c8a:	2201      	movs	r2, #1
 8004c8c:	f7fd ff00 	bl	8002a90 <i2cWrite>
 8004c90:	4603      	mov	r3, r0
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d005      	beq.n	8004ca2 <mpu_set_sensors+0x52>
        st.chip_cfg.sensors = 0;
 8004c96:	4b30      	ldr	r3, [pc, #192]	@ (8004d58 <mpu_set_sensors+0x108>)
 8004c98:	2200      	movs	r2, #0
 8004c9a:	729a      	strb	r2, [r3, #10]
        return -1;
 8004c9c:	f04f 33ff 	mov.w	r3, #4294967295
 8004ca0:	e056      	b.n	8004d50 <mpu_set_sensors+0x100>
    }
    st.chip_cfg.clk_src = data & ~BIT_SLEEP;
 8004ca2:	7bfb      	ldrb	r3, [r7, #15]
 8004ca4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004ca8:	b2da      	uxtb	r2, r3
 8004caa:	4b2b      	ldr	r3, [pc, #172]	@ (8004d58 <mpu_set_sensors+0x108>)
 8004cac:	731a      	strb	r2, [r3, #12]

    data = 0;
 8004cae:	2300      	movs	r3, #0
 8004cb0:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_X_GYRO))
 8004cb2:	79fb      	ldrb	r3, [r7, #7]
 8004cb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d104      	bne.n	8004cc6 <mpu_set_sensors+0x76>
        data |= BIT_STBY_XG;
 8004cbc:	7bfb      	ldrb	r3, [r7, #15]
 8004cbe:	f043 0304 	orr.w	r3, r3, #4
 8004cc2:	b2db      	uxtb	r3, r3
 8004cc4:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Y_GYRO))
 8004cc6:	79fb      	ldrb	r3, [r7, #7]
 8004cc8:	f003 0320 	and.w	r3, r3, #32
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d104      	bne.n	8004cda <mpu_set_sensors+0x8a>
        data |= BIT_STBY_YG;
 8004cd0:	7bfb      	ldrb	r3, [r7, #15]
 8004cd2:	f043 0302 	orr.w	r3, r3, #2
 8004cd6:	b2db      	uxtb	r3, r3
 8004cd8:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Z_GYRO))
 8004cda:	79fb      	ldrb	r3, [r7, #7]
 8004cdc:	f003 0310 	and.w	r3, r3, #16
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d104      	bne.n	8004cee <mpu_set_sensors+0x9e>
        data |= BIT_STBY_ZG;
 8004ce4:	7bfb      	ldrb	r3, [r7, #15]
 8004ce6:	f043 0301 	orr.w	r3, r3, #1
 8004cea:	b2db      	uxtb	r3, r3
 8004cec:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_XYZ_ACCEL))
 8004cee:	79fb      	ldrb	r3, [r7, #7]
 8004cf0:	f003 0308 	and.w	r3, r3, #8
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d104      	bne.n	8004d02 <mpu_set_sensors+0xb2>
        data |= BIT_STBY_XYZA;
 8004cf8:	7bfb      	ldrb	r3, [r7, #15]
 8004cfa:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 8004cfe:	b2db      	uxtb	r3, r3
 8004d00:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_2, 1, &data)) {
 8004d02:	4b15      	ldr	r3, [pc, #84]	@ (8004d58 <mpu_set_sensors+0x108>)
 8004d04:	685b      	ldr	r3, [r3, #4]
 8004d06:	7818      	ldrb	r0, [r3, #0]
 8004d08:	4b13      	ldr	r3, [pc, #76]	@ (8004d58 <mpu_set_sensors+0x108>)
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	7cd9      	ldrb	r1, [r3, #19]
 8004d0e:	f107 030f 	add.w	r3, r7, #15
 8004d12:	2201      	movs	r2, #1
 8004d14:	f7fd febc 	bl	8002a90 <i2cWrite>
 8004d18:	4603      	mov	r3, r0
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d005      	beq.n	8004d2a <mpu_set_sensors+0xda>
        st.chip_cfg.sensors = 0;
 8004d1e:	4b0e      	ldr	r3, [pc, #56]	@ (8004d58 <mpu_set_sensors+0x108>)
 8004d20:	2200      	movs	r2, #0
 8004d22:	729a      	strb	r2, [r3, #10]
        return -1;
 8004d24:	f04f 33ff 	mov.w	r3, #4294967295
 8004d28:	e012      	b.n	8004d50 <mpu_set_sensors+0x100>
    }

    if (sensors && (sensors != INV_XYZ_ACCEL))
 8004d2a:	79fb      	ldrb	r3, [r7, #7]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d005      	beq.n	8004d3c <mpu_set_sensors+0xec>
 8004d30:	79fb      	ldrb	r3, [r7, #7]
 8004d32:	2b08      	cmp	r3, #8
 8004d34:	d002      	beq.n	8004d3c <mpu_set_sensors+0xec>
        /* Latched interrupts only used in LP accel mode. */
        mpu_set_int_latched(0);
 8004d36:	2000      	movs	r0, #0
 8004d38:	f000 f956 	bl	8004fe8 <mpu_set_int_latched>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
        return -1;
#endif
#endif

    st.chip_cfg.sensors = sensors;
 8004d3c:	4a06      	ldr	r2, [pc, #24]	@ (8004d58 <mpu_set_sensors+0x108>)
 8004d3e:	79fb      	ldrb	r3, [r7, #7]
 8004d40:	7293      	strb	r3, [r2, #10]
    st.chip_cfg.lp_accel_mode = 0;
 8004d42:	4b05      	ldr	r3, [pc, #20]	@ (8004d58 <mpu_set_sensors+0x108>)
 8004d44:	2200      	movs	r2, #0
 8004d46:	751a      	strb	r2, [r3, #20]
    delay_ms(50);
 8004d48:	2032      	movs	r0, #50	@ 0x32
 8004d4a:	f7ff f895 	bl	8003e78 <delay_ms>
    return 0;
 8004d4e:	2300      	movs	r3, #0
}
 8004d50:	4618      	mov	r0, r3
 8004d52:	3710      	adds	r7, #16
 8004d54:	46bd      	mov	sp, r7
 8004d56:	bd80      	pop	{r7, pc}
 8004d58:	20000028 	.word	0x20000028

08004d5c <mpu_read_fifo_stream>:
 *  @param[in]  data    FIFO packet.
 *  @param[in]  more    Number of remaining packets.
 */
int mpu_read_fifo_stream(unsigned short length, unsigned char *data,
    unsigned char *more)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b086      	sub	sp, #24
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	4603      	mov	r3, r0
 8004d64:	60b9      	str	r1, [r7, #8]
 8004d66:	607a      	str	r2, [r7, #4]
 8004d68:	81fb      	strh	r3, [r7, #14]
    unsigned char tmp[2];
    unsigned short fifo_count;
    if (!st.chip_cfg.dmp_on)
 8004d6a:	4b3b      	ldr	r3, [pc, #236]	@ (8004e58 <mpu_read_fifo_stream+0xfc>)
 8004d6c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d102      	bne.n	8004d7a <mpu_read_fifo_stream+0x1e>
        return -1;
 8004d74:	f04f 33ff 	mov.w	r3, #4294967295
 8004d78:	e069      	b.n	8004e4e <mpu_read_fifo_stream+0xf2>
    if (!st.chip_cfg.sensors)
 8004d7a:	4b37      	ldr	r3, [pc, #220]	@ (8004e58 <mpu_read_fifo_stream+0xfc>)
 8004d7c:	7a9b      	ldrb	r3, [r3, #10]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d102      	bne.n	8004d88 <mpu_read_fifo_stream+0x2c>
        return -1;
 8004d82:	f04f 33ff 	mov.w	r3, #4294967295
 8004d86:	e062      	b.n	8004e4e <mpu_read_fifo_stream+0xf2>

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, tmp))
 8004d88:	4b33      	ldr	r3, [pc, #204]	@ (8004e58 <mpu_read_fifo_stream+0xfc>)
 8004d8a:	685b      	ldr	r3, [r3, #4]
 8004d8c:	7818      	ldrb	r0, [r3, #0]
 8004d8e:	4b32      	ldr	r3, [pc, #200]	@ (8004e58 <mpu_read_fifo_stream+0xfc>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	7a99      	ldrb	r1, [r3, #10]
 8004d94:	f107 0314 	add.w	r3, r7, #20
 8004d98:	2202      	movs	r2, #2
 8004d9a:	f7fd fec0 	bl	8002b1e <i2cRead>
 8004d9e:	4603      	mov	r3, r0
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d002      	beq.n	8004daa <mpu_read_fifo_stream+0x4e>
        return -1;
 8004da4:	f04f 33ff 	mov.w	r3, #4294967295
 8004da8:	e051      	b.n	8004e4e <mpu_read_fifo_stream+0xf2>
    fifo_count = (tmp[0] << 8) | tmp[1];
 8004daa:	7d3b      	ldrb	r3, [r7, #20]
 8004dac:	b21b      	sxth	r3, r3
 8004dae:	021b      	lsls	r3, r3, #8
 8004db0:	b21a      	sxth	r2, r3
 8004db2:	7d7b      	ldrb	r3, [r7, #21]
 8004db4:	b21b      	sxth	r3, r3
 8004db6:	4313      	orrs	r3, r2
 8004db8:	b21b      	sxth	r3, r3
 8004dba:	82fb      	strh	r3, [r7, #22]
    if (fifo_count < length) {
 8004dbc:	8afa      	ldrh	r2, [r7, #22]
 8004dbe:	89fb      	ldrh	r3, [r7, #14]
 8004dc0:	429a      	cmp	r2, r3
 8004dc2:	d205      	bcs.n	8004dd0 <mpu_read_fifo_stream+0x74>
        more[0] = 0;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	701a      	strb	r2, [r3, #0]
        return -1;
 8004dca:	f04f 33ff 	mov.w	r3, #4294967295
 8004dce:	e03e      	b.n	8004e4e <mpu_read_fifo_stream+0xf2>
    }
    if (fifo_count > (st.hw->max_fifo >> 1)) {
 8004dd0:	4b21      	ldr	r3, [pc, #132]	@ (8004e58 <mpu_read_fifo_stream+0xfc>)
 8004dd2:	685b      	ldr	r3, [r3, #4]
 8004dd4:	885b      	ldrh	r3, [r3, #2]
 8004dd6:	085b      	lsrs	r3, r3, #1
 8004dd8:	b29b      	uxth	r3, r3
 8004dda:	8afa      	ldrh	r2, [r7, #22]
 8004ddc:	429a      	cmp	r2, r3
 8004dde:	d91a      	bls.n	8004e16 <mpu_read_fifo_stream+0xba>
        /* FIFO is 50% full, better check overflow bit. */
        if (i2c_read(st.hw->addr, st.reg->int_status, 1, tmp))
 8004de0:	4b1d      	ldr	r3, [pc, #116]	@ (8004e58 <mpu_read_fifo_stream+0xfc>)
 8004de2:	685b      	ldr	r3, [r3, #4]
 8004de4:	7818      	ldrb	r0, [r3, #0]
 8004de6:	4b1c      	ldr	r3, [pc, #112]	@ (8004e58 <mpu_read_fifo_stream+0xfc>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	7c59      	ldrb	r1, [r3, #17]
 8004dec:	f107 0314 	add.w	r3, r7, #20
 8004df0:	2201      	movs	r2, #1
 8004df2:	f7fd fe94 	bl	8002b1e <i2cRead>
 8004df6:	4603      	mov	r3, r0
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d002      	beq.n	8004e02 <mpu_read_fifo_stream+0xa6>
            return -1;
 8004dfc:	f04f 33ff 	mov.w	r3, #4294967295
 8004e00:	e025      	b.n	8004e4e <mpu_read_fifo_stream+0xf2>
        if (tmp[0] & BIT_FIFO_OVERFLOW) {
 8004e02:	7d3b      	ldrb	r3, [r7, #20]
 8004e04:	f003 0310 	and.w	r3, r3, #16
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d004      	beq.n	8004e16 <mpu_read_fifo_stream+0xba>
            mpu_reset_fifo();
 8004e0c:	f7ff fb18 	bl	8004440 <mpu_reset_fifo>
            return -2;
 8004e10:	f06f 0301 	mvn.w	r3, #1
 8004e14:	e01b      	b.n	8004e4e <mpu_read_fifo_stream+0xf2>
        }
    }

    if (i2c_read(st.hw->addr, st.reg->fifo_r_w, length, data))
 8004e16:	4b10      	ldr	r3, [pc, #64]	@ (8004e58 <mpu_read_fifo_stream+0xfc>)
 8004e18:	685b      	ldr	r3, [r3, #4]
 8004e1a:	7818      	ldrb	r0, [r3, #0]
 8004e1c:	4b0e      	ldr	r3, [pc, #56]	@ (8004e58 <mpu_read_fifo_stream+0xfc>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	7ad9      	ldrb	r1, [r3, #11]
 8004e22:	89fb      	ldrh	r3, [r7, #14]
 8004e24:	b2da      	uxtb	r2, r3
 8004e26:	68bb      	ldr	r3, [r7, #8]
 8004e28:	f7fd fe79 	bl	8002b1e <i2cRead>
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d002      	beq.n	8004e38 <mpu_read_fifo_stream+0xdc>
        return -1;
 8004e32:	f04f 33ff 	mov.w	r3, #4294967295
 8004e36:	e00a      	b.n	8004e4e <mpu_read_fifo_stream+0xf2>
    more[0] = fifo_count / length - 1;
 8004e38:	8afa      	ldrh	r2, [r7, #22]
 8004e3a:	89fb      	ldrh	r3, [r7, #14]
 8004e3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e40:	b29b      	uxth	r3, r3
 8004e42:	b2db      	uxtb	r3, r3
 8004e44:	3b01      	subs	r3, #1
 8004e46:	b2da      	uxtb	r2, r3
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	701a      	strb	r2, [r3, #0]
    return 0;
 8004e4c:	2300      	movs	r3, #0
}
 8004e4e:	4618      	mov	r0, r3
 8004e50:	3718      	adds	r7, #24
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bd80      	pop	{r7, pc}
 8004e56:	bf00      	nop
 8004e58:	20000028 	.word	0x20000028

08004e5c <mpu_set_bypass>:
 *  @brief      Set device to bypass mode.
 *  @param[in]  bypass_on   1 to enable bypass mode.
 *  @return     0 if successful.
 */
int mpu_set_bypass(unsigned char bypass_on)
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b084      	sub	sp, #16
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	4603      	mov	r3, r0
 8004e64:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.bypass_mode == bypass_on)
 8004e66:	4b5f      	ldr	r3, [pc, #380]	@ (8004fe4 <mpu_set_bypass+0x188>)
 8004e68:	7c9b      	ldrb	r3, [r3, #18]
 8004e6a:	79fa      	ldrb	r2, [r7, #7]
 8004e6c:	429a      	cmp	r2, r3
 8004e6e:	d101      	bne.n	8004e74 <mpu_set_bypass+0x18>
        return 0;
 8004e70:	2300      	movs	r3, #0
 8004e72:	e0b2      	b.n	8004fda <mpu_set_bypass+0x17e>

    if (bypass_on) {
 8004e74:	79fb      	ldrb	r3, [r7, #7]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d050      	beq.n	8004f1c <mpu_set_bypass+0xc0>
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8004e7a:	4b5a      	ldr	r3, [pc, #360]	@ (8004fe4 <mpu_set_bypass+0x188>)
 8004e7c:	685b      	ldr	r3, [r3, #4]
 8004e7e:	7818      	ldrb	r0, [r3, #0]
 8004e80:	4b58      	ldr	r3, [pc, #352]	@ (8004fe4 <mpu_set_bypass+0x188>)
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	7919      	ldrb	r1, [r3, #4]
 8004e86:	f107 030f 	add.w	r3, r7, #15
 8004e8a:	2201      	movs	r2, #1
 8004e8c:	f7fd fe47 	bl	8002b1e <i2cRead>
 8004e90:	4603      	mov	r3, r0
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d002      	beq.n	8004e9c <mpu_set_bypass+0x40>
            return -1;
 8004e96:	f04f 33ff 	mov.w	r3, #4294967295
 8004e9a:	e09e      	b.n	8004fda <mpu_set_bypass+0x17e>
        tmp &= ~BIT_AUX_IF_EN;
 8004e9c:	7bfb      	ldrb	r3, [r7, #15]
 8004e9e:	f023 0320 	bic.w	r3, r3, #32
 8004ea2:	b2db      	uxtb	r3, r3
 8004ea4:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8004ea6:	4b4f      	ldr	r3, [pc, #316]	@ (8004fe4 <mpu_set_bypass+0x188>)
 8004ea8:	685b      	ldr	r3, [r3, #4]
 8004eaa:	7818      	ldrb	r0, [r3, #0]
 8004eac:	4b4d      	ldr	r3, [pc, #308]	@ (8004fe4 <mpu_set_bypass+0x188>)
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	7919      	ldrb	r1, [r3, #4]
 8004eb2:	f107 030f 	add.w	r3, r7, #15
 8004eb6:	2201      	movs	r2, #1
 8004eb8:	f7fd fdea 	bl	8002a90 <i2cWrite>
 8004ebc:	4603      	mov	r3, r0
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d002      	beq.n	8004ec8 <mpu_set_bypass+0x6c>
            return -1;
 8004ec2:	f04f 33ff 	mov.w	r3, #4294967295
 8004ec6:	e088      	b.n	8004fda <mpu_set_bypass+0x17e>
        delay_ms(3);
 8004ec8:	2003      	movs	r0, #3
 8004eca:	f7fe ffd5 	bl	8003e78 <delay_ms>
        tmp = BIT_BYPASS_EN;
 8004ece:	2302      	movs	r3, #2
 8004ed0:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.active_low_int)
 8004ed2:	4b44      	ldr	r3, [pc, #272]	@ (8004fe4 <mpu_set_bypass+0x188>)
 8004ed4:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d004      	beq.n	8004ee6 <mpu_set_bypass+0x8a>
            tmp |= BIT_ACTL;
 8004edc:	7bfb      	ldrb	r3, [r7, #15]
 8004ede:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004ee2:	b2db      	uxtb	r3, r3
 8004ee4:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 8004ee6:	4b3f      	ldr	r3, [pc, #252]	@ (8004fe4 <mpu_set_bypass+0x188>)
 8004ee8:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d004      	beq.n	8004efa <mpu_set_bypass+0x9e>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 8004ef0:	7bfb      	ldrb	r3, [r7, #15]
 8004ef2:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8004ef6:	b2db      	uxtb	r3, r3
 8004ef8:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 8004efa:	4b3a      	ldr	r3, [pc, #232]	@ (8004fe4 <mpu_set_bypass+0x188>)
 8004efc:	685b      	ldr	r3, [r3, #4]
 8004efe:	7818      	ldrb	r0, [r3, #0]
 8004f00:	4b38      	ldr	r3, [pc, #224]	@ (8004fe4 <mpu_set_bypass+0x188>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	7d19      	ldrb	r1, [r3, #20]
 8004f06:	f107 030f 	add.w	r3, r7, #15
 8004f0a:	2201      	movs	r2, #1
 8004f0c:	f7fd fdc0 	bl	8002a90 <i2cWrite>
 8004f10:	4603      	mov	r3, r0
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d05d      	beq.n	8004fd2 <mpu_set_bypass+0x176>
            return -1;
 8004f16:	f04f 33ff 	mov.w	r3, #4294967295
 8004f1a:	e05e      	b.n	8004fda <mpu_set_bypass+0x17e>
    } else {
        /* Enable I2C master mode if compass is being used. */
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8004f1c:	4b31      	ldr	r3, [pc, #196]	@ (8004fe4 <mpu_set_bypass+0x188>)
 8004f1e:	685b      	ldr	r3, [r3, #4]
 8004f20:	7818      	ldrb	r0, [r3, #0]
 8004f22:	4b30      	ldr	r3, [pc, #192]	@ (8004fe4 <mpu_set_bypass+0x188>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	7919      	ldrb	r1, [r3, #4]
 8004f28:	f107 030f 	add.w	r3, r7, #15
 8004f2c:	2201      	movs	r2, #1
 8004f2e:	f7fd fdf6 	bl	8002b1e <i2cRead>
 8004f32:	4603      	mov	r3, r0
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d002      	beq.n	8004f3e <mpu_set_bypass+0xe2>
            return -1;
 8004f38:	f04f 33ff 	mov.w	r3, #4294967295
 8004f3c:	e04d      	b.n	8004fda <mpu_set_bypass+0x17e>
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 8004f3e:	4b29      	ldr	r3, [pc, #164]	@ (8004fe4 <mpu_set_bypass+0x188>)
 8004f40:	7a9b      	ldrb	r3, [r3, #10]
 8004f42:	f003 0301 	and.w	r3, r3, #1
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d005      	beq.n	8004f56 <mpu_set_bypass+0xfa>
            tmp |= BIT_AUX_IF_EN;
 8004f4a:	7bfb      	ldrb	r3, [r7, #15]
 8004f4c:	f043 0320 	orr.w	r3, r3, #32
 8004f50:	b2db      	uxtb	r3, r3
 8004f52:	73fb      	strb	r3, [r7, #15]
 8004f54:	e004      	b.n	8004f60 <mpu_set_bypass+0x104>
        else
            tmp &= ~BIT_AUX_IF_EN;
 8004f56:	7bfb      	ldrb	r3, [r7, #15]
 8004f58:	f023 0320 	bic.w	r3, r3, #32
 8004f5c:	b2db      	uxtb	r3, r3
 8004f5e:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8004f60:	4b20      	ldr	r3, [pc, #128]	@ (8004fe4 <mpu_set_bypass+0x188>)
 8004f62:	685b      	ldr	r3, [r3, #4]
 8004f64:	7818      	ldrb	r0, [r3, #0]
 8004f66:	4b1f      	ldr	r3, [pc, #124]	@ (8004fe4 <mpu_set_bypass+0x188>)
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	7919      	ldrb	r1, [r3, #4]
 8004f6c:	f107 030f 	add.w	r3, r7, #15
 8004f70:	2201      	movs	r2, #1
 8004f72:	f7fd fd8d 	bl	8002a90 <i2cWrite>
 8004f76:	4603      	mov	r3, r0
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d002      	beq.n	8004f82 <mpu_set_bypass+0x126>
            return -1;
 8004f7c:	f04f 33ff 	mov.w	r3, #4294967295
 8004f80:	e02b      	b.n	8004fda <mpu_set_bypass+0x17e>
        delay_ms(3);
 8004f82:	2003      	movs	r0, #3
 8004f84:	f7fe ff78 	bl	8003e78 <delay_ms>
        if (st.chip_cfg.active_low_int)
 8004f88:	4b16      	ldr	r3, [pc, #88]	@ (8004fe4 <mpu_set_bypass+0x188>)
 8004f8a:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d002      	beq.n	8004f98 <mpu_set_bypass+0x13c>
            tmp = BIT_ACTL;
 8004f92:	2380      	movs	r3, #128	@ 0x80
 8004f94:	73fb      	strb	r3, [r7, #15]
 8004f96:	e001      	b.n	8004f9c <mpu_set_bypass+0x140>
        else
            tmp = 0;
 8004f98:	2300      	movs	r3, #0
 8004f9a:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 8004f9c:	4b11      	ldr	r3, [pc, #68]	@ (8004fe4 <mpu_set_bypass+0x188>)
 8004f9e:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d004      	beq.n	8004fb0 <mpu_set_bypass+0x154>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 8004fa6:	7bfb      	ldrb	r3, [r7, #15]
 8004fa8:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8004fac:	b2db      	uxtb	r3, r3
 8004fae:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 8004fb0:	4b0c      	ldr	r3, [pc, #48]	@ (8004fe4 <mpu_set_bypass+0x188>)
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	7818      	ldrb	r0, [r3, #0]
 8004fb6:	4b0b      	ldr	r3, [pc, #44]	@ (8004fe4 <mpu_set_bypass+0x188>)
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	7d19      	ldrb	r1, [r3, #20]
 8004fbc:	f107 030f 	add.w	r3, r7, #15
 8004fc0:	2201      	movs	r2, #1
 8004fc2:	f7fd fd65 	bl	8002a90 <i2cWrite>
 8004fc6:	4603      	mov	r3, r0
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d002      	beq.n	8004fd2 <mpu_set_bypass+0x176>
            return -1;
 8004fcc:	f04f 33ff 	mov.w	r3, #4294967295
 8004fd0:	e003      	b.n	8004fda <mpu_set_bypass+0x17e>
    }
    st.chip_cfg.bypass_mode = bypass_on;
 8004fd2:	4a04      	ldr	r2, [pc, #16]	@ (8004fe4 <mpu_set_bypass+0x188>)
 8004fd4:	79fb      	ldrb	r3, [r7, #7]
 8004fd6:	7493      	strb	r3, [r2, #18]
    return 0;
 8004fd8:	2300      	movs	r3, #0
}
 8004fda:	4618      	mov	r0, r3
 8004fdc:	3710      	adds	r7, #16
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	bd80      	pop	{r7, pc}
 8004fe2:	bf00      	nop
 8004fe4:	20000028 	.word	0x20000028

08004fe8 <mpu_set_int_latched>:
 *  Any MPU register will clear the interrupt.
 *  @param[in]  enable  1 to enable, 0 to disable.
 *  @return     0 if successful.
 */
int mpu_set_int_latched(unsigned char enable)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b084      	sub	sp, #16
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	4603      	mov	r3, r0
 8004ff0:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.latched_int == enable)
 8004ff2:	4b1e      	ldr	r3, [pc, #120]	@ (800506c <mpu_set_int_latched+0x84>)
 8004ff4:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8004ff8:	79fa      	ldrb	r2, [r7, #7]
 8004ffa:	429a      	cmp	r2, r3
 8004ffc:	d101      	bne.n	8005002 <mpu_set_int_latched+0x1a>
        return 0;
 8004ffe:	2300      	movs	r3, #0
 8005000:	e030      	b.n	8005064 <mpu_set_int_latched+0x7c>

    if (enable)
 8005002:	79fb      	ldrb	r3, [r7, #7]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d002      	beq.n	800500e <mpu_set_int_latched+0x26>
        tmp = BIT_LATCH_EN | BIT_ANY_RD_CLR;
 8005008:	2330      	movs	r3, #48	@ 0x30
 800500a:	73fb      	strb	r3, [r7, #15]
 800500c:	e001      	b.n	8005012 <mpu_set_int_latched+0x2a>
    else
        tmp = 0;
 800500e:	2300      	movs	r3, #0
 8005010:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.bypass_mode)
 8005012:	4b16      	ldr	r3, [pc, #88]	@ (800506c <mpu_set_int_latched+0x84>)
 8005014:	7c9b      	ldrb	r3, [r3, #18]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d004      	beq.n	8005024 <mpu_set_int_latched+0x3c>
        tmp |= BIT_BYPASS_EN;
 800501a:	7bfb      	ldrb	r3, [r7, #15]
 800501c:	f043 0302 	orr.w	r3, r3, #2
 8005020:	b2db      	uxtb	r3, r3
 8005022:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.active_low_int)
 8005024:	4b11      	ldr	r3, [pc, #68]	@ (800506c <mpu_set_int_latched+0x84>)
 8005026:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 800502a:	2b00      	cmp	r3, #0
 800502c:	d004      	beq.n	8005038 <mpu_set_int_latched+0x50>
        tmp |= BIT_ACTL;
 800502e:	7bfb      	ldrb	r3, [r7, #15]
 8005030:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005034:	b2db      	uxtb	r3, r3
 8005036:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 8005038:	4b0c      	ldr	r3, [pc, #48]	@ (800506c <mpu_set_int_latched+0x84>)
 800503a:	685b      	ldr	r3, [r3, #4]
 800503c:	7818      	ldrb	r0, [r3, #0]
 800503e:	4b0b      	ldr	r3, [pc, #44]	@ (800506c <mpu_set_int_latched+0x84>)
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	7d19      	ldrb	r1, [r3, #20]
 8005044:	f107 030f 	add.w	r3, r7, #15
 8005048:	2201      	movs	r2, #1
 800504a:	f7fd fd21 	bl	8002a90 <i2cWrite>
 800504e:	4603      	mov	r3, r0
 8005050:	2b00      	cmp	r3, #0
 8005052:	d002      	beq.n	800505a <mpu_set_int_latched+0x72>
        return -1;
 8005054:	f04f 33ff 	mov.w	r3, #4294967295
 8005058:	e004      	b.n	8005064 <mpu_set_int_latched+0x7c>
    st.chip_cfg.latched_int = enable;
 800505a:	4a04      	ldr	r2, [pc, #16]	@ (800506c <mpu_set_int_latched+0x84>)
 800505c:	79fb      	ldrb	r3, [r7, #7]
 800505e:	f882 3023 	strb.w	r3, [r2, #35]	@ 0x23
    return 0;
 8005062:	2300      	movs	r3, #0
}
 8005064:	4618      	mov	r0, r3
 8005066:	3710      	adds	r7, #16
 8005068:	46bd      	mov	sp, r7
 800506a:	bd80      	pop	{r7, pc}
 800506c:	20000028 	.word	0x20000028

08005070 <get_accel_prod_shift>:

#ifdef MPU6050
static int get_accel_prod_shift(float *st_shift)
{
 8005070:	b590      	push	{r4, r7, lr}
 8005072:	b087      	sub	sp, #28
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
    unsigned char tmp[4], shift_code[3], ii;

    if (i2c_read(st.hw->addr, 0x0D, 4, tmp))
 8005078:	4b40      	ldr	r3, [pc, #256]	@ (800517c <get_accel_prod_shift+0x10c>)
 800507a:	685b      	ldr	r3, [r3, #4]
 800507c:	7818      	ldrb	r0, [r3, #0]
 800507e:	f107 0310 	add.w	r3, r7, #16
 8005082:	2204      	movs	r2, #4
 8005084:	210d      	movs	r1, #13
 8005086:	f7fd fd4a 	bl	8002b1e <i2cRead>
 800508a:	4603      	mov	r3, r0
 800508c:	2b00      	cmp	r3, #0
 800508e:	d001      	beq.n	8005094 <get_accel_prod_shift+0x24>
        return 0x07;
 8005090:	2307      	movs	r3, #7
 8005092:	e06f      	b.n	8005174 <get_accel_prod_shift+0x104>

    shift_code[0] = ((tmp[0] & 0xE0) >> 3) | ((tmp[3] & 0x30) >> 4);
 8005094:	7c3b      	ldrb	r3, [r7, #16]
 8005096:	10db      	asrs	r3, r3, #3
 8005098:	b25b      	sxtb	r3, r3
 800509a:	f003 031c 	and.w	r3, r3, #28
 800509e:	b25a      	sxtb	r2, r3
 80050a0:	7cfb      	ldrb	r3, [r7, #19]
 80050a2:	111b      	asrs	r3, r3, #4
 80050a4:	b25b      	sxtb	r3, r3
 80050a6:	f003 0303 	and.w	r3, r3, #3
 80050aa:	b25b      	sxtb	r3, r3
 80050ac:	4313      	orrs	r3, r2
 80050ae:	b25b      	sxtb	r3, r3
 80050b0:	b2db      	uxtb	r3, r3
 80050b2:	733b      	strb	r3, [r7, #12]
    shift_code[1] = ((tmp[1] & 0xE0) >> 3) | ((tmp[3] & 0x0C) >> 2);
 80050b4:	7c7b      	ldrb	r3, [r7, #17]
 80050b6:	10db      	asrs	r3, r3, #3
 80050b8:	b25b      	sxtb	r3, r3
 80050ba:	f003 031c 	and.w	r3, r3, #28
 80050be:	b25a      	sxtb	r2, r3
 80050c0:	7cfb      	ldrb	r3, [r7, #19]
 80050c2:	109b      	asrs	r3, r3, #2
 80050c4:	b25b      	sxtb	r3, r3
 80050c6:	f003 0303 	and.w	r3, r3, #3
 80050ca:	b25b      	sxtb	r3, r3
 80050cc:	4313      	orrs	r3, r2
 80050ce:	b25b      	sxtb	r3, r3
 80050d0:	b2db      	uxtb	r3, r3
 80050d2:	737b      	strb	r3, [r7, #13]
    shift_code[2] = ((tmp[2] & 0xE0) >> 3) | (tmp[3] & 0x03);
 80050d4:	7cbb      	ldrb	r3, [r7, #18]
 80050d6:	10db      	asrs	r3, r3, #3
 80050d8:	b25b      	sxtb	r3, r3
 80050da:	f003 031c 	and.w	r3, r3, #28
 80050de:	b25a      	sxtb	r2, r3
 80050e0:	7cfb      	ldrb	r3, [r7, #19]
 80050e2:	b25b      	sxtb	r3, r3
 80050e4:	f003 0303 	and.w	r3, r3, #3
 80050e8:	b25b      	sxtb	r3, r3
 80050ea:	4313      	orrs	r3, r2
 80050ec:	b25b      	sxtb	r3, r3
 80050ee:	b2db      	uxtb	r3, r3
 80050f0:	73bb      	strb	r3, [r7, #14]
    for (ii = 0; ii < 3; ii++) {
 80050f2:	2300      	movs	r3, #0
 80050f4:	75fb      	strb	r3, [r7, #23]
 80050f6:	e039      	b.n	800516c <get_accel_prod_shift+0xfc>
        if (!shift_code[ii]) {
 80050f8:	7dfb      	ldrb	r3, [r7, #23]
 80050fa:	3318      	adds	r3, #24
 80050fc:	443b      	add	r3, r7
 80050fe:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d107      	bne.n	8005116 <get_accel_prod_shift+0xa6>
            st_shift[ii] = 0.f;
 8005106:	7dfb      	ldrb	r3, [r7, #23]
 8005108:	009b      	lsls	r3, r3, #2
 800510a:	687a      	ldr	r2, [r7, #4]
 800510c:	4413      	add	r3, r2
 800510e:	f04f 0200 	mov.w	r2, #0
 8005112:	601a      	str	r2, [r3, #0]
            continue;
 8005114:	e027      	b.n	8005166 <get_accel_prod_shift+0xf6>
        }
        /* Equivalent to..
         * st_shift[ii] = 0.34f * powf(0.92f/0.34f, (shift_code[ii]-1) / 30.f)
         */
        st_shift[ii] = 0.34f;
 8005116:	7dfb      	ldrb	r3, [r7, #23]
 8005118:	009b      	lsls	r3, r3, #2
 800511a:	687a      	ldr	r2, [r7, #4]
 800511c:	4413      	add	r3, r2
 800511e:	4a18      	ldr	r2, [pc, #96]	@ (8005180 <get_accel_prod_shift+0x110>)
 8005120:	601a      	str	r2, [r3, #0]
        while (--shift_code[ii])
 8005122:	e00d      	b.n	8005140 <get_accel_prod_shift+0xd0>
            st_shift[ii] *= 1.034f;
 8005124:	7dfb      	ldrb	r3, [r7, #23]
 8005126:	009b      	lsls	r3, r3, #2
 8005128:	687a      	ldr	r2, [r7, #4]
 800512a:	4413      	add	r3, r2
 800512c:	6818      	ldr	r0, [r3, #0]
 800512e:	7dfb      	ldrb	r3, [r7, #23]
 8005130:	009b      	lsls	r3, r3, #2
 8005132:	687a      	ldr	r2, [r7, #4]
 8005134:	18d4      	adds	r4, r2, r3
 8005136:	4913      	ldr	r1, [pc, #76]	@ (8005184 <get_accel_prod_shift+0x114>)
 8005138:	f7fb fe90 	bl	8000e5c <__aeabi_fmul>
 800513c:	4603      	mov	r3, r0
 800513e:	6023      	str	r3, [r4, #0]
        while (--shift_code[ii])
 8005140:	7dfb      	ldrb	r3, [r7, #23]
 8005142:	f103 0218 	add.w	r2, r3, #24
 8005146:	443a      	add	r2, r7
 8005148:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800514c:	3a01      	subs	r2, #1
 800514e:	b2d1      	uxtb	r1, r2
 8005150:	f103 0218 	add.w	r2, r3, #24
 8005154:	443a      	add	r2, r7
 8005156:	f802 1c0c 	strb.w	r1, [r2, #-12]
 800515a:	3318      	adds	r3, #24
 800515c:	443b      	add	r3, r7
 800515e:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d1de      	bne.n	8005124 <get_accel_prod_shift+0xb4>
    for (ii = 0; ii < 3; ii++) {
 8005166:	7dfb      	ldrb	r3, [r7, #23]
 8005168:	3301      	adds	r3, #1
 800516a:	75fb      	strb	r3, [r7, #23]
 800516c:	7dfb      	ldrb	r3, [r7, #23]
 800516e:	2b02      	cmp	r3, #2
 8005170:	d9c2      	bls.n	80050f8 <get_accel_prod_shift+0x88>
    }
    return 0;
 8005172:	2300      	movs	r3, #0
}
 8005174:	4618      	mov	r0, r3
 8005176:	371c      	adds	r7, #28
 8005178:	46bd      	mov	sp, r7
 800517a:	bd90      	pop	{r4, r7, pc}
 800517c:	20000028 	.word	0x20000028
 8005180:	3eae147b 	.word	0x3eae147b
 8005184:	3f845a1d 	.word	0x3f845a1d

08005188 <accel_self_test>:

static int accel_self_test(long *bias_regular, long *bias_st)
{
 8005188:	b580      	push	{r7, lr}
 800518a:	b08a      	sub	sp, #40	@ 0x28
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
 8005190:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 8005192:	2300      	movs	r3, #0
 8005194:	623b      	str	r3, [r7, #32]
    float st_shift[3], st_shift_cust, st_shift_var;

    get_accel_prod_shift(st_shift);
 8005196:	f107 030c 	add.w	r3, r7, #12
 800519a:	4618      	mov	r0, r3
 800519c:	f7ff ff68 	bl	8005070 <get_accel_prod_shift>
    for(jj = 0; jj < 3; jj++) {
 80051a0:	2300      	movs	r3, #0
 80051a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80051a4:	e065      	b.n	8005272 <accel_self_test+0xea>
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 80051a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051a8:	009b      	lsls	r3, r3, #2
 80051aa:	687a      	ldr	r2, [r7, #4]
 80051ac:	4413      	add	r3, r2
 80051ae:	681a      	ldr	r2, [r3, #0]
 80051b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051b2:	009b      	lsls	r3, r3, #2
 80051b4:	6839      	ldr	r1, [r7, #0]
 80051b6:	440b      	add	r3, r1
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	1ad3      	subs	r3, r2, r3
 80051bc:	2b00      	cmp	r3, #0
 80051be:	bfb8      	it	lt
 80051c0:	425b      	neglt	r3, r3
 80051c2:	4618      	mov	r0, r3
 80051c4:	f7fb fdf6 	bl	8000db4 <__aeabi_i2f>
 80051c8:	4603      	mov	r3, r0
 80051ca:	f04f 418f 	mov.w	r1, #1199570944	@ 0x47800000
 80051ce:	4618      	mov	r0, r3
 80051d0:	f7fb fef8 	bl	8000fc4 <__aeabi_fdiv>
 80051d4:	4603      	mov	r3, r0
 80051d6:	61fb      	str	r3, [r7, #28]
        if (st_shift[jj]) {
 80051d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051da:	009b      	lsls	r3, r3, #2
 80051dc:	3328      	adds	r3, #40	@ 0x28
 80051de:	443b      	add	r3, r7
 80051e0:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 80051e4:	f04f 0100 	mov.w	r1, #0
 80051e8:	4618      	mov	r0, r3
 80051ea:	f7fb ffcb 	bl	8001184 <__aeabi_fcmpeq>
 80051ee:	4603      	mov	r3, r0
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d124      	bne.n	800523e <accel_self_test+0xb6>
            st_shift_var = st_shift_cust / st_shift[jj] - 1.f;
 80051f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051f6:	009b      	lsls	r3, r3, #2
 80051f8:	3328      	adds	r3, #40	@ 0x28
 80051fa:	443b      	add	r3, r7
 80051fc:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8005200:	4619      	mov	r1, r3
 8005202:	69f8      	ldr	r0, [r7, #28]
 8005204:	f7fb fede 	bl	8000fc4 <__aeabi_fdiv>
 8005208:	4603      	mov	r3, r0
 800520a:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800520e:	4618      	mov	r0, r3
 8005210:	f7fb fd1a 	bl	8000c48 <__aeabi_fsub>
 8005214:	4603      	mov	r3, r0
 8005216:	61bb      	str	r3, [r7, #24]
            if (fabs(st_shift_var) > test.max_accel_var)
 8005218:	69bb      	ldr	r3, [r7, #24]
 800521a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800521e:	4a19      	ldr	r2, [pc, #100]	@ (8005284 <accel_self_test+0xfc>)
 8005220:	4611      	mov	r1, r2
 8005222:	4618      	mov	r0, r3
 8005224:	f7fb ffd6 	bl	80011d4 <__aeabi_fcmpgt>
 8005228:	4603      	mov	r3, r0
 800522a:	2b00      	cmp	r3, #0
 800522c:	d01e      	beq.n	800526c <accel_self_test+0xe4>
                result |= 1 << jj;
 800522e:	2201      	movs	r2, #1
 8005230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005232:	fa02 f303 	lsl.w	r3, r2, r3
 8005236:	6a3a      	ldr	r2, [r7, #32]
 8005238:	4313      	orrs	r3, r2
 800523a:	623b      	str	r3, [r7, #32]
 800523c:	e016      	b.n	800526c <accel_self_test+0xe4>
        } else if ((st_shift_cust < test.min_g) ||
 800523e:	4b12      	ldr	r3, [pc, #72]	@ (8005288 <accel_self_test+0x100>)
 8005240:	4619      	mov	r1, r3
 8005242:	69f8      	ldr	r0, [r7, #28]
 8005244:	f7fb ffa8 	bl	8001198 <__aeabi_fcmplt>
 8005248:	4603      	mov	r3, r0
 800524a:	2b00      	cmp	r3, #0
 800524c:	d107      	bne.n	800525e <accel_self_test+0xd6>
            (st_shift_cust > test.max_g))
 800524e:	4b0f      	ldr	r3, [pc, #60]	@ (800528c <accel_self_test+0x104>)
        } else if ((st_shift_cust < test.min_g) ||
 8005250:	4619      	mov	r1, r3
 8005252:	69f8      	ldr	r0, [r7, #28]
 8005254:	f7fb ffbe 	bl	80011d4 <__aeabi_fcmpgt>
 8005258:	4603      	mov	r3, r0
 800525a:	2b00      	cmp	r3, #0
 800525c:	d006      	beq.n	800526c <accel_self_test+0xe4>
            result |= 1 << jj;
 800525e:	2201      	movs	r2, #1
 8005260:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005262:	fa02 f303 	lsl.w	r3, r2, r3
 8005266:	6a3a      	ldr	r2, [r7, #32]
 8005268:	4313      	orrs	r3, r2
 800526a:	623b      	str	r3, [r7, #32]
    for(jj = 0; jj < 3; jj++) {
 800526c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800526e:	3301      	adds	r3, #1
 8005270:	627b      	str	r3, [r7, #36]	@ 0x24
 8005272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005274:	2b02      	cmp	r3, #2
 8005276:	dd96      	ble.n	80051a6 <accel_self_test+0x1e>
    }

    return result;
 8005278:	6a3b      	ldr	r3, [r7, #32]
}
 800527a:	4618      	mov	r0, r3
 800527c:	3728      	adds	r7, #40	@ 0x28
 800527e:	46bd      	mov	sp, r7
 8005280:	bd80      	pop	{r7, pc}
 8005282:	bf00      	nop
 8005284:	3e0f5c29 	.word	0x3e0f5c29
 8005288:	3e99999a 	.word	0x3e99999a
 800528c:	3f733333 	.word	0x3f733333

08005290 <gyro_self_test>:

static int gyro_self_test(long *bias_regular, long *bias_st)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b088      	sub	sp, #32
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
 8005298:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 800529a:	2300      	movs	r3, #0
 800529c:	61bb      	str	r3, [r7, #24]
    unsigned char tmp[3];
    float st_shift, st_shift_cust, st_shift_var;

    if (i2c_read(st.hw->addr, 0x0D, 3, tmp))
 800529e:	4b54      	ldr	r3, [pc, #336]	@ (80053f0 <gyro_self_test+0x160>)
 80052a0:	685b      	ldr	r3, [r3, #4]
 80052a2:	7818      	ldrb	r0, [r3, #0]
 80052a4:	f107 0308 	add.w	r3, r7, #8
 80052a8:	2203      	movs	r2, #3
 80052aa:	210d      	movs	r1, #13
 80052ac:	f7fd fc37 	bl	8002b1e <i2cRead>
 80052b0:	4603      	mov	r3, r0
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d001      	beq.n	80052ba <gyro_self_test+0x2a>
        return 0x07;
 80052b6:	2307      	movs	r3, #7
 80052b8:	e095      	b.n	80053e6 <gyro_self_test+0x156>

    tmp[0] &= 0x1F;
 80052ba:	7a3b      	ldrb	r3, [r7, #8]
 80052bc:	f003 031f 	and.w	r3, r3, #31
 80052c0:	b2db      	uxtb	r3, r3
 80052c2:	723b      	strb	r3, [r7, #8]
    tmp[1] &= 0x1F;
 80052c4:	7a7b      	ldrb	r3, [r7, #9]
 80052c6:	f003 031f 	and.w	r3, r3, #31
 80052ca:	b2db      	uxtb	r3, r3
 80052cc:	727b      	strb	r3, [r7, #9]
    tmp[2] &= 0x1F;
 80052ce:	7abb      	ldrb	r3, [r7, #10]
 80052d0:	f003 031f 	and.w	r3, r3, #31
 80052d4:	b2db      	uxtb	r3, r3
 80052d6:	72bb      	strb	r3, [r7, #10]

    for (jj = 0; jj < 3; jj++) {
 80052d8:	2300      	movs	r3, #0
 80052da:	61fb      	str	r3, [r7, #28]
 80052dc:	e07e      	b.n	80053dc <gyro_self_test+0x14c>
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 80052de:	69fb      	ldr	r3, [r7, #28]
 80052e0:	009b      	lsls	r3, r3, #2
 80052e2:	687a      	ldr	r2, [r7, #4]
 80052e4:	4413      	add	r3, r2
 80052e6:	681a      	ldr	r2, [r3, #0]
 80052e8:	69fb      	ldr	r3, [r7, #28]
 80052ea:	009b      	lsls	r3, r3, #2
 80052ec:	6839      	ldr	r1, [r7, #0]
 80052ee:	440b      	add	r3, r1
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	1ad3      	subs	r3, r2, r3
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	bfb8      	it	lt
 80052f8:	425b      	neglt	r3, r3
 80052fa:	4618      	mov	r0, r3
 80052fc:	f7fb fd5a 	bl	8000db4 <__aeabi_i2f>
 8005300:	4603      	mov	r3, r0
 8005302:	f04f 418f 	mov.w	r1, #1199570944	@ 0x47800000
 8005306:	4618      	mov	r0, r3
 8005308:	f7fb fe5c 	bl	8000fc4 <__aeabi_fdiv>
 800530c:	4603      	mov	r3, r0
 800530e:	613b      	str	r3, [r7, #16]
        if (tmp[jj]) {
 8005310:	f107 0208 	add.w	r2, r7, #8
 8005314:	69fb      	ldr	r3, [r7, #28]
 8005316:	4413      	add	r3, r2
 8005318:	781b      	ldrb	r3, [r3, #0]
 800531a:	2b00      	cmp	r3, #0
 800531c:	d044      	beq.n	80053a8 <gyro_self_test+0x118>
            st_shift = 3275.f / test.gyro_sens;
 800531e:	2383      	movs	r3, #131	@ 0x83
 8005320:	4618      	mov	r0, r3
 8005322:	f7fb fd43 	bl	8000dac <__aeabi_ui2f>
 8005326:	4603      	mov	r3, r0
 8005328:	4619      	mov	r1, r3
 800532a:	4832      	ldr	r0, [pc, #200]	@ (80053f4 <gyro_self_test+0x164>)
 800532c:	f7fb fe4a 	bl	8000fc4 <__aeabi_fdiv>
 8005330:	4603      	mov	r3, r0
 8005332:	617b      	str	r3, [r7, #20]
            while (--tmp[jj])
 8005334:	e005      	b.n	8005342 <gyro_self_test+0xb2>
                st_shift *= 1.046f;
 8005336:	4930      	ldr	r1, [pc, #192]	@ (80053f8 <gyro_self_test+0x168>)
 8005338:	6978      	ldr	r0, [r7, #20]
 800533a:	f7fb fd8f 	bl	8000e5c <__aeabi_fmul>
 800533e:	4603      	mov	r3, r0
 8005340:	617b      	str	r3, [r7, #20]
            while (--tmp[jj])
 8005342:	f107 0208 	add.w	r2, r7, #8
 8005346:	69fb      	ldr	r3, [r7, #28]
 8005348:	4413      	add	r3, r2
 800534a:	781b      	ldrb	r3, [r3, #0]
 800534c:	3b01      	subs	r3, #1
 800534e:	b2d9      	uxtb	r1, r3
 8005350:	f107 0208 	add.w	r2, r7, #8
 8005354:	69fb      	ldr	r3, [r7, #28]
 8005356:	4413      	add	r3, r2
 8005358:	460a      	mov	r2, r1
 800535a:	701a      	strb	r2, [r3, #0]
 800535c:	f107 0208 	add.w	r2, r7, #8
 8005360:	69fb      	ldr	r3, [r7, #28]
 8005362:	4413      	add	r3, r2
 8005364:	781b      	ldrb	r3, [r3, #0]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d1e5      	bne.n	8005336 <gyro_self_test+0xa6>
            st_shift_var = st_shift_cust / st_shift - 1.f;
 800536a:	6979      	ldr	r1, [r7, #20]
 800536c:	6938      	ldr	r0, [r7, #16]
 800536e:	f7fb fe29 	bl	8000fc4 <__aeabi_fdiv>
 8005372:	4603      	mov	r3, r0
 8005374:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8005378:	4618      	mov	r0, r3
 800537a:	f7fb fc65 	bl	8000c48 <__aeabi_fsub>
 800537e:	4603      	mov	r3, r0
 8005380:	60fb      	str	r3, [r7, #12]
            if (fabs(st_shift_var) > test.max_gyro_var)
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005388:	4a1c      	ldr	r2, [pc, #112]	@ (80053fc <gyro_self_test+0x16c>)
 800538a:	4611      	mov	r1, r2
 800538c:	4618      	mov	r0, r3
 800538e:	f7fb ff21 	bl	80011d4 <__aeabi_fcmpgt>
 8005392:	4603      	mov	r3, r0
 8005394:	2b00      	cmp	r3, #0
 8005396:	d01e      	beq.n	80053d6 <gyro_self_test+0x146>
                result |= 1 << jj;
 8005398:	2201      	movs	r2, #1
 800539a:	69fb      	ldr	r3, [r7, #28]
 800539c:	fa02 f303 	lsl.w	r3, r2, r3
 80053a0:	69ba      	ldr	r2, [r7, #24]
 80053a2:	4313      	orrs	r3, r2
 80053a4:	61bb      	str	r3, [r7, #24]
 80053a6:	e016      	b.n	80053d6 <gyro_self_test+0x146>
        } else if ((st_shift_cust < test.min_dps) ||
 80053a8:	4b15      	ldr	r3, [pc, #84]	@ (8005400 <gyro_self_test+0x170>)
 80053aa:	4619      	mov	r1, r3
 80053ac:	6938      	ldr	r0, [r7, #16]
 80053ae:	f7fb fef3 	bl	8001198 <__aeabi_fcmplt>
 80053b2:	4603      	mov	r3, r0
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d107      	bne.n	80053c8 <gyro_self_test+0x138>
            (st_shift_cust > test.max_dps))
 80053b8:	4b12      	ldr	r3, [pc, #72]	@ (8005404 <gyro_self_test+0x174>)
        } else if ((st_shift_cust < test.min_dps) ||
 80053ba:	4619      	mov	r1, r3
 80053bc:	6938      	ldr	r0, [r7, #16]
 80053be:	f7fb ff09 	bl	80011d4 <__aeabi_fcmpgt>
 80053c2:	4603      	mov	r3, r0
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d006      	beq.n	80053d6 <gyro_self_test+0x146>
            result |= 1 << jj;
 80053c8:	2201      	movs	r2, #1
 80053ca:	69fb      	ldr	r3, [r7, #28]
 80053cc:	fa02 f303 	lsl.w	r3, r2, r3
 80053d0:	69ba      	ldr	r2, [r7, #24]
 80053d2:	4313      	orrs	r3, r2
 80053d4:	61bb      	str	r3, [r7, #24]
    for (jj = 0; jj < 3; jj++) {
 80053d6:	69fb      	ldr	r3, [r7, #28]
 80053d8:	3301      	adds	r3, #1
 80053da:	61fb      	str	r3, [r7, #28]
 80053dc:	69fb      	ldr	r3, [r7, #28]
 80053de:	2b02      	cmp	r3, #2
 80053e0:	f77f af7d 	ble.w	80052de <gyro_self_test+0x4e>
    }
    return result;
 80053e4:	69bb      	ldr	r3, [r7, #24]
}
 80053e6:	4618      	mov	r0, r3
 80053e8:	3720      	adds	r7, #32
 80053ea:	46bd      	mov	sp, r7
 80053ec:	bd80      	pop	{r7, pc}
 80053ee:	bf00      	nop
 80053f0:	20000028 	.word	0x20000028
 80053f4:	454cb000 	.word	0x454cb000
 80053f8:	3f85e354 	.word	0x3f85e354
 80053fc:	3e0f5c29 	.word	0x3e0f5c29
 8005400:	41200000 	.word	0x41200000
 8005404:	42d20000 	.word	0x42d20000

08005408 <get_st_biases>:
}
#endif
#endif

static int get_st_biases(long *gyro, long *accel, unsigned char hw_test)
{
 8005408:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800540c:	b0b8      	sub	sp, #224	@ 0xe0
 800540e:	af00      	add	r7, sp, #0
 8005410:	f8c7 00b4 	str.w	r0, [r7, #180]	@ 0xb4
 8005414:	f8c7 10b0 	str.w	r1, [r7, #176]	@ 0xb0
 8005418:	4613      	mov	r3, r2
 800541a:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
    unsigned char data[MAX_PACKET_LENGTH];
    unsigned char packet_count, ii;
    unsigned short fifo_count;

    data[0] = 0x01;
 800541e:	2301      	movs	r3, #1
 8005420:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    data[1] = 0;
 8005424:	2300      	movs	r3, #0
 8005426:	f887 30cd 	strb.w	r3, [r7, #205]	@ 0xcd
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, data))
 800542a:	4ba5      	ldr	r3, [pc, #660]	@ (80056c0 <get_st_biases+0x2b8>)
 800542c:	685b      	ldr	r3, [r3, #4]
 800542e:	7818      	ldrb	r0, [r3, #0]
 8005430:	4ba3      	ldr	r3, [pc, #652]	@ (80056c0 <get_st_biases+0x2b8>)
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	7c99      	ldrb	r1, [r3, #18]
 8005436:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800543a:	2202      	movs	r2, #2
 800543c:	f7fd fb28 	bl	8002a90 <i2cWrite>
 8005440:	4603      	mov	r3, r0
 8005442:	2b00      	cmp	r3, #0
 8005444:	d002      	beq.n	800544c <get_st_biases+0x44>
        return -1;
 8005446:	f04f 33ff 	mov.w	r3, #4294967295
 800544a:	e351      	b.n	8005af0 <get_st_biases+0x6e8>
    delay_ms(200);
 800544c:	20c8      	movs	r0, #200	@ 0xc8
 800544e:	f7fe fd13 	bl	8003e78 <delay_ms>
    data[0] = 0;
 8005452:	2300      	movs	r3, #0
 8005454:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, data))
 8005458:	4b99      	ldr	r3, [pc, #612]	@ (80056c0 <get_st_biases+0x2b8>)
 800545a:	685b      	ldr	r3, [r3, #4]
 800545c:	7818      	ldrb	r0, [r3, #0]
 800545e:	4b98      	ldr	r3, [pc, #608]	@ (80056c0 <get_st_biases+0x2b8>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	7bd9      	ldrb	r1, [r3, #15]
 8005464:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8005468:	2201      	movs	r2, #1
 800546a:	f7fd fb11 	bl	8002a90 <i2cWrite>
 800546e:	4603      	mov	r3, r0
 8005470:	2b00      	cmp	r3, #0
 8005472:	d002      	beq.n	800547a <get_st_biases+0x72>
        return -1;
 8005474:	f04f 33ff 	mov.w	r3, #4294967295
 8005478:	e33a      	b.n	8005af0 <get_st_biases+0x6e8>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 800547a:	4b91      	ldr	r3, [pc, #580]	@ (80056c0 <get_st_biases+0x2b8>)
 800547c:	685b      	ldr	r3, [r3, #4]
 800547e:	7818      	ldrb	r0, [r3, #0]
 8005480:	4b8f      	ldr	r3, [pc, #572]	@ (80056c0 <get_st_biases+0x2b8>)
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	7959      	ldrb	r1, [r3, #5]
 8005486:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800548a:	2201      	movs	r2, #1
 800548c:	f7fd fb00 	bl	8002a90 <i2cWrite>
 8005490:	4603      	mov	r3, r0
 8005492:	2b00      	cmp	r3, #0
 8005494:	d002      	beq.n	800549c <get_st_biases+0x94>
        return -1;
 8005496:	f04f 33ff 	mov.w	r3, #4294967295
 800549a:	e329      	b.n	8005af0 <get_st_biases+0x6e8>
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 800549c:	4b88      	ldr	r3, [pc, #544]	@ (80056c0 <get_st_biases+0x2b8>)
 800549e:	685b      	ldr	r3, [r3, #4]
 80054a0:	7818      	ldrb	r0, [r3, #0]
 80054a2:	4b87      	ldr	r3, [pc, #540]	@ (80056c0 <get_st_biases+0x2b8>)
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	7c99      	ldrb	r1, [r3, #18]
 80054a8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80054ac:	2201      	movs	r2, #1
 80054ae:	f7fd faef 	bl	8002a90 <i2cWrite>
 80054b2:	4603      	mov	r3, r0
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d002      	beq.n	80054be <get_st_biases+0xb6>
        return -1;
 80054b8:	f04f 33ff 	mov.w	r3, #4294967295
 80054bc:	e318      	b.n	8005af0 <get_st_biases+0x6e8>
    if (i2c_write(st.hw->addr, st.reg->i2c_mst, 1, data))
 80054be:	4b80      	ldr	r3, [pc, #512]	@ (80056c0 <get_st_biases+0x2b8>)
 80054c0:	685b      	ldr	r3, [r3, #4]
 80054c2:	7818      	ldrb	r0, [r3, #0]
 80054c4:	4b7e      	ldr	r3, [pc, #504]	@ (80056c0 <get_st_biases+0x2b8>)
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	7dd9      	ldrb	r1, [r3, #23]
 80054ca:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80054ce:	2201      	movs	r2, #1
 80054d0:	f7fd fade 	bl	8002a90 <i2cWrite>
 80054d4:	4603      	mov	r3, r0
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d002      	beq.n	80054e0 <get_st_biases+0xd8>
        return -1;
 80054da:	f04f 33ff 	mov.w	r3, #4294967295
 80054de:	e307      	b.n	8005af0 <get_st_biases+0x6e8>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 80054e0:	4b77      	ldr	r3, [pc, #476]	@ (80056c0 <get_st_biases+0x2b8>)
 80054e2:	685b      	ldr	r3, [r3, #4]
 80054e4:	7818      	ldrb	r0, [r3, #0]
 80054e6:	4b76      	ldr	r3, [pc, #472]	@ (80056c0 <get_st_biases+0x2b8>)
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	7919      	ldrb	r1, [r3, #4]
 80054ec:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80054f0:	2201      	movs	r2, #1
 80054f2:	f7fd facd 	bl	8002a90 <i2cWrite>
 80054f6:	4603      	mov	r3, r0
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d002      	beq.n	8005502 <get_st_biases+0xfa>
        return -1;
 80054fc:	f04f 33ff 	mov.w	r3, #4294967295
 8005500:	e2f6      	b.n	8005af0 <get_st_biases+0x6e8>
    data[0] = BIT_FIFO_RST | BIT_DMP_RST;
 8005502:	230c      	movs	r3, #12
 8005504:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8005508:	4b6d      	ldr	r3, [pc, #436]	@ (80056c0 <get_st_biases+0x2b8>)
 800550a:	685b      	ldr	r3, [r3, #4]
 800550c:	7818      	ldrb	r0, [r3, #0]
 800550e:	4b6c      	ldr	r3, [pc, #432]	@ (80056c0 <get_st_biases+0x2b8>)
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	7919      	ldrb	r1, [r3, #4]
 8005514:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8005518:	2201      	movs	r2, #1
 800551a:	f7fd fab9 	bl	8002a90 <i2cWrite>
 800551e:	4603      	mov	r3, r0
 8005520:	2b00      	cmp	r3, #0
 8005522:	d002      	beq.n	800552a <get_st_biases+0x122>
        return -1;
 8005524:	f04f 33ff 	mov.w	r3, #4294967295
 8005528:	e2e2      	b.n	8005af0 <get_st_biases+0x6e8>
    delay_ms(15);
 800552a:	200f      	movs	r0, #15
 800552c:	f7fe fca4 	bl	8003e78 <delay_ms>
    data[0] = st.test->reg_lpf;
 8005530:	4b63      	ldr	r3, [pc, #396]	@ (80056c0 <get_st_biases+0x2b8>)
 8005532:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005534:	7a5b      	ldrb	r3, [r3, #9]
 8005536:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, data))
 800553a:	4b61      	ldr	r3, [pc, #388]	@ (80056c0 <get_st_biases+0x2b8>)
 800553c:	685b      	ldr	r3, [r3, #4]
 800553e:	7818      	ldrb	r0, [r3, #0]
 8005540:	4b5f      	ldr	r3, [pc, #380]	@ (80056c0 <get_st_biases+0x2b8>)
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	7899      	ldrb	r1, [r3, #2]
 8005546:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800554a:	2201      	movs	r2, #1
 800554c:	f7fd faa0 	bl	8002a90 <i2cWrite>
 8005550:	4603      	mov	r3, r0
 8005552:	2b00      	cmp	r3, #0
 8005554:	d002      	beq.n	800555c <get_st_biases+0x154>
        return -1;
 8005556:	f04f 33ff 	mov.w	r3, #4294967295
 800555a:	e2c9      	b.n	8005af0 <get_st_biases+0x6e8>
    data[0] = st.test->reg_rate_div;
 800555c:	4b58      	ldr	r3, [pc, #352]	@ (80056c0 <get_st_biases+0x2b8>)
 800555e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005560:	7a1b      	ldrb	r3, [r3, #8]
 8005562:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->rate_div, 1, data))
 8005566:	4b56      	ldr	r3, [pc, #344]	@ (80056c0 <get_st_biases+0x2b8>)
 8005568:	685b      	ldr	r3, [r3, #4]
 800556a:	7818      	ldrb	r0, [r3, #0]
 800556c:	4b54      	ldr	r3, [pc, #336]	@ (80056c0 <get_st_biases+0x2b8>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	7859      	ldrb	r1, [r3, #1]
 8005572:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8005576:	2201      	movs	r2, #1
 8005578:	f7fd fa8a 	bl	8002a90 <i2cWrite>
 800557c:	4603      	mov	r3, r0
 800557e:	2b00      	cmp	r3, #0
 8005580:	d002      	beq.n	8005588 <get_st_biases+0x180>
        return -1;
 8005582:	f04f 33ff 	mov.w	r3, #4294967295
 8005586:	e2b3      	b.n	8005af0 <get_st_biases+0x6e8>
    if (hw_test)
 8005588:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 800558c:	2b00      	cmp	r3, #0
 800558e:	d008      	beq.n	80055a2 <get_st_biases+0x19a>
        data[0] = st.test->reg_gyro_fsr | 0xE0;
 8005590:	4b4b      	ldr	r3, [pc, #300]	@ (80056c0 <get_st_biases+0x2b8>)
 8005592:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005594:	7a9b      	ldrb	r3, [r3, #10]
 8005596:	f063 031f 	orn	r3, r3, #31
 800559a:	b2db      	uxtb	r3, r3
 800559c:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
 80055a0:	e004      	b.n	80055ac <get_st_biases+0x1a4>
    else
        data[0] = st.test->reg_gyro_fsr;
 80055a2:	4b47      	ldr	r3, [pc, #284]	@ (80056c0 <get_st_biases+0x2b8>)
 80055a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055a6:	7a9b      	ldrb	r3, [r3, #10]
 80055a8:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, data))
 80055ac:	4b44      	ldr	r3, [pc, #272]	@ (80056c0 <get_st_biases+0x2b8>)
 80055ae:	685b      	ldr	r3, [r3, #4]
 80055b0:	7818      	ldrb	r0, [r3, #0]
 80055b2:	4b43      	ldr	r3, [pc, #268]	@ (80056c0 <get_st_biases+0x2b8>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	7999      	ldrb	r1, [r3, #6]
 80055b8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80055bc:	2201      	movs	r2, #1
 80055be:	f7fd fa67 	bl	8002a90 <i2cWrite>
 80055c2:	4603      	mov	r3, r0
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d002      	beq.n	80055ce <get_st_biases+0x1c6>
        return -1;
 80055c8:	f04f 33ff 	mov.w	r3, #4294967295
 80055cc:	e290      	b.n	8005af0 <get_st_biases+0x6e8>

    if (hw_test)
 80055ce:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d008      	beq.n	80055e8 <get_st_biases+0x1e0>
        data[0] = st.test->reg_accel_fsr | 0xE0;
 80055d6:	4b3a      	ldr	r3, [pc, #232]	@ (80056c0 <get_st_biases+0x2b8>)
 80055d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055da:	7adb      	ldrb	r3, [r3, #11]
 80055dc:	f063 031f 	orn	r3, r3, #31
 80055e0:	b2db      	uxtb	r3, r3
 80055e2:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
 80055e6:	e002      	b.n	80055ee <get_st_biases+0x1e6>
    else
        data[0] = test.reg_accel_fsr;
 80055e8:	2318      	movs	r3, #24
 80055ea:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, data))
 80055ee:	4b34      	ldr	r3, [pc, #208]	@ (80056c0 <get_st_biases+0x2b8>)
 80055f0:	685b      	ldr	r3, [r3, #4]
 80055f2:	7818      	ldrb	r0, [r3, #0]
 80055f4:	4b32      	ldr	r3, [pc, #200]	@ (80056c0 <get_st_biases+0x2b8>)
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	79d9      	ldrb	r1, [r3, #7]
 80055fa:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80055fe:	2201      	movs	r2, #1
 8005600:	f7fd fa46 	bl	8002a90 <i2cWrite>
 8005604:	4603      	mov	r3, r0
 8005606:	2b00      	cmp	r3, #0
 8005608:	d002      	beq.n	8005610 <get_st_biases+0x208>
        return -1;
 800560a:	f04f 33ff 	mov.w	r3, #4294967295
 800560e:	e26f      	b.n	8005af0 <get_st_biases+0x6e8>
    if (hw_test)
 8005610:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8005614:	2b00      	cmp	r3, #0
 8005616:	d002      	beq.n	800561e <get_st_biases+0x216>
        delay_ms(200);
 8005618:	20c8      	movs	r0, #200	@ 0xc8
 800561a:	f7fe fc2d 	bl	8003e78 <delay_ms>

    /* Fill FIFO for test.wait_ms milliseconds. */
    data[0] = BIT_FIFO_EN;
 800561e:	2340      	movs	r3, #64	@ 0x40
 8005620:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8005624:	4b26      	ldr	r3, [pc, #152]	@ (80056c0 <get_st_biases+0x2b8>)
 8005626:	685b      	ldr	r3, [r3, #4]
 8005628:	7818      	ldrb	r0, [r3, #0]
 800562a:	4b25      	ldr	r3, [pc, #148]	@ (80056c0 <get_st_biases+0x2b8>)
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	7919      	ldrb	r1, [r3, #4]
 8005630:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8005634:	2201      	movs	r2, #1
 8005636:	f7fd fa2b 	bl	8002a90 <i2cWrite>
 800563a:	4603      	mov	r3, r0
 800563c:	2b00      	cmp	r3, #0
 800563e:	d002      	beq.n	8005646 <get_st_biases+0x23e>
        return -1;
 8005640:	f04f 33ff 	mov.w	r3, #4294967295
 8005644:	e254      	b.n	8005af0 <get_st_biases+0x6e8>

    data[0] = INV_XYZ_GYRO | INV_XYZ_ACCEL;
 8005646:	2378      	movs	r3, #120	@ 0x78
 8005648:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 800564c:	4b1c      	ldr	r3, [pc, #112]	@ (80056c0 <get_st_biases+0x2b8>)
 800564e:	685b      	ldr	r3, [r3, #4]
 8005650:	7818      	ldrb	r0, [r3, #0]
 8005652:	4b1b      	ldr	r3, [pc, #108]	@ (80056c0 <get_st_biases+0x2b8>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	7959      	ldrb	r1, [r3, #5]
 8005658:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800565c:	2201      	movs	r2, #1
 800565e:	f7fd fa17 	bl	8002a90 <i2cWrite>
 8005662:	4603      	mov	r3, r0
 8005664:	2b00      	cmp	r3, #0
 8005666:	d002      	beq.n	800566e <get_st_biases+0x266>
        return -1;
 8005668:	f04f 33ff 	mov.w	r3, #4294967295
 800566c:	e240      	b.n	8005af0 <get_st_biases+0x6e8>
    delay_ms(test.wait_ms);
 800566e:	2332      	movs	r3, #50	@ 0x32
 8005670:	4618      	mov	r0, r3
 8005672:	f7fe fc01 	bl	8003e78 <delay_ms>
    data[0] = 0;
 8005676:	2300      	movs	r3, #0
 8005678:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 800567c:	4b10      	ldr	r3, [pc, #64]	@ (80056c0 <get_st_biases+0x2b8>)
 800567e:	685b      	ldr	r3, [r3, #4]
 8005680:	7818      	ldrb	r0, [r3, #0]
 8005682:	4b0f      	ldr	r3, [pc, #60]	@ (80056c0 <get_st_biases+0x2b8>)
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	7959      	ldrb	r1, [r3, #5]
 8005688:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800568c:	2201      	movs	r2, #1
 800568e:	f7fd f9ff 	bl	8002a90 <i2cWrite>
 8005692:	4603      	mov	r3, r0
 8005694:	2b00      	cmp	r3, #0
 8005696:	d002      	beq.n	800569e <get_st_biases+0x296>
        return -1;
 8005698:	f04f 33ff 	mov.w	r3, #4294967295
 800569c:	e228      	b.n	8005af0 <get_st_biases+0x6e8>

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, data))
 800569e:	4b08      	ldr	r3, [pc, #32]	@ (80056c0 <get_st_biases+0x2b8>)
 80056a0:	685b      	ldr	r3, [r3, #4]
 80056a2:	7818      	ldrb	r0, [r3, #0]
 80056a4:	4b06      	ldr	r3, [pc, #24]	@ (80056c0 <get_st_biases+0x2b8>)
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	7a99      	ldrb	r1, [r3, #10]
 80056aa:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80056ae:	2202      	movs	r2, #2
 80056b0:	f7fd fa35 	bl	8002b1e <i2cRead>
 80056b4:	4603      	mov	r3, r0
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d004      	beq.n	80056c4 <get_st_biases+0x2bc>
        return -1;
 80056ba:	f04f 33ff 	mov.w	r3, #4294967295
 80056be:	e217      	b.n	8005af0 <get_st_biases+0x6e8>
 80056c0:	20000028 	.word	0x20000028

    fifo_count = (data[0] << 8) | data[1];
 80056c4:	f897 30cc 	ldrb.w	r3, [r7, #204]	@ 0xcc
 80056c8:	b21b      	sxth	r3, r3
 80056ca:	021b      	lsls	r3, r3, #8
 80056cc:	b21a      	sxth	r2, r3
 80056ce:	f897 30cd 	ldrb.w	r3, [r7, #205]	@ 0xcd
 80056d2:	b21b      	sxth	r3, r3
 80056d4:	4313      	orrs	r3, r2
 80056d6:	b21b      	sxth	r3, r3
 80056d8:	f8a7 30dc 	strh.w	r3, [r7, #220]	@ 0xdc
    packet_count = fifo_count / MAX_PACKET_LENGTH;
 80056dc:	f8b7 20dc 	ldrh.w	r2, [r7, #220]	@ 0xdc
 80056e0:	4b1c      	ldr	r3, [pc, #112]	@ (8005754 <get_st_biases+0x34c>)
 80056e2:	fba3 2302 	umull	r2, r3, r3, r2
 80056e6:	08db      	lsrs	r3, r3, #3
 80056e8:	b29b      	uxth	r3, r3
 80056ea:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
    gyro[0] = gyro[1] = gyro[2] = 0;
 80056ee:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80056f2:	f103 0108 	add.w	r1, r3, #8
 80056f6:	2300      	movs	r3, #0
 80056f8:	600b      	str	r3, [r1, #0]
 80056fa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80056fe:	1d1a      	adds	r2, r3, #4
 8005700:	680b      	ldr	r3, [r1, #0]
 8005702:	6013      	str	r3, [r2, #0]
 8005704:	6812      	ldr	r2, [r2, #0]
 8005706:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800570a:	601a      	str	r2, [r3, #0]
    accel[0] = accel[1] = accel[2] = 0;
 800570c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005710:	f103 0108 	add.w	r1, r3, #8
 8005714:	2300      	movs	r3, #0
 8005716:	600b      	str	r3, [r1, #0]
 8005718:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800571c:	1d1a      	adds	r2, r3, #4
 800571e:	680b      	ldr	r3, [r1, #0]
 8005720:	6013      	str	r3, [r2, #0]
 8005722:	6812      	ldr	r2, [r2, #0]
 8005724:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005728:	601a      	str	r2, [r3, #0]

    for (ii = 0; ii < packet_count; ii++) {
 800572a:	2300      	movs	r3, #0
 800572c:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 8005730:	e0a5      	b.n	800587e <get_st_biases+0x476>
        short accel_cur[3], gyro_cur[3];
        if (i2c_read(st.hw->addr, st.reg->fifo_r_w, MAX_PACKET_LENGTH, data))
 8005732:	4b09      	ldr	r3, [pc, #36]	@ (8005758 <get_st_biases+0x350>)
 8005734:	685b      	ldr	r3, [r3, #4]
 8005736:	7818      	ldrb	r0, [r3, #0]
 8005738:	4b07      	ldr	r3, [pc, #28]	@ (8005758 <get_st_biases+0x350>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	7ad9      	ldrb	r1, [r3, #11]
 800573e:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8005742:	220c      	movs	r2, #12
 8005744:	f7fd f9eb 	bl	8002b1e <i2cRead>
 8005748:	4603      	mov	r3, r0
 800574a:	2b00      	cmp	r3, #0
 800574c:	d006      	beq.n	800575c <get_st_biases+0x354>
            return -1;
 800574e:	f04f 33ff 	mov.w	r3, #4294967295
 8005752:	e1cd      	b.n	8005af0 <get_st_biases+0x6e8>
 8005754:	aaaaaaab 	.word	0xaaaaaaab
 8005758:	20000028 	.word	0x20000028
        accel_cur[0] = ((short)data[0] << 8) | data[1];
 800575c:	f897 30cc 	ldrb.w	r3, [r7, #204]	@ 0xcc
 8005760:	b21b      	sxth	r3, r3
 8005762:	021b      	lsls	r3, r3, #8
 8005764:	b21a      	sxth	r2, r3
 8005766:	f897 30cd 	ldrb.w	r3, [r7, #205]	@ 0xcd
 800576a:	b21b      	sxth	r3, r3
 800576c:	4313      	orrs	r3, r2
 800576e:	b21b      	sxth	r3, r3
 8005770:	f8a7 30c4 	strh.w	r3, [r7, #196]	@ 0xc4
        accel_cur[1] = ((short)data[2] << 8) | data[3];
 8005774:	f897 30ce 	ldrb.w	r3, [r7, #206]	@ 0xce
 8005778:	b21b      	sxth	r3, r3
 800577a:	021b      	lsls	r3, r3, #8
 800577c:	b21a      	sxth	r2, r3
 800577e:	f897 30cf 	ldrb.w	r3, [r7, #207]	@ 0xcf
 8005782:	b21b      	sxth	r3, r3
 8005784:	4313      	orrs	r3, r2
 8005786:	b21b      	sxth	r3, r3
 8005788:	f8a7 30c6 	strh.w	r3, [r7, #198]	@ 0xc6
        accel_cur[2] = ((short)data[4] << 8) | data[5];
 800578c:	f897 30d0 	ldrb.w	r3, [r7, #208]	@ 0xd0
 8005790:	b21b      	sxth	r3, r3
 8005792:	021b      	lsls	r3, r3, #8
 8005794:	b21a      	sxth	r2, r3
 8005796:	f897 30d1 	ldrb.w	r3, [r7, #209]	@ 0xd1
 800579a:	b21b      	sxth	r3, r3
 800579c:	4313      	orrs	r3, r2
 800579e:	b21b      	sxth	r3, r3
 80057a0:	f8a7 30c8 	strh.w	r3, [r7, #200]	@ 0xc8
        accel[0] += (long)accel_cur[0];
 80057a4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80057a8:	681a      	ldr	r2, [r3, #0]
 80057aa:	f9b7 30c4 	ldrsh.w	r3, [r7, #196]	@ 0xc4
 80057ae:	441a      	add	r2, r3
 80057b0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80057b4:	601a      	str	r2, [r3, #0]
        accel[1] += (long)accel_cur[1];
 80057b6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80057ba:	3304      	adds	r3, #4
 80057bc:	6819      	ldr	r1, [r3, #0]
 80057be:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	@ 0xc6
 80057c2:	4618      	mov	r0, r3
 80057c4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80057c8:	1d1a      	adds	r2, r3, #4
 80057ca:	180b      	adds	r3, r1, r0
 80057cc:	6013      	str	r3, [r2, #0]
        accel[2] += (long)accel_cur[2];
 80057ce:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80057d2:	3308      	adds	r3, #8
 80057d4:	6819      	ldr	r1, [r3, #0]
 80057d6:	f9b7 30c8 	ldrsh.w	r3, [r7, #200]	@ 0xc8
 80057da:	4618      	mov	r0, r3
 80057dc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80057e0:	f103 0208 	add.w	r2, r3, #8
 80057e4:	180b      	adds	r3, r1, r0
 80057e6:	6013      	str	r3, [r2, #0]
        gyro_cur[0] = (((short)data[6] << 8) | data[7]);
 80057e8:	f897 30d2 	ldrb.w	r3, [r7, #210]	@ 0xd2
 80057ec:	b21b      	sxth	r3, r3
 80057ee:	021b      	lsls	r3, r3, #8
 80057f0:	b21a      	sxth	r2, r3
 80057f2:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80057f6:	b21b      	sxth	r3, r3
 80057f8:	4313      	orrs	r3, r2
 80057fa:	b21b      	sxth	r3, r3
 80057fc:	f8a7 30bc 	strh.w	r3, [r7, #188]	@ 0xbc
        gyro_cur[1] = (((short)data[8] << 8) | data[9]);
 8005800:	f897 30d4 	ldrb.w	r3, [r7, #212]	@ 0xd4
 8005804:	b21b      	sxth	r3, r3
 8005806:	021b      	lsls	r3, r3, #8
 8005808:	b21a      	sxth	r2, r3
 800580a:	f897 30d5 	ldrb.w	r3, [r7, #213]	@ 0xd5
 800580e:	b21b      	sxth	r3, r3
 8005810:	4313      	orrs	r3, r2
 8005812:	b21b      	sxth	r3, r3
 8005814:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
        gyro_cur[2] = (((short)data[10] << 8) | data[11]);
 8005818:	f897 30d6 	ldrb.w	r3, [r7, #214]	@ 0xd6
 800581c:	b21b      	sxth	r3, r3
 800581e:	021b      	lsls	r3, r3, #8
 8005820:	b21a      	sxth	r2, r3
 8005822:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
 8005826:	b21b      	sxth	r3, r3
 8005828:	4313      	orrs	r3, r2
 800582a:	b21b      	sxth	r3, r3
 800582c:	f8a7 30c0 	strh.w	r3, [r7, #192]	@ 0xc0
        gyro[0] += (long)gyro_cur[0];
 8005830:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005834:	681a      	ldr	r2, [r3, #0]
 8005836:	f9b7 30bc 	ldrsh.w	r3, [r7, #188]	@ 0xbc
 800583a:	441a      	add	r2, r3
 800583c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005840:	601a      	str	r2, [r3, #0]
        gyro[1] += (long)gyro_cur[1];
 8005842:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005846:	3304      	adds	r3, #4
 8005848:	6819      	ldr	r1, [r3, #0]
 800584a:	f9b7 30be 	ldrsh.w	r3, [r7, #190]	@ 0xbe
 800584e:	4618      	mov	r0, r3
 8005850:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005854:	1d1a      	adds	r2, r3, #4
 8005856:	180b      	adds	r3, r1, r0
 8005858:	6013      	str	r3, [r2, #0]
        gyro[2] += (long)gyro_cur[2];
 800585a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800585e:	3308      	adds	r3, #8
 8005860:	6819      	ldr	r1, [r3, #0]
 8005862:	f9b7 30c0 	ldrsh.w	r3, [r7, #192]	@ 0xc0
 8005866:	4618      	mov	r0, r3
 8005868:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800586c:	f103 0208 	add.w	r2, r3, #8
 8005870:	180b      	adds	r3, r1, r0
 8005872:	6013      	str	r3, [r2, #0]
    for (ii = 0; ii < packet_count; ii++) {
 8005874:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
 8005878:	3301      	adds	r3, #1
 800587a:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 800587e:	f897 20df 	ldrb.w	r2, [r7, #223]	@ 0xdf
 8005882:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005886:	429a      	cmp	r2, r3
 8005888:	f4ff af53 	bcc.w	8005732 <get_st_biases+0x32a>
            packet_count);
        /* Don't remove gravity! */
        accel[2] -= 65536L;
    }
#else
    gyro[0] = (long)(((long long)gyro[0]<<16) / test.gyro_sens / packet_count);
 800588c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	17da      	asrs	r2, r3, #31
 8005894:	461c      	mov	r4, r3
 8005896:	4615      	mov	r5, r2
 8005898:	1423      	asrs	r3, r4, #16
 800589a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800589e:	0423      	lsls	r3, r4, #16
 80058a0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80058a4:	2283      	movs	r2, #131	@ 0x83
 80058a6:	2300      	movs	r3, #0
 80058a8:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 80058ac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80058b0:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 80058b4:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 80058b8:	f7fb fcdc 	bl	8001274 <__aeabi_ldivmod>
 80058bc:	4602      	mov	r2, r0
 80058be:	460b      	mov	r3, r1
 80058c0:	4610      	mov	r0, r2
 80058c2:	4619      	mov	r1, r3
 80058c4:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80058c8:	2200      	movs	r2, #0
 80058ca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80058ce:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80058d2:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 80058d6:	f7fb fccd 	bl	8001274 <__aeabi_ldivmod>
 80058da:	4602      	mov	r2, r0
 80058dc:	460b      	mov	r3, r1
 80058de:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80058e2:	601a      	str	r2, [r3, #0]
    gyro[1] = (long)(((long long)gyro[1]<<16) / test.gyro_sens / packet_count);
 80058e4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80058e8:	3304      	adds	r3, #4
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	17da      	asrs	r2, r3, #31
 80058ee:	4698      	mov	r8, r3
 80058f0:	4691      	mov	r9, r2
 80058f2:	ea4f 4328 	mov.w	r3, r8, asr #16
 80058f6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80058fa:	ea4f 4308 	mov.w	r3, r8, lsl #16
 80058fe:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005902:	2283      	movs	r2, #131	@ 0x83
 8005904:	2300      	movs	r3, #0
 8005906:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800590a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800590e:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8005912:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 8005916:	f7fb fcad 	bl	8001274 <__aeabi_ldivmod>
 800591a:	4602      	mov	r2, r0
 800591c:	460b      	mov	r3, r1
 800591e:	4610      	mov	r0, r2
 8005920:	4619      	mov	r1, r3
 8005922:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005926:	2200      	movs	r2, #0
 8005928:	67bb      	str	r3, [r7, #120]	@ 0x78
 800592a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800592c:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8005930:	f7fb fca0 	bl	8001274 <__aeabi_ldivmod>
 8005934:	4602      	mov	r2, r0
 8005936:	460b      	mov	r3, r1
 8005938:	4610      	mov	r0, r2
 800593a:	4619      	mov	r1, r3
 800593c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005940:	1d1a      	adds	r2, r3, #4
 8005942:	4603      	mov	r3, r0
 8005944:	6013      	str	r3, [r2, #0]
    gyro[2] = (long)(((long long)gyro[2]<<16) / test.gyro_sens / packet_count);
 8005946:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800594a:	3308      	adds	r3, #8
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	17da      	asrs	r2, r3, #31
 8005950:	469a      	mov	sl, r3
 8005952:	4693      	mov	fp, r2
 8005954:	ea4f 432a 	mov.w	r3, sl, asr #16
 8005958:	677b      	str	r3, [r7, #116]	@ 0x74
 800595a:	ea4f 430a 	mov.w	r3, sl, lsl #16
 800595e:	673b      	str	r3, [r7, #112]	@ 0x70
 8005960:	2283      	movs	r2, #131	@ 0x83
 8005962:	2300      	movs	r3, #0
 8005964:	66ba      	str	r2, [r7, #104]	@ 0x68
 8005966:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005968:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 800596c:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8005970:	f7fb fc80 	bl	8001274 <__aeabi_ldivmod>
 8005974:	4602      	mov	r2, r0
 8005976:	460b      	mov	r3, r1
 8005978:	4610      	mov	r0, r2
 800597a:	4619      	mov	r1, r3
 800597c:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005980:	2200      	movs	r2, #0
 8005982:	663b      	str	r3, [r7, #96]	@ 0x60
 8005984:	667a      	str	r2, [r7, #100]	@ 0x64
 8005986:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 800598a:	f7fb fc73 	bl	8001274 <__aeabi_ldivmod>
 800598e:	4602      	mov	r2, r0
 8005990:	460b      	mov	r3, r1
 8005992:	4610      	mov	r0, r2
 8005994:	4619      	mov	r1, r3
 8005996:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800599a:	f103 0208 	add.w	r2, r3, #8
 800599e:	4603      	mov	r3, r0
 80059a0:	6013      	str	r3, [r2, #0]
    accel[0] = (long)(((long long)accel[0]<<16) / test.accel_sens /
 80059a2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	17da      	asrs	r2, r3, #31
 80059aa:	65bb      	str	r3, [r7, #88]	@ 0x58
 80059ac:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80059ae:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80059b2:	460b      	mov	r3, r1
 80059b4:	141b      	asrs	r3, r3, #16
 80059b6:	657b      	str	r3, [r7, #84]	@ 0x54
 80059b8:	460b      	mov	r3, r1
 80059ba:	041b      	lsls	r3, r3, #16
 80059bc:	653b      	str	r3, [r7, #80]	@ 0x50
 80059be:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80059c2:	2300      	movs	r3, #0
 80059c4:	64ba      	str	r2, [r7, #72]	@ 0x48
 80059c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80059c8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80059cc:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 80059d0:	f7fb fc50 	bl	8001274 <__aeabi_ldivmod>
 80059d4:	4602      	mov	r2, r0
 80059d6:	460b      	mov	r3, r1
 80059d8:	4610      	mov	r0, r2
 80059da:	4619      	mov	r1, r3
 80059dc:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80059e0:	2200      	movs	r2, #0
 80059e2:	643b      	str	r3, [r7, #64]	@ 0x40
 80059e4:	647a      	str	r2, [r7, #68]	@ 0x44
 80059e6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80059ea:	f7fb fc43 	bl	8001274 <__aeabi_ldivmod>
 80059ee:	4602      	mov	r2, r0
 80059f0:	460b      	mov	r3, r1
 80059f2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80059f6:	601a      	str	r2, [r3, #0]
        packet_count);
    accel[1] = (long)(((long long)accel[1]<<16) / test.accel_sens /
 80059f8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80059fc:	3304      	adds	r3, #4
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	17da      	asrs	r2, r3, #31
 8005a02:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005a04:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005a06:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005a0a:	460b      	mov	r3, r1
 8005a0c:	141b      	asrs	r3, r3, #16
 8005a0e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a10:	460b      	mov	r3, r1
 8005a12:	041b      	lsls	r3, r3, #16
 8005a14:	633b      	str	r3, [r7, #48]	@ 0x30
 8005a16:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005a1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005a20:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005a24:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8005a28:	f7fb fc24 	bl	8001274 <__aeabi_ldivmod>
 8005a2c:	4602      	mov	r2, r0
 8005a2e:	460b      	mov	r3, r1
 8005a30:	4610      	mov	r0, r2
 8005a32:	4619      	mov	r1, r3
 8005a34:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005a38:	2200      	movs	r2, #0
 8005a3a:	623b      	str	r3, [r7, #32]
 8005a3c:	627a      	str	r2, [r7, #36]	@ 0x24
 8005a3e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005a42:	f7fb fc17 	bl	8001274 <__aeabi_ldivmod>
 8005a46:	4602      	mov	r2, r0
 8005a48:	460b      	mov	r3, r1
 8005a4a:	4610      	mov	r0, r2
 8005a4c:	4619      	mov	r1, r3
 8005a4e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005a52:	3304      	adds	r3, #4
 8005a54:	4602      	mov	r2, r0
 8005a56:	601a      	str	r2, [r3, #0]
        packet_count);
    accel[2] = (long)(((long long)accel[2]<<16) / test.accel_sens /
 8005a58:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005a5c:	3308      	adds	r3, #8
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	17da      	asrs	r2, r3, #31
 8005a62:	61bb      	str	r3, [r7, #24]
 8005a64:	61fa      	str	r2, [r7, #28]
 8005a66:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005a6a:	460b      	mov	r3, r1
 8005a6c:	141b      	asrs	r3, r3, #16
 8005a6e:	617b      	str	r3, [r7, #20]
 8005a70:	460b      	mov	r3, r1
 8005a72:	041b      	lsls	r3, r3, #16
 8005a74:	613b      	str	r3, [r7, #16]
 8005a76:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	60ba      	str	r2, [r7, #8]
 8005a7e:	60fb      	str	r3, [r7, #12]
 8005a80:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005a84:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005a88:	f7fb fbf4 	bl	8001274 <__aeabi_ldivmod>
 8005a8c:	4602      	mov	r2, r0
 8005a8e:	460b      	mov	r3, r1
 8005a90:	4610      	mov	r0, r2
 8005a92:	4619      	mov	r1, r3
 8005a94:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005a98:	2200      	movs	r2, #0
 8005a9a:	603b      	str	r3, [r7, #0]
 8005a9c:	607a      	str	r2, [r7, #4]
 8005a9e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005aa2:	f7fb fbe7 	bl	8001274 <__aeabi_ldivmod>
 8005aa6:	4602      	mov	r2, r0
 8005aa8:	460b      	mov	r3, r1
 8005aaa:	4610      	mov	r0, r2
 8005aac:	4619      	mov	r1, r3
 8005aae:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005ab2:	3308      	adds	r3, #8
 8005ab4:	4602      	mov	r2, r0
 8005ab6:	601a      	str	r2, [r3, #0]
        packet_count);
    /* Don't remove gravity! */
    if (accel[2] > 0L)
 8005ab8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005abc:	3308      	adds	r3, #8
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	dd0a      	ble.n	8005ada <get_st_biases+0x6d2>
        accel[2] -= 65536L;
 8005ac4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005ac8:	3308      	adds	r3, #8
 8005aca:	681a      	ldr	r2, [r3, #0]
 8005acc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005ad0:	3308      	adds	r3, #8
 8005ad2:	f5a2 3280 	sub.w	r2, r2, #65536	@ 0x10000
 8005ad6:	601a      	str	r2, [r3, #0]
 8005ad8:	e009      	b.n	8005aee <get_st_biases+0x6e6>
    else
        accel[2] += 65536L;
 8005ada:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005ade:	3308      	adds	r3, #8
 8005ae0:	681a      	ldr	r2, [r3, #0]
 8005ae2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005ae6:	3308      	adds	r3, #8
 8005ae8:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
 8005aec:	601a      	str	r2, [r3, #0]
#endif

    return 0;
 8005aee:	2300      	movs	r3, #0
}
 8005af0:	4618      	mov	r0, r3
 8005af2:	37e0      	adds	r7, #224	@ 0xe0
 8005af4:	46bd      	mov	sp, r7
 8005af6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005afa:	bf00      	nop

08005afc <mpu_run_self_test>:
 *  @param[out] gyro        Gyro biases in q16 format.
 *  @param[out] accel       Accel biases (if applicable) in q16 format.
 *  @return     Result mask (see above).
 */
int mpu_run_self_test(long *gyro, long *accel)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b08e      	sub	sp, #56	@ 0x38
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
 8005b04:	6039      	str	r1, [r7, #0]
#ifdef MPU6050
    const unsigned char tries = 2;
 8005b06:	2302      	movs	r3, #2
 8005b08:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    int result;
    unsigned char accel_fsr, fifo_sensors, sensors_on;
    unsigned short gyro_fsr, sample_rate, lpf;
    unsigned char dmp_was_on;

    if (st.chip_cfg.dmp_on) {
 8005b0c:	4b64      	ldr	r3, [pc, #400]	@ (8005ca0 <mpu_run_self_test+0x1a4>)
 8005b0e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d006      	beq.n	8005b24 <mpu_run_self_test+0x28>
        mpu_set_dmp_state(0);
 8005b16:	2000      	movs	r0, #0
 8005b18:	f000 f9e6 	bl	8005ee8 <mpu_set_dmp_state>
        dmp_was_on = 1;
 8005b1c:	2301      	movs	r3, #1
 8005b1e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8005b22:	e002      	b.n	8005b2a <mpu_run_self_test+0x2e>
    } else
        dmp_was_on = 0;
 8005b24:	2300      	movs	r3, #0
 8005b26:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Get initial settings. */
    mpu_get_gyro_fsr(&gyro_fsr);
 8005b2a:	f107 030c 	add.w	r3, r7, #12
 8005b2e:	4618      	mov	r0, r3
 8005b30:	f7fe fd84 	bl	800463c <mpu_get_gyro_fsr>
    mpu_get_accel_fsr(&accel_fsr);
 8005b34:	f107 030f 	add.w	r3, r7, #15
 8005b38:	4618      	mov	r0, r3
 8005b3a:	f7fe fe07 	bl	800474c <mpu_get_accel_fsr>
    mpu_get_lpf(&lpf);
 8005b3e:	f107 0308 	add.w	r3, r7, #8
 8005b42:	4618      	mov	r0, r3
 8005b44:	f7fe fea4 	bl	8004890 <mpu_get_lpf>
    mpu_get_sample_rate(&sample_rate);
 8005b48:	f107 030a 	add.w	r3, r7, #10
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	f7fe ff29 	bl	80049a4 <mpu_get_sample_rate>
    sensors_on = st.chip_cfg.sensors;
 8005b52:	4b53      	ldr	r3, [pc, #332]	@ (8005ca0 <mpu_run_self_test+0x1a4>)
 8005b54:	7a9b      	ldrb	r3, [r3, #10]
 8005b56:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    mpu_get_fifo_config(&fifo_sensors);
 8005b5a:	f107 030e 	add.w	r3, r7, #14
 8005b5e:	4618      	mov	r0, r3
 8005b60:	f7ff f814 	bl	8004b8c <mpu_get_fifo_config>

    /* For older chips, the self-test will be different. */
#if defined MPU6050
    for (ii = 0; ii < tries; ii++)
 8005b64:	2300      	movs	r3, #0
 8005b66:	637b      	str	r3, [r7, #52]	@ 0x34
 8005b68:	e00a      	b.n	8005b80 <mpu_run_self_test+0x84>
        if (!get_st_biases(gyro, accel, 0))
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	6839      	ldr	r1, [r7, #0]
 8005b6e:	6878      	ldr	r0, [r7, #4]
 8005b70:	f7ff fc4a 	bl	8005408 <get_st_biases>
 8005b74:	4603      	mov	r3, r0
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d008      	beq.n	8005b8c <mpu_run_self_test+0x90>
    for (ii = 0; ii < tries; ii++)
 8005b7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b7c:	3301      	adds	r3, #1
 8005b7e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005b80:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005b84:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005b86:	429a      	cmp	r2, r3
 8005b88:	dbef      	blt.n	8005b6a <mpu_run_self_test+0x6e>
 8005b8a:	e000      	b.n	8005b8e <mpu_run_self_test+0x92>
            break;
 8005b8c:	bf00      	nop
    if (ii == tries) {
 8005b8e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005b92:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005b94:	429a      	cmp	r2, r3
 8005b96:	d102      	bne.n	8005b9e <mpu_run_self_test+0xa2>
        /* If we reach this point, we most likely encountered an I2C error.
         * We'll just report an error for all three sensors.
         */
        result = 0;
 8005b98:	2300      	movs	r3, #0
 8005b9a:	633b      	str	r3, [r7, #48]	@ 0x30
        goto restore;
 8005b9c:	e045      	b.n	8005c2a <mpu_run_self_test+0x12e>
    }
    for (ii = 0; ii < tries; ii++)
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ba2:	e00d      	b.n	8005bc0 <mpu_run_self_test+0xc4>
        if (!get_st_biases(gyro_st, accel_st, 1))
 8005ba4:	f107 0110 	add.w	r1, r7, #16
 8005ba8:	f107 031c 	add.w	r3, r7, #28
 8005bac:	2201      	movs	r2, #1
 8005bae:	4618      	mov	r0, r3
 8005bb0:	f7ff fc2a 	bl	8005408 <get_st_biases>
 8005bb4:	4603      	mov	r3, r0
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d008      	beq.n	8005bcc <mpu_run_self_test+0xd0>
    for (ii = 0; ii < tries; ii++)
 8005bba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bbc:	3301      	adds	r3, #1
 8005bbe:	637b      	str	r3, [r7, #52]	@ 0x34
 8005bc0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005bc4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005bc6:	429a      	cmp	r2, r3
 8005bc8:	dbec      	blt.n	8005ba4 <mpu_run_self_test+0xa8>
 8005bca:	e000      	b.n	8005bce <mpu_run_self_test+0xd2>
            break;
 8005bcc:	bf00      	nop
    if (ii == tries) {
 8005bce:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005bd2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005bd4:	429a      	cmp	r2, r3
 8005bd6:	d102      	bne.n	8005bde <mpu_run_self_test+0xe2>
        /* Again, probably an I2C error. */
        result = 0;
 8005bd8:	2300      	movs	r3, #0
 8005bda:	633b      	str	r3, [r7, #48]	@ 0x30
        goto restore;
 8005bdc:	e025      	b.n	8005c2a <mpu_run_self_test+0x12e>
    }
    accel_result = accel_self_test(accel, accel_st);
 8005bde:	f107 0310 	add.w	r3, r7, #16
 8005be2:	4619      	mov	r1, r3
 8005be4:	6838      	ldr	r0, [r7, #0]
 8005be6:	f7ff facf 	bl	8005188 <accel_self_test>
 8005bea:	4603      	mov	r3, r0
 8005bec:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    gyro_result = gyro_self_test(gyro, gyro_st);
 8005bf0:	f107 031c 	add.w	r3, r7, #28
 8005bf4:	4619      	mov	r1, r3
 8005bf6:	6878      	ldr	r0, [r7, #4]
 8005bf8:	f7ff fb4a 	bl	8005290 <gyro_self_test>
 8005bfc:	4603      	mov	r3, r0
 8005bfe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    result = 0;
 8005c02:	2300      	movs	r3, #0
 8005c04:	633b      	str	r3, [r7, #48]	@ 0x30
    if (!gyro_result)
 8005c06:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d103      	bne.n	8005c16 <mpu_run_self_test+0x11a>
        result |= 0x01;
 8005c0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c10:	f043 0301 	orr.w	r3, r3, #1
 8005c14:	633b      	str	r3, [r7, #48]	@ 0x30
    if (!accel_result)
 8005c16:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d104      	bne.n	8005c28 <mpu_run_self_test+0x12c>
        result |= 0x02;
 8005c1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c20:	f043 0302 	orr.w	r3, r3, #2
 8005c24:	633b      	str	r3, [r7, #48]	@ 0x30
 8005c26:	e000      	b.n	8005c2a <mpu_run_self_test+0x12e>
#ifdef AK89xx_SECONDARY
    compass_result = compass_self_test();
    if (!compass_result)
        result |= 0x04;
#endif
restore:
 8005c28:	bf00      	nop
     */
    get_st_biases(gyro, accel, 0);
    result = 0x7;
#endif
    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.gyro_fsr = 0xFF;
 8005c2a:	4b1d      	ldr	r3, [pc, #116]	@ (8005ca0 <mpu_run_self_test+0x1a4>)
 8005c2c:	22ff      	movs	r2, #255	@ 0xff
 8005c2e:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 8005c30:	4b1b      	ldr	r3, [pc, #108]	@ (8005ca0 <mpu_run_self_test+0x1a4>)
 8005c32:	22ff      	movs	r2, #255	@ 0xff
 8005c34:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 8005c36:	4b1a      	ldr	r3, [pc, #104]	@ (8005ca0 <mpu_run_self_test+0x1a4>)
 8005c38:	22ff      	movs	r2, #255	@ 0xff
 8005c3a:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 8005c3c:	4b18      	ldr	r3, [pc, #96]	@ (8005ca0 <mpu_run_self_test+0x1a4>)
 8005c3e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005c42:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.sensors = 0xFF;
 8005c44:	4b16      	ldr	r3, [pc, #88]	@ (8005ca0 <mpu_run_self_test+0x1a4>)
 8005c46:	22ff      	movs	r2, #255	@ 0xff
 8005c48:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.fifo_enable = 0xFF;
 8005c4a:	4b15      	ldr	r3, [pc, #84]	@ (8005ca0 <mpu_run_self_test+0x1a4>)
 8005c4c:	22ff      	movs	r2, #255	@ 0xff
 8005c4e:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.clk_src = INV_CLK_PLL;
 8005c50:	4b13      	ldr	r3, [pc, #76]	@ (8005ca0 <mpu_run_self_test+0x1a4>)
 8005c52:	2201      	movs	r2, #1
 8005c54:	731a      	strb	r2, [r3, #12]
    mpu_set_gyro_fsr(gyro_fsr);
 8005c56:	89bb      	ldrh	r3, [r7, #12]
 8005c58:	4618      	mov	r0, r3
 8005c5a:	f7fe fd23 	bl	80046a4 <mpu_set_gyro_fsr>
    mpu_set_accel_fsr(accel_fsr);
 8005c5e:	7bfb      	ldrb	r3, [r7, #15]
 8005c60:	4618      	mov	r0, r3
 8005c62:	f7fe fdad 	bl	80047c0 <mpu_set_accel_fsr>
    mpu_set_lpf(lpf);
 8005c66:	893b      	ldrh	r3, [r7, #8]
 8005c68:	4618      	mov	r0, r3
 8005c6a:	f7fe fe4d 	bl	8004908 <mpu_set_lpf>
    mpu_set_sample_rate(sample_rate);
 8005c6e:	897b      	ldrh	r3, [r7, #10]
 8005c70:	4618      	mov	r0, r3
 8005c72:	f7fe feaf 	bl	80049d4 <mpu_set_sample_rate>
    mpu_set_sensors(sensors_on);
 8005c76:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8005c7a:	4618      	mov	r0, r3
 8005c7c:	f7fe ffe8 	bl	8004c50 <mpu_set_sensors>
    mpu_configure_fifo(fifo_sensors);
 8005c80:	7bbb      	ldrb	r3, [r7, #14]
 8005c82:	4618      	mov	r0, r3
 8005c84:	f7fe ff92 	bl	8004bac <mpu_configure_fifo>

    if (dmp_was_on)
 8005c88:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d002      	beq.n	8005c96 <mpu_run_self_test+0x19a>
        mpu_set_dmp_state(1);
 8005c90:	2001      	movs	r0, #1
 8005c92:	f000 f929 	bl	8005ee8 <mpu_set_dmp_state>

    return result;
 8005c96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 8005c98:	4618      	mov	r0, r3
 8005c9a:	3738      	adds	r7, #56	@ 0x38
 8005c9c:	46bd      	mov	sp, r7
 8005c9e:	bd80      	pop	{r7, pc}
 8005ca0:	20000028 	.word	0x20000028

08005ca4 <mpu_write_mem>:
 *  @param[in]  data        Bytes to write to memory.
 *  @return     0 if successful.
 */
int mpu_write_mem(unsigned short mem_addr, unsigned short length,
        unsigned char *data)
{
 8005ca4:	b580      	push	{r7, lr}
 8005ca6:	b084      	sub	sp, #16
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	4603      	mov	r3, r0
 8005cac:	603a      	str	r2, [r7, #0]
 8005cae:	80fb      	strh	r3, [r7, #6]
 8005cb0:	460b      	mov	r3, r1
 8005cb2:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 8005cb4:	683b      	ldr	r3, [r7, #0]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d102      	bne.n	8005cc0 <mpu_write_mem+0x1c>
        return -1;
 8005cba:	f04f 33ff 	mov.w	r3, #4294967295
 8005cbe:	e03d      	b.n	8005d3c <mpu_write_mem+0x98>
    if (!st.chip_cfg.sensors)
 8005cc0:	4b20      	ldr	r3, [pc, #128]	@ (8005d44 <mpu_write_mem+0xa0>)
 8005cc2:	7a9b      	ldrb	r3, [r3, #10]
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d102      	bne.n	8005cce <mpu_write_mem+0x2a>
        return -1;
 8005cc8:	f04f 33ff 	mov.w	r3, #4294967295
 8005ccc:	e036      	b.n	8005d3c <mpu_write_mem+0x98>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 8005cce:	88fb      	ldrh	r3, [r7, #6]
 8005cd0:	0a1b      	lsrs	r3, r3, #8
 8005cd2:	b29b      	uxth	r3, r3
 8005cd4:	b2db      	uxtb	r3, r3
 8005cd6:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 8005cd8:	88fb      	ldrh	r3, [r7, #6]
 8005cda:	b2db      	uxtb	r3, r3
 8005cdc:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 8005cde:	7b7b      	ldrb	r3, [r7, #13]
 8005ce0:	461a      	mov	r2, r3
 8005ce2:	88bb      	ldrh	r3, [r7, #4]
 8005ce4:	4413      	add	r3, r2
 8005ce6:	4a17      	ldr	r2, [pc, #92]	@ (8005d44 <mpu_write_mem+0xa0>)
 8005ce8:	6852      	ldr	r2, [r2, #4]
 8005cea:	8952      	ldrh	r2, [r2, #10]
 8005cec:	4293      	cmp	r3, r2
 8005cee:	dd02      	ble.n	8005cf6 <mpu_write_mem+0x52>
        return -1;
 8005cf0:	f04f 33ff 	mov.w	r3, #4294967295
 8005cf4:	e022      	b.n	8005d3c <mpu_write_mem+0x98>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 8005cf6:	4b13      	ldr	r3, [pc, #76]	@ (8005d44 <mpu_write_mem+0xa0>)
 8005cf8:	685b      	ldr	r3, [r3, #4]
 8005cfa:	7818      	ldrb	r0, [r3, #0]
 8005cfc:	4b11      	ldr	r3, [pc, #68]	@ (8005d44 <mpu_write_mem+0xa0>)
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	7e19      	ldrb	r1, [r3, #24]
 8005d02:	f107 030c 	add.w	r3, r7, #12
 8005d06:	2202      	movs	r2, #2
 8005d08:	f7fc fec2 	bl	8002a90 <i2cWrite>
 8005d0c:	4603      	mov	r3, r0
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d002      	beq.n	8005d18 <mpu_write_mem+0x74>
        return -1;
 8005d12:	f04f 33ff 	mov.w	r3, #4294967295
 8005d16:	e011      	b.n	8005d3c <mpu_write_mem+0x98>
    if (i2c_write(st.hw->addr, st.reg->mem_r_w, length, data))
 8005d18:	4b0a      	ldr	r3, [pc, #40]	@ (8005d44 <mpu_write_mem+0xa0>)
 8005d1a:	685b      	ldr	r3, [r3, #4]
 8005d1c:	7818      	ldrb	r0, [r3, #0]
 8005d1e:	4b09      	ldr	r3, [pc, #36]	@ (8005d44 <mpu_write_mem+0xa0>)
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	7d59      	ldrb	r1, [r3, #21]
 8005d24:	88bb      	ldrh	r3, [r7, #4]
 8005d26:	b2da      	uxtb	r2, r3
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	f7fc feb1 	bl	8002a90 <i2cWrite>
 8005d2e:	4603      	mov	r3, r0
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d002      	beq.n	8005d3a <mpu_write_mem+0x96>
        return -1;
 8005d34:	f04f 33ff 	mov.w	r3, #4294967295
 8005d38:	e000      	b.n	8005d3c <mpu_write_mem+0x98>
    return 0;
 8005d3a:	2300      	movs	r3, #0
}
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	3710      	adds	r7, #16
 8005d40:	46bd      	mov	sp, r7
 8005d42:	bd80      	pop	{r7, pc}
 8005d44:	20000028 	.word	0x20000028

08005d48 <mpu_read_mem>:
 *  @param[out] data        Bytes read from memory.
 *  @return     0 if successful.
 */
int mpu_read_mem(unsigned short mem_addr, unsigned short length,
        unsigned char *data)
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	b084      	sub	sp, #16
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	4603      	mov	r3, r0
 8005d50:	603a      	str	r2, [r7, #0]
 8005d52:	80fb      	strh	r3, [r7, #6]
 8005d54:	460b      	mov	r3, r1
 8005d56:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d102      	bne.n	8005d64 <mpu_read_mem+0x1c>
        return -1;
 8005d5e:	f04f 33ff 	mov.w	r3, #4294967295
 8005d62:	e03d      	b.n	8005de0 <mpu_read_mem+0x98>
    if (!st.chip_cfg.sensors)
 8005d64:	4b20      	ldr	r3, [pc, #128]	@ (8005de8 <mpu_read_mem+0xa0>)
 8005d66:	7a9b      	ldrb	r3, [r3, #10]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d102      	bne.n	8005d72 <mpu_read_mem+0x2a>
        return -1;
 8005d6c:	f04f 33ff 	mov.w	r3, #4294967295
 8005d70:	e036      	b.n	8005de0 <mpu_read_mem+0x98>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 8005d72:	88fb      	ldrh	r3, [r7, #6]
 8005d74:	0a1b      	lsrs	r3, r3, #8
 8005d76:	b29b      	uxth	r3, r3
 8005d78:	b2db      	uxtb	r3, r3
 8005d7a:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 8005d7c:	88fb      	ldrh	r3, [r7, #6]
 8005d7e:	b2db      	uxtb	r3, r3
 8005d80:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 8005d82:	7b7b      	ldrb	r3, [r7, #13]
 8005d84:	461a      	mov	r2, r3
 8005d86:	88bb      	ldrh	r3, [r7, #4]
 8005d88:	4413      	add	r3, r2
 8005d8a:	4a17      	ldr	r2, [pc, #92]	@ (8005de8 <mpu_read_mem+0xa0>)
 8005d8c:	6852      	ldr	r2, [r2, #4]
 8005d8e:	8952      	ldrh	r2, [r2, #10]
 8005d90:	4293      	cmp	r3, r2
 8005d92:	dd02      	ble.n	8005d9a <mpu_read_mem+0x52>
        return -1;
 8005d94:	f04f 33ff 	mov.w	r3, #4294967295
 8005d98:	e022      	b.n	8005de0 <mpu_read_mem+0x98>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 8005d9a:	4b13      	ldr	r3, [pc, #76]	@ (8005de8 <mpu_read_mem+0xa0>)
 8005d9c:	685b      	ldr	r3, [r3, #4]
 8005d9e:	7818      	ldrb	r0, [r3, #0]
 8005da0:	4b11      	ldr	r3, [pc, #68]	@ (8005de8 <mpu_read_mem+0xa0>)
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	7e19      	ldrb	r1, [r3, #24]
 8005da6:	f107 030c 	add.w	r3, r7, #12
 8005daa:	2202      	movs	r2, #2
 8005dac:	f7fc fe70 	bl	8002a90 <i2cWrite>
 8005db0:	4603      	mov	r3, r0
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d002      	beq.n	8005dbc <mpu_read_mem+0x74>
        return -1;
 8005db6:	f04f 33ff 	mov.w	r3, #4294967295
 8005dba:	e011      	b.n	8005de0 <mpu_read_mem+0x98>
    if (i2c_read(st.hw->addr, st.reg->mem_r_w, length, data))
 8005dbc:	4b0a      	ldr	r3, [pc, #40]	@ (8005de8 <mpu_read_mem+0xa0>)
 8005dbe:	685b      	ldr	r3, [r3, #4]
 8005dc0:	7818      	ldrb	r0, [r3, #0]
 8005dc2:	4b09      	ldr	r3, [pc, #36]	@ (8005de8 <mpu_read_mem+0xa0>)
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	7d59      	ldrb	r1, [r3, #21]
 8005dc8:	88bb      	ldrh	r3, [r7, #4]
 8005dca:	b2da      	uxtb	r2, r3
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	f7fc fea6 	bl	8002b1e <i2cRead>
 8005dd2:	4603      	mov	r3, r0
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d002      	beq.n	8005dde <mpu_read_mem+0x96>
        return -1;
 8005dd8:	f04f 33ff 	mov.w	r3, #4294967295
 8005ddc:	e000      	b.n	8005de0 <mpu_read_mem+0x98>
    return 0;
 8005dde:	2300      	movs	r3, #0
}
 8005de0:	4618      	mov	r0, r3
 8005de2:	3710      	adds	r7, #16
 8005de4:	46bd      	mov	sp, r7
 8005de6:	bd80      	pop	{r7, pc}
 8005de8:	20000028 	.word	0x20000028

08005dec <mpu_load_firmware>:
 *  @param[in]  sample_rate Fixed sampling rate used when DMP is enabled.
 *  @return     0 if successful.
 */
int mpu_load_firmware(unsigned short length, const unsigned char *firmware,
    unsigned short start_addr, unsigned short sample_rate)
{
 8005dec:	b580      	push	{r7, lr}
 8005dee:	b08a      	sub	sp, #40	@ 0x28
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	60b9      	str	r1, [r7, #8]
 8005df4:	4611      	mov	r1, r2
 8005df6:	461a      	mov	r2, r3
 8005df8:	4603      	mov	r3, r0
 8005dfa:	81fb      	strh	r3, [r7, #14]
 8005dfc:	460b      	mov	r3, r1
 8005dfe:	81bb      	strh	r3, [r7, #12]
 8005e00:	4613      	mov	r3, r2
 8005e02:	80fb      	strh	r3, [r7, #6]
    unsigned short this_write;
    /* Must divide evenly into st.hw->bank_size to avoid bank crossings. */
#define LOAD_CHUNK  (16)
    unsigned char cur[LOAD_CHUNK], tmp[2];

    if (st.chip_cfg.dmp_loaded)
 8005e04:	4b37      	ldr	r3, [pc, #220]	@ (8005ee4 <mpu_load_firmware+0xf8>)
 8005e06:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d002      	beq.n	8005e14 <mpu_load_firmware+0x28>
        /* DMP should only be loaded once. */
        return -1;
 8005e0e:	f04f 33ff 	mov.w	r3, #4294967295
 8005e12:	e062      	b.n	8005eda <mpu_load_firmware+0xee>

    if (!firmware)
 8005e14:	68bb      	ldr	r3, [r7, #8]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d102      	bne.n	8005e20 <mpu_load_firmware+0x34>
        return -1;
 8005e1a:	f04f 33ff 	mov.w	r3, #4294967295
 8005e1e:	e05c      	b.n	8005eda <mpu_load_firmware+0xee>
    for (ii = 0; ii < length; ii += this_write) {
 8005e20:	2300      	movs	r3, #0
 8005e22:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8005e24:	e034      	b.n	8005e90 <mpu_load_firmware+0xa4>
        this_write = min(LOAD_CHUNK, length - ii);
 8005e26:	89fa      	ldrh	r2, [r7, #14]
 8005e28:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005e2a:	1ad3      	subs	r3, r2, r3
 8005e2c:	2b10      	cmp	r3, #16
 8005e2e:	bfa8      	it	ge
 8005e30:	2310      	movge	r3, #16
 8005e32:	84bb      	strh	r3, [r7, #36]	@ 0x24
        if (mpu_write_mem(ii, this_write, (unsigned char*)&firmware[ii]))
 8005e34:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005e36:	68ba      	ldr	r2, [r7, #8]
 8005e38:	441a      	add	r2, r3
 8005e3a:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8005e3c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005e3e:	4618      	mov	r0, r3
 8005e40:	f7ff ff30 	bl	8005ca4 <mpu_write_mem>
 8005e44:	4603      	mov	r3, r0
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d002      	beq.n	8005e50 <mpu_load_firmware+0x64>
            return -1;
 8005e4a:	f04f 33ff 	mov.w	r3, #4294967295
 8005e4e:	e044      	b.n	8005eda <mpu_load_firmware+0xee>
        if (mpu_read_mem(ii, this_write, cur))
 8005e50:	f107 0214 	add.w	r2, r7, #20
 8005e54:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8005e56:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005e58:	4618      	mov	r0, r3
 8005e5a:	f7ff ff75 	bl	8005d48 <mpu_read_mem>
 8005e5e:	4603      	mov	r3, r0
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d002      	beq.n	8005e6a <mpu_load_firmware+0x7e>
            return -1;
 8005e64:	f04f 33ff 	mov.w	r3, #4294967295
 8005e68:	e037      	b.n	8005eda <mpu_load_firmware+0xee>
        if (memcmp(firmware+ii, cur, this_write))
 8005e6a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005e6c:	68ba      	ldr	r2, [r7, #8]
 8005e6e:	4413      	add	r3, r2
 8005e70:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005e72:	f107 0114 	add.w	r1, r7, #20
 8005e76:	4618      	mov	r0, r3
 8005e78:	f004 ff54 	bl	800ad24 <memcmp>
 8005e7c:	4603      	mov	r3, r0
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d002      	beq.n	8005e88 <mpu_load_firmware+0x9c>
            return -2;
 8005e82:	f06f 0301 	mvn.w	r3, #1
 8005e86:	e028      	b.n	8005eda <mpu_load_firmware+0xee>
    for (ii = 0; ii < length; ii += this_write) {
 8005e88:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8005e8a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005e8c:	4413      	add	r3, r2
 8005e8e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8005e90:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8005e92:	89fb      	ldrh	r3, [r7, #14]
 8005e94:	429a      	cmp	r2, r3
 8005e96:	d3c6      	bcc.n	8005e26 <mpu_load_firmware+0x3a>
    }

    /* Set program start address. */
    tmp[0] = start_addr >> 8;
 8005e98:	89bb      	ldrh	r3, [r7, #12]
 8005e9a:	0a1b      	lsrs	r3, r3, #8
 8005e9c:	b29b      	uxth	r3, r3
 8005e9e:	b2db      	uxtb	r3, r3
 8005ea0:	743b      	strb	r3, [r7, #16]
    tmp[1] = start_addr & 0xFF;
 8005ea2:	89bb      	ldrh	r3, [r7, #12]
 8005ea4:	b2db      	uxtb	r3, r3
 8005ea6:	747b      	strb	r3, [r7, #17]
    if (i2c_write(st.hw->addr, st.reg->prgm_start_h, 2, tmp))
 8005ea8:	4b0e      	ldr	r3, [pc, #56]	@ (8005ee4 <mpu_load_firmware+0xf8>)
 8005eaa:	685b      	ldr	r3, [r3, #4]
 8005eac:	7818      	ldrb	r0, [r3, #0]
 8005eae:	4b0d      	ldr	r3, [pc, #52]	@ (8005ee4 <mpu_load_firmware+0xf8>)
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	7e99      	ldrb	r1, [r3, #26]
 8005eb4:	f107 0310 	add.w	r3, r7, #16
 8005eb8:	2202      	movs	r2, #2
 8005eba:	f7fc fde9 	bl	8002a90 <i2cWrite>
 8005ebe:	4603      	mov	r3, r0
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d002      	beq.n	8005eca <mpu_load_firmware+0xde>
        return -1;
 8005ec4:	f04f 33ff 	mov.w	r3, #4294967295
 8005ec8:	e007      	b.n	8005eda <mpu_load_firmware+0xee>

    st.chip_cfg.dmp_loaded = 1;
 8005eca:	4b06      	ldr	r3, [pc, #24]	@ (8005ee4 <mpu_load_firmware+0xf8>)
 8005ecc:	2201      	movs	r2, #1
 8005ece:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    st.chip_cfg.dmp_sample_rate = sample_rate;
 8005ed2:	4a04      	ldr	r2, [pc, #16]	@ (8005ee4 <mpu_load_firmware+0xf8>)
 8005ed4:	88fb      	ldrh	r3, [r7, #6]
 8005ed6:	84d3      	strh	r3, [r2, #38]	@ 0x26
    return 0;
 8005ed8:	2300      	movs	r3, #0
}
 8005eda:	4618      	mov	r0, r3
 8005edc:	3728      	adds	r7, #40	@ 0x28
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	bd80      	pop	{r7, pc}
 8005ee2:	bf00      	nop
 8005ee4:	20000028 	.word	0x20000028

08005ee8 <mpu_set_dmp_state>:
 *  @brief      Enable/disable DMP support.
 *  @param[in]  enable  1 to turn on the DMP.
 *  @return     0 if successful.
 */
int mpu_set_dmp_state(unsigned char enable)
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b084      	sub	sp, #16
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	4603      	mov	r3, r0
 8005ef0:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.dmp_on == enable)
 8005ef2:	4b26      	ldr	r3, [pc, #152]	@ (8005f8c <mpu_set_dmp_state+0xa4>)
 8005ef4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005ef8:	79fa      	ldrb	r2, [r7, #7]
 8005efa:	429a      	cmp	r2, r3
 8005efc:	d101      	bne.n	8005f02 <mpu_set_dmp_state+0x1a>
        return 0;
 8005efe:	2300      	movs	r3, #0
 8005f00:	e040      	b.n	8005f84 <mpu_set_dmp_state+0x9c>

    if (enable) {
 8005f02:	79fb      	ldrb	r3, [r7, #7]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d027      	beq.n	8005f58 <mpu_set_dmp_state+0x70>
        if (!st.chip_cfg.dmp_loaded)
 8005f08:	4b20      	ldr	r3, [pc, #128]	@ (8005f8c <mpu_set_dmp_state+0xa4>)
 8005f0a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d102      	bne.n	8005f18 <mpu_set_dmp_state+0x30>
            return -1;
 8005f12:	f04f 33ff 	mov.w	r3, #4294967295
 8005f16:	e035      	b.n	8005f84 <mpu_set_dmp_state+0x9c>
        /* Disable data ready interrupt. */
        set_int_enable(0);
 8005f18:	2000      	movs	r0, #0
 8005f1a:	f7fe f8a3 	bl	8004064 <set_int_enable>
        /* Disable bypass mode. */
        mpu_set_bypass(0);
 8005f1e:	2000      	movs	r0, #0
 8005f20:	f7fe ff9c 	bl	8004e5c <mpu_set_bypass>
        /* Keep constant sample rate, FIFO rate controlled by DMP. */
        mpu_set_sample_rate(st.chip_cfg.dmp_sample_rate);
 8005f24:	4b19      	ldr	r3, [pc, #100]	@ (8005f8c <mpu_set_dmp_state+0xa4>)
 8005f26:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005f28:	4618      	mov	r0, r3
 8005f2a:	f7fe fd53 	bl	80049d4 <mpu_set_sample_rate>
        /* Remove FIFO elements. */
        tmp = 0;
 8005f2e:	2300      	movs	r3, #0
 8005f30:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 8005f32:	4b16      	ldr	r3, [pc, #88]	@ (8005f8c <mpu_set_dmp_state+0xa4>)
 8005f34:	685b      	ldr	r3, [r3, #4]
 8005f36:	7818      	ldrb	r0, [r3, #0]
 8005f38:	f107 030f 	add.w	r3, r7, #15
 8005f3c:	2201      	movs	r2, #1
 8005f3e:	2123      	movs	r1, #35	@ 0x23
 8005f40:	f7fc fda6 	bl	8002a90 <i2cWrite>
        st.chip_cfg.dmp_on = 1;
 8005f44:	4b11      	ldr	r3, [pc, #68]	@ (8005f8c <mpu_set_dmp_state+0xa4>)
 8005f46:	2201      	movs	r2, #1
 8005f48:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        /* Enable DMP interrupt. */
        set_int_enable(1);
 8005f4c:	2001      	movs	r0, #1
 8005f4e:	f7fe f889 	bl	8004064 <set_int_enable>
        mpu_reset_fifo();
 8005f52:	f7fe fa75 	bl	8004440 <mpu_reset_fifo>
 8005f56:	e014      	b.n	8005f82 <mpu_set_dmp_state+0x9a>
    } else {
        /* Disable DMP interrupt. */
        set_int_enable(0);
 8005f58:	2000      	movs	r0, #0
 8005f5a:	f7fe f883 	bl	8004064 <set_int_enable>
        /* Restore FIFO settings. */
        tmp = st.chip_cfg.fifo_enable;
 8005f5e:	4b0b      	ldr	r3, [pc, #44]	@ (8005f8c <mpu_set_dmp_state+0xa4>)
 8005f60:	7c1b      	ldrb	r3, [r3, #16]
 8005f62:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 8005f64:	4b09      	ldr	r3, [pc, #36]	@ (8005f8c <mpu_set_dmp_state+0xa4>)
 8005f66:	685b      	ldr	r3, [r3, #4]
 8005f68:	7818      	ldrb	r0, [r3, #0]
 8005f6a:	f107 030f 	add.w	r3, r7, #15
 8005f6e:	2201      	movs	r2, #1
 8005f70:	2123      	movs	r1, #35	@ 0x23
 8005f72:	f7fc fd8d 	bl	8002a90 <i2cWrite>
        st.chip_cfg.dmp_on = 0;
 8005f76:	4b05      	ldr	r3, [pc, #20]	@ (8005f8c <mpu_set_dmp_state+0xa4>)
 8005f78:	2200      	movs	r2, #0
 8005f7a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        mpu_reset_fifo();
 8005f7e:	f7fe fa5f 	bl	8004440 <mpu_reset_fifo>
    }
    return 0;
 8005f82:	2300      	movs	r3, #0
}
 8005f84:	4618      	mov	r0, r3
 8005f86:	3710      	adds	r7, #16
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	bd80      	pop	{r7, pc}
 8005f8c:	20000028 	.word	0x20000028

08005f90 <myget_ms>:

    st.chip_cfg.int_motion_only = 0;
    return 0;
}
void myget_ms(unsigned long *time)
{
 8005f90:	b480      	push	{r7}
 8005f92:	b083      	sub	sp, #12
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]

}
 8005f98:	bf00      	nop
 8005f9a:	370c      	adds	r7, #12
 8005f9c:	46bd      	mov	sp, r7
 8005f9e:	bc80      	pop	{r7}
 8005fa0:	4770      	bx	lr
	...

08005fa4 <Key1_is_Press>:

uint16_t g_key1_long_press = 0;


static uint8_t Key1_is_Press(void)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	af00      	add	r7, sp, #0
	if (!HAL_GPIO_ReadPin(BOUTTON_GPIO_Port, BOUTTON_Pin))
 8005fa8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005fac:	4805      	ldr	r0, [pc, #20]	@ (8005fc4 <Key1_is_Press+0x20>)
 8005fae:	f002 f807 	bl	8007fc0 <HAL_GPIO_ReadPin>
 8005fb2:	4603      	mov	r3, r0
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d101      	bne.n	8005fbc <Key1_is_Press+0x18>
	{
		return BOUTTON_PRESS; //
 8005fb8:	2301      	movs	r3, #1
 8005fba:	e000      	b.n	8005fbe <Key1_is_Press+0x1a>
	}
	return BOUTTON_RELEASE;   //
 8005fbc:	2300      	movs	r3, #0
}
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	bd80      	pop	{r7, pc}
 8005fc2:	bf00      	nop
 8005fc4:	40010800 	.word	0x40010800

08005fc8 <Key1_State>:
}



uint8_t Key1_State(uint8_t mode)
{
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	b082      	sub	sp, #8
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	4603      	mov	r3, r0
 8005fd0:	71fb      	strb	r3, [r7, #7]
	static uint16_t key1_state = 0;

	if (Key1_is_Press() == BOUTTON_PRESS)
 8005fd2:	f7ff ffe7 	bl	8005fa4 <Key1_is_Press>
 8005fd6:	4603      	mov	r3, r0
 8005fd8:	2b01      	cmp	r3, #1
 8005fda:	d10e      	bne.n	8005ffa <Key1_State+0x32>
	{
		if (key1_state < (mode + 1) * 2)
 8005fdc:	4b11      	ldr	r3, [pc, #68]	@ (8006024 <Key1_State+0x5c>)
 8005fde:	881b      	ldrh	r3, [r3, #0]
 8005fe0:	461a      	mov	r2, r3
 8005fe2:	79fb      	ldrb	r3, [r7, #7]
 8005fe4:	3301      	adds	r3, #1
 8005fe6:	005b      	lsls	r3, r3, #1
 8005fe8:	429a      	cmp	r2, r3
 8005fea:	da0c      	bge.n	8006006 <Key1_State+0x3e>
		{
			key1_state++;
 8005fec:	4b0d      	ldr	r3, [pc, #52]	@ (8006024 <Key1_State+0x5c>)
 8005fee:	881b      	ldrh	r3, [r3, #0]
 8005ff0:	3301      	adds	r3, #1
 8005ff2:	b29a      	uxth	r2, r3
 8005ff4:	4b0b      	ldr	r3, [pc, #44]	@ (8006024 <Key1_State+0x5c>)
 8005ff6:	801a      	strh	r2, [r3, #0]
 8005ff8:	e005      	b.n	8006006 <Key1_State+0x3e>
		}
	}
	else
	{
		key1_state = 0;
 8005ffa:	4b0a      	ldr	r3, [pc, #40]	@ (8006024 <Key1_State+0x5c>)
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	801a      	strh	r2, [r3, #0]
		g_key1_long_press = 0;
 8006000:	4b09      	ldr	r3, [pc, #36]	@ (8006028 <Key1_State+0x60>)
 8006002:	2200      	movs	r2, #0
 8006004:	801a      	strh	r2, [r3, #0]
	}
	if (key1_state == 2)
 8006006:	4b07      	ldr	r3, [pc, #28]	@ (8006024 <Key1_State+0x5c>)
 8006008:	881b      	ldrh	r3, [r3, #0]
 800600a:	2b02      	cmp	r3, #2
 800600c:	d104      	bne.n	8006018 <Key1_State+0x50>
	{
		g_key1_long_press = 1;
 800600e:	4b06      	ldr	r3, [pc, #24]	@ (8006028 <Key1_State+0x60>)
 8006010:	2201      	movs	r2, #1
 8006012:	801a      	strh	r2, [r3, #0]
		return BOUTTON_PRESS;
 8006014:	2301      	movs	r3, #1
 8006016:	e000      	b.n	800601a <Key1_State+0x52>
	}
	return BOUTTON_RELEASE;
 8006018:	2300      	movs	r3, #0
}
 800601a:	4618      	mov	r0, r3
 800601c:	3708      	adds	r7, #8
 800601e:	46bd      	mov	sp, r7
 8006020:	bd80      	pop	{r7, pc}
 8006022:	bf00      	nop
 8006024:	200002e2 	.word	0x200002e2
 8006028:	200002e0 	.word	0x200002e0

0800602c <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 800602c:	b580      	push	{r7, lr}
 800602e:	b084      	sub	sp, #16
 8006030:	af00      	add	r7, sp, #0
 8006032:	60f8      	str	r0, [r7, #12]
 8006034:	60b9      	str	r1, [r7, #8]
 8006036:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)ptr, len, HAL_MAX_DELAY );
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	b29a      	uxth	r2, r3
 800603c:	f04f 33ff 	mov.w	r3, #4294967295
 8006040:	68b9      	ldr	r1, [r7, #8]
 8006042:	4804      	ldr	r0, [pc, #16]	@ (8006054 <_write+0x28>)
 8006044:	f003 fc09 	bl	800985a <HAL_UART_Transmit>
    return len;
 8006048:	687b      	ldr	r3, [r7, #4]
}
 800604a:	4618      	mov	r0, r3
 800604c:	3710      	adds	r7, #16
 800604e:	46bd      	mov	sp, r7
 8006050:	bd80      	pop	{r7, pc}
 8006052:	bf00      	nop
 8006054:	2000041c 	.word	0x2000041c

08006058 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8006058:	b580      	push	{r7, lr}
 800605a:	b082      	sub	sp, #8
 800605c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800605e:	f001 fce1 	bl	8007a24 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8006062:	f000 f96b 	bl	800633c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8006066:	f000 fb55 	bl	8006714 <MX_GPIO_Init>
  MX_TIM6_Init();
 800606a:	f000 fa4b 	bl	8006504 <MX_TIM6_Init>
  MX_TIM3_Init();
 800606e:	f000 f9a1 	bl	80063b4 <MX_TIM3_Init>
  MX_TIM4_Init();
 8006072:	f000 f9f3 	bl	800645c <MX_TIM4_Init>
  MX_TIM8_Init();
 8006076:	f000 fa7b 	bl	8006570 <MX_TIM8_Init>
  MX_USART1_UART_Init();
 800607a:	f000 fb21 	bl	80066c0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE BEGIN 2 */
  // Dsactiver temporairement l'interruption
   HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 800607e:	2028      	movs	r0, #40	@ 0x28
 8006080:	f001 fdfb 	bl	8007c7a <HAL_NVIC_DisableIRQ>
   delay_init();
 8006084:	f7fd fec0 	bl	8003e08 <delay_init>
   Motor_start();
 8006088:	f000 fd28 	bl	8006adc <Motor_start>
   Encoder_Init_TIM3();
 800608c:	f7fd ff2a 	bl	8003ee4 <Encoder_Init_TIM3>
   Encoder_Init_TIM4();
 8006090:	f7fd ff38 	bl	8003f04 <Encoder_Init_TIM4>

   printf("\r\n========================================\r\n");
 8006094:	4883      	ldr	r0, [pc, #524]	@ (80062a4 <main+0x24c>)
 8006096:	f004 fd43 	bl	800ab20 <puts>
   printf("  ROBOT AUTO-QUILIBRANT v1.0\r\n");
 800609a:	4883      	ldr	r0, [pc, #524]	@ (80062a8 <main+0x250>)
 800609c:	f004 fd40 	bl	800ab20 <puts>
   printf("========================================\r\n");
 80060a0:	4882      	ldr	r0, [pc, #520]	@ (80062ac <main+0x254>)
 80060a2:	f004 fd3d 	bl	800ab20 <puts>
   printf("Hardware:\r\n");
 80060a6:	4882      	ldr	r0, [pc, #520]	@ (80062b0 <main+0x258>)
 80060a8:	f004 fd3a 	bl	800ab20 <puts>
   printf("  I2C: PB10(SDA), PB11(SCL)\r\n");
 80060ac:	4881      	ldr	r0, [pc, #516]	@ (80062b4 <main+0x25c>)
 80060ae:	f004 fd37 	bl	800ab20 <puts>
   printf("  INT: PC15\r\n");
 80060b2:	4881      	ldr	r0, [pc, #516]	@ (80062b8 <main+0x260>)
 80060b4:	f004 fd34 	bl	800ab20 <puts>
   printf("  BTN: PA8 (Start/Stop)\r\n");
 80060b8:	4880      	ldr	r0, [pc, #512]	@ (80062bc <main+0x264>)
 80060ba:	f004 fd31 	bl	800ab20 <puts>
   printf("  LED: PA11 (Debug)\r\n");
 80060be:	4880      	ldr	r0, [pc, #512]	@ (80062c0 <main+0x268>)
 80060c0:	f004 fd2e 	bl	800ab20 <puts>
   printf("========================================\r\n\r\n");
 80060c4:	487f      	ldr	r0, [pc, #508]	@ (80062c4 <main+0x26c>)
 80060c6:	f004 fd2b 	bl	800ab20 <puts>

   HAL_Delay(500);
 80060ca:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80060ce:	f7fd fe15 	bl	8003cfc <HAL_Delay>

   // Test GPIO I2C
   printf("[1/6] Testing I2C GPIO...\r\n");
 80060d2:	487d      	ldr	r0, [pc, #500]	@ (80062c8 <main+0x270>)
 80060d4:	f004 fd24 	bl	800ab20 <puts>
   for(int i = 0; i < 3; i++) {
 80060d8:	2300      	movs	r3, #0
 80060da:	607b      	str	r3, [r7, #4]
 80060dc:	e014      	b.n	8006108 <main+0xb0>
       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10 | GPIO_PIN_11, GPIO_PIN_RESET);
 80060de:	2200      	movs	r2, #0
 80060e0:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 80060e4:	4879      	ldr	r0, [pc, #484]	@ (80062cc <main+0x274>)
 80060e6:	f001 ff82 	bl	8007fee <HAL_GPIO_WritePin>
       HAL_Delay(50);
 80060ea:	2032      	movs	r0, #50	@ 0x32
 80060ec:	f7fd fe06 	bl	8003cfc <HAL_Delay>
       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10 | GPIO_PIN_11, GPIO_PIN_SET);
 80060f0:	2201      	movs	r2, #1
 80060f2:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 80060f6:	4875      	ldr	r0, [pc, #468]	@ (80062cc <main+0x274>)
 80060f8:	f001 ff79 	bl	8007fee <HAL_GPIO_WritePin>
       HAL_Delay(50);
 80060fc:	2032      	movs	r0, #50	@ 0x32
 80060fe:	f7fd fdfd 	bl	8003cfc <HAL_Delay>
   for(int i = 0; i < 3; i++) {
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	3301      	adds	r3, #1
 8006106:	607b      	str	r3, [r7, #4]
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2b02      	cmp	r3, #2
 800610c:	dde7      	ble.n	80060de <main+0x86>
   }
   printf("       GPIO OK\r\n\r\n");
 800610e:	4870      	ldr	r0, [pc, #448]	@ (80062d0 <main+0x278>)
 8006110:	f004 fd06 	bl	800ab20 <puts>

   // Scanner I2C
   printf("[2/6] Scanning I2C bus...\r\n");
 8006114:	486f      	ldr	r0, [pc, #444]	@ (80062d4 <main+0x27c>)
 8006116:	f004 fd03 	bl	800ab20 <puts>
   u8 devices_found = 0;
 800611a:	2300      	movs	r3, #0
 800611c:	70fb      	strb	r3, [r7, #3]
   for(u8 addr = 0x01; addr <= 0x7F; addr++) {
 800611e:	2301      	movs	r3, #1
 8006120:	70bb      	strb	r3, [r7, #2]
 8006122:	e01f      	b.n	8006164 <main+0x10c>
       if(IIC_Start()) {
 8006124:	f7fc fbcc 	bl	80028c0 <IIC_Start>
 8006128:	4603      	mov	r3, r0
 800612a:	2b00      	cmp	r3, #0
 800612c:	d014      	beq.n	8006158 <main+0x100>
           IIC_Send_Byte(addr << 1);
 800612e:	78bb      	ldrb	r3, [r7, #2]
 8006130:	005b      	lsls	r3, r3, #1
 8006132:	b2db      	uxtb	r3, r3
 8006134:	4618      	mov	r0, r3
 8006136:	f7fc fc77 	bl	8002a28 <IIC_Send_Byte>
           if(IIC_Wait_Ack()) {
 800613a:	f7fc fc09 	bl	8002950 <IIC_Wait_Ack>
 800613e:	4603      	mov	r3, r0
 8006140:	2b00      	cmp	r3, #0
 8006142:	d007      	beq.n	8006154 <main+0xfc>
               printf("      Device found at 0x%02X\r\n", addr);
 8006144:	78bb      	ldrb	r3, [r7, #2]
 8006146:	4619      	mov	r1, r3
 8006148:	4863      	ldr	r0, [pc, #396]	@ (80062d8 <main+0x280>)
 800614a:	f004 fc81 	bl	800aa50 <iprintf>
               devices_found++;
 800614e:	78fb      	ldrb	r3, [r7, #3]
 8006150:	3301      	adds	r3, #1
 8006152:	70fb      	strb	r3, [r7, #3]
           }
           IIC_Stop();
 8006154:	f7fc fbe0 	bl	8002918 <IIC_Stop>
       }
       HAL_Delay(1);
 8006158:	2001      	movs	r0, #1
 800615a:	f7fd fdcf 	bl	8003cfc <HAL_Delay>
   for(u8 addr = 0x01; addr <= 0x7F; addr++) {
 800615e:	78bb      	ldrb	r3, [r7, #2]
 8006160:	3301      	adds	r3, #1
 8006162:	70bb      	strb	r3, [r7, #2]
 8006164:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006168:	2b00      	cmp	r3, #0
 800616a:	dadb      	bge.n	8006124 <main+0xcc>
   }
   printf("       Found %d device(s)\r\n\r\n", devices_found);
 800616c:	78fb      	ldrb	r3, [r7, #3]
 800616e:	4619      	mov	r1, r3
 8006170:	485a      	ldr	r0, [pc, #360]	@ (80062dc <main+0x284>)
 8006172:	f004 fc6d 	bl	800aa50 <iprintf>

   if(devices_found == 0) {
 8006176:	78fb      	ldrb	r3, [r7, #3]
 8006178:	2b00      	cmp	r3, #0
 800617a:	d10a      	bne.n	8006192 <main+0x13a>
       printf(" ERROR: No I2C devices!\r\n");
 800617c:	4858      	ldr	r0, [pc, #352]	@ (80062e0 <main+0x288>)
 800617e:	f004 fccf 	bl	800ab20 <puts>
       printf("Check wiring and restart.\r\n");
 8006182:	4858      	ldr	r0, [pc, #352]	@ (80062e4 <main+0x28c>)
 8006184:	f004 fccc 	bl	800ab20 <puts>
       while(1) { HAL_Delay(1000); }
 8006188:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800618c:	f7fd fdb6 	bl	8003cfc <HAL_Delay>
 8006190:	e7fa      	b.n	8006188 <main+0x130>
   }

   // Initialisation MPU6050
   printf("[3/6] Initializing MPU6050...\r\n");
 8006192:	4855      	ldr	r0, [pc, #340]	@ (80062e8 <main+0x290>)
 8006194:	f004 fcc4 	bl	800ab20 <puts>
   HAL_Delay(300);
 8006198:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800619c:	f7fd fdae 	bl	8003cfc <HAL_Delay>
   MPU6050_initialize();
 80061a0:	f000 fdf5 	bl	8006d8e <MPU6050_initialize>
   HAL_Delay(200);
 80061a4:	20c8      	movs	r0, #200	@ 0xc8
 80061a6:	f7fd fda9 	bl	8003cfc <HAL_Delay>

   u8 whoami = I2C_ReadOneByte(0x68 << 1, 0x75);
 80061aa:	2175      	movs	r1, #117	@ 0x75
 80061ac:	20d0      	movs	r0, #208	@ 0xd0
 80061ae:	f7fc fd45 	bl	8002c3c <I2C_ReadOneByte>
 80061b2:	4603      	mov	r3, r0
 80061b4:	707b      	strb	r3, [r7, #1]
   printf("      WHO_AM_I: 0x%02X ", whoami);
 80061b6:	787b      	ldrb	r3, [r7, #1]
 80061b8:	4619      	mov	r1, r3
 80061ba:	484c      	ldr	r0, [pc, #304]	@ (80062ec <main+0x294>)
 80061bc:	f004 fc48 	bl	800aa50 <iprintf>
   if(whoami == 0x68) {
 80061c0:	787b      	ldrb	r3, [r7, #1]
 80061c2:	2b68      	cmp	r3, #104	@ 0x68
 80061c4:	d147      	bne.n	8006256 <main+0x1fe>
       printf("\r\n\r\n");
 80061c6:	484a      	ldr	r0, [pc, #296]	@ (80062f0 <main+0x298>)
 80061c8:	f004 fcaa 	bl	800ab20 <puts>
       printf(" ERROR: MPU6050 not responding!\r\n");
       while(1) { HAL_Delay(1000); }
   }

   // Initialisation DMP
   printf("[4/6] Initializing DMP...\r\n");
 80061cc:	4849      	ldr	r0, [pc, #292]	@ (80062f4 <main+0x29c>)
 80061ce:	f004 fca7 	bl	800ab20 <puts>
   DMP_Init();
 80061d2:	f000 fdf3 	bl	8006dbc <DMP_Init>
   HAL_Delay(300);
 80061d6:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80061da:	f7fd fd8f 	bl	8003cfc <HAL_Delay>
   printf("       DMP ready\r\n\r\n");
 80061de:	4846      	ldr	r0, [pc, #280]	@ (80062f8 <main+0x2a0>)
 80061e0:	f004 fc9e 	bl	800ab20 <puts>

   // Configuration interruption
   printf("[5/6] Configuring interrupt...\r\n");
 80061e4:	4845      	ldr	r0, [pc, #276]	@ (80062fc <main+0x2a4>)
 80061e6:	f004 fc9b 	bl	800ab20 <puts>
   MPU6050_EXTI_Init();
 80061ea:	f000 ffff 	bl	80071ec <MPU6050_EXTI_Init>
   HAL_Delay(100);
 80061ee:	2064      	movs	r0, #100	@ 0x64
 80061f0:	f7fd fd84 	bl	8003cfc <HAL_Delay>
   }
   Mid_Angle = sum / 20.0f;
   printf("      Mid_Angle: %.d\r\n", Mid_Angle);
   printf("       Calibration done\r\n\r\n");
*/
   printf("[6/6] Calibration...\r\n");
 80061f4:	4842      	ldr	r0, [pc, #264]	@ (8006300 <main+0x2a8>)
 80061f6:	f004 fc93 	bl	800ab20 <puts>
   Mid_Angle = 1;  //  Votre valeur mesure
 80061fa:	4b42      	ldr	r3, [pc, #264]	@ (8006304 <main+0x2ac>)
 80061fc:	2201      	movs	r2, #1
 80061fe:	601a      	str	r2, [r3, #0]
   printf("      Mid_Angle: %.d (fixed)\r\n", Mid_Angle);
 8006200:	4b40      	ldr	r3, [pc, #256]	@ (8006304 <main+0x2ac>)
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	4619      	mov	r1, r3
 8006206:	4840      	ldr	r0, [pc, #256]	@ (8006308 <main+0x2b0>)
 8006208:	f004 fc22 	bl	800aa50 <iprintf>
   printf("       Calibration skipped\r\n\r\n");
 800620c:	483f      	ldr	r0, [pc, #252]	@ (800630c <main+0x2b4>)
 800620e:	f004 fc87 	bl	800ab20 <puts>
   // Configuration finale
   angle_max = 40;
 8006212:	4b3f      	ldr	r3, [pc, #252]	@ (8006310 <main+0x2b8>)
 8006214:	2228      	movs	r2, #40	@ 0x28
 8006216:	701a      	strb	r2, [r3, #0]
   Stop_Flag = 1;      // Robot arrt au dmarrage
 8006218:	4b3e      	ldr	r3, [pc, #248]	@ (8006314 <main+0x2bc>)
 800621a:	2201      	movs	r2, #1
 800621c:	701a      	strb	r2, [r3, #0]
   printf("========================================\r\n");
 800621e:	4823      	ldr	r0, [pc, #140]	@ (80062ac <main+0x254>)
 8006220:	f004 fc7e 	bl	800ab20 <puts>
   printf("   SYSTEM READY!\r\n");
 8006224:	483c      	ldr	r0, [pc, #240]	@ (8006318 <main+0x2c0>)
 8006226:	f004 fc7b 	bl	800ab20 <puts>
   printf("========================================\r\n");
 800622a:	4820      	ldr	r0, [pc, #128]	@ (80062ac <main+0x254>)
 800622c:	f004 fc78 	bl	800ab20 <puts>
   printf("Configuration:\r\n");
 8006230:	483a      	ldr	r0, [pc, #232]	@ (800631c <main+0x2c4>)
 8006232:	f004 fc75 	bl	800ab20 <puts>
   printf("  Stop_Flag: 1 (Waiting for button)\r\n");
 8006236:	483a      	ldr	r0, [pc, #232]	@ (8006320 <main+0x2c8>)
 8006238:	f004 fc72 	bl	800ab20 <puts>
   printf("========================================\r\n");
 800623c:	481b      	ldr	r0, [pc, #108]	@ (80062ac <main+0x254>)
 800623e:	f004 fc6f 	bl	800ab20 <puts>
   printf("\r\n>>> PRESS BUTTON (PA8) TO START <<<\r\n\r\n");
 8006242:	4838      	ldr	r0, [pc, #224]	@ (8006324 <main+0x2cc>)
 8006244:	f004 fc6c 	bl	800ab20 <puts>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8006248:	2028      	movs	r0, #40	@ 0x28
 800624a:	f001 fd08 	bl	8007c5e <HAL_NVIC_EnableIRQ>
   printf("       EXTI enabled\r\n\r\n");
 800624e:	4836      	ldr	r0, [pc, #216]	@ (8006328 <main+0x2d0>)
 8006250:	f004 fc66 	bl	800ab20 <puts>
     // Key1_State(0) dtecte un appui court
     while(Key1_State(0) == BOUTTON_RELEASE )
 8006254:	e012      	b.n	800627c <main+0x224>
       printf("\r\n");
 8006256:	4835      	ldr	r0, [pc, #212]	@ (800632c <main+0x2d4>)
 8006258:	f004 fc62 	bl	800ab20 <puts>
       printf(" ERROR: MPU6050 not responding!\r\n");
 800625c:	4834      	ldr	r0, [pc, #208]	@ (8006330 <main+0x2d8>)
 800625e:	f004 fc5f 	bl	800ab20 <puts>
       while(1) { HAL_Delay(1000); }
 8006262:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8006266:	f7fd fd49 	bl	8003cfc <HAL_Delay>
 800626a:	e7fa      	b.n	8006262 <main+0x20a>
     {
         // On fait clignoter une LED pour montrer que le systme n'est pas plant
         HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_11);
 800626c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8006270:	4830      	ldr	r0, [pc, #192]	@ (8006334 <main+0x2dc>)
 8006272:	f001 fed4 	bl	800801e <HAL_GPIO_TogglePin>
         HAL_Delay(100);
 8006276:	2064      	movs	r0, #100	@ 0x64
 8006278:	f7fd fd40 	bl	8003cfc <HAL_Delay>
     while(Key1_State(0) == BOUTTON_RELEASE )
 800627c:	2000      	movs	r0, #0
 800627e:	f7ff fea3 	bl	8005fc8 <Key1_State>
 8006282:	4603      	mov	r3, r0
 8006284:	2b00      	cmp	r3, #0
 8006286:	d0f1      	beq.n	800626c <main+0x214>
     }

     // Une fois sorti de la boucle (bouton press)
     printf(">>> STARTING CONTROL LOOP <<<\r\n");
 8006288:	482b      	ldr	r0, [pc, #172]	@ (8006338 <main+0x2e0>)
 800628a:	f004 fc49 	bl	800ab20 <puts>
     Stop_Flag = 0;
 800628e:	4b21      	ldr	r3, [pc, #132]	@ (8006314 <main+0x2bc>)
 8006290:	2200      	movs	r2, #0
 8006292:	701a      	strb	r2, [r3, #0]
     HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET); // LED fixe = ON
 8006294:	2201      	movs	r2, #1
 8006296:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800629a:	4826      	ldr	r0, [pc, #152]	@ (8006334 <main+0x2dc>)
 800629c:	f001 fea7 	bl	8007fee <HAL_GPIO_WritePin>

  while (1)
 80062a0:	bf00      	nop
 80062a2:	e7fd      	b.n	80062a0 <main+0x248>
 80062a4:	0800efb0 	.word	0x0800efb0
 80062a8:	0800efdc 	.word	0x0800efdc
 80062ac:	0800effc 	.word	0x0800effc
 80062b0:	0800f028 	.word	0x0800f028
 80062b4:	0800f034 	.word	0x0800f034
 80062b8:	0800f054 	.word	0x0800f054
 80062bc:	0800f064 	.word	0x0800f064
 80062c0:	0800f080 	.word	0x0800f080
 80062c4:	0800f098 	.word	0x0800f098
 80062c8:	0800f0c4 	.word	0x0800f0c4
 80062cc:	40010c00 	.word	0x40010c00
 80062d0:	0800f0e0 	.word	0x0800f0e0
 80062d4:	0800f0f8 	.word	0x0800f0f8
 80062d8:	0800f114 	.word	0x0800f114
 80062dc:	0800f134 	.word	0x0800f134
 80062e0:	0800f158 	.word	0x0800f158
 80062e4:	0800f174 	.word	0x0800f174
 80062e8:	0800f190 	.word	0x0800f190
 80062ec:	0800f1b0 	.word	0x0800f1b0
 80062f0:	0800f1c8 	.word	0x0800f1c8
 80062f4:	0800f1fc 	.word	0x0800f1fc
 80062f8:	0800f218 	.word	0x0800f218
 80062fc:	0800f230 	.word	0x0800f230
 8006300:	0800f250 	.word	0x0800f250
 8006304:	200002f4 	.word	0x200002f4
 8006308:	0800f268 	.word	0x0800f268
 800630c:	0800f28c 	.word	0x0800f28c
 8006310:	20000464 	.word	0x20000464
 8006314:	20000055 	.word	0x20000055
 8006318:	0800f2b0 	.word	0x0800f2b0
 800631c:	0800f2c8 	.word	0x0800f2c8
 8006320:	0800f2d8 	.word	0x0800f2d8
 8006324:	0800f300 	.word	0x0800f300
 8006328:	0800f32c 	.word	0x0800f32c
 800632c:	0800f1d0 	.word	0x0800f1d0
 8006330:	0800f1d8 	.word	0x0800f1d8
 8006334:	40010800 	.word	0x40010800
 8006338:	0800f348 	.word	0x0800f348

0800633c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800633c:	b580      	push	{r7, lr}
 800633e:	b090      	sub	sp, #64	@ 0x40
 8006340:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006342:	f107 0318 	add.w	r3, r7, #24
 8006346:	2228      	movs	r2, #40	@ 0x28
 8006348:	2100      	movs	r1, #0
 800634a:	4618      	mov	r0, r3
 800634c:	f004 fcfa 	bl	800ad44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006350:	1d3b      	adds	r3, r7, #4
 8006352:	2200      	movs	r2, #0
 8006354:	601a      	str	r2, [r3, #0]
 8006356:	605a      	str	r2, [r3, #4]
 8006358:	609a      	str	r2, [r3, #8]
 800635a:	60da      	str	r2, [r3, #12]
 800635c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800635e:	2302      	movs	r3, #2
 8006360:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8006362:	2301      	movs	r3, #1
 8006364:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8006366:	2310      	movs	r3, #16
 8006368:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800636a:	2300      	movs	r3, #0
 800636c:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800636e:	f107 0318 	add.w	r3, r7, #24
 8006372:	4618      	mov	r0, r3
 8006374:	f001 fe84 	bl	8008080 <HAL_RCC_OscConfig>
 8006378:	4603      	mov	r3, r0
 800637a:	2b00      	cmp	r3, #0
 800637c:	d001      	beq.n	8006382 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800637e:	f000 fa3b 	bl	80067f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006382:	230f      	movs	r3, #15
 8006384:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8006386:	2300      	movs	r3, #0
 8006388:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800638a:	2300      	movs	r3, #0
 800638c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800638e:	2300      	movs	r3, #0
 8006390:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8006392:	2300      	movs	r3, #0
 8006394:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8006396:	1d3b      	adds	r3, r7, #4
 8006398:	2100      	movs	r1, #0
 800639a:	4618      	mov	r0, r3
 800639c:	f002 f8f2 	bl	8008584 <HAL_RCC_ClockConfig>
 80063a0:	4603      	mov	r3, r0
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d001      	beq.n	80063aa <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80063a6:	f000 fa27 	bl	80067f8 <Error_Handler>
  }
}
 80063aa:	bf00      	nop
 80063ac:	3740      	adds	r7, #64	@ 0x40
 80063ae:	46bd      	mov	sp, r7
 80063b0:	bd80      	pop	{r7, pc}
	...

080063b4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b08c      	sub	sp, #48	@ 0x30
 80063b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80063ba:	f107 030c 	add.w	r3, r7, #12
 80063be:	2224      	movs	r2, #36	@ 0x24
 80063c0:	2100      	movs	r1, #0
 80063c2:	4618      	mov	r0, r3
 80063c4:	f004 fcbe 	bl	800ad44 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80063c8:	1d3b      	adds	r3, r7, #4
 80063ca:	2200      	movs	r2, #0
 80063cc:	601a      	str	r2, [r3, #0]
 80063ce:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80063d0:	4b20      	ldr	r3, [pc, #128]	@ (8006454 <MX_TIM3_Init+0xa0>)
 80063d2:	4a21      	ldr	r2, [pc, #132]	@ (8006458 <MX_TIM3_Init+0xa4>)
 80063d4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80063d6:	4b1f      	ldr	r3, [pc, #124]	@ (8006454 <MX_TIM3_Init+0xa0>)
 80063d8:	2200      	movs	r2, #0
 80063da:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80063dc:	4b1d      	ldr	r3, [pc, #116]	@ (8006454 <MX_TIM3_Init+0xa0>)
 80063de:	2200      	movs	r2, #0
 80063e0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80063e2:	4b1c      	ldr	r3, [pc, #112]	@ (8006454 <MX_TIM3_Init+0xa0>)
 80063e4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80063e8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80063ea:	4b1a      	ldr	r3, [pc, #104]	@ (8006454 <MX_TIM3_Init+0xa0>)
 80063ec:	2200      	movs	r2, #0
 80063ee:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80063f0:	4b18      	ldr	r3, [pc, #96]	@ (8006454 <MX_TIM3_Init+0xa0>)
 80063f2:	2200      	movs	r2, #0
 80063f4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80063f6:	2301      	movs	r3, #1
 80063f8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80063fa:	2300      	movs	r3, #0
 80063fc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80063fe:	2301      	movs	r3, #1
 8006400:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8006402:	2300      	movs	r3, #0
 8006404:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8006406:	2300      	movs	r3, #0
 8006408:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800640a:	2300      	movs	r3, #0
 800640c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800640e:	2301      	movs	r3, #1
 8006410:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8006412:	2300      	movs	r3, #0
 8006414:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8006416:	2300      	movs	r3, #0
 8006418:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800641a:	f107 030c 	add.w	r3, r7, #12
 800641e:	4619      	mov	r1, r3
 8006420:	480c      	ldr	r0, [pc, #48]	@ (8006454 <MX_TIM3_Init+0xa0>)
 8006422:	f002 fb95 	bl	8008b50 <HAL_TIM_Encoder_Init>
 8006426:	4603      	mov	r3, r0
 8006428:	2b00      	cmp	r3, #0
 800642a:	d001      	beq.n	8006430 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 800642c:	f000 f9e4 	bl	80067f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006430:	2300      	movs	r3, #0
 8006432:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006434:	2300      	movs	r3, #0
 8006436:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8006438:	1d3b      	adds	r3, r7, #4
 800643a:	4619      	mov	r1, r3
 800643c:	4805      	ldr	r0, [pc, #20]	@ (8006454 <MX_TIM3_Init+0xa0>)
 800643e:	f003 f8ed 	bl	800961c <HAL_TIMEx_MasterConfigSynchronization>
 8006442:	4603      	mov	r3, r0
 8006444:	2b00      	cmp	r3, #0
 8006446:	d001      	beq.n	800644c <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8006448:	f000 f9d6 	bl	80067f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800644c:	bf00      	nop
 800644e:	3730      	adds	r7, #48	@ 0x30
 8006450:	46bd      	mov	sp, r7
 8006452:	bd80      	pop	{r7, pc}
 8006454:	200002fc 	.word	0x200002fc
 8006458:	40000400 	.word	0x40000400

0800645c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800645c:	b580      	push	{r7, lr}
 800645e:	b08c      	sub	sp, #48	@ 0x30
 8006460:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8006462:	f107 030c 	add.w	r3, r7, #12
 8006466:	2224      	movs	r2, #36	@ 0x24
 8006468:	2100      	movs	r1, #0
 800646a:	4618      	mov	r0, r3
 800646c:	f004 fc6a 	bl	800ad44 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006470:	1d3b      	adds	r3, r7, #4
 8006472:	2200      	movs	r2, #0
 8006474:	601a      	str	r2, [r3, #0]
 8006476:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8006478:	4b20      	ldr	r3, [pc, #128]	@ (80064fc <MX_TIM4_Init+0xa0>)
 800647a:	4a21      	ldr	r2, [pc, #132]	@ (8006500 <MX_TIM4_Init+0xa4>)
 800647c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800647e:	4b1f      	ldr	r3, [pc, #124]	@ (80064fc <MX_TIM4_Init+0xa0>)
 8006480:	2200      	movs	r2, #0
 8006482:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006484:	4b1d      	ldr	r3, [pc, #116]	@ (80064fc <MX_TIM4_Init+0xa0>)
 8006486:	2200      	movs	r2, #0
 8006488:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800648a:	4b1c      	ldr	r3, [pc, #112]	@ (80064fc <MX_TIM4_Init+0xa0>)
 800648c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006490:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006492:	4b1a      	ldr	r3, [pc, #104]	@ (80064fc <MX_TIM4_Init+0xa0>)
 8006494:	2200      	movs	r2, #0
 8006496:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006498:	4b18      	ldr	r3, [pc, #96]	@ (80064fc <MX_TIM4_Init+0xa0>)
 800649a:	2200      	movs	r2, #0
 800649c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800649e:	2301      	movs	r3, #1
 80064a0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80064a2:	2300      	movs	r3, #0
 80064a4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80064a6:	2301      	movs	r3, #1
 80064a8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80064aa:	2300      	movs	r3, #0
 80064ac:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80064ae:	2300      	movs	r3, #0
 80064b0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80064b2:	2300      	movs	r3, #0
 80064b4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80064b6:	2301      	movs	r3, #1
 80064b8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80064ba:	2300      	movs	r3, #0
 80064bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80064be:	2300      	movs	r3, #0
 80064c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80064c2:	f107 030c 	add.w	r3, r7, #12
 80064c6:	4619      	mov	r1, r3
 80064c8:	480c      	ldr	r0, [pc, #48]	@ (80064fc <MX_TIM4_Init+0xa0>)
 80064ca:	f002 fb41 	bl	8008b50 <HAL_TIM_Encoder_Init>
 80064ce:	4603      	mov	r3, r0
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d001      	beq.n	80064d8 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80064d4:	f000 f990 	bl	80067f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80064d8:	2300      	movs	r3, #0
 80064da:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80064dc:	2300      	movs	r3, #0
 80064de:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80064e0:	1d3b      	adds	r3, r7, #4
 80064e2:	4619      	mov	r1, r3
 80064e4:	4805      	ldr	r0, [pc, #20]	@ (80064fc <MX_TIM4_Init+0xa0>)
 80064e6:	f003 f899 	bl	800961c <HAL_TIMEx_MasterConfigSynchronization>
 80064ea:	4603      	mov	r3, r0
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d001      	beq.n	80064f4 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80064f0:	f000 f982 	bl	80067f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80064f4:	bf00      	nop
 80064f6:	3730      	adds	r7, #48	@ 0x30
 80064f8:	46bd      	mov	sp, r7
 80064fa:	bd80      	pop	{r7, pc}
 80064fc:	20000344 	.word	0x20000344
 8006500:	40000800 	.word	0x40000800

08006504 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8006504:	b580      	push	{r7, lr}
 8006506:	b082      	sub	sp, #8
 8006508:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800650a:	463b      	mov	r3, r7
 800650c:	2200      	movs	r2, #0
 800650e:	601a      	str	r2, [r3, #0]
 8006510:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8006512:	4b15      	ldr	r3, [pc, #84]	@ (8006568 <MX_TIM6_Init+0x64>)
 8006514:	4a15      	ldr	r2, [pc, #84]	@ (800656c <MX_TIM6_Init+0x68>)
 8006516:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 7199;
 8006518:	4b13      	ldr	r3, [pc, #76]	@ (8006568 <MX_TIM6_Init+0x64>)
 800651a:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 800651e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006520:	4b11      	ldr	r3, [pc, #68]	@ (8006568 <MX_TIM6_Init+0x64>)
 8006522:	2200      	movs	r2, #0
 8006524:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 99;
 8006526:	4b10      	ldr	r3, [pc, #64]	@ (8006568 <MX_TIM6_Init+0x64>)
 8006528:	2263      	movs	r2, #99	@ 0x63
 800652a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800652c:	4b0e      	ldr	r3, [pc, #56]	@ (8006568 <MX_TIM6_Init+0x64>)
 800652e:	2200      	movs	r2, #0
 8006530:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8006532:	480d      	ldr	r0, [pc, #52]	@ (8006568 <MX_TIM6_Init+0x64>)
 8006534:	f002 f9b4 	bl	80088a0 <HAL_TIM_Base_Init>
 8006538:	4603      	mov	r3, r0
 800653a:	2b00      	cmp	r3, #0
 800653c:	d001      	beq.n	8006542 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800653e:	f000 f95b 	bl	80067f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006542:	2300      	movs	r3, #0
 8006544:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006546:	2300      	movs	r3, #0
 8006548:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800654a:	463b      	mov	r3, r7
 800654c:	4619      	mov	r1, r3
 800654e:	4806      	ldr	r0, [pc, #24]	@ (8006568 <MX_TIM6_Init+0x64>)
 8006550:	f003 f864 	bl	800961c <HAL_TIMEx_MasterConfigSynchronization>
 8006554:	4603      	mov	r3, r0
 8006556:	2b00      	cmp	r3, #0
 8006558:	d001      	beq.n	800655e <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 800655a:	f000 f94d 	bl	80067f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800655e:	bf00      	nop
 8006560:	3708      	adds	r7, #8
 8006562:	46bd      	mov	sp, r7
 8006564:	bd80      	pop	{r7, pc}
 8006566:	bf00      	nop
 8006568:	2000038c 	.word	0x2000038c
 800656c:	40001000 	.word	0x40001000

08006570 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8006570:	b580      	push	{r7, lr}
 8006572:	b092      	sub	sp, #72	@ 0x48
 8006574:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006576:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800657a:	2200      	movs	r2, #0
 800657c:	601a      	str	r2, [r3, #0]
 800657e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006580:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006584:	2200      	movs	r2, #0
 8006586:	601a      	str	r2, [r3, #0]
 8006588:	605a      	str	r2, [r3, #4]
 800658a:	609a      	str	r2, [r3, #8]
 800658c:	60da      	str	r2, [r3, #12]
 800658e:	611a      	str	r2, [r3, #16]
 8006590:	615a      	str	r2, [r3, #20]
 8006592:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8006594:	1d3b      	adds	r3, r7, #4
 8006596:	2220      	movs	r2, #32
 8006598:	2100      	movs	r1, #0
 800659a:	4618      	mov	r0, r3
 800659c:	f004 fbd2 	bl	800ad44 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80065a0:	4b45      	ldr	r3, [pc, #276]	@ (80066b8 <MX_TIM8_Init+0x148>)
 80065a2:	4a46      	ldr	r2, [pc, #280]	@ (80066bc <MX_TIM8_Init+0x14c>)
 80065a4:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80065a6:	4b44      	ldr	r3, [pc, #272]	@ (80066b8 <MX_TIM8_Init+0x148>)
 80065a8:	2200      	movs	r2, #0
 80065aa:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80065ac:	4b42      	ldr	r3, [pc, #264]	@ (80066b8 <MX_TIM8_Init+0x148>)
 80065ae:	2200      	movs	r2, #0
 80065b0:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 2880-1;
 80065b2:	4b41      	ldr	r3, [pc, #260]	@ (80066b8 <MX_TIM8_Init+0x148>)
 80065b4:	f640 323f 	movw	r2, #2879	@ 0xb3f
 80065b8:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80065ba:	4b3f      	ldr	r3, [pc, #252]	@ (80066b8 <MX_TIM8_Init+0x148>)
 80065bc:	2200      	movs	r2, #0
 80065be:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80065c0:	4b3d      	ldr	r3, [pc, #244]	@ (80066b8 <MX_TIM8_Init+0x148>)
 80065c2:	2200      	movs	r2, #0
 80065c4:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80065c6:	4b3c      	ldr	r3, [pc, #240]	@ (80066b8 <MX_TIM8_Init+0x148>)
 80065c8:	2280      	movs	r2, #128	@ 0x80
 80065ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80065cc:	483a      	ldr	r0, [pc, #232]	@ (80066b8 <MX_TIM8_Init+0x148>)
 80065ce:	f002 f9b6 	bl	800893e <HAL_TIM_PWM_Init>
 80065d2:	4603      	mov	r3, r0
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d001      	beq.n	80065dc <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 80065d8:	f000 f90e 	bl	80067f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80065dc:	2300      	movs	r3, #0
 80065de:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80065e0:	2300      	movs	r3, #0
 80065e2:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80065e4:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80065e8:	4619      	mov	r1, r3
 80065ea:	4833      	ldr	r0, [pc, #204]	@ (80066b8 <MX_TIM8_Init+0x148>)
 80065ec:	f003 f816 	bl	800961c <HAL_TIMEx_MasterConfigSynchronization>
 80065f0:	4603      	mov	r3, r0
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d001      	beq.n	80065fa <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 80065f6:	f000 f8ff 	bl	80067f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80065fa:	2360      	movs	r3, #96	@ 0x60
 80065fc:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80065fe:	2300      	movs	r3, #0
 8006600:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006602:	2300      	movs	r3, #0
 8006604:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8006606:	2300      	movs	r3, #0
 8006608:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800660a:	2300      	movs	r3, #0
 800660c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800660e:	2300      	movs	r3, #0
 8006610:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8006612:	2300      	movs	r3, #0
 8006614:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006616:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800661a:	2200      	movs	r2, #0
 800661c:	4619      	mov	r1, r3
 800661e:	4826      	ldr	r0, [pc, #152]	@ (80066b8 <MX_TIM8_Init+0x148>)
 8006620:	f002 fcb6 	bl	8008f90 <HAL_TIM_PWM_ConfigChannel>
 8006624:	4603      	mov	r3, r0
 8006626:	2b00      	cmp	r3, #0
 8006628:	d001      	beq.n	800662e <MX_TIM8_Init+0xbe>
  {
    Error_Handler();
 800662a:	f000 f8e5 	bl	80067f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800662e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006632:	2204      	movs	r2, #4
 8006634:	4619      	mov	r1, r3
 8006636:	4820      	ldr	r0, [pc, #128]	@ (80066b8 <MX_TIM8_Init+0x148>)
 8006638:	f002 fcaa 	bl	8008f90 <HAL_TIM_PWM_ConfigChannel>
 800663c:	4603      	mov	r3, r0
 800663e:	2b00      	cmp	r3, #0
 8006640:	d001      	beq.n	8006646 <MX_TIM8_Init+0xd6>
  {
    Error_Handler();
 8006642:	f000 f8d9 	bl	80067f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8006646:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800664a:	2208      	movs	r2, #8
 800664c:	4619      	mov	r1, r3
 800664e:	481a      	ldr	r0, [pc, #104]	@ (80066b8 <MX_TIM8_Init+0x148>)
 8006650:	f002 fc9e 	bl	8008f90 <HAL_TIM_PWM_ConfigChannel>
 8006654:	4603      	mov	r3, r0
 8006656:	2b00      	cmp	r3, #0
 8006658:	d001      	beq.n	800665e <MX_TIM8_Init+0xee>
  {
    Error_Handler();
 800665a:	f000 f8cd 	bl	80067f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800665e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006662:	220c      	movs	r2, #12
 8006664:	4619      	mov	r1, r3
 8006666:	4814      	ldr	r0, [pc, #80]	@ (80066b8 <MX_TIM8_Init+0x148>)
 8006668:	f002 fc92 	bl	8008f90 <HAL_TIM_PWM_ConfigChannel>
 800666c:	4603      	mov	r3, r0
 800666e:	2b00      	cmp	r3, #0
 8006670:	d001      	beq.n	8006676 <MX_TIM8_Init+0x106>
  {
    Error_Handler();
 8006672:	f000 f8c1 	bl	80067f8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8006676:	2300      	movs	r3, #0
 8006678:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800667a:	2300      	movs	r3, #0
 800667c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800667e:	2300      	movs	r3, #0
 8006680:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8006682:	2300      	movs	r3, #0
 8006684:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8006686:	2300      	movs	r3, #0
 8006688:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800668a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800668e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8006690:	2300      	movs	r3, #0
 8006692:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8006694:	1d3b      	adds	r3, r7, #4
 8006696:	4619      	mov	r1, r3
 8006698:	4807      	ldr	r0, [pc, #28]	@ (80066b8 <MX_TIM8_Init+0x148>)
 800669a:	f003 f82b 	bl	80096f4 <HAL_TIMEx_ConfigBreakDeadTime>
 800669e:	4603      	mov	r3, r0
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d001      	beq.n	80066a8 <MX_TIM8_Init+0x138>
  {
    Error_Handler();
 80066a4:	f000 f8a8 	bl	80067f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80066a8:	4803      	ldr	r0, [pc, #12]	@ (80066b8 <MX_TIM8_Init+0x148>)
 80066aa:	f001 f82b 	bl	8007704 <HAL_TIM_MspPostInit>

}
 80066ae:	bf00      	nop
 80066b0:	3748      	adds	r7, #72	@ 0x48
 80066b2:	46bd      	mov	sp, r7
 80066b4:	bd80      	pop	{r7, pc}
 80066b6:	bf00      	nop
 80066b8:	200003d4 	.word	0x200003d4
 80066bc:	40013400 	.word	0x40013400

080066c0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80066c0:	b580      	push	{r7, lr}
 80066c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80066c4:	4b11      	ldr	r3, [pc, #68]	@ (800670c <MX_USART1_UART_Init+0x4c>)
 80066c6:	4a12      	ldr	r2, [pc, #72]	@ (8006710 <MX_USART1_UART_Init+0x50>)
 80066c8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80066ca:	4b10      	ldr	r3, [pc, #64]	@ (800670c <MX_USART1_UART_Init+0x4c>)
 80066cc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80066d0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80066d2:	4b0e      	ldr	r3, [pc, #56]	@ (800670c <MX_USART1_UART_Init+0x4c>)
 80066d4:	2200      	movs	r2, #0
 80066d6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80066d8:	4b0c      	ldr	r3, [pc, #48]	@ (800670c <MX_USART1_UART_Init+0x4c>)
 80066da:	2200      	movs	r2, #0
 80066dc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80066de:	4b0b      	ldr	r3, [pc, #44]	@ (800670c <MX_USART1_UART_Init+0x4c>)
 80066e0:	2200      	movs	r2, #0
 80066e2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80066e4:	4b09      	ldr	r3, [pc, #36]	@ (800670c <MX_USART1_UART_Init+0x4c>)
 80066e6:	220c      	movs	r2, #12
 80066e8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80066ea:	4b08      	ldr	r3, [pc, #32]	@ (800670c <MX_USART1_UART_Init+0x4c>)
 80066ec:	2200      	movs	r2, #0
 80066ee:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80066f0:	4b06      	ldr	r3, [pc, #24]	@ (800670c <MX_USART1_UART_Init+0x4c>)
 80066f2:	2200      	movs	r2, #0
 80066f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80066f6:	4805      	ldr	r0, [pc, #20]	@ (800670c <MX_USART1_UART_Init+0x4c>)
 80066f8:	f003 f85f 	bl	80097ba <HAL_UART_Init>
 80066fc:	4603      	mov	r3, r0
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d001      	beq.n	8006706 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8006702:	f000 f879 	bl	80067f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8006706:	bf00      	nop
 8006708:	bd80      	pop	{r7, pc}
 800670a:	bf00      	nop
 800670c:	2000041c 	.word	0x2000041c
 8006710:	40013800 	.word	0x40013800

08006714 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8006714:	b580      	push	{r7, lr}
 8006716:	b088      	sub	sp, #32
 8006718:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800671a:	f107 0310 	add.w	r3, r7, #16
 800671e:	2200      	movs	r2, #0
 8006720:	601a      	str	r2, [r3, #0]
 8006722:	605a      	str	r2, [r3, #4]
 8006724:	609a      	str	r2, [r3, #8]
 8006726:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006728:	4b2f      	ldr	r3, [pc, #188]	@ (80067e8 <MX_GPIO_Init+0xd4>)
 800672a:	699b      	ldr	r3, [r3, #24]
 800672c:	4a2e      	ldr	r2, [pc, #184]	@ (80067e8 <MX_GPIO_Init+0xd4>)
 800672e:	f043 0304 	orr.w	r3, r3, #4
 8006732:	6193      	str	r3, [r2, #24]
 8006734:	4b2c      	ldr	r3, [pc, #176]	@ (80067e8 <MX_GPIO_Init+0xd4>)
 8006736:	699b      	ldr	r3, [r3, #24]
 8006738:	f003 0304 	and.w	r3, r3, #4
 800673c:	60fb      	str	r3, [r7, #12]
 800673e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006740:	4b29      	ldr	r3, [pc, #164]	@ (80067e8 <MX_GPIO_Init+0xd4>)
 8006742:	699b      	ldr	r3, [r3, #24]
 8006744:	4a28      	ldr	r2, [pc, #160]	@ (80067e8 <MX_GPIO_Init+0xd4>)
 8006746:	f043 0308 	orr.w	r3, r3, #8
 800674a:	6193      	str	r3, [r2, #24]
 800674c:	4b26      	ldr	r3, [pc, #152]	@ (80067e8 <MX_GPIO_Init+0xd4>)
 800674e:	699b      	ldr	r3, [r3, #24]
 8006750:	f003 0308 	and.w	r3, r3, #8
 8006754:	60bb      	str	r3, [r7, #8]
 8006756:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006758:	4b23      	ldr	r3, [pc, #140]	@ (80067e8 <MX_GPIO_Init+0xd4>)
 800675a:	699b      	ldr	r3, [r3, #24]
 800675c:	4a22      	ldr	r2, [pc, #136]	@ (80067e8 <MX_GPIO_Init+0xd4>)
 800675e:	f043 0310 	orr.w	r3, r3, #16
 8006762:	6193      	str	r3, [r2, #24]
 8006764:	4b20      	ldr	r3, [pc, #128]	@ (80067e8 <MX_GPIO_Init+0xd4>)
 8006766:	699b      	ldr	r3, [r3, #24]
 8006768:	f003 0310 	and.w	r3, r3, #16
 800676c:	607b      	str	r3, [r7, #4]
 800676e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MPU6050_SDA_Pin|MPU6050_SCL_Pin, GPIO_PIN_RESET);
 8006770:	2200      	movs	r2, #0
 8006772:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 8006776:	481d      	ldr	r0, [pc, #116]	@ (80067ec <MX_GPIO_Init+0xd8>)
 8006778:	f001 fc39 	bl	8007fee <HAL_GPIO_WritePin>

  /*Configure GPIO pins : MPU6050_SDA_Pin MPU6050_SCL_Pin */
  GPIO_InitStruct.Pin = MPU6050_SDA_Pin|MPU6050_SCL_Pin;
 800677c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8006780:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006782:	2301      	movs	r3, #1
 8006784:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006786:	2301      	movs	r3, #1
 8006788:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800678a:	2302      	movs	r3, #2
 800678c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800678e:	f107 0310 	add.w	r3, r7, #16
 8006792:	4619      	mov	r1, r3
 8006794:	4815      	ldr	r0, [pc, #84]	@ (80067ec <MX_GPIO_Init+0xd8>)
 8006796:	f001 fa7f 	bl	8007c98 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOUTTON_Pin */
  GPIO_InitStruct.Pin = BOUTTON_Pin;
 800679a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800679e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80067a0:	2300      	movs	r3, #0
 80067a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80067a4:	2301      	movs	r3, #1
 80067a6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BOUTTON_GPIO_Port, &GPIO_InitStruct);
 80067a8:	f107 0310 	add.w	r3, r7, #16
 80067ac:	4619      	mov	r1, r3
 80067ae:	4810      	ldr	r0, [pc, #64]	@ (80067f0 <MX_GPIO_Init+0xdc>)
 80067b0:	f001 fa72 	bl	8007c98 <HAL_GPIO_Init>

  /*Configure GPIO pin : MPU6050_Int_Pin */
  GPIO_InitStruct.Pin = MPU6050_Int_Pin;
 80067b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80067b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80067ba:	4b0e      	ldr	r3, [pc, #56]	@ (80067f4 <MX_GPIO_Init+0xe0>)
 80067bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80067be:	2301      	movs	r3, #1
 80067c0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(MPU6050_Int_GPIO_Port, &GPIO_InitStruct);
 80067c2:	f107 0310 	add.w	r3, r7, #16
 80067c6:	4619      	mov	r1, r3
 80067c8:	4809      	ldr	r0, [pc, #36]	@ (80067f0 <MX_GPIO_Init+0xdc>)
 80067ca:	f001 fa65 	bl	8007c98 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 2, 0);
 80067ce:	2200      	movs	r2, #0
 80067d0:	2102      	movs	r1, #2
 80067d2:	2028      	movs	r0, #40	@ 0x28
 80067d4:	f001 fa27 	bl	8007c26 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80067d8:	2028      	movs	r0, #40	@ 0x28
 80067da:	f001 fa40 	bl	8007c5e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80067de:	bf00      	nop
 80067e0:	3720      	adds	r7, #32
 80067e2:	46bd      	mov	sp, r7
 80067e4:	bd80      	pop	{r7, pc}
 80067e6:	bf00      	nop
 80067e8:	40021000 	.word	0x40021000
 80067ec:	40010c00 	.word	0x40010c00
 80067f0:	40010800 	.word	0x40010800
 80067f4:	10110000 	.word	0x10110000

080067f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80067f8:	b480      	push	{r7}
 80067fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80067fc:	b672      	cpsid	i
}
 80067fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8006800:	bf00      	nop
 8006802:	e7fd      	b.n	8006800 <Error_Handler+0x8>

08006804 <PWM_Ignore>:
float Velocity_Left,Velocity_Right;	//  Wheel speed (mm/s)

#define MOTOR_IGNORE_PULSE (1300)//  Dead zone   1450 25Khz   This value needs to be fine-tuned in static state

int PWM_Ignore(int pulse)
{
 8006804:	b480      	push	{r7}
 8006806:	b083      	sub	sp, #12
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
	if (pulse > 0) return pulse + MOTOR_IGNORE_PULSE;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	2b00      	cmp	r3, #0
 8006810:	dd03      	ble.n	800681a <PWM_Ignore+0x16>
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	f203 5314 	addw	r3, r3, #1300	@ 0x514
 8006818:	e007      	b.n	800682a <PWM_Ignore+0x26>
  if (pulse < 0) return pulse - MOTOR_IGNORE_PULSE;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	2b00      	cmp	r3, #0
 800681e:	da03      	bge.n	8006828 <PWM_Ignore+0x24>
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	f2a3 5314 	subw	r3, r3, #1300	@ 0x514
 8006826:	e000      	b.n	800682a <PWM_Ignore+0x26>
	return pulse;
 8006828:	687b      	ldr	r3, [r7, #4]
}
 800682a:	4618      	mov	r0, r3
 800682c:	370c      	adds	r7, #12
 800682e:	46bd      	mov	sp, r7
 8006830:	bc80      	pop	{r7}
 8006832:	4770      	bx	lr

08006834 <Set_Pwm>:
Function: Assign to PWM register
Input   : motor_leftLeft wheel PWMmotor_rightRight wheel PWM
Output  : none
**************************************************************************/
void Set_Pwm(int motor_left,int motor_right)
{
 8006834:	b580      	push	{r7, lr}
 8006836:	b082      	sub	sp, #8
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
 800683c:	6039      	str	r1, [r7, #0]
	if(motor_left == 0)// stop
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	2b00      	cmp	r3, #0
 8006842:	d105      	bne.n	8006850 <Set_Pwm+0x1c>
	{
		L_PWMA = 0;
 8006844:	4b1f      	ldr	r3, [pc, #124]	@ (80068c4 <Set_Pwm+0x90>)
 8006846:	2200      	movs	r2, #0
 8006848:	635a      	str	r2, [r3, #52]	@ 0x34
		L_PWMB = 0;
 800684a:	4b1e      	ldr	r3, [pc, #120]	@ (80068c4 <Set_Pwm+0x90>)
 800684c:	2200      	movs	r2, #0
 800684e:	639a      	str	r2, [r3, #56]	@ 0x38
	}
	if(motor_right == 0)
 8006850:	683b      	ldr	r3, [r7, #0]
 8006852:	2b00      	cmp	r3, #0
 8006854:	d105      	bne.n	8006862 <Set_Pwm+0x2e>
	{
		R_PWMA = 0;
 8006856:	4b1b      	ldr	r3, [pc, #108]	@ (80068c4 <Set_Pwm+0x90>)
 8006858:	2200      	movs	r2, #0
 800685a:	63da      	str	r2, [r3, #60]	@ 0x3c
		R_PWMB = 0;
 800685c:	4b19      	ldr	r3, [pc, #100]	@ (80068c4 <Set_Pwm+0x90>)
 800685e:	2200      	movs	r2, #0
 8006860:	641a      	str	r2, [r3, #64]	@ 0x40
	}

	//  Left wheel
  if(motor_left>0)	 //   go ahead
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	2b00      	cmp	r3, #0
 8006866:	dd09      	ble.n	800687c <Set_Pwm+0x48>
	{
		L_PWMB = myabs(motor_left);
 8006868:	6878      	ldr	r0, [r7, #4]
 800686a:	f000 fceb 	bl	8007244 <myabs>
 800686e:	4602      	mov	r2, r0
 8006870:	4b14      	ldr	r3, [pc, #80]	@ (80068c4 <Set_Pwm+0x90>)
 8006872:	639a      	str	r2, [r3, #56]	@ 0x38
		L_PWMA = 0;
 8006874:	4b13      	ldr	r3, [pc, #76]	@ (80068c4 <Set_Pwm+0x90>)
 8006876:	2200      	movs	r2, #0
 8006878:	635a      	str	r2, [r3, #52]	@ 0x34
 800687a:	e008      	b.n	800688e <Set_Pwm+0x5a>
	}
	else
	{
		L_PWMB = 0;
 800687c:	4b11      	ldr	r3, [pc, #68]	@ (80068c4 <Set_Pwm+0x90>)
 800687e:	2200      	movs	r2, #0
 8006880:	639a      	str	r2, [r3, #56]	@ 0x38
		L_PWMA = myabs(motor_left);
 8006882:	6878      	ldr	r0, [r7, #4]
 8006884:	f000 fcde 	bl	8007244 <myabs>
 8006888:	4602      	mov	r2, r0
 800688a:	4b0e      	ldr	r3, [pc, #56]	@ (80068c4 <Set_Pwm+0x90>)
 800688c:	635a      	str	r2, [r3, #52]	@ 0x34
	}

	// Right wheel
	if(motor_right>0) //
 800688e:	683b      	ldr	r3, [r7, #0]
 8006890:	2b00      	cmp	r3, #0
 8006892:	dd09      	ble.n	80068a8 <Set_Pwm+0x74>
	{
		R_PWMA = myabs(motor_right);
 8006894:	6838      	ldr	r0, [r7, #0]
 8006896:	f000 fcd5 	bl	8007244 <myabs>
 800689a:	4602      	mov	r2, r0
 800689c:	4b09      	ldr	r3, [pc, #36]	@ (80068c4 <Set_Pwm+0x90>)
 800689e:	63da      	str	r2, [r3, #60]	@ 0x3c
		R_PWMB = 0;
 80068a0:	4b08      	ldr	r3, [pc, #32]	@ (80068c4 <Set_Pwm+0x90>)
 80068a2:	2200      	movs	r2, #0
 80068a4:	641a      	str	r2, [r3, #64]	@ 0x40
	{
		R_PWMA = 0;
		R_PWMB = myabs(motor_right);
	}

}
 80068a6:	e008      	b.n	80068ba <Set_Pwm+0x86>
		R_PWMA = 0;
 80068a8:	4b06      	ldr	r3, [pc, #24]	@ (80068c4 <Set_Pwm+0x90>)
 80068aa:	2200      	movs	r2, #0
 80068ac:	63da      	str	r2, [r3, #60]	@ 0x3c
		R_PWMB = myabs(motor_right);
 80068ae:	6838      	ldr	r0, [r7, #0]
 80068b0:	f000 fcc8 	bl	8007244 <myabs>
 80068b4:	4602      	mov	r2, r0
 80068b6:	4b03      	ldr	r3, [pc, #12]	@ (80068c4 <Set_Pwm+0x90>)
 80068b8:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80068ba:	bf00      	nop
 80068bc:	3708      	adds	r7, #8
 80068be:	46bd      	mov	sp, r7
 80068c0:	bd80      	pop	{r7, pc}
 80068c2:	bf00      	nop
 80068c4:	40013400 	.word	0x40013400

080068c8 <PWM_Limit>:
Function: PWM limiting range
Input   : INInput  maxMaximum value  minMinimum value
Output  : Output
**************************************************************************/
int PWM_Limit(int IN,int max,int min)
{
 80068c8:	b480      	push	{r7}
 80068ca:	b087      	sub	sp, #28
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	60f8      	str	r0, [r7, #12]
 80068d0:	60b9      	str	r1, [r7, #8]
 80068d2:	607a      	str	r2, [r7, #4]
	int OUT = IN;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	617b      	str	r3, [r7, #20]
	if(OUT>max) OUT = max;
 80068d8:	697a      	ldr	r2, [r7, #20]
 80068da:	68bb      	ldr	r3, [r7, #8]
 80068dc:	429a      	cmp	r2, r3
 80068de:	dd01      	ble.n	80068e4 <PWM_Limit+0x1c>
 80068e0:	68bb      	ldr	r3, [r7, #8]
 80068e2:	617b      	str	r3, [r7, #20]
	if(OUT<min) OUT = min;
 80068e4:	697a      	ldr	r2, [r7, #20]
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	429a      	cmp	r2, r3
 80068ea:	da01      	bge.n	80068f0 <PWM_Limit+0x28>
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	617b      	str	r3, [r7, #20]
	return OUT;
 80068f0:	697b      	ldr	r3, [r7, #20]
}
 80068f2:	4618      	mov	r0, r3
 80068f4:	371c      	adds	r7, #28
 80068f6:	46bd      	mov	sp, r7
 80068f8:	bc80      	pop	{r7}
 80068fa:	4770      	bx	lr
 80068fc:	0000      	movs	r0, r0
	...

08006900 <Get_Velocity_Form_Encoder>:
Function: Encoder reading is converted to speed (mm/s)
Input   : none
Output  : none
**************************************************************************/
void Get_Velocity_Form_Encoder(int encoder_left,int encoder_right)
{
 8006900:	b580      	push	{r7, lr}
 8006902:	b084      	sub	sp, #16
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]
 8006908:	6039      	str	r1, [r7, #0]
	float Rotation_Speed_L,Rotation_Speed_R;						//  =5ms*/// //Motor speed=Encoder reading (5ms each time) * Reading frequency/harmonics/reduction ratio/Encoder accuracy
	Rotation_Speed_L = encoder_left*Control_Frequency/EncoderMultiples/Reduction_Ratio/Encoder_precision;
 800690a:	6878      	ldr	r0, [r7, #4]
 800690c:	f7f9 fde6 	bl	80004dc <__aeabi_i2d>
 8006910:	f04f 0200 	mov.w	r2, #0
 8006914:	4b52      	ldr	r3, [pc, #328]	@ (8006a60 <Get_Velocity_Form_Encoder+0x160>)
 8006916:	f7f9 fe4b 	bl	80005b0 <__aeabi_dmul>
 800691a:	4602      	mov	r2, r0
 800691c:	460b      	mov	r3, r1
 800691e:	4610      	mov	r0, r2
 8006920:	4619      	mov	r1, r3
 8006922:	f04f 0200 	mov.w	r2, #0
 8006926:	4b4f      	ldr	r3, [pc, #316]	@ (8006a64 <Get_Velocity_Form_Encoder+0x164>)
 8006928:	f7f9 ff6c 	bl	8000804 <__aeabi_ddiv>
 800692c:	4602      	mov	r2, r0
 800692e:	460b      	mov	r3, r1
 8006930:	4610      	mov	r0, r2
 8006932:	4619      	mov	r1, r3
 8006934:	f04f 0200 	mov.w	r2, #0
 8006938:	4b4b      	ldr	r3, [pc, #300]	@ (8006a68 <Get_Velocity_Form_Encoder+0x168>)
 800693a:	f7f9 ff63 	bl	8000804 <__aeabi_ddiv>
 800693e:	4602      	mov	r2, r0
 8006940:	460b      	mov	r3, r1
 8006942:	4610      	mov	r0, r2
 8006944:	4619      	mov	r1, r3
 8006946:	f04f 0200 	mov.w	r2, #0
 800694a:	4b48      	ldr	r3, [pc, #288]	@ (8006a6c <Get_Velocity_Form_Encoder+0x16c>)
 800694c:	f7f9 ff5a 	bl	8000804 <__aeabi_ddiv>
 8006950:	4602      	mov	r2, r0
 8006952:	460b      	mov	r3, r1
 8006954:	4610      	mov	r0, r2
 8006956:	4619      	mov	r1, r3
 8006958:	f7fa f922 	bl	8000ba0 <__aeabi_d2f>
 800695c:	4603      	mov	r3, r0
 800695e:	60fb      	str	r3, [r7, #12]
	Velocity_Left = Rotation_Speed_L*PI*Diameter_67/10;		//=* /10cm //Calculate the encoder speed=rotational speed * circumference/10 and convert it to cm
 8006960:	68f8      	ldr	r0, [r7, #12]
 8006962:	f7f9 fdcd 	bl	8000500 <__aeabi_f2d>
 8006966:	a33a      	add	r3, pc, #232	@ (adr r3, 8006a50 <Get_Velocity_Form_Encoder+0x150>)
 8006968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800696c:	f7f9 fe20 	bl	80005b0 <__aeabi_dmul>
 8006970:	4602      	mov	r2, r0
 8006972:	460b      	mov	r3, r1
 8006974:	4610      	mov	r0, r2
 8006976:	4619      	mov	r1, r3
 8006978:	a337      	add	r3, pc, #220	@ (adr r3, 8006a58 <Get_Velocity_Form_Encoder+0x158>)
 800697a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800697e:	f7f9 fe17 	bl	80005b0 <__aeabi_dmul>
 8006982:	4602      	mov	r2, r0
 8006984:	460b      	mov	r3, r1
 8006986:	4610      	mov	r0, r2
 8006988:	4619      	mov	r1, r3
 800698a:	f04f 0200 	mov.w	r2, #0
 800698e:	4b38      	ldr	r3, [pc, #224]	@ (8006a70 <Get_Velocity_Form_Encoder+0x170>)
 8006990:	f7f9 ff38 	bl	8000804 <__aeabi_ddiv>
 8006994:	4602      	mov	r2, r0
 8006996:	460b      	mov	r3, r1
 8006998:	4610      	mov	r0, r2
 800699a:	4619      	mov	r1, r3
 800699c:	f7fa f900 	bl	8000ba0 <__aeabi_d2f>
 80069a0:	4603      	mov	r3, r0
 80069a2:	4a34      	ldr	r2, [pc, #208]	@ (8006a74 <Get_Velocity_Form_Encoder+0x174>)
 80069a4:	6013      	str	r3, [r2, #0]
	Rotation_Speed_R = encoder_right*Control_Frequency/EncoderMultiples/Reduction_Ratio/Encoder_precision;
 80069a6:	6838      	ldr	r0, [r7, #0]
 80069a8:	f7f9 fd98 	bl	80004dc <__aeabi_i2d>
 80069ac:	f04f 0200 	mov.w	r2, #0
 80069b0:	4b2b      	ldr	r3, [pc, #172]	@ (8006a60 <Get_Velocity_Form_Encoder+0x160>)
 80069b2:	f7f9 fdfd 	bl	80005b0 <__aeabi_dmul>
 80069b6:	4602      	mov	r2, r0
 80069b8:	460b      	mov	r3, r1
 80069ba:	4610      	mov	r0, r2
 80069bc:	4619      	mov	r1, r3
 80069be:	f04f 0200 	mov.w	r2, #0
 80069c2:	4b28      	ldr	r3, [pc, #160]	@ (8006a64 <Get_Velocity_Form_Encoder+0x164>)
 80069c4:	f7f9 ff1e 	bl	8000804 <__aeabi_ddiv>
 80069c8:	4602      	mov	r2, r0
 80069ca:	460b      	mov	r3, r1
 80069cc:	4610      	mov	r0, r2
 80069ce:	4619      	mov	r1, r3
 80069d0:	f04f 0200 	mov.w	r2, #0
 80069d4:	4b24      	ldr	r3, [pc, #144]	@ (8006a68 <Get_Velocity_Form_Encoder+0x168>)
 80069d6:	f7f9 ff15 	bl	8000804 <__aeabi_ddiv>
 80069da:	4602      	mov	r2, r0
 80069dc:	460b      	mov	r3, r1
 80069de:	4610      	mov	r0, r2
 80069e0:	4619      	mov	r1, r3
 80069e2:	f04f 0200 	mov.w	r2, #0
 80069e6:	4b21      	ldr	r3, [pc, #132]	@ (8006a6c <Get_Velocity_Form_Encoder+0x16c>)
 80069e8:	f7f9 ff0c 	bl	8000804 <__aeabi_ddiv>
 80069ec:	4602      	mov	r2, r0
 80069ee:	460b      	mov	r3, r1
 80069f0:	4610      	mov	r0, r2
 80069f2:	4619      	mov	r1, r3
 80069f4:	f7fa f8d4 	bl	8000ba0 <__aeabi_d2f>
 80069f8:	4603      	mov	r3, r0
 80069fa:	60bb      	str	r3, [r7, #8]
	Velocity_Right = Rotation_Speed_R*PI*Diameter_67/10;		//=* /10cm //Calculate the encoder speed=rotational speed * circumference/10 and convert it to cm
 80069fc:	68b8      	ldr	r0, [r7, #8]
 80069fe:	f7f9 fd7f 	bl	8000500 <__aeabi_f2d>
 8006a02:	a313      	add	r3, pc, #76	@ (adr r3, 8006a50 <Get_Velocity_Form_Encoder+0x150>)
 8006a04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a08:	f7f9 fdd2 	bl	80005b0 <__aeabi_dmul>
 8006a0c:	4602      	mov	r2, r0
 8006a0e:	460b      	mov	r3, r1
 8006a10:	4610      	mov	r0, r2
 8006a12:	4619      	mov	r1, r3
 8006a14:	a310      	add	r3, pc, #64	@ (adr r3, 8006a58 <Get_Velocity_Form_Encoder+0x158>)
 8006a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a1a:	f7f9 fdc9 	bl	80005b0 <__aeabi_dmul>
 8006a1e:	4602      	mov	r2, r0
 8006a20:	460b      	mov	r3, r1
 8006a22:	4610      	mov	r0, r2
 8006a24:	4619      	mov	r1, r3
 8006a26:	f04f 0200 	mov.w	r2, #0
 8006a2a:	4b11      	ldr	r3, [pc, #68]	@ (8006a70 <Get_Velocity_Form_Encoder+0x170>)
 8006a2c:	f7f9 feea 	bl	8000804 <__aeabi_ddiv>
 8006a30:	4602      	mov	r2, r0
 8006a32:	460b      	mov	r3, r1
 8006a34:	4610      	mov	r0, r2
 8006a36:	4619      	mov	r1, r3
 8006a38:	f7fa f8b2 	bl	8000ba0 <__aeabi_d2f>
 8006a3c:	4603      	mov	r3, r0
 8006a3e:	4a0e      	ldr	r2, [pc, #56]	@ (8006a78 <Get_Velocity_Form_Encoder+0x178>)
 8006a40:	6013      	str	r3, [r2, #0]

}
 8006a42:	bf00      	nop
 8006a44:	3710      	adds	r7, #16
 8006a46:	46bd      	mov	sp, r7
 8006a48:	bd80      	pop	{r7, pc}
 8006a4a:	bf00      	nop
 8006a4c:	f3af 8000 	nop.w
 8006a50:	53c8d4f1 	.word	0x53c8d4f1
 8006a54:	400921fb 	.word	0x400921fb
 8006a58:	00000000 	.word	0x00000000
 8006a5c:	4050c000 	.word	0x4050c000
 8006a60:	40690000 	.word	0x40690000
 8006a64:	40100000 	.word	0x40100000
 8006a68:	403e0000 	.word	0x403e0000
 8006a6c:	40260000 	.word	0x40260000
 8006a70:	40240000 	.word	0x40240000
 8006a74:	20000468 	.word	0x20000468
 8006a78:	2000046c 	.word	0x2000046c
 8006a7c:	00000000 	.word	0x00000000

08006a80 <Turn_Off>:
		temp=0;
	return temp;
}
*/
uint8_t Turn_Off(float angle, float voltage)
{
 8006a80:	b580      	push	{r7, lr}
 8006a82:	b082      	sub	sp, #8
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
 8006a88:	6039      	str	r1, [r7, #0]
    if(myabs((int)angle - Mid_Angle) > 40)
 8006a8a:	6878      	ldr	r0, [r7, #4]
 8006a8c:	f7fa fbac 	bl	80011e8 <__aeabi_f2iz>
 8006a90:	4602      	mov	r2, r0
 8006a92:	4b11      	ldr	r3, [pc, #68]	@ (8006ad8 <Turn_Off+0x58>)
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	1ad3      	subs	r3, r2, r3
 8006a98:	4618      	mov	r0, r3
 8006a9a:	f000 fbd3 	bl	8007244 <myabs>
 8006a9e:	4603      	mov	r3, r0
 8006aa0:	2b28      	cmp	r3, #40	@ 0x28
 8006aa2:	dd01      	ble.n	8006aa8 <Turn_Off+0x28>
        return 1;
 8006aa4:	2301      	movs	r3, #1
 8006aa6:	e00d      	b.n	8006ac4 <Turn_Off+0x44>

    if(voltage < 9.6)  //  Seuil du code qui marche
 8006aa8:	6838      	ldr	r0, [r7, #0]
 8006aaa:	f7f9 fd29 	bl	8000500 <__aeabi_f2d>
 8006aae:	a308      	add	r3, pc, #32	@ (adr r3, 8006ad0 <Turn_Off+0x50>)
 8006ab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ab4:	f7f9 ffee 	bl	8000a94 <__aeabi_dcmplt>
 8006ab8:	4603      	mov	r3, r0
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d001      	beq.n	8006ac2 <Turn_Off+0x42>
        return 1;
 8006abe:	2301      	movs	r3, #1
 8006ac0:	e000      	b.n	8006ac4 <Turn_Off+0x44>

    return 0;
 8006ac2:	2300      	movs	r3, #0
}
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	3708      	adds	r7, #8
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	bd80      	pop	{r7, pc}
 8006acc:	f3af 8000 	nop.w
 8006ad0:	33333333 	.word	0x33333333
 8006ad4:	40233333 	.word	0x40233333
 8006ad8:	200002f4 	.word	0x200002f4

08006adc <Motor_start>:


void Motor_start(void)
{
 8006adc:	b580      	push	{r7, lr}
 8006ade:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8006ae0:	2100      	movs	r1, #0
 8006ae2:	4808      	ldr	r0, [pc, #32]	@ (8006b04 <Motor_start+0x28>)
 8006ae4:	f001 ff7a 	bl	80089dc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8006ae8:	2104      	movs	r1, #4
 8006aea:	4806      	ldr	r0, [pc, #24]	@ (8006b04 <Motor_start+0x28>)
 8006aec:	f001 ff76 	bl	80089dc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8006af0:	2108      	movs	r1, #8
 8006af2:	4804      	ldr	r0, [pc, #16]	@ (8006b04 <Motor_start+0x28>)
 8006af4:	f001 ff72 	bl	80089dc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8006af8:	210c      	movs	r1, #12
 8006afa:	4802      	ldr	r0, [pc, #8]	@ (8006b04 <Motor_start+0x28>)
 8006afc:	f001 ff6e 	bl	80089dc <HAL_TIM_PWM_Start>

}
 8006b00:	bf00      	nop
 8006b02:	bd80      	pop	{r7, pc}
 8006b04:	200003d4 	.word	0x200003d4

08006b08 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8006b08:	b480      	push	{r7}
 8006b0a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8006b0c:	f3bf 8f4f 	dsb	sy
}
 8006b10:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8006b12:	4b06      	ldr	r3, [pc, #24]	@ (8006b2c <__NVIC_SystemReset+0x24>)
 8006b14:	68db      	ldr	r3, [r3, #12]
 8006b16:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8006b1a:	4904      	ldr	r1, [pc, #16]	@ (8006b2c <__NVIC_SystemReset+0x24>)
 8006b1c:	4b04      	ldr	r3, [pc, #16]	@ (8006b30 <__NVIC_SystemReset+0x28>)
 8006b1e:	4313      	orrs	r3, r2
 8006b20:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8006b22:	f3bf 8f4f 	dsb	sy
}
 8006b26:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8006b28:	bf00      	nop
 8006b2a:	e7fd      	b.n	8006b28 <__NVIC_SystemReset+0x20>
 8006b2c:	e000ed00 	.word	0xe000ed00
 8006b30:	05fa0004 	.word	0x05fa0004

08006b34 <inv_row_2_scale>:
static signed char gyro_orientation[9] = {-1, 0, 0,
                                           0,-1, 0,
                                           0, 0, 1};

static unsigned short inv_row_2_scale(const signed char *row)
{
 8006b34:	b480      	push	{r7}
 8006b36:	b085      	sub	sp, #20
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	6078      	str	r0, [r7, #4]
    unsigned short b;
    if (row[0] > 0)        b = 0;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	f993 3000 	ldrsb.w	r3, [r3]
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	dd02      	ble.n	8006b4c <inv_row_2_scale+0x18>
 8006b46:	2300      	movs	r3, #0
 8006b48:	81fb      	strh	r3, [r7, #14]
 8006b4a:	e02d      	b.n	8006ba8 <inv_row_2_scale+0x74>
    else if (row[0] < 0)   b = 4;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	f993 3000 	ldrsb.w	r3, [r3]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	da02      	bge.n	8006b5c <inv_row_2_scale+0x28>
 8006b56:	2304      	movs	r3, #4
 8006b58:	81fb      	strh	r3, [r7, #14]
 8006b5a:	e025      	b.n	8006ba8 <inv_row_2_scale+0x74>
    else if (row[1] > 0)   b = 1;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	3301      	adds	r3, #1
 8006b60:	f993 3000 	ldrsb.w	r3, [r3]
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	dd02      	ble.n	8006b6e <inv_row_2_scale+0x3a>
 8006b68:	2301      	movs	r3, #1
 8006b6a:	81fb      	strh	r3, [r7, #14]
 8006b6c:	e01c      	b.n	8006ba8 <inv_row_2_scale+0x74>
    else if (row[1] < 0)   b = 5;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	3301      	adds	r3, #1
 8006b72:	f993 3000 	ldrsb.w	r3, [r3]
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	da02      	bge.n	8006b80 <inv_row_2_scale+0x4c>
 8006b7a:	2305      	movs	r3, #5
 8006b7c:	81fb      	strh	r3, [r7, #14]
 8006b7e:	e013      	b.n	8006ba8 <inv_row_2_scale+0x74>
    else if (row[2] > 0)   b = 2;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	3302      	adds	r3, #2
 8006b84:	f993 3000 	ldrsb.w	r3, [r3]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	dd02      	ble.n	8006b92 <inv_row_2_scale+0x5e>
 8006b8c:	2302      	movs	r3, #2
 8006b8e:	81fb      	strh	r3, [r7, #14]
 8006b90:	e00a      	b.n	8006ba8 <inv_row_2_scale+0x74>
    else if (row[2] < 0)   b = 6;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	3302      	adds	r3, #2
 8006b96:	f993 3000 	ldrsb.w	r3, [r3]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	da02      	bge.n	8006ba4 <inv_row_2_scale+0x70>
 8006b9e:	2306      	movs	r3, #6
 8006ba0:	81fb      	strh	r3, [r7, #14]
 8006ba2:	e001      	b.n	8006ba8 <inv_row_2_scale+0x74>
    else                   b = 7; // error
 8006ba4:	2307      	movs	r3, #7
 8006ba6:	81fb      	strh	r3, [r7, #14]
    return b;
 8006ba8:	89fb      	ldrh	r3, [r7, #14]
}
 8006baa:	4618      	mov	r0, r3
 8006bac:	3714      	adds	r7, #20
 8006bae:	46bd      	mov	sp, r7
 8006bb0:	bc80      	pop	{r7}
 8006bb2:	4770      	bx	lr

08006bb4 <inv_orientation_matrix_to_scalar>:



static  unsigned short inv_orientation_matrix_to_scalar(
    const signed char *mtx)
{
 8006bb4:	b580      	push	{r7, lr}
 8006bb6:	b084      	sub	sp, #16
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	6078      	str	r0, [r7, #4]
    unsigned short scalar;
    scalar = inv_row_2_scale(mtx);
 8006bbc:	6878      	ldr	r0, [r7, #4]
 8006bbe:	f7ff ffb9 	bl	8006b34 <inv_row_2_scale>
 8006bc2:	4603      	mov	r3, r0
 8006bc4:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 3) << 3;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	3303      	adds	r3, #3
 8006bca:	4618      	mov	r0, r3
 8006bcc:	f7ff ffb2 	bl	8006b34 <inv_row_2_scale>
 8006bd0:	4603      	mov	r3, r0
 8006bd2:	00db      	lsls	r3, r3, #3
 8006bd4:	b21a      	sxth	r2, r3
 8006bd6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006bda:	4313      	orrs	r3, r2
 8006bdc:	b21b      	sxth	r3, r3
 8006bde:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 6) << 6;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	3306      	adds	r3, #6
 8006be4:	4618      	mov	r0, r3
 8006be6:	f7ff ffa5 	bl	8006b34 <inv_row_2_scale>
 8006bea:	4603      	mov	r3, r0
 8006bec:	019b      	lsls	r3, r3, #6
 8006bee:	b21a      	sxth	r2, r3
 8006bf0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006bf4:	4313      	orrs	r3, r2
 8006bf6:	b21b      	sxth	r3, r3
 8006bf8:	81fb      	strh	r3, [r7, #14]
    return scalar;
 8006bfa:	89fb      	ldrh	r3, [r7, #14]
}
 8006bfc:	4618      	mov	r0, r3
 8006bfe:	3710      	adds	r7, #16
 8006c00:	46bd      	mov	sp, r7
 8006c02:	bd80      	pop	{r7, pc}

08006c04 <run_self_test>:

static void run_self_test(void)
{
 8006c04:	b580      	push	{r7, lr}
 8006c06:	b08a      	sub	sp, #40	@ 0x28
 8006c08:	af00      	add	r7, sp, #0
    int result;
    long gyro[3], accel[3];

    result = mpu_run_self_test(gyro, accel);
 8006c0a:	f107 020c 	add.w	r2, r7, #12
 8006c0e:	f107 0318 	add.w	r3, r7, #24
 8006c12:	4611      	mov	r1, r2
 8006c14:	4618      	mov	r0, r3
 8006c16:	f7fe ff71 	bl	8005afc <mpu_run_self_test>
 8006c1a:	6278      	str	r0, [r7, #36]	@ 0x24
    if (result == 0x7) {
 8006c1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c1e:	2b07      	cmp	r3, #7
 8006c20:	d151      	bne.n	8006cc6 <run_self_test+0xc2>
        float sens;
        unsigned short accel_sens;
        mpu_get_gyro_sens(&sens);
 8006c22:	f107 0308 	add.w	r3, r7, #8
 8006c26:	4618      	mov	r0, r3
 8006c28:	f7fd ff3a 	bl	8004aa0 <mpu_get_gyro_sens>
        gyro[0] = (long)(gyro[0] * sens);
 8006c2c:	69bb      	ldr	r3, [r7, #24]
 8006c2e:	4618      	mov	r0, r3
 8006c30:	f7fa f8c0 	bl	8000db4 <__aeabi_i2f>
 8006c34:	4602      	mov	r2, r0
 8006c36:	68bb      	ldr	r3, [r7, #8]
 8006c38:	4619      	mov	r1, r3
 8006c3a:	4610      	mov	r0, r2
 8006c3c:	f7fa f90e 	bl	8000e5c <__aeabi_fmul>
 8006c40:	4603      	mov	r3, r0
 8006c42:	4618      	mov	r0, r3
 8006c44:	f7fa fad0 	bl	80011e8 <__aeabi_f2iz>
 8006c48:	4603      	mov	r3, r0
 8006c4a:	61bb      	str	r3, [r7, #24]
        gyro[1] = (long)(gyro[1] * sens);
 8006c4c:	69fb      	ldr	r3, [r7, #28]
 8006c4e:	4618      	mov	r0, r3
 8006c50:	f7fa f8b0 	bl	8000db4 <__aeabi_i2f>
 8006c54:	4602      	mov	r2, r0
 8006c56:	68bb      	ldr	r3, [r7, #8]
 8006c58:	4619      	mov	r1, r3
 8006c5a:	4610      	mov	r0, r2
 8006c5c:	f7fa f8fe 	bl	8000e5c <__aeabi_fmul>
 8006c60:	4603      	mov	r3, r0
 8006c62:	4618      	mov	r0, r3
 8006c64:	f7fa fac0 	bl	80011e8 <__aeabi_f2iz>
 8006c68:	4603      	mov	r3, r0
 8006c6a:	61fb      	str	r3, [r7, #28]
        gyro[2] = (long)(gyro[2] * sens);
 8006c6c:	6a3b      	ldr	r3, [r7, #32]
 8006c6e:	4618      	mov	r0, r3
 8006c70:	f7fa f8a0 	bl	8000db4 <__aeabi_i2f>
 8006c74:	4602      	mov	r2, r0
 8006c76:	68bb      	ldr	r3, [r7, #8]
 8006c78:	4619      	mov	r1, r3
 8006c7a:	4610      	mov	r0, r2
 8006c7c:	f7fa f8ee 	bl	8000e5c <__aeabi_fmul>
 8006c80:	4603      	mov	r3, r0
 8006c82:	4618      	mov	r0, r3
 8006c84:	f7fa fab0 	bl	80011e8 <__aeabi_f2iz>
 8006c88:	4603      	mov	r3, r0
 8006c8a:	623b      	str	r3, [r7, #32]
        dmp_set_gyro_bias(gyro);
 8006c8c:	f107 0318 	add.w	r3, r7, #24
 8006c90:	4618      	mov	r0, r3
 8006c92:	f7fa fdf3 	bl	800187c <dmp_set_gyro_bias>
        mpu_get_accel_sens(&accel_sens);
 8006c96:	1dbb      	adds	r3, r7, #6
 8006c98:	4618      	mov	r0, r3
 8006c9a:	f7fd ff39 	bl	8004b10 <mpu_get_accel_sens>
        accel[0] *= accel_sens;
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	88fa      	ldrh	r2, [r7, #6]
 8006ca2:	fb02 f303 	mul.w	r3, r2, r3
 8006ca6:	60fb      	str	r3, [r7, #12]
        accel[1] *= accel_sens;
 8006ca8:	693b      	ldr	r3, [r7, #16]
 8006caa:	88fa      	ldrh	r2, [r7, #6]
 8006cac:	fb02 f303 	mul.w	r3, r2, r3
 8006cb0:	613b      	str	r3, [r7, #16]
        accel[2] *= accel_sens;
 8006cb2:	697b      	ldr	r3, [r7, #20]
 8006cb4:	88fa      	ldrh	r2, [r7, #6]
 8006cb6:	fb02 f303 	mul.w	r3, r2, r3
 8006cba:	617b      	str	r3, [r7, #20]
        dmp_set_accel_bias(accel);
 8006cbc:	f107 030c 	add.w	r3, r7, #12
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	f7fa fee5 	bl	8001a90 <dmp_set_accel_bias>
    }
}
 8006cc6:	bf00      	nop
 8006cc8:	3728      	adds	r7, #40	@ 0x28
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	bd80      	pop	{r7, pc}

08006cce <MPU6050_setClockSource>:
        }
        MPU6050_FIFO[j][10] = sum / 10;
    }
}

void MPU6050_setClockSource(uint8_t source){
 8006cce:	b580      	push	{r7, lr}
 8006cd0:	b084      	sub	sp, #16
 8006cd2:	af02      	add	r7, sp, #8
 8006cd4:	4603      	mov	r3, r0
 8006cd6:	71fb      	strb	r3, [r7, #7]
    IICwriteBits(devAddr, MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_CLKSEL_BIT, MPU6050_PWR1_CLKSEL_LENGTH, source);
 8006cd8:	79fb      	ldrb	r3, [r7, #7]
 8006cda:	9300      	str	r3, [sp, #0]
 8006cdc:	2303      	movs	r3, #3
 8006cde:	2202      	movs	r2, #2
 8006ce0:	216b      	movs	r1, #107	@ 0x6b
 8006ce2:	20d0      	movs	r0, #208	@ 0xd0
 8006ce4:	f7fc f88b 	bl	8002dfe <IICwriteBits>
}
 8006ce8:	bf00      	nop
 8006cea:	3708      	adds	r7, #8
 8006cec:	46bd      	mov	sp, r7
 8006cee:	bd80      	pop	{r7, pc}

08006cf0 <MPU6050_setFullScaleGyroRange>:

void MPU6050_setFullScaleGyroRange(uint8_t range) {
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	b084      	sub	sp, #16
 8006cf4:	af02      	add	r7, sp, #8
 8006cf6:	4603      	mov	r3, r0
 8006cf8:	71fb      	strb	r3, [r7, #7]
    IICwriteBits(devAddr, MPU6050_RA_GYRO_CONFIG, MPU6050_GCONFIG_FS_SEL_BIT, MPU6050_GCONFIG_FS_SEL_LENGTH, range);
 8006cfa:	79fb      	ldrb	r3, [r7, #7]
 8006cfc:	9300      	str	r3, [sp, #0]
 8006cfe:	2302      	movs	r3, #2
 8006d00:	2204      	movs	r2, #4
 8006d02:	211b      	movs	r1, #27
 8006d04:	20d0      	movs	r0, #208	@ 0xd0
 8006d06:	f7fc f87a 	bl	8002dfe <IICwriteBits>
}
 8006d0a:	bf00      	nop
 8006d0c:	3708      	adds	r7, #8
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	bd80      	pop	{r7, pc}

08006d12 <MPU6050_setFullScaleAccelRange>:

void MPU6050_setFullScaleAccelRange(uint8_t range) {
 8006d12:	b580      	push	{r7, lr}
 8006d14:	b084      	sub	sp, #16
 8006d16:	af02      	add	r7, sp, #8
 8006d18:	4603      	mov	r3, r0
 8006d1a:	71fb      	strb	r3, [r7, #7]
    IICwriteBits(devAddr, MPU6050_RA_ACCEL_CONFIG, MPU6050_ACONFIG_AFS_SEL_BIT, MPU6050_ACONFIG_AFS_SEL_LENGTH, range);
 8006d1c:	79fb      	ldrb	r3, [r7, #7]
 8006d1e:	9300      	str	r3, [sp, #0]
 8006d20:	2302      	movs	r3, #2
 8006d22:	2204      	movs	r2, #4
 8006d24:	211c      	movs	r1, #28
 8006d26:	20d0      	movs	r0, #208	@ 0xd0
 8006d28:	f7fc f869 	bl	8002dfe <IICwriteBits>
}
 8006d2c:	bf00      	nop
 8006d2e:	3708      	adds	r7, #8
 8006d30:	46bd      	mov	sp, r7
 8006d32:	bd80      	pop	{r7, pc}

08006d34 <MPU6050_setSleepEnabled>:

void MPU6050_setSleepEnabled(uint8_t enabled) {
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b082      	sub	sp, #8
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	4603      	mov	r3, r0
 8006d3c:	71fb      	strb	r3, [r7, #7]
    IICwriteBit(devAddr, MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_SLEEP_BIT, enabled);
 8006d3e:	79fb      	ldrb	r3, [r7, #7]
 8006d40:	2206      	movs	r2, #6
 8006d42:	216b      	movs	r1, #107	@ 0x6b
 8006d44:	20d0      	movs	r0, #208	@ 0xd0
 8006d46:	f7fc f8b0 	bl	8002eaa <IICwriteBit>
}
 8006d4a:	bf00      	nop
 8006d4c:	3708      	adds	r7, #8
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	bd80      	pop	{r7, pc}

08006d52 <MPU6050_setI2CMasterModeEnabled>:

uint8_t MPU6050_testConnection(void) {
    return (MPU6050_getDeviceID() == 0x68) ? 1 : 0;
}

void MPU6050_setI2CMasterModeEnabled(uint8_t enabled) {
 8006d52:	b580      	push	{r7, lr}
 8006d54:	b082      	sub	sp, #8
 8006d56:	af00      	add	r7, sp, #0
 8006d58:	4603      	mov	r3, r0
 8006d5a:	71fb      	strb	r3, [r7, #7]
    IICwriteBit(devAddr, MPU6050_RA_USER_CTRL, MPU6050_USERCTRL_I2C_MST_EN_BIT, enabled);
 8006d5c:	79fb      	ldrb	r3, [r7, #7]
 8006d5e:	2205      	movs	r2, #5
 8006d60:	216a      	movs	r1, #106	@ 0x6a
 8006d62:	20d0      	movs	r0, #208	@ 0xd0
 8006d64:	f7fc f8a1 	bl	8002eaa <IICwriteBit>
}
 8006d68:	bf00      	nop
 8006d6a:	3708      	adds	r7, #8
 8006d6c:	46bd      	mov	sp, r7
 8006d6e:	bd80      	pop	{r7, pc}

08006d70 <MPU6050_setI2CBypassEnabled>:

void MPU6050_setI2CBypassEnabled(uint8_t enabled) {
 8006d70:	b580      	push	{r7, lr}
 8006d72:	b082      	sub	sp, #8
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	4603      	mov	r3, r0
 8006d78:	71fb      	strb	r3, [r7, #7]
    IICwriteBit(devAddr, MPU6050_RA_INT_PIN_CFG, MPU6050_INTCFG_I2C_BYPASS_EN_BIT, enabled);
 8006d7a:	79fb      	ldrb	r3, [r7, #7]
 8006d7c:	2201      	movs	r2, #1
 8006d7e:	2137      	movs	r1, #55	@ 0x37
 8006d80:	20d0      	movs	r0, #208	@ 0xd0
 8006d82:	f7fc f892 	bl	8002eaa <IICwriteBit>
}
 8006d86:	bf00      	nop
 8006d88:	3708      	adds	r7, #8
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	bd80      	pop	{r7, pc}

08006d8e <MPU6050_initialize>:
Input   : none
Output  : none

**************************************************************************/

void MPU6050_initialize(void) {
 8006d8e:	b580      	push	{r7, lr}
 8006d90:	af00      	add	r7, sp, #0
    MPU6050_setClockSource(MPU6050_CLOCK_PLL_YGYRO);
 8006d92:	2002      	movs	r0, #2
 8006d94:	f7ff ff9b 	bl	8006cce <MPU6050_setClockSource>
    MPU6050_setFullScaleGyroRange(MPU6050_GYRO_FS_2000);
 8006d98:	2003      	movs	r0, #3
 8006d9a:	f7ff ffa9 	bl	8006cf0 <MPU6050_setFullScaleGyroRange>
    MPU6050_setFullScaleAccelRange(MPU6050_ACCEL_FS_2);
 8006d9e:	2000      	movs	r0, #0
 8006da0:	f7ff ffb7 	bl	8006d12 <MPU6050_setFullScaleAccelRange>
    MPU6050_setSleepEnabled(0);
 8006da4:	2000      	movs	r0, #0
 8006da6:	f7ff ffc5 	bl	8006d34 <MPU6050_setSleepEnabled>
    MPU6050_setI2CMasterModeEnabled(0);
 8006daa:	2000      	movs	r0, #0
 8006dac:	f7ff ffd1 	bl	8006d52 <MPU6050_setI2CMasterModeEnabled>
    MPU6050_setI2CBypassEnabled(0);
 8006db0:	2000      	movs	r0, #0
 8006db2:	f7ff ffdd 	bl	8006d70 <MPU6050_setI2CBypassEnabled>
}
 8006db6:	bf00      	nop
 8006db8:	bd80      	pop	{r7, pc}
	...

08006dbc <DMP_Init>:
Function: Initialization of DMP in mpu6050
Input   : none
Output  : none
**************************************************************************/
void DMP_Init(void)
{
 8006dbc:	b580      	push	{r7, lr}
 8006dbe:	b082      	sub	sp, #8
 8006dc0:	af00      	add	r7, sp, #0
    u8 temp[1] = {0};
 8006dc2:	2300      	movs	r3, #0
 8006dc4:	713b      	strb	r3, [r7, #4]
    i2cRead(0x68, 0x75, 1, temp);
 8006dc6:	1d3b      	adds	r3, r7, #4
 8006dc8:	2201      	movs	r2, #1
 8006dca:	2175      	movs	r1, #117	@ 0x75
 8006dcc:	2068      	movs	r0, #104	@ 0x68
 8006dce:	f7fb fea6 	bl	8002b1e <i2cRead>

    printf("Starting DMP initialization...\r\n");
 8006dd2:	4832      	ldr	r0, [pc, #200]	@ (8006e9c <DMP_Init+0xe0>)
 8006dd4:	f003 fea4 	bl	800ab20 <puts>

    if(temp[0] != 0x68) {
 8006dd8:	793b      	ldrb	r3, [r7, #4]
 8006dda:	2b68      	cmp	r3, #104	@ 0x68
 8006ddc:	d004      	beq.n	8006de8 <DMP_Init+0x2c>
        printf("ERROR: MPU6050 not detected!\r\n");
 8006dde:	4830      	ldr	r0, [pc, #192]	@ (8006ea0 <DMP_Init+0xe4>)
 8006de0:	f003 fe9e 	bl	800ab20 <puts>
        NVIC_SystemReset();
 8006de4:	f7ff fe90 	bl	8006b08 <__NVIC_SystemReset>
    }

    if(!mpu_init())
 8006de8:	f7fd f996 	bl	8004118 <mpu_init>
 8006dec:	4603      	mov	r3, r0
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d150      	bne.n	8006e94 <DMP_Init+0xd8>
    {
        if(!mpu_set_sensors(INV_XYZ_GYRO | INV_XYZ_ACCEL))
 8006df2:	2078      	movs	r0, #120	@ 0x78
 8006df4:	f7fd ff2c 	bl	8004c50 <mpu_set_sensors>
 8006df8:	4603      	mov	r3, r0
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d102      	bne.n	8006e04 <DMP_Init+0x48>
            printf("mpu_set_sensor complete\r\n");
 8006dfe:	4829      	ldr	r0, [pc, #164]	@ (8006ea4 <DMP_Init+0xe8>)
 8006e00:	f003 fe8e 	bl	800ab20 <puts>
        if(!mpu_configure_fifo(INV_XYZ_GYRO | INV_XYZ_ACCEL))
 8006e04:	2078      	movs	r0, #120	@ 0x78
 8006e06:	f7fd fed1 	bl	8004bac <mpu_configure_fifo>
 8006e0a:	4603      	mov	r3, r0
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d102      	bne.n	8006e16 <DMP_Init+0x5a>
            printf("mpu_configure_fifo complete\r\n");
 8006e10:	4825      	ldr	r0, [pc, #148]	@ (8006ea8 <DMP_Init+0xec>)
 8006e12:	f003 fe85 	bl	800ab20 <puts>
        if(!mpu_set_sample_rate(DEFAULT_MPU_HZ))
 8006e16:	20c8      	movs	r0, #200	@ 0xc8
 8006e18:	f7fd fddc 	bl	80049d4 <mpu_set_sample_rate>
 8006e1c:	4603      	mov	r3, r0
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d102      	bne.n	8006e28 <DMP_Init+0x6c>
            printf("mpu_set_sample_rate complete\r\n");
 8006e22:	4822      	ldr	r0, [pc, #136]	@ (8006eac <DMP_Init+0xf0>)
 8006e24:	f003 fe7c 	bl	800ab20 <puts>
        if(!dmp_load_motion_driver_firmware())
 8006e28:	f7fa fc2c 	bl	8001684 <dmp_load_motion_driver_firmware>
 8006e2c:	4603      	mov	r3, r0
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d102      	bne.n	8006e38 <DMP_Init+0x7c>
            printf("dmp_load_motion_driver_firmware complete\r\n");
 8006e32:	481f      	ldr	r0, [pc, #124]	@ (8006eb0 <DMP_Init+0xf4>)
 8006e34:	f003 fe74 	bl	800ab20 <puts>
        if(!dmp_set_orientation(inv_orientation_matrix_to_scalar(gyro_orientation)))
 8006e38:	481e      	ldr	r0, [pc, #120]	@ (8006eb4 <DMP_Init+0xf8>)
 8006e3a:	f7ff febb 	bl	8006bb4 <inv_orientation_matrix_to_scalar>
 8006e3e:	4603      	mov	r3, r0
 8006e40:	4618      	mov	r0, r3
 8006e42:	f7fa fc2f 	bl	80016a4 <dmp_set_orientation>
 8006e46:	4603      	mov	r3, r0
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d102      	bne.n	8006e52 <DMP_Init+0x96>
            printf("dmp_set_orientation complete\r\n");
 8006e4c:	481a      	ldr	r0, [pc, #104]	@ (8006eb8 <DMP_Init+0xfc>)
 8006e4e:	f003 fe67 	bl	800ab20 <puts>
        if(!dmp_enable_feature(DMP_FEATURE_6X_LP_QUAT | DMP_FEATURE_TAP |
 8006e52:	f240 1073 	movw	r0, #371	@ 0x173
 8006e56:	f7fb f99d 	bl	8002194 <dmp_enable_feature>
 8006e5a:	4603      	mov	r3, r0
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d102      	bne.n	8006e66 <DMP_Init+0xaa>
            DMP_FEATURE_ANDROID_ORIENT | DMP_FEATURE_SEND_RAW_ACCEL |
            DMP_FEATURE_SEND_CAL_GYRO | DMP_FEATURE_GYRO_CAL))
            printf("dmp_enable_feature complete\r\n");
 8006e60:	4816      	ldr	r0, [pc, #88]	@ (8006ebc <DMP_Init+0x100>)
 8006e62:	f003 fe5d 	bl	800ab20 <puts>
        if(!dmp_set_fifo_rate(DEFAULT_MPU_HZ))
 8006e66:	20c8      	movs	r0, #200	@ 0xc8
 8006e68:	f7fa ff16 	bl	8001c98 <dmp_set_fifo_rate>
 8006e6c:	4603      	mov	r3, r0
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d102      	bne.n	8006e78 <DMP_Init+0xbc>
            printf("dmp_set_fifo_rate complete\r\n");
 8006e72:	4813      	ldr	r0, [pc, #76]	@ (8006ec0 <DMP_Init+0x104>)
 8006e74:	f003 fe54 	bl	800ab20 <puts>

        run_self_test();
 8006e78:	f7ff fec4 	bl	8006c04 <run_self_test>

        if(!mpu_set_dmp_state(1))
 8006e7c:	2001      	movs	r0, #1
 8006e7e:	f7ff f833 	bl	8005ee8 <mpu_set_dmp_state>
 8006e82:	4603      	mov	r3, r0
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d102      	bne.n	8006e8e <DMP_Init+0xd2>
            printf("mpu_set_dmp_state complete\r\n");
 8006e88:	480e      	ldr	r0, [pc, #56]	@ (8006ec4 <DMP_Init+0x108>)
 8006e8a:	f003 fe49 	bl	800ab20 <puts>

        printf("DMP initialization SUCCESS!\r\n");
 8006e8e:	480e      	ldr	r0, [pc, #56]	@ (8006ec8 <DMP_Init+0x10c>)
 8006e90:	f003 fe46 	bl	800ab20 <puts>
    }
}
 8006e94:	bf00      	nop
 8006e96:	3708      	adds	r7, #8
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	bd80      	pop	{r7, pc}
 8006e9c:	0800f368 	.word	0x0800f368
 8006ea0:	0800f388 	.word	0x0800f388
 8006ea4:	0800f3a8 	.word	0x0800f3a8
 8006ea8:	0800f3c4 	.word	0x0800f3c4
 8006eac:	0800f3e4 	.word	0x0800f3e4
 8006eb0:	0800f404 	.word	0x0800f404
 8006eb4:	2000005c 	.word	0x2000005c
 8006eb8:	0800f430 	.word	0x0800f430
 8006ebc:	0800f450 	.word	0x0800f450
 8006ec0:	0800f470 	.word	0x0800f470
 8006ec4:	0800f48c 	.word	0x0800f48c
 8006ec8:	0800f4a8 	.word	0x0800f4a8
 8006ecc:	00000000 	.word	0x00000000

08006ed0 <Read_DMP>:

void Read_DMP(void)
{
 8006ed0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006ed2:	b089      	sub	sp, #36	@ 0x24
 8006ed4:	af02      	add	r7, sp, #8
    unsigned long sensor_timestamp;
    unsigned char more;
    long quat[4];

    dmp_read_fifo(gyro, accel, quat, &sensor_timestamp, &sensors, &more);
 8006ed6:	f107 0114 	add.w	r1, r7, #20
 8006eda:	463a      	mov	r2, r7
 8006edc:	f107 0313 	add.w	r3, r7, #19
 8006ee0:	9301      	str	r3, [sp, #4]
 8006ee2:	4ba3      	ldr	r3, [pc, #652]	@ (8007170 <Read_DMP+0x2a0>)
 8006ee4:	9300      	str	r3, [sp, #0]
 8006ee6:	460b      	mov	r3, r1
 8006ee8:	49a2      	ldr	r1, [pc, #648]	@ (8007174 <Read_DMP+0x2a4>)
 8006eea:	48a3      	ldr	r0, [pc, #652]	@ (8007178 <Read_DMP+0x2a8>)
 8006eec:	f7fb fb3c 	bl	8002568 <dmp_read_fifo>

    if (sensors & INV_WXYZ_QUAT)
 8006ef0:	4b9f      	ldr	r3, [pc, #636]	@ (8007170 <Read_DMP+0x2a0>)
 8006ef2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006ef6:	b29b      	uxth	r3, r3
 8006ef8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	f000 8168 	beq.w	80071d2 <Read_DMP+0x302>
    {
        q0 = quat[0] / q30;
 8006f02:	683b      	ldr	r3, [r7, #0]
 8006f04:	4618      	mov	r0, r3
 8006f06:	f7f9 ff55 	bl	8000db4 <__aeabi_i2f>
 8006f0a:	4603      	mov	r3, r0
 8006f0c:	f04f 419d 	mov.w	r1, #1317011456	@ 0x4e800000
 8006f10:	4618      	mov	r0, r3
 8006f12:	f7fa f857 	bl	8000fc4 <__aeabi_fdiv>
 8006f16:	4603      	mov	r3, r0
 8006f18:	461a      	mov	r2, r3
 8006f1a:	4b98      	ldr	r3, [pc, #608]	@ (800717c <Read_DMP+0x2ac>)
 8006f1c:	601a      	str	r2, [r3, #0]
        q1 = quat[1] / q30;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	4618      	mov	r0, r3
 8006f22:	f7f9 ff47 	bl	8000db4 <__aeabi_i2f>
 8006f26:	4603      	mov	r3, r0
 8006f28:	f04f 419d 	mov.w	r1, #1317011456	@ 0x4e800000
 8006f2c:	4618      	mov	r0, r3
 8006f2e:	f7fa f849 	bl	8000fc4 <__aeabi_fdiv>
 8006f32:	4603      	mov	r3, r0
 8006f34:	461a      	mov	r2, r3
 8006f36:	4b92      	ldr	r3, [pc, #584]	@ (8007180 <Read_DMP+0x2b0>)
 8006f38:	601a      	str	r2, [r3, #0]
        q2 = quat[2] / q30;
 8006f3a:	68bb      	ldr	r3, [r7, #8]
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	f7f9 ff39 	bl	8000db4 <__aeabi_i2f>
 8006f42:	4603      	mov	r3, r0
 8006f44:	f04f 419d 	mov.w	r1, #1317011456	@ 0x4e800000
 8006f48:	4618      	mov	r0, r3
 8006f4a:	f7fa f83b 	bl	8000fc4 <__aeabi_fdiv>
 8006f4e:	4603      	mov	r3, r0
 8006f50:	461a      	mov	r2, r3
 8006f52:	4b8c      	ldr	r3, [pc, #560]	@ (8007184 <Read_DMP+0x2b4>)
 8006f54:	601a      	str	r2, [r3, #0]
        q3 = quat[3] / q30;
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	4618      	mov	r0, r3
 8006f5a:	f7f9 ff2b 	bl	8000db4 <__aeabi_i2f>
 8006f5e:	4603      	mov	r3, r0
 8006f60:	f04f 419d 	mov.w	r1, #1317011456	@ 0x4e800000
 8006f64:	4618      	mov	r0, r3
 8006f66:	f7fa f82d 	bl	8000fc4 <__aeabi_fdiv>
 8006f6a:	4603      	mov	r3, r0
 8006f6c:	461a      	mov	r2, r3
 8006f6e:	4b86      	ldr	r3, [pc, #536]	@ (8007188 <Read_DMP+0x2b8>)
 8006f70:	601a      	str	r2, [r3, #0]

        Roll = asin(-2 * q1 * q3 + 2 * q0 * q2) * 57.3;
 8006f72:	4b83      	ldr	r3, [pc, #524]	@ (8007180 <Read_DMP+0x2b0>)
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	f04f 4140 	mov.w	r1, #3221225472	@ 0xc0000000
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	f7f9 ff6e 	bl	8000e5c <__aeabi_fmul>
 8006f80:	4603      	mov	r3, r0
 8006f82:	461a      	mov	r2, r3
 8006f84:	4b80      	ldr	r3, [pc, #512]	@ (8007188 <Read_DMP+0x2b8>)
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	4619      	mov	r1, r3
 8006f8a:	4610      	mov	r0, r2
 8006f8c:	f7f9 ff66 	bl	8000e5c <__aeabi_fmul>
 8006f90:	4603      	mov	r3, r0
 8006f92:	461c      	mov	r4, r3
 8006f94:	4b79      	ldr	r3, [pc, #484]	@ (800717c <Read_DMP+0x2ac>)
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	4619      	mov	r1, r3
 8006f9a:	4618      	mov	r0, r3
 8006f9c:	f7f9 fe56 	bl	8000c4c <__addsf3>
 8006fa0:	4603      	mov	r3, r0
 8006fa2:	461a      	mov	r2, r3
 8006fa4:	4b77      	ldr	r3, [pc, #476]	@ (8007184 <Read_DMP+0x2b4>)
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	4619      	mov	r1, r3
 8006faa:	4610      	mov	r0, r2
 8006fac:	f7f9 ff56 	bl	8000e5c <__aeabi_fmul>
 8006fb0:	4603      	mov	r3, r0
 8006fb2:	4619      	mov	r1, r3
 8006fb4:	4620      	mov	r0, r4
 8006fb6:	f7f9 fe49 	bl	8000c4c <__addsf3>
 8006fba:	4603      	mov	r3, r0
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	f7f9 fa9f 	bl	8000500 <__aeabi_f2d>
 8006fc2:	4602      	mov	r2, r0
 8006fc4:	460b      	mov	r3, r1
 8006fc6:	4610      	mov	r0, r2
 8006fc8:	4619      	mov	r1, r3
 8006fca:	f007 f9f5 	bl	800e3b8 <asin>
 8006fce:	a366      	add	r3, pc, #408	@ (adr r3, 8007168 <Read_DMP+0x298>)
 8006fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fd4:	f7f9 faec 	bl	80005b0 <__aeabi_dmul>
 8006fd8:	4602      	mov	r2, r0
 8006fda:	460b      	mov	r3, r1
 8006fdc:	4610      	mov	r0, r2
 8006fde:	4619      	mov	r1, r3
 8006fe0:	f7f9 fdde 	bl	8000ba0 <__aeabi_d2f>
 8006fe4:	4603      	mov	r3, r0
 8006fe6:	4a69      	ldr	r2, [pc, #420]	@ (800718c <Read_DMP+0x2bc>)
 8006fe8:	6013      	str	r3, [r2, #0]
        Pitch = atan2(2 * q2 * q3 + 2 * q0 * q1, -2 * q1 * q1 - 2 * q2 * q2 + 1) * 57.3;
 8006fea:	4b66      	ldr	r3, [pc, #408]	@ (8007184 <Read_DMP+0x2b4>)
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	4619      	mov	r1, r3
 8006ff0:	4618      	mov	r0, r3
 8006ff2:	f7f9 fe2b 	bl	8000c4c <__addsf3>
 8006ff6:	4603      	mov	r3, r0
 8006ff8:	461a      	mov	r2, r3
 8006ffa:	4b63      	ldr	r3, [pc, #396]	@ (8007188 <Read_DMP+0x2b8>)
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	4619      	mov	r1, r3
 8007000:	4610      	mov	r0, r2
 8007002:	f7f9 ff2b 	bl	8000e5c <__aeabi_fmul>
 8007006:	4603      	mov	r3, r0
 8007008:	461c      	mov	r4, r3
 800700a:	4b5c      	ldr	r3, [pc, #368]	@ (800717c <Read_DMP+0x2ac>)
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	4619      	mov	r1, r3
 8007010:	4618      	mov	r0, r3
 8007012:	f7f9 fe1b 	bl	8000c4c <__addsf3>
 8007016:	4603      	mov	r3, r0
 8007018:	461a      	mov	r2, r3
 800701a:	4b59      	ldr	r3, [pc, #356]	@ (8007180 <Read_DMP+0x2b0>)
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	4619      	mov	r1, r3
 8007020:	4610      	mov	r0, r2
 8007022:	f7f9 ff1b 	bl	8000e5c <__aeabi_fmul>
 8007026:	4603      	mov	r3, r0
 8007028:	4619      	mov	r1, r3
 800702a:	4620      	mov	r0, r4
 800702c:	f7f9 fe0e 	bl	8000c4c <__addsf3>
 8007030:	4603      	mov	r3, r0
 8007032:	4618      	mov	r0, r3
 8007034:	f7f9 fa64 	bl	8000500 <__aeabi_f2d>
 8007038:	4604      	mov	r4, r0
 800703a:	460d      	mov	r5, r1
 800703c:	4b50      	ldr	r3, [pc, #320]	@ (8007180 <Read_DMP+0x2b0>)
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f04f 4140 	mov.w	r1, #3221225472	@ 0xc0000000
 8007044:	4618      	mov	r0, r3
 8007046:	f7f9 ff09 	bl	8000e5c <__aeabi_fmul>
 800704a:	4603      	mov	r3, r0
 800704c:	461a      	mov	r2, r3
 800704e:	4b4c      	ldr	r3, [pc, #304]	@ (8007180 <Read_DMP+0x2b0>)
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	4619      	mov	r1, r3
 8007054:	4610      	mov	r0, r2
 8007056:	f7f9 ff01 	bl	8000e5c <__aeabi_fmul>
 800705a:	4603      	mov	r3, r0
 800705c:	461e      	mov	r6, r3
 800705e:	4b49      	ldr	r3, [pc, #292]	@ (8007184 <Read_DMP+0x2b4>)
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	4619      	mov	r1, r3
 8007064:	4618      	mov	r0, r3
 8007066:	f7f9 fdf1 	bl	8000c4c <__addsf3>
 800706a:	4603      	mov	r3, r0
 800706c:	461a      	mov	r2, r3
 800706e:	4b45      	ldr	r3, [pc, #276]	@ (8007184 <Read_DMP+0x2b4>)
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	4619      	mov	r1, r3
 8007074:	4610      	mov	r0, r2
 8007076:	f7f9 fef1 	bl	8000e5c <__aeabi_fmul>
 800707a:	4603      	mov	r3, r0
 800707c:	4619      	mov	r1, r3
 800707e:	4630      	mov	r0, r6
 8007080:	f7f9 fde2 	bl	8000c48 <__aeabi_fsub>
 8007084:	4603      	mov	r3, r0
 8007086:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800708a:	4618      	mov	r0, r3
 800708c:	f7f9 fdde 	bl	8000c4c <__addsf3>
 8007090:	4603      	mov	r3, r0
 8007092:	4618      	mov	r0, r3
 8007094:	f7f9 fa34 	bl	8000500 <__aeabi_f2d>
 8007098:	4602      	mov	r2, r0
 800709a:	460b      	mov	r3, r1
 800709c:	4620      	mov	r0, r4
 800709e:	4629      	mov	r1, r5
 80070a0:	f007 f9b2 	bl	800e408 <atan2>
 80070a4:	a330      	add	r3, pc, #192	@ (adr r3, 8007168 <Read_DMP+0x298>)
 80070a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070aa:	f7f9 fa81 	bl	80005b0 <__aeabi_dmul>
 80070ae:	4602      	mov	r2, r0
 80070b0:	460b      	mov	r3, r1
 80070b2:	4610      	mov	r0, r2
 80070b4:	4619      	mov	r1, r3
 80070b6:	f7f9 fd73 	bl	8000ba0 <__aeabi_d2f>
 80070ba:	4603      	mov	r3, r0
 80070bc:	4a34      	ldr	r2, [pc, #208]	@ (8007190 <Read_DMP+0x2c0>)
 80070be:	6013      	str	r3, [r2, #0]
        Yaw = atan2(2 * (q1 * q2 + q0 * q3), q0 * q0 + q1 * q1 - q2 * q2 - q3 * q3) * 57.3;
 80070c0:	4b2f      	ldr	r3, [pc, #188]	@ (8007180 <Read_DMP+0x2b0>)
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	4a2f      	ldr	r2, [pc, #188]	@ (8007184 <Read_DMP+0x2b4>)
 80070c6:	6812      	ldr	r2, [r2, #0]
 80070c8:	4611      	mov	r1, r2
 80070ca:	4618      	mov	r0, r3
 80070cc:	f7f9 fec6 	bl	8000e5c <__aeabi_fmul>
 80070d0:	4603      	mov	r3, r0
 80070d2:	461c      	mov	r4, r3
 80070d4:	4b29      	ldr	r3, [pc, #164]	@ (800717c <Read_DMP+0x2ac>)
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	4a2b      	ldr	r2, [pc, #172]	@ (8007188 <Read_DMP+0x2b8>)
 80070da:	6812      	ldr	r2, [r2, #0]
 80070dc:	4611      	mov	r1, r2
 80070de:	4618      	mov	r0, r3
 80070e0:	f7f9 febc 	bl	8000e5c <__aeabi_fmul>
 80070e4:	4603      	mov	r3, r0
 80070e6:	4619      	mov	r1, r3
 80070e8:	4620      	mov	r0, r4
 80070ea:	f7f9 fdaf 	bl	8000c4c <__addsf3>
 80070ee:	4603      	mov	r3, r0
 80070f0:	4619      	mov	r1, r3
 80070f2:	4618      	mov	r0, r3
 80070f4:	f7f9 fdaa 	bl	8000c4c <__addsf3>
 80070f8:	4603      	mov	r3, r0
 80070fa:	4618      	mov	r0, r3
 80070fc:	f7f9 fa00 	bl	8000500 <__aeabi_f2d>
 8007100:	4604      	mov	r4, r0
 8007102:	460d      	mov	r5, r1
 8007104:	4b1d      	ldr	r3, [pc, #116]	@ (800717c <Read_DMP+0x2ac>)
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	4a1c      	ldr	r2, [pc, #112]	@ (800717c <Read_DMP+0x2ac>)
 800710a:	6812      	ldr	r2, [r2, #0]
 800710c:	4611      	mov	r1, r2
 800710e:	4618      	mov	r0, r3
 8007110:	f7f9 fea4 	bl	8000e5c <__aeabi_fmul>
 8007114:	4603      	mov	r3, r0
 8007116:	461e      	mov	r6, r3
 8007118:	4b19      	ldr	r3, [pc, #100]	@ (8007180 <Read_DMP+0x2b0>)
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	4a18      	ldr	r2, [pc, #96]	@ (8007180 <Read_DMP+0x2b0>)
 800711e:	6812      	ldr	r2, [r2, #0]
 8007120:	4611      	mov	r1, r2
 8007122:	4618      	mov	r0, r3
 8007124:	f7f9 fe9a 	bl	8000e5c <__aeabi_fmul>
 8007128:	4603      	mov	r3, r0
 800712a:	4619      	mov	r1, r3
 800712c:	4630      	mov	r0, r6
 800712e:	f7f9 fd8d 	bl	8000c4c <__addsf3>
 8007132:	4603      	mov	r3, r0
 8007134:	461e      	mov	r6, r3
 8007136:	4b13      	ldr	r3, [pc, #76]	@ (8007184 <Read_DMP+0x2b4>)
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	4a12      	ldr	r2, [pc, #72]	@ (8007184 <Read_DMP+0x2b4>)
 800713c:	6812      	ldr	r2, [r2, #0]
 800713e:	4611      	mov	r1, r2
 8007140:	4618      	mov	r0, r3
 8007142:	f7f9 fe8b 	bl	8000e5c <__aeabi_fmul>
 8007146:	4603      	mov	r3, r0
 8007148:	4619      	mov	r1, r3
 800714a:	4630      	mov	r0, r6
 800714c:	f7f9 fd7c 	bl	8000c48 <__aeabi_fsub>
 8007150:	4603      	mov	r3, r0
 8007152:	461e      	mov	r6, r3
 8007154:	4b0c      	ldr	r3, [pc, #48]	@ (8007188 <Read_DMP+0x2b8>)
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	4a0b      	ldr	r2, [pc, #44]	@ (8007188 <Read_DMP+0x2b8>)
 800715a:	6812      	ldr	r2, [r2, #0]
 800715c:	4611      	mov	r1, r2
 800715e:	4618      	mov	r0, r3
 8007160:	e018      	b.n	8007194 <Read_DMP+0x2c4>
 8007162:	bf00      	nop
 8007164:	f3af 8000 	nop.w
 8007168:	66666666 	.word	0x66666666
 800716c:	404ca666 	.word	0x404ca666
 8007170:	2000047e 	.word	0x2000047e
 8007174:	20000478 	.word	0x20000478
 8007178:	20000470 	.word	0x20000470
 800717c:	20000058 	.word	0x20000058
 8007180:	2000048c 	.word	0x2000048c
 8007184:	20000490 	.word	0x20000490
 8007188:	20000494 	.word	0x20000494
 800718c:	20000480 	.word	0x20000480
 8007190:	20000484 	.word	0x20000484
 8007194:	f7f9 fe62 	bl	8000e5c <__aeabi_fmul>
 8007198:	4603      	mov	r3, r0
 800719a:	4619      	mov	r1, r3
 800719c:	4630      	mov	r0, r6
 800719e:	f7f9 fd53 	bl	8000c48 <__aeabi_fsub>
 80071a2:	4603      	mov	r3, r0
 80071a4:	4618      	mov	r0, r3
 80071a6:	f7f9 f9ab 	bl	8000500 <__aeabi_f2d>
 80071aa:	4602      	mov	r2, r0
 80071ac:	460b      	mov	r3, r1
 80071ae:	4620      	mov	r0, r4
 80071b0:	4629      	mov	r1, r5
 80071b2:	f007 f929 	bl	800e408 <atan2>
 80071b6:	a30a      	add	r3, pc, #40	@ (adr r3, 80071e0 <Read_DMP+0x310>)
 80071b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071bc:	f7f9 f9f8 	bl	80005b0 <__aeabi_dmul>
 80071c0:	4602      	mov	r2, r0
 80071c2:	460b      	mov	r3, r1
 80071c4:	4610      	mov	r0, r2
 80071c6:	4619      	mov	r1, r3
 80071c8:	f7f9 fcea 	bl	8000ba0 <__aeabi_d2f>
 80071cc:	4603      	mov	r3, r0
 80071ce:	4a06      	ldr	r2, [pc, #24]	@ (80071e8 <Read_DMP+0x318>)
 80071d0:	6013      	str	r3, [r2, #0]
    }
}
 80071d2:	bf00      	nop
 80071d4:	371c      	adds	r7, #28
 80071d6:	46bd      	mov	sp, r7
 80071d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80071da:	bf00      	nop
 80071dc:	f3af 8000 	nop.w
 80071e0:	66666666 	.word	0x66666666
 80071e4:	404ca666 	.word	0x404ca666
 80071e8:	20000488 	.word	0x20000488

080071ec <MPU6050_EXTI_Init>:
}

//  FONCTION CRITIQUE : Configuration de l'interruption DMP

void MPU6050_EXTI_Init(void)
{
 80071ec:	b580      	push	{r7, lr}
 80071ee:	af00      	add	r7, sp, #0
    printf("Configuring MPU6050 interrupt...\r\n");
 80071f0:	4812      	ldr	r0, [pc, #72]	@ (800723c <MPU6050_EXTI_Init+0x50>)
 80071f2:	f003 fc95 	bl	800ab20 <puts>

    // Activer l'interruption DMP ready
    IICwriteBit(devAddr, MPU6050_RA_INT_ENABLE, MPU6050_INTERRUPT_DMP_INT_BIT, 1);
 80071f6:	2301      	movs	r3, #1
 80071f8:	2201      	movs	r2, #1
 80071fa:	2138      	movs	r1, #56	@ 0x38
 80071fc:	20d0      	movs	r0, #208	@ 0xd0
 80071fe:	f7fb fe54 	bl	8002eaa <IICwriteBit>

    // Configurer le pin INT
    IICwriteBit(devAddr, MPU6050_RA_INT_PIN_CFG, MPU6050_INTCFG_INT_LEVEL_BIT, 0);
 8007202:	2300      	movs	r3, #0
 8007204:	2207      	movs	r2, #7
 8007206:	2137      	movs	r1, #55	@ 0x37
 8007208:	20d0      	movs	r0, #208	@ 0xd0
 800720a:	f7fb fe4e 	bl	8002eaa <IICwriteBit>
    IICwriteBit(devAddr, MPU6050_RA_INT_PIN_CFG, MPU6050_INTCFG_INT_OPEN_BIT, 0);
 800720e:	2300      	movs	r3, #0
 8007210:	2206      	movs	r2, #6
 8007212:	2137      	movs	r1, #55	@ 0x37
 8007214:	20d0      	movs	r0, #208	@ 0xd0
 8007216:	f7fb fe48 	bl	8002eaa <IICwriteBit>
    IICwriteBit(devAddr, MPU6050_RA_INT_PIN_CFG, MPU6050_INTCFG_LATCH_INT_EN_BIT, 0);
 800721a:	2300      	movs	r3, #0
 800721c:	2205      	movs	r2, #5
 800721e:	2137      	movs	r1, #55	@ 0x37
 8007220:	20d0      	movs	r0, #208	@ 0xd0
 8007222:	f7fb fe42 	bl	8002eaa <IICwriteBit>
    IICwriteBit(devAddr, MPU6050_RA_INT_PIN_CFG, MPU6050_INTCFG_INT_RD_CLEAR_BIT, 1);
 8007226:	2301      	movs	r3, #1
 8007228:	2204      	movs	r2, #4
 800722a:	2137      	movs	r1, #55	@ 0x37
 800722c:	20d0      	movs	r0, #208	@ 0xd0
 800722e:	f7fb fe3c 	bl	8002eaa <IICwriteBit>

    printf("MPU6050 interrupt configured!\r\n");
 8007232:	4803      	ldr	r0, [pc, #12]	@ (8007240 <MPU6050_EXTI_Init+0x54>)
 8007234:	f003 fc74 	bl	800ab20 <puts>
}
 8007238:	bf00      	nop
 800723a:	bd80      	pop	{r7, pc}
 800723c:	0800f4c8 	.word	0x0800f4c8
 8007240:	0800f4ec 	.word	0x0800f4ec

08007244 <myabs>:
Function: Absolute value function
Input   : aNumber to be converted
Output  : unsigned int
**************************************************************************/
int myabs(int a)
{
 8007244:	b480      	push	{r7}
 8007246:	b085      	sub	sp, #20
 8007248:	af00      	add	r7, sp, #0
 800724a:	6078      	str	r0, [r7, #4]
	int temp;
	if(a<0)  temp=-a;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2b00      	cmp	r3, #0
 8007250:	da03      	bge.n	800725a <myabs+0x16>
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	425b      	negs	r3, r3
 8007256:	60fb      	str	r3, [r7, #12]
 8007258:	e001      	b.n	800725e <myabs+0x1a>
	else temp=a;
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	60fb      	str	r3, [r7, #12]
	return temp;
 800725e:	68fb      	ldr	r3, [r7, #12]
}
 8007260:	4618      	mov	r0, r3
 8007262:	3714      	adds	r7, #20
 8007264:	46bd      	mov	sp, r7
 8007266:	bc80      	pop	{r7}
 8007268:	4770      	bx	lr
	...

0800726c <Balance_PD>:
Function: Vertical PD control
Input   : Angle:angleGyroangular velocity
Output  : balanceVertical control PWM
**************************************************************************/
int Balance_PD(float Angle,float Gyro)
{
 800726c:	b590      	push	{r4, r7, lr}
 800726e:	b087      	sub	sp, #28
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
 8007274:	6039      	str	r1, [r7, #0]
   float Angle_bias,Gyro_bias;
	 int balance;
	 Angle_bias= Mid_Angle-Angle;
 8007276:	4b1e      	ldr	r3, [pc, #120]	@ (80072f0 <Balance_PD+0x84>)
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	4618      	mov	r0, r3
 800727c:	f7f9 fd9a 	bl	8000db4 <__aeabi_i2f>
 8007280:	4603      	mov	r3, r0
 8007282:	6879      	ldr	r1, [r7, #4]
 8007284:	4618      	mov	r0, r3
 8007286:	f7f9 fcdf 	bl	8000c48 <__aeabi_fsub>
 800728a:	4603      	mov	r3, r0
 800728c:	617b      	str	r3, [r7, #20]
	 Gyro_bias=0-Gyro;
 800728e:	6839      	ldr	r1, [r7, #0]
 8007290:	f04f 0000 	mov.w	r0, #0
 8007294:	f7f9 fcd8 	bl	8000c48 <__aeabi_fsub>
 8007298:	4603      	mov	r3, r0
 800729a:	613b      	str	r3, [r7, #16]
	 balance=-Balance_Kp/100*Angle_bias-Gyro_bias*Balance_Kd/100;
 800729c:	4b15      	ldr	r3, [pc, #84]	@ (80072f4 <Balance_PD+0x88>)
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80072a4:	4914      	ldr	r1, [pc, #80]	@ (80072f8 <Balance_PD+0x8c>)
 80072a6:	4618      	mov	r0, r3
 80072a8:	f7f9 fe8c 	bl	8000fc4 <__aeabi_fdiv>
 80072ac:	4603      	mov	r3, r0
 80072ae:	6979      	ldr	r1, [r7, #20]
 80072b0:	4618      	mov	r0, r3
 80072b2:	f7f9 fdd3 	bl	8000e5c <__aeabi_fmul>
 80072b6:	4603      	mov	r3, r0
 80072b8:	461c      	mov	r4, r3
 80072ba:	4b10      	ldr	r3, [pc, #64]	@ (80072fc <Balance_PD+0x90>)
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	6939      	ldr	r1, [r7, #16]
 80072c0:	4618      	mov	r0, r3
 80072c2:	f7f9 fdcb 	bl	8000e5c <__aeabi_fmul>
 80072c6:	4603      	mov	r3, r0
 80072c8:	490b      	ldr	r1, [pc, #44]	@ (80072f8 <Balance_PD+0x8c>)
 80072ca:	4618      	mov	r0, r3
 80072cc:	f7f9 fe7a 	bl	8000fc4 <__aeabi_fdiv>
 80072d0:	4603      	mov	r3, r0
 80072d2:	4619      	mov	r1, r3
 80072d4:	4620      	mov	r0, r4
 80072d6:	f7f9 fcb7 	bl	8000c48 <__aeabi_fsub>
 80072da:	4603      	mov	r3, r0
 80072dc:	4618      	mov	r0, r3
 80072de:	f7f9 ff83 	bl	80011e8 <__aeabi_f2iz>
 80072e2:	4603      	mov	r3, r0
 80072e4:	60fb      	str	r3, [r7, #12]


	 return balance;
 80072e6:	68fb      	ldr	r3, [r7, #12]
}
 80072e8:	4618      	mov	r0, r3
 80072ea:	371c      	adds	r7, #28
 80072ec:	46bd      	mov	sp, r7
 80072ee:	bd90      	pop	{r4, r7, pc}
 80072f0:	200002f4 	.word	0x200002f4
 80072f4:	20000068 	.word	0x20000068
 80072f8:	42c80000 	.word	0x42c80000
 80072fc:	2000006c 	.word	0x2000006c

08007300 <Velocity_PI>:



int Velocity_PI(int encoder_left,int encoder_right)
{
 8007300:	b5b0      	push	{r4, r5, r7, lr}
 8007302:	b082      	sub	sp, #8
 8007304:	af00      	add	r7, sp, #0
 8007306:	6078      	str	r0, [r7, #4]
 8007308:	6039      	str	r1, [r7, #0]
    static float velocity,Encoder_Least,Encoder_bias,Movement;
	  static float Encoder_Integral;
		Encoder_Least =0-(encoder_left+encoder_right);
 800730a:	687a      	ldr	r2, [r7, #4]
 800730c:	683b      	ldr	r3, [r7, #0]
 800730e:	4413      	add	r3, r2
 8007310:	425b      	negs	r3, r3
 8007312:	4618      	mov	r0, r3
 8007314:	f7f9 fd4e 	bl	8000db4 <__aeabi_i2f>
 8007318:	4603      	mov	r3, r0
 800731a:	4a57      	ldr	r2, [pc, #348]	@ (8007478 <Velocity_PI+0x178>)
 800731c:	6013      	str	r3, [r2, #0]
		Encoder_bias *= 0.84;
 800731e:	4b57      	ldr	r3, [pc, #348]	@ (800747c <Velocity_PI+0x17c>)
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	4618      	mov	r0, r3
 8007324:	f7f9 f8ec 	bl	8000500 <__aeabi_f2d>
 8007328:	a34f      	add	r3, pc, #316	@ (adr r3, 8007468 <Velocity_PI+0x168>)
 800732a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800732e:	f7f9 f93f 	bl	80005b0 <__aeabi_dmul>
 8007332:	4602      	mov	r2, r0
 8007334:	460b      	mov	r3, r1
 8007336:	4610      	mov	r0, r2
 8007338:	4619      	mov	r1, r3
 800733a:	f7f9 fc31 	bl	8000ba0 <__aeabi_d2f>
 800733e:	4603      	mov	r3, r0
 8007340:	4a4e      	ldr	r2, [pc, #312]	@ (800747c <Velocity_PI+0x17c>)
 8007342:	6013      	str	r3, [r2, #0]
		Encoder_bias += Encoder_Least*0.16;
 8007344:	4b4d      	ldr	r3, [pc, #308]	@ (800747c <Velocity_PI+0x17c>)
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	4618      	mov	r0, r3
 800734a:	f7f9 f8d9 	bl	8000500 <__aeabi_f2d>
 800734e:	4604      	mov	r4, r0
 8007350:	460d      	mov	r5, r1
 8007352:	4b49      	ldr	r3, [pc, #292]	@ (8007478 <Velocity_PI+0x178>)
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	4618      	mov	r0, r3
 8007358:	f7f9 f8d2 	bl	8000500 <__aeabi_f2d>
 800735c:	a344      	add	r3, pc, #272	@ (adr r3, 8007470 <Velocity_PI+0x170>)
 800735e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007362:	f7f9 f925 	bl	80005b0 <__aeabi_dmul>
 8007366:	4602      	mov	r2, r0
 8007368:	460b      	mov	r3, r1
 800736a:	4620      	mov	r0, r4
 800736c:	4629      	mov	r1, r5
 800736e:	f7f8 ff69 	bl	8000244 <__adddf3>
 8007372:	4602      	mov	r2, r0
 8007374:	460b      	mov	r3, r1
 8007376:	4610      	mov	r0, r2
 8007378:	4619      	mov	r1, r3
 800737a:	f7f9 fc11 	bl	8000ba0 <__aeabi_d2f>
 800737e:	4603      	mov	r3, r0
 8007380:	4a3e      	ldr	r2, [pc, #248]	@ (800747c <Velocity_PI+0x17c>)
 8007382:	6013      	str	r3, [r2, #0]
		Encoder_Integral +=Encoder_bias;
 8007384:	4b3e      	ldr	r3, [pc, #248]	@ (8007480 <Velocity_PI+0x180>)
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	4a3c      	ldr	r2, [pc, #240]	@ (800747c <Velocity_PI+0x17c>)
 800738a:	6812      	ldr	r2, [r2, #0]
 800738c:	4611      	mov	r1, r2
 800738e:	4618      	mov	r0, r3
 8007390:	f7f9 fc5c 	bl	8000c4c <__addsf3>
 8007394:	4603      	mov	r3, r0
 8007396:	461a      	mov	r2, r3
 8007398:	4b39      	ldr	r3, [pc, #228]	@ (8007480 <Velocity_PI+0x180>)
 800739a:	601a      	str	r2, [r3, #0]
		Encoder_Integral=Encoder_Integral+Movement;
 800739c:	4b38      	ldr	r3, [pc, #224]	@ (8007480 <Velocity_PI+0x180>)
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	4a38      	ldr	r2, [pc, #224]	@ (8007484 <Velocity_PI+0x184>)
 80073a2:	6812      	ldr	r2, [r2, #0]
 80073a4:	4611      	mov	r1, r2
 80073a6:	4618      	mov	r0, r3
 80073a8:	f7f9 fc50 	bl	8000c4c <__addsf3>
 80073ac:	4603      	mov	r3, r0
 80073ae:	461a      	mov	r2, r3
 80073b0:	4b33      	ldr	r3, [pc, #204]	@ (8007480 <Velocity_PI+0x180>)
 80073b2:	601a      	str	r2, [r3, #0]
		if(Encoder_Integral>8000)  	Encoder_Integral=8000;
 80073b4:	4b32      	ldr	r3, [pc, #200]	@ (8007480 <Velocity_PI+0x180>)
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	4933      	ldr	r1, [pc, #204]	@ (8007488 <Velocity_PI+0x188>)
 80073ba:	4618      	mov	r0, r3
 80073bc:	f7f9 ff0a 	bl	80011d4 <__aeabi_fcmpgt>
 80073c0:	4603      	mov	r3, r0
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d002      	beq.n	80073cc <Velocity_PI+0xcc>
 80073c6:	4b2e      	ldr	r3, [pc, #184]	@ (8007480 <Velocity_PI+0x180>)
 80073c8:	4a2f      	ldr	r2, [pc, #188]	@ (8007488 <Velocity_PI+0x188>)
 80073ca:	601a      	str	r2, [r3, #0]
		if(Encoder_Integral<-8000)	  Encoder_Integral=-8000;
 80073cc:	4b2c      	ldr	r3, [pc, #176]	@ (8007480 <Velocity_PI+0x180>)
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	492e      	ldr	r1, [pc, #184]	@ (800748c <Velocity_PI+0x18c>)
 80073d2:	4618      	mov	r0, r3
 80073d4:	f7f9 fee0 	bl	8001198 <__aeabi_fcmplt>
 80073d8:	4603      	mov	r3, r0
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d002      	beq.n	80073e4 <Velocity_PI+0xe4>
 80073de:	4b28      	ldr	r3, [pc, #160]	@ (8007480 <Velocity_PI+0x180>)
 80073e0:	4a2a      	ldr	r2, [pc, #168]	@ (800748c <Velocity_PI+0x18c>)
 80073e2:	601a      	str	r2, [r3, #0]
		velocity=-Encoder_bias*Velocity_Kp/100-Encoder_Integral*Velocity_Ki/100;
 80073e4:	4b25      	ldr	r3, [pc, #148]	@ (800747c <Velocity_PI+0x17c>)
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80073ec:	4a28      	ldr	r2, [pc, #160]	@ (8007490 <Velocity_PI+0x190>)
 80073ee:	6812      	ldr	r2, [r2, #0]
 80073f0:	4611      	mov	r1, r2
 80073f2:	4618      	mov	r0, r3
 80073f4:	f7f9 fd32 	bl	8000e5c <__aeabi_fmul>
 80073f8:	4603      	mov	r3, r0
 80073fa:	4926      	ldr	r1, [pc, #152]	@ (8007494 <Velocity_PI+0x194>)
 80073fc:	4618      	mov	r0, r3
 80073fe:	f7f9 fde1 	bl	8000fc4 <__aeabi_fdiv>
 8007402:	4603      	mov	r3, r0
 8007404:	461c      	mov	r4, r3
 8007406:	4b1e      	ldr	r3, [pc, #120]	@ (8007480 <Velocity_PI+0x180>)
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	4a23      	ldr	r2, [pc, #140]	@ (8007498 <Velocity_PI+0x198>)
 800740c:	6812      	ldr	r2, [r2, #0]
 800740e:	4611      	mov	r1, r2
 8007410:	4618      	mov	r0, r3
 8007412:	f7f9 fd23 	bl	8000e5c <__aeabi_fmul>
 8007416:	4603      	mov	r3, r0
 8007418:	491e      	ldr	r1, [pc, #120]	@ (8007494 <Velocity_PI+0x194>)
 800741a:	4618      	mov	r0, r3
 800741c:	f7f9 fdd2 	bl	8000fc4 <__aeabi_fdiv>
 8007420:	4603      	mov	r3, r0
 8007422:	4619      	mov	r1, r3
 8007424:	4620      	mov	r0, r4
 8007426:	f7f9 fc0f 	bl	8000c48 <__aeabi_fsub>
 800742a:	4603      	mov	r3, r0
 800742c:	461a      	mov	r2, r3
 800742e:	4b1b      	ldr	r3, [pc, #108]	@ (800749c <Velocity_PI+0x19c>)
 8007430:	601a      	str	r2, [r3, #0]
		  // Reset si arrt

		if(Turn_Off(Angle_Balance,battery)==1) Encoder_Integral=0;
 8007432:	4b1b      	ldr	r3, [pc, #108]	@ (80074a0 <Velocity_PI+0x1a0>)
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	4a1b      	ldr	r2, [pc, #108]	@ (80074a4 <Velocity_PI+0x1a4>)
 8007438:	6812      	ldr	r2, [r2, #0]
 800743a:	4611      	mov	r1, r2
 800743c:	4618      	mov	r0, r3
 800743e:	f7ff fb1f 	bl	8006a80 <Turn_Off>
 8007442:	4603      	mov	r3, r0
 8007444:	2b01      	cmp	r3, #1
 8007446:	d103      	bne.n	8007450 <Velocity_PI+0x150>
 8007448:	4b0d      	ldr	r3, [pc, #52]	@ (8007480 <Velocity_PI+0x180>)
 800744a:	f04f 0200 	mov.w	r2, #0
 800744e:	601a      	str	r2, [r3, #0]

	  return velocity;
 8007450:	4b12      	ldr	r3, [pc, #72]	@ (800749c <Velocity_PI+0x19c>)
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	4618      	mov	r0, r3
 8007456:	f7f9 fec7 	bl	80011e8 <__aeabi_f2iz>
 800745a:	4603      	mov	r3, r0

}
 800745c:	4618      	mov	r0, r3
 800745e:	3708      	adds	r7, #8
 8007460:	46bd      	mov	sp, r7
 8007462:	bdb0      	pop	{r4, r5, r7, pc}
 8007464:	f3af 8000 	nop.w
 8007468:	ae147ae1 	.word	0xae147ae1
 800746c:	3feae147 	.word	0x3feae147
 8007470:	47ae147b 	.word	0x47ae147b
 8007474:	3fc47ae1 	.word	0x3fc47ae1
 8007478:	2000049c 	.word	0x2000049c
 800747c:	200004a0 	.word	0x200004a0
 8007480:	200004a4 	.word	0x200004a4
 8007484:	200004a8 	.word	0x200004a8
 8007488:	45fa0000 	.word	0x45fa0000
 800748c:	c5fa0000 	.word	0xc5fa0000
 8007490:	20000070 	.word	0x20000070
 8007494:	42c80000 	.word	0x42c80000
 8007498:	20000074 	.word	0x20000074
 800749c:	200004ac 	.word	0x200004ac
 80074a0:	200002e4 	.word	0x200002e4
 80074a4:	20000020 	.word	0x20000020

080074a8 <Turn_PD>:



float myTurn_Kd = 0;
int Turn_PD(float gyro)
{
 80074a8:	b590      	push	{r4, r7, lr}
 80074aa:	b085      	sub	sp, #20
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
	 static float Turn_Target,turn_PWM;
	 float Kp=Turn_Kp,Kd;
 80074b0:	4b1c      	ldr	r3, [pc, #112]	@ (8007524 <Turn_PD+0x7c>)
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	60fb      	str	r3, [r7, #12]
	 Kd=Turn_Kd;
 80074b6:	4b1c      	ldr	r3, [pc, #112]	@ (8007528 <Turn_PD+0x80>)
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	60bb      	str	r3, [r7, #8]
     Kd=myTurn_Kd;
 80074bc:	4b1b      	ldr	r3, [pc, #108]	@ (800752c <Turn_PD+0x84>)
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	60bb      	str	r3, [r7, #8]

     turn_PWM=Turn_Target*Kp/100+gyro*Kd/100+Move_Z;
 80074c2:	4b1b      	ldr	r3, [pc, #108]	@ (8007530 <Turn_PD+0x88>)
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	68f9      	ldr	r1, [r7, #12]
 80074c8:	4618      	mov	r0, r3
 80074ca:	f7f9 fcc7 	bl	8000e5c <__aeabi_fmul>
 80074ce:	4603      	mov	r3, r0
 80074d0:	4918      	ldr	r1, [pc, #96]	@ (8007534 <Turn_PD+0x8c>)
 80074d2:	4618      	mov	r0, r3
 80074d4:	f7f9 fd76 	bl	8000fc4 <__aeabi_fdiv>
 80074d8:	4603      	mov	r3, r0
 80074da:	461c      	mov	r4, r3
 80074dc:	68b9      	ldr	r1, [r7, #8]
 80074de:	6878      	ldr	r0, [r7, #4]
 80074e0:	f7f9 fcbc 	bl	8000e5c <__aeabi_fmul>
 80074e4:	4603      	mov	r3, r0
 80074e6:	4913      	ldr	r1, [pc, #76]	@ (8007534 <Turn_PD+0x8c>)
 80074e8:	4618      	mov	r0, r3
 80074ea:	f7f9 fd6b 	bl	8000fc4 <__aeabi_fdiv>
 80074ee:	4603      	mov	r3, r0
 80074f0:	4619      	mov	r1, r3
 80074f2:	4620      	mov	r0, r4
 80074f4:	f7f9 fbaa 	bl	8000c4c <__addsf3>
 80074f8:	4603      	mov	r3, r0
 80074fa:	461a      	mov	r2, r3
 80074fc:	4b0e      	ldr	r3, [pc, #56]	@ (8007538 <Turn_PD+0x90>)
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	4619      	mov	r1, r3
 8007502:	4610      	mov	r0, r2
 8007504:	f7f9 fba2 	bl	8000c4c <__addsf3>
 8007508:	4603      	mov	r3, r0
 800750a:	461a      	mov	r2, r3
 800750c:	4b0b      	ldr	r3, [pc, #44]	@ (800753c <Turn_PD+0x94>)
 800750e:	601a      	str	r2, [r3, #0]

     return turn_PWM;
 8007510:	4b0a      	ldr	r3, [pc, #40]	@ (800753c <Turn_PD+0x94>)
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	4618      	mov	r0, r3
 8007516:	f7f9 fe67 	bl	80011e8 <__aeabi_f2iz>
 800751a:	4603      	mov	r3, r0
}
 800751c:	4618      	mov	r0, r3
 800751e:	3714      	adds	r7, #20
 8007520:	46bd      	mov	sp, r7
 8007522:	bd90      	pop	{r4, r7, pc}
 8007524:	20000078 	.word	0x20000078
 8007528:	2000007c 	.word	0x2000007c
 800752c:	20000498 	.word	0x20000498
 8007530:	200004b0 	.word	0x200004b0
 8007534:	42c80000 	.word	0x42c80000
 8007538:	200002f8 	.word	0x200002f8
 800753c:	200004b4 	.word	0x200004b4

08007540 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007540:	b480      	push	{r7}
 8007542:	b085      	sub	sp, #20
 8007544:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8007546:	4b15      	ldr	r3, [pc, #84]	@ (800759c <HAL_MspInit+0x5c>)
 8007548:	699b      	ldr	r3, [r3, #24]
 800754a:	4a14      	ldr	r2, [pc, #80]	@ (800759c <HAL_MspInit+0x5c>)
 800754c:	f043 0301 	orr.w	r3, r3, #1
 8007550:	6193      	str	r3, [r2, #24]
 8007552:	4b12      	ldr	r3, [pc, #72]	@ (800759c <HAL_MspInit+0x5c>)
 8007554:	699b      	ldr	r3, [r3, #24]
 8007556:	f003 0301 	and.w	r3, r3, #1
 800755a:	60bb      	str	r3, [r7, #8]
 800755c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800755e:	4b0f      	ldr	r3, [pc, #60]	@ (800759c <HAL_MspInit+0x5c>)
 8007560:	69db      	ldr	r3, [r3, #28]
 8007562:	4a0e      	ldr	r2, [pc, #56]	@ (800759c <HAL_MspInit+0x5c>)
 8007564:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007568:	61d3      	str	r3, [r2, #28]
 800756a:	4b0c      	ldr	r3, [pc, #48]	@ (800759c <HAL_MspInit+0x5c>)
 800756c:	69db      	ldr	r3, [r3, #28]
 800756e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007572:	607b      	str	r3, [r7, #4]
 8007574:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8007576:	4b0a      	ldr	r3, [pc, #40]	@ (80075a0 <HAL_MspInit+0x60>)
 8007578:	685b      	ldr	r3, [r3, #4]
 800757a:	60fb      	str	r3, [r7, #12]
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8007582:	60fb      	str	r3, [r7, #12]
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800758a:	60fb      	str	r3, [r7, #12]
 800758c:	4a04      	ldr	r2, [pc, #16]	@ (80075a0 <HAL_MspInit+0x60>)
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007592:	bf00      	nop
 8007594:	3714      	adds	r7, #20
 8007596:	46bd      	mov	sp, r7
 8007598:	bc80      	pop	{r7}
 800759a:	4770      	bx	lr
 800759c:	40021000 	.word	0x40021000
 80075a0:	40010000 	.word	0x40010000

080075a4 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80075a4:	b580      	push	{r7, lr}
 80075a6:	b08a      	sub	sp, #40	@ 0x28
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80075ac:	f107 0318 	add.w	r3, r7, #24
 80075b0:	2200      	movs	r2, #0
 80075b2:	601a      	str	r2, [r3, #0]
 80075b4:	605a      	str	r2, [r3, #4]
 80075b6:	609a      	str	r2, [r3, #8]
 80075b8:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM3)
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	4a2a      	ldr	r2, [pc, #168]	@ (8007668 <HAL_TIM_Encoder_MspInit+0xc4>)
 80075c0:	4293      	cmp	r3, r2
 80075c2:	d124      	bne.n	800760e <HAL_TIM_Encoder_MspInit+0x6a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80075c4:	4b29      	ldr	r3, [pc, #164]	@ (800766c <HAL_TIM_Encoder_MspInit+0xc8>)
 80075c6:	69db      	ldr	r3, [r3, #28]
 80075c8:	4a28      	ldr	r2, [pc, #160]	@ (800766c <HAL_TIM_Encoder_MspInit+0xc8>)
 80075ca:	f043 0302 	orr.w	r3, r3, #2
 80075ce:	61d3      	str	r3, [r2, #28]
 80075d0:	4b26      	ldr	r3, [pc, #152]	@ (800766c <HAL_TIM_Encoder_MspInit+0xc8>)
 80075d2:	69db      	ldr	r3, [r3, #28]
 80075d4:	f003 0302 	and.w	r3, r3, #2
 80075d8:	617b      	str	r3, [r7, #20]
 80075da:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80075dc:	4b23      	ldr	r3, [pc, #140]	@ (800766c <HAL_TIM_Encoder_MspInit+0xc8>)
 80075de:	699b      	ldr	r3, [r3, #24]
 80075e0:	4a22      	ldr	r2, [pc, #136]	@ (800766c <HAL_TIM_Encoder_MspInit+0xc8>)
 80075e2:	f043 0304 	orr.w	r3, r3, #4
 80075e6:	6193      	str	r3, [r2, #24]
 80075e8:	4b20      	ldr	r3, [pc, #128]	@ (800766c <HAL_TIM_Encoder_MspInit+0xc8>)
 80075ea:	699b      	ldr	r3, [r3, #24]
 80075ec:	f003 0304 	and.w	r3, r3, #4
 80075f0:	613b      	str	r3, [r7, #16]
 80075f2:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80075f4:	23c0      	movs	r3, #192	@ 0xc0
 80075f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80075f8:	2300      	movs	r3, #0
 80075fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80075fc:	2300      	movs	r3, #0
 80075fe:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007600:	f107 0318 	add.w	r3, r7, #24
 8007604:	4619      	mov	r1, r3
 8007606:	481a      	ldr	r0, [pc, #104]	@ (8007670 <HAL_TIM_Encoder_MspInit+0xcc>)
 8007608:	f000 fb46 	bl	8007c98 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 800760c:	e028      	b.n	8007660 <HAL_TIM_Encoder_MspInit+0xbc>
  else if(htim_encoder->Instance==TIM4)
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	4a18      	ldr	r2, [pc, #96]	@ (8007674 <HAL_TIM_Encoder_MspInit+0xd0>)
 8007614:	4293      	cmp	r3, r2
 8007616:	d123      	bne.n	8007660 <HAL_TIM_Encoder_MspInit+0xbc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8007618:	4b14      	ldr	r3, [pc, #80]	@ (800766c <HAL_TIM_Encoder_MspInit+0xc8>)
 800761a:	69db      	ldr	r3, [r3, #28]
 800761c:	4a13      	ldr	r2, [pc, #76]	@ (800766c <HAL_TIM_Encoder_MspInit+0xc8>)
 800761e:	f043 0304 	orr.w	r3, r3, #4
 8007622:	61d3      	str	r3, [r2, #28]
 8007624:	4b11      	ldr	r3, [pc, #68]	@ (800766c <HAL_TIM_Encoder_MspInit+0xc8>)
 8007626:	69db      	ldr	r3, [r3, #28]
 8007628:	f003 0304 	and.w	r3, r3, #4
 800762c:	60fb      	str	r3, [r7, #12]
 800762e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007630:	4b0e      	ldr	r3, [pc, #56]	@ (800766c <HAL_TIM_Encoder_MspInit+0xc8>)
 8007632:	699b      	ldr	r3, [r3, #24]
 8007634:	4a0d      	ldr	r2, [pc, #52]	@ (800766c <HAL_TIM_Encoder_MspInit+0xc8>)
 8007636:	f043 0308 	orr.w	r3, r3, #8
 800763a:	6193      	str	r3, [r2, #24]
 800763c:	4b0b      	ldr	r3, [pc, #44]	@ (800766c <HAL_TIM_Encoder_MspInit+0xc8>)
 800763e:	699b      	ldr	r3, [r3, #24]
 8007640:	f003 0308 	and.w	r3, r3, #8
 8007644:	60bb      	str	r3, [r7, #8]
 8007646:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8007648:	23c0      	movs	r3, #192	@ 0xc0
 800764a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800764c:	2300      	movs	r3, #0
 800764e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007650:	2300      	movs	r3, #0
 8007652:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007654:	f107 0318 	add.w	r3, r7, #24
 8007658:	4619      	mov	r1, r3
 800765a:	4807      	ldr	r0, [pc, #28]	@ (8007678 <HAL_TIM_Encoder_MspInit+0xd4>)
 800765c:	f000 fb1c 	bl	8007c98 <HAL_GPIO_Init>
}
 8007660:	bf00      	nop
 8007662:	3728      	adds	r7, #40	@ 0x28
 8007664:	46bd      	mov	sp, r7
 8007666:	bd80      	pop	{r7, pc}
 8007668:	40000400 	.word	0x40000400
 800766c:	40021000 	.word	0x40021000
 8007670:	40010800 	.word	0x40010800
 8007674:	40000800 	.word	0x40000800
 8007678:	40010c00 	.word	0x40010c00

0800767c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800767c:	b580      	push	{r7, lr}
 800767e:	b084      	sub	sp, #16
 8007680:	af00      	add	r7, sp, #0
 8007682:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	4a0d      	ldr	r2, [pc, #52]	@ (80076c0 <HAL_TIM_Base_MspInit+0x44>)
 800768a:	4293      	cmp	r3, r2
 800768c:	d113      	bne.n	80076b6 <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800768e:	4b0d      	ldr	r3, [pc, #52]	@ (80076c4 <HAL_TIM_Base_MspInit+0x48>)
 8007690:	69db      	ldr	r3, [r3, #28]
 8007692:	4a0c      	ldr	r2, [pc, #48]	@ (80076c4 <HAL_TIM_Base_MspInit+0x48>)
 8007694:	f043 0310 	orr.w	r3, r3, #16
 8007698:	61d3      	str	r3, [r2, #28]
 800769a:	4b0a      	ldr	r3, [pc, #40]	@ (80076c4 <HAL_TIM_Base_MspInit+0x48>)
 800769c:	69db      	ldr	r3, [r3, #28]
 800769e:	f003 0310 	and.w	r3, r3, #16
 80076a2:	60fb      	str	r3, [r7, #12]
 80076a4:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 3, 0);
 80076a6:	2200      	movs	r2, #0
 80076a8:	2103      	movs	r1, #3
 80076aa:	2036      	movs	r0, #54	@ 0x36
 80076ac:	f000 fabb 	bl	8007c26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 80076b0:	2036      	movs	r0, #54	@ 0x36
 80076b2:	f000 fad4 	bl	8007c5e <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM6_MspInit 1 */

  }

}
 80076b6:	bf00      	nop
 80076b8:	3710      	adds	r7, #16
 80076ba:	46bd      	mov	sp, r7
 80076bc:	bd80      	pop	{r7, pc}
 80076be:	bf00      	nop
 80076c0:	40001000 	.word	0x40001000
 80076c4:	40021000 	.word	0x40021000

080076c8 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80076c8:	b480      	push	{r7}
 80076ca:	b085      	sub	sp, #20
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM8)
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	4a09      	ldr	r2, [pc, #36]	@ (80076fc <HAL_TIM_PWM_MspInit+0x34>)
 80076d6:	4293      	cmp	r3, r2
 80076d8:	d10b      	bne.n	80076f2 <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM8_MspInit 0 */

    /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 80076da:	4b09      	ldr	r3, [pc, #36]	@ (8007700 <HAL_TIM_PWM_MspInit+0x38>)
 80076dc:	699b      	ldr	r3, [r3, #24]
 80076de:	4a08      	ldr	r2, [pc, #32]	@ (8007700 <HAL_TIM_PWM_MspInit+0x38>)
 80076e0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80076e4:	6193      	str	r3, [r2, #24]
 80076e6:	4b06      	ldr	r3, [pc, #24]	@ (8007700 <HAL_TIM_PWM_MspInit+0x38>)
 80076e8:	699b      	ldr	r3, [r3, #24]
 80076ea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80076ee:	60fb      	str	r3, [r7, #12]
 80076f0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM8_MspInit 1 */

  }

}
 80076f2:	bf00      	nop
 80076f4:	3714      	adds	r7, #20
 80076f6:	46bd      	mov	sp, r7
 80076f8:	bc80      	pop	{r7}
 80076fa:	4770      	bx	lr
 80076fc:	40013400 	.word	0x40013400
 8007700:	40021000 	.word	0x40021000

08007704 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8007704:	b580      	push	{r7, lr}
 8007706:	b088      	sub	sp, #32
 8007708:	af00      	add	r7, sp, #0
 800770a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800770c:	f107 0310 	add.w	r3, r7, #16
 8007710:	2200      	movs	r2, #0
 8007712:	601a      	str	r2, [r3, #0]
 8007714:	605a      	str	r2, [r3, #4]
 8007716:	609a      	str	r2, [r3, #8]
 8007718:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM8)
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	4a10      	ldr	r2, [pc, #64]	@ (8007760 <HAL_TIM_MspPostInit+0x5c>)
 8007720:	4293      	cmp	r3, r2
 8007722:	d118      	bne.n	8007756 <HAL_TIM_MspPostInit+0x52>
  {
    /* USER CODE BEGIN TIM8_MspPostInit 0 */

    /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007724:	4b0f      	ldr	r3, [pc, #60]	@ (8007764 <HAL_TIM_MspPostInit+0x60>)
 8007726:	699b      	ldr	r3, [r3, #24]
 8007728:	4a0e      	ldr	r2, [pc, #56]	@ (8007764 <HAL_TIM_MspPostInit+0x60>)
 800772a:	f043 0310 	orr.w	r3, r3, #16
 800772e:	6193      	str	r3, [r2, #24]
 8007730:	4b0c      	ldr	r3, [pc, #48]	@ (8007764 <HAL_TIM_MspPostInit+0x60>)
 8007732:	699b      	ldr	r3, [r3, #24]
 8007734:	f003 0310 	and.w	r3, r3, #16
 8007738:	60fb      	str	r3, [r7, #12]
 800773a:	68fb      	ldr	r3, [r7, #12]
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    PC8     ------> TIM8_CH3
    PC9     ------> TIM8_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800773c:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8007740:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007742:	2302      	movs	r3, #2
 8007744:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007746:	2302      	movs	r3, #2
 8007748:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800774a:	f107 0310 	add.w	r3, r7, #16
 800774e:	4619      	mov	r1, r3
 8007750:	4805      	ldr	r0, [pc, #20]	@ (8007768 <HAL_TIM_MspPostInit+0x64>)
 8007752:	f000 faa1 	bl	8007c98 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM8_MspPostInit 1 */

    /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8007756:	bf00      	nop
 8007758:	3720      	adds	r7, #32
 800775a:	46bd      	mov	sp, r7
 800775c:	bd80      	pop	{r7, pc}
 800775e:	bf00      	nop
 8007760:	40013400 	.word	0x40013400
 8007764:	40021000 	.word	0x40021000
 8007768:	40011000 	.word	0x40011000

0800776c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800776c:	b580      	push	{r7, lr}
 800776e:	b088      	sub	sp, #32
 8007770:	af00      	add	r7, sp, #0
 8007772:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007774:	f107 0310 	add.w	r3, r7, #16
 8007778:	2200      	movs	r2, #0
 800777a:	601a      	str	r2, [r3, #0]
 800777c:	605a      	str	r2, [r3, #4]
 800777e:	609a      	str	r2, [r3, #8]
 8007780:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	4a1c      	ldr	r2, [pc, #112]	@ (80077f8 <HAL_UART_MspInit+0x8c>)
 8007788:	4293      	cmp	r3, r2
 800778a:	d131      	bne.n	80077f0 <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800778c:	4b1b      	ldr	r3, [pc, #108]	@ (80077fc <HAL_UART_MspInit+0x90>)
 800778e:	699b      	ldr	r3, [r3, #24]
 8007790:	4a1a      	ldr	r2, [pc, #104]	@ (80077fc <HAL_UART_MspInit+0x90>)
 8007792:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007796:	6193      	str	r3, [r2, #24]
 8007798:	4b18      	ldr	r3, [pc, #96]	@ (80077fc <HAL_UART_MspInit+0x90>)
 800779a:	699b      	ldr	r3, [r3, #24]
 800779c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80077a0:	60fb      	str	r3, [r7, #12]
 80077a2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80077a4:	4b15      	ldr	r3, [pc, #84]	@ (80077fc <HAL_UART_MspInit+0x90>)
 80077a6:	699b      	ldr	r3, [r3, #24]
 80077a8:	4a14      	ldr	r2, [pc, #80]	@ (80077fc <HAL_UART_MspInit+0x90>)
 80077aa:	f043 0304 	orr.w	r3, r3, #4
 80077ae:	6193      	str	r3, [r2, #24]
 80077b0:	4b12      	ldr	r3, [pc, #72]	@ (80077fc <HAL_UART_MspInit+0x90>)
 80077b2:	699b      	ldr	r3, [r3, #24]
 80077b4:	f003 0304 	and.w	r3, r3, #4
 80077b8:	60bb      	str	r3, [r7, #8]
 80077ba:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80077bc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80077c0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80077c2:	2302      	movs	r3, #2
 80077c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80077c6:	2303      	movs	r3, #3
 80077c8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80077ca:	f107 0310 	add.w	r3, r7, #16
 80077ce:	4619      	mov	r1, r3
 80077d0:	480b      	ldr	r0, [pc, #44]	@ (8007800 <HAL_UART_MspInit+0x94>)
 80077d2:	f000 fa61 	bl	8007c98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80077d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80077da:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80077dc:	2300      	movs	r3, #0
 80077de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80077e0:	2300      	movs	r3, #0
 80077e2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80077e4:	f107 0310 	add.w	r3, r7, #16
 80077e8:	4619      	mov	r1, r3
 80077ea:	4805      	ldr	r0, [pc, #20]	@ (8007800 <HAL_UART_MspInit+0x94>)
 80077ec:	f000 fa54 	bl	8007c98 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80077f0:	bf00      	nop
 80077f2:	3720      	adds	r7, #32
 80077f4:	46bd      	mov	sp, r7
 80077f6:	bd80      	pop	{r7, pc}
 80077f8:	40013800 	.word	0x40013800
 80077fc:	40021000 	.word	0x40021000
 8007800:	40010800 	.word	0x40010800

08007804 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007804:	b480      	push	{r7}
 8007806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8007808:	bf00      	nop
 800780a:	e7fd      	b.n	8007808 <NMI_Handler+0x4>

0800780c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800780c:	b480      	push	{r7}
 800780e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007810:	bf00      	nop
 8007812:	e7fd      	b.n	8007810 <HardFault_Handler+0x4>

08007814 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007814:	b480      	push	{r7}
 8007816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007818:	bf00      	nop
 800781a:	e7fd      	b.n	8007818 <MemManage_Handler+0x4>

0800781c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800781c:	b480      	push	{r7}
 800781e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007820:	bf00      	nop
 8007822:	e7fd      	b.n	8007820 <BusFault_Handler+0x4>

08007824 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007824:	b480      	push	{r7}
 8007826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007828:	bf00      	nop
 800782a:	e7fd      	b.n	8007828 <UsageFault_Handler+0x4>

0800782c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800782c:	b480      	push	{r7}
 800782e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8007830:	bf00      	nop
 8007832:	46bd      	mov	sp, r7
 8007834:	bc80      	pop	{r7}
 8007836:	4770      	bx	lr

08007838 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007838:	b480      	push	{r7}
 800783a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800783c:	bf00      	nop
 800783e:	46bd      	mov	sp, r7
 8007840:	bc80      	pop	{r7}
 8007842:	4770      	bx	lr

08007844 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8007844:	b480      	push	{r7}
 8007846:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007848:	bf00      	nop
 800784a:	46bd      	mov	sp, r7
 800784c:	bc80      	pop	{r7}
 800784e:	4770      	bx	lr

08007850 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007850:	b580      	push	{r7, lr}
 8007852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007854:	f000 f8fc 	bl	8007a50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007858:	bf00      	nop
 800785a:	bd80      	pop	{r7, pc}

0800785c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800785c:	b580      	push	{r7, lr}
 800785e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(MPU6050_Int_Pin);
 8007860:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8007864:	f000 fbf4 	bl	8008050 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8007868:	bf00      	nop
 800786a:	bd80      	pop	{r7, pc}

0800786c <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 800786c:	b580      	push	{r7, lr}
 800786e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8007870:	4802      	ldr	r0, [pc, #8]	@ (800787c <TIM6_IRQHandler+0x10>)
 8007872:	f001 fa9d 	bl	8008db0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8007876:	bf00      	nop
 8007878:	bd80      	pop	{r7, pc}
 800787a:	bf00      	nop
 800787c:	2000038c 	.word	0x2000038c

08007880 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8007880:	b480      	push	{r7}
 8007882:	af00      	add	r7, sp, #0
  return 1;
 8007884:	2301      	movs	r3, #1
}
 8007886:	4618      	mov	r0, r3
 8007888:	46bd      	mov	sp, r7
 800788a:	bc80      	pop	{r7}
 800788c:	4770      	bx	lr

0800788e <_kill>:

int _kill(int pid, int sig)
{
 800788e:	b580      	push	{r7, lr}
 8007890:	b082      	sub	sp, #8
 8007892:	af00      	add	r7, sp, #0
 8007894:	6078      	str	r0, [r7, #4]
 8007896:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8007898:	f003 faa6 	bl	800ade8 <__errno>
 800789c:	4603      	mov	r3, r0
 800789e:	2216      	movs	r2, #22
 80078a0:	601a      	str	r2, [r3, #0]
  return -1;
 80078a2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80078a6:	4618      	mov	r0, r3
 80078a8:	3708      	adds	r7, #8
 80078aa:	46bd      	mov	sp, r7
 80078ac:	bd80      	pop	{r7, pc}

080078ae <_exit>:

void _exit (int status)
{
 80078ae:	b580      	push	{r7, lr}
 80078b0:	b082      	sub	sp, #8
 80078b2:	af00      	add	r7, sp, #0
 80078b4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80078b6:	f04f 31ff 	mov.w	r1, #4294967295
 80078ba:	6878      	ldr	r0, [r7, #4]
 80078bc:	f7ff ffe7 	bl	800788e <_kill>
  while (1) {}    /* Make sure we hang here */
 80078c0:	bf00      	nop
 80078c2:	e7fd      	b.n	80078c0 <_exit+0x12>

080078c4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80078c4:	b580      	push	{r7, lr}
 80078c6:	b086      	sub	sp, #24
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	60f8      	str	r0, [r7, #12]
 80078cc:	60b9      	str	r1, [r7, #8]
 80078ce:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80078d0:	2300      	movs	r3, #0
 80078d2:	617b      	str	r3, [r7, #20]
 80078d4:	e00a      	b.n	80078ec <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80078d6:	f3af 8000 	nop.w
 80078da:	4601      	mov	r1, r0
 80078dc:	68bb      	ldr	r3, [r7, #8]
 80078de:	1c5a      	adds	r2, r3, #1
 80078e0:	60ba      	str	r2, [r7, #8]
 80078e2:	b2ca      	uxtb	r2, r1
 80078e4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80078e6:	697b      	ldr	r3, [r7, #20]
 80078e8:	3301      	adds	r3, #1
 80078ea:	617b      	str	r3, [r7, #20]
 80078ec:	697a      	ldr	r2, [r7, #20]
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	429a      	cmp	r2, r3
 80078f2:	dbf0      	blt.n	80078d6 <_read+0x12>
  }

  return len;
 80078f4:	687b      	ldr	r3, [r7, #4]
}
 80078f6:	4618      	mov	r0, r3
 80078f8:	3718      	adds	r7, #24
 80078fa:	46bd      	mov	sp, r7
 80078fc:	bd80      	pop	{r7, pc}

080078fe <_close>:
  }
  return len;
}

int _close(int file)
{
 80078fe:	b480      	push	{r7}
 8007900:	b083      	sub	sp, #12
 8007902:	af00      	add	r7, sp, #0
 8007904:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8007906:	f04f 33ff 	mov.w	r3, #4294967295
}
 800790a:	4618      	mov	r0, r3
 800790c:	370c      	adds	r7, #12
 800790e:	46bd      	mov	sp, r7
 8007910:	bc80      	pop	{r7}
 8007912:	4770      	bx	lr

08007914 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8007914:	b480      	push	{r7}
 8007916:	b083      	sub	sp, #12
 8007918:	af00      	add	r7, sp, #0
 800791a:	6078      	str	r0, [r7, #4]
 800791c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800791e:	683b      	ldr	r3, [r7, #0]
 8007920:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8007924:	605a      	str	r2, [r3, #4]
  return 0;
 8007926:	2300      	movs	r3, #0
}
 8007928:	4618      	mov	r0, r3
 800792a:	370c      	adds	r7, #12
 800792c:	46bd      	mov	sp, r7
 800792e:	bc80      	pop	{r7}
 8007930:	4770      	bx	lr

08007932 <_isatty>:

int _isatty(int file)
{
 8007932:	b480      	push	{r7}
 8007934:	b083      	sub	sp, #12
 8007936:	af00      	add	r7, sp, #0
 8007938:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800793a:	2301      	movs	r3, #1
}
 800793c:	4618      	mov	r0, r3
 800793e:	370c      	adds	r7, #12
 8007940:	46bd      	mov	sp, r7
 8007942:	bc80      	pop	{r7}
 8007944:	4770      	bx	lr

08007946 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8007946:	b480      	push	{r7}
 8007948:	b085      	sub	sp, #20
 800794a:	af00      	add	r7, sp, #0
 800794c:	60f8      	str	r0, [r7, #12]
 800794e:	60b9      	str	r1, [r7, #8]
 8007950:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8007952:	2300      	movs	r3, #0
}
 8007954:	4618      	mov	r0, r3
 8007956:	3714      	adds	r7, #20
 8007958:	46bd      	mov	sp, r7
 800795a:	bc80      	pop	{r7}
 800795c:	4770      	bx	lr
	...

08007960 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8007960:	b580      	push	{r7, lr}
 8007962:	b086      	sub	sp, #24
 8007964:	af00      	add	r7, sp, #0
 8007966:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8007968:	4a14      	ldr	r2, [pc, #80]	@ (80079bc <_sbrk+0x5c>)
 800796a:	4b15      	ldr	r3, [pc, #84]	@ (80079c0 <_sbrk+0x60>)
 800796c:	1ad3      	subs	r3, r2, r3
 800796e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8007970:	697b      	ldr	r3, [r7, #20]
 8007972:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8007974:	4b13      	ldr	r3, [pc, #76]	@ (80079c4 <_sbrk+0x64>)
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	2b00      	cmp	r3, #0
 800797a:	d102      	bne.n	8007982 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800797c:	4b11      	ldr	r3, [pc, #68]	@ (80079c4 <_sbrk+0x64>)
 800797e:	4a12      	ldr	r2, [pc, #72]	@ (80079c8 <_sbrk+0x68>)
 8007980:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8007982:	4b10      	ldr	r3, [pc, #64]	@ (80079c4 <_sbrk+0x64>)
 8007984:	681a      	ldr	r2, [r3, #0]
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	4413      	add	r3, r2
 800798a:	693a      	ldr	r2, [r7, #16]
 800798c:	429a      	cmp	r2, r3
 800798e:	d207      	bcs.n	80079a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8007990:	f003 fa2a 	bl	800ade8 <__errno>
 8007994:	4603      	mov	r3, r0
 8007996:	220c      	movs	r2, #12
 8007998:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800799a:	f04f 33ff 	mov.w	r3, #4294967295
 800799e:	e009      	b.n	80079b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80079a0:	4b08      	ldr	r3, [pc, #32]	@ (80079c4 <_sbrk+0x64>)
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80079a6:	4b07      	ldr	r3, [pc, #28]	@ (80079c4 <_sbrk+0x64>)
 80079a8:	681a      	ldr	r2, [r3, #0]
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	4413      	add	r3, r2
 80079ae:	4a05      	ldr	r2, [pc, #20]	@ (80079c4 <_sbrk+0x64>)
 80079b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80079b2:	68fb      	ldr	r3, [r7, #12]
}
 80079b4:	4618      	mov	r0, r3
 80079b6:	3718      	adds	r7, #24
 80079b8:	46bd      	mov	sp, r7
 80079ba:	bd80      	pop	{r7, pc}
 80079bc:	2000c000 	.word	0x2000c000
 80079c0:	00000400 	.word	0x00000400
 80079c4:	200004b8 	.word	0x200004b8
 80079c8:	20000610 	.word	0x20000610

080079cc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80079cc:	b480      	push	{r7}
 80079ce:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80079d0:	bf00      	nop
 80079d2:	46bd      	mov	sp, r7
 80079d4:	bc80      	pop	{r7}
 80079d6:	4770      	bx	lr

080079d8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80079d8:	f7ff fff8 	bl	80079cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80079dc:	480b      	ldr	r0, [pc, #44]	@ (8007a0c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80079de:	490c      	ldr	r1, [pc, #48]	@ (8007a10 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80079e0:	4a0c      	ldr	r2, [pc, #48]	@ (8007a14 <LoopFillZerobss+0x16>)
  movs r3, #0
 80079e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80079e4:	e002      	b.n	80079ec <LoopCopyDataInit>

080079e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80079e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80079e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80079ea:	3304      	adds	r3, #4

080079ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80079ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80079ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80079f0:	d3f9      	bcc.n	80079e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80079f2:	4a09      	ldr	r2, [pc, #36]	@ (8007a18 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80079f4:	4c09      	ldr	r4, [pc, #36]	@ (8007a1c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80079f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80079f8:	e001      	b.n	80079fe <LoopFillZerobss>

080079fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80079fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80079fc:	3204      	adds	r2, #4

080079fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80079fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8007a00:	d3fb      	bcc.n	80079fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8007a02:	f003 f9f7 	bl	800adf4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8007a06:	f7fe fb27 	bl	8006058 <main>
  bx lr
 8007a0a:	4770      	bx	lr
  ldr r0, =_sdata
 8007a0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8007a10:	20000254 	.word	0x20000254
  ldr r2, =_sidata
 8007a14:	08010658 	.word	0x08010658
  ldr r2, =_sbss
 8007a18:	20000254 	.word	0x20000254
  ldr r4, =_ebss
 8007a1c:	2000060c 	.word	0x2000060c

08007a20 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8007a20:	e7fe      	b.n	8007a20 <ADC1_2_IRQHandler>
	...

08007a24 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007a24:	b580      	push	{r7, lr}
 8007a26:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8007a28:	4b08      	ldr	r3, [pc, #32]	@ (8007a4c <HAL_Init+0x28>)
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	4a07      	ldr	r2, [pc, #28]	@ (8007a4c <HAL_Init+0x28>)
 8007a2e:	f043 0310 	orr.w	r3, r3, #16
 8007a32:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007a34:	2003      	movs	r0, #3
 8007a36:	f000 f8eb 	bl	8007c10 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8007a3a:	200f      	movs	r0, #15
 8007a3c:	f7fc f91e 	bl	8003c7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8007a40:	f7ff fd7e 	bl	8007540 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8007a44:	2300      	movs	r3, #0
}
 8007a46:	4618      	mov	r0, r3
 8007a48:	bd80      	pop	{r7, pc}
 8007a4a:	bf00      	nop
 8007a4c:	40022000 	.word	0x40022000

08007a50 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007a50:	b480      	push	{r7}
 8007a52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8007a54:	4b05      	ldr	r3, [pc, #20]	@ (8007a6c <HAL_IncTick+0x1c>)
 8007a56:	781b      	ldrb	r3, [r3, #0]
 8007a58:	461a      	mov	r2, r3
 8007a5a:	4b05      	ldr	r3, [pc, #20]	@ (8007a70 <HAL_IncTick+0x20>)
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	4413      	add	r3, r2
 8007a60:	4a03      	ldr	r2, [pc, #12]	@ (8007a70 <HAL_IncTick+0x20>)
 8007a62:	6013      	str	r3, [r2, #0]
}
 8007a64:	bf00      	nop
 8007a66:	46bd      	mov	sp, r7
 8007a68:	bc80      	pop	{r7}
 8007a6a:	4770      	bx	lr
 8007a6c:	20000088 	.word	0x20000088
 8007a70:	200004bc 	.word	0x200004bc

08007a74 <__NVIC_SetPriorityGrouping>:
{
 8007a74:	b480      	push	{r7}
 8007a76:	b085      	sub	sp, #20
 8007a78:	af00      	add	r7, sp, #0
 8007a7a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	f003 0307 	and.w	r3, r3, #7
 8007a82:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007a84:	4b0c      	ldr	r3, [pc, #48]	@ (8007ab8 <__NVIC_SetPriorityGrouping+0x44>)
 8007a86:	68db      	ldr	r3, [r3, #12]
 8007a88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007a8a:	68ba      	ldr	r2, [r7, #8]
 8007a8c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007a90:	4013      	ands	r3, r2
 8007a92:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007a98:	68bb      	ldr	r3, [r7, #8]
 8007a9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007a9c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8007aa0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007aa4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007aa6:	4a04      	ldr	r2, [pc, #16]	@ (8007ab8 <__NVIC_SetPriorityGrouping+0x44>)
 8007aa8:	68bb      	ldr	r3, [r7, #8]
 8007aaa:	60d3      	str	r3, [r2, #12]
}
 8007aac:	bf00      	nop
 8007aae:	3714      	adds	r7, #20
 8007ab0:	46bd      	mov	sp, r7
 8007ab2:	bc80      	pop	{r7}
 8007ab4:	4770      	bx	lr
 8007ab6:	bf00      	nop
 8007ab8:	e000ed00 	.word	0xe000ed00

08007abc <__NVIC_GetPriorityGrouping>:
{
 8007abc:	b480      	push	{r7}
 8007abe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007ac0:	4b04      	ldr	r3, [pc, #16]	@ (8007ad4 <__NVIC_GetPriorityGrouping+0x18>)
 8007ac2:	68db      	ldr	r3, [r3, #12]
 8007ac4:	0a1b      	lsrs	r3, r3, #8
 8007ac6:	f003 0307 	and.w	r3, r3, #7
}
 8007aca:	4618      	mov	r0, r3
 8007acc:	46bd      	mov	sp, r7
 8007ace:	bc80      	pop	{r7}
 8007ad0:	4770      	bx	lr
 8007ad2:	bf00      	nop
 8007ad4:	e000ed00 	.word	0xe000ed00

08007ad8 <__NVIC_EnableIRQ>:
{
 8007ad8:	b480      	push	{r7}
 8007ada:	b083      	sub	sp, #12
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	4603      	mov	r3, r0
 8007ae0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007ae2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	db0b      	blt.n	8007b02 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007aea:	79fb      	ldrb	r3, [r7, #7]
 8007aec:	f003 021f 	and.w	r2, r3, #31
 8007af0:	4906      	ldr	r1, [pc, #24]	@ (8007b0c <__NVIC_EnableIRQ+0x34>)
 8007af2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007af6:	095b      	lsrs	r3, r3, #5
 8007af8:	2001      	movs	r0, #1
 8007afa:	fa00 f202 	lsl.w	r2, r0, r2
 8007afe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8007b02:	bf00      	nop
 8007b04:	370c      	adds	r7, #12
 8007b06:	46bd      	mov	sp, r7
 8007b08:	bc80      	pop	{r7}
 8007b0a:	4770      	bx	lr
 8007b0c:	e000e100 	.word	0xe000e100

08007b10 <__NVIC_DisableIRQ>:
{
 8007b10:	b480      	push	{r7}
 8007b12:	b083      	sub	sp, #12
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	4603      	mov	r3, r0
 8007b18:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007b1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	db12      	blt.n	8007b48 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007b22:	79fb      	ldrb	r3, [r7, #7]
 8007b24:	f003 021f 	and.w	r2, r3, #31
 8007b28:	490a      	ldr	r1, [pc, #40]	@ (8007b54 <__NVIC_DisableIRQ+0x44>)
 8007b2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007b2e:	095b      	lsrs	r3, r3, #5
 8007b30:	2001      	movs	r0, #1
 8007b32:	fa00 f202 	lsl.w	r2, r0, r2
 8007b36:	3320      	adds	r3, #32
 8007b38:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8007b3c:	f3bf 8f4f 	dsb	sy
}
 8007b40:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8007b42:	f3bf 8f6f 	isb	sy
}
 8007b46:	bf00      	nop
}
 8007b48:	bf00      	nop
 8007b4a:	370c      	adds	r7, #12
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	bc80      	pop	{r7}
 8007b50:	4770      	bx	lr
 8007b52:	bf00      	nop
 8007b54:	e000e100 	.word	0xe000e100

08007b58 <__NVIC_SetPriority>:
{
 8007b58:	b480      	push	{r7}
 8007b5a:	b083      	sub	sp, #12
 8007b5c:	af00      	add	r7, sp, #0
 8007b5e:	4603      	mov	r3, r0
 8007b60:	6039      	str	r1, [r7, #0]
 8007b62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007b64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	db0a      	blt.n	8007b82 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007b6c:	683b      	ldr	r3, [r7, #0]
 8007b6e:	b2da      	uxtb	r2, r3
 8007b70:	490c      	ldr	r1, [pc, #48]	@ (8007ba4 <__NVIC_SetPriority+0x4c>)
 8007b72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007b76:	0112      	lsls	r2, r2, #4
 8007b78:	b2d2      	uxtb	r2, r2
 8007b7a:	440b      	add	r3, r1
 8007b7c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8007b80:	e00a      	b.n	8007b98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007b82:	683b      	ldr	r3, [r7, #0]
 8007b84:	b2da      	uxtb	r2, r3
 8007b86:	4908      	ldr	r1, [pc, #32]	@ (8007ba8 <__NVIC_SetPriority+0x50>)
 8007b88:	79fb      	ldrb	r3, [r7, #7]
 8007b8a:	f003 030f 	and.w	r3, r3, #15
 8007b8e:	3b04      	subs	r3, #4
 8007b90:	0112      	lsls	r2, r2, #4
 8007b92:	b2d2      	uxtb	r2, r2
 8007b94:	440b      	add	r3, r1
 8007b96:	761a      	strb	r2, [r3, #24]
}
 8007b98:	bf00      	nop
 8007b9a:	370c      	adds	r7, #12
 8007b9c:	46bd      	mov	sp, r7
 8007b9e:	bc80      	pop	{r7}
 8007ba0:	4770      	bx	lr
 8007ba2:	bf00      	nop
 8007ba4:	e000e100 	.word	0xe000e100
 8007ba8:	e000ed00 	.word	0xe000ed00

08007bac <NVIC_EncodePriority>:
{
 8007bac:	b480      	push	{r7}
 8007bae:	b089      	sub	sp, #36	@ 0x24
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	60f8      	str	r0, [r7, #12]
 8007bb4:	60b9      	str	r1, [r7, #8]
 8007bb6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	f003 0307 	and.w	r3, r3, #7
 8007bbe:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007bc0:	69fb      	ldr	r3, [r7, #28]
 8007bc2:	f1c3 0307 	rsb	r3, r3, #7
 8007bc6:	2b04      	cmp	r3, #4
 8007bc8:	bf28      	it	cs
 8007bca:	2304      	movcs	r3, #4
 8007bcc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007bce:	69fb      	ldr	r3, [r7, #28]
 8007bd0:	3304      	adds	r3, #4
 8007bd2:	2b06      	cmp	r3, #6
 8007bd4:	d902      	bls.n	8007bdc <NVIC_EncodePriority+0x30>
 8007bd6:	69fb      	ldr	r3, [r7, #28]
 8007bd8:	3b03      	subs	r3, #3
 8007bda:	e000      	b.n	8007bde <NVIC_EncodePriority+0x32>
 8007bdc:	2300      	movs	r3, #0
 8007bde:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007be0:	f04f 32ff 	mov.w	r2, #4294967295
 8007be4:	69bb      	ldr	r3, [r7, #24]
 8007be6:	fa02 f303 	lsl.w	r3, r2, r3
 8007bea:	43da      	mvns	r2, r3
 8007bec:	68bb      	ldr	r3, [r7, #8]
 8007bee:	401a      	ands	r2, r3
 8007bf0:	697b      	ldr	r3, [r7, #20]
 8007bf2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007bf4:	f04f 31ff 	mov.w	r1, #4294967295
 8007bf8:	697b      	ldr	r3, [r7, #20]
 8007bfa:	fa01 f303 	lsl.w	r3, r1, r3
 8007bfe:	43d9      	mvns	r1, r3
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007c04:	4313      	orrs	r3, r2
}
 8007c06:	4618      	mov	r0, r3
 8007c08:	3724      	adds	r7, #36	@ 0x24
 8007c0a:	46bd      	mov	sp, r7
 8007c0c:	bc80      	pop	{r7}
 8007c0e:	4770      	bx	lr

08007c10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007c10:	b580      	push	{r7, lr}
 8007c12:	b082      	sub	sp, #8
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007c18:	6878      	ldr	r0, [r7, #4]
 8007c1a:	f7ff ff2b 	bl	8007a74 <__NVIC_SetPriorityGrouping>
}
 8007c1e:	bf00      	nop
 8007c20:	3708      	adds	r7, #8
 8007c22:	46bd      	mov	sp, r7
 8007c24:	bd80      	pop	{r7, pc}

08007c26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8007c26:	b580      	push	{r7, lr}
 8007c28:	b086      	sub	sp, #24
 8007c2a:	af00      	add	r7, sp, #0
 8007c2c:	4603      	mov	r3, r0
 8007c2e:	60b9      	str	r1, [r7, #8]
 8007c30:	607a      	str	r2, [r7, #4]
 8007c32:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8007c34:	2300      	movs	r3, #0
 8007c36:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8007c38:	f7ff ff40 	bl	8007abc <__NVIC_GetPriorityGrouping>
 8007c3c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007c3e:	687a      	ldr	r2, [r7, #4]
 8007c40:	68b9      	ldr	r1, [r7, #8]
 8007c42:	6978      	ldr	r0, [r7, #20]
 8007c44:	f7ff ffb2 	bl	8007bac <NVIC_EncodePriority>
 8007c48:	4602      	mov	r2, r0
 8007c4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007c4e:	4611      	mov	r1, r2
 8007c50:	4618      	mov	r0, r3
 8007c52:	f7ff ff81 	bl	8007b58 <__NVIC_SetPriority>
}
 8007c56:	bf00      	nop
 8007c58:	3718      	adds	r7, #24
 8007c5a:	46bd      	mov	sp, r7
 8007c5c:	bd80      	pop	{r7, pc}

08007c5e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007c5e:	b580      	push	{r7, lr}
 8007c60:	b082      	sub	sp, #8
 8007c62:	af00      	add	r7, sp, #0
 8007c64:	4603      	mov	r3, r0
 8007c66:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007c68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007c6c:	4618      	mov	r0, r3
 8007c6e:	f7ff ff33 	bl	8007ad8 <__NVIC_EnableIRQ>
}
 8007c72:	bf00      	nop
 8007c74:	3708      	adds	r7, #8
 8007c76:	46bd      	mov	sp, r7
 8007c78:	bd80      	pop	{r7, pc}

08007c7a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8007c7a:	b580      	push	{r7, lr}
 8007c7c:	b082      	sub	sp, #8
 8007c7e:	af00      	add	r7, sp, #0
 8007c80:	4603      	mov	r3, r0
 8007c82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8007c84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007c88:	4618      	mov	r0, r3
 8007c8a:	f7ff ff41 	bl	8007b10 <__NVIC_DisableIRQ>
}
 8007c8e:	bf00      	nop
 8007c90:	3708      	adds	r7, #8
 8007c92:	46bd      	mov	sp, r7
 8007c94:	bd80      	pop	{r7, pc}
	...

08007c98 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007c98:	b480      	push	{r7}
 8007c9a:	b08b      	sub	sp, #44	@ 0x2c
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	6078      	str	r0, [r7, #4]
 8007ca0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8007ca2:	2300      	movs	r3, #0
 8007ca4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8007ca6:	2300      	movs	r3, #0
 8007ca8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007caa:	e179      	b.n	8007fa0 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8007cac:	2201      	movs	r2, #1
 8007cae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8007cb4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007cb6:	683b      	ldr	r3, [r7, #0]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	69fa      	ldr	r2, [r7, #28]
 8007cbc:	4013      	ands	r3, r2
 8007cbe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8007cc0:	69ba      	ldr	r2, [r7, #24]
 8007cc2:	69fb      	ldr	r3, [r7, #28]
 8007cc4:	429a      	cmp	r2, r3
 8007cc6:	f040 8168 	bne.w	8007f9a <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8007cca:	683b      	ldr	r3, [r7, #0]
 8007ccc:	685b      	ldr	r3, [r3, #4]
 8007cce:	4a96      	ldr	r2, [pc, #600]	@ (8007f28 <HAL_GPIO_Init+0x290>)
 8007cd0:	4293      	cmp	r3, r2
 8007cd2:	d05e      	beq.n	8007d92 <HAL_GPIO_Init+0xfa>
 8007cd4:	4a94      	ldr	r2, [pc, #592]	@ (8007f28 <HAL_GPIO_Init+0x290>)
 8007cd6:	4293      	cmp	r3, r2
 8007cd8:	d875      	bhi.n	8007dc6 <HAL_GPIO_Init+0x12e>
 8007cda:	4a94      	ldr	r2, [pc, #592]	@ (8007f2c <HAL_GPIO_Init+0x294>)
 8007cdc:	4293      	cmp	r3, r2
 8007cde:	d058      	beq.n	8007d92 <HAL_GPIO_Init+0xfa>
 8007ce0:	4a92      	ldr	r2, [pc, #584]	@ (8007f2c <HAL_GPIO_Init+0x294>)
 8007ce2:	4293      	cmp	r3, r2
 8007ce4:	d86f      	bhi.n	8007dc6 <HAL_GPIO_Init+0x12e>
 8007ce6:	4a92      	ldr	r2, [pc, #584]	@ (8007f30 <HAL_GPIO_Init+0x298>)
 8007ce8:	4293      	cmp	r3, r2
 8007cea:	d052      	beq.n	8007d92 <HAL_GPIO_Init+0xfa>
 8007cec:	4a90      	ldr	r2, [pc, #576]	@ (8007f30 <HAL_GPIO_Init+0x298>)
 8007cee:	4293      	cmp	r3, r2
 8007cf0:	d869      	bhi.n	8007dc6 <HAL_GPIO_Init+0x12e>
 8007cf2:	4a90      	ldr	r2, [pc, #576]	@ (8007f34 <HAL_GPIO_Init+0x29c>)
 8007cf4:	4293      	cmp	r3, r2
 8007cf6:	d04c      	beq.n	8007d92 <HAL_GPIO_Init+0xfa>
 8007cf8:	4a8e      	ldr	r2, [pc, #568]	@ (8007f34 <HAL_GPIO_Init+0x29c>)
 8007cfa:	4293      	cmp	r3, r2
 8007cfc:	d863      	bhi.n	8007dc6 <HAL_GPIO_Init+0x12e>
 8007cfe:	4a8e      	ldr	r2, [pc, #568]	@ (8007f38 <HAL_GPIO_Init+0x2a0>)
 8007d00:	4293      	cmp	r3, r2
 8007d02:	d046      	beq.n	8007d92 <HAL_GPIO_Init+0xfa>
 8007d04:	4a8c      	ldr	r2, [pc, #560]	@ (8007f38 <HAL_GPIO_Init+0x2a0>)
 8007d06:	4293      	cmp	r3, r2
 8007d08:	d85d      	bhi.n	8007dc6 <HAL_GPIO_Init+0x12e>
 8007d0a:	2b12      	cmp	r3, #18
 8007d0c:	d82a      	bhi.n	8007d64 <HAL_GPIO_Init+0xcc>
 8007d0e:	2b12      	cmp	r3, #18
 8007d10:	d859      	bhi.n	8007dc6 <HAL_GPIO_Init+0x12e>
 8007d12:	a201      	add	r2, pc, #4	@ (adr r2, 8007d18 <HAL_GPIO_Init+0x80>)
 8007d14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d18:	08007d93 	.word	0x08007d93
 8007d1c:	08007d6d 	.word	0x08007d6d
 8007d20:	08007d7f 	.word	0x08007d7f
 8007d24:	08007dc1 	.word	0x08007dc1
 8007d28:	08007dc7 	.word	0x08007dc7
 8007d2c:	08007dc7 	.word	0x08007dc7
 8007d30:	08007dc7 	.word	0x08007dc7
 8007d34:	08007dc7 	.word	0x08007dc7
 8007d38:	08007dc7 	.word	0x08007dc7
 8007d3c:	08007dc7 	.word	0x08007dc7
 8007d40:	08007dc7 	.word	0x08007dc7
 8007d44:	08007dc7 	.word	0x08007dc7
 8007d48:	08007dc7 	.word	0x08007dc7
 8007d4c:	08007dc7 	.word	0x08007dc7
 8007d50:	08007dc7 	.word	0x08007dc7
 8007d54:	08007dc7 	.word	0x08007dc7
 8007d58:	08007dc7 	.word	0x08007dc7
 8007d5c:	08007d75 	.word	0x08007d75
 8007d60:	08007d89 	.word	0x08007d89
 8007d64:	4a75      	ldr	r2, [pc, #468]	@ (8007f3c <HAL_GPIO_Init+0x2a4>)
 8007d66:	4293      	cmp	r3, r2
 8007d68:	d013      	beq.n	8007d92 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8007d6a:	e02c      	b.n	8007dc6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8007d6c:	683b      	ldr	r3, [r7, #0]
 8007d6e:	68db      	ldr	r3, [r3, #12]
 8007d70:	623b      	str	r3, [r7, #32]
          break;
 8007d72:	e029      	b.n	8007dc8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8007d74:	683b      	ldr	r3, [r7, #0]
 8007d76:	68db      	ldr	r3, [r3, #12]
 8007d78:	3304      	adds	r3, #4
 8007d7a:	623b      	str	r3, [r7, #32]
          break;
 8007d7c:	e024      	b.n	8007dc8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8007d7e:	683b      	ldr	r3, [r7, #0]
 8007d80:	68db      	ldr	r3, [r3, #12]
 8007d82:	3308      	adds	r3, #8
 8007d84:	623b      	str	r3, [r7, #32]
          break;
 8007d86:	e01f      	b.n	8007dc8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8007d88:	683b      	ldr	r3, [r7, #0]
 8007d8a:	68db      	ldr	r3, [r3, #12]
 8007d8c:	330c      	adds	r3, #12
 8007d8e:	623b      	str	r3, [r7, #32]
          break;
 8007d90:	e01a      	b.n	8007dc8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8007d92:	683b      	ldr	r3, [r7, #0]
 8007d94:	689b      	ldr	r3, [r3, #8]
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d102      	bne.n	8007da0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8007d9a:	2304      	movs	r3, #4
 8007d9c:	623b      	str	r3, [r7, #32]
          break;
 8007d9e:	e013      	b.n	8007dc8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8007da0:	683b      	ldr	r3, [r7, #0]
 8007da2:	689b      	ldr	r3, [r3, #8]
 8007da4:	2b01      	cmp	r3, #1
 8007da6:	d105      	bne.n	8007db4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8007da8:	2308      	movs	r3, #8
 8007daa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	69fa      	ldr	r2, [r7, #28]
 8007db0:	611a      	str	r2, [r3, #16]
          break;
 8007db2:	e009      	b.n	8007dc8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8007db4:	2308      	movs	r3, #8
 8007db6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	69fa      	ldr	r2, [r7, #28]
 8007dbc:	615a      	str	r2, [r3, #20]
          break;
 8007dbe:	e003      	b.n	8007dc8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8007dc0:	2300      	movs	r3, #0
 8007dc2:	623b      	str	r3, [r7, #32]
          break;
 8007dc4:	e000      	b.n	8007dc8 <HAL_GPIO_Init+0x130>
          break;
 8007dc6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8007dc8:	69bb      	ldr	r3, [r7, #24]
 8007dca:	2bff      	cmp	r3, #255	@ 0xff
 8007dcc:	d801      	bhi.n	8007dd2 <HAL_GPIO_Init+0x13a>
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	e001      	b.n	8007dd6 <HAL_GPIO_Init+0x13e>
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	3304      	adds	r3, #4
 8007dd6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8007dd8:	69bb      	ldr	r3, [r7, #24]
 8007dda:	2bff      	cmp	r3, #255	@ 0xff
 8007ddc:	d802      	bhi.n	8007de4 <HAL_GPIO_Init+0x14c>
 8007dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007de0:	009b      	lsls	r3, r3, #2
 8007de2:	e002      	b.n	8007dea <HAL_GPIO_Init+0x152>
 8007de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007de6:	3b08      	subs	r3, #8
 8007de8:	009b      	lsls	r3, r3, #2
 8007dea:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8007dec:	697b      	ldr	r3, [r7, #20]
 8007dee:	681a      	ldr	r2, [r3, #0]
 8007df0:	210f      	movs	r1, #15
 8007df2:	693b      	ldr	r3, [r7, #16]
 8007df4:	fa01 f303 	lsl.w	r3, r1, r3
 8007df8:	43db      	mvns	r3, r3
 8007dfa:	401a      	ands	r2, r3
 8007dfc:	6a39      	ldr	r1, [r7, #32]
 8007dfe:	693b      	ldr	r3, [r7, #16]
 8007e00:	fa01 f303 	lsl.w	r3, r1, r3
 8007e04:	431a      	orrs	r2, r3
 8007e06:	697b      	ldr	r3, [r7, #20]
 8007e08:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8007e0a:	683b      	ldr	r3, [r7, #0]
 8007e0c:	685b      	ldr	r3, [r3, #4]
 8007e0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	f000 80c1 	beq.w	8007f9a <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8007e18:	4b49      	ldr	r3, [pc, #292]	@ (8007f40 <HAL_GPIO_Init+0x2a8>)
 8007e1a:	699b      	ldr	r3, [r3, #24]
 8007e1c:	4a48      	ldr	r2, [pc, #288]	@ (8007f40 <HAL_GPIO_Init+0x2a8>)
 8007e1e:	f043 0301 	orr.w	r3, r3, #1
 8007e22:	6193      	str	r3, [r2, #24]
 8007e24:	4b46      	ldr	r3, [pc, #280]	@ (8007f40 <HAL_GPIO_Init+0x2a8>)
 8007e26:	699b      	ldr	r3, [r3, #24]
 8007e28:	f003 0301 	and.w	r3, r3, #1
 8007e2c:	60bb      	str	r3, [r7, #8]
 8007e2e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8007e30:	4a44      	ldr	r2, [pc, #272]	@ (8007f44 <HAL_GPIO_Init+0x2ac>)
 8007e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e34:	089b      	lsrs	r3, r3, #2
 8007e36:	3302      	adds	r3, #2
 8007e38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007e3c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8007e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e40:	f003 0303 	and.w	r3, r3, #3
 8007e44:	009b      	lsls	r3, r3, #2
 8007e46:	220f      	movs	r2, #15
 8007e48:	fa02 f303 	lsl.w	r3, r2, r3
 8007e4c:	43db      	mvns	r3, r3
 8007e4e:	68fa      	ldr	r2, [r7, #12]
 8007e50:	4013      	ands	r3, r2
 8007e52:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	4a3c      	ldr	r2, [pc, #240]	@ (8007f48 <HAL_GPIO_Init+0x2b0>)
 8007e58:	4293      	cmp	r3, r2
 8007e5a:	d01f      	beq.n	8007e9c <HAL_GPIO_Init+0x204>
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	4a3b      	ldr	r2, [pc, #236]	@ (8007f4c <HAL_GPIO_Init+0x2b4>)
 8007e60:	4293      	cmp	r3, r2
 8007e62:	d019      	beq.n	8007e98 <HAL_GPIO_Init+0x200>
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	4a3a      	ldr	r2, [pc, #232]	@ (8007f50 <HAL_GPIO_Init+0x2b8>)
 8007e68:	4293      	cmp	r3, r2
 8007e6a:	d013      	beq.n	8007e94 <HAL_GPIO_Init+0x1fc>
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	4a39      	ldr	r2, [pc, #228]	@ (8007f54 <HAL_GPIO_Init+0x2bc>)
 8007e70:	4293      	cmp	r3, r2
 8007e72:	d00d      	beq.n	8007e90 <HAL_GPIO_Init+0x1f8>
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	4a38      	ldr	r2, [pc, #224]	@ (8007f58 <HAL_GPIO_Init+0x2c0>)
 8007e78:	4293      	cmp	r3, r2
 8007e7a:	d007      	beq.n	8007e8c <HAL_GPIO_Init+0x1f4>
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	4a37      	ldr	r2, [pc, #220]	@ (8007f5c <HAL_GPIO_Init+0x2c4>)
 8007e80:	4293      	cmp	r3, r2
 8007e82:	d101      	bne.n	8007e88 <HAL_GPIO_Init+0x1f0>
 8007e84:	2305      	movs	r3, #5
 8007e86:	e00a      	b.n	8007e9e <HAL_GPIO_Init+0x206>
 8007e88:	2306      	movs	r3, #6
 8007e8a:	e008      	b.n	8007e9e <HAL_GPIO_Init+0x206>
 8007e8c:	2304      	movs	r3, #4
 8007e8e:	e006      	b.n	8007e9e <HAL_GPIO_Init+0x206>
 8007e90:	2303      	movs	r3, #3
 8007e92:	e004      	b.n	8007e9e <HAL_GPIO_Init+0x206>
 8007e94:	2302      	movs	r3, #2
 8007e96:	e002      	b.n	8007e9e <HAL_GPIO_Init+0x206>
 8007e98:	2301      	movs	r3, #1
 8007e9a:	e000      	b.n	8007e9e <HAL_GPIO_Init+0x206>
 8007e9c:	2300      	movs	r3, #0
 8007e9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007ea0:	f002 0203 	and.w	r2, r2, #3
 8007ea4:	0092      	lsls	r2, r2, #2
 8007ea6:	4093      	lsls	r3, r2
 8007ea8:	68fa      	ldr	r2, [r7, #12]
 8007eaa:	4313      	orrs	r3, r2
 8007eac:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8007eae:	4925      	ldr	r1, [pc, #148]	@ (8007f44 <HAL_GPIO_Init+0x2ac>)
 8007eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007eb2:	089b      	lsrs	r3, r3, #2
 8007eb4:	3302      	adds	r3, #2
 8007eb6:	68fa      	ldr	r2, [r7, #12]
 8007eb8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8007ebc:	683b      	ldr	r3, [r7, #0]
 8007ebe:	685b      	ldr	r3, [r3, #4]
 8007ec0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d006      	beq.n	8007ed6 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8007ec8:	4b25      	ldr	r3, [pc, #148]	@ (8007f60 <HAL_GPIO_Init+0x2c8>)
 8007eca:	689a      	ldr	r2, [r3, #8]
 8007ecc:	4924      	ldr	r1, [pc, #144]	@ (8007f60 <HAL_GPIO_Init+0x2c8>)
 8007ece:	69bb      	ldr	r3, [r7, #24]
 8007ed0:	4313      	orrs	r3, r2
 8007ed2:	608b      	str	r3, [r1, #8]
 8007ed4:	e006      	b.n	8007ee4 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8007ed6:	4b22      	ldr	r3, [pc, #136]	@ (8007f60 <HAL_GPIO_Init+0x2c8>)
 8007ed8:	689a      	ldr	r2, [r3, #8]
 8007eda:	69bb      	ldr	r3, [r7, #24]
 8007edc:	43db      	mvns	r3, r3
 8007ede:	4920      	ldr	r1, [pc, #128]	@ (8007f60 <HAL_GPIO_Init+0x2c8>)
 8007ee0:	4013      	ands	r3, r2
 8007ee2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8007ee4:	683b      	ldr	r3, [r7, #0]
 8007ee6:	685b      	ldr	r3, [r3, #4]
 8007ee8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d006      	beq.n	8007efe <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8007ef0:	4b1b      	ldr	r3, [pc, #108]	@ (8007f60 <HAL_GPIO_Init+0x2c8>)
 8007ef2:	68da      	ldr	r2, [r3, #12]
 8007ef4:	491a      	ldr	r1, [pc, #104]	@ (8007f60 <HAL_GPIO_Init+0x2c8>)
 8007ef6:	69bb      	ldr	r3, [r7, #24]
 8007ef8:	4313      	orrs	r3, r2
 8007efa:	60cb      	str	r3, [r1, #12]
 8007efc:	e006      	b.n	8007f0c <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8007efe:	4b18      	ldr	r3, [pc, #96]	@ (8007f60 <HAL_GPIO_Init+0x2c8>)
 8007f00:	68da      	ldr	r2, [r3, #12]
 8007f02:	69bb      	ldr	r3, [r7, #24]
 8007f04:	43db      	mvns	r3, r3
 8007f06:	4916      	ldr	r1, [pc, #88]	@ (8007f60 <HAL_GPIO_Init+0x2c8>)
 8007f08:	4013      	ands	r3, r2
 8007f0a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8007f0c:	683b      	ldr	r3, [r7, #0]
 8007f0e:	685b      	ldr	r3, [r3, #4]
 8007f10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d025      	beq.n	8007f64 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8007f18:	4b11      	ldr	r3, [pc, #68]	@ (8007f60 <HAL_GPIO_Init+0x2c8>)
 8007f1a:	685a      	ldr	r2, [r3, #4]
 8007f1c:	4910      	ldr	r1, [pc, #64]	@ (8007f60 <HAL_GPIO_Init+0x2c8>)
 8007f1e:	69bb      	ldr	r3, [r7, #24]
 8007f20:	4313      	orrs	r3, r2
 8007f22:	604b      	str	r3, [r1, #4]
 8007f24:	e025      	b.n	8007f72 <HAL_GPIO_Init+0x2da>
 8007f26:	bf00      	nop
 8007f28:	10320000 	.word	0x10320000
 8007f2c:	10310000 	.word	0x10310000
 8007f30:	10220000 	.word	0x10220000
 8007f34:	10210000 	.word	0x10210000
 8007f38:	10120000 	.word	0x10120000
 8007f3c:	10110000 	.word	0x10110000
 8007f40:	40021000 	.word	0x40021000
 8007f44:	40010000 	.word	0x40010000
 8007f48:	40010800 	.word	0x40010800
 8007f4c:	40010c00 	.word	0x40010c00
 8007f50:	40011000 	.word	0x40011000
 8007f54:	40011400 	.word	0x40011400
 8007f58:	40011800 	.word	0x40011800
 8007f5c:	40011c00 	.word	0x40011c00
 8007f60:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8007f64:	4b15      	ldr	r3, [pc, #84]	@ (8007fbc <HAL_GPIO_Init+0x324>)
 8007f66:	685a      	ldr	r2, [r3, #4]
 8007f68:	69bb      	ldr	r3, [r7, #24]
 8007f6a:	43db      	mvns	r3, r3
 8007f6c:	4913      	ldr	r1, [pc, #76]	@ (8007fbc <HAL_GPIO_Init+0x324>)
 8007f6e:	4013      	ands	r3, r2
 8007f70:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8007f72:	683b      	ldr	r3, [r7, #0]
 8007f74:	685b      	ldr	r3, [r3, #4]
 8007f76:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d006      	beq.n	8007f8c <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8007f7e:	4b0f      	ldr	r3, [pc, #60]	@ (8007fbc <HAL_GPIO_Init+0x324>)
 8007f80:	681a      	ldr	r2, [r3, #0]
 8007f82:	490e      	ldr	r1, [pc, #56]	@ (8007fbc <HAL_GPIO_Init+0x324>)
 8007f84:	69bb      	ldr	r3, [r7, #24]
 8007f86:	4313      	orrs	r3, r2
 8007f88:	600b      	str	r3, [r1, #0]
 8007f8a:	e006      	b.n	8007f9a <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8007f8c:	4b0b      	ldr	r3, [pc, #44]	@ (8007fbc <HAL_GPIO_Init+0x324>)
 8007f8e:	681a      	ldr	r2, [r3, #0]
 8007f90:	69bb      	ldr	r3, [r7, #24]
 8007f92:	43db      	mvns	r3, r3
 8007f94:	4909      	ldr	r1, [pc, #36]	@ (8007fbc <HAL_GPIO_Init+0x324>)
 8007f96:	4013      	ands	r3, r2
 8007f98:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8007f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f9c:	3301      	adds	r3, #1
 8007f9e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007fa0:	683b      	ldr	r3, [r7, #0]
 8007fa2:	681a      	ldr	r2, [r3, #0]
 8007fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fa6:	fa22 f303 	lsr.w	r3, r2, r3
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	f47f ae7e 	bne.w	8007cac <HAL_GPIO_Init+0x14>
  }
}
 8007fb0:	bf00      	nop
 8007fb2:	bf00      	nop
 8007fb4:	372c      	adds	r7, #44	@ 0x2c
 8007fb6:	46bd      	mov	sp, r7
 8007fb8:	bc80      	pop	{r7}
 8007fba:	4770      	bx	lr
 8007fbc:	40010400 	.word	0x40010400

08007fc0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007fc0:	b480      	push	{r7}
 8007fc2:	b085      	sub	sp, #20
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	6078      	str	r0, [r7, #4]
 8007fc8:	460b      	mov	r3, r1
 8007fca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	689a      	ldr	r2, [r3, #8]
 8007fd0:	887b      	ldrh	r3, [r7, #2]
 8007fd2:	4013      	ands	r3, r2
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d002      	beq.n	8007fde <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007fd8:	2301      	movs	r3, #1
 8007fda:	73fb      	strb	r3, [r7, #15]
 8007fdc:	e001      	b.n	8007fe2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007fde:	2300      	movs	r3, #0
 8007fe0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007fe2:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fe4:	4618      	mov	r0, r3
 8007fe6:	3714      	adds	r7, #20
 8007fe8:	46bd      	mov	sp, r7
 8007fea:	bc80      	pop	{r7}
 8007fec:	4770      	bx	lr

08007fee <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007fee:	b480      	push	{r7}
 8007ff0:	b083      	sub	sp, #12
 8007ff2:	af00      	add	r7, sp, #0
 8007ff4:	6078      	str	r0, [r7, #4]
 8007ff6:	460b      	mov	r3, r1
 8007ff8:	807b      	strh	r3, [r7, #2]
 8007ffa:	4613      	mov	r3, r2
 8007ffc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007ffe:	787b      	ldrb	r3, [r7, #1]
 8008000:	2b00      	cmp	r3, #0
 8008002:	d003      	beq.n	800800c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008004:	887a      	ldrh	r2, [r7, #2]
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800800a:	e003      	b.n	8008014 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800800c:	887b      	ldrh	r3, [r7, #2]
 800800e:	041a      	lsls	r2, r3, #16
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	611a      	str	r2, [r3, #16]
}
 8008014:	bf00      	nop
 8008016:	370c      	adds	r7, #12
 8008018:	46bd      	mov	sp, r7
 800801a:	bc80      	pop	{r7}
 800801c:	4770      	bx	lr

0800801e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800801e:	b480      	push	{r7}
 8008020:	b085      	sub	sp, #20
 8008022:	af00      	add	r7, sp, #0
 8008024:	6078      	str	r0, [r7, #4]
 8008026:	460b      	mov	r3, r1
 8008028:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	68db      	ldr	r3, [r3, #12]
 800802e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8008030:	887a      	ldrh	r2, [r7, #2]
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	4013      	ands	r3, r2
 8008036:	041a      	lsls	r2, r3, #16
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	43d9      	mvns	r1, r3
 800803c:	887b      	ldrh	r3, [r7, #2]
 800803e:	400b      	ands	r3, r1
 8008040:	431a      	orrs	r2, r3
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	611a      	str	r2, [r3, #16]
}
 8008046:	bf00      	nop
 8008048:	3714      	adds	r7, #20
 800804a:	46bd      	mov	sp, r7
 800804c:	bc80      	pop	{r7}
 800804e:	4770      	bx	lr

08008050 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8008050:	b580      	push	{r7, lr}
 8008052:	b082      	sub	sp, #8
 8008054:	af00      	add	r7, sp, #0
 8008056:	4603      	mov	r3, r0
 8008058:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800805a:	4b08      	ldr	r3, [pc, #32]	@ (800807c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800805c:	695a      	ldr	r2, [r3, #20]
 800805e:	88fb      	ldrh	r3, [r7, #6]
 8008060:	4013      	ands	r3, r2
 8008062:	2b00      	cmp	r3, #0
 8008064:	d006      	beq.n	8008074 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8008066:	4a05      	ldr	r2, [pc, #20]	@ (800807c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008068:	88fb      	ldrh	r3, [r7, #6]
 800806a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800806c:	88fb      	ldrh	r3, [r7, #6]
 800806e:	4618      	mov	r0, r3
 8008070:	f7fb fbb0 	bl	80037d4 <HAL_GPIO_EXTI_Callback>
  }
}
 8008074:	bf00      	nop
 8008076:	3708      	adds	r7, #8
 8008078:	46bd      	mov	sp, r7
 800807a:	bd80      	pop	{r7, pc}
 800807c:	40010400 	.word	0x40010400

08008080 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008080:	b580      	push	{r7, lr}
 8008082:	b086      	sub	sp, #24
 8008084:	af00      	add	r7, sp, #0
 8008086:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	2b00      	cmp	r3, #0
 800808c:	d101      	bne.n	8008092 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800808e:	2301      	movs	r3, #1
 8008090:	e272      	b.n	8008578 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	f003 0301 	and.w	r3, r3, #1
 800809a:	2b00      	cmp	r3, #0
 800809c:	f000 8087 	beq.w	80081ae <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80080a0:	4b92      	ldr	r3, [pc, #584]	@ (80082ec <HAL_RCC_OscConfig+0x26c>)
 80080a2:	685b      	ldr	r3, [r3, #4]
 80080a4:	f003 030c 	and.w	r3, r3, #12
 80080a8:	2b04      	cmp	r3, #4
 80080aa:	d00c      	beq.n	80080c6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80080ac:	4b8f      	ldr	r3, [pc, #572]	@ (80082ec <HAL_RCC_OscConfig+0x26c>)
 80080ae:	685b      	ldr	r3, [r3, #4]
 80080b0:	f003 030c 	and.w	r3, r3, #12
 80080b4:	2b08      	cmp	r3, #8
 80080b6:	d112      	bne.n	80080de <HAL_RCC_OscConfig+0x5e>
 80080b8:	4b8c      	ldr	r3, [pc, #560]	@ (80082ec <HAL_RCC_OscConfig+0x26c>)
 80080ba:	685b      	ldr	r3, [r3, #4]
 80080bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80080c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80080c4:	d10b      	bne.n	80080de <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80080c6:	4b89      	ldr	r3, [pc, #548]	@ (80082ec <HAL_RCC_OscConfig+0x26c>)
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d06c      	beq.n	80081ac <HAL_RCC_OscConfig+0x12c>
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	685b      	ldr	r3, [r3, #4]
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d168      	bne.n	80081ac <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80080da:	2301      	movs	r3, #1
 80080dc:	e24c      	b.n	8008578 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	685b      	ldr	r3, [r3, #4]
 80080e2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80080e6:	d106      	bne.n	80080f6 <HAL_RCC_OscConfig+0x76>
 80080e8:	4b80      	ldr	r3, [pc, #512]	@ (80082ec <HAL_RCC_OscConfig+0x26c>)
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	4a7f      	ldr	r2, [pc, #508]	@ (80082ec <HAL_RCC_OscConfig+0x26c>)
 80080ee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80080f2:	6013      	str	r3, [r2, #0]
 80080f4:	e02e      	b.n	8008154 <HAL_RCC_OscConfig+0xd4>
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	685b      	ldr	r3, [r3, #4]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d10c      	bne.n	8008118 <HAL_RCC_OscConfig+0x98>
 80080fe:	4b7b      	ldr	r3, [pc, #492]	@ (80082ec <HAL_RCC_OscConfig+0x26c>)
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	4a7a      	ldr	r2, [pc, #488]	@ (80082ec <HAL_RCC_OscConfig+0x26c>)
 8008104:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008108:	6013      	str	r3, [r2, #0]
 800810a:	4b78      	ldr	r3, [pc, #480]	@ (80082ec <HAL_RCC_OscConfig+0x26c>)
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	4a77      	ldr	r2, [pc, #476]	@ (80082ec <HAL_RCC_OscConfig+0x26c>)
 8008110:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008114:	6013      	str	r3, [r2, #0]
 8008116:	e01d      	b.n	8008154 <HAL_RCC_OscConfig+0xd4>
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	685b      	ldr	r3, [r3, #4]
 800811c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008120:	d10c      	bne.n	800813c <HAL_RCC_OscConfig+0xbc>
 8008122:	4b72      	ldr	r3, [pc, #456]	@ (80082ec <HAL_RCC_OscConfig+0x26c>)
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	4a71      	ldr	r2, [pc, #452]	@ (80082ec <HAL_RCC_OscConfig+0x26c>)
 8008128:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800812c:	6013      	str	r3, [r2, #0]
 800812e:	4b6f      	ldr	r3, [pc, #444]	@ (80082ec <HAL_RCC_OscConfig+0x26c>)
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	4a6e      	ldr	r2, [pc, #440]	@ (80082ec <HAL_RCC_OscConfig+0x26c>)
 8008134:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008138:	6013      	str	r3, [r2, #0]
 800813a:	e00b      	b.n	8008154 <HAL_RCC_OscConfig+0xd4>
 800813c:	4b6b      	ldr	r3, [pc, #428]	@ (80082ec <HAL_RCC_OscConfig+0x26c>)
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	4a6a      	ldr	r2, [pc, #424]	@ (80082ec <HAL_RCC_OscConfig+0x26c>)
 8008142:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008146:	6013      	str	r3, [r2, #0]
 8008148:	4b68      	ldr	r3, [pc, #416]	@ (80082ec <HAL_RCC_OscConfig+0x26c>)
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	4a67      	ldr	r2, [pc, #412]	@ (80082ec <HAL_RCC_OscConfig+0x26c>)
 800814e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008152:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	685b      	ldr	r3, [r3, #4]
 8008158:	2b00      	cmp	r3, #0
 800815a:	d013      	beq.n	8008184 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800815c:	f7fb fdba 	bl	8003cd4 <HAL_GetTick>
 8008160:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008162:	e008      	b.n	8008176 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008164:	f7fb fdb6 	bl	8003cd4 <HAL_GetTick>
 8008168:	4602      	mov	r2, r0
 800816a:	693b      	ldr	r3, [r7, #16]
 800816c:	1ad3      	subs	r3, r2, r3
 800816e:	2b64      	cmp	r3, #100	@ 0x64
 8008170:	d901      	bls.n	8008176 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8008172:	2303      	movs	r3, #3
 8008174:	e200      	b.n	8008578 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008176:	4b5d      	ldr	r3, [pc, #372]	@ (80082ec <HAL_RCC_OscConfig+0x26c>)
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800817e:	2b00      	cmp	r3, #0
 8008180:	d0f0      	beq.n	8008164 <HAL_RCC_OscConfig+0xe4>
 8008182:	e014      	b.n	80081ae <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008184:	f7fb fda6 	bl	8003cd4 <HAL_GetTick>
 8008188:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800818a:	e008      	b.n	800819e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800818c:	f7fb fda2 	bl	8003cd4 <HAL_GetTick>
 8008190:	4602      	mov	r2, r0
 8008192:	693b      	ldr	r3, [r7, #16]
 8008194:	1ad3      	subs	r3, r2, r3
 8008196:	2b64      	cmp	r3, #100	@ 0x64
 8008198:	d901      	bls.n	800819e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800819a:	2303      	movs	r3, #3
 800819c:	e1ec      	b.n	8008578 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800819e:	4b53      	ldr	r3, [pc, #332]	@ (80082ec <HAL_RCC_OscConfig+0x26c>)
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d1f0      	bne.n	800818c <HAL_RCC_OscConfig+0x10c>
 80081aa:	e000      	b.n	80081ae <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80081ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	f003 0302 	and.w	r3, r3, #2
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d063      	beq.n	8008282 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80081ba:	4b4c      	ldr	r3, [pc, #304]	@ (80082ec <HAL_RCC_OscConfig+0x26c>)
 80081bc:	685b      	ldr	r3, [r3, #4]
 80081be:	f003 030c 	and.w	r3, r3, #12
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d00b      	beq.n	80081de <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80081c6:	4b49      	ldr	r3, [pc, #292]	@ (80082ec <HAL_RCC_OscConfig+0x26c>)
 80081c8:	685b      	ldr	r3, [r3, #4]
 80081ca:	f003 030c 	and.w	r3, r3, #12
 80081ce:	2b08      	cmp	r3, #8
 80081d0:	d11c      	bne.n	800820c <HAL_RCC_OscConfig+0x18c>
 80081d2:	4b46      	ldr	r3, [pc, #280]	@ (80082ec <HAL_RCC_OscConfig+0x26c>)
 80081d4:	685b      	ldr	r3, [r3, #4]
 80081d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d116      	bne.n	800820c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80081de:	4b43      	ldr	r3, [pc, #268]	@ (80082ec <HAL_RCC_OscConfig+0x26c>)
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	f003 0302 	and.w	r3, r3, #2
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d005      	beq.n	80081f6 <HAL_RCC_OscConfig+0x176>
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	691b      	ldr	r3, [r3, #16]
 80081ee:	2b01      	cmp	r3, #1
 80081f0:	d001      	beq.n	80081f6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80081f2:	2301      	movs	r3, #1
 80081f4:	e1c0      	b.n	8008578 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80081f6:	4b3d      	ldr	r3, [pc, #244]	@ (80082ec <HAL_RCC_OscConfig+0x26c>)
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	695b      	ldr	r3, [r3, #20]
 8008202:	00db      	lsls	r3, r3, #3
 8008204:	4939      	ldr	r1, [pc, #228]	@ (80082ec <HAL_RCC_OscConfig+0x26c>)
 8008206:	4313      	orrs	r3, r2
 8008208:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800820a:	e03a      	b.n	8008282 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	691b      	ldr	r3, [r3, #16]
 8008210:	2b00      	cmp	r3, #0
 8008212:	d020      	beq.n	8008256 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008214:	4b36      	ldr	r3, [pc, #216]	@ (80082f0 <HAL_RCC_OscConfig+0x270>)
 8008216:	2201      	movs	r2, #1
 8008218:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800821a:	f7fb fd5b 	bl	8003cd4 <HAL_GetTick>
 800821e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008220:	e008      	b.n	8008234 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008222:	f7fb fd57 	bl	8003cd4 <HAL_GetTick>
 8008226:	4602      	mov	r2, r0
 8008228:	693b      	ldr	r3, [r7, #16]
 800822a:	1ad3      	subs	r3, r2, r3
 800822c:	2b02      	cmp	r3, #2
 800822e:	d901      	bls.n	8008234 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8008230:	2303      	movs	r3, #3
 8008232:	e1a1      	b.n	8008578 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008234:	4b2d      	ldr	r3, [pc, #180]	@ (80082ec <HAL_RCC_OscConfig+0x26c>)
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	f003 0302 	and.w	r3, r3, #2
 800823c:	2b00      	cmp	r3, #0
 800823e:	d0f0      	beq.n	8008222 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008240:	4b2a      	ldr	r3, [pc, #168]	@ (80082ec <HAL_RCC_OscConfig+0x26c>)
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	695b      	ldr	r3, [r3, #20]
 800824c:	00db      	lsls	r3, r3, #3
 800824e:	4927      	ldr	r1, [pc, #156]	@ (80082ec <HAL_RCC_OscConfig+0x26c>)
 8008250:	4313      	orrs	r3, r2
 8008252:	600b      	str	r3, [r1, #0]
 8008254:	e015      	b.n	8008282 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008256:	4b26      	ldr	r3, [pc, #152]	@ (80082f0 <HAL_RCC_OscConfig+0x270>)
 8008258:	2200      	movs	r2, #0
 800825a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800825c:	f7fb fd3a 	bl	8003cd4 <HAL_GetTick>
 8008260:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008262:	e008      	b.n	8008276 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008264:	f7fb fd36 	bl	8003cd4 <HAL_GetTick>
 8008268:	4602      	mov	r2, r0
 800826a:	693b      	ldr	r3, [r7, #16]
 800826c:	1ad3      	subs	r3, r2, r3
 800826e:	2b02      	cmp	r3, #2
 8008270:	d901      	bls.n	8008276 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8008272:	2303      	movs	r3, #3
 8008274:	e180      	b.n	8008578 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008276:	4b1d      	ldr	r3, [pc, #116]	@ (80082ec <HAL_RCC_OscConfig+0x26c>)
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	f003 0302 	and.w	r3, r3, #2
 800827e:	2b00      	cmp	r3, #0
 8008280:	d1f0      	bne.n	8008264 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	f003 0308 	and.w	r3, r3, #8
 800828a:	2b00      	cmp	r3, #0
 800828c:	d03a      	beq.n	8008304 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	699b      	ldr	r3, [r3, #24]
 8008292:	2b00      	cmp	r3, #0
 8008294:	d019      	beq.n	80082ca <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008296:	4b17      	ldr	r3, [pc, #92]	@ (80082f4 <HAL_RCC_OscConfig+0x274>)
 8008298:	2201      	movs	r2, #1
 800829a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800829c:	f7fb fd1a 	bl	8003cd4 <HAL_GetTick>
 80082a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80082a2:	e008      	b.n	80082b6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80082a4:	f7fb fd16 	bl	8003cd4 <HAL_GetTick>
 80082a8:	4602      	mov	r2, r0
 80082aa:	693b      	ldr	r3, [r7, #16]
 80082ac:	1ad3      	subs	r3, r2, r3
 80082ae:	2b02      	cmp	r3, #2
 80082b0:	d901      	bls.n	80082b6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80082b2:	2303      	movs	r3, #3
 80082b4:	e160      	b.n	8008578 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80082b6:	4b0d      	ldr	r3, [pc, #52]	@ (80082ec <HAL_RCC_OscConfig+0x26c>)
 80082b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082ba:	f003 0302 	and.w	r3, r3, #2
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d0f0      	beq.n	80082a4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80082c2:	2001      	movs	r0, #1
 80082c4:	f000 face 	bl	8008864 <RCC_Delay>
 80082c8:	e01c      	b.n	8008304 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80082ca:	4b0a      	ldr	r3, [pc, #40]	@ (80082f4 <HAL_RCC_OscConfig+0x274>)
 80082cc:	2200      	movs	r2, #0
 80082ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80082d0:	f7fb fd00 	bl	8003cd4 <HAL_GetTick>
 80082d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80082d6:	e00f      	b.n	80082f8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80082d8:	f7fb fcfc 	bl	8003cd4 <HAL_GetTick>
 80082dc:	4602      	mov	r2, r0
 80082de:	693b      	ldr	r3, [r7, #16]
 80082e0:	1ad3      	subs	r3, r2, r3
 80082e2:	2b02      	cmp	r3, #2
 80082e4:	d908      	bls.n	80082f8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80082e6:	2303      	movs	r3, #3
 80082e8:	e146      	b.n	8008578 <HAL_RCC_OscConfig+0x4f8>
 80082ea:	bf00      	nop
 80082ec:	40021000 	.word	0x40021000
 80082f0:	42420000 	.word	0x42420000
 80082f4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80082f8:	4b92      	ldr	r3, [pc, #584]	@ (8008544 <HAL_RCC_OscConfig+0x4c4>)
 80082fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082fc:	f003 0302 	and.w	r3, r3, #2
 8008300:	2b00      	cmp	r3, #0
 8008302:	d1e9      	bne.n	80082d8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	f003 0304 	and.w	r3, r3, #4
 800830c:	2b00      	cmp	r3, #0
 800830e:	f000 80a6 	beq.w	800845e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008312:	2300      	movs	r3, #0
 8008314:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008316:	4b8b      	ldr	r3, [pc, #556]	@ (8008544 <HAL_RCC_OscConfig+0x4c4>)
 8008318:	69db      	ldr	r3, [r3, #28]
 800831a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800831e:	2b00      	cmp	r3, #0
 8008320:	d10d      	bne.n	800833e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008322:	4b88      	ldr	r3, [pc, #544]	@ (8008544 <HAL_RCC_OscConfig+0x4c4>)
 8008324:	69db      	ldr	r3, [r3, #28]
 8008326:	4a87      	ldr	r2, [pc, #540]	@ (8008544 <HAL_RCC_OscConfig+0x4c4>)
 8008328:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800832c:	61d3      	str	r3, [r2, #28]
 800832e:	4b85      	ldr	r3, [pc, #532]	@ (8008544 <HAL_RCC_OscConfig+0x4c4>)
 8008330:	69db      	ldr	r3, [r3, #28]
 8008332:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008336:	60bb      	str	r3, [r7, #8]
 8008338:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800833a:	2301      	movs	r3, #1
 800833c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800833e:	4b82      	ldr	r3, [pc, #520]	@ (8008548 <HAL_RCC_OscConfig+0x4c8>)
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008346:	2b00      	cmp	r3, #0
 8008348:	d118      	bne.n	800837c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800834a:	4b7f      	ldr	r3, [pc, #508]	@ (8008548 <HAL_RCC_OscConfig+0x4c8>)
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	4a7e      	ldr	r2, [pc, #504]	@ (8008548 <HAL_RCC_OscConfig+0x4c8>)
 8008350:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008354:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008356:	f7fb fcbd 	bl	8003cd4 <HAL_GetTick>
 800835a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800835c:	e008      	b.n	8008370 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800835e:	f7fb fcb9 	bl	8003cd4 <HAL_GetTick>
 8008362:	4602      	mov	r2, r0
 8008364:	693b      	ldr	r3, [r7, #16]
 8008366:	1ad3      	subs	r3, r2, r3
 8008368:	2b64      	cmp	r3, #100	@ 0x64
 800836a:	d901      	bls.n	8008370 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800836c:	2303      	movs	r3, #3
 800836e:	e103      	b.n	8008578 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008370:	4b75      	ldr	r3, [pc, #468]	@ (8008548 <HAL_RCC_OscConfig+0x4c8>)
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008378:	2b00      	cmp	r3, #0
 800837a:	d0f0      	beq.n	800835e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	68db      	ldr	r3, [r3, #12]
 8008380:	2b01      	cmp	r3, #1
 8008382:	d106      	bne.n	8008392 <HAL_RCC_OscConfig+0x312>
 8008384:	4b6f      	ldr	r3, [pc, #444]	@ (8008544 <HAL_RCC_OscConfig+0x4c4>)
 8008386:	6a1b      	ldr	r3, [r3, #32]
 8008388:	4a6e      	ldr	r2, [pc, #440]	@ (8008544 <HAL_RCC_OscConfig+0x4c4>)
 800838a:	f043 0301 	orr.w	r3, r3, #1
 800838e:	6213      	str	r3, [r2, #32]
 8008390:	e02d      	b.n	80083ee <HAL_RCC_OscConfig+0x36e>
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	68db      	ldr	r3, [r3, #12]
 8008396:	2b00      	cmp	r3, #0
 8008398:	d10c      	bne.n	80083b4 <HAL_RCC_OscConfig+0x334>
 800839a:	4b6a      	ldr	r3, [pc, #424]	@ (8008544 <HAL_RCC_OscConfig+0x4c4>)
 800839c:	6a1b      	ldr	r3, [r3, #32]
 800839e:	4a69      	ldr	r2, [pc, #420]	@ (8008544 <HAL_RCC_OscConfig+0x4c4>)
 80083a0:	f023 0301 	bic.w	r3, r3, #1
 80083a4:	6213      	str	r3, [r2, #32]
 80083a6:	4b67      	ldr	r3, [pc, #412]	@ (8008544 <HAL_RCC_OscConfig+0x4c4>)
 80083a8:	6a1b      	ldr	r3, [r3, #32]
 80083aa:	4a66      	ldr	r2, [pc, #408]	@ (8008544 <HAL_RCC_OscConfig+0x4c4>)
 80083ac:	f023 0304 	bic.w	r3, r3, #4
 80083b0:	6213      	str	r3, [r2, #32]
 80083b2:	e01c      	b.n	80083ee <HAL_RCC_OscConfig+0x36e>
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	68db      	ldr	r3, [r3, #12]
 80083b8:	2b05      	cmp	r3, #5
 80083ba:	d10c      	bne.n	80083d6 <HAL_RCC_OscConfig+0x356>
 80083bc:	4b61      	ldr	r3, [pc, #388]	@ (8008544 <HAL_RCC_OscConfig+0x4c4>)
 80083be:	6a1b      	ldr	r3, [r3, #32]
 80083c0:	4a60      	ldr	r2, [pc, #384]	@ (8008544 <HAL_RCC_OscConfig+0x4c4>)
 80083c2:	f043 0304 	orr.w	r3, r3, #4
 80083c6:	6213      	str	r3, [r2, #32]
 80083c8:	4b5e      	ldr	r3, [pc, #376]	@ (8008544 <HAL_RCC_OscConfig+0x4c4>)
 80083ca:	6a1b      	ldr	r3, [r3, #32]
 80083cc:	4a5d      	ldr	r2, [pc, #372]	@ (8008544 <HAL_RCC_OscConfig+0x4c4>)
 80083ce:	f043 0301 	orr.w	r3, r3, #1
 80083d2:	6213      	str	r3, [r2, #32]
 80083d4:	e00b      	b.n	80083ee <HAL_RCC_OscConfig+0x36e>
 80083d6:	4b5b      	ldr	r3, [pc, #364]	@ (8008544 <HAL_RCC_OscConfig+0x4c4>)
 80083d8:	6a1b      	ldr	r3, [r3, #32]
 80083da:	4a5a      	ldr	r2, [pc, #360]	@ (8008544 <HAL_RCC_OscConfig+0x4c4>)
 80083dc:	f023 0301 	bic.w	r3, r3, #1
 80083e0:	6213      	str	r3, [r2, #32]
 80083e2:	4b58      	ldr	r3, [pc, #352]	@ (8008544 <HAL_RCC_OscConfig+0x4c4>)
 80083e4:	6a1b      	ldr	r3, [r3, #32]
 80083e6:	4a57      	ldr	r2, [pc, #348]	@ (8008544 <HAL_RCC_OscConfig+0x4c4>)
 80083e8:	f023 0304 	bic.w	r3, r3, #4
 80083ec:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	68db      	ldr	r3, [r3, #12]
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d015      	beq.n	8008422 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80083f6:	f7fb fc6d 	bl	8003cd4 <HAL_GetTick>
 80083fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80083fc:	e00a      	b.n	8008414 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80083fe:	f7fb fc69 	bl	8003cd4 <HAL_GetTick>
 8008402:	4602      	mov	r2, r0
 8008404:	693b      	ldr	r3, [r7, #16]
 8008406:	1ad3      	subs	r3, r2, r3
 8008408:	f241 3288 	movw	r2, #5000	@ 0x1388
 800840c:	4293      	cmp	r3, r2
 800840e:	d901      	bls.n	8008414 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8008410:	2303      	movs	r3, #3
 8008412:	e0b1      	b.n	8008578 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008414:	4b4b      	ldr	r3, [pc, #300]	@ (8008544 <HAL_RCC_OscConfig+0x4c4>)
 8008416:	6a1b      	ldr	r3, [r3, #32]
 8008418:	f003 0302 	and.w	r3, r3, #2
 800841c:	2b00      	cmp	r3, #0
 800841e:	d0ee      	beq.n	80083fe <HAL_RCC_OscConfig+0x37e>
 8008420:	e014      	b.n	800844c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008422:	f7fb fc57 	bl	8003cd4 <HAL_GetTick>
 8008426:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008428:	e00a      	b.n	8008440 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800842a:	f7fb fc53 	bl	8003cd4 <HAL_GetTick>
 800842e:	4602      	mov	r2, r0
 8008430:	693b      	ldr	r3, [r7, #16]
 8008432:	1ad3      	subs	r3, r2, r3
 8008434:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008438:	4293      	cmp	r3, r2
 800843a:	d901      	bls.n	8008440 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800843c:	2303      	movs	r3, #3
 800843e:	e09b      	b.n	8008578 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008440:	4b40      	ldr	r3, [pc, #256]	@ (8008544 <HAL_RCC_OscConfig+0x4c4>)
 8008442:	6a1b      	ldr	r3, [r3, #32]
 8008444:	f003 0302 	and.w	r3, r3, #2
 8008448:	2b00      	cmp	r3, #0
 800844a:	d1ee      	bne.n	800842a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800844c:	7dfb      	ldrb	r3, [r7, #23]
 800844e:	2b01      	cmp	r3, #1
 8008450:	d105      	bne.n	800845e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008452:	4b3c      	ldr	r3, [pc, #240]	@ (8008544 <HAL_RCC_OscConfig+0x4c4>)
 8008454:	69db      	ldr	r3, [r3, #28]
 8008456:	4a3b      	ldr	r2, [pc, #236]	@ (8008544 <HAL_RCC_OscConfig+0x4c4>)
 8008458:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800845c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	69db      	ldr	r3, [r3, #28]
 8008462:	2b00      	cmp	r3, #0
 8008464:	f000 8087 	beq.w	8008576 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008468:	4b36      	ldr	r3, [pc, #216]	@ (8008544 <HAL_RCC_OscConfig+0x4c4>)
 800846a:	685b      	ldr	r3, [r3, #4]
 800846c:	f003 030c 	and.w	r3, r3, #12
 8008470:	2b08      	cmp	r3, #8
 8008472:	d061      	beq.n	8008538 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	69db      	ldr	r3, [r3, #28]
 8008478:	2b02      	cmp	r3, #2
 800847a:	d146      	bne.n	800850a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800847c:	4b33      	ldr	r3, [pc, #204]	@ (800854c <HAL_RCC_OscConfig+0x4cc>)
 800847e:	2200      	movs	r2, #0
 8008480:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008482:	f7fb fc27 	bl	8003cd4 <HAL_GetTick>
 8008486:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008488:	e008      	b.n	800849c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800848a:	f7fb fc23 	bl	8003cd4 <HAL_GetTick>
 800848e:	4602      	mov	r2, r0
 8008490:	693b      	ldr	r3, [r7, #16]
 8008492:	1ad3      	subs	r3, r2, r3
 8008494:	2b02      	cmp	r3, #2
 8008496:	d901      	bls.n	800849c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8008498:	2303      	movs	r3, #3
 800849a:	e06d      	b.n	8008578 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800849c:	4b29      	ldr	r3, [pc, #164]	@ (8008544 <HAL_RCC_OscConfig+0x4c4>)
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d1f0      	bne.n	800848a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	6a1b      	ldr	r3, [r3, #32]
 80084ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80084b0:	d108      	bne.n	80084c4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80084b2:	4b24      	ldr	r3, [pc, #144]	@ (8008544 <HAL_RCC_OscConfig+0x4c4>)
 80084b4:	685b      	ldr	r3, [r3, #4]
 80084b6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	689b      	ldr	r3, [r3, #8]
 80084be:	4921      	ldr	r1, [pc, #132]	@ (8008544 <HAL_RCC_OscConfig+0x4c4>)
 80084c0:	4313      	orrs	r3, r2
 80084c2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80084c4:	4b1f      	ldr	r3, [pc, #124]	@ (8008544 <HAL_RCC_OscConfig+0x4c4>)
 80084c6:	685b      	ldr	r3, [r3, #4]
 80084c8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	6a19      	ldr	r1, [r3, #32]
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084d4:	430b      	orrs	r3, r1
 80084d6:	491b      	ldr	r1, [pc, #108]	@ (8008544 <HAL_RCC_OscConfig+0x4c4>)
 80084d8:	4313      	orrs	r3, r2
 80084da:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80084dc:	4b1b      	ldr	r3, [pc, #108]	@ (800854c <HAL_RCC_OscConfig+0x4cc>)
 80084de:	2201      	movs	r2, #1
 80084e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80084e2:	f7fb fbf7 	bl	8003cd4 <HAL_GetTick>
 80084e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80084e8:	e008      	b.n	80084fc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80084ea:	f7fb fbf3 	bl	8003cd4 <HAL_GetTick>
 80084ee:	4602      	mov	r2, r0
 80084f0:	693b      	ldr	r3, [r7, #16]
 80084f2:	1ad3      	subs	r3, r2, r3
 80084f4:	2b02      	cmp	r3, #2
 80084f6:	d901      	bls.n	80084fc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80084f8:	2303      	movs	r3, #3
 80084fa:	e03d      	b.n	8008578 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80084fc:	4b11      	ldr	r3, [pc, #68]	@ (8008544 <HAL_RCC_OscConfig+0x4c4>)
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008504:	2b00      	cmp	r3, #0
 8008506:	d0f0      	beq.n	80084ea <HAL_RCC_OscConfig+0x46a>
 8008508:	e035      	b.n	8008576 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800850a:	4b10      	ldr	r3, [pc, #64]	@ (800854c <HAL_RCC_OscConfig+0x4cc>)
 800850c:	2200      	movs	r2, #0
 800850e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008510:	f7fb fbe0 	bl	8003cd4 <HAL_GetTick>
 8008514:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008516:	e008      	b.n	800852a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008518:	f7fb fbdc 	bl	8003cd4 <HAL_GetTick>
 800851c:	4602      	mov	r2, r0
 800851e:	693b      	ldr	r3, [r7, #16]
 8008520:	1ad3      	subs	r3, r2, r3
 8008522:	2b02      	cmp	r3, #2
 8008524:	d901      	bls.n	800852a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8008526:	2303      	movs	r3, #3
 8008528:	e026      	b.n	8008578 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800852a:	4b06      	ldr	r3, [pc, #24]	@ (8008544 <HAL_RCC_OscConfig+0x4c4>)
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008532:	2b00      	cmp	r3, #0
 8008534:	d1f0      	bne.n	8008518 <HAL_RCC_OscConfig+0x498>
 8008536:	e01e      	b.n	8008576 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	69db      	ldr	r3, [r3, #28]
 800853c:	2b01      	cmp	r3, #1
 800853e:	d107      	bne.n	8008550 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8008540:	2301      	movs	r3, #1
 8008542:	e019      	b.n	8008578 <HAL_RCC_OscConfig+0x4f8>
 8008544:	40021000 	.word	0x40021000
 8008548:	40007000 	.word	0x40007000
 800854c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8008550:	4b0b      	ldr	r3, [pc, #44]	@ (8008580 <HAL_RCC_OscConfig+0x500>)
 8008552:	685b      	ldr	r3, [r3, #4]
 8008554:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	6a1b      	ldr	r3, [r3, #32]
 8008560:	429a      	cmp	r2, r3
 8008562:	d106      	bne.n	8008572 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800856e:	429a      	cmp	r2, r3
 8008570:	d001      	beq.n	8008576 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8008572:	2301      	movs	r3, #1
 8008574:	e000      	b.n	8008578 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8008576:	2300      	movs	r3, #0
}
 8008578:	4618      	mov	r0, r3
 800857a:	3718      	adds	r7, #24
 800857c:	46bd      	mov	sp, r7
 800857e:	bd80      	pop	{r7, pc}
 8008580:	40021000 	.word	0x40021000

08008584 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008584:	b580      	push	{r7, lr}
 8008586:	b084      	sub	sp, #16
 8008588:	af00      	add	r7, sp, #0
 800858a:	6078      	str	r0, [r7, #4]
 800858c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	2b00      	cmp	r3, #0
 8008592:	d101      	bne.n	8008598 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008594:	2301      	movs	r3, #1
 8008596:	e0d0      	b.n	800873a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008598:	4b6a      	ldr	r3, [pc, #424]	@ (8008744 <HAL_RCC_ClockConfig+0x1c0>)
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	f003 0307 	and.w	r3, r3, #7
 80085a0:	683a      	ldr	r2, [r7, #0]
 80085a2:	429a      	cmp	r2, r3
 80085a4:	d910      	bls.n	80085c8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80085a6:	4b67      	ldr	r3, [pc, #412]	@ (8008744 <HAL_RCC_ClockConfig+0x1c0>)
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	f023 0207 	bic.w	r2, r3, #7
 80085ae:	4965      	ldr	r1, [pc, #404]	@ (8008744 <HAL_RCC_ClockConfig+0x1c0>)
 80085b0:	683b      	ldr	r3, [r7, #0]
 80085b2:	4313      	orrs	r3, r2
 80085b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80085b6:	4b63      	ldr	r3, [pc, #396]	@ (8008744 <HAL_RCC_ClockConfig+0x1c0>)
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	f003 0307 	and.w	r3, r3, #7
 80085be:	683a      	ldr	r2, [r7, #0]
 80085c0:	429a      	cmp	r2, r3
 80085c2:	d001      	beq.n	80085c8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80085c4:	2301      	movs	r3, #1
 80085c6:	e0b8      	b.n	800873a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	f003 0302 	and.w	r3, r3, #2
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d020      	beq.n	8008616 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	f003 0304 	and.w	r3, r3, #4
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d005      	beq.n	80085ec <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80085e0:	4b59      	ldr	r3, [pc, #356]	@ (8008748 <HAL_RCC_ClockConfig+0x1c4>)
 80085e2:	685b      	ldr	r3, [r3, #4]
 80085e4:	4a58      	ldr	r2, [pc, #352]	@ (8008748 <HAL_RCC_ClockConfig+0x1c4>)
 80085e6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80085ea:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	f003 0308 	and.w	r3, r3, #8
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d005      	beq.n	8008604 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80085f8:	4b53      	ldr	r3, [pc, #332]	@ (8008748 <HAL_RCC_ClockConfig+0x1c4>)
 80085fa:	685b      	ldr	r3, [r3, #4]
 80085fc:	4a52      	ldr	r2, [pc, #328]	@ (8008748 <HAL_RCC_ClockConfig+0x1c4>)
 80085fe:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8008602:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008604:	4b50      	ldr	r3, [pc, #320]	@ (8008748 <HAL_RCC_ClockConfig+0x1c4>)
 8008606:	685b      	ldr	r3, [r3, #4]
 8008608:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	689b      	ldr	r3, [r3, #8]
 8008610:	494d      	ldr	r1, [pc, #308]	@ (8008748 <HAL_RCC_ClockConfig+0x1c4>)
 8008612:	4313      	orrs	r3, r2
 8008614:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	f003 0301 	and.w	r3, r3, #1
 800861e:	2b00      	cmp	r3, #0
 8008620:	d040      	beq.n	80086a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	685b      	ldr	r3, [r3, #4]
 8008626:	2b01      	cmp	r3, #1
 8008628:	d107      	bne.n	800863a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800862a:	4b47      	ldr	r3, [pc, #284]	@ (8008748 <HAL_RCC_ClockConfig+0x1c4>)
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008632:	2b00      	cmp	r3, #0
 8008634:	d115      	bne.n	8008662 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008636:	2301      	movs	r3, #1
 8008638:	e07f      	b.n	800873a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	685b      	ldr	r3, [r3, #4]
 800863e:	2b02      	cmp	r3, #2
 8008640:	d107      	bne.n	8008652 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008642:	4b41      	ldr	r3, [pc, #260]	@ (8008748 <HAL_RCC_ClockConfig+0x1c4>)
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800864a:	2b00      	cmp	r3, #0
 800864c:	d109      	bne.n	8008662 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800864e:	2301      	movs	r3, #1
 8008650:	e073      	b.n	800873a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008652:	4b3d      	ldr	r3, [pc, #244]	@ (8008748 <HAL_RCC_ClockConfig+0x1c4>)
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	f003 0302 	and.w	r3, r3, #2
 800865a:	2b00      	cmp	r3, #0
 800865c:	d101      	bne.n	8008662 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800865e:	2301      	movs	r3, #1
 8008660:	e06b      	b.n	800873a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008662:	4b39      	ldr	r3, [pc, #228]	@ (8008748 <HAL_RCC_ClockConfig+0x1c4>)
 8008664:	685b      	ldr	r3, [r3, #4]
 8008666:	f023 0203 	bic.w	r2, r3, #3
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	685b      	ldr	r3, [r3, #4]
 800866e:	4936      	ldr	r1, [pc, #216]	@ (8008748 <HAL_RCC_ClockConfig+0x1c4>)
 8008670:	4313      	orrs	r3, r2
 8008672:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008674:	f7fb fb2e 	bl	8003cd4 <HAL_GetTick>
 8008678:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800867a:	e00a      	b.n	8008692 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800867c:	f7fb fb2a 	bl	8003cd4 <HAL_GetTick>
 8008680:	4602      	mov	r2, r0
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	1ad3      	subs	r3, r2, r3
 8008686:	f241 3288 	movw	r2, #5000	@ 0x1388
 800868a:	4293      	cmp	r3, r2
 800868c:	d901      	bls.n	8008692 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800868e:	2303      	movs	r3, #3
 8008690:	e053      	b.n	800873a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008692:	4b2d      	ldr	r3, [pc, #180]	@ (8008748 <HAL_RCC_ClockConfig+0x1c4>)
 8008694:	685b      	ldr	r3, [r3, #4]
 8008696:	f003 020c 	and.w	r2, r3, #12
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	685b      	ldr	r3, [r3, #4]
 800869e:	009b      	lsls	r3, r3, #2
 80086a0:	429a      	cmp	r2, r3
 80086a2:	d1eb      	bne.n	800867c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80086a4:	4b27      	ldr	r3, [pc, #156]	@ (8008744 <HAL_RCC_ClockConfig+0x1c0>)
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	f003 0307 	and.w	r3, r3, #7
 80086ac:	683a      	ldr	r2, [r7, #0]
 80086ae:	429a      	cmp	r2, r3
 80086b0:	d210      	bcs.n	80086d4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80086b2:	4b24      	ldr	r3, [pc, #144]	@ (8008744 <HAL_RCC_ClockConfig+0x1c0>)
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	f023 0207 	bic.w	r2, r3, #7
 80086ba:	4922      	ldr	r1, [pc, #136]	@ (8008744 <HAL_RCC_ClockConfig+0x1c0>)
 80086bc:	683b      	ldr	r3, [r7, #0]
 80086be:	4313      	orrs	r3, r2
 80086c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80086c2:	4b20      	ldr	r3, [pc, #128]	@ (8008744 <HAL_RCC_ClockConfig+0x1c0>)
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	f003 0307 	and.w	r3, r3, #7
 80086ca:	683a      	ldr	r2, [r7, #0]
 80086cc:	429a      	cmp	r2, r3
 80086ce:	d001      	beq.n	80086d4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80086d0:	2301      	movs	r3, #1
 80086d2:	e032      	b.n	800873a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	f003 0304 	and.w	r3, r3, #4
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d008      	beq.n	80086f2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80086e0:	4b19      	ldr	r3, [pc, #100]	@ (8008748 <HAL_RCC_ClockConfig+0x1c4>)
 80086e2:	685b      	ldr	r3, [r3, #4]
 80086e4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	68db      	ldr	r3, [r3, #12]
 80086ec:	4916      	ldr	r1, [pc, #88]	@ (8008748 <HAL_RCC_ClockConfig+0x1c4>)
 80086ee:	4313      	orrs	r3, r2
 80086f0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	f003 0308 	and.w	r3, r3, #8
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d009      	beq.n	8008712 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80086fe:	4b12      	ldr	r3, [pc, #72]	@ (8008748 <HAL_RCC_ClockConfig+0x1c4>)
 8008700:	685b      	ldr	r3, [r3, #4]
 8008702:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	691b      	ldr	r3, [r3, #16]
 800870a:	00db      	lsls	r3, r3, #3
 800870c:	490e      	ldr	r1, [pc, #56]	@ (8008748 <HAL_RCC_ClockConfig+0x1c4>)
 800870e:	4313      	orrs	r3, r2
 8008710:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8008712:	f000 f821 	bl	8008758 <HAL_RCC_GetSysClockFreq>
 8008716:	4602      	mov	r2, r0
 8008718:	4b0b      	ldr	r3, [pc, #44]	@ (8008748 <HAL_RCC_ClockConfig+0x1c4>)
 800871a:	685b      	ldr	r3, [r3, #4]
 800871c:	091b      	lsrs	r3, r3, #4
 800871e:	f003 030f 	and.w	r3, r3, #15
 8008722:	490a      	ldr	r1, [pc, #40]	@ (800874c <HAL_RCC_ClockConfig+0x1c8>)
 8008724:	5ccb      	ldrb	r3, [r1, r3]
 8008726:	fa22 f303 	lsr.w	r3, r2, r3
 800872a:	4a09      	ldr	r2, [pc, #36]	@ (8008750 <HAL_RCC_ClockConfig+0x1cc>)
 800872c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800872e:	4b09      	ldr	r3, [pc, #36]	@ (8008754 <HAL_RCC_ClockConfig+0x1d0>)
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	4618      	mov	r0, r3
 8008734:	f7fb faa2 	bl	8003c7c <HAL_InitTick>

  return HAL_OK;
 8008738:	2300      	movs	r3, #0
}
 800873a:	4618      	mov	r0, r3
 800873c:	3710      	adds	r7, #16
 800873e:	46bd      	mov	sp, r7
 8008740:	bd80      	pop	{r7, pc}
 8008742:	bf00      	nop
 8008744:	40022000 	.word	0x40022000
 8008748:	40021000 	.word	0x40021000
 800874c:	08010174 	.word	0x08010174
 8008750:	20000080 	.word	0x20000080
 8008754:	20000084 	.word	0x20000084

08008758 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008758:	b480      	push	{r7}
 800875a:	b087      	sub	sp, #28
 800875c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800875e:	2300      	movs	r3, #0
 8008760:	60fb      	str	r3, [r7, #12]
 8008762:	2300      	movs	r3, #0
 8008764:	60bb      	str	r3, [r7, #8]
 8008766:	2300      	movs	r3, #0
 8008768:	617b      	str	r3, [r7, #20]
 800876a:	2300      	movs	r3, #0
 800876c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800876e:	2300      	movs	r3, #0
 8008770:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8008772:	4b1e      	ldr	r3, [pc, #120]	@ (80087ec <HAL_RCC_GetSysClockFreq+0x94>)
 8008774:	685b      	ldr	r3, [r3, #4]
 8008776:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	f003 030c 	and.w	r3, r3, #12
 800877e:	2b04      	cmp	r3, #4
 8008780:	d002      	beq.n	8008788 <HAL_RCC_GetSysClockFreq+0x30>
 8008782:	2b08      	cmp	r3, #8
 8008784:	d003      	beq.n	800878e <HAL_RCC_GetSysClockFreq+0x36>
 8008786:	e027      	b.n	80087d8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8008788:	4b19      	ldr	r3, [pc, #100]	@ (80087f0 <HAL_RCC_GetSysClockFreq+0x98>)
 800878a:	613b      	str	r3, [r7, #16]
      break;
 800878c:	e027      	b.n	80087de <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	0c9b      	lsrs	r3, r3, #18
 8008792:	f003 030f 	and.w	r3, r3, #15
 8008796:	4a17      	ldr	r2, [pc, #92]	@ (80087f4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8008798:	5cd3      	ldrb	r3, [r2, r3]
 800879a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d010      	beq.n	80087c8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80087a6:	4b11      	ldr	r3, [pc, #68]	@ (80087ec <HAL_RCC_GetSysClockFreq+0x94>)
 80087a8:	685b      	ldr	r3, [r3, #4]
 80087aa:	0c5b      	lsrs	r3, r3, #17
 80087ac:	f003 0301 	and.w	r3, r3, #1
 80087b0:	4a11      	ldr	r2, [pc, #68]	@ (80087f8 <HAL_RCC_GetSysClockFreq+0xa0>)
 80087b2:	5cd3      	ldrb	r3, [r2, r3]
 80087b4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	4a0d      	ldr	r2, [pc, #52]	@ (80087f0 <HAL_RCC_GetSysClockFreq+0x98>)
 80087ba:	fb03 f202 	mul.w	r2, r3, r2
 80087be:	68bb      	ldr	r3, [r7, #8]
 80087c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80087c4:	617b      	str	r3, [r7, #20]
 80087c6:	e004      	b.n	80087d2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	4a0c      	ldr	r2, [pc, #48]	@ (80087fc <HAL_RCC_GetSysClockFreq+0xa4>)
 80087cc:	fb02 f303 	mul.w	r3, r2, r3
 80087d0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80087d2:	697b      	ldr	r3, [r7, #20]
 80087d4:	613b      	str	r3, [r7, #16]
      break;
 80087d6:	e002      	b.n	80087de <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80087d8:	4b05      	ldr	r3, [pc, #20]	@ (80087f0 <HAL_RCC_GetSysClockFreq+0x98>)
 80087da:	613b      	str	r3, [r7, #16]
      break;
 80087dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80087de:	693b      	ldr	r3, [r7, #16]
}
 80087e0:	4618      	mov	r0, r3
 80087e2:	371c      	adds	r7, #28
 80087e4:	46bd      	mov	sp, r7
 80087e6:	bc80      	pop	{r7}
 80087e8:	4770      	bx	lr
 80087ea:	bf00      	nop
 80087ec:	40021000 	.word	0x40021000
 80087f0:	007a1200 	.word	0x007a1200
 80087f4:	0801018c 	.word	0x0801018c
 80087f8:	0801019c 	.word	0x0801019c
 80087fc:	003d0900 	.word	0x003d0900

08008800 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008800:	b480      	push	{r7}
 8008802:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008804:	4b02      	ldr	r3, [pc, #8]	@ (8008810 <HAL_RCC_GetHCLKFreq+0x10>)
 8008806:	681b      	ldr	r3, [r3, #0]
}
 8008808:	4618      	mov	r0, r3
 800880a:	46bd      	mov	sp, r7
 800880c:	bc80      	pop	{r7}
 800880e:	4770      	bx	lr
 8008810:	20000080 	.word	0x20000080

08008814 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008814:	b580      	push	{r7, lr}
 8008816:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008818:	f7ff fff2 	bl	8008800 <HAL_RCC_GetHCLKFreq>
 800881c:	4602      	mov	r2, r0
 800881e:	4b05      	ldr	r3, [pc, #20]	@ (8008834 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008820:	685b      	ldr	r3, [r3, #4]
 8008822:	0a1b      	lsrs	r3, r3, #8
 8008824:	f003 0307 	and.w	r3, r3, #7
 8008828:	4903      	ldr	r1, [pc, #12]	@ (8008838 <HAL_RCC_GetPCLK1Freq+0x24>)
 800882a:	5ccb      	ldrb	r3, [r1, r3]
 800882c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008830:	4618      	mov	r0, r3
 8008832:	bd80      	pop	{r7, pc}
 8008834:	40021000 	.word	0x40021000
 8008838:	08010184 	.word	0x08010184

0800883c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800883c:	b580      	push	{r7, lr}
 800883e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008840:	f7ff ffde 	bl	8008800 <HAL_RCC_GetHCLKFreq>
 8008844:	4602      	mov	r2, r0
 8008846:	4b05      	ldr	r3, [pc, #20]	@ (800885c <HAL_RCC_GetPCLK2Freq+0x20>)
 8008848:	685b      	ldr	r3, [r3, #4]
 800884a:	0adb      	lsrs	r3, r3, #11
 800884c:	f003 0307 	and.w	r3, r3, #7
 8008850:	4903      	ldr	r1, [pc, #12]	@ (8008860 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008852:	5ccb      	ldrb	r3, [r1, r3]
 8008854:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008858:	4618      	mov	r0, r3
 800885a:	bd80      	pop	{r7, pc}
 800885c:	40021000 	.word	0x40021000
 8008860:	08010184 	.word	0x08010184

08008864 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8008864:	b480      	push	{r7}
 8008866:	b085      	sub	sp, #20
 8008868:	af00      	add	r7, sp, #0
 800886a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800886c:	4b0a      	ldr	r3, [pc, #40]	@ (8008898 <RCC_Delay+0x34>)
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	4a0a      	ldr	r2, [pc, #40]	@ (800889c <RCC_Delay+0x38>)
 8008872:	fba2 2303 	umull	r2, r3, r2, r3
 8008876:	0a5b      	lsrs	r3, r3, #9
 8008878:	687a      	ldr	r2, [r7, #4]
 800887a:	fb02 f303 	mul.w	r3, r2, r3
 800887e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8008880:	bf00      	nop
  }
  while (Delay --);
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	1e5a      	subs	r2, r3, #1
 8008886:	60fa      	str	r2, [r7, #12]
 8008888:	2b00      	cmp	r3, #0
 800888a:	d1f9      	bne.n	8008880 <RCC_Delay+0x1c>
}
 800888c:	bf00      	nop
 800888e:	bf00      	nop
 8008890:	3714      	adds	r7, #20
 8008892:	46bd      	mov	sp, r7
 8008894:	bc80      	pop	{r7}
 8008896:	4770      	bx	lr
 8008898:	20000080 	.word	0x20000080
 800889c:	10624dd3 	.word	0x10624dd3

080088a0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80088a0:	b580      	push	{r7, lr}
 80088a2:	b082      	sub	sp, #8
 80088a4:	af00      	add	r7, sp, #0
 80088a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d101      	bne.n	80088b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80088ae:	2301      	movs	r3, #1
 80088b0:	e041      	b.n	8008936 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80088b8:	b2db      	uxtb	r3, r3
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d106      	bne.n	80088cc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	2200      	movs	r2, #0
 80088c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80088c6:	6878      	ldr	r0, [r7, #4]
 80088c8:	f7fe fed8 	bl	800767c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	2202      	movs	r2, #2
 80088d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681a      	ldr	r2, [r3, #0]
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	3304      	adds	r3, #4
 80088dc:	4619      	mov	r1, r3
 80088de:	4610      	mov	r0, r2
 80088e0:	f000 fc46 	bl	8009170 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	2201      	movs	r2, #1
 80088e8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	2201      	movs	r2, #1
 80088f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	2201      	movs	r2, #1
 80088f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	2201      	movs	r2, #1
 8008900:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	2201      	movs	r2, #1
 8008908:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	2201      	movs	r2, #1
 8008910:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	2201      	movs	r2, #1
 8008918:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	2201      	movs	r2, #1
 8008920:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	2201      	movs	r2, #1
 8008928:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	2201      	movs	r2, #1
 8008930:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008934:	2300      	movs	r3, #0
}
 8008936:	4618      	mov	r0, r3
 8008938:	3708      	adds	r7, #8
 800893a:	46bd      	mov	sp, r7
 800893c:	bd80      	pop	{r7, pc}

0800893e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800893e:	b580      	push	{r7, lr}
 8008940:	b082      	sub	sp, #8
 8008942:	af00      	add	r7, sp, #0
 8008944:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	2b00      	cmp	r3, #0
 800894a:	d101      	bne.n	8008950 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800894c:	2301      	movs	r3, #1
 800894e:	e041      	b.n	80089d4 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008956:	b2db      	uxtb	r3, r3
 8008958:	2b00      	cmp	r3, #0
 800895a:	d106      	bne.n	800896a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	2200      	movs	r2, #0
 8008960:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008964:	6878      	ldr	r0, [r7, #4]
 8008966:	f7fe feaf 	bl	80076c8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	2202      	movs	r2, #2
 800896e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681a      	ldr	r2, [r3, #0]
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	3304      	adds	r3, #4
 800897a:	4619      	mov	r1, r3
 800897c:	4610      	mov	r0, r2
 800897e:	f000 fbf7 	bl	8009170 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	2201      	movs	r2, #1
 8008986:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	2201      	movs	r2, #1
 800898e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	2201      	movs	r2, #1
 8008996:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	2201      	movs	r2, #1
 800899e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	2201      	movs	r2, #1
 80089a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	2201      	movs	r2, #1
 80089ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	2201      	movs	r2, #1
 80089b6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	2201      	movs	r2, #1
 80089be:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	2201      	movs	r2, #1
 80089c6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	2201      	movs	r2, #1
 80089ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80089d2:	2300      	movs	r3, #0
}
 80089d4:	4618      	mov	r0, r3
 80089d6:	3708      	adds	r7, #8
 80089d8:	46bd      	mov	sp, r7
 80089da:	bd80      	pop	{r7, pc}

080089dc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80089dc:	b580      	push	{r7, lr}
 80089de:	b084      	sub	sp, #16
 80089e0:	af00      	add	r7, sp, #0
 80089e2:	6078      	str	r0, [r7, #4]
 80089e4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80089e6:	683b      	ldr	r3, [r7, #0]
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d109      	bne.n	8008a00 <HAL_TIM_PWM_Start+0x24>
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80089f2:	b2db      	uxtb	r3, r3
 80089f4:	2b01      	cmp	r3, #1
 80089f6:	bf14      	ite	ne
 80089f8:	2301      	movne	r3, #1
 80089fa:	2300      	moveq	r3, #0
 80089fc:	b2db      	uxtb	r3, r3
 80089fe:	e022      	b.n	8008a46 <HAL_TIM_PWM_Start+0x6a>
 8008a00:	683b      	ldr	r3, [r7, #0]
 8008a02:	2b04      	cmp	r3, #4
 8008a04:	d109      	bne.n	8008a1a <HAL_TIM_PWM_Start+0x3e>
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008a0c:	b2db      	uxtb	r3, r3
 8008a0e:	2b01      	cmp	r3, #1
 8008a10:	bf14      	ite	ne
 8008a12:	2301      	movne	r3, #1
 8008a14:	2300      	moveq	r3, #0
 8008a16:	b2db      	uxtb	r3, r3
 8008a18:	e015      	b.n	8008a46 <HAL_TIM_PWM_Start+0x6a>
 8008a1a:	683b      	ldr	r3, [r7, #0]
 8008a1c:	2b08      	cmp	r3, #8
 8008a1e:	d109      	bne.n	8008a34 <HAL_TIM_PWM_Start+0x58>
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008a26:	b2db      	uxtb	r3, r3
 8008a28:	2b01      	cmp	r3, #1
 8008a2a:	bf14      	ite	ne
 8008a2c:	2301      	movne	r3, #1
 8008a2e:	2300      	moveq	r3, #0
 8008a30:	b2db      	uxtb	r3, r3
 8008a32:	e008      	b.n	8008a46 <HAL_TIM_PWM_Start+0x6a>
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008a3a:	b2db      	uxtb	r3, r3
 8008a3c:	2b01      	cmp	r3, #1
 8008a3e:	bf14      	ite	ne
 8008a40:	2301      	movne	r3, #1
 8008a42:	2300      	moveq	r3, #0
 8008a44:	b2db      	uxtb	r3, r3
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d001      	beq.n	8008a4e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8008a4a:	2301      	movs	r3, #1
 8008a4c:	e072      	b.n	8008b34 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008a4e:	683b      	ldr	r3, [r7, #0]
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d104      	bne.n	8008a5e <HAL_TIM_PWM_Start+0x82>
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	2202      	movs	r2, #2
 8008a58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008a5c:	e013      	b.n	8008a86 <HAL_TIM_PWM_Start+0xaa>
 8008a5e:	683b      	ldr	r3, [r7, #0]
 8008a60:	2b04      	cmp	r3, #4
 8008a62:	d104      	bne.n	8008a6e <HAL_TIM_PWM_Start+0x92>
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	2202      	movs	r2, #2
 8008a68:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008a6c:	e00b      	b.n	8008a86 <HAL_TIM_PWM_Start+0xaa>
 8008a6e:	683b      	ldr	r3, [r7, #0]
 8008a70:	2b08      	cmp	r3, #8
 8008a72:	d104      	bne.n	8008a7e <HAL_TIM_PWM_Start+0xa2>
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	2202      	movs	r2, #2
 8008a78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008a7c:	e003      	b.n	8008a86 <HAL_TIM_PWM_Start+0xaa>
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	2202      	movs	r2, #2
 8008a82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	2201      	movs	r2, #1
 8008a8c:	6839      	ldr	r1, [r7, #0]
 8008a8e:	4618      	mov	r0, r3
 8008a90:	f000 fda0 	bl	80095d4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	4a28      	ldr	r2, [pc, #160]	@ (8008b3c <HAL_TIM_PWM_Start+0x160>)
 8008a9a:	4293      	cmp	r3, r2
 8008a9c:	d004      	beq.n	8008aa8 <HAL_TIM_PWM_Start+0xcc>
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	4a27      	ldr	r2, [pc, #156]	@ (8008b40 <HAL_TIM_PWM_Start+0x164>)
 8008aa4:	4293      	cmp	r3, r2
 8008aa6:	d101      	bne.n	8008aac <HAL_TIM_PWM_Start+0xd0>
 8008aa8:	2301      	movs	r3, #1
 8008aaa:	e000      	b.n	8008aae <HAL_TIM_PWM_Start+0xd2>
 8008aac:	2300      	movs	r3, #0
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d007      	beq.n	8008ac2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008ac0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	4a1d      	ldr	r2, [pc, #116]	@ (8008b3c <HAL_TIM_PWM_Start+0x160>)
 8008ac8:	4293      	cmp	r3, r2
 8008aca:	d018      	beq.n	8008afe <HAL_TIM_PWM_Start+0x122>
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	4a1b      	ldr	r2, [pc, #108]	@ (8008b40 <HAL_TIM_PWM_Start+0x164>)
 8008ad2:	4293      	cmp	r3, r2
 8008ad4:	d013      	beq.n	8008afe <HAL_TIM_PWM_Start+0x122>
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ade:	d00e      	beq.n	8008afe <HAL_TIM_PWM_Start+0x122>
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	4a17      	ldr	r2, [pc, #92]	@ (8008b44 <HAL_TIM_PWM_Start+0x168>)
 8008ae6:	4293      	cmp	r3, r2
 8008ae8:	d009      	beq.n	8008afe <HAL_TIM_PWM_Start+0x122>
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	4a16      	ldr	r2, [pc, #88]	@ (8008b48 <HAL_TIM_PWM_Start+0x16c>)
 8008af0:	4293      	cmp	r3, r2
 8008af2:	d004      	beq.n	8008afe <HAL_TIM_PWM_Start+0x122>
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	4a14      	ldr	r2, [pc, #80]	@ (8008b4c <HAL_TIM_PWM_Start+0x170>)
 8008afa:	4293      	cmp	r3, r2
 8008afc:	d111      	bne.n	8008b22 <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	689b      	ldr	r3, [r3, #8]
 8008b04:	f003 0307 	and.w	r3, r3, #7
 8008b08:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	2b06      	cmp	r3, #6
 8008b0e:	d010      	beq.n	8008b32 <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	681a      	ldr	r2, [r3, #0]
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	f042 0201 	orr.w	r2, r2, #1
 8008b1e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008b20:	e007      	b.n	8008b32 <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	681a      	ldr	r2, [r3, #0]
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	f042 0201 	orr.w	r2, r2, #1
 8008b30:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008b32:	2300      	movs	r3, #0
}
 8008b34:	4618      	mov	r0, r3
 8008b36:	3710      	adds	r7, #16
 8008b38:	46bd      	mov	sp, r7
 8008b3a:	bd80      	pop	{r7, pc}
 8008b3c:	40012c00 	.word	0x40012c00
 8008b40:	40013400 	.word	0x40013400
 8008b44:	40000400 	.word	0x40000400
 8008b48:	40000800 	.word	0x40000800
 8008b4c:	40000c00 	.word	0x40000c00

08008b50 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8008b50:	b580      	push	{r7, lr}
 8008b52:	b086      	sub	sp, #24
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	6078      	str	r0, [r7, #4]
 8008b58:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d101      	bne.n	8008b64 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8008b60:	2301      	movs	r3, #1
 8008b62:	e093      	b.n	8008c8c <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008b6a:	b2db      	uxtb	r3, r3
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d106      	bne.n	8008b7e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	2200      	movs	r2, #0
 8008b74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8008b78:	6878      	ldr	r0, [r7, #4]
 8008b7a:	f7fe fd13 	bl	80075a4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	2202      	movs	r2, #2
 8008b82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	689b      	ldr	r3, [r3, #8]
 8008b8c:	687a      	ldr	r2, [r7, #4]
 8008b8e:	6812      	ldr	r2, [r2, #0]
 8008b90:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008b94:	f023 0307 	bic.w	r3, r3, #7
 8008b98:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681a      	ldr	r2, [r3, #0]
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	3304      	adds	r3, #4
 8008ba2:	4619      	mov	r1, r3
 8008ba4:	4610      	mov	r0, r2
 8008ba6:	f000 fae3 	bl	8009170 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	689b      	ldr	r3, [r3, #8]
 8008bb0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	699b      	ldr	r3, [r3, #24]
 8008bb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	6a1b      	ldr	r3, [r3, #32]
 8008bc0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8008bc2:	683b      	ldr	r3, [r7, #0]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	697a      	ldr	r2, [r7, #20]
 8008bc8:	4313      	orrs	r3, r2
 8008bca:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008bcc:	693b      	ldr	r3, [r7, #16]
 8008bce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008bd2:	f023 0303 	bic.w	r3, r3, #3
 8008bd6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008bd8:	683b      	ldr	r3, [r7, #0]
 8008bda:	689a      	ldr	r2, [r3, #8]
 8008bdc:	683b      	ldr	r3, [r7, #0]
 8008bde:	699b      	ldr	r3, [r3, #24]
 8008be0:	021b      	lsls	r3, r3, #8
 8008be2:	4313      	orrs	r3, r2
 8008be4:	693a      	ldr	r2, [r7, #16]
 8008be6:	4313      	orrs	r3, r2
 8008be8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8008bea:	693b      	ldr	r3, [r7, #16]
 8008bec:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8008bf0:	f023 030c 	bic.w	r3, r3, #12
 8008bf4:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008bf6:	693b      	ldr	r3, [r7, #16]
 8008bf8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008bfc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008c00:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008c02:	683b      	ldr	r3, [r7, #0]
 8008c04:	68da      	ldr	r2, [r3, #12]
 8008c06:	683b      	ldr	r3, [r7, #0]
 8008c08:	69db      	ldr	r3, [r3, #28]
 8008c0a:	021b      	lsls	r3, r3, #8
 8008c0c:	4313      	orrs	r3, r2
 8008c0e:	693a      	ldr	r2, [r7, #16]
 8008c10:	4313      	orrs	r3, r2
 8008c12:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008c14:	683b      	ldr	r3, [r7, #0]
 8008c16:	691b      	ldr	r3, [r3, #16]
 8008c18:	011a      	lsls	r2, r3, #4
 8008c1a:	683b      	ldr	r3, [r7, #0]
 8008c1c:	6a1b      	ldr	r3, [r3, #32]
 8008c1e:	031b      	lsls	r3, r3, #12
 8008c20:	4313      	orrs	r3, r2
 8008c22:	693a      	ldr	r2, [r7, #16]
 8008c24:	4313      	orrs	r3, r2
 8008c26:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8008c2e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8008c30:	683b      	ldr	r3, [r7, #0]
 8008c32:	685a      	ldr	r2, [r3, #4]
 8008c34:	683b      	ldr	r3, [r7, #0]
 8008c36:	695b      	ldr	r3, [r3, #20]
 8008c38:	011b      	lsls	r3, r3, #4
 8008c3a:	4313      	orrs	r3, r2
 8008c3c:	68fa      	ldr	r2, [r7, #12]
 8008c3e:	4313      	orrs	r3, r2
 8008c40:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	697a      	ldr	r2, [r7, #20]
 8008c48:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	693a      	ldr	r2, [r7, #16]
 8008c50:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	68fa      	ldr	r2, [r7, #12]
 8008c58:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	2201      	movs	r2, #1
 8008c5e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	2201      	movs	r2, #1
 8008c66:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	2201      	movs	r2, #1
 8008c6e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	2201      	movs	r2, #1
 8008c76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	2201      	movs	r2, #1
 8008c7e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	2201      	movs	r2, #1
 8008c86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008c8a:	2300      	movs	r3, #0
}
 8008c8c:	4618      	mov	r0, r3
 8008c8e:	3718      	adds	r7, #24
 8008c90:	46bd      	mov	sp, r7
 8008c92:	bd80      	pop	{r7, pc}

08008c94 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008c94:	b580      	push	{r7, lr}
 8008c96:	b084      	sub	sp, #16
 8008c98:	af00      	add	r7, sp, #0
 8008c9a:	6078      	str	r0, [r7, #4]
 8008c9c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008ca4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008cac:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008cb4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008cbc:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8008cbe:	683b      	ldr	r3, [r7, #0]
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d110      	bne.n	8008ce6 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008cc4:	7bfb      	ldrb	r3, [r7, #15]
 8008cc6:	2b01      	cmp	r3, #1
 8008cc8:	d102      	bne.n	8008cd0 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8008cca:	7b7b      	ldrb	r3, [r7, #13]
 8008ccc:	2b01      	cmp	r3, #1
 8008cce:	d001      	beq.n	8008cd4 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8008cd0:	2301      	movs	r3, #1
 8008cd2:	e069      	b.n	8008da8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	2202      	movs	r2, #2
 8008cd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	2202      	movs	r2, #2
 8008ce0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008ce4:	e031      	b.n	8008d4a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8008ce6:	683b      	ldr	r3, [r7, #0]
 8008ce8:	2b04      	cmp	r3, #4
 8008cea:	d110      	bne.n	8008d0e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008cec:	7bbb      	ldrb	r3, [r7, #14]
 8008cee:	2b01      	cmp	r3, #1
 8008cf0:	d102      	bne.n	8008cf8 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008cf2:	7b3b      	ldrb	r3, [r7, #12]
 8008cf4:	2b01      	cmp	r3, #1
 8008cf6:	d001      	beq.n	8008cfc <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8008cf8:	2301      	movs	r3, #1
 8008cfa:	e055      	b.n	8008da8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	2202      	movs	r2, #2
 8008d00:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	2202      	movs	r2, #2
 8008d08:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008d0c:	e01d      	b.n	8008d4a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008d0e:	7bfb      	ldrb	r3, [r7, #15]
 8008d10:	2b01      	cmp	r3, #1
 8008d12:	d108      	bne.n	8008d26 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008d14:	7bbb      	ldrb	r3, [r7, #14]
 8008d16:	2b01      	cmp	r3, #1
 8008d18:	d105      	bne.n	8008d26 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008d1a:	7b7b      	ldrb	r3, [r7, #13]
 8008d1c:	2b01      	cmp	r3, #1
 8008d1e:	d102      	bne.n	8008d26 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008d20:	7b3b      	ldrb	r3, [r7, #12]
 8008d22:	2b01      	cmp	r3, #1
 8008d24:	d001      	beq.n	8008d2a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8008d26:	2301      	movs	r3, #1
 8008d28:	e03e      	b.n	8008da8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	2202      	movs	r2, #2
 8008d2e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	2202      	movs	r2, #2
 8008d36:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	2202      	movs	r2, #2
 8008d3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	2202      	movs	r2, #2
 8008d46:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8008d4a:	683b      	ldr	r3, [r7, #0]
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d003      	beq.n	8008d58 <HAL_TIM_Encoder_Start+0xc4>
 8008d50:	683b      	ldr	r3, [r7, #0]
 8008d52:	2b04      	cmp	r3, #4
 8008d54:	d008      	beq.n	8008d68 <HAL_TIM_Encoder_Start+0xd4>
 8008d56:	e00f      	b.n	8008d78 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	2201      	movs	r2, #1
 8008d5e:	2100      	movs	r1, #0
 8008d60:	4618      	mov	r0, r3
 8008d62:	f000 fc37 	bl	80095d4 <TIM_CCxChannelCmd>
      break;
 8008d66:	e016      	b.n	8008d96 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	2201      	movs	r2, #1
 8008d6e:	2104      	movs	r1, #4
 8008d70:	4618      	mov	r0, r3
 8008d72:	f000 fc2f 	bl	80095d4 <TIM_CCxChannelCmd>
      break;
 8008d76:	e00e      	b.n	8008d96 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	2201      	movs	r2, #1
 8008d7e:	2100      	movs	r1, #0
 8008d80:	4618      	mov	r0, r3
 8008d82:	f000 fc27 	bl	80095d4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	2201      	movs	r2, #1
 8008d8c:	2104      	movs	r1, #4
 8008d8e:	4618      	mov	r0, r3
 8008d90:	f000 fc20 	bl	80095d4 <TIM_CCxChannelCmd>
      break;
 8008d94:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	681a      	ldr	r2, [r3, #0]
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	f042 0201 	orr.w	r2, r2, #1
 8008da4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008da6:	2300      	movs	r3, #0
}
 8008da8:	4618      	mov	r0, r3
 8008daa:	3710      	adds	r7, #16
 8008dac:	46bd      	mov	sp, r7
 8008dae:	bd80      	pop	{r7, pc}

08008db0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008db0:	b580      	push	{r7, lr}
 8008db2:	b084      	sub	sp, #16
 8008db4:	af00      	add	r7, sp, #0
 8008db6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	68db      	ldr	r3, [r3, #12]
 8008dbe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	691b      	ldr	r3, [r3, #16]
 8008dc6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008dc8:	68bb      	ldr	r3, [r7, #8]
 8008dca:	f003 0302 	and.w	r3, r3, #2
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d020      	beq.n	8008e14 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	f003 0302 	and.w	r3, r3, #2
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d01b      	beq.n	8008e14 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	f06f 0202 	mvn.w	r2, #2
 8008de4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	2201      	movs	r2, #1
 8008dea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	699b      	ldr	r3, [r3, #24]
 8008df2:	f003 0303 	and.w	r3, r3, #3
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d003      	beq.n	8008e02 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008dfa:	6878      	ldr	r0, [r7, #4]
 8008dfc:	f000 f99c 	bl	8009138 <HAL_TIM_IC_CaptureCallback>
 8008e00:	e005      	b.n	8008e0e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e02:	6878      	ldr	r0, [r7, #4]
 8008e04:	f000 f98f 	bl	8009126 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e08:	6878      	ldr	r0, [r7, #4]
 8008e0a:	f000 f99e 	bl	800914a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	2200      	movs	r2, #0
 8008e12:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008e14:	68bb      	ldr	r3, [r7, #8]
 8008e16:	f003 0304 	and.w	r3, r3, #4
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d020      	beq.n	8008e60 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	f003 0304 	and.w	r3, r3, #4
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d01b      	beq.n	8008e60 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	f06f 0204 	mvn.w	r2, #4
 8008e30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	2202      	movs	r2, #2
 8008e36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	699b      	ldr	r3, [r3, #24]
 8008e3e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d003      	beq.n	8008e4e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008e46:	6878      	ldr	r0, [r7, #4]
 8008e48:	f000 f976 	bl	8009138 <HAL_TIM_IC_CaptureCallback>
 8008e4c:	e005      	b.n	8008e5a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e4e:	6878      	ldr	r0, [r7, #4]
 8008e50:	f000 f969 	bl	8009126 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e54:	6878      	ldr	r0, [r7, #4]
 8008e56:	f000 f978 	bl	800914a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	2200      	movs	r2, #0
 8008e5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008e60:	68bb      	ldr	r3, [r7, #8]
 8008e62:	f003 0308 	and.w	r3, r3, #8
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d020      	beq.n	8008eac <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	f003 0308 	and.w	r3, r3, #8
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d01b      	beq.n	8008eac <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	f06f 0208 	mvn.w	r2, #8
 8008e7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	2204      	movs	r2, #4
 8008e82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	69db      	ldr	r3, [r3, #28]
 8008e8a:	f003 0303 	and.w	r3, r3, #3
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d003      	beq.n	8008e9a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008e92:	6878      	ldr	r0, [r7, #4]
 8008e94:	f000 f950 	bl	8009138 <HAL_TIM_IC_CaptureCallback>
 8008e98:	e005      	b.n	8008ea6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e9a:	6878      	ldr	r0, [r7, #4]
 8008e9c:	f000 f943 	bl	8009126 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ea0:	6878      	ldr	r0, [r7, #4]
 8008ea2:	f000 f952 	bl	800914a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	2200      	movs	r2, #0
 8008eaa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008eac:	68bb      	ldr	r3, [r7, #8]
 8008eae:	f003 0310 	and.w	r3, r3, #16
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d020      	beq.n	8008ef8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	f003 0310 	and.w	r3, r3, #16
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d01b      	beq.n	8008ef8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	f06f 0210 	mvn.w	r2, #16
 8008ec8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	2208      	movs	r2, #8
 8008ece:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	69db      	ldr	r3, [r3, #28]
 8008ed6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d003      	beq.n	8008ee6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008ede:	6878      	ldr	r0, [r7, #4]
 8008ee0:	f000 f92a 	bl	8009138 <HAL_TIM_IC_CaptureCallback>
 8008ee4:	e005      	b.n	8008ef2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008ee6:	6878      	ldr	r0, [r7, #4]
 8008ee8:	f000 f91d 	bl	8009126 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008eec:	6878      	ldr	r0, [r7, #4]
 8008eee:	f000 f92c 	bl	800914a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	2200      	movs	r2, #0
 8008ef6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008ef8:	68bb      	ldr	r3, [r7, #8]
 8008efa:	f003 0301 	and.w	r3, r3, #1
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d00c      	beq.n	8008f1c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	f003 0301 	and.w	r3, r3, #1
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d007      	beq.n	8008f1c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	f06f 0201 	mvn.w	r2, #1
 8008f14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008f16:	6878      	ldr	r0, [r7, #4]
 8008f18:	f000 f8fc 	bl	8009114 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8008f1c:	68bb      	ldr	r3, [r7, #8]
 8008f1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d00c      	beq.n	8008f40 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d007      	beq.n	8008f40 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008f38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008f3a:	6878      	ldr	r0, [r7, #4]
 8008f3c:	f000 fc34 	bl	80097a8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008f40:	68bb      	ldr	r3, [r7, #8]
 8008f42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d00c      	beq.n	8008f64 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d007      	beq.n	8008f64 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008f5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008f5e:	6878      	ldr	r0, [r7, #4]
 8008f60:	f000 f8fc 	bl	800915c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008f64:	68bb      	ldr	r3, [r7, #8]
 8008f66:	f003 0320 	and.w	r3, r3, #32
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d00c      	beq.n	8008f88 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	f003 0320 	and.w	r3, r3, #32
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d007      	beq.n	8008f88 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	f06f 0220 	mvn.w	r2, #32
 8008f80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008f82:	6878      	ldr	r0, [r7, #4]
 8008f84:	f000 fc07 	bl	8009796 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008f88:	bf00      	nop
 8008f8a:	3710      	adds	r7, #16
 8008f8c:	46bd      	mov	sp, r7
 8008f8e:	bd80      	pop	{r7, pc}

08008f90 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008f90:	b580      	push	{r7, lr}
 8008f92:	b086      	sub	sp, #24
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	60f8      	str	r0, [r7, #12]
 8008f98:	60b9      	str	r1, [r7, #8]
 8008f9a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008f9c:	2300      	movs	r3, #0
 8008f9e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008fa6:	2b01      	cmp	r3, #1
 8008fa8:	d101      	bne.n	8008fae <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008faa:	2302      	movs	r3, #2
 8008fac:	e0ae      	b.n	800910c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	2201      	movs	r2, #1
 8008fb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	2b0c      	cmp	r3, #12
 8008fba:	f200 809f 	bhi.w	80090fc <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008fbe:	a201      	add	r2, pc, #4	@ (adr r2, 8008fc4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008fc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fc4:	08008ff9 	.word	0x08008ff9
 8008fc8:	080090fd 	.word	0x080090fd
 8008fcc:	080090fd 	.word	0x080090fd
 8008fd0:	080090fd 	.word	0x080090fd
 8008fd4:	08009039 	.word	0x08009039
 8008fd8:	080090fd 	.word	0x080090fd
 8008fdc:	080090fd 	.word	0x080090fd
 8008fe0:	080090fd 	.word	0x080090fd
 8008fe4:	0800907b 	.word	0x0800907b
 8008fe8:	080090fd 	.word	0x080090fd
 8008fec:	080090fd 	.word	0x080090fd
 8008ff0:	080090fd 	.word	0x080090fd
 8008ff4:	080090bb 	.word	0x080090bb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	68b9      	ldr	r1, [r7, #8]
 8008ffe:	4618      	mov	r0, r3
 8009000:	f000 f93c 	bl	800927c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	699a      	ldr	r2, [r3, #24]
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	f042 0208 	orr.w	r2, r2, #8
 8009012:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	699a      	ldr	r2, [r3, #24]
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	f022 0204 	bic.w	r2, r2, #4
 8009022:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	6999      	ldr	r1, [r3, #24]
 800902a:	68bb      	ldr	r3, [r7, #8]
 800902c:	691a      	ldr	r2, [r3, #16]
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	430a      	orrs	r2, r1
 8009034:	619a      	str	r2, [r3, #24]
      break;
 8009036:	e064      	b.n	8009102 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	68b9      	ldr	r1, [r7, #8]
 800903e:	4618      	mov	r0, r3
 8009040:	f000 f98c 	bl	800935c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	699a      	ldr	r2, [r3, #24]
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009052:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	699a      	ldr	r2, [r3, #24]
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009062:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	6999      	ldr	r1, [r3, #24]
 800906a:	68bb      	ldr	r3, [r7, #8]
 800906c:	691b      	ldr	r3, [r3, #16]
 800906e:	021a      	lsls	r2, r3, #8
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	430a      	orrs	r2, r1
 8009076:	619a      	str	r2, [r3, #24]
      break;
 8009078:	e043      	b.n	8009102 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	68b9      	ldr	r1, [r7, #8]
 8009080:	4618      	mov	r0, r3
 8009082:	f000 f9df 	bl	8009444 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	69da      	ldr	r2, [r3, #28]
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	f042 0208 	orr.w	r2, r2, #8
 8009094:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	69da      	ldr	r2, [r3, #28]
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	f022 0204 	bic.w	r2, r2, #4
 80090a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	69d9      	ldr	r1, [r3, #28]
 80090ac:	68bb      	ldr	r3, [r7, #8]
 80090ae:	691a      	ldr	r2, [r3, #16]
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	430a      	orrs	r2, r1
 80090b6:	61da      	str	r2, [r3, #28]
      break;
 80090b8:	e023      	b.n	8009102 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	68b9      	ldr	r1, [r7, #8]
 80090c0:	4618      	mov	r0, r3
 80090c2:	f000 fa33 	bl	800952c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	69da      	ldr	r2, [r3, #28]
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80090d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	69da      	ldr	r2, [r3, #28]
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80090e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	69d9      	ldr	r1, [r3, #28]
 80090ec:	68bb      	ldr	r3, [r7, #8]
 80090ee:	691b      	ldr	r3, [r3, #16]
 80090f0:	021a      	lsls	r2, r3, #8
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	430a      	orrs	r2, r1
 80090f8:	61da      	str	r2, [r3, #28]
      break;
 80090fa:	e002      	b.n	8009102 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80090fc:	2301      	movs	r3, #1
 80090fe:	75fb      	strb	r3, [r7, #23]
      break;
 8009100:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	2200      	movs	r2, #0
 8009106:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800910a:	7dfb      	ldrb	r3, [r7, #23]
}
 800910c:	4618      	mov	r0, r3
 800910e:	3718      	adds	r7, #24
 8009110:	46bd      	mov	sp, r7
 8009112:	bd80      	pop	{r7, pc}

08009114 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009114:	b480      	push	{r7}
 8009116:	b083      	sub	sp, #12
 8009118:	af00      	add	r7, sp, #0
 800911a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800911c:	bf00      	nop
 800911e:	370c      	adds	r7, #12
 8009120:	46bd      	mov	sp, r7
 8009122:	bc80      	pop	{r7}
 8009124:	4770      	bx	lr

08009126 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009126:	b480      	push	{r7}
 8009128:	b083      	sub	sp, #12
 800912a:	af00      	add	r7, sp, #0
 800912c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800912e:	bf00      	nop
 8009130:	370c      	adds	r7, #12
 8009132:	46bd      	mov	sp, r7
 8009134:	bc80      	pop	{r7}
 8009136:	4770      	bx	lr

08009138 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009138:	b480      	push	{r7}
 800913a:	b083      	sub	sp, #12
 800913c:	af00      	add	r7, sp, #0
 800913e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009140:	bf00      	nop
 8009142:	370c      	adds	r7, #12
 8009144:	46bd      	mov	sp, r7
 8009146:	bc80      	pop	{r7}
 8009148:	4770      	bx	lr

0800914a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800914a:	b480      	push	{r7}
 800914c:	b083      	sub	sp, #12
 800914e:	af00      	add	r7, sp, #0
 8009150:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009152:	bf00      	nop
 8009154:	370c      	adds	r7, #12
 8009156:	46bd      	mov	sp, r7
 8009158:	bc80      	pop	{r7}
 800915a:	4770      	bx	lr

0800915c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800915c:	b480      	push	{r7}
 800915e:	b083      	sub	sp, #12
 8009160:	af00      	add	r7, sp, #0
 8009162:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009164:	bf00      	nop
 8009166:	370c      	adds	r7, #12
 8009168:	46bd      	mov	sp, r7
 800916a:	bc80      	pop	{r7}
 800916c:	4770      	bx	lr
	...

08009170 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009170:	b480      	push	{r7}
 8009172:	b085      	sub	sp, #20
 8009174:	af00      	add	r7, sp, #0
 8009176:	6078      	str	r0, [r7, #4]
 8009178:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	4a39      	ldr	r2, [pc, #228]	@ (8009268 <TIM_Base_SetConfig+0xf8>)
 8009184:	4293      	cmp	r3, r2
 8009186:	d013      	beq.n	80091b0 <TIM_Base_SetConfig+0x40>
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	4a38      	ldr	r2, [pc, #224]	@ (800926c <TIM_Base_SetConfig+0xfc>)
 800918c:	4293      	cmp	r3, r2
 800918e:	d00f      	beq.n	80091b0 <TIM_Base_SetConfig+0x40>
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009196:	d00b      	beq.n	80091b0 <TIM_Base_SetConfig+0x40>
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	4a35      	ldr	r2, [pc, #212]	@ (8009270 <TIM_Base_SetConfig+0x100>)
 800919c:	4293      	cmp	r3, r2
 800919e:	d007      	beq.n	80091b0 <TIM_Base_SetConfig+0x40>
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	4a34      	ldr	r2, [pc, #208]	@ (8009274 <TIM_Base_SetConfig+0x104>)
 80091a4:	4293      	cmp	r3, r2
 80091a6:	d003      	beq.n	80091b0 <TIM_Base_SetConfig+0x40>
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	4a33      	ldr	r2, [pc, #204]	@ (8009278 <TIM_Base_SetConfig+0x108>)
 80091ac:	4293      	cmp	r3, r2
 80091ae:	d108      	bne.n	80091c2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80091b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80091b8:	683b      	ldr	r3, [r7, #0]
 80091ba:	685b      	ldr	r3, [r3, #4]
 80091bc:	68fa      	ldr	r2, [r7, #12]
 80091be:	4313      	orrs	r3, r2
 80091c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	4a28      	ldr	r2, [pc, #160]	@ (8009268 <TIM_Base_SetConfig+0xf8>)
 80091c6:	4293      	cmp	r3, r2
 80091c8:	d013      	beq.n	80091f2 <TIM_Base_SetConfig+0x82>
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	4a27      	ldr	r2, [pc, #156]	@ (800926c <TIM_Base_SetConfig+0xfc>)
 80091ce:	4293      	cmp	r3, r2
 80091d0:	d00f      	beq.n	80091f2 <TIM_Base_SetConfig+0x82>
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80091d8:	d00b      	beq.n	80091f2 <TIM_Base_SetConfig+0x82>
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	4a24      	ldr	r2, [pc, #144]	@ (8009270 <TIM_Base_SetConfig+0x100>)
 80091de:	4293      	cmp	r3, r2
 80091e0:	d007      	beq.n	80091f2 <TIM_Base_SetConfig+0x82>
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	4a23      	ldr	r2, [pc, #140]	@ (8009274 <TIM_Base_SetConfig+0x104>)
 80091e6:	4293      	cmp	r3, r2
 80091e8:	d003      	beq.n	80091f2 <TIM_Base_SetConfig+0x82>
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	4a22      	ldr	r2, [pc, #136]	@ (8009278 <TIM_Base_SetConfig+0x108>)
 80091ee:	4293      	cmp	r3, r2
 80091f0:	d108      	bne.n	8009204 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80091f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80091fa:	683b      	ldr	r3, [r7, #0]
 80091fc:	68db      	ldr	r3, [r3, #12]
 80091fe:	68fa      	ldr	r2, [r7, #12]
 8009200:	4313      	orrs	r3, r2
 8009202:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800920a:	683b      	ldr	r3, [r7, #0]
 800920c:	695b      	ldr	r3, [r3, #20]
 800920e:	4313      	orrs	r3, r2
 8009210:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	68fa      	ldr	r2, [r7, #12]
 8009216:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009218:	683b      	ldr	r3, [r7, #0]
 800921a:	689a      	ldr	r2, [r3, #8]
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009220:	683b      	ldr	r3, [r7, #0]
 8009222:	681a      	ldr	r2, [r3, #0]
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	4a0f      	ldr	r2, [pc, #60]	@ (8009268 <TIM_Base_SetConfig+0xf8>)
 800922c:	4293      	cmp	r3, r2
 800922e:	d003      	beq.n	8009238 <TIM_Base_SetConfig+0xc8>
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	4a0e      	ldr	r2, [pc, #56]	@ (800926c <TIM_Base_SetConfig+0xfc>)
 8009234:	4293      	cmp	r3, r2
 8009236:	d103      	bne.n	8009240 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009238:	683b      	ldr	r3, [r7, #0]
 800923a:	691a      	ldr	r2, [r3, #16]
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	2201      	movs	r2, #1
 8009244:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	691b      	ldr	r3, [r3, #16]
 800924a:	f003 0301 	and.w	r3, r3, #1
 800924e:	2b00      	cmp	r3, #0
 8009250:	d005      	beq.n	800925e <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	691b      	ldr	r3, [r3, #16]
 8009256:	f023 0201 	bic.w	r2, r3, #1
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	611a      	str	r2, [r3, #16]
  }
}
 800925e:	bf00      	nop
 8009260:	3714      	adds	r7, #20
 8009262:	46bd      	mov	sp, r7
 8009264:	bc80      	pop	{r7}
 8009266:	4770      	bx	lr
 8009268:	40012c00 	.word	0x40012c00
 800926c:	40013400 	.word	0x40013400
 8009270:	40000400 	.word	0x40000400
 8009274:	40000800 	.word	0x40000800
 8009278:	40000c00 	.word	0x40000c00

0800927c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800927c:	b480      	push	{r7}
 800927e:	b087      	sub	sp, #28
 8009280:	af00      	add	r7, sp, #0
 8009282:	6078      	str	r0, [r7, #4]
 8009284:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	6a1b      	ldr	r3, [r3, #32]
 800928a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	6a1b      	ldr	r3, [r3, #32]
 8009290:	f023 0201 	bic.w	r2, r3, #1
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	685b      	ldr	r3, [r3, #4]
 800929c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	699b      	ldr	r3, [r3, #24]
 80092a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80092aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	f023 0303 	bic.w	r3, r3, #3
 80092b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80092b4:	683b      	ldr	r3, [r7, #0]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	68fa      	ldr	r2, [r7, #12]
 80092ba:	4313      	orrs	r3, r2
 80092bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80092be:	697b      	ldr	r3, [r7, #20]
 80092c0:	f023 0302 	bic.w	r3, r3, #2
 80092c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80092c6:	683b      	ldr	r3, [r7, #0]
 80092c8:	689b      	ldr	r3, [r3, #8]
 80092ca:	697a      	ldr	r2, [r7, #20]
 80092cc:	4313      	orrs	r3, r2
 80092ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	4a20      	ldr	r2, [pc, #128]	@ (8009354 <TIM_OC1_SetConfig+0xd8>)
 80092d4:	4293      	cmp	r3, r2
 80092d6:	d003      	beq.n	80092e0 <TIM_OC1_SetConfig+0x64>
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	4a1f      	ldr	r2, [pc, #124]	@ (8009358 <TIM_OC1_SetConfig+0xdc>)
 80092dc:	4293      	cmp	r3, r2
 80092de:	d10c      	bne.n	80092fa <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80092e0:	697b      	ldr	r3, [r7, #20]
 80092e2:	f023 0308 	bic.w	r3, r3, #8
 80092e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80092e8:	683b      	ldr	r3, [r7, #0]
 80092ea:	68db      	ldr	r3, [r3, #12]
 80092ec:	697a      	ldr	r2, [r7, #20]
 80092ee:	4313      	orrs	r3, r2
 80092f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80092f2:	697b      	ldr	r3, [r7, #20]
 80092f4:	f023 0304 	bic.w	r3, r3, #4
 80092f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	4a15      	ldr	r2, [pc, #84]	@ (8009354 <TIM_OC1_SetConfig+0xd8>)
 80092fe:	4293      	cmp	r3, r2
 8009300:	d003      	beq.n	800930a <TIM_OC1_SetConfig+0x8e>
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	4a14      	ldr	r2, [pc, #80]	@ (8009358 <TIM_OC1_SetConfig+0xdc>)
 8009306:	4293      	cmp	r3, r2
 8009308:	d111      	bne.n	800932e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800930a:	693b      	ldr	r3, [r7, #16]
 800930c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009310:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009312:	693b      	ldr	r3, [r7, #16]
 8009314:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009318:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800931a:	683b      	ldr	r3, [r7, #0]
 800931c:	695b      	ldr	r3, [r3, #20]
 800931e:	693a      	ldr	r2, [r7, #16]
 8009320:	4313      	orrs	r3, r2
 8009322:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009324:	683b      	ldr	r3, [r7, #0]
 8009326:	699b      	ldr	r3, [r3, #24]
 8009328:	693a      	ldr	r2, [r7, #16]
 800932a:	4313      	orrs	r3, r2
 800932c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	693a      	ldr	r2, [r7, #16]
 8009332:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	68fa      	ldr	r2, [r7, #12]
 8009338:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800933a:	683b      	ldr	r3, [r7, #0]
 800933c:	685a      	ldr	r2, [r3, #4]
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	697a      	ldr	r2, [r7, #20]
 8009346:	621a      	str	r2, [r3, #32]
}
 8009348:	bf00      	nop
 800934a:	371c      	adds	r7, #28
 800934c:	46bd      	mov	sp, r7
 800934e:	bc80      	pop	{r7}
 8009350:	4770      	bx	lr
 8009352:	bf00      	nop
 8009354:	40012c00 	.word	0x40012c00
 8009358:	40013400 	.word	0x40013400

0800935c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800935c:	b480      	push	{r7}
 800935e:	b087      	sub	sp, #28
 8009360:	af00      	add	r7, sp, #0
 8009362:	6078      	str	r0, [r7, #4]
 8009364:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	6a1b      	ldr	r3, [r3, #32]
 800936a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	6a1b      	ldr	r3, [r3, #32]
 8009370:	f023 0210 	bic.w	r2, r3, #16
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	685b      	ldr	r3, [r3, #4]
 800937c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	699b      	ldr	r3, [r3, #24]
 8009382:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800938a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009392:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009394:	683b      	ldr	r3, [r7, #0]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	021b      	lsls	r3, r3, #8
 800939a:	68fa      	ldr	r2, [r7, #12]
 800939c:	4313      	orrs	r3, r2
 800939e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80093a0:	697b      	ldr	r3, [r7, #20]
 80093a2:	f023 0320 	bic.w	r3, r3, #32
 80093a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80093a8:	683b      	ldr	r3, [r7, #0]
 80093aa:	689b      	ldr	r3, [r3, #8]
 80093ac:	011b      	lsls	r3, r3, #4
 80093ae:	697a      	ldr	r2, [r7, #20]
 80093b0:	4313      	orrs	r3, r2
 80093b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	4a21      	ldr	r2, [pc, #132]	@ (800943c <TIM_OC2_SetConfig+0xe0>)
 80093b8:	4293      	cmp	r3, r2
 80093ba:	d003      	beq.n	80093c4 <TIM_OC2_SetConfig+0x68>
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	4a20      	ldr	r2, [pc, #128]	@ (8009440 <TIM_OC2_SetConfig+0xe4>)
 80093c0:	4293      	cmp	r3, r2
 80093c2:	d10d      	bne.n	80093e0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80093c4:	697b      	ldr	r3, [r7, #20]
 80093c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80093ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80093cc:	683b      	ldr	r3, [r7, #0]
 80093ce:	68db      	ldr	r3, [r3, #12]
 80093d0:	011b      	lsls	r3, r3, #4
 80093d2:	697a      	ldr	r2, [r7, #20]
 80093d4:	4313      	orrs	r3, r2
 80093d6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80093d8:	697b      	ldr	r3, [r7, #20]
 80093da:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80093de:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	4a16      	ldr	r2, [pc, #88]	@ (800943c <TIM_OC2_SetConfig+0xe0>)
 80093e4:	4293      	cmp	r3, r2
 80093e6:	d003      	beq.n	80093f0 <TIM_OC2_SetConfig+0x94>
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	4a15      	ldr	r2, [pc, #84]	@ (8009440 <TIM_OC2_SetConfig+0xe4>)
 80093ec:	4293      	cmp	r3, r2
 80093ee:	d113      	bne.n	8009418 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80093f0:	693b      	ldr	r3, [r7, #16]
 80093f2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80093f6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80093f8:	693b      	ldr	r3, [r7, #16]
 80093fa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80093fe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009400:	683b      	ldr	r3, [r7, #0]
 8009402:	695b      	ldr	r3, [r3, #20]
 8009404:	009b      	lsls	r3, r3, #2
 8009406:	693a      	ldr	r2, [r7, #16]
 8009408:	4313      	orrs	r3, r2
 800940a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800940c:	683b      	ldr	r3, [r7, #0]
 800940e:	699b      	ldr	r3, [r3, #24]
 8009410:	009b      	lsls	r3, r3, #2
 8009412:	693a      	ldr	r2, [r7, #16]
 8009414:	4313      	orrs	r3, r2
 8009416:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	693a      	ldr	r2, [r7, #16]
 800941c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	68fa      	ldr	r2, [r7, #12]
 8009422:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009424:	683b      	ldr	r3, [r7, #0]
 8009426:	685a      	ldr	r2, [r3, #4]
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	697a      	ldr	r2, [r7, #20]
 8009430:	621a      	str	r2, [r3, #32]
}
 8009432:	bf00      	nop
 8009434:	371c      	adds	r7, #28
 8009436:	46bd      	mov	sp, r7
 8009438:	bc80      	pop	{r7}
 800943a:	4770      	bx	lr
 800943c:	40012c00 	.word	0x40012c00
 8009440:	40013400 	.word	0x40013400

08009444 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009444:	b480      	push	{r7}
 8009446:	b087      	sub	sp, #28
 8009448:	af00      	add	r7, sp, #0
 800944a:	6078      	str	r0, [r7, #4]
 800944c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	6a1b      	ldr	r3, [r3, #32]
 8009452:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	6a1b      	ldr	r3, [r3, #32]
 8009458:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	685b      	ldr	r3, [r3, #4]
 8009464:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	69db      	ldr	r3, [r3, #28]
 800946a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009472:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	f023 0303 	bic.w	r3, r3, #3
 800947a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800947c:	683b      	ldr	r3, [r7, #0]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	68fa      	ldr	r2, [r7, #12]
 8009482:	4313      	orrs	r3, r2
 8009484:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009486:	697b      	ldr	r3, [r7, #20]
 8009488:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800948c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800948e:	683b      	ldr	r3, [r7, #0]
 8009490:	689b      	ldr	r3, [r3, #8]
 8009492:	021b      	lsls	r3, r3, #8
 8009494:	697a      	ldr	r2, [r7, #20]
 8009496:	4313      	orrs	r3, r2
 8009498:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	4a21      	ldr	r2, [pc, #132]	@ (8009524 <TIM_OC3_SetConfig+0xe0>)
 800949e:	4293      	cmp	r3, r2
 80094a0:	d003      	beq.n	80094aa <TIM_OC3_SetConfig+0x66>
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	4a20      	ldr	r2, [pc, #128]	@ (8009528 <TIM_OC3_SetConfig+0xe4>)
 80094a6:	4293      	cmp	r3, r2
 80094a8:	d10d      	bne.n	80094c6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80094aa:	697b      	ldr	r3, [r7, #20]
 80094ac:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80094b0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80094b2:	683b      	ldr	r3, [r7, #0]
 80094b4:	68db      	ldr	r3, [r3, #12]
 80094b6:	021b      	lsls	r3, r3, #8
 80094b8:	697a      	ldr	r2, [r7, #20]
 80094ba:	4313      	orrs	r3, r2
 80094bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80094be:	697b      	ldr	r3, [r7, #20]
 80094c0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80094c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	4a16      	ldr	r2, [pc, #88]	@ (8009524 <TIM_OC3_SetConfig+0xe0>)
 80094ca:	4293      	cmp	r3, r2
 80094cc:	d003      	beq.n	80094d6 <TIM_OC3_SetConfig+0x92>
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	4a15      	ldr	r2, [pc, #84]	@ (8009528 <TIM_OC3_SetConfig+0xe4>)
 80094d2:	4293      	cmp	r3, r2
 80094d4:	d113      	bne.n	80094fe <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80094d6:	693b      	ldr	r3, [r7, #16]
 80094d8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80094dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80094de:	693b      	ldr	r3, [r7, #16]
 80094e0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80094e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80094e6:	683b      	ldr	r3, [r7, #0]
 80094e8:	695b      	ldr	r3, [r3, #20]
 80094ea:	011b      	lsls	r3, r3, #4
 80094ec:	693a      	ldr	r2, [r7, #16]
 80094ee:	4313      	orrs	r3, r2
 80094f0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80094f2:	683b      	ldr	r3, [r7, #0]
 80094f4:	699b      	ldr	r3, [r3, #24]
 80094f6:	011b      	lsls	r3, r3, #4
 80094f8:	693a      	ldr	r2, [r7, #16]
 80094fa:	4313      	orrs	r3, r2
 80094fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	693a      	ldr	r2, [r7, #16]
 8009502:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	68fa      	ldr	r2, [r7, #12]
 8009508:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800950a:	683b      	ldr	r3, [r7, #0]
 800950c:	685a      	ldr	r2, [r3, #4]
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	697a      	ldr	r2, [r7, #20]
 8009516:	621a      	str	r2, [r3, #32]
}
 8009518:	bf00      	nop
 800951a:	371c      	adds	r7, #28
 800951c:	46bd      	mov	sp, r7
 800951e:	bc80      	pop	{r7}
 8009520:	4770      	bx	lr
 8009522:	bf00      	nop
 8009524:	40012c00 	.word	0x40012c00
 8009528:	40013400 	.word	0x40013400

0800952c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800952c:	b480      	push	{r7}
 800952e:	b087      	sub	sp, #28
 8009530:	af00      	add	r7, sp, #0
 8009532:	6078      	str	r0, [r7, #4]
 8009534:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	6a1b      	ldr	r3, [r3, #32]
 800953a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	6a1b      	ldr	r3, [r3, #32]
 8009540:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	685b      	ldr	r3, [r3, #4]
 800954c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	69db      	ldr	r3, [r3, #28]
 8009552:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800955a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009562:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009564:	683b      	ldr	r3, [r7, #0]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	021b      	lsls	r3, r3, #8
 800956a:	68fa      	ldr	r2, [r7, #12]
 800956c:	4313      	orrs	r3, r2
 800956e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009570:	693b      	ldr	r3, [r7, #16]
 8009572:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009576:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009578:	683b      	ldr	r3, [r7, #0]
 800957a:	689b      	ldr	r3, [r3, #8]
 800957c:	031b      	lsls	r3, r3, #12
 800957e:	693a      	ldr	r2, [r7, #16]
 8009580:	4313      	orrs	r3, r2
 8009582:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	4a11      	ldr	r2, [pc, #68]	@ (80095cc <TIM_OC4_SetConfig+0xa0>)
 8009588:	4293      	cmp	r3, r2
 800958a:	d003      	beq.n	8009594 <TIM_OC4_SetConfig+0x68>
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	4a10      	ldr	r2, [pc, #64]	@ (80095d0 <TIM_OC4_SetConfig+0xa4>)
 8009590:	4293      	cmp	r3, r2
 8009592:	d109      	bne.n	80095a8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009594:	697b      	ldr	r3, [r7, #20]
 8009596:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800959a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800959c:	683b      	ldr	r3, [r7, #0]
 800959e:	695b      	ldr	r3, [r3, #20]
 80095a0:	019b      	lsls	r3, r3, #6
 80095a2:	697a      	ldr	r2, [r7, #20]
 80095a4:	4313      	orrs	r3, r2
 80095a6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	697a      	ldr	r2, [r7, #20]
 80095ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	68fa      	ldr	r2, [r7, #12]
 80095b2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80095b4:	683b      	ldr	r3, [r7, #0]
 80095b6:	685a      	ldr	r2, [r3, #4]
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	693a      	ldr	r2, [r7, #16]
 80095c0:	621a      	str	r2, [r3, #32]
}
 80095c2:	bf00      	nop
 80095c4:	371c      	adds	r7, #28
 80095c6:	46bd      	mov	sp, r7
 80095c8:	bc80      	pop	{r7}
 80095ca:	4770      	bx	lr
 80095cc:	40012c00 	.word	0x40012c00
 80095d0:	40013400 	.word	0x40013400

080095d4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80095d4:	b480      	push	{r7}
 80095d6:	b087      	sub	sp, #28
 80095d8:	af00      	add	r7, sp, #0
 80095da:	60f8      	str	r0, [r7, #12]
 80095dc:	60b9      	str	r1, [r7, #8]
 80095de:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80095e0:	68bb      	ldr	r3, [r7, #8]
 80095e2:	f003 031f 	and.w	r3, r3, #31
 80095e6:	2201      	movs	r2, #1
 80095e8:	fa02 f303 	lsl.w	r3, r2, r3
 80095ec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	6a1a      	ldr	r2, [r3, #32]
 80095f2:	697b      	ldr	r3, [r7, #20]
 80095f4:	43db      	mvns	r3, r3
 80095f6:	401a      	ands	r2, r3
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	6a1a      	ldr	r2, [r3, #32]
 8009600:	68bb      	ldr	r3, [r7, #8]
 8009602:	f003 031f 	and.w	r3, r3, #31
 8009606:	6879      	ldr	r1, [r7, #4]
 8009608:	fa01 f303 	lsl.w	r3, r1, r3
 800960c:	431a      	orrs	r2, r3
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	621a      	str	r2, [r3, #32]
}
 8009612:	bf00      	nop
 8009614:	371c      	adds	r7, #28
 8009616:	46bd      	mov	sp, r7
 8009618:	bc80      	pop	{r7}
 800961a:	4770      	bx	lr

0800961c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800961c:	b480      	push	{r7}
 800961e:	b085      	sub	sp, #20
 8009620:	af00      	add	r7, sp, #0
 8009622:	6078      	str	r0, [r7, #4]
 8009624:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800962c:	2b01      	cmp	r3, #1
 800962e:	d101      	bne.n	8009634 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009630:	2302      	movs	r3, #2
 8009632:	e050      	b.n	80096d6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	2201      	movs	r2, #1
 8009638:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	2202      	movs	r2, #2
 8009640:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	685b      	ldr	r3, [r3, #4]
 800964a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	689b      	ldr	r3, [r3, #8]
 8009652:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800965a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800965c:	683b      	ldr	r3, [r7, #0]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	68fa      	ldr	r2, [r7, #12]
 8009662:	4313      	orrs	r3, r2
 8009664:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	68fa      	ldr	r2, [r7, #12]
 800966c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	4a1b      	ldr	r2, [pc, #108]	@ (80096e0 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8009674:	4293      	cmp	r3, r2
 8009676:	d018      	beq.n	80096aa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	4a19      	ldr	r2, [pc, #100]	@ (80096e4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800967e:	4293      	cmp	r3, r2
 8009680:	d013      	beq.n	80096aa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800968a:	d00e      	beq.n	80096aa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	4a15      	ldr	r2, [pc, #84]	@ (80096e8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8009692:	4293      	cmp	r3, r2
 8009694:	d009      	beq.n	80096aa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	4a14      	ldr	r2, [pc, #80]	@ (80096ec <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800969c:	4293      	cmp	r3, r2
 800969e:	d004      	beq.n	80096aa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	4a12      	ldr	r2, [pc, #72]	@ (80096f0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80096a6:	4293      	cmp	r3, r2
 80096a8:	d10c      	bne.n	80096c4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80096aa:	68bb      	ldr	r3, [r7, #8]
 80096ac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80096b0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80096b2:	683b      	ldr	r3, [r7, #0]
 80096b4:	685b      	ldr	r3, [r3, #4]
 80096b6:	68ba      	ldr	r2, [r7, #8]
 80096b8:	4313      	orrs	r3, r2
 80096ba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	68ba      	ldr	r2, [r7, #8]
 80096c2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	2201      	movs	r2, #1
 80096c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	2200      	movs	r2, #0
 80096d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80096d4:	2300      	movs	r3, #0
}
 80096d6:	4618      	mov	r0, r3
 80096d8:	3714      	adds	r7, #20
 80096da:	46bd      	mov	sp, r7
 80096dc:	bc80      	pop	{r7}
 80096de:	4770      	bx	lr
 80096e0:	40012c00 	.word	0x40012c00
 80096e4:	40013400 	.word	0x40013400
 80096e8:	40000400 	.word	0x40000400
 80096ec:	40000800 	.word	0x40000800
 80096f0:	40000c00 	.word	0x40000c00

080096f4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80096f4:	b480      	push	{r7}
 80096f6:	b085      	sub	sp, #20
 80096f8:	af00      	add	r7, sp, #0
 80096fa:	6078      	str	r0, [r7, #4]
 80096fc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80096fe:	2300      	movs	r3, #0
 8009700:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009708:	2b01      	cmp	r3, #1
 800970a:	d101      	bne.n	8009710 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800970c:	2302      	movs	r3, #2
 800970e:	e03d      	b.n	800978c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	2201      	movs	r2, #1
 8009714:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800971e:	683b      	ldr	r3, [r7, #0]
 8009720:	68db      	ldr	r3, [r3, #12]
 8009722:	4313      	orrs	r3, r2
 8009724:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800972c:	683b      	ldr	r3, [r7, #0]
 800972e:	689b      	ldr	r3, [r3, #8]
 8009730:	4313      	orrs	r3, r2
 8009732:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800973a:	683b      	ldr	r3, [r7, #0]
 800973c:	685b      	ldr	r3, [r3, #4]
 800973e:	4313      	orrs	r3, r2
 8009740:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8009748:	683b      	ldr	r3, [r7, #0]
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	4313      	orrs	r3, r2
 800974e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009756:	683b      	ldr	r3, [r7, #0]
 8009758:	691b      	ldr	r3, [r3, #16]
 800975a:	4313      	orrs	r3, r2
 800975c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8009764:	683b      	ldr	r3, [r7, #0]
 8009766:	695b      	ldr	r3, [r3, #20]
 8009768:	4313      	orrs	r3, r2
 800976a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8009772:	683b      	ldr	r3, [r7, #0]
 8009774:	69db      	ldr	r3, [r3, #28]
 8009776:	4313      	orrs	r3, r2
 8009778:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	68fa      	ldr	r2, [r7, #12]
 8009780:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	2200      	movs	r2, #0
 8009786:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800978a:	2300      	movs	r3, #0
}
 800978c:	4618      	mov	r0, r3
 800978e:	3714      	adds	r7, #20
 8009790:	46bd      	mov	sp, r7
 8009792:	bc80      	pop	{r7}
 8009794:	4770      	bx	lr

08009796 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009796:	b480      	push	{r7}
 8009798:	b083      	sub	sp, #12
 800979a:	af00      	add	r7, sp, #0
 800979c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800979e:	bf00      	nop
 80097a0:	370c      	adds	r7, #12
 80097a2:	46bd      	mov	sp, r7
 80097a4:	bc80      	pop	{r7}
 80097a6:	4770      	bx	lr

080097a8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80097a8:	b480      	push	{r7}
 80097aa:	b083      	sub	sp, #12
 80097ac:	af00      	add	r7, sp, #0
 80097ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80097b0:	bf00      	nop
 80097b2:	370c      	adds	r7, #12
 80097b4:	46bd      	mov	sp, r7
 80097b6:	bc80      	pop	{r7}
 80097b8:	4770      	bx	lr

080097ba <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80097ba:	b580      	push	{r7, lr}
 80097bc:	b082      	sub	sp, #8
 80097be:	af00      	add	r7, sp, #0
 80097c0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d101      	bne.n	80097cc <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80097c8:	2301      	movs	r3, #1
 80097ca:	e042      	b.n	8009852 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80097d2:	b2db      	uxtb	r3, r3
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d106      	bne.n	80097e6 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	2200      	movs	r2, #0
 80097dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80097e0:	6878      	ldr	r0, [r7, #4]
 80097e2:	f7fd ffc3 	bl	800776c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	2224      	movs	r2, #36	@ 0x24
 80097ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	68da      	ldr	r2, [r3, #12]
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80097fc:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80097fe:	6878      	ldr	r0, [r7, #4]
 8009800:	f000 f972 	bl	8009ae8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	691a      	ldr	r2, [r3, #16]
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009812:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	695a      	ldr	r2, [r3, #20]
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009822:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	68da      	ldr	r2, [r3, #12]
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009832:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	2200      	movs	r2, #0
 8009838:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	2220      	movs	r2, #32
 800983e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	2220      	movs	r2, #32
 8009846:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	2200      	movs	r2, #0
 800984e:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8009850:	2300      	movs	r3, #0
}
 8009852:	4618      	mov	r0, r3
 8009854:	3708      	adds	r7, #8
 8009856:	46bd      	mov	sp, r7
 8009858:	bd80      	pop	{r7, pc}

0800985a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800985a:	b580      	push	{r7, lr}
 800985c:	b08a      	sub	sp, #40	@ 0x28
 800985e:	af02      	add	r7, sp, #8
 8009860:	60f8      	str	r0, [r7, #12]
 8009862:	60b9      	str	r1, [r7, #8]
 8009864:	603b      	str	r3, [r7, #0]
 8009866:	4613      	mov	r3, r2
 8009868:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800986a:	2300      	movs	r3, #0
 800986c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009874:	b2db      	uxtb	r3, r3
 8009876:	2b20      	cmp	r3, #32
 8009878:	d175      	bne.n	8009966 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800987a:	68bb      	ldr	r3, [r7, #8]
 800987c:	2b00      	cmp	r3, #0
 800987e:	d002      	beq.n	8009886 <HAL_UART_Transmit+0x2c>
 8009880:	88fb      	ldrh	r3, [r7, #6]
 8009882:	2b00      	cmp	r3, #0
 8009884:	d101      	bne.n	800988a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8009886:	2301      	movs	r3, #1
 8009888:	e06e      	b.n	8009968 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	2200      	movs	r2, #0
 800988e:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	2221      	movs	r2, #33	@ 0x21
 8009894:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009898:	f7fa fa1c 	bl	8003cd4 <HAL_GetTick>
 800989c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	88fa      	ldrh	r2, [r7, #6]
 80098a2:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	88fa      	ldrh	r2, [r7, #6]
 80098a8:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	689b      	ldr	r3, [r3, #8]
 80098ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80098b2:	d108      	bne.n	80098c6 <HAL_UART_Transmit+0x6c>
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	691b      	ldr	r3, [r3, #16]
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d104      	bne.n	80098c6 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80098bc:	2300      	movs	r3, #0
 80098be:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80098c0:	68bb      	ldr	r3, [r7, #8]
 80098c2:	61bb      	str	r3, [r7, #24]
 80098c4:	e003      	b.n	80098ce <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80098c6:	68bb      	ldr	r3, [r7, #8]
 80098c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80098ca:	2300      	movs	r3, #0
 80098cc:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80098ce:	e02e      	b.n	800992e <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80098d0:	683b      	ldr	r3, [r7, #0]
 80098d2:	9300      	str	r3, [sp, #0]
 80098d4:	697b      	ldr	r3, [r7, #20]
 80098d6:	2200      	movs	r2, #0
 80098d8:	2180      	movs	r1, #128	@ 0x80
 80098da:	68f8      	ldr	r0, [r7, #12]
 80098dc:	f000 f848 	bl	8009970 <UART_WaitOnFlagUntilTimeout>
 80098e0:	4603      	mov	r3, r0
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d005      	beq.n	80098f2 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	2220      	movs	r2, #32
 80098ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80098ee:	2303      	movs	r3, #3
 80098f0:	e03a      	b.n	8009968 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80098f2:	69fb      	ldr	r3, [r7, #28]
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d10b      	bne.n	8009910 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80098f8:	69bb      	ldr	r3, [r7, #24]
 80098fa:	881b      	ldrh	r3, [r3, #0]
 80098fc:	461a      	mov	r2, r3
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009906:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009908:	69bb      	ldr	r3, [r7, #24]
 800990a:	3302      	adds	r3, #2
 800990c:	61bb      	str	r3, [r7, #24]
 800990e:	e007      	b.n	8009920 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009910:	69fb      	ldr	r3, [r7, #28]
 8009912:	781a      	ldrb	r2, [r3, #0]
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800991a:	69fb      	ldr	r3, [r7, #28]
 800991c:	3301      	adds	r3, #1
 800991e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009924:	b29b      	uxth	r3, r3
 8009926:	3b01      	subs	r3, #1
 8009928:	b29a      	uxth	r2, r3
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009932:	b29b      	uxth	r3, r3
 8009934:	2b00      	cmp	r3, #0
 8009936:	d1cb      	bne.n	80098d0 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009938:	683b      	ldr	r3, [r7, #0]
 800993a:	9300      	str	r3, [sp, #0]
 800993c:	697b      	ldr	r3, [r7, #20]
 800993e:	2200      	movs	r2, #0
 8009940:	2140      	movs	r1, #64	@ 0x40
 8009942:	68f8      	ldr	r0, [r7, #12]
 8009944:	f000 f814 	bl	8009970 <UART_WaitOnFlagUntilTimeout>
 8009948:	4603      	mov	r3, r0
 800994a:	2b00      	cmp	r3, #0
 800994c:	d005      	beq.n	800995a <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	2220      	movs	r2, #32
 8009952:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8009956:	2303      	movs	r3, #3
 8009958:	e006      	b.n	8009968 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	2220      	movs	r2, #32
 800995e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8009962:	2300      	movs	r3, #0
 8009964:	e000      	b.n	8009968 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8009966:	2302      	movs	r3, #2
  }
}
 8009968:	4618      	mov	r0, r3
 800996a:	3720      	adds	r7, #32
 800996c:	46bd      	mov	sp, r7
 800996e:	bd80      	pop	{r7, pc}

08009970 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009970:	b580      	push	{r7, lr}
 8009972:	b086      	sub	sp, #24
 8009974:	af00      	add	r7, sp, #0
 8009976:	60f8      	str	r0, [r7, #12]
 8009978:	60b9      	str	r1, [r7, #8]
 800997a:	603b      	str	r3, [r7, #0]
 800997c:	4613      	mov	r3, r2
 800997e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009980:	e03b      	b.n	80099fa <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009982:	6a3b      	ldr	r3, [r7, #32]
 8009984:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009988:	d037      	beq.n	80099fa <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800998a:	f7fa f9a3 	bl	8003cd4 <HAL_GetTick>
 800998e:	4602      	mov	r2, r0
 8009990:	683b      	ldr	r3, [r7, #0]
 8009992:	1ad3      	subs	r3, r2, r3
 8009994:	6a3a      	ldr	r2, [r7, #32]
 8009996:	429a      	cmp	r2, r3
 8009998:	d302      	bcc.n	80099a0 <UART_WaitOnFlagUntilTimeout+0x30>
 800999a:	6a3b      	ldr	r3, [r7, #32]
 800999c:	2b00      	cmp	r3, #0
 800999e:	d101      	bne.n	80099a4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80099a0:	2303      	movs	r3, #3
 80099a2:	e03a      	b.n	8009a1a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	68db      	ldr	r3, [r3, #12]
 80099aa:	f003 0304 	and.w	r3, r3, #4
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d023      	beq.n	80099fa <UART_WaitOnFlagUntilTimeout+0x8a>
 80099b2:	68bb      	ldr	r3, [r7, #8]
 80099b4:	2b80      	cmp	r3, #128	@ 0x80
 80099b6:	d020      	beq.n	80099fa <UART_WaitOnFlagUntilTimeout+0x8a>
 80099b8:	68bb      	ldr	r3, [r7, #8]
 80099ba:	2b40      	cmp	r3, #64	@ 0x40
 80099bc:	d01d      	beq.n	80099fa <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	f003 0308 	and.w	r3, r3, #8
 80099c8:	2b08      	cmp	r3, #8
 80099ca:	d116      	bne.n	80099fa <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80099cc:	2300      	movs	r3, #0
 80099ce:	617b      	str	r3, [r7, #20]
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	617b      	str	r3, [r7, #20]
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	685b      	ldr	r3, [r3, #4]
 80099de:	617b      	str	r3, [r7, #20]
 80099e0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80099e2:	68f8      	ldr	r0, [r7, #12]
 80099e4:	f000 f81d 	bl	8009a22 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	2208      	movs	r2, #8
 80099ec:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	2200      	movs	r2, #0
 80099f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80099f6:	2301      	movs	r3, #1
 80099f8:	e00f      	b.n	8009a1a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	681a      	ldr	r2, [r3, #0]
 8009a00:	68bb      	ldr	r3, [r7, #8]
 8009a02:	4013      	ands	r3, r2
 8009a04:	68ba      	ldr	r2, [r7, #8]
 8009a06:	429a      	cmp	r2, r3
 8009a08:	bf0c      	ite	eq
 8009a0a:	2301      	moveq	r3, #1
 8009a0c:	2300      	movne	r3, #0
 8009a0e:	b2db      	uxtb	r3, r3
 8009a10:	461a      	mov	r2, r3
 8009a12:	79fb      	ldrb	r3, [r7, #7]
 8009a14:	429a      	cmp	r2, r3
 8009a16:	d0b4      	beq.n	8009982 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009a18:	2300      	movs	r3, #0
}
 8009a1a:	4618      	mov	r0, r3
 8009a1c:	3718      	adds	r7, #24
 8009a1e:	46bd      	mov	sp, r7
 8009a20:	bd80      	pop	{r7, pc}

08009a22 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009a22:	b480      	push	{r7}
 8009a24:	b095      	sub	sp, #84	@ 0x54
 8009a26:	af00      	add	r7, sp, #0
 8009a28:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	330c      	adds	r3, #12
 8009a30:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a34:	e853 3f00 	ldrex	r3, [r3]
 8009a38:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009a3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a3c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009a40:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	330c      	adds	r3, #12
 8009a48:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009a4a:	643a      	str	r2, [r7, #64]	@ 0x40
 8009a4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a4e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009a50:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009a52:	e841 2300 	strex	r3, r2, [r1]
 8009a56:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009a58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d1e5      	bne.n	8009a2a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	3314      	adds	r3, #20
 8009a64:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a66:	6a3b      	ldr	r3, [r7, #32]
 8009a68:	e853 3f00 	ldrex	r3, [r3]
 8009a6c:	61fb      	str	r3, [r7, #28]
   return(result);
 8009a6e:	69fb      	ldr	r3, [r7, #28]
 8009a70:	f023 0301 	bic.w	r3, r3, #1
 8009a74:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	3314      	adds	r3, #20
 8009a7c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009a7e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009a80:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a82:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009a84:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009a86:	e841 2300 	strex	r3, r2, [r1]
 8009a8a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009a8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d1e5      	bne.n	8009a5e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a96:	2b01      	cmp	r3, #1
 8009a98:	d119      	bne.n	8009ace <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	330c      	adds	r3, #12
 8009aa0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	e853 3f00 	ldrex	r3, [r3]
 8009aa8:	60bb      	str	r3, [r7, #8]
   return(result);
 8009aaa:	68bb      	ldr	r3, [r7, #8]
 8009aac:	f023 0310 	bic.w	r3, r3, #16
 8009ab0:	647b      	str	r3, [r7, #68]	@ 0x44
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	330c      	adds	r3, #12
 8009ab8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009aba:	61ba      	str	r2, [r7, #24]
 8009abc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009abe:	6979      	ldr	r1, [r7, #20]
 8009ac0:	69ba      	ldr	r2, [r7, #24]
 8009ac2:	e841 2300 	strex	r3, r2, [r1]
 8009ac6:	613b      	str	r3, [r7, #16]
   return(result);
 8009ac8:	693b      	ldr	r3, [r7, #16]
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d1e5      	bne.n	8009a9a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	2220      	movs	r2, #32
 8009ad2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	2200      	movs	r2, #0
 8009ada:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8009adc:	bf00      	nop
 8009ade:	3754      	adds	r7, #84	@ 0x54
 8009ae0:	46bd      	mov	sp, r7
 8009ae2:	bc80      	pop	{r7}
 8009ae4:	4770      	bx	lr
	...

08009ae8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009ae8:	b580      	push	{r7, lr}
 8009aea:	b084      	sub	sp, #16
 8009aec:	af00      	add	r7, sp, #0
 8009aee:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	691b      	ldr	r3, [r3, #16]
 8009af6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	68da      	ldr	r2, [r3, #12]
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	430a      	orrs	r2, r1
 8009b04:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	689a      	ldr	r2, [r3, #8]
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	691b      	ldr	r3, [r3, #16]
 8009b0e:	431a      	orrs	r2, r3
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	695b      	ldr	r3, [r3, #20]
 8009b14:	4313      	orrs	r3, r2
 8009b16:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	68db      	ldr	r3, [r3, #12]
 8009b1e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8009b22:	f023 030c 	bic.w	r3, r3, #12
 8009b26:	687a      	ldr	r2, [r7, #4]
 8009b28:	6812      	ldr	r2, [r2, #0]
 8009b2a:	68b9      	ldr	r1, [r7, #8]
 8009b2c:	430b      	orrs	r3, r1
 8009b2e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	695b      	ldr	r3, [r3, #20]
 8009b36:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	699a      	ldr	r2, [r3, #24]
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	430a      	orrs	r2, r1
 8009b44:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	4a2c      	ldr	r2, [pc, #176]	@ (8009bfc <UART_SetConfig+0x114>)
 8009b4c:	4293      	cmp	r3, r2
 8009b4e:	d103      	bne.n	8009b58 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8009b50:	f7fe fe74 	bl	800883c <HAL_RCC_GetPCLK2Freq>
 8009b54:	60f8      	str	r0, [r7, #12]
 8009b56:	e002      	b.n	8009b5e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8009b58:	f7fe fe5c 	bl	8008814 <HAL_RCC_GetPCLK1Freq>
 8009b5c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009b5e:	68fa      	ldr	r2, [r7, #12]
 8009b60:	4613      	mov	r3, r2
 8009b62:	009b      	lsls	r3, r3, #2
 8009b64:	4413      	add	r3, r2
 8009b66:	009a      	lsls	r2, r3, #2
 8009b68:	441a      	add	r2, r3
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	685b      	ldr	r3, [r3, #4]
 8009b6e:	009b      	lsls	r3, r3, #2
 8009b70:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b74:	4a22      	ldr	r2, [pc, #136]	@ (8009c00 <UART_SetConfig+0x118>)
 8009b76:	fba2 2303 	umull	r2, r3, r2, r3
 8009b7a:	095b      	lsrs	r3, r3, #5
 8009b7c:	0119      	lsls	r1, r3, #4
 8009b7e:	68fa      	ldr	r2, [r7, #12]
 8009b80:	4613      	mov	r3, r2
 8009b82:	009b      	lsls	r3, r3, #2
 8009b84:	4413      	add	r3, r2
 8009b86:	009a      	lsls	r2, r3, #2
 8009b88:	441a      	add	r2, r3
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	685b      	ldr	r3, [r3, #4]
 8009b8e:	009b      	lsls	r3, r3, #2
 8009b90:	fbb2 f2f3 	udiv	r2, r2, r3
 8009b94:	4b1a      	ldr	r3, [pc, #104]	@ (8009c00 <UART_SetConfig+0x118>)
 8009b96:	fba3 0302 	umull	r0, r3, r3, r2
 8009b9a:	095b      	lsrs	r3, r3, #5
 8009b9c:	2064      	movs	r0, #100	@ 0x64
 8009b9e:	fb00 f303 	mul.w	r3, r0, r3
 8009ba2:	1ad3      	subs	r3, r2, r3
 8009ba4:	011b      	lsls	r3, r3, #4
 8009ba6:	3332      	adds	r3, #50	@ 0x32
 8009ba8:	4a15      	ldr	r2, [pc, #84]	@ (8009c00 <UART_SetConfig+0x118>)
 8009baa:	fba2 2303 	umull	r2, r3, r2, r3
 8009bae:	095b      	lsrs	r3, r3, #5
 8009bb0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009bb4:	4419      	add	r1, r3
 8009bb6:	68fa      	ldr	r2, [r7, #12]
 8009bb8:	4613      	mov	r3, r2
 8009bba:	009b      	lsls	r3, r3, #2
 8009bbc:	4413      	add	r3, r2
 8009bbe:	009a      	lsls	r2, r3, #2
 8009bc0:	441a      	add	r2, r3
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	685b      	ldr	r3, [r3, #4]
 8009bc6:	009b      	lsls	r3, r3, #2
 8009bc8:	fbb2 f2f3 	udiv	r2, r2, r3
 8009bcc:	4b0c      	ldr	r3, [pc, #48]	@ (8009c00 <UART_SetConfig+0x118>)
 8009bce:	fba3 0302 	umull	r0, r3, r3, r2
 8009bd2:	095b      	lsrs	r3, r3, #5
 8009bd4:	2064      	movs	r0, #100	@ 0x64
 8009bd6:	fb00 f303 	mul.w	r3, r0, r3
 8009bda:	1ad3      	subs	r3, r2, r3
 8009bdc:	011b      	lsls	r3, r3, #4
 8009bde:	3332      	adds	r3, #50	@ 0x32
 8009be0:	4a07      	ldr	r2, [pc, #28]	@ (8009c00 <UART_SetConfig+0x118>)
 8009be2:	fba2 2303 	umull	r2, r3, r2, r3
 8009be6:	095b      	lsrs	r3, r3, #5
 8009be8:	f003 020f 	and.w	r2, r3, #15
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	440a      	add	r2, r1
 8009bf2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8009bf4:	bf00      	nop
 8009bf6:	3710      	adds	r7, #16
 8009bf8:	46bd      	mov	sp, r7
 8009bfa:	bd80      	pop	{r7, pc}
 8009bfc:	40013800 	.word	0x40013800
 8009c00:	51eb851f 	.word	0x51eb851f

08009c04 <__cvt>:
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c0a:	461d      	mov	r5, r3
 8009c0c:	bfbb      	ittet	lt
 8009c0e:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8009c12:	461d      	movlt	r5, r3
 8009c14:	2300      	movge	r3, #0
 8009c16:	232d      	movlt	r3, #45	@ 0x2d
 8009c18:	b088      	sub	sp, #32
 8009c1a:	4614      	mov	r4, r2
 8009c1c:	bfb8      	it	lt
 8009c1e:	4614      	movlt	r4, r2
 8009c20:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009c22:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8009c24:	7013      	strb	r3, [r2, #0]
 8009c26:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009c28:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8009c2c:	f023 0820 	bic.w	r8, r3, #32
 8009c30:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009c34:	d005      	beq.n	8009c42 <__cvt+0x3e>
 8009c36:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8009c3a:	d100      	bne.n	8009c3e <__cvt+0x3a>
 8009c3c:	3601      	adds	r6, #1
 8009c3e:	2302      	movs	r3, #2
 8009c40:	e000      	b.n	8009c44 <__cvt+0x40>
 8009c42:	2303      	movs	r3, #3
 8009c44:	aa07      	add	r2, sp, #28
 8009c46:	9204      	str	r2, [sp, #16]
 8009c48:	aa06      	add	r2, sp, #24
 8009c4a:	e9cd a202 	strd	sl, r2, [sp, #8]
 8009c4e:	e9cd 3600 	strd	r3, r6, [sp]
 8009c52:	4622      	mov	r2, r4
 8009c54:	462b      	mov	r3, r5
 8009c56:	f001 f98f 	bl	800af78 <_dtoa_r>
 8009c5a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009c5e:	4607      	mov	r7, r0
 8009c60:	d119      	bne.n	8009c96 <__cvt+0x92>
 8009c62:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009c64:	07db      	lsls	r3, r3, #31
 8009c66:	d50e      	bpl.n	8009c86 <__cvt+0x82>
 8009c68:	eb00 0906 	add.w	r9, r0, r6
 8009c6c:	2200      	movs	r2, #0
 8009c6e:	2300      	movs	r3, #0
 8009c70:	4620      	mov	r0, r4
 8009c72:	4629      	mov	r1, r5
 8009c74:	f7f6 ff04 	bl	8000a80 <__aeabi_dcmpeq>
 8009c78:	b108      	cbz	r0, 8009c7e <__cvt+0x7a>
 8009c7a:	f8cd 901c 	str.w	r9, [sp, #28]
 8009c7e:	2230      	movs	r2, #48	@ 0x30
 8009c80:	9b07      	ldr	r3, [sp, #28]
 8009c82:	454b      	cmp	r3, r9
 8009c84:	d31e      	bcc.n	8009cc4 <__cvt+0xc0>
 8009c86:	4638      	mov	r0, r7
 8009c88:	9b07      	ldr	r3, [sp, #28]
 8009c8a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8009c8c:	1bdb      	subs	r3, r3, r7
 8009c8e:	6013      	str	r3, [r2, #0]
 8009c90:	b008      	add	sp, #32
 8009c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c96:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009c9a:	eb00 0906 	add.w	r9, r0, r6
 8009c9e:	d1e5      	bne.n	8009c6c <__cvt+0x68>
 8009ca0:	7803      	ldrb	r3, [r0, #0]
 8009ca2:	2b30      	cmp	r3, #48	@ 0x30
 8009ca4:	d10a      	bne.n	8009cbc <__cvt+0xb8>
 8009ca6:	2200      	movs	r2, #0
 8009ca8:	2300      	movs	r3, #0
 8009caa:	4620      	mov	r0, r4
 8009cac:	4629      	mov	r1, r5
 8009cae:	f7f6 fee7 	bl	8000a80 <__aeabi_dcmpeq>
 8009cb2:	b918      	cbnz	r0, 8009cbc <__cvt+0xb8>
 8009cb4:	f1c6 0601 	rsb	r6, r6, #1
 8009cb8:	f8ca 6000 	str.w	r6, [sl]
 8009cbc:	f8da 3000 	ldr.w	r3, [sl]
 8009cc0:	4499      	add	r9, r3
 8009cc2:	e7d3      	b.n	8009c6c <__cvt+0x68>
 8009cc4:	1c59      	adds	r1, r3, #1
 8009cc6:	9107      	str	r1, [sp, #28]
 8009cc8:	701a      	strb	r2, [r3, #0]
 8009cca:	e7d9      	b.n	8009c80 <__cvt+0x7c>

08009ccc <__exponent>:
 8009ccc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009cce:	2900      	cmp	r1, #0
 8009cd0:	bfb6      	itet	lt
 8009cd2:	232d      	movlt	r3, #45	@ 0x2d
 8009cd4:	232b      	movge	r3, #43	@ 0x2b
 8009cd6:	4249      	neglt	r1, r1
 8009cd8:	2909      	cmp	r1, #9
 8009cda:	7002      	strb	r2, [r0, #0]
 8009cdc:	7043      	strb	r3, [r0, #1]
 8009cde:	dd29      	ble.n	8009d34 <__exponent+0x68>
 8009ce0:	f10d 0307 	add.w	r3, sp, #7
 8009ce4:	461d      	mov	r5, r3
 8009ce6:	270a      	movs	r7, #10
 8009ce8:	fbb1 f6f7 	udiv	r6, r1, r7
 8009cec:	461a      	mov	r2, r3
 8009cee:	fb07 1416 	mls	r4, r7, r6, r1
 8009cf2:	3430      	adds	r4, #48	@ 0x30
 8009cf4:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009cf8:	460c      	mov	r4, r1
 8009cfa:	2c63      	cmp	r4, #99	@ 0x63
 8009cfc:	4631      	mov	r1, r6
 8009cfe:	f103 33ff 	add.w	r3, r3, #4294967295
 8009d02:	dcf1      	bgt.n	8009ce8 <__exponent+0x1c>
 8009d04:	3130      	adds	r1, #48	@ 0x30
 8009d06:	1e94      	subs	r4, r2, #2
 8009d08:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009d0c:	4623      	mov	r3, r4
 8009d0e:	1c41      	adds	r1, r0, #1
 8009d10:	42ab      	cmp	r3, r5
 8009d12:	d30a      	bcc.n	8009d2a <__exponent+0x5e>
 8009d14:	f10d 0309 	add.w	r3, sp, #9
 8009d18:	1a9b      	subs	r3, r3, r2
 8009d1a:	42ac      	cmp	r4, r5
 8009d1c:	bf88      	it	hi
 8009d1e:	2300      	movhi	r3, #0
 8009d20:	3302      	adds	r3, #2
 8009d22:	4403      	add	r3, r0
 8009d24:	1a18      	subs	r0, r3, r0
 8009d26:	b003      	add	sp, #12
 8009d28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d2a:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009d2e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009d32:	e7ed      	b.n	8009d10 <__exponent+0x44>
 8009d34:	2330      	movs	r3, #48	@ 0x30
 8009d36:	3130      	adds	r1, #48	@ 0x30
 8009d38:	7083      	strb	r3, [r0, #2]
 8009d3a:	70c1      	strb	r1, [r0, #3]
 8009d3c:	1d03      	adds	r3, r0, #4
 8009d3e:	e7f1      	b.n	8009d24 <__exponent+0x58>

08009d40 <_printf_float>:
 8009d40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d44:	b091      	sub	sp, #68	@ 0x44
 8009d46:	460c      	mov	r4, r1
 8009d48:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8009d4c:	4616      	mov	r6, r2
 8009d4e:	461f      	mov	r7, r3
 8009d50:	4605      	mov	r5, r0
 8009d52:	f000 ffff 	bl	800ad54 <_localeconv_r>
 8009d56:	6803      	ldr	r3, [r0, #0]
 8009d58:	4618      	mov	r0, r3
 8009d5a:	9308      	str	r3, [sp, #32]
 8009d5c:	f7f6 fa64 	bl	8000228 <strlen>
 8009d60:	2300      	movs	r3, #0
 8009d62:	930e      	str	r3, [sp, #56]	@ 0x38
 8009d64:	f8d8 3000 	ldr.w	r3, [r8]
 8009d68:	9009      	str	r0, [sp, #36]	@ 0x24
 8009d6a:	3307      	adds	r3, #7
 8009d6c:	f023 0307 	bic.w	r3, r3, #7
 8009d70:	f103 0208 	add.w	r2, r3, #8
 8009d74:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009d78:	f8d4 b000 	ldr.w	fp, [r4]
 8009d7c:	f8c8 2000 	str.w	r2, [r8]
 8009d80:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009d84:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009d88:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009d8a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8009d8e:	f04f 32ff 	mov.w	r2, #4294967295
 8009d92:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009d96:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009d9a:	4b9c      	ldr	r3, [pc, #624]	@ (800a00c <_printf_float+0x2cc>)
 8009d9c:	f7f6 fea2 	bl	8000ae4 <__aeabi_dcmpun>
 8009da0:	bb70      	cbnz	r0, 8009e00 <_printf_float+0xc0>
 8009da2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009da6:	f04f 32ff 	mov.w	r2, #4294967295
 8009daa:	4b98      	ldr	r3, [pc, #608]	@ (800a00c <_printf_float+0x2cc>)
 8009dac:	f7f6 fe7c 	bl	8000aa8 <__aeabi_dcmple>
 8009db0:	bb30      	cbnz	r0, 8009e00 <_printf_float+0xc0>
 8009db2:	2200      	movs	r2, #0
 8009db4:	2300      	movs	r3, #0
 8009db6:	4640      	mov	r0, r8
 8009db8:	4649      	mov	r1, r9
 8009dba:	f7f6 fe6b 	bl	8000a94 <__aeabi_dcmplt>
 8009dbe:	b110      	cbz	r0, 8009dc6 <_printf_float+0x86>
 8009dc0:	232d      	movs	r3, #45	@ 0x2d
 8009dc2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009dc6:	4a92      	ldr	r2, [pc, #584]	@ (800a010 <_printf_float+0x2d0>)
 8009dc8:	4b92      	ldr	r3, [pc, #584]	@ (800a014 <_printf_float+0x2d4>)
 8009dca:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009dce:	bf8c      	ite	hi
 8009dd0:	4690      	movhi	r8, r2
 8009dd2:	4698      	movls	r8, r3
 8009dd4:	2303      	movs	r3, #3
 8009dd6:	f04f 0900 	mov.w	r9, #0
 8009dda:	6123      	str	r3, [r4, #16]
 8009ddc:	f02b 0304 	bic.w	r3, fp, #4
 8009de0:	6023      	str	r3, [r4, #0]
 8009de2:	4633      	mov	r3, r6
 8009de4:	4621      	mov	r1, r4
 8009de6:	4628      	mov	r0, r5
 8009de8:	9700      	str	r7, [sp, #0]
 8009dea:	aa0f      	add	r2, sp, #60	@ 0x3c
 8009dec:	f000 f9d4 	bl	800a198 <_printf_common>
 8009df0:	3001      	adds	r0, #1
 8009df2:	f040 8090 	bne.w	8009f16 <_printf_float+0x1d6>
 8009df6:	f04f 30ff 	mov.w	r0, #4294967295
 8009dfa:	b011      	add	sp, #68	@ 0x44
 8009dfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e00:	4642      	mov	r2, r8
 8009e02:	464b      	mov	r3, r9
 8009e04:	4640      	mov	r0, r8
 8009e06:	4649      	mov	r1, r9
 8009e08:	f7f6 fe6c 	bl	8000ae4 <__aeabi_dcmpun>
 8009e0c:	b148      	cbz	r0, 8009e22 <_printf_float+0xe2>
 8009e0e:	464b      	mov	r3, r9
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	bfb8      	it	lt
 8009e14:	232d      	movlt	r3, #45	@ 0x2d
 8009e16:	4a80      	ldr	r2, [pc, #512]	@ (800a018 <_printf_float+0x2d8>)
 8009e18:	bfb8      	it	lt
 8009e1a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009e1e:	4b7f      	ldr	r3, [pc, #508]	@ (800a01c <_printf_float+0x2dc>)
 8009e20:	e7d3      	b.n	8009dca <_printf_float+0x8a>
 8009e22:	6863      	ldr	r3, [r4, #4]
 8009e24:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8009e28:	1c5a      	adds	r2, r3, #1
 8009e2a:	d13f      	bne.n	8009eac <_printf_float+0x16c>
 8009e2c:	2306      	movs	r3, #6
 8009e2e:	6063      	str	r3, [r4, #4]
 8009e30:	2200      	movs	r2, #0
 8009e32:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8009e36:	6023      	str	r3, [r4, #0]
 8009e38:	9206      	str	r2, [sp, #24]
 8009e3a:	aa0e      	add	r2, sp, #56	@ 0x38
 8009e3c:	e9cd a204 	strd	sl, r2, [sp, #16]
 8009e40:	aa0d      	add	r2, sp, #52	@ 0x34
 8009e42:	9203      	str	r2, [sp, #12]
 8009e44:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8009e48:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8009e4c:	6863      	ldr	r3, [r4, #4]
 8009e4e:	4642      	mov	r2, r8
 8009e50:	9300      	str	r3, [sp, #0]
 8009e52:	4628      	mov	r0, r5
 8009e54:	464b      	mov	r3, r9
 8009e56:	910a      	str	r1, [sp, #40]	@ 0x28
 8009e58:	f7ff fed4 	bl	8009c04 <__cvt>
 8009e5c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009e5e:	4680      	mov	r8, r0
 8009e60:	2947      	cmp	r1, #71	@ 0x47
 8009e62:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8009e64:	d128      	bne.n	8009eb8 <_printf_float+0x178>
 8009e66:	1cc8      	adds	r0, r1, #3
 8009e68:	db02      	blt.n	8009e70 <_printf_float+0x130>
 8009e6a:	6863      	ldr	r3, [r4, #4]
 8009e6c:	4299      	cmp	r1, r3
 8009e6e:	dd40      	ble.n	8009ef2 <_printf_float+0x1b2>
 8009e70:	f1aa 0a02 	sub.w	sl, sl, #2
 8009e74:	fa5f fa8a 	uxtb.w	sl, sl
 8009e78:	4652      	mov	r2, sl
 8009e7a:	3901      	subs	r1, #1
 8009e7c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009e80:	910d      	str	r1, [sp, #52]	@ 0x34
 8009e82:	f7ff ff23 	bl	8009ccc <__exponent>
 8009e86:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009e88:	4681      	mov	r9, r0
 8009e8a:	1813      	adds	r3, r2, r0
 8009e8c:	2a01      	cmp	r2, #1
 8009e8e:	6123      	str	r3, [r4, #16]
 8009e90:	dc02      	bgt.n	8009e98 <_printf_float+0x158>
 8009e92:	6822      	ldr	r2, [r4, #0]
 8009e94:	07d2      	lsls	r2, r2, #31
 8009e96:	d501      	bpl.n	8009e9c <_printf_float+0x15c>
 8009e98:	3301      	adds	r3, #1
 8009e9a:	6123      	str	r3, [r4, #16]
 8009e9c:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d09e      	beq.n	8009de2 <_printf_float+0xa2>
 8009ea4:	232d      	movs	r3, #45	@ 0x2d
 8009ea6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009eaa:	e79a      	b.n	8009de2 <_printf_float+0xa2>
 8009eac:	2947      	cmp	r1, #71	@ 0x47
 8009eae:	d1bf      	bne.n	8009e30 <_printf_float+0xf0>
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d1bd      	bne.n	8009e30 <_printf_float+0xf0>
 8009eb4:	2301      	movs	r3, #1
 8009eb6:	e7ba      	b.n	8009e2e <_printf_float+0xee>
 8009eb8:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009ebc:	d9dc      	bls.n	8009e78 <_printf_float+0x138>
 8009ebe:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009ec2:	d118      	bne.n	8009ef6 <_printf_float+0x1b6>
 8009ec4:	2900      	cmp	r1, #0
 8009ec6:	6863      	ldr	r3, [r4, #4]
 8009ec8:	dd0b      	ble.n	8009ee2 <_printf_float+0x1a2>
 8009eca:	6121      	str	r1, [r4, #16]
 8009ecc:	b913      	cbnz	r3, 8009ed4 <_printf_float+0x194>
 8009ece:	6822      	ldr	r2, [r4, #0]
 8009ed0:	07d0      	lsls	r0, r2, #31
 8009ed2:	d502      	bpl.n	8009eda <_printf_float+0x19a>
 8009ed4:	3301      	adds	r3, #1
 8009ed6:	440b      	add	r3, r1
 8009ed8:	6123      	str	r3, [r4, #16]
 8009eda:	f04f 0900 	mov.w	r9, #0
 8009ede:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009ee0:	e7dc      	b.n	8009e9c <_printf_float+0x15c>
 8009ee2:	b913      	cbnz	r3, 8009eea <_printf_float+0x1aa>
 8009ee4:	6822      	ldr	r2, [r4, #0]
 8009ee6:	07d2      	lsls	r2, r2, #31
 8009ee8:	d501      	bpl.n	8009eee <_printf_float+0x1ae>
 8009eea:	3302      	adds	r3, #2
 8009eec:	e7f4      	b.n	8009ed8 <_printf_float+0x198>
 8009eee:	2301      	movs	r3, #1
 8009ef0:	e7f2      	b.n	8009ed8 <_printf_float+0x198>
 8009ef2:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009ef6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009ef8:	4299      	cmp	r1, r3
 8009efa:	db05      	blt.n	8009f08 <_printf_float+0x1c8>
 8009efc:	6823      	ldr	r3, [r4, #0]
 8009efe:	6121      	str	r1, [r4, #16]
 8009f00:	07d8      	lsls	r0, r3, #31
 8009f02:	d5ea      	bpl.n	8009eda <_printf_float+0x19a>
 8009f04:	1c4b      	adds	r3, r1, #1
 8009f06:	e7e7      	b.n	8009ed8 <_printf_float+0x198>
 8009f08:	2900      	cmp	r1, #0
 8009f0a:	bfcc      	ite	gt
 8009f0c:	2201      	movgt	r2, #1
 8009f0e:	f1c1 0202 	rsble	r2, r1, #2
 8009f12:	4413      	add	r3, r2
 8009f14:	e7e0      	b.n	8009ed8 <_printf_float+0x198>
 8009f16:	6823      	ldr	r3, [r4, #0]
 8009f18:	055a      	lsls	r2, r3, #21
 8009f1a:	d407      	bmi.n	8009f2c <_printf_float+0x1ec>
 8009f1c:	6923      	ldr	r3, [r4, #16]
 8009f1e:	4642      	mov	r2, r8
 8009f20:	4631      	mov	r1, r6
 8009f22:	4628      	mov	r0, r5
 8009f24:	47b8      	blx	r7
 8009f26:	3001      	adds	r0, #1
 8009f28:	d12b      	bne.n	8009f82 <_printf_float+0x242>
 8009f2a:	e764      	b.n	8009df6 <_printf_float+0xb6>
 8009f2c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009f30:	f240 80dc 	bls.w	800a0ec <_printf_float+0x3ac>
 8009f34:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009f38:	2200      	movs	r2, #0
 8009f3a:	2300      	movs	r3, #0
 8009f3c:	f7f6 fda0 	bl	8000a80 <__aeabi_dcmpeq>
 8009f40:	2800      	cmp	r0, #0
 8009f42:	d033      	beq.n	8009fac <_printf_float+0x26c>
 8009f44:	2301      	movs	r3, #1
 8009f46:	4631      	mov	r1, r6
 8009f48:	4628      	mov	r0, r5
 8009f4a:	4a35      	ldr	r2, [pc, #212]	@ (800a020 <_printf_float+0x2e0>)
 8009f4c:	47b8      	blx	r7
 8009f4e:	3001      	adds	r0, #1
 8009f50:	f43f af51 	beq.w	8009df6 <_printf_float+0xb6>
 8009f54:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8009f58:	4543      	cmp	r3, r8
 8009f5a:	db02      	blt.n	8009f62 <_printf_float+0x222>
 8009f5c:	6823      	ldr	r3, [r4, #0]
 8009f5e:	07d8      	lsls	r0, r3, #31
 8009f60:	d50f      	bpl.n	8009f82 <_printf_float+0x242>
 8009f62:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009f66:	4631      	mov	r1, r6
 8009f68:	4628      	mov	r0, r5
 8009f6a:	47b8      	blx	r7
 8009f6c:	3001      	adds	r0, #1
 8009f6e:	f43f af42 	beq.w	8009df6 <_printf_float+0xb6>
 8009f72:	f04f 0900 	mov.w	r9, #0
 8009f76:	f108 38ff 	add.w	r8, r8, #4294967295
 8009f7a:	f104 0a1a 	add.w	sl, r4, #26
 8009f7e:	45c8      	cmp	r8, r9
 8009f80:	dc09      	bgt.n	8009f96 <_printf_float+0x256>
 8009f82:	6823      	ldr	r3, [r4, #0]
 8009f84:	079b      	lsls	r3, r3, #30
 8009f86:	f100 8102 	bmi.w	800a18e <_printf_float+0x44e>
 8009f8a:	68e0      	ldr	r0, [r4, #12]
 8009f8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009f8e:	4298      	cmp	r0, r3
 8009f90:	bfb8      	it	lt
 8009f92:	4618      	movlt	r0, r3
 8009f94:	e731      	b.n	8009dfa <_printf_float+0xba>
 8009f96:	2301      	movs	r3, #1
 8009f98:	4652      	mov	r2, sl
 8009f9a:	4631      	mov	r1, r6
 8009f9c:	4628      	mov	r0, r5
 8009f9e:	47b8      	blx	r7
 8009fa0:	3001      	adds	r0, #1
 8009fa2:	f43f af28 	beq.w	8009df6 <_printf_float+0xb6>
 8009fa6:	f109 0901 	add.w	r9, r9, #1
 8009faa:	e7e8      	b.n	8009f7e <_printf_float+0x23e>
 8009fac:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	dc38      	bgt.n	800a024 <_printf_float+0x2e4>
 8009fb2:	2301      	movs	r3, #1
 8009fb4:	4631      	mov	r1, r6
 8009fb6:	4628      	mov	r0, r5
 8009fb8:	4a19      	ldr	r2, [pc, #100]	@ (800a020 <_printf_float+0x2e0>)
 8009fba:	47b8      	blx	r7
 8009fbc:	3001      	adds	r0, #1
 8009fbe:	f43f af1a 	beq.w	8009df6 <_printf_float+0xb6>
 8009fc2:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8009fc6:	ea59 0303 	orrs.w	r3, r9, r3
 8009fca:	d102      	bne.n	8009fd2 <_printf_float+0x292>
 8009fcc:	6823      	ldr	r3, [r4, #0]
 8009fce:	07d9      	lsls	r1, r3, #31
 8009fd0:	d5d7      	bpl.n	8009f82 <_printf_float+0x242>
 8009fd2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009fd6:	4631      	mov	r1, r6
 8009fd8:	4628      	mov	r0, r5
 8009fda:	47b8      	blx	r7
 8009fdc:	3001      	adds	r0, #1
 8009fde:	f43f af0a 	beq.w	8009df6 <_printf_float+0xb6>
 8009fe2:	f04f 0a00 	mov.w	sl, #0
 8009fe6:	f104 0b1a 	add.w	fp, r4, #26
 8009fea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009fec:	425b      	negs	r3, r3
 8009fee:	4553      	cmp	r3, sl
 8009ff0:	dc01      	bgt.n	8009ff6 <_printf_float+0x2b6>
 8009ff2:	464b      	mov	r3, r9
 8009ff4:	e793      	b.n	8009f1e <_printf_float+0x1de>
 8009ff6:	2301      	movs	r3, #1
 8009ff8:	465a      	mov	r2, fp
 8009ffa:	4631      	mov	r1, r6
 8009ffc:	4628      	mov	r0, r5
 8009ffe:	47b8      	blx	r7
 800a000:	3001      	adds	r0, #1
 800a002:	f43f aef8 	beq.w	8009df6 <_printf_float+0xb6>
 800a006:	f10a 0a01 	add.w	sl, sl, #1
 800a00a:	e7ee      	b.n	8009fea <_printf_float+0x2aa>
 800a00c:	7fefffff 	.word	0x7fefffff
 800a010:	080101a2 	.word	0x080101a2
 800a014:	0801019e 	.word	0x0801019e
 800a018:	080101aa 	.word	0x080101aa
 800a01c:	080101a6 	.word	0x080101a6
 800a020:	080101ae 	.word	0x080101ae
 800a024:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a026:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800a02a:	4553      	cmp	r3, sl
 800a02c:	bfa8      	it	ge
 800a02e:	4653      	movge	r3, sl
 800a030:	2b00      	cmp	r3, #0
 800a032:	4699      	mov	r9, r3
 800a034:	dc36      	bgt.n	800a0a4 <_printf_float+0x364>
 800a036:	f04f 0b00 	mov.w	fp, #0
 800a03a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a03e:	f104 021a 	add.w	r2, r4, #26
 800a042:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a044:	930a      	str	r3, [sp, #40]	@ 0x28
 800a046:	eba3 0309 	sub.w	r3, r3, r9
 800a04a:	455b      	cmp	r3, fp
 800a04c:	dc31      	bgt.n	800a0b2 <_printf_float+0x372>
 800a04e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a050:	459a      	cmp	sl, r3
 800a052:	dc3a      	bgt.n	800a0ca <_printf_float+0x38a>
 800a054:	6823      	ldr	r3, [r4, #0]
 800a056:	07da      	lsls	r2, r3, #31
 800a058:	d437      	bmi.n	800a0ca <_printf_float+0x38a>
 800a05a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a05c:	ebaa 0903 	sub.w	r9, sl, r3
 800a060:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a062:	ebaa 0303 	sub.w	r3, sl, r3
 800a066:	4599      	cmp	r9, r3
 800a068:	bfa8      	it	ge
 800a06a:	4699      	movge	r9, r3
 800a06c:	f1b9 0f00 	cmp.w	r9, #0
 800a070:	dc33      	bgt.n	800a0da <_printf_float+0x39a>
 800a072:	f04f 0800 	mov.w	r8, #0
 800a076:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a07a:	f104 0b1a 	add.w	fp, r4, #26
 800a07e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a080:	ebaa 0303 	sub.w	r3, sl, r3
 800a084:	eba3 0309 	sub.w	r3, r3, r9
 800a088:	4543      	cmp	r3, r8
 800a08a:	f77f af7a 	ble.w	8009f82 <_printf_float+0x242>
 800a08e:	2301      	movs	r3, #1
 800a090:	465a      	mov	r2, fp
 800a092:	4631      	mov	r1, r6
 800a094:	4628      	mov	r0, r5
 800a096:	47b8      	blx	r7
 800a098:	3001      	adds	r0, #1
 800a09a:	f43f aeac 	beq.w	8009df6 <_printf_float+0xb6>
 800a09e:	f108 0801 	add.w	r8, r8, #1
 800a0a2:	e7ec      	b.n	800a07e <_printf_float+0x33e>
 800a0a4:	4642      	mov	r2, r8
 800a0a6:	4631      	mov	r1, r6
 800a0a8:	4628      	mov	r0, r5
 800a0aa:	47b8      	blx	r7
 800a0ac:	3001      	adds	r0, #1
 800a0ae:	d1c2      	bne.n	800a036 <_printf_float+0x2f6>
 800a0b0:	e6a1      	b.n	8009df6 <_printf_float+0xb6>
 800a0b2:	2301      	movs	r3, #1
 800a0b4:	4631      	mov	r1, r6
 800a0b6:	4628      	mov	r0, r5
 800a0b8:	920a      	str	r2, [sp, #40]	@ 0x28
 800a0ba:	47b8      	blx	r7
 800a0bc:	3001      	adds	r0, #1
 800a0be:	f43f ae9a 	beq.w	8009df6 <_printf_float+0xb6>
 800a0c2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a0c4:	f10b 0b01 	add.w	fp, fp, #1
 800a0c8:	e7bb      	b.n	800a042 <_printf_float+0x302>
 800a0ca:	4631      	mov	r1, r6
 800a0cc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a0d0:	4628      	mov	r0, r5
 800a0d2:	47b8      	blx	r7
 800a0d4:	3001      	adds	r0, #1
 800a0d6:	d1c0      	bne.n	800a05a <_printf_float+0x31a>
 800a0d8:	e68d      	b.n	8009df6 <_printf_float+0xb6>
 800a0da:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a0dc:	464b      	mov	r3, r9
 800a0de:	4631      	mov	r1, r6
 800a0e0:	4628      	mov	r0, r5
 800a0e2:	4442      	add	r2, r8
 800a0e4:	47b8      	blx	r7
 800a0e6:	3001      	adds	r0, #1
 800a0e8:	d1c3      	bne.n	800a072 <_printf_float+0x332>
 800a0ea:	e684      	b.n	8009df6 <_printf_float+0xb6>
 800a0ec:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800a0f0:	f1ba 0f01 	cmp.w	sl, #1
 800a0f4:	dc01      	bgt.n	800a0fa <_printf_float+0x3ba>
 800a0f6:	07db      	lsls	r3, r3, #31
 800a0f8:	d536      	bpl.n	800a168 <_printf_float+0x428>
 800a0fa:	2301      	movs	r3, #1
 800a0fc:	4642      	mov	r2, r8
 800a0fe:	4631      	mov	r1, r6
 800a100:	4628      	mov	r0, r5
 800a102:	47b8      	blx	r7
 800a104:	3001      	adds	r0, #1
 800a106:	f43f ae76 	beq.w	8009df6 <_printf_float+0xb6>
 800a10a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a10e:	4631      	mov	r1, r6
 800a110:	4628      	mov	r0, r5
 800a112:	47b8      	blx	r7
 800a114:	3001      	adds	r0, #1
 800a116:	f43f ae6e 	beq.w	8009df6 <_printf_float+0xb6>
 800a11a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a11e:	2200      	movs	r2, #0
 800a120:	2300      	movs	r3, #0
 800a122:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a126:	f7f6 fcab 	bl	8000a80 <__aeabi_dcmpeq>
 800a12a:	b9c0      	cbnz	r0, 800a15e <_printf_float+0x41e>
 800a12c:	4653      	mov	r3, sl
 800a12e:	f108 0201 	add.w	r2, r8, #1
 800a132:	4631      	mov	r1, r6
 800a134:	4628      	mov	r0, r5
 800a136:	47b8      	blx	r7
 800a138:	3001      	adds	r0, #1
 800a13a:	d10c      	bne.n	800a156 <_printf_float+0x416>
 800a13c:	e65b      	b.n	8009df6 <_printf_float+0xb6>
 800a13e:	2301      	movs	r3, #1
 800a140:	465a      	mov	r2, fp
 800a142:	4631      	mov	r1, r6
 800a144:	4628      	mov	r0, r5
 800a146:	47b8      	blx	r7
 800a148:	3001      	adds	r0, #1
 800a14a:	f43f ae54 	beq.w	8009df6 <_printf_float+0xb6>
 800a14e:	f108 0801 	add.w	r8, r8, #1
 800a152:	45d0      	cmp	r8, sl
 800a154:	dbf3      	blt.n	800a13e <_printf_float+0x3fe>
 800a156:	464b      	mov	r3, r9
 800a158:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a15c:	e6e0      	b.n	8009f20 <_printf_float+0x1e0>
 800a15e:	f04f 0800 	mov.w	r8, #0
 800a162:	f104 0b1a 	add.w	fp, r4, #26
 800a166:	e7f4      	b.n	800a152 <_printf_float+0x412>
 800a168:	2301      	movs	r3, #1
 800a16a:	4642      	mov	r2, r8
 800a16c:	e7e1      	b.n	800a132 <_printf_float+0x3f2>
 800a16e:	2301      	movs	r3, #1
 800a170:	464a      	mov	r2, r9
 800a172:	4631      	mov	r1, r6
 800a174:	4628      	mov	r0, r5
 800a176:	47b8      	blx	r7
 800a178:	3001      	adds	r0, #1
 800a17a:	f43f ae3c 	beq.w	8009df6 <_printf_float+0xb6>
 800a17e:	f108 0801 	add.w	r8, r8, #1
 800a182:	68e3      	ldr	r3, [r4, #12]
 800a184:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800a186:	1a5b      	subs	r3, r3, r1
 800a188:	4543      	cmp	r3, r8
 800a18a:	dcf0      	bgt.n	800a16e <_printf_float+0x42e>
 800a18c:	e6fd      	b.n	8009f8a <_printf_float+0x24a>
 800a18e:	f04f 0800 	mov.w	r8, #0
 800a192:	f104 0919 	add.w	r9, r4, #25
 800a196:	e7f4      	b.n	800a182 <_printf_float+0x442>

0800a198 <_printf_common>:
 800a198:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a19c:	4616      	mov	r6, r2
 800a19e:	4698      	mov	r8, r3
 800a1a0:	688a      	ldr	r2, [r1, #8]
 800a1a2:	690b      	ldr	r3, [r1, #16]
 800a1a4:	4607      	mov	r7, r0
 800a1a6:	4293      	cmp	r3, r2
 800a1a8:	bfb8      	it	lt
 800a1aa:	4613      	movlt	r3, r2
 800a1ac:	6033      	str	r3, [r6, #0]
 800a1ae:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a1b2:	460c      	mov	r4, r1
 800a1b4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a1b8:	b10a      	cbz	r2, 800a1be <_printf_common+0x26>
 800a1ba:	3301      	adds	r3, #1
 800a1bc:	6033      	str	r3, [r6, #0]
 800a1be:	6823      	ldr	r3, [r4, #0]
 800a1c0:	0699      	lsls	r1, r3, #26
 800a1c2:	bf42      	ittt	mi
 800a1c4:	6833      	ldrmi	r3, [r6, #0]
 800a1c6:	3302      	addmi	r3, #2
 800a1c8:	6033      	strmi	r3, [r6, #0]
 800a1ca:	6825      	ldr	r5, [r4, #0]
 800a1cc:	f015 0506 	ands.w	r5, r5, #6
 800a1d0:	d106      	bne.n	800a1e0 <_printf_common+0x48>
 800a1d2:	f104 0a19 	add.w	sl, r4, #25
 800a1d6:	68e3      	ldr	r3, [r4, #12]
 800a1d8:	6832      	ldr	r2, [r6, #0]
 800a1da:	1a9b      	subs	r3, r3, r2
 800a1dc:	42ab      	cmp	r3, r5
 800a1de:	dc2b      	bgt.n	800a238 <_printf_common+0xa0>
 800a1e0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a1e4:	6822      	ldr	r2, [r4, #0]
 800a1e6:	3b00      	subs	r3, #0
 800a1e8:	bf18      	it	ne
 800a1ea:	2301      	movne	r3, #1
 800a1ec:	0692      	lsls	r2, r2, #26
 800a1ee:	d430      	bmi.n	800a252 <_printf_common+0xba>
 800a1f0:	4641      	mov	r1, r8
 800a1f2:	4638      	mov	r0, r7
 800a1f4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a1f8:	47c8      	blx	r9
 800a1fa:	3001      	adds	r0, #1
 800a1fc:	d023      	beq.n	800a246 <_printf_common+0xae>
 800a1fe:	6823      	ldr	r3, [r4, #0]
 800a200:	6922      	ldr	r2, [r4, #16]
 800a202:	f003 0306 	and.w	r3, r3, #6
 800a206:	2b04      	cmp	r3, #4
 800a208:	bf14      	ite	ne
 800a20a:	2500      	movne	r5, #0
 800a20c:	6833      	ldreq	r3, [r6, #0]
 800a20e:	f04f 0600 	mov.w	r6, #0
 800a212:	bf08      	it	eq
 800a214:	68e5      	ldreq	r5, [r4, #12]
 800a216:	f104 041a 	add.w	r4, r4, #26
 800a21a:	bf08      	it	eq
 800a21c:	1aed      	subeq	r5, r5, r3
 800a21e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800a222:	bf08      	it	eq
 800a224:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a228:	4293      	cmp	r3, r2
 800a22a:	bfc4      	itt	gt
 800a22c:	1a9b      	subgt	r3, r3, r2
 800a22e:	18ed      	addgt	r5, r5, r3
 800a230:	42b5      	cmp	r5, r6
 800a232:	d11a      	bne.n	800a26a <_printf_common+0xd2>
 800a234:	2000      	movs	r0, #0
 800a236:	e008      	b.n	800a24a <_printf_common+0xb2>
 800a238:	2301      	movs	r3, #1
 800a23a:	4652      	mov	r2, sl
 800a23c:	4641      	mov	r1, r8
 800a23e:	4638      	mov	r0, r7
 800a240:	47c8      	blx	r9
 800a242:	3001      	adds	r0, #1
 800a244:	d103      	bne.n	800a24e <_printf_common+0xb6>
 800a246:	f04f 30ff 	mov.w	r0, #4294967295
 800a24a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a24e:	3501      	adds	r5, #1
 800a250:	e7c1      	b.n	800a1d6 <_printf_common+0x3e>
 800a252:	2030      	movs	r0, #48	@ 0x30
 800a254:	18e1      	adds	r1, r4, r3
 800a256:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a25a:	1c5a      	adds	r2, r3, #1
 800a25c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a260:	4422      	add	r2, r4
 800a262:	3302      	adds	r3, #2
 800a264:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a268:	e7c2      	b.n	800a1f0 <_printf_common+0x58>
 800a26a:	2301      	movs	r3, #1
 800a26c:	4622      	mov	r2, r4
 800a26e:	4641      	mov	r1, r8
 800a270:	4638      	mov	r0, r7
 800a272:	47c8      	blx	r9
 800a274:	3001      	adds	r0, #1
 800a276:	d0e6      	beq.n	800a246 <_printf_common+0xae>
 800a278:	3601      	adds	r6, #1
 800a27a:	e7d9      	b.n	800a230 <_printf_common+0x98>

0800a27c <_printf_i>:
 800a27c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a280:	7e0f      	ldrb	r7, [r1, #24]
 800a282:	4691      	mov	r9, r2
 800a284:	2f78      	cmp	r7, #120	@ 0x78
 800a286:	4680      	mov	r8, r0
 800a288:	460c      	mov	r4, r1
 800a28a:	469a      	mov	sl, r3
 800a28c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a28e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a292:	d807      	bhi.n	800a2a4 <_printf_i+0x28>
 800a294:	2f62      	cmp	r7, #98	@ 0x62
 800a296:	d80a      	bhi.n	800a2ae <_printf_i+0x32>
 800a298:	2f00      	cmp	r7, #0
 800a29a:	f000 80d1 	beq.w	800a440 <_printf_i+0x1c4>
 800a29e:	2f58      	cmp	r7, #88	@ 0x58
 800a2a0:	f000 80b8 	beq.w	800a414 <_printf_i+0x198>
 800a2a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a2a8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a2ac:	e03a      	b.n	800a324 <_printf_i+0xa8>
 800a2ae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a2b2:	2b15      	cmp	r3, #21
 800a2b4:	d8f6      	bhi.n	800a2a4 <_printf_i+0x28>
 800a2b6:	a101      	add	r1, pc, #4	@ (adr r1, 800a2bc <_printf_i+0x40>)
 800a2b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a2bc:	0800a315 	.word	0x0800a315
 800a2c0:	0800a329 	.word	0x0800a329
 800a2c4:	0800a2a5 	.word	0x0800a2a5
 800a2c8:	0800a2a5 	.word	0x0800a2a5
 800a2cc:	0800a2a5 	.word	0x0800a2a5
 800a2d0:	0800a2a5 	.word	0x0800a2a5
 800a2d4:	0800a329 	.word	0x0800a329
 800a2d8:	0800a2a5 	.word	0x0800a2a5
 800a2dc:	0800a2a5 	.word	0x0800a2a5
 800a2e0:	0800a2a5 	.word	0x0800a2a5
 800a2e4:	0800a2a5 	.word	0x0800a2a5
 800a2e8:	0800a427 	.word	0x0800a427
 800a2ec:	0800a353 	.word	0x0800a353
 800a2f0:	0800a3e1 	.word	0x0800a3e1
 800a2f4:	0800a2a5 	.word	0x0800a2a5
 800a2f8:	0800a2a5 	.word	0x0800a2a5
 800a2fc:	0800a449 	.word	0x0800a449
 800a300:	0800a2a5 	.word	0x0800a2a5
 800a304:	0800a353 	.word	0x0800a353
 800a308:	0800a2a5 	.word	0x0800a2a5
 800a30c:	0800a2a5 	.word	0x0800a2a5
 800a310:	0800a3e9 	.word	0x0800a3e9
 800a314:	6833      	ldr	r3, [r6, #0]
 800a316:	1d1a      	adds	r2, r3, #4
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	6032      	str	r2, [r6, #0]
 800a31c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a320:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a324:	2301      	movs	r3, #1
 800a326:	e09c      	b.n	800a462 <_printf_i+0x1e6>
 800a328:	6833      	ldr	r3, [r6, #0]
 800a32a:	6820      	ldr	r0, [r4, #0]
 800a32c:	1d19      	adds	r1, r3, #4
 800a32e:	6031      	str	r1, [r6, #0]
 800a330:	0606      	lsls	r6, r0, #24
 800a332:	d501      	bpl.n	800a338 <_printf_i+0xbc>
 800a334:	681d      	ldr	r5, [r3, #0]
 800a336:	e003      	b.n	800a340 <_printf_i+0xc4>
 800a338:	0645      	lsls	r5, r0, #25
 800a33a:	d5fb      	bpl.n	800a334 <_printf_i+0xb8>
 800a33c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a340:	2d00      	cmp	r5, #0
 800a342:	da03      	bge.n	800a34c <_printf_i+0xd0>
 800a344:	232d      	movs	r3, #45	@ 0x2d
 800a346:	426d      	negs	r5, r5
 800a348:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a34c:	230a      	movs	r3, #10
 800a34e:	4858      	ldr	r0, [pc, #352]	@ (800a4b0 <_printf_i+0x234>)
 800a350:	e011      	b.n	800a376 <_printf_i+0xfa>
 800a352:	6821      	ldr	r1, [r4, #0]
 800a354:	6833      	ldr	r3, [r6, #0]
 800a356:	0608      	lsls	r0, r1, #24
 800a358:	f853 5b04 	ldr.w	r5, [r3], #4
 800a35c:	d402      	bmi.n	800a364 <_printf_i+0xe8>
 800a35e:	0649      	lsls	r1, r1, #25
 800a360:	bf48      	it	mi
 800a362:	b2ad      	uxthmi	r5, r5
 800a364:	2f6f      	cmp	r7, #111	@ 0x6f
 800a366:	6033      	str	r3, [r6, #0]
 800a368:	bf14      	ite	ne
 800a36a:	230a      	movne	r3, #10
 800a36c:	2308      	moveq	r3, #8
 800a36e:	4850      	ldr	r0, [pc, #320]	@ (800a4b0 <_printf_i+0x234>)
 800a370:	2100      	movs	r1, #0
 800a372:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a376:	6866      	ldr	r6, [r4, #4]
 800a378:	2e00      	cmp	r6, #0
 800a37a:	60a6      	str	r6, [r4, #8]
 800a37c:	db05      	blt.n	800a38a <_printf_i+0x10e>
 800a37e:	6821      	ldr	r1, [r4, #0]
 800a380:	432e      	orrs	r6, r5
 800a382:	f021 0104 	bic.w	r1, r1, #4
 800a386:	6021      	str	r1, [r4, #0]
 800a388:	d04b      	beq.n	800a422 <_printf_i+0x1a6>
 800a38a:	4616      	mov	r6, r2
 800a38c:	fbb5 f1f3 	udiv	r1, r5, r3
 800a390:	fb03 5711 	mls	r7, r3, r1, r5
 800a394:	5dc7      	ldrb	r7, [r0, r7]
 800a396:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a39a:	462f      	mov	r7, r5
 800a39c:	42bb      	cmp	r3, r7
 800a39e:	460d      	mov	r5, r1
 800a3a0:	d9f4      	bls.n	800a38c <_printf_i+0x110>
 800a3a2:	2b08      	cmp	r3, #8
 800a3a4:	d10b      	bne.n	800a3be <_printf_i+0x142>
 800a3a6:	6823      	ldr	r3, [r4, #0]
 800a3a8:	07df      	lsls	r7, r3, #31
 800a3aa:	d508      	bpl.n	800a3be <_printf_i+0x142>
 800a3ac:	6923      	ldr	r3, [r4, #16]
 800a3ae:	6861      	ldr	r1, [r4, #4]
 800a3b0:	4299      	cmp	r1, r3
 800a3b2:	bfde      	ittt	le
 800a3b4:	2330      	movle	r3, #48	@ 0x30
 800a3b6:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a3ba:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a3be:	1b92      	subs	r2, r2, r6
 800a3c0:	6122      	str	r2, [r4, #16]
 800a3c2:	464b      	mov	r3, r9
 800a3c4:	4621      	mov	r1, r4
 800a3c6:	4640      	mov	r0, r8
 800a3c8:	f8cd a000 	str.w	sl, [sp]
 800a3cc:	aa03      	add	r2, sp, #12
 800a3ce:	f7ff fee3 	bl	800a198 <_printf_common>
 800a3d2:	3001      	adds	r0, #1
 800a3d4:	d14a      	bne.n	800a46c <_printf_i+0x1f0>
 800a3d6:	f04f 30ff 	mov.w	r0, #4294967295
 800a3da:	b004      	add	sp, #16
 800a3dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3e0:	6823      	ldr	r3, [r4, #0]
 800a3e2:	f043 0320 	orr.w	r3, r3, #32
 800a3e6:	6023      	str	r3, [r4, #0]
 800a3e8:	2778      	movs	r7, #120	@ 0x78
 800a3ea:	4832      	ldr	r0, [pc, #200]	@ (800a4b4 <_printf_i+0x238>)
 800a3ec:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a3f0:	6823      	ldr	r3, [r4, #0]
 800a3f2:	6831      	ldr	r1, [r6, #0]
 800a3f4:	061f      	lsls	r7, r3, #24
 800a3f6:	f851 5b04 	ldr.w	r5, [r1], #4
 800a3fa:	d402      	bmi.n	800a402 <_printf_i+0x186>
 800a3fc:	065f      	lsls	r7, r3, #25
 800a3fe:	bf48      	it	mi
 800a400:	b2ad      	uxthmi	r5, r5
 800a402:	6031      	str	r1, [r6, #0]
 800a404:	07d9      	lsls	r1, r3, #31
 800a406:	bf44      	itt	mi
 800a408:	f043 0320 	orrmi.w	r3, r3, #32
 800a40c:	6023      	strmi	r3, [r4, #0]
 800a40e:	b11d      	cbz	r5, 800a418 <_printf_i+0x19c>
 800a410:	2310      	movs	r3, #16
 800a412:	e7ad      	b.n	800a370 <_printf_i+0xf4>
 800a414:	4826      	ldr	r0, [pc, #152]	@ (800a4b0 <_printf_i+0x234>)
 800a416:	e7e9      	b.n	800a3ec <_printf_i+0x170>
 800a418:	6823      	ldr	r3, [r4, #0]
 800a41a:	f023 0320 	bic.w	r3, r3, #32
 800a41e:	6023      	str	r3, [r4, #0]
 800a420:	e7f6      	b.n	800a410 <_printf_i+0x194>
 800a422:	4616      	mov	r6, r2
 800a424:	e7bd      	b.n	800a3a2 <_printf_i+0x126>
 800a426:	6833      	ldr	r3, [r6, #0]
 800a428:	6825      	ldr	r5, [r4, #0]
 800a42a:	1d18      	adds	r0, r3, #4
 800a42c:	6961      	ldr	r1, [r4, #20]
 800a42e:	6030      	str	r0, [r6, #0]
 800a430:	062e      	lsls	r6, r5, #24
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	d501      	bpl.n	800a43a <_printf_i+0x1be>
 800a436:	6019      	str	r1, [r3, #0]
 800a438:	e002      	b.n	800a440 <_printf_i+0x1c4>
 800a43a:	0668      	lsls	r0, r5, #25
 800a43c:	d5fb      	bpl.n	800a436 <_printf_i+0x1ba>
 800a43e:	8019      	strh	r1, [r3, #0]
 800a440:	2300      	movs	r3, #0
 800a442:	4616      	mov	r6, r2
 800a444:	6123      	str	r3, [r4, #16]
 800a446:	e7bc      	b.n	800a3c2 <_printf_i+0x146>
 800a448:	6833      	ldr	r3, [r6, #0]
 800a44a:	2100      	movs	r1, #0
 800a44c:	1d1a      	adds	r2, r3, #4
 800a44e:	6032      	str	r2, [r6, #0]
 800a450:	681e      	ldr	r6, [r3, #0]
 800a452:	6862      	ldr	r2, [r4, #4]
 800a454:	4630      	mov	r0, r6
 800a456:	f000 fcf4 	bl	800ae42 <memchr>
 800a45a:	b108      	cbz	r0, 800a460 <_printf_i+0x1e4>
 800a45c:	1b80      	subs	r0, r0, r6
 800a45e:	6060      	str	r0, [r4, #4]
 800a460:	6863      	ldr	r3, [r4, #4]
 800a462:	6123      	str	r3, [r4, #16]
 800a464:	2300      	movs	r3, #0
 800a466:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a46a:	e7aa      	b.n	800a3c2 <_printf_i+0x146>
 800a46c:	4632      	mov	r2, r6
 800a46e:	4649      	mov	r1, r9
 800a470:	4640      	mov	r0, r8
 800a472:	6923      	ldr	r3, [r4, #16]
 800a474:	47d0      	blx	sl
 800a476:	3001      	adds	r0, #1
 800a478:	d0ad      	beq.n	800a3d6 <_printf_i+0x15a>
 800a47a:	6823      	ldr	r3, [r4, #0]
 800a47c:	079b      	lsls	r3, r3, #30
 800a47e:	d413      	bmi.n	800a4a8 <_printf_i+0x22c>
 800a480:	68e0      	ldr	r0, [r4, #12]
 800a482:	9b03      	ldr	r3, [sp, #12]
 800a484:	4298      	cmp	r0, r3
 800a486:	bfb8      	it	lt
 800a488:	4618      	movlt	r0, r3
 800a48a:	e7a6      	b.n	800a3da <_printf_i+0x15e>
 800a48c:	2301      	movs	r3, #1
 800a48e:	4632      	mov	r2, r6
 800a490:	4649      	mov	r1, r9
 800a492:	4640      	mov	r0, r8
 800a494:	47d0      	blx	sl
 800a496:	3001      	adds	r0, #1
 800a498:	d09d      	beq.n	800a3d6 <_printf_i+0x15a>
 800a49a:	3501      	adds	r5, #1
 800a49c:	68e3      	ldr	r3, [r4, #12]
 800a49e:	9903      	ldr	r1, [sp, #12]
 800a4a0:	1a5b      	subs	r3, r3, r1
 800a4a2:	42ab      	cmp	r3, r5
 800a4a4:	dcf2      	bgt.n	800a48c <_printf_i+0x210>
 800a4a6:	e7eb      	b.n	800a480 <_printf_i+0x204>
 800a4a8:	2500      	movs	r5, #0
 800a4aa:	f104 0619 	add.w	r6, r4, #25
 800a4ae:	e7f5      	b.n	800a49c <_printf_i+0x220>
 800a4b0:	080101b0 	.word	0x080101b0
 800a4b4:	080101c1 	.word	0x080101c1

0800a4b8 <_scanf_float>:
 800a4b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4bc:	b087      	sub	sp, #28
 800a4be:	9303      	str	r3, [sp, #12]
 800a4c0:	688b      	ldr	r3, [r1, #8]
 800a4c2:	4691      	mov	r9, r2
 800a4c4:	1e5a      	subs	r2, r3, #1
 800a4c6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800a4ca:	bf82      	ittt	hi
 800a4cc:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800a4d0:	eb03 0b05 	addhi.w	fp, r3, r5
 800a4d4:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800a4d8:	460a      	mov	r2, r1
 800a4da:	f04f 0500 	mov.w	r5, #0
 800a4de:	bf88      	it	hi
 800a4e0:	608b      	strhi	r3, [r1, #8]
 800a4e2:	680b      	ldr	r3, [r1, #0]
 800a4e4:	4680      	mov	r8, r0
 800a4e6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800a4ea:	f842 3b1c 	str.w	r3, [r2], #28
 800a4ee:	460c      	mov	r4, r1
 800a4f0:	bf98      	it	ls
 800a4f2:	f04f 0b00 	movls.w	fp, #0
 800a4f6:	4616      	mov	r6, r2
 800a4f8:	46aa      	mov	sl, r5
 800a4fa:	462f      	mov	r7, r5
 800a4fc:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800a500:	9201      	str	r2, [sp, #4]
 800a502:	9502      	str	r5, [sp, #8]
 800a504:	68a2      	ldr	r2, [r4, #8]
 800a506:	b15a      	cbz	r2, 800a520 <_scanf_float+0x68>
 800a508:	f8d9 3000 	ldr.w	r3, [r9]
 800a50c:	781b      	ldrb	r3, [r3, #0]
 800a50e:	2b4e      	cmp	r3, #78	@ 0x4e
 800a510:	d862      	bhi.n	800a5d8 <_scanf_float+0x120>
 800a512:	2b40      	cmp	r3, #64	@ 0x40
 800a514:	d83a      	bhi.n	800a58c <_scanf_float+0xd4>
 800a516:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800a51a:	b2c8      	uxtb	r0, r1
 800a51c:	280e      	cmp	r0, #14
 800a51e:	d938      	bls.n	800a592 <_scanf_float+0xda>
 800a520:	b11f      	cbz	r7, 800a52a <_scanf_float+0x72>
 800a522:	6823      	ldr	r3, [r4, #0]
 800a524:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a528:	6023      	str	r3, [r4, #0]
 800a52a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a52e:	f1ba 0f01 	cmp.w	sl, #1
 800a532:	f200 8114 	bhi.w	800a75e <_scanf_float+0x2a6>
 800a536:	9b01      	ldr	r3, [sp, #4]
 800a538:	429e      	cmp	r6, r3
 800a53a:	f200 8105 	bhi.w	800a748 <_scanf_float+0x290>
 800a53e:	2001      	movs	r0, #1
 800a540:	b007      	add	sp, #28
 800a542:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a546:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800a54a:	2a0d      	cmp	r2, #13
 800a54c:	d8e8      	bhi.n	800a520 <_scanf_float+0x68>
 800a54e:	a101      	add	r1, pc, #4	@ (adr r1, 800a554 <_scanf_float+0x9c>)
 800a550:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a554:	0800a69d 	.word	0x0800a69d
 800a558:	0800a521 	.word	0x0800a521
 800a55c:	0800a521 	.word	0x0800a521
 800a560:	0800a521 	.word	0x0800a521
 800a564:	0800a6f9 	.word	0x0800a6f9
 800a568:	0800a6d3 	.word	0x0800a6d3
 800a56c:	0800a521 	.word	0x0800a521
 800a570:	0800a521 	.word	0x0800a521
 800a574:	0800a6ab 	.word	0x0800a6ab
 800a578:	0800a521 	.word	0x0800a521
 800a57c:	0800a521 	.word	0x0800a521
 800a580:	0800a521 	.word	0x0800a521
 800a584:	0800a521 	.word	0x0800a521
 800a588:	0800a667 	.word	0x0800a667
 800a58c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800a590:	e7db      	b.n	800a54a <_scanf_float+0x92>
 800a592:	290e      	cmp	r1, #14
 800a594:	d8c4      	bhi.n	800a520 <_scanf_float+0x68>
 800a596:	a001      	add	r0, pc, #4	@ (adr r0, 800a59c <_scanf_float+0xe4>)
 800a598:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800a59c:	0800a657 	.word	0x0800a657
 800a5a0:	0800a521 	.word	0x0800a521
 800a5a4:	0800a657 	.word	0x0800a657
 800a5a8:	0800a6e7 	.word	0x0800a6e7
 800a5ac:	0800a521 	.word	0x0800a521
 800a5b0:	0800a5f9 	.word	0x0800a5f9
 800a5b4:	0800a63d 	.word	0x0800a63d
 800a5b8:	0800a63d 	.word	0x0800a63d
 800a5bc:	0800a63d 	.word	0x0800a63d
 800a5c0:	0800a63d 	.word	0x0800a63d
 800a5c4:	0800a63d 	.word	0x0800a63d
 800a5c8:	0800a63d 	.word	0x0800a63d
 800a5cc:	0800a63d 	.word	0x0800a63d
 800a5d0:	0800a63d 	.word	0x0800a63d
 800a5d4:	0800a63d 	.word	0x0800a63d
 800a5d8:	2b6e      	cmp	r3, #110	@ 0x6e
 800a5da:	d809      	bhi.n	800a5f0 <_scanf_float+0x138>
 800a5dc:	2b60      	cmp	r3, #96	@ 0x60
 800a5de:	d8b2      	bhi.n	800a546 <_scanf_float+0x8e>
 800a5e0:	2b54      	cmp	r3, #84	@ 0x54
 800a5e2:	d07b      	beq.n	800a6dc <_scanf_float+0x224>
 800a5e4:	2b59      	cmp	r3, #89	@ 0x59
 800a5e6:	d19b      	bne.n	800a520 <_scanf_float+0x68>
 800a5e8:	2d07      	cmp	r5, #7
 800a5ea:	d199      	bne.n	800a520 <_scanf_float+0x68>
 800a5ec:	2508      	movs	r5, #8
 800a5ee:	e02f      	b.n	800a650 <_scanf_float+0x198>
 800a5f0:	2b74      	cmp	r3, #116	@ 0x74
 800a5f2:	d073      	beq.n	800a6dc <_scanf_float+0x224>
 800a5f4:	2b79      	cmp	r3, #121	@ 0x79
 800a5f6:	e7f6      	b.n	800a5e6 <_scanf_float+0x12e>
 800a5f8:	6821      	ldr	r1, [r4, #0]
 800a5fa:	05c8      	lsls	r0, r1, #23
 800a5fc:	d51e      	bpl.n	800a63c <_scanf_float+0x184>
 800a5fe:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800a602:	6021      	str	r1, [r4, #0]
 800a604:	3701      	adds	r7, #1
 800a606:	f1bb 0f00 	cmp.w	fp, #0
 800a60a:	d003      	beq.n	800a614 <_scanf_float+0x15c>
 800a60c:	3201      	adds	r2, #1
 800a60e:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a612:	60a2      	str	r2, [r4, #8]
 800a614:	68a3      	ldr	r3, [r4, #8]
 800a616:	3b01      	subs	r3, #1
 800a618:	60a3      	str	r3, [r4, #8]
 800a61a:	6923      	ldr	r3, [r4, #16]
 800a61c:	3301      	adds	r3, #1
 800a61e:	6123      	str	r3, [r4, #16]
 800a620:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800a624:	3b01      	subs	r3, #1
 800a626:	2b00      	cmp	r3, #0
 800a628:	f8c9 3004 	str.w	r3, [r9, #4]
 800a62c:	f340 8083 	ble.w	800a736 <_scanf_float+0x27e>
 800a630:	f8d9 3000 	ldr.w	r3, [r9]
 800a634:	3301      	adds	r3, #1
 800a636:	f8c9 3000 	str.w	r3, [r9]
 800a63a:	e763      	b.n	800a504 <_scanf_float+0x4c>
 800a63c:	eb1a 0105 	adds.w	r1, sl, r5
 800a640:	f47f af6e 	bne.w	800a520 <_scanf_float+0x68>
 800a644:	460d      	mov	r5, r1
 800a646:	468a      	mov	sl, r1
 800a648:	6822      	ldr	r2, [r4, #0]
 800a64a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800a64e:	6022      	str	r2, [r4, #0]
 800a650:	f806 3b01 	strb.w	r3, [r6], #1
 800a654:	e7de      	b.n	800a614 <_scanf_float+0x15c>
 800a656:	6822      	ldr	r2, [r4, #0]
 800a658:	0610      	lsls	r0, r2, #24
 800a65a:	f57f af61 	bpl.w	800a520 <_scanf_float+0x68>
 800a65e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a662:	6022      	str	r2, [r4, #0]
 800a664:	e7f4      	b.n	800a650 <_scanf_float+0x198>
 800a666:	f1ba 0f00 	cmp.w	sl, #0
 800a66a:	d10c      	bne.n	800a686 <_scanf_float+0x1ce>
 800a66c:	b977      	cbnz	r7, 800a68c <_scanf_float+0x1d4>
 800a66e:	6822      	ldr	r2, [r4, #0]
 800a670:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a674:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a678:	d108      	bne.n	800a68c <_scanf_float+0x1d4>
 800a67a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a67e:	f04f 0a01 	mov.w	sl, #1
 800a682:	6022      	str	r2, [r4, #0]
 800a684:	e7e4      	b.n	800a650 <_scanf_float+0x198>
 800a686:	f1ba 0f02 	cmp.w	sl, #2
 800a68a:	d051      	beq.n	800a730 <_scanf_float+0x278>
 800a68c:	2d01      	cmp	r5, #1
 800a68e:	d002      	beq.n	800a696 <_scanf_float+0x1de>
 800a690:	2d04      	cmp	r5, #4
 800a692:	f47f af45 	bne.w	800a520 <_scanf_float+0x68>
 800a696:	3501      	adds	r5, #1
 800a698:	b2ed      	uxtb	r5, r5
 800a69a:	e7d9      	b.n	800a650 <_scanf_float+0x198>
 800a69c:	f1ba 0f01 	cmp.w	sl, #1
 800a6a0:	f47f af3e 	bne.w	800a520 <_scanf_float+0x68>
 800a6a4:	f04f 0a02 	mov.w	sl, #2
 800a6a8:	e7d2      	b.n	800a650 <_scanf_float+0x198>
 800a6aa:	b975      	cbnz	r5, 800a6ca <_scanf_float+0x212>
 800a6ac:	2f00      	cmp	r7, #0
 800a6ae:	f47f af38 	bne.w	800a522 <_scanf_float+0x6a>
 800a6b2:	6822      	ldr	r2, [r4, #0]
 800a6b4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a6b8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a6bc:	f040 80ff 	bne.w	800a8be <_scanf_float+0x406>
 800a6c0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a6c4:	2501      	movs	r5, #1
 800a6c6:	6022      	str	r2, [r4, #0]
 800a6c8:	e7c2      	b.n	800a650 <_scanf_float+0x198>
 800a6ca:	2d03      	cmp	r5, #3
 800a6cc:	d0e3      	beq.n	800a696 <_scanf_float+0x1de>
 800a6ce:	2d05      	cmp	r5, #5
 800a6d0:	e7df      	b.n	800a692 <_scanf_float+0x1da>
 800a6d2:	2d02      	cmp	r5, #2
 800a6d4:	f47f af24 	bne.w	800a520 <_scanf_float+0x68>
 800a6d8:	2503      	movs	r5, #3
 800a6da:	e7b9      	b.n	800a650 <_scanf_float+0x198>
 800a6dc:	2d06      	cmp	r5, #6
 800a6de:	f47f af1f 	bne.w	800a520 <_scanf_float+0x68>
 800a6e2:	2507      	movs	r5, #7
 800a6e4:	e7b4      	b.n	800a650 <_scanf_float+0x198>
 800a6e6:	6822      	ldr	r2, [r4, #0]
 800a6e8:	0591      	lsls	r1, r2, #22
 800a6ea:	f57f af19 	bpl.w	800a520 <_scanf_float+0x68>
 800a6ee:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800a6f2:	6022      	str	r2, [r4, #0]
 800a6f4:	9702      	str	r7, [sp, #8]
 800a6f6:	e7ab      	b.n	800a650 <_scanf_float+0x198>
 800a6f8:	6822      	ldr	r2, [r4, #0]
 800a6fa:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800a6fe:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800a702:	d005      	beq.n	800a710 <_scanf_float+0x258>
 800a704:	0550      	lsls	r0, r2, #21
 800a706:	f57f af0b 	bpl.w	800a520 <_scanf_float+0x68>
 800a70a:	2f00      	cmp	r7, #0
 800a70c:	f000 80d7 	beq.w	800a8be <_scanf_float+0x406>
 800a710:	0591      	lsls	r1, r2, #22
 800a712:	bf58      	it	pl
 800a714:	9902      	ldrpl	r1, [sp, #8]
 800a716:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a71a:	bf58      	it	pl
 800a71c:	1a79      	subpl	r1, r7, r1
 800a71e:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800a722:	f04f 0700 	mov.w	r7, #0
 800a726:	bf58      	it	pl
 800a728:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800a72c:	6022      	str	r2, [r4, #0]
 800a72e:	e78f      	b.n	800a650 <_scanf_float+0x198>
 800a730:	f04f 0a03 	mov.w	sl, #3
 800a734:	e78c      	b.n	800a650 <_scanf_float+0x198>
 800a736:	4649      	mov	r1, r9
 800a738:	4640      	mov	r0, r8
 800a73a:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800a73e:	4798      	blx	r3
 800a740:	2800      	cmp	r0, #0
 800a742:	f43f aedf 	beq.w	800a504 <_scanf_float+0x4c>
 800a746:	e6eb      	b.n	800a520 <_scanf_float+0x68>
 800a748:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a74c:	464a      	mov	r2, r9
 800a74e:	4640      	mov	r0, r8
 800a750:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a754:	4798      	blx	r3
 800a756:	6923      	ldr	r3, [r4, #16]
 800a758:	3b01      	subs	r3, #1
 800a75a:	6123      	str	r3, [r4, #16]
 800a75c:	e6eb      	b.n	800a536 <_scanf_float+0x7e>
 800a75e:	1e6b      	subs	r3, r5, #1
 800a760:	2b06      	cmp	r3, #6
 800a762:	d824      	bhi.n	800a7ae <_scanf_float+0x2f6>
 800a764:	2d02      	cmp	r5, #2
 800a766:	d836      	bhi.n	800a7d6 <_scanf_float+0x31e>
 800a768:	9b01      	ldr	r3, [sp, #4]
 800a76a:	429e      	cmp	r6, r3
 800a76c:	f67f aee7 	bls.w	800a53e <_scanf_float+0x86>
 800a770:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a774:	464a      	mov	r2, r9
 800a776:	4640      	mov	r0, r8
 800a778:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a77c:	4798      	blx	r3
 800a77e:	6923      	ldr	r3, [r4, #16]
 800a780:	3b01      	subs	r3, #1
 800a782:	6123      	str	r3, [r4, #16]
 800a784:	e7f0      	b.n	800a768 <_scanf_float+0x2b0>
 800a786:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a78a:	464a      	mov	r2, r9
 800a78c:	4640      	mov	r0, r8
 800a78e:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800a792:	4798      	blx	r3
 800a794:	6923      	ldr	r3, [r4, #16]
 800a796:	3b01      	subs	r3, #1
 800a798:	6123      	str	r3, [r4, #16]
 800a79a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a79e:	fa5f fa8a 	uxtb.w	sl, sl
 800a7a2:	f1ba 0f02 	cmp.w	sl, #2
 800a7a6:	d1ee      	bne.n	800a786 <_scanf_float+0x2ce>
 800a7a8:	3d03      	subs	r5, #3
 800a7aa:	b2ed      	uxtb	r5, r5
 800a7ac:	1b76      	subs	r6, r6, r5
 800a7ae:	6823      	ldr	r3, [r4, #0]
 800a7b0:	05da      	lsls	r2, r3, #23
 800a7b2:	d530      	bpl.n	800a816 <_scanf_float+0x35e>
 800a7b4:	055b      	lsls	r3, r3, #21
 800a7b6:	d511      	bpl.n	800a7dc <_scanf_float+0x324>
 800a7b8:	9b01      	ldr	r3, [sp, #4]
 800a7ba:	429e      	cmp	r6, r3
 800a7bc:	f67f aebf 	bls.w	800a53e <_scanf_float+0x86>
 800a7c0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a7c4:	464a      	mov	r2, r9
 800a7c6:	4640      	mov	r0, r8
 800a7c8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a7cc:	4798      	blx	r3
 800a7ce:	6923      	ldr	r3, [r4, #16]
 800a7d0:	3b01      	subs	r3, #1
 800a7d2:	6123      	str	r3, [r4, #16]
 800a7d4:	e7f0      	b.n	800a7b8 <_scanf_float+0x300>
 800a7d6:	46aa      	mov	sl, r5
 800a7d8:	46b3      	mov	fp, r6
 800a7da:	e7de      	b.n	800a79a <_scanf_float+0x2e2>
 800a7dc:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800a7e0:	6923      	ldr	r3, [r4, #16]
 800a7e2:	2965      	cmp	r1, #101	@ 0x65
 800a7e4:	f103 33ff 	add.w	r3, r3, #4294967295
 800a7e8:	f106 35ff 	add.w	r5, r6, #4294967295
 800a7ec:	6123      	str	r3, [r4, #16]
 800a7ee:	d00c      	beq.n	800a80a <_scanf_float+0x352>
 800a7f0:	2945      	cmp	r1, #69	@ 0x45
 800a7f2:	d00a      	beq.n	800a80a <_scanf_float+0x352>
 800a7f4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a7f8:	464a      	mov	r2, r9
 800a7fa:	4640      	mov	r0, r8
 800a7fc:	4798      	blx	r3
 800a7fe:	6923      	ldr	r3, [r4, #16]
 800a800:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800a804:	3b01      	subs	r3, #1
 800a806:	1eb5      	subs	r5, r6, #2
 800a808:	6123      	str	r3, [r4, #16]
 800a80a:	464a      	mov	r2, r9
 800a80c:	4640      	mov	r0, r8
 800a80e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a812:	4798      	blx	r3
 800a814:	462e      	mov	r6, r5
 800a816:	6822      	ldr	r2, [r4, #0]
 800a818:	f012 0210 	ands.w	r2, r2, #16
 800a81c:	d001      	beq.n	800a822 <_scanf_float+0x36a>
 800a81e:	2000      	movs	r0, #0
 800a820:	e68e      	b.n	800a540 <_scanf_float+0x88>
 800a822:	7032      	strb	r2, [r6, #0]
 800a824:	6823      	ldr	r3, [r4, #0]
 800a826:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a82a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a82e:	d125      	bne.n	800a87c <_scanf_float+0x3c4>
 800a830:	9b02      	ldr	r3, [sp, #8]
 800a832:	429f      	cmp	r7, r3
 800a834:	d00a      	beq.n	800a84c <_scanf_float+0x394>
 800a836:	1bda      	subs	r2, r3, r7
 800a838:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800a83c:	429e      	cmp	r6, r3
 800a83e:	bf28      	it	cs
 800a840:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800a844:	4630      	mov	r0, r6
 800a846:	491f      	ldr	r1, [pc, #124]	@ (800a8c4 <_scanf_float+0x40c>)
 800a848:	f000 f972 	bl	800ab30 <siprintf>
 800a84c:	2200      	movs	r2, #0
 800a84e:	4640      	mov	r0, r8
 800a850:	9901      	ldr	r1, [sp, #4]
 800a852:	f002 fcfd 	bl	800d250 <_strtod_r>
 800a856:	9b03      	ldr	r3, [sp, #12]
 800a858:	6825      	ldr	r5, [r4, #0]
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	f015 0f02 	tst.w	r5, #2
 800a860:	4606      	mov	r6, r0
 800a862:	460f      	mov	r7, r1
 800a864:	f103 0204 	add.w	r2, r3, #4
 800a868:	d015      	beq.n	800a896 <_scanf_float+0x3de>
 800a86a:	9903      	ldr	r1, [sp, #12]
 800a86c:	600a      	str	r2, [r1, #0]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	e9c3 6700 	strd	r6, r7, [r3]
 800a874:	68e3      	ldr	r3, [r4, #12]
 800a876:	3301      	adds	r3, #1
 800a878:	60e3      	str	r3, [r4, #12]
 800a87a:	e7d0      	b.n	800a81e <_scanf_float+0x366>
 800a87c:	9b04      	ldr	r3, [sp, #16]
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d0e4      	beq.n	800a84c <_scanf_float+0x394>
 800a882:	9905      	ldr	r1, [sp, #20]
 800a884:	230a      	movs	r3, #10
 800a886:	4640      	mov	r0, r8
 800a888:	3101      	adds	r1, #1
 800a88a:	f002 fd61 	bl	800d350 <_strtol_r>
 800a88e:	9b04      	ldr	r3, [sp, #16]
 800a890:	9e05      	ldr	r6, [sp, #20]
 800a892:	1ac2      	subs	r2, r0, r3
 800a894:	e7d0      	b.n	800a838 <_scanf_float+0x380>
 800a896:	076d      	lsls	r5, r5, #29
 800a898:	d4e7      	bmi.n	800a86a <_scanf_float+0x3b2>
 800a89a:	9d03      	ldr	r5, [sp, #12]
 800a89c:	602a      	str	r2, [r5, #0]
 800a89e:	681d      	ldr	r5, [r3, #0]
 800a8a0:	4602      	mov	r2, r0
 800a8a2:	460b      	mov	r3, r1
 800a8a4:	f7f6 f91e 	bl	8000ae4 <__aeabi_dcmpun>
 800a8a8:	b120      	cbz	r0, 800a8b4 <_scanf_float+0x3fc>
 800a8aa:	4807      	ldr	r0, [pc, #28]	@ (800a8c8 <_scanf_float+0x410>)
 800a8ac:	f000 fad8 	bl	800ae60 <nanf>
 800a8b0:	6028      	str	r0, [r5, #0]
 800a8b2:	e7df      	b.n	800a874 <_scanf_float+0x3bc>
 800a8b4:	4630      	mov	r0, r6
 800a8b6:	4639      	mov	r1, r7
 800a8b8:	f7f6 f972 	bl	8000ba0 <__aeabi_d2f>
 800a8bc:	e7f8      	b.n	800a8b0 <_scanf_float+0x3f8>
 800a8be:	2700      	movs	r7, #0
 800a8c0:	e633      	b.n	800a52a <_scanf_float+0x72>
 800a8c2:	bf00      	nop
 800a8c4:	080101d2 	.word	0x080101d2
 800a8c8:	08010313 	.word	0x08010313

0800a8cc <std>:
 800a8cc:	2300      	movs	r3, #0
 800a8ce:	b510      	push	{r4, lr}
 800a8d0:	4604      	mov	r4, r0
 800a8d2:	e9c0 3300 	strd	r3, r3, [r0]
 800a8d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a8da:	6083      	str	r3, [r0, #8]
 800a8dc:	8181      	strh	r1, [r0, #12]
 800a8de:	6643      	str	r3, [r0, #100]	@ 0x64
 800a8e0:	81c2      	strh	r2, [r0, #14]
 800a8e2:	6183      	str	r3, [r0, #24]
 800a8e4:	4619      	mov	r1, r3
 800a8e6:	2208      	movs	r2, #8
 800a8e8:	305c      	adds	r0, #92	@ 0x5c
 800a8ea:	f000 fa2b 	bl	800ad44 <memset>
 800a8ee:	4b0d      	ldr	r3, [pc, #52]	@ (800a924 <std+0x58>)
 800a8f0:	6224      	str	r4, [r4, #32]
 800a8f2:	6263      	str	r3, [r4, #36]	@ 0x24
 800a8f4:	4b0c      	ldr	r3, [pc, #48]	@ (800a928 <std+0x5c>)
 800a8f6:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a8f8:	4b0c      	ldr	r3, [pc, #48]	@ (800a92c <std+0x60>)
 800a8fa:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a8fc:	4b0c      	ldr	r3, [pc, #48]	@ (800a930 <std+0x64>)
 800a8fe:	6323      	str	r3, [r4, #48]	@ 0x30
 800a900:	4b0c      	ldr	r3, [pc, #48]	@ (800a934 <std+0x68>)
 800a902:	429c      	cmp	r4, r3
 800a904:	d006      	beq.n	800a914 <std+0x48>
 800a906:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a90a:	4294      	cmp	r4, r2
 800a90c:	d002      	beq.n	800a914 <std+0x48>
 800a90e:	33d0      	adds	r3, #208	@ 0xd0
 800a910:	429c      	cmp	r4, r3
 800a912:	d105      	bne.n	800a920 <std+0x54>
 800a914:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a918:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a91c:	f000 ba8e 	b.w	800ae3c <__retarget_lock_init_recursive>
 800a920:	bd10      	pop	{r4, pc}
 800a922:	bf00      	nop
 800a924:	0800ab75 	.word	0x0800ab75
 800a928:	0800ab97 	.word	0x0800ab97
 800a92c:	0800abcf 	.word	0x0800abcf
 800a930:	0800abf3 	.word	0x0800abf3
 800a934:	200004c0 	.word	0x200004c0

0800a938 <stdio_exit_handler>:
 800a938:	4a02      	ldr	r2, [pc, #8]	@ (800a944 <stdio_exit_handler+0xc>)
 800a93a:	4903      	ldr	r1, [pc, #12]	@ (800a948 <stdio_exit_handler+0x10>)
 800a93c:	4803      	ldr	r0, [pc, #12]	@ (800a94c <stdio_exit_handler+0x14>)
 800a93e:	f000 b869 	b.w	800aa14 <_fwalk_sglue>
 800a942:	bf00      	nop
 800a944:	2000008c 	.word	0x2000008c
 800a948:	0800d985 	.word	0x0800d985
 800a94c:	2000009c 	.word	0x2000009c

0800a950 <cleanup_stdio>:
 800a950:	6841      	ldr	r1, [r0, #4]
 800a952:	4b0c      	ldr	r3, [pc, #48]	@ (800a984 <cleanup_stdio+0x34>)
 800a954:	b510      	push	{r4, lr}
 800a956:	4299      	cmp	r1, r3
 800a958:	4604      	mov	r4, r0
 800a95a:	d001      	beq.n	800a960 <cleanup_stdio+0x10>
 800a95c:	f003 f812 	bl	800d984 <_fflush_r>
 800a960:	68a1      	ldr	r1, [r4, #8]
 800a962:	4b09      	ldr	r3, [pc, #36]	@ (800a988 <cleanup_stdio+0x38>)
 800a964:	4299      	cmp	r1, r3
 800a966:	d002      	beq.n	800a96e <cleanup_stdio+0x1e>
 800a968:	4620      	mov	r0, r4
 800a96a:	f003 f80b 	bl	800d984 <_fflush_r>
 800a96e:	68e1      	ldr	r1, [r4, #12]
 800a970:	4b06      	ldr	r3, [pc, #24]	@ (800a98c <cleanup_stdio+0x3c>)
 800a972:	4299      	cmp	r1, r3
 800a974:	d004      	beq.n	800a980 <cleanup_stdio+0x30>
 800a976:	4620      	mov	r0, r4
 800a978:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a97c:	f003 b802 	b.w	800d984 <_fflush_r>
 800a980:	bd10      	pop	{r4, pc}
 800a982:	bf00      	nop
 800a984:	200004c0 	.word	0x200004c0
 800a988:	20000528 	.word	0x20000528
 800a98c:	20000590 	.word	0x20000590

0800a990 <global_stdio_init.part.0>:
 800a990:	b510      	push	{r4, lr}
 800a992:	4b0b      	ldr	r3, [pc, #44]	@ (800a9c0 <global_stdio_init.part.0+0x30>)
 800a994:	4c0b      	ldr	r4, [pc, #44]	@ (800a9c4 <global_stdio_init.part.0+0x34>)
 800a996:	4a0c      	ldr	r2, [pc, #48]	@ (800a9c8 <global_stdio_init.part.0+0x38>)
 800a998:	4620      	mov	r0, r4
 800a99a:	601a      	str	r2, [r3, #0]
 800a99c:	2104      	movs	r1, #4
 800a99e:	2200      	movs	r2, #0
 800a9a0:	f7ff ff94 	bl	800a8cc <std>
 800a9a4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a9a8:	2201      	movs	r2, #1
 800a9aa:	2109      	movs	r1, #9
 800a9ac:	f7ff ff8e 	bl	800a8cc <std>
 800a9b0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a9b4:	2202      	movs	r2, #2
 800a9b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a9ba:	2112      	movs	r1, #18
 800a9bc:	f7ff bf86 	b.w	800a8cc <std>
 800a9c0:	200005f8 	.word	0x200005f8
 800a9c4:	200004c0 	.word	0x200004c0
 800a9c8:	0800a939 	.word	0x0800a939

0800a9cc <__sfp_lock_acquire>:
 800a9cc:	4801      	ldr	r0, [pc, #4]	@ (800a9d4 <__sfp_lock_acquire+0x8>)
 800a9ce:	f000 ba36 	b.w	800ae3e <__retarget_lock_acquire_recursive>
 800a9d2:	bf00      	nop
 800a9d4:	20000601 	.word	0x20000601

0800a9d8 <__sfp_lock_release>:
 800a9d8:	4801      	ldr	r0, [pc, #4]	@ (800a9e0 <__sfp_lock_release+0x8>)
 800a9da:	f000 ba31 	b.w	800ae40 <__retarget_lock_release_recursive>
 800a9de:	bf00      	nop
 800a9e0:	20000601 	.word	0x20000601

0800a9e4 <__sinit>:
 800a9e4:	b510      	push	{r4, lr}
 800a9e6:	4604      	mov	r4, r0
 800a9e8:	f7ff fff0 	bl	800a9cc <__sfp_lock_acquire>
 800a9ec:	6a23      	ldr	r3, [r4, #32]
 800a9ee:	b11b      	cbz	r3, 800a9f8 <__sinit+0x14>
 800a9f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a9f4:	f7ff bff0 	b.w	800a9d8 <__sfp_lock_release>
 800a9f8:	4b04      	ldr	r3, [pc, #16]	@ (800aa0c <__sinit+0x28>)
 800a9fa:	6223      	str	r3, [r4, #32]
 800a9fc:	4b04      	ldr	r3, [pc, #16]	@ (800aa10 <__sinit+0x2c>)
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d1f5      	bne.n	800a9f0 <__sinit+0xc>
 800aa04:	f7ff ffc4 	bl	800a990 <global_stdio_init.part.0>
 800aa08:	e7f2      	b.n	800a9f0 <__sinit+0xc>
 800aa0a:	bf00      	nop
 800aa0c:	0800a951 	.word	0x0800a951
 800aa10:	200005f8 	.word	0x200005f8

0800aa14 <_fwalk_sglue>:
 800aa14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aa18:	4607      	mov	r7, r0
 800aa1a:	4688      	mov	r8, r1
 800aa1c:	4614      	mov	r4, r2
 800aa1e:	2600      	movs	r6, #0
 800aa20:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800aa24:	f1b9 0901 	subs.w	r9, r9, #1
 800aa28:	d505      	bpl.n	800aa36 <_fwalk_sglue+0x22>
 800aa2a:	6824      	ldr	r4, [r4, #0]
 800aa2c:	2c00      	cmp	r4, #0
 800aa2e:	d1f7      	bne.n	800aa20 <_fwalk_sglue+0xc>
 800aa30:	4630      	mov	r0, r6
 800aa32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aa36:	89ab      	ldrh	r3, [r5, #12]
 800aa38:	2b01      	cmp	r3, #1
 800aa3a:	d907      	bls.n	800aa4c <_fwalk_sglue+0x38>
 800aa3c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800aa40:	3301      	adds	r3, #1
 800aa42:	d003      	beq.n	800aa4c <_fwalk_sglue+0x38>
 800aa44:	4629      	mov	r1, r5
 800aa46:	4638      	mov	r0, r7
 800aa48:	47c0      	blx	r8
 800aa4a:	4306      	orrs	r6, r0
 800aa4c:	3568      	adds	r5, #104	@ 0x68
 800aa4e:	e7e9      	b.n	800aa24 <_fwalk_sglue+0x10>

0800aa50 <iprintf>:
 800aa50:	b40f      	push	{r0, r1, r2, r3}
 800aa52:	b507      	push	{r0, r1, r2, lr}
 800aa54:	4906      	ldr	r1, [pc, #24]	@ (800aa70 <iprintf+0x20>)
 800aa56:	ab04      	add	r3, sp, #16
 800aa58:	6808      	ldr	r0, [r1, #0]
 800aa5a:	f853 2b04 	ldr.w	r2, [r3], #4
 800aa5e:	6881      	ldr	r1, [r0, #8]
 800aa60:	9301      	str	r3, [sp, #4]
 800aa62:	f002 fdf7 	bl	800d654 <_vfiprintf_r>
 800aa66:	b003      	add	sp, #12
 800aa68:	f85d eb04 	ldr.w	lr, [sp], #4
 800aa6c:	b004      	add	sp, #16
 800aa6e:	4770      	bx	lr
 800aa70:	20000098 	.word	0x20000098

0800aa74 <_puts_r>:
 800aa74:	6a03      	ldr	r3, [r0, #32]
 800aa76:	b570      	push	{r4, r5, r6, lr}
 800aa78:	4605      	mov	r5, r0
 800aa7a:	460e      	mov	r6, r1
 800aa7c:	6884      	ldr	r4, [r0, #8]
 800aa7e:	b90b      	cbnz	r3, 800aa84 <_puts_r+0x10>
 800aa80:	f7ff ffb0 	bl	800a9e4 <__sinit>
 800aa84:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800aa86:	07db      	lsls	r3, r3, #31
 800aa88:	d405      	bmi.n	800aa96 <_puts_r+0x22>
 800aa8a:	89a3      	ldrh	r3, [r4, #12]
 800aa8c:	0598      	lsls	r0, r3, #22
 800aa8e:	d402      	bmi.n	800aa96 <_puts_r+0x22>
 800aa90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aa92:	f000 f9d4 	bl	800ae3e <__retarget_lock_acquire_recursive>
 800aa96:	89a3      	ldrh	r3, [r4, #12]
 800aa98:	0719      	lsls	r1, r3, #28
 800aa9a:	d502      	bpl.n	800aaa2 <_puts_r+0x2e>
 800aa9c:	6923      	ldr	r3, [r4, #16]
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	d135      	bne.n	800ab0e <_puts_r+0x9a>
 800aaa2:	4621      	mov	r1, r4
 800aaa4:	4628      	mov	r0, r5
 800aaa6:	f000 f8e7 	bl	800ac78 <__swsetup_r>
 800aaaa:	b380      	cbz	r0, 800ab0e <_puts_r+0x9a>
 800aaac:	f04f 35ff 	mov.w	r5, #4294967295
 800aab0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800aab2:	07da      	lsls	r2, r3, #31
 800aab4:	d405      	bmi.n	800aac2 <_puts_r+0x4e>
 800aab6:	89a3      	ldrh	r3, [r4, #12]
 800aab8:	059b      	lsls	r3, r3, #22
 800aaba:	d402      	bmi.n	800aac2 <_puts_r+0x4e>
 800aabc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aabe:	f000 f9bf 	bl	800ae40 <__retarget_lock_release_recursive>
 800aac2:	4628      	mov	r0, r5
 800aac4:	bd70      	pop	{r4, r5, r6, pc}
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	da04      	bge.n	800aad4 <_puts_r+0x60>
 800aaca:	69a2      	ldr	r2, [r4, #24]
 800aacc:	429a      	cmp	r2, r3
 800aace:	dc17      	bgt.n	800ab00 <_puts_r+0x8c>
 800aad0:	290a      	cmp	r1, #10
 800aad2:	d015      	beq.n	800ab00 <_puts_r+0x8c>
 800aad4:	6823      	ldr	r3, [r4, #0]
 800aad6:	1c5a      	adds	r2, r3, #1
 800aad8:	6022      	str	r2, [r4, #0]
 800aada:	7019      	strb	r1, [r3, #0]
 800aadc:	68a3      	ldr	r3, [r4, #8]
 800aade:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800aae2:	3b01      	subs	r3, #1
 800aae4:	60a3      	str	r3, [r4, #8]
 800aae6:	2900      	cmp	r1, #0
 800aae8:	d1ed      	bne.n	800aac6 <_puts_r+0x52>
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	da11      	bge.n	800ab12 <_puts_r+0x9e>
 800aaee:	4622      	mov	r2, r4
 800aaf0:	210a      	movs	r1, #10
 800aaf2:	4628      	mov	r0, r5
 800aaf4:	f000 f881 	bl	800abfa <__swbuf_r>
 800aaf8:	3001      	adds	r0, #1
 800aafa:	d0d7      	beq.n	800aaac <_puts_r+0x38>
 800aafc:	250a      	movs	r5, #10
 800aafe:	e7d7      	b.n	800aab0 <_puts_r+0x3c>
 800ab00:	4622      	mov	r2, r4
 800ab02:	4628      	mov	r0, r5
 800ab04:	f000 f879 	bl	800abfa <__swbuf_r>
 800ab08:	3001      	adds	r0, #1
 800ab0a:	d1e7      	bne.n	800aadc <_puts_r+0x68>
 800ab0c:	e7ce      	b.n	800aaac <_puts_r+0x38>
 800ab0e:	3e01      	subs	r6, #1
 800ab10:	e7e4      	b.n	800aadc <_puts_r+0x68>
 800ab12:	6823      	ldr	r3, [r4, #0]
 800ab14:	1c5a      	adds	r2, r3, #1
 800ab16:	6022      	str	r2, [r4, #0]
 800ab18:	220a      	movs	r2, #10
 800ab1a:	701a      	strb	r2, [r3, #0]
 800ab1c:	e7ee      	b.n	800aafc <_puts_r+0x88>
	...

0800ab20 <puts>:
 800ab20:	4b02      	ldr	r3, [pc, #8]	@ (800ab2c <puts+0xc>)
 800ab22:	4601      	mov	r1, r0
 800ab24:	6818      	ldr	r0, [r3, #0]
 800ab26:	f7ff bfa5 	b.w	800aa74 <_puts_r>
 800ab2a:	bf00      	nop
 800ab2c:	20000098 	.word	0x20000098

0800ab30 <siprintf>:
 800ab30:	b40e      	push	{r1, r2, r3}
 800ab32:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800ab36:	b510      	push	{r4, lr}
 800ab38:	2400      	movs	r4, #0
 800ab3a:	b09d      	sub	sp, #116	@ 0x74
 800ab3c:	ab1f      	add	r3, sp, #124	@ 0x7c
 800ab3e:	9002      	str	r0, [sp, #8]
 800ab40:	9006      	str	r0, [sp, #24]
 800ab42:	9107      	str	r1, [sp, #28]
 800ab44:	9104      	str	r1, [sp, #16]
 800ab46:	4809      	ldr	r0, [pc, #36]	@ (800ab6c <siprintf+0x3c>)
 800ab48:	4909      	ldr	r1, [pc, #36]	@ (800ab70 <siprintf+0x40>)
 800ab4a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab4e:	9105      	str	r1, [sp, #20]
 800ab50:	6800      	ldr	r0, [r0, #0]
 800ab52:	a902      	add	r1, sp, #8
 800ab54:	9301      	str	r3, [sp, #4]
 800ab56:	941b      	str	r4, [sp, #108]	@ 0x6c
 800ab58:	f002 fc58 	bl	800d40c <_svfiprintf_r>
 800ab5c:	9b02      	ldr	r3, [sp, #8]
 800ab5e:	701c      	strb	r4, [r3, #0]
 800ab60:	b01d      	add	sp, #116	@ 0x74
 800ab62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ab66:	b003      	add	sp, #12
 800ab68:	4770      	bx	lr
 800ab6a:	bf00      	nop
 800ab6c:	20000098 	.word	0x20000098
 800ab70:	ffff0208 	.word	0xffff0208

0800ab74 <__sread>:
 800ab74:	b510      	push	{r4, lr}
 800ab76:	460c      	mov	r4, r1
 800ab78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab7c:	f000 f910 	bl	800ada0 <_read_r>
 800ab80:	2800      	cmp	r0, #0
 800ab82:	bfab      	itete	ge
 800ab84:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ab86:	89a3      	ldrhlt	r3, [r4, #12]
 800ab88:	181b      	addge	r3, r3, r0
 800ab8a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ab8e:	bfac      	ite	ge
 800ab90:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ab92:	81a3      	strhlt	r3, [r4, #12]
 800ab94:	bd10      	pop	{r4, pc}

0800ab96 <__swrite>:
 800ab96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab9a:	461f      	mov	r7, r3
 800ab9c:	898b      	ldrh	r3, [r1, #12]
 800ab9e:	4605      	mov	r5, r0
 800aba0:	05db      	lsls	r3, r3, #23
 800aba2:	460c      	mov	r4, r1
 800aba4:	4616      	mov	r6, r2
 800aba6:	d505      	bpl.n	800abb4 <__swrite+0x1e>
 800aba8:	2302      	movs	r3, #2
 800abaa:	2200      	movs	r2, #0
 800abac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800abb0:	f000 f8e4 	bl	800ad7c <_lseek_r>
 800abb4:	89a3      	ldrh	r3, [r4, #12]
 800abb6:	4632      	mov	r2, r6
 800abb8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800abbc:	81a3      	strh	r3, [r4, #12]
 800abbe:	4628      	mov	r0, r5
 800abc0:	463b      	mov	r3, r7
 800abc2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800abc6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800abca:	f000 b8fb 	b.w	800adc4 <_write_r>

0800abce <__sseek>:
 800abce:	b510      	push	{r4, lr}
 800abd0:	460c      	mov	r4, r1
 800abd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800abd6:	f000 f8d1 	bl	800ad7c <_lseek_r>
 800abda:	1c43      	adds	r3, r0, #1
 800abdc:	89a3      	ldrh	r3, [r4, #12]
 800abde:	bf15      	itete	ne
 800abe0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800abe2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800abe6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800abea:	81a3      	strheq	r3, [r4, #12]
 800abec:	bf18      	it	ne
 800abee:	81a3      	strhne	r3, [r4, #12]
 800abf0:	bd10      	pop	{r4, pc}

0800abf2 <__sclose>:
 800abf2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800abf6:	f000 b8b1 	b.w	800ad5c <_close_r>

0800abfa <__swbuf_r>:
 800abfa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800abfc:	460e      	mov	r6, r1
 800abfe:	4614      	mov	r4, r2
 800ac00:	4605      	mov	r5, r0
 800ac02:	b118      	cbz	r0, 800ac0c <__swbuf_r+0x12>
 800ac04:	6a03      	ldr	r3, [r0, #32]
 800ac06:	b90b      	cbnz	r3, 800ac0c <__swbuf_r+0x12>
 800ac08:	f7ff feec 	bl	800a9e4 <__sinit>
 800ac0c:	69a3      	ldr	r3, [r4, #24]
 800ac0e:	60a3      	str	r3, [r4, #8]
 800ac10:	89a3      	ldrh	r3, [r4, #12]
 800ac12:	071a      	lsls	r2, r3, #28
 800ac14:	d501      	bpl.n	800ac1a <__swbuf_r+0x20>
 800ac16:	6923      	ldr	r3, [r4, #16]
 800ac18:	b943      	cbnz	r3, 800ac2c <__swbuf_r+0x32>
 800ac1a:	4621      	mov	r1, r4
 800ac1c:	4628      	mov	r0, r5
 800ac1e:	f000 f82b 	bl	800ac78 <__swsetup_r>
 800ac22:	b118      	cbz	r0, 800ac2c <__swbuf_r+0x32>
 800ac24:	f04f 37ff 	mov.w	r7, #4294967295
 800ac28:	4638      	mov	r0, r7
 800ac2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ac2c:	6823      	ldr	r3, [r4, #0]
 800ac2e:	6922      	ldr	r2, [r4, #16]
 800ac30:	b2f6      	uxtb	r6, r6
 800ac32:	1a98      	subs	r0, r3, r2
 800ac34:	6963      	ldr	r3, [r4, #20]
 800ac36:	4637      	mov	r7, r6
 800ac38:	4283      	cmp	r3, r0
 800ac3a:	dc05      	bgt.n	800ac48 <__swbuf_r+0x4e>
 800ac3c:	4621      	mov	r1, r4
 800ac3e:	4628      	mov	r0, r5
 800ac40:	f002 fea0 	bl	800d984 <_fflush_r>
 800ac44:	2800      	cmp	r0, #0
 800ac46:	d1ed      	bne.n	800ac24 <__swbuf_r+0x2a>
 800ac48:	68a3      	ldr	r3, [r4, #8]
 800ac4a:	3b01      	subs	r3, #1
 800ac4c:	60a3      	str	r3, [r4, #8]
 800ac4e:	6823      	ldr	r3, [r4, #0]
 800ac50:	1c5a      	adds	r2, r3, #1
 800ac52:	6022      	str	r2, [r4, #0]
 800ac54:	701e      	strb	r6, [r3, #0]
 800ac56:	6962      	ldr	r2, [r4, #20]
 800ac58:	1c43      	adds	r3, r0, #1
 800ac5a:	429a      	cmp	r2, r3
 800ac5c:	d004      	beq.n	800ac68 <__swbuf_r+0x6e>
 800ac5e:	89a3      	ldrh	r3, [r4, #12]
 800ac60:	07db      	lsls	r3, r3, #31
 800ac62:	d5e1      	bpl.n	800ac28 <__swbuf_r+0x2e>
 800ac64:	2e0a      	cmp	r6, #10
 800ac66:	d1df      	bne.n	800ac28 <__swbuf_r+0x2e>
 800ac68:	4621      	mov	r1, r4
 800ac6a:	4628      	mov	r0, r5
 800ac6c:	f002 fe8a 	bl	800d984 <_fflush_r>
 800ac70:	2800      	cmp	r0, #0
 800ac72:	d0d9      	beq.n	800ac28 <__swbuf_r+0x2e>
 800ac74:	e7d6      	b.n	800ac24 <__swbuf_r+0x2a>
	...

0800ac78 <__swsetup_r>:
 800ac78:	b538      	push	{r3, r4, r5, lr}
 800ac7a:	4b29      	ldr	r3, [pc, #164]	@ (800ad20 <__swsetup_r+0xa8>)
 800ac7c:	4605      	mov	r5, r0
 800ac7e:	6818      	ldr	r0, [r3, #0]
 800ac80:	460c      	mov	r4, r1
 800ac82:	b118      	cbz	r0, 800ac8c <__swsetup_r+0x14>
 800ac84:	6a03      	ldr	r3, [r0, #32]
 800ac86:	b90b      	cbnz	r3, 800ac8c <__swsetup_r+0x14>
 800ac88:	f7ff feac 	bl	800a9e4 <__sinit>
 800ac8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac90:	0719      	lsls	r1, r3, #28
 800ac92:	d422      	bmi.n	800acda <__swsetup_r+0x62>
 800ac94:	06da      	lsls	r2, r3, #27
 800ac96:	d407      	bmi.n	800aca8 <__swsetup_r+0x30>
 800ac98:	2209      	movs	r2, #9
 800ac9a:	602a      	str	r2, [r5, #0]
 800ac9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aca0:	f04f 30ff 	mov.w	r0, #4294967295
 800aca4:	81a3      	strh	r3, [r4, #12]
 800aca6:	e033      	b.n	800ad10 <__swsetup_r+0x98>
 800aca8:	0758      	lsls	r0, r3, #29
 800acaa:	d512      	bpl.n	800acd2 <__swsetup_r+0x5a>
 800acac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800acae:	b141      	cbz	r1, 800acc2 <__swsetup_r+0x4a>
 800acb0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800acb4:	4299      	cmp	r1, r3
 800acb6:	d002      	beq.n	800acbe <__swsetup_r+0x46>
 800acb8:	4628      	mov	r0, r5
 800acba:	f000 ff31 	bl	800bb20 <_free_r>
 800acbe:	2300      	movs	r3, #0
 800acc0:	6363      	str	r3, [r4, #52]	@ 0x34
 800acc2:	89a3      	ldrh	r3, [r4, #12]
 800acc4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800acc8:	81a3      	strh	r3, [r4, #12]
 800acca:	2300      	movs	r3, #0
 800accc:	6063      	str	r3, [r4, #4]
 800acce:	6923      	ldr	r3, [r4, #16]
 800acd0:	6023      	str	r3, [r4, #0]
 800acd2:	89a3      	ldrh	r3, [r4, #12]
 800acd4:	f043 0308 	orr.w	r3, r3, #8
 800acd8:	81a3      	strh	r3, [r4, #12]
 800acda:	6923      	ldr	r3, [r4, #16]
 800acdc:	b94b      	cbnz	r3, 800acf2 <__swsetup_r+0x7a>
 800acde:	89a3      	ldrh	r3, [r4, #12]
 800ace0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ace4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ace8:	d003      	beq.n	800acf2 <__swsetup_r+0x7a>
 800acea:	4621      	mov	r1, r4
 800acec:	4628      	mov	r0, r5
 800acee:	f002 fe96 	bl	800da1e <__smakebuf_r>
 800acf2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800acf6:	f013 0201 	ands.w	r2, r3, #1
 800acfa:	d00a      	beq.n	800ad12 <__swsetup_r+0x9a>
 800acfc:	2200      	movs	r2, #0
 800acfe:	60a2      	str	r2, [r4, #8]
 800ad00:	6962      	ldr	r2, [r4, #20]
 800ad02:	4252      	negs	r2, r2
 800ad04:	61a2      	str	r2, [r4, #24]
 800ad06:	6922      	ldr	r2, [r4, #16]
 800ad08:	b942      	cbnz	r2, 800ad1c <__swsetup_r+0xa4>
 800ad0a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ad0e:	d1c5      	bne.n	800ac9c <__swsetup_r+0x24>
 800ad10:	bd38      	pop	{r3, r4, r5, pc}
 800ad12:	0799      	lsls	r1, r3, #30
 800ad14:	bf58      	it	pl
 800ad16:	6962      	ldrpl	r2, [r4, #20]
 800ad18:	60a2      	str	r2, [r4, #8]
 800ad1a:	e7f4      	b.n	800ad06 <__swsetup_r+0x8e>
 800ad1c:	2000      	movs	r0, #0
 800ad1e:	e7f7      	b.n	800ad10 <__swsetup_r+0x98>
 800ad20:	20000098 	.word	0x20000098

0800ad24 <memcmp>:
 800ad24:	b510      	push	{r4, lr}
 800ad26:	3901      	subs	r1, #1
 800ad28:	4402      	add	r2, r0
 800ad2a:	4290      	cmp	r0, r2
 800ad2c:	d101      	bne.n	800ad32 <memcmp+0xe>
 800ad2e:	2000      	movs	r0, #0
 800ad30:	e005      	b.n	800ad3e <memcmp+0x1a>
 800ad32:	7803      	ldrb	r3, [r0, #0]
 800ad34:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800ad38:	42a3      	cmp	r3, r4
 800ad3a:	d001      	beq.n	800ad40 <memcmp+0x1c>
 800ad3c:	1b18      	subs	r0, r3, r4
 800ad3e:	bd10      	pop	{r4, pc}
 800ad40:	3001      	adds	r0, #1
 800ad42:	e7f2      	b.n	800ad2a <memcmp+0x6>

0800ad44 <memset>:
 800ad44:	4603      	mov	r3, r0
 800ad46:	4402      	add	r2, r0
 800ad48:	4293      	cmp	r3, r2
 800ad4a:	d100      	bne.n	800ad4e <memset+0xa>
 800ad4c:	4770      	bx	lr
 800ad4e:	f803 1b01 	strb.w	r1, [r3], #1
 800ad52:	e7f9      	b.n	800ad48 <memset+0x4>

0800ad54 <_localeconv_r>:
 800ad54:	4800      	ldr	r0, [pc, #0]	@ (800ad58 <_localeconv_r+0x4>)
 800ad56:	4770      	bx	lr
 800ad58:	200001d8 	.word	0x200001d8

0800ad5c <_close_r>:
 800ad5c:	b538      	push	{r3, r4, r5, lr}
 800ad5e:	2300      	movs	r3, #0
 800ad60:	4d05      	ldr	r5, [pc, #20]	@ (800ad78 <_close_r+0x1c>)
 800ad62:	4604      	mov	r4, r0
 800ad64:	4608      	mov	r0, r1
 800ad66:	602b      	str	r3, [r5, #0]
 800ad68:	f7fc fdc9 	bl	80078fe <_close>
 800ad6c:	1c43      	adds	r3, r0, #1
 800ad6e:	d102      	bne.n	800ad76 <_close_r+0x1a>
 800ad70:	682b      	ldr	r3, [r5, #0]
 800ad72:	b103      	cbz	r3, 800ad76 <_close_r+0x1a>
 800ad74:	6023      	str	r3, [r4, #0]
 800ad76:	bd38      	pop	{r3, r4, r5, pc}
 800ad78:	200005fc 	.word	0x200005fc

0800ad7c <_lseek_r>:
 800ad7c:	b538      	push	{r3, r4, r5, lr}
 800ad7e:	4604      	mov	r4, r0
 800ad80:	4608      	mov	r0, r1
 800ad82:	4611      	mov	r1, r2
 800ad84:	2200      	movs	r2, #0
 800ad86:	4d05      	ldr	r5, [pc, #20]	@ (800ad9c <_lseek_r+0x20>)
 800ad88:	602a      	str	r2, [r5, #0]
 800ad8a:	461a      	mov	r2, r3
 800ad8c:	f7fc fddb 	bl	8007946 <_lseek>
 800ad90:	1c43      	adds	r3, r0, #1
 800ad92:	d102      	bne.n	800ad9a <_lseek_r+0x1e>
 800ad94:	682b      	ldr	r3, [r5, #0]
 800ad96:	b103      	cbz	r3, 800ad9a <_lseek_r+0x1e>
 800ad98:	6023      	str	r3, [r4, #0]
 800ad9a:	bd38      	pop	{r3, r4, r5, pc}
 800ad9c:	200005fc 	.word	0x200005fc

0800ada0 <_read_r>:
 800ada0:	b538      	push	{r3, r4, r5, lr}
 800ada2:	4604      	mov	r4, r0
 800ada4:	4608      	mov	r0, r1
 800ada6:	4611      	mov	r1, r2
 800ada8:	2200      	movs	r2, #0
 800adaa:	4d05      	ldr	r5, [pc, #20]	@ (800adc0 <_read_r+0x20>)
 800adac:	602a      	str	r2, [r5, #0]
 800adae:	461a      	mov	r2, r3
 800adb0:	f7fc fd88 	bl	80078c4 <_read>
 800adb4:	1c43      	adds	r3, r0, #1
 800adb6:	d102      	bne.n	800adbe <_read_r+0x1e>
 800adb8:	682b      	ldr	r3, [r5, #0]
 800adba:	b103      	cbz	r3, 800adbe <_read_r+0x1e>
 800adbc:	6023      	str	r3, [r4, #0]
 800adbe:	bd38      	pop	{r3, r4, r5, pc}
 800adc0:	200005fc 	.word	0x200005fc

0800adc4 <_write_r>:
 800adc4:	b538      	push	{r3, r4, r5, lr}
 800adc6:	4604      	mov	r4, r0
 800adc8:	4608      	mov	r0, r1
 800adca:	4611      	mov	r1, r2
 800adcc:	2200      	movs	r2, #0
 800adce:	4d05      	ldr	r5, [pc, #20]	@ (800ade4 <_write_r+0x20>)
 800add0:	602a      	str	r2, [r5, #0]
 800add2:	461a      	mov	r2, r3
 800add4:	f7fb f92a 	bl	800602c <_write>
 800add8:	1c43      	adds	r3, r0, #1
 800adda:	d102      	bne.n	800ade2 <_write_r+0x1e>
 800addc:	682b      	ldr	r3, [r5, #0]
 800adde:	b103      	cbz	r3, 800ade2 <_write_r+0x1e>
 800ade0:	6023      	str	r3, [r4, #0]
 800ade2:	bd38      	pop	{r3, r4, r5, pc}
 800ade4:	200005fc 	.word	0x200005fc

0800ade8 <__errno>:
 800ade8:	4b01      	ldr	r3, [pc, #4]	@ (800adf0 <__errno+0x8>)
 800adea:	6818      	ldr	r0, [r3, #0]
 800adec:	4770      	bx	lr
 800adee:	bf00      	nop
 800adf0:	20000098 	.word	0x20000098

0800adf4 <__libc_init_array>:
 800adf4:	b570      	push	{r4, r5, r6, lr}
 800adf6:	2600      	movs	r6, #0
 800adf8:	4d0c      	ldr	r5, [pc, #48]	@ (800ae2c <__libc_init_array+0x38>)
 800adfa:	4c0d      	ldr	r4, [pc, #52]	@ (800ae30 <__libc_init_array+0x3c>)
 800adfc:	1b64      	subs	r4, r4, r5
 800adfe:	10a4      	asrs	r4, r4, #2
 800ae00:	42a6      	cmp	r6, r4
 800ae02:	d109      	bne.n	800ae18 <__libc_init_array+0x24>
 800ae04:	f004 f83a 	bl	800ee7c <_init>
 800ae08:	2600      	movs	r6, #0
 800ae0a:	4d0a      	ldr	r5, [pc, #40]	@ (800ae34 <__libc_init_array+0x40>)
 800ae0c:	4c0a      	ldr	r4, [pc, #40]	@ (800ae38 <__libc_init_array+0x44>)
 800ae0e:	1b64      	subs	r4, r4, r5
 800ae10:	10a4      	asrs	r4, r4, #2
 800ae12:	42a6      	cmp	r6, r4
 800ae14:	d105      	bne.n	800ae22 <__libc_init_array+0x2e>
 800ae16:	bd70      	pop	{r4, r5, r6, pc}
 800ae18:	f855 3b04 	ldr.w	r3, [r5], #4
 800ae1c:	4798      	blx	r3
 800ae1e:	3601      	adds	r6, #1
 800ae20:	e7ee      	b.n	800ae00 <__libc_init_array+0xc>
 800ae22:	f855 3b04 	ldr.w	r3, [r5], #4
 800ae26:	4798      	blx	r3
 800ae28:	3601      	adds	r6, #1
 800ae2a:	e7f2      	b.n	800ae12 <__libc_init_array+0x1e>
 800ae2c:	08010650 	.word	0x08010650
 800ae30:	08010650 	.word	0x08010650
 800ae34:	08010650 	.word	0x08010650
 800ae38:	08010654 	.word	0x08010654

0800ae3c <__retarget_lock_init_recursive>:
 800ae3c:	4770      	bx	lr

0800ae3e <__retarget_lock_acquire_recursive>:
 800ae3e:	4770      	bx	lr

0800ae40 <__retarget_lock_release_recursive>:
 800ae40:	4770      	bx	lr

0800ae42 <memchr>:
 800ae42:	4603      	mov	r3, r0
 800ae44:	b510      	push	{r4, lr}
 800ae46:	b2c9      	uxtb	r1, r1
 800ae48:	4402      	add	r2, r0
 800ae4a:	4293      	cmp	r3, r2
 800ae4c:	4618      	mov	r0, r3
 800ae4e:	d101      	bne.n	800ae54 <memchr+0x12>
 800ae50:	2000      	movs	r0, #0
 800ae52:	e003      	b.n	800ae5c <memchr+0x1a>
 800ae54:	7804      	ldrb	r4, [r0, #0]
 800ae56:	3301      	adds	r3, #1
 800ae58:	428c      	cmp	r4, r1
 800ae5a:	d1f6      	bne.n	800ae4a <memchr+0x8>
 800ae5c:	bd10      	pop	{r4, pc}
	...

0800ae60 <nanf>:
 800ae60:	4800      	ldr	r0, [pc, #0]	@ (800ae64 <nanf+0x4>)
 800ae62:	4770      	bx	lr
 800ae64:	7fc00000 	.word	0x7fc00000

0800ae68 <quorem>:
 800ae68:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae6c:	6903      	ldr	r3, [r0, #16]
 800ae6e:	690c      	ldr	r4, [r1, #16]
 800ae70:	4607      	mov	r7, r0
 800ae72:	42a3      	cmp	r3, r4
 800ae74:	db7e      	blt.n	800af74 <quorem+0x10c>
 800ae76:	3c01      	subs	r4, #1
 800ae78:	00a3      	lsls	r3, r4, #2
 800ae7a:	f100 0514 	add.w	r5, r0, #20
 800ae7e:	f101 0814 	add.w	r8, r1, #20
 800ae82:	9300      	str	r3, [sp, #0]
 800ae84:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ae88:	9301      	str	r3, [sp, #4]
 800ae8a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ae8e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ae92:	3301      	adds	r3, #1
 800ae94:	429a      	cmp	r2, r3
 800ae96:	fbb2 f6f3 	udiv	r6, r2, r3
 800ae9a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ae9e:	d32e      	bcc.n	800aefe <quorem+0x96>
 800aea0:	f04f 0a00 	mov.w	sl, #0
 800aea4:	46c4      	mov	ip, r8
 800aea6:	46ae      	mov	lr, r5
 800aea8:	46d3      	mov	fp, sl
 800aeaa:	f85c 3b04 	ldr.w	r3, [ip], #4
 800aeae:	b298      	uxth	r0, r3
 800aeb0:	fb06 a000 	mla	r0, r6, r0, sl
 800aeb4:	0c1b      	lsrs	r3, r3, #16
 800aeb6:	0c02      	lsrs	r2, r0, #16
 800aeb8:	fb06 2303 	mla	r3, r6, r3, r2
 800aebc:	f8de 2000 	ldr.w	r2, [lr]
 800aec0:	b280      	uxth	r0, r0
 800aec2:	b292      	uxth	r2, r2
 800aec4:	1a12      	subs	r2, r2, r0
 800aec6:	445a      	add	r2, fp
 800aec8:	f8de 0000 	ldr.w	r0, [lr]
 800aecc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800aed0:	b29b      	uxth	r3, r3
 800aed2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800aed6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800aeda:	b292      	uxth	r2, r2
 800aedc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800aee0:	45e1      	cmp	r9, ip
 800aee2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800aee6:	f84e 2b04 	str.w	r2, [lr], #4
 800aeea:	d2de      	bcs.n	800aeaa <quorem+0x42>
 800aeec:	9b00      	ldr	r3, [sp, #0]
 800aeee:	58eb      	ldr	r3, [r5, r3]
 800aef0:	b92b      	cbnz	r3, 800aefe <quorem+0x96>
 800aef2:	9b01      	ldr	r3, [sp, #4]
 800aef4:	3b04      	subs	r3, #4
 800aef6:	429d      	cmp	r5, r3
 800aef8:	461a      	mov	r2, r3
 800aefa:	d32f      	bcc.n	800af5c <quorem+0xf4>
 800aefc:	613c      	str	r4, [r7, #16]
 800aefe:	4638      	mov	r0, r7
 800af00:	f001 f9c8 	bl	800c294 <__mcmp>
 800af04:	2800      	cmp	r0, #0
 800af06:	db25      	blt.n	800af54 <quorem+0xec>
 800af08:	4629      	mov	r1, r5
 800af0a:	2000      	movs	r0, #0
 800af0c:	f858 2b04 	ldr.w	r2, [r8], #4
 800af10:	f8d1 c000 	ldr.w	ip, [r1]
 800af14:	fa1f fe82 	uxth.w	lr, r2
 800af18:	fa1f f38c 	uxth.w	r3, ip
 800af1c:	eba3 030e 	sub.w	r3, r3, lr
 800af20:	4403      	add	r3, r0
 800af22:	0c12      	lsrs	r2, r2, #16
 800af24:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800af28:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800af2c:	b29b      	uxth	r3, r3
 800af2e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800af32:	45c1      	cmp	r9, r8
 800af34:	ea4f 4022 	mov.w	r0, r2, asr #16
 800af38:	f841 3b04 	str.w	r3, [r1], #4
 800af3c:	d2e6      	bcs.n	800af0c <quorem+0xa4>
 800af3e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800af42:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800af46:	b922      	cbnz	r2, 800af52 <quorem+0xea>
 800af48:	3b04      	subs	r3, #4
 800af4a:	429d      	cmp	r5, r3
 800af4c:	461a      	mov	r2, r3
 800af4e:	d30b      	bcc.n	800af68 <quorem+0x100>
 800af50:	613c      	str	r4, [r7, #16]
 800af52:	3601      	adds	r6, #1
 800af54:	4630      	mov	r0, r6
 800af56:	b003      	add	sp, #12
 800af58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af5c:	6812      	ldr	r2, [r2, #0]
 800af5e:	3b04      	subs	r3, #4
 800af60:	2a00      	cmp	r2, #0
 800af62:	d1cb      	bne.n	800aefc <quorem+0x94>
 800af64:	3c01      	subs	r4, #1
 800af66:	e7c6      	b.n	800aef6 <quorem+0x8e>
 800af68:	6812      	ldr	r2, [r2, #0]
 800af6a:	3b04      	subs	r3, #4
 800af6c:	2a00      	cmp	r2, #0
 800af6e:	d1ef      	bne.n	800af50 <quorem+0xe8>
 800af70:	3c01      	subs	r4, #1
 800af72:	e7ea      	b.n	800af4a <quorem+0xe2>
 800af74:	2000      	movs	r0, #0
 800af76:	e7ee      	b.n	800af56 <quorem+0xee>

0800af78 <_dtoa_r>:
 800af78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af7c:	4614      	mov	r4, r2
 800af7e:	461d      	mov	r5, r3
 800af80:	69c7      	ldr	r7, [r0, #28]
 800af82:	b097      	sub	sp, #92	@ 0x5c
 800af84:	4681      	mov	r9, r0
 800af86:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800af8a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800af8c:	b97f      	cbnz	r7, 800afae <_dtoa_r+0x36>
 800af8e:	2010      	movs	r0, #16
 800af90:	f000 fe0e 	bl	800bbb0 <malloc>
 800af94:	4602      	mov	r2, r0
 800af96:	f8c9 001c 	str.w	r0, [r9, #28]
 800af9a:	b920      	cbnz	r0, 800afa6 <_dtoa_r+0x2e>
 800af9c:	21ef      	movs	r1, #239	@ 0xef
 800af9e:	4bac      	ldr	r3, [pc, #688]	@ (800b250 <_dtoa_r+0x2d8>)
 800afa0:	48ac      	ldr	r0, [pc, #688]	@ (800b254 <_dtoa_r+0x2dc>)
 800afa2:	f002 fdeb 	bl	800db7c <__assert_func>
 800afa6:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800afaa:	6007      	str	r7, [r0, #0]
 800afac:	60c7      	str	r7, [r0, #12]
 800afae:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800afb2:	6819      	ldr	r1, [r3, #0]
 800afb4:	b159      	cbz	r1, 800afce <_dtoa_r+0x56>
 800afb6:	685a      	ldr	r2, [r3, #4]
 800afb8:	2301      	movs	r3, #1
 800afba:	4093      	lsls	r3, r2
 800afbc:	604a      	str	r2, [r1, #4]
 800afbe:	608b      	str	r3, [r1, #8]
 800afc0:	4648      	mov	r0, r9
 800afc2:	f000 feeb 	bl	800bd9c <_Bfree>
 800afc6:	2200      	movs	r2, #0
 800afc8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800afcc:	601a      	str	r2, [r3, #0]
 800afce:	1e2b      	subs	r3, r5, #0
 800afd0:	bfaf      	iteee	ge
 800afd2:	2300      	movge	r3, #0
 800afd4:	2201      	movlt	r2, #1
 800afd6:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800afda:	9307      	strlt	r3, [sp, #28]
 800afdc:	bfa8      	it	ge
 800afde:	6033      	strge	r3, [r6, #0]
 800afe0:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800afe4:	4b9c      	ldr	r3, [pc, #624]	@ (800b258 <_dtoa_r+0x2e0>)
 800afe6:	bfb8      	it	lt
 800afe8:	6032      	strlt	r2, [r6, #0]
 800afea:	ea33 0308 	bics.w	r3, r3, r8
 800afee:	d112      	bne.n	800b016 <_dtoa_r+0x9e>
 800aff0:	f242 730f 	movw	r3, #9999	@ 0x270f
 800aff4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800aff6:	6013      	str	r3, [r2, #0]
 800aff8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800affc:	4323      	orrs	r3, r4
 800affe:	f000 855e 	beq.w	800babe <_dtoa_r+0xb46>
 800b002:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800b004:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800b25c <_dtoa_r+0x2e4>
 800b008:	2b00      	cmp	r3, #0
 800b00a:	f000 8560 	beq.w	800bace <_dtoa_r+0xb56>
 800b00e:	f10a 0303 	add.w	r3, sl, #3
 800b012:	f000 bd5a 	b.w	800baca <_dtoa_r+0xb52>
 800b016:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b01a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800b01e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b022:	2200      	movs	r2, #0
 800b024:	2300      	movs	r3, #0
 800b026:	f7f5 fd2b 	bl	8000a80 <__aeabi_dcmpeq>
 800b02a:	4607      	mov	r7, r0
 800b02c:	b158      	cbz	r0, 800b046 <_dtoa_r+0xce>
 800b02e:	2301      	movs	r3, #1
 800b030:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800b032:	6013      	str	r3, [r2, #0]
 800b034:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800b036:	b113      	cbz	r3, 800b03e <_dtoa_r+0xc6>
 800b038:	4b89      	ldr	r3, [pc, #548]	@ (800b260 <_dtoa_r+0x2e8>)
 800b03a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800b03c:	6013      	str	r3, [r2, #0]
 800b03e:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800b264 <_dtoa_r+0x2ec>
 800b042:	f000 bd44 	b.w	800bace <_dtoa_r+0xb56>
 800b046:	ab14      	add	r3, sp, #80	@ 0x50
 800b048:	9301      	str	r3, [sp, #4]
 800b04a:	ab15      	add	r3, sp, #84	@ 0x54
 800b04c:	9300      	str	r3, [sp, #0]
 800b04e:	4648      	mov	r0, r9
 800b050:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800b054:	f001 fa36 	bl	800c4c4 <__d2b>
 800b058:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800b05c:	9003      	str	r0, [sp, #12]
 800b05e:	2e00      	cmp	r6, #0
 800b060:	d078      	beq.n	800b154 <_dtoa_r+0x1dc>
 800b062:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b066:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b068:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b06c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b070:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b074:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b078:	9712      	str	r7, [sp, #72]	@ 0x48
 800b07a:	4619      	mov	r1, r3
 800b07c:	2200      	movs	r2, #0
 800b07e:	4b7a      	ldr	r3, [pc, #488]	@ (800b268 <_dtoa_r+0x2f0>)
 800b080:	f7f5 f8de 	bl	8000240 <__aeabi_dsub>
 800b084:	a36c      	add	r3, pc, #432	@ (adr r3, 800b238 <_dtoa_r+0x2c0>)
 800b086:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b08a:	f7f5 fa91 	bl	80005b0 <__aeabi_dmul>
 800b08e:	a36c      	add	r3, pc, #432	@ (adr r3, 800b240 <_dtoa_r+0x2c8>)
 800b090:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b094:	f7f5 f8d6 	bl	8000244 <__adddf3>
 800b098:	4604      	mov	r4, r0
 800b09a:	4630      	mov	r0, r6
 800b09c:	460d      	mov	r5, r1
 800b09e:	f7f5 fa1d 	bl	80004dc <__aeabi_i2d>
 800b0a2:	a369      	add	r3, pc, #420	@ (adr r3, 800b248 <_dtoa_r+0x2d0>)
 800b0a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0a8:	f7f5 fa82 	bl	80005b0 <__aeabi_dmul>
 800b0ac:	4602      	mov	r2, r0
 800b0ae:	460b      	mov	r3, r1
 800b0b0:	4620      	mov	r0, r4
 800b0b2:	4629      	mov	r1, r5
 800b0b4:	f7f5 f8c6 	bl	8000244 <__adddf3>
 800b0b8:	4604      	mov	r4, r0
 800b0ba:	460d      	mov	r5, r1
 800b0bc:	f7f5 fd28 	bl	8000b10 <__aeabi_d2iz>
 800b0c0:	2200      	movs	r2, #0
 800b0c2:	4607      	mov	r7, r0
 800b0c4:	2300      	movs	r3, #0
 800b0c6:	4620      	mov	r0, r4
 800b0c8:	4629      	mov	r1, r5
 800b0ca:	f7f5 fce3 	bl	8000a94 <__aeabi_dcmplt>
 800b0ce:	b140      	cbz	r0, 800b0e2 <_dtoa_r+0x16a>
 800b0d0:	4638      	mov	r0, r7
 800b0d2:	f7f5 fa03 	bl	80004dc <__aeabi_i2d>
 800b0d6:	4622      	mov	r2, r4
 800b0d8:	462b      	mov	r3, r5
 800b0da:	f7f5 fcd1 	bl	8000a80 <__aeabi_dcmpeq>
 800b0de:	b900      	cbnz	r0, 800b0e2 <_dtoa_r+0x16a>
 800b0e0:	3f01      	subs	r7, #1
 800b0e2:	2f16      	cmp	r7, #22
 800b0e4:	d854      	bhi.n	800b190 <_dtoa_r+0x218>
 800b0e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b0ea:	4b60      	ldr	r3, [pc, #384]	@ (800b26c <_dtoa_r+0x2f4>)
 800b0ec:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b0f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0f4:	f7f5 fcce 	bl	8000a94 <__aeabi_dcmplt>
 800b0f8:	2800      	cmp	r0, #0
 800b0fa:	d04b      	beq.n	800b194 <_dtoa_r+0x21c>
 800b0fc:	2300      	movs	r3, #0
 800b0fe:	3f01      	subs	r7, #1
 800b100:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b102:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b104:	1b9b      	subs	r3, r3, r6
 800b106:	1e5a      	subs	r2, r3, #1
 800b108:	bf49      	itett	mi
 800b10a:	f1c3 0301 	rsbmi	r3, r3, #1
 800b10e:	2300      	movpl	r3, #0
 800b110:	9304      	strmi	r3, [sp, #16]
 800b112:	2300      	movmi	r3, #0
 800b114:	9209      	str	r2, [sp, #36]	@ 0x24
 800b116:	bf54      	ite	pl
 800b118:	9304      	strpl	r3, [sp, #16]
 800b11a:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800b11c:	2f00      	cmp	r7, #0
 800b11e:	db3b      	blt.n	800b198 <_dtoa_r+0x220>
 800b120:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b122:	970e      	str	r7, [sp, #56]	@ 0x38
 800b124:	443b      	add	r3, r7
 800b126:	9309      	str	r3, [sp, #36]	@ 0x24
 800b128:	2300      	movs	r3, #0
 800b12a:	930a      	str	r3, [sp, #40]	@ 0x28
 800b12c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b12e:	2b09      	cmp	r3, #9
 800b130:	d865      	bhi.n	800b1fe <_dtoa_r+0x286>
 800b132:	2b05      	cmp	r3, #5
 800b134:	bfc4      	itt	gt
 800b136:	3b04      	subgt	r3, #4
 800b138:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800b13a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b13c:	bfc8      	it	gt
 800b13e:	2400      	movgt	r4, #0
 800b140:	f1a3 0302 	sub.w	r3, r3, #2
 800b144:	bfd8      	it	le
 800b146:	2401      	movle	r4, #1
 800b148:	2b03      	cmp	r3, #3
 800b14a:	d864      	bhi.n	800b216 <_dtoa_r+0x29e>
 800b14c:	e8df f003 	tbb	[pc, r3]
 800b150:	2c385553 	.word	0x2c385553
 800b154:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800b158:	441e      	add	r6, r3
 800b15a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b15e:	2b20      	cmp	r3, #32
 800b160:	bfc1      	itttt	gt
 800b162:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b166:	fa08 f803 	lslgt.w	r8, r8, r3
 800b16a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b16e:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b172:	bfd6      	itet	le
 800b174:	f1c3 0320 	rsble	r3, r3, #32
 800b178:	ea48 0003 	orrgt.w	r0, r8, r3
 800b17c:	fa04 f003 	lslle.w	r0, r4, r3
 800b180:	f7f5 f99c 	bl	80004bc <__aeabi_ui2d>
 800b184:	2201      	movs	r2, #1
 800b186:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b18a:	3e01      	subs	r6, #1
 800b18c:	9212      	str	r2, [sp, #72]	@ 0x48
 800b18e:	e774      	b.n	800b07a <_dtoa_r+0x102>
 800b190:	2301      	movs	r3, #1
 800b192:	e7b5      	b.n	800b100 <_dtoa_r+0x188>
 800b194:	900f      	str	r0, [sp, #60]	@ 0x3c
 800b196:	e7b4      	b.n	800b102 <_dtoa_r+0x18a>
 800b198:	9b04      	ldr	r3, [sp, #16]
 800b19a:	1bdb      	subs	r3, r3, r7
 800b19c:	9304      	str	r3, [sp, #16]
 800b19e:	427b      	negs	r3, r7
 800b1a0:	930a      	str	r3, [sp, #40]	@ 0x28
 800b1a2:	2300      	movs	r3, #0
 800b1a4:	930e      	str	r3, [sp, #56]	@ 0x38
 800b1a6:	e7c1      	b.n	800b12c <_dtoa_r+0x1b4>
 800b1a8:	2301      	movs	r3, #1
 800b1aa:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b1ac:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b1ae:	eb07 0b03 	add.w	fp, r7, r3
 800b1b2:	f10b 0301 	add.w	r3, fp, #1
 800b1b6:	2b01      	cmp	r3, #1
 800b1b8:	9308      	str	r3, [sp, #32]
 800b1ba:	bfb8      	it	lt
 800b1bc:	2301      	movlt	r3, #1
 800b1be:	e006      	b.n	800b1ce <_dtoa_r+0x256>
 800b1c0:	2301      	movs	r3, #1
 800b1c2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b1c4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	dd28      	ble.n	800b21c <_dtoa_r+0x2a4>
 800b1ca:	469b      	mov	fp, r3
 800b1cc:	9308      	str	r3, [sp, #32]
 800b1ce:	2100      	movs	r1, #0
 800b1d0:	2204      	movs	r2, #4
 800b1d2:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800b1d6:	f102 0514 	add.w	r5, r2, #20
 800b1da:	429d      	cmp	r5, r3
 800b1dc:	d926      	bls.n	800b22c <_dtoa_r+0x2b4>
 800b1de:	6041      	str	r1, [r0, #4]
 800b1e0:	4648      	mov	r0, r9
 800b1e2:	f000 fd9b 	bl	800bd1c <_Balloc>
 800b1e6:	4682      	mov	sl, r0
 800b1e8:	2800      	cmp	r0, #0
 800b1ea:	d143      	bne.n	800b274 <_dtoa_r+0x2fc>
 800b1ec:	4602      	mov	r2, r0
 800b1ee:	f240 11af 	movw	r1, #431	@ 0x1af
 800b1f2:	4b1f      	ldr	r3, [pc, #124]	@ (800b270 <_dtoa_r+0x2f8>)
 800b1f4:	e6d4      	b.n	800afa0 <_dtoa_r+0x28>
 800b1f6:	2300      	movs	r3, #0
 800b1f8:	e7e3      	b.n	800b1c2 <_dtoa_r+0x24a>
 800b1fa:	2300      	movs	r3, #0
 800b1fc:	e7d5      	b.n	800b1aa <_dtoa_r+0x232>
 800b1fe:	2401      	movs	r4, #1
 800b200:	2300      	movs	r3, #0
 800b202:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b204:	9320      	str	r3, [sp, #128]	@ 0x80
 800b206:	f04f 3bff 	mov.w	fp, #4294967295
 800b20a:	2200      	movs	r2, #0
 800b20c:	2312      	movs	r3, #18
 800b20e:	f8cd b020 	str.w	fp, [sp, #32]
 800b212:	9221      	str	r2, [sp, #132]	@ 0x84
 800b214:	e7db      	b.n	800b1ce <_dtoa_r+0x256>
 800b216:	2301      	movs	r3, #1
 800b218:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b21a:	e7f4      	b.n	800b206 <_dtoa_r+0x28e>
 800b21c:	f04f 0b01 	mov.w	fp, #1
 800b220:	465b      	mov	r3, fp
 800b222:	f8cd b020 	str.w	fp, [sp, #32]
 800b226:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800b22a:	e7d0      	b.n	800b1ce <_dtoa_r+0x256>
 800b22c:	3101      	adds	r1, #1
 800b22e:	0052      	lsls	r2, r2, #1
 800b230:	e7d1      	b.n	800b1d6 <_dtoa_r+0x25e>
 800b232:	bf00      	nop
 800b234:	f3af 8000 	nop.w
 800b238:	636f4361 	.word	0x636f4361
 800b23c:	3fd287a7 	.word	0x3fd287a7
 800b240:	8b60c8b3 	.word	0x8b60c8b3
 800b244:	3fc68a28 	.word	0x3fc68a28
 800b248:	509f79fb 	.word	0x509f79fb
 800b24c:	3fd34413 	.word	0x3fd34413
 800b250:	080101e4 	.word	0x080101e4
 800b254:	080101fb 	.word	0x080101fb
 800b258:	7ff00000 	.word	0x7ff00000
 800b25c:	080101e0 	.word	0x080101e0
 800b260:	080101af 	.word	0x080101af
 800b264:	080101ae 	.word	0x080101ae
 800b268:	3ff80000 	.word	0x3ff80000
 800b26c:	080103a8 	.word	0x080103a8
 800b270:	08010253 	.word	0x08010253
 800b274:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b278:	6018      	str	r0, [r3, #0]
 800b27a:	9b08      	ldr	r3, [sp, #32]
 800b27c:	2b0e      	cmp	r3, #14
 800b27e:	f200 80a1 	bhi.w	800b3c4 <_dtoa_r+0x44c>
 800b282:	2c00      	cmp	r4, #0
 800b284:	f000 809e 	beq.w	800b3c4 <_dtoa_r+0x44c>
 800b288:	2f00      	cmp	r7, #0
 800b28a:	dd33      	ble.n	800b2f4 <_dtoa_r+0x37c>
 800b28c:	4b9c      	ldr	r3, [pc, #624]	@ (800b500 <_dtoa_r+0x588>)
 800b28e:	f007 020f 	and.w	r2, r7, #15
 800b292:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b296:	05f8      	lsls	r0, r7, #23
 800b298:	e9d3 3400 	ldrd	r3, r4, [r3]
 800b29c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 800b2a0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b2a4:	d516      	bpl.n	800b2d4 <_dtoa_r+0x35c>
 800b2a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b2aa:	4b96      	ldr	r3, [pc, #600]	@ (800b504 <_dtoa_r+0x58c>)
 800b2ac:	2603      	movs	r6, #3
 800b2ae:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b2b2:	f7f5 faa7 	bl	8000804 <__aeabi_ddiv>
 800b2b6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b2ba:	f004 040f 	and.w	r4, r4, #15
 800b2be:	4d91      	ldr	r5, [pc, #580]	@ (800b504 <_dtoa_r+0x58c>)
 800b2c0:	b954      	cbnz	r4, 800b2d8 <_dtoa_r+0x360>
 800b2c2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b2c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b2ca:	f7f5 fa9b 	bl	8000804 <__aeabi_ddiv>
 800b2ce:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b2d2:	e028      	b.n	800b326 <_dtoa_r+0x3ae>
 800b2d4:	2602      	movs	r6, #2
 800b2d6:	e7f2      	b.n	800b2be <_dtoa_r+0x346>
 800b2d8:	07e1      	lsls	r1, r4, #31
 800b2da:	d508      	bpl.n	800b2ee <_dtoa_r+0x376>
 800b2dc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b2e0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b2e4:	f7f5 f964 	bl	80005b0 <__aeabi_dmul>
 800b2e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b2ec:	3601      	adds	r6, #1
 800b2ee:	1064      	asrs	r4, r4, #1
 800b2f0:	3508      	adds	r5, #8
 800b2f2:	e7e5      	b.n	800b2c0 <_dtoa_r+0x348>
 800b2f4:	f000 80af 	beq.w	800b456 <_dtoa_r+0x4de>
 800b2f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b2fc:	427c      	negs	r4, r7
 800b2fe:	4b80      	ldr	r3, [pc, #512]	@ (800b500 <_dtoa_r+0x588>)
 800b300:	f004 020f 	and.w	r2, r4, #15
 800b304:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b30c:	f7f5 f950 	bl	80005b0 <__aeabi_dmul>
 800b310:	2602      	movs	r6, #2
 800b312:	2300      	movs	r3, #0
 800b314:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b318:	4d7a      	ldr	r5, [pc, #488]	@ (800b504 <_dtoa_r+0x58c>)
 800b31a:	1124      	asrs	r4, r4, #4
 800b31c:	2c00      	cmp	r4, #0
 800b31e:	f040 808f 	bne.w	800b440 <_dtoa_r+0x4c8>
 800b322:	2b00      	cmp	r3, #0
 800b324:	d1d3      	bne.n	800b2ce <_dtoa_r+0x356>
 800b326:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800b32a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	f000 8094 	beq.w	800b45a <_dtoa_r+0x4e2>
 800b332:	2200      	movs	r2, #0
 800b334:	4620      	mov	r0, r4
 800b336:	4629      	mov	r1, r5
 800b338:	4b73      	ldr	r3, [pc, #460]	@ (800b508 <_dtoa_r+0x590>)
 800b33a:	f7f5 fbab 	bl	8000a94 <__aeabi_dcmplt>
 800b33e:	2800      	cmp	r0, #0
 800b340:	f000 808b 	beq.w	800b45a <_dtoa_r+0x4e2>
 800b344:	9b08      	ldr	r3, [sp, #32]
 800b346:	2b00      	cmp	r3, #0
 800b348:	f000 8087 	beq.w	800b45a <_dtoa_r+0x4e2>
 800b34c:	f1bb 0f00 	cmp.w	fp, #0
 800b350:	dd34      	ble.n	800b3bc <_dtoa_r+0x444>
 800b352:	4620      	mov	r0, r4
 800b354:	2200      	movs	r2, #0
 800b356:	4629      	mov	r1, r5
 800b358:	4b6c      	ldr	r3, [pc, #432]	@ (800b50c <_dtoa_r+0x594>)
 800b35a:	f7f5 f929 	bl	80005b0 <__aeabi_dmul>
 800b35e:	465c      	mov	r4, fp
 800b360:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b364:	f107 38ff 	add.w	r8, r7, #4294967295
 800b368:	3601      	adds	r6, #1
 800b36a:	4630      	mov	r0, r6
 800b36c:	f7f5 f8b6 	bl	80004dc <__aeabi_i2d>
 800b370:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b374:	f7f5 f91c 	bl	80005b0 <__aeabi_dmul>
 800b378:	2200      	movs	r2, #0
 800b37a:	4b65      	ldr	r3, [pc, #404]	@ (800b510 <_dtoa_r+0x598>)
 800b37c:	f7f4 ff62 	bl	8000244 <__adddf3>
 800b380:	4605      	mov	r5, r0
 800b382:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b386:	2c00      	cmp	r4, #0
 800b388:	d16a      	bne.n	800b460 <_dtoa_r+0x4e8>
 800b38a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b38e:	2200      	movs	r2, #0
 800b390:	4b60      	ldr	r3, [pc, #384]	@ (800b514 <_dtoa_r+0x59c>)
 800b392:	f7f4 ff55 	bl	8000240 <__aeabi_dsub>
 800b396:	4602      	mov	r2, r0
 800b398:	460b      	mov	r3, r1
 800b39a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b39e:	462a      	mov	r2, r5
 800b3a0:	4633      	mov	r3, r6
 800b3a2:	f7f5 fb95 	bl	8000ad0 <__aeabi_dcmpgt>
 800b3a6:	2800      	cmp	r0, #0
 800b3a8:	f040 8298 	bne.w	800b8dc <_dtoa_r+0x964>
 800b3ac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b3b0:	462a      	mov	r2, r5
 800b3b2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b3b6:	f7f5 fb6d 	bl	8000a94 <__aeabi_dcmplt>
 800b3ba:	bb38      	cbnz	r0, 800b40c <_dtoa_r+0x494>
 800b3bc:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800b3c0:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800b3c4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	f2c0 8157 	blt.w	800b67a <_dtoa_r+0x702>
 800b3cc:	2f0e      	cmp	r7, #14
 800b3ce:	f300 8154 	bgt.w	800b67a <_dtoa_r+0x702>
 800b3d2:	4b4b      	ldr	r3, [pc, #300]	@ (800b500 <_dtoa_r+0x588>)
 800b3d4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b3d8:	e9d3 3400 	ldrd	r3, r4, [r3]
 800b3dc:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b3e0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	f280 80e5 	bge.w	800b5b2 <_dtoa_r+0x63a>
 800b3e8:	9b08      	ldr	r3, [sp, #32]
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	f300 80e1 	bgt.w	800b5b2 <_dtoa_r+0x63a>
 800b3f0:	d10c      	bne.n	800b40c <_dtoa_r+0x494>
 800b3f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b3f6:	2200      	movs	r2, #0
 800b3f8:	4b46      	ldr	r3, [pc, #280]	@ (800b514 <_dtoa_r+0x59c>)
 800b3fa:	f7f5 f8d9 	bl	80005b0 <__aeabi_dmul>
 800b3fe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b402:	f7f5 fb5b 	bl	8000abc <__aeabi_dcmpge>
 800b406:	2800      	cmp	r0, #0
 800b408:	f000 8266 	beq.w	800b8d8 <_dtoa_r+0x960>
 800b40c:	2400      	movs	r4, #0
 800b40e:	4625      	mov	r5, r4
 800b410:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b412:	4656      	mov	r6, sl
 800b414:	ea6f 0803 	mvn.w	r8, r3
 800b418:	2700      	movs	r7, #0
 800b41a:	4621      	mov	r1, r4
 800b41c:	4648      	mov	r0, r9
 800b41e:	f000 fcbd 	bl	800bd9c <_Bfree>
 800b422:	2d00      	cmp	r5, #0
 800b424:	f000 80bd 	beq.w	800b5a2 <_dtoa_r+0x62a>
 800b428:	b12f      	cbz	r7, 800b436 <_dtoa_r+0x4be>
 800b42a:	42af      	cmp	r7, r5
 800b42c:	d003      	beq.n	800b436 <_dtoa_r+0x4be>
 800b42e:	4639      	mov	r1, r7
 800b430:	4648      	mov	r0, r9
 800b432:	f000 fcb3 	bl	800bd9c <_Bfree>
 800b436:	4629      	mov	r1, r5
 800b438:	4648      	mov	r0, r9
 800b43a:	f000 fcaf 	bl	800bd9c <_Bfree>
 800b43e:	e0b0      	b.n	800b5a2 <_dtoa_r+0x62a>
 800b440:	07e2      	lsls	r2, r4, #31
 800b442:	d505      	bpl.n	800b450 <_dtoa_r+0x4d8>
 800b444:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b448:	f7f5 f8b2 	bl	80005b0 <__aeabi_dmul>
 800b44c:	2301      	movs	r3, #1
 800b44e:	3601      	adds	r6, #1
 800b450:	1064      	asrs	r4, r4, #1
 800b452:	3508      	adds	r5, #8
 800b454:	e762      	b.n	800b31c <_dtoa_r+0x3a4>
 800b456:	2602      	movs	r6, #2
 800b458:	e765      	b.n	800b326 <_dtoa_r+0x3ae>
 800b45a:	46b8      	mov	r8, r7
 800b45c:	9c08      	ldr	r4, [sp, #32]
 800b45e:	e784      	b.n	800b36a <_dtoa_r+0x3f2>
 800b460:	4b27      	ldr	r3, [pc, #156]	@ (800b500 <_dtoa_r+0x588>)
 800b462:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b464:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b468:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b46c:	4454      	add	r4, sl
 800b46e:	2900      	cmp	r1, #0
 800b470:	d054      	beq.n	800b51c <_dtoa_r+0x5a4>
 800b472:	2000      	movs	r0, #0
 800b474:	4928      	ldr	r1, [pc, #160]	@ (800b518 <_dtoa_r+0x5a0>)
 800b476:	f7f5 f9c5 	bl	8000804 <__aeabi_ddiv>
 800b47a:	4633      	mov	r3, r6
 800b47c:	462a      	mov	r2, r5
 800b47e:	f7f4 fedf 	bl	8000240 <__aeabi_dsub>
 800b482:	4656      	mov	r6, sl
 800b484:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b488:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b48c:	f7f5 fb40 	bl	8000b10 <__aeabi_d2iz>
 800b490:	4605      	mov	r5, r0
 800b492:	f7f5 f823 	bl	80004dc <__aeabi_i2d>
 800b496:	4602      	mov	r2, r0
 800b498:	460b      	mov	r3, r1
 800b49a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b49e:	f7f4 fecf 	bl	8000240 <__aeabi_dsub>
 800b4a2:	4602      	mov	r2, r0
 800b4a4:	460b      	mov	r3, r1
 800b4a6:	3530      	adds	r5, #48	@ 0x30
 800b4a8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b4ac:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b4b0:	f806 5b01 	strb.w	r5, [r6], #1
 800b4b4:	f7f5 faee 	bl	8000a94 <__aeabi_dcmplt>
 800b4b8:	2800      	cmp	r0, #0
 800b4ba:	d172      	bne.n	800b5a2 <_dtoa_r+0x62a>
 800b4bc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b4c0:	2000      	movs	r0, #0
 800b4c2:	4911      	ldr	r1, [pc, #68]	@ (800b508 <_dtoa_r+0x590>)
 800b4c4:	f7f4 febc 	bl	8000240 <__aeabi_dsub>
 800b4c8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b4cc:	f7f5 fae2 	bl	8000a94 <__aeabi_dcmplt>
 800b4d0:	2800      	cmp	r0, #0
 800b4d2:	f040 80b4 	bne.w	800b63e <_dtoa_r+0x6c6>
 800b4d6:	42a6      	cmp	r6, r4
 800b4d8:	f43f af70 	beq.w	800b3bc <_dtoa_r+0x444>
 800b4dc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b4e0:	2200      	movs	r2, #0
 800b4e2:	4b0a      	ldr	r3, [pc, #40]	@ (800b50c <_dtoa_r+0x594>)
 800b4e4:	f7f5 f864 	bl	80005b0 <__aeabi_dmul>
 800b4e8:	2200      	movs	r2, #0
 800b4ea:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b4ee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b4f2:	4b06      	ldr	r3, [pc, #24]	@ (800b50c <_dtoa_r+0x594>)
 800b4f4:	f7f5 f85c 	bl	80005b0 <__aeabi_dmul>
 800b4f8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b4fc:	e7c4      	b.n	800b488 <_dtoa_r+0x510>
 800b4fe:	bf00      	nop
 800b500:	080103a8 	.word	0x080103a8
 800b504:	08010380 	.word	0x08010380
 800b508:	3ff00000 	.word	0x3ff00000
 800b50c:	40240000 	.word	0x40240000
 800b510:	401c0000 	.word	0x401c0000
 800b514:	40140000 	.word	0x40140000
 800b518:	3fe00000 	.word	0x3fe00000
 800b51c:	4631      	mov	r1, r6
 800b51e:	4628      	mov	r0, r5
 800b520:	f7f5 f846 	bl	80005b0 <__aeabi_dmul>
 800b524:	4656      	mov	r6, sl
 800b526:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b52a:	9413      	str	r4, [sp, #76]	@ 0x4c
 800b52c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b530:	f7f5 faee 	bl	8000b10 <__aeabi_d2iz>
 800b534:	4605      	mov	r5, r0
 800b536:	f7f4 ffd1 	bl	80004dc <__aeabi_i2d>
 800b53a:	4602      	mov	r2, r0
 800b53c:	460b      	mov	r3, r1
 800b53e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b542:	f7f4 fe7d 	bl	8000240 <__aeabi_dsub>
 800b546:	4602      	mov	r2, r0
 800b548:	460b      	mov	r3, r1
 800b54a:	3530      	adds	r5, #48	@ 0x30
 800b54c:	f806 5b01 	strb.w	r5, [r6], #1
 800b550:	42a6      	cmp	r6, r4
 800b552:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b556:	f04f 0200 	mov.w	r2, #0
 800b55a:	d124      	bne.n	800b5a6 <_dtoa_r+0x62e>
 800b55c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b560:	4bae      	ldr	r3, [pc, #696]	@ (800b81c <_dtoa_r+0x8a4>)
 800b562:	f7f4 fe6f 	bl	8000244 <__adddf3>
 800b566:	4602      	mov	r2, r0
 800b568:	460b      	mov	r3, r1
 800b56a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b56e:	f7f5 faaf 	bl	8000ad0 <__aeabi_dcmpgt>
 800b572:	2800      	cmp	r0, #0
 800b574:	d163      	bne.n	800b63e <_dtoa_r+0x6c6>
 800b576:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b57a:	2000      	movs	r0, #0
 800b57c:	49a7      	ldr	r1, [pc, #668]	@ (800b81c <_dtoa_r+0x8a4>)
 800b57e:	f7f4 fe5f 	bl	8000240 <__aeabi_dsub>
 800b582:	4602      	mov	r2, r0
 800b584:	460b      	mov	r3, r1
 800b586:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b58a:	f7f5 fa83 	bl	8000a94 <__aeabi_dcmplt>
 800b58e:	2800      	cmp	r0, #0
 800b590:	f43f af14 	beq.w	800b3bc <_dtoa_r+0x444>
 800b594:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800b596:	1e73      	subs	r3, r6, #1
 800b598:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b59a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b59e:	2b30      	cmp	r3, #48	@ 0x30
 800b5a0:	d0f8      	beq.n	800b594 <_dtoa_r+0x61c>
 800b5a2:	4647      	mov	r7, r8
 800b5a4:	e03b      	b.n	800b61e <_dtoa_r+0x6a6>
 800b5a6:	4b9e      	ldr	r3, [pc, #632]	@ (800b820 <_dtoa_r+0x8a8>)
 800b5a8:	f7f5 f802 	bl	80005b0 <__aeabi_dmul>
 800b5ac:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b5b0:	e7bc      	b.n	800b52c <_dtoa_r+0x5b4>
 800b5b2:	4656      	mov	r6, sl
 800b5b4:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800b5b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b5bc:	4620      	mov	r0, r4
 800b5be:	4629      	mov	r1, r5
 800b5c0:	f7f5 f920 	bl	8000804 <__aeabi_ddiv>
 800b5c4:	f7f5 faa4 	bl	8000b10 <__aeabi_d2iz>
 800b5c8:	4680      	mov	r8, r0
 800b5ca:	f7f4 ff87 	bl	80004dc <__aeabi_i2d>
 800b5ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b5d2:	f7f4 ffed 	bl	80005b0 <__aeabi_dmul>
 800b5d6:	4602      	mov	r2, r0
 800b5d8:	460b      	mov	r3, r1
 800b5da:	4620      	mov	r0, r4
 800b5dc:	4629      	mov	r1, r5
 800b5de:	f7f4 fe2f 	bl	8000240 <__aeabi_dsub>
 800b5e2:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b5e6:	9d08      	ldr	r5, [sp, #32]
 800b5e8:	f806 4b01 	strb.w	r4, [r6], #1
 800b5ec:	eba6 040a 	sub.w	r4, r6, sl
 800b5f0:	42a5      	cmp	r5, r4
 800b5f2:	4602      	mov	r2, r0
 800b5f4:	460b      	mov	r3, r1
 800b5f6:	d133      	bne.n	800b660 <_dtoa_r+0x6e8>
 800b5f8:	f7f4 fe24 	bl	8000244 <__adddf3>
 800b5fc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b600:	4604      	mov	r4, r0
 800b602:	460d      	mov	r5, r1
 800b604:	f7f5 fa64 	bl	8000ad0 <__aeabi_dcmpgt>
 800b608:	b9c0      	cbnz	r0, 800b63c <_dtoa_r+0x6c4>
 800b60a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b60e:	4620      	mov	r0, r4
 800b610:	4629      	mov	r1, r5
 800b612:	f7f5 fa35 	bl	8000a80 <__aeabi_dcmpeq>
 800b616:	b110      	cbz	r0, 800b61e <_dtoa_r+0x6a6>
 800b618:	f018 0f01 	tst.w	r8, #1
 800b61c:	d10e      	bne.n	800b63c <_dtoa_r+0x6c4>
 800b61e:	4648      	mov	r0, r9
 800b620:	9903      	ldr	r1, [sp, #12]
 800b622:	f000 fbbb 	bl	800bd9c <_Bfree>
 800b626:	2300      	movs	r3, #0
 800b628:	7033      	strb	r3, [r6, #0]
 800b62a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800b62c:	3701      	adds	r7, #1
 800b62e:	601f      	str	r7, [r3, #0]
 800b630:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800b632:	2b00      	cmp	r3, #0
 800b634:	f000 824b 	beq.w	800bace <_dtoa_r+0xb56>
 800b638:	601e      	str	r6, [r3, #0]
 800b63a:	e248      	b.n	800bace <_dtoa_r+0xb56>
 800b63c:	46b8      	mov	r8, r7
 800b63e:	4633      	mov	r3, r6
 800b640:	461e      	mov	r6, r3
 800b642:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b646:	2a39      	cmp	r2, #57	@ 0x39
 800b648:	d106      	bne.n	800b658 <_dtoa_r+0x6e0>
 800b64a:	459a      	cmp	sl, r3
 800b64c:	d1f8      	bne.n	800b640 <_dtoa_r+0x6c8>
 800b64e:	2230      	movs	r2, #48	@ 0x30
 800b650:	f108 0801 	add.w	r8, r8, #1
 800b654:	f88a 2000 	strb.w	r2, [sl]
 800b658:	781a      	ldrb	r2, [r3, #0]
 800b65a:	3201      	adds	r2, #1
 800b65c:	701a      	strb	r2, [r3, #0]
 800b65e:	e7a0      	b.n	800b5a2 <_dtoa_r+0x62a>
 800b660:	2200      	movs	r2, #0
 800b662:	4b6f      	ldr	r3, [pc, #444]	@ (800b820 <_dtoa_r+0x8a8>)
 800b664:	f7f4 ffa4 	bl	80005b0 <__aeabi_dmul>
 800b668:	2200      	movs	r2, #0
 800b66a:	2300      	movs	r3, #0
 800b66c:	4604      	mov	r4, r0
 800b66e:	460d      	mov	r5, r1
 800b670:	f7f5 fa06 	bl	8000a80 <__aeabi_dcmpeq>
 800b674:	2800      	cmp	r0, #0
 800b676:	d09f      	beq.n	800b5b8 <_dtoa_r+0x640>
 800b678:	e7d1      	b.n	800b61e <_dtoa_r+0x6a6>
 800b67a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b67c:	2a00      	cmp	r2, #0
 800b67e:	f000 80ea 	beq.w	800b856 <_dtoa_r+0x8de>
 800b682:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b684:	2a01      	cmp	r2, #1
 800b686:	f300 80cd 	bgt.w	800b824 <_dtoa_r+0x8ac>
 800b68a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b68c:	2a00      	cmp	r2, #0
 800b68e:	f000 80c1 	beq.w	800b814 <_dtoa_r+0x89c>
 800b692:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b696:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b698:	9e04      	ldr	r6, [sp, #16]
 800b69a:	9a04      	ldr	r2, [sp, #16]
 800b69c:	2101      	movs	r1, #1
 800b69e:	441a      	add	r2, r3
 800b6a0:	9204      	str	r2, [sp, #16]
 800b6a2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b6a4:	4648      	mov	r0, r9
 800b6a6:	441a      	add	r2, r3
 800b6a8:	9209      	str	r2, [sp, #36]	@ 0x24
 800b6aa:	f000 fc75 	bl	800bf98 <__i2b>
 800b6ae:	4605      	mov	r5, r0
 800b6b0:	b166      	cbz	r6, 800b6cc <_dtoa_r+0x754>
 800b6b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	dd09      	ble.n	800b6cc <_dtoa_r+0x754>
 800b6b8:	42b3      	cmp	r3, r6
 800b6ba:	bfa8      	it	ge
 800b6bc:	4633      	movge	r3, r6
 800b6be:	9a04      	ldr	r2, [sp, #16]
 800b6c0:	1af6      	subs	r6, r6, r3
 800b6c2:	1ad2      	subs	r2, r2, r3
 800b6c4:	9204      	str	r2, [sp, #16]
 800b6c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b6c8:	1ad3      	subs	r3, r2, r3
 800b6ca:	9309      	str	r3, [sp, #36]	@ 0x24
 800b6cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b6ce:	b30b      	cbz	r3, 800b714 <_dtoa_r+0x79c>
 800b6d0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	f000 80c6 	beq.w	800b864 <_dtoa_r+0x8ec>
 800b6d8:	2c00      	cmp	r4, #0
 800b6da:	f000 80c0 	beq.w	800b85e <_dtoa_r+0x8e6>
 800b6de:	4629      	mov	r1, r5
 800b6e0:	4622      	mov	r2, r4
 800b6e2:	4648      	mov	r0, r9
 800b6e4:	f000 fd10 	bl	800c108 <__pow5mult>
 800b6e8:	9a03      	ldr	r2, [sp, #12]
 800b6ea:	4601      	mov	r1, r0
 800b6ec:	4605      	mov	r5, r0
 800b6ee:	4648      	mov	r0, r9
 800b6f0:	f000 fc68 	bl	800bfc4 <__multiply>
 800b6f4:	9903      	ldr	r1, [sp, #12]
 800b6f6:	4680      	mov	r8, r0
 800b6f8:	4648      	mov	r0, r9
 800b6fa:	f000 fb4f 	bl	800bd9c <_Bfree>
 800b6fe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b700:	1b1b      	subs	r3, r3, r4
 800b702:	930a      	str	r3, [sp, #40]	@ 0x28
 800b704:	f000 80b1 	beq.w	800b86a <_dtoa_r+0x8f2>
 800b708:	4641      	mov	r1, r8
 800b70a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b70c:	4648      	mov	r0, r9
 800b70e:	f000 fcfb 	bl	800c108 <__pow5mult>
 800b712:	9003      	str	r0, [sp, #12]
 800b714:	2101      	movs	r1, #1
 800b716:	4648      	mov	r0, r9
 800b718:	f000 fc3e 	bl	800bf98 <__i2b>
 800b71c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b71e:	4604      	mov	r4, r0
 800b720:	2b00      	cmp	r3, #0
 800b722:	f000 81d8 	beq.w	800bad6 <_dtoa_r+0xb5e>
 800b726:	461a      	mov	r2, r3
 800b728:	4601      	mov	r1, r0
 800b72a:	4648      	mov	r0, r9
 800b72c:	f000 fcec 	bl	800c108 <__pow5mult>
 800b730:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b732:	4604      	mov	r4, r0
 800b734:	2b01      	cmp	r3, #1
 800b736:	f300 809f 	bgt.w	800b878 <_dtoa_r+0x900>
 800b73a:	9b06      	ldr	r3, [sp, #24]
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	f040 8097 	bne.w	800b870 <_dtoa_r+0x8f8>
 800b742:	9b07      	ldr	r3, [sp, #28]
 800b744:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b748:	2b00      	cmp	r3, #0
 800b74a:	f040 8093 	bne.w	800b874 <_dtoa_r+0x8fc>
 800b74e:	9b07      	ldr	r3, [sp, #28]
 800b750:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b754:	0d1b      	lsrs	r3, r3, #20
 800b756:	051b      	lsls	r3, r3, #20
 800b758:	b133      	cbz	r3, 800b768 <_dtoa_r+0x7f0>
 800b75a:	9b04      	ldr	r3, [sp, #16]
 800b75c:	3301      	adds	r3, #1
 800b75e:	9304      	str	r3, [sp, #16]
 800b760:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b762:	3301      	adds	r3, #1
 800b764:	9309      	str	r3, [sp, #36]	@ 0x24
 800b766:	2301      	movs	r3, #1
 800b768:	930a      	str	r3, [sp, #40]	@ 0x28
 800b76a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	f000 81b8 	beq.w	800bae2 <_dtoa_r+0xb6a>
 800b772:	6923      	ldr	r3, [r4, #16]
 800b774:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b778:	6918      	ldr	r0, [r3, #16]
 800b77a:	f000 fbc1 	bl	800bf00 <__hi0bits>
 800b77e:	f1c0 0020 	rsb	r0, r0, #32
 800b782:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b784:	4418      	add	r0, r3
 800b786:	f010 001f 	ands.w	r0, r0, #31
 800b78a:	f000 8082 	beq.w	800b892 <_dtoa_r+0x91a>
 800b78e:	f1c0 0320 	rsb	r3, r0, #32
 800b792:	2b04      	cmp	r3, #4
 800b794:	dd73      	ble.n	800b87e <_dtoa_r+0x906>
 800b796:	9b04      	ldr	r3, [sp, #16]
 800b798:	f1c0 001c 	rsb	r0, r0, #28
 800b79c:	4403      	add	r3, r0
 800b79e:	9304      	str	r3, [sp, #16]
 800b7a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7a2:	4406      	add	r6, r0
 800b7a4:	4403      	add	r3, r0
 800b7a6:	9309      	str	r3, [sp, #36]	@ 0x24
 800b7a8:	9b04      	ldr	r3, [sp, #16]
 800b7aa:	2b00      	cmp	r3, #0
 800b7ac:	dd05      	ble.n	800b7ba <_dtoa_r+0x842>
 800b7ae:	461a      	mov	r2, r3
 800b7b0:	4648      	mov	r0, r9
 800b7b2:	9903      	ldr	r1, [sp, #12]
 800b7b4:	f000 fd02 	bl	800c1bc <__lshift>
 800b7b8:	9003      	str	r0, [sp, #12]
 800b7ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	dd05      	ble.n	800b7cc <_dtoa_r+0x854>
 800b7c0:	4621      	mov	r1, r4
 800b7c2:	461a      	mov	r2, r3
 800b7c4:	4648      	mov	r0, r9
 800b7c6:	f000 fcf9 	bl	800c1bc <__lshift>
 800b7ca:	4604      	mov	r4, r0
 800b7cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b7ce:	2b00      	cmp	r3, #0
 800b7d0:	d061      	beq.n	800b896 <_dtoa_r+0x91e>
 800b7d2:	4621      	mov	r1, r4
 800b7d4:	9803      	ldr	r0, [sp, #12]
 800b7d6:	f000 fd5d 	bl	800c294 <__mcmp>
 800b7da:	2800      	cmp	r0, #0
 800b7dc:	da5b      	bge.n	800b896 <_dtoa_r+0x91e>
 800b7de:	2300      	movs	r3, #0
 800b7e0:	220a      	movs	r2, #10
 800b7e2:	4648      	mov	r0, r9
 800b7e4:	9903      	ldr	r1, [sp, #12]
 800b7e6:	f000 fafb 	bl	800bde0 <__multadd>
 800b7ea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b7ec:	f107 38ff 	add.w	r8, r7, #4294967295
 800b7f0:	9003      	str	r0, [sp, #12]
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	f000 8177 	beq.w	800bae6 <_dtoa_r+0xb6e>
 800b7f8:	4629      	mov	r1, r5
 800b7fa:	2300      	movs	r3, #0
 800b7fc:	220a      	movs	r2, #10
 800b7fe:	4648      	mov	r0, r9
 800b800:	f000 faee 	bl	800bde0 <__multadd>
 800b804:	f1bb 0f00 	cmp.w	fp, #0
 800b808:	4605      	mov	r5, r0
 800b80a:	dc6f      	bgt.n	800b8ec <_dtoa_r+0x974>
 800b80c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b80e:	2b02      	cmp	r3, #2
 800b810:	dc49      	bgt.n	800b8a6 <_dtoa_r+0x92e>
 800b812:	e06b      	b.n	800b8ec <_dtoa_r+0x974>
 800b814:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b816:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b81a:	e73c      	b.n	800b696 <_dtoa_r+0x71e>
 800b81c:	3fe00000 	.word	0x3fe00000
 800b820:	40240000 	.word	0x40240000
 800b824:	9b08      	ldr	r3, [sp, #32]
 800b826:	1e5c      	subs	r4, r3, #1
 800b828:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b82a:	42a3      	cmp	r3, r4
 800b82c:	db09      	blt.n	800b842 <_dtoa_r+0x8ca>
 800b82e:	1b1c      	subs	r4, r3, r4
 800b830:	9b08      	ldr	r3, [sp, #32]
 800b832:	2b00      	cmp	r3, #0
 800b834:	f6bf af30 	bge.w	800b698 <_dtoa_r+0x720>
 800b838:	9b04      	ldr	r3, [sp, #16]
 800b83a:	9a08      	ldr	r2, [sp, #32]
 800b83c:	1a9e      	subs	r6, r3, r2
 800b83e:	2300      	movs	r3, #0
 800b840:	e72b      	b.n	800b69a <_dtoa_r+0x722>
 800b842:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b844:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b846:	1ae3      	subs	r3, r4, r3
 800b848:	441a      	add	r2, r3
 800b84a:	940a      	str	r4, [sp, #40]	@ 0x28
 800b84c:	9e04      	ldr	r6, [sp, #16]
 800b84e:	2400      	movs	r4, #0
 800b850:	9b08      	ldr	r3, [sp, #32]
 800b852:	920e      	str	r2, [sp, #56]	@ 0x38
 800b854:	e721      	b.n	800b69a <_dtoa_r+0x722>
 800b856:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b858:	9e04      	ldr	r6, [sp, #16]
 800b85a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800b85c:	e728      	b.n	800b6b0 <_dtoa_r+0x738>
 800b85e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800b862:	e751      	b.n	800b708 <_dtoa_r+0x790>
 800b864:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b866:	9903      	ldr	r1, [sp, #12]
 800b868:	e750      	b.n	800b70c <_dtoa_r+0x794>
 800b86a:	f8cd 800c 	str.w	r8, [sp, #12]
 800b86e:	e751      	b.n	800b714 <_dtoa_r+0x79c>
 800b870:	2300      	movs	r3, #0
 800b872:	e779      	b.n	800b768 <_dtoa_r+0x7f0>
 800b874:	9b06      	ldr	r3, [sp, #24]
 800b876:	e777      	b.n	800b768 <_dtoa_r+0x7f0>
 800b878:	2300      	movs	r3, #0
 800b87a:	930a      	str	r3, [sp, #40]	@ 0x28
 800b87c:	e779      	b.n	800b772 <_dtoa_r+0x7fa>
 800b87e:	d093      	beq.n	800b7a8 <_dtoa_r+0x830>
 800b880:	9a04      	ldr	r2, [sp, #16]
 800b882:	331c      	adds	r3, #28
 800b884:	441a      	add	r2, r3
 800b886:	9204      	str	r2, [sp, #16]
 800b888:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b88a:	441e      	add	r6, r3
 800b88c:	441a      	add	r2, r3
 800b88e:	9209      	str	r2, [sp, #36]	@ 0x24
 800b890:	e78a      	b.n	800b7a8 <_dtoa_r+0x830>
 800b892:	4603      	mov	r3, r0
 800b894:	e7f4      	b.n	800b880 <_dtoa_r+0x908>
 800b896:	9b08      	ldr	r3, [sp, #32]
 800b898:	46b8      	mov	r8, r7
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	dc20      	bgt.n	800b8e0 <_dtoa_r+0x968>
 800b89e:	469b      	mov	fp, r3
 800b8a0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b8a2:	2b02      	cmp	r3, #2
 800b8a4:	dd1e      	ble.n	800b8e4 <_dtoa_r+0x96c>
 800b8a6:	f1bb 0f00 	cmp.w	fp, #0
 800b8aa:	f47f adb1 	bne.w	800b410 <_dtoa_r+0x498>
 800b8ae:	4621      	mov	r1, r4
 800b8b0:	465b      	mov	r3, fp
 800b8b2:	2205      	movs	r2, #5
 800b8b4:	4648      	mov	r0, r9
 800b8b6:	f000 fa93 	bl	800bde0 <__multadd>
 800b8ba:	4601      	mov	r1, r0
 800b8bc:	4604      	mov	r4, r0
 800b8be:	9803      	ldr	r0, [sp, #12]
 800b8c0:	f000 fce8 	bl	800c294 <__mcmp>
 800b8c4:	2800      	cmp	r0, #0
 800b8c6:	f77f ada3 	ble.w	800b410 <_dtoa_r+0x498>
 800b8ca:	4656      	mov	r6, sl
 800b8cc:	2331      	movs	r3, #49	@ 0x31
 800b8ce:	f108 0801 	add.w	r8, r8, #1
 800b8d2:	f806 3b01 	strb.w	r3, [r6], #1
 800b8d6:	e59f      	b.n	800b418 <_dtoa_r+0x4a0>
 800b8d8:	46b8      	mov	r8, r7
 800b8da:	9c08      	ldr	r4, [sp, #32]
 800b8dc:	4625      	mov	r5, r4
 800b8de:	e7f4      	b.n	800b8ca <_dtoa_r+0x952>
 800b8e0:	f8dd b020 	ldr.w	fp, [sp, #32]
 800b8e4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	f000 8101 	beq.w	800baee <_dtoa_r+0xb76>
 800b8ec:	2e00      	cmp	r6, #0
 800b8ee:	dd05      	ble.n	800b8fc <_dtoa_r+0x984>
 800b8f0:	4629      	mov	r1, r5
 800b8f2:	4632      	mov	r2, r6
 800b8f4:	4648      	mov	r0, r9
 800b8f6:	f000 fc61 	bl	800c1bc <__lshift>
 800b8fa:	4605      	mov	r5, r0
 800b8fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	d05c      	beq.n	800b9bc <_dtoa_r+0xa44>
 800b902:	4648      	mov	r0, r9
 800b904:	6869      	ldr	r1, [r5, #4]
 800b906:	f000 fa09 	bl	800bd1c <_Balloc>
 800b90a:	4606      	mov	r6, r0
 800b90c:	b928      	cbnz	r0, 800b91a <_dtoa_r+0x9a2>
 800b90e:	4602      	mov	r2, r0
 800b910:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b914:	4b80      	ldr	r3, [pc, #512]	@ (800bb18 <_dtoa_r+0xba0>)
 800b916:	f7ff bb43 	b.w	800afa0 <_dtoa_r+0x28>
 800b91a:	692a      	ldr	r2, [r5, #16]
 800b91c:	f105 010c 	add.w	r1, r5, #12
 800b920:	3202      	adds	r2, #2
 800b922:	0092      	lsls	r2, r2, #2
 800b924:	300c      	adds	r0, #12
 800b926:	f002 f915 	bl	800db54 <memcpy>
 800b92a:	2201      	movs	r2, #1
 800b92c:	4631      	mov	r1, r6
 800b92e:	4648      	mov	r0, r9
 800b930:	f000 fc44 	bl	800c1bc <__lshift>
 800b934:	462f      	mov	r7, r5
 800b936:	4605      	mov	r5, r0
 800b938:	f10a 0301 	add.w	r3, sl, #1
 800b93c:	9304      	str	r3, [sp, #16]
 800b93e:	eb0a 030b 	add.w	r3, sl, fp
 800b942:	930a      	str	r3, [sp, #40]	@ 0x28
 800b944:	9b06      	ldr	r3, [sp, #24]
 800b946:	f003 0301 	and.w	r3, r3, #1
 800b94a:	9309      	str	r3, [sp, #36]	@ 0x24
 800b94c:	9b04      	ldr	r3, [sp, #16]
 800b94e:	4621      	mov	r1, r4
 800b950:	9803      	ldr	r0, [sp, #12]
 800b952:	f103 3bff 	add.w	fp, r3, #4294967295
 800b956:	f7ff fa87 	bl	800ae68 <quorem>
 800b95a:	4603      	mov	r3, r0
 800b95c:	4639      	mov	r1, r7
 800b95e:	3330      	adds	r3, #48	@ 0x30
 800b960:	9006      	str	r0, [sp, #24]
 800b962:	9803      	ldr	r0, [sp, #12]
 800b964:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b966:	f000 fc95 	bl	800c294 <__mcmp>
 800b96a:	462a      	mov	r2, r5
 800b96c:	9008      	str	r0, [sp, #32]
 800b96e:	4621      	mov	r1, r4
 800b970:	4648      	mov	r0, r9
 800b972:	f000 fcab 	bl	800c2cc <__mdiff>
 800b976:	68c2      	ldr	r2, [r0, #12]
 800b978:	4606      	mov	r6, r0
 800b97a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b97c:	bb02      	cbnz	r2, 800b9c0 <_dtoa_r+0xa48>
 800b97e:	4601      	mov	r1, r0
 800b980:	9803      	ldr	r0, [sp, #12]
 800b982:	f000 fc87 	bl	800c294 <__mcmp>
 800b986:	4602      	mov	r2, r0
 800b988:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b98a:	4631      	mov	r1, r6
 800b98c:	4648      	mov	r0, r9
 800b98e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800b992:	f000 fa03 	bl	800bd9c <_Bfree>
 800b996:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b998:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b99a:	9e04      	ldr	r6, [sp, #16]
 800b99c:	ea42 0103 	orr.w	r1, r2, r3
 800b9a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b9a2:	4319      	orrs	r1, r3
 800b9a4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b9a6:	d10d      	bne.n	800b9c4 <_dtoa_r+0xa4c>
 800b9a8:	2b39      	cmp	r3, #57	@ 0x39
 800b9aa:	d027      	beq.n	800b9fc <_dtoa_r+0xa84>
 800b9ac:	9a08      	ldr	r2, [sp, #32]
 800b9ae:	2a00      	cmp	r2, #0
 800b9b0:	dd01      	ble.n	800b9b6 <_dtoa_r+0xa3e>
 800b9b2:	9b06      	ldr	r3, [sp, #24]
 800b9b4:	3331      	adds	r3, #49	@ 0x31
 800b9b6:	f88b 3000 	strb.w	r3, [fp]
 800b9ba:	e52e      	b.n	800b41a <_dtoa_r+0x4a2>
 800b9bc:	4628      	mov	r0, r5
 800b9be:	e7b9      	b.n	800b934 <_dtoa_r+0x9bc>
 800b9c0:	2201      	movs	r2, #1
 800b9c2:	e7e2      	b.n	800b98a <_dtoa_r+0xa12>
 800b9c4:	9908      	ldr	r1, [sp, #32]
 800b9c6:	2900      	cmp	r1, #0
 800b9c8:	db04      	blt.n	800b9d4 <_dtoa_r+0xa5c>
 800b9ca:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800b9cc:	4301      	orrs	r1, r0
 800b9ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b9d0:	4301      	orrs	r1, r0
 800b9d2:	d120      	bne.n	800ba16 <_dtoa_r+0xa9e>
 800b9d4:	2a00      	cmp	r2, #0
 800b9d6:	ddee      	ble.n	800b9b6 <_dtoa_r+0xa3e>
 800b9d8:	2201      	movs	r2, #1
 800b9da:	9903      	ldr	r1, [sp, #12]
 800b9dc:	4648      	mov	r0, r9
 800b9de:	9304      	str	r3, [sp, #16]
 800b9e0:	f000 fbec 	bl	800c1bc <__lshift>
 800b9e4:	4621      	mov	r1, r4
 800b9e6:	9003      	str	r0, [sp, #12]
 800b9e8:	f000 fc54 	bl	800c294 <__mcmp>
 800b9ec:	2800      	cmp	r0, #0
 800b9ee:	9b04      	ldr	r3, [sp, #16]
 800b9f0:	dc02      	bgt.n	800b9f8 <_dtoa_r+0xa80>
 800b9f2:	d1e0      	bne.n	800b9b6 <_dtoa_r+0xa3e>
 800b9f4:	07da      	lsls	r2, r3, #31
 800b9f6:	d5de      	bpl.n	800b9b6 <_dtoa_r+0xa3e>
 800b9f8:	2b39      	cmp	r3, #57	@ 0x39
 800b9fa:	d1da      	bne.n	800b9b2 <_dtoa_r+0xa3a>
 800b9fc:	2339      	movs	r3, #57	@ 0x39
 800b9fe:	f88b 3000 	strb.w	r3, [fp]
 800ba02:	4633      	mov	r3, r6
 800ba04:	461e      	mov	r6, r3
 800ba06:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ba0a:	3b01      	subs	r3, #1
 800ba0c:	2a39      	cmp	r2, #57	@ 0x39
 800ba0e:	d04e      	beq.n	800baae <_dtoa_r+0xb36>
 800ba10:	3201      	adds	r2, #1
 800ba12:	701a      	strb	r2, [r3, #0]
 800ba14:	e501      	b.n	800b41a <_dtoa_r+0x4a2>
 800ba16:	2a00      	cmp	r2, #0
 800ba18:	dd03      	ble.n	800ba22 <_dtoa_r+0xaaa>
 800ba1a:	2b39      	cmp	r3, #57	@ 0x39
 800ba1c:	d0ee      	beq.n	800b9fc <_dtoa_r+0xa84>
 800ba1e:	3301      	adds	r3, #1
 800ba20:	e7c9      	b.n	800b9b6 <_dtoa_r+0xa3e>
 800ba22:	9a04      	ldr	r2, [sp, #16]
 800ba24:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ba26:	f802 3c01 	strb.w	r3, [r2, #-1]
 800ba2a:	428a      	cmp	r2, r1
 800ba2c:	d028      	beq.n	800ba80 <_dtoa_r+0xb08>
 800ba2e:	2300      	movs	r3, #0
 800ba30:	220a      	movs	r2, #10
 800ba32:	9903      	ldr	r1, [sp, #12]
 800ba34:	4648      	mov	r0, r9
 800ba36:	f000 f9d3 	bl	800bde0 <__multadd>
 800ba3a:	42af      	cmp	r7, r5
 800ba3c:	9003      	str	r0, [sp, #12]
 800ba3e:	f04f 0300 	mov.w	r3, #0
 800ba42:	f04f 020a 	mov.w	r2, #10
 800ba46:	4639      	mov	r1, r7
 800ba48:	4648      	mov	r0, r9
 800ba4a:	d107      	bne.n	800ba5c <_dtoa_r+0xae4>
 800ba4c:	f000 f9c8 	bl	800bde0 <__multadd>
 800ba50:	4607      	mov	r7, r0
 800ba52:	4605      	mov	r5, r0
 800ba54:	9b04      	ldr	r3, [sp, #16]
 800ba56:	3301      	adds	r3, #1
 800ba58:	9304      	str	r3, [sp, #16]
 800ba5a:	e777      	b.n	800b94c <_dtoa_r+0x9d4>
 800ba5c:	f000 f9c0 	bl	800bde0 <__multadd>
 800ba60:	4629      	mov	r1, r5
 800ba62:	4607      	mov	r7, r0
 800ba64:	2300      	movs	r3, #0
 800ba66:	220a      	movs	r2, #10
 800ba68:	4648      	mov	r0, r9
 800ba6a:	f000 f9b9 	bl	800bde0 <__multadd>
 800ba6e:	4605      	mov	r5, r0
 800ba70:	e7f0      	b.n	800ba54 <_dtoa_r+0xadc>
 800ba72:	f1bb 0f00 	cmp.w	fp, #0
 800ba76:	bfcc      	ite	gt
 800ba78:	465e      	movgt	r6, fp
 800ba7a:	2601      	movle	r6, #1
 800ba7c:	2700      	movs	r7, #0
 800ba7e:	4456      	add	r6, sl
 800ba80:	2201      	movs	r2, #1
 800ba82:	9903      	ldr	r1, [sp, #12]
 800ba84:	4648      	mov	r0, r9
 800ba86:	9304      	str	r3, [sp, #16]
 800ba88:	f000 fb98 	bl	800c1bc <__lshift>
 800ba8c:	4621      	mov	r1, r4
 800ba8e:	9003      	str	r0, [sp, #12]
 800ba90:	f000 fc00 	bl	800c294 <__mcmp>
 800ba94:	2800      	cmp	r0, #0
 800ba96:	dcb4      	bgt.n	800ba02 <_dtoa_r+0xa8a>
 800ba98:	d102      	bne.n	800baa0 <_dtoa_r+0xb28>
 800ba9a:	9b04      	ldr	r3, [sp, #16]
 800ba9c:	07db      	lsls	r3, r3, #31
 800ba9e:	d4b0      	bmi.n	800ba02 <_dtoa_r+0xa8a>
 800baa0:	4633      	mov	r3, r6
 800baa2:	461e      	mov	r6, r3
 800baa4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800baa8:	2a30      	cmp	r2, #48	@ 0x30
 800baaa:	d0fa      	beq.n	800baa2 <_dtoa_r+0xb2a>
 800baac:	e4b5      	b.n	800b41a <_dtoa_r+0x4a2>
 800baae:	459a      	cmp	sl, r3
 800bab0:	d1a8      	bne.n	800ba04 <_dtoa_r+0xa8c>
 800bab2:	2331      	movs	r3, #49	@ 0x31
 800bab4:	f108 0801 	add.w	r8, r8, #1
 800bab8:	f88a 3000 	strb.w	r3, [sl]
 800babc:	e4ad      	b.n	800b41a <_dtoa_r+0x4a2>
 800babe:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800bac0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800bb1c <_dtoa_r+0xba4>
 800bac4:	b11b      	cbz	r3, 800bace <_dtoa_r+0xb56>
 800bac6:	f10a 0308 	add.w	r3, sl, #8
 800baca:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800bacc:	6013      	str	r3, [r2, #0]
 800bace:	4650      	mov	r0, sl
 800bad0:	b017      	add	sp, #92	@ 0x5c
 800bad2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bad6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800bad8:	2b01      	cmp	r3, #1
 800bada:	f77f ae2e 	ble.w	800b73a <_dtoa_r+0x7c2>
 800bade:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bae0:	930a      	str	r3, [sp, #40]	@ 0x28
 800bae2:	2001      	movs	r0, #1
 800bae4:	e64d      	b.n	800b782 <_dtoa_r+0x80a>
 800bae6:	f1bb 0f00 	cmp.w	fp, #0
 800baea:	f77f aed9 	ble.w	800b8a0 <_dtoa_r+0x928>
 800baee:	4656      	mov	r6, sl
 800baf0:	4621      	mov	r1, r4
 800baf2:	9803      	ldr	r0, [sp, #12]
 800baf4:	f7ff f9b8 	bl	800ae68 <quorem>
 800baf8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800bafc:	f806 3b01 	strb.w	r3, [r6], #1
 800bb00:	eba6 020a 	sub.w	r2, r6, sl
 800bb04:	4593      	cmp	fp, r2
 800bb06:	ddb4      	ble.n	800ba72 <_dtoa_r+0xafa>
 800bb08:	2300      	movs	r3, #0
 800bb0a:	220a      	movs	r2, #10
 800bb0c:	4648      	mov	r0, r9
 800bb0e:	9903      	ldr	r1, [sp, #12]
 800bb10:	f000 f966 	bl	800bde0 <__multadd>
 800bb14:	9003      	str	r0, [sp, #12]
 800bb16:	e7eb      	b.n	800baf0 <_dtoa_r+0xb78>
 800bb18:	08010253 	.word	0x08010253
 800bb1c:	080101d7 	.word	0x080101d7

0800bb20 <_free_r>:
 800bb20:	b538      	push	{r3, r4, r5, lr}
 800bb22:	4605      	mov	r5, r0
 800bb24:	2900      	cmp	r1, #0
 800bb26:	d040      	beq.n	800bbaa <_free_r+0x8a>
 800bb28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bb2c:	1f0c      	subs	r4, r1, #4
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	bfb8      	it	lt
 800bb32:	18e4      	addlt	r4, r4, r3
 800bb34:	f000 f8e6 	bl	800bd04 <__malloc_lock>
 800bb38:	4a1c      	ldr	r2, [pc, #112]	@ (800bbac <_free_r+0x8c>)
 800bb3a:	6813      	ldr	r3, [r2, #0]
 800bb3c:	b933      	cbnz	r3, 800bb4c <_free_r+0x2c>
 800bb3e:	6063      	str	r3, [r4, #4]
 800bb40:	6014      	str	r4, [r2, #0]
 800bb42:	4628      	mov	r0, r5
 800bb44:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bb48:	f000 b8e2 	b.w	800bd10 <__malloc_unlock>
 800bb4c:	42a3      	cmp	r3, r4
 800bb4e:	d908      	bls.n	800bb62 <_free_r+0x42>
 800bb50:	6820      	ldr	r0, [r4, #0]
 800bb52:	1821      	adds	r1, r4, r0
 800bb54:	428b      	cmp	r3, r1
 800bb56:	bf01      	itttt	eq
 800bb58:	6819      	ldreq	r1, [r3, #0]
 800bb5a:	685b      	ldreq	r3, [r3, #4]
 800bb5c:	1809      	addeq	r1, r1, r0
 800bb5e:	6021      	streq	r1, [r4, #0]
 800bb60:	e7ed      	b.n	800bb3e <_free_r+0x1e>
 800bb62:	461a      	mov	r2, r3
 800bb64:	685b      	ldr	r3, [r3, #4]
 800bb66:	b10b      	cbz	r3, 800bb6c <_free_r+0x4c>
 800bb68:	42a3      	cmp	r3, r4
 800bb6a:	d9fa      	bls.n	800bb62 <_free_r+0x42>
 800bb6c:	6811      	ldr	r1, [r2, #0]
 800bb6e:	1850      	adds	r0, r2, r1
 800bb70:	42a0      	cmp	r0, r4
 800bb72:	d10b      	bne.n	800bb8c <_free_r+0x6c>
 800bb74:	6820      	ldr	r0, [r4, #0]
 800bb76:	4401      	add	r1, r0
 800bb78:	1850      	adds	r0, r2, r1
 800bb7a:	4283      	cmp	r3, r0
 800bb7c:	6011      	str	r1, [r2, #0]
 800bb7e:	d1e0      	bne.n	800bb42 <_free_r+0x22>
 800bb80:	6818      	ldr	r0, [r3, #0]
 800bb82:	685b      	ldr	r3, [r3, #4]
 800bb84:	4408      	add	r0, r1
 800bb86:	6010      	str	r0, [r2, #0]
 800bb88:	6053      	str	r3, [r2, #4]
 800bb8a:	e7da      	b.n	800bb42 <_free_r+0x22>
 800bb8c:	d902      	bls.n	800bb94 <_free_r+0x74>
 800bb8e:	230c      	movs	r3, #12
 800bb90:	602b      	str	r3, [r5, #0]
 800bb92:	e7d6      	b.n	800bb42 <_free_r+0x22>
 800bb94:	6820      	ldr	r0, [r4, #0]
 800bb96:	1821      	adds	r1, r4, r0
 800bb98:	428b      	cmp	r3, r1
 800bb9a:	bf01      	itttt	eq
 800bb9c:	6819      	ldreq	r1, [r3, #0]
 800bb9e:	685b      	ldreq	r3, [r3, #4]
 800bba0:	1809      	addeq	r1, r1, r0
 800bba2:	6021      	streq	r1, [r4, #0]
 800bba4:	6063      	str	r3, [r4, #4]
 800bba6:	6054      	str	r4, [r2, #4]
 800bba8:	e7cb      	b.n	800bb42 <_free_r+0x22>
 800bbaa:	bd38      	pop	{r3, r4, r5, pc}
 800bbac:	20000608 	.word	0x20000608

0800bbb0 <malloc>:
 800bbb0:	4b02      	ldr	r3, [pc, #8]	@ (800bbbc <malloc+0xc>)
 800bbb2:	4601      	mov	r1, r0
 800bbb4:	6818      	ldr	r0, [r3, #0]
 800bbb6:	f000 b825 	b.w	800bc04 <_malloc_r>
 800bbba:	bf00      	nop
 800bbbc:	20000098 	.word	0x20000098

0800bbc0 <sbrk_aligned>:
 800bbc0:	b570      	push	{r4, r5, r6, lr}
 800bbc2:	4e0f      	ldr	r6, [pc, #60]	@ (800bc00 <sbrk_aligned+0x40>)
 800bbc4:	460c      	mov	r4, r1
 800bbc6:	6831      	ldr	r1, [r6, #0]
 800bbc8:	4605      	mov	r5, r0
 800bbca:	b911      	cbnz	r1, 800bbd2 <sbrk_aligned+0x12>
 800bbcc:	f001 ffb2 	bl	800db34 <_sbrk_r>
 800bbd0:	6030      	str	r0, [r6, #0]
 800bbd2:	4621      	mov	r1, r4
 800bbd4:	4628      	mov	r0, r5
 800bbd6:	f001 ffad 	bl	800db34 <_sbrk_r>
 800bbda:	1c43      	adds	r3, r0, #1
 800bbdc:	d103      	bne.n	800bbe6 <sbrk_aligned+0x26>
 800bbde:	f04f 34ff 	mov.w	r4, #4294967295
 800bbe2:	4620      	mov	r0, r4
 800bbe4:	bd70      	pop	{r4, r5, r6, pc}
 800bbe6:	1cc4      	adds	r4, r0, #3
 800bbe8:	f024 0403 	bic.w	r4, r4, #3
 800bbec:	42a0      	cmp	r0, r4
 800bbee:	d0f8      	beq.n	800bbe2 <sbrk_aligned+0x22>
 800bbf0:	1a21      	subs	r1, r4, r0
 800bbf2:	4628      	mov	r0, r5
 800bbf4:	f001 ff9e 	bl	800db34 <_sbrk_r>
 800bbf8:	3001      	adds	r0, #1
 800bbfa:	d1f2      	bne.n	800bbe2 <sbrk_aligned+0x22>
 800bbfc:	e7ef      	b.n	800bbde <sbrk_aligned+0x1e>
 800bbfe:	bf00      	nop
 800bc00:	20000604 	.word	0x20000604

0800bc04 <_malloc_r>:
 800bc04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bc08:	1ccd      	adds	r5, r1, #3
 800bc0a:	f025 0503 	bic.w	r5, r5, #3
 800bc0e:	3508      	adds	r5, #8
 800bc10:	2d0c      	cmp	r5, #12
 800bc12:	bf38      	it	cc
 800bc14:	250c      	movcc	r5, #12
 800bc16:	2d00      	cmp	r5, #0
 800bc18:	4606      	mov	r6, r0
 800bc1a:	db01      	blt.n	800bc20 <_malloc_r+0x1c>
 800bc1c:	42a9      	cmp	r1, r5
 800bc1e:	d904      	bls.n	800bc2a <_malloc_r+0x26>
 800bc20:	230c      	movs	r3, #12
 800bc22:	6033      	str	r3, [r6, #0]
 800bc24:	2000      	movs	r0, #0
 800bc26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bc2a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bd00 <_malloc_r+0xfc>
 800bc2e:	f000 f869 	bl	800bd04 <__malloc_lock>
 800bc32:	f8d8 3000 	ldr.w	r3, [r8]
 800bc36:	461c      	mov	r4, r3
 800bc38:	bb44      	cbnz	r4, 800bc8c <_malloc_r+0x88>
 800bc3a:	4629      	mov	r1, r5
 800bc3c:	4630      	mov	r0, r6
 800bc3e:	f7ff ffbf 	bl	800bbc0 <sbrk_aligned>
 800bc42:	1c43      	adds	r3, r0, #1
 800bc44:	4604      	mov	r4, r0
 800bc46:	d158      	bne.n	800bcfa <_malloc_r+0xf6>
 800bc48:	f8d8 4000 	ldr.w	r4, [r8]
 800bc4c:	4627      	mov	r7, r4
 800bc4e:	2f00      	cmp	r7, #0
 800bc50:	d143      	bne.n	800bcda <_malloc_r+0xd6>
 800bc52:	2c00      	cmp	r4, #0
 800bc54:	d04b      	beq.n	800bcee <_malloc_r+0xea>
 800bc56:	6823      	ldr	r3, [r4, #0]
 800bc58:	4639      	mov	r1, r7
 800bc5a:	4630      	mov	r0, r6
 800bc5c:	eb04 0903 	add.w	r9, r4, r3
 800bc60:	f001 ff68 	bl	800db34 <_sbrk_r>
 800bc64:	4581      	cmp	r9, r0
 800bc66:	d142      	bne.n	800bcee <_malloc_r+0xea>
 800bc68:	6821      	ldr	r1, [r4, #0]
 800bc6a:	4630      	mov	r0, r6
 800bc6c:	1a6d      	subs	r5, r5, r1
 800bc6e:	4629      	mov	r1, r5
 800bc70:	f7ff ffa6 	bl	800bbc0 <sbrk_aligned>
 800bc74:	3001      	adds	r0, #1
 800bc76:	d03a      	beq.n	800bcee <_malloc_r+0xea>
 800bc78:	6823      	ldr	r3, [r4, #0]
 800bc7a:	442b      	add	r3, r5
 800bc7c:	6023      	str	r3, [r4, #0]
 800bc7e:	f8d8 3000 	ldr.w	r3, [r8]
 800bc82:	685a      	ldr	r2, [r3, #4]
 800bc84:	bb62      	cbnz	r2, 800bce0 <_malloc_r+0xdc>
 800bc86:	f8c8 7000 	str.w	r7, [r8]
 800bc8a:	e00f      	b.n	800bcac <_malloc_r+0xa8>
 800bc8c:	6822      	ldr	r2, [r4, #0]
 800bc8e:	1b52      	subs	r2, r2, r5
 800bc90:	d420      	bmi.n	800bcd4 <_malloc_r+0xd0>
 800bc92:	2a0b      	cmp	r2, #11
 800bc94:	d917      	bls.n	800bcc6 <_malloc_r+0xc2>
 800bc96:	1961      	adds	r1, r4, r5
 800bc98:	42a3      	cmp	r3, r4
 800bc9a:	6025      	str	r5, [r4, #0]
 800bc9c:	bf18      	it	ne
 800bc9e:	6059      	strne	r1, [r3, #4]
 800bca0:	6863      	ldr	r3, [r4, #4]
 800bca2:	bf08      	it	eq
 800bca4:	f8c8 1000 	streq.w	r1, [r8]
 800bca8:	5162      	str	r2, [r4, r5]
 800bcaa:	604b      	str	r3, [r1, #4]
 800bcac:	4630      	mov	r0, r6
 800bcae:	f000 f82f 	bl	800bd10 <__malloc_unlock>
 800bcb2:	f104 000b 	add.w	r0, r4, #11
 800bcb6:	1d23      	adds	r3, r4, #4
 800bcb8:	f020 0007 	bic.w	r0, r0, #7
 800bcbc:	1ac2      	subs	r2, r0, r3
 800bcbe:	bf1c      	itt	ne
 800bcc0:	1a1b      	subne	r3, r3, r0
 800bcc2:	50a3      	strne	r3, [r4, r2]
 800bcc4:	e7af      	b.n	800bc26 <_malloc_r+0x22>
 800bcc6:	6862      	ldr	r2, [r4, #4]
 800bcc8:	42a3      	cmp	r3, r4
 800bcca:	bf0c      	ite	eq
 800bccc:	f8c8 2000 	streq.w	r2, [r8]
 800bcd0:	605a      	strne	r2, [r3, #4]
 800bcd2:	e7eb      	b.n	800bcac <_malloc_r+0xa8>
 800bcd4:	4623      	mov	r3, r4
 800bcd6:	6864      	ldr	r4, [r4, #4]
 800bcd8:	e7ae      	b.n	800bc38 <_malloc_r+0x34>
 800bcda:	463c      	mov	r4, r7
 800bcdc:	687f      	ldr	r7, [r7, #4]
 800bcde:	e7b6      	b.n	800bc4e <_malloc_r+0x4a>
 800bce0:	461a      	mov	r2, r3
 800bce2:	685b      	ldr	r3, [r3, #4]
 800bce4:	42a3      	cmp	r3, r4
 800bce6:	d1fb      	bne.n	800bce0 <_malloc_r+0xdc>
 800bce8:	2300      	movs	r3, #0
 800bcea:	6053      	str	r3, [r2, #4]
 800bcec:	e7de      	b.n	800bcac <_malloc_r+0xa8>
 800bcee:	230c      	movs	r3, #12
 800bcf0:	4630      	mov	r0, r6
 800bcf2:	6033      	str	r3, [r6, #0]
 800bcf4:	f000 f80c 	bl	800bd10 <__malloc_unlock>
 800bcf8:	e794      	b.n	800bc24 <_malloc_r+0x20>
 800bcfa:	6005      	str	r5, [r0, #0]
 800bcfc:	e7d6      	b.n	800bcac <_malloc_r+0xa8>
 800bcfe:	bf00      	nop
 800bd00:	20000608 	.word	0x20000608

0800bd04 <__malloc_lock>:
 800bd04:	4801      	ldr	r0, [pc, #4]	@ (800bd0c <__malloc_lock+0x8>)
 800bd06:	f7ff b89a 	b.w	800ae3e <__retarget_lock_acquire_recursive>
 800bd0a:	bf00      	nop
 800bd0c:	20000600 	.word	0x20000600

0800bd10 <__malloc_unlock>:
 800bd10:	4801      	ldr	r0, [pc, #4]	@ (800bd18 <__malloc_unlock+0x8>)
 800bd12:	f7ff b895 	b.w	800ae40 <__retarget_lock_release_recursive>
 800bd16:	bf00      	nop
 800bd18:	20000600 	.word	0x20000600

0800bd1c <_Balloc>:
 800bd1c:	b570      	push	{r4, r5, r6, lr}
 800bd1e:	69c6      	ldr	r6, [r0, #28]
 800bd20:	4604      	mov	r4, r0
 800bd22:	460d      	mov	r5, r1
 800bd24:	b976      	cbnz	r6, 800bd44 <_Balloc+0x28>
 800bd26:	2010      	movs	r0, #16
 800bd28:	f7ff ff42 	bl	800bbb0 <malloc>
 800bd2c:	4602      	mov	r2, r0
 800bd2e:	61e0      	str	r0, [r4, #28]
 800bd30:	b920      	cbnz	r0, 800bd3c <_Balloc+0x20>
 800bd32:	216b      	movs	r1, #107	@ 0x6b
 800bd34:	4b17      	ldr	r3, [pc, #92]	@ (800bd94 <_Balloc+0x78>)
 800bd36:	4818      	ldr	r0, [pc, #96]	@ (800bd98 <_Balloc+0x7c>)
 800bd38:	f001 ff20 	bl	800db7c <__assert_func>
 800bd3c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bd40:	6006      	str	r6, [r0, #0]
 800bd42:	60c6      	str	r6, [r0, #12]
 800bd44:	69e6      	ldr	r6, [r4, #28]
 800bd46:	68f3      	ldr	r3, [r6, #12]
 800bd48:	b183      	cbz	r3, 800bd6c <_Balloc+0x50>
 800bd4a:	69e3      	ldr	r3, [r4, #28]
 800bd4c:	68db      	ldr	r3, [r3, #12]
 800bd4e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bd52:	b9b8      	cbnz	r0, 800bd84 <_Balloc+0x68>
 800bd54:	2101      	movs	r1, #1
 800bd56:	fa01 f605 	lsl.w	r6, r1, r5
 800bd5a:	1d72      	adds	r2, r6, #5
 800bd5c:	4620      	mov	r0, r4
 800bd5e:	0092      	lsls	r2, r2, #2
 800bd60:	f001 ff2a 	bl	800dbb8 <_calloc_r>
 800bd64:	b160      	cbz	r0, 800bd80 <_Balloc+0x64>
 800bd66:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bd6a:	e00e      	b.n	800bd8a <_Balloc+0x6e>
 800bd6c:	2221      	movs	r2, #33	@ 0x21
 800bd6e:	2104      	movs	r1, #4
 800bd70:	4620      	mov	r0, r4
 800bd72:	f001 ff21 	bl	800dbb8 <_calloc_r>
 800bd76:	69e3      	ldr	r3, [r4, #28]
 800bd78:	60f0      	str	r0, [r6, #12]
 800bd7a:	68db      	ldr	r3, [r3, #12]
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	d1e4      	bne.n	800bd4a <_Balloc+0x2e>
 800bd80:	2000      	movs	r0, #0
 800bd82:	bd70      	pop	{r4, r5, r6, pc}
 800bd84:	6802      	ldr	r2, [r0, #0]
 800bd86:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bd8a:	2300      	movs	r3, #0
 800bd8c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bd90:	e7f7      	b.n	800bd82 <_Balloc+0x66>
 800bd92:	bf00      	nop
 800bd94:	080101e4 	.word	0x080101e4
 800bd98:	08010264 	.word	0x08010264

0800bd9c <_Bfree>:
 800bd9c:	b570      	push	{r4, r5, r6, lr}
 800bd9e:	69c6      	ldr	r6, [r0, #28]
 800bda0:	4605      	mov	r5, r0
 800bda2:	460c      	mov	r4, r1
 800bda4:	b976      	cbnz	r6, 800bdc4 <_Bfree+0x28>
 800bda6:	2010      	movs	r0, #16
 800bda8:	f7ff ff02 	bl	800bbb0 <malloc>
 800bdac:	4602      	mov	r2, r0
 800bdae:	61e8      	str	r0, [r5, #28]
 800bdb0:	b920      	cbnz	r0, 800bdbc <_Bfree+0x20>
 800bdb2:	218f      	movs	r1, #143	@ 0x8f
 800bdb4:	4b08      	ldr	r3, [pc, #32]	@ (800bdd8 <_Bfree+0x3c>)
 800bdb6:	4809      	ldr	r0, [pc, #36]	@ (800bddc <_Bfree+0x40>)
 800bdb8:	f001 fee0 	bl	800db7c <__assert_func>
 800bdbc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bdc0:	6006      	str	r6, [r0, #0]
 800bdc2:	60c6      	str	r6, [r0, #12]
 800bdc4:	b13c      	cbz	r4, 800bdd6 <_Bfree+0x3a>
 800bdc6:	69eb      	ldr	r3, [r5, #28]
 800bdc8:	6862      	ldr	r2, [r4, #4]
 800bdca:	68db      	ldr	r3, [r3, #12]
 800bdcc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bdd0:	6021      	str	r1, [r4, #0]
 800bdd2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800bdd6:	bd70      	pop	{r4, r5, r6, pc}
 800bdd8:	080101e4 	.word	0x080101e4
 800bddc:	08010264 	.word	0x08010264

0800bde0 <__multadd>:
 800bde0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bde4:	4607      	mov	r7, r0
 800bde6:	460c      	mov	r4, r1
 800bde8:	461e      	mov	r6, r3
 800bdea:	2000      	movs	r0, #0
 800bdec:	690d      	ldr	r5, [r1, #16]
 800bdee:	f101 0c14 	add.w	ip, r1, #20
 800bdf2:	f8dc 3000 	ldr.w	r3, [ip]
 800bdf6:	3001      	adds	r0, #1
 800bdf8:	b299      	uxth	r1, r3
 800bdfa:	fb02 6101 	mla	r1, r2, r1, r6
 800bdfe:	0c1e      	lsrs	r6, r3, #16
 800be00:	0c0b      	lsrs	r3, r1, #16
 800be02:	fb02 3306 	mla	r3, r2, r6, r3
 800be06:	b289      	uxth	r1, r1
 800be08:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800be0c:	4285      	cmp	r5, r0
 800be0e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800be12:	f84c 1b04 	str.w	r1, [ip], #4
 800be16:	dcec      	bgt.n	800bdf2 <__multadd+0x12>
 800be18:	b30e      	cbz	r6, 800be5e <__multadd+0x7e>
 800be1a:	68a3      	ldr	r3, [r4, #8]
 800be1c:	42ab      	cmp	r3, r5
 800be1e:	dc19      	bgt.n	800be54 <__multadd+0x74>
 800be20:	6861      	ldr	r1, [r4, #4]
 800be22:	4638      	mov	r0, r7
 800be24:	3101      	adds	r1, #1
 800be26:	f7ff ff79 	bl	800bd1c <_Balloc>
 800be2a:	4680      	mov	r8, r0
 800be2c:	b928      	cbnz	r0, 800be3a <__multadd+0x5a>
 800be2e:	4602      	mov	r2, r0
 800be30:	21ba      	movs	r1, #186	@ 0xba
 800be32:	4b0c      	ldr	r3, [pc, #48]	@ (800be64 <__multadd+0x84>)
 800be34:	480c      	ldr	r0, [pc, #48]	@ (800be68 <__multadd+0x88>)
 800be36:	f001 fea1 	bl	800db7c <__assert_func>
 800be3a:	6922      	ldr	r2, [r4, #16]
 800be3c:	f104 010c 	add.w	r1, r4, #12
 800be40:	3202      	adds	r2, #2
 800be42:	0092      	lsls	r2, r2, #2
 800be44:	300c      	adds	r0, #12
 800be46:	f001 fe85 	bl	800db54 <memcpy>
 800be4a:	4621      	mov	r1, r4
 800be4c:	4638      	mov	r0, r7
 800be4e:	f7ff ffa5 	bl	800bd9c <_Bfree>
 800be52:	4644      	mov	r4, r8
 800be54:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800be58:	3501      	adds	r5, #1
 800be5a:	615e      	str	r6, [r3, #20]
 800be5c:	6125      	str	r5, [r4, #16]
 800be5e:	4620      	mov	r0, r4
 800be60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be64:	08010253 	.word	0x08010253
 800be68:	08010264 	.word	0x08010264

0800be6c <__s2b>:
 800be6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800be70:	4615      	mov	r5, r2
 800be72:	2209      	movs	r2, #9
 800be74:	461f      	mov	r7, r3
 800be76:	3308      	adds	r3, #8
 800be78:	460c      	mov	r4, r1
 800be7a:	fb93 f3f2 	sdiv	r3, r3, r2
 800be7e:	4606      	mov	r6, r0
 800be80:	2201      	movs	r2, #1
 800be82:	2100      	movs	r1, #0
 800be84:	429a      	cmp	r2, r3
 800be86:	db09      	blt.n	800be9c <__s2b+0x30>
 800be88:	4630      	mov	r0, r6
 800be8a:	f7ff ff47 	bl	800bd1c <_Balloc>
 800be8e:	b940      	cbnz	r0, 800bea2 <__s2b+0x36>
 800be90:	4602      	mov	r2, r0
 800be92:	21d3      	movs	r1, #211	@ 0xd3
 800be94:	4b18      	ldr	r3, [pc, #96]	@ (800bef8 <__s2b+0x8c>)
 800be96:	4819      	ldr	r0, [pc, #100]	@ (800befc <__s2b+0x90>)
 800be98:	f001 fe70 	bl	800db7c <__assert_func>
 800be9c:	0052      	lsls	r2, r2, #1
 800be9e:	3101      	adds	r1, #1
 800bea0:	e7f0      	b.n	800be84 <__s2b+0x18>
 800bea2:	9b08      	ldr	r3, [sp, #32]
 800bea4:	2d09      	cmp	r5, #9
 800bea6:	6143      	str	r3, [r0, #20]
 800bea8:	f04f 0301 	mov.w	r3, #1
 800beac:	6103      	str	r3, [r0, #16]
 800beae:	dd16      	ble.n	800bede <__s2b+0x72>
 800beb0:	f104 0909 	add.w	r9, r4, #9
 800beb4:	46c8      	mov	r8, r9
 800beb6:	442c      	add	r4, r5
 800beb8:	f818 3b01 	ldrb.w	r3, [r8], #1
 800bebc:	4601      	mov	r1, r0
 800bebe:	220a      	movs	r2, #10
 800bec0:	4630      	mov	r0, r6
 800bec2:	3b30      	subs	r3, #48	@ 0x30
 800bec4:	f7ff ff8c 	bl	800bde0 <__multadd>
 800bec8:	45a0      	cmp	r8, r4
 800beca:	d1f5      	bne.n	800beb8 <__s2b+0x4c>
 800becc:	f1a5 0408 	sub.w	r4, r5, #8
 800bed0:	444c      	add	r4, r9
 800bed2:	1b2d      	subs	r5, r5, r4
 800bed4:	1963      	adds	r3, r4, r5
 800bed6:	42bb      	cmp	r3, r7
 800bed8:	db04      	blt.n	800bee4 <__s2b+0x78>
 800beda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bede:	2509      	movs	r5, #9
 800bee0:	340a      	adds	r4, #10
 800bee2:	e7f6      	b.n	800bed2 <__s2b+0x66>
 800bee4:	f814 3b01 	ldrb.w	r3, [r4], #1
 800bee8:	4601      	mov	r1, r0
 800beea:	220a      	movs	r2, #10
 800beec:	4630      	mov	r0, r6
 800beee:	3b30      	subs	r3, #48	@ 0x30
 800bef0:	f7ff ff76 	bl	800bde0 <__multadd>
 800bef4:	e7ee      	b.n	800bed4 <__s2b+0x68>
 800bef6:	bf00      	nop
 800bef8:	08010253 	.word	0x08010253
 800befc:	08010264 	.word	0x08010264

0800bf00 <__hi0bits>:
 800bf00:	4603      	mov	r3, r0
 800bf02:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800bf06:	bf3a      	itte	cc
 800bf08:	0403      	lslcc	r3, r0, #16
 800bf0a:	2010      	movcc	r0, #16
 800bf0c:	2000      	movcs	r0, #0
 800bf0e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bf12:	bf3c      	itt	cc
 800bf14:	021b      	lslcc	r3, r3, #8
 800bf16:	3008      	addcc	r0, #8
 800bf18:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bf1c:	bf3c      	itt	cc
 800bf1e:	011b      	lslcc	r3, r3, #4
 800bf20:	3004      	addcc	r0, #4
 800bf22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bf26:	bf3c      	itt	cc
 800bf28:	009b      	lslcc	r3, r3, #2
 800bf2a:	3002      	addcc	r0, #2
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	db05      	blt.n	800bf3c <__hi0bits+0x3c>
 800bf30:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800bf34:	f100 0001 	add.w	r0, r0, #1
 800bf38:	bf08      	it	eq
 800bf3a:	2020      	moveq	r0, #32
 800bf3c:	4770      	bx	lr

0800bf3e <__lo0bits>:
 800bf3e:	6803      	ldr	r3, [r0, #0]
 800bf40:	4602      	mov	r2, r0
 800bf42:	f013 0007 	ands.w	r0, r3, #7
 800bf46:	d00b      	beq.n	800bf60 <__lo0bits+0x22>
 800bf48:	07d9      	lsls	r1, r3, #31
 800bf4a:	d421      	bmi.n	800bf90 <__lo0bits+0x52>
 800bf4c:	0798      	lsls	r0, r3, #30
 800bf4e:	bf49      	itett	mi
 800bf50:	085b      	lsrmi	r3, r3, #1
 800bf52:	089b      	lsrpl	r3, r3, #2
 800bf54:	2001      	movmi	r0, #1
 800bf56:	6013      	strmi	r3, [r2, #0]
 800bf58:	bf5c      	itt	pl
 800bf5a:	2002      	movpl	r0, #2
 800bf5c:	6013      	strpl	r3, [r2, #0]
 800bf5e:	4770      	bx	lr
 800bf60:	b299      	uxth	r1, r3
 800bf62:	b909      	cbnz	r1, 800bf68 <__lo0bits+0x2a>
 800bf64:	2010      	movs	r0, #16
 800bf66:	0c1b      	lsrs	r3, r3, #16
 800bf68:	b2d9      	uxtb	r1, r3
 800bf6a:	b909      	cbnz	r1, 800bf70 <__lo0bits+0x32>
 800bf6c:	3008      	adds	r0, #8
 800bf6e:	0a1b      	lsrs	r3, r3, #8
 800bf70:	0719      	lsls	r1, r3, #28
 800bf72:	bf04      	itt	eq
 800bf74:	091b      	lsreq	r3, r3, #4
 800bf76:	3004      	addeq	r0, #4
 800bf78:	0799      	lsls	r1, r3, #30
 800bf7a:	bf04      	itt	eq
 800bf7c:	089b      	lsreq	r3, r3, #2
 800bf7e:	3002      	addeq	r0, #2
 800bf80:	07d9      	lsls	r1, r3, #31
 800bf82:	d403      	bmi.n	800bf8c <__lo0bits+0x4e>
 800bf84:	085b      	lsrs	r3, r3, #1
 800bf86:	f100 0001 	add.w	r0, r0, #1
 800bf8a:	d003      	beq.n	800bf94 <__lo0bits+0x56>
 800bf8c:	6013      	str	r3, [r2, #0]
 800bf8e:	4770      	bx	lr
 800bf90:	2000      	movs	r0, #0
 800bf92:	4770      	bx	lr
 800bf94:	2020      	movs	r0, #32
 800bf96:	4770      	bx	lr

0800bf98 <__i2b>:
 800bf98:	b510      	push	{r4, lr}
 800bf9a:	460c      	mov	r4, r1
 800bf9c:	2101      	movs	r1, #1
 800bf9e:	f7ff febd 	bl	800bd1c <_Balloc>
 800bfa2:	4602      	mov	r2, r0
 800bfa4:	b928      	cbnz	r0, 800bfb2 <__i2b+0x1a>
 800bfa6:	f240 1145 	movw	r1, #325	@ 0x145
 800bfaa:	4b04      	ldr	r3, [pc, #16]	@ (800bfbc <__i2b+0x24>)
 800bfac:	4804      	ldr	r0, [pc, #16]	@ (800bfc0 <__i2b+0x28>)
 800bfae:	f001 fde5 	bl	800db7c <__assert_func>
 800bfb2:	2301      	movs	r3, #1
 800bfb4:	6144      	str	r4, [r0, #20]
 800bfb6:	6103      	str	r3, [r0, #16]
 800bfb8:	bd10      	pop	{r4, pc}
 800bfba:	bf00      	nop
 800bfbc:	08010253 	.word	0x08010253
 800bfc0:	08010264 	.word	0x08010264

0800bfc4 <__multiply>:
 800bfc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfc8:	4617      	mov	r7, r2
 800bfca:	690a      	ldr	r2, [r1, #16]
 800bfcc:	693b      	ldr	r3, [r7, #16]
 800bfce:	4689      	mov	r9, r1
 800bfd0:	429a      	cmp	r2, r3
 800bfd2:	bfa2      	ittt	ge
 800bfd4:	463b      	movge	r3, r7
 800bfd6:	460f      	movge	r7, r1
 800bfd8:	4699      	movge	r9, r3
 800bfda:	693d      	ldr	r5, [r7, #16]
 800bfdc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800bfe0:	68bb      	ldr	r3, [r7, #8]
 800bfe2:	6879      	ldr	r1, [r7, #4]
 800bfe4:	eb05 060a 	add.w	r6, r5, sl
 800bfe8:	42b3      	cmp	r3, r6
 800bfea:	b085      	sub	sp, #20
 800bfec:	bfb8      	it	lt
 800bfee:	3101      	addlt	r1, #1
 800bff0:	f7ff fe94 	bl	800bd1c <_Balloc>
 800bff4:	b930      	cbnz	r0, 800c004 <__multiply+0x40>
 800bff6:	4602      	mov	r2, r0
 800bff8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800bffc:	4b40      	ldr	r3, [pc, #256]	@ (800c100 <__multiply+0x13c>)
 800bffe:	4841      	ldr	r0, [pc, #260]	@ (800c104 <__multiply+0x140>)
 800c000:	f001 fdbc 	bl	800db7c <__assert_func>
 800c004:	f100 0414 	add.w	r4, r0, #20
 800c008:	4623      	mov	r3, r4
 800c00a:	2200      	movs	r2, #0
 800c00c:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c010:	4573      	cmp	r3, lr
 800c012:	d320      	bcc.n	800c056 <__multiply+0x92>
 800c014:	f107 0814 	add.w	r8, r7, #20
 800c018:	f109 0114 	add.w	r1, r9, #20
 800c01c:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c020:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c024:	9302      	str	r3, [sp, #8]
 800c026:	1beb      	subs	r3, r5, r7
 800c028:	3b15      	subs	r3, #21
 800c02a:	f023 0303 	bic.w	r3, r3, #3
 800c02e:	3304      	adds	r3, #4
 800c030:	3715      	adds	r7, #21
 800c032:	42bd      	cmp	r5, r7
 800c034:	bf38      	it	cc
 800c036:	2304      	movcc	r3, #4
 800c038:	9301      	str	r3, [sp, #4]
 800c03a:	9b02      	ldr	r3, [sp, #8]
 800c03c:	9103      	str	r1, [sp, #12]
 800c03e:	428b      	cmp	r3, r1
 800c040:	d80c      	bhi.n	800c05c <__multiply+0x98>
 800c042:	2e00      	cmp	r6, #0
 800c044:	dd03      	ble.n	800c04e <__multiply+0x8a>
 800c046:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d055      	beq.n	800c0fa <__multiply+0x136>
 800c04e:	6106      	str	r6, [r0, #16]
 800c050:	b005      	add	sp, #20
 800c052:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c056:	f843 2b04 	str.w	r2, [r3], #4
 800c05a:	e7d9      	b.n	800c010 <__multiply+0x4c>
 800c05c:	f8b1 a000 	ldrh.w	sl, [r1]
 800c060:	f1ba 0f00 	cmp.w	sl, #0
 800c064:	d01f      	beq.n	800c0a6 <__multiply+0xe2>
 800c066:	46c4      	mov	ip, r8
 800c068:	46a1      	mov	r9, r4
 800c06a:	2700      	movs	r7, #0
 800c06c:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c070:	f8d9 3000 	ldr.w	r3, [r9]
 800c074:	fa1f fb82 	uxth.w	fp, r2
 800c078:	b29b      	uxth	r3, r3
 800c07a:	fb0a 330b 	mla	r3, sl, fp, r3
 800c07e:	443b      	add	r3, r7
 800c080:	f8d9 7000 	ldr.w	r7, [r9]
 800c084:	0c12      	lsrs	r2, r2, #16
 800c086:	0c3f      	lsrs	r7, r7, #16
 800c088:	fb0a 7202 	mla	r2, sl, r2, r7
 800c08c:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c090:	b29b      	uxth	r3, r3
 800c092:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c096:	4565      	cmp	r5, ip
 800c098:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c09c:	f849 3b04 	str.w	r3, [r9], #4
 800c0a0:	d8e4      	bhi.n	800c06c <__multiply+0xa8>
 800c0a2:	9b01      	ldr	r3, [sp, #4]
 800c0a4:	50e7      	str	r7, [r4, r3]
 800c0a6:	9b03      	ldr	r3, [sp, #12]
 800c0a8:	3104      	adds	r1, #4
 800c0aa:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c0ae:	f1b9 0f00 	cmp.w	r9, #0
 800c0b2:	d020      	beq.n	800c0f6 <__multiply+0x132>
 800c0b4:	4647      	mov	r7, r8
 800c0b6:	46a4      	mov	ip, r4
 800c0b8:	f04f 0a00 	mov.w	sl, #0
 800c0bc:	6823      	ldr	r3, [r4, #0]
 800c0be:	f8b7 b000 	ldrh.w	fp, [r7]
 800c0c2:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c0c6:	b29b      	uxth	r3, r3
 800c0c8:	fb09 220b 	mla	r2, r9, fp, r2
 800c0cc:	4452      	add	r2, sl
 800c0ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c0d2:	f84c 3b04 	str.w	r3, [ip], #4
 800c0d6:	f857 3b04 	ldr.w	r3, [r7], #4
 800c0da:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c0de:	f8bc 3000 	ldrh.w	r3, [ip]
 800c0e2:	42bd      	cmp	r5, r7
 800c0e4:	fb09 330a 	mla	r3, r9, sl, r3
 800c0e8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c0ec:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c0f0:	d8e5      	bhi.n	800c0be <__multiply+0xfa>
 800c0f2:	9a01      	ldr	r2, [sp, #4]
 800c0f4:	50a3      	str	r3, [r4, r2]
 800c0f6:	3404      	adds	r4, #4
 800c0f8:	e79f      	b.n	800c03a <__multiply+0x76>
 800c0fa:	3e01      	subs	r6, #1
 800c0fc:	e7a1      	b.n	800c042 <__multiply+0x7e>
 800c0fe:	bf00      	nop
 800c100:	08010253 	.word	0x08010253
 800c104:	08010264 	.word	0x08010264

0800c108 <__pow5mult>:
 800c108:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c10c:	4615      	mov	r5, r2
 800c10e:	f012 0203 	ands.w	r2, r2, #3
 800c112:	4607      	mov	r7, r0
 800c114:	460e      	mov	r6, r1
 800c116:	d007      	beq.n	800c128 <__pow5mult+0x20>
 800c118:	4c25      	ldr	r4, [pc, #148]	@ (800c1b0 <__pow5mult+0xa8>)
 800c11a:	3a01      	subs	r2, #1
 800c11c:	2300      	movs	r3, #0
 800c11e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c122:	f7ff fe5d 	bl	800bde0 <__multadd>
 800c126:	4606      	mov	r6, r0
 800c128:	10ad      	asrs	r5, r5, #2
 800c12a:	d03d      	beq.n	800c1a8 <__pow5mult+0xa0>
 800c12c:	69fc      	ldr	r4, [r7, #28]
 800c12e:	b97c      	cbnz	r4, 800c150 <__pow5mult+0x48>
 800c130:	2010      	movs	r0, #16
 800c132:	f7ff fd3d 	bl	800bbb0 <malloc>
 800c136:	4602      	mov	r2, r0
 800c138:	61f8      	str	r0, [r7, #28]
 800c13a:	b928      	cbnz	r0, 800c148 <__pow5mult+0x40>
 800c13c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c140:	4b1c      	ldr	r3, [pc, #112]	@ (800c1b4 <__pow5mult+0xac>)
 800c142:	481d      	ldr	r0, [pc, #116]	@ (800c1b8 <__pow5mult+0xb0>)
 800c144:	f001 fd1a 	bl	800db7c <__assert_func>
 800c148:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c14c:	6004      	str	r4, [r0, #0]
 800c14e:	60c4      	str	r4, [r0, #12]
 800c150:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c154:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c158:	b94c      	cbnz	r4, 800c16e <__pow5mult+0x66>
 800c15a:	f240 2171 	movw	r1, #625	@ 0x271
 800c15e:	4638      	mov	r0, r7
 800c160:	f7ff ff1a 	bl	800bf98 <__i2b>
 800c164:	2300      	movs	r3, #0
 800c166:	4604      	mov	r4, r0
 800c168:	f8c8 0008 	str.w	r0, [r8, #8]
 800c16c:	6003      	str	r3, [r0, #0]
 800c16e:	f04f 0900 	mov.w	r9, #0
 800c172:	07eb      	lsls	r3, r5, #31
 800c174:	d50a      	bpl.n	800c18c <__pow5mult+0x84>
 800c176:	4631      	mov	r1, r6
 800c178:	4622      	mov	r2, r4
 800c17a:	4638      	mov	r0, r7
 800c17c:	f7ff ff22 	bl	800bfc4 <__multiply>
 800c180:	4680      	mov	r8, r0
 800c182:	4631      	mov	r1, r6
 800c184:	4638      	mov	r0, r7
 800c186:	f7ff fe09 	bl	800bd9c <_Bfree>
 800c18a:	4646      	mov	r6, r8
 800c18c:	106d      	asrs	r5, r5, #1
 800c18e:	d00b      	beq.n	800c1a8 <__pow5mult+0xa0>
 800c190:	6820      	ldr	r0, [r4, #0]
 800c192:	b938      	cbnz	r0, 800c1a4 <__pow5mult+0x9c>
 800c194:	4622      	mov	r2, r4
 800c196:	4621      	mov	r1, r4
 800c198:	4638      	mov	r0, r7
 800c19a:	f7ff ff13 	bl	800bfc4 <__multiply>
 800c19e:	6020      	str	r0, [r4, #0]
 800c1a0:	f8c0 9000 	str.w	r9, [r0]
 800c1a4:	4604      	mov	r4, r0
 800c1a6:	e7e4      	b.n	800c172 <__pow5mult+0x6a>
 800c1a8:	4630      	mov	r0, r6
 800c1aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c1ae:	bf00      	nop
 800c1b0:	08010374 	.word	0x08010374
 800c1b4:	080101e4 	.word	0x080101e4
 800c1b8:	08010264 	.word	0x08010264

0800c1bc <__lshift>:
 800c1bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c1c0:	460c      	mov	r4, r1
 800c1c2:	4607      	mov	r7, r0
 800c1c4:	4691      	mov	r9, r2
 800c1c6:	6923      	ldr	r3, [r4, #16]
 800c1c8:	6849      	ldr	r1, [r1, #4]
 800c1ca:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c1ce:	68a3      	ldr	r3, [r4, #8]
 800c1d0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c1d4:	f108 0601 	add.w	r6, r8, #1
 800c1d8:	42b3      	cmp	r3, r6
 800c1da:	db0b      	blt.n	800c1f4 <__lshift+0x38>
 800c1dc:	4638      	mov	r0, r7
 800c1de:	f7ff fd9d 	bl	800bd1c <_Balloc>
 800c1e2:	4605      	mov	r5, r0
 800c1e4:	b948      	cbnz	r0, 800c1fa <__lshift+0x3e>
 800c1e6:	4602      	mov	r2, r0
 800c1e8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c1ec:	4b27      	ldr	r3, [pc, #156]	@ (800c28c <__lshift+0xd0>)
 800c1ee:	4828      	ldr	r0, [pc, #160]	@ (800c290 <__lshift+0xd4>)
 800c1f0:	f001 fcc4 	bl	800db7c <__assert_func>
 800c1f4:	3101      	adds	r1, #1
 800c1f6:	005b      	lsls	r3, r3, #1
 800c1f8:	e7ee      	b.n	800c1d8 <__lshift+0x1c>
 800c1fa:	2300      	movs	r3, #0
 800c1fc:	f100 0114 	add.w	r1, r0, #20
 800c200:	f100 0210 	add.w	r2, r0, #16
 800c204:	4618      	mov	r0, r3
 800c206:	4553      	cmp	r3, sl
 800c208:	db33      	blt.n	800c272 <__lshift+0xb6>
 800c20a:	6920      	ldr	r0, [r4, #16]
 800c20c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c210:	f104 0314 	add.w	r3, r4, #20
 800c214:	f019 091f 	ands.w	r9, r9, #31
 800c218:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c21c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c220:	d02b      	beq.n	800c27a <__lshift+0xbe>
 800c222:	468a      	mov	sl, r1
 800c224:	2200      	movs	r2, #0
 800c226:	f1c9 0e20 	rsb	lr, r9, #32
 800c22a:	6818      	ldr	r0, [r3, #0]
 800c22c:	fa00 f009 	lsl.w	r0, r0, r9
 800c230:	4310      	orrs	r0, r2
 800c232:	f84a 0b04 	str.w	r0, [sl], #4
 800c236:	f853 2b04 	ldr.w	r2, [r3], #4
 800c23a:	459c      	cmp	ip, r3
 800c23c:	fa22 f20e 	lsr.w	r2, r2, lr
 800c240:	d8f3      	bhi.n	800c22a <__lshift+0x6e>
 800c242:	ebac 0304 	sub.w	r3, ip, r4
 800c246:	3b15      	subs	r3, #21
 800c248:	f023 0303 	bic.w	r3, r3, #3
 800c24c:	3304      	adds	r3, #4
 800c24e:	f104 0015 	add.w	r0, r4, #21
 800c252:	4560      	cmp	r0, ip
 800c254:	bf88      	it	hi
 800c256:	2304      	movhi	r3, #4
 800c258:	50ca      	str	r2, [r1, r3]
 800c25a:	b10a      	cbz	r2, 800c260 <__lshift+0xa4>
 800c25c:	f108 0602 	add.w	r6, r8, #2
 800c260:	3e01      	subs	r6, #1
 800c262:	4638      	mov	r0, r7
 800c264:	4621      	mov	r1, r4
 800c266:	612e      	str	r6, [r5, #16]
 800c268:	f7ff fd98 	bl	800bd9c <_Bfree>
 800c26c:	4628      	mov	r0, r5
 800c26e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c272:	f842 0f04 	str.w	r0, [r2, #4]!
 800c276:	3301      	adds	r3, #1
 800c278:	e7c5      	b.n	800c206 <__lshift+0x4a>
 800c27a:	3904      	subs	r1, #4
 800c27c:	f853 2b04 	ldr.w	r2, [r3], #4
 800c280:	459c      	cmp	ip, r3
 800c282:	f841 2f04 	str.w	r2, [r1, #4]!
 800c286:	d8f9      	bhi.n	800c27c <__lshift+0xc0>
 800c288:	e7ea      	b.n	800c260 <__lshift+0xa4>
 800c28a:	bf00      	nop
 800c28c:	08010253 	.word	0x08010253
 800c290:	08010264 	.word	0x08010264

0800c294 <__mcmp>:
 800c294:	4603      	mov	r3, r0
 800c296:	690a      	ldr	r2, [r1, #16]
 800c298:	6900      	ldr	r0, [r0, #16]
 800c29a:	b530      	push	{r4, r5, lr}
 800c29c:	1a80      	subs	r0, r0, r2
 800c29e:	d10e      	bne.n	800c2be <__mcmp+0x2a>
 800c2a0:	3314      	adds	r3, #20
 800c2a2:	3114      	adds	r1, #20
 800c2a4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c2a8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c2ac:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c2b0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c2b4:	4295      	cmp	r5, r2
 800c2b6:	d003      	beq.n	800c2c0 <__mcmp+0x2c>
 800c2b8:	d205      	bcs.n	800c2c6 <__mcmp+0x32>
 800c2ba:	f04f 30ff 	mov.w	r0, #4294967295
 800c2be:	bd30      	pop	{r4, r5, pc}
 800c2c0:	42a3      	cmp	r3, r4
 800c2c2:	d3f3      	bcc.n	800c2ac <__mcmp+0x18>
 800c2c4:	e7fb      	b.n	800c2be <__mcmp+0x2a>
 800c2c6:	2001      	movs	r0, #1
 800c2c8:	e7f9      	b.n	800c2be <__mcmp+0x2a>
	...

0800c2cc <__mdiff>:
 800c2cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2d0:	4689      	mov	r9, r1
 800c2d2:	4606      	mov	r6, r0
 800c2d4:	4611      	mov	r1, r2
 800c2d6:	4648      	mov	r0, r9
 800c2d8:	4614      	mov	r4, r2
 800c2da:	f7ff ffdb 	bl	800c294 <__mcmp>
 800c2de:	1e05      	subs	r5, r0, #0
 800c2e0:	d112      	bne.n	800c308 <__mdiff+0x3c>
 800c2e2:	4629      	mov	r1, r5
 800c2e4:	4630      	mov	r0, r6
 800c2e6:	f7ff fd19 	bl	800bd1c <_Balloc>
 800c2ea:	4602      	mov	r2, r0
 800c2ec:	b928      	cbnz	r0, 800c2fa <__mdiff+0x2e>
 800c2ee:	f240 2137 	movw	r1, #567	@ 0x237
 800c2f2:	4b3e      	ldr	r3, [pc, #248]	@ (800c3ec <__mdiff+0x120>)
 800c2f4:	483e      	ldr	r0, [pc, #248]	@ (800c3f0 <__mdiff+0x124>)
 800c2f6:	f001 fc41 	bl	800db7c <__assert_func>
 800c2fa:	2301      	movs	r3, #1
 800c2fc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c300:	4610      	mov	r0, r2
 800c302:	b003      	add	sp, #12
 800c304:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c308:	bfbc      	itt	lt
 800c30a:	464b      	movlt	r3, r9
 800c30c:	46a1      	movlt	r9, r4
 800c30e:	4630      	mov	r0, r6
 800c310:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c314:	bfba      	itte	lt
 800c316:	461c      	movlt	r4, r3
 800c318:	2501      	movlt	r5, #1
 800c31a:	2500      	movge	r5, #0
 800c31c:	f7ff fcfe 	bl	800bd1c <_Balloc>
 800c320:	4602      	mov	r2, r0
 800c322:	b918      	cbnz	r0, 800c32c <__mdiff+0x60>
 800c324:	f240 2145 	movw	r1, #581	@ 0x245
 800c328:	4b30      	ldr	r3, [pc, #192]	@ (800c3ec <__mdiff+0x120>)
 800c32a:	e7e3      	b.n	800c2f4 <__mdiff+0x28>
 800c32c:	f100 0b14 	add.w	fp, r0, #20
 800c330:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c334:	f109 0310 	add.w	r3, r9, #16
 800c338:	60c5      	str	r5, [r0, #12]
 800c33a:	f04f 0c00 	mov.w	ip, #0
 800c33e:	f109 0514 	add.w	r5, r9, #20
 800c342:	46d9      	mov	r9, fp
 800c344:	6926      	ldr	r6, [r4, #16]
 800c346:	f104 0e14 	add.w	lr, r4, #20
 800c34a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c34e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c352:	9301      	str	r3, [sp, #4]
 800c354:	9b01      	ldr	r3, [sp, #4]
 800c356:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c35a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c35e:	b281      	uxth	r1, r0
 800c360:	9301      	str	r3, [sp, #4]
 800c362:	fa1f f38a 	uxth.w	r3, sl
 800c366:	1a5b      	subs	r3, r3, r1
 800c368:	0c00      	lsrs	r0, r0, #16
 800c36a:	4463      	add	r3, ip
 800c36c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c370:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c374:	b29b      	uxth	r3, r3
 800c376:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c37a:	4576      	cmp	r6, lr
 800c37c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c380:	f849 3b04 	str.w	r3, [r9], #4
 800c384:	d8e6      	bhi.n	800c354 <__mdiff+0x88>
 800c386:	1b33      	subs	r3, r6, r4
 800c388:	3b15      	subs	r3, #21
 800c38a:	f023 0303 	bic.w	r3, r3, #3
 800c38e:	3415      	adds	r4, #21
 800c390:	3304      	adds	r3, #4
 800c392:	42a6      	cmp	r6, r4
 800c394:	bf38      	it	cc
 800c396:	2304      	movcc	r3, #4
 800c398:	441d      	add	r5, r3
 800c39a:	445b      	add	r3, fp
 800c39c:	461e      	mov	r6, r3
 800c39e:	462c      	mov	r4, r5
 800c3a0:	4544      	cmp	r4, r8
 800c3a2:	d30e      	bcc.n	800c3c2 <__mdiff+0xf6>
 800c3a4:	f108 0103 	add.w	r1, r8, #3
 800c3a8:	1b49      	subs	r1, r1, r5
 800c3aa:	f021 0103 	bic.w	r1, r1, #3
 800c3ae:	3d03      	subs	r5, #3
 800c3b0:	45a8      	cmp	r8, r5
 800c3b2:	bf38      	it	cc
 800c3b4:	2100      	movcc	r1, #0
 800c3b6:	440b      	add	r3, r1
 800c3b8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c3bc:	b199      	cbz	r1, 800c3e6 <__mdiff+0x11a>
 800c3be:	6117      	str	r7, [r2, #16]
 800c3c0:	e79e      	b.n	800c300 <__mdiff+0x34>
 800c3c2:	46e6      	mov	lr, ip
 800c3c4:	f854 1b04 	ldr.w	r1, [r4], #4
 800c3c8:	fa1f fc81 	uxth.w	ip, r1
 800c3cc:	44f4      	add	ip, lr
 800c3ce:	0c08      	lsrs	r0, r1, #16
 800c3d0:	4471      	add	r1, lr
 800c3d2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c3d6:	b289      	uxth	r1, r1
 800c3d8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c3dc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c3e0:	f846 1b04 	str.w	r1, [r6], #4
 800c3e4:	e7dc      	b.n	800c3a0 <__mdiff+0xd4>
 800c3e6:	3f01      	subs	r7, #1
 800c3e8:	e7e6      	b.n	800c3b8 <__mdiff+0xec>
 800c3ea:	bf00      	nop
 800c3ec:	08010253 	.word	0x08010253
 800c3f0:	08010264 	.word	0x08010264

0800c3f4 <__ulp>:
 800c3f4:	4b0e      	ldr	r3, [pc, #56]	@ (800c430 <__ulp+0x3c>)
 800c3f6:	400b      	ands	r3, r1
 800c3f8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	dc08      	bgt.n	800c412 <__ulp+0x1e>
 800c400:	425b      	negs	r3, r3
 800c402:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800c406:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c40a:	da04      	bge.n	800c416 <__ulp+0x22>
 800c40c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800c410:	4113      	asrs	r3, r2
 800c412:	2200      	movs	r2, #0
 800c414:	e008      	b.n	800c428 <__ulp+0x34>
 800c416:	f1a2 0314 	sub.w	r3, r2, #20
 800c41a:	2b1e      	cmp	r3, #30
 800c41c:	bfd6      	itet	le
 800c41e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800c422:	2201      	movgt	r2, #1
 800c424:	40da      	lsrle	r2, r3
 800c426:	2300      	movs	r3, #0
 800c428:	4619      	mov	r1, r3
 800c42a:	4610      	mov	r0, r2
 800c42c:	4770      	bx	lr
 800c42e:	bf00      	nop
 800c430:	7ff00000 	.word	0x7ff00000

0800c434 <__b2d>:
 800c434:	6902      	ldr	r2, [r0, #16]
 800c436:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c438:	f100 0614 	add.w	r6, r0, #20
 800c43c:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 800c440:	f852 4c04 	ldr.w	r4, [r2, #-4]
 800c444:	4f1e      	ldr	r7, [pc, #120]	@ (800c4c0 <__b2d+0x8c>)
 800c446:	4620      	mov	r0, r4
 800c448:	f7ff fd5a 	bl	800bf00 <__hi0bits>
 800c44c:	4603      	mov	r3, r0
 800c44e:	f1c0 0020 	rsb	r0, r0, #32
 800c452:	2b0a      	cmp	r3, #10
 800c454:	f1a2 0504 	sub.w	r5, r2, #4
 800c458:	6008      	str	r0, [r1, #0]
 800c45a:	dc12      	bgt.n	800c482 <__b2d+0x4e>
 800c45c:	42ae      	cmp	r6, r5
 800c45e:	bf2c      	ite	cs
 800c460:	2200      	movcs	r2, #0
 800c462:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800c466:	f1c3 0c0b 	rsb	ip, r3, #11
 800c46a:	3315      	adds	r3, #21
 800c46c:	fa24 fe0c 	lsr.w	lr, r4, ip
 800c470:	fa04 f303 	lsl.w	r3, r4, r3
 800c474:	fa22 f20c 	lsr.w	r2, r2, ip
 800c478:	ea4e 0107 	orr.w	r1, lr, r7
 800c47c:	431a      	orrs	r2, r3
 800c47e:	4610      	mov	r0, r2
 800c480:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c482:	42ae      	cmp	r6, r5
 800c484:	bf36      	itet	cc
 800c486:	f1a2 0508 	subcc.w	r5, r2, #8
 800c48a:	2200      	movcs	r2, #0
 800c48c:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800c490:	3b0b      	subs	r3, #11
 800c492:	d012      	beq.n	800c4ba <__b2d+0x86>
 800c494:	f1c3 0720 	rsb	r7, r3, #32
 800c498:	fa22 f107 	lsr.w	r1, r2, r7
 800c49c:	409c      	lsls	r4, r3
 800c49e:	430c      	orrs	r4, r1
 800c4a0:	42b5      	cmp	r5, r6
 800c4a2:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 800c4a6:	bf94      	ite	ls
 800c4a8:	2400      	movls	r4, #0
 800c4aa:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 800c4ae:	409a      	lsls	r2, r3
 800c4b0:	40fc      	lsrs	r4, r7
 800c4b2:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800c4b6:	4322      	orrs	r2, r4
 800c4b8:	e7e1      	b.n	800c47e <__b2d+0x4a>
 800c4ba:	ea44 0107 	orr.w	r1, r4, r7
 800c4be:	e7de      	b.n	800c47e <__b2d+0x4a>
 800c4c0:	3ff00000 	.word	0x3ff00000

0800c4c4 <__d2b>:
 800c4c4:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800c4c8:	2101      	movs	r1, #1
 800c4ca:	4690      	mov	r8, r2
 800c4cc:	4699      	mov	r9, r3
 800c4ce:	9e08      	ldr	r6, [sp, #32]
 800c4d0:	f7ff fc24 	bl	800bd1c <_Balloc>
 800c4d4:	4604      	mov	r4, r0
 800c4d6:	b930      	cbnz	r0, 800c4e6 <__d2b+0x22>
 800c4d8:	4602      	mov	r2, r0
 800c4da:	f240 310f 	movw	r1, #783	@ 0x30f
 800c4de:	4b23      	ldr	r3, [pc, #140]	@ (800c56c <__d2b+0xa8>)
 800c4e0:	4823      	ldr	r0, [pc, #140]	@ (800c570 <__d2b+0xac>)
 800c4e2:	f001 fb4b 	bl	800db7c <__assert_func>
 800c4e6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c4ea:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c4ee:	b10d      	cbz	r5, 800c4f4 <__d2b+0x30>
 800c4f0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c4f4:	9301      	str	r3, [sp, #4]
 800c4f6:	f1b8 0300 	subs.w	r3, r8, #0
 800c4fa:	d024      	beq.n	800c546 <__d2b+0x82>
 800c4fc:	4668      	mov	r0, sp
 800c4fe:	9300      	str	r3, [sp, #0]
 800c500:	f7ff fd1d 	bl	800bf3e <__lo0bits>
 800c504:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c508:	b1d8      	cbz	r0, 800c542 <__d2b+0x7e>
 800c50a:	f1c0 0320 	rsb	r3, r0, #32
 800c50e:	fa02 f303 	lsl.w	r3, r2, r3
 800c512:	430b      	orrs	r3, r1
 800c514:	40c2      	lsrs	r2, r0
 800c516:	6163      	str	r3, [r4, #20]
 800c518:	9201      	str	r2, [sp, #4]
 800c51a:	9b01      	ldr	r3, [sp, #4]
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	bf0c      	ite	eq
 800c520:	2201      	moveq	r2, #1
 800c522:	2202      	movne	r2, #2
 800c524:	61a3      	str	r3, [r4, #24]
 800c526:	6122      	str	r2, [r4, #16]
 800c528:	b1ad      	cbz	r5, 800c556 <__d2b+0x92>
 800c52a:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c52e:	4405      	add	r5, r0
 800c530:	6035      	str	r5, [r6, #0]
 800c532:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c536:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c538:	6018      	str	r0, [r3, #0]
 800c53a:	4620      	mov	r0, r4
 800c53c:	b002      	add	sp, #8
 800c53e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800c542:	6161      	str	r1, [r4, #20]
 800c544:	e7e9      	b.n	800c51a <__d2b+0x56>
 800c546:	a801      	add	r0, sp, #4
 800c548:	f7ff fcf9 	bl	800bf3e <__lo0bits>
 800c54c:	9b01      	ldr	r3, [sp, #4]
 800c54e:	2201      	movs	r2, #1
 800c550:	6163      	str	r3, [r4, #20]
 800c552:	3020      	adds	r0, #32
 800c554:	e7e7      	b.n	800c526 <__d2b+0x62>
 800c556:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c55a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c55e:	6030      	str	r0, [r6, #0]
 800c560:	6918      	ldr	r0, [r3, #16]
 800c562:	f7ff fccd 	bl	800bf00 <__hi0bits>
 800c566:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c56a:	e7e4      	b.n	800c536 <__d2b+0x72>
 800c56c:	08010253 	.word	0x08010253
 800c570:	08010264 	.word	0x08010264

0800c574 <__ratio>:
 800c574:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c578:	b085      	sub	sp, #20
 800c57a:	e9cd 1000 	strd	r1, r0, [sp]
 800c57e:	a902      	add	r1, sp, #8
 800c580:	f7ff ff58 	bl	800c434 <__b2d>
 800c584:	468b      	mov	fp, r1
 800c586:	4606      	mov	r6, r0
 800c588:	460f      	mov	r7, r1
 800c58a:	9800      	ldr	r0, [sp, #0]
 800c58c:	a903      	add	r1, sp, #12
 800c58e:	f7ff ff51 	bl	800c434 <__b2d>
 800c592:	460d      	mov	r5, r1
 800c594:	9b01      	ldr	r3, [sp, #4]
 800c596:	4689      	mov	r9, r1
 800c598:	6919      	ldr	r1, [r3, #16]
 800c59a:	9b00      	ldr	r3, [sp, #0]
 800c59c:	4604      	mov	r4, r0
 800c59e:	691b      	ldr	r3, [r3, #16]
 800c5a0:	4630      	mov	r0, r6
 800c5a2:	1ac9      	subs	r1, r1, r3
 800c5a4:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800c5a8:	1a9b      	subs	r3, r3, r2
 800c5aa:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	bfcd      	iteet	gt
 800c5b2:	463a      	movgt	r2, r7
 800c5b4:	462a      	movle	r2, r5
 800c5b6:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c5ba:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800c5be:	bfd8      	it	le
 800c5c0:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800c5c4:	464b      	mov	r3, r9
 800c5c6:	4622      	mov	r2, r4
 800c5c8:	4659      	mov	r1, fp
 800c5ca:	f7f4 f91b 	bl	8000804 <__aeabi_ddiv>
 800c5ce:	b005      	add	sp, #20
 800c5d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c5d4 <__copybits>:
 800c5d4:	3901      	subs	r1, #1
 800c5d6:	b570      	push	{r4, r5, r6, lr}
 800c5d8:	1149      	asrs	r1, r1, #5
 800c5da:	6914      	ldr	r4, [r2, #16]
 800c5dc:	3101      	adds	r1, #1
 800c5de:	f102 0314 	add.w	r3, r2, #20
 800c5e2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c5e6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c5ea:	1f05      	subs	r5, r0, #4
 800c5ec:	42a3      	cmp	r3, r4
 800c5ee:	d30c      	bcc.n	800c60a <__copybits+0x36>
 800c5f0:	1aa3      	subs	r3, r4, r2
 800c5f2:	3b11      	subs	r3, #17
 800c5f4:	f023 0303 	bic.w	r3, r3, #3
 800c5f8:	3211      	adds	r2, #17
 800c5fa:	42a2      	cmp	r2, r4
 800c5fc:	bf88      	it	hi
 800c5fe:	2300      	movhi	r3, #0
 800c600:	4418      	add	r0, r3
 800c602:	2300      	movs	r3, #0
 800c604:	4288      	cmp	r0, r1
 800c606:	d305      	bcc.n	800c614 <__copybits+0x40>
 800c608:	bd70      	pop	{r4, r5, r6, pc}
 800c60a:	f853 6b04 	ldr.w	r6, [r3], #4
 800c60e:	f845 6f04 	str.w	r6, [r5, #4]!
 800c612:	e7eb      	b.n	800c5ec <__copybits+0x18>
 800c614:	f840 3b04 	str.w	r3, [r0], #4
 800c618:	e7f4      	b.n	800c604 <__copybits+0x30>

0800c61a <__any_on>:
 800c61a:	f100 0214 	add.w	r2, r0, #20
 800c61e:	6900      	ldr	r0, [r0, #16]
 800c620:	114b      	asrs	r3, r1, #5
 800c622:	4298      	cmp	r0, r3
 800c624:	b510      	push	{r4, lr}
 800c626:	db11      	blt.n	800c64c <__any_on+0x32>
 800c628:	dd0a      	ble.n	800c640 <__any_on+0x26>
 800c62a:	f011 011f 	ands.w	r1, r1, #31
 800c62e:	d007      	beq.n	800c640 <__any_on+0x26>
 800c630:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c634:	fa24 f001 	lsr.w	r0, r4, r1
 800c638:	fa00 f101 	lsl.w	r1, r0, r1
 800c63c:	428c      	cmp	r4, r1
 800c63e:	d10b      	bne.n	800c658 <__any_on+0x3e>
 800c640:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c644:	4293      	cmp	r3, r2
 800c646:	d803      	bhi.n	800c650 <__any_on+0x36>
 800c648:	2000      	movs	r0, #0
 800c64a:	bd10      	pop	{r4, pc}
 800c64c:	4603      	mov	r3, r0
 800c64e:	e7f7      	b.n	800c640 <__any_on+0x26>
 800c650:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c654:	2900      	cmp	r1, #0
 800c656:	d0f5      	beq.n	800c644 <__any_on+0x2a>
 800c658:	2001      	movs	r0, #1
 800c65a:	e7f6      	b.n	800c64a <__any_on+0x30>

0800c65c <sulp>:
 800c65c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c660:	460f      	mov	r7, r1
 800c662:	4690      	mov	r8, r2
 800c664:	f7ff fec6 	bl	800c3f4 <__ulp>
 800c668:	4604      	mov	r4, r0
 800c66a:	460d      	mov	r5, r1
 800c66c:	f1b8 0f00 	cmp.w	r8, #0
 800c670:	d011      	beq.n	800c696 <sulp+0x3a>
 800c672:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800c676:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c67a:	2b00      	cmp	r3, #0
 800c67c:	dd0b      	ble.n	800c696 <sulp+0x3a>
 800c67e:	2400      	movs	r4, #0
 800c680:	051b      	lsls	r3, r3, #20
 800c682:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800c686:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800c68a:	4622      	mov	r2, r4
 800c68c:	462b      	mov	r3, r5
 800c68e:	f7f3 ff8f 	bl	80005b0 <__aeabi_dmul>
 800c692:	4604      	mov	r4, r0
 800c694:	460d      	mov	r5, r1
 800c696:	4620      	mov	r0, r4
 800c698:	4629      	mov	r1, r5
 800c69a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

0800c6a0 <_strtod_l>:
 800c6a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6a4:	b09f      	sub	sp, #124	@ 0x7c
 800c6a6:	9217      	str	r2, [sp, #92]	@ 0x5c
 800c6a8:	2200      	movs	r2, #0
 800c6aa:	460c      	mov	r4, r1
 800c6ac:	921a      	str	r2, [sp, #104]	@ 0x68
 800c6ae:	f04f 0a00 	mov.w	sl, #0
 800c6b2:	f04f 0b00 	mov.w	fp, #0
 800c6b6:	460a      	mov	r2, r1
 800c6b8:	9005      	str	r0, [sp, #20]
 800c6ba:	9219      	str	r2, [sp, #100]	@ 0x64
 800c6bc:	7811      	ldrb	r1, [r2, #0]
 800c6be:	292b      	cmp	r1, #43	@ 0x2b
 800c6c0:	d048      	beq.n	800c754 <_strtod_l+0xb4>
 800c6c2:	d836      	bhi.n	800c732 <_strtod_l+0x92>
 800c6c4:	290d      	cmp	r1, #13
 800c6c6:	d830      	bhi.n	800c72a <_strtod_l+0x8a>
 800c6c8:	2908      	cmp	r1, #8
 800c6ca:	d830      	bhi.n	800c72e <_strtod_l+0x8e>
 800c6cc:	2900      	cmp	r1, #0
 800c6ce:	d039      	beq.n	800c744 <_strtod_l+0xa4>
 800c6d0:	2200      	movs	r2, #0
 800c6d2:	920e      	str	r2, [sp, #56]	@ 0x38
 800c6d4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800c6d6:	782a      	ldrb	r2, [r5, #0]
 800c6d8:	2a30      	cmp	r2, #48	@ 0x30
 800c6da:	f040 80b0 	bne.w	800c83e <_strtod_l+0x19e>
 800c6de:	786a      	ldrb	r2, [r5, #1]
 800c6e0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c6e4:	2a58      	cmp	r2, #88	@ 0x58
 800c6e6:	d16c      	bne.n	800c7c2 <_strtod_l+0x122>
 800c6e8:	9302      	str	r3, [sp, #8]
 800c6ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c6ec:	4a8f      	ldr	r2, [pc, #572]	@ (800c92c <_strtod_l+0x28c>)
 800c6ee:	9301      	str	r3, [sp, #4]
 800c6f0:	ab1a      	add	r3, sp, #104	@ 0x68
 800c6f2:	9300      	str	r3, [sp, #0]
 800c6f4:	9805      	ldr	r0, [sp, #20]
 800c6f6:	ab1b      	add	r3, sp, #108	@ 0x6c
 800c6f8:	a919      	add	r1, sp, #100	@ 0x64
 800c6fa:	f001 fad9 	bl	800dcb0 <__gethex>
 800c6fe:	f010 060f 	ands.w	r6, r0, #15
 800c702:	4604      	mov	r4, r0
 800c704:	d005      	beq.n	800c712 <_strtod_l+0x72>
 800c706:	2e06      	cmp	r6, #6
 800c708:	d126      	bne.n	800c758 <_strtod_l+0xb8>
 800c70a:	2300      	movs	r3, #0
 800c70c:	3501      	adds	r5, #1
 800c70e:	9519      	str	r5, [sp, #100]	@ 0x64
 800c710:	930e      	str	r3, [sp, #56]	@ 0x38
 800c712:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c714:	2b00      	cmp	r3, #0
 800c716:	f040 8582 	bne.w	800d21e <_strtod_l+0xb7e>
 800c71a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c71c:	b1bb      	cbz	r3, 800c74e <_strtod_l+0xae>
 800c71e:	4650      	mov	r0, sl
 800c720:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800c724:	b01f      	add	sp, #124	@ 0x7c
 800c726:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c72a:	2920      	cmp	r1, #32
 800c72c:	d1d0      	bne.n	800c6d0 <_strtod_l+0x30>
 800c72e:	3201      	adds	r2, #1
 800c730:	e7c3      	b.n	800c6ba <_strtod_l+0x1a>
 800c732:	292d      	cmp	r1, #45	@ 0x2d
 800c734:	d1cc      	bne.n	800c6d0 <_strtod_l+0x30>
 800c736:	2101      	movs	r1, #1
 800c738:	910e      	str	r1, [sp, #56]	@ 0x38
 800c73a:	1c51      	adds	r1, r2, #1
 800c73c:	9119      	str	r1, [sp, #100]	@ 0x64
 800c73e:	7852      	ldrb	r2, [r2, #1]
 800c740:	2a00      	cmp	r2, #0
 800c742:	d1c7      	bne.n	800c6d4 <_strtod_l+0x34>
 800c744:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c746:	9419      	str	r4, [sp, #100]	@ 0x64
 800c748:	2b00      	cmp	r3, #0
 800c74a:	f040 8566 	bne.w	800d21a <_strtod_l+0xb7a>
 800c74e:	4650      	mov	r0, sl
 800c750:	4659      	mov	r1, fp
 800c752:	e7e7      	b.n	800c724 <_strtod_l+0x84>
 800c754:	2100      	movs	r1, #0
 800c756:	e7ef      	b.n	800c738 <_strtod_l+0x98>
 800c758:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c75a:	b13a      	cbz	r2, 800c76c <_strtod_l+0xcc>
 800c75c:	2135      	movs	r1, #53	@ 0x35
 800c75e:	a81c      	add	r0, sp, #112	@ 0x70
 800c760:	f7ff ff38 	bl	800c5d4 <__copybits>
 800c764:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c766:	9805      	ldr	r0, [sp, #20]
 800c768:	f7ff fb18 	bl	800bd9c <_Bfree>
 800c76c:	3e01      	subs	r6, #1
 800c76e:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800c770:	2e04      	cmp	r6, #4
 800c772:	d806      	bhi.n	800c782 <_strtod_l+0xe2>
 800c774:	e8df f006 	tbb	[pc, r6]
 800c778:	201d0314 	.word	0x201d0314
 800c77c:	14          	.byte	0x14
 800c77d:	00          	.byte	0x00
 800c77e:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800c782:	05e1      	lsls	r1, r4, #23
 800c784:	bf48      	it	mi
 800c786:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800c78a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c78e:	0d1b      	lsrs	r3, r3, #20
 800c790:	051b      	lsls	r3, r3, #20
 800c792:	2b00      	cmp	r3, #0
 800c794:	d1bd      	bne.n	800c712 <_strtod_l+0x72>
 800c796:	f7fe fb27 	bl	800ade8 <__errno>
 800c79a:	2322      	movs	r3, #34	@ 0x22
 800c79c:	6003      	str	r3, [r0, #0]
 800c79e:	e7b8      	b.n	800c712 <_strtod_l+0x72>
 800c7a0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c7a4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800c7a8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800c7ac:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c7b0:	e7e7      	b.n	800c782 <_strtod_l+0xe2>
 800c7b2:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800c930 <_strtod_l+0x290>
 800c7b6:	e7e4      	b.n	800c782 <_strtod_l+0xe2>
 800c7b8:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800c7bc:	f04f 3aff 	mov.w	sl, #4294967295
 800c7c0:	e7df      	b.n	800c782 <_strtod_l+0xe2>
 800c7c2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c7c4:	1c5a      	adds	r2, r3, #1
 800c7c6:	9219      	str	r2, [sp, #100]	@ 0x64
 800c7c8:	785b      	ldrb	r3, [r3, #1]
 800c7ca:	2b30      	cmp	r3, #48	@ 0x30
 800c7cc:	d0f9      	beq.n	800c7c2 <_strtod_l+0x122>
 800c7ce:	2b00      	cmp	r3, #0
 800c7d0:	d09f      	beq.n	800c712 <_strtod_l+0x72>
 800c7d2:	2301      	movs	r3, #1
 800c7d4:	2700      	movs	r7, #0
 800c7d6:	220a      	movs	r2, #10
 800c7d8:	46b9      	mov	r9, r7
 800c7da:	9308      	str	r3, [sp, #32]
 800c7dc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c7de:	970b      	str	r7, [sp, #44]	@ 0x2c
 800c7e0:	930c      	str	r3, [sp, #48]	@ 0x30
 800c7e2:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800c7e4:	7805      	ldrb	r5, [r0, #0]
 800c7e6:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800c7ea:	b2d9      	uxtb	r1, r3
 800c7ec:	2909      	cmp	r1, #9
 800c7ee:	d928      	bls.n	800c842 <_strtod_l+0x1a2>
 800c7f0:	2201      	movs	r2, #1
 800c7f2:	4950      	ldr	r1, [pc, #320]	@ (800c934 <_strtod_l+0x294>)
 800c7f4:	f001 f969 	bl	800daca <strncmp>
 800c7f8:	2800      	cmp	r0, #0
 800c7fa:	d032      	beq.n	800c862 <_strtod_l+0x1c2>
 800c7fc:	2000      	movs	r0, #0
 800c7fe:	462a      	mov	r2, r5
 800c800:	4603      	mov	r3, r0
 800c802:	464d      	mov	r5, r9
 800c804:	900a      	str	r0, [sp, #40]	@ 0x28
 800c806:	2a65      	cmp	r2, #101	@ 0x65
 800c808:	d001      	beq.n	800c80e <_strtod_l+0x16e>
 800c80a:	2a45      	cmp	r2, #69	@ 0x45
 800c80c:	d114      	bne.n	800c838 <_strtod_l+0x198>
 800c80e:	b91d      	cbnz	r5, 800c818 <_strtod_l+0x178>
 800c810:	9a08      	ldr	r2, [sp, #32]
 800c812:	4302      	orrs	r2, r0
 800c814:	d096      	beq.n	800c744 <_strtod_l+0xa4>
 800c816:	2500      	movs	r5, #0
 800c818:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800c81a:	1c62      	adds	r2, r4, #1
 800c81c:	9219      	str	r2, [sp, #100]	@ 0x64
 800c81e:	7862      	ldrb	r2, [r4, #1]
 800c820:	2a2b      	cmp	r2, #43	@ 0x2b
 800c822:	d07a      	beq.n	800c91a <_strtod_l+0x27a>
 800c824:	2a2d      	cmp	r2, #45	@ 0x2d
 800c826:	d07e      	beq.n	800c926 <_strtod_l+0x286>
 800c828:	f04f 0c00 	mov.w	ip, #0
 800c82c:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800c830:	2909      	cmp	r1, #9
 800c832:	f240 8085 	bls.w	800c940 <_strtod_l+0x2a0>
 800c836:	9419      	str	r4, [sp, #100]	@ 0x64
 800c838:	f04f 0800 	mov.w	r8, #0
 800c83c:	e0a5      	b.n	800c98a <_strtod_l+0x2ea>
 800c83e:	2300      	movs	r3, #0
 800c840:	e7c8      	b.n	800c7d4 <_strtod_l+0x134>
 800c842:	f1b9 0f08 	cmp.w	r9, #8
 800c846:	bfd8      	it	le
 800c848:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800c84a:	f100 0001 	add.w	r0, r0, #1
 800c84e:	bfd6      	itet	le
 800c850:	fb02 3301 	mlale	r3, r2, r1, r3
 800c854:	fb02 3707 	mlagt	r7, r2, r7, r3
 800c858:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800c85a:	f109 0901 	add.w	r9, r9, #1
 800c85e:	9019      	str	r0, [sp, #100]	@ 0x64
 800c860:	e7bf      	b.n	800c7e2 <_strtod_l+0x142>
 800c862:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c864:	1c5a      	adds	r2, r3, #1
 800c866:	9219      	str	r2, [sp, #100]	@ 0x64
 800c868:	785a      	ldrb	r2, [r3, #1]
 800c86a:	f1b9 0f00 	cmp.w	r9, #0
 800c86e:	d03b      	beq.n	800c8e8 <_strtod_l+0x248>
 800c870:	464d      	mov	r5, r9
 800c872:	900a      	str	r0, [sp, #40]	@ 0x28
 800c874:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800c878:	2b09      	cmp	r3, #9
 800c87a:	d912      	bls.n	800c8a2 <_strtod_l+0x202>
 800c87c:	2301      	movs	r3, #1
 800c87e:	e7c2      	b.n	800c806 <_strtod_l+0x166>
 800c880:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c882:	3001      	adds	r0, #1
 800c884:	1c5a      	adds	r2, r3, #1
 800c886:	9219      	str	r2, [sp, #100]	@ 0x64
 800c888:	785a      	ldrb	r2, [r3, #1]
 800c88a:	2a30      	cmp	r2, #48	@ 0x30
 800c88c:	d0f8      	beq.n	800c880 <_strtod_l+0x1e0>
 800c88e:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800c892:	2b08      	cmp	r3, #8
 800c894:	f200 84c8 	bhi.w	800d228 <_strtod_l+0xb88>
 800c898:	900a      	str	r0, [sp, #40]	@ 0x28
 800c89a:	2000      	movs	r0, #0
 800c89c:	4605      	mov	r5, r0
 800c89e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c8a0:	930c      	str	r3, [sp, #48]	@ 0x30
 800c8a2:	3a30      	subs	r2, #48	@ 0x30
 800c8a4:	f100 0301 	add.w	r3, r0, #1
 800c8a8:	d018      	beq.n	800c8dc <_strtod_l+0x23c>
 800c8aa:	462e      	mov	r6, r5
 800c8ac:	f04f 0e0a 	mov.w	lr, #10
 800c8b0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c8b2:	4419      	add	r1, r3
 800c8b4:	910a      	str	r1, [sp, #40]	@ 0x28
 800c8b6:	1c71      	adds	r1, r6, #1
 800c8b8:	eba1 0c05 	sub.w	ip, r1, r5
 800c8bc:	4563      	cmp	r3, ip
 800c8be:	dc15      	bgt.n	800c8ec <_strtod_l+0x24c>
 800c8c0:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800c8c4:	182b      	adds	r3, r5, r0
 800c8c6:	2b08      	cmp	r3, #8
 800c8c8:	f105 0501 	add.w	r5, r5, #1
 800c8cc:	4405      	add	r5, r0
 800c8ce:	dc1a      	bgt.n	800c906 <_strtod_l+0x266>
 800c8d0:	230a      	movs	r3, #10
 800c8d2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c8d4:	fb03 2301 	mla	r3, r3, r1, r2
 800c8d8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c8da:	2300      	movs	r3, #0
 800c8dc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c8de:	4618      	mov	r0, r3
 800c8e0:	1c51      	adds	r1, r2, #1
 800c8e2:	9119      	str	r1, [sp, #100]	@ 0x64
 800c8e4:	7852      	ldrb	r2, [r2, #1]
 800c8e6:	e7c5      	b.n	800c874 <_strtod_l+0x1d4>
 800c8e8:	4648      	mov	r0, r9
 800c8ea:	e7ce      	b.n	800c88a <_strtod_l+0x1ea>
 800c8ec:	2e08      	cmp	r6, #8
 800c8ee:	dc05      	bgt.n	800c8fc <_strtod_l+0x25c>
 800c8f0:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800c8f2:	fb0e f606 	mul.w	r6, lr, r6
 800c8f6:	960b      	str	r6, [sp, #44]	@ 0x2c
 800c8f8:	460e      	mov	r6, r1
 800c8fa:	e7dc      	b.n	800c8b6 <_strtod_l+0x216>
 800c8fc:	2910      	cmp	r1, #16
 800c8fe:	bfd8      	it	le
 800c900:	fb0e f707 	mulle.w	r7, lr, r7
 800c904:	e7f8      	b.n	800c8f8 <_strtod_l+0x258>
 800c906:	2b0f      	cmp	r3, #15
 800c908:	bfdc      	itt	le
 800c90a:	230a      	movle	r3, #10
 800c90c:	fb03 2707 	mlale	r7, r3, r7, r2
 800c910:	e7e3      	b.n	800c8da <_strtod_l+0x23a>
 800c912:	2300      	movs	r3, #0
 800c914:	930a      	str	r3, [sp, #40]	@ 0x28
 800c916:	2301      	movs	r3, #1
 800c918:	e77a      	b.n	800c810 <_strtod_l+0x170>
 800c91a:	f04f 0c00 	mov.w	ip, #0
 800c91e:	1ca2      	adds	r2, r4, #2
 800c920:	9219      	str	r2, [sp, #100]	@ 0x64
 800c922:	78a2      	ldrb	r2, [r4, #2]
 800c924:	e782      	b.n	800c82c <_strtod_l+0x18c>
 800c926:	f04f 0c01 	mov.w	ip, #1
 800c92a:	e7f8      	b.n	800c91e <_strtod_l+0x27e>
 800c92c:	08010484 	.word	0x08010484
 800c930:	7ff00000 	.word	0x7ff00000
 800c934:	080102bd 	.word	0x080102bd
 800c938:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c93a:	1c51      	adds	r1, r2, #1
 800c93c:	9119      	str	r1, [sp, #100]	@ 0x64
 800c93e:	7852      	ldrb	r2, [r2, #1]
 800c940:	2a30      	cmp	r2, #48	@ 0x30
 800c942:	d0f9      	beq.n	800c938 <_strtod_l+0x298>
 800c944:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800c948:	2908      	cmp	r1, #8
 800c94a:	f63f af75 	bhi.w	800c838 <_strtod_l+0x198>
 800c94e:	f04f 080a 	mov.w	r8, #10
 800c952:	3a30      	subs	r2, #48	@ 0x30
 800c954:	9209      	str	r2, [sp, #36]	@ 0x24
 800c956:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c958:	920f      	str	r2, [sp, #60]	@ 0x3c
 800c95a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c95c:	1c56      	adds	r6, r2, #1
 800c95e:	9619      	str	r6, [sp, #100]	@ 0x64
 800c960:	7852      	ldrb	r2, [r2, #1]
 800c962:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800c966:	f1be 0f09 	cmp.w	lr, #9
 800c96a:	d939      	bls.n	800c9e0 <_strtod_l+0x340>
 800c96c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800c96e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800c972:	1a76      	subs	r6, r6, r1
 800c974:	2e08      	cmp	r6, #8
 800c976:	dc03      	bgt.n	800c980 <_strtod_l+0x2e0>
 800c978:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c97a:	4588      	cmp	r8, r1
 800c97c:	bfa8      	it	ge
 800c97e:	4688      	movge	r8, r1
 800c980:	f1bc 0f00 	cmp.w	ip, #0
 800c984:	d001      	beq.n	800c98a <_strtod_l+0x2ea>
 800c986:	f1c8 0800 	rsb	r8, r8, #0
 800c98a:	2d00      	cmp	r5, #0
 800c98c:	d14e      	bne.n	800ca2c <_strtod_l+0x38c>
 800c98e:	9908      	ldr	r1, [sp, #32]
 800c990:	4308      	orrs	r0, r1
 800c992:	f47f aebe 	bne.w	800c712 <_strtod_l+0x72>
 800c996:	2b00      	cmp	r3, #0
 800c998:	f47f aed4 	bne.w	800c744 <_strtod_l+0xa4>
 800c99c:	2a69      	cmp	r2, #105	@ 0x69
 800c99e:	d028      	beq.n	800c9f2 <_strtod_l+0x352>
 800c9a0:	dc25      	bgt.n	800c9ee <_strtod_l+0x34e>
 800c9a2:	2a49      	cmp	r2, #73	@ 0x49
 800c9a4:	d025      	beq.n	800c9f2 <_strtod_l+0x352>
 800c9a6:	2a4e      	cmp	r2, #78	@ 0x4e
 800c9a8:	f47f aecc 	bne.w	800c744 <_strtod_l+0xa4>
 800c9ac:	4999      	ldr	r1, [pc, #612]	@ (800cc14 <_strtod_l+0x574>)
 800c9ae:	a819      	add	r0, sp, #100	@ 0x64
 800c9b0:	f001 fba0 	bl	800e0f4 <__match>
 800c9b4:	2800      	cmp	r0, #0
 800c9b6:	f43f aec5 	beq.w	800c744 <_strtod_l+0xa4>
 800c9ba:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c9bc:	781b      	ldrb	r3, [r3, #0]
 800c9be:	2b28      	cmp	r3, #40	@ 0x28
 800c9c0:	d12e      	bne.n	800ca20 <_strtod_l+0x380>
 800c9c2:	4995      	ldr	r1, [pc, #596]	@ (800cc18 <_strtod_l+0x578>)
 800c9c4:	aa1c      	add	r2, sp, #112	@ 0x70
 800c9c6:	a819      	add	r0, sp, #100	@ 0x64
 800c9c8:	f001 fba8 	bl	800e11c <__hexnan>
 800c9cc:	2805      	cmp	r0, #5
 800c9ce:	d127      	bne.n	800ca20 <_strtod_l+0x380>
 800c9d0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c9d2:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800c9d6:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800c9da:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800c9de:	e698      	b.n	800c712 <_strtod_l+0x72>
 800c9e0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c9e2:	fb08 2101 	mla	r1, r8, r1, r2
 800c9e6:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800c9ea:	9209      	str	r2, [sp, #36]	@ 0x24
 800c9ec:	e7b5      	b.n	800c95a <_strtod_l+0x2ba>
 800c9ee:	2a6e      	cmp	r2, #110	@ 0x6e
 800c9f0:	e7da      	b.n	800c9a8 <_strtod_l+0x308>
 800c9f2:	498a      	ldr	r1, [pc, #552]	@ (800cc1c <_strtod_l+0x57c>)
 800c9f4:	a819      	add	r0, sp, #100	@ 0x64
 800c9f6:	f001 fb7d 	bl	800e0f4 <__match>
 800c9fa:	2800      	cmp	r0, #0
 800c9fc:	f43f aea2 	beq.w	800c744 <_strtod_l+0xa4>
 800ca00:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ca02:	4987      	ldr	r1, [pc, #540]	@ (800cc20 <_strtod_l+0x580>)
 800ca04:	3b01      	subs	r3, #1
 800ca06:	a819      	add	r0, sp, #100	@ 0x64
 800ca08:	9319      	str	r3, [sp, #100]	@ 0x64
 800ca0a:	f001 fb73 	bl	800e0f4 <__match>
 800ca0e:	b910      	cbnz	r0, 800ca16 <_strtod_l+0x376>
 800ca10:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ca12:	3301      	adds	r3, #1
 800ca14:	9319      	str	r3, [sp, #100]	@ 0x64
 800ca16:	f04f 0a00 	mov.w	sl, #0
 800ca1a:	f8df b208 	ldr.w	fp, [pc, #520]	@ 800cc24 <_strtod_l+0x584>
 800ca1e:	e678      	b.n	800c712 <_strtod_l+0x72>
 800ca20:	4881      	ldr	r0, [pc, #516]	@ (800cc28 <_strtod_l+0x588>)
 800ca22:	f001 f8a5 	bl	800db70 <nan>
 800ca26:	4682      	mov	sl, r0
 800ca28:	468b      	mov	fp, r1
 800ca2a:	e672      	b.n	800c712 <_strtod_l+0x72>
 800ca2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ca2e:	f1b9 0f00 	cmp.w	r9, #0
 800ca32:	bf08      	it	eq
 800ca34:	46a9      	moveq	r9, r5
 800ca36:	eba8 0303 	sub.w	r3, r8, r3
 800ca3a:	2d10      	cmp	r5, #16
 800ca3c:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800ca3e:	462c      	mov	r4, r5
 800ca40:	9309      	str	r3, [sp, #36]	@ 0x24
 800ca42:	bfa8      	it	ge
 800ca44:	2410      	movge	r4, #16
 800ca46:	f7f3 fd39 	bl	80004bc <__aeabi_ui2d>
 800ca4a:	2d09      	cmp	r5, #9
 800ca4c:	4682      	mov	sl, r0
 800ca4e:	468b      	mov	fp, r1
 800ca50:	dc11      	bgt.n	800ca76 <_strtod_l+0x3d6>
 800ca52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca54:	2b00      	cmp	r3, #0
 800ca56:	f43f ae5c 	beq.w	800c712 <_strtod_l+0x72>
 800ca5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca5c:	dd76      	ble.n	800cb4c <_strtod_l+0x4ac>
 800ca5e:	2b16      	cmp	r3, #22
 800ca60:	dc5d      	bgt.n	800cb1e <_strtod_l+0x47e>
 800ca62:	4972      	ldr	r1, [pc, #456]	@ (800cc2c <_strtod_l+0x58c>)
 800ca64:	4652      	mov	r2, sl
 800ca66:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ca6a:	465b      	mov	r3, fp
 800ca6c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ca70:	f7f3 fd9e 	bl	80005b0 <__aeabi_dmul>
 800ca74:	e7d7      	b.n	800ca26 <_strtod_l+0x386>
 800ca76:	4b6d      	ldr	r3, [pc, #436]	@ (800cc2c <_strtod_l+0x58c>)
 800ca78:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ca7c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800ca80:	f7f3 fd96 	bl	80005b0 <__aeabi_dmul>
 800ca84:	4682      	mov	sl, r0
 800ca86:	4638      	mov	r0, r7
 800ca88:	468b      	mov	fp, r1
 800ca8a:	f7f3 fd17 	bl	80004bc <__aeabi_ui2d>
 800ca8e:	4602      	mov	r2, r0
 800ca90:	460b      	mov	r3, r1
 800ca92:	4650      	mov	r0, sl
 800ca94:	4659      	mov	r1, fp
 800ca96:	f7f3 fbd5 	bl	8000244 <__adddf3>
 800ca9a:	2d0f      	cmp	r5, #15
 800ca9c:	4682      	mov	sl, r0
 800ca9e:	468b      	mov	fp, r1
 800caa0:	ddd7      	ble.n	800ca52 <_strtod_l+0x3b2>
 800caa2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800caa4:	1b2c      	subs	r4, r5, r4
 800caa6:	441c      	add	r4, r3
 800caa8:	2c00      	cmp	r4, #0
 800caaa:	f340 8093 	ble.w	800cbd4 <_strtod_l+0x534>
 800caae:	f014 030f 	ands.w	r3, r4, #15
 800cab2:	d00a      	beq.n	800caca <_strtod_l+0x42a>
 800cab4:	495d      	ldr	r1, [pc, #372]	@ (800cc2c <_strtod_l+0x58c>)
 800cab6:	4652      	mov	r2, sl
 800cab8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800cabc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cac0:	465b      	mov	r3, fp
 800cac2:	f7f3 fd75 	bl	80005b0 <__aeabi_dmul>
 800cac6:	4682      	mov	sl, r0
 800cac8:	468b      	mov	fp, r1
 800caca:	f034 040f 	bics.w	r4, r4, #15
 800cace:	d073      	beq.n	800cbb8 <_strtod_l+0x518>
 800cad0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800cad4:	dd49      	ble.n	800cb6a <_strtod_l+0x4ca>
 800cad6:	2400      	movs	r4, #0
 800cad8:	46a0      	mov	r8, r4
 800cada:	46a1      	mov	r9, r4
 800cadc:	940b      	str	r4, [sp, #44]	@ 0x2c
 800cade:	2322      	movs	r3, #34	@ 0x22
 800cae0:	f04f 0a00 	mov.w	sl, #0
 800cae4:	9a05      	ldr	r2, [sp, #20]
 800cae6:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 800cc24 <_strtod_l+0x584>
 800caea:	6013      	str	r3, [r2, #0]
 800caec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800caee:	2b00      	cmp	r3, #0
 800caf0:	f43f ae0f 	beq.w	800c712 <_strtod_l+0x72>
 800caf4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800caf6:	9805      	ldr	r0, [sp, #20]
 800caf8:	f7ff f950 	bl	800bd9c <_Bfree>
 800cafc:	4649      	mov	r1, r9
 800cafe:	9805      	ldr	r0, [sp, #20]
 800cb00:	f7ff f94c 	bl	800bd9c <_Bfree>
 800cb04:	4641      	mov	r1, r8
 800cb06:	9805      	ldr	r0, [sp, #20]
 800cb08:	f7ff f948 	bl	800bd9c <_Bfree>
 800cb0c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cb0e:	9805      	ldr	r0, [sp, #20]
 800cb10:	f7ff f944 	bl	800bd9c <_Bfree>
 800cb14:	4621      	mov	r1, r4
 800cb16:	9805      	ldr	r0, [sp, #20]
 800cb18:	f7ff f940 	bl	800bd9c <_Bfree>
 800cb1c:	e5f9      	b.n	800c712 <_strtod_l+0x72>
 800cb1e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cb20:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800cb24:	4293      	cmp	r3, r2
 800cb26:	dbbc      	blt.n	800caa2 <_strtod_l+0x402>
 800cb28:	4c40      	ldr	r4, [pc, #256]	@ (800cc2c <_strtod_l+0x58c>)
 800cb2a:	f1c5 050f 	rsb	r5, r5, #15
 800cb2e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800cb32:	4652      	mov	r2, sl
 800cb34:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cb38:	465b      	mov	r3, fp
 800cb3a:	f7f3 fd39 	bl	80005b0 <__aeabi_dmul>
 800cb3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb40:	1b5d      	subs	r5, r3, r5
 800cb42:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800cb46:	e9d4 2300 	ldrd	r2, r3, [r4]
 800cb4a:	e791      	b.n	800ca70 <_strtod_l+0x3d0>
 800cb4c:	3316      	adds	r3, #22
 800cb4e:	dba8      	blt.n	800caa2 <_strtod_l+0x402>
 800cb50:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cb52:	4650      	mov	r0, sl
 800cb54:	eba3 0808 	sub.w	r8, r3, r8
 800cb58:	4b34      	ldr	r3, [pc, #208]	@ (800cc2c <_strtod_l+0x58c>)
 800cb5a:	4659      	mov	r1, fp
 800cb5c:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800cb60:	e9d8 2300 	ldrd	r2, r3, [r8]
 800cb64:	f7f3 fe4e 	bl	8000804 <__aeabi_ddiv>
 800cb68:	e75d      	b.n	800ca26 <_strtod_l+0x386>
 800cb6a:	2300      	movs	r3, #0
 800cb6c:	4650      	mov	r0, sl
 800cb6e:	4659      	mov	r1, fp
 800cb70:	461e      	mov	r6, r3
 800cb72:	4f2f      	ldr	r7, [pc, #188]	@ (800cc30 <_strtod_l+0x590>)
 800cb74:	1124      	asrs	r4, r4, #4
 800cb76:	2c01      	cmp	r4, #1
 800cb78:	dc21      	bgt.n	800cbbe <_strtod_l+0x51e>
 800cb7a:	b10b      	cbz	r3, 800cb80 <_strtod_l+0x4e0>
 800cb7c:	4682      	mov	sl, r0
 800cb7e:	468b      	mov	fp, r1
 800cb80:	492b      	ldr	r1, [pc, #172]	@ (800cc30 <_strtod_l+0x590>)
 800cb82:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800cb86:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800cb8a:	4652      	mov	r2, sl
 800cb8c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cb90:	465b      	mov	r3, fp
 800cb92:	f7f3 fd0d 	bl	80005b0 <__aeabi_dmul>
 800cb96:	4b23      	ldr	r3, [pc, #140]	@ (800cc24 <_strtod_l+0x584>)
 800cb98:	460a      	mov	r2, r1
 800cb9a:	400b      	ands	r3, r1
 800cb9c:	4925      	ldr	r1, [pc, #148]	@ (800cc34 <_strtod_l+0x594>)
 800cb9e:	4682      	mov	sl, r0
 800cba0:	428b      	cmp	r3, r1
 800cba2:	d898      	bhi.n	800cad6 <_strtod_l+0x436>
 800cba4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800cba8:	428b      	cmp	r3, r1
 800cbaa:	bf86      	itte	hi
 800cbac:	f04f 3aff 	movhi.w	sl, #4294967295
 800cbb0:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 800cc38 <_strtod_l+0x598>
 800cbb4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800cbb8:	2300      	movs	r3, #0
 800cbba:	9308      	str	r3, [sp, #32]
 800cbbc:	e076      	b.n	800ccac <_strtod_l+0x60c>
 800cbbe:	07e2      	lsls	r2, r4, #31
 800cbc0:	d504      	bpl.n	800cbcc <_strtod_l+0x52c>
 800cbc2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cbc6:	f7f3 fcf3 	bl	80005b0 <__aeabi_dmul>
 800cbca:	2301      	movs	r3, #1
 800cbcc:	3601      	adds	r6, #1
 800cbce:	1064      	asrs	r4, r4, #1
 800cbd0:	3708      	adds	r7, #8
 800cbd2:	e7d0      	b.n	800cb76 <_strtod_l+0x4d6>
 800cbd4:	d0f0      	beq.n	800cbb8 <_strtod_l+0x518>
 800cbd6:	4264      	negs	r4, r4
 800cbd8:	f014 020f 	ands.w	r2, r4, #15
 800cbdc:	d00a      	beq.n	800cbf4 <_strtod_l+0x554>
 800cbde:	4b13      	ldr	r3, [pc, #76]	@ (800cc2c <_strtod_l+0x58c>)
 800cbe0:	4650      	mov	r0, sl
 800cbe2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cbe6:	4659      	mov	r1, fp
 800cbe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbec:	f7f3 fe0a 	bl	8000804 <__aeabi_ddiv>
 800cbf0:	4682      	mov	sl, r0
 800cbf2:	468b      	mov	fp, r1
 800cbf4:	1124      	asrs	r4, r4, #4
 800cbf6:	d0df      	beq.n	800cbb8 <_strtod_l+0x518>
 800cbf8:	2c1f      	cmp	r4, #31
 800cbfa:	dd1f      	ble.n	800cc3c <_strtod_l+0x59c>
 800cbfc:	2400      	movs	r4, #0
 800cbfe:	46a0      	mov	r8, r4
 800cc00:	46a1      	mov	r9, r4
 800cc02:	940b      	str	r4, [sp, #44]	@ 0x2c
 800cc04:	2322      	movs	r3, #34	@ 0x22
 800cc06:	9a05      	ldr	r2, [sp, #20]
 800cc08:	f04f 0a00 	mov.w	sl, #0
 800cc0c:	f04f 0b00 	mov.w	fp, #0
 800cc10:	6013      	str	r3, [r2, #0]
 800cc12:	e76b      	b.n	800caec <_strtod_l+0x44c>
 800cc14:	080101ab 	.word	0x080101ab
 800cc18:	08010470 	.word	0x08010470
 800cc1c:	080101a3 	.word	0x080101a3
 800cc20:	080101da 	.word	0x080101da
 800cc24:	7ff00000 	.word	0x7ff00000
 800cc28:	08010313 	.word	0x08010313
 800cc2c:	080103a8 	.word	0x080103a8
 800cc30:	08010380 	.word	0x08010380
 800cc34:	7ca00000 	.word	0x7ca00000
 800cc38:	7fefffff 	.word	0x7fefffff
 800cc3c:	f014 0310 	ands.w	r3, r4, #16
 800cc40:	bf18      	it	ne
 800cc42:	236a      	movne	r3, #106	@ 0x6a
 800cc44:	4650      	mov	r0, sl
 800cc46:	9308      	str	r3, [sp, #32]
 800cc48:	4659      	mov	r1, fp
 800cc4a:	2300      	movs	r3, #0
 800cc4c:	4e77      	ldr	r6, [pc, #476]	@ (800ce2c <_strtod_l+0x78c>)
 800cc4e:	07e7      	lsls	r7, r4, #31
 800cc50:	d504      	bpl.n	800cc5c <_strtod_l+0x5bc>
 800cc52:	e9d6 2300 	ldrd	r2, r3, [r6]
 800cc56:	f7f3 fcab 	bl	80005b0 <__aeabi_dmul>
 800cc5a:	2301      	movs	r3, #1
 800cc5c:	1064      	asrs	r4, r4, #1
 800cc5e:	f106 0608 	add.w	r6, r6, #8
 800cc62:	d1f4      	bne.n	800cc4e <_strtod_l+0x5ae>
 800cc64:	b10b      	cbz	r3, 800cc6a <_strtod_l+0x5ca>
 800cc66:	4682      	mov	sl, r0
 800cc68:	468b      	mov	fp, r1
 800cc6a:	9b08      	ldr	r3, [sp, #32]
 800cc6c:	b1b3      	cbz	r3, 800cc9c <_strtod_l+0x5fc>
 800cc6e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800cc72:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	4659      	mov	r1, fp
 800cc7a:	dd0f      	ble.n	800cc9c <_strtod_l+0x5fc>
 800cc7c:	2b1f      	cmp	r3, #31
 800cc7e:	dd58      	ble.n	800cd32 <_strtod_l+0x692>
 800cc80:	2b34      	cmp	r3, #52	@ 0x34
 800cc82:	bfd8      	it	le
 800cc84:	f04f 33ff 	movle.w	r3, #4294967295
 800cc88:	f04f 0a00 	mov.w	sl, #0
 800cc8c:	bfcf      	iteee	gt
 800cc8e:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800cc92:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800cc96:	4093      	lslle	r3, r2
 800cc98:	ea03 0b01 	andle.w	fp, r3, r1
 800cc9c:	2200      	movs	r2, #0
 800cc9e:	2300      	movs	r3, #0
 800cca0:	4650      	mov	r0, sl
 800cca2:	4659      	mov	r1, fp
 800cca4:	f7f3 feec 	bl	8000a80 <__aeabi_dcmpeq>
 800cca8:	2800      	cmp	r0, #0
 800ccaa:	d1a7      	bne.n	800cbfc <_strtod_l+0x55c>
 800ccac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ccae:	464a      	mov	r2, r9
 800ccb0:	9300      	str	r3, [sp, #0]
 800ccb2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800ccb4:	462b      	mov	r3, r5
 800ccb6:	9805      	ldr	r0, [sp, #20]
 800ccb8:	f7ff f8d8 	bl	800be6c <__s2b>
 800ccbc:	900b      	str	r0, [sp, #44]	@ 0x2c
 800ccbe:	2800      	cmp	r0, #0
 800ccc0:	f43f af09 	beq.w	800cad6 <_strtod_l+0x436>
 800ccc4:	2400      	movs	r4, #0
 800ccc6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ccc8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ccca:	2a00      	cmp	r2, #0
 800cccc:	eba3 0308 	sub.w	r3, r3, r8
 800ccd0:	bfa8      	it	ge
 800ccd2:	2300      	movge	r3, #0
 800ccd4:	46a0      	mov	r8, r4
 800ccd6:	9312      	str	r3, [sp, #72]	@ 0x48
 800ccd8:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800ccdc:	9316      	str	r3, [sp, #88]	@ 0x58
 800ccde:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cce0:	9805      	ldr	r0, [sp, #20]
 800cce2:	6859      	ldr	r1, [r3, #4]
 800cce4:	f7ff f81a 	bl	800bd1c <_Balloc>
 800cce8:	4681      	mov	r9, r0
 800ccea:	2800      	cmp	r0, #0
 800ccec:	f43f aef7 	beq.w	800cade <_strtod_l+0x43e>
 800ccf0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ccf2:	300c      	adds	r0, #12
 800ccf4:	691a      	ldr	r2, [r3, #16]
 800ccf6:	f103 010c 	add.w	r1, r3, #12
 800ccfa:	3202      	adds	r2, #2
 800ccfc:	0092      	lsls	r2, r2, #2
 800ccfe:	f000 ff29 	bl	800db54 <memcpy>
 800cd02:	ab1c      	add	r3, sp, #112	@ 0x70
 800cd04:	9301      	str	r3, [sp, #4]
 800cd06:	ab1b      	add	r3, sp, #108	@ 0x6c
 800cd08:	9300      	str	r3, [sp, #0]
 800cd0a:	4652      	mov	r2, sl
 800cd0c:	465b      	mov	r3, fp
 800cd0e:	9805      	ldr	r0, [sp, #20]
 800cd10:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800cd14:	f7ff fbd6 	bl	800c4c4 <__d2b>
 800cd18:	901a      	str	r0, [sp, #104]	@ 0x68
 800cd1a:	2800      	cmp	r0, #0
 800cd1c:	f43f aedf 	beq.w	800cade <_strtod_l+0x43e>
 800cd20:	2101      	movs	r1, #1
 800cd22:	9805      	ldr	r0, [sp, #20]
 800cd24:	f7ff f938 	bl	800bf98 <__i2b>
 800cd28:	4680      	mov	r8, r0
 800cd2a:	b948      	cbnz	r0, 800cd40 <_strtod_l+0x6a0>
 800cd2c:	f04f 0800 	mov.w	r8, #0
 800cd30:	e6d5      	b.n	800cade <_strtod_l+0x43e>
 800cd32:	f04f 32ff 	mov.w	r2, #4294967295
 800cd36:	fa02 f303 	lsl.w	r3, r2, r3
 800cd3a:	ea03 0a0a 	and.w	sl, r3, sl
 800cd3e:	e7ad      	b.n	800cc9c <_strtod_l+0x5fc>
 800cd40:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800cd42:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800cd44:	2d00      	cmp	r5, #0
 800cd46:	bfab      	itete	ge
 800cd48:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800cd4a:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800cd4c:	18ef      	addge	r7, r5, r3
 800cd4e:	1b5e      	sublt	r6, r3, r5
 800cd50:	9b08      	ldr	r3, [sp, #32]
 800cd52:	bfa8      	it	ge
 800cd54:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800cd56:	eba5 0503 	sub.w	r5, r5, r3
 800cd5a:	4415      	add	r5, r2
 800cd5c:	4b34      	ldr	r3, [pc, #208]	@ (800ce30 <_strtod_l+0x790>)
 800cd5e:	f105 35ff 	add.w	r5, r5, #4294967295
 800cd62:	bfb8      	it	lt
 800cd64:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800cd66:	429d      	cmp	r5, r3
 800cd68:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800cd6c:	da50      	bge.n	800ce10 <_strtod_l+0x770>
 800cd6e:	1b5b      	subs	r3, r3, r5
 800cd70:	2b1f      	cmp	r3, #31
 800cd72:	f04f 0101 	mov.w	r1, #1
 800cd76:	eba2 0203 	sub.w	r2, r2, r3
 800cd7a:	dc3d      	bgt.n	800cdf8 <_strtod_l+0x758>
 800cd7c:	fa01 f303 	lsl.w	r3, r1, r3
 800cd80:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cd82:	2300      	movs	r3, #0
 800cd84:	9310      	str	r3, [sp, #64]	@ 0x40
 800cd86:	18bd      	adds	r5, r7, r2
 800cd88:	9b08      	ldr	r3, [sp, #32]
 800cd8a:	42af      	cmp	r7, r5
 800cd8c:	4416      	add	r6, r2
 800cd8e:	441e      	add	r6, r3
 800cd90:	463b      	mov	r3, r7
 800cd92:	bfa8      	it	ge
 800cd94:	462b      	movge	r3, r5
 800cd96:	42b3      	cmp	r3, r6
 800cd98:	bfa8      	it	ge
 800cd9a:	4633      	movge	r3, r6
 800cd9c:	2b00      	cmp	r3, #0
 800cd9e:	bfc2      	ittt	gt
 800cda0:	1aed      	subgt	r5, r5, r3
 800cda2:	1af6      	subgt	r6, r6, r3
 800cda4:	1aff      	subgt	r7, r7, r3
 800cda6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800cda8:	2b00      	cmp	r3, #0
 800cdaa:	dd16      	ble.n	800cdda <_strtod_l+0x73a>
 800cdac:	4641      	mov	r1, r8
 800cdae:	461a      	mov	r2, r3
 800cdb0:	9805      	ldr	r0, [sp, #20]
 800cdb2:	f7ff f9a9 	bl	800c108 <__pow5mult>
 800cdb6:	4680      	mov	r8, r0
 800cdb8:	2800      	cmp	r0, #0
 800cdba:	d0b7      	beq.n	800cd2c <_strtod_l+0x68c>
 800cdbc:	4601      	mov	r1, r0
 800cdbe:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800cdc0:	9805      	ldr	r0, [sp, #20]
 800cdc2:	f7ff f8ff 	bl	800bfc4 <__multiply>
 800cdc6:	900a      	str	r0, [sp, #40]	@ 0x28
 800cdc8:	2800      	cmp	r0, #0
 800cdca:	f43f ae88 	beq.w	800cade <_strtod_l+0x43e>
 800cdce:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cdd0:	9805      	ldr	r0, [sp, #20]
 800cdd2:	f7fe ffe3 	bl	800bd9c <_Bfree>
 800cdd6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cdd8:	931a      	str	r3, [sp, #104]	@ 0x68
 800cdda:	2d00      	cmp	r5, #0
 800cddc:	dc1d      	bgt.n	800ce1a <_strtod_l+0x77a>
 800cdde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cde0:	2b00      	cmp	r3, #0
 800cde2:	dd27      	ble.n	800ce34 <_strtod_l+0x794>
 800cde4:	4649      	mov	r1, r9
 800cde6:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800cde8:	9805      	ldr	r0, [sp, #20]
 800cdea:	f7ff f98d 	bl	800c108 <__pow5mult>
 800cdee:	4681      	mov	r9, r0
 800cdf0:	bb00      	cbnz	r0, 800ce34 <_strtod_l+0x794>
 800cdf2:	f04f 0900 	mov.w	r9, #0
 800cdf6:	e672      	b.n	800cade <_strtod_l+0x43e>
 800cdf8:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800cdfc:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800ce00:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800ce04:	35e2      	adds	r5, #226	@ 0xe2
 800ce06:	fa01 f305 	lsl.w	r3, r1, r5
 800ce0a:	9310      	str	r3, [sp, #64]	@ 0x40
 800ce0c:	9113      	str	r1, [sp, #76]	@ 0x4c
 800ce0e:	e7ba      	b.n	800cd86 <_strtod_l+0x6e6>
 800ce10:	2300      	movs	r3, #0
 800ce12:	9310      	str	r3, [sp, #64]	@ 0x40
 800ce14:	2301      	movs	r3, #1
 800ce16:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ce18:	e7b5      	b.n	800cd86 <_strtod_l+0x6e6>
 800ce1a:	462a      	mov	r2, r5
 800ce1c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ce1e:	9805      	ldr	r0, [sp, #20]
 800ce20:	f7ff f9cc 	bl	800c1bc <__lshift>
 800ce24:	901a      	str	r0, [sp, #104]	@ 0x68
 800ce26:	2800      	cmp	r0, #0
 800ce28:	d1d9      	bne.n	800cdde <_strtod_l+0x73e>
 800ce2a:	e658      	b.n	800cade <_strtod_l+0x43e>
 800ce2c:	08010498 	.word	0x08010498
 800ce30:	fffffc02 	.word	0xfffffc02
 800ce34:	2e00      	cmp	r6, #0
 800ce36:	dd07      	ble.n	800ce48 <_strtod_l+0x7a8>
 800ce38:	4649      	mov	r1, r9
 800ce3a:	4632      	mov	r2, r6
 800ce3c:	9805      	ldr	r0, [sp, #20]
 800ce3e:	f7ff f9bd 	bl	800c1bc <__lshift>
 800ce42:	4681      	mov	r9, r0
 800ce44:	2800      	cmp	r0, #0
 800ce46:	d0d4      	beq.n	800cdf2 <_strtod_l+0x752>
 800ce48:	2f00      	cmp	r7, #0
 800ce4a:	dd08      	ble.n	800ce5e <_strtod_l+0x7be>
 800ce4c:	4641      	mov	r1, r8
 800ce4e:	463a      	mov	r2, r7
 800ce50:	9805      	ldr	r0, [sp, #20]
 800ce52:	f7ff f9b3 	bl	800c1bc <__lshift>
 800ce56:	4680      	mov	r8, r0
 800ce58:	2800      	cmp	r0, #0
 800ce5a:	f43f ae40 	beq.w	800cade <_strtod_l+0x43e>
 800ce5e:	464a      	mov	r2, r9
 800ce60:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ce62:	9805      	ldr	r0, [sp, #20]
 800ce64:	f7ff fa32 	bl	800c2cc <__mdiff>
 800ce68:	4604      	mov	r4, r0
 800ce6a:	2800      	cmp	r0, #0
 800ce6c:	f43f ae37 	beq.w	800cade <_strtod_l+0x43e>
 800ce70:	68c3      	ldr	r3, [r0, #12]
 800ce72:	4641      	mov	r1, r8
 800ce74:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ce76:	2300      	movs	r3, #0
 800ce78:	60c3      	str	r3, [r0, #12]
 800ce7a:	f7ff fa0b 	bl	800c294 <__mcmp>
 800ce7e:	2800      	cmp	r0, #0
 800ce80:	da3d      	bge.n	800cefe <_strtod_l+0x85e>
 800ce82:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ce84:	ea53 030a 	orrs.w	r3, r3, sl
 800ce88:	d163      	bne.n	800cf52 <_strtod_l+0x8b2>
 800ce8a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ce8e:	2b00      	cmp	r3, #0
 800ce90:	d15f      	bne.n	800cf52 <_strtod_l+0x8b2>
 800ce92:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ce96:	0d1b      	lsrs	r3, r3, #20
 800ce98:	051b      	lsls	r3, r3, #20
 800ce9a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ce9e:	d958      	bls.n	800cf52 <_strtod_l+0x8b2>
 800cea0:	6963      	ldr	r3, [r4, #20]
 800cea2:	b913      	cbnz	r3, 800ceaa <_strtod_l+0x80a>
 800cea4:	6923      	ldr	r3, [r4, #16]
 800cea6:	2b01      	cmp	r3, #1
 800cea8:	dd53      	ble.n	800cf52 <_strtod_l+0x8b2>
 800ceaa:	4621      	mov	r1, r4
 800ceac:	2201      	movs	r2, #1
 800ceae:	9805      	ldr	r0, [sp, #20]
 800ceb0:	f7ff f984 	bl	800c1bc <__lshift>
 800ceb4:	4641      	mov	r1, r8
 800ceb6:	4604      	mov	r4, r0
 800ceb8:	f7ff f9ec 	bl	800c294 <__mcmp>
 800cebc:	2800      	cmp	r0, #0
 800cebe:	dd48      	ble.n	800cf52 <_strtod_l+0x8b2>
 800cec0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cec4:	9a08      	ldr	r2, [sp, #32]
 800cec6:	0d1b      	lsrs	r3, r3, #20
 800cec8:	051b      	lsls	r3, r3, #20
 800ceca:	2a00      	cmp	r2, #0
 800cecc:	d062      	beq.n	800cf94 <_strtod_l+0x8f4>
 800cece:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ced2:	d85f      	bhi.n	800cf94 <_strtod_l+0x8f4>
 800ced4:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800ced8:	f67f ae94 	bls.w	800cc04 <_strtod_l+0x564>
 800cedc:	4650      	mov	r0, sl
 800cede:	4659      	mov	r1, fp
 800cee0:	4ba3      	ldr	r3, [pc, #652]	@ (800d170 <_strtod_l+0xad0>)
 800cee2:	2200      	movs	r2, #0
 800cee4:	f7f3 fb64 	bl	80005b0 <__aeabi_dmul>
 800cee8:	4ba2      	ldr	r3, [pc, #648]	@ (800d174 <_strtod_l+0xad4>)
 800ceea:	4682      	mov	sl, r0
 800ceec:	400b      	ands	r3, r1
 800ceee:	468b      	mov	fp, r1
 800cef0:	2b00      	cmp	r3, #0
 800cef2:	f47f adff 	bne.w	800caf4 <_strtod_l+0x454>
 800cef6:	2322      	movs	r3, #34	@ 0x22
 800cef8:	9a05      	ldr	r2, [sp, #20]
 800cefa:	6013      	str	r3, [r2, #0]
 800cefc:	e5fa      	b.n	800caf4 <_strtod_l+0x454>
 800cefe:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800cf02:	d165      	bne.n	800cfd0 <_strtod_l+0x930>
 800cf04:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800cf06:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cf0a:	b35a      	cbz	r2, 800cf64 <_strtod_l+0x8c4>
 800cf0c:	4a9a      	ldr	r2, [pc, #616]	@ (800d178 <_strtod_l+0xad8>)
 800cf0e:	4293      	cmp	r3, r2
 800cf10:	d12b      	bne.n	800cf6a <_strtod_l+0x8ca>
 800cf12:	9b08      	ldr	r3, [sp, #32]
 800cf14:	4651      	mov	r1, sl
 800cf16:	b303      	cbz	r3, 800cf5a <_strtod_l+0x8ba>
 800cf18:	465a      	mov	r2, fp
 800cf1a:	4b96      	ldr	r3, [pc, #600]	@ (800d174 <_strtod_l+0xad4>)
 800cf1c:	4013      	ands	r3, r2
 800cf1e:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800cf22:	f04f 32ff 	mov.w	r2, #4294967295
 800cf26:	d81b      	bhi.n	800cf60 <_strtod_l+0x8c0>
 800cf28:	0d1b      	lsrs	r3, r3, #20
 800cf2a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800cf2e:	fa02 f303 	lsl.w	r3, r2, r3
 800cf32:	4299      	cmp	r1, r3
 800cf34:	d119      	bne.n	800cf6a <_strtod_l+0x8ca>
 800cf36:	4b91      	ldr	r3, [pc, #580]	@ (800d17c <_strtod_l+0xadc>)
 800cf38:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cf3a:	429a      	cmp	r2, r3
 800cf3c:	d102      	bne.n	800cf44 <_strtod_l+0x8a4>
 800cf3e:	3101      	adds	r1, #1
 800cf40:	f43f adcd 	beq.w	800cade <_strtod_l+0x43e>
 800cf44:	f04f 0a00 	mov.w	sl, #0
 800cf48:	4b8a      	ldr	r3, [pc, #552]	@ (800d174 <_strtod_l+0xad4>)
 800cf4a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cf4c:	401a      	ands	r2, r3
 800cf4e:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800cf52:	9b08      	ldr	r3, [sp, #32]
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	d1c1      	bne.n	800cedc <_strtod_l+0x83c>
 800cf58:	e5cc      	b.n	800caf4 <_strtod_l+0x454>
 800cf5a:	f04f 33ff 	mov.w	r3, #4294967295
 800cf5e:	e7e8      	b.n	800cf32 <_strtod_l+0x892>
 800cf60:	4613      	mov	r3, r2
 800cf62:	e7e6      	b.n	800cf32 <_strtod_l+0x892>
 800cf64:	ea53 030a 	orrs.w	r3, r3, sl
 800cf68:	d0aa      	beq.n	800cec0 <_strtod_l+0x820>
 800cf6a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cf6c:	b1db      	cbz	r3, 800cfa6 <_strtod_l+0x906>
 800cf6e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cf70:	4213      	tst	r3, r2
 800cf72:	d0ee      	beq.n	800cf52 <_strtod_l+0x8b2>
 800cf74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cf76:	4650      	mov	r0, sl
 800cf78:	4659      	mov	r1, fp
 800cf7a:	9a08      	ldr	r2, [sp, #32]
 800cf7c:	b1bb      	cbz	r3, 800cfae <_strtod_l+0x90e>
 800cf7e:	f7ff fb6d 	bl	800c65c <sulp>
 800cf82:	4602      	mov	r2, r0
 800cf84:	460b      	mov	r3, r1
 800cf86:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cf8a:	f7f3 f95b 	bl	8000244 <__adddf3>
 800cf8e:	4682      	mov	sl, r0
 800cf90:	468b      	mov	fp, r1
 800cf92:	e7de      	b.n	800cf52 <_strtod_l+0x8b2>
 800cf94:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800cf98:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800cf9c:	f04f 3aff 	mov.w	sl, #4294967295
 800cfa0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800cfa4:	e7d5      	b.n	800cf52 <_strtod_l+0x8b2>
 800cfa6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800cfa8:	ea13 0f0a 	tst.w	r3, sl
 800cfac:	e7e1      	b.n	800cf72 <_strtod_l+0x8d2>
 800cfae:	f7ff fb55 	bl	800c65c <sulp>
 800cfb2:	4602      	mov	r2, r0
 800cfb4:	460b      	mov	r3, r1
 800cfb6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cfba:	f7f3 f941 	bl	8000240 <__aeabi_dsub>
 800cfbe:	2200      	movs	r2, #0
 800cfc0:	2300      	movs	r3, #0
 800cfc2:	4682      	mov	sl, r0
 800cfc4:	468b      	mov	fp, r1
 800cfc6:	f7f3 fd5b 	bl	8000a80 <__aeabi_dcmpeq>
 800cfca:	2800      	cmp	r0, #0
 800cfcc:	d0c1      	beq.n	800cf52 <_strtod_l+0x8b2>
 800cfce:	e619      	b.n	800cc04 <_strtod_l+0x564>
 800cfd0:	4641      	mov	r1, r8
 800cfd2:	4620      	mov	r0, r4
 800cfd4:	f7ff face 	bl	800c574 <__ratio>
 800cfd8:	2200      	movs	r2, #0
 800cfda:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800cfde:	4606      	mov	r6, r0
 800cfe0:	460f      	mov	r7, r1
 800cfe2:	f7f3 fd61 	bl	8000aa8 <__aeabi_dcmple>
 800cfe6:	2800      	cmp	r0, #0
 800cfe8:	d06d      	beq.n	800d0c6 <_strtod_l+0xa26>
 800cfea:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cfec:	2b00      	cmp	r3, #0
 800cfee:	d178      	bne.n	800d0e2 <_strtod_l+0xa42>
 800cff0:	f1ba 0f00 	cmp.w	sl, #0
 800cff4:	d156      	bne.n	800d0a4 <_strtod_l+0xa04>
 800cff6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cff8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cffc:	2b00      	cmp	r3, #0
 800cffe:	d158      	bne.n	800d0b2 <_strtod_l+0xa12>
 800d000:	2200      	movs	r2, #0
 800d002:	4630      	mov	r0, r6
 800d004:	4639      	mov	r1, r7
 800d006:	4b5e      	ldr	r3, [pc, #376]	@ (800d180 <_strtod_l+0xae0>)
 800d008:	f7f3 fd44 	bl	8000a94 <__aeabi_dcmplt>
 800d00c:	2800      	cmp	r0, #0
 800d00e:	d157      	bne.n	800d0c0 <_strtod_l+0xa20>
 800d010:	4630      	mov	r0, r6
 800d012:	4639      	mov	r1, r7
 800d014:	2200      	movs	r2, #0
 800d016:	4b5b      	ldr	r3, [pc, #364]	@ (800d184 <_strtod_l+0xae4>)
 800d018:	f7f3 faca 	bl	80005b0 <__aeabi_dmul>
 800d01c:	4606      	mov	r6, r0
 800d01e:	460f      	mov	r7, r1
 800d020:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800d024:	9606      	str	r6, [sp, #24]
 800d026:	9307      	str	r3, [sp, #28]
 800d028:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d02c:	4d51      	ldr	r5, [pc, #324]	@ (800d174 <_strtod_l+0xad4>)
 800d02e:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800d032:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d034:	401d      	ands	r5, r3
 800d036:	4b54      	ldr	r3, [pc, #336]	@ (800d188 <_strtod_l+0xae8>)
 800d038:	429d      	cmp	r5, r3
 800d03a:	f040 80ab 	bne.w	800d194 <_strtod_l+0xaf4>
 800d03e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d040:	4650      	mov	r0, sl
 800d042:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800d046:	4659      	mov	r1, fp
 800d048:	f7ff f9d4 	bl	800c3f4 <__ulp>
 800d04c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d050:	f7f3 faae 	bl	80005b0 <__aeabi_dmul>
 800d054:	4652      	mov	r2, sl
 800d056:	465b      	mov	r3, fp
 800d058:	f7f3 f8f4 	bl	8000244 <__adddf3>
 800d05c:	460b      	mov	r3, r1
 800d05e:	4945      	ldr	r1, [pc, #276]	@ (800d174 <_strtod_l+0xad4>)
 800d060:	4a4a      	ldr	r2, [pc, #296]	@ (800d18c <_strtod_l+0xaec>)
 800d062:	4019      	ands	r1, r3
 800d064:	4291      	cmp	r1, r2
 800d066:	4682      	mov	sl, r0
 800d068:	d942      	bls.n	800d0f0 <_strtod_l+0xa50>
 800d06a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d06c:	4b43      	ldr	r3, [pc, #268]	@ (800d17c <_strtod_l+0xadc>)
 800d06e:	429a      	cmp	r2, r3
 800d070:	d103      	bne.n	800d07a <_strtod_l+0x9da>
 800d072:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d074:	3301      	adds	r3, #1
 800d076:	f43f ad32 	beq.w	800cade <_strtod_l+0x43e>
 800d07a:	f04f 3aff 	mov.w	sl, #4294967295
 800d07e:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 800d17c <_strtod_l+0xadc>
 800d082:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d084:	9805      	ldr	r0, [sp, #20]
 800d086:	f7fe fe89 	bl	800bd9c <_Bfree>
 800d08a:	4649      	mov	r1, r9
 800d08c:	9805      	ldr	r0, [sp, #20]
 800d08e:	f7fe fe85 	bl	800bd9c <_Bfree>
 800d092:	4641      	mov	r1, r8
 800d094:	9805      	ldr	r0, [sp, #20]
 800d096:	f7fe fe81 	bl	800bd9c <_Bfree>
 800d09a:	4621      	mov	r1, r4
 800d09c:	9805      	ldr	r0, [sp, #20]
 800d09e:	f7fe fe7d 	bl	800bd9c <_Bfree>
 800d0a2:	e61c      	b.n	800ccde <_strtod_l+0x63e>
 800d0a4:	f1ba 0f01 	cmp.w	sl, #1
 800d0a8:	d103      	bne.n	800d0b2 <_strtod_l+0xa12>
 800d0aa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d0ac:	2b00      	cmp	r3, #0
 800d0ae:	f43f ada9 	beq.w	800cc04 <_strtod_l+0x564>
 800d0b2:	2200      	movs	r2, #0
 800d0b4:	4b36      	ldr	r3, [pc, #216]	@ (800d190 <_strtod_l+0xaf0>)
 800d0b6:	2600      	movs	r6, #0
 800d0b8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d0bc:	4f30      	ldr	r7, [pc, #192]	@ (800d180 <_strtod_l+0xae0>)
 800d0be:	e7b3      	b.n	800d028 <_strtod_l+0x988>
 800d0c0:	2600      	movs	r6, #0
 800d0c2:	4f30      	ldr	r7, [pc, #192]	@ (800d184 <_strtod_l+0xae4>)
 800d0c4:	e7ac      	b.n	800d020 <_strtod_l+0x980>
 800d0c6:	4630      	mov	r0, r6
 800d0c8:	4639      	mov	r1, r7
 800d0ca:	4b2e      	ldr	r3, [pc, #184]	@ (800d184 <_strtod_l+0xae4>)
 800d0cc:	2200      	movs	r2, #0
 800d0ce:	f7f3 fa6f 	bl	80005b0 <__aeabi_dmul>
 800d0d2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d0d4:	4606      	mov	r6, r0
 800d0d6:	460f      	mov	r7, r1
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	d0a1      	beq.n	800d020 <_strtod_l+0x980>
 800d0dc:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800d0e0:	e7a2      	b.n	800d028 <_strtod_l+0x988>
 800d0e2:	2200      	movs	r2, #0
 800d0e4:	4b26      	ldr	r3, [pc, #152]	@ (800d180 <_strtod_l+0xae0>)
 800d0e6:	4616      	mov	r6, r2
 800d0e8:	461f      	mov	r7, r3
 800d0ea:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d0ee:	e79b      	b.n	800d028 <_strtod_l+0x988>
 800d0f0:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800d0f4:	9b08      	ldr	r3, [sp, #32]
 800d0f6:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800d0fa:	2b00      	cmp	r3, #0
 800d0fc:	d1c1      	bne.n	800d082 <_strtod_l+0x9e2>
 800d0fe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d102:	0d1b      	lsrs	r3, r3, #20
 800d104:	051b      	lsls	r3, r3, #20
 800d106:	429d      	cmp	r5, r3
 800d108:	d1bb      	bne.n	800d082 <_strtod_l+0x9e2>
 800d10a:	4630      	mov	r0, r6
 800d10c:	4639      	mov	r1, r7
 800d10e:	f7f4 f901 	bl	8001314 <__aeabi_d2lz>
 800d112:	f7f3 fa1f 	bl	8000554 <__aeabi_l2d>
 800d116:	4602      	mov	r2, r0
 800d118:	460b      	mov	r3, r1
 800d11a:	4630      	mov	r0, r6
 800d11c:	4639      	mov	r1, r7
 800d11e:	f7f3 f88f 	bl	8000240 <__aeabi_dsub>
 800d122:	460b      	mov	r3, r1
 800d124:	4602      	mov	r2, r0
 800d126:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800d12a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800d12e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d130:	ea46 060a 	orr.w	r6, r6, sl
 800d134:	431e      	orrs	r6, r3
 800d136:	d06a      	beq.n	800d20e <_strtod_l+0xb6e>
 800d138:	a309      	add	r3, pc, #36	@ (adr r3, 800d160 <_strtod_l+0xac0>)
 800d13a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d13e:	f7f3 fca9 	bl	8000a94 <__aeabi_dcmplt>
 800d142:	2800      	cmp	r0, #0
 800d144:	f47f acd6 	bne.w	800caf4 <_strtod_l+0x454>
 800d148:	a307      	add	r3, pc, #28	@ (adr r3, 800d168 <_strtod_l+0xac8>)
 800d14a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d14e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d152:	f7f3 fcbd 	bl	8000ad0 <__aeabi_dcmpgt>
 800d156:	2800      	cmp	r0, #0
 800d158:	d093      	beq.n	800d082 <_strtod_l+0x9e2>
 800d15a:	e4cb      	b.n	800caf4 <_strtod_l+0x454>
 800d15c:	f3af 8000 	nop.w
 800d160:	94a03595 	.word	0x94a03595
 800d164:	3fdfffff 	.word	0x3fdfffff
 800d168:	35afe535 	.word	0x35afe535
 800d16c:	3fe00000 	.word	0x3fe00000
 800d170:	39500000 	.word	0x39500000
 800d174:	7ff00000 	.word	0x7ff00000
 800d178:	000fffff 	.word	0x000fffff
 800d17c:	7fefffff 	.word	0x7fefffff
 800d180:	3ff00000 	.word	0x3ff00000
 800d184:	3fe00000 	.word	0x3fe00000
 800d188:	7fe00000 	.word	0x7fe00000
 800d18c:	7c9fffff 	.word	0x7c9fffff
 800d190:	bff00000 	.word	0xbff00000
 800d194:	9b08      	ldr	r3, [sp, #32]
 800d196:	b323      	cbz	r3, 800d1e2 <_strtod_l+0xb42>
 800d198:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800d19c:	d821      	bhi.n	800d1e2 <_strtod_l+0xb42>
 800d19e:	a328      	add	r3, pc, #160	@ (adr r3, 800d240 <_strtod_l+0xba0>)
 800d1a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1a4:	4630      	mov	r0, r6
 800d1a6:	4639      	mov	r1, r7
 800d1a8:	f7f3 fc7e 	bl	8000aa8 <__aeabi_dcmple>
 800d1ac:	b1a0      	cbz	r0, 800d1d8 <_strtod_l+0xb38>
 800d1ae:	4639      	mov	r1, r7
 800d1b0:	4630      	mov	r0, r6
 800d1b2:	f7f3 fcd5 	bl	8000b60 <__aeabi_d2uiz>
 800d1b6:	2801      	cmp	r0, #1
 800d1b8:	bf38      	it	cc
 800d1ba:	2001      	movcc	r0, #1
 800d1bc:	f7f3 f97e 	bl	80004bc <__aeabi_ui2d>
 800d1c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d1c2:	4606      	mov	r6, r0
 800d1c4:	460f      	mov	r7, r1
 800d1c6:	b9fb      	cbnz	r3, 800d208 <_strtod_l+0xb68>
 800d1c8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d1cc:	9014      	str	r0, [sp, #80]	@ 0x50
 800d1ce:	9315      	str	r3, [sp, #84]	@ 0x54
 800d1d0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800d1d4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800d1d8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d1da:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800d1de:	1b5b      	subs	r3, r3, r5
 800d1e0:	9311      	str	r3, [sp, #68]	@ 0x44
 800d1e2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d1e6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800d1ea:	f7ff f903 	bl	800c3f4 <__ulp>
 800d1ee:	4602      	mov	r2, r0
 800d1f0:	460b      	mov	r3, r1
 800d1f2:	4650      	mov	r0, sl
 800d1f4:	4659      	mov	r1, fp
 800d1f6:	f7f3 f9db 	bl	80005b0 <__aeabi_dmul>
 800d1fa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800d1fe:	f7f3 f821 	bl	8000244 <__adddf3>
 800d202:	4682      	mov	sl, r0
 800d204:	468b      	mov	fp, r1
 800d206:	e775      	b.n	800d0f4 <_strtod_l+0xa54>
 800d208:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800d20c:	e7e0      	b.n	800d1d0 <_strtod_l+0xb30>
 800d20e:	a30e      	add	r3, pc, #56	@ (adr r3, 800d248 <_strtod_l+0xba8>)
 800d210:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d214:	f7f3 fc3e 	bl	8000a94 <__aeabi_dcmplt>
 800d218:	e79d      	b.n	800d156 <_strtod_l+0xab6>
 800d21a:	2300      	movs	r3, #0
 800d21c:	930e      	str	r3, [sp, #56]	@ 0x38
 800d21e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d220:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800d222:	6013      	str	r3, [r2, #0]
 800d224:	f7ff ba79 	b.w	800c71a <_strtod_l+0x7a>
 800d228:	2a65      	cmp	r2, #101	@ 0x65
 800d22a:	f43f ab72 	beq.w	800c912 <_strtod_l+0x272>
 800d22e:	2a45      	cmp	r2, #69	@ 0x45
 800d230:	f43f ab6f 	beq.w	800c912 <_strtod_l+0x272>
 800d234:	2301      	movs	r3, #1
 800d236:	f7ff bbaa 	b.w	800c98e <_strtod_l+0x2ee>
 800d23a:	bf00      	nop
 800d23c:	f3af 8000 	nop.w
 800d240:	ffc00000 	.word	0xffc00000
 800d244:	41dfffff 	.word	0x41dfffff
 800d248:	94a03595 	.word	0x94a03595
 800d24c:	3fcfffff 	.word	0x3fcfffff

0800d250 <_strtod_r>:
 800d250:	4b01      	ldr	r3, [pc, #4]	@ (800d258 <_strtod_r+0x8>)
 800d252:	f7ff ba25 	b.w	800c6a0 <_strtod_l>
 800d256:	bf00      	nop
 800d258:	200000e8 	.word	0x200000e8

0800d25c <_strtol_l.isra.0>:
 800d25c:	2b24      	cmp	r3, #36	@ 0x24
 800d25e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d262:	4686      	mov	lr, r0
 800d264:	4690      	mov	r8, r2
 800d266:	d801      	bhi.n	800d26c <_strtol_l.isra.0+0x10>
 800d268:	2b01      	cmp	r3, #1
 800d26a:	d106      	bne.n	800d27a <_strtol_l.isra.0+0x1e>
 800d26c:	f7fd fdbc 	bl	800ade8 <__errno>
 800d270:	2316      	movs	r3, #22
 800d272:	6003      	str	r3, [r0, #0]
 800d274:	2000      	movs	r0, #0
 800d276:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d27a:	460d      	mov	r5, r1
 800d27c:	4833      	ldr	r0, [pc, #204]	@ (800d34c <_strtol_l.isra.0+0xf0>)
 800d27e:	462a      	mov	r2, r5
 800d280:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d284:	5d06      	ldrb	r6, [r0, r4]
 800d286:	f016 0608 	ands.w	r6, r6, #8
 800d28a:	d1f8      	bne.n	800d27e <_strtol_l.isra.0+0x22>
 800d28c:	2c2d      	cmp	r4, #45	@ 0x2d
 800d28e:	d110      	bne.n	800d2b2 <_strtol_l.isra.0+0x56>
 800d290:	2601      	movs	r6, #1
 800d292:	782c      	ldrb	r4, [r5, #0]
 800d294:	1c95      	adds	r5, r2, #2
 800d296:	f033 0210 	bics.w	r2, r3, #16
 800d29a:	d115      	bne.n	800d2c8 <_strtol_l.isra.0+0x6c>
 800d29c:	2c30      	cmp	r4, #48	@ 0x30
 800d29e:	d10d      	bne.n	800d2bc <_strtol_l.isra.0+0x60>
 800d2a0:	782a      	ldrb	r2, [r5, #0]
 800d2a2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d2a6:	2a58      	cmp	r2, #88	@ 0x58
 800d2a8:	d108      	bne.n	800d2bc <_strtol_l.isra.0+0x60>
 800d2aa:	786c      	ldrb	r4, [r5, #1]
 800d2ac:	3502      	adds	r5, #2
 800d2ae:	2310      	movs	r3, #16
 800d2b0:	e00a      	b.n	800d2c8 <_strtol_l.isra.0+0x6c>
 800d2b2:	2c2b      	cmp	r4, #43	@ 0x2b
 800d2b4:	bf04      	itt	eq
 800d2b6:	782c      	ldrbeq	r4, [r5, #0]
 800d2b8:	1c95      	addeq	r5, r2, #2
 800d2ba:	e7ec      	b.n	800d296 <_strtol_l.isra.0+0x3a>
 800d2bc:	2b00      	cmp	r3, #0
 800d2be:	d1f6      	bne.n	800d2ae <_strtol_l.isra.0+0x52>
 800d2c0:	2c30      	cmp	r4, #48	@ 0x30
 800d2c2:	bf14      	ite	ne
 800d2c4:	230a      	movne	r3, #10
 800d2c6:	2308      	moveq	r3, #8
 800d2c8:	2200      	movs	r2, #0
 800d2ca:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800d2ce:	f10c 3cff 	add.w	ip, ip, #4294967295
 800d2d2:	fbbc f9f3 	udiv	r9, ip, r3
 800d2d6:	4610      	mov	r0, r2
 800d2d8:	fb03 ca19 	mls	sl, r3, r9, ip
 800d2dc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800d2e0:	2f09      	cmp	r7, #9
 800d2e2:	d80f      	bhi.n	800d304 <_strtol_l.isra.0+0xa8>
 800d2e4:	463c      	mov	r4, r7
 800d2e6:	42a3      	cmp	r3, r4
 800d2e8:	dd1b      	ble.n	800d322 <_strtol_l.isra.0+0xc6>
 800d2ea:	1c57      	adds	r7, r2, #1
 800d2ec:	d007      	beq.n	800d2fe <_strtol_l.isra.0+0xa2>
 800d2ee:	4581      	cmp	r9, r0
 800d2f0:	d314      	bcc.n	800d31c <_strtol_l.isra.0+0xc0>
 800d2f2:	d101      	bne.n	800d2f8 <_strtol_l.isra.0+0x9c>
 800d2f4:	45a2      	cmp	sl, r4
 800d2f6:	db11      	blt.n	800d31c <_strtol_l.isra.0+0xc0>
 800d2f8:	2201      	movs	r2, #1
 800d2fa:	fb00 4003 	mla	r0, r0, r3, r4
 800d2fe:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d302:	e7eb      	b.n	800d2dc <_strtol_l.isra.0+0x80>
 800d304:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800d308:	2f19      	cmp	r7, #25
 800d30a:	d801      	bhi.n	800d310 <_strtol_l.isra.0+0xb4>
 800d30c:	3c37      	subs	r4, #55	@ 0x37
 800d30e:	e7ea      	b.n	800d2e6 <_strtol_l.isra.0+0x8a>
 800d310:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800d314:	2f19      	cmp	r7, #25
 800d316:	d804      	bhi.n	800d322 <_strtol_l.isra.0+0xc6>
 800d318:	3c57      	subs	r4, #87	@ 0x57
 800d31a:	e7e4      	b.n	800d2e6 <_strtol_l.isra.0+0x8a>
 800d31c:	f04f 32ff 	mov.w	r2, #4294967295
 800d320:	e7ed      	b.n	800d2fe <_strtol_l.isra.0+0xa2>
 800d322:	1c53      	adds	r3, r2, #1
 800d324:	d108      	bne.n	800d338 <_strtol_l.isra.0+0xdc>
 800d326:	2322      	movs	r3, #34	@ 0x22
 800d328:	4660      	mov	r0, ip
 800d32a:	f8ce 3000 	str.w	r3, [lr]
 800d32e:	f1b8 0f00 	cmp.w	r8, #0
 800d332:	d0a0      	beq.n	800d276 <_strtol_l.isra.0+0x1a>
 800d334:	1e69      	subs	r1, r5, #1
 800d336:	e006      	b.n	800d346 <_strtol_l.isra.0+0xea>
 800d338:	b106      	cbz	r6, 800d33c <_strtol_l.isra.0+0xe0>
 800d33a:	4240      	negs	r0, r0
 800d33c:	f1b8 0f00 	cmp.w	r8, #0
 800d340:	d099      	beq.n	800d276 <_strtol_l.isra.0+0x1a>
 800d342:	2a00      	cmp	r2, #0
 800d344:	d1f6      	bne.n	800d334 <_strtol_l.isra.0+0xd8>
 800d346:	f8c8 1000 	str.w	r1, [r8]
 800d34a:	e794      	b.n	800d276 <_strtol_l.isra.0+0x1a>
 800d34c:	080104c1 	.word	0x080104c1

0800d350 <_strtol_r>:
 800d350:	f7ff bf84 	b.w	800d25c <_strtol_l.isra.0>

0800d354 <__ssputs_r>:
 800d354:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d358:	461f      	mov	r7, r3
 800d35a:	688e      	ldr	r6, [r1, #8]
 800d35c:	4682      	mov	sl, r0
 800d35e:	42be      	cmp	r6, r7
 800d360:	460c      	mov	r4, r1
 800d362:	4690      	mov	r8, r2
 800d364:	680b      	ldr	r3, [r1, #0]
 800d366:	d82d      	bhi.n	800d3c4 <__ssputs_r+0x70>
 800d368:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d36c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d370:	d026      	beq.n	800d3c0 <__ssputs_r+0x6c>
 800d372:	6965      	ldr	r5, [r4, #20]
 800d374:	6909      	ldr	r1, [r1, #16]
 800d376:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d37a:	eba3 0901 	sub.w	r9, r3, r1
 800d37e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d382:	1c7b      	adds	r3, r7, #1
 800d384:	444b      	add	r3, r9
 800d386:	106d      	asrs	r5, r5, #1
 800d388:	429d      	cmp	r5, r3
 800d38a:	bf38      	it	cc
 800d38c:	461d      	movcc	r5, r3
 800d38e:	0553      	lsls	r3, r2, #21
 800d390:	d527      	bpl.n	800d3e2 <__ssputs_r+0x8e>
 800d392:	4629      	mov	r1, r5
 800d394:	f7fe fc36 	bl	800bc04 <_malloc_r>
 800d398:	4606      	mov	r6, r0
 800d39a:	b360      	cbz	r0, 800d3f6 <__ssputs_r+0xa2>
 800d39c:	464a      	mov	r2, r9
 800d39e:	6921      	ldr	r1, [r4, #16]
 800d3a0:	f000 fbd8 	bl	800db54 <memcpy>
 800d3a4:	89a3      	ldrh	r3, [r4, #12]
 800d3a6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d3aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d3ae:	81a3      	strh	r3, [r4, #12]
 800d3b0:	6126      	str	r6, [r4, #16]
 800d3b2:	444e      	add	r6, r9
 800d3b4:	6026      	str	r6, [r4, #0]
 800d3b6:	463e      	mov	r6, r7
 800d3b8:	6165      	str	r5, [r4, #20]
 800d3ba:	eba5 0509 	sub.w	r5, r5, r9
 800d3be:	60a5      	str	r5, [r4, #8]
 800d3c0:	42be      	cmp	r6, r7
 800d3c2:	d900      	bls.n	800d3c6 <__ssputs_r+0x72>
 800d3c4:	463e      	mov	r6, r7
 800d3c6:	4632      	mov	r2, r6
 800d3c8:	4641      	mov	r1, r8
 800d3ca:	6820      	ldr	r0, [r4, #0]
 800d3cc:	f000 fb63 	bl	800da96 <memmove>
 800d3d0:	2000      	movs	r0, #0
 800d3d2:	68a3      	ldr	r3, [r4, #8]
 800d3d4:	1b9b      	subs	r3, r3, r6
 800d3d6:	60a3      	str	r3, [r4, #8]
 800d3d8:	6823      	ldr	r3, [r4, #0]
 800d3da:	4433      	add	r3, r6
 800d3dc:	6023      	str	r3, [r4, #0]
 800d3de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d3e2:	462a      	mov	r2, r5
 800d3e4:	f000 ff47 	bl	800e276 <_realloc_r>
 800d3e8:	4606      	mov	r6, r0
 800d3ea:	2800      	cmp	r0, #0
 800d3ec:	d1e0      	bne.n	800d3b0 <__ssputs_r+0x5c>
 800d3ee:	4650      	mov	r0, sl
 800d3f0:	6921      	ldr	r1, [r4, #16]
 800d3f2:	f7fe fb95 	bl	800bb20 <_free_r>
 800d3f6:	230c      	movs	r3, #12
 800d3f8:	f8ca 3000 	str.w	r3, [sl]
 800d3fc:	89a3      	ldrh	r3, [r4, #12]
 800d3fe:	f04f 30ff 	mov.w	r0, #4294967295
 800d402:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d406:	81a3      	strh	r3, [r4, #12]
 800d408:	e7e9      	b.n	800d3de <__ssputs_r+0x8a>
	...

0800d40c <_svfiprintf_r>:
 800d40c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d410:	4698      	mov	r8, r3
 800d412:	898b      	ldrh	r3, [r1, #12]
 800d414:	4607      	mov	r7, r0
 800d416:	061b      	lsls	r3, r3, #24
 800d418:	460d      	mov	r5, r1
 800d41a:	4614      	mov	r4, r2
 800d41c:	b09d      	sub	sp, #116	@ 0x74
 800d41e:	d510      	bpl.n	800d442 <_svfiprintf_r+0x36>
 800d420:	690b      	ldr	r3, [r1, #16]
 800d422:	b973      	cbnz	r3, 800d442 <_svfiprintf_r+0x36>
 800d424:	2140      	movs	r1, #64	@ 0x40
 800d426:	f7fe fbed 	bl	800bc04 <_malloc_r>
 800d42a:	6028      	str	r0, [r5, #0]
 800d42c:	6128      	str	r0, [r5, #16]
 800d42e:	b930      	cbnz	r0, 800d43e <_svfiprintf_r+0x32>
 800d430:	230c      	movs	r3, #12
 800d432:	603b      	str	r3, [r7, #0]
 800d434:	f04f 30ff 	mov.w	r0, #4294967295
 800d438:	b01d      	add	sp, #116	@ 0x74
 800d43a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d43e:	2340      	movs	r3, #64	@ 0x40
 800d440:	616b      	str	r3, [r5, #20]
 800d442:	2300      	movs	r3, #0
 800d444:	9309      	str	r3, [sp, #36]	@ 0x24
 800d446:	2320      	movs	r3, #32
 800d448:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d44c:	2330      	movs	r3, #48	@ 0x30
 800d44e:	f04f 0901 	mov.w	r9, #1
 800d452:	f8cd 800c 	str.w	r8, [sp, #12]
 800d456:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800d5f0 <_svfiprintf_r+0x1e4>
 800d45a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d45e:	4623      	mov	r3, r4
 800d460:	469a      	mov	sl, r3
 800d462:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d466:	b10a      	cbz	r2, 800d46c <_svfiprintf_r+0x60>
 800d468:	2a25      	cmp	r2, #37	@ 0x25
 800d46a:	d1f9      	bne.n	800d460 <_svfiprintf_r+0x54>
 800d46c:	ebba 0b04 	subs.w	fp, sl, r4
 800d470:	d00b      	beq.n	800d48a <_svfiprintf_r+0x7e>
 800d472:	465b      	mov	r3, fp
 800d474:	4622      	mov	r2, r4
 800d476:	4629      	mov	r1, r5
 800d478:	4638      	mov	r0, r7
 800d47a:	f7ff ff6b 	bl	800d354 <__ssputs_r>
 800d47e:	3001      	adds	r0, #1
 800d480:	f000 80a7 	beq.w	800d5d2 <_svfiprintf_r+0x1c6>
 800d484:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d486:	445a      	add	r2, fp
 800d488:	9209      	str	r2, [sp, #36]	@ 0x24
 800d48a:	f89a 3000 	ldrb.w	r3, [sl]
 800d48e:	2b00      	cmp	r3, #0
 800d490:	f000 809f 	beq.w	800d5d2 <_svfiprintf_r+0x1c6>
 800d494:	2300      	movs	r3, #0
 800d496:	f04f 32ff 	mov.w	r2, #4294967295
 800d49a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d49e:	f10a 0a01 	add.w	sl, sl, #1
 800d4a2:	9304      	str	r3, [sp, #16]
 800d4a4:	9307      	str	r3, [sp, #28]
 800d4a6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d4aa:	931a      	str	r3, [sp, #104]	@ 0x68
 800d4ac:	4654      	mov	r4, sl
 800d4ae:	2205      	movs	r2, #5
 800d4b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d4b4:	484e      	ldr	r0, [pc, #312]	@ (800d5f0 <_svfiprintf_r+0x1e4>)
 800d4b6:	f7fd fcc4 	bl	800ae42 <memchr>
 800d4ba:	9a04      	ldr	r2, [sp, #16]
 800d4bc:	b9d8      	cbnz	r0, 800d4f6 <_svfiprintf_r+0xea>
 800d4be:	06d0      	lsls	r0, r2, #27
 800d4c0:	bf44      	itt	mi
 800d4c2:	2320      	movmi	r3, #32
 800d4c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d4c8:	0711      	lsls	r1, r2, #28
 800d4ca:	bf44      	itt	mi
 800d4cc:	232b      	movmi	r3, #43	@ 0x2b
 800d4ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d4d2:	f89a 3000 	ldrb.w	r3, [sl]
 800d4d6:	2b2a      	cmp	r3, #42	@ 0x2a
 800d4d8:	d015      	beq.n	800d506 <_svfiprintf_r+0xfa>
 800d4da:	4654      	mov	r4, sl
 800d4dc:	2000      	movs	r0, #0
 800d4de:	f04f 0c0a 	mov.w	ip, #10
 800d4e2:	9a07      	ldr	r2, [sp, #28]
 800d4e4:	4621      	mov	r1, r4
 800d4e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d4ea:	3b30      	subs	r3, #48	@ 0x30
 800d4ec:	2b09      	cmp	r3, #9
 800d4ee:	d94b      	bls.n	800d588 <_svfiprintf_r+0x17c>
 800d4f0:	b1b0      	cbz	r0, 800d520 <_svfiprintf_r+0x114>
 800d4f2:	9207      	str	r2, [sp, #28]
 800d4f4:	e014      	b.n	800d520 <_svfiprintf_r+0x114>
 800d4f6:	eba0 0308 	sub.w	r3, r0, r8
 800d4fa:	fa09 f303 	lsl.w	r3, r9, r3
 800d4fe:	4313      	orrs	r3, r2
 800d500:	46a2      	mov	sl, r4
 800d502:	9304      	str	r3, [sp, #16]
 800d504:	e7d2      	b.n	800d4ac <_svfiprintf_r+0xa0>
 800d506:	9b03      	ldr	r3, [sp, #12]
 800d508:	1d19      	adds	r1, r3, #4
 800d50a:	681b      	ldr	r3, [r3, #0]
 800d50c:	9103      	str	r1, [sp, #12]
 800d50e:	2b00      	cmp	r3, #0
 800d510:	bfbb      	ittet	lt
 800d512:	425b      	neglt	r3, r3
 800d514:	f042 0202 	orrlt.w	r2, r2, #2
 800d518:	9307      	strge	r3, [sp, #28]
 800d51a:	9307      	strlt	r3, [sp, #28]
 800d51c:	bfb8      	it	lt
 800d51e:	9204      	strlt	r2, [sp, #16]
 800d520:	7823      	ldrb	r3, [r4, #0]
 800d522:	2b2e      	cmp	r3, #46	@ 0x2e
 800d524:	d10a      	bne.n	800d53c <_svfiprintf_r+0x130>
 800d526:	7863      	ldrb	r3, [r4, #1]
 800d528:	2b2a      	cmp	r3, #42	@ 0x2a
 800d52a:	d132      	bne.n	800d592 <_svfiprintf_r+0x186>
 800d52c:	9b03      	ldr	r3, [sp, #12]
 800d52e:	3402      	adds	r4, #2
 800d530:	1d1a      	adds	r2, r3, #4
 800d532:	681b      	ldr	r3, [r3, #0]
 800d534:	9203      	str	r2, [sp, #12]
 800d536:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d53a:	9305      	str	r3, [sp, #20]
 800d53c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800d5f4 <_svfiprintf_r+0x1e8>
 800d540:	2203      	movs	r2, #3
 800d542:	4650      	mov	r0, sl
 800d544:	7821      	ldrb	r1, [r4, #0]
 800d546:	f7fd fc7c 	bl	800ae42 <memchr>
 800d54a:	b138      	cbz	r0, 800d55c <_svfiprintf_r+0x150>
 800d54c:	2240      	movs	r2, #64	@ 0x40
 800d54e:	9b04      	ldr	r3, [sp, #16]
 800d550:	eba0 000a 	sub.w	r0, r0, sl
 800d554:	4082      	lsls	r2, r0
 800d556:	4313      	orrs	r3, r2
 800d558:	3401      	adds	r4, #1
 800d55a:	9304      	str	r3, [sp, #16]
 800d55c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d560:	2206      	movs	r2, #6
 800d562:	4825      	ldr	r0, [pc, #148]	@ (800d5f8 <_svfiprintf_r+0x1ec>)
 800d564:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d568:	f7fd fc6b 	bl	800ae42 <memchr>
 800d56c:	2800      	cmp	r0, #0
 800d56e:	d036      	beq.n	800d5de <_svfiprintf_r+0x1d2>
 800d570:	4b22      	ldr	r3, [pc, #136]	@ (800d5fc <_svfiprintf_r+0x1f0>)
 800d572:	bb1b      	cbnz	r3, 800d5bc <_svfiprintf_r+0x1b0>
 800d574:	9b03      	ldr	r3, [sp, #12]
 800d576:	3307      	adds	r3, #7
 800d578:	f023 0307 	bic.w	r3, r3, #7
 800d57c:	3308      	adds	r3, #8
 800d57e:	9303      	str	r3, [sp, #12]
 800d580:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d582:	4433      	add	r3, r6
 800d584:	9309      	str	r3, [sp, #36]	@ 0x24
 800d586:	e76a      	b.n	800d45e <_svfiprintf_r+0x52>
 800d588:	460c      	mov	r4, r1
 800d58a:	2001      	movs	r0, #1
 800d58c:	fb0c 3202 	mla	r2, ip, r2, r3
 800d590:	e7a8      	b.n	800d4e4 <_svfiprintf_r+0xd8>
 800d592:	2300      	movs	r3, #0
 800d594:	f04f 0c0a 	mov.w	ip, #10
 800d598:	4619      	mov	r1, r3
 800d59a:	3401      	adds	r4, #1
 800d59c:	9305      	str	r3, [sp, #20]
 800d59e:	4620      	mov	r0, r4
 800d5a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d5a4:	3a30      	subs	r2, #48	@ 0x30
 800d5a6:	2a09      	cmp	r2, #9
 800d5a8:	d903      	bls.n	800d5b2 <_svfiprintf_r+0x1a6>
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	d0c6      	beq.n	800d53c <_svfiprintf_r+0x130>
 800d5ae:	9105      	str	r1, [sp, #20]
 800d5b0:	e7c4      	b.n	800d53c <_svfiprintf_r+0x130>
 800d5b2:	4604      	mov	r4, r0
 800d5b4:	2301      	movs	r3, #1
 800d5b6:	fb0c 2101 	mla	r1, ip, r1, r2
 800d5ba:	e7f0      	b.n	800d59e <_svfiprintf_r+0x192>
 800d5bc:	ab03      	add	r3, sp, #12
 800d5be:	9300      	str	r3, [sp, #0]
 800d5c0:	462a      	mov	r2, r5
 800d5c2:	4638      	mov	r0, r7
 800d5c4:	4b0e      	ldr	r3, [pc, #56]	@ (800d600 <_svfiprintf_r+0x1f4>)
 800d5c6:	a904      	add	r1, sp, #16
 800d5c8:	f7fc fbba 	bl	8009d40 <_printf_float>
 800d5cc:	1c42      	adds	r2, r0, #1
 800d5ce:	4606      	mov	r6, r0
 800d5d0:	d1d6      	bne.n	800d580 <_svfiprintf_r+0x174>
 800d5d2:	89ab      	ldrh	r3, [r5, #12]
 800d5d4:	065b      	lsls	r3, r3, #25
 800d5d6:	f53f af2d 	bmi.w	800d434 <_svfiprintf_r+0x28>
 800d5da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d5dc:	e72c      	b.n	800d438 <_svfiprintf_r+0x2c>
 800d5de:	ab03      	add	r3, sp, #12
 800d5e0:	9300      	str	r3, [sp, #0]
 800d5e2:	462a      	mov	r2, r5
 800d5e4:	4638      	mov	r0, r7
 800d5e6:	4b06      	ldr	r3, [pc, #24]	@ (800d600 <_svfiprintf_r+0x1f4>)
 800d5e8:	a904      	add	r1, sp, #16
 800d5ea:	f7fc fe47 	bl	800a27c <_printf_i>
 800d5ee:	e7ed      	b.n	800d5cc <_svfiprintf_r+0x1c0>
 800d5f0:	080102bf 	.word	0x080102bf
 800d5f4:	080102c5 	.word	0x080102c5
 800d5f8:	080102c9 	.word	0x080102c9
 800d5fc:	08009d41 	.word	0x08009d41
 800d600:	0800d355 	.word	0x0800d355

0800d604 <__sfputc_r>:
 800d604:	6893      	ldr	r3, [r2, #8]
 800d606:	b410      	push	{r4}
 800d608:	3b01      	subs	r3, #1
 800d60a:	2b00      	cmp	r3, #0
 800d60c:	6093      	str	r3, [r2, #8]
 800d60e:	da07      	bge.n	800d620 <__sfputc_r+0x1c>
 800d610:	6994      	ldr	r4, [r2, #24]
 800d612:	42a3      	cmp	r3, r4
 800d614:	db01      	blt.n	800d61a <__sfputc_r+0x16>
 800d616:	290a      	cmp	r1, #10
 800d618:	d102      	bne.n	800d620 <__sfputc_r+0x1c>
 800d61a:	bc10      	pop	{r4}
 800d61c:	f7fd baed 	b.w	800abfa <__swbuf_r>
 800d620:	6813      	ldr	r3, [r2, #0]
 800d622:	1c58      	adds	r0, r3, #1
 800d624:	6010      	str	r0, [r2, #0]
 800d626:	7019      	strb	r1, [r3, #0]
 800d628:	4608      	mov	r0, r1
 800d62a:	bc10      	pop	{r4}
 800d62c:	4770      	bx	lr

0800d62e <__sfputs_r>:
 800d62e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d630:	4606      	mov	r6, r0
 800d632:	460f      	mov	r7, r1
 800d634:	4614      	mov	r4, r2
 800d636:	18d5      	adds	r5, r2, r3
 800d638:	42ac      	cmp	r4, r5
 800d63a:	d101      	bne.n	800d640 <__sfputs_r+0x12>
 800d63c:	2000      	movs	r0, #0
 800d63e:	e007      	b.n	800d650 <__sfputs_r+0x22>
 800d640:	463a      	mov	r2, r7
 800d642:	4630      	mov	r0, r6
 800d644:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d648:	f7ff ffdc 	bl	800d604 <__sfputc_r>
 800d64c:	1c43      	adds	r3, r0, #1
 800d64e:	d1f3      	bne.n	800d638 <__sfputs_r+0xa>
 800d650:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d654 <_vfiprintf_r>:
 800d654:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d658:	460d      	mov	r5, r1
 800d65a:	4614      	mov	r4, r2
 800d65c:	4698      	mov	r8, r3
 800d65e:	4606      	mov	r6, r0
 800d660:	b09d      	sub	sp, #116	@ 0x74
 800d662:	b118      	cbz	r0, 800d66c <_vfiprintf_r+0x18>
 800d664:	6a03      	ldr	r3, [r0, #32]
 800d666:	b90b      	cbnz	r3, 800d66c <_vfiprintf_r+0x18>
 800d668:	f7fd f9bc 	bl	800a9e4 <__sinit>
 800d66c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d66e:	07d9      	lsls	r1, r3, #31
 800d670:	d405      	bmi.n	800d67e <_vfiprintf_r+0x2a>
 800d672:	89ab      	ldrh	r3, [r5, #12]
 800d674:	059a      	lsls	r2, r3, #22
 800d676:	d402      	bmi.n	800d67e <_vfiprintf_r+0x2a>
 800d678:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d67a:	f7fd fbe0 	bl	800ae3e <__retarget_lock_acquire_recursive>
 800d67e:	89ab      	ldrh	r3, [r5, #12]
 800d680:	071b      	lsls	r3, r3, #28
 800d682:	d501      	bpl.n	800d688 <_vfiprintf_r+0x34>
 800d684:	692b      	ldr	r3, [r5, #16]
 800d686:	b99b      	cbnz	r3, 800d6b0 <_vfiprintf_r+0x5c>
 800d688:	4629      	mov	r1, r5
 800d68a:	4630      	mov	r0, r6
 800d68c:	f7fd faf4 	bl	800ac78 <__swsetup_r>
 800d690:	b170      	cbz	r0, 800d6b0 <_vfiprintf_r+0x5c>
 800d692:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d694:	07dc      	lsls	r4, r3, #31
 800d696:	d504      	bpl.n	800d6a2 <_vfiprintf_r+0x4e>
 800d698:	f04f 30ff 	mov.w	r0, #4294967295
 800d69c:	b01d      	add	sp, #116	@ 0x74
 800d69e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d6a2:	89ab      	ldrh	r3, [r5, #12]
 800d6a4:	0598      	lsls	r0, r3, #22
 800d6a6:	d4f7      	bmi.n	800d698 <_vfiprintf_r+0x44>
 800d6a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d6aa:	f7fd fbc9 	bl	800ae40 <__retarget_lock_release_recursive>
 800d6ae:	e7f3      	b.n	800d698 <_vfiprintf_r+0x44>
 800d6b0:	2300      	movs	r3, #0
 800d6b2:	9309      	str	r3, [sp, #36]	@ 0x24
 800d6b4:	2320      	movs	r3, #32
 800d6b6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d6ba:	2330      	movs	r3, #48	@ 0x30
 800d6bc:	f04f 0901 	mov.w	r9, #1
 800d6c0:	f8cd 800c 	str.w	r8, [sp, #12]
 800d6c4:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800d870 <_vfiprintf_r+0x21c>
 800d6c8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d6cc:	4623      	mov	r3, r4
 800d6ce:	469a      	mov	sl, r3
 800d6d0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d6d4:	b10a      	cbz	r2, 800d6da <_vfiprintf_r+0x86>
 800d6d6:	2a25      	cmp	r2, #37	@ 0x25
 800d6d8:	d1f9      	bne.n	800d6ce <_vfiprintf_r+0x7a>
 800d6da:	ebba 0b04 	subs.w	fp, sl, r4
 800d6de:	d00b      	beq.n	800d6f8 <_vfiprintf_r+0xa4>
 800d6e0:	465b      	mov	r3, fp
 800d6e2:	4622      	mov	r2, r4
 800d6e4:	4629      	mov	r1, r5
 800d6e6:	4630      	mov	r0, r6
 800d6e8:	f7ff ffa1 	bl	800d62e <__sfputs_r>
 800d6ec:	3001      	adds	r0, #1
 800d6ee:	f000 80a7 	beq.w	800d840 <_vfiprintf_r+0x1ec>
 800d6f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d6f4:	445a      	add	r2, fp
 800d6f6:	9209      	str	r2, [sp, #36]	@ 0x24
 800d6f8:	f89a 3000 	ldrb.w	r3, [sl]
 800d6fc:	2b00      	cmp	r3, #0
 800d6fe:	f000 809f 	beq.w	800d840 <_vfiprintf_r+0x1ec>
 800d702:	2300      	movs	r3, #0
 800d704:	f04f 32ff 	mov.w	r2, #4294967295
 800d708:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d70c:	f10a 0a01 	add.w	sl, sl, #1
 800d710:	9304      	str	r3, [sp, #16]
 800d712:	9307      	str	r3, [sp, #28]
 800d714:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d718:	931a      	str	r3, [sp, #104]	@ 0x68
 800d71a:	4654      	mov	r4, sl
 800d71c:	2205      	movs	r2, #5
 800d71e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d722:	4853      	ldr	r0, [pc, #332]	@ (800d870 <_vfiprintf_r+0x21c>)
 800d724:	f7fd fb8d 	bl	800ae42 <memchr>
 800d728:	9a04      	ldr	r2, [sp, #16]
 800d72a:	b9d8      	cbnz	r0, 800d764 <_vfiprintf_r+0x110>
 800d72c:	06d1      	lsls	r1, r2, #27
 800d72e:	bf44      	itt	mi
 800d730:	2320      	movmi	r3, #32
 800d732:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d736:	0713      	lsls	r3, r2, #28
 800d738:	bf44      	itt	mi
 800d73a:	232b      	movmi	r3, #43	@ 0x2b
 800d73c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d740:	f89a 3000 	ldrb.w	r3, [sl]
 800d744:	2b2a      	cmp	r3, #42	@ 0x2a
 800d746:	d015      	beq.n	800d774 <_vfiprintf_r+0x120>
 800d748:	4654      	mov	r4, sl
 800d74a:	2000      	movs	r0, #0
 800d74c:	f04f 0c0a 	mov.w	ip, #10
 800d750:	9a07      	ldr	r2, [sp, #28]
 800d752:	4621      	mov	r1, r4
 800d754:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d758:	3b30      	subs	r3, #48	@ 0x30
 800d75a:	2b09      	cmp	r3, #9
 800d75c:	d94b      	bls.n	800d7f6 <_vfiprintf_r+0x1a2>
 800d75e:	b1b0      	cbz	r0, 800d78e <_vfiprintf_r+0x13a>
 800d760:	9207      	str	r2, [sp, #28]
 800d762:	e014      	b.n	800d78e <_vfiprintf_r+0x13a>
 800d764:	eba0 0308 	sub.w	r3, r0, r8
 800d768:	fa09 f303 	lsl.w	r3, r9, r3
 800d76c:	4313      	orrs	r3, r2
 800d76e:	46a2      	mov	sl, r4
 800d770:	9304      	str	r3, [sp, #16]
 800d772:	e7d2      	b.n	800d71a <_vfiprintf_r+0xc6>
 800d774:	9b03      	ldr	r3, [sp, #12]
 800d776:	1d19      	adds	r1, r3, #4
 800d778:	681b      	ldr	r3, [r3, #0]
 800d77a:	9103      	str	r1, [sp, #12]
 800d77c:	2b00      	cmp	r3, #0
 800d77e:	bfbb      	ittet	lt
 800d780:	425b      	neglt	r3, r3
 800d782:	f042 0202 	orrlt.w	r2, r2, #2
 800d786:	9307      	strge	r3, [sp, #28]
 800d788:	9307      	strlt	r3, [sp, #28]
 800d78a:	bfb8      	it	lt
 800d78c:	9204      	strlt	r2, [sp, #16]
 800d78e:	7823      	ldrb	r3, [r4, #0]
 800d790:	2b2e      	cmp	r3, #46	@ 0x2e
 800d792:	d10a      	bne.n	800d7aa <_vfiprintf_r+0x156>
 800d794:	7863      	ldrb	r3, [r4, #1]
 800d796:	2b2a      	cmp	r3, #42	@ 0x2a
 800d798:	d132      	bne.n	800d800 <_vfiprintf_r+0x1ac>
 800d79a:	9b03      	ldr	r3, [sp, #12]
 800d79c:	3402      	adds	r4, #2
 800d79e:	1d1a      	adds	r2, r3, #4
 800d7a0:	681b      	ldr	r3, [r3, #0]
 800d7a2:	9203      	str	r2, [sp, #12]
 800d7a4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d7a8:	9305      	str	r3, [sp, #20]
 800d7aa:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800d874 <_vfiprintf_r+0x220>
 800d7ae:	2203      	movs	r2, #3
 800d7b0:	4650      	mov	r0, sl
 800d7b2:	7821      	ldrb	r1, [r4, #0]
 800d7b4:	f7fd fb45 	bl	800ae42 <memchr>
 800d7b8:	b138      	cbz	r0, 800d7ca <_vfiprintf_r+0x176>
 800d7ba:	2240      	movs	r2, #64	@ 0x40
 800d7bc:	9b04      	ldr	r3, [sp, #16]
 800d7be:	eba0 000a 	sub.w	r0, r0, sl
 800d7c2:	4082      	lsls	r2, r0
 800d7c4:	4313      	orrs	r3, r2
 800d7c6:	3401      	adds	r4, #1
 800d7c8:	9304      	str	r3, [sp, #16]
 800d7ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d7ce:	2206      	movs	r2, #6
 800d7d0:	4829      	ldr	r0, [pc, #164]	@ (800d878 <_vfiprintf_r+0x224>)
 800d7d2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d7d6:	f7fd fb34 	bl	800ae42 <memchr>
 800d7da:	2800      	cmp	r0, #0
 800d7dc:	d03f      	beq.n	800d85e <_vfiprintf_r+0x20a>
 800d7de:	4b27      	ldr	r3, [pc, #156]	@ (800d87c <_vfiprintf_r+0x228>)
 800d7e0:	bb1b      	cbnz	r3, 800d82a <_vfiprintf_r+0x1d6>
 800d7e2:	9b03      	ldr	r3, [sp, #12]
 800d7e4:	3307      	adds	r3, #7
 800d7e6:	f023 0307 	bic.w	r3, r3, #7
 800d7ea:	3308      	adds	r3, #8
 800d7ec:	9303      	str	r3, [sp, #12]
 800d7ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d7f0:	443b      	add	r3, r7
 800d7f2:	9309      	str	r3, [sp, #36]	@ 0x24
 800d7f4:	e76a      	b.n	800d6cc <_vfiprintf_r+0x78>
 800d7f6:	460c      	mov	r4, r1
 800d7f8:	2001      	movs	r0, #1
 800d7fa:	fb0c 3202 	mla	r2, ip, r2, r3
 800d7fe:	e7a8      	b.n	800d752 <_vfiprintf_r+0xfe>
 800d800:	2300      	movs	r3, #0
 800d802:	f04f 0c0a 	mov.w	ip, #10
 800d806:	4619      	mov	r1, r3
 800d808:	3401      	adds	r4, #1
 800d80a:	9305      	str	r3, [sp, #20]
 800d80c:	4620      	mov	r0, r4
 800d80e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d812:	3a30      	subs	r2, #48	@ 0x30
 800d814:	2a09      	cmp	r2, #9
 800d816:	d903      	bls.n	800d820 <_vfiprintf_r+0x1cc>
 800d818:	2b00      	cmp	r3, #0
 800d81a:	d0c6      	beq.n	800d7aa <_vfiprintf_r+0x156>
 800d81c:	9105      	str	r1, [sp, #20]
 800d81e:	e7c4      	b.n	800d7aa <_vfiprintf_r+0x156>
 800d820:	4604      	mov	r4, r0
 800d822:	2301      	movs	r3, #1
 800d824:	fb0c 2101 	mla	r1, ip, r1, r2
 800d828:	e7f0      	b.n	800d80c <_vfiprintf_r+0x1b8>
 800d82a:	ab03      	add	r3, sp, #12
 800d82c:	9300      	str	r3, [sp, #0]
 800d82e:	462a      	mov	r2, r5
 800d830:	4630      	mov	r0, r6
 800d832:	4b13      	ldr	r3, [pc, #76]	@ (800d880 <_vfiprintf_r+0x22c>)
 800d834:	a904      	add	r1, sp, #16
 800d836:	f7fc fa83 	bl	8009d40 <_printf_float>
 800d83a:	4607      	mov	r7, r0
 800d83c:	1c78      	adds	r0, r7, #1
 800d83e:	d1d6      	bne.n	800d7ee <_vfiprintf_r+0x19a>
 800d840:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d842:	07d9      	lsls	r1, r3, #31
 800d844:	d405      	bmi.n	800d852 <_vfiprintf_r+0x1fe>
 800d846:	89ab      	ldrh	r3, [r5, #12]
 800d848:	059a      	lsls	r2, r3, #22
 800d84a:	d402      	bmi.n	800d852 <_vfiprintf_r+0x1fe>
 800d84c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d84e:	f7fd faf7 	bl	800ae40 <__retarget_lock_release_recursive>
 800d852:	89ab      	ldrh	r3, [r5, #12]
 800d854:	065b      	lsls	r3, r3, #25
 800d856:	f53f af1f 	bmi.w	800d698 <_vfiprintf_r+0x44>
 800d85a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d85c:	e71e      	b.n	800d69c <_vfiprintf_r+0x48>
 800d85e:	ab03      	add	r3, sp, #12
 800d860:	9300      	str	r3, [sp, #0]
 800d862:	462a      	mov	r2, r5
 800d864:	4630      	mov	r0, r6
 800d866:	4b06      	ldr	r3, [pc, #24]	@ (800d880 <_vfiprintf_r+0x22c>)
 800d868:	a904      	add	r1, sp, #16
 800d86a:	f7fc fd07 	bl	800a27c <_printf_i>
 800d86e:	e7e4      	b.n	800d83a <_vfiprintf_r+0x1e6>
 800d870:	080102bf 	.word	0x080102bf
 800d874:	080102c5 	.word	0x080102c5
 800d878:	080102c9 	.word	0x080102c9
 800d87c:	08009d41 	.word	0x08009d41
 800d880:	0800d62f 	.word	0x0800d62f

0800d884 <__sflush_r>:
 800d884:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d88a:	0716      	lsls	r6, r2, #28
 800d88c:	4605      	mov	r5, r0
 800d88e:	460c      	mov	r4, r1
 800d890:	d454      	bmi.n	800d93c <__sflush_r+0xb8>
 800d892:	684b      	ldr	r3, [r1, #4]
 800d894:	2b00      	cmp	r3, #0
 800d896:	dc02      	bgt.n	800d89e <__sflush_r+0x1a>
 800d898:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d89a:	2b00      	cmp	r3, #0
 800d89c:	dd48      	ble.n	800d930 <__sflush_r+0xac>
 800d89e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d8a0:	2e00      	cmp	r6, #0
 800d8a2:	d045      	beq.n	800d930 <__sflush_r+0xac>
 800d8a4:	2300      	movs	r3, #0
 800d8a6:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d8aa:	682f      	ldr	r7, [r5, #0]
 800d8ac:	6a21      	ldr	r1, [r4, #32]
 800d8ae:	602b      	str	r3, [r5, #0]
 800d8b0:	d030      	beq.n	800d914 <__sflush_r+0x90>
 800d8b2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d8b4:	89a3      	ldrh	r3, [r4, #12]
 800d8b6:	0759      	lsls	r1, r3, #29
 800d8b8:	d505      	bpl.n	800d8c6 <__sflush_r+0x42>
 800d8ba:	6863      	ldr	r3, [r4, #4]
 800d8bc:	1ad2      	subs	r2, r2, r3
 800d8be:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d8c0:	b10b      	cbz	r3, 800d8c6 <__sflush_r+0x42>
 800d8c2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d8c4:	1ad2      	subs	r2, r2, r3
 800d8c6:	2300      	movs	r3, #0
 800d8c8:	4628      	mov	r0, r5
 800d8ca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d8cc:	6a21      	ldr	r1, [r4, #32]
 800d8ce:	47b0      	blx	r6
 800d8d0:	1c43      	adds	r3, r0, #1
 800d8d2:	89a3      	ldrh	r3, [r4, #12]
 800d8d4:	d106      	bne.n	800d8e4 <__sflush_r+0x60>
 800d8d6:	6829      	ldr	r1, [r5, #0]
 800d8d8:	291d      	cmp	r1, #29
 800d8da:	d82b      	bhi.n	800d934 <__sflush_r+0xb0>
 800d8dc:	4a28      	ldr	r2, [pc, #160]	@ (800d980 <__sflush_r+0xfc>)
 800d8de:	40ca      	lsrs	r2, r1
 800d8e0:	07d6      	lsls	r6, r2, #31
 800d8e2:	d527      	bpl.n	800d934 <__sflush_r+0xb0>
 800d8e4:	2200      	movs	r2, #0
 800d8e6:	6062      	str	r2, [r4, #4]
 800d8e8:	6922      	ldr	r2, [r4, #16]
 800d8ea:	04d9      	lsls	r1, r3, #19
 800d8ec:	6022      	str	r2, [r4, #0]
 800d8ee:	d504      	bpl.n	800d8fa <__sflush_r+0x76>
 800d8f0:	1c42      	adds	r2, r0, #1
 800d8f2:	d101      	bne.n	800d8f8 <__sflush_r+0x74>
 800d8f4:	682b      	ldr	r3, [r5, #0]
 800d8f6:	b903      	cbnz	r3, 800d8fa <__sflush_r+0x76>
 800d8f8:	6560      	str	r0, [r4, #84]	@ 0x54
 800d8fa:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d8fc:	602f      	str	r7, [r5, #0]
 800d8fe:	b1b9      	cbz	r1, 800d930 <__sflush_r+0xac>
 800d900:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d904:	4299      	cmp	r1, r3
 800d906:	d002      	beq.n	800d90e <__sflush_r+0x8a>
 800d908:	4628      	mov	r0, r5
 800d90a:	f7fe f909 	bl	800bb20 <_free_r>
 800d90e:	2300      	movs	r3, #0
 800d910:	6363      	str	r3, [r4, #52]	@ 0x34
 800d912:	e00d      	b.n	800d930 <__sflush_r+0xac>
 800d914:	2301      	movs	r3, #1
 800d916:	4628      	mov	r0, r5
 800d918:	47b0      	blx	r6
 800d91a:	4602      	mov	r2, r0
 800d91c:	1c50      	adds	r0, r2, #1
 800d91e:	d1c9      	bne.n	800d8b4 <__sflush_r+0x30>
 800d920:	682b      	ldr	r3, [r5, #0]
 800d922:	2b00      	cmp	r3, #0
 800d924:	d0c6      	beq.n	800d8b4 <__sflush_r+0x30>
 800d926:	2b1d      	cmp	r3, #29
 800d928:	d001      	beq.n	800d92e <__sflush_r+0xaa>
 800d92a:	2b16      	cmp	r3, #22
 800d92c:	d11d      	bne.n	800d96a <__sflush_r+0xe6>
 800d92e:	602f      	str	r7, [r5, #0]
 800d930:	2000      	movs	r0, #0
 800d932:	e021      	b.n	800d978 <__sflush_r+0xf4>
 800d934:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d938:	b21b      	sxth	r3, r3
 800d93a:	e01a      	b.n	800d972 <__sflush_r+0xee>
 800d93c:	690f      	ldr	r7, [r1, #16]
 800d93e:	2f00      	cmp	r7, #0
 800d940:	d0f6      	beq.n	800d930 <__sflush_r+0xac>
 800d942:	0793      	lsls	r3, r2, #30
 800d944:	bf18      	it	ne
 800d946:	2300      	movne	r3, #0
 800d948:	680e      	ldr	r6, [r1, #0]
 800d94a:	bf08      	it	eq
 800d94c:	694b      	ldreq	r3, [r1, #20]
 800d94e:	1bf6      	subs	r6, r6, r7
 800d950:	600f      	str	r7, [r1, #0]
 800d952:	608b      	str	r3, [r1, #8]
 800d954:	2e00      	cmp	r6, #0
 800d956:	ddeb      	ble.n	800d930 <__sflush_r+0xac>
 800d958:	4633      	mov	r3, r6
 800d95a:	463a      	mov	r2, r7
 800d95c:	4628      	mov	r0, r5
 800d95e:	6a21      	ldr	r1, [r4, #32]
 800d960:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800d964:	47e0      	blx	ip
 800d966:	2800      	cmp	r0, #0
 800d968:	dc07      	bgt.n	800d97a <__sflush_r+0xf6>
 800d96a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d96e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d972:	f04f 30ff 	mov.w	r0, #4294967295
 800d976:	81a3      	strh	r3, [r4, #12]
 800d978:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d97a:	4407      	add	r7, r0
 800d97c:	1a36      	subs	r6, r6, r0
 800d97e:	e7e9      	b.n	800d954 <__sflush_r+0xd0>
 800d980:	20400001 	.word	0x20400001

0800d984 <_fflush_r>:
 800d984:	b538      	push	{r3, r4, r5, lr}
 800d986:	690b      	ldr	r3, [r1, #16]
 800d988:	4605      	mov	r5, r0
 800d98a:	460c      	mov	r4, r1
 800d98c:	b913      	cbnz	r3, 800d994 <_fflush_r+0x10>
 800d98e:	2500      	movs	r5, #0
 800d990:	4628      	mov	r0, r5
 800d992:	bd38      	pop	{r3, r4, r5, pc}
 800d994:	b118      	cbz	r0, 800d99e <_fflush_r+0x1a>
 800d996:	6a03      	ldr	r3, [r0, #32]
 800d998:	b90b      	cbnz	r3, 800d99e <_fflush_r+0x1a>
 800d99a:	f7fd f823 	bl	800a9e4 <__sinit>
 800d99e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d9a2:	2b00      	cmp	r3, #0
 800d9a4:	d0f3      	beq.n	800d98e <_fflush_r+0xa>
 800d9a6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d9a8:	07d0      	lsls	r0, r2, #31
 800d9aa:	d404      	bmi.n	800d9b6 <_fflush_r+0x32>
 800d9ac:	0599      	lsls	r1, r3, #22
 800d9ae:	d402      	bmi.n	800d9b6 <_fflush_r+0x32>
 800d9b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d9b2:	f7fd fa44 	bl	800ae3e <__retarget_lock_acquire_recursive>
 800d9b6:	4628      	mov	r0, r5
 800d9b8:	4621      	mov	r1, r4
 800d9ba:	f7ff ff63 	bl	800d884 <__sflush_r>
 800d9be:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d9c0:	4605      	mov	r5, r0
 800d9c2:	07da      	lsls	r2, r3, #31
 800d9c4:	d4e4      	bmi.n	800d990 <_fflush_r+0xc>
 800d9c6:	89a3      	ldrh	r3, [r4, #12]
 800d9c8:	059b      	lsls	r3, r3, #22
 800d9ca:	d4e1      	bmi.n	800d990 <_fflush_r+0xc>
 800d9cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d9ce:	f7fd fa37 	bl	800ae40 <__retarget_lock_release_recursive>
 800d9d2:	e7dd      	b.n	800d990 <_fflush_r+0xc>

0800d9d4 <__swhatbuf_r>:
 800d9d4:	b570      	push	{r4, r5, r6, lr}
 800d9d6:	460c      	mov	r4, r1
 800d9d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d9dc:	4615      	mov	r5, r2
 800d9de:	2900      	cmp	r1, #0
 800d9e0:	461e      	mov	r6, r3
 800d9e2:	b096      	sub	sp, #88	@ 0x58
 800d9e4:	da0c      	bge.n	800da00 <__swhatbuf_r+0x2c>
 800d9e6:	89a3      	ldrh	r3, [r4, #12]
 800d9e8:	2100      	movs	r1, #0
 800d9ea:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d9ee:	bf14      	ite	ne
 800d9f0:	2340      	movne	r3, #64	@ 0x40
 800d9f2:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d9f6:	2000      	movs	r0, #0
 800d9f8:	6031      	str	r1, [r6, #0]
 800d9fa:	602b      	str	r3, [r5, #0]
 800d9fc:	b016      	add	sp, #88	@ 0x58
 800d9fe:	bd70      	pop	{r4, r5, r6, pc}
 800da00:	466a      	mov	r2, sp
 800da02:	f000 f875 	bl	800daf0 <_fstat_r>
 800da06:	2800      	cmp	r0, #0
 800da08:	dbed      	blt.n	800d9e6 <__swhatbuf_r+0x12>
 800da0a:	9901      	ldr	r1, [sp, #4]
 800da0c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800da10:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800da14:	4259      	negs	r1, r3
 800da16:	4159      	adcs	r1, r3
 800da18:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800da1c:	e7eb      	b.n	800d9f6 <__swhatbuf_r+0x22>

0800da1e <__smakebuf_r>:
 800da1e:	898b      	ldrh	r3, [r1, #12]
 800da20:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800da22:	079d      	lsls	r5, r3, #30
 800da24:	4606      	mov	r6, r0
 800da26:	460c      	mov	r4, r1
 800da28:	d507      	bpl.n	800da3a <__smakebuf_r+0x1c>
 800da2a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800da2e:	6023      	str	r3, [r4, #0]
 800da30:	6123      	str	r3, [r4, #16]
 800da32:	2301      	movs	r3, #1
 800da34:	6163      	str	r3, [r4, #20]
 800da36:	b003      	add	sp, #12
 800da38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800da3a:	466a      	mov	r2, sp
 800da3c:	ab01      	add	r3, sp, #4
 800da3e:	f7ff ffc9 	bl	800d9d4 <__swhatbuf_r>
 800da42:	9f00      	ldr	r7, [sp, #0]
 800da44:	4605      	mov	r5, r0
 800da46:	4639      	mov	r1, r7
 800da48:	4630      	mov	r0, r6
 800da4a:	f7fe f8db 	bl	800bc04 <_malloc_r>
 800da4e:	b948      	cbnz	r0, 800da64 <__smakebuf_r+0x46>
 800da50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da54:	059a      	lsls	r2, r3, #22
 800da56:	d4ee      	bmi.n	800da36 <__smakebuf_r+0x18>
 800da58:	f023 0303 	bic.w	r3, r3, #3
 800da5c:	f043 0302 	orr.w	r3, r3, #2
 800da60:	81a3      	strh	r3, [r4, #12]
 800da62:	e7e2      	b.n	800da2a <__smakebuf_r+0xc>
 800da64:	89a3      	ldrh	r3, [r4, #12]
 800da66:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800da6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800da6e:	81a3      	strh	r3, [r4, #12]
 800da70:	9b01      	ldr	r3, [sp, #4]
 800da72:	6020      	str	r0, [r4, #0]
 800da74:	b15b      	cbz	r3, 800da8e <__smakebuf_r+0x70>
 800da76:	4630      	mov	r0, r6
 800da78:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800da7c:	f000 f84a 	bl	800db14 <_isatty_r>
 800da80:	b128      	cbz	r0, 800da8e <__smakebuf_r+0x70>
 800da82:	89a3      	ldrh	r3, [r4, #12]
 800da84:	f023 0303 	bic.w	r3, r3, #3
 800da88:	f043 0301 	orr.w	r3, r3, #1
 800da8c:	81a3      	strh	r3, [r4, #12]
 800da8e:	89a3      	ldrh	r3, [r4, #12]
 800da90:	431d      	orrs	r5, r3
 800da92:	81a5      	strh	r5, [r4, #12]
 800da94:	e7cf      	b.n	800da36 <__smakebuf_r+0x18>

0800da96 <memmove>:
 800da96:	4288      	cmp	r0, r1
 800da98:	b510      	push	{r4, lr}
 800da9a:	eb01 0402 	add.w	r4, r1, r2
 800da9e:	d902      	bls.n	800daa6 <memmove+0x10>
 800daa0:	4284      	cmp	r4, r0
 800daa2:	4623      	mov	r3, r4
 800daa4:	d807      	bhi.n	800dab6 <memmove+0x20>
 800daa6:	1e43      	subs	r3, r0, #1
 800daa8:	42a1      	cmp	r1, r4
 800daaa:	d008      	beq.n	800dabe <memmove+0x28>
 800daac:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dab0:	f803 2f01 	strb.w	r2, [r3, #1]!
 800dab4:	e7f8      	b.n	800daa8 <memmove+0x12>
 800dab6:	4601      	mov	r1, r0
 800dab8:	4402      	add	r2, r0
 800daba:	428a      	cmp	r2, r1
 800dabc:	d100      	bne.n	800dac0 <memmove+0x2a>
 800dabe:	bd10      	pop	{r4, pc}
 800dac0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800dac4:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800dac8:	e7f7      	b.n	800daba <memmove+0x24>

0800daca <strncmp>:
 800daca:	b510      	push	{r4, lr}
 800dacc:	b16a      	cbz	r2, 800daea <strncmp+0x20>
 800dace:	3901      	subs	r1, #1
 800dad0:	1884      	adds	r4, r0, r2
 800dad2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dad6:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800dada:	429a      	cmp	r2, r3
 800dadc:	d103      	bne.n	800dae6 <strncmp+0x1c>
 800dade:	42a0      	cmp	r0, r4
 800dae0:	d001      	beq.n	800dae6 <strncmp+0x1c>
 800dae2:	2a00      	cmp	r2, #0
 800dae4:	d1f5      	bne.n	800dad2 <strncmp+0x8>
 800dae6:	1ad0      	subs	r0, r2, r3
 800dae8:	bd10      	pop	{r4, pc}
 800daea:	4610      	mov	r0, r2
 800daec:	e7fc      	b.n	800dae8 <strncmp+0x1e>
	...

0800daf0 <_fstat_r>:
 800daf0:	b538      	push	{r3, r4, r5, lr}
 800daf2:	2300      	movs	r3, #0
 800daf4:	4d06      	ldr	r5, [pc, #24]	@ (800db10 <_fstat_r+0x20>)
 800daf6:	4604      	mov	r4, r0
 800daf8:	4608      	mov	r0, r1
 800dafa:	4611      	mov	r1, r2
 800dafc:	602b      	str	r3, [r5, #0]
 800dafe:	f7f9 ff09 	bl	8007914 <_fstat>
 800db02:	1c43      	adds	r3, r0, #1
 800db04:	d102      	bne.n	800db0c <_fstat_r+0x1c>
 800db06:	682b      	ldr	r3, [r5, #0]
 800db08:	b103      	cbz	r3, 800db0c <_fstat_r+0x1c>
 800db0a:	6023      	str	r3, [r4, #0]
 800db0c:	bd38      	pop	{r3, r4, r5, pc}
 800db0e:	bf00      	nop
 800db10:	200005fc 	.word	0x200005fc

0800db14 <_isatty_r>:
 800db14:	b538      	push	{r3, r4, r5, lr}
 800db16:	2300      	movs	r3, #0
 800db18:	4d05      	ldr	r5, [pc, #20]	@ (800db30 <_isatty_r+0x1c>)
 800db1a:	4604      	mov	r4, r0
 800db1c:	4608      	mov	r0, r1
 800db1e:	602b      	str	r3, [r5, #0]
 800db20:	f7f9 ff07 	bl	8007932 <_isatty>
 800db24:	1c43      	adds	r3, r0, #1
 800db26:	d102      	bne.n	800db2e <_isatty_r+0x1a>
 800db28:	682b      	ldr	r3, [r5, #0]
 800db2a:	b103      	cbz	r3, 800db2e <_isatty_r+0x1a>
 800db2c:	6023      	str	r3, [r4, #0]
 800db2e:	bd38      	pop	{r3, r4, r5, pc}
 800db30:	200005fc 	.word	0x200005fc

0800db34 <_sbrk_r>:
 800db34:	b538      	push	{r3, r4, r5, lr}
 800db36:	2300      	movs	r3, #0
 800db38:	4d05      	ldr	r5, [pc, #20]	@ (800db50 <_sbrk_r+0x1c>)
 800db3a:	4604      	mov	r4, r0
 800db3c:	4608      	mov	r0, r1
 800db3e:	602b      	str	r3, [r5, #0]
 800db40:	f7f9 ff0e 	bl	8007960 <_sbrk>
 800db44:	1c43      	adds	r3, r0, #1
 800db46:	d102      	bne.n	800db4e <_sbrk_r+0x1a>
 800db48:	682b      	ldr	r3, [r5, #0]
 800db4a:	b103      	cbz	r3, 800db4e <_sbrk_r+0x1a>
 800db4c:	6023      	str	r3, [r4, #0]
 800db4e:	bd38      	pop	{r3, r4, r5, pc}
 800db50:	200005fc 	.word	0x200005fc

0800db54 <memcpy>:
 800db54:	440a      	add	r2, r1
 800db56:	4291      	cmp	r1, r2
 800db58:	f100 33ff 	add.w	r3, r0, #4294967295
 800db5c:	d100      	bne.n	800db60 <memcpy+0xc>
 800db5e:	4770      	bx	lr
 800db60:	b510      	push	{r4, lr}
 800db62:	f811 4b01 	ldrb.w	r4, [r1], #1
 800db66:	4291      	cmp	r1, r2
 800db68:	f803 4f01 	strb.w	r4, [r3, #1]!
 800db6c:	d1f9      	bne.n	800db62 <memcpy+0xe>
 800db6e:	bd10      	pop	{r4, pc}

0800db70 <nan>:
 800db70:	2000      	movs	r0, #0
 800db72:	4901      	ldr	r1, [pc, #4]	@ (800db78 <nan+0x8>)
 800db74:	4770      	bx	lr
 800db76:	bf00      	nop
 800db78:	7ff80000 	.word	0x7ff80000

0800db7c <__assert_func>:
 800db7c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800db7e:	4614      	mov	r4, r2
 800db80:	461a      	mov	r2, r3
 800db82:	4b09      	ldr	r3, [pc, #36]	@ (800dba8 <__assert_func+0x2c>)
 800db84:	4605      	mov	r5, r0
 800db86:	681b      	ldr	r3, [r3, #0]
 800db88:	68d8      	ldr	r0, [r3, #12]
 800db8a:	b14c      	cbz	r4, 800dba0 <__assert_func+0x24>
 800db8c:	4b07      	ldr	r3, [pc, #28]	@ (800dbac <__assert_func+0x30>)
 800db8e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800db92:	9100      	str	r1, [sp, #0]
 800db94:	462b      	mov	r3, r5
 800db96:	4906      	ldr	r1, [pc, #24]	@ (800dbb0 <__assert_func+0x34>)
 800db98:	f000 fba8 	bl	800e2ec <fiprintf>
 800db9c:	f000 fbb8 	bl	800e310 <abort>
 800dba0:	4b04      	ldr	r3, [pc, #16]	@ (800dbb4 <__assert_func+0x38>)
 800dba2:	461c      	mov	r4, r3
 800dba4:	e7f3      	b.n	800db8e <__assert_func+0x12>
 800dba6:	bf00      	nop
 800dba8:	20000098 	.word	0x20000098
 800dbac:	080102d8 	.word	0x080102d8
 800dbb0:	080102e5 	.word	0x080102e5
 800dbb4:	08010313 	.word	0x08010313

0800dbb8 <_calloc_r>:
 800dbb8:	b570      	push	{r4, r5, r6, lr}
 800dbba:	fba1 5402 	umull	r5, r4, r1, r2
 800dbbe:	b934      	cbnz	r4, 800dbce <_calloc_r+0x16>
 800dbc0:	4629      	mov	r1, r5
 800dbc2:	f7fe f81f 	bl	800bc04 <_malloc_r>
 800dbc6:	4606      	mov	r6, r0
 800dbc8:	b928      	cbnz	r0, 800dbd6 <_calloc_r+0x1e>
 800dbca:	4630      	mov	r0, r6
 800dbcc:	bd70      	pop	{r4, r5, r6, pc}
 800dbce:	220c      	movs	r2, #12
 800dbd0:	2600      	movs	r6, #0
 800dbd2:	6002      	str	r2, [r0, #0]
 800dbd4:	e7f9      	b.n	800dbca <_calloc_r+0x12>
 800dbd6:	462a      	mov	r2, r5
 800dbd8:	4621      	mov	r1, r4
 800dbda:	f7fd f8b3 	bl	800ad44 <memset>
 800dbde:	e7f4      	b.n	800dbca <_calloc_r+0x12>

0800dbe0 <rshift>:
 800dbe0:	6903      	ldr	r3, [r0, #16]
 800dbe2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800dbe6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800dbea:	f100 0414 	add.w	r4, r0, #20
 800dbee:	ea4f 1261 	mov.w	r2, r1, asr #5
 800dbf2:	dd46      	ble.n	800dc82 <rshift+0xa2>
 800dbf4:	f011 011f 	ands.w	r1, r1, #31
 800dbf8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800dbfc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800dc00:	d10c      	bne.n	800dc1c <rshift+0x3c>
 800dc02:	4629      	mov	r1, r5
 800dc04:	f100 0710 	add.w	r7, r0, #16
 800dc08:	42b1      	cmp	r1, r6
 800dc0a:	d335      	bcc.n	800dc78 <rshift+0x98>
 800dc0c:	1a9b      	subs	r3, r3, r2
 800dc0e:	009b      	lsls	r3, r3, #2
 800dc10:	1eea      	subs	r2, r5, #3
 800dc12:	4296      	cmp	r6, r2
 800dc14:	bf38      	it	cc
 800dc16:	2300      	movcc	r3, #0
 800dc18:	4423      	add	r3, r4
 800dc1a:	e015      	b.n	800dc48 <rshift+0x68>
 800dc1c:	46a1      	mov	r9, r4
 800dc1e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800dc22:	f1c1 0820 	rsb	r8, r1, #32
 800dc26:	40cf      	lsrs	r7, r1
 800dc28:	f105 0e04 	add.w	lr, r5, #4
 800dc2c:	4576      	cmp	r6, lr
 800dc2e:	46f4      	mov	ip, lr
 800dc30:	d816      	bhi.n	800dc60 <rshift+0x80>
 800dc32:	1a9a      	subs	r2, r3, r2
 800dc34:	0092      	lsls	r2, r2, #2
 800dc36:	3a04      	subs	r2, #4
 800dc38:	3501      	adds	r5, #1
 800dc3a:	42ae      	cmp	r6, r5
 800dc3c:	bf38      	it	cc
 800dc3e:	2200      	movcc	r2, #0
 800dc40:	18a3      	adds	r3, r4, r2
 800dc42:	50a7      	str	r7, [r4, r2]
 800dc44:	b107      	cbz	r7, 800dc48 <rshift+0x68>
 800dc46:	3304      	adds	r3, #4
 800dc48:	42a3      	cmp	r3, r4
 800dc4a:	eba3 0204 	sub.w	r2, r3, r4
 800dc4e:	bf08      	it	eq
 800dc50:	2300      	moveq	r3, #0
 800dc52:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800dc56:	6102      	str	r2, [r0, #16]
 800dc58:	bf08      	it	eq
 800dc5a:	6143      	streq	r3, [r0, #20]
 800dc5c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dc60:	f8dc c000 	ldr.w	ip, [ip]
 800dc64:	fa0c fc08 	lsl.w	ip, ip, r8
 800dc68:	ea4c 0707 	orr.w	r7, ip, r7
 800dc6c:	f849 7b04 	str.w	r7, [r9], #4
 800dc70:	f85e 7b04 	ldr.w	r7, [lr], #4
 800dc74:	40cf      	lsrs	r7, r1
 800dc76:	e7d9      	b.n	800dc2c <rshift+0x4c>
 800dc78:	f851 cb04 	ldr.w	ip, [r1], #4
 800dc7c:	f847 cf04 	str.w	ip, [r7, #4]!
 800dc80:	e7c2      	b.n	800dc08 <rshift+0x28>
 800dc82:	4623      	mov	r3, r4
 800dc84:	e7e0      	b.n	800dc48 <rshift+0x68>

0800dc86 <__hexdig_fun>:
 800dc86:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800dc8a:	2b09      	cmp	r3, #9
 800dc8c:	d802      	bhi.n	800dc94 <__hexdig_fun+0xe>
 800dc8e:	3820      	subs	r0, #32
 800dc90:	b2c0      	uxtb	r0, r0
 800dc92:	4770      	bx	lr
 800dc94:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800dc98:	2b05      	cmp	r3, #5
 800dc9a:	d801      	bhi.n	800dca0 <__hexdig_fun+0x1a>
 800dc9c:	3847      	subs	r0, #71	@ 0x47
 800dc9e:	e7f7      	b.n	800dc90 <__hexdig_fun+0xa>
 800dca0:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800dca4:	2b05      	cmp	r3, #5
 800dca6:	d801      	bhi.n	800dcac <__hexdig_fun+0x26>
 800dca8:	3827      	subs	r0, #39	@ 0x27
 800dcaa:	e7f1      	b.n	800dc90 <__hexdig_fun+0xa>
 800dcac:	2000      	movs	r0, #0
 800dcae:	4770      	bx	lr

0800dcb0 <__gethex>:
 800dcb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dcb4:	468a      	mov	sl, r1
 800dcb6:	4690      	mov	r8, r2
 800dcb8:	b085      	sub	sp, #20
 800dcba:	9302      	str	r3, [sp, #8]
 800dcbc:	680b      	ldr	r3, [r1, #0]
 800dcbe:	9001      	str	r0, [sp, #4]
 800dcc0:	1c9c      	adds	r4, r3, #2
 800dcc2:	46a1      	mov	r9, r4
 800dcc4:	f814 0b01 	ldrb.w	r0, [r4], #1
 800dcc8:	2830      	cmp	r0, #48	@ 0x30
 800dcca:	d0fa      	beq.n	800dcc2 <__gethex+0x12>
 800dccc:	eba9 0303 	sub.w	r3, r9, r3
 800dcd0:	f1a3 0b02 	sub.w	fp, r3, #2
 800dcd4:	f7ff ffd7 	bl	800dc86 <__hexdig_fun>
 800dcd8:	4605      	mov	r5, r0
 800dcda:	2800      	cmp	r0, #0
 800dcdc:	d168      	bne.n	800ddb0 <__gethex+0x100>
 800dcde:	2201      	movs	r2, #1
 800dce0:	4648      	mov	r0, r9
 800dce2:	499f      	ldr	r1, [pc, #636]	@ (800df60 <__gethex+0x2b0>)
 800dce4:	f7ff fef1 	bl	800daca <strncmp>
 800dce8:	4607      	mov	r7, r0
 800dcea:	2800      	cmp	r0, #0
 800dcec:	d167      	bne.n	800ddbe <__gethex+0x10e>
 800dcee:	f899 0001 	ldrb.w	r0, [r9, #1]
 800dcf2:	4626      	mov	r6, r4
 800dcf4:	f7ff ffc7 	bl	800dc86 <__hexdig_fun>
 800dcf8:	2800      	cmp	r0, #0
 800dcfa:	d062      	beq.n	800ddc2 <__gethex+0x112>
 800dcfc:	4623      	mov	r3, r4
 800dcfe:	7818      	ldrb	r0, [r3, #0]
 800dd00:	4699      	mov	r9, r3
 800dd02:	2830      	cmp	r0, #48	@ 0x30
 800dd04:	f103 0301 	add.w	r3, r3, #1
 800dd08:	d0f9      	beq.n	800dcfe <__gethex+0x4e>
 800dd0a:	f7ff ffbc 	bl	800dc86 <__hexdig_fun>
 800dd0e:	fab0 f580 	clz	r5, r0
 800dd12:	f04f 0b01 	mov.w	fp, #1
 800dd16:	096d      	lsrs	r5, r5, #5
 800dd18:	464a      	mov	r2, r9
 800dd1a:	4616      	mov	r6, r2
 800dd1c:	7830      	ldrb	r0, [r6, #0]
 800dd1e:	3201      	adds	r2, #1
 800dd20:	f7ff ffb1 	bl	800dc86 <__hexdig_fun>
 800dd24:	2800      	cmp	r0, #0
 800dd26:	d1f8      	bne.n	800dd1a <__gethex+0x6a>
 800dd28:	2201      	movs	r2, #1
 800dd2a:	4630      	mov	r0, r6
 800dd2c:	498c      	ldr	r1, [pc, #560]	@ (800df60 <__gethex+0x2b0>)
 800dd2e:	f7ff fecc 	bl	800daca <strncmp>
 800dd32:	2800      	cmp	r0, #0
 800dd34:	d13f      	bne.n	800ddb6 <__gethex+0x106>
 800dd36:	b944      	cbnz	r4, 800dd4a <__gethex+0x9a>
 800dd38:	1c74      	adds	r4, r6, #1
 800dd3a:	4622      	mov	r2, r4
 800dd3c:	4616      	mov	r6, r2
 800dd3e:	7830      	ldrb	r0, [r6, #0]
 800dd40:	3201      	adds	r2, #1
 800dd42:	f7ff ffa0 	bl	800dc86 <__hexdig_fun>
 800dd46:	2800      	cmp	r0, #0
 800dd48:	d1f8      	bne.n	800dd3c <__gethex+0x8c>
 800dd4a:	1ba4      	subs	r4, r4, r6
 800dd4c:	00a7      	lsls	r7, r4, #2
 800dd4e:	7833      	ldrb	r3, [r6, #0]
 800dd50:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800dd54:	2b50      	cmp	r3, #80	@ 0x50
 800dd56:	d13e      	bne.n	800ddd6 <__gethex+0x126>
 800dd58:	7873      	ldrb	r3, [r6, #1]
 800dd5a:	2b2b      	cmp	r3, #43	@ 0x2b
 800dd5c:	d033      	beq.n	800ddc6 <__gethex+0x116>
 800dd5e:	2b2d      	cmp	r3, #45	@ 0x2d
 800dd60:	d034      	beq.n	800ddcc <__gethex+0x11c>
 800dd62:	2400      	movs	r4, #0
 800dd64:	1c71      	adds	r1, r6, #1
 800dd66:	7808      	ldrb	r0, [r1, #0]
 800dd68:	f7ff ff8d 	bl	800dc86 <__hexdig_fun>
 800dd6c:	1e43      	subs	r3, r0, #1
 800dd6e:	b2db      	uxtb	r3, r3
 800dd70:	2b18      	cmp	r3, #24
 800dd72:	d830      	bhi.n	800ddd6 <__gethex+0x126>
 800dd74:	f1a0 0210 	sub.w	r2, r0, #16
 800dd78:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800dd7c:	f7ff ff83 	bl	800dc86 <__hexdig_fun>
 800dd80:	f100 3cff 	add.w	ip, r0, #4294967295
 800dd84:	fa5f fc8c 	uxtb.w	ip, ip
 800dd88:	f1bc 0f18 	cmp.w	ip, #24
 800dd8c:	f04f 030a 	mov.w	r3, #10
 800dd90:	d91e      	bls.n	800ddd0 <__gethex+0x120>
 800dd92:	b104      	cbz	r4, 800dd96 <__gethex+0xe6>
 800dd94:	4252      	negs	r2, r2
 800dd96:	4417      	add	r7, r2
 800dd98:	f8ca 1000 	str.w	r1, [sl]
 800dd9c:	b1ed      	cbz	r5, 800ddda <__gethex+0x12a>
 800dd9e:	f1bb 0f00 	cmp.w	fp, #0
 800dda2:	bf0c      	ite	eq
 800dda4:	2506      	moveq	r5, #6
 800dda6:	2500      	movne	r5, #0
 800dda8:	4628      	mov	r0, r5
 800ddaa:	b005      	add	sp, #20
 800ddac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ddb0:	2500      	movs	r5, #0
 800ddb2:	462c      	mov	r4, r5
 800ddb4:	e7b0      	b.n	800dd18 <__gethex+0x68>
 800ddb6:	2c00      	cmp	r4, #0
 800ddb8:	d1c7      	bne.n	800dd4a <__gethex+0x9a>
 800ddba:	4627      	mov	r7, r4
 800ddbc:	e7c7      	b.n	800dd4e <__gethex+0x9e>
 800ddbe:	464e      	mov	r6, r9
 800ddc0:	462f      	mov	r7, r5
 800ddc2:	2501      	movs	r5, #1
 800ddc4:	e7c3      	b.n	800dd4e <__gethex+0x9e>
 800ddc6:	2400      	movs	r4, #0
 800ddc8:	1cb1      	adds	r1, r6, #2
 800ddca:	e7cc      	b.n	800dd66 <__gethex+0xb6>
 800ddcc:	2401      	movs	r4, #1
 800ddce:	e7fb      	b.n	800ddc8 <__gethex+0x118>
 800ddd0:	fb03 0002 	mla	r0, r3, r2, r0
 800ddd4:	e7ce      	b.n	800dd74 <__gethex+0xc4>
 800ddd6:	4631      	mov	r1, r6
 800ddd8:	e7de      	b.n	800dd98 <__gethex+0xe8>
 800ddda:	4629      	mov	r1, r5
 800dddc:	eba6 0309 	sub.w	r3, r6, r9
 800dde0:	3b01      	subs	r3, #1
 800dde2:	2b07      	cmp	r3, #7
 800dde4:	dc0a      	bgt.n	800ddfc <__gethex+0x14c>
 800dde6:	9801      	ldr	r0, [sp, #4]
 800dde8:	f7fd ff98 	bl	800bd1c <_Balloc>
 800ddec:	4604      	mov	r4, r0
 800ddee:	b940      	cbnz	r0, 800de02 <__gethex+0x152>
 800ddf0:	4602      	mov	r2, r0
 800ddf2:	21e4      	movs	r1, #228	@ 0xe4
 800ddf4:	4b5b      	ldr	r3, [pc, #364]	@ (800df64 <__gethex+0x2b4>)
 800ddf6:	485c      	ldr	r0, [pc, #368]	@ (800df68 <__gethex+0x2b8>)
 800ddf8:	f7ff fec0 	bl	800db7c <__assert_func>
 800ddfc:	3101      	adds	r1, #1
 800ddfe:	105b      	asrs	r3, r3, #1
 800de00:	e7ef      	b.n	800dde2 <__gethex+0x132>
 800de02:	2300      	movs	r3, #0
 800de04:	f100 0a14 	add.w	sl, r0, #20
 800de08:	4655      	mov	r5, sl
 800de0a:	469b      	mov	fp, r3
 800de0c:	45b1      	cmp	r9, r6
 800de0e:	d337      	bcc.n	800de80 <__gethex+0x1d0>
 800de10:	f845 bb04 	str.w	fp, [r5], #4
 800de14:	eba5 050a 	sub.w	r5, r5, sl
 800de18:	10ad      	asrs	r5, r5, #2
 800de1a:	6125      	str	r5, [r4, #16]
 800de1c:	4658      	mov	r0, fp
 800de1e:	f7fe f86f 	bl	800bf00 <__hi0bits>
 800de22:	016d      	lsls	r5, r5, #5
 800de24:	f8d8 6000 	ldr.w	r6, [r8]
 800de28:	1a2d      	subs	r5, r5, r0
 800de2a:	42b5      	cmp	r5, r6
 800de2c:	dd54      	ble.n	800ded8 <__gethex+0x228>
 800de2e:	1bad      	subs	r5, r5, r6
 800de30:	4629      	mov	r1, r5
 800de32:	4620      	mov	r0, r4
 800de34:	f7fe fbf1 	bl	800c61a <__any_on>
 800de38:	4681      	mov	r9, r0
 800de3a:	b178      	cbz	r0, 800de5c <__gethex+0x1ac>
 800de3c:	f04f 0901 	mov.w	r9, #1
 800de40:	1e6b      	subs	r3, r5, #1
 800de42:	1159      	asrs	r1, r3, #5
 800de44:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800de48:	f003 021f 	and.w	r2, r3, #31
 800de4c:	fa09 f202 	lsl.w	r2, r9, r2
 800de50:	420a      	tst	r2, r1
 800de52:	d003      	beq.n	800de5c <__gethex+0x1ac>
 800de54:	454b      	cmp	r3, r9
 800de56:	dc36      	bgt.n	800dec6 <__gethex+0x216>
 800de58:	f04f 0902 	mov.w	r9, #2
 800de5c:	4629      	mov	r1, r5
 800de5e:	4620      	mov	r0, r4
 800de60:	f7ff febe 	bl	800dbe0 <rshift>
 800de64:	442f      	add	r7, r5
 800de66:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800de6a:	42bb      	cmp	r3, r7
 800de6c:	da42      	bge.n	800def4 <__gethex+0x244>
 800de6e:	4621      	mov	r1, r4
 800de70:	9801      	ldr	r0, [sp, #4]
 800de72:	f7fd ff93 	bl	800bd9c <_Bfree>
 800de76:	2300      	movs	r3, #0
 800de78:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800de7a:	25a3      	movs	r5, #163	@ 0xa3
 800de7c:	6013      	str	r3, [r2, #0]
 800de7e:	e793      	b.n	800dda8 <__gethex+0xf8>
 800de80:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800de84:	2a2e      	cmp	r2, #46	@ 0x2e
 800de86:	d012      	beq.n	800deae <__gethex+0x1fe>
 800de88:	2b20      	cmp	r3, #32
 800de8a:	d104      	bne.n	800de96 <__gethex+0x1e6>
 800de8c:	f845 bb04 	str.w	fp, [r5], #4
 800de90:	f04f 0b00 	mov.w	fp, #0
 800de94:	465b      	mov	r3, fp
 800de96:	7830      	ldrb	r0, [r6, #0]
 800de98:	9303      	str	r3, [sp, #12]
 800de9a:	f7ff fef4 	bl	800dc86 <__hexdig_fun>
 800de9e:	9b03      	ldr	r3, [sp, #12]
 800dea0:	f000 000f 	and.w	r0, r0, #15
 800dea4:	4098      	lsls	r0, r3
 800dea6:	ea4b 0b00 	orr.w	fp, fp, r0
 800deaa:	3304      	adds	r3, #4
 800deac:	e7ae      	b.n	800de0c <__gethex+0x15c>
 800deae:	45b1      	cmp	r9, r6
 800deb0:	d8ea      	bhi.n	800de88 <__gethex+0x1d8>
 800deb2:	2201      	movs	r2, #1
 800deb4:	4630      	mov	r0, r6
 800deb6:	492a      	ldr	r1, [pc, #168]	@ (800df60 <__gethex+0x2b0>)
 800deb8:	9303      	str	r3, [sp, #12]
 800deba:	f7ff fe06 	bl	800daca <strncmp>
 800debe:	9b03      	ldr	r3, [sp, #12]
 800dec0:	2800      	cmp	r0, #0
 800dec2:	d1e1      	bne.n	800de88 <__gethex+0x1d8>
 800dec4:	e7a2      	b.n	800de0c <__gethex+0x15c>
 800dec6:	4620      	mov	r0, r4
 800dec8:	1ea9      	subs	r1, r5, #2
 800deca:	f7fe fba6 	bl	800c61a <__any_on>
 800dece:	2800      	cmp	r0, #0
 800ded0:	d0c2      	beq.n	800de58 <__gethex+0x1a8>
 800ded2:	f04f 0903 	mov.w	r9, #3
 800ded6:	e7c1      	b.n	800de5c <__gethex+0x1ac>
 800ded8:	da09      	bge.n	800deee <__gethex+0x23e>
 800deda:	1b75      	subs	r5, r6, r5
 800dedc:	4621      	mov	r1, r4
 800dede:	462a      	mov	r2, r5
 800dee0:	9801      	ldr	r0, [sp, #4]
 800dee2:	f7fe f96b 	bl	800c1bc <__lshift>
 800dee6:	4604      	mov	r4, r0
 800dee8:	1b7f      	subs	r7, r7, r5
 800deea:	f100 0a14 	add.w	sl, r0, #20
 800deee:	f04f 0900 	mov.w	r9, #0
 800def2:	e7b8      	b.n	800de66 <__gethex+0x1b6>
 800def4:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800def8:	42bd      	cmp	r5, r7
 800defa:	dd6f      	ble.n	800dfdc <__gethex+0x32c>
 800defc:	1bed      	subs	r5, r5, r7
 800defe:	42ae      	cmp	r6, r5
 800df00:	dc34      	bgt.n	800df6c <__gethex+0x2bc>
 800df02:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800df06:	2b02      	cmp	r3, #2
 800df08:	d022      	beq.n	800df50 <__gethex+0x2a0>
 800df0a:	2b03      	cmp	r3, #3
 800df0c:	d024      	beq.n	800df58 <__gethex+0x2a8>
 800df0e:	2b01      	cmp	r3, #1
 800df10:	d115      	bne.n	800df3e <__gethex+0x28e>
 800df12:	42ae      	cmp	r6, r5
 800df14:	d113      	bne.n	800df3e <__gethex+0x28e>
 800df16:	2e01      	cmp	r6, #1
 800df18:	d10b      	bne.n	800df32 <__gethex+0x282>
 800df1a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800df1e:	9a02      	ldr	r2, [sp, #8]
 800df20:	2562      	movs	r5, #98	@ 0x62
 800df22:	6013      	str	r3, [r2, #0]
 800df24:	2301      	movs	r3, #1
 800df26:	6123      	str	r3, [r4, #16]
 800df28:	f8ca 3000 	str.w	r3, [sl]
 800df2c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800df2e:	601c      	str	r4, [r3, #0]
 800df30:	e73a      	b.n	800dda8 <__gethex+0xf8>
 800df32:	4620      	mov	r0, r4
 800df34:	1e71      	subs	r1, r6, #1
 800df36:	f7fe fb70 	bl	800c61a <__any_on>
 800df3a:	2800      	cmp	r0, #0
 800df3c:	d1ed      	bne.n	800df1a <__gethex+0x26a>
 800df3e:	4621      	mov	r1, r4
 800df40:	9801      	ldr	r0, [sp, #4]
 800df42:	f7fd ff2b 	bl	800bd9c <_Bfree>
 800df46:	2300      	movs	r3, #0
 800df48:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800df4a:	2550      	movs	r5, #80	@ 0x50
 800df4c:	6013      	str	r3, [r2, #0]
 800df4e:	e72b      	b.n	800dda8 <__gethex+0xf8>
 800df50:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800df52:	2b00      	cmp	r3, #0
 800df54:	d1f3      	bne.n	800df3e <__gethex+0x28e>
 800df56:	e7e0      	b.n	800df1a <__gethex+0x26a>
 800df58:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800df5a:	2b00      	cmp	r3, #0
 800df5c:	d1dd      	bne.n	800df1a <__gethex+0x26a>
 800df5e:	e7ee      	b.n	800df3e <__gethex+0x28e>
 800df60:	080102bd 	.word	0x080102bd
 800df64:	08010253 	.word	0x08010253
 800df68:	08010314 	.word	0x08010314
 800df6c:	1e6f      	subs	r7, r5, #1
 800df6e:	f1b9 0f00 	cmp.w	r9, #0
 800df72:	d130      	bne.n	800dfd6 <__gethex+0x326>
 800df74:	b127      	cbz	r7, 800df80 <__gethex+0x2d0>
 800df76:	4639      	mov	r1, r7
 800df78:	4620      	mov	r0, r4
 800df7a:	f7fe fb4e 	bl	800c61a <__any_on>
 800df7e:	4681      	mov	r9, r0
 800df80:	2301      	movs	r3, #1
 800df82:	4629      	mov	r1, r5
 800df84:	1b76      	subs	r6, r6, r5
 800df86:	2502      	movs	r5, #2
 800df88:	117a      	asrs	r2, r7, #5
 800df8a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800df8e:	f007 071f 	and.w	r7, r7, #31
 800df92:	40bb      	lsls	r3, r7
 800df94:	4213      	tst	r3, r2
 800df96:	4620      	mov	r0, r4
 800df98:	bf18      	it	ne
 800df9a:	f049 0902 	orrne.w	r9, r9, #2
 800df9e:	f7ff fe1f 	bl	800dbe0 <rshift>
 800dfa2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800dfa6:	f1b9 0f00 	cmp.w	r9, #0
 800dfaa:	d047      	beq.n	800e03c <__gethex+0x38c>
 800dfac:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800dfb0:	2b02      	cmp	r3, #2
 800dfb2:	d015      	beq.n	800dfe0 <__gethex+0x330>
 800dfb4:	2b03      	cmp	r3, #3
 800dfb6:	d017      	beq.n	800dfe8 <__gethex+0x338>
 800dfb8:	2b01      	cmp	r3, #1
 800dfba:	d109      	bne.n	800dfd0 <__gethex+0x320>
 800dfbc:	f019 0f02 	tst.w	r9, #2
 800dfc0:	d006      	beq.n	800dfd0 <__gethex+0x320>
 800dfc2:	f8da 3000 	ldr.w	r3, [sl]
 800dfc6:	ea49 0903 	orr.w	r9, r9, r3
 800dfca:	f019 0f01 	tst.w	r9, #1
 800dfce:	d10e      	bne.n	800dfee <__gethex+0x33e>
 800dfd0:	f045 0510 	orr.w	r5, r5, #16
 800dfd4:	e032      	b.n	800e03c <__gethex+0x38c>
 800dfd6:	f04f 0901 	mov.w	r9, #1
 800dfda:	e7d1      	b.n	800df80 <__gethex+0x2d0>
 800dfdc:	2501      	movs	r5, #1
 800dfde:	e7e2      	b.n	800dfa6 <__gethex+0x2f6>
 800dfe0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dfe2:	f1c3 0301 	rsb	r3, r3, #1
 800dfe6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800dfe8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dfea:	2b00      	cmp	r3, #0
 800dfec:	d0f0      	beq.n	800dfd0 <__gethex+0x320>
 800dfee:	f04f 0c00 	mov.w	ip, #0
 800dff2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800dff6:	f104 0314 	add.w	r3, r4, #20
 800dffa:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800dffe:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800e002:	4618      	mov	r0, r3
 800e004:	f853 2b04 	ldr.w	r2, [r3], #4
 800e008:	f1b2 3fff 	cmp.w	r2, #4294967295
 800e00c:	d01b      	beq.n	800e046 <__gethex+0x396>
 800e00e:	3201      	adds	r2, #1
 800e010:	6002      	str	r2, [r0, #0]
 800e012:	2d02      	cmp	r5, #2
 800e014:	f104 0314 	add.w	r3, r4, #20
 800e018:	d13c      	bne.n	800e094 <__gethex+0x3e4>
 800e01a:	f8d8 2000 	ldr.w	r2, [r8]
 800e01e:	3a01      	subs	r2, #1
 800e020:	42b2      	cmp	r2, r6
 800e022:	d109      	bne.n	800e038 <__gethex+0x388>
 800e024:	2201      	movs	r2, #1
 800e026:	1171      	asrs	r1, r6, #5
 800e028:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e02c:	f006 061f 	and.w	r6, r6, #31
 800e030:	fa02 f606 	lsl.w	r6, r2, r6
 800e034:	421e      	tst	r6, r3
 800e036:	d13a      	bne.n	800e0ae <__gethex+0x3fe>
 800e038:	f045 0520 	orr.w	r5, r5, #32
 800e03c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e03e:	601c      	str	r4, [r3, #0]
 800e040:	9b02      	ldr	r3, [sp, #8]
 800e042:	601f      	str	r7, [r3, #0]
 800e044:	e6b0      	b.n	800dda8 <__gethex+0xf8>
 800e046:	4299      	cmp	r1, r3
 800e048:	f843 cc04 	str.w	ip, [r3, #-4]
 800e04c:	d8d9      	bhi.n	800e002 <__gethex+0x352>
 800e04e:	68a3      	ldr	r3, [r4, #8]
 800e050:	459b      	cmp	fp, r3
 800e052:	db17      	blt.n	800e084 <__gethex+0x3d4>
 800e054:	6861      	ldr	r1, [r4, #4]
 800e056:	9801      	ldr	r0, [sp, #4]
 800e058:	3101      	adds	r1, #1
 800e05a:	f7fd fe5f 	bl	800bd1c <_Balloc>
 800e05e:	4681      	mov	r9, r0
 800e060:	b918      	cbnz	r0, 800e06a <__gethex+0x3ba>
 800e062:	4602      	mov	r2, r0
 800e064:	2184      	movs	r1, #132	@ 0x84
 800e066:	4b19      	ldr	r3, [pc, #100]	@ (800e0cc <__gethex+0x41c>)
 800e068:	e6c5      	b.n	800ddf6 <__gethex+0x146>
 800e06a:	6922      	ldr	r2, [r4, #16]
 800e06c:	f104 010c 	add.w	r1, r4, #12
 800e070:	3202      	adds	r2, #2
 800e072:	0092      	lsls	r2, r2, #2
 800e074:	300c      	adds	r0, #12
 800e076:	f7ff fd6d 	bl	800db54 <memcpy>
 800e07a:	4621      	mov	r1, r4
 800e07c:	9801      	ldr	r0, [sp, #4]
 800e07e:	f7fd fe8d 	bl	800bd9c <_Bfree>
 800e082:	464c      	mov	r4, r9
 800e084:	6923      	ldr	r3, [r4, #16]
 800e086:	1c5a      	adds	r2, r3, #1
 800e088:	6122      	str	r2, [r4, #16]
 800e08a:	2201      	movs	r2, #1
 800e08c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e090:	615a      	str	r2, [r3, #20]
 800e092:	e7be      	b.n	800e012 <__gethex+0x362>
 800e094:	6922      	ldr	r2, [r4, #16]
 800e096:	455a      	cmp	r2, fp
 800e098:	dd0b      	ble.n	800e0b2 <__gethex+0x402>
 800e09a:	2101      	movs	r1, #1
 800e09c:	4620      	mov	r0, r4
 800e09e:	f7ff fd9f 	bl	800dbe0 <rshift>
 800e0a2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e0a6:	3701      	adds	r7, #1
 800e0a8:	42bb      	cmp	r3, r7
 800e0aa:	f6ff aee0 	blt.w	800de6e <__gethex+0x1be>
 800e0ae:	2501      	movs	r5, #1
 800e0b0:	e7c2      	b.n	800e038 <__gethex+0x388>
 800e0b2:	f016 061f 	ands.w	r6, r6, #31
 800e0b6:	d0fa      	beq.n	800e0ae <__gethex+0x3fe>
 800e0b8:	4453      	add	r3, sl
 800e0ba:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800e0be:	f7fd ff1f 	bl	800bf00 <__hi0bits>
 800e0c2:	f1c6 0620 	rsb	r6, r6, #32
 800e0c6:	42b0      	cmp	r0, r6
 800e0c8:	dbe7      	blt.n	800e09a <__gethex+0x3ea>
 800e0ca:	e7f0      	b.n	800e0ae <__gethex+0x3fe>
 800e0cc:	08010253 	.word	0x08010253

0800e0d0 <L_shift>:
 800e0d0:	f1c2 0208 	rsb	r2, r2, #8
 800e0d4:	0092      	lsls	r2, r2, #2
 800e0d6:	b570      	push	{r4, r5, r6, lr}
 800e0d8:	f1c2 0620 	rsb	r6, r2, #32
 800e0dc:	6843      	ldr	r3, [r0, #4]
 800e0de:	6804      	ldr	r4, [r0, #0]
 800e0e0:	fa03 f506 	lsl.w	r5, r3, r6
 800e0e4:	432c      	orrs	r4, r5
 800e0e6:	40d3      	lsrs	r3, r2
 800e0e8:	6004      	str	r4, [r0, #0]
 800e0ea:	f840 3f04 	str.w	r3, [r0, #4]!
 800e0ee:	4288      	cmp	r0, r1
 800e0f0:	d3f4      	bcc.n	800e0dc <L_shift+0xc>
 800e0f2:	bd70      	pop	{r4, r5, r6, pc}

0800e0f4 <__match>:
 800e0f4:	b530      	push	{r4, r5, lr}
 800e0f6:	6803      	ldr	r3, [r0, #0]
 800e0f8:	3301      	adds	r3, #1
 800e0fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e0fe:	b914      	cbnz	r4, 800e106 <__match+0x12>
 800e100:	6003      	str	r3, [r0, #0]
 800e102:	2001      	movs	r0, #1
 800e104:	bd30      	pop	{r4, r5, pc}
 800e106:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e10a:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800e10e:	2d19      	cmp	r5, #25
 800e110:	bf98      	it	ls
 800e112:	3220      	addls	r2, #32
 800e114:	42a2      	cmp	r2, r4
 800e116:	d0f0      	beq.n	800e0fa <__match+0x6>
 800e118:	2000      	movs	r0, #0
 800e11a:	e7f3      	b.n	800e104 <__match+0x10>

0800e11c <__hexnan>:
 800e11c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e120:	2500      	movs	r5, #0
 800e122:	680b      	ldr	r3, [r1, #0]
 800e124:	4682      	mov	sl, r0
 800e126:	115e      	asrs	r6, r3, #5
 800e128:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e12c:	f013 031f 	ands.w	r3, r3, #31
 800e130:	bf18      	it	ne
 800e132:	3604      	addne	r6, #4
 800e134:	1f37      	subs	r7, r6, #4
 800e136:	4690      	mov	r8, r2
 800e138:	46b9      	mov	r9, r7
 800e13a:	463c      	mov	r4, r7
 800e13c:	46ab      	mov	fp, r5
 800e13e:	b087      	sub	sp, #28
 800e140:	6801      	ldr	r1, [r0, #0]
 800e142:	9301      	str	r3, [sp, #4]
 800e144:	f846 5c04 	str.w	r5, [r6, #-4]
 800e148:	9502      	str	r5, [sp, #8]
 800e14a:	784a      	ldrb	r2, [r1, #1]
 800e14c:	1c4b      	adds	r3, r1, #1
 800e14e:	9303      	str	r3, [sp, #12]
 800e150:	b342      	cbz	r2, 800e1a4 <__hexnan+0x88>
 800e152:	4610      	mov	r0, r2
 800e154:	9105      	str	r1, [sp, #20]
 800e156:	9204      	str	r2, [sp, #16]
 800e158:	f7ff fd95 	bl	800dc86 <__hexdig_fun>
 800e15c:	2800      	cmp	r0, #0
 800e15e:	d151      	bne.n	800e204 <__hexnan+0xe8>
 800e160:	9a04      	ldr	r2, [sp, #16]
 800e162:	9905      	ldr	r1, [sp, #20]
 800e164:	2a20      	cmp	r2, #32
 800e166:	d818      	bhi.n	800e19a <__hexnan+0x7e>
 800e168:	9b02      	ldr	r3, [sp, #8]
 800e16a:	459b      	cmp	fp, r3
 800e16c:	dd13      	ble.n	800e196 <__hexnan+0x7a>
 800e16e:	454c      	cmp	r4, r9
 800e170:	d206      	bcs.n	800e180 <__hexnan+0x64>
 800e172:	2d07      	cmp	r5, #7
 800e174:	dc04      	bgt.n	800e180 <__hexnan+0x64>
 800e176:	462a      	mov	r2, r5
 800e178:	4649      	mov	r1, r9
 800e17a:	4620      	mov	r0, r4
 800e17c:	f7ff ffa8 	bl	800e0d0 <L_shift>
 800e180:	4544      	cmp	r4, r8
 800e182:	d952      	bls.n	800e22a <__hexnan+0x10e>
 800e184:	2300      	movs	r3, #0
 800e186:	f1a4 0904 	sub.w	r9, r4, #4
 800e18a:	f844 3c04 	str.w	r3, [r4, #-4]
 800e18e:	461d      	mov	r5, r3
 800e190:	464c      	mov	r4, r9
 800e192:	f8cd b008 	str.w	fp, [sp, #8]
 800e196:	9903      	ldr	r1, [sp, #12]
 800e198:	e7d7      	b.n	800e14a <__hexnan+0x2e>
 800e19a:	2a29      	cmp	r2, #41	@ 0x29
 800e19c:	d157      	bne.n	800e24e <__hexnan+0x132>
 800e19e:	3102      	adds	r1, #2
 800e1a0:	f8ca 1000 	str.w	r1, [sl]
 800e1a4:	f1bb 0f00 	cmp.w	fp, #0
 800e1a8:	d051      	beq.n	800e24e <__hexnan+0x132>
 800e1aa:	454c      	cmp	r4, r9
 800e1ac:	d206      	bcs.n	800e1bc <__hexnan+0xa0>
 800e1ae:	2d07      	cmp	r5, #7
 800e1b0:	dc04      	bgt.n	800e1bc <__hexnan+0xa0>
 800e1b2:	462a      	mov	r2, r5
 800e1b4:	4649      	mov	r1, r9
 800e1b6:	4620      	mov	r0, r4
 800e1b8:	f7ff ff8a 	bl	800e0d0 <L_shift>
 800e1bc:	4544      	cmp	r4, r8
 800e1be:	d936      	bls.n	800e22e <__hexnan+0x112>
 800e1c0:	4623      	mov	r3, r4
 800e1c2:	f1a8 0204 	sub.w	r2, r8, #4
 800e1c6:	f853 1b04 	ldr.w	r1, [r3], #4
 800e1ca:	429f      	cmp	r7, r3
 800e1cc:	f842 1f04 	str.w	r1, [r2, #4]!
 800e1d0:	d2f9      	bcs.n	800e1c6 <__hexnan+0xaa>
 800e1d2:	1b3b      	subs	r3, r7, r4
 800e1d4:	f023 0303 	bic.w	r3, r3, #3
 800e1d8:	3304      	adds	r3, #4
 800e1da:	3401      	adds	r4, #1
 800e1dc:	3e03      	subs	r6, #3
 800e1de:	42b4      	cmp	r4, r6
 800e1e0:	bf88      	it	hi
 800e1e2:	2304      	movhi	r3, #4
 800e1e4:	2200      	movs	r2, #0
 800e1e6:	4443      	add	r3, r8
 800e1e8:	f843 2b04 	str.w	r2, [r3], #4
 800e1ec:	429f      	cmp	r7, r3
 800e1ee:	d2fb      	bcs.n	800e1e8 <__hexnan+0xcc>
 800e1f0:	683b      	ldr	r3, [r7, #0]
 800e1f2:	b91b      	cbnz	r3, 800e1fc <__hexnan+0xe0>
 800e1f4:	4547      	cmp	r7, r8
 800e1f6:	d128      	bne.n	800e24a <__hexnan+0x12e>
 800e1f8:	2301      	movs	r3, #1
 800e1fa:	603b      	str	r3, [r7, #0]
 800e1fc:	2005      	movs	r0, #5
 800e1fe:	b007      	add	sp, #28
 800e200:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e204:	3501      	adds	r5, #1
 800e206:	2d08      	cmp	r5, #8
 800e208:	f10b 0b01 	add.w	fp, fp, #1
 800e20c:	dd06      	ble.n	800e21c <__hexnan+0x100>
 800e20e:	4544      	cmp	r4, r8
 800e210:	d9c1      	bls.n	800e196 <__hexnan+0x7a>
 800e212:	2300      	movs	r3, #0
 800e214:	2501      	movs	r5, #1
 800e216:	f844 3c04 	str.w	r3, [r4, #-4]
 800e21a:	3c04      	subs	r4, #4
 800e21c:	6822      	ldr	r2, [r4, #0]
 800e21e:	f000 000f 	and.w	r0, r0, #15
 800e222:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800e226:	6020      	str	r0, [r4, #0]
 800e228:	e7b5      	b.n	800e196 <__hexnan+0x7a>
 800e22a:	2508      	movs	r5, #8
 800e22c:	e7b3      	b.n	800e196 <__hexnan+0x7a>
 800e22e:	9b01      	ldr	r3, [sp, #4]
 800e230:	2b00      	cmp	r3, #0
 800e232:	d0dd      	beq.n	800e1f0 <__hexnan+0xd4>
 800e234:	f04f 32ff 	mov.w	r2, #4294967295
 800e238:	f1c3 0320 	rsb	r3, r3, #32
 800e23c:	40da      	lsrs	r2, r3
 800e23e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800e242:	4013      	ands	r3, r2
 800e244:	f846 3c04 	str.w	r3, [r6, #-4]
 800e248:	e7d2      	b.n	800e1f0 <__hexnan+0xd4>
 800e24a:	3f04      	subs	r7, #4
 800e24c:	e7d0      	b.n	800e1f0 <__hexnan+0xd4>
 800e24e:	2004      	movs	r0, #4
 800e250:	e7d5      	b.n	800e1fe <__hexnan+0xe2>

0800e252 <__ascii_mbtowc>:
 800e252:	b082      	sub	sp, #8
 800e254:	b901      	cbnz	r1, 800e258 <__ascii_mbtowc+0x6>
 800e256:	a901      	add	r1, sp, #4
 800e258:	b142      	cbz	r2, 800e26c <__ascii_mbtowc+0x1a>
 800e25a:	b14b      	cbz	r3, 800e270 <__ascii_mbtowc+0x1e>
 800e25c:	7813      	ldrb	r3, [r2, #0]
 800e25e:	600b      	str	r3, [r1, #0]
 800e260:	7812      	ldrb	r2, [r2, #0]
 800e262:	1e10      	subs	r0, r2, #0
 800e264:	bf18      	it	ne
 800e266:	2001      	movne	r0, #1
 800e268:	b002      	add	sp, #8
 800e26a:	4770      	bx	lr
 800e26c:	4610      	mov	r0, r2
 800e26e:	e7fb      	b.n	800e268 <__ascii_mbtowc+0x16>
 800e270:	f06f 0001 	mvn.w	r0, #1
 800e274:	e7f8      	b.n	800e268 <__ascii_mbtowc+0x16>

0800e276 <_realloc_r>:
 800e276:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e27a:	4607      	mov	r7, r0
 800e27c:	4614      	mov	r4, r2
 800e27e:	460d      	mov	r5, r1
 800e280:	b921      	cbnz	r1, 800e28c <_realloc_r+0x16>
 800e282:	4611      	mov	r1, r2
 800e284:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e288:	f7fd bcbc 	b.w	800bc04 <_malloc_r>
 800e28c:	b92a      	cbnz	r2, 800e29a <_realloc_r+0x24>
 800e28e:	f7fd fc47 	bl	800bb20 <_free_r>
 800e292:	4625      	mov	r5, r4
 800e294:	4628      	mov	r0, r5
 800e296:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e29a:	f000 f840 	bl	800e31e <_malloc_usable_size_r>
 800e29e:	4284      	cmp	r4, r0
 800e2a0:	4606      	mov	r6, r0
 800e2a2:	d802      	bhi.n	800e2aa <_realloc_r+0x34>
 800e2a4:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e2a8:	d8f4      	bhi.n	800e294 <_realloc_r+0x1e>
 800e2aa:	4621      	mov	r1, r4
 800e2ac:	4638      	mov	r0, r7
 800e2ae:	f7fd fca9 	bl	800bc04 <_malloc_r>
 800e2b2:	4680      	mov	r8, r0
 800e2b4:	b908      	cbnz	r0, 800e2ba <_realloc_r+0x44>
 800e2b6:	4645      	mov	r5, r8
 800e2b8:	e7ec      	b.n	800e294 <_realloc_r+0x1e>
 800e2ba:	42b4      	cmp	r4, r6
 800e2bc:	4622      	mov	r2, r4
 800e2be:	4629      	mov	r1, r5
 800e2c0:	bf28      	it	cs
 800e2c2:	4632      	movcs	r2, r6
 800e2c4:	f7ff fc46 	bl	800db54 <memcpy>
 800e2c8:	4629      	mov	r1, r5
 800e2ca:	4638      	mov	r0, r7
 800e2cc:	f7fd fc28 	bl	800bb20 <_free_r>
 800e2d0:	e7f1      	b.n	800e2b6 <_realloc_r+0x40>

0800e2d2 <__ascii_wctomb>:
 800e2d2:	4603      	mov	r3, r0
 800e2d4:	4608      	mov	r0, r1
 800e2d6:	b141      	cbz	r1, 800e2ea <__ascii_wctomb+0x18>
 800e2d8:	2aff      	cmp	r2, #255	@ 0xff
 800e2da:	d904      	bls.n	800e2e6 <__ascii_wctomb+0x14>
 800e2dc:	228a      	movs	r2, #138	@ 0x8a
 800e2de:	f04f 30ff 	mov.w	r0, #4294967295
 800e2e2:	601a      	str	r2, [r3, #0]
 800e2e4:	4770      	bx	lr
 800e2e6:	2001      	movs	r0, #1
 800e2e8:	700a      	strb	r2, [r1, #0]
 800e2ea:	4770      	bx	lr

0800e2ec <fiprintf>:
 800e2ec:	b40e      	push	{r1, r2, r3}
 800e2ee:	b503      	push	{r0, r1, lr}
 800e2f0:	4601      	mov	r1, r0
 800e2f2:	ab03      	add	r3, sp, #12
 800e2f4:	4805      	ldr	r0, [pc, #20]	@ (800e30c <fiprintf+0x20>)
 800e2f6:	f853 2b04 	ldr.w	r2, [r3], #4
 800e2fa:	6800      	ldr	r0, [r0, #0]
 800e2fc:	9301      	str	r3, [sp, #4]
 800e2fe:	f7ff f9a9 	bl	800d654 <_vfiprintf_r>
 800e302:	b002      	add	sp, #8
 800e304:	f85d eb04 	ldr.w	lr, [sp], #4
 800e308:	b003      	add	sp, #12
 800e30a:	4770      	bx	lr
 800e30c:	20000098 	.word	0x20000098

0800e310 <abort>:
 800e310:	2006      	movs	r0, #6
 800e312:	b508      	push	{r3, lr}
 800e314:	f000 f834 	bl	800e380 <raise>
 800e318:	2001      	movs	r0, #1
 800e31a:	f7f9 fac8 	bl	80078ae <_exit>

0800e31e <_malloc_usable_size_r>:
 800e31e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e322:	1f18      	subs	r0, r3, #4
 800e324:	2b00      	cmp	r3, #0
 800e326:	bfbc      	itt	lt
 800e328:	580b      	ldrlt	r3, [r1, r0]
 800e32a:	18c0      	addlt	r0, r0, r3
 800e32c:	4770      	bx	lr

0800e32e <_raise_r>:
 800e32e:	291f      	cmp	r1, #31
 800e330:	b538      	push	{r3, r4, r5, lr}
 800e332:	4605      	mov	r5, r0
 800e334:	460c      	mov	r4, r1
 800e336:	d904      	bls.n	800e342 <_raise_r+0x14>
 800e338:	2316      	movs	r3, #22
 800e33a:	6003      	str	r3, [r0, #0]
 800e33c:	f04f 30ff 	mov.w	r0, #4294967295
 800e340:	bd38      	pop	{r3, r4, r5, pc}
 800e342:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e344:	b112      	cbz	r2, 800e34c <_raise_r+0x1e>
 800e346:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e34a:	b94b      	cbnz	r3, 800e360 <_raise_r+0x32>
 800e34c:	4628      	mov	r0, r5
 800e34e:	f000 f831 	bl	800e3b4 <_getpid_r>
 800e352:	4622      	mov	r2, r4
 800e354:	4601      	mov	r1, r0
 800e356:	4628      	mov	r0, r5
 800e358:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e35c:	f000 b818 	b.w	800e390 <_kill_r>
 800e360:	2b01      	cmp	r3, #1
 800e362:	d00a      	beq.n	800e37a <_raise_r+0x4c>
 800e364:	1c59      	adds	r1, r3, #1
 800e366:	d103      	bne.n	800e370 <_raise_r+0x42>
 800e368:	2316      	movs	r3, #22
 800e36a:	6003      	str	r3, [r0, #0]
 800e36c:	2001      	movs	r0, #1
 800e36e:	e7e7      	b.n	800e340 <_raise_r+0x12>
 800e370:	2100      	movs	r1, #0
 800e372:	4620      	mov	r0, r4
 800e374:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e378:	4798      	blx	r3
 800e37a:	2000      	movs	r0, #0
 800e37c:	e7e0      	b.n	800e340 <_raise_r+0x12>
	...

0800e380 <raise>:
 800e380:	4b02      	ldr	r3, [pc, #8]	@ (800e38c <raise+0xc>)
 800e382:	4601      	mov	r1, r0
 800e384:	6818      	ldr	r0, [r3, #0]
 800e386:	f7ff bfd2 	b.w	800e32e <_raise_r>
 800e38a:	bf00      	nop
 800e38c:	20000098 	.word	0x20000098

0800e390 <_kill_r>:
 800e390:	b538      	push	{r3, r4, r5, lr}
 800e392:	2300      	movs	r3, #0
 800e394:	4d06      	ldr	r5, [pc, #24]	@ (800e3b0 <_kill_r+0x20>)
 800e396:	4604      	mov	r4, r0
 800e398:	4608      	mov	r0, r1
 800e39a:	4611      	mov	r1, r2
 800e39c:	602b      	str	r3, [r5, #0]
 800e39e:	f7f9 fa76 	bl	800788e <_kill>
 800e3a2:	1c43      	adds	r3, r0, #1
 800e3a4:	d102      	bne.n	800e3ac <_kill_r+0x1c>
 800e3a6:	682b      	ldr	r3, [r5, #0]
 800e3a8:	b103      	cbz	r3, 800e3ac <_kill_r+0x1c>
 800e3aa:	6023      	str	r3, [r4, #0]
 800e3ac:	bd38      	pop	{r3, r4, r5, pc}
 800e3ae:	bf00      	nop
 800e3b0:	200005fc 	.word	0x200005fc

0800e3b4 <_getpid_r>:
 800e3b4:	f7f9 ba64 	b.w	8007880 <_getpid>

0800e3b8 <asin>:
 800e3b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e3ba:	4604      	mov	r4, r0
 800e3bc:	460d      	mov	r5, r1
 800e3be:	f000 f82b 	bl	800e418 <__ieee754_asin>
 800e3c2:	4622      	mov	r2, r4
 800e3c4:	4606      	mov	r6, r0
 800e3c6:	460f      	mov	r7, r1
 800e3c8:	462b      	mov	r3, r5
 800e3ca:	4620      	mov	r0, r4
 800e3cc:	4629      	mov	r1, r5
 800e3ce:	f7f2 fb89 	bl	8000ae4 <__aeabi_dcmpun>
 800e3d2:	b988      	cbnz	r0, 800e3f8 <asin+0x40>
 800e3d4:	4620      	mov	r0, r4
 800e3d6:	4629      	mov	r1, r5
 800e3d8:	f000 f818 	bl	800e40c <fabs>
 800e3dc:	2200      	movs	r2, #0
 800e3de:	4b08      	ldr	r3, [pc, #32]	@ (800e400 <asin+0x48>)
 800e3e0:	f7f2 fb76 	bl	8000ad0 <__aeabi_dcmpgt>
 800e3e4:	b140      	cbz	r0, 800e3f8 <asin+0x40>
 800e3e6:	f7fc fcff 	bl	800ade8 <__errno>
 800e3ea:	2321      	movs	r3, #33	@ 0x21
 800e3ec:	6003      	str	r3, [r0, #0]
 800e3ee:	4805      	ldr	r0, [pc, #20]	@ (800e404 <asin+0x4c>)
 800e3f0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800e3f4:	f7ff bbbc 	b.w	800db70 <nan>
 800e3f8:	4630      	mov	r0, r6
 800e3fa:	4639      	mov	r1, r7
 800e3fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e3fe:	bf00      	nop
 800e400:	3ff00000 	.word	0x3ff00000
 800e404:	08010313 	.word	0x08010313

0800e408 <atan2>:
 800e408:	f000 ba02 	b.w	800e810 <__ieee754_atan2>

0800e40c <fabs>:
 800e40c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800e410:	4619      	mov	r1, r3
 800e412:	4770      	bx	lr
 800e414:	0000      	movs	r0, r0
	...

0800e418 <__ieee754_asin>:
 800e418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e41c:	4bc4      	ldr	r3, [pc, #784]	@ (800e730 <__ieee754_asin+0x318>)
 800e41e:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 800e422:	b087      	sub	sp, #28
 800e424:	429e      	cmp	r6, r3
 800e426:	4604      	mov	r4, r0
 800e428:	460d      	mov	r5, r1
 800e42a:	9101      	str	r1, [sp, #4]
 800e42c:	d929      	bls.n	800e482 <__ieee754_asin+0x6a>
 800e42e:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 800e432:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 800e436:	4306      	orrs	r6, r0
 800e438:	d114      	bne.n	800e464 <__ieee754_asin+0x4c>
 800e43a:	a3a3      	add	r3, pc, #652	@ (adr r3, 800e6c8 <__ieee754_asin+0x2b0>)
 800e43c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e440:	f7f2 f8b6 	bl	80005b0 <__aeabi_dmul>
 800e444:	a3a2      	add	r3, pc, #648	@ (adr r3, 800e6d0 <__ieee754_asin+0x2b8>)
 800e446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e44a:	4606      	mov	r6, r0
 800e44c:	460f      	mov	r7, r1
 800e44e:	4620      	mov	r0, r4
 800e450:	4629      	mov	r1, r5
 800e452:	f7f2 f8ad 	bl	80005b0 <__aeabi_dmul>
 800e456:	4602      	mov	r2, r0
 800e458:	460b      	mov	r3, r1
 800e45a:	4630      	mov	r0, r6
 800e45c:	4639      	mov	r1, r7
 800e45e:	f7f1 fef1 	bl	8000244 <__adddf3>
 800e462:	e007      	b.n	800e474 <__ieee754_asin+0x5c>
 800e464:	4602      	mov	r2, r0
 800e466:	460b      	mov	r3, r1
 800e468:	f7f1 feea 	bl	8000240 <__aeabi_dsub>
 800e46c:	4602      	mov	r2, r0
 800e46e:	460b      	mov	r3, r1
 800e470:	f7f2 f9c8 	bl	8000804 <__aeabi_ddiv>
 800e474:	4604      	mov	r4, r0
 800e476:	460d      	mov	r5, r1
 800e478:	4620      	mov	r0, r4
 800e47a:	4629      	mov	r1, r5
 800e47c:	b007      	add	sp, #28
 800e47e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e482:	4bac      	ldr	r3, [pc, #688]	@ (800e734 <__ieee754_asin+0x31c>)
 800e484:	429e      	cmp	r6, r3
 800e486:	d80e      	bhi.n	800e4a6 <__ieee754_asin+0x8e>
 800e488:	f1b6 5f79 	cmp.w	r6, #1044381696	@ 0x3e400000
 800e48c:	f080 80ab 	bcs.w	800e5e6 <__ieee754_asin+0x1ce>
 800e490:	a391      	add	r3, pc, #580	@ (adr r3, 800e6d8 <__ieee754_asin+0x2c0>)
 800e492:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e496:	f7f1 fed5 	bl	8000244 <__adddf3>
 800e49a:	2200      	movs	r2, #0
 800e49c:	4ba6      	ldr	r3, [pc, #664]	@ (800e738 <__ieee754_asin+0x320>)
 800e49e:	f7f2 fb17 	bl	8000ad0 <__aeabi_dcmpgt>
 800e4a2:	2800      	cmp	r0, #0
 800e4a4:	d1e8      	bne.n	800e478 <__ieee754_asin+0x60>
 800e4a6:	4620      	mov	r0, r4
 800e4a8:	4629      	mov	r1, r5
 800e4aa:	f7ff ffaf 	bl	800e40c <fabs>
 800e4ae:	4602      	mov	r2, r0
 800e4b0:	460b      	mov	r3, r1
 800e4b2:	2000      	movs	r0, #0
 800e4b4:	49a0      	ldr	r1, [pc, #640]	@ (800e738 <__ieee754_asin+0x320>)
 800e4b6:	f7f1 fec3 	bl	8000240 <__aeabi_dsub>
 800e4ba:	2200      	movs	r2, #0
 800e4bc:	4b9f      	ldr	r3, [pc, #636]	@ (800e73c <__ieee754_asin+0x324>)
 800e4be:	f7f2 f877 	bl	80005b0 <__aeabi_dmul>
 800e4c2:	a387      	add	r3, pc, #540	@ (adr r3, 800e6e0 <__ieee754_asin+0x2c8>)
 800e4c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4c8:	4604      	mov	r4, r0
 800e4ca:	460d      	mov	r5, r1
 800e4cc:	f7f2 f870 	bl	80005b0 <__aeabi_dmul>
 800e4d0:	a385      	add	r3, pc, #532	@ (adr r3, 800e6e8 <__ieee754_asin+0x2d0>)
 800e4d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4d6:	f7f1 feb5 	bl	8000244 <__adddf3>
 800e4da:	4622      	mov	r2, r4
 800e4dc:	462b      	mov	r3, r5
 800e4de:	f7f2 f867 	bl	80005b0 <__aeabi_dmul>
 800e4e2:	a383      	add	r3, pc, #524	@ (adr r3, 800e6f0 <__ieee754_asin+0x2d8>)
 800e4e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4e8:	f7f1 feaa 	bl	8000240 <__aeabi_dsub>
 800e4ec:	4622      	mov	r2, r4
 800e4ee:	462b      	mov	r3, r5
 800e4f0:	f7f2 f85e 	bl	80005b0 <__aeabi_dmul>
 800e4f4:	a380      	add	r3, pc, #512	@ (adr r3, 800e6f8 <__ieee754_asin+0x2e0>)
 800e4f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4fa:	f7f1 fea3 	bl	8000244 <__adddf3>
 800e4fe:	4622      	mov	r2, r4
 800e500:	462b      	mov	r3, r5
 800e502:	f7f2 f855 	bl	80005b0 <__aeabi_dmul>
 800e506:	a37e      	add	r3, pc, #504	@ (adr r3, 800e700 <__ieee754_asin+0x2e8>)
 800e508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e50c:	f7f1 fe98 	bl	8000240 <__aeabi_dsub>
 800e510:	4622      	mov	r2, r4
 800e512:	462b      	mov	r3, r5
 800e514:	f7f2 f84c 	bl	80005b0 <__aeabi_dmul>
 800e518:	a37b      	add	r3, pc, #492	@ (adr r3, 800e708 <__ieee754_asin+0x2f0>)
 800e51a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e51e:	f7f1 fe91 	bl	8000244 <__adddf3>
 800e522:	4622      	mov	r2, r4
 800e524:	462b      	mov	r3, r5
 800e526:	f7f2 f843 	bl	80005b0 <__aeabi_dmul>
 800e52a:	a379      	add	r3, pc, #484	@ (adr r3, 800e710 <__ieee754_asin+0x2f8>)
 800e52c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e530:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e534:	4620      	mov	r0, r4
 800e536:	4629      	mov	r1, r5
 800e538:	f7f2 f83a 	bl	80005b0 <__aeabi_dmul>
 800e53c:	a376      	add	r3, pc, #472	@ (adr r3, 800e718 <__ieee754_asin+0x300>)
 800e53e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e542:	f7f1 fe7d 	bl	8000240 <__aeabi_dsub>
 800e546:	4622      	mov	r2, r4
 800e548:	462b      	mov	r3, r5
 800e54a:	f7f2 f831 	bl	80005b0 <__aeabi_dmul>
 800e54e:	a374      	add	r3, pc, #464	@ (adr r3, 800e720 <__ieee754_asin+0x308>)
 800e550:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e554:	f7f1 fe76 	bl	8000244 <__adddf3>
 800e558:	4622      	mov	r2, r4
 800e55a:	462b      	mov	r3, r5
 800e55c:	f7f2 f828 	bl	80005b0 <__aeabi_dmul>
 800e560:	a371      	add	r3, pc, #452	@ (adr r3, 800e728 <__ieee754_asin+0x310>)
 800e562:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e566:	f7f1 fe6b 	bl	8000240 <__aeabi_dsub>
 800e56a:	4622      	mov	r2, r4
 800e56c:	462b      	mov	r3, r5
 800e56e:	f7f2 f81f 	bl	80005b0 <__aeabi_dmul>
 800e572:	4b71      	ldr	r3, [pc, #452]	@ (800e738 <__ieee754_asin+0x320>)
 800e574:	2200      	movs	r2, #0
 800e576:	f7f1 fe65 	bl	8000244 <__adddf3>
 800e57a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e57e:	4620      	mov	r0, r4
 800e580:	4629      	mov	r1, r5
 800e582:	f000 fba9 	bl	800ecd8 <__ieee754_sqrt>
 800e586:	4b6e      	ldr	r3, [pc, #440]	@ (800e740 <__ieee754_asin+0x328>)
 800e588:	4682      	mov	sl, r0
 800e58a:	429e      	cmp	r6, r3
 800e58c:	468b      	mov	fp, r1
 800e58e:	f240 80d9 	bls.w	800e744 <__ieee754_asin+0x32c>
 800e592:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e596:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e59a:	f7f2 f933 	bl	8000804 <__aeabi_ddiv>
 800e59e:	4652      	mov	r2, sl
 800e5a0:	465b      	mov	r3, fp
 800e5a2:	f7f2 f805 	bl	80005b0 <__aeabi_dmul>
 800e5a6:	4652      	mov	r2, sl
 800e5a8:	465b      	mov	r3, fp
 800e5aa:	f7f1 fe4b 	bl	8000244 <__adddf3>
 800e5ae:	4602      	mov	r2, r0
 800e5b0:	460b      	mov	r3, r1
 800e5b2:	f7f1 fe47 	bl	8000244 <__adddf3>
 800e5b6:	a346      	add	r3, pc, #280	@ (adr r3, 800e6d0 <__ieee754_asin+0x2b8>)
 800e5b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5bc:	f7f1 fe40 	bl	8000240 <__aeabi_dsub>
 800e5c0:	4602      	mov	r2, r0
 800e5c2:	460b      	mov	r3, r1
 800e5c4:	a140      	add	r1, pc, #256	@ (adr r1, 800e6c8 <__ieee754_asin+0x2b0>)
 800e5c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e5ca:	f7f1 fe39 	bl	8000240 <__aeabi_dsub>
 800e5ce:	9b01      	ldr	r3, [sp, #4]
 800e5d0:	4604      	mov	r4, r0
 800e5d2:	2b00      	cmp	r3, #0
 800e5d4:	bfdc      	itt	le
 800e5d6:	4602      	movle	r2, r0
 800e5d8:	f101 4300 	addle.w	r3, r1, #2147483648	@ 0x80000000
 800e5dc:	460d      	mov	r5, r1
 800e5de:	bfdc      	itt	le
 800e5e0:	4614      	movle	r4, r2
 800e5e2:	461d      	movle	r5, r3
 800e5e4:	e748      	b.n	800e478 <__ieee754_asin+0x60>
 800e5e6:	4602      	mov	r2, r0
 800e5e8:	460b      	mov	r3, r1
 800e5ea:	f7f1 ffe1 	bl	80005b0 <__aeabi_dmul>
 800e5ee:	a33c      	add	r3, pc, #240	@ (adr r3, 800e6e0 <__ieee754_asin+0x2c8>)
 800e5f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5f4:	4606      	mov	r6, r0
 800e5f6:	460f      	mov	r7, r1
 800e5f8:	f7f1 ffda 	bl	80005b0 <__aeabi_dmul>
 800e5fc:	a33a      	add	r3, pc, #232	@ (adr r3, 800e6e8 <__ieee754_asin+0x2d0>)
 800e5fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e602:	f7f1 fe1f 	bl	8000244 <__adddf3>
 800e606:	4632      	mov	r2, r6
 800e608:	463b      	mov	r3, r7
 800e60a:	f7f1 ffd1 	bl	80005b0 <__aeabi_dmul>
 800e60e:	a338      	add	r3, pc, #224	@ (adr r3, 800e6f0 <__ieee754_asin+0x2d8>)
 800e610:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e614:	f7f1 fe14 	bl	8000240 <__aeabi_dsub>
 800e618:	4632      	mov	r2, r6
 800e61a:	463b      	mov	r3, r7
 800e61c:	f7f1 ffc8 	bl	80005b0 <__aeabi_dmul>
 800e620:	a335      	add	r3, pc, #212	@ (adr r3, 800e6f8 <__ieee754_asin+0x2e0>)
 800e622:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e626:	f7f1 fe0d 	bl	8000244 <__adddf3>
 800e62a:	4632      	mov	r2, r6
 800e62c:	463b      	mov	r3, r7
 800e62e:	f7f1 ffbf 	bl	80005b0 <__aeabi_dmul>
 800e632:	a333      	add	r3, pc, #204	@ (adr r3, 800e700 <__ieee754_asin+0x2e8>)
 800e634:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e638:	f7f1 fe02 	bl	8000240 <__aeabi_dsub>
 800e63c:	4632      	mov	r2, r6
 800e63e:	463b      	mov	r3, r7
 800e640:	f7f1 ffb6 	bl	80005b0 <__aeabi_dmul>
 800e644:	a330      	add	r3, pc, #192	@ (adr r3, 800e708 <__ieee754_asin+0x2f0>)
 800e646:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e64a:	f7f1 fdfb 	bl	8000244 <__adddf3>
 800e64e:	4632      	mov	r2, r6
 800e650:	463b      	mov	r3, r7
 800e652:	f7f1 ffad 	bl	80005b0 <__aeabi_dmul>
 800e656:	a32e      	add	r3, pc, #184	@ (adr r3, 800e710 <__ieee754_asin+0x2f8>)
 800e658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e65c:	4680      	mov	r8, r0
 800e65e:	4689      	mov	r9, r1
 800e660:	4630      	mov	r0, r6
 800e662:	4639      	mov	r1, r7
 800e664:	f7f1 ffa4 	bl	80005b0 <__aeabi_dmul>
 800e668:	a32b      	add	r3, pc, #172	@ (adr r3, 800e718 <__ieee754_asin+0x300>)
 800e66a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e66e:	f7f1 fde7 	bl	8000240 <__aeabi_dsub>
 800e672:	4632      	mov	r2, r6
 800e674:	463b      	mov	r3, r7
 800e676:	f7f1 ff9b 	bl	80005b0 <__aeabi_dmul>
 800e67a:	a329      	add	r3, pc, #164	@ (adr r3, 800e720 <__ieee754_asin+0x308>)
 800e67c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e680:	f7f1 fde0 	bl	8000244 <__adddf3>
 800e684:	4632      	mov	r2, r6
 800e686:	463b      	mov	r3, r7
 800e688:	f7f1 ff92 	bl	80005b0 <__aeabi_dmul>
 800e68c:	a326      	add	r3, pc, #152	@ (adr r3, 800e728 <__ieee754_asin+0x310>)
 800e68e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e692:	f7f1 fdd5 	bl	8000240 <__aeabi_dsub>
 800e696:	4632      	mov	r2, r6
 800e698:	463b      	mov	r3, r7
 800e69a:	f7f1 ff89 	bl	80005b0 <__aeabi_dmul>
 800e69e:	2200      	movs	r2, #0
 800e6a0:	4b25      	ldr	r3, [pc, #148]	@ (800e738 <__ieee754_asin+0x320>)
 800e6a2:	f7f1 fdcf 	bl	8000244 <__adddf3>
 800e6a6:	4602      	mov	r2, r0
 800e6a8:	460b      	mov	r3, r1
 800e6aa:	4640      	mov	r0, r8
 800e6ac:	4649      	mov	r1, r9
 800e6ae:	f7f2 f8a9 	bl	8000804 <__aeabi_ddiv>
 800e6b2:	4622      	mov	r2, r4
 800e6b4:	462b      	mov	r3, r5
 800e6b6:	f7f1 ff7b 	bl	80005b0 <__aeabi_dmul>
 800e6ba:	4602      	mov	r2, r0
 800e6bc:	460b      	mov	r3, r1
 800e6be:	4620      	mov	r0, r4
 800e6c0:	4629      	mov	r1, r5
 800e6c2:	e6cc      	b.n	800e45e <__ieee754_asin+0x46>
 800e6c4:	f3af 8000 	nop.w
 800e6c8:	54442d18 	.word	0x54442d18
 800e6cc:	3ff921fb 	.word	0x3ff921fb
 800e6d0:	33145c07 	.word	0x33145c07
 800e6d4:	3c91a626 	.word	0x3c91a626
 800e6d8:	8800759c 	.word	0x8800759c
 800e6dc:	7e37e43c 	.word	0x7e37e43c
 800e6e0:	0dfdf709 	.word	0x0dfdf709
 800e6e4:	3f023de1 	.word	0x3f023de1
 800e6e8:	7501b288 	.word	0x7501b288
 800e6ec:	3f49efe0 	.word	0x3f49efe0
 800e6f0:	b5688f3b 	.word	0xb5688f3b
 800e6f4:	3fa48228 	.word	0x3fa48228
 800e6f8:	0e884455 	.word	0x0e884455
 800e6fc:	3fc9c155 	.word	0x3fc9c155
 800e700:	03eb6f7d 	.word	0x03eb6f7d
 800e704:	3fd4d612 	.word	0x3fd4d612
 800e708:	55555555 	.word	0x55555555
 800e70c:	3fc55555 	.word	0x3fc55555
 800e710:	b12e9282 	.word	0xb12e9282
 800e714:	3fb3b8c5 	.word	0x3fb3b8c5
 800e718:	1b8d0159 	.word	0x1b8d0159
 800e71c:	3fe6066c 	.word	0x3fe6066c
 800e720:	9c598ac8 	.word	0x9c598ac8
 800e724:	40002ae5 	.word	0x40002ae5
 800e728:	1c8a2d4b 	.word	0x1c8a2d4b
 800e72c:	40033a27 	.word	0x40033a27
 800e730:	3fefffff 	.word	0x3fefffff
 800e734:	3fdfffff 	.word	0x3fdfffff
 800e738:	3ff00000 	.word	0x3ff00000
 800e73c:	3fe00000 	.word	0x3fe00000
 800e740:	3fef3332 	.word	0x3fef3332
 800e744:	4602      	mov	r2, r0
 800e746:	460b      	mov	r3, r1
 800e748:	f7f1 fd7c 	bl	8000244 <__adddf3>
 800e74c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e750:	4606      	mov	r6, r0
 800e752:	460f      	mov	r7, r1
 800e754:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e758:	f7f2 f854 	bl	8000804 <__aeabi_ddiv>
 800e75c:	4602      	mov	r2, r0
 800e75e:	460b      	mov	r3, r1
 800e760:	4630      	mov	r0, r6
 800e762:	4639      	mov	r1, r7
 800e764:	f7f1 ff24 	bl	80005b0 <__aeabi_dmul>
 800e768:	f04f 0800 	mov.w	r8, #0
 800e76c:	4606      	mov	r6, r0
 800e76e:	460f      	mov	r7, r1
 800e770:	4642      	mov	r2, r8
 800e772:	465b      	mov	r3, fp
 800e774:	4640      	mov	r0, r8
 800e776:	4659      	mov	r1, fp
 800e778:	f7f1 ff1a 	bl	80005b0 <__aeabi_dmul>
 800e77c:	4602      	mov	r2, r0
 800e77e:	460b      	mov	r3, r1
 800e780:	4620      	mov	r0, r4
 800e782:	4629      	mov	r1, r5
 800e784:	f7f1 fd5c 	bl	8000240 <__aeabi_dsub>
 800e788:	4642      	mov	r2, r8
 800e78a:	4604      	mov	r4, r0
 800e78c:	460d      	mov	r5, r1
 800e78e:	465b      	mov	r3, fp
 800e790:	4650      	mov	r0, sl
 800e792:	4659      	mov	r1, fp
 800e794:	f7f1 fd56 	bl	8000244 <__adddf3>
 800e798:	4602      	mov	r2, r0
 800e79a:	460b      	mov	r3, r1
 800e79c:	4620      	mov	r0, r4
 800e79e:	4629      	mov	r1, r5
 800e7a0:	f7f2 f830 	bl	8000804 <__aeabi_ddiv>
 800e7a4:	4602      	mov	r2, r0
 800e7a6:	460b      	mov	r3, r1
 800e7a8:	f7f1 fd4c 	bl	8000244 <__adddf3>
 800e7ac:	4602      	mov	r2, r0
 800e7ae:	460b      	mov	r3, r1
 800e7b0:	a113      	add	r1, pc, #76	@ (adr r1, 800e800 <__ieee754_asin+0x3e8>)
 800e7b2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e7b6:	f7f1 fd43 	bl	8000240 <__aeabi_dsub>
 800e7ba:	4602      	mov	r2, r0
 800e7bc:	460b      	mov	r3, r1
 800e7be:	4630      	mov	r0, r6
 800e7c0:	4639      	mov	r1, r7
 800e7c2:	f7f1 fd3d 	bl	8000240 <__aeabi_dsub>
 800e7c6:	4642      	mov	r2, r8
 800e7c8:	4604      	mov	r4, r0
 800e7ca:	460d      	mov	r5, r1
 800e7cc:	465b      	mov	r3, fp
 800e7ce:	4640      	mov	r0, r8
 800e7d0:	4659      	mov	r1, fp
 800e7d2:	f7f1 fd37 	bl	8000244 <__adddf3>
 800e7d6:	4602      	mov	r2, r0
 800e7d8:	460b      	mov	r3, r1
 800e7da:	a10b      	add	r1, pc, #44	@ (adr r1, 800e808 <__ieee754_asin+0x3f0>)
 800e7dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e7e0:	f7f1 fd2e 	bl	8000240 <__aeabi_dsub>
 800e7e4:	4602      	mov	r2, r0
 800e7e6:	460b      	mov	r3, r1
 800e7e8:	4620      	mov	r0, r4
 800e7ea:	4629      	mov	r1, r5
 800e7ec:	f7f1 fd28 	bl	8000240 <__aeabi_dsub>
 800e7f0:	4602      	mov	r2, r0
 800e7f2:	460b      	mov	r3, r1
 800e7f4:	a104      	add	r1, pc, #16	@ (adr r1, 800e808 <__ieee754_asin+0x3f0>)
 800e7f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e7fa:	e6e6      	b.n	800e5ca <__ieee754_asin+0x1b2>
 800e7fc:	f3af 8000 	nop.w
 800e800:	33145c07 	.word	0x33145c07
 800e804:	3c91a626 	.word	0x3c91a626
 800e808:	54442d18 	.word	0x54442d18
 800e80c:	3fe921fb 	.word	0x3fe921fb

0800e810 <__ieee754_atan2>:
 800e810:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e814:	4617      	mov	r7, r2
 800e816:	4690      	mov	r8, r2
 800e818:	4699      	mov	r9, r3
 800e81a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800e81e:	427b      	negs	r3, r7
 800e820:	f8df a184 	ldr.w	sl, [pc, #388]	@ 800e9a8 <__ieee754_atan2+0x198>
 800e824:	433b      	orrs	r3, r7
 800e826:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800e82a:	4553      	cmp	r3, sl
 800e82c:	4604      	mov	r4, r0
 800e82e:	460d      	mov	r5, r1
 800e830:	d809      	bhi.n	800e846 <__ieee754_atan2+0x36>
 800e832:	4246      	negs	r6, r0
 800e834:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800e838:	4306      	orrs	r6, r0
 800e83a:	ea43 76d6 	orr.w	r6, r3, r6, lsr #31
 800e83e:	4556      	cmp	r6, sl
 800e840:	468e      	mov	lr, r1
 800e842:	4683      	mov	fp, r0
 800e844:	d908      	bls.n	800e858 <__ieee754_atan2+0x48>
 800e846:	4642      	mov	r2, r8
 800e848:	464b      	mov	r3, r9
 800e84a:	4620      	mov	r0, r4
 800e84c:	4629      	mov	r1, r5
 800e84e:	f7f1 fcf9 	bl	8000244 <__adddf3>
 800e852:	4604      	mov	r4, r0
 800e854:	460d      	mov	r5, r1
 800e856:	e016      	b.n	800e886 <__ieee754_atan2+0x76>
 800e858:	f109 4640 	add.w	r6, r9, #3221225472	@ 0xc0000000
 800e85c:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 800e860:	433e      	orrs	r6, r7
 800e862:	d103      	bne.n	800e86c <__ieee754_atan2+0x5c>
 800e864:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e868:	f000 b8a6 	b.w	800e9b8 <atan>
 800e86c:	ea4f 76a9 	mov.w	r6, r9, asr #30
 800e870:	f006 0602 	and.w	r6, r6, #2
 800e874:	ea53 0b0b 	orrs.w	fp, r3, fp
 800e878:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 800e87c:	d107      	bne.n	800e88e <__ieee754_atan2+0x7e>
 800e87e:	2e02      	cmp	r6, #2
 800e880:	d064      	beq.n	800e94c <__ieee754_atan2+0x13c>
 800e882:	2e03      	cmp	r6, #3
 800e884:	d066      	beq.n	800e954 <__ieee754_atan2+0x144>
 800e886:	4620      	mov	r0, r4
 800e888:	4629      	mov	r1, r5
 800e88a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e88e:	4317      	orrs	r7, r2
 800e890:	d106      	bne.n	800e8a0 <__ieee754_atan2+0x90>
 800e892:	f1be 0f00 	cmp.w	lr, #0
 800e896:	db68      	blt.n	800e96a <__ieee754_atan2+0x15a>
 800e898:	a537      	add	r5, pc, #220	@ (adr r5, 800e978 <__ieee754_atan2+0x168>)
 800e89a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800e89e:	e7f2      	b.n	800e886 <__ieee754_atan2+0x76>
 800e8a0:	4552      	cmp	r2, sl
 800e8a2:	d10f      	bne.n	800e8c4 <__ieee754_atan2+0xb4>
 800e8a4:	4293      	cmp	r3, r2
 800e8a6:	f106 36ff 	add.w	r6, r6, #4294967295
 800e8aa:	d107      	bne.n	800e8bc <__ieee754_atan2+0xac>
 800e8ac:	2e02      	cmp	r6, #2
 800e8ae:	d855      	bhi.n	800e95c <__ieee754_atan2+0x14c>
 800e8b0:	4b3e      	ldr	r3, [pc, #248]	@ (800e9ac <__ieee754_atan2+0x19c>)
 800e8b2:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800e8b6:	e9d3 4500 	ldrd	r4, r5, [r3]
 800e8ba:	e7e4      	b.n	800e886 <__ieee754_atan2+0x76>
 800e8bc:	2e02      	cmp	r6, #2
 800e8be:	d851      	bhi.n	800e964 <__ieee754_atan2+0x154>
 800e8c0:	4b3b      	ldr	r3, [pc, #236]	@ (800e9b0 <__ieee754_atan2+0x1a0>)
 800e8c2:	e7f6      	b.n	800e8b2 <__ieee754_atan2+0xa2>
 800e8c4:	4553      	cmp	r3, sl
 800e8c6:	d0e4      	beq.n	800e892 <__ieee754_atan2+0x82>
 800e8c8:	1a9b      	subs	r3, r3, r2
 800e8ca:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800e8ce:	ea4f 5223 	mov.w	r2, r3, asr #20
 800e8d2:	da21      	bge.n	800e918 <__ieee754_atan2+0x108>
 800e8d4:	f1b9 0f00 	cmp.w	r9, #0
 800e8d8:	da01      	bge.n	800e8de <__ieee754_atan2+0xce>
 800e8da:	323c      	adds	r2, #60	@ 0x3c
 800e8dc:	db20      	blt.n	800e920 <__ieee754_atan2+0x110>
 800e8de:	4642      	mov	r2, r8
 800e8e0:	464b      	mov	r3, r9
 800e8e2:	4620      	mov	r0, r4
 800e8e4:	4629      	mov	r1, r5
 800e8e6:	f7f1 ff8d 	bl	8000804 <__aeabi_ddiv>
 800e8ea:	f7ff fd8f 	bl	800e40c <fabs>
 800e8ee:	f000 f863 	bl	800e9b8 <atan>
 800e8f2:	4604      	mov	r4, r0
 800e8f4:	460d      	mov	r5, r1
 800e8f6:	2e01      	cmp	r6, #1
 800e8f8:	d015      	beq.n	800e926 <__ieee754_atan2+0x116>
 800e8fa:	2e02      	cmp	r6, #2
 800e8fc:	d017      	beq.n	800e92e <__ieee754_atan2+0x11e>
 800e8fe:	2e00      	cmp	r6, #0
 800e900:	d0c1      	beq.n	800e886 <__ieee754_atan2+0x76>
 800e902:	a31f      	add	r3, pc, #124	@ (adr r3, 800e980 <__ieee754_atan2+0x170>)
 800e904:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e908:	4620      	mov	r0, r4
 800e90a:	4629      	mov	r1, r5
 800e90c:	f7f1 fc98 	bl	8000240 <__aeabi_dsub>
 800e910:	a31d      	add	r3, pc, #116	@ (adr r3, 800e988 <__ieee754_atan2+0x178>)
 800e912:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e916:	e016      	b.n	800e946 <__ieee754_atan2+0x136>
 800e918:	a517      	add	r5, pc, #92	@ (adr r5, 800e978 <__ieee754_atan2+0x168>)
 800e91a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800e91e:	e7ea      	b.n	800e8f6 <__ieee754_atan2+0xe6>
 800e920:	2400      	movs	r4, #0
 800e922:	2500      	movs	r5, #0
 800e924:	e7e7      	b.n	800e8f6 <__ieee754_atan2+0xe6>
 800e926:	f105 4300 	add.w	r3, r5, #2147483648	@ 0x80000000
 800e92a:	461d      	mov	r5, r3
 800e92c:	e7ab      	b.n	800e886 <__ieee754_atan2+0x76>
 800e92e:	a314      	add	r3, pc, #80	@ (adr r3, 800e980 <__ieee754_atan2+0x170>)
 800e930:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e934:	4620      	mov	r0, r4
 800e936:	4629      	mov	r1, r5
 800e938:	f7f1 fc82 	bl	8000240 <__aeabi_dsub>
 800e93c:	4602      	mov	r2, r0
 800e93e:	460b      	mov	r3, r1
 800e940:	a111      	add	r1, pc, #68	@ (adr r1, 800e988 <__ieee754_atan2+0x178>)
 800e942:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e946:	f7f1 fc7b 	bl	8000240 <__aeabi_dsub>
 800e94a:	e782      	b.n	800e852 <__ieee754_atan2+0x42>
 800e94c:	a50e      	add	r5, pc, #56	@ (adr r5, 800e988 <__ieee754_atan2+0x178>)
 800e94e:	e9d5 4500 	ldrd	r4, r5, [r5]
 800e952:	e798      	b.n	800e886 <__ieee754_atan2+0x76>
 800e954:	a50e      	add	r5, pc, #56	@ (adr r5, 800e990 <__ieee754_atan2+0x180>)
 800e956:	e9d5 4500 	ldrd	r4, r5, [r5]
 800e95a:	e794      	b.n	800e886 <__ieee754_atan2+0x76>
 800e95c:	a50e      	add	r5, pc, #56	@ (adr r5, 800e998 <__ieee754_atan2+0x188>)
 800e95e:	e9d5 4500 	ldrd	r4, r5, [r5]
 800e962:	e790      	b.n	800e886 <__ieee754_atan2+0x76>
 800e964:	2400      	movs	r4, #0
 800e966:	2500      	movs	r5, #0
 800e968:	e78d      	b.n	800e886 <__ieee754_atan2+0x76>
 800e96a:	a50d      	add	r5, pc, #52	@ (adr r5, 800e9a0 <__ieee754_atan2+0x190>)
 800e96c:	e9d5 4500 	ldrd	r4, r5, [r5]
 800e970:	e789      	b.n	800e886 <__ieee754_atan2+0x76>
 800e972:	bf00      	nop
 800e974:	f3af 8000 	nop.w
 800e978:	54442d18 	.word	0x54442d18
 800e97c:	3ff921fb 	.word	0x3ff921fb
 800e980:	33145c07 	.word	0x33145c07
 800e984:	3ca1a626 	.word	0x3ca1a626
 800e988:	54442d18 	.word	0x54442d18
 800e98c:	400921fb 	.word	0x400921fb
 800e990:	54442d18 	.word	0x54442d18
 800e994:	c00921fb 	.word	0xc00921fb
 800e998:	54442d18 	.word	0x54442d18
 800e99c:	3fe921fb 	.word	0x3fe921fb
 800e9a0:	54442d18 	.word	0x54442d18
 800e9a4:	bff921fb 	.word	0xbff921fb
 800e9a8:	7ff00000 	.word	0x7ff00000
 800e9ac:	080105e0 	.word	0x080105e0
 800e9b0:	080105c8 	.word	0x080105c8
 800e9b4:	00000000 	.word	0x00000000

0800e9b8 <atan>:
 800e9b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9bc:	4bbc      	ldr	r3, [pc, #752]	@ (800ecb0 <atan+0x2f8>)
 800e9be:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 800e9c2:	429e      	cmp	r6, r3
 800e9c4:	4604      	mov	r4, r0
 800e9c6:	460d      	mov	r5, r1
 800e9c8:	468b      	mov	fp, r1
 800e9ca:	d918      	bls.n	800e9fe <atan+0x46>
 800e9cc:	4bb9      	ldr	r3, [pc, #740]	@ (800ecb4 <atan+0x2fc>)
 800e9ce:	429e      	cmp	r6, r3
 800e9d0:	d801      	bhi.n	800e9d6 <atan+0x1e>
 800e9d2:	d109      	bne.n	800e9e8 <atan+0x30>
 800e9d4:	b140      	cbz	r0, 800e9e8 <atan+0x30>
 800e9d6:	4622      	mov	r2, r4
 800e9d8:	462b      	mov	r3, r5
 800e9da:	4620      	mov	r0, r4
 800e9dc:	4629      	mov	r1, r5
 800e9de:	f7f1 fc31 	bl	8000244 <__adddf3>
 800e9e2:	4604      	mov	r4, r0
 800e9e4:	460d      	mov	r5, r1
 800e9e6:	e006      	b.n	800e9f6 <atan+0x3e>
 800e9e8:	f1bb 0f00 	cmp.w	fp, #0
 800e9ec:	f340 8123 	ble.w	800ec36 <atan+0x27e>
 800e9f0:	a593      	add	r5, pc, #588	@ (adr r5, 800ec40 <atan+0x288>)
 800e9f2:	e9d5 4500 	ldrd	r4, r5, [r5]
 800e9f6:	4620      	mov	r0, r4
 800e9f8:	4629      	mov	r1, r5
 800e9fa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9fe:	4bae      	ldr	r3, [pc, #696]	@ (800ecb8 <atan+0x300>)
 800ea00:	429e      	cmp	r6, r3
 800ea02:	d811      	bhi.n	800ea28 <atan+0x70>
 800ea04:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800ea08:	429e      	cmp	r6, r3
 800ea0a:	d80a      	bhi.n	800ea22 <atan+0x6a>
 800ea0c:	a38e      	add	r3, pc, #568	@ (adr r3, 800ec48 <atan+0x290>)
 800ea0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea12:	f7f1 fc17 	bl	8000244 <__adddf3>
 800ea16:	2200      	movs	r2, #0
 800ea18:	4ba8      	ldr	r3, [pc, #672]	@ (800ecbc <atan+0x304>)
 800ea1a:	f7f2 f859 	bl	8000ad0 <__aeabi_dcmpgt>
 800ea1e:	2800      	cmp	r0, #0
 800ea20:	d1e9      	bne.n	800e9f6 <atan+0x3e>
 800ea22:	f04f 3aff 	mov.w	sl, #4294967295
 800ea26:	e027      	b.n	800ea78 <atan+0xc0>
 800ea28:	f7ff fcf0 	bl	800e40c <fabs>
 800ea2c:	4ba4      	ldr	r3, [pc, #656]	@ (800ecc0 <atan+0x308>)
 800ea2e:	4604      	mov	r4, r0
 800ea30:	429e      	cmp	r6, r3
 800ea32:	460d      	mov	r5, r1
 800ea34:	f200 80b8 	bhi.w	800eba8 <atan+0x1f0>
 800ea38:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800ea3c:	429e      	cmp	r6, r3
 800ea3e:	f200 809c 	bhi.w	800eb7a <atan+0x1c2>
 800ea42:	4602      	mov	r2, r0
 800ea44:	460b      	mov	r3, r1
 800ea46:	f7f1 fbfd 	bl	8000244 <__adddf3>
 800ea4a:	2200      	movs	r2, #0
 800ea4c:	4b9b      	ldr	r3, [pc, #620]	@ (800ecbc <atan+0x304>)
 800ea4e:	f7f1 fbf7 	bl	8000240 <__aeabi_dsub>
 800ea52:	2200      	movs	r2, #0
 800ea54:	4606      	mov	r6, r0
 800ea56:	460f      	mov	r7, r1
 800ea58:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800ea5c:	4620      	mov	r0, r4
 800ea5e:	4629      	mov	r1, r5
 800ea60:	f7f1 fbf0 	bl	8000244 <__adddf3>
 800ea64:	4602      	mov	r2, r0
 800ea66:	460b      	mov	r3, r1
 800ea68:	4630      	mov	r0, r6
 800ea6a:	4639      	mov	r1, r7
 800ea6c:	f7f1 feca 	bl	8000804 <__aeabi_ddiv>
 800ea70:	f04f 0a00 	mov.w	sl, #0
 800ea74:	4604      	mov	r4, r0
 800ea76:	460d      	mov	r5, r1
 800ea78:	4622      	mov	r2, r4
 800ea7a:	462b      	mov	r3, r5
 800ea7c:	4620      	mov	r0, r4
 800ea7e:	4629      	mov	r1, r5
 800ea80:	f7f1 fd96 	bl	80005b0 <__aeabi_dmul>
 800ea84:	4602      	mov	r2, r0
 800ea86:	460b      	mov	r3, r1
 800ea88:	4680      	mov	r8, r0
 800ea8a:	4689      	mov	r9, r1
 800ea8c:	f7f1 fd90 	bl	80005b0 <__aeabi_dmul>
 800ea90:	a36f      	add	r3, pc, #444	@ (adr r3, 800ec50 <atan+0x298>)
 800ea92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea96:	4606      	mov	r6, r0
 800ea98:	460f      	mov	r7, r1
 800ea9a:	f7f1 fd89 	bl	80005b0 <__aeabi_dmul>
 800ea9e:	a36e      	add	r3, pc, #440	@ (adr r3, 800ec58 <atan+0x2a0>)
 800eaa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eaa4:	f7f1 fbce 	bl	8000244 <__adddf3>
 800eaa8:	4632      	mov	r2, r6
 800eaaa:	463b      	mov	r3, r7
 800eaac:	f7f1 fd80 	bl	80005b0 <__aeabi_dmul>
 800eab0:	a36b      	add	r3, pc, #428	@ (adr r3, 800ec60 <atan+0x2a8>)
 800eab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eab6:	f7f1 fbc5 	bl	8000244 <__adddf3>
 800eaba:	4632      	mov	r2, r6
 800eabc:	463b      	mov	r3, r7
 800eabe:	f7f1 fd77 	bl	80005b0 <__aeabi_dmul>
 800eac2:	a369      	add	r3, pc, #420	@ (adr r3, 800ec68 <atan+0x2b0>)
 800eac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eac8:	f7f1 fbbc 	bl	8000244 <__adddf3>
 800eacc:	4632      	mov	r2, r6
 800eace:	463b      	mov	r3, r7
 800ead0:	f7f1 fd6e 	bl	80005b0 <__aeabi_dmul>
 800ead4:	a366      	add	r3, pc, #408	@ (adr r3, 800ec70 <atan+0x2b8>)
 800ead6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eada:	f7f1 fbb3 	bl	8000244 <__adddf3>
 800eade:	4632      	mov	r2, r6
 800eae0:	463b      	mov	r3, r7
 800eae2:	f7f1 fd65 	bl	80005b0 <__aeabi_dmul>
 800eae6:	a364      	add	r3, pc, #400	@ (adr r3, 800ec78 <atan+0x2c0>)
 800eae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eaec:	f7f1 fbaa 	bl	8000244 <__adddf3>
 800eaf0:	4642      	mov	r2, r8
 800eaf2:	464b      	mov	r3, r9
 800eaf4:	f7f1 fd5c 	bl	80005b0 <__aeabi_dmul>
 800eaf8:	a361      	add	r3, pc, #388	@ (adr r3, 800ec80 <atan+0x2c8>)
 800eafa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eafe:	4680      	mov	r8, r0
 800eb00:	4689      	mov	r9, r1
 800eb02:	4630      	mov	r0, r6
 800eb04:	4639      	mov	r1, r7
 800eb06:	f7f1 fd53 	bl	80005b0 <__aeabi_dmul>
 800eb0a:	a35f      	add	r3, pc, #380	@ (adr r3, 800ec88 <atan+0x2d0>)
 800eb0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb10:	f7f1 fb96 	bl	8000240 <__aeabi_dsub>
 800eb14:	4632      	mov	r2, r6
 800eb16:	463b      	mov	r3, r7
 800eb18:	f7f1 fd4a 	bl	80005b0 <__aeabi_dmul>
 800eb1c:	a35c      	add	r3, pc, #368	@ (adr r3, 800ec90 <atan+0x2d8>)
 800eb1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb22:	f7f1 fb8d 	bl	8000240 <__aeabi_dsub>
 800eb26:	4632      	mov	r2, r6
 800eb28:	463b      	mov	r3, r7
 800eb2a:	f7f1 fd41 	bl	80005b0 <__aeabi_dmul>
 800eb2e:	a35a      	add	r3, pc, #360	@ (adr r3, 800ec98 <atan+0x2e0>)
 800eb30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb34:	f7f1 fb84 	bl	8000240 <__aeabi_dsub>
 800eb38:	4632      	mov	r2, r6
 800eb3a:	463b      	mov	r3, r7
 800eb3c:	f7f1 fd38 	bl	80005b0 <__aeabi_dmul>
 800eb40:	a357      	add	r3, pc, #348	@ (adr r3, 800eca0 <atan+0x2e8>)
 800eb42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb46:	f7f1 fb7b 	bl	8000240 <__aeabi_dsub>
 800eb4a:	4632      	mov	r2, r6
 800eb4c:	463b      	mov	r3, r7
 800eb4e:	f7f1 fd2f 	bl	80005b0 <__aeabi_dmul>
 800eb52:	4602      	mov	r2, r0
 800eb54:	460b      	mov	r3, r1
 800eb56:	4640      	mov	r0, r8
 800eb58:	4649      	mov	r1, r9
 800eb5a:	f7f1 fb73 	bl	8000244 <__adddf3>
 800eb5e:	4622      	mov	r2, r4
 800eb60:	462b      	mov	r3, r5
 800eb62:	f7f1 fd25 	bl	80005b0 <__aeabi_dmul>
 800eb66:	f1ba 3fff 	cmp.w	sl, #4294967295
 800eb6a:	4602      	mov	r2, r0
 800eb6c:	460b      	mov	r3, r1
 800eb6e:	d144      	bne.n	800ebfa <atan+0x242>
 800eb70:	4620      	mov	r0, r4
 800eb72:	4629      	mov	r1, r5
 800eb74:	f7f1 fb64 	bl	8000240 <__aeabi_dsub>
 800eb78:	e733      	b.n	800e9e2 <atan+0x2a>
 800eb7a:	2200      	movs	r2, #0
 800eb7c:	4b4f      	ldr	r3, [pc, #316]	@ (800ecbc <atan+0x304>)
 800eb7e:	f7f1 fb5f 	bl	8000240 <__aeabi_dsub>
 800eb82:	2200      	movs	r2, #0
 800eb84:	4606      	mov	r6, r0
 800eb86:	460f      	mov	r7, r1
 800eb88:	4620      	mov	r0, r4
 800eb8a:	4629      	mov	r1, r5
 800eb8c:	4b4b      	ldr	r3, [pc, #300]	@ (800ecbc <atan+0x304>)
 800eb8e:	f7f1 fb59 	bl	8000244 <__adddf3>
 800eb92:	4602      	mov	r2, r0
 800eb94:	460b      	mov	r3, r1
 800eb96:	4630      	mov	r0, r6
 800eb98:	4639      	mov	r1, r7
 800eb9a:	f7f1 fe33 	bl	8000804 <__aeabi_ddiv>
 800eb9e:	f04f 0a01 	mov.w	sl, #1
 800eba2:	4604      	mov	r4, r0
 800eba4:	460d      	mov	r5, r1
 800eba6:	e767      	b.n	800ea78 <atan+0xc0>
 800eba8:	4b46      	ldr	r3, [pc, #280]	@ (800ecc4 <atan+0x30c>)
 800ebaa:	429e      	cmp	r6, r3
 800ebac:	d21a      	bcs.n	800ebe4 <atan+0x22c>
 800ebae:	2200      	movs	r2, #0
 800ebb0:	4b45      	ldr	r3, [pc, #276]	@ (800ecc8 <atan+0x310>)
 800ebb2:	f7f1 fb45 	bl	8000240 <__aeabi_dsub>
 800ebb6:	2200      	movs	r2, #0
 800ebb8:	4606      	mov	r6, r0
 800ebba:	460f      	mov	r7, r1
 800ebbc:	4620      	mov	r0, r4
 800ebbe:	4629      	mov	r1, r5
 800ebc0:	4b41      	ldr	r3, [pc, #260]	@ (800ecc8 <atan+0x310>)
 800ebc2:	f7f1 fcf5 	bl	80005b0 <__aeabi_dmul>
 800ebc6:	2200      	movs	r2, #0
 800ebc8:	4b3c      	ldr	r3, [pc, #240]	@ (800ecbc <atan+0x304>)
 800ebca:	f7f1 fb3b 	bl	8000244 <__adddf3>
 800ebce:	4602      	mov	r2, r0
 800ebd0:	460b      	mov	r3, r1
 800ebd2:	4630      	mov	r0, r6
 800ebd4:	4639      	mov	r1, r7
 800ebd6:	f7f1 fe15 	bl	8000804 <__aeabi_ddiv>
 800ebda:	f04f 0a02 	mov.w	sl, #2
 800ebde:	4604      	mov	r4, r0
 800ebe0:	460d      	mov	r5, r1
 800ebe2:	e749      	b.n	800ea78 <atan+0xc0>
 800ebe4:	4602      	mov	r2, r0
 800ebe6:	460b      	mov	r3, r1
 800ebe8:	2000      	movs	r0, #0
 800ebea:	4938      	ldr	r1, [pc, #224]	@ (800eccc <atan+0x314>)
 800ebec:	f7f1 fe0a 	bl	8000804 <__aeabi_ddiv>
 800ebf0:	f04f 0a03 	mov.w	sl, #3
 800ebf4:	4604      	mov	r4, r0
 800ebf6:	460d      	mov	r5, r1
 800ebf8:	e73e      	b.n	800ea78 <atan+0xc0>
 800ebfa:	4b35      	ldr	r3, [pc, #212]	@ (800ecd0 <atan+0x318>)
 800ebfc:	4e35      	ldr	r6, [pc, #212]	@ (800ecd4 <atan+0x31c>)
 800ebfe:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800ec02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec06:	f7f1 fb1b 	bl	8000240 <__aeabi_dsub>
 800ec0a:	4622      	mov	r2, r4
 800ec0c:	462b      	mov	r3, r5
 800ec0e:	f7f1 fb17 	bl	8000240 <__aeabi_dsub>
 800ec12:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800ec16:	4602      	mov	r2, r0
 800ec18:	460b      	mov	r3, r1
 800ec1a:	e9d6 0100 	ldrd	r0, r1, [r6]
 800ec1e:	f7f1 fb0f 	bl	8000240 <__aeabi_dsub>
 800ec22:	f1bb 0f00 	cmp.w	fp, #0
 800ec26:	4604      	mov	r4, r0
 800ec28:	460d      	mov	r5, r1
 800ec2a:	f6bf aee4 	bge.w	800e9f6 <atan+0x3e>
 800ec2e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ec32:	461d      	mov	r5, r3
 800ec34:	e6df      	b.n	800e9f6 <atan+0x3e>
 800ec36:	a51c      	add	r5, pc, #112	@ (adr r5, 800eca8 <atan+0x2f0>)
 800ec38:	e9d5 4500 	ldrd	r4, r5, [r5]
 800ec3c:	e6db      	b.n	800e9f6 <atan+0x3e>
 800ec3e:	bf00      	nop
 800ec40:	54442d18 	.word	0x54442d18
 800ec44:	3ff921fb 	.word	0x3ff921fb
 800ec48:	8800759c 	.word	0x8800759c
 800ec4c:	7e37e43c 	.word	0x7e37e43c
 800ec50:	e322da11 	.word	0xe322da11
 800ec54:	3f90ad3a 	.word	0x3f90ad3a
 800ec58:	24760deb 	.word	0x24760deb
 800ec5c:	3fa97b4b 	.word	0x3fa97b4b
 800ec60:	a0d03d51 	.word	0xa0d03d51
 800ec64:	3fb10d66 	.word	0x3fb10d66
 800ec68:	c54c206e 	.word	0xc54c206e
 800ec6c:	3fb745cd 	.word	0x3fb745cd
 800ec70:	920083ff 	.word	0x920083ff
 800ec74:	3fc24924 	.word	0x3fc24924
 800ec78:	5555550d 	.word	0x5555550d
 800ec7c:	3fd55555 	.word	0x3fd55555
 800ec80:	2c6a6c2f 	.word	0x2c6a6c2f
 800ec84:	bfa2b444 	.word	0xbfa2b444
 800ec88:	52defd9a 	.word	0x52defd9a
 800ec8c:	3fadde2d 	.word	0x3fadde2d
 800ec90:	af749a6d 	.word	0xaf749a6d
 800ec94:	3fb3b0f2 	.word	0x3fb3b0f2
 800ec98:	fe231671 	.word	0xfe231671
 800ec9c:	3fbc71c6 	.word	0x3fbc71c6
 800eca0:	9998ebc4 	.word	0x9998ebc4
 800eca4:	3fc99999 	.word	0x3fc99999
 800eca8:	54442d18 	.word	0x54442d18
 800ecac:	bff921fb 	.word	0xbff921fb
 800ecb0:	440fffff 	.word	0x440fffff
 800ecb4:	7ff00000 	.word	0x7ff00000
 800ecb8:	3fdbffff 	.word	0x3fdbffff
 800ecbc:	3ff00000 	.word	0x3ff00000
 800ecc0:	3ff2ffff 	.word	0x3ff2ffff
 800ecc4:	40038000 	.word	0x40038000
 800ecc8:	3ff80000 	.word	0x3ff80000
 800eccc:	bff00000 	.word	0xbff00000
 800ecd0:	080105f8 	.word	0x080105f8
 800ecd4:	08010618 	.word	0x08010618

0800ecd8 <__ieee754_sqrt>:
 800ecd8:	4a65      	ldr	r2, [pc, #404]	@ (800ee70 <__ieee754_sqrt+0x198>)
 800ecda:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ecde:	438a      	bics	r2, r1
 800ece0:	4606      	mov	r6, r0
 800ece2:	460f      	mov	r7, r1
 800ece4:	460b      	mov	r3, r1
 800ece6:	4604      	mov	r4, r0
 800ece8:	d10e      	bne.n	800ed08 <__ieee754_sqrt+0x30>
 800ecea:	4602      	mov	r2, r0
 800ecec:	f7f1 fc60 	bl	80005b0 <__aeabi_dmul>
 800ecf0:	4602      	mov	r2, r0
 800ecf2:	460b      	mov	r3, r1
 800ecf4:	4630      	mov	r0, r6
 800ecf6:	4639      	mov	r1, r7
 800ecf8:	f7f1 faa4 	bl	8000244 <__adddf3>
 800ecfc:	4606      	mov	r6, r0
 800ecfe:	460f      	mov	r7, r1
 800ed00:	4630      	mov	r0, r6
 800ed02:	4639      	mov	r1, r7
 800ed04:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed08:	2900      	cmp	r1, #0
 800ed0a:	dc0c      	bgt.n	800ed26 <__ieee754_sqrt+0x4e>
 800ed0c:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 800ed10:	4302      	orrs	r2, r0
 800ed12:	d0f5      	beq.n	800ed00 <__ieee754_sqrt+0x28>
 800ed14:	b189      	cbz	r1, 800ed3a <__ieee754_sqrt+0x62>
 800ed16:	4602      	mov	r2, r0
 800ed18:	f7f1 fa92 	bl	8000240 <__aeabi_dsub>
 800ed1c:	4602      	mov	r2, r0
 800ed1e:	460b      	mov	r3, r1
 800ed20:	f7f1 fd70 	bl	8000804 <__aeabi_ddiv>
 800ed24:	e7ea      	b.n	800ecfc <__ieee754_sqrt+0x24>
 800ed26:	150a      	asrs	r2, r1, #20
 800ed28:	d115      	bne.n	800ed56 <__ieee754_sqrt+0x7e>
 800ed2a:	2100      	movs	r1, #0
 800ed2c:	e009      	b.n	800ed42 <__ieee754_sqrt+0x6a>
 800ed2e:	0ae3      	lsrs	r3, r4, #11
 800ed30:	3a15      	subs	r2, #21
 800ed32:	0564      	lsls	r4, r4, #21
 800ed34:	2b00      	cmp	r3, #0
 800ed36:	d0fa      	beq.n	800ed2e <__ieee754_sqrt+0x56>
 800ed38:	e7f7      	b.n	800ed2a <__ieee754_sqrt+0x52>
 800ed3a:	460a      	mov	r2, r1
 800ed3c:	e7fa      	b.n	800ed34 <__ieee754_sqrt+0x5c>
 800ed3e:	005b      	lsls	r3, r3, #1
 800ed40:	3101      	adds	r1, #1
 800ed42:	02d8      	lsls	r0, r3, #11
 800ed44:	d5fb      	bpl.n	800ed3e <__ieee754_sqrt+0x66>
 800ed46:	1e48      	subs	r0, r1, #1
 800ed48:	1a12      	subs	r2, r2, r0
 800ed4a:	f1c1 0020 	rsb	r0, r1, #32
 800ed4e:	fa24 f000 	lsr.w	r0, r4, r0
 800ed52:	4303      	orrs	r3, r0
 800ed54:	408c      	lsls	r4, r1
 800ed56:	2700      	movs	r7, #0
 800ed58:	f2a2 38ff 	subw	r8, r2, #1023	@ 0x3ff
 800ed5c:	2116      	movs	r1, #22
 800ed5e:	07d2      	lsls	r2, r2, #31
 800ed60:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800ed64:	463a      	mov	r2, r7
 800ed66:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ed6a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ed6e:	bf5c      	itt	pl
 800ed70:	005b      	lslpl	r3, r3, #1
 800ed72:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 800ed76:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800ed7a:	bf58      	it	pl
 800ed7c:	0064      	lslpl	r4, r4, #1
 800ed7e:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800ed82:	ea4f 0868 	mov.w	r8, r8, asr #1
 800ed86:	0064      	lsls	r4, r4, #1
 800ed88:	1815      	adds	r5, r2, r0
 800ed8a:	429d      	cmp	r5, r3
 800ed8c:	bfde      	ittt	le
 800ed8e:	182a      	addle	r2, r5, r0
 800ed90:	1b5b      	suble	r3, r3, r5
 800ed92:	183f      	addle	r7, r7, r0
 800ed94:	0fe5      	lsrs	r5, r4, #31
 800ed96:	3901      	subs	r1, #1
 800ed98:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800ed9c:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800eda0:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800eda4:	d1f0      	bne.n	800ed88 <__ieee754_sqrt+0xb0>
 800eda6:	460d      	mov	r5, r1
 800eda8:	2620      	movs	r6, #32
 800edaa:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800edae:	4293      	cmp	r3, r2
 800edb0:	eb00 0c01 	add.w	ip, r0, r1
 800edb4:	dc02      	bgt.n	800edbc <__ieee754_sqrt+0xe4>
 800edb6:	d113      	bne.n	800ede0 <__ieee754_sqrt+0x108>
 800edb8:	45a4      	cmp	ip, r4
 800edba:	d811      	bhi.n	800ede0 <__ieee754_sqrt+0x108>
 800edbc:	f1bc 0f00 	cmp.w	ip, #0
 800edc0:	eb0c 0100 	add.w	r1, ip, r0
 800edc4:	da3e      	bge.n	800ee44 <__ieee754_sqrt+0x16c>
 800edc6:	2900      	cmp	r1, #0
 800edc8:	db3c      	blt.n	800ee44 <__ieee754_sqrt+0x16c>
 800edca:	f102 0e01 	add.w	lr, r2, #1
 800edce:	1a9b      	subs	r3, r3, r2
 800edd0:	4672      	mov	r2, lr
 800edd2:	45a4      	cmp	ip, r4
 800edd4:	bf88      	it	hi
 800edd6:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800edda:	eba4 040c 	sub.w	r4, r4, ip
 800edde:	4405      	add	r5, r0
 800ede0:	ea4f 7cd4 	mov.w	ip, r4, lsr #31
 800ede4:	3e01      	subs	r6, #1
 800ede6:	eb0c 0343 	add.w	r3, ip, r3, lsl #1
 800edea:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800edee:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800edf2:	d1dc      	bne.n	800edae <__ieee754_sqrt+0xd6>
 800edf4:	431c      	orrs	r4, r3
 800edf6:	d01a      	beq.n	800ee2e <__ieee754_sqrt+0x156>
 800edf8:	4c1e      	ldr	r4, [pc, #120]	@ (800ee74 <__ieee754_sqrt+0x19c>)
 800edfa:	f8df 907c 	ldr.w	r9, [pc, #124]	@ 800ee78 <__ieee754_sqrt+0x1a0>
 800edfe:	e9d4 0100 	ldrd	r0, r1, [r4]
 800ee02:	e9d9 2300 	ldrd	r2, r3, [r9]
 800ee06:	f7f1 fa1b 	bl	8000240 <__aeabi_dsub>
 800ee0a:	e9d4 ab00 	ldrd	sl, fp, [r4]
 800ee0e:	4602      	mov	r2, r0
 800ee10:	460b      	mov	r3, r1
 800ee12:	4650      	mov	r0, sl
 800ee14:	4659      	mov	r1, fp
 800ee16:	f7f1 fe47 	bl	8000aa8 <__aeabi_dcmple>
 800ee1a:	b140      	cbz	r0, 800ee2e <__ieee754_sqrt+0x156>
 800ee1c:	e9d4 0100 	ldrd	r0, r1, [r4]
 800ee20:	e9d9 2300 	ldrd	r2, r3, [r9]
 800ee24:	f1b5 3fff 	cmp.w	r5, #4294967295
 800ee28:	d10e      	bne.n	800ee48 <__ieee754_sqrt+0x170>
 800ee2a:	4635      	mov	r5, r6
 800ee2c:	3701      	adds	r7, #1
 800ee2e:	107b      	asrs	r3, r7, #1
 800ee30:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800ee34:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800ee38:	eb03 5108 	add.w	r1, r3, r8, lsl #20
 800ee3c:	086b      	lsrs	r3, r5, #1
 800ee3e:	ea43 70c7 	orr.w	r0, r3, r7, lsl #31
 800ee42:	e75b      	b.n	800ecfc <__ieee754_sqrt+0x24>
 800ee44:	4696      	mov	lr, r2
 800ee46:	e7c2      	b.n	800edce <__ieee754_sqrt+0xf6>
 800ee48:	f7f1 f9fc 	bl	8000244 <__adddf3>
 800ee4c:	e9d4 ab00 	ldrd	sl, fp, [r4]
 800ee50:	4602      	mov	r2, r0
 800ee52:	460b      	mov	r3, r1
 800ee54:	4650      	mov	r0, sl
 800ee56:	4659      	mov	r1, fp
 800ee58:	f7f1 fe1c 	bl	8000a94 <__aeabi_dcmplt>
 800ee5c:	b120      	cbz	r0, 800ee68 <__ieee754_sqrt+0x190>
 800ee5e:	1cab      	adds	r3, r5, #2
 800ee60:	bf08      	it	eq
 800ee62:	3701      	addeq	r7, #1
 800ee64:	3502      	adds	r5, #2
 800ee66:	e7e2      	b.n	800ee2e <__ieee754_sqrt+0x156>
 800ee68:	1c6b      	adds	r3, r5, #1
 800ee6a:	f023 0501 	bic.w	r5, r3, #1
 800ee6e:	e7de      	b.n	800ee2e <__ieee754_sqrt+0x156>
 800ee70:	7ff00000 	.word	0x7ff00000
 800ee74:	08010640 	.word	0x08010640
 800ee78:	08010638 	.word	0x08010638

0800ee7c <_init>:
 800ee7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee7e:	bf00      	nop
 800ee80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ee82:	bc08      	pop	{r3}
 800ee84:	469e      	mov	lr, r3
 800ee86:	4770      	bx	lr

0800ee88 <_fini>:
 800ee88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee8a:	bf00      	nop
 800ee8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ee8e:	bc08      	pop	{r3}
 800ee90:	469e      	mov	lr, r3
 800ee92:	4770      	bx	lr
