

================================================================
== Vitis HLS Report for 'fcc_combined'
================================================================
* Date:           Tue May 10 01:33:38 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        fcc_combined
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_40_1                   |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_46_2                   |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_62_3                  |        4|        ?|     4 ~ ?|          -|          -|  1 ~ ?|        no|
        |  ++ VITIS_LOOP_63_4                |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        | + LOOP1                            |        ?|        ?|         ?|          -|          -|  1 ~ ?|        no|
        |  ++ LOOP2                          |        ?|        ?|         5|          1|          1|      ?|       yes|
        | + VITIS_LOOP_83_5                  |        4|        ?|     4 ~ ?|          -|          -|  1 ~ ?|        no|
        |  ++ VITIS_LOOP_84_6                |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        | + VITIS_LOOP_89_7_VITIS_LOOP_90_8  |        ?|        ?|         8|          2|          1|      ?|       yes|
        | + VITIS_LOOP_96_9                  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        | + VITIS_LOOP_100_10                |        4|        ?|     4 ~ ?|          -|          -|  1 ~ ?|        no|
        |  ++ VITIS_LOOP_101_11              |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 2, depth = 8
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 3
  * Pipeline-6: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 86
* Pipeline : 7
  Pipeline-0 : II = 1, D = 3, States = { 12 13 14 }
  Pipeline-1 : II = 1, D = 3, States = { 31 32 33 }
  Pipeline-2 : II = 2, D = 8, States = { 36 37 38 39 40 41 42 43 }
  Pipeline-3 : II = 1, D = 3, States = { 45 46 47 }
  Pipeline-4 : II = 1, D = 3, States = { 55 56 57 }
  Pipeline-5 : II = 1, D = 3, States = { 73 74 75 }
  Pipeline-6 : II = 1, D = 5, States = { 81 82 83 84 85 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 15 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 15 13 
13 --> 14 
14 --> 12 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 44 21 49 63 
21 --> 22 35 
22 --> 23 
23 --> 24 34 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 34 32 
32 --> 33 
33 --> 31 
34 --> 21 
35 --> 36 
36 --> 44 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 36 
44 --> 45 
45 --> 48 46 
46 --> 47 
47 --> 45 
48 --> 49 
49 --> 50 17 
50 --> 51 
51 --> 52 62 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 58 56 
56 --> 57 
57 --> 55 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 49 
63 --> 64 77 
64 --> 65 
65 --> 66 76 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 76 74 
74 --> 75 
75 --> 73 
76 --> 63 
77 --> 78 49 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 86 85 
85 --> 81 
86 --> 77 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 87 [1/1] (1.00ns)   --->   "%fwprop_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %fwprop"   --->   Operation 87 'read' 'fwprop_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 88 [1/1] (1.00ns)   --->   "%ydim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ydim"   --->   Operation 88 'read' 'ydim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 89 [1/1] (1.00ns)   --->   "%xdim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %xdim"   --->   Operation 89 'read' 'xdim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 90 [1/1] (1.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %b"   --->   Operation 90 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 91 [1/1] (1.00ns)   --->   "%dwt_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dwt"   --->   Operation 91 'read' 'dwt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 92 [1/1] (1.00ns)   --->   "%wt_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %wt"   --->   Operation 92 'read' 'wt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 93 [1/1] (3.25ns)   --->   "%wbuf_V = alloca i32 1" [fcc_combined/main.cpp:32]   --->   Operation 93 'alloca' 'wbuf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_1 : Operation 94 [1/1] (3.25ns)   --->   "%bbuf_V = alloca i32 1" [fcc_combined/main.cpp:33]   --->   Operation 94 'alloca' 'bbuf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_1 : Operation 95 [1/1] (3.25ns)   --->   "%dwbuf_V = alloca i32 1" [fcc_combined/main.cpp:35]   --->   Operation 95 'alloca' 'dwbuf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_1 : Operation 96 [1/1] (3.25ns)   --->   "%dbbuf_V = alloca i32 1" [fcc_combined/main.cpp:36]   --->   Operation 96 'alloca' 'dbbuf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ydim_read, i32 31" [fcc_combined/main.cpp:38]   --->   Operation 97 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i32 %ydim_read" [fcc_combined/main.cpp:38]   --->   Operation 98 'sext' 'sext_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [2/2] (6.91ns)   --->   "%mul_ln38 = mul i65 %sext_ln38, i65 5497558139" [fcc_combined/main.cpp:38]   --->   Operation 99 'mul' 'mul_ln38' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 100 [1/2] (6.91ns)   --->   "%mul_ln38 = mul i65 %sext_ln38, i65 5497558139" [fcc_combined/main.cpp:38]   --->   Operation 100 'mul' 'mul_ln38' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i27 @_ssdm_op_PartSelect.i27.i65.i32.i32, i65 %mul_ln38, i32 38, i32 64" [fcc_combined/main.cpp:38]   --->   Operation 101 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.95>
ST_4 : Operation 102 [1/1] (3.54ns)   --->   "%sub_ln38 = sub i65 0, i65 %mul_ln38" [fcc_combined/main.cpp:38]   --->   Operation 102 'sub' 'sub_ln38' <Predicate = (tmp)> <Delay = 3.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node sub_ln38_1)   --->   "%tmp_1 = partselect i27 @_ssdm_op_PartSelect.i27.i65.i32.i32, i65 %sub_ln38, i32 38, i32 64" [fcc_combined/main.cpp:38]   --->   Operation 103 'partselect' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node sub_ln38_1)   --->   "%select_ln38 = select i1 %tmp, i27 %tmp_1, i27 %tmp_2" [fcc_combined/main.cpp:38]   --->   Operation 104 'select' 'select_ln38' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (2.40ns) (out node of the LUT)   --->   "%sub_ln38_1 = sub i27 0, i27 %select_ln38" [fcc_combined/main.cpp:38]   --->   Operation 105 'sub' 'sub_ln38_1' <Predicate = (tmp)> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (2.47ns)   --->   "%icmp_ln40 = icmp_sgt  i32 %ydim_read, i32 0" [fcc_combined/main.cpp:40]   --->   Operation 106 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_19"   --->   Operation 107 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_14, void @empty_24, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 109 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x, void @empty_16, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x"   --->   Operation 111 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dx, void @empty_16, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dx"   --->   Operation 113 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wt, void @empty_23, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_11, void @empty_7, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_6"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wt, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_6"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dwt, void @empty_23, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_11, void @empty_4, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_6"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dwt, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_6"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_23, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_11, void @empty_3, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_6"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_6"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_23, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_11, void @empty_2, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_6"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_6"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %y, void @empty_16, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %y"   --->   Operation 123 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dy, void @empty_16, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %dy, i64 666, i64 207, i64 4294967295"   --->   Operation 125 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dy"   --->   Operation 126 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %xdim"   --->   Operation 127 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_23, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_11, void @empty_1, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ydim"   --->   Operation 130 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_23, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_11, void @empty_0, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %fwprop"   --->   Operation 133 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_23, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_11, void @empty_26, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_23, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_11, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node num_iters)   --->   "%select_ln38_1 = select i1 %tmp, i27 %sub_ln38_1, i27 %tmp_2" [fcc_combined/main.cpp:38]   --->   Operation 137 'select' 'select_ln38_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (2.40ns) (out node of the LUT)   --->   "%num_iters = add i27 %select_ln38_1, i27 1" [fcc_combined/main.cpp:38]   --->   Operation 138 'add' 'num_iters' <Predicate = true> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %._crit_edge282, void %.lr.ph281" [fcc_combined/main.cpp:40]   --->   Operation 139 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %b_read, i32 1, i32 31" [fcc_combined/main.cpp:40]   --->   Operation 140 'partselect' 'trunc_ln' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i31 %trunc_ln" [fcc_combined/main.cpp:40]   --->   Operation 141 'sext' 'sext_ln40' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i32 %sext_ln40" [fcc_combined/main.cpp:40]   --->   Operation 142 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 143 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:40]   --->   Operation 143 'readreq' 'empty' <Predicate = (icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 144 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:40]   --->   Operation 144 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 145 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:40]   --->   Operation 145 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 146 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:40]   --->   Operation 146 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 147 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:40]   --->   Operation 147 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 148 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:40]   --->   Operation 148 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i32 %ydim_read" [fcc_combined/main.cpp:40]   --->   Operation 149 'trunc' 'trunc_ln40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 150 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:40]   --->   Operation 150 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 151 [1/1] (1.58ns)   --->   "%br_ln40 = br void" [fcc_combined/main.cpp:40]   --->   Operation 151 'br' 'br_ln40' <Predicate = true> <Delay = 1.58>

State 12 <SV = 11> <Delay = 2.52>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%i = phi i31 %add_ln40, void %.split25, i31 0, void %.lr.ph281" [fcc_combined/main.cpp:40]   --->   Operation 152 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (2.52ns)   --->   "%add_ln40 = add i31 %i, i31 1" [fcc_combined/main.cpp:40]   --->   Operation 153 'add' 'add_ln40' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 154 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (2.47ns)   --->   "%icmp_ln40_1 = icmp_eq  i31 %i, i31 %trunc_ln40" [fcc_combined/main.cpp:40]   --->   Operation 155 'icmp' 'icmp_ln40_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%empty_37 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 156 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40_1, void %.split25, void %._crit_edge282.loopexit" [fcc_combined/main.cpp:40]   --->   Operation 157 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i31 %i" [fcc_combined/main.cpp:41]   --->   Operation 158 'trunc' 'trunc_ln41' <Predicate = (!icmp_ln40_1)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 159 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr" [fcc_combined/main.cpp:41]   --->   Operation 159 'read' 'gmem_addr_read' <Predicate = (!icmp_ln40_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 160 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [fcc_combined/main.cpp:40]   --->   Operation 160 'specloopname' 'specloopname_ln40' <Predicate = (!icmp_ln40_1)> <Delay = 0.00>
ST_14 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i10 %trunc_ln41" [fcc_combined/main.cpp:41]   --->   Operation 161 'zext' 'zext_ln41' <Predicate = (!icmp_ln40_1)> <Delay = 0.00>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%bbuf_V_addr = getelementptr i16 %bbuf_V, i32 0, i32 %zext_ln41" [fcc_combined/main.cpp:41]   --->   Operation 162 'getelementptr' 'bbuf_V_addr' <Predicate = (!icmp_ln40_1)> <Delay = 0.00>
ST_14 : Operation 163 [1/1] (3.25ns)   --->   "%store_ln41 = store i16 %gmem_addr_read, i10 %bbuf_V_addr" [fcc_combined/main.cpp:41]   --->   Operation 163 'store' 'store_ln41' <Predicate = (!icmp_ln40_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_14 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 164 'br' 'br_ln0' <Predicate = (!icmp_ln40_1)> <Delay = 0.00>

State 15 <SV = 12> <Delay = 6.91>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge282"   --->   Operation 165 'br' 'br_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i32 %xdim_read" [fcc_combined/main.cpp:46]   --->   Operation 166 'trunc' 'trunc_ln46' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 167 [2/2] (6.91ns)   --->   "%mul_ln50 = mul i31 %trunc_ln46, i31 50" [fcc_combined/main.cpp:50]   --->   Operation 167 'mul' 'mul_ln50' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 6.91>
ST_16 : Operation 168 [1/1] (2.47ns)   --->   "%cmp37252 = icmp_sgt  i32 %xdim_read, i32 0"   --->   Operation 168 'icmp' 'cmp37252' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i32 %ydim_read" [fcc_combined/main.cpp:46]   --->   Operation 169 'sext' 'sext_ln46' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln46_1 = sext i27 %num_iters" [fcc_combined/main.cpp:46]   --->   Operation 170 'sext' 'sext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 171 [1/2] (6.91ns)   --->   "%mul_ln50 = mul i31 %trunc_ln46, i31 50" [fcc_combined/main.cpp:50]   --->   Operation 171 'mul' 'mul_ln50' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i32 %xdim_read" [fcc_combined/main.cpp:89]   --->   Operation 172 'zext' 'zext_ln89' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 173 [1/1] (1.58ns)   --->   "%br_ln46 = br void" [fcc_combined/main.cpp:46]   --->   Operation 173 'br' 'br_ln46' <Predicate = true> <Delay = 1.58>

State 17 <SV = 14> <Delay = 2.55>
ST_17 : Operation 174 [1/1] (0.00ns)   --->   "%k = phi i32 0, void %._crit_edge282, i32 %add_ln50, void %._crit_edge271" [fcc_combined/main.cpp:50]   --->   Operation 174 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 175 [1/1] (2.55ns)   --->   "%add_ln50 = add i32 %k, i32 1" [fcc_combined/main.cpp:50]   --->   Operation 175 'add' 'add_ln50' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 176 [1/1] (2.47ns)   --->   "%icmp_ln46 = icmp_eq  i32 %k, i32 %sext_ln46_1" [fcc_combined/main.cpp:46]   --->   Operation 176 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 6.91>
ST_18 : Operation 177 [1/1] (0.00ns)   --->   "%phi_mul = phi i38 0, void %._crit_edge282, i38 %add_ln46, void %._crit_edge271" [fcc_combined/main.cpp:46]   --->   Operation 177 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 178 [1/1] (2.79ns)   --->   "%add_ln46 = add i38 %phi_mul, i38 50" [fcc_combined/main.cpp:46]   --->   Operation 178 'add' 'add_ln46' <Predicate = true> <Delay = 2.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %.split23, void %._crit_edge277.loopexit" [fcc_combined/main.cpp:46]   --->   Operation 179 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln46_1 = trunc i32 %k" [fcc_combined/main.cpp:46]   --->   Operation 180 'trunc' 'trunc_ln46_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_18 : Operation 181 [2/2] (6.91ns)   --->   "%mul_ln50_1 = mul i31 %mul_ln50, i31 %trunc_ln46_1" [fcc_combined/main.cpp:50]   --->   Operation 181 'mul' 'mul_ln50_1' <Predicate = (!icmp_ln46)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i32 %add_ln50" [fcc_combined/main.cpp:50]   --->   Operation 182 'zext' 'zext_ln50' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_18 : Operation 183 [2/2] (6.91ns)   --->   "%mul_ln50_2 = mul i38 %zext_ln50, i38 50" [fcc_combined/main.cpp:50]   --->   Operation 183 'mul' 'mul_ln50_2' <Predicate = (!icmp_ln46)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 184 [1/1] (0.00ns)   --->   "%ret_ln115 = ret" [fcc_combined/main.cpp:115]   --->   Operation 184 'ret' 'ret_ln115' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 19 <SV = 16> <Delay = 6.91>
ST_19 : Operation 185 [1/2] (6.91ns)   --->   "%mul_ln50_1 = mul i31 %mul_ln50, i31 %trunc_ln46_1" [fcc_combined/main.cpp:50]   --->   Operation 185 'mul' 'mul_ln50_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 186 [1/2] (6.91ns)   --->   "%mul_ln50_2 = mul i38 %zext_ln50, i38 50" [fcc_combined/main.cpp:50]   --->   Operation 186 'mul' 'mul_ln50_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 17> <Delay = 5.72>
ST_20 : Operation 187 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [fcc_combined/main.cpp:46]   --->   Operation 187 'specloopname' 'specloopname_ln46' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i38 %mul_ln50_2" [fcc_combined/main.cpp:50]   --->   Operation 188 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 189 [1/1] (2.51ns)   --->   "%icmp_ln50 = icmp_slt  i39 %sext_ln46, i39 %zext_ln50_1" [fcc_combined/main.cpp:50]   --->   Operation 189 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 2.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i38 %phi_mul" [fcc_combined/main.cpp:51]   --->   Operation 190 'trunc' 'trunc_ln51' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln51_1 = trunc i38 %phi_mul" [fcc_combined/main.cpp:51]   --->   Operation 191 'trunc' 'trunc_ln51_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 192 [1/1] (2.55ns)   --->   "%sub_ln50 = sub i32 %ydim_read, i32 %trunc_ln51_1" [fcc_combined/main.cpp:50]   --->   Operation 192 'sub' 'sub_ln50' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 193 [1/1] (0.69ns)   --->   "%ub = select i1 %icmp_ln50, i32 %sub_ln50, i32 50" [fcc_combined/main.cpp:50]   --->   Operation 193 'select' 'ub' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 194 [1/1] (2.47ns)   --->   "%cmp36257 = icmp_sgt  i32 %ub, i32 0" [fcc_combined/main.cpp:50]   --->   Operation 194 'icmp' 'cmp36257' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %fwprop_read, void, void" [fcc_combined/main.cpp:60]   --->   Operation 195 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %cmp36257, void %._crit_edge236, void %.lr.ph225" [fcc_combined/main.cpp:83]   --->   Operation 196 'br' 'br_ln83' <Predicate = (!fwprop_read)> <Delay = 0.00>
ST_20 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i32 %ub" [fcc_combined/main.cpp:83]   --->   Operation 197 'trunc' 'trunc_ln83' <Predicate = (!fwprop_read & cmp36257)> <Delay = 0.00>
ST_20 : Operation 198 [1/1] (1.58ns)   --->   "%br_ln83 = br void" [fcc_combined/main.cpp:83]   --->   Operation 198 'br' 'br_ln83' <Predicate = (!fwprop_read & cmp36257)> <Delay = 1.58>
ST_20 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %cmp36257, void %._crit_edge271, void %.lr.ph260" [fcc_combined/main.cpp:62]   --->   Operation 199 'br' 'br_ln62' <Predicate = (fwprop_read)> <Delay = 0.00>
ST_20 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i32 %ub" [fcc_combined/main.cpp:62]   --->   Operation 200 'trunc' 'trunc_ln62' <Predicate = (fwprop_read & cmp36257)> <Delay = 0.00>
ST_20 : Operation 201 [1/1] (1.58ns)   --->   "%br_ln62 = br void" [fcc_combined/main.cpp:62]   --->   Operation 201 'br' 'br_ln62' <Predicate = (fwprop_read & cmp36257)> <Delay = 1.58>

State 21 <SV = 18> <Delay = 6.91>
ST_21 : Operation 202 [1/1] (0.00ns)   --->   "%i_2 = phi i31 %add_ln83, void %._crit_edge, i31 0, void %.lr.ph225" [fcc_combined/main.cpp:83]   --->   Operation 202 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 203 [1/1] (2.52ns)   --->   "%add_ln83 = add i31 %i_2, i31 1" [fcc_combined/main.cpp:83]   --->   Operation 203 'add' 'add_ln83' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 204 [1/1] (2.47ns)   --->   "%icmp_ln83 = icmp_eq  i31 %i_2, i31 %trunc_ln83" [fcc_combined/main.cpp:83]   --->   Operation 204 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 205 [1/1] (0.00ns)   --->   "%empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 205 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83, void %.split6, void %.lr.ph235.preheader" [fcc_combined/main.cpp:83]   --->   Operation 206 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 207 [2/2] (6.91ns)   --->   "%empty_46 = mul i31 %i_2, i31 %trunc_ln46" [fcc_combined/main.cpp:83]   --->   Operation 207 'mul' 'empty_46' <Predicate = (!icmp_ln83)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln89_1 = zext i31 %trunc_ln83" [fcc_combined/main.cpp:89]   --->   Operation 208 'zext' 'zext_ln89_1' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_21 : Operation 209 [2/2] (6.91ns)   --->   "%mul_ln89 = mul i63 %zext_ln89_1, i63 %zext_ln89" [fcc_combined/main.cpp:89]   --->   Operation 209 'mul' 'mul_ln89' <Predicate = (icmp_ln83)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 19> <Delay = 6.91>
ST_22 : Operation 210 [1/2] (6.91ns)   --->   "%empty_46 = mul i31 %i_2, i31 %trunc_ln46" [fcc_combined/main.cpp:83]   --->   Operation 210 'mul' 'empty_46' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 20> <Delay = 5.07>
ST_23 : Operation 211 [1/1] (0.00ns)   --->   "%specloopname_ln83 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [fcc_combined/main.cpp:83]   --->   Operation 211 'specloopname' 'specloopname_ln83' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 212 [1/1] (2.52ns)   --->   "%empty_47 = add i31 %empty_46, i31 %mul_ln50_1" [fcc_combined/main.cpp:83]   --->   Operation 212 'add' 'empty_47' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_47, i1 0" [fcc_combined/main.cpp:83]   --->   Operation 213 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 214 [1/1] (2.55ns)   --->   "%empty_48 = add i32 %tmp_5, i32 %dwt_read" [fcc_combined/main.cpp:83]   --->   Operation 214 'add' 'empty_48' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %cmp37252, void %._crit_edge, void %.lr.ph" [fcc_combined/main.cpp:84]   --->   Operation 215 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_48, i32 1, i32 31" [fcc_combined/main.cpp:84]   --->   Operation 216 'partselect' 'trunc_ln9' <Predicate = (cmp37252)> <Delay = 0.00>
ST_23 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln84 = sext i31 %trunc_ln9" [fcc_combined/main.cpp:84]   --->   Operation 217 'sext' 'sext_ln84' <Predicate = (cmp37252)> <Delay = 0.00>
ST_23 : Operation 218 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16 %gmem, i32 %sext_ln84" [fcc_combined/main.cpp:84]   --->   Operation 218 'getelementptr' 'gmem_addr_2' <Predicate = (cmp37252)> <Delay = 0.00>
ST_23 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i31 %i_2" [fcc_combined/main.cpp:85]   --->   Operation 219 'trunc' 'trunc_ln85' <Predicate = (cmp37252)> <Delay = 0.00>

State 24 <SV = 21> <Delay = 7.30>
ST_24 : Operation 220 [7/7] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:84]   --->   Operation 220 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 22> <Delay = 7.30>
ST_25 : Operation 221 [6/7] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:84]   --->   Operation 221 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 23> <Delay = 7.30>
ST_26 : Operation 222 [5/7] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:84]   --->   Operation 222 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 24> <Delay = 7.30>
ST_27 : Operation 223 [4/7] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:84]   --->   Operation 223 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i6 %trunc_ln85" [fcc_combined/main.cpp:85]   --->   Operation 224 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 225 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln85 = mul i16 %zext_ln85, i16 1000" [fcc_combined/main.cpp:85]   --->   Operation 225 'mul' 'mul_ln85' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 25> <Delay = 7.30>
ST_28 : Operation 226 [3/7] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:84]   --->   Operation 226 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 227 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln85 = mul i16 %zext_ln85, i16 1000" [fcc_combined/main.cpp:85]   --->   Operation 227 'mul' 'mul_ln85' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 26> <Delay = 7.30>
ST_29 : Operation 228 [2/7] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:84]   --->   Operation 228 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 229 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln85 = mul i16 %zext_ln85, i16 1000" [fcc_combined/main.cpp:85]   --->   Operation 229 'mul' 'mul_ln85' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 27> <Delay = 7.30>
ST_30 : Operation 230 [1/7] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:84]   --->   Operation 230 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 231 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln85 = mul i16 %zext_ln85, i16 1000" [fcc_combined/main.cpp:85]   --->   Operation 231 'mul' 'mul_ln85' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 232 [1/1] (1.58ns)   --->   "%br_ln84 = br void" [fcc_combined/main.cpp:84]   --->   Operation 232 'br' 'br_ln84' <Predicate = true> <Delay = 1.58>

State 31 <SV = 28> <Delay = 2.52>
ST_31 : Operation 233 [1/1] (0.00ns)   --->   "%j_1 = phi i31 %add_ln84, void %.split, i31 0, void %.lr.ph" [fcc_combined/main.cpp:84]   --->   Operation 233 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 234 [1/1] (2.52ns)   --->   "%add_ln84 = add i31 %j_1, i31 1" [fcc_combined/main.cpp:84]   --->   Operation 234 'add' 'add_ln84' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 235 [1/1] (0.00ns)   --->   "%j_1_cast = zext i31 %j_1" [fcc_combined/main.cpp:84]   --->   Operation 235 'zext' 'j_1_cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 236 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 236 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 237 [1/1] (2.47ns)   --->   "%icmp_ln84 = icmp_eq  i32 %j_1_cast, i32 %xdim_read" [fcc_combined/main.cpp:84]   --->   Operation 237 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 238 [1/1] (0.00ns)   --->   "%empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 238 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %icmp_ln84, void %.split, void %._crit_edge.loopexit" [fcc_combined/main.cpp:84]   --->   Operation 239 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln85_1 = trunc i31 %j_1" [fcc_combined/main.cpp:85]   --->   Operation 240 'trunc' 'trunc_ln85_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_31 : Operation 241 [1/1] (2.07ns)   --->   "%add_ln85 = add i16 %mul_ln85, i16 %trunc_ln85_1" [fcc_combined/main.cpp:85]   --->   Operation 241 'add' 'add_ln85' <Predicate = (!icmp_ln84)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 29> <Delay = 7.30>
ST_32 : Operation 242 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_2" [fcc_combined/main.cpp:85]   --->   Operation 242 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln84)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 30> <Delay = 3.25>
ST_33 : Operation 243 [1/1] (0.00ns)   --->   "%specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [fcc_combined/main.cpp:84]   --->   Operation 243 'specloopname' 'specloopname_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_33 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln85_1 = zext i16 %add_ln85" [fcc_combined/main.cpp:85]   --->   Operation 244 'zext' 'zext_ln85_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_33 : Operation 245 [1/1] (0.00ns)   --->   "%dwbuf_V_addr = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln85_1" [fcc_combined/main.cpp:85]   --->   Operation 245 'getelementptr' 'dwbuf_V_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_33 : Operation 246 [1/1] (3.25ns)   --->   "%store_ln85 = store i16 %gmem_addr_2_read, i16 %dwbuf_V_addr" [fcc_combined/main.cpp:85]   --->   Operation 246 'store' 'store_ln85' <Predicate = (!icmp_ln84)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_33 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 247 'br' 'br_ln0' <Predicate = (!icmp_ln84)> <Delay = 0.00>

State 34 <SV = 29> <Delay = 0.00>
ST_34 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 248 'br' 'br_ln0' <Predicate = (cmp37252)> <Delay = 0.00>
ST_34 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 249 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 35 <SV = 19> <Delay = 6.91>
ST_35 : Operation 250 [1/2] (6.91ns)   --->   "%mul_ln89 = mul i63 %zext_ln89_1, i63 %zext_ln89" [fcc_combined/main.cpp:89]   --->   Operation 250 'mul' 'mul_ln89' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 251 [1/1] (1.58ns)   --->   "%br_ln89 = br void %_ZN8ap_fixedILi16ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [fcc_combined/main.cpp:89]   --->   Operation 251 'br' 'br_ln89' <Predicate = true> <Delay = 1.58>

State 36 <SV = 20> <Delay = 4.25>
ST_36 : Operation 252 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i63 0, void %.lr.ph235.preheader, i63 %add_ln89_2, void %._crit_edge231.loopexit" [fcc_combined/main.cpp:89]   --->   Operation 252 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 253 [1/1] (0.00ns)   --->   "%i_4 = phi i31 0, void %.lr.ph235.preheader, i31 %select_ln89_3, void %._crit_edge231.loopexit" [fcc_combined/main.cpp:89]   --->   Operation 253 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 254 [1/1] (0.00ns)   --->   "%j_3 = phi i32 0, void %.lr.ph235.preheader, i32 %add_ln90, void %._crit_edge231.loopexit" [fcc_combined/main.cpp:90]   --->   Operation 254 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 255 [1/1] (3.49ns)   --->   "%add_ln89_2 = add i63 %indvar_flatten, i63 1" [fcc_combined/main.cpp:89]   --->   Operation 255 'add' 'add_ln89_2' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 256 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 256 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 257 [1/1] (2.78ns)   --->   "%icmp_ln89 = icmp_eq  i63 %indvar_flatten, i63 %mul_ln89" [fcc_combined/main.cpp:89]   --->   Operation 257 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %._crit_edge231.loopexit, void %._crit_edge236.loopexit" [fcc_combined/main.cpp:89]   --->   Operation 258 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 259 [1/1] (2.52ns)   --->   "%add_ln89 = add i31 %i_4, i31 1" [fcc_combined/main.cpp:89]   --->   Operation 259 'add' 'add_ln89' <Predicate = (!icmp_ln89)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 260 [1/1] (2.47ns)   --->   "%icmp_ln90 = icmp_eq  i32 %j_3, i32 %xdim_read" [fcc_combined/main.cpp:90]   --->   Operation 260 'icmp' 'icmp_ln90' <Predicate = (!icmp_ln89)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i31 %add_ln89" [fcc_combined/main.cpp:89]   --->   Operation 261 'trunc' 'trunc_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_36 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln89_1 = trunc i31 %i_4" [fcc_combined/main.cpp:89]   --->   Operation 262 'trunc' 'trunc_ln89_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_36 : Operation 263 [1/1] (0.68ns)   --->   "%select_ln89_2 = select i1 %icmp_ln90, i10 %trunc_ln89, i10 %trunc_ln89_1" [fcc_combined/main.cpp:89]   --->   Operation 263 'select' 'select_ln89_2' <Predicate = (!icmp_ln89)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 264 [1/1] (0.00ns)   --->   "%select_ln89_1_v_cast = zext i10 %select_ln89_2" [fcc_combined/main.cpp:89]   --->   Operation 264 'zext' 'select_ln89_1_v_cast' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_36 : Operation 265 [3/3] (1.05ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i16 %select_ln89_1_v_cast, i16 1000" [fcc_combined/main.cpp:89]   --->   Operation 265 'mul' 'mul_ln1118' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 37 <SV = 21> <Delay = 4.98>
ST_37 : Operation 266 [1/1] (0.69ns)   --->   "%select_ln89 = select i1 %icmp_ln90, i32 0, i32 %j_3" [fcc_combined/main.cpp:89]   --->   Operation 266 'select' 'select_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 267 [2/3] (1.05ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i16 %select_ln89_1_v_cast, i16 1000" [fcc_combined/main.cpp:89]   --->   Operation 267 'mul' 'mul_ln1118' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 268 [1/1] (1.73ns)   --->   "%add_ln89_1 = add i10 %select_ln89_2, i10 %trunc_ln51" [fcc_combined/main.cpp:89]   --->   Operation 268 'add' 'add_ln89_1' <Predicate = (!icmp_ln89)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln89_2 = zext i10 %add_ln89_1" [fcc_combined/main.cpp:89]   --->   Operation 269 'zext' 'zext_ln89_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_37 : Operation 270 [1/1] (0.00ns)   --->   "%dy_addr_1 = getelementptr i16 %dy, i32 0, i32 %zext_ln89_2" [fcc_combined/main.cpp:89]   --->   Operation 270 'getelementptr' 'dy_addr_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_37 : Operation 271 [2/2] (3.25ns)   --->   "%dy_load_2 = load i10 %dy_addr_1" [fcc_combined/main.cpp:89]   --->   Operation 271 'load' 'dy_load_2' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_37 : Operation 272 [1/1] (0.73ns)   --->   "%select_ln89_3 = select i1 %icmp_ln90, i31 %add_ln89, i31 %i_4" [fcc_combined/main.cpp:89]   --->   Operation 272 'select' 'select_ln89_3' <Predicate = (!icmp_ln89)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i32 %select_ln89"   --->   Operation 273 'trunc' 'trunc_ln1118' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_37 : Operation 274 [1/1] (2.55ns)   --->   "%add_ln90 = add i32 %select_ln89, i32 1" [fcc_combined/main.cpp:90]   --->   Operation 274 'add' 'add_ln90' <Predicate = (!icmp_ln89)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 22> <Delay = 3.25>
ST_38 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln89_3 = zext i10 %select_ln89_2" [fcc_combined/main.cpp:89]   --->   Operation 275 'zext' 'zext_ln89_3' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_38 : Operation 276 [1/3] (0.00ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i16 %select_ln89_1_v_cast, i16 1000" [fcc_combined/main.cpp:89]   --->   Operation 276 'mul' 'mul_ln1118' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 277 [1/1] (0.00ns)   --->   "%dy_addr = getelementptr i16 %dy, i32 0, i32 %zext_ln89_3" [fcc_combined/main.cpp:89]   --->   Operation 277 'getelementptr' 'dy_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_38 : Operation 278 [2/2] (3.25ns)   --->   "%dy_load_1 = load i10 %dy_addr" [fcc_combined/main.cpp:89]   --->   Operation 278 'load' 'dy_load_1' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_38 : Operation 279 [1/2] (3.25ns)   --->   "%dy_load_2 = load i10 %dy_addr_1" [fcc_combined/main.cpp:89]   --->   Operation 279 'load' 'dy_load_2' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_38 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i16 %trunc_ln1118"   --->   Operation 280 'zext' 'zext_ln1118' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_38 : Operation 281 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1118 = add i16 %mul_ln1118, i16 %trunc_ln1118"   --->   Operation 281 'add' 'add_ln1118' <Predicate = (!icmp_ln89)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 282 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr i16 %x, i32 0, i32 %zext_ln1118"   --->   Operation 282 'getelementptr' 'x_addr_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_38 : Operation 283 [2/2] (3.25ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 283 'load' 'x_load_1' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>

State 39 <SV = 23> <Delay = 5.35>
ST_39 : Operation 284 [1/2] (3.25ns)   --->   "%dy_load_1 = load i10 %dy_addr" [fcc_combined/main.cpp:89]   --->   Operation 284 'load' 'dy_load_1' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_39 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln89_1 = sext i16 %dy_load_2" [fcc_combined/main.cpp:89]   --->   Operation 285 'sext' 'sext_ln89_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_39 : Operation 286 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1118 = add i16 %mul_ln1118, i16 %trunc_ln1118"   --->   Operation 286 'add' 'add_ln1118' <Predicate = (!icmp_ln89)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i16 %add_ln1118"   --->   Operation 287 'zext' 'zext_ln1118_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_39 : Operation 288 [1/1] (0.00ns)   --->   "%wbuf_V_addr_2 = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln1118_1"   --->   Operation 288 'getelementptr' 'wbuf_V_addr_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_39 : Operation 289 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_1 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln1118_1"   --->   Operation 289 'getelementptr' 'dwbuf_V_addr_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_39 : Operation 290 [2/2] (3.25ns)   --->   "%wbuf_V_load = load i16 %wbuf_V_addr_2"   --->   Operation 290 'load' 'wbuf_V_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_39 : Operation 291 [1/2] (3.25ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 291 'load' 'x_load_1' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_39 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i16 %x_load_1"   --->   Operation 292 'sext' 'sext_ln1192' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_39 : Operation 293 [3/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192 = mul i23 %sext_ln1192, i23 %sext_ln89_1"   --->   Operation 293 'mul' 'mul_ln1192' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 294 [2/2] (3.25ns)   --->   "%lhs = load i16 %dwbuf_V_addr_1"   --->   Operation 294 'load' 'lhs' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>

State 40 <SV = 24> <Delay = 5.40>
ST_40 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln89 = sext i16 %dy_load_1" [fcc_combined/main.cpp:89]   --->   Operation 295 'sext' 'sext_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_40 : Operation 296 [1/2] (3.25ns)   --->   "%wbuf_V_load = load i16 %wbuf_V_addr_2"   --->   Operation 296 'load' 'wbuf_V_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_40 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln1115 = sext i16 %wbuf_V_load"   --->   Operation 297 'sext' 'sext_ln1115' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_40 : Operation 298 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1115 = mul i23 %sext_ln1115, i23 %sext_ln89"   --->   Operation 298 'mul' 'mul_ln1115' <Predicate = (!icmp_ln89)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 299 [2/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192 = mul i23 %sext_ln1192, i23 %sext_ln89_1"   --->   Operation 299 'mul' 'mul_ln1192' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 300 [1/2] (3.25ns)   --->   "%lhs = load i16 %dwbuf_V_addr_1"   --->   Operation 300 'load' 'lhs' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>

State 41 <SV = 25> <Delay = 2.15>
ST_41 : Operation 301 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1115 = mul i23 %sext_ln1115, i23 %sext_ln89"   --->   Operation 301 'mul' 'mul_ln1115' <Predicate = (!icmp_ln89)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 302 [1/3] (0.00ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192 = mul i23 %sext_ln1192, i23 %sext_ln89_1"   --->   Operation 302 'mul' 'mul_ln1192' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 303 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %lhs, i7 0"   --->   Operation 303 'bitconcatenate' 'lhs_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_41 : Operation 304 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i23 %lhs_1, i23 %mul_ln1192"   --->   Operation 304 'add' 'ret_V_1' <Predicate = (!icmp_ln89)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 26> <Delay = 5.35>
ST_42 : Operation 305 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1115 = mul i23 %sext_ln1115, i23 %sext_ln89"   --->   Operation 305 'mul' 'mul_ln1115' <Predicate = (!icmp_ln89)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 306 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i23 %lhs_1, i23 %mul_ln1192"   --->   Operation 306 'add' 'ret_V_1' <Predicate = (!icmp_ln89)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 307 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %ret_V_1, i32 7, i32 22"   --->   Operation 307 'partselect' 'trunc_ln708_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_42 : Operation 308 [1/1] (3.25ns)   --->   "%store_ln708 = store i16 %trunc_ln708_2, i16 %dwbuf_V_addr_1"   --->   Operation 308 'store' 'store_ln708' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>

State 43 <SV = 27> <Delay = 3.25>
ST_43 : Operation 309 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_89_7_VITIS_LOOP_90_8_str"   --->   Operation 309 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_43 : Operation 310 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 310 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_43 : Operation 311 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [fcc_combined/main.cpp:90]   --->   Operation 311 'specloopname' 'specloopname_ln90' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_43 : Operation 312 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1115 = mul i23 %sext_ln1115, i23 %sext_ln89"   --->   Operation 312 'mul' 'mul_ln1115' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 313 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %mul_ln1115, i32 7, i32 22"   --->   Operation 313 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_43 : Operation 314 [1/1] (0.00ns)   --->   "%dx_addr = getelementptr i16 %dx, i32 0, i32 %zext_ln1118" [fcc_combined/main.cpp:91]   --->   Operation 314 'getelementptr' 'dx_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_43 : Operation 315 [1/1] (3.25ns)   --->   "%store_ln91 = store i16 %trunc_ln708_1, i10 %dx_addr" [fcc_combined/main.cpp:91]   --->   Operation 315 'store' 'store_ln91' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_43 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi16ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit"   --->   Operation 316 'br' 'br_ln0' <Predicate = (!icmp_ln89)> <Delay = 0.00>

State 44 <SV = 21> <Delay = 1.58>
ST_44 : Operation 317 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge236"   --->   Operation 317 'br' 'br_ln0' <Predicate = (cmp36257)> <Delay = 0.00>
ST_44 : Operation 318 [1/1] (1.58ns)   --->   "%br_ln96 = br void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [fcc_combined/main.cpp:96]   --->   Operation 318 'br' 'br_ln96' <Predicate = true> <Delay = 1.58>

State 45 <SV = 22> <Delay = 3.25>
ST_45 : Operation 319 [1/1] (0.00ns)   --->   "%i_5 = phi i31 0, void %._crit_edge236, i31 %add_ln96, void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split" [fcc_combined/main.cpp:96]   --->   Operation 319 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 320 [1/1] (2.52ns)   --->   "%add_ln96 = add i31 %i_5, i31 1" [fcc_combined/main.cpp:96]   --->   Operation 320 'add' 'add_ln96' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 321 [1/1] (0.00ns)   --->   "%i_5_cast = zext i31 %i_5" [fcc_combined/main.cpp:96]   --->   Operation 321 'zext' 'i_5_cast' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 322 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 322 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 323 [1/1] (2.47ns)   --->   "%icmp_ln96 = icmp_eq  i32 %i_5_cast, i32 %ydim_read" [fcc_combined/main.cpp:96]   --->   Operation 323 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 324 [1/1] (0.00ns)   --->   "%empty_51 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 324 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 325 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %._crit_edge241.loopexit" [fcc_combined/main.cpp:96]   --->   Operation 325 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i31 %i_5"   --->   Operation 326 'trunc' 'trunc_ln703' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_45 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i10 %trunc_ln703"   --->   Operation 327 'zext' 'zext_ln703' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_45 : Operation 328 [1/1] (0.00ns)   --->   "%dbbuf_V_addr = getelementptr i16 %dbbuf_V, i32 0, i32 %zext_ln703"   --->   Operation 328 'getelementptr' 'dbbuf_V_addr' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_45 : Operation 329 [2/2] (3.25ns)   --->   "%dbbuf_V_load = load i10 %dbbuf_V_addr"   --->   Operation 329 'load' 'dbbuf_V_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_45 : Operation 330 [1/1] (0.00ns)   --->   "%dy_addr_2 = getelementptr i16 %dy, i32 0, i32 %zext_ln703"   --->   Operation 330 'getelementptr' 'dy_addr_2' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_45 : Operation 331 [2/2] (3.25ns)   --->   "%dy_load = load i10 %dy_addr_2"   --->   Operation 331 'load' 'dy_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 46 <SV = 23> <Delay = 5.33>
ST_46 : Operation 332 [1/2] (3.25ns)   --->   "%dbbuf_V_load = load i10 %dbbuf_V_addr"   --->   Operation 332 'load' 'dbbuf_V_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_46 : Operation 333 [1/2] (3.25ns)   --->   "%dy_load = load i10 %dy_addr_2"   --->   Operation 333 'load' 'dy_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_46 : Operation 334 [1/1] (2.07ns)   --->   "%add_ln703 = add i16 %dy_load, i16 %dbbuf_V_load"   --->   Operation 334 'add' 'add_ln703' <Predicate = (!icmp_ln96)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 24> <Delay = 3.25>
ST_47 : Operation 335 [1/1] (0.00ns)   --->   "%specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [fcc_combined/main.cpp:96]   --->   Operation 335 'specloopname' 'specloopname_ln96' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_47 : Operation 336 [1/1] (3.25ns)   --->   "%store_ln703 = store i16 %add_ln703, i10 %dbbuf_V_addr"   --->   Operation 336 'store' 'store_ln703' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_47 : Operation 337 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 337 'br' 'br_ln0' <Predicate = (!icmp_ln96)> <Delay = 0.00>

State 48 <SV = 23> <Delay = 1.58>
ST_48 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %cmp36257, void %._crit_edge271, void %.lr.ph250" [fcc_combined/main.cpp:100]   --->   Operation 338 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 339 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i32 %ub" [fcc_combined/main.cpp:100]   --->   Operation 339 'trunc' 'trunc_ln100' <Predicate = (cmp36257)> <Delay = 0.00>
ST_48 : Operation 340 [1/1] (1.58ns)   --->   "%br_ln100 = br void" [fcc_combined/main.cpp:100]   --->   Operation 340 'br' 'br_ln100' <Predicate = (cmp36257)> <Delay = 1.58>

State 49 <SV = 24> <Delay = 6.91>
ST_49 : Operation 341 [1/1] (0.00ns)   --->   "%i_6 = phi i31 %add_ln100, void %._crit_edge246, i31 0, void %.lr.ph250" [fcc_combined/main.cpp:100]   --->   Operation 341 'phi' 'i_6' <Predicate = (!fwprop_read & cmp36257)> <Delay = 0.00>
ST_49 : Operation 342 [1/1] (2.52ns)   --->   "%add_ln100 = add i31 %i_6, i31 1" [fcc_combined/main.cpp:100]   --->   Operation 342 'add' 'add_ln100' <Predicate = (!fwprop_read & cmp36257)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 343 [1/1] (2.47ns)   --->   "%icmp_ln100 = icmp_eq  i31 %i_6, i31 %trunc_ln100" [fcc_combined/main.cpp:100]   --->   Operation 343 'icmp' 'icmp_ln100' <Predicate = (!fwprop_read & cmp36257)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 344 [1/1] (0.00ns)   --->   "%empty_52 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 344 'speclooptripcount' 'empty_52' <Predicate = (!fwprop_read & cmp36257)> <Delay = 0.00>
ST_49 : Operation 345 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %icmp_ln100, void %.split14, void %._crit_edge271.loopexit" [fcc_combined/main.cpp:100]   --->   Operation 345 'br' 'br_ln100' <Predicate = (!fwprop_read & cmp36257)> <Delay = 0.00>
ST_49 : Operation 346 [2/2] (6.91ns)   --->   "%empty_53 = mul i31 %i_6, i31 %trunc_ln46" [fcc_combined/main.cpp:100]   --->   Operation 346 'mul' 'empty_53' <Predicate = (!fwprop_read & cmp36257 & !icmp_ln100)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 347 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge271"   --->   Operation 347 'br' 'br_ln0' <Predicate = (!fwprop_read & cmp36257 & icmp_ln100)> <Delay = 0.00>
ST_49 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 348 'br' 'br_ln0' <Predicate = (icmp_ln100) | (!cmp36257) | (fwprop_read)> <Delay = 0.00>

State 50 <SV = 25> <Delay = 6.91>
ST_50 : Operation 349 [1/2] (6.91ns)   --->   "%empty_53 = mul i31 %i_6, i31 %trunc_ln46" [fcc_combined/main.cpp:100]   --->   Operation 349 'mul' 'empty_53' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 26> <Delay = 5.07>
ST_51 : Operation 350 [1/1] (0.00ns)   --->   "%specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [fcc_combined/main.cpp:100]   --->   Operation 350 'specloopname' 'specloopname_ln100' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 351 [1/1] (2.52ns)   --->   "%empty_54 = add i31 %empty_53, i31 %mul_ln50_1" [fcc_combined/main.cpp:100]   --->   Operation 351 'add' 'empty_54' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_54, i1 0" [fcc_combined/main.cpp:100]   --->   Operation 352 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 353 [1/1] (2.55ns)   --->   "%empty_55 = add i32 %tmp_6, i32 %dwt_read" [fcc_combined/main.cpp:100]   --->   Operation 353 'add' 'empty_55' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 354 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %cmp37252, void %._crit_edge246, void %.lr.ph245" [fcc_combined/main.cpp:101]   --->   Operation 354 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_55, i32 1, i32 31" [fcc_combined/main.cpp:101]   --->   Operation 355 'partselect' 'trunc_ln2' <Predicate = (cmp37252)> <Delay = 0.00>
ST_51 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln101 = sext i31 %trunc_ln2" [fcc_combined/main.cpp:101]   --->   Operation 356 'sext' 'sext_ln101' <Predicate = (cmp37252)> <Delay = 0.00>
ST_51 : Operation 357 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i16 %gmem, i32 %sext_ln101" [fcc_combined/main.cpp:101]   --->   Operation 357 'getelementptr' 'gmem_addr_3' <Predicate = (cmp37252)> <Delay = 0.00>
ST_51 : Operation 358 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i31 %i_6" [fcc_combined/main.cpp:102]   --->   Operation 358 'trunc' 'trunc_ln102' <Predicate = (cmp37252)> <Delay = 0.00>
ST_51 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i6 %trunc_ln102" [fcc_combined/main.cpp:102]   --->   Operation 359 'zext' 'zext_ln102' <Predicate = (cmp37252)> <Delay = 0.00>
ST_51 : Operation 360 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln102 = mul i16 %zext_ln102, i16 1000" [fcc_combined/main.cpp:102]   --->   Operation 360 'mul' 'mul_ln102' <Predicate = (cmp37252)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 52 <SV = 27> <Delay = 7.30>
ST_52 : Operation 361 [1/1] (7.30ns)   --->   "%empty_56 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %xdim_read" [fcc_combined/main.cpp:101]   --->   Operation 361 'writereq' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 362 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln102 = mul i16 %zext_ln102, i16 1000" [fcc_combined/main.cpp:102]   --->   Operation 362 'mul' 'mul_ln102' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 53 <SV = 28> <Delay = 2.15>
ST_53 : Operation 363 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln102 = mul i16 %zext_ln102, i16 1000" [fcc_combined/main.cpp:102]   --->   Operation 363 'mul' 'mul_ln102' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 54 <SV = 29> <Delay = 1.58>
ST_54 : Operation 364 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln102 = mul i16 %zext_ln102, i16 1000" [fcc_combined/main.cpp:102]   --->   Operation 364 'mul' 'mul_ln102' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 365 [1/1] (1.58ns)   --->   "%br_ln101 = br void" [fcc_combined/main.cpp:101]   --->   Operation 365 'br' 'br_ln101' <Predicate = true> <Delay = 1.58>

State 55 <SV = 30> <Delay = 5.33>
ST_55 : Operation 366 [1/1] (0.00ns)   --->   "%j_4 = phi i31 %add_ln101, void %.split12, i31 0, void %.lr.ph245" [fcc_combined/main.cpp:101]   --->   Operation 366 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 367 [1/1] (2.52ns)   --->   "%add_ln101 = add i31 %j_4, i31 1" [fcc_combined/main.cpp:101]   --->   Operation 367 'add' 'add_ln101' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 368 [1/1] (0.00ns)   --->   "%j_4_cast = zext i31 %j_4" [fcc_combined/main.cpp:101]   --->   Operation 368 'zext' 'j_4_cast' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 369 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 369 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 370 [1/1] (2.47ns)   --->   "%icmp_ln101 = icmp_eq  i32 %j_4_cast, i32 %xdim_read" [fcc_combined/main.cpp:101]   --->   Operation 370 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 371 [1/1] (0.00ns)   --->   "%empty_57 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 371 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 372 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %icmp_ln101, void %.split12, void %._crit_edge246.loopexit" [fcc_combined/main.cpp:101]   --->   Operation 372 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln102_1 = trunc i31 %j_4" [fcc_combined/main.cpp:102]   --->   Operation 373 'trunc' 'trunc_ln102_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_55 : Operation 374 [1/1] (2.07ns)   --->   "%add_ln102 = add i16 %mul_ln102, i16 %trunc_ln102_1" [fcc_combined/main.cpp:102]   --->   Operation 374 'add' 'add_ln102' <Predicate = (!icmp_ln101)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln102_1 = zext i16 %add_ln102" [fcc_combined/main.cpp:102]   --->   Operation 375 'zext' 'zext_ln102_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_55 : Operation 376 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_2 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln102_1" [fcc_combined/main.cpp:102]   --->   Operation 376 'getelementptr' 'dwbuf_V_addr_2' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_55 : Operation 377 [2/2] (3.25ns)   --->   "%dwbuf_V_load = load i16 %dwbuf_V_addr_2" [fcc_combined/main.cpp:102]   --->   Operation 377 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln101)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>

State 56 <SV = 31> <Delay = 3.25>
ST_56 : Operation 378 [1/2] (3.25ns)   --->   "%dwbuf_V_load = load i16 %dwbuf_V_addr_2" [fcc_combined/main.cpp:102]   --->   Operation 378 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln101)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>

State 57 <SV = 32> <Delay = 7.30>
ST_57 : Operation 379 [1/1] (0.00ns)   --->   "%specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [fcc_combined/main.cpp:101]   --->   Operation 379 'specloopname' 'specloopname_ln101' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_57 : Operation 380 [1/1] (7.30ns)   --->   "%write_ln102 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_3, i16 %dwbuf_V_load, i2 3" [fcc_combined/main.cpp:102]   --->   Operation 380 'write' 'write_ln102' <Predicate = (!icmp_ln101)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 381 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 381 'br' 'br_ln0' <Predicate = (!icmp_ln101)> <Delay = 0.00>

State 58 <SV = 31> <Delay = 7.30>
ST_58 : Operation 382 [5/5] (7.30ns)   --->   "%empty_58 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [fcc_combined/main.cpp:100]   --->   Operation 382 'writeresp' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 32> <Delay = 7.30>
ST_59 : Operation 383 [4/5] (7.30ns)   --->   "%empty_58 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [fcc_combined/main.cpp:100]   --->   Operation 383 'writeresp' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 33> <Delay = 7.30>
ST_60 : Operation 384 [3/5] (7.30ns)   --->   "%empty_58 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [fcc_combined/main.cpp:100]   --->   Operation 384 'writeresp' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 34> <Delay = 7.30>
ST_61 : Operation 385 [2/5] (7.30ns)   --->   "%empty_58 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [fcc_combined/main.cpp:100]   --->   Operation 385 'writeresp' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 35> <Delay = 7.30>
ST_62 : Operation 386 [1/5] (7.30ns)   --->   "%empty_58 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [fcc_combined/main.cpp:100]   --->   Operation 386 'writeresp' 'empty_58' <Predicate = (cmp37252)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 387 [1/1] (0.00ns)   --->   "%br_ln100 = br void %._crit_edge246" [fcc_combined/main.cpp:100]   --->   Operation 387 'br' 'br_ln100' <Predicate = (cmp37252)> <Delay = 0.00>
ST_62 : Operation 388 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 388 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 63 <SV = 18> <Delay = 6.91>
ST_63 : Operation 389 [1/1] (0.00ns)   --->   "%i_1 = phi i31 %add_ln62, void %._crit_edge256, i31 0, void %.lr.ph260" [fcc_combined/main.cpp:62]   --->   Operation 389 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 390 [1/1] (2.52ns)   --->   "%add_ln62 = add i31 %i_1, i31 1" [fcc_combined/main.cpp:62]   --->   Operation 390 'add' 'add_ln62' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 391 [1/1] (2.47ns)   --->   "%icmp_ln62 = icmp_eq  i31 %i_1, i31 %trunc_ln62" [fcc_combined/main.cpp:62]   --->   Operation 391 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 392 [1/1] (0.00ns)   --->   "%empty_38 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 392 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 393 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void %.split18, void %.lr.ph270.preheader" [fcc_combined/main.cpp:62]   --->   Operation 393 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 394 [2/2] (6.91ns)   --->   "%empty_39 = mul i31 %i_1, i31 %trunc_ln46" [fcc_combined/main.cpp:62]   --->   Operation 394 'mul' 'empty_39' <Predicate = (!icmp_ln62)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 395 [1/1] (1.58ns)   --->   "%br_ln69 = br void %.lr.ph270" [fcc_combined/main.cpp:69]   --->   Operation 395 'br' 'br_ln69' <Predicate = (icmp_ln62)> <Delay = 1.58>

State 64 <SV = 19> <Delay = 6.91>
ST_64 : Operation 396 [1/2] (6.91ns)   --->   "%empty_39 = mul i31 %i_1, i31 %trunc_ln46" [fcc_combined/main.cpp:62]   --->   Operation 396 'mul' 'empty_39' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 20> <Delay = 5.07>
ST_65 : Operation 397 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [fcc_combined/main.cpp:62]   --->   Operation 397 'specloopname' 'specloopname_ln62' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 398 [1/1] (2.52ns)   --->   "%empty_40 = add i31 %empty_39, i31 %mul_ln50_1" [fcc_combined/main.cpp:62]   --->   Operation 398 'add' 'empty_40' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_40, i1 0" [fcc_combined/main.cpp:62]   --->   Operation 399 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 400 [1/1] (2.55ns)   --->   "%empty_41 = add i32 %tmp_4, i32 %wt_read" [fcc_combined/main.cpp:62]   --->   Operation 400 'add' 'empty_41' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 401 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %cmp37252, void %._crit_edge256, void %.lr.ph255" [fcc_combined/main.cpp:63]   --->   Operation 401 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 402 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_41, i32 1, i32 31" [fcc_combined/main.cpp:63]   --->   Operation 402 'partselect' 'trunc_ln6' <Predicate = (cmp37252)> <Delay = 0.00>
ST_65 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln63 = sext i31 %trunc_ln6" [fcc_combined/main.cpp:63]   --->   Operation 403 'sext' 'sext_ln63' <Predicate = (cmp37252)> <Delay = 0.00>
ST_65 : Operation 404 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i32 %sext_ln63" [fcc_combined/main.cpp:63]   --->   Operation 404 'getelementptr' 'gmem_addr_1' <Predicate = (cmp37252)> <Delay = 0.00>
ST_65 : Operation 405 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i31 %i_1" [fcc_combined/main.cpp:64]   --->   Operation 405 'trunc' 'trunc_ln64' <Predicate = (cmp37252)> <Delay = 0.00>

State 66 <SV = 21> <Delay = 7.30>
ST_66 : Operation 406 [7/7] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:63]   --->   Operation 406 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 22> <Delay = 7.30>
ST_67 : Operation 407 [6/7] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:63]   --->   Operation 407 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 23> <Delay = 7.30>
ST_68 : Operation 408 [5/7] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:63]   --->   Operation 408 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 24> <Delay = 7.30>
ST_69 : Operation 409 [4/7] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:63]   --->   Operation 409 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i6 %trunc_ln64" [fcc_combined/main.cpp:64]   --->   Operation 410 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 411 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln64 = mul i16 %zext_ln64, i16 1000" [fcc_combined/main.cpp:64]   --->   Operation 411 'mul' 'mul_ln64' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 70 <SV = 25> <Delay = 7.30>
ST_70 : Operation 412 [3/7] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:63]   --->   Operation 412 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 413 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln64 = mul i16 %zext_ln64, i16 1000" [fcc_combined/main.cpp:64]   --->   Operation 413 'mul' 'mul_ln64' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 71 <SV = 26> <Delay = 7.30>
ST_71 : Operation 414 [2/7] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:63]   --->   Operation 414 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 415 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln64 = mul i16 %zext_ln64, i16 1000" [fcc_combined/main.cpp:64]   --->   Operation 415 'mul' 'mul_ln64' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 72 <SV = 27> <Delay = 7.30>
ST_72 : Operation 416 [1/7] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:63]   --->   Operation 416 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 417 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln64 = mul i16 %zext_ln64, i16 1000" [fcc_combined/main.cpp:64]   --->   Operation 417 'mul' 'mul_ln64' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 418 [1/1] (1.58ns)   --->   "%br_ln63 = br void" [fcc_combined/main.cpp:63]   --->   Operation 418 'br' 'br_ln63' <Predicate = true> <Delay = 1.58>

State 73 <SV = 28> <Delay = 2.52>
ST_73 : Operation 419 [1/1] (0.00ns)   --->   "%j = phi i31 %add_ln63, void %.split16, i31 0, void %.lr.ph255" [fcc_combined/main.cpp:63]   --->   Operation 419 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 420 [1/1] (2.52ns)   --->   "%add_ln63 = add i31 %j, i31 1" [fcc_combined/main.cpp:63]   --->   Operation 420 'add' 'add_ln63' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 421 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j" [fcc_combined/main.cpp:63]   --->   Operation 421 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 422 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 422 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 423 [1/1] (2.47ns)   --->   "%icmp_ln63 = icmp_eq  i32 %j_cast, i32 %xdim_read" [fcc_combined/main.cpp:63]   --->   Operation 423 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 424 [1/1] (0.00ns)   --->   "%empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 424 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 425 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %.split16, void %._crit_edge256.loopexit" [fcc_combined/main.cpp:63]   --->   Operation 425 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 426 [1/1] (0.00ns)   --->   "%trunc_ln64_1 = trunc i31 %j" [fcc_combined/main.cpp:64]   --->   Operation 426 'trunc' 'trunc_ln64_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_73 : Operation 427 [1/1] (2.07ns)   --->   "%add_ln64 = add i16 %mul_ln64, i16 %trunc_ln64_1" [fcc_combined/main.cpp:64]   --->   Operation 427 'add' 'add_ln64' <Predicate = (!icmp_ln63)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 29> <Delay = 7.30>
ST_74 : Operation 428 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_1" [fcc_combined/main.cpp:64]   --->   Operation 428 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln63)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 30> <Delay = 3.25>
ST_75 : Operation 429 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [fcc_combined/main.cpp:63]   --->   Operation 429 'specloopname' 'specloopname_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_75 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i16 %add_ln64" [fcc_combined/main.cpp:64]   --->   Operation 430 'zext' 'zext_ln64_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_75 : Operation 431 [1/1] (0.00ns)   --->   "%wbuf_V_addr = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln64_1" [fcc_combined/main.cpp:64]   --->   Operation 431 'getelementptr' 'wbuf_V_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_75 : Operation 432 [1/1] (3.25ns)   --->   "%store_ln64 = store i16 %gmem_addr_1_read, i16 %wbuf_V_addr" [fcc_combined/main.cpp:64]   --->   Operation 432 'store' 'store_ln64' <Predicate = (!icmp_ln63)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_75 : Operation 433 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 433 'br' 'br_ln0' <Predicate = (!icmp_ln63)> <Delay = 0.00>

State 76 <SV = 29> <Delay = 0.00>
ST_76 : Operation 434 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge256"   --->   Operation 434 'br' 'br_ln0' <Predicate = (cmp37252)> <Delay = 0.00>
ST_76 : Operation 435 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 435 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 77 <SV = 19> <Delay = 2.52>
ST_77 : Operation 436 [1/1] (0.00ns)   --->   "%i_3 = phi i31 %add_ln69, void %._crit_edge266.loopexit, i31 0, void %.lr.ph270.preheader" [fcc_combined/main.cpp:69]   --->   Operation 436 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 437 [1/1] (2.52ns)   --->   "%add_ln69 = add i31 %i_3, i31 1" [fcc_combined/main.cpp:69]   --->   Operation 437 'add' 'add_ln69' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 438 [1/1] (2.47ns)   --->   "%icmp_ln69 = icmp_eq  i31 %i_3, i31 %trunc_ln62" [fcc_combined/main.cpp:69]   --->   Operation 438 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 439 [1/1] (0.00ns)   --->   "%empty_44 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 439 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 440 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %.split21, void %._crit_edge271.loopexit50" [fcc_combined/main.cpp:69]   --->   Operation 440 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 441 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i31 %i_3" [fcc_combined/main.cpp:69]   --->   Operation 441 'trunc' 'trunc_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_77 : Operation 442 [1/1] (1.73ns)   --->   "%add_ln71 = add i10 %trunc_ln69, i10 %trunc_ln51" [fcc_combined/main.cpp:71]   --->   Operation 442 'add' 'add_ln71' <Predicate = (!icmp_ln69)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 443 [1/1] (0.00ns)   --->   "%trunc_ln1116 = trunc i31 %i_3"   --->   Operation 443 'trunc' 'trunc_ln1116' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_77 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i6 %trunc_ln1116"   --->   Operation 444 'zext' 'zext_ln1116' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_77 : Operation 445 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1116 = mul i16 %zext_ln1116, i16 1000"   --->   Operation 445 'mul' 'mul_ln1116' <Predicate = (!icmp_ln69)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 446 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge271"   --->   Operation 446 'br' 'br_ln0' <Predicate = (icmp_ln69)> <Delay = 0.00>

State 78 <SV = 20> <Delay = 2.15>
ST_78 : Operation 447 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1116 = mul i16 %zext_ln1116, i16 1000"   --->   Operation 447 'mul' 'mul_ln1116' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 79 <SV = 21> <Delay = 3.25>
ST_79 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i10 %add_ln71" [fcc_combined/main.cpp:71]   --->   Operation 448 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 449 [1/1] (0.00ns)   --->   "%bbuf_V_addr_1 = getelementptr i16 %bbuf_V, i32 0, i32 %zext_ln71" [fcc_combined/main.cpp:71]   --->   Operation 449 'getelementptr' 'bbuf_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 450 [2/2] (3.25ns)   --->   "%bbuf_V_load = load i10 %bbuf_V_addr_1" [fcc_combined/main.cpp:71]   --->   Operation 450 'load' 'bbuf_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_79 : Operation 451 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i16 %y, i32 0, i32 %zext_ln71" [fcc_combined/main.cpp:71]   --->   Operation 451 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 452 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1116 = mul i16 %zext_ln1116, i16 1000"   --->   Operation 452 'mul' 'mul_ln1116' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 80 <SV = 22> <Delay = 6.50>
ST_80 : Operation 453 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [fcc_combined/main.cpp:69]   --->   Operation 453 'specloopname' 'specloopname_ln69' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 454 [1/2] (3.25ns)   --->   "%bbuf_V_load = load i10 %bbuf_V_addr_1" [fcc_combined/main.cpp:71]   --->   Operation 454 'load' 'bbuf_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_80 : Operation 455 [1/1] (3.25ns)   --->   "%store_ln71 = store i16 %bbuf_V_load, i10 %y_addr" [fcc_combined/main.cpp:71]   --->   Operation 455 'store' 'store_ln71' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_80 : Operation 456 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1116 = mul i16 %zext_ln1116, i16 1000"   --->   Operation 456 'mul' 'mul_ln1116' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 457 [1/1] (1.58ns)   --->   "%br_ln73 = br void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i" [fcc_combined/main.cpp:73]   --->   Operation 457 'br' 'br_ln73' <Predicate = true> <Delay = 1.58>

State 81 <SV = 23> <Delay = 5.33>
ST_81 : Operation 458 [1/1] (0.00ns)   --->   "%j_2 = phi i32 0, void %.split21, i32 %add_ln73, void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split" [fcc_combined/main.cpp:73]   --->   Operation 458 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 459 [1/1] (2.55ns)   --->   "%add_ln73 = add i32 %j_2, i32 1" [fcc_combined/main.cpp:73]   --->   Operation 459 'add' 'add_ln73' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 460 [1/1] (2.47ns)   --->   "%icmp_ln73 = icmp_eq  i32 %j_2, i32 %xdim_read" [fcc_combined/main.cpp:73]   --->   Operation 460 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 461 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split, void %._crit_edge266.loopexit" [fcc_combined/main.cpp:73]   --->   Operation 461 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 462 [1/1] (0.00ns)   --->   "%trunc_ln1116_1 = trunc i32 %j_2"   --->   Operation 462 'trunc' 'trunc_ln1116_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_81 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i16 %trunc_ln1116_1"   --->   Operation 463 'zext' 'zext_ln1116_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_81 : Operation 464 [1/1] (2.07ns)   --->   "%add_ln1116 = add i16 %mul_ln1116, i16 %trunc_ln1116_1"   --->   Operation 464 'add' 'add_ln1116' <Predicate = (!icmp_ln73)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln1116_2 = zext i16 %add_ln1116"   --->   Operation 465 'zext' 'zext_ln1116_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_81 : Operation 466 [1/1] (0.00ns)   --->   "%wbuf_V_addr_1 = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln1116_2"   --->   Operation 466 'getelementptr' 'wbuf_V_addr_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_81 : Operation 467 [2/2] (3.25ns)   --->   "%r_V = load i16 %wbuf_V_addr_1"   --->   Operation 467 'load' 'r_V' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_81 : Operation 468 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i16 %x, i32 0, i32 %zext_ln1116_1"   --->   Operation 468 'getelementptr' 'x_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_81 : Operation 469 [2/2] (3.25ns)   --->   "%x_load = load i10 %x_addr"   --->   Operation 469 'load' 'x_load' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>

State 82 <SV = 24> <Delay = 4.30>
ST_82 : Operation 470 [1/2] (3.25ns)   --->   "%r_V = load i16 %wbuf_V_addr_1"   --->   Operation 470 'load' 'r_V' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_82 : Operation 471 [1/1] (0.00ns)   --->   "%sext_ln727 = sext i16 %r_V"   --->   Operation 471 'sext' 'sext_ln727' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_82 : Operation 472 [1/2] (3.25ns)   --->   "%x_load = load i10 %x_addr"   --->   Operation 472 'load' 'x_load' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_82 : Operation 473 [1/1] (0.00ns)   --->   "%sext_ln727_1 = sext i16 %x_load"   --->   Operation 473 'sext' 'sext_ln727_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_82 : Operation 474 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln727 = mul i23 %sext_ln727_1, i23 %sext_ln727"   --->   Operation 474 'mul' 'mul_ln727' <Predicate = (!icmp_ln73)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 83 <SV = 25> <Delay = 1.05>
ST_83 : Operation 475 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln727 = mul i23 %sext_ln727_1, i23 %sext_ln727"   --->   Operation 475 'mul' 'mul_ln727' <Predicate = (!icmp_ln73)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 84 <SV = 26> <Delay = 2.10>
ST_84 : Operation 476 [1/1] (0.00ns)   --->   "%rhs = phi i16 %bbuf_V_load, void %.split21, i16 %trunc_ln1, void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split" [fcc_combined/main.cpp:71]   --->   Operation 476 'phi' 'rhs' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 477 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 477 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 478 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln727 = mul i23 %sext_ln727_1, i23 %sext_ln727"   --->   Operation 478 'mul' 'mul_ln727' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 479 [1/1] (0.00ns)   --->   "%rhs_1 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %rhs, i7 0"   --->   Operation 479 'bitconcatenate' 'rhs_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_84 : Operation 480 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i23 %rhs_1, i23 %mul_ln727"   --->   Operation 480 'add' 'ret_V' <Predicate = (!icmp_ln73)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 85 <SV = 27> <Delay = 5.35>
ST_85 : Operation 481 [1/1] (0.00ns)   --->   "%specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [fcc_combined/main.cpp:73]   --->   Operation 481 'specloopname' 'specloopname_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_85 : Operation 482 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i23 %rhs_1, i23 %mul_ln727"   --->   Operation 482 'add' 'ret_V' <Predicate = (!icmp_ln73)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 483 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %ret_V, i32 7, i32 22"   --->   Operation 483 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_85 : Operation 484 [1/1] (3.25ns)   --->   "%store_ln74 = store i16 %trunc_ln1, i10 %y_addr" [fcc_combined/main.cpp:74]   --->   Operation 484 'store' 'store_ln74' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_85 : Operation 485 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i"   --->   Operation 485 'br' 'br_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.00>

State 86 <SV = 27> <Delay = 0.00>
ST_86 : Operation 486 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph270"   --->   Operation 486 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ dx]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
Port [ wt]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dwt]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ db]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
Port [ dy]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ xdim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ydim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fwprop]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
fwprop_read          (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
ydim_read            (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
xdim_read            (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
b_read               (read             ) [ 001111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dwt_read             (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
wt_read              (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
wbuf_V               (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
bbuf_V               (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
dwbuf_V              (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
dbbuf_V              (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp                  (bitselect        ) [ 001111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln38            (sext             ) [ 000100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln38             (mul              ) [ 000010000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2                (partselect       ) [ 000011000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln38             (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln38          (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln38_1           (sub              ) [ 000001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln40            (icmp             ) [ 000001111111111100000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln0      (specmemcore      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln38_1        (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
num_iters            (add              ) [ 000000111111111110000000000000000000000000000000000000000000000000000000000000000000000]
br_ln40              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln             (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln40            (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr            (getelementptr    ) [ 000000111111111000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln40           (trunc            ) [ 000000000000111000000000000000000000000000000000000000000000000000000000000000000000000]
empty                (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln40              (br               ) [ 000000000001111000000000000000000000000000000000000000000000000000000000000000000000000]
i                    (phi              ) [ 000000000000100000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln40             (add              ) [ 000000000001111000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0     (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln40_1          (icmp             ) [ 000000000000111000000000000000000000000000000000000000000000000000000000000000000000000]
empty_37             (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln40              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln41           (trunc            ) [ 000000000000111000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_read       (read             ) [ 000000000000101000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln40    (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln41            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bbuf_V_addr          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln41           (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 000000000001111000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln46           (trunc            ) [ 000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
cmp37252             (icmp             ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
sext_ln46            (sext             ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
sext_ln46_1          (sext             ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
mul_ln50             (mul              ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
zext_ln89            (zext             ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
br_ln46              (br               ) [ 000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
k                    (phi              ) [ 000000000000000001100000000000000000000000000000000000000000000000000000000000000000000]
add_ln50             (add              ) [ 000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln46            (icmp             ) [ 000000000000000000100000000000000000000000000000000000000000000000000000000000000000000]
phi_mul              (phi              ) [ 000000000000000001111000000000000000000000000000000000000000000000000000000000000000000]
add_ln46             (add              ) [ 000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
br_ln46              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln46_1         (trunc            ) [ 000000000000000000010000000000000000000000000000000000000000000000000000000000000000000]
zext_ln50            (zext             ) [ 000000000000000000010000000000000000000000000000000000000000000000000000000000000000000]
ret_ln115            (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln50_1           (mul              ) [ 000000000000000000001111111111111111111111111111111111111111111111111111111111111111111]
mul_ln50_2           (mul              ) [ 000000000000000000001000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln46    (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln50_1          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln50            (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln51           (trunc            ) [ 000000000000000000000111111111111111111111110000000000000000000111111111111111111111111]
trunc_ln51_1         (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln50             (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ub                   (select           ) [ 000000000000000000000111111111111111111111111111100000000000000000000000000000000000000]
cmp36257             (icmp             ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
br_ln60              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln83              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln83           (trunc            ) [ 000000000000000000000111111111111110000000000000000000000000000000000000000000000000000]
br_ln83              (br               ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
br_ln62              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln62           (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000111111111111111111111111]
br_ln62              (br               ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
i_2                  (phi              ) [ 000000000000000000000111000000000000000000000000000000000000000000000000000000000000000]
add_ln83             (add              ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln83            (icmp             ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
empty_45             (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln83              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln89_1          (zext             ) [ 000000000000000000000000000000000001000000000000000000000000000000000000000000000000000]
empty_46             (mul              ) [ 000000000000000000000001000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln83    (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_47             (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_48             (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln84              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln9            (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln84            (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_2          (getelementptr    ) [ 000000000000000000000000111111111100000000000000000000000000000000000000000000000000000]
trunc_ln85           (trunc            ) [ 000000000000000000000000111100000000000000000000000000000000000000000000000000000000000]
zext_ln85            (zext             ) [ 000000000000000000000000000011100000000000000000000000000000000000000000000000000000000]
empty_49             (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln85             (mul              ) [ 000000000000000000000000000000011100000000000000000000000000000000000000000000000000000]
br_ln84              (br               ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
j_1                  (phi              ) [ 000000000000000000000000000000010000000000000000000000000000000000000000000000000000000]
add_ln84             (add              ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
j_1_cast             (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0     (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln84            (icmp             ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
empty_50             (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln84              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln85_1         (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln85             (add              ) [ 000000000000000000000000000000011100000000000000000000000000000000000000000000000000000]
gmem_addr_2_read     (read             ) [ 000000000000000000000000000000010100000000000000000000000000000000000000000000000000000]
specloopname_ln84    (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln85_1          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dwbuf_V_addr         (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln85           (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
br_ln0               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
mul_ln89             (mul              ) [ 000000000000000000000000000000000000111111110000000000000000000000000000000000000000000]
br_ln89              (br               ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
indvar_flatten       (phi              ) [ 000000000000000000000000000000000000100000000000000000000000000000000000000000000000000]
i_4                  (phi              ) [ 000000000000000000000000000000000000110000000000000000000000000000000000000000000000000]
j_3                  (phi              ) [ 000000000000000000000000000000000000110000000000000000000000000000000000000000000000000]
add_ln89_2           (add              ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
specpipeline_ln0     (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln89            (icmp             ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
br_ln89              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln89             (add              ) [ 000000000000000000000000000000000000010000000000000000000000000000000000000000000000000]
icmp_ln90            (icmp             ) [ 000000000000000000000000000000000000010000000000000000000000000000000000000000000000000]
trunc_ln89           (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln89_1         (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln89_2        (select           ) [ 000000000000000000000000000000000000111000000000000000000000000000000000000000000000000]
select_ln89_1_v_cast (zext             ) [ 000000000000000000000000000000000000111000000000000000000000000000000000000000000000000]
select_ln89          (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln89_1           (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln89_2          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dy_addr_1            (getelementptr    ) [ 000000000000000000000000000000000000101000000000000000000000000000000000000000000000000]
select_ln89_3        (select           ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
trunc_ln1118         (trunc            ) [ 000000000000000000000000000000000000111100000000000000000000000000000000000000000000000]
add_ln90             (add              ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
zext_ln89_3          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln1118           (mul              ) [ 000000000000000000000000000000000000010100000000000000000000000000000000000000000000000]
dy_addr              (getelementptr    ) [ 000000000000000000000000000000000000010100000000000000000000000000000000000000000000000]
dy_load_2            (load             ) [ 000000000000000000000000000000000000010100000000000000000000000000000000000000000000000]
zext_ln1118          (zext             ) [ 000000000000000000000000000000000000110111110000000000000000000000000000000000000000000]
x_addr_1             (getelementptr    ) [ 000000000000000000000000000000000000010100000000000000000000000000000000000000000000000]
dy_load_1            (load             ) [ 000000000000000000000000000000000000100010000000000000000000000000000000000000000000000]
sext_ln89_1          (sext             ) [ 000000000000000000000000000000000000110011000000000000000000000000000000000000000000000]
add_ln1118           (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1118_1        (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
wbuf_V_addr_2        (getelementptr    ) [ 000000000000000000000000000000000000100010000000000000000000000000000000000000000000000]
dwbuf_V_addr_1       (getelementptr    ) [ 000000000000000000000000000000000000110011100000000000000000000000000000000000000000000]
x_load_1             (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1192          (sext             ) [ 000000000000000000000000000000000000110011000000000000000000000000000000000000000000000]
sext_ln89            (sext             ) [ 000000000000000000000000000000000000110001110000000000000000000000000000000000000000000]
wbuf_V_load          (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1115          (sext             ) [ 000000000000000000000000000000000000110001110000000000000000000000000000000000000000000]
lhs                  (load             ) [ 000000000000000000000000000000000000010001000000000000000000000000000000000000000000000]
mul_ln1192           (mul              ) [ 000000000000000000000000000000000000100000100000000000000000000000000000000000000000000]
lhs_1                (bitconcatenate   ) [ 000000000000000000000000000000000000100000100000000000000000000000000000000000000000000]
ret_V_1              (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln708_2        (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln708          (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln0     (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0     (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln90    (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln1115           (mul              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln708_1        (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dx_addr              (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln91           (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
br_ln0               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln96              (br               ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
i_5                  (phi              ) [ 000000000000000000000000000000000000000000000100000000000000000000000000000000000000000]
add_ln96             (add              ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
i_5_cast             (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0     (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln96            (icmp             ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
empty_51             (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln96              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln703          (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln703           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dbbuf_V_addr         (getelementptr    ) [ 000000000000000000000000000000000000000000000111000000000000000000000000000000000000000]
dy_addr_2            (getelementptr    ) [ 000000000000000000000000000000000000000000000110000000000000000000000000000000000000000]
dbbuf_V_load         (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dy_load              (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln703            (add              ) [ 000000000000000000000000000000000000000000000101000000000000000000000000000000000000000]
specloopname_ln96    (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln703          (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
br_ln100             (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln100          (trunc            ) [ 000000000000000001111000000000000000000000000000011111111111111111111111111111111111111]
br_ln100             (br               ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
i_6                  (phi              ) [ 000000000000000001111000000000000000000000000000011100000000000111111111111111111111111]
add_ln100            (add              ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln100           (icmp             ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
empty_52             (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln100             (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
empty_53             (mul              ) [ 000000000000000000000000000000000000000000000000000100000000000000000000000000000000000]
specloopname_ln100   (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_54             (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_55             (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln101             (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln2            (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln101           (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_3          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000011111111111000000000000000000000000]
trunc_ln102          (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln102           (zext             ) [ 000000000000000000000000000000000000000000000000000011100000000000000000000000000000000]
empty_56             (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln102            (mul              ) [ 000000000000000000000000000000000000000000000000000000011100000000000000000000000000000]
br_ln101             (br               ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
j_4                  (phi              ) [ 000000000000000000000000000000000000000000000000000000010000000000000000000000000000000]
add_ln101            (add              ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
j_4_cast             (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0     (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln101           (icmp             ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
empty_57             (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln101             (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln102_1        (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln102            (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln102_1         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dwbuf_V_addr_2       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000011000000000000000000000000000000]
dwbuf_V_load         (load             ) [ 000000000000000000000000000000000000000000000000000000010100000000000000000000000000000]
specloopname_ln101   (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln102          (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
empty_58             (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln100             (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
i_1                  (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000111000000000000000000000]
add_ln62             (add              ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln62            (icmp             ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
empty_38             (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln62              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln69              (br               ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
empty_39             (mul              ) [ 000000000000000000000000000000000000000000000000000000000000000001000000000000000000000]
specloopname_ln62    (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_40             (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_41             (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln63              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln6            (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln63            (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_1          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000111111111100000000000]
trunc_ln64           (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000111100000000000000000]
zext_ln64            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000011100000000000000]
empty_42             (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln64             (mul              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000011100000000000]
br_ln63              (br               ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
j                    (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000010000000000000]
add_ln63             (add              ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
j_cast               (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0     (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln63            (icmp             ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
empty_43             (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln63              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln64_1         (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln64             (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000011100000000000]
gmem_addr_1_read     (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000010100000000000]
specloopname_ln63    (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln64_1          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
wbuf_V_addr          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln64           (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
br_ln0               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
i_3                  (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000001000000000]
add_ln69             (add              ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln69            (icmp             ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
empty_44             (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln69              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln69           (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln71             (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000110000000]
trunc_ln1116         (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1116          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000111000000]
br_ln0               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln71            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bbuf_V_addr_1        (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000001000000]
y_addr               (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000001111110]
specloopname_ln69    (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bbuf_V_load          (load             ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
store_ln71           (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln1116           (mul              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000111110]
br_ln73              (br               ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
j_2                  (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000100000]
add_ln73             (add              ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln73            (icmp             ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
br_ln73              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1116_1       (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1116_1        (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln1116           (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1116_2        (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
wbuf_V_addr_1        (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000110000]
x_addr               (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000110000]
r_V                  (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln727           (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000101100]
x_load               (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln727_1         (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000101100]
rhs                  (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000111100]
specpipeline_ln0     (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln727            (mul              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000100010]
rhs_1                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000100010]
specloopname_ln73    (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1            (partselect       ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
store_ln74           (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
br_ln0               (br               ) [ 000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dx">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dx"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="wt">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dwt">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dwt"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="db">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="db"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="y">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dy">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dy"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="xdim">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xdim"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ydim">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ydim"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="fwprop">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fwprop"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i16.i7"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_89_7_VITIS_LOOP_90_8_str"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="188" class="1004" name="wbuf_V_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wbuf_V/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="bbuf_V_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bbuf_V/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="dwbuf_V_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dwbuf_V/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="dbbuf_V_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dbbuf_V/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="fwprop_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fwprop_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="ydim_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ydim_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="xdim_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xdim_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="b_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="dwt_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="20"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dwt_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="wt_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="20"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wt_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_readreq_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="16" slack="0"/>
<pin id="243" dir="0" index="2" bw="32" slack="4"/>
<pin id="244" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="246" class="1004" name="gmem_addr_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="0"/>
<pin id="248" dir="0" index="1" bw="16" slack="8"/>
<pin id="249" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/13 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_readreq_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="16" slack="1"/>
<pin id="254" dir="0" index="2" bw="32" slack="21"/>
<pin id="255" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_49/24 "/>
</bind>
</comp>

<comp id="257" class="1004" name="gmem_addr_2_read_read_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="16" slack="0"/>
<pin id="259" dir="0" index="1" bw="16" slack="9"/>
<pin id="260" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/32 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_writeresp_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="16" slack="1"/>
<pin id="265" dir="0" index="2" bw="32" slack="27"/>
<pin id="266" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_56/52 empty_58/58 "/>
</bind>
</comp>

<comp id="268" class="1004" name="write_ln102_write_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="0" slack="0"/>
<pin id="270" dir="0" index="1" bw="16" slack="6"/>
<pin id="271" dir="0" index="2" bw="16" slack="1"/>
<pin id="272" dir="0" index="3" bw="1" slack="0"/>
<pin id="273" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln102/57 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_readreq_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="16" slack="1"/>
<pin id="280" dir="0" index="2" bw="32" slack="21"/>
<pin id="281" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_42/66 "/>
</bind>
</comp>

<comp id="283" class="1004" name="gmem_addr_1_read_read_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="0"/>
<pin id="285" dir="0" index="1" bw="16" slack="9"/>
<pin id="286" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/74 "/>
</bind>
</comp>

<comp id="288" class="1004" name="bbuf_V_addr_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="10" slack="0"/>
<pin id="292" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bbuf_V_addr/14 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_access_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="10" slack="0"/>
<pin id="296" dir="0" index="1" bw="16" slack="1"/>
<pin id="297" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln41/14 bbuf_V_load/79 "/>
</bind>
</comp>

<comp id="300" class="1004" name="dwbuf_V_addr_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="16" slack="0"/>
<pin id="304" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dwbuf_V_addr/33 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_access_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="0"/>
<pin id="308" dir="0" index="1" bw="16" slack="0"/>
<pin id="309" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln85/33 lhs/39 store_ln708/42 dwbuf_V_load/55 "/>
</bind>
</comp>

<comp id="312" class="1004" name="dy_addr_1_gep_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="10" slack="0"/>
<pin id="316" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dy_addr_1/37 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_access_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="10" slack="0"/>
<pin id="321" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="322" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dy_load_2/37 dy_load_1/38 dy_load/45 "/>
</bind>
</comp>

<comp id="325" class="1004" name="dy_addr_gep_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="16" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="0" index="2" bw="10" slack="0"/>
<pin id="329" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dy_addr/38 "/>
</bind>
</comp>

<comp id="333" class="1004" name="x_addr_1_gep_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="16" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="16" slack="0"/>
<pin id="337" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_1/38 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_access_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="10" slack="0"/>
<pin id="342" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load_1/38 x_load/81 "/>
</bind>
</comp>

<comp id="346" class="1004" name="wbuf_V_addr_2_gep_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="0" index="2" bw="16" slack="0"/>
<pin id="350" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wbuf_V_addr_2/39 "/>
</bind>
</comp>

<comp id="352" class="1004" name="dwbuf_V_addr_1_gep_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="0" index="2" bw="16" slack="0"/>
<pin id="356" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dwbuf_V_addr_1/39 "/>
</bind>
</comp>

<comp id="358" class="1004" name="grp_access_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="16" slack="0"/>
<pin id="360" dir="0" index="1" bw="16" slack="1"/>
<pin id="361" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="wbuf_V_load/39 store_ln64/75 r_V/81 "/>
</bind>
</comp>

<comp id="365" class="1004" name="dx_addr_gep_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="16" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="0" index="2" bw="16" slack="5"/>
<pin id="369" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dx_addr/43 "/>
</bind>
</comp>

<comp id="372" class="1004" name="store_ln91_access_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="10" slack="0"/>
<pin id="374" dir="0" index="1" bw="16" slack="0"/>
<pin id="375" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/43 "/>
</bind>
</comp>

<comp id="378" class="1004" name="dbbuf_V_addr_gep_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="0" index="2" bw="10" slack="0"/>
<pin id="382" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dbbuf_V_addr/45 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_access_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="10" slack="2"/>
<pin id="386" dir="0" index="1" bw="16" slack="1"/>
<pin id="387" dir="0" index="2" bw="0" slack="0"/>
<pin id="389" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="390" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="391" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="388" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="392" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="dbbuf_V_load/45 store_ln703/47 "/>
</bind>
</comp>

<comp id="394" class="1004" name="dy_addr_2_gep_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="16" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="0" index="2" bw="10" slack="0"/>
<pin id="398" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dy_addr_2/45 "/>
</bind>
</comp>

<comp id="402" class="1004" name="dwbuf_V_addr_2_gep_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="0" index="2" bw="16" slack="0"/>
<pin id="406" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dwbuf_V_addr_2/55 "/>
</bind>
</comp>

<comp id="409" class="1004" name="wbuf_V_addr_gep_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="0" index="2" bw="16" slack="0"/>
<pin id="413" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wbuf_V_addr/75 "/>
</bind>
</comp>

<comp id="416" class="1004" name="bbuf_V_addr_1_gep_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="0" index="2" bw="10" slack="0"/>
<pin id="420" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bbuf_V_addr_1/79 "/>
</bind>
</comp>

<comp id="423" class="1004" name="y_addr_gep_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="16" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="0" index="2" bw="10" slack="0"/>
<pin id="427" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr/79 "/>
</bind>
</comp>

<comp id="430" class="1004" name="grp_access_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="10" slack="1"/>
<pin id="432" dir="0" index="1" bw="16" slack="0"/>
<pin id="433" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="434" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/80 store_ln74/85 "/>
</bind>
</comp>

<comp id="436" class="1004" name="wbuf_V_addr_1_gep_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="0" index="2" bw="16" slack="0"/>
<pin id="440" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wbuf_V_addr_1/81 "/>
</bind>
</comp>

<comp id="443" class="1004" name="x_addr_gep_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="16" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="0" index="2" bw="16" slack="0"/>
<pin id="447" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/81 "/>
</bind>
</comp>

<comp id="451" class="1005" name="i_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="31" slack="1"/>
<pin id="453" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="455" class="1004" name="i_phi_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="31" slack="0"/>
<pin id="457" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="458" dir="0" index="2" bw="1" slack="1"/>
<pin id="459" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="460" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/12 "/>
</bind>
</comp>

<comp id="462" class="1005" name="k_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="466" class="1004" name="k_phi_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="1"/>
<pin id="468" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="469" dir="0" index="2" bw="32" slack="0"/>
<pin id="470" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="471" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/17 "/>
</bind>
</comp>

<comp id="474" class="1005" name="phi_mul_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="38" slack="2"/>
<pin id="476" dir="1" index="1" bw="38" slack="2"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="478" class="1004" name="phi_mul_phi_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="2"/>
<pin id="480" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="481" dir="0" index="2" bw="38" slack="0"/>
<pin id="482" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="483" dir="1" index="4" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/18 "/>
</bind>
</comp>

<comp id="486" class="1005" name="i_2_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="31" slack="1"/>
<pin id="488" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="490" class="1004" name="i_2_phi_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="31" slack="0"/>
<pin id="492" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="493" dir="0" index="2" bw="1" slack="1"/>
<pin id="494" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="495" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/21 "/>
</bind>
</comp>

<comp id="498" class="1005" name="j_1_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="31" slack="1"/>
<pin id="500" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="502" class="1004" name="j_1_phi_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="31" slack="0"/>
<pin id="504" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="505" dir="0" index="2" bw="1" slack="1"/>
<pin id="506" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="507" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/31 "/>
</bind>
</comp>

<comp id="509" class="1005" name="indvar_flatten_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="63" slack="1"/>
<pin id="511" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="513" class="1004" name="indvar_flatten_phi_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="1"/>
<pin id="515" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="516" dir="0" index="2" bw="63" slack="0"/>
<pin id="517" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="518" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/36 "/>
</bind>
</comp>

<comp id="520" class="1005" name="i_4_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="31" slack="1"/>
<pin id="522" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_4 (phireg) "/>
</bind>
</comp>

<comp id="524" class="1004" name="i_4_phi_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="1"/>
<pin id="526" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="527" dir="0" index="2" bw="31" slack="1"/>
<pin id="528" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="529" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_4/36 "/>
</bind>
</comp>

<comp id="532" class="1005" name="j_3_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="1"/>
<pin id="534" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_3 (phireg) "/>
</bind>
</comp>

<comp id="536" class="1004" name="j_3_phi_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="1"/>
<pin id="538" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="539" dir="0" index="2" bw="32" slack="1"/>
<pin id="540" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="541" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_3/36 "/>
</bind>
</comp>

<comp id="544" class="1005" name="i_5_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="31" slack="1"/>
<pin id="546" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_5 (phireg) "/>
</bind>
</comp>

<comp id="548" class="1004" name="i_5_phi_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="1"/>
<pin id="550" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="551" dir="0" index="2" bw="31" slack="0"/>
<pin id="552" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="553" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_5/45 "/>
</bind>
</comp>

<comp id="555" class="1005" name="i_6_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="31" slack="1"/>
<pin id="557" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_6 (phireg) "/>
</bind>
</comp>

<comp id="559" class="1004" name="i_6_phi_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="31" slack="0"/>
<pin id="561" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="562" dir="0" index="2" bw="1" slack="1"/>
<pin id="563" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="564" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_6/49 "/>
</bind>
</comp>

<comp id="567" class="1005" name="j_4_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="31" slack="1"/>
<pin id="569" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j_4 (phireg) "/>
</bind>
</comp>

<comp id="571" class="1004" name="j_4_phi_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="31" slack="0"/>
<pin id="573" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="574" dir="0" index="2" bw="1" slack="1"/>
<pin id="575" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="576" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_4/55 "/>
</bind>
</comp>

<comp id="578" class="1005" name="i_1_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="31" slack="1"/>
<pin id="580" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="582" class="1004" name="i_1_phi_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="31" slack="0"/>
<pin id="584" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="585" dir="0" index="2" bw="1" slack="1"/>
<pin id="586" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="587" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/63 "/>
</bind>
</comp>

<comp id="590" class="1005" name="j_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="31" slack="1"/>
<pin id="592" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="594" class="1004" name="j_phi_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="31" slack="0"/>
<pin id="596" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="597" dir="0" index="2" bw="1" slack="1"/>
<pin id="598" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="599" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/73 "/>
</bind>
</comp>

<comp id="601" class="1005" name="i_3_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="31" slack="1"/>
<pin id="603" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="605" class="1004" name="i_3_phi_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="31" slack="0"/>
<pin id="607" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="608" dir="0" index="2" bw="1" slack="1"/>
<pin id="609" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="610" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/77 "/>
</bind>
</comp>

<comp id="612" class="1005" name="j_2_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="1"/>
<pin id="614" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_2 (phireg) "/>
</bind>
</comp>

<comp id="616" class="1004" name="j_2_phi_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="1"/>
<pin id="618" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="619" dir="0" index="2" bw="32" slack="0"/>
<pin id="620" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="621" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_2/81 "/>
</bind>
</comp>

<comp id="623" class="1005" name="rhs_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="625" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="rhs (phireg) "/>
</bind>
</comp>

<comp id="626" class="1004" name="rhs_phi_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="16" slack="4"/>
<pin id="628" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="629" dir="0" index="2" bw="16" slack="1"/>
<pin id="630" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="631" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rhs/84 "/>
</bind>
</comp>

<comp id="632" class="1005" name="reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="16" slack="1"/>
<pin id="634" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="dy_load_2 dy_load_1 "/>
</bind>
</comp>

<comp id="636" class="1005" name="reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="16" slack="1"/>
<pin id="638" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="lhs dwbuf_V_load "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="32" slack="0"/>
<pin id="644" dir="0" index="2" bw="6" slack="0"/>
<pin id="645" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="649" class="1004" name="sext_ln38_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="1"/>
<pin id="651" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38/2 "/>
</bind>
</comp>

<comp id="652" class="1004" name="grp_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="0"/>
<pin id="654" dir="0" index="1" bw="34" slack="0"/>
<pin id="655" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln38/2 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_2_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="27" slack="0"/>
<pin id="660" dir="0" index="1" bw="65" slack="0"/>
<pin id="661" dir="0" index="2" bw="7" slack="0"/>
<pin id="662" dir="0" index="3" bw="8" slack="0"/>
<pin id="663" dir="1" index="4" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="668" class="1004" name="sub_ln38_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="0" index="1" bw="65" slack="1"/>
<pin id="671" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln38/4 "/>
</bind>
</comp>

<comp id="673" class="1004" name="tmp_1_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="27" slack="0"/>
<pin id="675" dir="0" index="1" bw="65" slack="0"/>
<pin id="676" dir="0" index="2" bw="7" slack="0"/>
<pin id="677" dir="0" index="3" bw="8" slack="0"/>
<pin id="678" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="683" class="1004" name="select_ln38_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="3"/>
<pin id="685" dir="0" index="1" bw="27" slack="0"/>
<pin id="686" dir="0" index="2" bw="27" slack="1"/>
<pin id="687" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38/4 "/>
</bind>
</comp>

<comp id="689" class="1004" name="sub_ln38_1_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="0" index="1" bw="27" slack="0"/>
<pin id="692" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln38_1/4 "/>
</bind>
</comp>

<comp id="695" class="1004" name="icmp_ln40_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="3"/>
<pin id="697" dir="0" index="1" bw="1" slack="0"/>
<pin id="698" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/4 "/>
</bind>
</comp>

<comp id="700" class="1004" name="select_ln38_1_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="4"/>
<pin id="702" dir="0" index="1" bw="27" slack="1"/>
<pin id="703" dir="0" index="2" bw="27" slack="2"/>
<pin id="704" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38_1/5 "/>
</bind>
</comp>

<comp id="705" class="1004" name="num_iters_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="27" slack="0"/>
<pin id="707" dir="0" index="1" bw="1" slack="0"/>
<pin id="708" dir="1" index="2" bw="27" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="num_iters/5 "/>
</bind>
</comp>

<comp id="711" class="1004" name="trunc_ln_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="31" slack="0"/>
<pin id="713" dir="0" index="1" bw="32" slack="4"/>
<pin id="714" dir="0" index="2" bw="1" slack="0"/>
<pin id="715" dir="0" index="3" bw="6" slack="0"/>
<pin id="716" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/5 "/>
</bind>
</comp>

<comp id="720" class="1004" name="sext_ln40_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="31" slack="0"/>
<pin id="722" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40/5 "/>
</bind>
</comp>

<comp id="724" class="1004" name="gmem_addr_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="16" slack="0"/>
<pin id="726" dir="0" index="1" bw="31" slack="0"/>
<pin id="727" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/5 "/>
</bind>
</comp>

<comp id="731" class="1004" name="trunc_ln40_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="10"/>
<pin id="733" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40/11 "/>
</bind>
</comp>

<comp id="734" class="1004" name="add_ln40_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="31" slack="0"/>
<pin id="736" dir="0" index="1" bw="1" slack="0"/>
<pin id="737" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/12 "/>
</bind>
</comp>

<comp id="740" class="1004" name="icmp_ln40_1_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="31" slack="0"/>
<pin id="742" dir="0" index="1" bw="31" slack="1"/>
<pin id="743" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40_1/12 "/>
</bind>
</comp>

<comp id="745" class="1004" name="trunc_ln41_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="31" slack="0"/>
<pin id="747" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41/12 "/>
</bind>
</comp>

<comp id="749" class="1004" name="zext_ln41_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="10" slack="2"/>
<pin id="751" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/14 "/>
</bind>
</comp>

<comp id="753" class="1004" name="trunc_ln46_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="12"/>
<pin id="755" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/15 "/>
</bind>
</comp>

<comp id="756" class="1004" name="grp_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="31" slack="0"/>
<pin id="758" dir="0" index="1" bw="7" slack="0"/>
<pin id="759" dir="1" index="2" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln50/15 "/>
</bind>
</comp>

<comp id="762" class="1004" name="cmp37252_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="13"/>
<pin id="764" dir="0" index="1" bw="1" slack="0"/>
<pin id="765" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp37252/16 "/>
</bind>
</comp>

<comp id="767" class="1004" name="sext_ln46_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="13"/>
<pin id="769" dir="1" index="1" bw="39" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46/16 "/>
</bind>
</comp>

<comp id="770" class="1004" name="sext_ln46_1_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="27" slack="9"/>
<pin id="772" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46_1/16 "/>
</bind>
</comp>

<comp id="773" class="1004" name="zext_ln89_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="13"/>
<pin id="775" dir="1" index="1" bw="63" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/16 "/>
</bind>
</comp>

<comp id="776" class="1004" name="add_ln50_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="0"/>
<pin id="778" dir="0" index="1" bw="1" slack="0"/>
<pin id="779" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/17 "/>
</bind>
</comp>

<comp id="782" class="1004" name="icmp_ln46_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="0"/>
<pin id="784" dir="0" index="1" bw="27" slack="1"/>
<pin id="785" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/17 "/>
</bind>
</comp>

<comp id="787" class="1004" name="add_ln46_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="38" slack="0"/>
<pin id="789" dir="0" index="1" bw="7" slack="0"/>
<pin id="790" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/18 "/>
</bind>
</comp>

<comp id="793" class="1004" name="trunc_ln46_1_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="1"/>
<pin id="795" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46_1/18 "/>
</bind>
</comp>

<comp id="797" class="1004" name="grp_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="31" slack="2"/>
<pin id="799" dir="0" index="1" bw="31" slack="0"/>
<pin id="800" dir="1" index="2" bw="31" slack="4"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln50_1/18 "/>
</bind>
</comp>

<comp id="802" class="1004" name="zext_ln50_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="1"/>
<pin id="804" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/18 "/>
</bind>
</comp>

<comp id="805" class="1004" name="grp_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="32" slack="0"/>
<pin id="807" dir="0" index="1" bw="7" slack="0"/>
<pin id="808" dir="1" index="2" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln50_2/18 "/>
</bind>
</comp>

<comp id="811" class="1004" name="zext_ln50_1_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="38" slack="1"/>
<pin id="813" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_1/20 "/>
</bind>
</comp>

<comp id="814" class="1004" name="icmp_ln50_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="4"/>
<pin id="816" dir="0" index="1" bw="38" slack="0"/>
<pin id="817" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/20 "/>
</bind>
</comp>

<comp id="819" class="1004" name="trunc_ln51_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="38" slack="2"/>
<pin id="821" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51/20 "/>
</bind>
</comp>

<comp id="823" class="1004" name="trunc_ln51_1_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="38" slack="2"/>
<pin id="825" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51_1/20 "/>
</bind>
</comp>

<comp id="827" class="1004" name="sub_ln50_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="17"/>
<pin id="829" dir="0" index="1" bw="32" slack="0"/>
<pin id="830" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln50/20 "/>
</bind>
</comp>

<comp id="832" class="1004" name="ub_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="0"/>
<pin id="834" dir="0" index="1" bw="32" slack="0"/>
<pin id="835" dir="0" index="2" bw="7" slack="0"/>
<pin id="836" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ub/20 "/>
</bind>
</comp>

<comp id="840" class="1004" name="cmp36257_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="0"/>
<pin id="842" dir="0" index="1" bw="1" slack="0"/>
<pin id="843" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp36257/20 "/>
</bind>
</comp>

<comp id="846" class="1004" name="trunc_ln83_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="32" slack="0"/>
<pin id="848" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln83/20 "/>
</bind>
</comp>

<comp id="850" class="1004" name="trunc_ln62_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="32" slack="0"/>
<pin id="852" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln62/20 "/>
</bind>
</comp>

<comp id="854" class="1004" name="add_ln83_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="31" slack="0"/>
<pin id="856" dir="0" index="1" bw="1" slack="0"/>
<pin id="857" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83/21 "/>
</bind>
</comp>

<comp id="860" class="1004" name="icmp_ln83_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="31" slack="0"/>
<pin id="862" dir="0" index="1" bw="31" slack="1"/>
<pin id="863" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln83/21 "/>
</bind>
</comp>

<comp id="865" class="1004" name="grp_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="31" slack="0"/>
<pin id="867" dir="0" index="1" bw="31" slack="6"/>
<pin id="868" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_46/21 "/>
</bind>
</comp>

<comp id="870" class="1004" name="zext_ln89_1_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="31" slack="1"/>
<pin id="872" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_1/21 "/>
</bind>
</comp>

<comp id="873" class="1004" name="grp_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="31" slack="0"/>
<pin id="875" dir="0" index="1" bw="32" slack="5"/>
<pin id="876" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln89/21 "/>
</bind>
</comp>

<comp id="878" class="1004" name="empty_47_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="31" slack="1"/>
<pin id="880" dir="0" index="1" bw="31" slack="4"/>
<pin id="881" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_47/23 "/>
</bind>
</comp>

<comp id="882" class="1004" name="tmp_5_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="32" slack="0"/>
<pin id="884" dir="0" index="1" bw="31" slack="0"/>
<pin id="885" dir="0" index="2" bw="1" slack="0"/>
<pin id="886" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/23 "/>
</bind>
</comp>

<comp id="890" class="1004" name="empty_48_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="32" slack="0"/>
<pin id="892" dir="0" index="1" bw="32" slack="20"/>
<pin id="893" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_48/23 "/>
</bind>
</comp>

<comp id="895" class="1004" name="trunc_ln9_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="31" slack="0"/>
<pin id="897" dir="0" index="1" bw="32" slack="0"/>
<pin id="898" dir="0" index="2" bw="1" slack="0"/>
<pin id="899" dir="0" index="3" bw="6" slack="0"/>
<pin id="900" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/23 "/>
</bind>
</comp>

<comp id="905" class="1004" name="sext_ln84_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="31" slack="0"/>
<pin id="907" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln84/23 "/>
</bind>
</comp>

<comp id="909" class="1004" name="gmem_addr_2_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="16" slack="0"/>
<pin id="911" dir="0" index="1" bw="31" slack="0"/>
<pin id="912" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/23 "/>
</bind>
</comp>

<comp id="915" class="1004" name="trunc_ln85_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="31" slack="2"/>
<pin id="917" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln85/23 "/>
</bind>
</comp>

<comp id="919" class="1004" name="zext_ln85_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="6" slack="4"/>
<pin id="921" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85/27 "/>
</bind>
</comp>

<comp id="922" class="1004" name="add_ln84_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="31" slack="0"/>
<pin id="924" dir="0" index="1" bw="1" slack="0"/>
<pin id="925" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/31 "/>
</bind>
</comp>

<comp id="928" class="1004" name="j_1_cast_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="31" slack="0"/>
<pin id="930" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast/31 "/>
</bind>
</comp>

<comp id="932" class="1004" name="icmp_ln84_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="31" slack="0"/>
<pin id="934" dir="0" index="1" bw="32" slack="28"/>
<pin id="935" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/31 "/>
</bind>
</comp>

<comp id="937" class="1004" name="trunc_ln85_1_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="31" slack="0"/>
<pin id="939" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln85_1/31 "/>
</bind>
</comp>

<comp id="941" class="1004" name="add_ln85_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="16" slack="1"/>
<pin id="943" dir="0" index="1" bw="16" slack="0"/>
<pin id="944" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/31 "/>
</bind>
</comp>

<comp id="946" class="1004" name="zext_ln85_1_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="16" slack="2"/>
<pin id="948" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85_1/33 "/>
</bind>
</comp>

<comp id="950" class="1004" name="add_ln89_2_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="63" slack="0"/>
<pin id="952" dir="0" index="1" bw="1" slack="0"/>
<pin id="953" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89_2/36 "/>
</bind>
</comp>

<comp id="956" class="1004" name="icmp_ln89_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="63" slack="0"/>
<pin id="958" dir="0" index="1" bw="63" slack="1"/>
<pin id="959" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/36 "/>
</bind>
</comp>

<comp id="961" class="1004" name="add_ln89_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="31" slack="0"/>
<pin id="963" dir="0" index="1" bw="1" slack="0"/>
<pin id="964" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89/36 "/>
</bind>
</comp>

<comp id="967" class="1004" name="icmp_ln90_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="32" slack="0"/>
<pin id="969" dir="0" index="1" bw="32" slack="20"/>
<pin id="970" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/36 "/>
</bind>
</comp>

<comp id="972" class="1004" name="trunc_ln89_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="31" slack="0"/>
<pin id="974" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln89/36 "/>
</bind>
</comp>

<comp id="976" class="1004" name="trunc_ln89_1_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="31" slack="0"/>
<pin id="978" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln89_1/36 "/>
</bind>
</comp>

<comp id="980" class="1004" name="select_ln89_2_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="1" slack="0"/>
<pin id="982" dir="0" index="1" bw="10" slack="0"/>
<pin id="983" dir="0" index="2" bw="10" slack="0"/>
<pin id="984" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_2/36 "/>
</bind>
</comp>

<comp id="988" class="1004" name="select_ln89_1_v_cast_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="10" slack="0"/>
<pin id="990" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln89_1_v_cast/36 "/>
</bind>
</comp>

<comp id="992" class="1004" name="select_ln89_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="1" slack="1"/>
<pin id="994" dir="0" index="1" bw="1" slack="0"/>
<pin id="995" dir="0" index="2" bw="32" slack="1"/>
<pin id="996" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89/37 "/>
</bind>
</comp>

<comp id="999" class="1004" name="add_ln89_1_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="10" slack="1"/>
<pin id="1001" dir="0" index="1" bw="10" slack="4"/>
<pin id="1002" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89_1/37 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="zext_ln89_2_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="10" slack="0"/>
<pin id="1005" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_2/37 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="select_ln89_3_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="1" slack="1"/>
<pin id="1010" dir="0" index="1" bw="31" slack="1"/>
<pin id="1011" dir="0" index="2" bw="31" slack="1"/>
<pin id="1012" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_3/37 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="trunc_ln1118_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="32" slack="0"/>
<pin id="1016" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1118/37 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="add_ln90_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="32" slack="0"/>
<pin id="1020" dir="0" index="1" bw="1" slack="0"/>
<pin id="1021" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/37 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="zext_ln89_3_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="10" slack="2"/>
<pin id="1026" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_3/38 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="zext_ln1118_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="16" slack="1"/>
<pin id="1030" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/38 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="sext_ln89_1_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="16" slack="1"/>
<pin id="1034" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln89_1/39 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="zext_ln1118_1_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="16" slack="0"/>
<pin id="1038" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/39 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="sext_ln1192_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="16" slack="0"/>
<pin id="1043" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/39 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="sext_ln89_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="16" slack="1"/>
<pin id="1047" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln89/40 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="sext_ln1115_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="16" slack="0"/>
<pin id="1051" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1115/40 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="lhs_1_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="23" slack="0"/>
<pin id="1055" dir="0" index="1" bw="16" slack="1"/>
<pin id="1056" dir="0" index="2" bw="1" slack="0"/>
<pin id="1057" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_1/41 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="trunc_ln708_2_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="16" slack="0"/>
<pin id="1063" dir="0" index="1" bw="23" slack="0"/>
<pin id="1064" dir="0" index="2" bw="4" slack="0"/>
<pin id="1065" dir="0" index="3" bw="6" slack="0"/>
<pin id="1066" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/42 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="trunc_ln708_1_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="16" slack="0"/>
<pin id="1073" dir="0" index="1" bw="23" slack="0"/>
<pin id="1074" dir="0" index="2" bw="4" slack="0"/>
<pin id="1075" dir="0" index="3" bw="6" slack="0"/>
<pin id="1076" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/43 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="add_ln96_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="31" slack="0"/>
<pin id="1083" dir="0" index="1" bw="1" slack="0"/>
<pin id="1084" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96/45 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="i_5_cast_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="31" slack="0"/>
<pin id="1089" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_5_cast/45 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="icmp_ln96_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="31" slack="0"/>
<pin id="1093" dir="0" index="1" bw="32" slack="22"/>
<pin id="1094" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96/45 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="trunc_ln703_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="31" slack="0"/>
<pin id="1098" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703/45 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="zext_ln703_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="10" slack="0"/>
<pin id="1102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/45 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="add_ln703_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="16" slack="0"/>
<pin id="1108" dir="0" index="1" bw="16" slack="0"/>
<pin id="1109" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/46 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="trunc_ln100_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="32" slack="6"/>
<pin id="1114" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln100/48 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="add_ln100_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="31" slack="0"/>
<pin id="1117" dir="0" index="1" bw="1" slack="0"/>
<pin id="1118" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100/49 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="icmp_ln100_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="31" slack="0"/>
<pin id="1123" dir="0" index="1" bw="31" slack="1"/>
<pin id="1124" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/49 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="grp_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="31" slack="0"/>
<pin id="1128" dir="0" index="1" bw="31" slack="12"/>
<pin id="1129" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_53/49 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="empty_54_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="31" slack="1"/>
<pin id="1133" dir="0" index="1" bw="31" slack="10"/>
<pin id="1134" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_54/51 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="tmp_6_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="32" slack="0"/>
<pin id="1137" dir="0" index="1" bw="31" slack="0"/>
<pin id="1138" dir="0" index="2" bw="1" slack="0"/>
<pin id="1139" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/51 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="empty_55_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="32" slack="0"/>
<pin id="1145" dir="0" index="1" bw="32" slack="26"/>
<pin id="1146" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_55/51 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="trunc_ln2_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="31" slack="0"/>
<pin id="1150" dir="0" index="1" bw="32" slack="0"/>
<pin id="1151" dir="0" index="2" bw="1" slack="0"/>
<pin id="1152" dir="0" index="3" bw="6" slack="0"/>
<pin id="1153" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/51 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="sext_ln101_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="31" slack="0"/>
<pin id="1160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln101/51 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="gmem_addr_3_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="16" slack="0"/>
<pin id="1164" dir="0" index="1" bw="31" slack="0"/>
<pin id="1165" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/51 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="trunc_ln102_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="31" slack="2"/>
<pin id="1170" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln102/51 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="zext_ln102_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="6" slack="0"/>
<pin id="1174" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102/51 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="add_ln101_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="31" slack="0"/>
<pin id="1178" dir="0" index="1" bw="1" slack="0"/>
<pin id="1179" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101/55 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="j_4_cast_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="31" slack="0"/>
<pin id="1184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_4_cast/55 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="icmp_ln101_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="31" slack="0"/>
<pin id="1188" dir="0" index="1" bw="32" slack="30"/>
<pin id="1189" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln101/55 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="trunc_ln102_1_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="31" slack="0"/>
<pin id="1193" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln102_1/55 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="add_ln102_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="16" slack="1"/>
<pin id="1197" dir="0" index="1" bw="16" slack="0"/>
<pin id="1198" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102/55 "/>
</bind>
</comp>

<comp id="1200" class="1004" name="zext_ln102_1_fu_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="16" slack="0"/>
<pin id="1202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102_1/55 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="add_ln62_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="31" slack="0"/>
<pin id="1207" dir="0" index="1" bw="1" slack="0"/>
<pin id="1208" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/63 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="icmp_ln62_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="31" slack="0"/>
<pin id="1213" dir="0" index="1" bw="31" slack="1"/>
<pin id="1214" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/63 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="grp_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="31" slack="0"/>
<pin id="1218" dir="0" index="1" bw="31" slack="6"/>
<pin id="1219" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_39/63 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="empty_40_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="31" slack="1"/>
<pin id="1223" dir="0" index="1" bw="31" slack="4"/>
<pin id="1224" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_40/65 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="tmp_4_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="32" slack="0"/>
<pin id="1227" dir="0" index="1" bw="31" slack="0"/>
<pin id="1228" dir="0" index="2" bw="1" slack="0"/>
<pin id="1229" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/65 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="empty_41_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="32" slack="0"/>
<pin id="1235" dir="0" index="1" bw="32" slack="20"/>
<pin id="1236" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_41/65 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="trunc_ln6_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="31" slack="0"/>
<pin id="1240" dir="0" index="1" bw="32" slack="0"/>
<pin id="1241" dir="0" index="2" bw="1" slack="0"/>
<pin id="1242" dir="0" index="3" bw="6" slack="0"/>
<pin id="1243" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/65 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="sext_ln63_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="31" slack="0"/>
<pin id="1250" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63/65 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="gmem_addr_1_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="16" slack="0"/>
<pin id="1254" dir="0" index="1" bw="31" slack="0"/>
<pin id="1255" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/65 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="trunc_ln64_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="31" slack="2"/>
<pin id="1260" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln64/65 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="zext_ln64_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="6" slack="4"/>
<pin id="1264" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/69 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="add_ln63_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="31" slack="0"/>
<pin id="1267" dir="0" index="1" bw="1" slack="0"/>
<pin id="1268" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/73 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="j_cast_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="31" slack="0"/>
<pin id="1273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/73 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="icmp_ln63_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="31" slack="0"/>
<pin id="1277" dir="0" index="1" bw="32" slack="28"/>
<pin id="1278" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/73 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="trunc_ln64_1_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="31" slack="0"/>
<pin id="1282" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln64_1/73 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="add_ln64_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="16" slack="1"/>
<pin id="1286" dir="0" index="1" bw="16" slack="0"/>
<pin id="1287" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/73 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="zext_ln64_1_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="16" slack="2"/>
<pin id="1291" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64_1/75 "/>
</bind>
</comp>

<comp id="1293" class="1004" name="add_ln69_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="31" slack="0"/>
<pin id="1295" dir="0" index="1" bw="1" slack="0"/>
<pin id="1296" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/77 "/>
</bind>
</comp>

<comp id="1299" class="1004" name="icmp_ln69_fu_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="31" slack="0"/>
<pin id="1301" dir="0" index="1" bw="31" slack="2"/>
<pin id="1302" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/77 "/>
</bind>
</comp>

<comp id="1304" class="1004" name="trunc_ln69_fu_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="31" slack="0"/>
<pin id="1306" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln69/77 "/>
</bind>
</comp>

<comp id="1308" class="1004" name="add_ln71_fu_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="10" slack="0"/>
<pin id="1310" dir="0" index="1" bw="10" slack="2"/>
<pin id="1311" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/77 "/>
</bind>
</comp>

<comp id="1313" class="1004" name="trunc_ln1116_fu_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="31" slack="0"/>
<pin id="1315" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1116/77 "/>
</bind>
</comp>

<comp id="1317" class="1004" name="zext_ln1116_fu_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="6" slack="0"/>
<pin id="1319" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/77 "/>
</bind>
</comp>

<comp id="1321" class="1004" name="zext_ln71_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="10" slack="2"/>
<pin id="1323" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/79 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="add_ln73_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="32" slack="0"/>
<pin id="1328" dir="0" index="1" bw="1" slack="0"/>
<pin id="1329" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73/81 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="icmp_ln73_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="32" slack="0"/>
<pin id="1334" dir="0" index="1" bw="32" slack="23"/>
<pin id="1335" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/81 "/>
</bind>
</comp>

<comp id="1337" class="1004" name="trunc_ln1116_1_fu_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="32" slack="0"/>
<pin id="1339" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1116_1/81 "/>
</bind>
</comp>

<comp id="1341" class="1004" name="zext_ln1116_1_fu_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="16" slack="0"/>
<pin id="1343" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_1/81 "/>
</bind>
</comp>

<comp id="1346" class="1004" name="add_ln1116_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="16" slack="1"/>
<pin id="1348" dir="0" index="1" bw="16" slack="0"/>
<pin id="1349" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116/81 "/>
</bind>
</comp>

<comp id="1351" class="1004" name="zext_ln1116_2_fu_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="16" slack="0"/>
<pin id="1353" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_2/81 "/>
</bind>
</comp>

<comp id="1356" class="1004" name="sext_ln727_fu_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="16" slack="0"/>
<pin id="1358" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln727/82 "/>
</bind>
</comp>

<comp id="1360" class="1004" name="sext_ln727_1_fu_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="16" slack="0"/>
<pin id="1362" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln727_1/82 "/>
</bind>
</comp>

<comp id="1364" class="1004" name="rhs_1_fu_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="23" slack="0"/>
<pin id="1366" dir="0" index="1" bw="16" slack="0"/>
<pin id="1367" dir="0" index="2" bw="1" slack="0"/>
<pin id="1368" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_1/84 "/>
</bind>
</comp>

<comp id="1372" class="1004" name="trunc_ln1_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="16" slack="0"/>
<pin id="1374" dir="0" index="1" bw="23" slack="0"/>
<pin id="1375" dir="0" index="2" bw="4" slack="0"/>
<pin id="1376" dir="0" index="3" bw="6" slack="0"/>
<pin id="1377" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/85 "/>
</bind>
</comp>

<comp id="1382" class="1007" name="grp_fu_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="6" slack="0"/>
<pin id="1384" dir="0" index="1" bw="16" slack="0"/>
<pin id="1385" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln85/27 "/>
</bind>
</comp>

<comp id="1388" class="1007" name="grp_fu_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="10" slack="0"/>
<pin id="1390" dir="0" index="1" bw="16" slack="0"/>
<pin id="1391" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="1392" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1118/36 add_ln1118/38 "/>
</bind>
</comp>

<comp id="1396" class="1007" name="grp_fu_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="16" slack="0"/>
<pin id="1398" dir="0" index="1" bw="16" slack="0"/>
<pin id="1399" dir="0" index="2" bw="23" slack="0"/>
<pin id="1400" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192/39 ret_V_1/41 "/>
</bind>
</comp>

<comp id="1405" class="1007" name="grp_fu_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="16" slack="0"/>
<pin id="1407" dir="0" index="1" bw="16" slack="0"/>
<pin id="1408" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1115/40 "/>
</bind>
</comp>

<comp id="1412" class="1007" name="grp_fu_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="6" slack="0"/>
<pin id="1414" dir="0" index="1" bw="16" slack="0"/>
<pin id="1415" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln102/51 "/>
</bind>
</comp>

<comp id="1418" class="1007" name="grp_fu_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="6" slack="0"/>
<pin id="1420" dir="0" index="1" bw="16" slack="0"/>
<pin id="1421" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln64/69 "/>
</bind>
</comp>

<comp id="1424" class="1007" name="grp_fu_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="6" slack="0"/>
<pin id="1426" dir="0" index="1" bw="16" slack="0"/>
<pin id="1427" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1116/77 "/>
</bind>
</comp>

<comp id="1430" class="1007" name="grp_fu_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="16" slack="0"/>
<pin id="1432" dir="0" index="1" bw="16" slack="0"/>
<pin id="1433" dir="0" index="2" bw="23" slack="0"/>
<pin id="1434" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln727/82 ret_V/84 "/>
</bind>
</comp>

<comp id="1439" class="1005" name="fwprop_read_reg_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="1" slack="17"/>
<pin id="1441" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="fwprop_read "/>
</bind>
</comp>

<comp id="1443" class="1005" name="ydim_read_reg_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="32" slack="1"/>
<pin id="1445" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ydim_read "/>
</bind>
</comp>

<comp id="1454" class="1005" name="xdim_read_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="32" slack="12"/>
<pin id="1456" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="xdim_read "/>
</bind>
</comp>

<comp id="1469" class="1005" name="b_read_reg_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="32" slack="4"/>
<pin id="1471" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="1474" class="1005" name="dwt_read_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="32" slack="20"/>
<pin id="1476" dir="1" index="1" bw="32" slack="20"/>
</pin_list>
<bind>
<opset="dwt_read "/>
</bind>
</comp>

<comp id="1480" class="1005" name="wt_read_reg_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="32" slack="20"/>
<pin id="1482" dir="1" index="1" bw="32" slack="20"/>
</pin_list>
<bind>
<opset="wt_read "/>
</bind>
</comp>

<comp id="1485" class="1005" name="tmp_reg_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="1" slack="3"/>
<pin id="1487" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1491" class="1005" name="sext_ln38_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="65" slack="1"/>
<pin id="1493" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln38 "/>
</bind>
</comp>

<comp id="1496" class="1005" name="mul_ln38_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="65" slack="1"/>
<pin id="1498" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln38 "/>
</bind>
</comp>

<comp id="1501" class="1005" name="tmp_2_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="27" slack="1"/>
<pin id="1503" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1507" class="1005" name="sub_ln38_1_reg_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="27" slack="1"/>
<pin id="1509" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln38_1 "/>
</bind>
</comp>

<comp id="1512" class="1005" name="icmp_ln40_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="1" slack="1"/>
<pin id="1514" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln40 "/>
</bind>
</comp>

<comp id="1516" class="1005" name="num_iters_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="27" slack="9"/>
<pin id="1518" dir="1" index="1" bw="27" slack="9"/>
</pin_list>
<bind>
<opset="num_iters "/>
</bind>
</comp>

<comp id="1521" class="1005" name="gmem_addr_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="16" slack="1"/>
<pin id="1523" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="1527" class="1005" name="trunc_ln40_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="31" slack="1"/>
<pin id="1529" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln40 "/>
</bind>
</comp>

<comp id="1532" class="1005" name="add_ln40_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="31" slack="0"/>
<pin id="1534" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln40 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="icmp_ln40_1_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="1" slack="1"/>
<pin id="1539" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln40_1 "/>
</bind>
</comp>

<comp id="1541" class="1005" name="trunc_ln41_reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="10" slack="2"/>
<pin id="1543" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln41 "/>
</bind>
</comp>

<comp id="1546" class="1005" name="gmem_addr_read_reg_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="16" slack="1"/>
<pin id="1548" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="1551" class="1005" name="trunc_ln46_reg_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="31" slack="1"/>
<pin id="1553" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln46 "/>
</bind>
</comp>

<comp id="1559" class="1005" name="cmp37252_reg_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="1" slack="7"/>
<pin id="1561" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp37252 "/>
</bind>
</comp>

<comp id="1563" class="1005" name="sext_ln46_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="39" slack="4"/>
<pin id="1565" dir="1" index="1" bw="39" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln46 "/>
</bind>
</comp>

<comp id="1568" class="1005" name="sext_ln46_1_reg_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="32" slack="1"/>
<pin id="1570" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln46_1 "/>
</bind>
</comp>

<comp id="1573" class="1005" name="mul_ln50_reg_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="31" slack="2"/>
<pin id="1575" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln50 "/>
</bind>
</comp>

<comp id="1578" class="1005" name="zext_ln89_reg_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="63" slack="5"/>
<pin id="1580" dir="1" index="1" bw="63" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln89 "/>
</bind>
</comp>

<comp id="1583" class="1005" name="add_ln50_reg_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="32" slack="0"/>
<pin id="1585" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln50 "/>
</bind>
</comp>

<comp id="1589" class="1005" name="icmp_ln46_reg_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="1" slack="1"/>
<pin id="1591" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln46 "/>
</bind>
</comp>

<comp id="1593" class="1005" name="add_ln46_reg_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="38" slack="0"/>
<pin id="1595" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opset="add_ln46 "/>
</bind>
</comp>

<comp id="1598" class="1005" name="trunc_ln46_1_reg_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="31" slack="1"/>
<pin id="1600" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln46_1 "/>
</bind>
</comp>

<comp id="1603" class="1005" name="zext_ln50_reg_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="38" slack="1"/>
<pin id="1605" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln50 "/>
</bind>
</comp>

<comp id="1608" class="1005" name="mul_ln50_1_reg_1608">
<pin_list>
<pin id="1609" dir="0" index="0" bw="31" slack="4"/>
<pin id="1610" dir="1" index="1" bw="31" slack="4"/>
</pin_list>
<bind>
<opset="mul_ln50_1 "/>
</bind>
</comp>

<comp id="1615" class="1005" name="mul_ln50_2_reg_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="38" slack="1"/>
<pin id="1617" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln50_2 "/>
</bind>
</comp>

<comp id="1620" class="1005" name="trunc_ln51_reg_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="10" slack="2"/>
<pin id="1622" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln51 "/>
</bind>
</comp>

<comp id="1626" class="1005" name="ub_reg_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="32" slack="6"/>
<pin id="1628" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="ub "/>
</bind>
</comp>

<comp id="1631" class="1005" name="cmp36257_reg_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="1" slack="4"/>
<pin id="1633" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp36257 "/>
</bind>
</comp>

<comp id="1635" class="1005" name="trunc_ln83_reg_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="31" slack="1"/>
<pin id="1637" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln83 "/>
</bind>
</comp>

<comp id="1641" class="1005" name="trunc_ln62_reg_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="31" slack="1"/>
<pin id="1643" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln62 "/>
</bind>
</comp>

<comp id="1647" class="1005" name="add_ln83_reg_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="31" slack="0"/>
<pin id="1649" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln83 "/>
</bind>
</comp>

<comp id="1655" class="1005" name="zext_ln89_1_reg_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="63" slack="1"/>
<pin id="1657" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln89_1 "/>
</bind>
</comp>

<comp id="1660" class="1005" name="empty_46_reg_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="31" slack="1"/>
<pin id="1662" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty_46 "/>
</bind>
</comp>

<comp id="1665" class="1005" name="gmem_addr_2_reg_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="16" slack="1"/>
<pin id="1667" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="1671" class="1005" name="trunc_ln85_reg_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="6" slack="4"/>
<pin id="1673" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln85 "/>
</bind>
</comp>

<comp id="1676" class="1005" name="zext_ln85_reg_1676">
<pin_list>
<pin id="1677" dir="0" index="0" bw="16" slack="1"/>
<pin id="1678" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln85 "/>
</bind>
</comp>

<comp id="1681" class="1005" name="mul_ln85_reg_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="16" slack="1"/>
<pin id="1683" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln85 "/>
</bind>
</comp>

<comp id="1686" class="1005" name="add_ln84_reg_1686">
<pin_list>
<pin id="1687" dir="0" index="0" bw="31" slack="0"/>
<pin id="1688" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln84 "/>
</bind>
</comp>

<comp id="1691" class="1005" name="icmp_ln84_reg_1691">
<pin_list>
<pin id="1692" dir="0" index="0" bw="1" slack="1"/>
<pin id="1693" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln84 "/>
</bind>
</comp>

<comp id="1695" class="1005" name="add_ln85_reg_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="16" slack="2"/>
<pin id="1697" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln85 "/>
</bind>
</comp>

<comp id="1700" class="1005" name="gmem_addr_2_read_reg_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="16" slack="1"/>
<pin id="1702" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read "/>
</bind>
</comp>

<comp id="1705" class="1005" name="mul_ln89_reg_1705">
<pin_list>
<pin id="1706" dir="0" index="0" bw="63" slack="1"/>
<pin id="1707" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln89 "/>
</bind>
</comp>

<comp id="1710" class="1005" name="add_ln89_2_reg_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="63" slack="0"/>
<pin id="1712" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="add_ln89_2 "/>
</bind>
</comp>

<comp id="1715" class="1005" name="icmp_ln89_reg_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="1" slack="1"/>
<pin id="1717" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln89 "/>
</bind>
</comp>

<comp id="1719" class="1005" name="add_ln89_reg_1719">
<pin_list>
<pin id="1720" dir="0" index="0" bw="31" slack="1"/>
<pin id="1721" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln89 "/>
</bind>
</comp>

<comp id="1724" class="1005" name="icmp_ln90_reg_1724">
<pin_list>
<pin id="1725" dir="0" index="0" bw="1" slack="1"/>
<pin id="1726" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln90 "/>
</bind>
</comp>

<comp id="1730" class="1005" name="select_ln89_2_reg_1730">
<pin_list>
<pin id="1731" dir="0" index="0" bw="10" slack="1"/>
<pin id="1732" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln89_2 "/>
</bind>
</comp>

<comp id="1736" class="1005" name="select_ln89_1_v_cast_reg_1736">
<pin_list>
<pin id="1737" dir="0" index="0" bw="16" slack="1"/>
<pin id="1738" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln89_1_v_cast "/>
</bind>
</comp>

<comp id="1741" class="1005" name="dy_addr_1_reg_1741">
<pin_list>
<pin id="1742" dir="0" index="0" bw="10" slack="1"/>
<pin id="1743" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dy_addr_1 "/>
</bind>
</comp>

<comp id="1746" class="1005" name="select_ln89_3_reg_1746">
<pin_list>
<pin id="1747" dir="0" index="0" bw="31" slack="1"/>
<pin id="1748" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="select_ln89_3 "/>
</bind>
</comp>

<comp id="1751" class="1005" name="trunc_ln1118_reg_1751">
<pin_list>
<pin id="1752" dir="0" index="0" bw="16" slack="1"/>
<pin id="1753" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1118 "/>
</bind>
</comp>

<comp id="1757" class="1005" name="add_ln90_reg_1757">
<pin_list>
<pin id="1758" dir="0" index="0" bw="32" slack="1"/>
<pin id="1759" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln90 "/>
</bind>
</comp>

<comp id="1762" class="1005" name="dy_addr_reg_1762">
<pin_list>
<pin id="1763" dir="0" index="0" bw="10" slack="1"/>
<pin id="1764" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dy_addr "/>
</bind>
</comp>

<comp id="1767" class="1005" name="zext_ln1118_reg_1767">
<pin_list>
<pin id="1768" dir="0" index="0" bw="32" slack="5"/>
<pin id="1769" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln1118 "/>
</bind>
</comp>

<comp id="1772" class="1005" name="x_addr_1_reg_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="10" slack="1"/>
<pin id="1774" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_1 "/>
</bind>
</comp>

<comp id="1777" class="1005" name="sext_ln89_1_reg_1777">
<pin_list>
<pin id="1778" dir="0" index="0" bw="23" slack="1"/>
<pin id="1779" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln89_1 "/>
</bind>
</comp>

<comp id="1782" class="1005" name="wbuf_V_addr_2_reg_1782">
<pin_list>
<pin id="1783" dir="0" index="0" bw="16" slack="1"/>
<pin id="1784" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="wbuf_V_addr_2 "/>
</bind>
</comp>

<comp id="1787" class="1005" name="dwbuf_V_addr_1_reg_1787">
<pin_list>
<pin id="1788" dir="0" index="0" bw="16" slack="1"/>
<pin id="1789" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="dwbuf_V_addr_1 "/>
</bind>
</comp>

<comp id="1792" class="1005" name="sext_ln1192_reg_1792">
<pin_list>
<pin id="1793" dir="0" index="0" bw="23" slack="1"/>
<pin id="1794" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192 "/>
</bind>
</comp>

<comp id="1797" class="1005" name="sext_ln89_reg_1797">
<pin_list>
<pin id="1798" dir="0" index="0" bw="23" slack="1"/>
<pin id="1799" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln89 "/>
</bind>
</comp>

<comp id="1802" class="1005" name="sext_ln1115_reg_1802">
<pin_list>
<pin id="1803" dir="0" index="0" bw="23" slack="1"/>
<pin id="1804" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1115 "/>
</bind>
</comp>

<comp id="1807" class="1005" name="lhs_1_reg_1807">
<pin_list>
<pin id="1808" dir="0" index="0" bw="23" slack="1"/>
<pin id="1809" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="lhs_1 "/>
</bind>
</comp>

<comp id="1812" class="1005" name="add_ln96_reg_1812">
<pin_list>
<pin id="1813" dir="0" index="0" bw="31" slack="0"/>
<pin id="1814" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln96 "/>
</bind>
</comp>

<comp id="1817" class="1005" name="icmp_ln96_reg_1817">
<pin_list>
<pin id="1818" dir="0" index="0" bw="1" slack="1"/>
<pin id="1819" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln96 "/>
</bind>
</comp>

<comp id="1821" class="1005" name="dbbuf_V_addr_reg_1821">
<pin_list>
<pin id="1822" dir="0" index="0" bw="10" slack="1"/>
<pin id="1823" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dbbuf_V_addr "/>
</bind>
</comp>

<comp id="1827" class="1005" name="dy_addr_2_reg_1827">
<pin_list>
<pin id="1828" dir="0" index="0" bw="10" slack="1"/>
<pin id="1829" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dy_addr_2 "/>
</bind>
</comp>

<comp id="1832" class="1005" name="add_ln703_reg_1832">
<pin_list>
<pin id="1833" dir="0" index="0" bw="16" slack="1"/>
<pin id="1834" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703 "/>
</bind>
</comp>

<comp id="1837" class="1005" name="trunc_ln100_reg_1837">
<pin_list>
<pin id="1838" dir="0" index="0" bw="31" slack="1"/>
<pin id="1839" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln100 "/>
</bind>
</comp>

<comp id="1842" class="1005" name="add_ln100_reg_1842">
<pin_list>
<pin id="1843" dir="0" index="0" bw="31" slack="0"/>
<pin id="1844" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln100 "/>
</bind>
</comp>

<comp id="1850" class="1005" name="empty_53_reg_1850">
<pin_list>
<pin id="1851" dir="0" index="0" bw="31" slack="1"/>
<pin id="1852" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty_53 "/>
</bind>
</comp>

<comp id="1855" class="1005" name="gmem_addr_3_reg_1855">
<pin_list>
<pin id="1856" dir="0" index="0" bw="16" slack="1"/>
<pin id="1857" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="1861" class="1005" name="zext_ln102_reg_1861">
<pin_list>
<pin id="1862" dir="0" index="0" bw="16" slack="1"/>
<pin id="1863" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln102 "/>
</bind>
</comp>

<comp id="1866" class="1005" name="mul_ln102_reg_1866">
<pin_list>
<pin id="1867" dir="0" index="0" bw="16" slack="1"/>
<pin id="1868" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln102 "/>
</bind>
</comp>

<comp id="1871" class="1005" name="add_ln101_reg_1871">
<pin_list>
<pin id="1872" dir="0" index="0" bw="31" slack="0"/>
<pin id="1873" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln101 "/>
</bind>
</comp>

<comp id="1876" class="1005" name="icmp_ln101_reg_1876">
<pin_list>
<pin id="1877" dir="0" index="0" bw="1" slack="1"/>
<pin id="1878" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln101 "/>
</bind>
</comp>

<comp id="1880" class="1005" name="dwbuf_V_addr_2_reg_1880">
<pin_list>
<pin id="1881" dir="0" index="0" bw="16" slack="1"/>
<pin id="1882" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="dwbuf_V_addr_2 "/>
</bind>
</comp>

<comp id="1885" class="1005" name="add_ln62_reg_1885">
<pin_list>
<pin id="1886" dir="0" index="0" bw="31" slack="0"/>
<pin id="1887" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln62 "/>
</bind>
</comp>

<comp id="1893" class="1005" name="empty_39_reg_1893">
<pin_list>
<pin id="1894" dir="0" index="0" bw="31" slack="1"/>
<pin id="1895" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty_39 "/>
</bind>
</comp>

<comp id="1898" class="1005" name="gmem_addr_1_reg_1898">
<pin_list>
<pin id="1899" dir="0" index="0" bw="16" slack="1"/>
<pin id="1900" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="1904" class="1005" name="trunc_ln64_reg_1904">
<pin_list>
<pin id="1905" dir="0" index="0" bw="6" slack="4"/>
<pin id="1906" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln64 "/>
</bind>
</comp>

<comp id="1909" class="1005" name="zext_ln64_reg_1909">
<pin_list>
<pin id="1910" dir="0" index="0" bw="16" slack="1"/>
<pin id="1911" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln64 "/>
</bind>
</comp>

<comp id="1914" class="1005" name="mul_ln64_reg_1914">
<pin_list>
<pin id="1915" dir="0" index="0" bw="16" slack="1"/>
<pin id="1916" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln64 "/>
</bind>
</comp>

<comp id="1919" class="1005" name="add_ln63_reg_1919">
<pin_list>
<pin id="1920" dir="0" index="0" bw="31" slack="0"/>
<pin id="1921" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln63 "/>
</bind>
</comp>

<comp id="1924" class="1005" name="icmp_ln63_reg_1924">
<pin_list>
<pin id="1925" dir="0" index="0" bw="1" slack="1"/>
<pin id="1926" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln63 "/>
</bind>
</comp>

<comp id="1928" class="1005" name="add_ln64_reg_1928">
<pin_list>
<pin id="1929" dir="0" index="0" bw="16" slack="2"/>
<pin id="1930" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln64 "/>
</bind>
</comp>

<comp id="1933" class="1005" name="gmem_addr_1_read_reg_1933">
<pin_list>
<pin id="1934" dir="0" index="0" bw="16" slack="1"/>
<pin id="1935" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="1938" class="1005" name="add_ln69_reg_1938">
<pin_list>
<pin id="1939" dir="0" index="0" bw="31" slack="0"/>
<pin id="1940" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln69 "/>
</bind>
</comp>

<comp id="1946" class="1005" name="add_ln71_reg_1946">
<pin_list>
<pin id="1947" dir="0" index="0" bw="10" slack="2"/>
<pin id="1948" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="add_ln71 "/>
</bind>
</comp>

<comp id="1951" class="1005" name="zext_ln1116_reg_1951">
<pin_list>
<pin id="1952" dir="0" index="0" bw="16" slack="1"/>
<pin id="1953" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1116 "/>
</bind>
</comp>

<comp id="1956" class="1005" name="bbuf_V_addr_1_reg_1956">
<pin_list>
<pin id="1957" dir="0" index="0" bw="10" slack="1"/>
<pin id="1958" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="bbuf_V_addr_1 "/>
</bind>
</comp>

<comp id="1961" class="1005" name="y_addr_reg_1961">
<pin_list>
<pin id="1962" dir="0" index="0" bw="10" slack="1"/>
<pin id="1963" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_addr "/>
</bind>
</comp>

<comp id="1966" class="1005" name="bbuf_V_load_reg_1966">
<pin_list>
<pin id="1967" dir="0" index="0" bw="16" slack="4"/>
<pin id="1968" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="bbuf_V_load "/>
</bind>
</comp>

<comp id="1971" class="1005" name="mul_ln1116_reg_1971">
<pin_list>
<pin id="1972" dir="0" index="0" bw="16" slack="1"/>
<pin id="1973" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1116 "/>
</bind>
</comp>

<comp id="1976" class="1005" name="add_ln73_reg_1976">
<pin_list>
<pin id="1977" dir="0" index="0" bw="32" slack="0"/>
<pin id="1978" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln73 "/>
</bind>
</comp>

<comp id="1981" class="1005" name="icmp_ln73_reg_1981">
<pin_list>
<pin id="1982" dir="0" index="0" bw="1" slack="1"/>
<pin id="1983" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln73 "/>
</bind>
</comp>

<comp id="1985" class="1005" name="wbuf_V_addr_1_reg_1985">
<pin_list>
<pin id="1986" dir="0" index="0" bw="16" slack="1"/>
<pin id="1987" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="wbuf_V_addr_1 "/>
</bind>
</comp>

<comp id="1990" class="1005" name="x_addr_reg_1990">
<pin_list>
<pin id="1991" dir="0" index="0" bw="10" slack="1"/>
<pin id="1992" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="1995" class="1005" name="sext_ln727_reg_1995">
<pin_list>
<pin id="1996" dir="0" index="0" bw="23" slack="1"/>
<pin id="1997" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln727 "/>
</bind>
</comp>

<comp id="2000" class="1005" name="sext_ln727_1_reg_2000">
<pin_list>
<pin id="2001" dir="0" index="0" bw="23" slack="1"/>
<pin id="2002" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln727_1 "/>
</bind>
</comp>

<comp id="2005" class="1005" name="rhs_1_reg_2005">
<pin_list>
<pin id="2006" dir="0" index="0" bw="23" slack="1"/>
<pin id="2007" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="rhs_1 "/>
</bind>
</comp>

<comp id="2010" class="1005" name="trunc_ln1_reg_2010">
<pin_list>
<pin id="2011" dir="0" index="0" bw="16" slack="1"/>
<pin id="2012" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="191"><net_src comp="28" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="28" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="28" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="28" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="24" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="22" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="26" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="20" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="26" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="18" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="26" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="10" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="26" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="8" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="26" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="6" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="104" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="122" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="104" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="122" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="170" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="274"><net_src comp="174" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="176" pin="0"/><net_sink comp="268" pin=3"/></net>

<net id="276"><net_src comp="178" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="282"><net_src comp="104" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="122" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="46" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="288" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="305"><net_src comp="46" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="300" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="317"><net_src comp="16" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="46" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="324"><net_src comp="312" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="330"><net_src comp="16" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="46" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="325" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="338"><net_src comp="2" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="46" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="345"><net_src comp="333" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="351"><net_src comp="46" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="357"><net_src comp="46" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="363"><net_src comp="346" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="352" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="370"><net_src comp="4" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="46" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="377"><net_src comp="365" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="383"><net_src comp="46" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="393"><net_src comp="378" pin="3"/><net_sink comp="384" pin=2"/></net>

<net id="399"><net_src comp="16" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="46" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="394" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="407"><net_src comp="46" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="408"><net_src comp="402" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="414"><net_src comp="46" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="415"><net_src comp="409" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="421"><net_src comp="46" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="422"><net_src comp="416" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="428"><net_src comp="14" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="46" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="435"><net_src comp="294" pin="3"/><net_sink comp="430" pin=1"/></net>

<net id="441"><net_src comp="46" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="442"><net_src comp="436" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="448"><net_src comp="2" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="46" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="443" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="454"><net_src comp="106" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="461"><net_src comp="451" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="465"><net_src comp="46" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="472"><net_src comp="462" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="466" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="477"><net_src comp="130" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="484"><net_src comp="474" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="478" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="489"><net_src comp="106" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="496"><net_src comp="486" pin="1"/><net_sink comp="490" pin=2"/></net>

<net id="497"><net_src comp="490" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="501"><net_src comp="106" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="508"><net_src comp="498" pin="1"/><net_sink comp="502" pin=2"/></net>

<net id="512"><net_src comp="148" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="519"><net_src comp="509" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="523"><net_src comp="106" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="530"><net_src comp="520" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="524" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="535"><net_src comp="46" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="542"><net_src comp="532" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="536" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="547"><net_src comp="106" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="554"><net_src comp="544" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="558"><net_src comp="106" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="565"><net_src comp="555" pin="1"/><net_sink comp="559" pin=2"/></net>

<net id="566"><net_src comp="559" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="570"><net_src comp="106" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="577"><net_src comp="567" pin="1"/><net_sink comp="571" pin=2"/></net>

<net id="581"><net_src comp="106" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="588"><net_src comp="578" pin="1"/><net_sink comp="582" pin=2"/></net>

<net id="589"><net_src comp="582" pin="4"/><net_sink comp="578" pin=0"/></net>

<net id="593"><net_src comp="106" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="600"><net_src comp="590" pin="1"/><net_sink comp="594" pin=2"/></net>

<net id="604"><net_src comp="106" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="611"><net_src comp="601" pin="1"/><net_sink comp="605" pin=2"/></net>

<net id="615"><net_src comp="46" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="622"><net_src comp="612" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="635"><net_src comp="319" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="306" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="646"><net_src comp="30" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="647"><net_src comp="210" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="648"><net_src comp="32" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="656"><net_src comp="649" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="34" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="664"><net_src comp="36" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="652" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="666"><net_src comp="38" pin="0"/><net_sink comp="658" pin=2"/></net>

<net id="667"><net_src comp="40" pin="0"/><net_sink comp="658" pin=3"/></net>

<net id="672"><net_src comp="42" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="679"><net_src comp="36" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="680"><net_src comp="668" pin="2"/><net_sink comp="673" pin=1"/></net>

<net id="681"><net_src comp="38" pin="0"/><net_sink comp="673" pin=2"/></net>

<net id="682"><net_src comp="40" pin="0"/><net_sink comp="673" pin=3"/></net>

<net id="688"><net_src comp="673" pin="4"/><net_sink comp="683" pin=1"/></net>

<net id="693"><net_src comp="44" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="683" pin="3"/><net_sink comp="689" pin=1"/></net>

<net id="699"><net_src comp="46" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="709"><net_src comp="700" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="100" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="717"><net_src comp="102" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="718"><net_src comp="28" pin="0"/><net_sink comp="711" pin=2"/></net>

<net id="719"><net_src comp="32" pin="0"/><net_sink comp="711" pin=3"/></net>

<net id="723"><net_src comp="711" pin="4"/><net_sink comp="720" pin=0"/></net>

<net id="728"><net_src comp="0" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="720" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="730"><net_src comp="724" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="738"><net_src comp="455" pin="4"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="108" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="744"><net_src comp="455" pin="4"/><net_sink comp="740" pin=0"/></net>

<net id="748"><net_src comp="455" pin="4"/><net_sink comp="745" pin=0"/></net>

<net id="752"><net_src comp="749" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="760"><net_src comp="753" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="128" pin="0"/><net_sink comp="756" pin=1"/></net>

<net id="766"><net_src comp="46" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="780"><net_src comp="466" pin="4"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="28" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="786"><net_src comp="466" pin="4"/><net_sink comp="782" pin=0"/></net>

<net id="791"><net_src comp="478" pin="4"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="132" pin="0"/><net_sink comp="787" pin=1"/></net>

<net id="796"><net_src comp="462" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="801"><net_src comp="793" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="809"><net_src comp="802" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="132" pin="0"/><net_sink comp="805" pin=1"/></net>

<net id="818"><net_src comp="811" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="822"><net_src comp="474" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="826"><net_src comp="474" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="831"><net_src comp="823" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="837"><net_src comp="814" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="838"><net_src comp="827" pin="2"/><net_sink comp="832" pin=1"/></net>

<net id="839"><net_src comp="136" pin="0"/><net_sink comp="832" pin=2"/></net>

<net id="844"><net_src comp="832" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="46" pin="0"/><net_sink comp="840" pin=1"/></net>

<net id="849"><net_src comp="832" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="853"><net_src comp="832" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="858"><net_src comp="490" pin="4"/><net_sink comp="854" pin=0"/></net>

<net id="859"><net_src comp="108" pin="0"/><net_sink comp="854" pin=1"/></net>

<net id="864"><net_src comp="490" pin="4"/><net_sink comp="860" pin=0"/></net>

<net id="869"><net_src comp="490" pin="4"/><net_sink comp="865" pin=0"/></net>

<net id="877"><net_src comp="870" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="887"><net_src comp="140" pin="0"/><net_sink comp="882" pin=0"/></net>

<net id="888"><net_src comp="878" pin="2"/><net_sink comp="882" pin=1"/></net>

<net id="889"><net_src comp="142" pin="0"/><net_sink comp="882" pin=2"/></net>

<net id="894"><net_src comp="882" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="901"><net_src comp="102" pin="0"/><net_sink comp="895" pin=0"/></net>

<net id="902"><net_src comp="890" pin="2"/><net_sink comp="895" pin=1"/></net>

<net id="903"><net_src comp="28" pin="0"/><net_sink comp="895" pin=2"/></net>

<net id="904"><net_src comp="32" pin="0"/><net_sink comp="895" pin=3"/></net>

<net id="908"><net_src comp="895" pin="4"/><net_sink comp="905" pin=0"/></net>

<net id="913"><net_src comp="0" pin="0"/><net_sink comp="909" pin=0"/></net>

<net id="914"><net_src comp="905" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="918"><net_src comp="486" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="926"><net_src comp="502" pin="4"/><net_sink comp="922" pin=0"/></net>

<net id="927"><net_src comp="108" pin="0"/><net_sink comp="922" pin=1"/></net>

<net id="931"><net_src comp="502" pin="4"/><net_sink comp="928" pin=0"/></net>

<net id="936"><net_src comp="928" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="940"><net_src comp="502" pin="4"/><net_sink comp="937" pin=0"/></net>

<net id="945"><net_src comp="937" pin="1"/><net_sink comp="941" pin=1"/></net>

<net id="949"><net_src comp="946" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="954"><net_src comp="513" pin="4"/><net_sink comp="950" pin=0"/></net>

<net id="955"><net_src comp="150" pin="0"/><net_sink comp="950" pin=1"/></net>

<net id="960"><net_src comp="513" pin="4"/><net_sink comp="956" pin=0"/></net>

<net id="965"><net_src comp="524" pin="4"/><net_sink comp="961" pin=0"/></net>

<net id="966"><net_src comp="108" pin="0"/><net_sink comp="961" pin=1"/></net>

<net id="971"><net_src comp="536" pin="4"/><net_sink comp="967" pin=0"/></net>

<net id="975"><net_src comp="961" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="979"><net_src comp="524" pin="4"/><net_sink comp="976" pin=0"/></net>

<net id="985"><net_src comp="967" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="986"><net_src comp="972" pin="1"/><net_sink comp="980" pin=1"/></net>

<net id="987"><net_src comp="976" pin="1"/><net_sink comp="980" pin=2"/></net>

<net id="991"><net_src comp="980" pin="3"/><net_sink comp="988" pin=0"/></net>

<net id="997"><net_src comp="46" pin="0"/><net_sink comp="992" pin=1"/></net>

<net id="998"><net_src comp="532" pin="1"/><net_sink comp="992" pin=2"/></net>

<net id="1006"><net_src comp="999" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="1013"><net_src comp="520" pin="1"/><net_sink comp="1008" pin=2"/></net>

<net id="1017"><net_src comp="992" pin="3"/><net_sink comp="1014" pin=0"/></net>

<net id="1022"><net_src comp="992" pin="3"/><net_sink comp="1018" pin=0"/></net>

<net id="1023"><net_src comp="28" pin="0"/><net_sink comp="1018" pin=1"/></net>

<net id="1027"><net_src comp="1024" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="1031"><net_src comp="1028" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="1035"><net_src comp="632" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1039"><net_src comp="1036" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="1044"><net_src comp="340" pin="3"/><net_sink comp="1041" pin=0"/></net>

<net id="1048"><net_src comp="632" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1052"><net_src comp="358" pin="3"/><net_sink comp="1049" pin=0"/></net>

<net id="1058"><net_src comp="152" pin="0"/><net_sink comp="1053" pin=0"/></net>

<net id="1059"><net_src comp="636" pin="1"/><net_sink comp="1053" pin=1"/></net>

<net id="1060"><net_src comp="154" pin="0"/><net_sink comp="1053" pin=2"/></net>

<net id="1067"><net_src comp="156" pin="0"/><net_sink comp="1061" pin=0"/></net>

<net id="1068"><net_src comp="158" pin="0"/><net_sink comp="1061" pin=2"/></net>

<net id="1069"><net_src comp="160" pin="0"/><net_sink comp="1061" pin=3"/></net>

<net id="1070"><net_src comp="1061" pin="4"/><net_sink comp="306" pin=1"/></net>

<net id="1077"><net_src comp="156" pin="0"/><net_sink comp="1071" pin=0"/></net>

<net id="1078"><net_src comp="158" pin="0"/><net_sink comp="1071" pin=2"/></net>

<net id="1079"><net_src comp="160" pin="0"/><net_sink comp="1071" pin=3"/></net>

<net id="1080"><net_src comp="1071" pin="4"/><net_sink comp="372" pin=1"/></net>

<net id="1085"><net_src comp="548" pin="4"/><net_sink comp="1081" pin=0"/></net>

<net id="1086"><net_src comp="108" pin="0"/><net_sink comp="1081" pin=1"/></net>

<net id="1090"><net_src comp="548" pin="4"/><net_sink comp="1087" pin=0"/></net>

<net id="1095"><net_src comp="1087" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1099"><net_src comp="548" pin="4"/><net_sink comp="1096" pin=0"/></net>

<net id="1103"><net_src comp="1096" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="1105"><net_src comp="1100" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="1110"><net_src comp="319" pin="3"/><net_sink comp="1106" pin=0"/></net>

<net id="1111"><net_src comp="384" pin="7"/><net_sink comp="1106" pin=1"/></net>

<net id="1119"><net_src comp="559" pin="4"/><net_sink comp="1115" pin=0"/></net>

<net id="1120"><net_src comp="108" pin="0"/><net_sink comp="1115" pin=1"/></net>

<net id="1125"><net_src comp="559" pin="4"/><net_sink comp="1121" pin=0"/></net>

<net id="1130"><net_src comp="559" pin="4"/><net_sink comp="1126" pin=0"/></net>

<net id="1140"><net_src comp="140" pin="0"/><net_sink comp="1135" pin=0"/></net>

<net id="1141"><net_src comp="1131" pin="2"/><net_sink comp="1135" pin=1"/></net>

<net id="1142"><net_src comp="142" pin="0"/><net_sink comp="1135" pin=2"/></net>

<net id="1147"><net_src comp="1135" pin="3"/><net_sink comp="1143" pin=0"/></net>

<net id="1154"><net_src comp="102" pin="0"/><net_sink comp="1148" pin=0"/></net>

<net id="1155"><net_src comp="1143" pin="2"/><net_sink comp="1148" pin=1"/></net>

<net id="1156"><net_src comp="28" pin="0"/><net_sink comp="1148" pin=2"/></net>

<net id="1157"><net_src comp="32" pin="0"/><net_sink comp="1148" pin=3"/></net>

<net id="1161"><net_src comp="1148" pin="4"/><net_sink comp="1158" pin=0"/></net>

<net id="1166"><net_src comp="0" pin="0"/><net_sink comp="1162" pin=0"/></net>

<net id="1167"><net_src comp="1158" pin="1"/><net_sink comp="1162" pin=1"/></net>

<net id="1171"><net_src comp="555" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1175"><net_src comp="1168" pin="1"/><net_sink comp="1172" pin=0"/></net>

<net id="1180"><net_src comp="571" pin="4"/><net_sink comp="1176" pin=0"/></net>

<net id="1181"><net_src comp="108" pin="0"/><net_sink comp="1176" pin=1"/></net>

<net id="1185"><net_src comp="571" pin="4"/><net_sink comp="1182" pin=0"/></net>

<net id="1190"><net_src comp="1182" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1194"><net_src comp="571" pin="4"/><net_sink comp="1191" pin=0"/></net>

<net id="1199"><net_src comp="1191" pin="1"/><net_sink comp="1195" pin=1"/></net>

<net id="1203"><net_src comp="1195" pin="2"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="1209"><net_src comp="582" pin="4"/><net_sink comp="1205" pin=0"/></net>

<net id="1210"><net_src comp="108" pin="0"/><net_sink comp="1205" pin=1"/></net>

<net id="1215"><net_src comp="582" pin="4"/><net_sink comp="1211" pin=0"/></net>

<net id="1220"><net_src comp="582" pin="4"/><net_sink comp="1216" pin=0"/></net>

<net id="1230"><net_src comp="140" pin="0"/><net_sink comp="1225" pin=0"/></net>

<net id="1231"><net_src comp="1221" pin="2"/><net_sink comp="1225" pin=1"/></net>

<net id="1232"><net_src comp="142" pin="0"/><net_sink comp="1225" pin=2"/></net>

<net id="1237"><net_src comp="1225" pin="3"/><net_sink comp="1233" pin=0"/></net>

<net id="1244"><net_src comp="102" pin="0"/><net_sink comp="1238" pin=0"/></net>

<net id="1245"><net_src comp="1233" pin="2"/><net_sink comp="1238" pin=1"/></net>

<net id="1246"><net_src comp="28" pin="0"/><net_sink comp="1238" pin=2"/></net>

<net id="1247"><net_src comp="32" pin="0"/><net_sink comp="1238" pin=3"/></net>

<net id="1251"><net_src comp="1238" pin="4"/><net_sink comp="1248" pin=0"/></net>

<net id="1256"><net_src comp="0" pin="0"/><net_sink comp="1252" pin=0"/></net>

<net id="1257"><net_src comp="1248" pin="1"/><net_sink comp="1252" pin=1"/></net>

<net id="1261"><net_src comp="578" pin="1"/><net_sink comp="1258" pin=0"/></net>

<net id="1269"><net_src comp="594" pin="4"/><net_sink comp="1265" pin=0"/></net>

<net id="1270"><net_src comp="108" pin="0"/><net_sink comp="1265" pin=1"/></net>

<net id="1274"><net_src comp="594" pin="4"/><net_sink comp="1271" pin=0"/></net>

<net id="1279"><net_src comp="1271" pin="1"/><net_sink comp="1275" pin=0"/></net>

<net id="1283"><net_src comp="594" pin="4"/><net_sink comp="1280" pin=0"/></net>

<net id="1288"><net_src comp="1280" pin="1"/><net_sink comp="1284" pin=1"/></net>

<net id="1292"><net_src comp="1289" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="1297"><net_src comp="605" pin="4"/><net_sink comp="1293" pin=0"/></net>

<net id="1298"><net_src comp="108" pin="0"/><net_sink comp="1293" pin=1"/></net>

<net id="1303"><net_src comp="605" pin="4"/><net_sink comp="1299" pin=0"/></net>

<net id="1307"><net_src comp="605" pin="4"/><net_sink comp="1304" pin=0"/></net>

<net id="1312"><net_src comp="1304" pin="1"/><net_sink comp="1308" pin=0"/></net>

<net id="1316"><net_src comp="605" pin="4"/><net_sink comp="1313" pin=0"/></net>

<net id="1320"><net_src comp="1313" pin="1"/><net_sink comp="1317" pin=0"/></net>

<net id="1324"><net_src comp="1321" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="423" pin=2"/></net>

<net id="1330"><net_src comp="616" pin="4"/><net_sink comp="1326" pin=0"/></net>

<net id="1331"><net_src comp="28" pin="0"/><net_sink comp="1326" pin=1"/></net>

<net id="1336"><net_src comp="616" pin="4"/><net_sink comp="1332" pin=0"/></net>

<net id="1340"><net_src comp="616" pin="4"/><net_sink comp="1337" pin=0"/></net>

<net id="1344"><net_src comp="1337" pin="1"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="1350"><net_src comp="1337" pin="1"/><net_sink comp="1346" pin=1"/></net>

<net id="1354"><net_src comp="1346" pin="2"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="1359"><net_src comp="358" pin="3"/><net_sink comp="1356" pin=0"/></net>

<net id="1363"><net_src comp="340" pin="3"/><net_sink comp="1360" pin=0"/></net>

<net id="1369"><net_src comp="152" pin="0"/><net_sink comp="1364" pin=0"/></net>

<net id="1370"><net_src comp="626" pin="4"/><net_sink comp="1364" pin=1"/></net>

<net id="1371"><net_src comp="154" pin="0"/><net_sink comp="1364" pin=2"/></net>

<net id="1378"><net_src comp="156" pin="0"/><net_sink comp="1372" pin=0"/></net>

<net id="1379"><net_src comp="158" pin="0"/><net_sink comp="1372" pin=2"/></net>

<net id="1380"><net_src comp="160" pin="0"/><net_sink comp="1372" pin=3"/></net>

<net id="1381"><net_src comp="1372" pin="4"/><net_sink comp="430" pin=1"/></net>

<net id="1386"><net_src comp="919" pin="1"/><net_sink comp="1382" pin=0"/></net>

<net id="1387"><net_src comp="144" pin="0"/><net_sink comp="1382" pin=1"/></net>

<net id="1393"><net_src comp="988" pin="1"/><net_sink comp="1388" pin=0"/></net>

<net id="1394"><net_src comp="144" pin="0"/><net_sink comp="1388" pin=1"/></net>

<net id="1395"><net_src comp="1388" pin="3"/><net_sink comp="1036" pin=0"/></net>

<net id="1401"><net_src comp="1041" pin="1"/><net_sink comp="1396" pin=0"/></net>

<net id="1402"><net_src comp="1032" pin="1"/><net_sink comp="1396" pin=1"/></net>

<net id="1403"><net_src comp="1053" pin="3"/><net_sink comp="1396" pin=2"/></net>

<net id="1404"><net_src comp="1396" pin="3"/><net_sink comp="1061" pin=1"/></net>

<net id="1409"><net_src comp="1049" pin="1"/><net_sink comp="1405" pin=0"/></net>

<net id="1410"><net_src comp="1045" pin="1"/><net_sink comp="1405" pin=1"/></net>

<net id="1411"><net_src comp="1405" pin="2"/><net_sink comp="1071" pin=1"/></net>

<net id="1416"><net_src comp="1172" pin="1"/><net_sink comp="1412" pin=0"/></net>

<net id="1417"><net_src comp="144" pin="0"/><net_sink comp="1412" pin=1"/></net>

<net id="1422"><net_src comp="1262" pin="1"/><net_sink comp="1418" pin=0"/></net>

<net id="1423"><net_src comp="144" pin="0"/><net_sink comp="1418" pin=1"/></net>

<net id="1428"><net_src comp="1317" pin="1"/><net_sink comp="1424" pin=0"/></net>

<net id="1429"><net_src comp="144" pin="0"/><net_sink comp="1424" pin=1"/></net>

<net id="1435"><net_src comp="1360" pin="1"/><net_sink comp="1430" pin=0"/></net>

<net id="1436"><net_src comp="1356" pin="1"/><net_sink comp="1430" pin=1"/></net>

<net id="1437"><net_src comp="1364" pin="3"/><net_sink comp="1430" pin=2"/></net>

<net id="1438"><net_src comp="1430" pin="3"/><net_sink comp="1372" pin=1"/></net>

<net id="1442"><net_src comp="204" pin="2"/><net_sink comp="1439" pin=0"/></net>

<net id="1446"><net_src comp="210" pin="2"/><net_sink comp="1443" pin=0"/></net>

<net id="1447"><net_src comp="1443" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="1448"><net_src comp="1443" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="1449"><net_src comp="1443" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="1450"><net_src comp="1443" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="1451"><net_src comp="1443" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="1452"><net_src comp="1443" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="1453"><net_src comp="1443" pin="1"/><net_sink comp="1091" pin=1"/></net>

<net id="1457"><net_src comp="216" pin="2"/><net_sink comp="1454" pin=0"/></net>

<net id="1458"><net_src comp="1454" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1459"><net_src comp="1454" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="1460"><net_src comp="1454" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="1461"><net_src comp="1454" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="1462"><net_src comp="1454" pin="1"/><net_sink comp="932" pin=1"/></net>

<net id="1463"><net_src comp="1454" pin="1"/><net_sink comp="967" pin=1"/></net>

<net id="1464"><net_src comp="1454" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="1465"><net_src comp="1454" pin="1"/><net_sink comp="1186" pin=1"/></net>

<net id="1466"><net_src comp="1454" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="1467"><net_src comp="1454" pin="1"/><net_sink comp="1275" pin=1"/></net>

<net id="1468"><net_src comp="1454" pin="1"/><net_sink comp="1332" pin=1"/></net>

<net id="1472"><net_src comp="222" pin="2"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="1477"><net_src comp="228" pin="2"/><net_sink comp="1474" pin=0"/></net>

<net id="1478"><net_src comp="1474" pin="1"/><net_sink comp="890" pin=1"/></net>

<net id="1479"><net_src comp="1474" pin="1"/><net_sink comp="1143" pin=1"/></net>

<net id="1483"><net_src comp="234" pin="2"/><net_sink comp="1480" pin=0"/></net>

<net id="1484"><net_src comp="1480" pin="1"/><net_sink comp="1233" pin=1"/></net>

<net id="1488"><net_src comp="641" pin="3"/><net_sink comp="1485" pin=0"/></net>

<net id="1489"><net_src comp="1485" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="1490"><net_src comp="1485" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="1494"><net_src comp="649" pin="1"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="1499"><net_src comp="652" pin="2"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="1504"><net_src comp="658" pin="4"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="683" pin=2"/></net>

<net id="1506"><net_src comp="1501" pin="1"/><net_sink comp="700" pin=2"/></net>

<net id="1510"><net_src comp="689" pin="2"/><net_sink comp="1507" pin=0"/></net>

<net id="1511"><net_src comp="1507" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="1515"><net_src comp="695" pin="2"/><net_sink comp="1512" pin=0"/></net>

<net id="1519"><net_src comp="705" pin="2"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="1524"><net_src comp="724" pin="2"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="1526"><net_src comp="1521" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="1530"><net_src comp="731" pin="1"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="1535"><net_src comp="734" pin="2"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="1540"><net_src comp="740" pin="2"/><net_sink comp="1537" pin=0"/></net>

<net id="1544"><net_src comp="745" pin="1"/><net_sink comp="1541" pin=0"/></net>

<net id="1545"><net_src comp="1541" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="1549"><net_src comp="246" pin="2"/><net_sink comp="1546" pin=0"/></net>

<net id="1550"><net_src comp="1546" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="1554"><net_src comp="753" pin="1"/><net_sink comp="1551" pin=0"/></net>

<net id="1555"><net_src comp="1551" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="1556"><net_src comp="1551" pin="1"/><net_sink comp="865" pin=1"/></net>

<net id="1557"><net_src comp="1551" pin="1"/><net_sink comp="1126" pin=1"/></net>

<net id="1558"><net_src comp="1551" pin="1"/><net_sink comp="1216" pin=1"/></net>

<net id="1562"><net_src comp="762" pin="2"/><net_sink comp="1559" pin=0"/></net>

<net id="1566"><net_src comp="767" pin="1"/><net_sink comp="1563" pin=0"/></net>

<net id="1567"><net_src comp="1563" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="1571"><net_src comp="770" pin="1"/><net_sink comp="1568" pin=0"/></net>

<net id="1572"><net_src comp="1568" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="1576"><net_src comp="756" pin="2"/><net_sink comp="1573" pin=0"/></net>

<net id="1577"><net_src comp="1573" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="1581"><net_src comp="773" pin="1"/><net_sink comp="1578" pin=0"/></net>

<net id="1582"><net_src comp="1578" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="1586"><net_src comp="776" pin="2"/><net_sink comp="1583" pin=0"/></net>

<net id="1587"><net_src comp="1583" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="1588"><net_src comp="1583" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="1592"><net_src comp="782" pin="2"/><net_sink comp="1589" pin=0"/></net>

<net id="1596"><net_src comp="787" pin="2"/><net_sink comp="1593" pin=0"/></net>

<net id="1597"><net_src comp="1593" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="1601"><net_src comp="793" pin="1"/><net_sink comp="1598" pin=0"/></net>

<net id="1602"><net_src comp="1598" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="1606"><net_src comp="802" pin="1"/><net_sink comp="1603" pin=0"/></net>

<net id="1607"><net_src comp="1603" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1611"><net_src comp="797" pin="2"/><net_sink comp="1608" pin=0"/></net>

<net id="1612"><net_src comp="1608" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="1613"><net_src comp="1608" pin="1"/><net_sink comp="1131" pin=1"/></net>

<net id="1614"><net_src comp="1608" pin="1"/><net_sink comp="1221" pin=1"/></net>

<net id="1618"><net_src comp="805" pin="2"/><net_sink comp="1615" pin=0"/></net>

<net id="1619"><net_src comp="1615" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="1623"><net_src comp="819" pin="1"/><net_sink comp="1620" pin=0"/></net>

<net id="1624"><net_src comp="1620" pin="1"/><net_sink comp="999" pin=1"/></net>

<net id="1625"><net_src comp="1620" pin="1"/><net_sink comp="1308" pin=1"/></net>

<net id="1629"><net_src comp="832" pin="3"/><net_sink comp="1626" pin=0"/></net>

<net id="1630"><net_src comp="1626" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="1634"><net_src comp="840" pin="2"/><net_sink comp="1631" pin=0"/></net>

<net id="1638"><net_src comp="846" pin="1"/><net_sink comp="1635" pin=0"/></net>

<net id="1639"><net_src comp="1635" pin="1"/><net_sink comp="860" pin=1"/></net>

<net id="1640"><net_src comp="1635" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="1644"><net_src comp="850" pin="1"/><net_sink comp="1641" pin=0"/></net>

<net id="1645"><net_src comp="1641" pin="1"/><net_sink comp="1211" pin=1"/></net>

<net id="1646"><net_src comp="1641" pin="1"/><net_sink comp="1299" pin=1"/></net>

<net id="1650"><net_src comp="854" pin="2"/><net_sink comp="1647" pin=0"/></net>

<net id="1651"><net_src comp="1647" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="1658"><net_src comp="870" pin="1"/><net_sink comp="1655" pin=0"/></net>

<net id="1659"><net_src comp="1655" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="1663"><net_src comp="865" pin="2"/><net_sink comp="1660" pin=0"/></net>

<net id="1664"><net_src comp="1660" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="1668"><net_src comp="909" pin="2"/><net_sink comp="1665" pin=0"/></net>

<net id="1669"><net_src comp="1665" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="1670"><net_src comp="1665" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="1674"><net_src comp="915" pin="1"/><net_sink comp="1671" pin=0"/></net>

<net id="1675"><net_src comp="1671" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="1679"><net_src comp="919" pin="1"/><net_sink comp="1676" pin=0"/></net>

<net id="1680"><net_src comp="1676" pin="1"/><net_sink comp="1382" pin=0"/></net>

<net id="1684"><net_src comp="1382" pin="2"/><net_sink comp="1681" pin=0"/></net>

<net id="1685"><net_src comp="1681" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="1689"><net_src comp="922" pin="2"/><net_sink comp="1686" pin=0"/></net>

<net id="1690"><net_src comp="1686" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="1694"><net_src comp="932" pin="2"/><net_sink comp="1691" pin=0"/></net>

<net id="1698"><net_src comp="941" pin="2"/><net_sink comp="1695" pin=0"/></net>

<net id="1699"><net_src comp="1695" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="1703"><net_src comp="257" pin="2"/><net_sink comp="1700" pin=0"/></net>

<net id="1704"><net_src comp="1700" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="1708"><net_src comp="873" pin="2"/><net_sink comp="1705" pin=0"/></net>

<net id="1709"><net_src comp="1705" pin="1"/><net_sink comp="956" pin=1"/></net>

<net id="1713"><net_src comp="950" pin="2"/><net_sink comp="1710" pin=0"/></net>

<net id="1714"><net_src comp="1710" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="1718"><net_src comp="956" pin="2"/><net_sink comp="1715" pin=0"/></net>

<net id="1722"><net_src comp="961" pin="2"/><net_sink comp="1719" pin=0"/></net>

<net id="1723"><net_src comp="1719" pin="1"/><net_sink comp="1008" pin=1"/></net>

<net id="1727"><net_src comp="967" pin="2"/><net_sink comp="1724" pin=0"/></net>

<net id="1728"><net_src comp="1724" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="1729"><net_src comp="1724" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1733"><net_src comp="980" pin="3"/><net_sink comp="1730" pin=0"/></net>

<net id="1734"><net_src comp="1730" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1735"><net_src comp="1730" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1739"><net_src comp="988" pin="1"/><net_sink comp="1736" pin=0"/></net>

<net id="1740"><net_src comp="1736" pin="1"/><net_sink comp="1388" pin=0"/></net>

<net id="1744"><net_src comp="312" pin="3"/><net_sink comp="1741" pin=0"/></net>

<net id="1745"><net_src comp="1741" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="1749"><net_src comp="1008" pin="3"/><net_sink comp="1746" pin=0"/></net>

<net id="1750"><net_src comp="1746" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="1754"><net_src comp="1014" pin="1"/><net_sink comp="1751" pin=0"/></net>

<net id="1755"><net_src comp="1751" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1756"><net_src comp="1751" pin="1"/><net_sink comp="1388" pin=1"/></net>

<net id="1760"><net_src comp="1018" pin="2"/><net_sink comp="1757" pin=0"/></net>

<net id="1761"><net_src comp="1757" pin="1"/><net_sink comp="536" pin=2"/></net>

<net id="1765"><net_src comp="325" pin="3"/><net_sink comp="1762" pin=0"/></net>

<net id="1766"><net_src comp="1762" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="1770"><net_src comp="1028" pin="1"/><net_sink comp="1767" pin=0"/></net>

<net id="1771"><net_src comp="1767" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="1775"><net_src comp="333" pin="3"/><net_sink comp="1772" pin=0"/></net>

<net id="1776"><net_src comp="1772" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="1780"><net_src comp="1032" pin="1"/><net_sink comp="1777" pin=0"/></net>

<net id="1781"><net_src comp="1777" pin="1"/><net_sink comp="1396" pin=1"/></net>

<net id="1785"><net_src comp="346" pin="3"/><net_sink comp="1782" pin=0"/></net>

<net id="1786"><net_src comp="1782" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="1790"><net_src comp="352" pin="3"/><net_sink comp="1787" pin=0"/></net>

<net id="1791"><net_src comp="1787" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="1795"><net_src comp="1041" pin="1"/><net_sink comp="1792" pin=0"/></net>

<net id="1796"><net_src comp="1792" pin="1"/><net_sink comp="1396" pin=0"/></net>

<net id="1800"><net_src comp="1045" pin="1"/><net_sink comp="1797" pin=0"/></net>

<net id="1801"><net_src comp="1797" pin="1"/><net_sink comp="1405" pin=1"/></net>

<net id="1805"><net_src comp="1049" pin="1"/><net_sink comp="1802" pin=0"/></net>

<net id="1806"><net_src comp="1802" pin="1"/><net_sink comp="1405" pin=0"/></net>

<net id="1810"><net_src comp="1053" pin="3"/><net_sink comp="1807" pin=0"/></net>

<net id="1811"><net_src comp="1807" pin="1"/><net_sink comp="1396" pin=0"/></net>

<net id="1815"><net_src comp="1081" pin="2"/><net_sink comp="1812" pin=0"/></net>

<net id="1816"><net_src comp="1812" pin="1"/><net_sink comp="548" pin=2"/></net>

<net id="1820"><net_src comp="1091" pin="2"/><net_sink comp="1817" pin=0"/></net>

<net id="1824"><net_src comp="378" pin="3"/><net_sink comp="1821" pin=0"/></net>

<net id="1825"><net_src comp="1821" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="1826"><net_src comp="1821" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="1830"><net_src comp="394" pin="3"/><net_sink comp="1827" pin=0"/></net>

<net id="1831"><net_src comp="1827" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="1835"><net_src comp="1106" pin="2"/><net_sink comp="1832" pin=0"/></net>

<net id="1836"><net_src comp="1832" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="1840"><net_src comp="1112" pin="1"/><net_sink comp="1837" pin=0"/></net>

<net id="1841"><net_src comp="1837" pin="1"/><net_sink comp="1121" pin=1"/></net>

<net id="1845"><net_src comp="1115" pin="2"/><net_sink comp="1842" pin=0"/></net>

<net id="1846"><net_src comp="1842" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="1853"><net_src comp="1126" pin="2"/><net_sink comp="1850" pin=0"/></net>

<net id="1854"><net_src comp="1850" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1858"><net_src comp="1162" pin="2"/><net_sink comp="1855" pin=0"/></net>

<net id="1859"><net_src comp="1855" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="1860"><net_src comp="1855" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="1864"><net_src comp="1172" pin="1"/><net_sink comp="1861" pin=0"/></net>

<net id="1865"><net_src comp="1861" pin="1"/><net_sink comp="1412" pin=0"/></net>

<net id="1869"><net_src comp="1412" pin="2"/><net_sink comp="1866" pin=0"/></net>

<net id="1870"><net_src comp="1866" pin="1"/><net_sink comp="1195" pin=0"/></net>

<net id="1874"><net_src comp="1176" pin="2"/><net_sink comp="1871" pin=0"/></net>

<net id="1875"><net_src comp="1871" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="1879"><net_src comp="1186" pin="2"/><net_sink comp="1876" pin=0"/></net>

<net id="1883"><net_src comp="402" pin="3"/><net_sink comp="1880" pin=0"/></net>

<net id="1884"><net_src comp="1880" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="1888"><net_src comp="1205" pin="2"/><net_sink comp="1885" pin=0"/></net>

<net id="1889"><net_src comp="1885" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="1896"><net_src comp="1216" pin="2"/><net_sink comp="1893" pin=0"/></net>

<net id="1897"><net_src comp="1893" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1901"><net_src comp="1252" pin="2"/><net_sink comp="1898" pin=0"/></net>

<net id="1902"><net_src comp="1898" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="1903"><net_src comp="1898" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="1907"><net_src comp="1258" pin="1"/><net_sink comp="1904" pin=0"/></net>

<net id="1908"><net_src comp="1904" pin="1"/><net_sink comp="1262" pin=0"/></net>

<net id="1912"><net_src comp="1262" pin="1"/><net_sink comp="1909" pin=0"/></net>

<net id="1913"><net_src comp="1909" pin="1"/><net_sink comp="1418" pin=0"/></net>

<net id="1917"><net_src comp="1418" pin="2"/><net_sink comp="1914" pin=0"/></net>

<net id="1918"><net_src comp="1914" pin="1"/><net_sink comp="1284" pin=0"/></net>

<net id="1922"><net_src comp="1265" pin="2"/><net_sink comp="1919" pin=0"/></net>

<net id="1923"><net_src comp="1919" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="1927"><net_src comp="1275" pin="2"/><net_sink comp="1924" pin=0"/></net>

<net id="1931"><net_src comp="1284" pin="2"/><net_sink comp="1928" pin=0"/></net>

<net id="1932"><net_src comp="1928" pin="1"/><net_sink comp="1289" pin=0"/></net>

<net id="1936"><net_src comp="283" pin="2"/><net_sink comp="1933" pin=0"/></net>

<net id="1937"><net_src comp="1933" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="1941"><net_src comp="1293" pin="2"/><net_sink comp="1938" pin=0"/></net>

<net id="1942"><net_src comp="1938" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="1949"><net_src comp="1308" pin="2"/><net_sink comp="1946" pin=0"/></net>

<net id="1950"><net_src comp="1946" pin="1"/><net_sink comp="1321" pin=0"/></net>

<net id="1954"><net_src comp="1317" pin="1"/><net_sink comp="1951" pin=0"/></net>

<net id="1955"><net_src comp="1951" pin="1"/><net_sink comp="1424" pin=0"/></net>

<net id="1959"><net_src comp="416" pin="3"/><net_sink comp="1956" pin=0"/></net>

<net id="1960"><net_src comp="1956" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="1964"><net_src comp="423" pin="3"/><net_sink comp="1961" pin=0"/></net>

<net id="1965"><net_src comp="1961" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="1969"><net_src comp="294" pin="3"/><net_sink comp="1966" pin=0"/></net>

<net id="1970"><net_src comp="1966" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="1974"><net_src comp="1424" pin="2"/><net_sink comp="1971" pin=0"/></net>

<net id="1975"><net_src comp="1971" pin="1"/><net_sink comp="1346" pin=0"/></net>

<net id="1979"><net_src comp="1326" pin="2"/><net_sink comp="1976" pin=0"/></net>

<net id="1980"><net_src comp="1976" pin="1"/><net_sink comp="616" pin=2"/></net>

<net id="1984"><net_src comp="1332" pin="2"/><net_sink comp="1981" pin=0"/></net>

<net id="1988"><net_src comp="436" pin="3"/><net_sink comp="1985" pin=0"/></net>

<net id="1989"><net_src comp="1985" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="1993"><net_src comp="443" pin="3"/><net_sink comp="1990" pin=0"/></net>

<net id="1994"><net_src comp="1990" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="1998"><net_src comp="1356" pin="1"/><net_sink comp="1995" pin=0"/></net>

<net id="1999"><net_src comp="1995" pin="1"/><net_sink comp="1430" pin=1"/></net>

<net id="2003"><net_src comp="1360" pin="1"/><net_sink comp="2000" pin=0"/></net>

<net id="2004"><net_src comp="2000" pin="1"/><net_sink comp="1430" pin=0"/></net>

<net id="2008"><net_src comp="1364" pin="3"/><net_sink comp="2005" pin=0"/></net>

<net id="2009"><net_src comp="2005" pin="1"/><net_sink comp="1430" pin=0"/></net>

<net id="2013"><net_src comp="1372" pin="4"/><net_sink comp="2010" pin=0"/></net>

<net id="2014"><net_src comp="2010" pin="1"/><net_sink comp="626" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {52 57 58 59 60 61 62 }
	Port: dx | {43 }
	Port: y | {80 85 }
 - Input state : 
	Port: fcc_combined : gmem | {5 6 7 8 9 10 11 13 24 25 26 27 28 29 30 32 66 67 68 69 70 71 72 74 }
	Port: fcc_combined : x | {38 39 81 82 }
	Port: fcc_combined : wt | {1 }
	Port: fcc_combined : dwt | {1 }
	Port: fcc_combined : b | {1 }
	Port: fcc_combined : dy | {37 38 39 45 46 }
	Port: fcc_combined : xdim | {1 }
	Port: fcc_combined : ydim | {1 }
	Port: fcc_combined : fwprop | {1 }
  - Chain level:
	State 1
	State 2
		mul_ln38 : 1
	State 3
		tmp_2 : 1
	State 4
		tmp_1 : 1
		select_ln38 : 2
		sub_ln38_1 : 3
	State 5
		num_iters : 1
		sext_ln40 : 1
		gmem_addr : 2
		empty : 3
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		add_ln40 : 1
		icmp_ln40_1 : 1
		br_ln40 : 2
		trunc_ln41 : 1
	State 13
	State 14
		bbuf_V_addr : 1
		store_ln41 : 2
	State 15
		mul_ln50 : 1
	State 16
	State 17
		add_ln50 : 1
		icmp_ln46 : 1
	State 18
		add_ln46 : 1
		mul_ln50_1 : 1
		mul_ln50_2 : 1
	State 19
	State 20
		icmp_ln50 : 1
		sub_ln50 : 1
		ub : 2
		cmp36257 : 3
		br_ln83 : 4
		trunc_ln83 : 3
		br_ln62 : 4
		trunc_ln62 : 3
	State 21
		add_ln83 : 1
		icmp_ln83 : 1
		br_ln83 : 2
		empty_46 : 1
		mul_ln89 : 1
	State 22
	State 23
		tmp_5 : 1
		empty_48 : 2
		trunc_ln9 : 3
		sext_ln84 : 4
		gmem_addr_2 : 5
	State 24
	State 25
	State 26
	State 27
		mul_ln85 : 1
	State 28
	State 29
	State 30
	State 31
		add_ln84 : 1
		j_1_cast : 1
		icmp_ln84 : 2
		br_ln84 : 3
		trunc_ln85_1 : 1
		add_ln85 : 2
	State 32
	State 33
		dwbuf_V_addr : 1
		store_ln85 : 2
	State 34
	State 35
	State 36
		add_ln89_2 : 1
		icmp_ln89 : 1
		br_ln89 : 2
		add_ln89 : 1
		icmp_ln90 : 1
		trunc_ln89 : 2
		trunc_ln89_1 : 1
		select_ln89_2 : 3
		select_ln89_1_v_cast : 4
		mul_ln1118 : 5
	State 37
		zext_ln89_2 : 1
		dy_addr_1 : 2
		dy_load_2 : 3
		trunc_ln1118 : 1
		add_ln90 : 1
	State 38
		dy_addr : 1
		dy_load_1 : 2
		add_ln1118 : 1
		x_addr_1 : 1
		x_load_1 : 2
	State 39
		zext_ln1118_1 : 1
		wbuf_V_addr_2 : 2
		dwbuf_V_addr_1 : 2
		wbuf_V_load : 3
		sext_ln1192 : 1
		mul_ln1192 : 2
		lhs : 3
	State 40
		sext_ln1115 : 1
		mul_ln1115 : 2
	State 41
		ret_V_1 : 1
	State 42
		trunc_ln708_2 : 1
		store_ln708 : 2
	State 43
		trunc_ln708_1 : 1
		store_ln91 : 2
	State 44
	State 45
		add_ln96 : 1
		i_5_cast : 1
		icmp_ln96 : 2
		br_ln96 : 3
		trunc_ln703 : 1
		zext_ln703 : 2
		dbbuf_V_addr : 3
		dbbuf_V_load : 4
		dy_addr_2 : 3
		dy_load : 4
	State 46
		add_ln703 : 1
	State 47
	State 48
	State 49
		add_ln100 : 1
		icmp_ln100 : 1
		br_ln100 : 2
		empty_53 : 1
	State 50
	State 51
		tmp_6 : 1
		empty_55 : 2
		trunc_ln2 : 3
		sext_ln101 : 4
		gmem_addr_3 : 5
		zext_ln102 : 1
		mul_ln102 : 2
	State 52
	State 53
	State 54
	State 55
		add_ln101 : 1
		j_4_cast : 1
		icmp_ln101 : 2
		br_ln101 : 3
		trunc_ln102_1 : 1
		add_ln102 : 2
		zext_ln102_1 : 3
		dwbuf_V_addr_2 : 4
		dwbuf_V_load : 5
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
		add_ln62 : 1
		icmp_ln62 : 1
		br_ln62 : 2
		empty_39 : 1
	State 64
	State 65
		tmp_4 : 1
		empty_41 : 2
		trunc_ln6 : 3
		sext_ln63 : 4
		gmem_addr_1 : 5
	State 66
	State 67
	State 68
	State 69
		mul_ln64 : 1
	State 70
	State 71
	State 72
	State 73
		add_ln63 : 1
		j_cast : 1
		icmp_ln63 : 2
		br_ln63 : 3
		trunc_ln64_1 : 1
		add_ln64 : 2
	State 74
	State 75
		wbuf_V_addr : 1
		store_ln64 : 2
	State 76
	State 77
		add_ln69 : 1
		icmp_ln69 : 1
		br_ln69 : 2
		trunc_ln69 : 1
		add_ln71 : 2
		trunc_ln1116 : 1
		zext_ln1116 : 2
		mul_ln1116 : 3
	State 78
	State 79
		bbuf_V_addr_1 : 1
		bbuf_V_load : 2
		y_addr : 1
	State 80
		store_ln71 : 1
	State 81
		add_ln73 : 1
		icmp_ln73 : 1
		br_ln73 : 2
		trunc_ln1116_1 : 1
		zext_ln1116_1 : 2
		add_ln1116 : 2
		zext_ln1116_2 : 3
		wbuf_V_addr_1 : 4
		r_V : 5
		x_addr : 3
		x_load : 4
	State 82
		sext_ln727 : 1
		sext_ln727_1 : 1
		mul_ln727 : 2
	State 83
	State 84
		rhs_1 : 1
		ret_V : 2
	State 85
		trunc_ln1 : 1
		store_ln74 : 2
	State 86


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_652          |    0    |   173   |    54   |
|          |          grp_fu_756          |    0    |   141   |    48   |
|          |          grp_fu_797          |    0    |   141   |    48   |
|          |          grp_fu_805          |    0    |   165   |    50   |
|          |          grp_fu_865          |    0    |   141   |    48   |
|          |          grp_fu_873          |    0    |   165   |    50   |
|    mul   |          grp_fu_1126         |    0    |   141   |    48   |
|          |          grp_fu_1216         |    0    |   141   |    48   |
|          |          grp_fu_1382         |    1    |    0    |    0    |
|          |          grp_fu_1405         |    1    |    0    |    0    |
|          |          grp_fu_1412         |    1    |    0    |    0    |
|          |          grp_fu_1418         |    1    |    0    |    0    |
|          |          grp_fu_1424         |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       num_iters_fu_705       |    0    |    0    |    34   |
|          |        add_ln40_fu_734       |    0    |    0    |    38   |
|          |        add_ln50_fu_776       |    0    |    0    |    39   |
|          |        add_ln46_fu_787       |    0    |    0    |    45   |
|          |        add_ln83_fu_854       |    0    |    0    |    38   |
|          |        empty_47_fu_878       |    0    |    0    |    38   |
|          |        empty_48_fu_890       |    0    |    0    |    39   |
|          |        add_ln84_fu_922       |    0    |    0    |    38   |
|          |        add_ln85_fu_941       |    0    |    0    |    23   |
|          |       add_ln89_2_fu_950      |    0    |    0    |    70   |
|          |        add_ln89_fu_961       |    0    |    0    |    38   |
|          |       add_ln89_1_fu_999      |    0    |    0    |    13   |
|          |       add_ln90_fu_1018       |    0    |    0    |    39   |
|          |       add_ln96_fu_1081       |    0    |    0    |    38   |
|    add   |       add_ln703_fu_1106      |    0    |    0    |    23   |
|          |       add_ln100_fu_1115      |    0    |    0    |    38   |
|          |       empty_54_fu_1131       |    0    |    0    |    38   |
|          |       empty_55_fu_1143       |    0    |    0    |    39   |
|          |       add_ln101_fu_1176      |    0    |    0    |    38   |
|          |       add_ln102_fu_1195      |    0    |    0    |    23   |
|          |       add_ln62_fu_1205       |    0    |    0    |    38   |
|          |       empty_40_fu_1221       |    0    |    0    |    38   |
|          |       empty_41_fu_1233       |    0    |    0    |    39   |
|          |       add_ln63_fu_1265       |    0    |    0    |    38   |
|          |       add_ln64_fu_1284       |    0    |    0    |    23   |
|          |       add_ln69_fu_1293       |    0    |    0    |    38   |
|          |       add_ln71_fu_1308       |    0    |    0    |    13   |
|          |       add_ln73_fu_1326       |    0    |    0    |    39   |
|          |      add_ln1116_fu_1346      |    0    |    0    |    23   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln40_fu_695       |    0    |    0    |    18   |
|          |      icmp_ln40_1_fu_740      |    0    |    0    |    17   |
|          |        cmp37252_fu_762       |    0    |    0    |    18   |
|          |       icmp_ln46_fu_782       |    0    |    0    |    18   |
|          |       icmp_ln50_fu_814       |    0    |    0    |    20   |
|          |        cmp36257_fu_840       |    0    |    0    |    18   |
|          |       icmp_ln83_fu_860       |    0    |    0    |    17   |
|          |       icmp_ln84_fu_932       |    0    |    0    |    18   |
|   icmp   |       icmp_ln89_fu_956       |    0    |    0    |    28   |
|          |       icmp_ln90_fu_967       |    0    |    0    |    18   |
|          |       icmp_ln96_fu_1091      |    0    |    0    |    18   |
|          |      icmp_ln100_fu_1121      |    0    |    0    |    17   |
|          |      icmp_ln101_fu_1186      |    0    |    0    |    18   |
|          |       icmp_ln62_fu_1211      |    0    |    0    |    17   |
|          |       icmp_ln63_fu_1275      |    0    |    0    |    18   |
|          |       icmp_ln69_fu_1299      |    0    |    0    |    17   |
|          |       icmp_ln73_fu_1332      |    0    |    0    |    18   |
|----------|------------------------------|---------|---------|---------|
|          |      select_ln38_fu_683      |    0    |    0    |    27   |
|          |     select_ln38_1_fu_700     |    0    |    0    |    27   |
|  select  |           ub_fu_832          |    0    |    0    |    32   |
|          |     select_ln89_2_fu_980     |    0    |    0    |    10   |
|          |      select_ln89_fu_992      |    0    |    0    |    32   |
|          |     select_ln89_3_fu_1008    |    0    |    0    |    31   |
|----------|------------------------------|---------|---------|---------|
|          |        sub_ln38_fu_668       |    0    |    0    |    72   |
|    sub   |       sub_ln38_1_fu_689      |    0    |    0    |    34   |
|          |        sub_ln50_fu_827       |    0    |    0    |    39   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_1388         |    1    |    0    |    0    |
|  muladd  |          grp_fu_1396         |    1    |    0    |    0    |
|          |          grp_fu_1430         |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |    fwprop_read_read_fu_204   |    0    |    0    |    0    |
|          |     ydim_read_read_fu_210    |    0    |    0    |    0    |
|          |     xdim_read_read_fu_216    |    0    |    0    |    0    |
|          |      b_read_read_fu_222      |    0    |    0    |    0    |
|   read   |     dwt_read_read_fu_228     |    0    |    0    |    0    |
|          |      wt_read_read_fu_234     |    0    |    0    |    0    |
|          |  gmem_addr_read_read_fu_246  |    0    |    0    |    0    |
|          | gmem_addr_2_read_read_fu_257 |    0    |    0    |    0    |
|          | gmem_addr_1_read_read_fu_283 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      grp_readreq_fu_240      |    0    |    0    |    0    |
|  readreq |      grp_readreq_fu_251      |    0    |    0    |    0    |
|          |      grp_readreq_fu_277      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| writeresp|     grp_writeresp_fu_262     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |   write_ln102_write_fu_268   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| bitselect|          tmp_fu_641          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       sext_ln38_fu_649       |    0    |    0    |    0    |
|          |       sext_ln40_fu_720       |    0    |    0    |    0    |
|          |       sext_ln46_fu_767       |    0    |    0    |    0    |
|          |      sext_ln46_1_fu_770      |    0    |    0    |    0    |
|          |       sext_ln84_fu_905       |    0    |    0    |    0    |
|          |      sext_ln89_1_fu_1032     |    0    |    0    |    0    |
|   sext   |      sext_ln1192_fu_1041     |    0    |    0    |    0    |
|          |       sext_ln89_fu_1045      |    0    |    0    |    0    |
|          |      sext_ln1115_fu_1049     |    0    |    0    |    0    |
|          |      sext_ln101_fu_1158      |    0    |    0    |    0    |
|          |       sext_ln63_fu_1248      |    0    |    0    |    0    |
|          |      sext_ln727_fu_1356      |    0    |    0    |    0    |
|          |     sext_ln727_1_fu_1360     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_2_fu_658         |    0    |    0    |    0    |
|          |         tmp_1_fu_673         |    0    |    0    |    0    |
|          |        trunc_ln_fu_711       |    0    |    0    |    0    |
|          |       trunc_ln9_fu_895       |    0    |    0    |    0    |
|partselect|     trunc_ln708_2_fu_1061    |    0    |    0    |    0    |
|          |     trunc_ln708_1_fu_1071    |    0    |    0    |    0    |
|          |       trunc_ln2_fu_1148      |    0    |    0    |    0    |
|          |       trunc_ln6_fu_1238      |    0    |    0    |    0    |
|          |       trunc_ln1_fu_1372      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       trunc_ln40_fu_731      |    0    |    0    |    0    |
|          |       trunc_ln41_fu_745      |    0    |    0    |    0    |
|          |       trunc_ln46_fu_753      |    0    |    0    |    0    |
|          |      trunc_ln46_1_fu_793     |    0    |    0    |    0    |
|          |       trunc_ln51_fu_819      |    0    |    0    |    0    |
|          |      trunc_ln51_1_fu_823     |    0    |    0    |    0    |
|          |       trunc_ln83_fu_846      |    0    |    0    |    0    |
|          |       trunc_ln62_fu_850      |    0    |    0    |    0    |
|          |       trunc_ln85_fu_915      |    0    |    0    |    0    |
|          |      trunc_ln85_1_fu_937     |    0    |    0    |    0    |
|   trunc  |       trunc_ln89_fu_972      |    0    |    0    |    0    |
|          |      trunc_ln89_1_fu_976     |    0    |    0    |    0    |
|          |     trunc_ln1118_fu_1014     |    0    |    0    |    0    |
|          |      trunc_ln703_fu_1096     |    0    |    0    |    0    |
|          |      trunc_ln100_fu_1112     |    0    |    0    |    0    |
|          |      trunc_ln102_fu_1168     |    0    |    0    |    0    |
|          |     trunc_ln102_1_fu_1191    |    0    |    0    |    0    |
|          |      trunc_ln64_fu_1258      |    0    |    0    |    0    |
|          |     trunc_ln64_1_fu_1280     |    0    |    0    |    0    |
|          |      trunc_ln69_fu_1304      |    0    |    0    |    0    |
|          |     trunc_ln1116_fu_1313     |    0    |    0    |    0    |
|          |    trunc_ln1116_1_fu_1337    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln41_fu_749       |    0    |    0    |    0    |
|          |       zext_ln89_fu_773       |    0    |    0    |    0    |
|          |       zext_ln50_fu_802       |    0    |    0    |    0    |
|          |      zext_ln50_1_fu_811      |    0    |    0    |    0    |
|          |      zext_ln89_1_fu_870      |    0    |    0    |    0    |
|          |       zext_ln85_fu_919       |    0    |    0    |    0    |
|          |        j_1_cast_fu_928       |    0    |    0    |    0    |
|          |      zext_ln85_1_fu_946      |    0    |    0    |    0    |
|          |  select_ln89_1_v_cast_fu_988 |    0    |    0    |    0    |
|          |      zext_ln89_2_fu_1003     |    0    |    0    |    0    |
|          |      zext_ln89_3_fu_1024     |    0    |    0    |    0    |
|          |      zext_ln1118_fu_1028     |    0    |    0    |    0    |
|   zext   |     zext_ln1118_1_fu_1036    |    0    |    0    |    0    |
|          |       i_5_cast_fu_1087       |    0    |    0    |    0    |
|          |      zext_ln703_fu_1100      |    0    |    0    |    0    |
|          |      zext_ln102_fu_1172      |    0    |    0    |    0    |
|          |       j_4_cast_fu_1182       |    0    |    0    |    0    |
|          |     zext_ln102_1_fu_1200     |    0    |    0    |    0    |
|          |       zext_ln64_fu_1262      |    0    |    0    |    0    |
|          |        j_cast_fu_1271        |    0    |    0    |    0    |
|          |      zext_ln64_1_fu_1289     |    0    |    0    |    0    |
|          |      zext_ln1116_fu_1317     |    0    |    0    |    0    |
|          |       zext_ln71_fu_1321      |    0    |    0    |    0    |
|          |     zext_ln1116_1_fu_1341    |    0    |    0    |    0    |
|          |     zext_ln1116_2_fu_1351    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_5_fu_882         |    0    |    0    |    0    |
|          |         lhs_1_fu_1053        |    0    |    0    |    0    |
|bitconcatenate|         tmp_6_fu_1135        |    0    |    0    |    0    |
|          |         tmp_4_fu_1225        |    0    |    0    |    0    |
|          |         rhs_1_fu_1364        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    8    |   1208  |   2029  |
|----------|------------------------------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
| bbuf_V|    1   |    0   |    0   |
|dbbuf_V|    1   |    0   |    0   |
|dwbuf_V|   64   |    0   |    0   |
| wbuf_V|   64   |    0   |    0   |
+-------+--------+--------+--------+
| Total |   130  |    0   |    0   |
+-------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln100_reg_1842     |   31   |
|      add_ln101_reg_1871     |   31   |
|      add_ln40_reg_1532      |   31   |
|      add_ln46_reg_1593      |   38   |
|      add_ln50_reg_1583      |   32   |
|      add_ln62_reg_1885      |   31   |
|      add_ln63_reg_1919      |   31   |
|      add_ln64_reg_1928      |   16   |
|      add_ln69_reg_1938      |   31   |
|      add_ln703_reg_1832     |   16   |
|      add_ln71_reg_1946      |   10   |
|      add_ln73_reg_1976      |   32   |
|      add_ln83_reg_1647      |   31   |
|      add_ln84_reg_1686      |   31   |
|      add_ln85_reg_1695      |   16   |
|     add_ln89_2_reg_1710     |   63   |
|      add_ln89_reg_1719      |   31   |
|      add_ln90_reg_1757      |   32   |
|      add_ln96_reg_1812      |   31   |
|       b_read_reg_1469       |   32   |
|    bbuf_V_addr_1_reg_1956   |   10   |
|     bbuf_V_load_reg_1966    |   16   |
|      cmp36257_reg_1631      |    1   |
|      cmp37252_reg_1559      |    1   |
|    dbbuf_V_addr_reg_1821    |   10   |
|   dwbuf_V_addr_1_reg_1787   |   16   |
|   dwbuf_V_addr_2_reg_1880   |   16   |
|      dwt_read_reg_1474      |   32   |
|      dy_addr_1_reg_1741     |   10   |
|      dy_addr_2_reg_1827     |   10   |
|       dy_addr_reg_1762      |   10   |
|      empty_39_reg_1893      |   31   |
|      empty_46_reg_1660      |   31   |
|      empty_53_reg_1850      |   31   |
|     fwprop_read_reg_1439    |    1   |
|  gmem_addr_1_read_reg_1933  |   16   |
|     gmem_addr_1_reg_1898    |   16   |
|  gmem_addr_2_read_reg_1700  |   16   |
|     gmem_addr_2_reg_1665    |   16   |
|     gmem_addr_3_reg_1855    |   16   |
|   gmem_addr_read_reg_1546   |   16   |
|      gmem_addr_reg_1521     |   16   |
|         i_1_reg_578         |   31   |
|         i_2_reg_486         |   31   |
|         i_3_reg_601         |   31   |
|         i_4_reg_520         |   31   |
|         i_5_reg_544         |   31   |
|         i_6_reg_555         |   31   |
|          i_reg_451          |   31   |
|     icmp_ln101_reg_1876     |    1   |
|     icmp_ln40_1_reg_1537    |    1   |
|      icmp_ln40_reg_1512     |    1   |
|      icmp_ln46_reg_1589     |    1   |
|      icmp_ln63_reg_1924     |    1   |
|      icmp_ln73_reg_1981     |    1   |
|      icmp_ln84_reg_1691     |    1   |
|      icmp_ln89_reg_1715     |    1   |
|      icmp_ln90_reg_1724     |    1   |
|      icmp_ln96_reg_1817     |    1   |
|    indvar_flatten_reg_509   |   63   |
|         j_1_reg_498         |   31   |
|         j_2_reg_612         |   32   |
|         j_3_reg_532         |   32   |
|         j_4_reg_567         |   31   |
|          j_reg_590          |   31   |
|          k_reg_462          |   32   |
|        lhs_1_reg_1807       |   23   |
|      mul_ln102_reg_1866     |   16   |
|     mul_ln1116_reg_1971     |   16   |
|      mul_ln38_reg_1496      |   65   |
|     mul_ln50_1_reg_1608     |   31   |
|     mul_ln50_2_reg_1615     |   38   |
|      mul_ln50_reg_1573      |   31   |
|      mul_ln64_reg_1914      |   16   |
|      mul_ln85_reg_1681      |   16   |
|      mul_ln89_reg_1705      |   63   |
|      num_iters_reg_1516     |   27   |
|       phi_mul_reg_474       |   38   |
|           reg_632           |   16   |
|           reg_636           |   16   |
|        rhs_1_reg_2005       |   23   |
|         rhs_reg_623         |   16   |
|select_ln89_1_v_cast_reg_1736|   16   |
|    select_ln89_2_reg_1730   |   10   |
|    select_ln89_3_reg_1746   |   31   |
|     sext_ln1115_reg_1802    |   23   |
|     sext_ln1192_reg_1792    |   23   |
|      sext_ln38_reg_1491     |   65   |
|     sext_ln46_1_reg_1568    |   32   |
|      sext_ln46_reg_1563     |   39   |
|    sext_ln727_1_reg_2000    |   23   |
|     sext_ln727_reg_1995     |   23   |
|     sext_ln89_1_reg_1777    |   23   |
|      sext_ln89_reg_1797     |   23   |
|     sub_ln38_1_reg_1507     |   27   |
|        tmp_2_reg_1501       |   27   |
|         tmp_reg_1485        |    1   |
|     trunc_ln100_reg_1837    |   31   |
|    trunc_ln1118_reg_1751    |   16   |
|      trunc_ln1_reg_2010     |   16   |
|     trunc_ln40_reg_1527     |   31   |
|     trunc_ln41_reg_1541     |   10   |
|    trunc_ln46_1_reg_1598    |   31   |
|     trunc_ln46_reg_1551     |   31   |
|     trunc_ln51_reg_1620     |   10   |
|     trunc_ln62_reg_1641     |   31   |
|     trunc_ln64_reg_1904     |    6   |
|     trunc_ln83_reg_1635     |   31   |
|     trunc_ln85_reg_1671     |    6   |
|         ub_reg_1626         |   32   |
|    wbuf_V_addr_1_reg_1985   |   16   |
|    wbuf_V_addr_2_reg_1782   |   16   |
|       wt_read_reg_1480      |   32   |
|      x_addr_1_reg_1772      |   10   |
|       x_addr_reg_1990       |   10   |
|      xdim_read_reg_1454     |   32   |
|       y_addr_reg_1961       |   10   |
|      ydim_read_reg_1443     |   32   |
|     zext_ln102_reg_1861     |   16   |
|     zext_ln1116_reg_1951    |   16   |
|     zext_ln1118_reg_1767    |   32   |
|      zext_ln50_reg_1603     |   38   |
|      zext_ln64_reg_1909     |   16   |
|      zext_ln85_reg_1676     |   16   |
|     zext_ln89_1_reg_1655    |   63   |
|      zext_ln89_reg_1578     |   63   |
+-----------------------------+--------+
|            Total            |  2951  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_240  |  p1  |   2  |  16  |   32   ||    9    |
| grp_writeresp_fu_262 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_294  |  p0  |   3  |  10  |   30   ||    14   |
|   grp_access_fu_306  |  p0  |   5  |  16  |   80   ||    25   |
|   grp_access_fu_306  |  p1  |   2  |  16  |   32   ||    9    |
|   grp_access_fu_319  |  p0  |   6  |  10  |   60   ||    31   |
|   grp_access_fu_340  |  p0  |   4  |  10  |   40   ||    20   |
|   grp_access_fu_358  |  p0  |   5  |  16  |   80   ||    25   |
|   grp_access_fu_384  |  p2  |   2  |   0  |    0   ||    9    |
|   grp_access_fu_430  |  p1  |   2  |  16  |   32   ||    9    |
|       k_reg_462      |  p0  |   2  |  32  |   64   ||    9    |
|    phi_mul_reg_474   |  p0  |   2  |  38  |   76   ||    9    |
|      i_2_reg_486     |  p0  |   2  |  31  |   62   ||    9    |
|      i_4_reg_520     |  p0  |   2  |  31  |   62   ||    9    |
|      j_3_reg_532     |  p0  |   2  |  32  |   64   ||    9    |
|      i_6_reg_555     |  p0  |   2  |  31  |   62   ||    9    |
|      i_1_reg_578     |  p0  |   2  |  31  |   62   ||    9    |
|      grp_fu_652      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_756      |  p0  |   2  |  31  |   62   ||    9    |
|      grp_fu_797      |  p1  |   2  |  31  |   62   ||    9    |
|      grp_fu_805      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_873      |  p0  |   2  |  31  |   62   ||    9    |
|      grp_fu_1382     |  p0  |   2  |   6  |   12   ||    9    |
|      grp_fu_1388     |  p0  |   2  |  10  |   20   ||    9    |
|      grp_fu_1388     |  p1  |   2  |  16  |   32   ||    9    |
|      grp_fu_1396     |  p0  |   3  |  16  |   48   ||    14   |
|      grp_fu_1396     |  p1  |   2  |  16  |   32   ||    9    |
|      grp_fu_1405     |  p0  |   2  |  16  |   32   ||    9    |
|      grp_fu_1405     |  p1  |   2  |  16  |   32   ||    9    |
|      grp_fu_1412     |  p0  |   2  |   6  |   12   ||    9    |
|      grp_fu_1418     |  p0  |   2  |   6  |   12   ||    9    |
|      grp_fu_1424     |  p0  |   2  |   6  |   12   ||    9    |
|      grp_fu_1430     |  p0  |   3  |  16  |   48   ||    14   |
|      grp_fu_1430     |  p1  |   2  |  16  |   32   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |  1478  || 55.7815 ||   377   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    8   |    -   |  1208  |  2029  |
|   Memory  |   130  |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   55   |    -   |   377  |
|  Register |    -   |    -   |    -   |  2951  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   130  |    8   |   55   |  4159  |  2406  |
+-----------+--------+--------+--------+--------+--------+
