module z_mux_8(select, in0, in1, in2, in3, in4, in5, in6, in7, out);
	input [2:0] select;
	input [31:0] in0, in1, in2, in3, in4, in5, in6, in7;
	output [31:0] out;
	wire [31:0] w1, w2, w3, w4;
	mux_2 first_1(.sel(select[0]), .in0(in0), .in1(in1), .out(w1));
	mux_2 first_2(.sel(select[0]), .in0(in2), .in1(in3), .out(w2));
	mux_2 first_3(.sel(select[0]), .in0(in4), .in1(in5), .out(w3));
	mux_2 first_4(.sel(select[0]), .in0(in6), .in1(in7), .out(w4));
	mux_4 second_1(.select(select[2:1]), .in0(w1), .in1(w2), .in2(w3), .in3(w4), .out(out));
	
endmodule