const e=JSON.parse('{"key":"v-82067148","path":"/en/train/practice/algorithms/a3.html","title":"A3-增量式时序优化算法","lang":"en-US","frontmatter":{"title":"A3-增量式时序优化算法","order":2},"headers":[{"level":2,"title":"1. 问题背景","slug":"_1-问题背景","link":"#_1-问题背景","children":[]},{"level":2,"title":"2. 问题描述","slug":"_2-问题描述","link":"#_2-问题描述","children":[{"level":3,"title":"2.1 描述","slug":"_2-1-描述","link":"#_2-1-描述","children":[]},{"level":3,"title":"2.2 问题Case","slug":"_2-2-问题case","link":"#_2-2-问题case","children":[]},{"level":3,"title":"2.3 输出文件","slug":"_2-3-输出文件","link":"#_2-3-输出文件","children":[]},{"level":3,"title":"2.4 环境","slug":"_2-4-环境","link":"#_2-4-环境","children":[]}]},{"level":2,"title":"3. 评分标准","slug":"_3-评分标准","link":"#_3-评分标准","children":[]}],"git":{"createdTime":1723131714000,"updatedTime":1723131714000,"contributors":[{"name":"Xingquan-Li","email":"fzulxq@gmail.com","commits":1}]},"readingTime":{"minutes":7.52,"words":2256},"filePathRelative":"en/train/practice/algorithms/a3.md","localizedDate":"August 8, 2024","excerpt":"<h2> 1. 问题背景</h2>\\n<p>芯片在手机、电脑、汽车等电子设备中扮演着关键角色，芯片的时序性能控制着数据的传输速度、指令的执行时间，确保设备的高效运作和用户的流畅体验。本问题针对芯片设计的性能需求，聚焦于增量式降低芯片的时延。</p>\\n<p>时序优化问题一直是芯片设计中的一个重要问题，随着芯片集成度的不断提高，时序问题也变得越来越复杂和关键。时序优化问题的核心在于如何降低芯片的时延，以保证芯片的正常工作。在不改变网表的情况下，时序优化的常用技术包括门控大小（gate sizing）和单元移动。权衡单元的上下游负载电容，从而实现延迟的降低。</p>\\n<p>门控大小技术可以通过调整逻辑门的尺寸来减少电路路径上的延迟。具体而言，增大门尺寸可以驱动更大的负载，从而减小下游延迟。然而，增大的门尺寸，会导致其驱动单元的负载增加，从而增大上游延迟；单元移动技术可以通过重新排列电路中的逻辑单元来改善电路性能。通过将相关单元放在靠近彼此的位置，可以减少电路路径长度并降低延迟。</p>","copyright":{"author":"iEDA","license":"GPL-3.0"}}');export{e as data};
