

================================================================
== Vitis HLS Report for 'store_output_tile_to_DRAM'
================================================================
* Date:           Tue Mar 28 08:45:22 2023

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1850|     1850|  18.500 us|  18.500 us|  1850|  1850|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                            Loop Name                           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH  |     1848|     1848|        10|          1|          1|  1840|       yes|
        +----------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 12 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 2 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.90>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%kernel_group_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %kernel_group"   --->   Operation 13 'read' 'kernel_group_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tj_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %tj"   --->   Operation 14 'read' 'tj_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ti_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %ti"   --->   Operation 15 'read' 'ti_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%out_fm_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_fm"   --->   Operation 16 'read' 'out_fm_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%ti_cast = zext i4 %ti_read"   --->   Operation 17 'zext' 'ti_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_15, i32 0, i32 0, void @empty_6, i32 0, i32 1, void @empty_18, void @empty_1, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%depth_offset = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %kernel_group_read, i2 0" [utils.cpp:114]   --->   Operation 19 'bitconcatenate' 'depth_offset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (3.74ns)   --->   "%mul_ln115 = mul i10 %ti_cast, i10 46" [utils.cpp:115]   --->   Operation 20 'mul' 'mul_ln115' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%height_offset = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %mul_ln115, i32 1, i32 9" [utils.cpp:115]   --->   Operation 21 'partselect' 'height_offset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %tj_read, i5 0" [utils.cpp:116]   --->   Operation 22 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i10 %shl_ln" [utils.cpp:116]   --->   Operation 23 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln116_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %tj_read, i3 0" [utils.cpp:116]   --->   Operation 24 'bitconcatenate' 'shl_ln116_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln116_1 = zext i8 %shl_ln116_1" [utils.cpp:116]   --->   Operation 25 'zext' 'zext_ln116_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.73ns)   --->   "%add_ln116 = add i11 %zext_ln116, i11 %zext_ln116_1" [utils.cpp:116]   --->   Operation 26 'add' 'add_ln116' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%width_offset = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln116, i32 1, i32 10" [utils.cpp:116]   --->   Operation 27 'partselect' 'width_offset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln134_1_mid = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %height_offset, i10 0" [utils.cpp:134]   --->   Operation 28 'bitconcatenate' 'shl_ln134_1_mid' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln134_2_mid = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %height_offset, i8 0" [utils.cpp:134]   --->   Operation 29 'bitconcatenate' 'shl_ln134_2_mid' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln125_1 = zext i17 %shl_ln134_2_mid" [utils.cpp:125]   --->   Operation 30 'zext' 'zext_ln125_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.16ns)   --->   "%add_ln134_4 = add i19 %zext_ln125_1, i19 %shl_ln134_1_mid" [utils.cpp:134]   --->   Operation 31 'add' 'add_ln134_4' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%br_ln119 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit" [utils.cpp:119]   --->   Operation 32 'br' 'br_ln119' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.57>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten35 = phi i11 0, void, i11 %add_ln119_2, void %.split3" [utils.cpp:119]   --->   Operation 33 'phi' 'indvar_flatten35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%f = phi i3 0, void, i3 %select_ln119_1, void %.split3" [utils.cpp:119]   --->   Operation 34 'phi' 'f' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 0, void, i10 %select_ln122_3, void %.split3" [utils.cpp:122]   --->   Operation 35 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.63ns)   --->   "%add_ln119_2 = add i11 %indvar_flatten35, i11 1" [utils.cpp:119]   --->   Operation 36 'add' 'add_ln119_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.88ns)   --->   "%icmp_ln119 = icmp_eq  i11 %indvar_flatten35, i11 1840" [utils.cpp:119]   --->   Operation 37 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln119 = br i1 %icmp_ln119, void %.split3, void" [utils.cpp:119]   --->   Operation 38 'br' 'br_ln119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.65ns)   --->   "%add_ln119 = add i3 %f, i3 1" [utils.cpp:119]   --->   Operation 39 'add' 'add_ln119' <Predicate = (!icmp_ln119)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.77ns)   --->   "%icmp_ln122 = icmp_eq  i10 %indvar_flatten, i10 460" [utils.cpp:122]   --->   Operation 40 'icmp' 'icmp_ln122' <Predicate = (!icmp_ln119)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.98ns)   --->   "%select_ln119_1 = select i1 %icmp_ln122, i3 %add_ln119, i3 %f" [utils.cpp:119]   --->   Operation 41 'select' 'select_ln119_1' <Predicate = (!icmp_ln119)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i3 %select_ln119_1" [utils.cpp:119]   --->   Operation 42 'zext' 'zext_ln119' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.82ns)   --->   "%add_ln119_1 = add i6 %zext_ln119, i6 %depth_offset" [utils.cpp:119]   --->   Operation 43 'add' 'add_ln119_1' <Predicate = (!icmp_ln119)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln119 = trunc i3 %select_ln119_1" [utils.cpp:119]   --->   Operation 44 'trunc' 'trunc_ln119' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.73ns)   --->   "%add_ln122_1 = add i10 %indvar_flatten, i10 1" [utils.cpp:122]   --->   Operation 45 'add' 'add_ln122_1' <Predicate = (!icmp_ln119)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.68ns)   --->   "%select_ln122_3 = select i1 %icmp_ln122, i10 1, i10 %add_ln122_1" [utils.cpp:122]   --->   Operation 46 'select' 'select_ln122_3' <Predicate = (!icmp_ln119)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.98>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%i = phi i5 0, void, i5 %select_ln122_1, void %.split3" [utils.cpp:122]   --->   Operation 47 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%j = phi i5 0, void, i5 %add_ln125, void %.split3" [utils.cpp:134]   --->   Operation 48 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i5 %i" [utils.cpp:122]   --->   Operation 49 'zext' 'zext_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.82ns)   --->   "%empty = add i9 %zext_ln122, i9 %height_offset" [utils.cpp:122]   --->   Operation 50 'add' 'empty' <Predicate = (!icmp_ln122)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln134_1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %empty, i10 0" [utils.cpp:134]   --->   Operation 51 'bitconcatenate' 'shl_ln134_1' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln134_2 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %empty, i8 0" [utils.cpp:134]   --->   Operation 52 'bitconcatenate' 'shl_ln134_2' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i17 %shl_ln134_2" [utils.cpp:125]   --->   Operation 53 'zext' 'zext_ln125' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (2.16ns)   --->   "%add_ln134_1 = add i19 %zext_ln125, i19 %shl_ln134_1" [utils.cpp:134]   --->   Operation 54 'add' 'add_ln134_1' <Predicate = (!icmp_ln122)> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 55 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.21ns)   --->   "%select_ln119 = select i1 %icmp_ln122, i5 0, i5 %i" [utils.cpp:119]   --->   Operation 56 'select' 'select_ln119' <Predicate = (!icmp_ln119)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln119_1 = zext i6 %add_ln119_1" [utils.cpp:119]   --->   Operation 57 'zext' 'zext_ln119_1' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln119 = mul i25 %zext_ln119_1, i25 471040" [utils.cpp:119]   --->   Operation 58 'mul' 'mul_ln119' <Predicate = (!icmp_ln119)> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln119)   --->   "%xor_ln119 = xor i1 %icmp_ln122, i1 1" [utils.cpp:119]   --->   Operation 59 'xor' 'xor_ln119' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (1.36ns)   --->   "%icmp_ln125 = icmp_eq  i5 %j, i5 20" [utils.cpp:125]   --->   Operation 60 'icmp' 'icmp_ln125' <Predicate = (!icmp_ln119)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln119 = and i1 %icmp_ln125, i1 %xor_ln119" [utils.cpp:119]   --->   Operation 61 'and' 'and_ln119' <Predicate = (!icmp_ln119)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (1.78ns)   --->   "%add_ln122 = add i5 %select_ln119, i5 1" [utils.cpp:122]   --->   Operation 62 'add' 'add_ln122' <Predicate = (!icmp_ln119)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln122)   --->   "%or_ln122 = or i1 %and_ln119, i1 %icmp_ln122" [utils.cpp:122]   --->   Operation 63 'or' 'or_ln122' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln122 = select i1 %or_ln122, i5 0, i5 %j" [utils.cpp:122]   --->   Operation 64 'select' 'select_ln122' <Predicate = (!icmp_ln119)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (1.21ns)   --->   "%select_ln122_1 = select i1 %and_ln119, i5 %add_ln122, i5 %select_ln119" [utils.cpp:122]   --->   Operation 65 'select' 'select_ln122_1' <Predicate = (!icmp_ln119)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln122_1 = zext i5 %add_ln122" [utils.cpp:122]   --->   Operation 66 'zext' 'zext_ln122_1' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.82ns)   --->   "%p_mid1 = add i9 %zext_ln122_1, i9 %height_offset" [utils.cpp:122]   --->   Operation 67 'add' 'p_mid1' <Predicate = (!icmp_ln119)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%shl_ln134_1_mid1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %p_mid1, i10 0" [utils.cpp:134]   --->   Operation 68 'bitconcatenate' 'shl_ln134_1_mid1' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%shl_ln134_2_mid1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %p_mid1, i8 0" [utils.cpp:134]   --->   Operation 69 'bitconcatenate' 'shl_ln134_2_mid1' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln125_2 = zext i17 %shl_ln134_2_mid1" [utils.cpp:125]   --->   Operation 70 'zext' 'zext_ln125_2' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (2.16ns)   --->   "%add_ln134_5 = add i19 %zext_ln125_2, i19 %shl_ln134_1_mid1" [utils.cpp:134]   --->   Operation 71 'add' 'add_ln134_5' <Predicate = (!icmp_ln119)> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (1.78ns)   --->   "%add_ln125 = add i5 %select_ln122, i5 1" [utils.cpp:125]   --->   Operation 72 'add' 'add_ln125' <Predicate = (!icmp_ln119)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.03>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln122_2)   --->   "%select_ln119_2 = select i1 %icmp_ln122, i19 %add_ln134_4, i19 %add_ln134_1" [utils.cpp:119]   --->   Operation 73 'select' 'select_ln119_2' <Predicate = (!icmp_ln119 & !and_ln119)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %select_ln122_1, i4 0"   --->   Operation 74 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln122_1, i2 0"   --->   Operation 75 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln1495 = zext i7 %tmp_2"   --->   Operation 76 'zext' 'zext_ln1495' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1495 = add i9 %p_shl_cast, i9 %zext_ln1495"   --->   Operation 77 'add' 'add_ln1495' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 78 [1/1] (0.73ns) (out node of the LUT)   --->   "%select_ln122_2 = select i1 %and_ln119, i19 %add_ln134_5, i19 %select_ln119_2" [utils.cpp:122]   --->   Operation 78 'select' 'select_ln122_2' <Predicate = (!icmp_ln119)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln122_2 = zext i19 %select_ln122_2" [utils.cpp:122]   --->   Operation 79 'zext' 'zext_ln122_2' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln1495_1 = zext i5 %select_ln122"   --->   Operation 80 'zext' 'zext_ln1495_1' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1495_1 = add i9 %add_ln1495, i9 %zext_ln1495_1"   --->   Operation 81 'add' 'add_ln1495_1' <Predicate = (!icmp_ln119)> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln1495_2 = zext i9 %add_ln1495_1"   --->   Operation 82 'zext' 'zext_ln1495_2' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%out_fm_buf_V_addr = getelementptr i16 %out_fm_buf_V, i64 0, i64 %zext_ln1495_2"   --->   Operation 83 'getelementptr' 'out_fm_buf_V_addr' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%out_fm_buf_1_V_addr = getelementptr i16 %out_fm_buf_1_V, i64 0, i64 %zext_ln1495_2"   --->   Operation 84 'getelementptr' 'out_fm_buf_1_V_addr' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%out_fm_buf_2_V_addr = getelementptr i16 %out_fm_buf_2_V, i64 0, i64 %zext_ln1495_2"   --->   Operation 85 'getelementptr' 'out_fm_buf_2_V_addr' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%out_fm_buf_3_V_addr = getelementptr i16 %out_fm_buf_3_V, i64 0, i64 %zext_ln1495_2"   --->   Operation 86 'getelementptr' 'out_fm_buf_3_V_addr' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 87 [2/2] (3.25ns)   --->   "%out_fm_buf_V_load = load i9 %out_fm_buf_V_addr"   --->   Operation 87 'load' 'out_fm_buf_V_load' <Predicate = (!icmp_ln119)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_4 : Operation 88 [2/2] (3.25ns)   --->   "%out_fm_buf_1_V_load = load i9 %out_fm_buf_1_V_addr"   --->   Operation 88 'load' 'out_fm_buf_1_V_load' <Predicate = (!icmp_ln119)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_4 : Operation 89 [2/2] (3.25ns)   --->   "%out_fm_buf_2_V_load = load i9 %out_fm_buf_2_V_addr"   --->   Operation 89 'load' 'out_fm_buf_2_V_load' <Predicate = (!icmp_ln119)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_4 : Operation 90 [2/2] (3.25ns)   --->   "%out_fm_buf_3_V_load = load i9 %out_fm_buf_3_V_addr"   --->   Operation 90 'load' 'out_fm_buf_3_V_load' <Predicate = (!icmp_ln119)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i5 %select_ln122" [utils.cpp:134]   --->   Operation 91 'zext' 'zext_ln134' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (1.73ns)   --->   "%add_ln134 = add i10 %zext_ln134, i10 %width_offset" [utils.cpp:134]   --->   Operation 92 'add' 'add_ln134' <Predicate = (!icmp_ln119)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i14 @_ssdm_op_PartSelect.i14.i25.i32.i32, i25 %mul_ln119, i32 11, i32 24" [utils.cpp:134]   --->   Operation 93 'partselect' 'tmp_1' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%tmp4 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i14.i10.i1, i14 %tmp_1, i10 %add_ln134, i1 0" [utils.cpp:134]   --->   Operation 94 'bitconcatenate' 'tmp4' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln134_1 = zext i25 %tmp4" [utils.cpp:134]   --->   Operation 95 'zext' 'zext_ln134_1' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln134_2 = add i64 %zext_ln134_1, i64 %out_fm_read" [utils.cpp:134]   --->   Operation 96 'add' 'add_ln134_2' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 97 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln134_3 = add i64 %add_ln134_2, i64 %zext_ln122_2" [utils.cpp:134]   --->   Operation 97 'add' 'add_ln134_3' <Predicate = (!icmp_ln119)> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln134_3, i32 1, i32 63" [utils.cpp:130]   --->   Operation 98 'partselect' 'trunc_ln' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln130 = sext i63 %trunc_ln" [utils.cpp:130]   --->   Operation 99 'sext' 'sext_ln130' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%fm_addr = getelementptr i16 %fm, i64 %sext_ln130" [utils.cpp:130]   --->   Operation 100 'getelementptr' 'fm_addr' <Predicate = (!icmp_ln119)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 101 [1/2] (3.25ns)   --->   "%out_fm_buf_V_load = load i9 %out_fm_buf_V_addr"   --->   Operation 101 'load' 'out_fm_buf_V_load' <Predicate = (!icmp_ln119)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_5 : Operation 102 [1/2] (3.25ns)   --->   "%out_fm_buf_1_V_load = load i9 %out_fm_buf_1_V_addr"   --->   Operation 102 'load' 'out_fm_buf_1_V_load' <Predicate = (!icmp_ln119)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_5 : Operation 103 [1/2] (3.25ns)   --->   "%out_fm_buf_2_V_load = load i9 %out_fm_buf_2_V_addr"   --->   Operation 103 'load' 'out_fm_buf_2_V_load' <Predicate = (!icmp_ln119)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_5 : Operation 104 [1/2] (3.25ns)   --->   "%out_fm_buf_3_V_load = load i9 %out_fm_buf_3_V_addr"   --->   Operation 104 'load' 'out_fm_buf_3_V_load' <Predicate = (!icmp_ln119)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_5 : Operation 105 [1/1] (1.82ns)   --->   "%tmp = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %out_fm_buf_V_load, i16 %out_fm_buf_1_V_load, i16 %out_fm_buf_2_V_load, i16 %out_fm_buf_3_V_load, i2 %trunc_ln119"   --->   Operation 105 'mux' 'tmp' <Predicate = (!icmp_ln119)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tmp, i32 15"   --->   Operation 106 'bitselect' 'tmp_3' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.80ns)   --->   "%select_ln131 = select i1 %tmp_3, i16 0, i16 %tmp" [utils.cpp:131]   --->   Operation 107 'select' 'select_ln131' <Predicate = (!icmp_ln119)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (7.30ns)   --->   "%fm_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:130]   --->   Operation 108 'writereq' 'fm_addr_req' <Predicate = (!icmp_ln119)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 109 [1/1] (7.30ns)   --->   "%write_ln130 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %fm_addr, i16 %select_ln131, i2 3" [utils.cpp:130]   --->   Operation 109 'write' 'write_ln130' <Predicate = (!icmp_ln119)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 110 [5/5] (7.30ns)   --->   "%fm_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr" [utils.cpp:130]   --->   Operation 110 'writeresp' 'fm_addr_resp' <Predicate = (!icmp_ln119)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 111 [4/5] (7.30ns)   --->   "%fm_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr" [utils.cpp:130]   --->   Operation 111 'writeresp' 'fm_addr_resp' <Predicate = (!icmp_ln119)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 112 [3/5] (7.30ns)   --->   "%fm_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr" [utils.cpp:130]   --->   Operation 112 'writeresp' 'fm_addr_resp' <Predicate = (!icmp_ln119)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 113 [2/5] (7.30ns)   --->   "%fm_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr" [utils.cpp:130]   --->   Operation 113 'writeresp' 'fm_addr_resp' <Predicate = (!icmp_ln119)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_str"   --->   Operation 114 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%empty_34 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1840, i64 1840, i64 1840"   --->   Operation 115 'speclooptripcount' 'empty_34' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 116 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_str"   --->   Operation 117 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 118 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln125 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [utils.cpp:125]   --->   Operation 119 'specloopname' 'specloopname_ln125' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 120 [1/5] (7.30ns)   --->   "%fm_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr" [utils.cpp:130]   --->   Operation 120 'writeresp' 'fm_addr_resp' <Predicate = (!icmp_ln119)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit"   --->   Operation 121 'br' 'br_ln0' <Predicate = (!icmp_ln119)> <Delay = 0.00>

State 12 <SV = 3> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%ret_ln139 = ret" [utils.cpp:139]   --->   Operation 122 'ret' 'ret_ln139' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out_fm]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_fm_buf_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_fm_buf_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_fm_buf_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_fm_buf_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ti]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tj]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_group]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_group_read   (read             ) [ 0000000000000]
tj_read             (read             ) [ 0000000000000]
ti_read             (read             ) [ 0000000000000]
out_fm_read         (read             ) [ 0011111111110]
ti_cast             (zext             ) [ 0000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000]
depth_offset        (bitconcatenate   ) [ 0011111111110]
mul_ln115           (mul              ) [ 0000000000000]
height_offset       (partselect       ) [ 0011111111110]
shl_ln              (bitconcatenate   ) [ 0000000000000]
zext_ln116          (zext             ) [ 0000000000000]
shl_ln116_1         (bitconcatenate   ) [ 0000000000000]
zext_ln116_1        (zext             ) [ 0000000000000]
add_ln116           (add              ) [ 0000000000000]
width_offset        (partselect       ) [ 0011111111110]
shl_ln134_1_mid     (bitconcatenate   ) [ 0000000000000]
shl_ln134_2_mid     (bitconcatenate   ) [ 0000000000000]
zext_ln125_1        (zext             ) [ 0000000000000]
add_ln134_4         (add              ) [ 0011111111110]
br_ln119            (br               ) [ 0111111111110]
indvar_flatten35    (phi              ) [ 0010000000000]
f                   (phi              ) [ 0010000000000]
indvar_flatten      (phi              ) [ 0010000000000]
add_ln119_2         (add              ) [ 0111111111110]
icmp_ln119          (icmp             ) [ 0011111111110]
br_ln119            (br               ) [ 0000000000000]
add_ln119           (add              ) [ 0000000000000]
icmp_ln122          (icmp             ) [ 0011100000000]
select_ln119_1      (select           ) [ 0111111111110]
zext_ln119          (zext             ) [ 0000000000000]
add_ln119_1         (add              ) [ 0011000000000]
trunc_ln119         (trunc            ) [ 0011110000000]
add_ln122_1         (add              ) [ 0000000000000]
select_ln122_3      (select           ) [ 0111111111110]
i                   (phi              ) [ 0011000000000]
j                   (phi              ) [ 0011000000000]
zext_ln122          (zext             ) [ 0000000000000]
empty               (add              ) [ 0000000000000]
shl_ln134_1         (bitconcatenate   ) [ 0000000000000]
shl_ln134_2         (bitconcatenate   ) [ 0000000000000]
zext_ln125          (zext             ) [ 0000000000000]
add_ln134_1         (add              ) [ 0010100000000]
specpipeline_ln0    (specpipeline     ) [ 0000000000000]
select_ln119        (select           ) [ 0000000000000]
zext_ln119_1        (zext             ) [ 0000000000000]
mul_ln119           (mul              ) [ 0010100000000]
xor_ln119           (xor              ) [ 0000000000000]
icmp_ln125          (icmp             ) [ 0000000000000]
and_ln119           (and              ) [ 0010100000000]
add_ln122           (add              ) [ 0000000000000]
or_ln122            (or               ) [ 0000000000000]
select_ln122        (select           ) [ 0010100000000]
select_ln122_1      (select           ) [ 0111111111110]
zext_ln122_1        (zext             ) [ 0000000000000]
p_mid1              (add              ) [ 0000000000000]
shl_ln134_1_mid1    (bitconcatenate   ) [ 0000000000000]
shl_ln134_2_mid1    (bitconcatenate   ) [ 0000000000000]
zext_ln125_2        (zext             ) [ 0000000000000]
add_ln134_5         (add              ) [ 0010100000000]
add_ln125           (add              ) [ 0111111111110]
select_ln119_2      (select           ) [ 0000000000000]
p_shl_cast          (bitconcatenate   ) [ 0000000000000]
tmp_2               (bitconcatenate   ) [ 0000000000000]
zext_ln1495         (zext             ) [ 0000000000000]
add_ln1495          (add              ) [ 0000000000000]
select_ln122_2      (select           ) [ 0000000000000]
zext_ln122_2        (zext             ) [ 0000000000000]
zext_ln1495_1       (zext             ) [ 0000000000000]
add_ln1495_1        (add              ) [ 0000000000000]
zext_ln1495_2       (zext             ) [ 0000000000000]
out_fm_buf_V_addr   (getelementptr    ) [ 0010010000000]
out_fm_buf_1_V_addr (getelementptr    ) [ 0010010000000]
out_fm_buf_2_V_addr (getelementptr    ) [ 0010010000000]
out_fm_buf_3_V_addr (getelementptr    ) [ 0010010000000]
zext_ln134          (zext             ) [ 0000000000000]
add_ln134           (add              ) [ 0000000000000]
tmp_1               (partselect       ) [ 0000000000000]
tmp4                (bitconcatenate   ) [ 0000000000000]
zext_ln134_1        (zext             ) [ 0000000000000]
add_ln134_2         (add              ) [ 0000000000000]
add_ln134_3         (add              ) [ 0000000000000]
trunc_ln            (partselect       ) [ 0000000000000]
sext_ln130          (sext             ) [ 0000000000000]
fm_addr             (getelementptr    ) [ 0010011111110]
out_fm_buf_V_load   (load             ) [ 0000000000000]
out_fm_buf_1_V_load (load             ) [ 0000000000000]
out_fm_buf_2_V_load (load             ) [ 0000000000000]
out_fm_buf_3_V_load (load             ) [ 0000000000000]
tmp                 (mux              ) [ 0000000000000]
tmp_3               (bitselect        ) [ 0000000000000]
select_ln131        (select           ) [ 0010001000000]
fm_addr_req         (writereq         ) [ 0000000000000]
write_ln130         (write            ) [ 0000000000000]
specloopname_ln0    (specloopname     ) [ 0000000000000]
empty_34            (speclooptripcount) [ 0000000000000]
specpipeline_ln0    (specpipeline     ) [ 0000000000000]
specloopname_ln0    (specloopname     ) [ 0000000000000]
specpipeline_ln0    (specpipeline     ) [ 0000000000000]
specloopname_ln125  (specloopname     ) [ 0000000000000]
fm_addr_resp        (writeresp        ) [ 0000000000000]
br_ln0              (br               ) [ 0111111111110]
ret_ln139           (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_fm">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_fm"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_fm_buf_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_fm_buf_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_fm_buf_1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_fm_buf_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_fm_buf_2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_fm_buf_2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_fm_buf_3_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_fm_buf_3_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ti">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ti"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tj">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tj"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_group">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_group"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i9.i10"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i9.i8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i14.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i16.i2"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_str"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_str"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="146" class="1004" name="kernel_group_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="0"/>
<pin id="148" dir="0" index="1" bw="4" slack="0"/>
<pin id="149" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_group_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tj_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="5" slack="0"/>
<pin id="154" dir="0" index="1" bw="5" slack="0"/>
<pin id="155" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tj_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="ti_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="0"/>
<pin id="160" dir="0" index="1" bw="4" slack="0"/>
<pin id="161" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ti_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="out_fm_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_fm_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_writeresp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="1"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="fm_addr_req/5 fm_addr_resp/7 "/>
</bind>
</comp>

<comp id="177" class="1004" name="write_ln130_write_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="0" slack="0"/>
<pin id="179" dir="0" index="1" bw="16" slack="2"/>
<pin id="180" dir="0" index="2" bw="16" slack="1"/>
<pin id="181" dir="0" index="3" bw="1" slack="0"/>
<pin id="182" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln130/6 "/>
</bind>
</comp>

<comp id="186" class="1004" name="out_fm_buf_V_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="9" slack="0"/>
<pin id="190" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_fm_buf_V_addr/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="out_fm_buf_1_V_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="9" slack="0"/>
<pin id="197" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_fm_buf_1_V_addr/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="out_fm_buf_2_V_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="9" slack="0"/>
<pin id="204" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_fm_buf_2_V_addr/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="out_fm_buf_3_V_addr_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="16" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="9" slack="0"/>
<pin id="211" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_fm_buf_3_V_addr/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="9" slack="0"/>
<pin id="216" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_fm_buf_V_load/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="9" slack="0"/>
<pin id="222" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_fm_buf_1_V_load/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="9" slack="0"/>
<pin id="228" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_fm_buf_2_V_load/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="9" slack="0"/>
<pin id="234" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_fm_buf_3_V_load/4 "/>
</bind>
</comp>

<comp id="238" class="1005" name="indvar_flatten35_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="11" slack="1"/>
<pin id="240" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten35 (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="indvar_flatten35_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="11" slack="0"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten35/2 "/>
</bind>
</comp>

<comp id="249" class="1005" name="f_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="3" slack="1"/>
<pin id="251" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="f_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="3" slack="0"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="260" class="1005" name="indvar_flatten_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="10" slack="1"/>
<pin id="262" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="indvar_flatten_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="10" slack="0"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="271" class="1005" name="i_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="2"/>
<pin id="273" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="i_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="2"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="5" slack="0"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="282" class="1005" name="j_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="5" slack="2"/>
<pin id="284" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="j_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="2"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="5" slack="0"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="ti_cast_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="4" slack="0"/>
<pin id="295" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ti_cast/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="depth_offset_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="6" slack="0"/>
<pin id="299" dir="0" index="1" bw="4" slack="0"/>
<pin id="300" dir="0" index="2" bw="1" slack="0"/>
<pin id="301" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="depth_offset/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="mul_ln115_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="0" index="1" bw="7" slack="0"/>
<pin id="308" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln115/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="height_offset_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="9" slack="0"/>
<pin id="313" dir="0" index="1" bw="10" slack="0"/>
<pin id="314" dir="0" index="2" bw="1" slack="0"/>
<pin id="315" dir="0" index="3" bw="5" slack="0"/>
<pin id="316" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="height_offset/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="shl_ln_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="10" slack="0"/>
<pin id="323" dir="0" index="1" bw="5" slack="0"/>
<pin id="324" dir="0" index="2" bw="1" slack="0"/>
<pin id="325" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln116_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="10" slack="0"/>
<pin id="331" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="shl_ln116_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="0" index="1" bw="5" slack="0"/>
<pin id="336" dir="0" index="2" bw="1" slack="0"/>
<pin id="337" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln116_1/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln116_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_1/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="add_ln116_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="10" slack="0"/>
<pin id="347" dir="0" index="1" bw="8" slack="0"/>
<pin id="348" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="width_offset_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="10" slack="0"/>
<pin id="353" dir="0" index="1" bw="11" slack="0"/>
<pin id="354" dir="0" index="2" bw="1" slack="0"/>
<pin id="355" dir="0" index="3" bw="5" slack="0"/>
<pin id="356" dir="1" index="4" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="width_offset/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="shl_ln134_1_mid_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="19" slack="0"/>
<pin id="363" dir="0" index="1" bw="9" slack="0"/>
<pin id="364" dir="0" index="2" bw="1" slack="0"/>
<pin id="365" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln134_1_mid/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="shl_ln134_2_mid_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="17" slack="0"/>
<pin id="371" dir="0" index="1" bw="9" slack="0"/>
<pin id="372" dir="0" index="2" bw="1" slack="0"/>
<pin id="373" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln134_2_mid/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln125_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="17" slack="0"/>
<pin id="379" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_1/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="add_ln134_4_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="17" slack="0"/>
<pin id="383" dir="0" index="1" bw="19" slack="0"/>
<pin id="384" dir="1" index="2" bw="19" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134_4/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="add_ln119_2_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="11" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119_2/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="icmp_ln119_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="11" slack="0"/>
<pin id="395" dir="0" index="1" bw="9" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln119/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="add_ln119_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="3" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="icmp_ln122_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="10" slack="0"/>
<pin id="407" dir="0" index="1" bw="10" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="select_ln119_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="3" slack="0"/>
<pin id="414" dir="0" index="2" bw="3" slack="0"/>
<pin id="415" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln119_1/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln119_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="3" slack="0"/>
<pin id="421" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="add_ln119_1_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="3" slack="0"/>
<pin id="425" dir="0" index="1" bw="6" slack="1"/>
<pin id="426" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119_1/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="trunc_ln119_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="3" slack="0"/>
<pin id="430" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln119/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="add_ln122_1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="10" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln122_1/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="select_ln122_3_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="0" index="2" bw="10" slack="0"/>
<pin id="442" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln122_3/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln122_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="5" slack="0"/>
<pin id="448" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="empty_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="5" slack="0"/>
<pin id="452" dir="0" index="1" bw="9" slack="2"/>
<pin id="453" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="shl_ln134_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="19" slack="0"/>
<pin id="457" dir="0" index="1" bw="9" slack="0"/>
<pin id="458" dir="0" index="2" bw="1" slack="0"/>
<pin id="459" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln134_1/3 "/>
</bind>
</comp>

<comp id="463" class="1004" name="shl_ln134_2_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="17" slack="0"/>
<pin id="465" dir="0" index="1" bw="9" slack="0"/>
<pin id="466" dir="0" index="2" bw="1" slack="0"/>
<pin id="467" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln134_2/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln125_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="17" slack="0"/>
<pin id="473" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="add_ln134_1_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="17" slack="0"/>
<pin id="477" dir="0" index="1" bw="19" slack="0"/>
<pin id="478" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134_1/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="select_ln119_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="1"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="0" index="2" bw="5" slack="0"/>
<pin id="485" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln119/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="zext_ln119_1_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="6" slack="1"/>
<pin id="490" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_1/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="xor_ln119_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="1"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln119/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="icmp_ln125_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="5" slack="0"/>
<pin id="498" dir="0" index="1" bw="5" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln125/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="and_ln119_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln119/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="add_ln122_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="5" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln122/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="or_ln122_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="1"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln122/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="select_ln122_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="0" index="2" bw="5" slack="0"/>
<pin id="523" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln122/3 "/>
</bind>
</comp>

<comp id="527" class="1004" name="select_ln122_1_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="5" slack="0"/>
<pin id="530" dir="0" index="2" bw="5" slack="0"/>
<pin id="531" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln122_1/3 "/>
</bind>
</comp>

<comp id="535" class="1004" name="zext_ln122_1_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="5" slack="0"/>
<pin id="537" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122_1/3 "/>
</bind>
</comp>

<comp id="539" class="1004" name="p_mid1_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="5" slack="0"/>
<pin id="541" dir="0" index="1" bw="9" slack="2"/>
<pin id="542" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid1/3 "/>
</bind>
</comp>

<comp id="544" class="1004" name="shl_ln134_1_mid1_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="19" slack="0"/>
<pin id="546" dir="0" index="1" bw="9" slack="0"/>
<pin id="547" dir="0" index="2" bw="1" slack="0"/>
<pin id="548" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln134_1_mid1/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="shl_ln134_2_mid1_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="17" slack="0"/>
<pin id="554" dir="0" index="1" bw="9" slack="0"/>
<pin id="555" dir="0" index="2" bw="1" slack="0"/>
<pin id="556" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln134_2_mid1/3 "/>
</bind>
</comp>

<comp id="560" class="1004" name="zext_ln125_2_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="17" slack="0"/>
<pin id="562" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_2/3 "/>
</bind>
</comp>

<comp id="564" class="1004" name="add_ln134_5_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="17" slack="0"/>
<pin id="566" dir="0" index="1" bw="19" slack="0"/>
<pin id="567" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134_5/3 "/>
</bind>
</comp>

<comp id="570" class="1004" name="add_ln125_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="5" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln125/3 "/>
</bind>
</comp>

<comp id="576" class="1004" name="select_ln119_2_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="2"/>
<pin id="578" dir="0" index="1" bw="19" slack="3"/>
<pin id="579" dir="0" index="2" bw="19" slack="1"/>
<pin id="580" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln119_2/4 "/>
</bind>
</comp>

<comp id="581" class="1004" name="p_shl_cast_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="9" slack="0"/>
<pin id="583" dir="0" index="1" bw="5" slack="1"/>
<pin id="584" dir="0" index="2" bw="1" slack="0"/>
<pin id="585" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/4 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp_2_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="7" slack="0"/>
<pin id="590" dir="0" index="1" bw="5" slack="1"/>
<pin id="591" dir="0" index="2" bw="1" slack="0"/>
<pin id="592" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="595" class="1004" name="zext_ln1495_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="7" slack="0"/>
<pin id="597" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1495/4 "/>
</bind>
</comp>

<comp id="599" class="1004" name="add_ln1495_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="9" slack="0"/>
<pin id="601" dir="0" index="1" bw="7" slack="0"/>
<pin id="602" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1495/4 "/>
</bind>
</comp>

<comp id="605" class="1004" name="select_ln122_2_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="1"/>
<pin id="607" dir="0" index="1" bw="19" slack="1"/>
<pin id="608" dir="0" index="2" bw="19" slack="0"/>
<pin id="609" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln122_2/4 "/>
</bind>
</comp>

<comp id="611" class="1004" name="zext_ln122_2_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="19" slack="0"/>
<pin id="613" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122_2/4 "/>
</bind>
</comp>

<comp id="615" class="1004" name="zext_ln1495_1_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="5" slack="1"/>
<pin id="617" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1495_1/4 "/>
</bind>
</comp>

<comp id="618" class="1004" name="add_ln1495_1_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="9" slack="0"/>
<pin id="620" dir="0" index="1" bw="5" slack="0"/>
<pin id="621" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1495_1/4 "/>
</bind>
</comp>

<comp id="624" class="1004" name="zext_ln1495_2_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="9" slack="0"/>
<pin id="626" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1495_2/4 "/>
</bind>
</comp>

<comp id="632" class="1004" name="zext_ln134_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="5" slack="1"/>
<pin id="634" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134/4 "/>
</bind>
</comp>

<comp id="635" class="1004" name="add_ln134_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="5" slack="0"/>
<pin id="637" dir="0" index="1" bw="10" slack="3"/>
<pin id="638" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134/4 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp_1_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="14" slack="0"/>
<pin id="642" dir="0" index="1" bw="25" slack="1"/>
<pin id="643" dir="0" index="2" bw="5" slack="0"/>
<pin id="644" dir="0" index="3" bw="6" slack="0"/>
<pin id="645" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="649" class="1004" name="tmp4_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="25" slack="0"/>
<pin id="651" dir="0" index="1" bw="14" slack="0"/>
<pin id="652" dir="0" index="2" bw="10" slack="0"/>
<pin id="653" dir="0" index="3" bw="1" slack="0"/>
<pin id="654" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp4/4 "/>
</bind>
</comp>

<comp id="659" class="1004" name="zext_ln134_1_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="25" slack="0"/>
<pin id="661" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134_1/4 "/>
</bind>
</comp>

<comp id="663" class="1004" name="add_ln134_2_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="25" slack="0"/>
<pin id="665" dir="0" index="1" bw="64" slack="3"/>
<pin id="666" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134_2/4 "/>
</bind>
</comp>

<comp id="668" class="1004" name="add_ln134_3_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="64" slack="0"/>
<pin id="670" dir="0" index="1" bw="19" slack="0"/>
<pin id="671" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134_3/4 "/>
</bind>
</comp>

<comp id="674" class="1004" name="trunc_ln_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="63" slack="0"/>
<pin id="676" dir="0" index="1" bw="64" slack="0"/>
<pin id="677" dir="0" index="2" bw="1" slack="0"/>
<pin id="678" dir="0" index="3" bw="7" slack="0"/>
<pin id="679" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="684" class="1004" name="sext_ln130_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="63" slack="0"/>
<pin id="686" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln130/4 "/>
</bind>
</comp>

<comp id="688" class="1004" name="fm_addr_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="16" slack="0"/>
<pin id="690" dir="0" index="1" bw="63" slack="0"/>
<pin id="691" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fm_addr/4 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="16" slack="0"/>
<pin id="696" dir="0" index="1" bw="16" slack="0"/>
<pin id="697" dir="0" index="2" bw="16" slack="0"/>
<pin id="698" dir="0" index="3" bw="16" slack="0"/>
<pin id="699" dir="0" index="4" bw="16" slack="0"/>
<pin id="700" dir="0" index="5" bw="2" slack="3"/>
<pin id="701" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp_3_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="16" slack="0"/>
<pin id="710" dir="0" index="2" bw="5" slack="0"/>
<pin id="711" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="715" class="1004" name="select_ln131_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="1" slack="0"/>
<pin id="718" dir="0" index="2" bw="16" slack="0"/>
<pin id="719" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131/5 "/>
</bind>
</comp>

<comp id="723" class="1007" name="mul_ln119_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="6" slack="0"/>
<pin id="725" dir="0" index="1" bw="25" slack="0"/>
<pin id="726" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln119/3 "/>
</bind>
</comp>

<comp id="729" class="1005" name="out_fm_read_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="64" slack="3"/>
<pin id="731" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="out_fm_read "/>
</bind>
</comp>

<comp id="734" class="1005" name="depth_offset_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="6" slack="1"/>
<pin id="736" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="depth_offset "/>
</bind>
</comp>

<comp id="739" class="1005" name="height_offset_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="9" slack="2"/>
<pin id="741" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="height_offset "/>
</bind>
</comp>

<comp id="745" class="1005" name="width_offset_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="10" slack="3"/>
<pin id="747" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="width_offset "/>
</bind>
</comp>

<comp id="750" class="1005" name="add_ln134_4_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="19" slack="3"/>
<pin id="752" dir="1" index="1" bw="19" slack="3"/>
</pin_list>
<bind>
<opset="add_ln134_4 "/>
</bind>
</comp>

<comp id="755" class="1005" name="add_ln119_2_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="11" slack="0"/>
<pin id="757" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln119_2 "/>
</bind>
</comp>

<comp id="760" class="1005" name="icmp_ln119_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="1"/>
<pin id="762" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln119 "/>
</bind>
</comp>

<comp id="764" class="1005" name="icmp_ln122_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="1"/>
<pin id="766" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln122 "/>
</bind>
</comp>

<comp id="772" class="1005" name="select_ln119_1_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="3" slack="0"/>
<pin id="774" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln119_1 "/>
</bind>
</comp>

<comp id="777" class="1005" name="add_ln119_1_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="6" slack="1"/>
<pin id="779" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln119_1 "/>
</bind>
</comp>

<comp id="782" class="1005" name="trunc_ln119_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="2" slack="3"/>
<pin id="784" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln119 "/>
</bind>
</comp>

<comp id="787" class="1005" name="select_ln122_3_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="10" slack="0"/>
<pin id="789" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="select_ln122_3 "/>
</bind>
</comp>

<comp id="792" class="1005" name="add_ln134_1_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="19" slack="1"/>
<pin id="794" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln134_1 "/>
</bind>
</comp>

<comp id="797" class="1005" name="mul_ln119_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="25" slack="1"/>
<pin id="799" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln119 "/>
</bind>
</comp>

<comp id="802" class="1005" name="and_ln119_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="1"/>
<pin id="804" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln119 "/>
</bind>
</comp>

<comp id="807" class="1005" name="select_ln122_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="5" slack="1"/>
<pin id="809" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln122 "/>
</bind>
</comp>

<comp id="813" class="1005" name="select_ln122_1_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="5" slack="0"/>
<pin id="815" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln122_1 "/>
</bind>
</comp>

<comp id="820" class="1005" name="add_ln134_5_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="19" slack="1"/>
<pin id="822" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln134_5 "/>
</bind>
</comp>

<comp id="825" class="1005" name="add_ln125_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="5" slack="0"/>
<pin id="827" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln125 "/>
</bind>
</comp>

<comp id="830" class="1005" name="out_fm_buf_V_addr_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="9" slack="1"/>
<pin id="832" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="out_fm_buf_V_addr "/>
</bind>
</comp>

<comp id="835" class="1005" name="out_fm_buf_1_V_addr_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="9" slack="1"/>
<pin id="837" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="out_fm_buf_1_V_addr "/>
</bind>
</comp>

<comp id="840" class="1005" name="out_fm_buf_2_V_addr_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="9" slack="1"/>
<pin id="842" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="out_fm_buf_2_V_addr "/>
</bind>
</comp>

<comp id="845" class="1005" name="out_fm_buf_3_V_addr_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="9" slack="1"/>
<pin id="847" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="out_fm_buf_3_V_addr "/>
</bind>
</comp>

<comp id="850" class="1005" name="fm_addr_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="16" slack="1"/>
<pin id="852" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="fm_addr "/>
</bind>
</comp>

<comp id="856" class="1005" name="select_ln131_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="16" slack="1"/>
<pin id="858" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln131 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="150"><net_src comp="18" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="20" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="14" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="18" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="12" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="22" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="2" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="126" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="32" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="183"><net_src comp="128" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="130" pin="0"/><net_sink comp="177" pin=3"/></net>

<net id="185"><net_src comp="132" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="191"><net_src comp="4" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="102" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="6" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="102" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="8" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="102" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="10" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="102" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="186" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="193" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="200" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="207" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="70" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="56" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="64" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="52" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="52" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="158" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="40" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="146" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="42" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="309"><net_src comp="293" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="44" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="317"><net_src comp="46" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="305" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="319"><net_src comp="32" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="320"><net_src comp="48" pin="0"/><net_sink comp="311" pin=3"/></net>

<net id="326"><net_src comp="50" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="152" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="52" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="332"><net_src comp="321" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="54" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="152" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="56" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="344"><net_src comp="333" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="329" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="341" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="357"><net_src comp="58" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="345" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="359"><net_src comp="32" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="360"><net_src comp="60" pin="0"/><net_sink comp="351" pin=3"/></net>

<net id="366"><net_src comp="62" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="311" pin="4"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="64" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="374"><net_src comp="66" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="311" pin="4"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="68" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="380"><net_src comp="369" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="377" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="361" pin="3"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="242" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="72" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="242" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="74" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="253" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="76" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="264" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="78" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="416"><net_src comp="405" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="399" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="253" pin="4"/><net_sink comp="411" pin=2"/></net>

<net id="422"><net_src comp="411" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="419" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="411" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="264" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="80" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="443"><net_src comp="405" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="80" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="432" pin="2"/><net_sink comp="438" pin=2"/></net>

<net id="449"><net_src comp="275" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="446" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="460"><net_src comp="62" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="450" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="64" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="468"><net_src comp="66" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="450" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="68" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="474"><net_src comp="463" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="479"><net_src comp="471" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="455" pin="3"/><net_sink comp="475" pin=1"/></net>

<net id="486"><net_src comp="52" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="487"><net_src comp="275" pin="4"/><net_sink comp="481" pin=2"/></net>

<net id="495"><net_src comp="90" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="500"><net_src comp="286" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="92" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="496" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="491" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="481" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="94" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="502" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="524"><net_src comp="514" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="52" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="526"><net_src comp="286" pin="4"/><net_sink comp="519" pin=2"/></net>

<net id="532"><net_src comp="502" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="508" pin="2"/><net_sink comp="527" pin=1"/></net>

<net id="534"><net_src comp="481" pin="3"/><net_sink comp="527" pin=2"/></net>

<net id="538"><net_src comp="508" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="543"><net_src comp="535" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="549"><net_src comp="62" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="539" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="64" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="557"><net_src comp="66" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="539" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="68" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="563"><net_src comp="552" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="568"><net_src comp="560" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="544" pin="3"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="519" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="94" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="586"><net_src comp="96" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="98" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="593"><net_src comp="100" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="594"><net_src comp="42" pin="0"/><net_sink comp="588" pin=2"/></net>

<net id="598"><net_src comp="588" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="603"><net_src comp="581" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="595" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="610"><net_src comp="576" pin="3"/><net_sink comp="605" pin=2"/></net>

<net id="614"><net_src comp="605" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="622"><net_src comp="599" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="615" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="627"><net_src comp="618" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="629"><net_src comp="624" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="630"><net_src comp="624" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="631"><net_src comp="624" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="639"><net_src comp="632" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="646"><net_src comp="104" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="647"><net_src comp="106" pin="0"/><net_sink comp="640" pin=2"/></net>

<net id="648"><net_src comp="108" pin="0"/><net_sink comp="640" pin=3"/></net>

<net id="655"><net_src comp="110" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="656"><net_src comp="640" pin="4"/><net_sink comp="649" pin=1"/></net>

<net id="657"><net_src comp="635" pin="2"/><net_sink comp="649" pin=2"/></net>

<net id="658"><net_src comp="112" pin="0"/><net_sink comp="649" pin=3"/></net>

<net id="662"><net_src comp="649" pin="4"/><net_sink comp="659" pin=0"/></net>

<net id="667"><net_src comp="659" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="672"><net_src comp="663" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="611" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="680"><net_src comp="114" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="681"><net_src comp="668" pin="2"/><net_sink comp="674" pin=1"/></net>

<net id="682"><net_src comp="32" pin="0"/><net_sink comp="674" pin=2"/></net>

<net id="683"><net_src comp="116" pin="0"/><net_sink comp="674" pin=3"/></net>

<net id="687"><net_src comp="674" pin="4"/><net_sink comp="684" pin=0"/></net>

<net id="692"><net_src comp="0" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="684" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="702"><net_src comp="118" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="703"><net_src comp="214" pin="3"/><net_sink comp="694" pin=1"/></net>

<net id="704"><net_src comp="220" pin="3"/><net_sink comp="694" pin=2"/></net>

<net id="705"><net_src comp="226" pin="3"/><net_sink comp="694" pin=3"/></net>

<net id="706"><net_src comp="232" pin="3"/><net_sink comp="694" pin=4"/></net>

<net id="712"><net_src comp="120" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="713"><net_src comp="694" pin="6"/><net_sink comp="707" pin=1"/></net>

<net id="714"><net_src comp="122" pin="0"/><net_sink comp="707" pin=2"/></net>

<net id="720"><net_src comp="707" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="721"><net_src comp="124" pin="0"/><net_sink comp="715" pin=1"/></net>

<net id="722"><net_src comp="694" pin="6"/><net_sink comp="715" pin=2"/></net>

<net id="727"><net_src comp="488" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="88" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="732"><net_src comp="164" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="737"><net_src comp="297" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="742"><net_src comp="311" pin="4"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="744"><net_src comp="739" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="748"><net_src comp="351" pin="4"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="753"><net_src comp="381" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="758"><net_src comp="387" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="763"><net_src comp="393" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="767"><net_src comp="405" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="769"><net_src comp="764" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="770"><net_src comp="764" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="771"><net_src comp="764" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="775"><net_src comp="411" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="780"><net_src comp="423" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="785"><net_src comp="428" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="694" pin=5"/></net>

<net id="790"><net_src comp="438" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="795"><net_src comp="475" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="576" pin=2"/></net>

<net id="800"><net_src comp="723" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="805"><net_src comp="502" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="810"><net_src comp="519" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="812"><net_src comp="807" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="816"><net_src comp="527" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="818"><net_src comp="813" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="819"><net_src comp="813" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="823"><net_src comp="564" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="828"><net_src comp="570" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="833"><net_src comp="186" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="838"><net_src comp="193" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="843"><net_src comp="200" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="848"><net_src comp="207" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="853"><net_src comp="688" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="855"><net_src comp="850" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="859"><net_src comp="715" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="177" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fm | {5 6 7 8 9 10 11 }
 - Input state : 
	Port: store_output_tile_to_DRAM : out_fm | {1 }
	Port: store_output_tile_to_DRAM : out_fm_buf_V | {4 5 }
	Port: store_output_tile_to_DRAM : out_fm_buf_1_V | {4 5 }
	Port: store_output_tile_to_DRAM : out_fm_buf_2_V | {4 5 }
	Port: store_output_tile_to_DRAM : out_fm_buf_3_V | {4 5 }
	Port: store_output_tile_to_DRAM : ti | {1 }
	Port: store_output_tile_to_DRAM : tj | {1 }
	Port: store_output_tile_to_DRAM : kernel_group | {1 }
  - Chain level:
	State 1
		mul_ln115 : 1
		height_offset : 2
		zext_ln116 : 1
		zext_ln116_1 : 1
		add_ln116 : 2
		width_offset : 3
		shl_ln134_1_mid : 3
		shl_ln134_2_mid : 3
		zext_ln125_1 : 4
		add_ln134_4 : 5
	State 2
		add_ln119_2 : 1
		icmp_ln119 : 1
		br_ln119 : 2
		add_ln119 : 1
		icmp_ln122 : 1
		select_ln119_1 : 2
		zext_ln119 : 3
		add_ln119_1 : 4
		trunc_ln119 : 3
		add_ln122_1 : 1
		select_ln122_3 : 2
	State 3
		zext_ln122 : 1
		empty : 2
		shl_ln134_1 : 3
		shl_ln134_2 : 3
		zext_ln125 : 4
		add_ln134_1 : 5
		select_ln119 : 1
		mul_ln119 : 1
		icmp_ln125 : 1
		and_ln119 : 2
		add_ln122 : 2
		or_ln122 : 2
		select_ln122 : 2
		select_ln122_1 : 2
		zext_ln122_1 : 3
		p_mid1 : 4
		shl_ln134_1_mid1 : 5
		shl_ln134_2_mid1 : 5
		zext_ln125_2 : 6
		add_ln134_5 : 7
		add_ln125 : 3
	State 4
		zext_ln1495 : 1
		add_ln1495 : 2
		select_ln122_2 : 1
		zext_ln122_2 : 2
		add_ln1495_1 : 3
		zext_ln1495_2 : 4
		out_fm_buf_V_addr : 5
		out_fm_buf_1_V_addr : 5
		out_fm_buf_2_V_addr : 5
		out_fm_buf_3_V_addr : 5
		out_fm_buf_V_load : 6
		out_fm_buf_1_V_load : 6
		out_fm_buf_2_V_load : 6
		out_fm_buf_3_V_load : 6
		add_ln134 : 1
		tmp4 : 2
		zext_ln134_1 : 3
		add_ln134_2 : 4
		add_ln134_3 : 5
		trunc_ln : 6
		sext_ln130 : 7
		fm_addr : 8
	State 5
		tmp : 1
		tmp_3 : 2
		select_ln131 : 3
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln116_fu_345       |    0    |    0    |    13   |
|          |       add_ln134_4_fu_381      |    0    |    0    |    26   |
|          |       add_ln119_2_fu_387      |    0    |    0    |    12   |
|          |        add_ln119_fu_399       |    0    |    0    |    11   |
|          |       add_ln119_1_fu_423      |    0    |    0    |    14   |
|          |       add_ln122_1_fu_432      |    0    |    0    |    13   |
|          |          empty_fu_450         |    0    |    0    |    14   |
|          |       add_ln134_1_fu_475      |    0    |    0    |    26   |
|    add   |        add_ln122_fu_508       |    0    |    0    |    13   |
|          |         p_mid1_fu_539         |    0    |    0    |    14   |
|          |       add_ln134_5_fu_564      |    0    |    0    |    26   |
|          |        add_ln125_fu_570       |    0    |    0    |    13   |
|          |       add_ln1495_fu_599       |    0    |    0    |    64   |
|          |      add_ln1495_1_fu_618      |    0    |    0    |    64   |
|          |        add_ln134_fu_635       |    0    |    0    |    13   |
|          |       add_ln134_2_fu_663      |    0    |    0    |    64   |
|          |       add_ln134_3_fu_668      |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|          |     select_ln119_1_fu_411     |    0    |    0    |    3    |
|          |     select_ln122_3_fu_438     |    0    |    0    |    10   |
|          |      select_ln119_fu_481      |    0    |    0    |    5    |
|  select  |      select_ln122_fu_519      |    0    |    0    |    5    |
|          |     select_ln122_1_fu_527     |    0    |    0    |    5    |
|          |     select_ln119_2_fu_576     |    0    |    0    |    19   |
|          |     select_ln122_2_fu_605     |    0    |    0    |    19   |
|          |      select_ln131_fu_715      |    0    |    0    |    16   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |        mul_ln115_fu_305       |    0    |    0    |    33   |
|          |        mul_ln119_fu_723       |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       icmp_ln119_fu_393       |    0    |    0    |    11   |
|   icmp   |       icmp_ln122_fu_405       |    0    |    0    |    11   |
|          |       icmp_ln125_fu_496       |    0    |    0    |    9    |
|----------|-------------------------------|---------|---------|---------|
|    mux   |           tmp_fu_694          |    0    |    0    |    20   |
|----------|-------------------------------|---------|---------|---------|
|    xor   |        xor_ln119_fu_491       |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|    and   |        and_ln119_fu_502       |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|    or    |        or_ln122_fu_514        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          | kernel_group_read_read_fu_146 |    0    |    0    |    0    |
|   read   |      tj_read_read_fu_152      |    0    |    0    |    0    |
|          |      ti_read_read_fu_158      |    0    |    0    |    0    |
|          |    out_fm_read_read_fu_164    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| writeresp|      grp_writeresp_fu_170     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |    write_ln130_write_fu_177   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         ti_cast_fu_293        |    0    |    0    |    0    |
|          |       zext_ln116_fu_329       |    0    |    0    |    0    |
|          |      zext_ln116_1_fu_341      |    0    |    0    |    0    |
|          |      zext_ln125_1_fu_377      |    0    |    0    |    0    |
|          |       zext_ln119_fu_419       |    0    |    0    |    0    |
|          |       zext_ln122_fu_446       |    0    |    0    |    0    |
|          |       zext_ln125_fu_471       |    0    |    0    |    0    |
|   zext   |      zext_ln119_1_fu_488      |    0    |    0    |    0    |
|          |      zext_ln122_1_fu_535      |    0    |    0    |    0    |
|          |      zext_ln125_2_fu_560      |    0    |    0    |    0    |
|          |       zext_ln1495_fu_595      |    0    |    0    |    0    |
|          |      zext_ln122_2_fu_611      |    0    |    0    |    0    |
|          |      zext_ln1495_1_fu_615     |    0    |    0    |    0    |
|          |      zext_ln1495_2_fu_624     |    0    |    0    |    0    |
|          |       zext_ln134_fu_632       |    0    |    0    |    0    |
|          |      zext_ln134_1_fu_659      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |      depth_offset_fu_297      |    0    |    0    |    0    |
|          |         shl_ln_fu_321         |    0    |    0    |    0    |
|          |       shl_ln116_1_fu_333      |    0    |    0    |    0    |
|          |     shl_ln134_1_mid_fu_361    |    0    |    0    |    0    |
|          |     shl_ln134_2_mid_fu_369    |    0    |    0    |    0    |
|bitconcatenate|       shl_ln134_1_fu_455      |    0    |    0    |    0    |
|          |       shl_ln134_2_fu_463      |    0    |    0    |    0    |
|          |    shl_ln134_1_mid1_fu_544    |    0    |    0    |    0    |
|          |    shl_ln134_2_mid1_fu_552    |    0    |    0    |    0    |
|          |       p_shl_cast_fu_581       |    0    |    0    |    0    |
|          |          tmp_2_fu_588         |    0    |    0    |    0    |
|          |          tmp4_fu_649          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |      height_offset_fu_311     |    0    |    0    |    0    |
|partselect|      width_offset_fu_351      |    0    |    0    |    0    |
|          |          tmp_1_fu_640         |    0    |    0    |    0    |
|          |        trunc_ln_fu_674        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln119_fu_428      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   sext   |       sext_ln130_fu_684       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| bitselect|          tmp_3_fu_707         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    1    |    0    |   636   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    add_ln119_1_reg_777    |    6   |
|    add_ln119_2_reg_755    |   11   |
|     add_ln125_reg_825     |    5   |
|    add_ln134_1_reg_792    |   19   |
|    add_ln134_4_reg_750    |   19   |
|    add_ln134_5_reg_820    |   19   |
|     and_ln119_reg_802     |    1   |
|    depth_offset_reg_734   |    6   |
|         f_reg_249         |    3   |
|      fm_addr_reg_850      |   16   |
|   height_offset_reg_739   |    9   |
|         i_reg_271         |    5   |
|     icmp_ln119_reg_760    |    1   |
|     icmp_ln122_reg_764    |    1   |
|  indvar_flatten35_reg_238 |   11   |
|   indvar_flatten_reg_260  |   10   |
|         j_reg_282         |    5   |
|     mul_ln119_reg_797     |   25   |
|out_fm_buf_1_V_addr_reg_835|    9   |
|out_fm_buf_2_V_addr_reg_840|    9   |
|out_fm_buf_3_V_addr_reg_845|    9   |
| out_fm_buf_V_addr_reg_830 |    9   |
|    out_fm_read_reg_729    |   64   |
|   select_ln119_1_reg_772  |    3   |
|   select_ln122_1_reg_813  |    5   |
|   select_ln122_3_reg_787  |   10   |
|    select_ln122_reg_807   |    5   |
|    select_ln131_reg_856   |   16   |
|    trunc_ln119_reg_782    |    2   |
|    width_offset_reg_745   |   10   |
+---------------------------+--------+
|           Total           |   323  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_170 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_214  |  p0  |   2  |   9  |   18   ||    9    |
|   grp_access_fu_220  |  p0  |   2  |   9  |   18   ||    9    |
|   grp_access_fu_226  |  p0  |   2  |   9  |   18   ||    9    |
|   grp_access_fu_232  |  p0  |   2  |   9  |   18   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   74   ||   7.94  ||    36   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   636  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |   323  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    7   |   323  |   672  |
+-----------+--------+--------+--------+--------+
