dependencies:
  esl_epfl:ip:cv32e40px:0:
  - pulp-platform.org::fpnew:0
  lowrisc:constants:top_pkg:0: []
  lowrisc:dv:dv_fcov_macros:0: []
  lowrisc:ip:i2c:0.1:
  - lowrisc:constants:top_pkg:0
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:all:0.1
  lowrisc:ip:rv_plic_component:0.1:
  - lowrisc:prim:assert:0.1
  lowrisc:ip:rv_plic_example:0.1:
  - lowrisc:ip:rv_plic_component:0.1
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:subreg:0
  lowrisc:ip:rv_timer:0.1:
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:all:0.1
  lowrisc:ip:spi_device_pkg:0.1: []
  lowrisc:ip:spi_host:1.0:
  - lowrisc:constants:top_pkg:0
  - lowrisc:ip:spi_device_pkg:0.1
  - lowrisc:prim:all:0.1
  - lowrisc:prim:flop_en:0
  - pulp-platform.org::register_interface:0
  lowrisc:ip:tlul:0.1:
  - lowrisc:tlul:adapter_reg:0.1
  - lowrisc:tlul:socket_1n:0.1
  lowrisc:ip:uart:0.1:
  - lowrisc:constants:top_pkg:0
  - lowrisc:ip:tlul:0.1
  - lowrisc:prim:all:0.1
  lowrisc:prim:alert:0:
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:buf:0
  - lowrisc:prim:diff_decode:0
  lowrisc:prim:all:0.1:
  - lowrisc:prim:alert:0
  - lowrisc:prim:arbiter:0
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:buf:0
  - lowrisc:prim:cipher:0
  - lowrisc:prim:clock_mux2:0
  - lowrisc:prim:diff_decode:0
  - lowrisc:prim:fifo:0
  - lowrisc:prim:flop:0
  - lowrisc:prim:flop_2sync:0
  - lowrisc:prim:flop_en:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim:subreg:0
  - lowrisc:prim:util:0.1
  - lowrisc:prim:xor2:0
  lowrisc:prim:arbiter:0:
  - lowrisc:prim:assert:0.1
  lowrisc:prim:assert:0.1: []
  lowrisc:prim:buf:0:
  - lowrisc:prim_abstract:buf:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim:primgen:0.1
  lowrisc:prim:cipher:0:
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:cipher_pkg:0.1
  lowrisc:prim:cipher_pkg:0.1: []
  lowrisc:prim:clock_mux2:0:
  - lowrisc:prim_abstract:clock_mux2:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim:primgen:0.1
  lowrisc:prim:diff_decode:0:
  - lowrisc:prim:assert:0.1
  lowrisc:prim:fifo:0:
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:flop_2sync:0
  lowrisc:prim:flop:0:
  - lowrisc:prim_abstract:flop:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim:primgen:0.1
  lowrisc:prim:flop_2sync:0:
  - lowrisc:prim_abstract:flop_2sync:0
  - lowrisc:prim:flop:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim:primgen:0.1
  lowrisc:prim:flop_en:0:
  - lowrisc:prim_abstract:flop_en:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim:primgen:0.1
  lowrisc:prim:lfsr:0.1:
  - lowrisc:prim:assert:0.1
  lowrisc:prim:prim_pkg:0.1:
  - lowrisc:prim_abstract:prim_pkg:0.1
  - lowrisc:prim:primgen:0.1
  lowrisc:prim:primgen:0.1: []
  lowrisc:prim:ram_1p:0:
  - lowrisc:prim_abstract:ram_1p:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim:primgen:0.1
  - lowrisc:prim:ram_1p_pkg:0
  lowrisc:prim:ram_1p_adv:0.1:
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:ram_1p:0
  - lowrisc:prim:secded:0.1
  - lowrisc:prim:util:0.1
  lowrisc:prim:ram_1p_pkg:0: []
  lowrisc:prim:ram_1p_scr:0.1:
  - lowrisc:prim:all:0.1
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:lfsr:0.1
  - lowrisc:prim:ram_1p_adv:0.1
  - lowrisc:prim:util:0.1
  lowrisc:prim:secded:0.1: []
  lowrisc:prim:subreg:0: []
  lowrisc:prim:util:0.1: []
  lowrisc:prim:util_memload:0: []
  lowrisc:prim:xor2:0:
  - lowrisc:prim_abstract:xor2:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim:primgen:0.1
  lowrisc:prim_abstract:buf:0:
  - lowrisc:prim_generic:buf:0
  - lowrisc:prim:prim_pkg:0.1
  lowrisc:prim_abstract:clock_mux2:0:
  - lowrisc:prim_generic:clock_mux2:0
  - lowrisc:prim:prim_pkg:0.1
  lowrisc:prim_abstract:flop:0:
  - lowrisc:prim_generic:flop:0
  - lowrisc:prim:prim_pkg:0.1
  lowrisc:prim_abstract:flop_2sync:0:
  - lowrisc:prim_generic:flop_2sync:0
  - lowrisc:prim:prim_pkg:0.1
  lowrisc:prim_abstract:flop_en:0:
  - lowrisc:prim_generic:flop_en:0
  - lowrisc:prim:prim_pkg:0.1
  lowrisc:prim_abstract:prim_pkg:0.1: []
  lowrisc:prim_abstract:ram_1p:0:
  - lowrisc:prim_generic:ram_1p:0
  - lowrisc:prim:prim_pkg:0.1
  lowrisc:prim_abstract:xor2:0:
  - lowrisc:prim_generic:xor2:0
  - lowrisc:prim:prim_pkg:0.1
  lowrisc:prim_generic:buf:0: []
  lowrisc:prim_generic:clock_mux2:0:
  - lowrisc:prim:assert:0.1
  lowrisc:prim_generic:flop:0: []
  lowrisc:prim_generic:flop_2sync:0: []
  lowrisc:prim_generic:flop_en:0: []
  lowrisc:prim_generic:ram_1p:0:
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:ram_1p_pkg:0
  - lowrisc:prim:util_memload:0
  lowrisc:prim_generic:xor2:0: []
  lowrisc:tlul:adapter_reg:0.1:
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:secded:0.1
  - lowrisc:tlul:common:0.1
  - lowrisc:tlul:trans_intg:0.1
  lowrisc:tlul:common:0.1:
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:fifo:0
  - lowrisc:tlul:headers:0.1
  lowrisc:tlul:headers:0.1:
  - lowrisc:constants:top_pkg:0
  lowrisc:tlul:socket_1n:0.1:
  - lowrisc:prim:assert:0.1
  - lowrisc:tlul:common:0.1
  - lowrisc:tlul:headers:0.1
  lowrisc:tlul:trans_intg:0.1:
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:secded:0.1
  - lowrisc:tlul:common:0.1
  openhwgroup.org:ip:cv32e40p:0:
  - pulp-platform.org::fpnew:0
  openhwgroup.org:ip:cv32e40x:0: []
  openhwgroup.org:ip:soc_ctrl:0:
  - lowrisc:prim:all:0.1
  - pulp-platform.org::register_interface:0
  openhwgroup.org:systems:core-v-mini-mcu-fpga:0:
  - pulp-platform.org:ip:fpu_ss:0
  - x-heep::packages:0
  openhwgroup.org:systems:core-v-mini-mcu:0:
  - esl_epfl:ip:cv32e40px:0
  - lowrisc:ip:i2c:0.1
  - lowrisc:ip:rv_plic_example:0.1
  - lowrisc:ip:rv_timer:0.1
  - lowrisc:ip:spi_host:1.0
  - lowrisc:ip:uart:0.1
  - openhwgroup.org:ip:cv32e40p:0
  - openhwgroup.org:ip:cv32e40x:0
  - openhwgroup.org:ip:soc_ctrl:0
  - openhwgroup.org:systems:core-v-mini-mcu-fpga:0
  - openhwgroup:cve2:cve2_top:0.1
  - pulp-platform.org::cluster_interconnect:0
  - pulp-platform.org::common_cells:1.29.0
  - pulp-platform.org::register_interface:0
  - pulp-platform.org::riscv_dbg:0
  - pulp-platform.org:ip:gpio:0
  - x-heep::packages:0
  - x-heep:ip:boot_rom:0
  - x-heep:ip:dma:0
  - x-heep:ip:dma_subsystem:0
  - x-heep:ip:fast_intr_ctrl:0
  - x-heep:ip:i2s:0
  - x-heep:ip:obi_fifo:0
  - x-heep:ip:pad_control:0
  - x-heep:ip:pdm2pcm:0
  - x-heep:ip:power_manager:0
  - x-heep:obi_spimemio:0.1.0:0
  - yosyshq:picorv32_spimemio:0-r1:0
  openhwgroup:cve2:cve2_core:0.1:
  - lowrisc:dv:dv_fcov_macros:0
  - lowrisc:prim:assert:0.1
  - openhwgroup:cve2:cve2_pkg:0.1
  openhwgroup:cve2:cve2_pkg:0.1: []
  openhwgroup:cve2:cve2_top:0.1:
  - lowrisc:prim:buf:0
  - lowrisc:prim:clock_mux2:0
  - lowrisc:prim:flop:0
  - lowrisc:prim:ram_1p_scr:0.1
  - openhwgroup:cve2:cve2_core:0.1
  - openhwgroup:cve2:cve2_pkg:0.1
  pulp-platform.org::cluster_interconnect:0: []
  pulp-platform.org::common_cells:1.29.0: []
  pulp-platform.org::fpnew:0:
  - pulp-platform.org::common_cells:1.29.0
  pulp-platform.org::register_interface:0: []
  pulp-platform.org::riscv_dbg:0:
  - pulp-platform.org::common_cells:1.29.0
  - pulp-platform.org::riscv_dbg_pkg:0
  - pulp-platform.org::tech_cells_generic:0
  pulp-platform.org::riscv_dbg_pkg:0: []
  pulp-platform.org::tech_cells_generic:0: []
  pulp-platform.org:ip:fpu_ss:0:
  - pulp-platform.org::fpnew:0
  pulp-platform.org:ip:gpio:0:
  - pulp-platform.org::common_cells:1.29.0
  - pulp-platform.org::register_interface:0
  - pulp-platform.org::tech_cells_generic:0
  x-heep::packages:0: []
  x-heep:ip:boot_rom:0:
  - pulp-platform.org::register_interface:0
  x-heep:ip:dma:0:
  - pulp-platform.org::common_cells:1.29.0
  x-heep:ip:dma_subsystem:0:
  - pulp-platform.org::common_cells:1.29.0
  x-heep:ip:fast_intr_ctrl:0:
  - lowrisc:prim:all:0.1
  - pulp-platform.org::register_interface:0
  x-heep:ip:i2s:0:
  - pulp-platform.org::common_cells:1.29.0
  x-heep:ip:obi_fifo:0: []
  x-heep:ip:pad_control:0:
  - pulp-platform.org::common_cells:1.29.0
  x-heep:ip:pdm2pcm:0:
  - pulp-platform.org::common_cells:1.29.0
  x-heep:ip:power_manager:0:
  - lowrisc:prim:all:0.1
  - pulp-platform.org::common_cells:1.29.0
  - pulp-platform.org::register_interface:0
  - x-heep:ip:power_manager_pkg:0
  x-heep:ip:power_manager_pkg:0: []
  x-heep:obi_spimemio:0.1.0:0:
  - yosyshq:picorv32_spimemio:0-r1:0
  yosyshq:picorv32_spimemio:0-r1:0: []
files:
- core: lowrisc:constants:top_pkg:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/top_earlgrey/rtl/top_pkg.sv
- core: lowrisc:dv:dv_fcov_macros:0
  file_type: systemVerilogSource
  is_include_file: true
  name: ../../../hw/vendor/openhwgroup_cv32e20/vendor/lowrisc_ip/dv/sv/dv_utils/dv_fcov_macros.svh
- core: lowrisc:ip:spi_device_pkg:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/spi_device/rtl/spi_device_reg_pkg.sv
- core: lowrisc:ip:spi_device_pkg:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/spi_device/rtl/spi_device_pkg.sv
- core: lowrisc:prim_abstract:prim_pkg:0.1
  file_type: systemVerilogSource
  name: generated/lowrisc_prim_prim_pkg-impl_0.1/prim_pkg.sv
- core: lowrisc:prim:assert:0.1
  file_type: systemVerilogSource
  is_include_file: true
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_assert.sv
- core: lowrisc:prim:assert:0.1
  file_type: systemVerilogSource
  is_include_file: true
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_assert_dummy_macros.svh
- core: lowrisc:prim:assert:0.1
  file_type: systemVerilogSource
  is_include_file: true
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_assert_yosys_macros.svh
- core: lowrisc:prim:assert:0.1
  file_type: systemVerilogSource
  is_include_file: true
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_assert_standard_macros.svh
- core: lowrisc:prim:cipher_pkg:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_cipher_pkg.sv
- core: lowrisc:prim_generic:buf:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/rtl/prim_generic_buf.sv
- core: lowrisc:prim_generic:flop:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/rtl/prim_generic_flop.sv
- core: lowrisc:prim_generic:flop_2sync:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/rtl/prim_generic_flop_2sync.sv
- core: lowrisc:prim_generic:flop_en:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/rtl/prim_generic_flop_en.sv
- core: lowrisc:prim_generic:xor2:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/rtl/prim_generic_xor2.sv
- core: lowrisc:prim:ram_1p_pkg:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_ram_1p_pkg.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_pkg.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_22_16_dec.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_22_16_enc.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_28_22_dec.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_28_22_enc.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_39_32_dec.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_39_32_enc.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_64_57_dec.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_64_57_enc.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_72_64_dec.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_72_64_enc.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_hamming_22_16_dec.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_hamming_22_16_enc.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_hamming_39_32_dec.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_hamming_39_32_enc.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_hamming_72_64_dec.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_hamming_72_64_enc.sv
- core: lowrisc:prim:subreg:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_subreg_arb.sv
- core: lowrisc:prim:subreg:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_subreg.sv
- core: lowrisc:prim:subreg:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_subreg_ext.sv
- core: lowrisc:prim:subreg:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_subreg_shadow.sv
- core: lowrisc:prim:util:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_util_pkg.sv
- core: lowrisc:prim:util_memload:0
  file_type: systemVerilogSource
  is_include_file: true
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_util_memload.svh
- core: openhwgroup.org:ip:cv32e40x:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40x/rtl/include/cv32e40x_pkg.sv
- core: openhwgroup.org:ip:cv32e40x:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40x/rtl/if_c_obi.sv
- core: openhwgroup.org:ip:cv32e40x:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40x/rtl/if_xif.sv
- core: openhwgroup.org:ip:cv32e40x:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40x/rtl/cv32e40x_if_stage.sv
- core: openhwgroup.org:ip:cv32e40x:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40x/rtl/cv32e40x_csr.sv
- core: openhwgroup.org:ip:cv32e40x:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40x/rtl/cv32e40x_debug_triggers.sv
- core: openhwgroup.org:ip:cv32e40x:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40x/rtl/cv32e40x_cs_registers.sv
- core: openhwgroup.org:ip:cv32e40x:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40x/rtl/cv32e40x_register_file.sv
- core: openhwgroup.org:ip:cv32e40x:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40x/rtl/cv32e40x_register_file_wrapper.sv
- core: openhwgroup.org:ip:cv32e40x:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40x/rtl/cv32e40x_write_buffer.sv
- core: openhwgroup.org:ip:cv32e40x:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40x/rtl/cv32e40x_lsu_response_filter.sv
- core: openhwgroup.org:ip:cv32e40x:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40x/rtl/cv32e40x_load_store_unit.sv
- core: openhwgroup.org:ip:cv32e40x:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40x/rtl/cv32e40x_align_check.sv
- core: openhwgroup.org:ip:cv32e40x:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40x/rtl/cv32e40x_id_stage.sv
- core: openhwgroup.org:ip:cv32e40x:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40x/rtl/cv32e40x_i_decoder.sv
- core: openhwgroup.org:ip:cv32e40x:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40x/rtl/cv32e40x_m_decoder.sv
- core: openhwgroup.org:ip:cv32e40x:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40x/rtl/cv32e40x_a_decoder.sv
- core: openhwgroup.org:ip:cv32e40x:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40x/rtl/cv32e40x_b_decoder.sv
- core: openhwgroup.org:ip:cv32e40x:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40x/rtl/cv32e40x_decoder.sv
- core: openhwgroup.org:ip:cv32e40x:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40x/rtl/cv32e40x_compressed_decoder.sv
- core: openhwgroup.org:ip:cv32e40x:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40x/rtl/cv32e40x_sequencer.sv
- core: openhwgroup.org:ip:cv32e40x:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40x/rtl/cv32e40x_alignment_buffer.sv
- core: openhwgroup.org:ip:cv32e40x:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40x/rtl/cv32e40x_prefetch_unit.sv
- core: openhwgroup.org:ip:cv32e40x:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40x/rtl/cv32e40x_mult.sv
- core: openhwgroup.org:ip:cv32e40x:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40x/rtl/cv32e40x_int_controller.sv
- core: openhwgroup.org:ip:cv32e40x:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40x/rtl/cv32e40x_clic_int_controller.sv
- core: openhwgroup.org:ip:cv32e40x:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40x/rtl/cv32e40x_ex_stage.sv
- core: openhwgroup.org:ip:cv32e40x:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40x/rtl/cv32e40x_wb_stage.sv
- core: openhwgroup.org:ip:cv32e40x:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40x/rtl/cv32e40x_div.sv
- core: openhwgroup.org:ip:cv32e40x:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40x/rtl/cv32e40x_alu.sv
- core: openhwgroup.org:ip:cv32e40x:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40x/rtl/cv32e40x_ff_one.sv
- core: openhwgroup.org:ip:cv32e40x:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40x/rtl/cv32e40x_popcnt.sv
- core: openhwgroup.org:ip:cv32e40x:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40x/rtl/cv32e40x_alu_b_cpop.sv
- core: openhwgroup.org:ip:cv32e40x:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40x/rtl/cv32e40x_controller_fsm.sv
- core: openhwgroup.org:ip:cv32e40x:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40x/rtl/cv32e40x_controller_bypass.sv
- core: openhwgroup.org:ip:cv32e40x:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40x/rtl/cv32e40x_controller.sv
- core: openhwgroup.org:ip:cv32e40x:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40x/rtl/cv32e40x_instr_obi_interface.sv
- core: openhwgroup.org:ip:cv32e40x:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40x/rtl/cv32e40x_data_obi_interface.sv
- core: openhwgroup.org:ip:cv32e40x:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40x/rtl/cv32e40x_prefetcher.sv
- core: openhwgroup.org:ip:cv32e40x:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40x/rtl/cv32e40x_sleep_unit.sv
- core: openhwgroup.org:ip:cv32e40x:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40x/rtl/cv32e40x_core.sv
- core: openhwgroup.org:ip:cv32e40x:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40x/rtl/cv32e40x_mpu.sv
- core: openhwgroup.org:ip:cv32e40x:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40x/rtl/cv32e40x_pma.sv
- core: openhwgroup.org:ip:cv32e40x:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40x/rtl/cv32e40x_pc_target.sv
- core: openhwgroup.org:ip:cv32e40x:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40x/rtl/cv32e40x_wpt.sv
- core: openhwgroup:cve2:cve2_pkg:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e20/rtl/cve2_pkg.sv
- core: pulp-platform.org::cluster_interconnect:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_cluster_interconnect/rtl/tcdm_variable_latency_interconnect/xbar_varlat.sv
- core: pulp-platform.org::cluster_interconnect:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_cluster_interconnect/rtl/tcdm_variable_latency_interconnect/addr_dec_resp_mux_varlat.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  include_path: ../../../hw/vendor/pulp_platform_common_cells/include
  is_include_file: true
  name: ../../../hw/vendor/pulp_platform_common_cells/include/common_cells/registers.svh
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  include_path: ../../../hw/vendor/pulp_platform_common_cells/include
  is_include_file: true
  name: ../../../hw/vendor/pulp_platform_common_cells/include/common_cells/assertions.svh
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/binary_to_gray.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/cb_filter_pkg.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/cc_onehot.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/cf_math_pkg.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/clk_int_div.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/delta_counter.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/ecc_pkg.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/edge_propagator_tx.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/exp_backoff.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/fifo_v3.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/gray_to_binary.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/isochronous_4phase_handshake.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/isochronous_spill_register.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/lfsr.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/lfsr_16bit.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/lfsr_8bit.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/mv_filter.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/onehot_to_bin.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/plru_tree.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/popcount.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/rr_arb_tree.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/rstgen_bypass.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/serial_deglitch.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/shift_reg.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/shift_reg_gated.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/spill_register_flushable.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/stream_demux.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/stream_filter.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/stream_fork.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/stream_intf.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/stream_join.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/stream_mux.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/stream_throttle.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/sub_per_hash.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/sync.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/sync_wedge.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/unread.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/read.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/cdc_reset_ctrlr_pkg.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/cdc_2phase.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/cdc_4phase.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/addr_decode.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/addr_decode_napot.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/cb_filter.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/cdc_fifo_2phase.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/counter.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/ecc_decode.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/ecc_encode.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/edge_detect.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/lzc.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/max_counter.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/rstgen.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/spill_register.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/stream_delay.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/stream_fifo.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/stream_fork_dynamic.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/clk_mux_glitch_free.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/cdc_reset_ctrlr.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/cdc_fifo_gray.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/fall_through_register.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/id_queue.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/stream_to_mem.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/stream_arbiter_flushable.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/stream_fifo_optimal_wrap.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/stream_register.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/stream_xbar.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/cdc_fifo_gray_clearable.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/cdc_2phase_clearable.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/mem_to_banks.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/stream_arbiter.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/stream_omega_net.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/deprecated/clock_divider_counter.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/deprecated/clk_div.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/deprecated/find_first_one.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/deprecated/generic_LFSR_8bit.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/deprecated/generic_fifo.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/deprecated/prioarbiter.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/deprecated/pulp_sync.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/deprecated/pulp_sync_wedge.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/deprecated/rrarbiter.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/deprecated/clock_divider.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/deprecated/fifo_v2.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/deprecated/fifo_v1.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/edge_propagator_ack.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/edge_propagator.sv
- core: pulp-platform.org::common_cells:1.29.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_common_cells/src/edge_propagator_rx.sv
- core: pulp-platform.org::register_interface:0
  file_type: systemVerilogSource
  include_path: ../../../hw/vendor/pulp_platform_register_interface/include
  is_include_file: true
  name: ../../../hw/vendor/pulp_platform_register_interface/include/register_interface/assign.svh
- core: pulp-platform.org::register_interface:0
  file_type: systemVerilogSource
  include_path: ../../../hw/vendor/pulp_platform_register_interface/include
  is_include_file: true
  name: ../../../hw/vendor/pulp_platform_register_interface/include/register_interface/typedef.svh
- core: pulp-platform.org::register_interface:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_register_interface/src/reg_intf.sv
- core: pulp-platform.org::register_interface:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_register_interface/src/periph_to_reg.sv
- core: pulp-platform.org::register_interface:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_register_interface/src/reg_demux.sv
- core: pulp-platform.org::register_interface:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_register_interface/src/reg_to_tlul.sv
- core: pulp-platform.org::riscv_dbg_pkg:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_riscv_dbg/src/dm_pkg.sv
- core: x-heep::packages:0
  file_type: systemVerilogSource
  name: ../../../hw/core-v-mini-mcu/include/addr_map_rule_pkg.sv
- core: x-heep::packages:0
  file_type: systemVerilogSource
  name: ../../../hw/core-v-mini-mcu/include/obi_pkg.sv
- core: x-heep::packages:0
  file_type: systemVerilogSource
  name: ../../../hw/core-v-mini-mcu/include/reg_pkg.sv
- core: x-heep::packages:0
  file_type: systemVerilogSource
  name: ../../../hw/core-v-mini-mcu/include/power_manager_pkg.sv
- core: x-heep::packages:0
  file_type: systemVerilogSource
  name: ../../../hw/core-v-mini-mcu/include/core_v_mini_mcu_pkg.sv
- core: x-heep:ip:obi_fifo:0
  file_type: systemVerilogSource
  name: ../../../hw/ip/obi_fifo/obi_fifo.sv
- core: x-heep:ip:power_manager_pkg:0
  file_type: systemVerilogSource
  name: ../../../hw/ip/power_manager/rtl/power_manager_reg_pkg.sv
- core: yosyshq:picorv32_spimemio:0-r1:0
  file_type: verilogSource
  name: ../../../hw/vendor/yosyshq_picorv32/picosoc/spimemio.v
- core: lowrisc:ip:rv_plic_component:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/rv_plic/rtl/rv_plic_gateway.sv
- core: lowrisc:ip:rv_plic_component:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/rv_plic/rtl/rv_plic_target.sv
- core: lowrisc:prim:arbiter:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_arbiter_ppc.sv
- core: lowrisc:prim:arbiter:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_arbiter_tree.sv
- core: lowrisc:prim:arbiter:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_arbiter_fixed.sv
- core: lowrisc:prim:cipher:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_subst_perm.sv
- core: lowrisc:prim:cipher:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_present.sv
- core: lowrisc:prim:cipher:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_prince.sv
- core: lowrisc:prim:diff_decode:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_diff_decode.sv
- core: lowrisc:prim_generic:clock_mux2:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/rtl/prim_generic_clock_mux2.sv
- core: lowrisc:prim_generic:ram_1p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/rtl/prim_generic_ram_1p.sv
- core: lowrisc:prim:lfsr:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_lfsr.sv
- core: lowrisc:tlul:headers:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/tlul/rtl/tlul_pkg.sv
- core: openhwgroup:cve2:cve2_core:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e20/rtl/cve2_alu.sv
- core: openhwgroup:cve2:cve2_core:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e20/rtl/cve2_branch_predict.sv
- core: openhwgroup:cve2:cve2_core:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e20/rtl/cve2_compressed_decoder.sv
- core: openhwgroup:cve2:cve2_core:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e20/rtl/cve2_controller.sv
- core: openhwgroup:cve2:cve2_core:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e20/rtl/cve2_cs_registers.sv
- core: openhwgroup:cve2:cve2_core:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e20/rtl/cve2_csr.sv
- core: openhwgroup:cve2:cve2_core:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e20/rtl/cve2_counter.sv
- core: openhwgroup:cve2:cve2_core:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e20/rtl/cve2_decoder.sv
- core: openhwgroup:cve2:cve2_core:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e20/rtl/cve2_ex_block.sv
- core: openhwgroup:cve2:cve2_core:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e20/rtl/cve2_fetch_fifo.sv
- core: openhwgroup:cve2:cve2_core:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e20/rtl/cve2_id_stage.sv
- core: openhwgroup:cve2:cve2_core:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e20/rtl/cve2_if_stage.sv
- core: openhwgroup:cve2:cve2_core:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e20/rtl/cve2_load_store_unit.sv
- core: openhwgroup:cve2:cve2_core:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e20/rtl/cve2_multdiv_fast.sv
- core: openhwgroup:cve2:cve2_core:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e20/rtl/cve2_multdiv_slow.sv
- core: openhwgroup:cve2:cve2_core:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e20/rtl/cve2_prefetch_buffer.sv
- core: openhwgroup:cve2:cve2_core:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e20/rtl/cve2_pmp.sv
- core: openhwgroup:cve2:cve2_core:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e20/rtl/cve2_wb.sv
- core: openhwgroup:cve2:cve2_core:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e20/rtl/cve2_core.sv
- core: openhwgroup:cve2:cve2_core:0.1
  file_type: systemVerilogSource
  is_include_file: true
  name: ../../../hw/vendor/openhwgroup_cv32e20/rtl/cve2_pmp_reset_default.svh
- core: pulp-platform.org::fpnew:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_fpnew/src/fpnew_pkg.sv
- core: pulp-platform.org::fpnew:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_fpnew/src/fpnew_cast_multi.sv
- core: pulp-platform.org::fpnew:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_fpnew/src/fpnew_classifier.sv
- core: pulp-platform.org::fpnew:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_fpnew/src/fpnew_divsqrt_multi.sv
- core: pulp-platform.org::fpnew:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_fpnew/src/fpnew_fma_multi.sv
- core: pulp-platform.org::fpnew:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_fpnew/src/fpnew_noncomp.sv
- core: pulp-platform.org::fpnew:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_fpnew/src/fpnew_opgroup_block.sv
- core: pulp-platform.org::fpnew:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_fpnew/src/fpnew_opgroup_fmt_slice.sv
- core: pulp-platform.org::fpnew:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_fpnew/src/fpnew_opgroup_multifmt_slice.sv
- core: pulp-platform.org::fpnew:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_fpnew/src/fpnew_rounding.sv
- core: pulp-platform.org::fpnew:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_fpnew/src/fpnew_top.sv
- core: pulp-platform.org::fpnew:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_fpnew/src/fpnew_divsqrt_th_32.sv
- core: pulp-platform.org::fpnew:0
  file_type: verilogSource
  name: ../../../hw/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/clk/rtl/gated_clk_cell.v
- core: pulp-platform.org::fpnew:0
  file_type: verilogSource
  name: ../../../hw/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_ctrl.v
- core: pulp-platform.org::fpnew:0
  file_type: verilogSource
  name: ../../../hw/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_ff1.v
- core: pulp-platform.org::fpnew:0
  file_type: verilogSource
  name: ../../../hw/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_pack_single.v
- core: pulp-platform.org::fpnew:0
  file_type: verilogSource
  name: ../../../hw/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_prepare.v
- core: pulp-platform.org::fpnew:0
  file_type: verilogSource
  name: ../../../hw/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_round_single.v
- core: pulp-platform.org::fpnew:0
  file_type: verilogSource
  name: ../../../hw/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_special.v
- core: pulp-platform.org::fpnew:0
  file_type: verilogSource
  name: ../../../hw/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_srt_single.v
- core: pulp-platform.org::fpnew:0
  file_type: verilogSource
  name: ../../../hw/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_top.v
- core: pulp-platform.org::fpnew:0
  file_type: verilogSource
  name: ../../../hw/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_dp.v
- core: pulp-platform.org::fpnew:0
  file_type: verilogSource
  name: ../../../hw/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_frbus.v
- core: pulp-platform.org::fpnew:0
  file_type: verilogSource
  name: ../../../hw/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_src_type.v
- core: pulp-platform.org::riscv_dbg:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_riscv_dbg/debug_rom/debug_rom.sv
- core: pulp-platform.org::riscv_dbg:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_riscv_dbg/debug_rom/debug_rom_one_scratch.sv
- core: pulp-platform.org::riscv_dbg:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_riscv_dbg/src/dm_csrs.sv
- core: pulp-platform.org::riscv_dbg:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_riscv_dbg/src/dmi_cdc.sv
- core: pulp-platform.org::riscv_dbg:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_riscv_dbg/src/dmi_jtag.sv
- core: pulp-platform.org::riscv_dbg:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_riscv_dbg/src/dm_mem.sv
- core: pulp-platform.org::riscv_dbg:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_riscv_dbg/src/dm_obi_top.sv
- core: pulp-platform.org::riscv_dbg:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_riscv_dbg/src/dm_sba.sv
- core: pulp-platform.org::riscv_dbg:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_riscv_dbg/src/dm_top.sv
- core: pulp-platform.org::riscv_dbg:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_riscv_dbg/src/dmi_bscane_tap.sv
- core: pulp-platform.org:ip:gpio:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_gpio/src/gpio_reg_pkg.sv
- core: pulp-platform.org:ip:gpio:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_gpio/src/gpio_reg_top.sv
- core: pulp-platform.org:ip:gpio:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_gpio/src/gpio.sv
- core: pulp-platform.org:ip:gpio:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_gpio/src/gpio_input_stage_no_clk_gates.sv
- core: x-heep:ip:boot_rom:0
  file_type: systemVerilogSource
  name: ../../../hw/ip/boot_rom/boot_rom.sv
- core: x-heep:ip:dma:0
  file_type: systemVerilogSource
  name: ../../../hw/ip/dma/rtl/dma_reg_pkg.sv
- core: x-heep:ip:dma:0
  file_type: systemVerilogSource
  name: ../../../hw/ip/dma/rtl/dma_reg_top.sv
- core: x-heep:ip:dma:0
  file_type: systemVerilogSource
  name: ../../../hw/ip/dma/rtl/dma.sv
- core: x-heep:ip:dma_subsystem:0
  file_type: systemVerilogSource
  name: ../../../hw/ip/dma_subsystem/rtl/dma_subsystem.sv
- core: x-heep:ip:i2s:0
  file_type: systemVerilogSource
  name: ../../../hw/ip/i2s/rtl/i2s_reg_pkg.sv
- core: x-heep:ip:i2s:0
  file_type: systemVerilogSource
  name: ../../../hw/ip/i2s/rtl/i2s_reg_top.sv
- core: x-heep:ip:i2s:0
  file_type: systemVerilogSource
  name: ../../../hw/ip/i2s/rtl/i2s.sv
- core: x-heep:ip:i2s:0
  file_type: systemVerilogSource
  name: ../../../hw/ip/i2s/rtl/i2s_core.sv
- core: x-heep:ip:i2s:0
  file_type: systemVerilogSource
  name: ../../../hw/ip/i2s/rtl/i2s_rx_channel.sv
- core: x-heep:ip:i2s:0
  file_type: systemVerilogSource
  name: ../../../hw/ip/i2s/rtl/i2s_ws_gen.sv
- core: x-heep:ip:i2s:0
  file_type: systemVerilogSource
  name: ../../../hw/ip/i2s/rtl/event_counter.sv
- core: x-heep:ip:pad_control:0
  file_type: systemVerilogSource
  name: ../../../hw/system/pad_control/rtl/pad_control_reg_pkg.sv
- core: x-heep:ip:pad_control:0
  file_type: systemVerilogSource
  name: ../../../hw/system/pad_control/rtl/pad_control_reg_top.sv
- core: x-heep:ip:pad_control:0
  file_type: systemVerilogSource
  name: ../../../hw/system/pad_control/rtl/pad_control.sv
- core: x-heep:ip:pdm2pcm:0
  file_type: systemVerilogSource
  name: ../../../hw/ip/pdm2pcm/rtl/pdm2pcm_reg_pkg.sv
- core: x-heep:ip:pdm2pcm:0
  file_type: systemVerilogSource
  name: ../../../hw/ip/pdm2pcm/rtl/pdm2pcm_reg_top.sv
- core: x-heep:ip:pdm2pcm:0
  file_type: systemVerilogSource
  name: ../../../hw/ip/pdm2pcm/rtl/cic_combs.sv
- core: x-heep:ip:pdm2pcm:0
  file_type: systemVerilogSource
  name: ../../../hw/ip/pdm2pcm/rtl/cic_comb.sv
- core: x-heep:ip:pdm2pcm:0
  file_type: systemVerilogSource
  name: ../../../hw/ip/pdm2pcm/rtl/cic_integrators.sv
- core: x-heep:ip:pdm2pcm:0
  file_type: systemVerilogSource
  name: ../../../hw/ip/pdm2pcm/rtl/decimator.sv
- core: x-heep:ip:pdm2pcm:0
  file_type: systemVerilogSource
  name: ../../../hw/ip/pdm2pcm/rtl/halfband.sv
- core: x-heep:ip:pdm2pcm:0
  file_type: systemVerilogSource
  name: ../../../hw/ip/pdm2pcm/rtl/cic_integrator.sv
- core: x-heep:ip:pdm2pcm:0
  file_type: systemVerilogSource
  name: ../../../hw/ip/pdm2pcm/rtl/fir.sv
- core: x-heep:ip:pdm2pcm:0
  file_type: systemVerilogSource
  name: ../../../hw/ip/pdm2pcm/rtl/pdm_core.sv
- core: x-heep:ip:pdm2pcm:0
  file_type: systemVerilogSource
  name: ../../../hw/ip/pdm2pcm/rtl/pdm2pcm.sv
- core: x-heep:ip:pdm2pcm:0
  file_type: systemVerilogSource
  name: ../../../hw/ip/pdm2pcm/rtl/pdm2pcm_window.sv
- core: x-heep:obi_spimemio:0.1.0:0
  file_type: systemVerilogSource
  name: ../../../hw/ip/obi_spimemio/rtl/obi_spimemio_reg_pkg.sv
- core: x-heep:obi_spimemio:0.1.0:0
  file_type: systemVerilogSource
  name: ../../../hw/ip/obi_spimemio/rtl/obi_spimemio_reg_top.sv
- core: x-heep:obi_spimemio:0.1.0:0
  file_type: systemVerilogSource
  name: ../../../hw/ip/obi_spimemio/rtl/picorv32_pkg.sv
- core: x-heep:obi_spimemio:0.1.0:0
  file_type: systemVerilogSource
  name: ../../../hw/ip/obi_spimemio/rtl/obi_to_picorv32.sv
- core: x-heep:obi_spimemio:0.1.0:0
  file_type: systemVerilogSource
  name: ../../../hw/ip/obi_spimemio/rtl/obi_spimemio.sv
- core: esl_epfl:ip:cv32e40px:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/esl_epfl_cv32e40px/rtl/include/cv32e40px_apu_core_pkg.sv
- core: esl_epfl:ip:cv32e40px:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/esl_epfl_cv32e40px/rtl/include/cv32e40px_fpu_pkg.sv
- core: esl_epfl:ip:cv32e40px:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/esl_epfl_cv32e40px/rtl/include/cv32e40px_pkg.sv
- core: esl_epfl:ip:cv32e40px:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/esl_epfl_cv32e40px/rtl/include/cv32e40px_core_v_xif_pkg.sv
- core: esl_epfl:ip:cv32e40px:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/esl_epfl_cv32e40px/rtl/cv32e40px_alu.sv
- core: esl_epfl:ip:cv32e40px:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/esl_epfl_cv32e40px/rtl/cv32e40px_alu_div.sv
- core: esl_epfl:ip:cv32e40px:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/esl_epfl_cv32e40px/rtl/cv32e40px_ff_one.sv
- core: esl_epfl:ip:cv32e40px:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/esl_epfl_cv32e40px/rtl/cv32e40px_popcnt.sv
- core: esl_epfl:ip:cv32e40px:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/esl_epfl_cv32e40px/rtl/cv32e40px_compressed_decoder.sv
- core: esl_epfl:ip:cv32e40px:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/esl_epfl_cv32e40px/rtl/cv32e40px_controller.sv
- core: esl_epfl:ip:cv32e40px:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/esl_epfl_cv32e40px/rtl/cv32e40px_cs_registers.sv
- core: esl_epfl:ip:cv32e40px:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/esl_epfl_cv32e40px/rtl/cv32e40px_decoder.sv
- core: esl_epfl:ip:cv32e40px:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/esl_epfl_cv32e40px/rtl/cv32e40px_int_controller.sv
- core: esl_epfl:ip:cv32e40px:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/esl_epfl_cv32e40px/rtl/cv32e40px_ex_stage.sv
- core: esl_epfl:ip:cv32e40px:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/esl_epfl_cv32e40px/rtl/cv32e40px_hwloop_regs.sv
- core: esl_epfl:ip:cv32e40px:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/esl_epfl_cv32e40px/rtl/cv32e40px_id_stage.sv
- core: esl_epfl:ip:cv32e40px:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/esl_epfl_cv32e40px/rtl/cv32e40px_if_stage.sv
- core: esl_epfl:ip:cv32e40px:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/esl_epfl_cv32e40px/rtl/cv32e40px_load_store_unit.sv
- core: esl_epfl:ip:cv32e40px:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/esl_epfl_cv32e40px/rtl/cv32e40px_mult.sv
- core: esl_epfl:ip:cv32e40px:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/esl_epfl_cv32e40px/rtl/cv32e40px_prefetch_buffer.sv
- core: esl_epfl:ip:cv32e40px:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/esl_epfl_cv32e40px/rtl/cv32e40px_prefetch_controller.sv
- core: esl_epfl:ip:cv32e40px:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/esl_epfl_cv32e40px/rtl/cv32e40px_obi_interface.sv
- core: esl_epfl:ip:cv32e40px:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/esl_epfl_cv32e40px/rtl/cv32e40px_aligner.sv
- core: esl_epfl:ip:cv32e40px:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/esl_epfl_cv32e40px/rtl/cv32e40px_sleep_unit.sv
- core: esl_epfl:ip:cv32e40px:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/esl_epfl_cv32e40px/rtl/cv32e40px_core.sv
- core: esl_epfl:ip:cv32e40px:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/esl_epfl_cv32e40px/rtl/cv32e40px_apu_disp.sv
- core: esl_epfl:ip:cv32e40px:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/esl_epfl_cv32e40px/rtl/cv32e40px_x_disp.sv
- core: esl_epfl:ip:cv32e40px:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/esl_epfl_cv32e40px/rtl/cv32e40px_fifo.sv
- core: esl_epfl:ip:cv32e40px:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/esl_epfl_cv32e40px/rtl/cv32e40px_fp_wrapper.sv
- core: esl_epfl:ip:cv32e40px:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/esl_epfl_cv32e40px/rtl/cv32e40px_top.sv
- core: esl_epfl:ip:cv32e40px:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/esl_epfl_cv32e40px/rtl/cv32e40px_register_file_ff.sv
- core: lowrisc:prim_abstract:buf:0
  file_type: systemVerilogSource
  name: generated/lowrisc_prim_buf-impl_0/prim_buf.sv
- core: lowrisc:prim_abstract:clock_mux2:0
  file_type: systemVerilogSource
  name: generated/lowrisc_prim_clock_mux2-impl_0/prim_clock_mux2.sv
- core: lowrisc:prim_abstract:flop:0
  file_type: systemVerilogSource
  name: generated/lowrisc_prim_flop-impl_0/prim_flop.sv
- core: lowrisc:prim_abstract:flop_2sync:0
  file_type: systemVerilogSource
  name: generated/lowrisc_prim_flop_2sync-impl_0/prim_flop_2sync.sv
- core: lowrisc:prim_abstract:flop_en:0
  file_type: systemVerilogSource
  name: generated/lowrisc_prim_flop_en-impl_0/prim_flop_en.sv
- core: lowrisc:prim_abstract:ram_1p:0
  file_type: systemVerilogSource
  name: generated/lowrisc_prim_ram_1p-impl_0/prim_ram_1p.sv
- core: lowrisc:prim_abstract:xor2:0
  file_type: systemVerilogSource
  name: generated/lowrisc_prim_xor2-impl_0/prim_xor2.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/include/cv32e40p_apu_core_pkg.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/include/cv32e40p_fpu_pkg.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/include/cv32e40p_pkg.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_alu.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_alu_div.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_ff_one.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_popcnt.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_compressed_decoder.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_controller.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_decoder.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_int_controller.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_ex_stage.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_hwloop_regs.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_if_stage.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_load_store_unit.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_mult.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_prefetch_buffer.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_prefetch_controller.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_obi_interface.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_aligner.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_sleep_unit.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_core.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_apu_disp.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_fifo.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_fp_wrapper.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_top.sv
- core: openhwgroup.org:ip:cv32e40p:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_register_file_ff.sv
- core: pulp-platform.org:ip:fpu_ss:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_fpu_ss/src/fpu_ss_pkg.sv
- core: pulp-platform.org:ip:fpu_ss:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_fpu_ss/src/fpu_ss_instr_pkg.sv
- core: pulp-platform.org:ip:fpu_ss:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_fpu_ss/src/fpu_ss_prd_f_pkg.sv
- core: pulp-platform.org:ip:fpu_ss:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_fpu_ss/src/fpu_ss_prd_zfinx_pkg.sv
- core: pulp-platform.org:ip:fpu_ss:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_fpu_ss/src/fpu_ss_compressed_predecoder.sv
- core: pulp-platform.org:ip:fpu_ss:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_fpu_ss/src/fpu_ss_controller.sv
- core: pulp-platform.org:ip:fpu_ss:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_fpu_ss/src/fpu_ss_csr.sv
- core: pulp-platform.org:ip:fpu_ss:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_fpu_ss/src/fpu_ss_decoder.sv
- core: pulp-platform.org:ip:fpu_ss:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_fpu_ss/src/fpu_ss_predecoder.sv
- core: pulp-platform.org:ip:fpu_ss:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_fpu_ss/src/fpu_ss_regfile.sv
- core: pulp-platform.org:ip:fpu_ss:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/pulp_platform_fpu_ss/src/fpu_ss.sv
- core: openhwgroup.org:systems:core-v-mini-mcu-fpga:0
  file_type: systemVerilogSource
  name: ../../../hw/fpga/sram_wrapper.sv
- core: openhwgroup.org:systems:core-v-mini-mcu-fpga:0
  file_type: systemVerilogSource
  name: ../../../hw/ip_examples/fpu_ss_wrapper/fpu_ss_wrapper.sv
- core: openhwgroup.org:systems:core-v-mini-mcu-fpga:0
  file_type: tclSource
  name: ../../../hw/fpga/scripts/generate_sram.tcl
- core: openhwgroup.org:systems:core-v-mini-mcu-fpga:0
  file_type: systemVerilogSource
  name: ../../../hw/fpga/prim_xilinx_clk.sv
- core: openhwgroup.org:systems:core-v-mini-mcu-fpga:0
  file_type: systemVerilogSource
  name: ../../../hw/fpga/cv32e40p_xilinx_clock_gate.sv
- core: openhwgroup.org:systems:core-v-mini-mcu-fpga:0
  file_type: systemVerilogSource
  name: ../../../hw/fpga/cv32e40x_xilinx_clock_gate.sv
- core: openhwgroup.org:systems:core-v-mini-mcu-fpga:0
  file_type: systemVerilogSource
  name: ../../../hw/fpga/cve2_xilinx_clock_gate.sv
- core: openhwgroup.org:systems:core-v-mini-mcu-fpga:0
  file_type: systemVerilogSource
  name: ../../../hw/fpga/cv32e40px_xilinx_clock_gate.sv
- core: openhwgroup.org:systems:core-v-mini-mcu-fpga:0
  file_type: systemVerilogSource
  name: ../../../hw/fpga/pad_cell_input_xilinx.sv
- core: openhwgroup.org:systems:core-v-mini-mcu-fpga:0
  file_type: systemVerilogSource
  name: ../../../hw/fpga/pad_cell_output_xilinx.sv
- core: openhwgroup.org:systems:core-v-mini-mcu-fpga:0
  file_type: systemVerilogSource
  name: ../../../hw/fpga/pad_cell_inout_xilinx.sv
- core: openhwgroup.org:systems:core-v-mini-mcu-fpga:0
  file_type: systemVerilogSource
  name: ../../../hw/fpga/pad_cell_bypass_input_xilinx.sv
- core: openhwgroup.org:systems:core-v-mini-mcu-fpga:0
  file_type: systemVerilogSource
  name: ../../../hw/fpga/pad_cell_bypass_output_xilinx.sv
- core: openhwgroup.org:systems:core-v-mini-mcu-fpga:0
  file_type: tclSource
  name: ../../../hw/fpga/scripts/pynq-z2/xilinx_generate_clk_wizard.tcl
- core: openhwgroup.org:systems:core-v-mini-mcu-fpga:0
  file_type: xdc
  name: ../../../hw/fpga/constraints/pynq-z2/pin_assign.xdc
- core: openhwgroup.org:systems:core-v-mini-mcu-fpga:0
  file_type: xdc
  name: ../../../hw/fpga/constraints/pynq-z2/constraints.xdc
- core: lowrisc:prim:alert:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_alert_pkg.sv
- core: lowrisc:prim:alert:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_alert_receiver.sv
- core: lowrisc:prim:alert:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_alert_sender.sv
- core: lowrisc:prim:ram_1p_adv:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_ram_1p_adv.sv
- core: lowrisc:prim:fifo:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_fifo_async.sv
- core: lowrisc:prim:fifo:0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_fifo_sync.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_clock_gating_sync.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_esc_pkg.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_esc_receiver.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_esc_sender.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_sram_arbiter.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_slicer.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_sync_reqack.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_sync_reqack_data.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_sync_slow_fast.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_keccak.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_packer.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_packer_fifo.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_gate_gen.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_pulse_sync.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_filter.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_filter_ctr.sv
- core: lowrisc:prim:all:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_intr_hw.sv
- core: lowrisc:tlul:common:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/tlul/rtl/tlul_fifo_sync.sv
- core: lowrisc:tlul:common:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/tlul/rtl/tlul_fifo_async.sv
- core: lowrisc:tlul:common:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/tlul/rtl/tlul_assert.sv
- core: lowrisc:tlul:common:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/tlul/rtl/tlul_err.sv
- core: lowrisc:tlul:common:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/tlul/rtl/tlul_assert_multiple.sv
- core: lowrisc:ip:spi_host:1.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan_spi_host/rtl/spi_host_reg_pkg.sv
- core: lowrisc:ip:spi_host:1.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan_spi_host/rtl/spi_host_cmd_pkg.sv
- core: lowrisc:ip:spi_host:1.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan_spi_host/rtl/spi_host_shift_register.sv
- core: lowrisc:ip:spi_host:1.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan_spi_host/rtl/spi_host_byte_select.sv
- core: lowrisc:ip:spi_host:1.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan_spi_host/rtl/spi_host_byte_merge.sv
- core: lowrisc:ip:spi_host:1.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan_spi_host/rtl/spi_host_fsm.sv
- core: lowrisc:ip:spi_host:1.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan_spi_host/rtl/spi_host_core.sv
- core: lowrisc:ip:spi_host:1.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan_spi_host/rtl/spi_host_command_queue.sv
- core: lowrisc:ip:spi_host:1.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan_spi_host/rtl/spi_host_data_fifos.sv
- core: lowrisc:ip:spi_host:1.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan_spi_host/rtl/spi_host_reg_top.sv
- core: lowrisc:ip:spi_host:1.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan_spi_host/rtl/spi_host_window.sv
- core: lowrisc:ip:spi_host:1.0
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan_spi_host/rtl/spi_host.sv
- core: lowrisc:prim:ram_1p_scr:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_ram_1p_scr.sv
- core: lowrisc:tlul:socket_1n:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/tlul/rtl/tlul_err_resp.sv
- core: lowrisc:tlul:socket_1n:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/tlul/rtl/tlul_socket_1n.sv
- core: lowrisc:tlul:trans_intg:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/tlul/rtl/tlul_cmd_intg_gen.sv
- core: lowrisc:tlul:trans_intg:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/tlul/rtl/tlul_cmd_intg_chk.sv
- core: lowrisc:tlul:trans_intg:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/tlul/rtl/tlul_rsp_intg_gen.sv
- core: lowrisc:tlul:trans_intg:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/tlul/rtl/tlul_rsp_intg_chk.sv
- core: openhwgroup.org:ip:soc_ctrl:0
  file_type: systemVerilogSource
  name: ../../../hw/ip/soc_ctrl/rtl/soc_ctrl_reg_pkg.sv
- core: openhwgroup.org:ip:soc_ctrl:0
  file_type: systemVerilogSource
  name: ../../../hw/ip/soc_ctrl/rtl/soc_ctrl_reg_top.sv
- core: openhwgroup.org:ip:soc_ctrl:0
  file_type: systemVerilogSource
  name: ../../../hw/ip/soc_ctrl/rtl/soc_ctrl.sv
- core: x-heep:ip:fast_intr_ctrl:0
  file_type: systemVerilogSource
  name: ../../../hw/ip/fast_intr_ctrl/rtl/fast_intr_ctrl_reg_pkg.sv
- core: x-heep:ip:fast_intr_ctrl:0
  file_type: systemVerilogSource
  name: ../../../hw/ip/fast_intr_ctrl/rtl/fast_intr_ctrl_reg_top.sv
- core: x-heep:ip:fast_intr_ctrl:0
  file_type: systemVerilogSource
  name: ../../../hw/ip/fast_intr_ctrl/rtl/fast_intr_ctrl.sv
- core: x-heep:ip:power_manager:0
  file_type: systemVerilogSource
  name: ../../../hw/ip/power_manager/rtl/power_manager_reg_top.sv
- core: x-heep:ip:power_manager:0
  file_type: systemVerilogSource
  name: ../../../hw/ip/power_manager/rtl/power_manager_counter_sequence.sv
- core: x-heep:ip:power_manager:0
  file_type: systemVerilogSource
  name: ../../../hw/ip/power_manager/rtl/power_manager_sequence.sv
- core: x-heep:ip:power_manager:0
  file_type: systemVerilogSource
  name: ../../../hw/ip/power_manager/rtl/power_manager.sv
- core: x-heep:ip:power_manager:0
  file_type: systemVerilogSource
  name: ../../../hw/ip/power_manager/rtl/reg_to_counter.sv
- core: lowrisc:tlul:adapter_reg:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/tlul/rtl/tlul_adapter_reg.sv
- core: openhwgroup:cve2:cve2_top:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e20/rtl/cve2_register_file_ff.sv
- core: openhwgroup:cve2:cve2_top:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/openhwgroup_cv32e20/rtl/cve2_top.sv
- core: lowrisc:ip:i2c:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/i2c/rtl/i2c_reg_pkg.sv
- core: lowrisc:ip:i2c:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/i2c/rtl/i2c_reg_top.sv
- core: lowrisc:ip:i2c:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/i2c/rtl/i2c_core.sv
- core: lowrisc:ip:i2c:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/i2c/rtl/i2c_fsm.sv
- core: lowrisc:ip:i2c:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/i2c/rtl/i2c.sv
- core: lowrisc:ip:rv_plic_example:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/rv_plic/rtl/rv_plic_reg_pkg.sv
- core: lowrisc:ip:rv_plic_example:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/rv_plic/rtl/rv_plic_reg_top.sv
- core: lowrisc:ip:rv_plic_example:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/rv_plic/rtl/rv_plic.sv
- core: lowrisc:ip:rv_timer:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/rv_timer/rtl/rv_timer_reg_pkg.sv
- core: lowrisc:ip:rv_timer:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/rv_timer/rtl/rv_timer_reg_top.sv
- core: lowrisc:ip:rv_timer:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/rv_timer/rtl/timer_core.sv
- core: lowrisc:ip:rv_timer:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/rv_timer/rtl/rv_timer.sv
- core: lowrisc:ip:uart:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/uart/rtl/uart_reg_pkg.sv
- core: lowrisc:ip:uart:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/uart/rtl/uart_reg_top.sv
- core: lowrisc:ip:uart:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/uart/rtl/uart_rx.sv
- core: lowrisc:ip:uart:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/uart/rtl/uart_tx.sv
- core: lowrisc:ip:uart:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/uart/rtl/uart_core.sv
- core: lowrisc:ip:uart:0.1
  file_type: systemVerilogSource
  name: ../../../hw/vendor/lowrisc_opentitan/hw/ip/uart/rtl/uart.sv
- core: openhwgroup.org:systems:core-v-mini-mcu:0
  file_type: systemVerilogSource
  name: ../../../hw/core-v-mini-mcu/core_v_mini_mcu.sv
- core: openhwgroup.org:systems:core-v-mini-mcu:0
  file_type: systemVerilogSource
  name: ../../../hw/core-v-mini-mcu/cpu_subsystem.sv
- core: openhwgroup.org:systems:core-v-mini-mcu:0
  file_type: systemVerilogSource
  name: ../../../hw/core-v-mini-mcu/memory_subsystem.sv
- core: openhwgroup.org:systems:core-v-mini-mcu:0
  file_type: systemVerilogSource
  name: ../../../hw/core-v-mini-mcu/xbar_varlat_one_to_n.sv
- core: openhwgroup.org:systems:core-v-mini-mcu:0
  file_type: systemVerilogSource
  name: ../../../hw/core-v-mini-mcu/xbar_varlat_n_to_one.sv
- core: openhwgroup.org:systems:core-v-mini-mcu:0
  file_type: systemVerilogSource
  name: ../../../hw/core-v-mini-mcu/system_bus.sv
- core: openhwgroup.org:systems:core-v-mini-mcu:0
  file_type: systemVerilogSource
  name: ../../../hw/core-v-mini-mcu/system_xbar.sv
- core: openhwgroup.org:systems:core-v-mini-mcu:0
  file_type: systemVerilogSource
  name: ../../../hw/core-v-mini-mcu/spi_subsystem.sv
- core: openhwgroup.org:systems:core-v-mini-mcu:0
  file_type: systemVerilogSource
  name: ../../../hw/core-v-mini-mcu/debug_subsystem.sv
- core: openhwgroup.org:systems:core-v-mini-mcu:0
  file_type: systemVerilogSource
  name: ../../../hw/core-v-mini-mcu/peripheral_subsystem.sv
- core: openhwgroup.org:systems:core-v-mini-mcu:0
  file_type: systemVerilogSource
  name: ../../../hw/core-v-mini-mcu/ao_peripheral_subsystem.sv
- core: openhwgroup.org:systems:core-v-mini-mcu:0
  file_type: systemVerilogSource
  name: ../../../hw/system/x_heep_system.sv
- core: openhwgroup.org:systems:core-v-mini-mcu:0
  file_type: systemVerilogSource
  name: ../../../hw/system/pad_ring.sv
- core: openhwgroup.org:systems:core-v-mini-mcu:0
  file_type: systemVerilogSource
  name: ../../../hw/fpga/xilinx_core_v_mini_mcu_wrapper.sv
hooks: {}
name: openhwgroup.org_systems_core-v-mini-mcu_0
parameters:
  COREV_PULP:
    datatype: int
    default: 0
    description: 'Enables COREV_PULP custom RISC-V extension on the CV32E40P core.
      Admitted values: 1|0.

      '
    paramtype: vlogparam
  FPGA_XILINX:
    datatype: bool
    default: true
    description: Identifies Xilinx FPGA targets to set DSP pragmas for performance
      counters.
    paramtype: vlogdefine
  FPU:
    datatype: int
    default: 0
    description: 'Enables RV32F RISC-V extension on the CV32E40P core. Admitted values:
      1|0.

      '
    paramtype: vlogparam
  REMOVE_OBI_FIFO:
    datatype: bool
    description: 'Remove the FIFO between the BUS and the peripherals subsystems

      '
    paramtype: vlogdefine
  SYNTHESIS:
    datatype: bool
    default: true
    paramtype: vlogdefine
  X_EXT:
    datatype: int
    default: 1
    description: 'Enables CORE-V-XIF interface for the CV32E40X and CV32E40PX cores.
      Admitted values: 1|0.

      '
    paramtype: vlogparam
tool_options:
  vivado:
    board_part: tul.com.tw:pynq-z2:part0:1.0
    board_repo_paths:
    - ../../../hw/fpga/board_files/vendor/esl_epfl_pynq_z2_board_files
    part: xc7z020clg400-1
toplevel: xilinx_core_v_mini_mcu_wrapper
version: 0.2.1
vpi: []
