#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Mar 12 17:25:23 2018
# Process ID: 5260
# Current directory: C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7252 C:\Users\Netsoc\Documents\sul-vhdl\VHDL_assignment\VHDL_assignment.xpr
# Log file: C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/vivado.log
# Journal file: C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment\vivado.jou
#-----------------------------------------------------------
start_gui
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 12 17:26:28 2018...
L_assignment/VHDL_assignment.xpr
INFO: [Project 1-313] Project file moved from 'U:/Computer Arch/VHDL_assignment' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-573] Overriding 'synth_1' run's part, 'xc7k325tffg900-2', with new part: 'xc7k70tfbv676-1'.
INFO: [Project 1-573] Overriding 'impl_1' run's part, 'xc7k325tffg900-2', with new part: 'xc7k70tfbv676-1'.
INFO: [Project 1-563] Overriding project part, 'xc7k325tffg900-2', with new part: 'xc7k70tfbv676-1'.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for xilinx.com:kc705:part0:1.5. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 679.547 ; gain = 52.547
set_property top shifter_unit_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'shifter_unit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shifter_unit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux8_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux8_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity full_adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity full_adder_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ripple_carry_adder_16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arithmetic_circuit_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arithmetic_circuit_mux
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_mux_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arithmetic_circuit_mux_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_16bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arithmetic_circuit_16bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux4_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux4_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/logic_unit_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_unit_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/logic_unit_16bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_unit_16bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arithmetic_logic_unit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_lu_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arithmetic_lu_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shifter_unit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shifter_unit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux3_1bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux3_1bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/decoder_3to8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder_3to8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux8_16bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux8_16bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux4_16bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux4_16bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2_16bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/decoder_3to8_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder_3to8_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ripple_carry_adder_16_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 76db21506b28405ebb8242dda7692d00 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shifter_unit_tb_behav xil_defaultlib.shifter_unit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.mux3_1bit [mux3_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shifter_unit [shifter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.shifter_unit_tb
Built simulation snapshot shifter_unit_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim/xsim.dir/shifter_unit_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim/xsim.dir/shifter_unit_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Mar 12 17:29:20 2018. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 12 17:29:20 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 788.813 ; gain = 4.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "shifter_unit_tb_behav -key {Behavioral:sim_1:Functional:shifter_unit_tb} -tclbatch {shifter_unit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source shifter_unit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shifter_unit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 796.348 ; gain = 15.469
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 803.371 ; gain = 0.070
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'shifter_unit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shifter_unit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shifter_unit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 76db21506b28405ebb8242dda7692d00 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shifter_unit_tb_behav xil_defaultlib.shifter_unit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.mux3_1bit [mux3_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shifter_unit [shifter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.shifter_unit_tb
Built simulation snapshot shifter_unit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "shifter_unit_tb_behav -key {Behavioral:sim_1:Functional:shifter_unit_tb} -tclbatch {shifter_unit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source shifter_unit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shifter_unit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 805.359 ; gain = 1.988
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd w ]
add_files C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd
close [ open C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit_tb.vhd w ]
add_files C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit_tb.vhd
export_ip_user_files -of_objects  [get_files C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit_tb.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit_tb.vhd
file delete -force C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit_tb.vhd
close [ open C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit_tb.vhd w ]
add_files C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit_tb.vhd
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 12 18:54:43 2018...
