# Digital_demo
This project is for some demo modules.
//////////////sorces
  //text negedge of the signls
    1:https://blog.csdn.net/weixin_43698385/article/details/122916481?ops_request_misc=%257B%2522request%255Fid%2522%253A%2522170322847816800215025390%2522%252C%2522scm%2522%253A%252220140713.130102334.pc%255Fall.%2522%257D&request_id=170322847816800215025390&biz_id=0&utm_medium=distribute.pc_search_result.none-task-blog-2~all~first_rank_ecpm_v1~rank_v31_ecpm-1-122916481-null-null.142^v96^pc_search_result_base9&utm_term=verilog时序逻辑判断信号下降沿&spm=1018.2226.3001.4187
    2:https://blog.csdn.net/H19981118/article/details/112534176?ops_request_misc=&request_id=&biz_id=102&utm_term=verilog时序逻辑判断信号下降沿&utm_medium=distribute.pc_search_result.none-task-blog-2~all~sobaiduweb~default-0-112534176.142^v96^pc_search_result_base9&spm=1018.2226.3001.4187

