{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 203 02/05/2008 Service Pack 2 SJ Web Edition " "Info: Version 7.2 Build 203 02/05/2008 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 25 19:17:47 2013 " "Info: Processing started: Tue Jun 25 19:17:47 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Info: Found entity 1: test" {  } { { "test.bdf" "" { Schematic "c:/altera/72sp2/quartus/test.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Info: Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "final.vhd 2 1 " "Warning: Using design file final.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final-a " "Info: Found design unit 1: final-a" {  } { { "final.vhd" "" { Text "c:/altera/72sp2/quartus/final.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 final " "Info: Found entity 1: final" {  } { { "final.vhd" "" { Text "c:/altera/72sp2/quartus/final.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final final:inst " "Info: Elaborating entity \"final\" for hierarchy \"final:inst\"" {  } { { "test.bdf" "inst" { Schematic "c:/altera/72sp2/quartus/test.bdf" { { 144 344 440 240 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "qn final.vhd(25) " "Warning (10492): VHDL Process Statement warning at final.vhd(25): signal \"qn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "c:/altera/72sp2/quartus/final.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 final.vhd(40) " "Warning (10492): VHDL Process Statement warning at final.vhd(40): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "c:/altera/72sp2/quartus/final.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G1 final.vhd(41) " "Warning (10492): VHDL Process Statement warning at final.vhd(41): signal \"G1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "c:/altera/72sp2/quartus/final.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "clk_gen.bdf 1 1 " "Warning: Using design file clk_gen.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Info: Found entity 1: clk_gen" {  } { { "clk_gen.bdf" "" { Schematic "c:/altera/72sp2/quartus/clk_gen.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:inst3 " "Info: Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:inst3\"" {  } { { "test.bdf" "inst3" { Schematic "c:/altera/72sp2/quartus/test.bdf" { { 376 336 456 504 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "div10_t.bdf 1 1 " "Warning: Using design file div10_t.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 div10_t " "Info: Found entity 1: div10_t" {  } { { "div10_t.bdf" "" { Schematic "c:/altera/72sp2/quartus/div10_t.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div10_t clk_gen:inst3\|div10_t:inst3 " "Info: Elaborating entity \"div10_t\" for hierarchy \"clk_gen:inst3\|div10_t:inst3\"" {  } { { "clk_gen.bdf" "inst3" { Schematic "c:/altera/72sp2/quartus/clk_gen.bdf" { { 32 432 560 128 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WGDFX_PROCESSING_LEGACY_SCHEMATIC_WITH_MAXPLUS_II_NAMING" "div10_t " "Warning: Processing legacy GDF or BDF entity \"div10_t\" with Max+Plus II bus and instance naming rules" {  } { { "div10_t.bdf" "" { Schematic "c:/altera/72sp2/quartus/div10_t.bdf" { } } }  } 0 0 "Processing legacy GDF or BDF entity \"%1!s!\" with Max+Plus II bus and instance naming rules" 0 0 "" 0}
{ "Warning" "WGDFX_MIXED_DESIGN_FILE_NAMING" "" "Warning: The design contains mutiple Block Design Files, and some design file(s) are using a naming scheme which is different from other design file(s)." {  } { { "div10_t.bdf" "" { Schematic "c:/altera/72sp2/quartus/div10_t.bdf" { } } }  } 0 0 "The design contains mutiple Block Design Files, and some design file(s) are using a naming scheme which is different from other design file(s)." 0 0 "" 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "final:inst\|qn\[0\]~0 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"final:inst\|qn\[0\]~0\"" {  } { { "final.vhd" "qn\[0\]~0" { Text "c:/altera/72sp2/quartus/final.vhd" 22 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "libraries/megafunctions/lpm_counter.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file libraries/megafunctions/lpm_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter " "Info: Found entity 1: lpm_counter" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 248 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "final:inst\|lpm_counter:qn_rtl_0 " "Info: Elaborated megafunction instantiation \"final:inst\|lpm_counter:qn_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "libraries/megafunctions/alt_counter_f10ke.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file libraries/megafunctions/alt_counter_f10ke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_counter_f10ke " "Info: Found entity 1: alt_counter_f10ke" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 268 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final:inst\|lpm_counter:qn_rtl_0\|alt_counter_f10ke:wysi_counter final:inst\|lpm_counter:qn_rtl_0 " "Info: Elaborated megafunction instantiation \"final:inst\|lpm_counter:qn_rtl_0\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"final:inst\|lpm_counter:qn_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final:inst\|lpm_counter:qn_rtl_0 " "Info: Instantiated megafunction \"final:inst\|lpm_counter:qn_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DOWN " "Info: Parameter \"LPM_DIRECTION\" = \"DOWN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "pin_name VCC " "Warning (13410): Pin \"pin_name\" stuck at VCC" {  } { { "test.bdf" "" { Schematic "c:/altera/72sp2/quartus/test.bdf" { { 344 544 560 520 "pin_name" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55 " "Info: Implemented 55 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Info: Implemented 49 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "158 " "Info: Allocated 158 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 25 19:17:50 2013 " "Info: Processing ended: Tue Jun 25 19:17:50 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 203 02/05/2008 Service Pack 2 SJ Web Edition " "Info: Version 7.2 Build 203 02/05/2008 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 25 19:17:52 2013 " "Info: Processing started: Tue Jun 25 19:17:52 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test -c test " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "test EPF10K30ATC144-3 " "Info: Selected device EPF10K30ATC144-3 for design \"test\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0}
{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "1 " "Info: Inserted 1 logic cells in first fitting attempt" {  } {  } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0 "" 0}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Tue Jun 25 2013 19:17:53 " "Info: Started fitting attempt 1 on Tue Jun 25 2013 at 19:17:53" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "155 " "Info: Allocated 155 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 25 19:17:54 2013 " "Info: Processing ended: Tue Jun 25 19:17:54 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 203 02/05/2008 Service Pack 2 SJ Web Edition " "Info: Version 7.2 Build 203 02/05/2008 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 25 19:17:55 2013 " "Info: Processing started: Tue Jun 25 19:17:55 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off test -c test " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "129 " "Info: Allocated 129 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 25 19:17:56 2013 " "Info: Processing ended: Tue Jun 25 19:17:56 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 203 02/05/2008 Service Pack 2 SJ Web Edition " "Info: Version 7.2 Build 203 02/05/2008 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 25 19:17:57 2013 " "Info: Processing started: Tue Jun 25 19:17:57 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test -c test " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "test.bdf" "" { Schematic "c:/altera/72sp2/quartus/test.bdf" { { 272 0 168 288 "clk" "" } } } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "div10_t:inst6\|2 " "Info: Detected ripple clock \"div10_t:inst6\|2\" as buffer" {  } { { "div10_t.bdf" "" { Schematic "c:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "div10_t:inst6\|2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_gen:inst3\|div10_t:inst\|2 " "Info: Detected ripple clock \"clk_gen:inst3\|div10_t:inst\|2\" as buffer" {  } { { "div10_t.bdf" "" { Schematic "c:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_gen:inst3\|div10_t:inst\|2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_gen:inst3\|div10_t:inst1\|2 " "Info: Detected ripple clock \"clk_gen:inst3\|div10_t:inst1\|2\" as buffer" {  } { { "div10_t.bdf" "" { Schematic "c:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_gen:inst3\|div10_t:inst1\|2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_gen:inst3\|div10_t:inst2\|2 " "Info: Detected ripple clock \"clk_gen:inst3\|div10_t:inst2\|2\" as buffer" {  } { { "div10_t.bdf" "" { Schematic "c:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_gen:inst3\|div10_t:inst2\|2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_gen:inst3\|div10_t:inst3\|2 " "Info: Detected ripple clock \"clk_gen:inst3\|div10_t:inst3\|2\" as buffer" {  } { { "div10_t.bdf" "" { Schematic "c:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_gen:inst3\|div10_t:inst3\|2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_gen:inst3\|div10_t:inst4\|2 " "Info: Detected ripple clock \"clk_gen:inst3\|div10_t:inst4\|2\" as buffer" {  } { { "div10_t.bdf" "" { Schematic "c:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_gen:inst3\|div10_t:inst4\|2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_gen:inst3\|div10_t:inst5\|2 " "Info: Detected ripple clock \"clk_gen:inst3\|div10_t:inst5\|2\" as buffer" {  } { { "div10_t.bdf" "" { Schematic "c:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_gen:inst3\|div10_t:inst5\|2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register clk_gen:inst3\|div10_t:inst1\|3 register clk_gen:inst3\|div10_t:inst1\|1 88.5 MHz 11.3 ns Internal " "Info: Clock \"clk\" has Internal fmax of 88.5 MHz between source register \"clk_gen:inst3\|div10_t:inst1\|3\" and destination register \"clk_gen:inst3\|div10_t:inst1\|1\" (period= 11.3 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.500 ns + Longest register register " "Info: + Longest register to register delay is 7.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_gen:inst3\|div10_t:inst1\|3 1 REG LC1_F3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_F3; Fanout = 3; REG Node = 'clk_gen:inst3\|div10_t:inst1\|3'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_gen:inst3|div10_t:inst1|3 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "c:/altera/72sp2/quartus/div10_t.bdf" { { 184 384 448 264 "3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(2.200 ns) 3.900 ns clk_gen:inst3\|div10_t:inst1\|8~8 2 COMB LC1_F2 1 " "Info: 2: + IC(1.700 ns) + CELL(2.200 ns) = 3.900 ns; Loc. = LC1_F2; Fanout = 1; COMB Node = 'clk_gen:inst3\|div10_t:inst1\|8~8'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clk_gen:inst3|div10_t:inst1|3 clk_gen:inst3|div10_t:inst1|8~8 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "c:/altera/72sp2/quartus/div10_t.bdf" { { 136 488 528 200 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(2.000 ns) 7.500 ns clk_gen:inst3\|div10_t:inst1\|1 3 REG LC3_F1 2 " "Info: 3: + IC(1.600 ns) + CELL(2.000 ns) = 7.500 ns; Loc. = LC3_F1; Fanout = 2; REG Node = 'clk_gen:inst3\|div10_t:inst1\|1'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clk_gen:inst3|div10_t:inst1|8~8 clk_gen:inst3|div10_t:inst1|1 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "c:/altera/72sp2/quartus/div10_t.bdf" { { 184 544 608 264 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.200 ns ( 56.00 % ) " "Info: Total cell delay = 4.200 ns ( 56.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.300 ns ( 44.00 % ) " "Info: Total interconnect delay = 3.300 ns ( 44.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { clk_gen:inst3|div10_t:inst1|3 clk_gen:inst3|div10_t:inst1|8~8 clk_gen:inst3|div10_t:inst1|1 } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "7.500 ns" { clk_gen:inst3|div10_t:inst1|3 {} clk_gen:inst3|div10_t:inst1|8~8 {} clk_gen:inst3|div10_t:inst1|1 {} } { 0.000ns 1.700ns 1.600ns } { 0.000ns 2.200ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.700 ns - Smallest " "Info: - Smallest clock skew is -1.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.800 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 4 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "test.bdf" "" { Schematic "c:/altera/72sp2/quartus/test.bdf" { { 272 0 168 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns div10_t:inst6\|2 2 REG LC3_F2 6 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC3_F2; Fanout = 6; REG Node = 'div10_t:inst6\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk div10_t:inst6|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "c:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.700 ns) 6.600 ns clk_gen:inst3\|div10_t:inst\|2 3 REG LC2_F1 6 " "Info: 3: + IC(1.600 ns) + CELL(0.700 ns) = 6.600 ns; Loc. = LC2_F1; Fanout = 6; REG Node = 'clk_gen:inst3\|div10_t:inst\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { div10_t:inst6|2 clk_gen:inst3|div10_t:inst|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "c:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 6.800 ns clk_gen:inst3\|div10_t:inst1\|1 4 REG LC3_F1 2 " "Info: 4: + IC(0.200 ns) + CELL(0.000 ns) = 6.800 ns; Loc. = LC3_F1; Fanout = 2; REG Node = 'clk_gen:inst3\|div10_t:inst1\|1'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { clk_gen:inst3|div10_t:inst|2 clk_gen:inst3|div10_t:inst1|1 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "c:/altera/72sp2/quartus/div10_t.bdf" { { 184 544 608 264 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 41.18 % ) " "Info: Total cell delay = 2.800 ns ( 41.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 58.82 % ) " "Info: Total interconnect delay = 4.000 ns ( 58.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { clk div10_t:inst6|2 clk_gen:inst3|div10_t:inst|2 clk_gen:inst3|div10_t:inst1|1 } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "6.800 ns" { clk {} clk~out {} div10_t:inst6|2 {} clk_gen:inst3|div10_t:inst|2 {} clk_gen:inst3|div10_t:inst1|1 {} } { 0.000ns 0.000ns 2.200ns 1.600ns 0.200ns } { 0.000ns 1.400ns 0.700ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.500 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 8.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 4 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "test.bdf" "" { Schematic "c:/altera/72sp2/quartus/test.bdf" { { 272 0 168 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns div10_t:inst6\|2 2 REG LC3_F2 6 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC3_F2; Fanout = 6; REG Node = 'div10_t:inst6\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk div10_t:inst6|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "c:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.700 ns) 6.600 ns clk_gen:inst3\|div10_t:inst\|2 3 REG LC2_F1 6 " "Info: 3: + IC(1.600 ns) + CELL(0.700 ns) = 6.600 ns; Loc. = LC2_F1; Fanout = 6; REG Node = 'clk_gen:inst3\|div10_t:inst\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { div10_t:inst6|2 clk_gen:inst3|div10_t:inst|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "c:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(0.000 ns) 8.500 ns clk_gen:inst3\|div10_t:inst1\|3 4 REG LC1_F3 3 " "Info: 4: + IC(1.900 ns) + CELL(0.000 ns) = 8.500 ns; Loc. = LC1_F3; Fanout = 3; REG Node = 'clk_gen:inst3\|div10_t:inst1\|3'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { clk_gen:inst3|div10_t:inst|2 clk_gen:inst3|div10_t:inst1|3 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "c:/altera/72sp2/quartus/div10_t.bdf" { { 184 384 448 264 "3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 32.94 % ) " "Info: Total cell delay = 2.800 ns ( 32.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.700 ns ( 67.06 % ) " "Info: Total interconnect delay = 5.700 ns ( 67.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { clk div10_t:inst6|2 clk_gen:inst3|div10_t:inst|2 clk_gen:inst3|div10_t:inst1|3 } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "8.500 ns" { clk {} clk~out {} div10_t:inst6|2 {} clk_gen:inst3|div10_t:inst|2 {} clk_gen:inst3|div10_t:inst1|3 {} } { 0.000ns 0.000ns 2.200ns 1.600ns 1.900ns } { 0.000ns 1.400ns 0.700ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { clk div10_t:inst6|2 clk_gen:inst3|div10_t:inst|2 clk_gen:inst3|div10_t:inst1|1 } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "6.800 ns" { clk {} clk~out {} div10_t:inst6|2 {} clk_gen:inst3|div10_t:inst|2 {} clk_gen:inst3|div10_t:inst1|1 {} } { 0.000ns 0.000ns 2.200ns 1.600ns 0.200ns } { 0.000ns 1.400ns 0.700ns 0.700ns 0.000ns } "" } } { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { clk div10_t:inst6|2 clk_gen:inst3|div10_t:inst|2 clk_gen:inst3|div10_t:inst1|3 } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "8.500 ns" { clk {} clk~out {} div10_t:inst6|2 {} clk_gen:inst3|div10_t:inst|2 {} clk_gen:inst3|div10_t:inst1|3 {} } { 0.000ns 0.000ns 2.200ns 1.600ns 1.900ns } { 0.000ns 1.400ns 0.700ns 0.700ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "div10_t.bdf" "" { Schematic "c:/altera/72sp2/quartus/div10_t.bdf" { { 184 384 448 264 "3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.400 ns + " "Info: + Micro setup delay of destination is 1.400 ns" {  } { { "div10_t.bdf" "" { Schematic "c:/altera/72sp2/quartus/div10_t.bdf" { { 184 544 608 264 "1" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { clk_gen:inst3|div10_t:inst1|3 clk_gen:inst3|div10_t:inst1|8~8 clk_gen:inst3|div10_t:inst1|1 } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "7.500 ns" { clk_gen:inst3|div10_t:inst1|3 {} clk_gen:inst3|div10_t:inst1|8~8 {} clk_gen:inst3|div10_t:inst1|1 {} } { 0.000ns 1.700ns 1.600ns } { 0.000ns 2.200ns 2.000ns } "" } } { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { clk div10_t:inst6|2 clk_gen:inst3|div10_t:inst|2 clk_gen:inst3|div10_t:inst1|1 } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "6.800 ns" { clk {} clk~out {} div10_t:inst6|2 {} clk_gen:inst3|div10_t:inst|2 {} clk_gen:inst3|div10_t:inst1|1 {} } { 0.000ns 0.000ns 2.200ns 1.600ns 0.200ns } { 0.000ns 1.400ns 0.700ns 0.700ns 0.000ns } "" } } { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { clk div10_t:inst6|2 clk_gen:inst3|div10_t:inst|2 clk_gen:inst3|div10_t:inst1|3 } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "8.500 ns" { clk {} clk~out {} div10_t:inst6|2 {} clk_gen:inst3|div10_t:inst|2 {} clk_gen:inst3|div10_t:inst1|3 {} } { 0.000ns 0.000ns 2.200ns 1.600ns 1.900ns } { 0.000ns 1.400ns 0.700ns 0.700ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "final:inst\|lpm_counter:qn_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[3\] flag clk -11.800 ns register " "Info: tsu for register \"final:inst\|lpm_counter:qn_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[3\]\" (data pin = \"flag\", clock pin = \"clk\") is -11.800 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.800 ns + Longest pin register " "Info: + Longest pin to register delay is 11.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.900 ns) 5.900 ns flag 1 PIN PIN_47 12 " "Info: 1: + IC(0.000 ns) + CELL(5.900 ns) = 5.900 ns; Loc. = PIN_47; Fanout = 12; PIN Node = 'flag'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag } "NODE_NAME" } } { "test.bdf" "" { Schematic "c:/altera/72sp2/quartus/test.bdf" { { 184 56 224 200 "flag" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(2.000 ns) 11.800 ns final:inst\|lpm_counter:qn_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[3\] 2 REG LC7_B36 2 " "Info: 2: + IC(3.900 ns) + CELL(2.000 ns) = 11.800 ns; Loc. = LC7_B36; Fanout = 2; REG Node = 'final:inst\|lpm_counter:qn_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[3\]'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { flag final:inst|lpm_counter:qn_rtl_0|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.900 ns ( 66.95 % ) " "Info: Total cell delay = 7.900 ns ( 66.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.900 ns ( 33.05 % ) " "Info: Total interconnect delay = 3.900 ns ( 33.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.800 ns" { flag final:inst|lpm_counter:qn_rtl_0|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "11.800 ns" { flag {} flag~out {} final:inst|lpm_counter:qn_rtl_0|alt_counter_f10ke:wysi_counter|q[3] {} } { 0.000ns 0.000ns 3.900ns } { 0.000ns 5.900ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.400 ns + " "Info: + Micro setup delay of destination is 1.400 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 25.000 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 25.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 4 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "test.bdf" "" { Schematic "c:/altera/72sp2/quartus/test.bdf" { { 272 0 168 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns div10_t:inst6\|2 2 REG LC3_F2 6 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC3_F2; Fanout = 6; REG Node = 'div10_t:inst6\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk div10_t:inst6|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "c:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.700 ns) 6.600 ns clk_gen:inst3\|div10_t:inst\|2 3 REG LC2_F1 6 " "Info: 3: + IC(1.600 ns) + CELL(0.700 ns) = 6.600 ns; Loc. = LC2_F1; Fanout = 6; REG Node = 'clk_gen:inst3\|div10_t:inst\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { div10_t:inst6|2 clk_gen:inst3|div10_t:inst|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "c:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.700 ns) 7.500 ns clk_gen:inst3\|div10_t:inst1\|2 4 REG LC1_F1 6 " "Info: 4: + IC(0.200 ns) + CELL(0.700 ns) = 7.500 ns; Loc. = LC1_F1; Fanout = 6; REG Node = 'clk_gen:inst3\|div10_t:inst1\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { clk_gen:inst3|div10_t:inst|2 clk_gen:inst3|div10_t:inst1|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "c:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(0.700 ns) 10.000 ns clk_gen:inst3\|div10_t:inst2\|2 5 REG LC4_F3 6 " "Info: 5: + IC(1.800 ns) + CELL(0.700 ns) = 10.000 ns; Loc. = LC4_F3; Fanout = 6; REG Node = 'clk_gen:inst3\|div10_t:inst2\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clk_gen:inst3|div10_t:inst1|2 clk_gen:inst3|div10_t:inst2|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "c:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(0.700 ns) 14.400 ns clk_gen:inst3\|div10_t:inst3\|2 6 REG LC2_D15 6 " "Info: 6: + IC(3.700 ns) + CELL(0.700 ns) = 14.400 ns; Loc. = LC2_D15; Fanout = 6; REG Node = 'clk_gen:inst3\|div10_t:inst3\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { clk_gen:inst3|div10_t:inst2|2 clk_gen:inst3|div10_t:inst3|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "c:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(0.700 ns) 17.700 ns clk_gen:inst3\|div10_t:inst4\|2 7 REG LC1_D32 6 " "Info: 7: + IC(2.600 ns) + CELL(0.700 ns) = 17.700 ns; Loc. = LC1_D32; Fanout = 6; REG Node = 'clk_gen:inst3\|div10_t:inst4\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { clk_gen:inst3|div10_t:inst3|2 clk_gen:inst3|div10_t:inst4|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "c:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.700 ns) 20.000 ns clk_gen:inst3\|div10_t:inst5\|2 8 REG LC1_D34 6 " "Info: 8: + IC(1.600 ns) + CELL(0.700 ns) = 20.000 ns; Loc. = LC1_D34; Fanout = 6; REG Node = 'clk_gen:inst3\|div10_t:inst5\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { clk_gen:inst3|div10_t:inst4|2 clk_gen:inst3|div10_t:inst5|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "c:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.000 ns) + CELL(0.000 ns) 25.000 ns final:inst\|lpm_counter:qn_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[3\] 9 REG LC7_B36 2 " "Info: 9: + IC(5.000 ns) + CELL(0.000 ns) = 25.000 ns; Loc. = LC7_B36; Fanout = 2; REG Node = 'final:inst\|lpm_counter:qn_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[3\]'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { clk_gen:inst3|div10_t:inst5|2 final:inst|lpm_counter:qn_rtl_0|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.300 ns ( 25.20 % ) " "Info: Total cell delay = 6.300 ns ( 25.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "18.700 ns ( 74.80 % ) " "Info: Total interconnect delay = 18.700 ns ( 74.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.000 ns" { clk div10_t:inst6|2 clk_gen:inst3|div10_t:inst|2 clk_gen:inst3|div10_t:inst1|2 clk_gen:inst3|div10_t:inst2|2 clk_gen:inst3|div10_t:inst3|2 clk_gen:inst3|div10_t:inst4|2 clk_gen:inst3|div10_t:inst5|2 final:inst|lpm_counter:qn_rtl_0|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "25.000 ns" { clk {} clk~out {} div10_t:inst6|2 {} clk_gen:inst3|div10_t:inst|2 {} clk_gen:inst3|div10_t:inst1|2 {} clk_gen:inst3|div10_t:inst2|2 {} clk_gen:inst3|div10_t:inst3|2 {} clk_gen:inst3|div10_t:inst4|2 {} clk_gen:inst3|div10_t:inst5|2 {} final:inst|lpm_counter:qn_rtl_0|alt_counter_f10ke:wysi_counter|q[3] {} } { 0.000ns 0.000ns 2.200ns 1.600ns 0.200ns 1.800ns 3.700ns 2.600ns 1.600ns 5.000ns } { 0.000ns 1.400ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.800 ns" { flag final:inst|lpm_counter:qn_rtl_0|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "11.800 ns" { flag {} flag~out {} final:inst|lpm_counter:qn_rtl_0|alt_counter_f10ke:wysi_counter|q[3] {} } { 0.000ns 0.000ns 3.900ns } { 0.000ns 5.900ns 2.000ns } "" } } { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.000 ns" { clk div10_t:inst6|2 clk_gen:inst3|div10_t:inst|2 clk_gen:inst3|div10_t:inst1|2 clk_gen:inst3|div10_t:inst2|2 clk_gen:inst3|div10_t:inst3|2 clk_gen:inst3|div10_t:inst4|2 clk_gen:inst3|div10_t:inst5|2 final:inst|lpm_counter:qn_rtl_0|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "25.000 ns" { clk {} clk~out {} div10_t:inst6|2 {} clk_gen:inst3|div10_t:inst|2 {} clk_gen:inst3|div10_t:inst1|2 {} clk_gen:inst3|div10_t:inst2|2 {} clk_gen:inst3|div10_t:inst3|2 {} clk_gen:inst3|div10_t:inst4|2 {} clk_gen:inst3|div10_t:inst5|2 {} final:inst|lpm_counter:qn_rtl_0|alt_counter_f10ke:wysi_counter|q[3] {} } { 0.000ns 0.000ns 2.200ns 1.600ns 0.200ns 1.800ns 3.700ns 2.600ns 1.600ns 5.000ns } { 0.000ns 1.400ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk y final:inst\|lpm_counter:qn_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[3\] 40.900 ns register " "Info: tco from clock \"clk\" to destination pin \"y\" through register \"final:inst\|lpm_counter:qn_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[3\]\" is 40.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 25.000 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 25.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 4 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "test.bdf" "" { Schematic "c:/altera/72sp2/quartus/test.bdf" { { 272 0 168 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns div10_t:inst6\|2 2 REG LC3_F2 6 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC3_F2; Fanout = 6; REG Node = 'div10_t:inst6\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk div10_t:inst6|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "c:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.700 ns) 6.600 ns clk_gen:inst3\|div10_t:inst\|2 3 REG LC2_F1 6 " "Info: 3: + IC(1.600 ns) + CELL(0.700 ns) = 6.600 ns; Loc. = LC2_F1; Fanout = 6; REG Node = 'clk_gen:inst3\|div10_t:inst\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { div10_t:inst6|2 clk_gen:inst3|div10_t:inst|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "c:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.700 ns) 7.500 ns clk_gen:inst3\|div10_t:inst1\|2 4 REG LC1_F1 6 " "Info: 4: + IC(0.200 ns) + CELL(0.700 ns) = 7.500 ns; Loc. = LC1_F1; Fanout = 6; REG Node = 'clk_gen:inst3\|div10_t:inst1\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { clk_gen:inst3|div10_t:inst|2 clk_gen:inst3|div10_t:inst1|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "c:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(0.700 ns) 10.000 ns clk_gen:inst3\|div10_t:inst2\|2 5 REG LC4_F3 6 " "Info: 5: + IC(1.800 ns) + CELL(0.700 ns) = 10.000 ns; Loc. = LC4_F3; Fanout = 6; REG Node = 'clk_gen:inst3\|div10_t:inst2\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clk_gen:inst3|div10_t:inst1|2 clk_gen:inst3|div10_t:inst2|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "c:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(0.700 ns) 14.400 ns clk_gen:inst3\|div10_t:inst3\|2 6 REG LC2_D15 6 " "Info: 6: + IC(3.700 ns) + CELL(0.700 ns) = 14.400 ns; Loc. = LC2_D15; Fanout = 6; REG Node = 'clk_gen:inst3\|div10_t:inst3\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { clk_gen:inst3|div10_t:inst2|2 clk_gen:inst3|div10_t:inst3|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "c:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(0.700 ns) 17.700 ns clk_gen:inst3\|div10_t:inst4\|2 7 REG LC1_D32 6 " "Info: 7: + IC(2.600 ns) + CELL(0.700 ns) = 17.700 ns; Loc. = LC1_D32; Fanout = 6; REG Node = 'clk_gen:inst3\|div10_t:inst4\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { clk_gen:inst3|div10_t:inst3|2 clk_gen:inst3|div10_t:inst4|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "c:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.700 ns) 20.000 ns clk_gen:inst3\|div10_t:inst5\|2 8 REG LC1_D34 6 " "Info: 8: + IC(1.600 ns) + CELL(0.700 ns) = 20.000 ns; Loc. = LC1_D34; Fanout = 6; REG Node = 'clk_gen:inst3\|div10_t:inst5\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { clk_gen:inst3|div10_t:inst4|2 clk_gen:inst3|div10_t:inst5|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "c:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.000 ns) + CELL(0.000 ns) 25.000 ns final:inst\|lpm_counter:qn_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[3\] 9 REG LC7_B36 2 " "Info: 9: + IC(5.000 ns) + CELL(0.000 ns) = 25.000 ns; Loc. = LC7_B36; Fanout = 2; REG Node = 'final:inst\|lpm_counter:qn_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[3\]'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { clk_gen:inst3|div10_t:inst5|2 final:inst|lpm_counter:qn_rtl_0|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.300 ns ( 25.20 % ) " "Info: Total cell delay = 6.300 ns ( 25.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "18.700 ns ( 74.80 % ) " "Info: Total interconnect delay = 18.700 ns ( 74.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.000 ns" { clk div10_t:inst6|2 clk_gen:inst3|div10_t:inst|2 clk_gen:inst3|div10_t:inst1|2 clk_gen:inst3|div10_t:inst2|2 clk_gen:inst3|div10_t:inst3|2 clk_gen:inst3|div10_t:inst4|2 clk_gen:inst3|div10_t:inst5|2 final:inst|lpm_counter:qn_rtl_0|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "25.000 ns" { clk {} clk~out {} div10_t:inst6|2 {} clk_gen:inst3|div10_t:inst|2 {} clk_gen:inst3|div10_t:inst1|2 {} clk_gen:inst3|div10_t:inst2|2 {} clk_gen:inst3|div10_t:inst3|2 {} clk_gen:inst3|div10_t:inst4|2 {} clk_gen:inst3|div10_t:inst5|2 {} final:inst|lpm_counter:qn_rtl_0|alt_counter_f10ke:wysi_counter|q[3] {} } { 0.000ns 0.000ns 2.200ns 1.600ns 0.200ns 1.800ns 3.700ns 2.600ns 1.600ns 5.000ns } { 0.000ns 1.400ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.200 ns + Longest register pin " "Info: + Longest register to pin delay is 15.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns final:inst\|lpm_counter:qn_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[3\] 1 REG LC7_B36 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_B36; Fanout = 2; REG Node = 'final:inst\|lpm_counter:qn_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[3\]'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { final:inst|lpm_counter:qn_rtl_0|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(2.300 ns) 3.800 ns final:inst\|y~19 2 COMB LC2_B35 3 " "Info: 2: + IC(1.500 ns) + CELL(2.300 ns) = 3.800 ns; Loc. = LC2_B35; Fanout = 3; COMB Node = 'final:inst\|y~19'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { final:inst|lpm_counter:qn_rtl_0|alt_counter_f10ke:wysi_counter|q[3] final:inst|y~19 } "NODE_NAME" } } { "final.vhd" "" { Text "c:/altera/72sp2/quartus/final.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 6.200 ns final:inst\|y~20 3 COMB LC1_B35 1 " "Info: 3: + IC(0.200 ns) + CELL(2.200 ns) = 6.200 ns; Loc. = LC1_B35; Fanout = 1; COMB Node = 'final:inst\|y~20'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { final:inst|y~19 final:inst|y~20 } "NODE_NAME" } } { "final.vhd" "" { Text "c:/altera/72sp2/quartus/final.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(6.300 ns) 15.200 ns y 4 PIN PIN_11 0 " "Info: 4: + IC(2.700 ns) + CELL(6.300 ns) = 15.200 ns; Loc. = PIN_11; Fanout = 0; PIN Node = 'y'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { final:inst|y~20 y } "NODE_NAME" } } { "test.bdf" "" { Schematic "c:/altera/72sp2/quartus/test.bdf" { { 168 472 648 184 "y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.800 ns ( 71.05 % ) " "Info: Total cell delay = 10.800 ns ( 71.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.400 ns ( 28.95 % ) " "Info: Total interconnect delay = 4.400 ns ( 28.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.200 ns" { final:inst|lpm_counter:qn_rtl_0|alt_counter_f10ke:wysi_counter|q[3] final:inst|y~19 final:inst|y~20 y } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "15.200 ns" { final:inst|lpm_counter:qn_rtl_0|alt_counter_f10ke:wysi_counter|q[3] {} final:inst|y~19 {} final:inst|y~20 {} y {} } { 0.000ns 1.500ns 0.200ns 2.700ns } { 0.000ns 2.300ns 2.200ns 6.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.000 ns" { clk div10_t:inst6|2 clk_gen:inst3|div10_t:inst|2 clk_gen:inst3|div10_t:inst1|2 clk_gen:inst3|div10_t:inst2|2 clk_gen:inst3|div10_t:inst3|2 clk_gen:inst3|div10_t:inst4|2 clk_gen:inst3|div10_t:inst5|2 final:inst|lpm_counter:qn_rtl_0|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "25.000 ns" { clk {} clk~out {} div10_t:inst6|2 {} clk_gen:inst3|div10_t:inst|2 {} clk_gen:inst3|div10_t:inst1|2 {} clk_gen:inst3|div10_t:inst2|2 {} clk_gen:inst3|div10_t:inst3|2 {} clk_gen:inst3|div10_t:inst4|2 {} clk_gen:inst3|div10_t:inst5|2 {} final:inst|lpm_counter:qn_rtl_0|alt_counter_f10ke:wysi_counter|q[3] {} } { 0.000ns 0.000ns 2.200ns 1.600ns 0.200ns 1.800ns 3.700ns 2.600ns 1.600ns 5.000ns } { 0.000ns 1.400ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 0.000ns } "" } } { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.200 ns" { final:inst|lpm_counter:qn_rtl_0|alt_counter_f10ke:wysi_counter|q[3] final:inst|y~19 final:inst|y~20 y } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "15.200 ns" { final:inst|lpm_counter:qn_rtl_0|alt_counter_f10ke:wysi_counter|q[3] {} final:inst|y~19 {} final:inst|y~20 {} y {} } { 0.000ns 1.500ns 0.200ns 2.700ns } { 0.000ns 2.300ns 2.200ns 6.300ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "flag y 21.000 ns Longest " "Info: Longest tpd from source pin \"flag\" to destination pin \"y\" is 21.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.900 ns) 5.900 ns flag 1 PIN PIN_47 12 " "Info: 1: + IC(0.000 ns) + CELL(5.900 ns) = 5.900 ns; Loc. = PIN_47; Fanout = 12; PIN Node = 'flag'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag } "NODE_NAME" } } { "test.bdf" "" { Schematic "c:/altera/72sp2/quartus/test.bdf" { { 184 56 224 200 "flag" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(2.200 ns) 12.000 ns final:inst\|y~20 2 COMB LC1_B35 1 " "Info: 2: + IC(3.900 ns) + CELL(2.200 ns) = 12.000 ns; Loc. = LC1_B35; Fanout = 1; COMB Node = 'final:inst\|y~20'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { flag final:inst|y~20 } "NODE_NAME" } } { "final.vhd" "" { Text "c:/altera/72sp2/quartus/final.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(6.300 ns) 21.000 ns y 3 PIN PIN_11 0 " "Info: 3: + IC(2.700 ns) + CELL(6.300 ns) = 21.000 ns; Loc. = PIN_11; Fanout = 0; PIN Node = 'y'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { final:inst|y~20 y } "NODE_NAME" } } { "test.bdf" "" { Schematic "c:/altera/72sp2/quartus/test.bdf" { { 168 472 648 184 "y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.400 ns ( 68.57 % ) " "Info: Total cell delay = 14.400 ns ( 68.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.600 ns ( 31.43 % ) " "Info: Total interconnect delay = 6.600 ns ( 31.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.000 ns" { flag final:inst|y~20 y } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "21.000 ns" { flag {} flag~out {} final:inst|y~20 {} y {} } { 0.000ns 0.000ns 3.900ns 2.700ns } { 0.000ns 5.900ns 2.200ns 6.300ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "final:inst\|lpm_counter:qn_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[3\] flag clk 15.400 ns register " "Info: th for register \"final:inst\|lpm_counter:qn_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[3\]\" (data pin = \"flag\", clock pin = \"clk\") is 15.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 25.000 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 25.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 4 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "test.bdf" "" { Schematic "c:/altera/72sp2/quartus/test.bdf" { { 272 0 168 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns div10_t:inst6\|2 2 REG LC3_F2 6 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC3_F2; Fanout = 6; REG Node = 'div10_t:inst6\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk div10_t:inst6|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "c:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.700 ns) 6.600 ns clk_gen:inst3\|div10_t:inst\|2 3 REG LC2_F1 6 " "Info: 3: + IC(1.600 ns) + CELL(0.700 ns) = 6.600 ns; Loc. = LC2_F1; Fanout = 6; REG Node = 'clk_gen:inst3\|div10_t:inst\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { div10_t:inst6|2 clk_gen:inst3|div10_t:inst|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "c:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.700 ns) 7.500 ns clk_gen:inst3\|div10_t:inst1\|2 4 REG LC1_F1 6 " "Info: 4: + IC(0.200 ns) + CELL(0.700 ns) = 7.500 ns; Loc. = LC1_F1; Fanout = 6; REG Node = 'clk_gen:inst3\|div10_t:inst1\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { clk_gen:inst3|div10_t:inst|2 clk_gen:inst3|div10_t:inst1|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "c:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(0.700 ns) 10.000 ns clk_gen:inst3\|div10_t:inst2\|2 5 REG LC4_F3 6 " "Info: 5: + IC(1.800 ns) + CELL(0.700 ns) = 10.000 ns; Loc. = LC4_F3; Fanout = 6; REG Node = 'clk_gen:inst3\|div10_t:inst2\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clk_gen:inst3|div10_t:inst1|2 clk_gen:inst3|div10_t:inst2|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "c:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(0.700 ns) 14.400 ns clk_gen:inst3\|div10_t:inst3\|2 6 REG LC2_D15 6 " "Info: 6: + IC(3.700 ns) + CELL(0.700 ns) = 14.400 ns; Loc. = LC2_D15; Fanout = 6; REG Node = 'clk_gen:inst3\|div10_t:inst3\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { clk_gen:inst3|div10_t:inst2|2 clk_gen:inst3|div10_t:inst3|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "c:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(0.700 ns) 17.700 ns clk_gen:inst3\|div10_t:inst4\|2 7 REG LC1_D32 6 " "Info: 7: + IC(2.600 ns) + CELL(0.700 ns) = 17.700 ns; Loc. = LC1_D32; Fanout = 6; REG Node = 'clk_gen:inst3\|div10_t:inst4\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { clk_gen:inst3|div10_t:inst3|2 clk_gen:inst3|div10_t:inst4|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "c:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.700 ns) 20.000 ns clk_gen:inst3\|div10_t:inst5\|2 8 REG LC1_D34 6 " "Info: 8: + IC(1.600 ns) + CELL(0.700 ns) = 20.000 ns; Loc. = LC1_D34; Fanout = 6; REG Node = 'clk_gen:inst3\|div10_t:inst5\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { clk_gen:inst3|div10_t:inst4|2 clk_gen:inst3|div10_t:inst5|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "c:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.000 ns) + CELL(0.000 ns) 25.000 ns final:inst\|lpm_counter:qn_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[3\] 9 REG LC7_B36 2 " "Info: 9: + IC(5.000 ns) + CELL(0.000 ns) = 25.000 ns; Loc. = LC7_B36; Fanout = 2; REG Node = 'final:inst\|lpm_counter:qn_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[3\]'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { clk_gen:inst3|div10_t:inst5|2 final:inst|lpm_counter:qn_rtl_0|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.300 ns ( 25.20 % ) " "Info: Total cell delay = 6.300 ns ( 25.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "18.700 ns ( 74.80 % ) " "Info: Total interconnect delay = 18.700 ns ( 74.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.000 ns" { clk div10_t:inst6|2 clk_gen:inst3|div10_t:inst|2 clk_gen:inst3|div10_t:inst1|2 clk_gen:inst3|div10_t:inst2|2 clk_gen:inst3|div10_t:inst3|2 clk_gen:inst3|div10_t:inst4|2 clk_gen:inst3|div10_t:inst5|2 final:inst|lpm_counter:qn_rtl_0|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "25.000 ns" { clk {} clk~out {} div10_t:inst6|2 {} clk_gen:inst3|div10_t:inst|2 {} clk_gen:inst3|div10_t:inst1|2 {} clk_gen:inst3|div10_t:inst2|2 {} clk_gen:inst3|div10_t:inst3|2 {} clk_gen:inst3|div10_t:inst4|2 {} clk_gen:inst3|div10_t:inst5|2 {} final:inst|lpm_counter:qn_rtl_0|alt_counter_f10ke:wysi_counter|q[3] {} } { 0.000ns 0.000ns 2.200ns 1.600ns 0.200ns 1.800ns 3.700ns 2.600ns 1.600ns 5.000ns } { 0.000ns 1.400ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "1.700 ns + " "Info: + Micro hold delay of destination is 1.700 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.300 ns - Shortest pin register " "Info: - Shortest pin to register delay is 11.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.900 ns) 5.900 ns flag 1 PIN PIN_47 12 " "Info: 1: + IC(0.000 ns) + CELL(5.900 ns) = 5.900 ns; Loc. = PIN_47; Fanout = 12; PIN Node = 'flag'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag } "NODE_NAME" } } { "test.bdf" "" { Schematic "c:/altera/72sp2/quartus/test.bdf" { { 184 56 224 200 "flag" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(1.500 ns) 11.300 ns final:inst\|lpm_counter:qn_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[3\] 2 REG LC7_B36 2 " "Info: 2: + IC(3.900 ns) + CELL(1.500 ns) = 11.300 ns; Loc. = LC7_B36; Fanout = 2; REG Node = 'final:inst\|lpm_counter:qn_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[3\]'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { flag final:inst|lpm_counter:qn_rtl_0|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.400 ns ( 65.49 % ) " "Info: Total cell delay = 7.400 ns ( 65.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.900 ns ( 34.51 % ) " "Info: Total interconnect delay = 3.900 ns ( 34.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.300 ns" { flag final:inst|lpm_counter:qn_rtl_0|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "11.300 ns" { flag {} flag~out {} final:inst|lpm_counter:qn_rtl_0|alt_counter_f10ke:wysi_counter|q[3] {} } { 0.000ns 0.000ns 3.900ns } { 0.000ns 5.900ns 1.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.000 ns" { clk div10_t:inst6|2 clk_gen:inst3|div10_t:inst|2 clk_gen:inst3|div10_t:inst1|2 clk_gen:inst3|div10_t:inst2|2 clk_gen:inst3|div10_t:inst3|2 clk_gen:inst3|div10_t:inst4|2 clk_gen:inst3|div10_t:inst5|2 final:inst|lpm_counter:qn_rtl_0|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "25.000 ns" { clk {} clk~out {} div10_t:inst6|2 {} clk_gen:inst3|div10_t:inst|2 {} clk_gen:inst3|div10_t:inst1|2 {} clk_gen:inst3|div10_t:inst2|2 {} clk_gen:inst3|div10_t:inst3|2 {} clk_gen:inst3|div10_t:inst4|2 {} clk_gen:inst3|div10_t:inst5|2 {} final:inst|lpm_counter:qn_rtl_0|alt_counter_f10ke:wysi_counter|q[3] {} } { 0.000ns 0.000ns 2.200ns 1.600ns 0.200ns 1.800ns 3.700ns 2.600ns 1.600ns 5.000ns } { 0.000ns 1.400ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 0.000ns } "" } } { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.300 ns" { flag final:inst|lpm_counter:qn_rtl_0|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "11.300 ns" { flag {} flag~out {} final:inst|lpm_counter:qn_rtl_0|alt_counter_f10ke:wysi_counter|q[3] {} } { 0.000ns 0.000ns 3.900ns } { 0.000ns 5.900ns 1.500ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "113 " "Info: Allocated 113 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 25 19:17:58 2013 " "Info: Processing ended: Tue Jun 25 19:17:58 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 12 s " "Info: Quartus II Full Compilation was successful. 0 errors, 12 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
