# compile verilog/system verilog design source files
verilog blk_mem_gen_v8_3_5  \
"../../../../microprocessor.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_3.v" \

verilog xil_defaultlib  \
"../../../../microprocessor.srcs/sources_1/ip/blk_mem_ROM/sim/blk_mem_ROM.v" \
"../../../../microprocessor.srcs/sources_1/ip/blk_mem_RAM/sim/blk_mem_RAM.v" \
"../../../../microprocessor.srcs/sources_1/new/microprocessor_final.v" \
"../../../../microprocessor.srcs/sim_1/new/microprocessor_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
