Release 14.3 Drc P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Wed Nov 20 17:45:59 2013

drc -z lcd_top.ncd lcd_top.pcf

INFO:PhysDesignRules:1437 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM_ADV comp
   gpu/setup/clk31p5_dcm_inst/DCM_31p5_INST, consult the device Data Sheet.
DRC detected 0 errors and 0 warnings.
