Analysis & Synthesis report for rc4
Wed Mar 22 10:50:00 2017
Quartus II 64-Bit Version 14.1.1 Build 190 01/19/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Default Parameter Settings
  5. Parallel Compilation
  6. Analysis & Synthesis Source Files Read
  7. Analysis & Synthesis IP Cores Summary
  8. Partition Status Summary
  9. Dependent File Changes for Partition Top
 10. Dependent File Changes for Partition sld_hub:auto_hub
 11. Partition for Top-Level Resource Utilization by Entity
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for s_memory:S|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1
 16. Source assignments for e_memory:E|altsyncram:altsyncram_component|altsyncram_n7r1:auto_generated|altsyncram_alq2:altsyncram1
 17. Source assignments for d_memory:D|altsyncram:altsyncram_component|altsyncram_ra32:auto_generated|altsyncram_top2:altsyncram1
 18. Parameter Settings for User Entity Instance: Top-level Entity: |ksa
 19. Parameter Settings for User Entity Instance: s_memory:S|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: e_memory:E|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: d_memory:D|altsyncram:altsyncram_component
 22. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 23. Partition Dependent Files
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Partition "sld_hub:auto_hub" Resource Utilization by Entity
 26. Multiplexer Restructuring Statistics (Restructuring Performed)
 27. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 28. In-System Memory Content Editor Settings
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages
 31. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Mar 22 10:50:00 2017       ;
; Quartus II 64-Bit Version       ; 14.1.1 Build 190 01/19/2015 SJ Full Version ;
; Revision Name                   ; rc4                                         ;
; Top-level Entity Name           ; ksa                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A until Partition Merge                   ;
; Total registers                 ; N/A until Partition Merge                   ;
; Total pins                      ; N/A until Partition Merge                   ;
; Total virtual pins              ; N/A until Partition Merge                   ;
; Total block memory bits         ; N/A until Partition Merge                   ;
; Total DSP Blocks                ; N/A until Partition Merge                   ;
; Total HSSI RX PCSs              ; N/A until Partition Merge                   ;
; Total HSSI PMA RX Deserializers ; N/A until Partition Merge                   ;
; Total HSSI TX PCSs              ; N/A until Partition Merge                   ;
; Total HSSI PMA TX Serializers   ; N/A until Partition Merge                   ;
; Total PLLs                      ; N/A until Partition Merge                   ;
; Total DLLs                      ; N/A until Partition Merge                   ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; ksa                ; rc4                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Extract Verilog State Machines                                                  ; Off                ; On                 ;
; Extract VHDL State Machines                                                     ; Off                ; On                 ;
; Iteration limit for non-constant Verilog loops                                  ; 5000               ; 250                ;
; Auto ROM Replacement                                                            ; Off                ; On                 ;
; Auto RAM Replacement                                                            ; Off                ; On                 ;
; Synchronization Register Chain Length                                           ; 2                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Off                ; Normal compilation ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------+
; Analysis & Synthesis Default Parameter Settings ;
+----------------------+--------------------------+
; Name                 ; Setting                  ;
+----------------------+--------------------------+
; CYCLONEII_SAFE_WRITE ; RESTRUCTURE              ;
+----------------------+--------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                 ;
+--------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                       ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                         ; Library     ;
+--------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------+-------------+
; SevenSegmentDisplayDecoder.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/d2m0b/Downloads/Lab4/template_de1soc/SevenSegmentDisplayDecoder.v                           ;             ;
; ksa.sv                                                 ; yes             ; User SystemVerilog HDL File            ; C:/Users/d2m0b/Downloads/Lab4/template_de1soc/ksa.sv                                                 ;             ;
; e_memory.v                                             ; yes             ; User Wizard-Generated File             ; C:/Users/d2m0b/Downloads/Lab4/template_de1soc/e_memory.v                                             ;             ;
; d_memory.v                                             ; yes             ; User Wizard-Generated File             ; C:/Users/d2m0b/Downloads/Lab4/template_de1soc/d_memory.v                                             ;             ;
; s_memory.v                                             ; yes             ; User Wizard-Generated File             ; C:/Users/d2m0b/Downloads/Lab4/template_de1soc/s_memory.v                                             ;             ;
; altsyncram.tdf                                         ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf                                        ;             ;
; stratix_ram_block.inc                                  ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                 ;             ;
; lpm_mux.inc                                            ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_mux.inc                                           ;             ;
; lpm_decode.inc                                         ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_decode.inc                                        ;             ;
; aglobal141.inc                                         ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/aglobal141.inc                                        ;             ;
; a_rdenreg.inc                                          ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/a_rdenreg.inc                                         ;             ;
; altrom.inc                                             ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/altrom.inc                                            ;             ;
; altram.inc                                             ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/altram.inc                                            ;             ;
; altdpram.inc                                           ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/altdpram.inc                                          ;             ;
; db/altsyncram_2d32.tdf                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/d2m0b/Downloads/Lab4/template_de1soc/db/altsyncram_2d32.tdf                                 ;             ;
; db/altsyncram_dsp2.tdf                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/d2m0b/Downloads/Lab4/template_de1soc/db/altsyncram_dsp2.tdf                                 ;             ;
; sld_mod_ram_rom.vhd                                    ; yes             ; Encrypted Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                   ;             ;
; sld_jtag_endpoint_adapter.sv                           ; yes             ; Encrypted Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.sv                          ;             ;
; sld_rom_sr.vhd                                         ; yes             ; Encrypted Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                        ;             ;
; db/altsyncram_n7r1.tdf                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/d2m0b/Downloads/Lab4/template_de1soc/db/altsyncram_n7r1.tdf                                 ;             ;
; db/altsyncram_alq2.tdf                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/d2m0b/Downloads/Lab4/template_de1soc/db/altsyncram_alq2.tdf                                 ;             ;
; message.mif                                            ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/d2m0b/Downloads/Lab4/template_de1soc/message.mif                                            ;             ;
; db/altsyncram_ra32.tdf                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/d2m0b/Downloads/Lab4/template_de1soc/db/altsyncram_ra32.tdf                                 ;             ;
; db/altsyncram_top2.tdf                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/d2m0b/Downloads/Lab4/template_de1soc/db/altsyncram_top2.tdf                                 ;             ;
; sld_hub.vhd                                            ; yes             ; Encrypted Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/sld_hub.vhd                                           ; work        ;
; db/ip/sld73f98f60/alt_sld_fab.v                        ; yes             ; Encrypted Altera IP File               ; C:/Users/d2m0b/Downloads/Lab4/template_de1soc/db/ip/sld73f98f60/alt_sld_fab.v                        ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/d2m0b/Downloads/Lab4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_presplit.sv   ; yes             ; Encrypted Altera IP File               ; C:/Users/d2m0b/Downloads/Lab4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Altera IP File               ; C:/Users/d2m0b/Downloads/Lab4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_splitter.sv   ; yes             ; Encrypted Altera IP File               ; C:/Users/d2m0b/Downloads/Lab4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                       ; yes             ; Encrypted Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                      ;             ;
; lpm_divide.tdf                                         ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_divide.tdf                                        ;             ;
; abs_divider.inc                                        ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/abs_divider.inc                                       ;             ;
; sign_div_unsign.inc                                    ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                   ;             ;
; db/lpm_divide_j3m.tdf                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/d2m0b/Downloads/Lab4/template_de1soc/db/lpm_divide_j3m.tdf                                  ;             ;
; db/sign_div_unsign_mlh.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/d2m0b/Downloads/Lab4/template_de1soc/db/sign_div_unsign_mlh.tdf                             ;             ;
; db/alt_u_div_ive.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/d2m0b/Downloads/Lab4/template_de1soc/db/alt_u_div_ive.tdf                                   ;             ;
+--------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+----------------------------------------------------------+
; Partition Status Summary                                 ;
+------------------+-------------+-------------------------+
; Partition Name   ; Synthesized ; Reason                  ;
+------------------+-------------+-------------------------+
; Top              ; yes         ; Dependent files changed ;
; sld_hub:auto_hub ; yes         ; Dependent files changed ;
+------------------+-------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition Top                                                                                   ;
+-----------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy ; File Name ; Relative Location ; Change   ; Old                              ; New                              ;
+-----------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; |         ; ksa.sv    ; Project Directory ; Checksum ; e2781231ecfdd7df31d3bcd573075ed6 ; da221c18ec5bdbf6cecd730e84a97a2c ;
+-----------+-----------+-------------------+----------+----------------------------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition sld_hub:auto_hub                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------+---------------------------------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy                                                                                                    ; File Name                       ; Relative Location ; Change   ; Old                              ; New                              ;
+--------------------------------------------------------------------------------------------------------------+---------------------------------+-------------------+----------+----------------------------------+----------------------------------+
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric ; db/ip/sld73f98f60/alt_sld_fab.v ; Project Directory ; Checksum ; c567fb5a5beabb10cb42fe2a79beacc4 ; 6ed4ede9df9d1593dbad19858af59fda ;
+--------------------------------------------------------------------------------------------------------------+---------------------------------+-------------------+----------+----------------------------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                          ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                         ; Library Name ;
+---------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ksa                                                                ; 631 (280)         ; 280 (178)    ; 2560              ; 0          ; 0    ; 0            ; |ksa                                                                                                                                                        ; work         ;
;    |SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0|    ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0                                                                                            ; work         ;
;    |SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1|    ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1                                                                                            ; work         ;
;    |SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2|    ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2                                                                                            ; work         ;
;    |SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3|    ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3                                                                                            ; work         ;
;    |SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4|    ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4                                                                                            ; work         ;
;    |SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5|    ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5                                                                                            ; work         ;
;    |d_memory:D|                                                     ; 40 (0)            ; 34 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|d_memory:D                                                                                                                                             ; work         ;
;       |altsyncram:altsyncram_component|                             ; 40 (0)            ; 34 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|d_memory:D|altsyncram:altsyncram_component                                                                                                             ; work         ;
;          |altsyncram_ra32:auto_generated|                           ; 40 (0)            ; 34 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|d_memory:D|altsyncram:altsyncram_component|altsyncram_ra32:auto_generated                                                                              ; work         ;
;             |altsyncram_top2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |ksa|d_memory:D|altsyncram:altsyncram_component|altsyncram_ra32:auto_generated|altsyncram_top2:altsyncram1                                                  ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                             ; 40 (23)           ; 34 (25)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|d_memory:D|altsyncram:altsyncram_component|altsyncram_ra32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|d_memory:D|altsyncram:altsyncram_component|altsyncram_ra32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;    |e_memory:E|                                                     ; 41 (0)            ; 34 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|e_memory:E                                                                                                                                             ; work         ;
;       |altsyncram:altsyncram_component|                             ; 41 (0)            ; 34 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|e_memory:E|altsyncram:altsyncram_component                                                                                                             ; work         ;
;          |altsyncram_n7r1:auto_generated|                           ; 41 (0)            ; 34 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|e_memory:E|altsyncram:altsyncram_component|altsyncram_n7r1:auto_generated                                                                              ; work         ;
;             |altsyncram_alq2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |ksa|e_memory:E|altsyncram:altsyncram_component|altsyncram_n7r1:auto_generated|altsyncram_alq2:altsyncram1                                                  ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                             ; 41 (23)           ; 34 (25)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|e_memory:E|altsyncram:altsyncram_component|altsyncram_n7r1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 18 (18)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|e_memory:E|altsyncram:altsyncram_component|altsyncram_n7r1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;    |lpm_divide:Mod0|                                                ; 183 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|lpm_divide:Mod0                                                                                                                                        ; work         ;
;       |lpm_divide_j3m:auto_generated|                               ; 183 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|lpm_divide:Mod0|lpm_divide_j3m:auto_generated                                                                                                          ; work         ;
;          |sign_div_unsign_mlh:divider|                              ; 183 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|lpm_divide:Mod0|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider                                                                              ; work         ;
;             |alt_u_div_ive:divider|                                 ; 183 (183)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|lpm_divide:Mod0|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider                                                        ; work         ;
;    |s_memory:S|                                                     ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|s_memory:S                                                                                                                                             ; work         ;
;       |altsyncram:altsyncram_component|                             ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|s_memory:S|altsyncram:altsyncram_component                                                                                                             ; work         ;
;          |altsyncram_2d32:auto_generated|                           ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|s_memory:S|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated                                                                              ; work         ;
;             |altsyncram_dsp2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |ksa|s_memory:S|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1                                                  ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                             ; 40 (23)           ; 34 (25)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|s_memory:S|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|s_memory:S|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
+---------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                      ; Reason for Removal                     ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Sj_value[8..31]                                                                                                                    ; Lost fanout                            ;
; Si_value[8..31]                                                                                                                    ; Lost fanout                            ;
; j[8..31]                                                                                                                           ; Lost fanout                            ;
; secret_key[0][7]                                                                                                                   ; Merged with secret_key[0][6]           ;
; secret_key[0][6]                                                                                                                   ; Stuck at GND due to stuck port data_in ;
; secret_key_24_bit[23]                                                                                                              ; Stuck at GND due to stuck port data_in ;
; secret_key_24_bit[0]                                                                                                               ; Merged with secret_key[2][0]           ;
; secret_key_24_bit[1]                                                                                                               ; Merged with secret_key[2][1]           ;
; secret_key_24_bit[2]                                                                                                               ; Merged with secret_key[2][2]           ;
; secret_key_24_bit[3]                                                                                                               ; Merged with secret_key[2][3]           ;
; secret_key_24_bit[4]                                                                                                               ; Merged with secret_key[2][4]           ;
; secret_key_24_bit[5]                                                                                                               ; Merged with secret_key[2][5]           ;
; secret_key_24_bit[6]                                                                                                               ; Merged with secret_key[2][6]           ;
; secret_key_24_bit[7]                                                                                                               ; Merged with secret_key[2][7]           ;
; secret_key_24_bit[8]                                                                                                               ; Merged with secret_key[1][0]           ;
; secret_key_24_bit[9]                                                                                                               ; Merged with secret_key[1][1]           ;
; secret_key_24_bit[10]                                                                                                              ; Merged with secret_key[1][2]           ;
; secret_key_24_bit[11]                                                                                                              ; Merged with secret_key[1][3]           ;
; secret_key_24_bit[12]                                                                                                              ; Merged with secret_key[1][4]           ;
; secret_key_24_bit[13]                                                                                                              ; Merged with secret_key[1][5]           ;
; secret_key_24_bit[14]                                                                                                              ; Merged with secret_key[1][6]           ;
; secret_key_24_bit[15]                                                                                                              ; Merged with secret_key[1][7]           ;
; secret_key_24_bit[16]                                                                                                              ; Merged with secret_key[0][0]           ;
; secret_key_24_bit[17]                                                                                                              ; Merged with secret_key[0][1]           ;
; secret_key_24_bit[18]                                                                                                              ; Merged with secret_key[0][2]           ;
; secret_key_24_bit[19]                                                                                                              ; Merged with secret_key[0][3]           ;
; secret_key_24_bit[20]                                                                                                              ; Merged with secret_key[0][4]           ;
; secret_key_24_bit[21]                                                                                                              ; Merged with secret_key[0][5]           ;
; s_memory:S|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; e_memory:E|altsyncram:altsyncram_component|altsyncram_n7r1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; d_memory:D|altsyncram:altsyncram_component|altsyncram_ra32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 100                                                                                            ;                                        ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                           ;
+------------------+---------------------------+----------------------------------------+
; Register name    ; Reason for Removal        ; Registers Removed due to This Register ;
+------------------+---------------------------+----------------------------------------+
; secret_key[0][6] ; Stuck at GND              ; secret_key_24_bit[23]                  ;
;                  ; due to stuck port data_in ;                                        ;
+------------------+---------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|s_memory:S|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|s_memory:S|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|e_memory:E|altsyncram:altsyncram_component|altsyncram_n7r1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|e_memory:E|altsyncram:altsyncram_component|altsyncram_n7r1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|d_memory:D|altsyncram:altsyncram_component|altsyncram_ra32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|d_memory:D|altsyncram:altsyncram_component|altsyncram_ra32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|s_memory:S|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|e_memory:E|altsyncram:altsyncram_component|altsyncram_n7r1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|d_memory:D|altsyncram:altsyncram_component|altsyncram_ra32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|s_memory:S|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|e_memory:E|altsyncram:altsyncram_component|altsyncram_n7r1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|d_memory:D|altsyncram:altsyncram_component|altsyncram_ra32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 19:1               ; 44 bits   ; 528 LEs       ; 0 LEs                ; 528 LEs                ; Yes        ; |ksa|secret_key[0][5]                                                                                                                                                       ;
; 34:1               ; 32 bits   ; 704 LEs       ; 32 LEs               ; 672 LEs                ; Yes        ; |ksa|k[27]                                                                                                                                                                  ;
; 24:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ksa|s_memory:S|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 24:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ksa|e_memory:E|altsyncram:altsyncram_component|altsyncram_n7r1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 24:1               ; 4 bits    ; 64 LEs        ; 28 LEs               ; 36 LEs                 ; Yes        ; |ksa|d_memory:D|altsyncram:altsyncram_component|altsyncram_ra32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 21:1               ; 8 bits    ; 112 LEs       ; 0 LEs                ; 112 LEs                ; Yes        ; |ksa|Sj_value[0]                                                                                                                                                            ;
; 21:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |ksa|data[0]                                                                                                                                                                ;
; 20:1               ; 8 bits    ; 104 LEs       ; 0 LEs                ; 104 LEs                ; Yes        ; |ksa|f[0]                                                                                                                                                                   ;
; 36:1               ; 24 bits   ; 576 LEs       ; 0 LEs                ; 576 LEs                ; Yes        ; |ksa|i[21]                                                                                                                                                                  ;
; 21:1               ; 8 bits    ; 112 LEs       ; 8 LEs                ; 104 LEs                ; Yes        ; |ksa|j[5]                                                                                                                                                                   ;
; 22:1               ; 8 bits    ; 112 LEs       ; 0 LEs                ; 112 LEs                ; Yes        ; |ksa|Si_value[2]                                                                                                                                                            ;
; 21:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |ksa|address[6]                                                                                                                                                             ;
; 24:1               ; 8 bits    ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |ksa|i[0]                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ksa|Mux1                                                                                                                                                                   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |ksa|Mux5                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for s_memory:S|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                          ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                           ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for e_memory:E|altsyncram:altsyncram_component|altsyncram_n7r1:auto_generated|altsyncram_alq2:altsyncram1 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                          ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                           ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for d_memory:D|altsyncram:altsyncram_component|altsyncram_ra32:auto_generated|altsyncram_top2:altsyncram1 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                          ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                           ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |ksa ;
+-----------------------+-------+-------------------------------------+
; Parameter Name        ; Value ; Type                                ;
+-----------------------+-------+-------------------------------------+
; init                  ; 00000 ; Unsigned Binary                     ;
; fill_S_memory         ; 00001 ; Unsigned Binary                     ;
; read_SI1              ; 00010 ; Unsigned Binary                     ;
; SI_read_delay         ; 00011 ; Unsigned Binary                     ;
; read_SI3              ; 00100 ; Unsigned Binary                     ;
; set_J1                ; 00101 ; Unsigned Binary                     ;
; set_J2                ; 00110 ; Unsigned Binary                     ;
; read_SJ1              ; 00111 ; Unsigned Binary                     ;
; SJ_read_delay         ; 01000 ; Unsigned Binary                     ;
; read_SJ3              ; 01001 ; Unsigned Binary                     ;
; swap_SI               ; 01010 ; Unsigned Binary                     ;
; swap_SJ               ; 01011 ; Unsigned Binary                     ;
; wait_a_cycle          ; 01100 ; Unsigned Binary                     ;
; swap1_done            ; 01101 ; Unsigned Binary                     ;
; swap2_done            ; 01110 ; Unsigned Binary                     ;
; reset_all             ; 01111 ; Unsigned Binary                     ;
; set_read_SI1          ; 10000 ; Unsigned Binary                     ;
; set_SI_read_delay     ; 10001 ; Unsigned Binary                     ;
; set_read_SI2          ; 10010 ; Unsigned Binary                     ;
; read_SF1              ; 10011 ; Unsigned Binary                     ;
; SF_read_delay         ; 10100 ; Unsigned Binary                     ;
; read_SF2              ; 10101 ; Unsigned Binary                     ;
; decrypt1              ; 10110 ; Unsigned Binary                     ;
; decrypt_delay         ; 10111 ; Unsigned Binary                     ;
; decrypt2              ; 11000 ; Unsigned Binary                     ;
; decrypt3              ; 11001 ; Unsigned Binary                     ;
; check_decrypt         ; 11010 ; Unsigned Binary                     ;
; increment_key         ; 11011 ; Unsigned Binary                     ;
; read_decryption       ; 11100 ; Unsigned Binary                     ;
; read_decrypt_delay    ; 11101 ; Unsigned Binary                     ;
; decryption_successful ; 11110 ; Unsigned Binary                     ;
; decryption_failed     ; 11111 ; Unsigned Binary                     ;
+-----------------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: s_memory:S|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                     ;
; WIDTH_A                            ; 8                    ; Signed Integer              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Untyped                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_2d32      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: e_memory:E|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                     ;
; WIDTH_A                            ; 8                    ; Signed Integer              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer              ;
; NUMWORDS_A                         ; 32                   ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Untyped                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; message.mif          ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_n7r1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: d_memory:D|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                     ;
; WIDTH_A                            ; 8                    ; Signed Integer              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer              ;
; NUMWORDS_A                         ; 32                   ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Untyped                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_ra32      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 2              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_j3m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                              ;
+------------------------------------------------------+--------------------+---------+----------------------------------+
; File                                                 ; Location           ; Library ; Checksum                         ;
+------------------------------------------------------+--------------------+---------+----------------------------------+
; libraries/megafunctions/a_rdenreg.inc                ; Quartus II Install ; work    ; 3fcdce7559590d5a8afbe64788d201fb ;
; libraries/megafunctions/aglobal141.inc               ; Quartus II Install ; work    ; 533c7ba2a4f6ade9514bdca75c93e92a ;
; libraries/megafunctions/altdpram.inc                 ; Quartus II Install ; work    ; 2f9e6727b678ffd76e72bc5a95a26300 ;
; libraries/megafunctions/altram.inc                   ; Quartus II Install ; work    ; ad5518b39ffd3cf1df377e6360d1c9b6 ;
; libraries/megafunctions/altrom.inc                   ; Quartus II Install ; work    ; 192b74eafa8debf2248ea73881e77f91 ;
; libraries/megafunctions/altsyncram.tdf               ; Quartus II Install ; work    ; 08a5dda4e4a491c3618a2c852c710d24 ;
; libraries/megafunctions/lpm_decode.inc               ; Quartus II Install ; work    ; 10da69a8bbd590d66779e7a142f73790 ;
; libraries/megafunctions/lpm_mux.inc                  ; Quartus II Install ; work    ; dd87bed90959d6126db09970164b7ba6 ;
; libraries/megafunctions/sld_jtag_endpoint_adapter.sv ; Quartus II Install ; work    ; 19b9f9e97365de215c6cbe30ec9c5e20 ;
; libraries/megafunctions/sld_mod_ram_rom.vhd          ; Quartus II Install ; work    ; bcd33f726e9fa7f8eb95cc5488895585 ;
; libraries/megafunctions/sld_rom_sr.vhd               ; Quartus II Install ; work    ; 1ff9dc75ee3c74fe7f0f7fb31f195f8f ;
; libraries/megafunctions/stratix_ram_block.inc        ; Quartus II Install ; work    ; e3a03868917f0b3dd57b6ed1dd195f22 ;
; d_memory.v                                           ; Project Directory  ; work    ; 9e296d2721a00721749221866d659b7d ;
; db/altsyncram_2d32.tdf                               ; Project Directory  ; work    ; ae228f6ea51179eb0554e8c3d4003eaf ;
; db/altsyncram_alq2.tdf                               ; Project Directory  ; work    ; 8282838be5149c5cfa786e13733a270f ;
; db/altsyncram_dsp2.tdf                               ; Project Directory  ; work    ; 21a03a839b0828c7107759d7fdb2f5f0 ;
; db/altsyncram_n7r1.tdf                               ; Project Directory  ; work    ; ab65b73e6d6e7519cd8a5cffa43fb802 ;
; db/altsyncram_ra32.tdf                               ; Project Directory  ; work    ; 091e52ff24c05f3bbe27b1bde3821997 ;
; db/altsyncram_top2.tdf                               ; Project Directory  ; work    ; c0e7b1caa3afc09666741eed76bcf3ee ;
; e_memory.v                                           ; Project Directory  ; work    ; 8f33f33ce2f799d27b6ab29f637caeec ;
; ksa.sv                                               ; Project Directory  ; work    ; da221c18ec5bdbf6cecd730e84a97a2c ;
; message.mif                                          ; Project Directory  ; work    ; 431f18dec4aba132409776b84125b702 ;
; s_memory.v                                           ; Project Directory  ; work    ; 335307c60cfee4eebc7278ada4260a10 ;
; SevenSegmentDisplayDecoder.v                         ; Project Directory  ; work    ; 09f9201a998a6a1bf71254959ec0fbc3 ;
+------------------------------------------------------+--------------------+---------+----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 280                         ;
;     CLR               ; 15                          ;
;     ENA               ; 69                          ;
;     ENA CLR           ; 12                          ;
;     ENA CLR SLD       ; 24                          ;
;     ENA SCLR          ; 118                         ;
;     ENA SLD           ; 32                          ;
;     SCLR              ; 8                           ;
;     plain             ; 2                           ;
; arriav_lcell_comb     ; 631                         ;
;     arith             ; 258                         ;
;         0 data inputs ; 32                          ;
;         1 data inputs ; 142                         ;
;         2 data inputs ; 22                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 29                          ;
;         5 data inputs ; 2                           ;
;     extend            ; 3                           ;
;         7 data inputs ; 3                           ;
;     normal            ; 370                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 113                         ;
;         3 data inputs ; 49                          ;
;         4 data inputs ; 76                          ;
;         5 data inputs ; 71                          ;
;         6 data inputs ; 53                          ;
; boundary_port         ; 120                         ;
; stratixv_ram_block    ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 41.90                       ;
; Average LUT depth     ; 11.61                       ;
+-----------------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "sld_hub:auto_hub" Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                          ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                      ; Library Name ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ksa                                                                                                ; 145 (0)           ; 109 (0)      ; 0                 ; 0          ; 0    ; 0            ; |ksa                                                                                                                                                                                                                     ; work         ;
;    |sld_hub:auto_hub|                                                                               ; 145 (1)           ; 109 (0)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub                                                                                                                                                                                                    ; work         ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric| ; 144 (1)           ; 109 (7)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                        ; alt_sld_fab  ;
;          |alt_sld_fab_sldfabric:sldfabric|                                                          ; 143 (0)           ; 102 (0)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab  ;
;             |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                          ; 143 (105)         ; 102 (73)     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; work         ;
;                |sld_rom_sr:hub_info_reg|                                                            ; 19 (19)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; work         ;
;                |sld_shadow_jsm:shadow_jsm|                                                          ; 19 (19)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; work         ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                           ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]                    ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                    ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 10:1               ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ;
; 36:1               ; 4 bits    ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 109                                      ;
;     CLR               ; 5                                        ;
;     ENA               ; 31                                       ;
;     ENA CLR           ; 51                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 15                                       ;
; arriav_lcell_comb     ; 145                                      ;
;     extend            ; 2                                        ;
;         7 data inputs ; 2                                        ;
;     normal            ; 143                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 25                                       ;
;         3 data inputs ; 44                                       ;
;         4 data inputs ; 17                                       ;
;         5 data inputs ; 24                                       ;
;         6 data inputs ; 26                                       ;
; boundary_port         ; 208                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.46                                     ;
+-----------------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                              ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                        ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------+
; 0              ; S           ; 8     ; 256   ; Read/Write ; s_memory:S|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated ;
; 1              ; E           ; 8     ; 32    ; Read/Write ; e_memory:E|altsyncram:altsyncram_component|altsyncram_n7r1:auto_generated ;
; 2              ; D           ; 8     ; 32    ; Read/Write ; d_memory:D|altsyncram:altsyncram_component|altsyncram_ra32:auto_generated ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:01     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.1 Build 190 01/19/2015 SJ Full Version
    Info: Processing started: Wed Mar 22 10:49:42 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file sevensegmentdisplaydecoder.v
    Info (12023): Found entity 1: SevenSegmentDisplayDecoder
Info (12021): Found 1 design units, including 1 entities, in source file ksa.sv
    Info (12023): Found entity 1: ksa
Info (12021): Found 1 design units, including 1 entities, in source file e_memory.v
    Info (12023): Found entity 1: e_memory
Info (12021): Found 1 design units, including 1 entities, in source file d_memory.v
    Info (12023): Found entity 1: d_memory
Info (12021): Found 1 design units, including 1 entities, in source file s_memory.v
    Info (12023): Found entity 1: s_memory
Info (12021): Found 1 design units, including 1 entities, in source file s_mem.v
    Info (12023): Found entity 1: S_mem
Info (12021): Found 1 design units, including 1 entities, in source file lab4_top.sv
    Info (12023): Found entity 1: lab4_top
Info (12127): Elaborating entity "ksa" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at ksa.sv(126): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ksa.sv(127): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ksa.sv(143): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ksa.sv(171): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ksa.sv(192): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ksa.sv(193): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ksa.sv(211): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ksa.sv(212): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ksa.sv(221): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ksa.sv(222): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ksa.sv(239): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ksa.sv(269): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ksa.sv(288): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ksa.sv(305): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ksa.sv(306): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ksa.sv(313): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "s_memory" for hierarchy "s_memory:S"
Info (12128): Elaborating entity "altsyncram" for hierarchy "s_memory:S|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "s_memory:S|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "s_memory:S|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2d32.tdf
    Info (12023): Found entity 1: altsyncram_2d32
Info (12128): Elaborating entity "altsyncram_2d32" for hierarchy "s_memory:S|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dsp2.tdf
    Info (12023): Found entity 1: altsyncram_dsp2
Info (12128): Elaborating entity "altsyncram_dsp2" for hierarchy "s_memory:S|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "s_memory:S|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "s_memory:S|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "s_memory:S|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1392508928"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "s_memory:S|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "s_memory:S|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info (12128): Elaborating entity "e_memory" for hierarchy "e_memory:E"
Info (12128): Elaborating entity "altsyncram" for hierarchy "e_memory:E|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "e_memory:E|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "e_memory:E|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "message.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (287001): Assertion warning: Not using extra address lines in altsyncram megafunction design -- 32 memory words in side A specified but total number of address lines is 8
Warning (287001): Assertion warning: Not using extra address lines in altsyncram megafunction design -- 32 memory words in side A specified but total number of address lines is 8
Warning (287001): Assertion warning: Not using extra address lines in altsyncram megafunction design -- 32 memory words in side B specified but total number of address lines is 8
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n7r1.tdf
    Info (12023): Found entity 1: altsyncram_n7r1
Info (12128): Elaborating entity "altsyncram_n7r1" for hierarchy "e_memory:E|altsyncram:altsyncram_component|altsyncram_n7r1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_alq2.tdf
    Info (12023): Found entity 1: altsyncram_alq2
Info (12128): Elaborating entity "altsyncram_alq2" for hierarchy "e_memory:E|altsyncram:altsyncram_component|altsyncram_n7r1:auto_generated|altsyncram_alq2:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "e_memory:E|altsyncram:altsyncram_component|altsyncram_n7r1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "e_memory:E|altsyncram:altsyncram_component|altsyncram_n7r1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "e_memory:E|altsyncram:altsyncram_component|altsyncram_n7r1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1157627904"
    Info (12134): Parameter "NUMWORDS" = "32"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "d_memory" for hierarchy "d_memory:D"
Info (12128): Elaborating entity "altsyncram" for hierarchy "d_memory:D|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "d_memory:D|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "d_memory:D|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=D"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (287001): Assertion warning: Not using extra address lines in altsyncram megafunction design -- 32 memory words in side A specified but total number of address lines is 8
Warning (287001): Assertion warning: Not using extra address lines in altsyncram megafunction design -- 32 memory words in side A specified but total number of address lines is 8
Warning (287001): Assertion warning: Not using extra address lines in altsyncram megafunction design -- 32 memory words in side B specified but total number of address lines is 8
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ra32.tdf
    Info (12023): Found entity 1: altsyncram_ra32
Info (12128): Elaborating entity "altsyncram_ra32" for hierarchy "d_memory:D|altsyncram:altsyncram_component|altsyncram_ra32:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_top2.tdf
    Info (12023): Found entity 1: altsyncram_top2
Info (12128): Elaborating entity "altsyncram_top2" for hierarchy "d_memory:D|altsyncram:altsyncram_component|altsyncram_ra32:auto_generated|altsyncram_top2:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "d_memory:D|altsyncram:altsyncram_component|altsyncram_ra32:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "d_memory:D|altsyncram:altsyncram_component|altsyncram_ra32:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "d_memory:D|altsyncram:altsyncram_component|altsyncram_ra32:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1140850688"
    Info (12134): Parameter "NUMWORDS" = "32"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "SevenSegmentDisplayDecoder" for hierarchy "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 5 modules, 5 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_splitter
Info (12206): 2 design partitions require synthesis
    Info (12211): Partition "Top" requires synthesis because there were changes to its dependent source files
    Info (12211): Partition "sld_hub:auto_hub" requires synthesis because there were changes to its dependent source files
Info (12209): No design partitions will skip synthesis in the current incremental compilation
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0"
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_j3m.tdf
    Info (12023): Found entity 1: lpm_divide_j3m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf
    Info (12023): Found entity 1: alt_u_div_ive
Info (281020): Starting Logic Optimization and Technology Mapping for Top Partition
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 72 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 883 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 50 input pins
    Info (21059): Implemented 70 output pins
    Info (21061): Implemented 739 logic cells
    Info (21064): Implemented 24 RAM segments
Info (281019): Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (21057): Implemented 371 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 95 input pins
    Info (21059): Implemented 113 output pins
    Info (21061): Implemented 163 logic cells
Info (144001): Generated suppressed messages file C:/Users/d2m0b/Downloads/Lab4/template_de1soc/output_files/rc4.map.smsg
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings
    Info: Peak virtual memory: 737 megabytes
    Info: Processing ended: Wed Mar 22 10:50:01 2017
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:38


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/d2m0b/Downloads/Lab4/template_de1soc/output_files/rc4.map.smsg.


