$comment
	File created using the following command:
		vcd file three_line_to_eight_decimal_decoder.msim.vcd -direction
$end
$date
	Thu Oct 24 21:53:31 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module three_line_to_eight_decimal_decoder_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var reg 1 # C $end
$var wire 1 $ Y0 $end
$var wire 1 % Y1 $end
$var wire 1 & Y2 $end
$var wire 1 ' Y3 $end
$var wire 1 ( Y4 $end
$var wire 1 ) Y5 $end
$var wire 1 * Y6 $end
$var wire 1 + Y7 $end
$var wire 1 , sampler $end
$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 Y0~output_o $end
$var wire 1 4 Y1~output_o $end
$var wire 1 5 Y2~output_o $end
$var wire 1 6 Y3~output_o $end
$var wire 1 7 Y4~output_o $end
$var wire 1 8 Y5~output_o $end
$var wire 1 9 Y6~output_o $end
$var wire 1 : Y7~output_o $end
$var wire 1 ; C~input_o $end
$var wire 1 < A~input_o $end
$var wire 1 = B~input_o $end
$var wire 1 > inst|33~0_combout $end
$var wire 1 ? inst|33~1_combout $end
$var wire 1 @ inst|33~2_combout $end
$var wire 1 A inst|33~3_combout $end
$var wire 1 B inst|33~4_combout $end
$var wire 1 C inst|33~5_combout $end
$var wire 1 D inst|33~6_combout $end
$var wire 1 E inst|33~7_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
1%
1&
1'
1(
1)
1*
1+
x,
0-
1.
x/
10
11
12
03
14
15
16
17
18
19
1:
0;
0<
0=
1>
0?
0@
0A
0B
0C
0D
0E
$end
#1000000
1!
1<
0,
1?
0>
04
13
0%
1$
#2000000
1"
0!
1=
0<
1,
1@
0?
05
14
0&
1%
#3000000
1!
1<
0,
1A
0@
06
15
0'
1&
#4000000
1#
0"
0!
1;
0=
0<
1,
1B
0A
07
16
0(
1'
#5000000
1!
1<
0,
1C
0B
08
17
0)
1(
#6000000
1"
0!
1=
0<
1,
1D
0C
09
18
0*
1)
#7000000
1!
1<
0,
1E
0D
0:
19
0+
1*
#8000000
