$date
	Sat Oct 31 03:41:32 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 2 ! Q [1:0] $end
$var reg 2 " D [1:0] $end
$var reg 1 # En $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$scope module b $end
$var wire 2 & D [1:0] $end
$var wire 1 # En $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 2 ' Q [1:0] $end
$scope module a $end
$var wire 1 ( D $end
$var wire 1 # En $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var reg 1 ) Q $end
$upscope $end
$scope module a1 $end
$var wire 1 * D $end
$var wire 1 # En $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var reg 1 + Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x+
x*
x)
x(
bx '
bx &
x%
x$
x#
bx "
bx !
$end
#1
0(
0*
b0 "
b0 &
0#
0%
0$
#2
0)
b0 !
b0 '
0+
1%
1$
#3
1*
b1 "
b1 &
1#
0%
0$
#4
b1 !
b1 '
1+
1(
0*
b10 "
b10 &
1$
#5
0$
#6
1)
b10 !
b10 '
0+
1$
#7
1*
b11 "
b11 &
0$
#8
b11 !
b11 '
1+
1$
#9
0$
#10
1$
#11
0(
b1 "
b1 &
0#
0$
#12
1$
#13
0$
#14
1$
#15
1(
0*
b10 "
b10 &
0$
