{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 09 18:47:26 2015 " "Info: Processing started: Thu Apr 09 18:47:26 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g04_lab03 -c g04_lab03 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off g04_lab03 -c g04_lab03" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g04_tempo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g04_tempo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g04_tempo-implementation " "Info: Found design unit 1: g04_tempo-implementation" {  } { { "g04_tempo.vhd" "" { Text "H:/My Documents/Lab3/g04_tempo.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g04_tempo " "Info: Found entity 1: g04_tempo" {  } { { "g04_tempo.vhd" "" { Text "H:/My Documents/Lab3/g04_tempo.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-SYN " "Info: Found design unit 1: test-SYN" {  } { { "test.vhd" "" { Text "H:/My Documents/Lab3/test.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 test " "Info: Found entity 1: test" {  } { { "test.vhd" "" { Text "H:/My Documents/Lab3/test.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g04_bin2bcd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g04_bin2bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g04_bin2bcd-implementation " "Info: Found design unit 1: g04_bin2bcd-implementation" {  } { { "g04_bin2bcd.vhd" "" { Text "H:/My Documents/Lab3/g04_bin2bcd.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g04_bin2bcd " "Info: Found entity 1: g04_bin2bcd" {  } { { "g04_bin2bcd.vhd" "" { Text "H:/My Documents/Lab3/g04_bin2bcd.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g04_7_segment_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g04_7_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g04_7_segment_decoder-implementation " "Info: Found design unit 1: g04_7_segment_decoder-implementation" {  } { { "g04_7_segment_decoder.vhd" "" { Text "H:/My Documents/Lab3/g04_7_segment_decoder.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g04_7_segment_decoder " "Info: Found entity 1: g04_7_segment_decoder" {  } { { "g04_7_segment_decoder.vhd" "" { Text "H:/My Documents/Lab3/g04_7_segment_decoder.vhd" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g04_integration.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g04_integration.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g04_integration-implementation " "Info: Found design unit 1: g04_integration-implementation" {  } { { "g04_integration.vhd" "" { Text "H:/My Documents/Lab3/g04_integration.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g04_integration " "Info: Found entity 1: g04_integration" {  } { { "g04_integration.vhd" "" { Text "H:/My Documents/Lab3/g04_integration.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g04_note_timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g04_note_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g04_note_timer-implementation " "Info: Found design unit 1: g04_note_timer-implementation" {  } { { "g04_note_timer.vhd" "" { Text "H:/My Documents/Lab3/g04_note_timer.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g04_note_timer " "Info: Found entity 1: g04_note_timer" {  } { { "g04_note_timer.vhd" "" { Text "H:/My Documents/Lab3/g04_note_timer.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_flash_memory_controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altera_up_flash_memory_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_Flash_Memory_Controller-rtl " "Info: Found design unit 1: Altera_UP_Flash_Memory_Controller-rtl" {  } { { "Altera_UP_Flash_Memory_Controller.vhd" "" { Text "H:/My Documents/Lab3/Altera_UP_Flash_Memory_Controller.vhd" 64 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Flash_Memory_Controller " "Info: Found entity 1: Altera_UP_Flash_Memory_Controller" {  } { { "Altera_UP_Flash_Memory_Controller.vhd" "" { Text "H:/My Documents/Lab3/Altera_UP_Flash_Memory_Controller.vhd" 35 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_flash_memory_ip_core_standalone.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altera_up_flash_memory_ip_core_standalone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Slowed_Altera_UP_Flash_Memory_UP_Core_Standalone-rtl " "Info: Found design unit 1: Slowed_Altera_UP_Flash_Memory_UP_Core_Standalone-rtl" {  } { { "Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" "" { Text "H:/My Documents/Lab3/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Slowed_Altera_UP_Flash_Memory_UP_Core_Standalone " "Info: Found entity 1: Slowed_Altera_UP_Flash_Memory_UP_Core_Standalone" {  } { { "Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" "" { Text "H:/My Documents/Lab3/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_flash_memory_user_interface.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altera_up_flash_memory_user_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_Flash_Memory_User_Interface-rtl " "Info: Found design unit 1: Altera_UP_Flash_Memory_User_Interface-rtl" {  } { { "Altera_UP_Flash_Memory_User_Interface.vhd" "" { Text "H:/My Documents/Lab3/Altera_UP_Flash_Memory_User_Interface.vhd" 46 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Flash_Memory_User_Interface " "Info: Found entity 1: Altera_UP_Flash_Memory_User_Interface" {  } { { "Altera_UP_Flash_Memory_User_Interface.vhd" "" { Text "H:/My Documents/Lab3/Altera_UP_Flash_Memory_User_Interface.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g04_audio_interface.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g04_audio_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g00_audio_interface-a " "Info: Found design unit 1: g00_audio_interface-a" {  } { { "g04_audio_interface.vhd" "" { Text "H:/My Documents/Lab3/g04_audio_interface.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g00_audio_interface " "Info: Found entity 1: g00_audio_interface" {  } { { "g04_audio_interface.vhd" "" { Text "H:/My Documents/Lab3/g04_audio_interface.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g04_fsm_controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g04_fsm_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g04_FSM_Controller-a " "Info: Found design unit 1: g04_FSM_Controller-a" {  } { { "g04_FSM_Controller.vhd" "" { Text "H:/My Documents/Lab3/g04_FSM_Controller.vhd" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g04_FSM_Controller " "Info: Found entity 1: g04_FSM_Controller" {  } { { "g04_FSM_Controller.vhd" "" { Text "H:/My Documents/Lab3/g04_FSM_Controller.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g04_altera_display.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g04_altera_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g04_altera_display-bdf_type " "Info: Found design unit 1: g04_altera_display-bdf_type" {  } { { "g04_altera_display.vhd" "" { Text "H:/My Documents/Lab3/g04_altera_display.vhd" 36 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g04_altera_display " "Info: Found entity 1: g04_altera_display" {  } { { "g04_altera_display.vhd" "" { Text "H:/My Documents/Lab3/g04_altera_display.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g04_read_flash_control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g04_read_flash_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g04_flash_read_control-a " "Info: Found design unit 1: g04_flash_read_control-a" {  } { { "g04_read_flash_control.vhd" "" { Text "H:/My Documents/Lab3/g04_read_flash_control.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g04_flash_read_control " "Info: Found entity 1: g04_flash_read_control" {  } { { "g04_read_flash_control.vhd" "" { Text "H:/My Documents/Lab3/g04_read_flash_control.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "g04_altera_display " "Info: Elaborating entity \"g04_altera_display\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g04_flash_read_control g04_flash_read_control:b2v_inst " "Info: Elaborating entity \"g04_flash_read_control\" for hierarchy \"g04_flash_read_control:b2v_inst\"" {  } { { "g04_altera_display.vhd" "b2v_inst" { Text "H:/My Documents/Lab3/g04_altera_display.vhd" 129 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fmax g04_read_flash_control.vhd(190) " "Warning (10492): VHDL Process Statement warning at g04_read_flash_control.vhd(190): signal \"fmax\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g04_read_flash_control.vhd" "" { Text "H:/My Documents/Lab3/g04_read_flash_control.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fmax g04_read_flash_control.vhd(192) " "Warning (10492): VHDL Process Statement warning at g04_read_flash_control.vhd(192): signal \"fmax\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g04_read_flash_control.vhd" "" { Text "H:/My Documents/Lab3/g04_read_flash_control.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fmax g04_read_flash_control.vhd(194) " "Warning (10492): VHDL Process Statement warning at g04_read_flash_control.vhd(194): signal \"fmax\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g04_read_flash_control.vhd" "" { Text "H:/My Documents/Lab3/g04_read_flash_control.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fmax g04_read_flash_control.vhd(196) " "Warning (10492): VHDL Process Statement warning at g04_read_flash_control.vhd(196): signal \"fmax\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g04_read_flash_control.vhd" "" { Text "H:/My Documents/Lab3/g04_read_flash_control.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fmax g04_read_flash_control.vhd(198) " "Warning (10492): VHDL Process Statement warning at g04_read_flash_control.vhd(198): signal \"fmax\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g04_read_flash_control.vhd" "" { Text "H:/My Documents/Lab3/g04_read_flash_control.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fmax g04_read_flash_control.vhd(200) " "Warning (10492): VHDL Process Statement warning at g04_read_flash_control.vhd(200): signal \"fmax\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g04_read_flash_control.vhd" "" { Text "H:/My Documents/Lab3/g04_read_flash_control.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fmax g04_read_flash_control.vhd(202) " "Warning (10492): VHDL Process Statement warning at g04_read_flash_control.vhd(202): signal \"fmax\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g04_read_flash_control.vhd" "" { Text "H:/My Documents/Lab3/g04_read_flash_control.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fmax g04_read_flash_control.vhd(204) " "Warning (10492): VHDL Process Statement warning at g04_read_flash_control.vhd(204): signal \"fmax\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g04_read_flash_control.vhd" "" { Text "H:/My Documents/Lab3/g04_read_flash_control.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Slowed_Altera_UP_Flash_Memory_UP_Core_Standalone Slowed_Altera_UP_Flash_Memory_UP_Core_Standalone:b2v_inst1 " "Info: Elaborating entity \"Slowed_Altera_UP_Flash_Memory_UP_Core_Standalone\" for hierarchy \"Slowed_Altera_UP_Flash_Memory_UP_Core_Standalone:b2v_inst1\"" {  } { { "g04_altera_display.vhd" "b2v_inst1" { Text "H:/My Documents/Lab3/g04_altera_display.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_clock2 Altera_UP_Flash_Memory_IP_Core_Standalone.vhd(131) " "Warning (10492): VHDL Process Statement warning at Altera_UP_Flash_Memory_IP_Core_Standalone.vhd(131): signal \"i_clock2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" "" { Text "H:/My Documents/Lab3/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Flash_Memory_User_Interface Slowed_Altera_UP_Flash_Memory_UP_Core_Standalone:b2v_inst1\|Altera_UP_Flash_Memory_User_Interface:ui " "Info: Elaborating entity \"Altera_UP_Flash_Memory_User_Interface\" for hierarchy \"Slowed_Altera_UP_Flash_Memory_UP_Core_Standalone:b2v_inst1\|Altera_UP_Flash_Memory_User_Interface:ui\"" {  } { { "Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" "ui" { Text "H:/My Documents/Lab3/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" 140 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Flash_Memory_Controller Slowed_Altera_UP_Flash_Memory_UP_Core_Standalone:b2v_inst1\|Altera_UP_Flash_Memory_Controller:fm " "Info: Elaborating entity \"Altera_UP_Flash_Memory_Controller\" for hierarchy \"Slowed_Altera_UP_Flash_Memory_UP_Core_Standalone:b2v_inst1\|Altera_UP_Flash_Memory_Controller:fm\"" {  } { { "Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" "fm" { Text "H:/My Documents/Lab3/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" 166 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g04_7_segment_decoder g04_7_segment_decoder:b2v_inst10 " "Info: Elaborating entity \"g04_7_segment_decoder\" for hierarchy \"g04_7_segment_decoder:b2v_inst10\"" {  } { { "g04_altera_display.vhd" "b2v_inst10" { Text "H:/My Documents/Lab3/g04_altera_display.vhd" 165 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g00_audio_interface g00_audio_interface:b2v_inst5 " "Info: Elaborating entity \"g00_audio_interface\" for hierarchy \"g00_audio_interface:b2v_inst5\"" {  } { { "g04_altera_display.vhd" "b2v_inst5" { Text "H:/My Documents/Lab3/g04_altera_display.vhd" 198 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kps3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_kps3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kps3 " "Info: Found entity 1: altsyncram_kps3" {  } { { "db/altsyncram_kps3.tdf" "" { Text "H:/My Documents/Lab3/db/altsyncram_kps3.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3eq1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3eq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3eq1 " "Info: Found entity 1: altsyncram_3eq1" {  } { { "db/altsyncram_3eq1.tdf" "" { Text "H:/My Documents/Lab3/db/altsyncram_3eq1.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4oa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_4oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4oa " "Info: Found entity 1: decode_4oa" {  } { { "db/decode_4oa.tdf" "" { Text "H:/My Documents/Lab3/db/decode_4oa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_kib.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_kib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_kib " "Info: Found entity 1: mux_kib" {  } { { "db/mux_kib.tdf" "" { Text "H:/My Documents/Lab3/db/mux_kib.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_foc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_foc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_foc " "Info: Found entity 1: mux_foc" {  } { { "db/mux_foc.tdf" "" { Text "H:/My Documents/Lab3/db/mux_foc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Info: Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "H:/My Documents/Lab3/db/decode_rqf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dai.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_dai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dai " "Info: Found entity 1: cntr_dai" {  } { { "db/cntr_dai.tdf" "" { Text "H:/My Documents/Lab3/db/cntr_dai.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p6j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_p6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p6j " "Info: Found entity 1: cntr_p6j" {  } { { "db/cntr_p6j.tdf" "" { Text "H:/My Documents/Lab3/db/cntr_p6j.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ci.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_2ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ci " "Info: Found entity 1: cntr_2ci" {  } { { "db/cntr_2ci.tdf" "" { Text "H:/My Documents/Lab3/db/cntr_2ci.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Info: Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "H:/My Documents/Lab3/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Info: Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "H:/My Documents/Lab3/db/cntr_gui.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Info: Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "H:/My Documents/Lab3/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Info: Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 0 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "g04_altera_display.vhd" "Mult0" { Text "H:/My Documents/Lab3/g04_altera_display.vhd" 203 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "g04_altera_display.vhd" "" { Text "H:/My Documents/Lab3/g04_altera_display.vhd" 203 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Info: Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Info: Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Info: Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Info: Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Info: Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "g04_altera_display.vhd" "" { Text "H:/My Documents/Lab3/g04_altera_display.vhd" 203 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_20t.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_20t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_20t " "Info: Found entity 1: mult_20t" {  } { { "db/mult_20t.tdf" "" { Text "H:/My Documents/Lab3/db/mult_20t.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "104 " "Info: Ignored 104 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY_SUM" "2 " "Info: Ignored 2 CARRY_SUM buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "" 0 -1} { "Info" "IOPT_MLS_IGNORED_SOFT" "102 " "Info: Ignored 102 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "Altera_UP_Flash_Memory_Controller.vhd" "" { Text "H:/My Documents/Lab3/Altera_UP_Flash_Memory_Controller.vhd" 141 -1 0 } } { "g04_audio_interface.vhd" "" { Text "H:/My Documents/Lab3/g04_audio_interface.vhd" 47 -1 0 } } { "g04_audio_interface.vhd" "" { Text "H:/My Documents/Lab3/g04_audio_interface.vhd" 67 -1 0 } } { "g04_audio_interface.vhd" "" { Text "H:/My Documents/Lab3/g04_audio_interface.vhd" 179 -1 0 } } { "g04_read_flash_control.vhd" "" { Text "H:/My Documents/Lab3/g04_read_flash_control.vhd" 88 -1 0 } } { "g04_audio_interface.vhd" "" { Text "H:/My Documents/Lab3/g04_audio_interface.vhd" 55 -1 0 } } { "g04_read_flash_control.vhd" "" { Text "H:/My Documents/Lab3/g04_read_flash_control.vhd" 40 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "g00_audio_interface:b2v_inst5\|bit_count\[2\] High " "Critical Warning (18010): Register g00_audio_interface:b2v_inst5\|bit_count\[2\] will power up to High" {  } { { "g04_audio_interface.vhd" "" { Text "H:/My Documents/Lab3/g04_audio_interface.vhd" 179 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "g00_audio_interface:b2v_inst5\|bit_count\[0\] High " "Critical Warning (18010): Register g00_audio_interface:b2v_inst5\|bit_count\[0\] will power up to High" {  } { { "g04_audio_interface.vhd" "" { Text "H:/My Documents/Lab3/g04_audio_interface.vhd" 179 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "g00_audio_interface:b2v_inst5\|bit_count\[1\] High " "Critical Warning (18010): Register g00_audio_interface:b2v_inst5\|bit_count\[1\] will power up to High" {  } { { "g04_audio_interface.vhd" "" { Text "H:/My Documents/Lab3/g04_audio_interface.vhd" 179 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Slowed_Altera_UP_Flash_Memory_UP_Core_Standalone:b2v_inst1\|Altera_UP_Flash_Memory_User_Interface:ui\|present_state.s_ERASE_SECTOR " "Info: Register \"Slowed_Altera_UP_Flash_Memory_UP_Core_Standalone:b2v_inst1\|Altera_UP_Flash_Memory_User_Interface:ui\|present_state.s_ERASE_SECTOR\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Slowed_Altera_UP_Flash_Memory_UP_Core_Standalone:b2v_inst1\|Altera_UP_Flash_Memory_User_Interface:ui\|present_state.s_ERASE_CHIP " "Info: Register \"Slowed_Altera_UP_Flash_Memory_UP_Core_Standalone:b2v_inst1\|Altera_UP_Flash_Memory_User_Interface:ui\|present_state.s_ERASE_CHIP\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_20t:auto_generated\|le5a\[7\] " "Info (17048): Logic cell \"lpm_mult:Mult0\|mult_20t:auto_generated\|le5a\[7\]\"" {  } { { "db/mult_20t.tdf" "le5a\[7\]" { Text "H:/My Documents/Lab3/db/mult_20t.tdf" 41 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_20t:auto_generated\|le5a\[6\] " "Info (17048): Logic cell \"lpm_mult:Mult0\|mult_20t:auto_generated\|le5a\[6\]\"" {  } { { "db/mult_20t.tdf" "le5a\[6\]" { Text "H:/My Documents/Lab3/db/mult_20t.tdf" 41 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_20t:auto_generated\|le5a\[5\] " "Info (17048): Logic cell \"lpm_mult:Mult0\|mult_20t:auto_generated\|le5a\[5\]\"" {  } { { "db/mult_20t.tdf" "le5a\[5\]" { Text "H:/My Documents/Lab3/db/mult_20t.tdf" 41 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_20t:auto_generated\|le5a\[4\] " "Info (17048): Logic cell \"lpm_mult:Mult0\|mult_20t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_20t.tdf" "le5a\[4\]" { Text "H:/My Documents/Lab3/db/mult_20t.tdf" 41 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_20t:auto_generated\|le5a\[3\] " "Info (17048): Logic cell \"lpm_mult:Mult0\|mult_20t:auto_generated\|le5a\[3\]\"" {  } { { "db/mult_20t.tdf" "le5a\[3\]" { Text "H:/My Documents/Lab3/db/mult_20t.tdf" 41 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_20t:auto_generated\|le5a\[2\] " "Info (17048): Logic cell \"lpm_mult:Mult0\|mult_20t:auto_generated\|le5a\[2\]\"" {  } { { "db/mult_20t.tdf" "le5a\[2\]" { Text "H:/My Documents/Lab3/db/mult_20t.tdf" 41 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_20t:auto_generated\|le5a\[1\] " "Info (17048): Logic cell \"lpm_mult:Mult0\|mult_20t:auto_generated\|le5a\[1\]\"" {  } { { "db/mult_20t.tdf" "le5a\[1\]" { Text "H:/My Documents/Lab3/db/mult_20t.tdf" 41 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_20t:auto_generated\|le5a\[0\] " "Info (17048): Logic cell \"lpm_mult:Mult0\|mult_20t:auto_generated\|le5a\[0\]\"" {  } { { "db/mult_20t.tdf" "le5a\[0\]" { Text "H:/My Documents/Lab3/db/mult_20t.tdf" 41 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 0 17 0 0 17 " "Critical Warning: Partially connected in-system debug instance \"auto_signaltap_0\" to 0 of its 17 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 17 missing sources or connections." {  } {  } 1 0 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1579 " "Info: Implemented 1579 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Info: Implemented 61 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1459 " "Info: Implemented 1459 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "349 " "Info: Peak virtual memory: 349 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 09 18:47:48 2015 " "Info: Processing ended: Thu Apr 09 18:47:48 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Info: Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
