#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x1340041c0 .scope module, "serial_paritity_gen_tb" "serial_paritity_gen_tb" 2 1;
 .timescale 0 0;
v0x134014a40_0 .var "clk", 0 0;
v0x134014ae0_0 .var "x", 0 0;
v0x134014b90_0 .net "z", 0 0, v0x1340149b0_0;  1 drivers
S_0x134004340 .scope module, "uut" "serial_paritity_gen" 2 4, 3 1 0, S_0x1340041c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "z";
P_0x134004510 .param/l "EVEN" 0 3 5, +C4<00000000000000000000000000000000>;
P_0x134004550 .param/l "ODD" 0 3 5, +C4<00000000000000000000000000000001>;
v0x1340047d0_0 .net "clk", 0 0, v0x134014a40_0;  1 drivers
v0x134014880_0 .var "even_odd", 0 0;
v0x134014920_0 .net "x", 0 0, v0x134014ae0_0;  1 drivers
v0x1340149b0_0 .var "z", 0 0;
E_0x134004720 .event anyedge, v0x134014880_0;
E_0x134004780 .event posedge, v0x1340047d0_0;
    .scope S_0x134004340;
T_0 ;
    %wait E_0x134004780;
    %load/vec4 v0x134014880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x134014880_0, 0;
    %jmp T_0.3;
T_0.0 ;
    %load/vec4 v0x134014920_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.4, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %pad/s 1;
    %assign/vec4 v0x134014880_0, 0;
    %jmp T_0.3;
T_0.1 ;
    %load/vec4 v0x134014920_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %pad/s 1;
    %assign/vec4 v0x134014880_0, 0;
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x134004340;
T_1 ;
    %wait E_0x134004720;
    %load/vec4 v0x134014880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1340149b0_0, 0, 1;
    %jmp T_1.2;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1340149b0_0, 0, 1;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1340041c0;
T_2 ;
    %vpi_call 2 6 "$dumpfile", "serial_parity.vcd" {0 0 0};
    %vpi_call 2 7 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1340041c0 {0 0 0};
    %vpi_call 2 8 "$monitor", $time, " x=%b  z=%b", v0x134014ae0_0, v0x134014b90_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134014a40_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x1340041c0;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x134014a40_0;
    %inv;
    %store/vec4 v0x134014a40_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1340041c0;
T_4 ;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134014ae0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134014ae0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134014ae0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134014ae0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134014ae0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134014ae0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134014ae0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134014ae0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134014ae0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134014ae0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134014ae0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134014ae0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134014ae0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134014ae0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134014ae0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134014ae0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134014ae0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134014ae0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 16 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "parity_gen_tb.v";
    "parity_gen.v";
