(librepcb_symbol 687263b8-584c-4522-ba71-6d4ea759dcc4
 (name "HALF_ADDER_4")
 (description "created from file---  ./Logic/HALF_ADDER_4.csv.\nGenerated with librepcb-parts-generator (generate_logic_sym.py)")
 (keywords "digital,logic")
 (author "John Eaton")
 (version "0.1")
 (created 2019-12-17T00:00:00Z)
 (deprecated false)
 (category 9212a13b-d12d-4d13-b2c3-07a6c86e5e5c)
 (pin de31c323-ce6d-47c2-9f6b-c1b4ab1c88b9 (name "A")
  (position -15.24 5.08) (rotation 0.0) (length 5.08)
 )
 (pin afb6417e-2a51-42cf-a255-9aed8f436f95 (name "B")
  (position -15.24 -5.08) (rotation 0.0) (length 5.08)
 )
 (pin bbf2b053-3d20-4a9e-acec-e48ddcdbea9a (name "SUM")
  (position 15.24 5.08) (rotation 180.0) (length 5.08)
 )
 (pin accefd04-3025-4200-9754-4cb837318a82 (name "CARRY")
  (position 15.24 -5.08) (rotation 180.0) (length 5.08)
 )
 (polygon bc62cea7-d6ef-4f20-9591-74772e49fb34 (layer sym_outlines)
  (width 0.254) (fill false) (grab_area true)
  (vertex (position -10.16 10.16) (angle 0.0))
  (vertex (position 10.16 10.16) (angle 0.0))
  (vertex (position 10.16 -10.16) (angle 0.0))
  (vertex (position -10.16 -10.16) (angle 0.0))
  (vertex (position -10.16 10.16) (angle 0.0))
 )
 (text ed246923-d6fd-4e34-8bf7-0daf8ad06129 (layer sym_names) (value "{{NAME}}")
  (align left bottom) (height 2.54) (position -12.7 10.16) (rotation 0.0)
 )
 (text 91b9a13e-76a3-4861-8653-1c61727362c7 (layer sym_values) (value "{{VALUE}}")
  (align left top) (height 2.54) (position -12.7 -10.16) (rotation 0.0)
 )
)
