/*
 * LeonOS x86_64 architecture support: initializes processor control state.
 * Provides CPU feature setup and the transition into user execution.
 */
#include <ntclks/console.h>
#include <ntclks/types.h>

#define X86_CR0_MP (1ULL << 1)
#define X86_CR0_EM (1ULL << 2)
#define X86_CR0_TS (1ULL << 3)
#define X86_CR0_NE (1ULL << 5)
#define X86_CR4_OSFXSR (1ULL << 9)
#define X86_CR4_OSXMMEXCPT (1ULL << 10)
#define X86_IA32_FS_BASE 0xc0000100u

static void write_msr(uint32_t msr, uint64_t value)
{
    __asm__ volatile("wrmsr" : : "c"(msr), "a"((uint32_t)value),
                     "d"((uint32_t)(value >> 32)) : "memory");
}

static uint64_t read_msr(uint32_t msr)
{
    uint32_t low;
    uint32_t high;
    __asm__ volatile("rdmsr" : "=a"(low), "=d"(high) : "c"(msr));
    return ((uint64_t)high << 32) | low;
}

void arch_set_user_fs(uint64_t base)
{
    write_msr(X86_IA32_FS_BASE, base);
}

uint64_t arch_get_user_fs(void)
{
    return read_msr(X86_IA32_FS_BASE);
}

static uint8_t initial_fpu_state[512] __attribute__((aligned(16)));

/**
 * @brief Copy the 512-byte saved FPU/SSE context from src into dst.
 */
static void copy_fpu_state(void *dst, const void *src)
{
    uint8_t *out = (uint8_t *)dst;
    const uint8_t *in = (const uint8_t *)src;
    for (uint32_t i = 0; i < sizeof(initial_fpu_state); ++i) {
        out[i] = in[i];
    }
}

/**
 * @brief Report that the architecture layer has initialized.
 */
void arch_init(void)
{
    console_printf("[ntclks] arch/x86_64 initialized\n");
}

/**
 * @brief Enable x87/SSE in CR0/CR4, set the default MXCSR, and snapshot the clean FPU state.
 */
void arch_fpu_init(void)
{
    uint64_t cr0;
    uint64_t cr4;
    uint32_t default_mxcsr = 0x1f80U;

    __asm__ volatile("mov %%cr0, %0" : "=r"(cr0));
    cr0 &= ~(X86_CR0_EM | X86_CR0_TS);
    cr0 |= X86_CR0_MP | X86_CR0_NE;
    __asm__ volatile("mov %0, %%cr0" : : "r"(cr0) : "memory");

    __asm__ volatile("mov %%cr4, %0" : "=r"(cr4));
    cr4 |= X86_CR4_OSFXSR | X86_CR4_OSXMMEXCPT;
    __asm__ volatile("mov %0, %%cr4" : : "r"(cr4) : "memory");

    __asm__ volatile("fninit\n\tldmxcsr %0" : : "m"(default_mxcsr) : "memory");
    __asm__ volatile("fxsave64 (%0)" : : "r"(initial_fpu_state) : "memory");
    console_printf("[ntclks] x87/SSE task state enabled\n");
}

/**
 * @brief Initialize a new task's FPU area with the clean, saved FPU state.
 */
void arch_fpu_task_init(void *state)
{
    copy_fpu_state(state, initial_fpu_state);
}

/**
 * @brief Save the current FPU/SSE state into the task's FXSAVE area.
 */
void arch_fpu_save(void *state)
{
    __asm__ volatile("fxsave64 (%0)" : : "r"(state) : "memory");
}

/**
 * @brief Load the task's FPU/SSE state back into the CPU with FXRSTOR.
 */
void arch_fpu_restore(const void *state)
{
    __asm__ volatile("fxrstor64 (%0)" : : "r"(state) : "memory");
}
