Warning: Derate summary report is only shown for full_clock_expanded paths. (UITE-431)
****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-slack_lesser_than 0.0000
	-max_paths 10000
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
Design : ORCA_TOP
Version: O-2018.06
Date   : Sun May 28 01:51:04 2023
****************************************


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_22_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[22]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0847     1.0847
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_22_/CLK (DFFARX2_HVT)
                                                     0.1273                     0.0000     1.0847 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_22_/Q (DFFARX2_HVT)
                                                     0.2960   1.0000            1.6574 &   2.7421 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[22] (net)
                               2   5.8819 
  I_SDRAM_TOP/I_SDRAM_IF/U13017/A4 (AO22X1_RVT)
                                            0.0358   0.2960   1.0000   0.0241   0.0243 &   2.7663 r
  I_SDRAM_TOP/I_SDRAM_IF/U13017/Y (AO22X1_RVT)       0.1225   1.0000            0.3469 &   3.1133 r
  I_SDRAM_TOP/I_SDRAM_IF/n11082 (net)
                               1   2.1634 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53766/A (NBUFFX2_RVT)
                                            0.0133   0.1225   1.0000   0.0090   0.0091 &   3.1223 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53766/Y (NBUFFX2_RVT)
                                                     0.1241   1.0000            0.1952 &   3.3175 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[22] (net)
                               1   5.8446 
  ZBUF_4_inst_53732/A (NBUFFX2_LVT)         0.0152   0.1241   1.0000   0.0106   0.0109 &   3.3284 r
  ZBUF_4_inst_53732/Y (NBUFFX2_LVT)                  0.1087   1.0000            0.1379 &   3.4663 r
  sd_DQ_out[22] (net)          1  11.3179 
  sd_DQ_out[22] (out)                       0.0000   0.1087   1.0000   0.0000   0.0002 &   3.4665 r
  data arrival time                                                                        3.4665

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.6009     2.6509
  clock reconvergence pessimism                                                 0.0303     2.6813
  clock uncertainty                                                            -0.1000     2.5813
  output external delay                                                        -0.7500     1.8313
  data required time                                                                       1.8313
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8313
  data arrival time                                                                       -3.4665
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6352


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_2_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[2]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0849     1.0849
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_2_/CLK (DFFARX1_HVT)
                                                     0.1272                     0.0000     1.0849 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_2_/Q (DFFARX1_HVT)
                                                     0.1993   1.0000            1.3517 &   2.4365 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[2] (net)
                               1   1.1830 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_53668/A (NBUFFX2_HVT)
                                            0.0390   0.1993   1.0000   0.0282   0.0282 &   2.4647 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_53668/Y (NBUFFX2_HVT)
                                                     0.2479   1.0000            0.4004 &   2.8651 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_12 (net)
                               2   6.6152 
  I_SDRAM_TOP/I_SDRAM_IF/U13037/A4 (AO22X1_RVT)
                                            0.0203   0.2479   1.0000   0.0141   0.0143 &   2.8794 r
  I_SDRAM_TOP/I_SDRAM_IF/U13037/Y (AO22X1_RVT)       0.0906   1.0000            0.2971 &   3.1765 r
  I_SDRAM_TOP/I_SDRAM_IF/n11060 (net)
                               1   0.7565 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53770/A (NBUFFX2_LVT)
                                            0.0078   0.0906   1.0000   0.0054   0.0054 &   3.1819 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53770/Y (NBUFFX2_LVT)
                                                     0.0779   1.0000            0.1098 &   3.2917 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[2] (net)
                               1   7.2796 
  ZBUF_4_inst_53761/A (NBUFFX2_LVT)         0.0108   0.0779   1.0000   0.0076   0.0081 &   3.2998 r
  ZBUF_4_inst_53761/Y (NBUFFX2_LVT)                  0.1052   1.0000            0.1226 &   3.4223 r
  sd_DQ_out[2] (net)           1  11.1711 
  sd_DQ_out[2] (out)                        0.0000   0.1052   1.0000   0.0000   0.0002 &   3.4225 r
  data arrival time                                                                        3.4225

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.6009     2.6509
  clock reconvergence pessimism                                                 0.0303     2.6813
  clock uncertainty                                                            -0.1000     2.5813
  output external delay                                                        -0.7500     1.8313
  data required time                                                                       1.8313
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8313
  data arrival time                                                                       -3.4225
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5912


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_27_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[27]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0846     1.0846
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_27_/CLK (DFFARX1_HVT)
                                                     0.1273                     0.0000     1.0846 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_27_/Q (DFFARX1_HVT)
                                                     0.3185   1.0000            1.4450 &   2.5296 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[27] (net)
                               2   4.8676 
  I_SDRAM_TOP/I_SDRAM_IF/U13012/A4 (AO22X1_RVT)
                                            0.0682   0.3185   1.0000   0.0478   0.0479 &   2.5775 r
  I_SDRAM_TOP/I_SDRAM_IF/U13012/Y (AO22X1_RVT)       0.1137   1.0000            0.3508 &   2.9283 r
  I_SDRAM_TOP/I_SDRAM_IF/n11073 (net)
                               1   1.7476 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_20_inst_53786/A (NBUFFX2_LVT)
                                            0.0170   0.1137   1.0000   0.0121   0.0121 &   2.9403 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_20_inst_53786/Y (NBUFFX2_LVT)
                                                     0.0717   1.0000            0.1118 &   3.0521 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[27] (net)
                               1   6.0789 
  ZBUF_4_inst_53713/A (NBUFFX2_LVT)         0.0180   0.0717   1.0000   0.0129   0.0132 &   3.0653 r
  ZBUF_4_inst_53713/Y (NBUFFX2_LVT)                  0.1132   1.0000            0.1255 &   3.1908 r
  sd_DQ_out[27] (net)          1  12.3360 
  sd_DQ_out[27] (out)                       0.0000   0.1132   1.0000   0.0000   0.0005 &   3.1913 r
  data arrival time                                                                        3.1913

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.6009     2.6509
  clock reconvergence pessimism                                                 0.0303     2.6813
  clock uncertainty                                                            -0.1000     2.5813
  output external delay                                                        -0.7500     1.8313
  data required time                                                                       1.8313
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8313
  data arrival time                                                                       -3.1913
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.3600


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[30]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0848     1.0848
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_/CLK (DFFARX1_HVT)
                                                     0.1271                     0.0000     1.0848 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_/Q (DFFARX1_HVT)
                                                     0.2675   1.0000            1.4094 &   2.4942 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[30] (net)
                               2   3.3018 
  I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 (AO22X1_RVT)
                                            0.0656   0.2675   1.0000   0.0463   0.0464 &   2.5405 r
  I_SDRAM_TOP/I_SDRAM_IF/U13009/Y (AO22X1_RVT)       0.1117   1.0000            0.3251 &   2.8656 r
  I_SDRAM_TOP/I_SDRAM_IF/n11084 (net)
                               1   1.6974 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53760/A (NBUFFX4_RVT)
                                            0.0157   0.1117   1.0000   0.0108   0.0108 &   2.8764 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53760/Y (NBUFFX4_RVT)
                                                     0.0999   1.0000            0.1820 &   3.0584 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[30] (net)
                               1   7.8080 
  ZBUF_4_inst_53733/A (NBUFFX2_LVT)         0.0032   0.0999   1.0000   0.0022   0.0027 &   3.0611 r
  ZBUF_4_inst_53733/Y (NBUFFX2_LVT)                  0.1060   1.0000            0.1294 &   3.1905 r
  sd_DQ_out[30] (net)          1  11.1242 
  sd_DQ_out[30] (out)                       0.0000   0.1060   1.0000   0.0000   0.0002 &   3.1907 r
  data arrival time                                                                        3.1907

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.6009     2.6509
  clock reconvergence pessimism                                                 0.0303     2.6813
  clock uncertainty                                                            -0.1000     2.5813
  output external delay                                                        -0.7500     1.8313
  data required time                                                                       1.8313
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8313
  data arrival time                                                                       -3.1907
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.3594


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_10_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[10]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0850     1.0850
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_10_/CLK (DFFARX1_HVT)
                                                     0.1272                     0.0000     1.0850 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_10_/Q (DFFARX1_HVT)
                                                     0.3061   1.0000            1.4372 &   2.5222 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[10] (net)
                               2   4.4919 
  I_SDRAM_TOP/I_SDRAM_IF/U13029/A4 (AO22X1_RVT)
                                            0.0188   0.3061   1.0000   0.0132   0.0133 &   2.5355 r
  I_SDRAM_TOP/I_SDRAM_IF/U13029/Y (AO22X1_RVT)       0.1050   1.0000            0.3381 &   2.8736 r
  I_SDRAM_TOP/I_SDRAM_IF/n11076 (net)
                               1   1.3859 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53768/A (NBUFFX2_LVT)
                                            0.0082   0.1050   1.0000   0.0057   0.0057 &   2.8793 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53768/Y (NBUFFX2_LVT)
                                                     0.0730   1.0000            0.1104 &   2.9897 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[10] (net)
                               1   6.3925 
  ZBUF_4_inst_53738/A (NBUFFX2_LVT)         0.0076   0.0730   1.0000   0.0053   0.0056 &   2.9953 r
  ZBUF_4_inst_53738/Y (NBUFFX2_LVT)                  0.1034   1.0000            0.1202 &   3.1154 r
  sd_DQ_out[10] (net)          1  10.9673 
  sd_DQ_out[10] (out)                       0.0000   0.1034   1.0000   0.0000   0.0002 &   3.1156 r
  data arrival time                                                                        3.1156

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.6009     2.6509
  clock reconvergence pessimism                                                 0.0303     2.6813
  clock uncertainty                                                            -0.1000     2.5813
  output external delay                                                        -0.7500     1.8313
  data required time                                                                       1.8313
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8313
  data arrival time                                                                       -3.1156
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.2843


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_18_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[18]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0767     1.0767
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_18_/CLK (DFFARX1_HVT)
                                                     0.1025                     0.0000     1.0767 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_18_/Q (DFFARX1_HVT)
                                                     0.2484   1.0000            1.3766 &   2.4533 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[18] (net)
                               2   2.7087 
  I_SDRAM_TOP/I_SDRAM_IF/U13021/A4 (AO22X1_RVT)
                                            0.0185   0.2484   1.0000   0.0127   0.0127 &   2.4660 r
  I_SDRAM_TOP/I_SDRAM_IF/U13021/Y (AO22X1_RVT)       0.0992   1.0000            0.3027 &   2.7687 r
  I_SDRAM_TOP/I_SDRAM_IF/n11083 (net)
                               1   1.0097 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_20_inst_53781/A (NBUFFX2_RVT)
                                            0.0000   0.0992   1.0000   0.0000   0.0000 &   2.7687 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_20_inst_53781/Y (NBUFFX2_RVT)
                                                     0.1117   1.0000            0.1737 &   2.9424 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[18] (net)
                               1   4.8944 
  ZBUF_4_inst_53737/A (NBUFFX2_LVT)         0.0176   0.1117   1.0000   0.0122   0.0124 &   2.9548 r
  ZBUF_4_inst_53737/Y (NBUFFX2_LVT)                  0.1085   1.0000            0.1342 &   3.0890 r
  sd_DQ_out[18] (net)          1  11.3801 
  sd_DQ_out[18] (out)                       0.0000   0.1085   1.0000   0.0000   0.0003 &   3.0893 r
  data arrival time                                                                        3.0893

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.6009     2.6509
  clock reconvergence pessimism                                                 0.0303     2.6813
  clock uncertainty                                                            -0.1000     2.5813
  output external delay                                                        -0.7500     1.8313
  data required time                                                                       1.8313
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8313
  data arrival time                                                                       -3.0893
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.2580


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_26_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[26]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0847     1.0847
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_26_/CLK (DFFARX1_HVT)
                                                     0.1271                     0.0000     1.0847 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_26_/Q (DFFARX1_HVT)
                                                     0.2712   1.0000            1.4122 &   2.4970 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[26] (net)
                               2   3.4167 
  I_SDRAM_TOP/I_SDRAM_IF/U13013/A4 (AO22X1_RVT)
                                            0.0135   0.2712   1.0000   0.0097   0.0097 &   2.5067 r
  I_SDRAM_TOP/I_SDRAM_IF/U13013/Y (AO22X1_RVT)       0.1145   1.0000            0.3288 &   2.8355 r
  I_SDRAM_TOP/I_SDRAM_IF/n11090 (net)
                               1   1.8040 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_20_inst_53774/A (NBUFFX2_LVT)
                                            0.0208   0.1145   1.0000   0.0149   0.0149 &   2.8504 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_20_inst_53774/Y (NBUFFX2_LVT)
                                                     0.0673   1.0000            0.1090 &   2.9595 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[26] (net)
                               1   5.4162 
  ZBUF_4_inst_53735/A (NBUFFX2_LVT)         0.0000   0.0673   1.0000   0.0000   0.0003 &   2.9597 r
  ZBUF_4_inst_53735/Y (NBUFFX2_LVT)                  0.1095   1.0000            0.1221 &   3.0818 r
  sd_DQ_out[26] (net)          1  11.8507 
  sd_DQ_out[26] (out)                       0.0000   0.1095   1.0000   0.0000   0.0004 &   3.0822 r
  data arrival time                                                                        3.0822

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.6009     2.6509
  clock reconvergence pessimism                                                 0.0303     2.6813
  clock uncertainty                                                            -0.1000     2.5813
  output external delay                                                        -0.7500     1.8313
  data required time                                                                       1.8313
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8313
  data arrival time                                                                       -3.0822
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.2509


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_9_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[9]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0715     1.0715
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_9_/CLK (DFFARX1_HVT)
                                                     0.0984                     0.0000     1.0715 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_9_/Q (DFFARX1_HVT)
                                                     0.2481   1.0000            1.3733 &   2.4448 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[9] (net)
                               2   2.6975 
  I_SDRAM_TOP/I_SDRAM_IF/U13030/A4 (AO22X1_RVT)
                                            0.0000   0.2481   1.0000   0.0000   0.0000 &   2.4449 r
  I_SDRAM_TOP/I_SDRAM_IF/U13030/Y (AO22X1_RVT)       0.1244   1.0000            0.3238 &   2.7687 r
  I_SDRAM_TOP/I_SDRAM_IF/n11059 (net)
                               1   2.2339 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_56_inst_53797/A (NBUFFX2_LVT)
                                            0.0141   0.1244   1.0000   0.0098   0.0098 &   2.7785 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_56_inst_53797/Y (NBUFFX2_LVT)
                                                     0.0747   1.0000            0.1166 &   2.8952 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[9] (net)
                               1   6.4132 
  ZBUF_4_inst_53729/A (NBUFFX2_LVT)         0.0066   0.0747   1.0000   0.0045   0.0047 &   2.8999 r
  ZBUF_4_inst_53729/Y (NBUFFX2_LVT)                  0.1057   1.0000            0.1220 &   3.0219 r
  sd_DQ_out[9] (net)           1  11.2665 
  sd_DQ_out[9] (out)                        0.0000   0.1057   1.0000   0.0000   0.0002 &   3.0221 r
  data arrival time                                                                        3.0221

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.6009     2.6509
  clock reconvergence pessimism                                                 0.0303     2.6813
  clock uncertainty                                                            -0.1000     2.5813
  output external delay                                                        -0.7500     1.8313
  data required time                                                                       1.8313
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8313
  data arrival time                                                                       -3.0221
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.1908


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_12_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[12]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0433     1.0433
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_12_/CLK (DFFARX1_HVT)
                                                     0.1038                     0.0000     1.0433 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_12_/Q (DFFARX1_HVT)
                                                     0.2565   1.0000            1.3838 &   2.4271 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[12] (net)
                               2   2.9593 
  I_SDRAM_TOP/I_SDRAM_IF/U13027/A4 (AO22X1_RVT)
                                            0.0000   0.2565   1.0000   0.0000   0.0000 &   2.4272 r
  I_SDRAM_TOP/I_SDRAM_IF/U13027/Y (AO22X1_RVT)       0.0963   1.0000            0.3084 &   2.7355 r
  I_SDRAM_TOP/I_SDRAM_IF/n11087 (net)
                               1   1.0705 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_20_inst_53785/A (NBUFFX2_LVT)
                                            0.0077   0.0963   1.0000   0.0054   0.0054 &   2.7409 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_20_inst_53785/Y (NBUFFX2_LVT)
                                                     0.0783   1.0000            0.1115 &   2.8524 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[12] (net)
                               1   7.2695 
  ZBUF_4_inst_53726/A (NBUFFX2_LVT)         0.0066   0.0783   1.0000   0.0046   0.0049 &   2.8574 r
  ZBUF_4_inst_53726/Y (NBUFFX2_LVT)                  0.1107   1.0000            0.1260 &   2.9834 r
  sd_DQ_out[12] (net)          1  11.9479 
  sd_DQ_out[12] (out)                       0.0000   0.1107   1.0000   0.0000   0.0004 &   2.9837 r
  data arrival time                                                                        2.9837

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.6009     2.6509
  clock reconvergence pessimism                                                 0.0303     2.6813
  clock uncertainty                                                            -0.1000     2.5813
  output external delay                                                        -0.7500     1.8313
  data required time                                                                       1.8313
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8313
  data arrival time                                                                       -2.9837
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.1525


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_14_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[14]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0850     1.0850
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_14_/CLK (DFFARX1_HVT)
                                                     0.1271                     0.0000     1.0850 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_14_/Q (DFFARX1_HVT)
                                                     0.3231   1.0000            1.4478 &   2.5328 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[14] (net)
                               2   5.0087 
  I_SDRAM_TOP/I_SDRAM_IF/U13025/A4 (AO22X1_LVT)
                                            0.0487   0.3231   1.0000   0.0329   0.0330 &   2.5658 r
  I_SDRAM_TOP/I_SDRAM_IF/U13025/Y (AO22X1_LVT)       0.1314   1.0000            0.2106 &   2.7764 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[14] (net)
                               1   6.5349 
  ZBUF_4_inst_53734/A (NBUFFX2_LVT)         0.0126   0.1314   1.0000   0.0085   0.0088 &   2.7853 r
  ZBUF_4_inst_53734/Y (NBUFFX2_LVT)                  0.1097   1.0000            0.1401 &   2.9254 r
  sd_DQ_out[14] (net)          1  11.3952 
  sd_DQ_out[14] (out)                       0.0000   0.1097   1.0000   0.0000   0.0003 &   2.9256 r
  data arrival time                                                                        2.9256

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.6009     2.6509
  clock reconvergence pessimism                                                 0.0303     2.6813
  clock uncertainty                                                            -0.1000     2.5813
  output external delay                                                        -0.7500     1.8313
  data required time                                                                       1.8313
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8313
  data arrival time                                                                       -2.9256
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0943


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_15_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[15]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0760     1.0760
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_15_/CLK (DFFARX1_HVT)
                                                     0.1025                     0.0000     1.0760 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_15_/Q (DFFARX1_HVT)
                                                     0.2697   1.0000            1.3932 &   2.4692 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[15] (net)
                               2   3.3703 
  I_SDRAM_TOP/I_SDRAM_IF/U13024/A4 (AO22X1_LVT)
                                            0.0192   0.2697   1.0000   0.0125   0.0126 &   2.4817 r
  I_SDRAM_TOP/I_SDRAM_IF/U13024/Y (AO22X1_LVT)       0.1389   1.0000            0.2085 &   2.6902 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[15] (net)
                               1   6.9509 
  ZBUF_4_inst_53710/A (NBUFFX2_LVT)         0.0572   0.1389   1.0000   0.0432   0.0436 &   2.7338 r
  ZBUF_4_inst_53710/Y (NBUFFX2_LVT)                  0.1169   1.0000            0.1456 &   2.8794 r
  sd_DQ_out[15] (net)          1  12.3513 
  sd_DQ_out[15] (out)                       0.0000   0.1169   1.0000   0.0000   0.0005 &   2.8799 r
  data arrival time                                                                        2.8799

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.6009     2.6509
  clock reconvergence pessimism                                                 0.0303     2.6813
  clock uncertainty                                                            -0.1000     2.5813
  output external delay                                                        -0.7500     1.8313
  data required time                                                                       1.8313
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8313
  data arrival time                                                                       -2.8799
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0486


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_16_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[16]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0766     1.0766
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_16_/CLK (DFFARX1_HVT)
                                                     0.1025                     0.0000     1.0766 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_16_/Q (DFFARX1_HVT)
                                                     0.3121   1.0000            1.4229 &   2.4995 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[16] (net)
                               2   4.6750 
  I_SDRAM_TOP/I_SDRAM_IF/U13023/A4 (AO22X1_LVT)
                                            0.0604   0.3121   1.0000   0.0389   0.0390 &   2.5385 r
  I_SDRAM_TOP/I_SDRAM_IF/U13023/Y (AO22X1_LVT)       0.1142   1.0000            0.1965 &   2.7350 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[16] (net)
                               1   5.0965 
  ZBUF_4_inst_53730/A (NBUFFX2_LVT)         0.0000   0.1142   1.0000   0.0000   0.0002 &   2.7353 r
  ZBUF_4_inst_53730/Y (NBUFFX2_LVT)                  0.1103   1.0000            0.1360 &   2.8712 r
  sd_DQ_out[16] (net)          1  11.6158 
  sd_DQ_out[16] (out)                       0.0000   0.1103   1.0000   0.0000   0.0003 &   2.8715 r
  data arrival time                                                                        2.8715

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.6009     2.6509
  clock reconvergence pessimism                                                 0.0303     2.6813
  clock uncertainty                                                            -0.1000     2.5813
  output external delay                                                        -0.7500     1.8313
  data required time                                                                       1.8313
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8313
  data arrival time                                                                       -2.8715
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0403


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_6_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[6]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0767     1.0767
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_6_/CLK (DFFARX1_HVT)
                                                     0.1025                     0.0000     1.0767 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_6_/Q (DFFARX1_HVT)
                                                     0.2960   1.0000            1.4128 &   2.4895 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[6] (net)
                               2   4.1867 
  I_SDRAM_TOP/I_SDRAM_IF/U13033/A4 (AO22X1_LVT)
                                            0.0185   0.2960   1.0000   0.0129   0.0130 &   2.5025 r
  I_SDRAM_TOP/I_SDRAM_IF/U13033/Y (AO22X1_LVT)       0.1333   1.0000            0.2082 &   2.7107 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[6] (net)
                               1   6.5990 
  ZBUF_4_inst_53736/A (NBUFFX2_LVT)         0.0214   0.1333   1.0000   0.0153   0.0156 &   2.7263 r
  ZBUF_4_inst_53736/Y (NBUFFX2_LVT)                  0.1066   1.0000            0.1385 &   2.8648 r
  sd_DQ_out[6] (net)           1  10.9230 
  sd_DQ_out[6] (out)                        0.0000   0.1066   1.0000   0.0000   0.0002 &   2.8649 r
  data arrival time                                                                        2.8649

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.6009     2.6509
  clock reconvergence pessimism                                                 0.0303     2.6813
  clock uncertainty                                                            -0.1000     2.5813
  output external delay                                                        -0.7500     1.8313
  data required time                                                                       1.8313
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8313
  data arrival time                                                                       -2.8649
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0337


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[0]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0847     1.0847
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_0_/CLK (DFFARX1_HVT)
                                                     0.1271                     0.0000     1.0847 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_0_/Q (DFFARX1_HVT)
                                                     0.2540   1.0000            1.3988 &   2.4835 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[0] (net)
                               2   2.8816 
  I_SDRAM_TOP/I_SDRAM_IF/U13039/A4 (AO22X1_LVT)
                                            0.0234   0.2540   1.0000   0.0167   0.0167 &   2.5002 r
  I_SDRAM_TOP/I_SDRAM_IF/U13039/Y (AO22X1_LVT)       0.1296   1.0000            0.2008 &   2.7010 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[0] (net)
                               1   6.3013 
  ZBUF_4_inst_53731/A (NBUFFX2_LVT)         0.0133   0.1296   1.0000   0.0092   0.0095 &   2.7105 r
  ZBUF_4_inst_53731/Y (NBUFFX2_LVT)                  0.1083   1.0000            0.1390 &   2.8495 r
  sd_DQ_out[0] (net)           1  11.2154 
  sd_DQ_out[0] (out)                        0.0000   0.1083   1.0000   0.0000   0.0002 &   2.8497 r
  data arrival time                                                                        2.8497

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.6009     2.6509
  clock reconvergence pessimism                                                 0.0303     2.6813
  clock uncertainty                                                            -0.1000     2.5813
  output external delay                                                        -0.7500     1.8313
  data required time                                                                       1.8313
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8313
  data arrival time                                                                       -2.8497
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0185


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[19]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0845     1.0845
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_/CLK (DFFARX1_HVT)
                                                     0.1272                     0.0000     1.0845 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_/Q (DFFARX1_HVT)
                                                     0.2298   1.0000            1.3799 &   2.4644 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[19] (net)
                               2   2.1279 
  I_SDRAM_TOP/I_SDRAM_IF/U13020/A4 (AO22X1_LVT)
                                            0.0296   0.2298   1.0000   0.0207   0.0207 &   2.4851 r
  I_SDRAM_TOP/I_SDRAM_IF/U13020/Y (AO22X1_LVT)       0.1365   1.0000            0.2002 &   2.6853 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[19] (net)
                               1   6.8471 
  ZBUF_4_inst_53708/A (NBUFFX2_LVT)         0.0140   0.1365   1.0000   0.0097   0.0101 &   2.6954 r
  ZBUF_4_inst_53708/Y (NBUFFX2_LVT)                  0.1202   1.0000            0.1472 &   2.8426 r
  sd_DQ_out[19] (net)          1  12.8568 
  sd_DQ_out[19] (out)                       0.0000   0.1202   1.0000   0.0000   0.0006 &   2.8432 r
  data arrival time                                                                        2.8432

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.6009     2.6509
  clock reconvergence pessimism                                                 0.0303     2.6813
  clock uncertainty                                                            -0.1000     2.5813
  output external delay                                                        -0.7500     1.8313
  data required time                                                                       1.8313
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8313
  data arrival time                                                                       -2.8432
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0119


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_31_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[31]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0760     1.0760
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_31_/CLK (DFFARX1_HVT)
                                                     0.1025                     0.0000     1.0760 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_31_/Q (DFFARX1_HVT)
                                                     0.2577   1.0000            1.3838 &   2.4599 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[31] (net)
                               2   2.9984 
  I_SDRAM_TOP/I_SDRAM_IF/U13008/A4 (AO22X1_LVT)
                                            0.0000   0.2577   1.0000   0.0000   0.0000 &   2.4599 r
  I_SDRAM_TOP/I_SDRAM_IF/U13008/Y (AO22X1_LVT)       0.1380   1.0000            0.2082 &   2.6681 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[31] (net)
                               1   7.0750 
  ZBUF_4_inst_53709/A (NBUFFX2_LVT)         0.0315   0.1380   1.0000   0.0221   0.0226 &   2.6907 r
  ZBUF_4_inst_53709/Y (NBUFFX2_LVT)                  0.1229   1.0000            0.1491 &   2.8398 r
  sd_DQ_out[31] (net)          1  13.2183 
  sd_DQ_out[31] (out)                       0.0000   0.1229   1.0000   0.0000   0.0006 &   2.8404 r
  data arrival time                                                                        2.8404

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.6009     2.6509
  clock reconvergence pessimism                                                 0.0303     2.6813
  clock uncertainty                                                            -0.1000     2.5813
  output external delay                                                        -0.7500     1.8313
  data required time                                                                       1.8313
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8313
  data arrival time                                                                       -2.8404
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0091


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_4_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[4]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0766     1.0766
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_4_/CLK (DFFARX1_HVT)
                                                     0.1025                     0.0000     1.0766 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_4_/Q (DFFARX1_HVT)
                                                     0.2615   1.0000            1.3868 &   2.4634 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[4] (net)
                               2   3.1169 
  I_SDRAM_TOP/I_SDRAM_IF/U13035/A4 (AO22X1_LVT)
                                            0.0376   0.2615   1.0000   0.0257   0.0258 &   2.4892 r
  I_SDRAM_TOP/I_SDRAM_IF/U13035/Y (AO22X1_LVT)       0.1176   1.0000            0.1952 &   2.6843 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[4] (net)
                               1   5.5539 
  ZBUF_4_inst_53722/A (NBUFFX2_LVT)         0.0160   0.1176   1.0000   0.0112   0.0115 &   2.6958 r
  ZBUF_4_inst_53722/Y (NBUFFX2_LVT)                  0.1139   1.0000            0.1391 &   2.8349 r
  sd_DQ_out[4] (net)           1  12.0971 
  sd_DQ_out[4] (out)                        0.0000   0.1139   1.0000   0.0000   0.0004 &   2.8353 r
  data arrival time                                                                        2.8353

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.6009     2.6509
  clock reconvergence pessimism                                                 0.0303     2.6813
  clock uncertainty                                                            -0.1000     2.5813
  output external delay                                                        -0.7500     1.8313
  data required time                                                                       1.8313
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8313
  data arrival time                                                                       -2.8353
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0040


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_24_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[24]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0680     1.0680
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_24_/CLK (DFFARX1_HVT)
                                                     0.0950                     0.0000     1.0680 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_24_/Q (DFFARX1_HVT)
                                                     0.2577   1.0000            1.3784 &   2.4463 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[24] (net)
                               2   2.9973 
  I_SDRAM_TOP/I_SDRAM_IF/U13015/A4 (AO22X1_LVT)
                                            0.0000   0.2577   1.0000   0.0000   0.0000 &   2.4464 r
  I_SDRAM_TOP/I_SDRAM_IF/U13015/Y (AO22X1_LVT)       0.1243   1.0000            0.1997 &   2.6461 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[24] (net)
                               1   6.1141 
  ZBUF_4_inst_53719/A (NBUFFX2_LVT)         0.0400   0.1243   1.0000   0.0289   0.0292 &   2.6753 r
  ZBUF_4_inst_53719/Y (NBUFFX2_LVT)                  0.1138   1.0000            0.1410 &   2.8163 r
  sd_DQ_out[24] (net)          1  12.0444 
  sd_DQ_out[24] (out)                       0.0000   0.1138   1.0000   0.0000   0.0004 &   2.8167 r
  data arrival time                                                                        2.8167

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.6009     2.6509
  clock reconvergence pessimism                                                 0.0303     2.6813
  clock uncertainty                                                            -0.1000     2.5813
  output external delay                                                        -0.7500     1.8313
  data required time                                                                       1.8313
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8313
  data arrival time                                                                       -2.8167
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9854


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_21_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[21]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0716     1.0716
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_21_/CLK (DFFARX1_HVT)
                                                     0.0984                     0.0000     1.0716 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_21_/Q (DFFARX1_HVT)
                                                     0.2213   1.0000            1.3516 &   2.4233 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[21] (net)
                               2   1.8618 
  I_SDRAM_TOP/I_SDRAM_IF/U13018/A4 (AO22X1_LVT)
                                            0.0000   0.2213   1.0000   0.0000   0.0000 &   2.4233 r
  I_SDRAM_TOP/I_SDRAM_IF/U13018/Y (AO22X1_LVT)       0.1333   1.0000            0.1976 &   2.6209 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[21] (net)
                               1   6.7659 
  ZBUF_4_inst_53716/A (NBUFFX2_LVT)         0.0403   0.1333   1.0000   0.0291   0.0294 &   2.6503 r
  ZBUF_4_inst_53716/Y (NBUFFX2_LVT)                  0.1151   1.0000            0.1436 &   2.7939 r
  sd_DQ_out[21] (net)          1  12.1457 
  sd_DQ_out[21] (out)                       0.0000   0.1151   1.0000   0.0000   0.0004 &   2.7943 r
  data arrival time                                                                        2.7943

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.6009     2.6509
  clock reconvergence pessimism                                                 0.0303     2.6813
  clock uncertainty                                                            -0.1000     2.5813
  output external delay                                                        -0.7500     1.8313
  data required time                                                                       1.8313
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8313
  data arrival time                                                                       -2.7943
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9630


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[23]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0766     1.0766
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_/CLK (DFFARX1_HVT)
                                                     0.1025                     0.0000     1.0766 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_/Q (DFFARX1_HVT)
                                                     0.2389   1.0000            1.3691 &   2.4458 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[23] (net)
                               2   2.4098 
  I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 (AO22X1_LVT)
                                            0.0162   0.2389   1.0000   0.0110   0.0110 &   2.4568 r
  I_SDRAM_TOP/I_SDRAM_IF/U13016/Y (AO22X1_LVT)       0.1177   1.0000            0.1895 &   2.6463 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[23] (net)
                               1   5.4027 
  ZBUF_4_inst_53715/A (NBUFFX2_LVT)         0.0105   0.1177   1.0000   0.0073   0.0075 &   2.6538 r
  ZBUF_4_inst_53715/Y (NBUFFX2_LVT)                  0.1136   1.0000            0.1390 &   2.7928 r
  sd_DQ_out[23] (net)          1  12.0681 
  sd_DQ_out[23] (out)                       0.0000   0.1136   1.0000   0.0000   0.0004 &   2.7932 r
  data arrival time                                                                        2.7932

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.6009     2.6509
  clock reconvergence pessimism                                                 0.0303     2.6813
  clock uncertainty                                                            -0.1000     2.5813
  output external delay                                                        -0.7500     1.8313
  data required time                                                                       1.8313
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8313
  data arrival time                                                                       -2.7932
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9619


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[3]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0766     1.0766
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_/CLK (DFFARX1_HVT)
                                                     0.1025                     0.0000     1.0766 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_/Q (DFFARX1_HVT)
                                                     0.2529   1.0000            1.3801 &   2.4567 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[3] (net)
                               2   2.8476 
  I_SDRAM_TOP/I_SDRAM_IF/U13036/A4 (AO22X1_LVT)
                                            0.0000   0.2529   1.0000   0.0000   0.0000 &   2.4567 r
  I_SDRAM_TOP/I_SDRAM_IF/U13036/Y (AO22X1_LVT)       0.1107   1.0000            0.1889 &   2.6457 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[3] (net)
                               1   4.9955 
  ZBUF_4_inst_53712/A (NBUFFX2_LVT)         0.0083   0.1107   1.0000   0.0058   0.0060 &   2.6517 r
  ZBUF_4_inst_53712/Y (NBUFFX2_LVT)                  0.1142   1.0000            0.1374 &   2.7890 r
  sd_DQ_out[3] (net)           1  12.2023 
  sd_DQ_out[3] (out)                        0.0000   0.1142   1.0000   0.0000   0.0004 &   2.7895 r
  data arrival time                                                                        2.7895

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.6009     2.6509
  clock reconvergence pessimism                                                 0.0303     2.6813
  clock uncertainty                                                            -0.1000     2.5813
  output external delay                                                        -0.7500     1.8313
  data required time                                                                       1.8313
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8313
  data arrival time                                                                       -2.7895
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9582


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_28_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[28]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0434     1.0434
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_28_/CLK (DFFARX1_HVT)
                                                     0.1035                     0.0000     1.0434 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_28_/Q (DFFARX1_HVT)
                                                     0.2649   1.0000            1.3901 &   2.4336 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[28] (net)
                               2   3.2212 
  I_SDRAM_TOP/I_SDRAM_IF/U13011/A4 (AO22X1_LVT)
                                            0.0171   0.2649   1.0000   0.0117   0.0117 &   2.4453 r
  I_SDRAM_TOP/I_SDRAM_IF/U13011/Y (AO22X1_LVT)       0.1185   1.0000            0.1964 &   2.6417 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[28] (net)
                               1   5.6489 
  ZBUF_4_inst_53721/A (NBUFFX2_LVT)         0.0040   0.1185   1.0000   0.0028   0.0030 &   2.6447 r
  ZBUF_4_inst_53721/Y (NBUFFX2_LVT)                  0.1128   1.0000            0.1387 &   2.7835 r
  sd_DQ_out[28] (net)          1  11.9418 
  sd_DQ_out[28] (out)                       0.0000   0.1128   1.0000   0.0000   0.0003 &   2.7838 r
  data arrival time                                                                        2.7838

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.6009     2.6509
  clock reconvergence pessimism                                                 0.0303     2.6813
  clock uncertainty                                                            -0.1000     2.5813
  output external delay                                                        -0.7500     1.8313
  data required time                                                                       1.8313
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8313
  data arrival time                                                                       -2.7838
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9525


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_20_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[20]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0679     1.0679
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_20_/CLK (DFFARX1_HVT)
                                                     0.0950                     0.0000     1.0679 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_20_/Q (DFFARX1_HVT)
                                                     0.2274   1.0000            1.3547 &   2.4227 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[20] (net)
                               2   2.0524 
  I_SDRAM_TOP/I_SDRAM_IF/U13019/A4 (AO22X1_LVT)
                                            0.0000   0.2274   1.0000   0.0000   0.0000 &   2.4227 r
  I_SDRAM_TOP/I_SDRAM_IF/U13019/Y (AO22X1_LVT)       0.1355   1.0000            0.1996 &   2.6223 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[20] (net)
                               1   6.8405 
  ZBUF_4_inst_53720/A (NBUFFX2_LVT)         0.0187   0.1355   1.0000   0.0128   0.0131 &   2.6355 r
  ZBUF_4_inst_53720/Y (NBUFFX2_LVT)                  0.1118   1.0000            0.1420 &   2.7774 r
  sd_DQ_out[20] (net)          1  11.6551 
  sd_DQ_out[20] (out)                       0.0000   0.1118   1.0000   0.0000   0.0003 &   2.7778 r
  data arrival time                                                                        2.7778

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.6009     2.6509
  clock reconvergence pessimism                                                 0.0303     2.6813
  clock uncertainty                                                            -0.1000     2.5813
  output external delay                                                        -0.7500     1.8313
  data required time                                                                       1.8313
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8313
  data arrival time                                                                       -2.7778
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9465


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_13_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[13]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0716     1.0716
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_13_/CLK (DFFARX1_HVT)
                                                     0.0986                     0.0000     1.0716 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_13_/Q (DFFARX1_HVT)
                                                     0.2279   1.0000            1.3577 &   2.4293 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[13] (net)
                               2   2.0667 
  I_SDRAM_TOP/I_SDRAM_IF/U13026/A4 (AO22X1_LVT)
                                            0.0214   0.2279   1.0000   0.0148   0.0148 &   2.4441 r
  I_SDRAM_TOP/I_SDRAM_IF/U13026/Y (AO22X1_LVT)       0.1170   1.0000            0.1877 &   2.6318 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[13] (net)
                               1   5.4735 
  ZBUF_4_inst_53727/A (NBUFFX2_LVT)         0.0079   0.1170   1.0000   0.0055   0.0057 &   2.6375 r
  ZBUF_4_inst_53727/Y (NBUFFX2_LVT)                  0.1119   1.0000            0.1378 &   2.7753 r
  sd_DQ_out[13] (net)          1  11.8287 
  sd_DQ_out[13] (out)                       0.0000   0.1119   1.0000   0.0000   0.0003 &   2.7756 r
  data arrival time                                                                        2.7756

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.6009     2.6509
  clock reconvergence pessimism                                                 0.0303     2.6813
  clock uncertainty                                                            -0.1000     2.5813
  output external delay                                                        -0.7500     1.8313
  data required time                                                                       1.8313
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8313
  data arrival time                                                                       -2.7756
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9443


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_11_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[11]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0432     1.0432
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_11_/CLK (DFFARX1_HVT)
                                                     0.1036                     0.0000     1.0432 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_11_/Q (DFFARX1_HVT)
                                                     0.2476   1.0000            1.3767 &   2.4199 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[11] (net)
                               2   2.6819 
  I_SDRAM_TOP/I_SDRAM_IF/U13028/A4 (AO22X1_LVT)
                                            0.0032   0.2476   1.0000   0.0023   0.0023 &   2.4222 r
  I_SDRAM_TOP/I_SDRAM_IF/U13028/Y (AO22X1_LVT)       0.1230   1.0000            0.1965 &   2.6188 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[11] (net)
                               1   5.9852 
  ZBUF_4_inst_53711/A (NBUFFX2_LVT)         0.0085   0.1230   1.0000   0.0059   0.0062 &   2.6250 r
  ZBUF_4_inst_53711/Y (NBUFFX2_LVT)                  0.1157   1.0000            0.1418 &   2.7668 r
  sd_DQ_out[11] (net)          1  12.3227 
  sd_DQ_out[11] (out)                       0.0000   0.1157   1.0000   0.0000   0.0005 &   2.7672 r
  data arrival time                                                                        2.7672

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.6009     2.6509
  clock reconvergence pessimism                                                 0.0303     2.6813
  clock uncertainty                                                            -0.1000     2.5813
  output external delay                                                        -0.7500     1.8313
  data required time                                                                       1.8313
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8313
  data arrival time                                                                       -2.7672
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9359


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_8_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[8]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0760     1.0760
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_8_/CLK (DFFARX1_HVT)
                                                     0.1025                     0.0000     1.0760 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_8_/Q (DFFARX1_HVT)
                                                     0.2198   1.0000            1.3532 &   2.4291 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[8] (net)
                               2   1.8155 
  I_SDRAM_TOP/I_SDRAM_IF/U13031/A4 (AO22X1_LVT)
                                            0.0000   0.2198   1.0000   0.0000   0.0000 &   2.4291 r
  I_SDRAM_TOP/I_SDRAM_IF/U13031/Y (AO22X1_LVT)       0.1117   1.0000            0.1855 &   2.6147 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[8] (net)
                               1   5.4316 
  ZBUF_4_inst_53723/A (NBUFFX2_LVT)         0.0215   0.1117   1.0000   0.0152   0.0155 &   2.6302 r
  ZBUF_4_inst_53723/Y (NBUFFX2_LVT)                  0.1106   1.0000            0.1355 &   2.7657 r
  sd_DQ_out[8] (net)           1  11.6858 
  sd_DQ_out[8] (out)                        0.0000   0.1106   1.0000   0.0000   0.0003 &   2.7660 r
  data arrival time                                                                        2.7660

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.6009     2.6509
  clock reconvergence pessimism                                                 0.0303     2.6813
  clock uncertainty                                                            -0.1000     2.5813
  output external delay                                                        -0.7500     1.8313
  data required time                                                                       1.8313
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8313
  data arrival time                                                                       -2.7660
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9347


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_29_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[29]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0716     1.0716
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_29_/CLK (DFFARX1_HVT)
                                                     0.0986                     0.0000     1.0716 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_29_/Q (DFFARX1_HVT)
                                                     0.2350   1.0000            1.3633 &   2.4349 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[29] (net)
                               2   2.2896 
  I_SDRAM_TOP/I_SDRAM_IF/U13010/A4 (AO22X1_LVT)
                                            0.0000   0.2350   1.0000   0.0000   0.0000 &   2.4349 r
  I_SDRAM_TOP/I_SDRAM_IF/U13010/Y (AO22X1_LVT)       0.1111   1.0000            0.1851 &   2.6200 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[29] (net)
                               1   5.0039 
  ZBUF_4_inst_53718/A (NBUFFX2_LVT)         0.0147   0.1111   1.0000   0.0103   0.0106 &   2.6306 r
  ZBUF_4_inst_53718/Y (NBUFFX2_LVT)                  0.1099   1.0000            0.1349 &   2.7655 r
  sd_DQ_out[29] (net)          1  11.5906 
  sd_DQ_out[29] (out)                       0.0000   0.1099   1.0000   0.0000   0.0003 &   2.7658 r
  data arrival time                                                                        2.7658

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.6009     2.6509
  clock reconvergence pessimism                                                 0.0303     2.6813
  clock uncertainty                                                            -0.1000     2.5813
  output external delay                                                        -0.7500     1.8313
  data required time                                                                       1.8313
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8313
  data arrival time                                                                       -2.7658
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9345


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_25_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[25]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0716     1.0716
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_25_/CLK (DFFARX1_HVT)
                                                     0.0986                     0.0000     1.0716 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_25_/Q (DFFARX1_HVT)
                                                     0.2164   1.0000            1.3472 &   2.4188 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[25] (net)
                               2   1.7113 
  I_SDRAM_TOP/I_SDRAM_IF/U13014/A4 (AO22X1_LVT)
                                            0.0098   0.2164   1.0000   0.0068   0.0068 &   2.4256 r
  I_SDRAM_TOP/I_SDRAM_IF/U13014/Y (AO22X1_LVT)       0.1309   1.0000            0.1946 &   2.6202 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[25] (net)
                               1   6.5501 
  ZBUF_4_inst_53717/A (NBUFFX2_LVT)         0.0000   0.1309   1.0000   0.0000   0.0003 &   2.6205 r
  ZBUF_4_inst_53717/Y (NBUFFX2_LVT)                  0.1138   1.0000            0.1425 &   2.7630 r
  sd_DQ_out[25] (net)          1  11.9850 
  sd_DQ_out[25] (out)                       0.0000   0.1138   1.0000   0.0000   0.0004 &   2.7634 r
  data arrival time                                                                        2.7634

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.6009     2.6509
  clock reconvergence pessimism                                                 0.0303     2.6813
  clock uncertainty                                                            -0.1000     2.5813
  output external delay                                                        -0.7500     1.8313
  data required time                                                                       1.8313
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8313
  data arrival time                                                                       -2.7634
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9321


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_1_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[1]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0716     1.0716
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_1_/CLK (DFFARX1_HVT)
                                                     0.0986                     0.0000     1.0716 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_1_/Q (DFFARX1_HVT)
                                                     0.2190   1.0000            1.3496 &   2.4212 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[1] (net)
                               2   1.7906 
  I_SDRAM_TOP/I_SDRAM_IF/U13038/A4 (AO22X1_LVT)
                                            0.0149   0.2190   1.0000   0.0107   0.0107 &   2.4319 r
  I_SDRAM_TOP/I_SDRAM_IF/U13038/Y (AO22X1_LVT)       0.1157   1.0000            0.1851 &   2.6170 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[1] (net)
                               1   5.4064 
  ZBUF_4_inst_53728/A (NBUFFX2_LVT)         0.0000   0.1157   1.0000   0.0000   0.0002 &   2.6173 r
  ZBUF_4_inst_53728/Y (NBUFFX2_LVT)                  0.1117   1.0000            0.1373 &   2.7546 r
  sd_DQ_out[1] (net)           1  11.8151 
  sd_DQ_out[1] (out)                        0.0000   0.1117   1.0000   0.0000   0.0004 &   2.7549 r
  data arrival time                                                                        2.7549

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.6009     2.6509
  clock reconvergence pessimism                                                 0.0303     2.6813
  clock uncertainty                                                            -0.1000     2.5813
  output external delay                                                        -0.7500     1.8313
  data required time                                                                       1.8313
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8313
  data arrival time                                                                       -2.7549
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9237


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_5_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[5]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0716     1.0716
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_5_/CLK (DFFARX1_HVT)
                                                     0.0984                     0.0000     1.0716 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_5_/Q (DFFARX1_HVT)
                                                     0.2189   1.0000            1.3494 &   2.4210 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[5] (net)
                               2   1.7891 
  I_SDRAM_TOP/I_SDRAM_IF/U13034/A4 (AO22X1_LVT)
                                            0.0000   0.2189   1.0000   0.0000   0.0000 &   2.4210 r
  I_SDRAM_TOP/I_SDRAM_IF/U13034/Y (AO22X1_LVT)       0.1241   1.0000            0.1904 &   2.6113 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[5] (net)
                               1   6.0008 
  ZBUF_4_inst_53725/A (NBUFFX2_LVT)         0.0052   0.1241   1.0000   0.0036   0.0038 &   2.6152 r
  ZBUF_4_inst_53725/Y (NBUFFX2_LVT)                  0.1112   1.0000            0.1394 &   2.7546 r
  sd_DQ_out[5] (net)           1  11.6791 
  sd_DQ_out[5] (out)                        0.0000   0.1112   1.0000   0.0000   0.0003 &   2.7549 r
  data arrival time                                                                        2.7549

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.6009     2.6509
  clock reconvergence pessimism                                                 0.0303     2.6813
  clock uncertainty                                                            -0.1000     2.5813
  output external delay                                                        -0.7500     1.8313
  data required time                                                                       1.8313
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8313
  data arrival time                                                                       -2.7549
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9236


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_17_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[17]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0715     1.0715
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_17_/CLK (DFFARX1_HVT)
                                                     0.0984                     0.0000     1.0715 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_17_/Q (DFFARX1_HVT)
                                                     0.2190   1.0000            1.3495 &   2.4209 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[17] (net)
                               2   1.7913 
  I_SDRAM_TOP/I_SDRAM_IF/U13022/A4 (AO22X1_LVT)
                                            0.0000   0.2190   1.0000   0.0000   0.0000 &   2.4209 r
  I_SDRAM_TOP/I_SDRAM_IF/U13022/Y (AO22X1_LVT)       0.1073   1.0000            0.1799 &   2.6008 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[17] (net)
                               1   4.8098 
  ZBUF_4_inst_53724/A (NBUFFX2_LVT)         0.0000   0.1073   1.0000   0.0000   0.0002 &   2.6010 r
  ZBUF_4_inst_53724/Y (NBUFFX2_LVT)                  0.1120   1.0000            0.1351 &   2.7361 r
  sd_DQ_out[17] (net)          1  11.9113 
  sd_DQ_out[17] (out)                       0.0000   0.1120   1.0000   0.0000   0.0003 &   2.7364 r
  data arrival time                                                                        2.7364

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.6009     2.6509
  clock reconvergence pessimism                                                 0.0303     2.6813
  clock uncertainty                                                            -0.1000     2.5813
  output external delay                                                        -0.7500     1.8313
  data required time                                                                       1.8313
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8313
  data arrival time                                                                       -2.7364
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9052


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_7_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[7]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0435     1.0435
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_7_/CLK (DFFARX1_HVT)
                                                     0.1035                     0.0000     1.0435 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_7_/Q (DFFARX1_HVT)
                                                     0.2153   1.0000            1.3497 &   2.3932 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[7] (net)
                               2   1.6781 
  I_SDRAM_TOP/I_SDRAM_IF/U13032/A4 (AO22X1_LVT)
                                            0.0000   0.2153   1.0000   0.0000   0.0000 &   2.3932 r
  I_SDRAM_TOP/I_SDRAM_IF/U13032/Y (AO22X1_LVT)       0.1245   1.0000            0.1907 &   2.5839 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[7] (net)
                               1   6.1324 
  ZBUF_4_inst_53714/A (NBUFFX2_LVT)         0.0096   0.1245   1.0000   0.0067   0.0069 &   2.5908 r
  ZBUF_4_inst_53714/Y (NBUFFX2_LVT)                  0.1153   1.0000            0.1420 &   2.7328 r
  sd_DQ_out[7] (net)           1  12.2577 
  sd_DQ_out[7] (out)                        0.0000   0.1153   1.0000   0.0000   0.0004 &   2.7332 r
  data arrival time                                                                        2.7332

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.6009     2.6509
  clock reconvergence pessimism                                                 0.0303     2.6813
  clock uncertainty                                                            -0.1000     2.5813
  output external delay                                                        -0.7500     1.8313
  data required time                                                                       1.8313
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8313
  data arrival time                                                                       -2.7332
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9019


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_19
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_A[9] (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0671     1.0671
  I_SDRAM_TOP/I_SDRAM_IF/R_19/CLK (SDFFASX1_HVT)     0.0761                     0.0000     1.0671 r
  I_SDRAM_TOP/I_SDRAM_IF/R_19/Q (SDFFASX1_HVT)       0.2145   1.0000            1.3760 &   2.4431 f
  I_SDRAM_TOP/I_SDRAM_IF/n114 (net)
                               2   2.1234 
  I_SDRAM_TOP/I_SDRAM_IF/U51/A0 (HADDX1_HVT)
                                            0.0000   0.2145   1.0000   0.0000   0.0000 &   2.4431 f
  I_SDRAM_TOP/I_SDRAM_IF/U51/SO (HADDX1_HVT)         0.3243   1.0000            0.8835 &   3.3266 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_A[9] (net)
                               1   3.5333 
  HFSBUF_4_200/A (NBUFFX8_HVT)              0.0311   0.3243   1.0000   0.0216   0.0217 &   3.3483 f
  HFSBUF_4_200/Y (NBUFFX8_HVT)                       0.2602   1.0000            0.5240 &   3.8723 f
  sd_A[9] (net)                1  31.2391 
  sd_A[9] (out)                             0.0000   0.2610   1.0000   0.0000   0.0125 &   3.8848 f
  data arrival time                                                                        3.8848

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.4942     4.5942
  clock reconvergence pessimism                                                 0.0303     4.6245
  clock uncertainty                                                            -0.1000     4.5245
  output external delay                                                        -0.7500     3.7745
  data required time                                                                       3.7745
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7745
  data arrival time                                                                       -3.8848
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1102


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_26
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_A[6] (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0658     1.0658
  I_SDRAM_TOP/I_SDRAM_IF/R_26/CLK (SDFFASX1_HVT)     0.0761                     0.0000     1.0658 r
  I_SDRAM_TOP/I_SDRAM_IF/R_26/Q (SDFFASX1_HVT)       0.2131   1.0000            1.3747 &   2.4405 f
  I_SDRAM_TOP/I_SDRAM_IF/n100 (net)
                               2   2.0753 
  I_SDRAM_TOP/I_SDRAM_IF/U56/B0 (HADDX1_HVT)
                                            0.0000   0.2131   1.0000   0.0000   0.0000 &   2.4405 f
  I_SDRAM_TOP/I_SDRAM_IF/U56/SO (HADDX1_HVT)         0.2519   1.0000            0.8797 &   3.3202 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_A[6] (net)
                               1   3.0963 
  HFSBUF_4_197/A (NBUFFX4_HVT)              0.0213   0.2519   1.0000   0.0153   0.0153 &   3.3356 r
  HFSBUF_4_197/Y (NBUFFX4_HVT)                       0.3426   1.0000            0.5086 &   3.8442 r
  sd_A[6] (net)                1  21.8549 
  sd_A[6] (out)                             0.0000   0.3428   1.0000   0.0000   0.0049 &   3.8491 r
  data arrival time                                                                        3.8491

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.4942     4.5942
  clock reconvergence pessimism                                                 0.0303     4.6245
  clock uncertainty                                                            -0.1000     4.5245
  output external delay                                                        -0.7500     3.7745
  data required time                                                                       3.7745
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7745
  data arrival time                                                                       -3.8491
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0745


  Startpoint: sd_DQ_in[9]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[9] (in)                                   0.1330                     0.0534 &   2.7034 f
  sd_DQ_in[9] (net)            1   4.9205 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54471/A (NBUFFX2_HVT)
                                            0.0130   0.1329   1.0000   0.0090   0.0094 &   2.7129 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54471/Y (NBUFFX2_HVT)
                                                     0.1493   1.0000            0.3056 &   3.0185 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41551 (net)
                               1   1.6988 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54470/A (NBUFFX2_HVT)
                                            0.0206   0.1493   1.0000   0.0140   0.0140 &   3.0325 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54470/Y (NBUFFX2_HVT)
                                                     0.1463   1.0000            0.3158 &   3.3483 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41550 (net)
                               1   1.5064 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54472/A (DELLN1X2_LVT)
                                            0.0653   0.1463   1.0000   0.0489   0.0489 &   3.3972 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54472/Y (DELLN1X2_LVT)
                                                     0.0405   1.0000            0.3847 &   3.7819 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41552 (net)
                               2   2.8448 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/D (SDFFX2_HVT)
                                            0.0038   0.0405   1.0000   0.0026   0.0027 &   3.7846 f
  data arrival time                                                                        3.7846

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9106     5.0106
  clock reconvergence pessimism                                                 0.0000     5.0106
  clock uncertainty                                                            -0.1000     4.9106
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/CLK (SDFFX2_HVT)                                   4.9106 r
  library setup time                                          1.0000           -1.1880     3.7226
  data required time                                                                       3.7226
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7226
  data arrival time                                                                       -3.7846
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0620


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__19_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1686     3.2186
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__3_/CLK (SDFFNARX1_HVT)
                                                     0.0748                     0.0000     3.2186 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__3_/Q (SDFFNARX1_HVT)
                                                     0.2317   1.0000            1.1343 &   4.3529 f
  I_SDRAM_TOP/I_SDRAM_IF/n16277 (net)
                               2   2.2338 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_75_381/A (NBUFFX2_RVT)
                                            0.0900   0.2317   1.0000   0.0661   0.0661 &   4.4190 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_75_381/Y (NBUFFX2_RVT)
                                                     0.1060   1.0000            0.3062 &   4.7252 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_38 (net)
                               4   7.1806 
  I_SDRAM_TOP/I_SDRAM_IF/U7503/A4 (AO22X1_RVT)
                                            0.0048   0.1060   1.0000   0.0033   0.0035 &   4.7286 f
  I_SDRAM_TOP/I_SDRAM_IF/U7503/Y (AO22X1_RVT)        0.0823   1.0000            0.2172 &   4.9458 f
  I_SDRAM_TOP/I_SDRAM_IF/n4524 (net)
                               1   0.6702 
  I_SDRAM_TOP/I_SDRAM_IF/U7505/A1 (OR2X1_HVT)
                                            0.0066   0.0823   1.0000   0.0046   0.0046 &   4.9504 f
  I_SDRAM_TOP/I_SDRAM_IF/U7505/Y (OR2X1_HVT)         0.1763   1.0000            0.4388 &   5.3892 f
  I_SDRAM_TOP/I_SDRAM_IF/n4783 (net)
                               2   1.8237 
  I_SDRAM_TOP/I_SDRAM_IF/U7509/A2 (AO22X1_RVT)
                                            0.0434   0.1763   1.0000   0.0292   0.0292 &   5.4184 f
  I_SDRAM_TOP/I_SDRAM_IF/U7509/Y (AO22X1_RVT)        0.0898   1.0000            0.3835 &   5.8018 f
  I_SDRAM_TOP/I_SDRAM_IF/N3594 (net)
                               1   1.2554 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__19_/D (SDFFNARX1_HVT)
                                            0.0077   0.0898   1.0000   0.0053   0.0053 &   5.8072 f
  data arrival time                                                                        5.8072

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0736     7.2236
  clock reconvergence pessimism                                                 0.0709     7.2945
  clock uncertainty                                                            -0.1000     7.1945
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__19_/CLK (SDFFNARX1_HVT)                      7.1945 f
  library setup time                                          1.0000           -1.4483     5.7462
  data required time                                                                       5.7462
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7462
  data arrival time                                                                       -5.8072
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0610


  Startpoint: sd_DQ_in[16]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[16] (in)                                  0.1948                     0.0840 &   2.7340 f
  sd_DQ_in[16] (net)           1   7.8120 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54553/A (NBUFFX2_HVT)
                                            0.0632   0.1947   1.0000   0.0457   0.0464 &   2.7804 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54553/Y (NBUFFX2_HVT)
                                                     0.1312   1.0000            0.3382 &   3.1186 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41597 (net)
                               1   0.6728 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54554/A (NBUFFX2_HVT)
                                            0.0000   0.1312   1.0000   0.0000   0.0000 &   3.1186 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54554/Y (NBUFFX2_HVT)
                                                     0.1572   1.0000            0.3113 &   3.4299 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41598 (net)
                               2   2.1676 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54551/A (DELLN1X2_LVT)
                                            0.0089   0.1572   1.0000   0.0062   0.0062 &   3.4361 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54551/Y (DELLN1X2_LVT)
                                                     0.0357   1.0000            0.3844 &   3.8205 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41595 (net)
                               1   1.3936 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/D (SDFFX1_HVT)
                                            0.0000   0.0357   1.0000   0.0000   0.0000 &   3.8205 f
  data arrival time                                                                        3.8205

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9199     5.0199
  clock reconvergence pessimism                                                 0.0000     5.0199
  clock uncertainty                                                            -0.1000     4.9199
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/CLK (SDFFX1_HVT)                                  4.9199 r
  library setup time                                          1.0000           -1.1525     3.7675
  data required time                                                                       3.7675
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7675
  data arrival time                                                                       -3.8205
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0530


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__11_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0448     1.0448
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__23_/CLK (SDFFARX1_HVT)
                                                     0.1133                     0.0000     1.0448 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__23_/Q (SDFFARX1_HVT)
                                                     0.2840   1.0000            1.3020 &   2.3467 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_19__23_ (net)
                               5   4.3610 
  I_SDRAM_TOP/I_SDRAM_IF/U3024/A1 (OA22X1_HVT)
                                            0.0394   0.2840   1.0000   0.0263   0.0263 &   2.3730 f
  I_SDRAM_TOP/I_SDRAM_IF/U3024/Y (OA22X1_HVT)        0.2241   1.0000            0.8090 &   3.1820 f
  I_SDRAM_TOP/I_SDRAM_IF/n1251 (net)
                               1   0.7598 
  I_SDRAM_TOP/I_SDRAM_IF/U3025/A2 (AND2X1_HVT)
                                            0.0368   0.2241   1.0000   0.0264   0.0264 &   3.2083 f
  I_SDRAM_TOP/I_SDRAM_IF/U3025/Y (AND2X1_HVT)        0.2178   1.0000            0.4771 &   3.6855 f
  I_SDRAM_TOP/I_SDRAM_IF/n2919 (net)
                               2   2.8203 
  I_SDRAM_TOP/I_SDRAM_IF/U4938/A2 (AO22X1_HVT)
                                            0.0334   0.2178   1.0000   0.0230   0.0231 &   3.7086 f
  I_SDRAM_TOP/I_SDRAM_IF/U4938/Y (AO22X1_HVT)        0.1876   1.0000            0.6779 &   4.3865 f
  I_SDRAM_TOP/I_SDRAM_IF/N1306 (net)
                               1   1.3410 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__11_/D (SDFFARX1_RVT)
                                            0.0254   0.1876   1.0000   0.0179   0.0179 &   4.4043 f
  data arrival time                                                                        4.4043

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9563     5.0563
  clock reconvergence pessimism                                                 0.0777     5.1340
  clock uncertainty                                                            -0.1000     5.0340
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__11_/CLK (SDFFARX1_RVT)                       5.0340 r
  library setup time                                          1.0000           -0.6774     4.3566
  data required time                                                                       4.3566
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.3566
  data arrival time                                                                       -4.4043
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0477


  Startpoint: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[0]
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/tercnt_n_reg_reg
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: occ_int2/cts_buf_649331910/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0375     1.0375
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[0]/CLK (DFFARX1_HVT)
                                                     0.0971                     0.0000     1.0375 r
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[0]/Q (DFFARX1_HVT)
                                                     0.2542   1.0000            1.3772 &   2.4147 r
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count[0] (net)
                               4   2.8879 
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/add_252/U3/A2 (XOR2X1_HVT)
                                            0.0000   0.2542   1.0000   0.0000   0.0000 &   2.4147 r
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/add_252/U3/Y (XOR2X1_HVT)
                                                     0.2775   1.0000            1.0747 &   3.4894 f
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/n7 (net)
                               1   1.0889 
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/U10/A1 (AND2X1_HVT)
                                            0.0715   0.2775   1.0000   0.0515   0.0515 &   3.5409 f
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/U10/Y (AND2X1_HVT)
                                                     0.1663   1.0000            0.4628 &   4.0037 f
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/n9 (net)
                               2   1.3182 
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/U9/A2 (AND2X1_HVT)
                                            0.0000   0.1663   1.0000   0.0000   0.0000 &   4.0037 f
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/U9/Y (AND2X1_HVT)
                                                     0.1751   1.0000            0.3980 &   4.4017 f
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/n5 (net)
                               1   1.5863 
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/tercnt_n_reg_reg/D (DFFARX1_HVT)
                                            0.0291   0.1751   1.0000   0.0203   0.0203 &   4.4220 f
  data arrival time                                                                        4.4220

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9063     5.0063
  clock reconvergence pessimism                                                 0.0695     5.0758
  clock uncertainty                                                            -0.1000     4.9758
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/tercnt_n_reg_reg/CLK (DFFARX1_HVT)              4.9758 r
  library setup time                                          1.0000           -0.5993     4.3765
  data required time                                                                       4.3765
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.3765
  data arrival time                                                                       -4.4220
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0454


  Startpoint: sd_DQ_in[29]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 r
  sd_DQ_in[29] (in)                                  0.1228                     0.0421 &   2.6921 r
  sd_DQ_in[29] (net)           1   3.9924 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54451/A (NBUFFX2_HVT)
                                            0.0000   0.1228   1.0000   0.0000   0.0003 &   2.6924 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54451/Y (NBUFFX2_HVT)
                                                     0.1380   1.0000            0.2755 &   2.9679 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41541 (net)
                               1   1.0180 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54452/A (DELLN1X2_RVT)
                                            0.0049   0.1380   1.0000   0.0034   0.0034 &   2.9713 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54452/Y (DELLN1X2_RVT)
                                                     0.1058   1.0000            0.8667 &   3.8380 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41542 (net)
                               2   4.0623 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/D (SDFFX1_HVT)
                                            0.0000   0.1058   1.0000   0.0000   0.0001 &   3.8381 r
  data arrival time                                                                        3.8381

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9101     5.0101
  clock reconvergence pessimism                                                 0.0000     5.0101
  clock uncertainty                                                            -0.1000     4.9101
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/CLK (SDFFX1_HVT)                                  4.9101 r
  library setup time                                          1.0000           -1.1135     3.7966
  data required time                                                                       3.7966
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7966
  data arrival time                                                                       -3.8381
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0414


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__15_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0792     1.0792
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__19_/CLK (SDFFARX1_HVT)
                                                     0.1065                     0.0000     1.0792 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__19_/Q (SDFFARX1_HVT)
                                                     0.3765   1.0000            1.3538 &   2.4330 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_17__19_ (net)
                               5   6.9140 
  I_SDRAM_TOP/I_SDRAM_IF/U3063/A2 (AO22X1_HVT)
                                            0.0221   0.3765   1.0000   0.0153   0.0154 &   2.4484 f
  I_SDRAM_TOP/I_SDRAM_IF/U3063/Y (AO22X1_HVT)        0.1965   1.0000            0.8208 &   3.2692 f
  I_SDRAM_TOP/I_SDRAM_IF/n1270 (net)
                               1   1.6173 
  I_SDRAM_TOP/I_SDRAM_IF/U3064/A2 (OR2X1_HVT)
                                            0.0665   0.1965   1.0000   0.0482   0.0482 &   3.3174 f
  I_SDRAM_TOP/I_SDRAM_IF/U3064/Y (OR2X1_HVT)         0.1567   1.0000            0.4482 &   3.7656 f
  I_SDRAM_TOP/I_SDRAM_IF/n1676 (net)
                               2   1.1879 
  I_SDRAM_TOP/I_SDRAM_IF/U3068/A2 (AO22X1_HVT)
                                            0.0000   0.1567   1.0000   0.0000   0.0000 &   3.7656 f
  I_SDRAM_TOP/I_SDRAM_IF/U3068/Y (AO22X1_HVT)        0.1662   1.0000            0.6013 &   4.3670 f
  I_SDRAM_TOP/I_SDRAM_IF/N1215 (net)
                               1   0.6532 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__15_/D (SDFFARX1_RVT)
                                            0.0257   0.1662   1.0000   0.0183   0.0183 &   4.3853 f
  data arrival time                                                                        4.3853

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9322     5.0322
  clock reconvergence pessimism                                                 0.0777     5.1098
  clock uncertainty                                                            -0.1000     5.0098
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__15_/CLK (SDFFARX1_RVT)                       5.0098 r
  library setup time                                          1.0000           -0.6631     4.3467
  data required time                                                                       4.3467
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.3467
  data arrival time                                                                       -4.3853
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0386


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__10_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1809     3.2309
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__10_/CLK (SDFFNARX1_HVT)
                                                     0.0787                     0.0000     3.2309 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__10_/Q (SDFFNARX1_HVT)
                                                     0.2937   1.0000            1.1921 &   4.4230 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_275 (net)
                               5   4.1638 
  I_SDRAM_TOP/I_SDRAM_IF/U6782/A2 (AO22X1_RVT)
                                            0.0362   0.2937   1.0000   0.0255   0.0255 &   4.4485 f
  I_SDRAM_TOP/I_SDRAM_IF/U6782/Y (AO22X1_RVT)        0.0856   1.0000            0.4706 &   4.9191 f
  I_SDRAM_TOP/I_SDRAM_IF/n4061 (net)
                               1   0.9201 
  I_SDRAM_TOP/I_SDRAM_IF/U6783/A2 (OR2X1_RVT)
                                            0.0000   0.0856   1.0000   0.0000   0.0000 &   4.9191 f
  I_SDRAM_TOP/I_SDRAM_IF/U6783/Y (OR2X1_RVT)         0.0788   1.0000            0.2117 &   5.1308 f
  I_SDRAM_TOP/I_SDRAM_IF/n9314 (net)
                               2   1.6240 
  I_SDRAM_TOP/I_SDRAM_IF/U6792/A2 (AO22X1_HVT)
                                            0.0000   0.0788   1.0000   0.0000   0.0000 &   5.1309 f
  I_SDRAM_TOP/I_SDRAM_IF/U6792/Y (AO22X1_HVT)        0.2008   1.0000            0.5782 &   5.7091 f
  I_SDRAM_TOP/I_SDRAM_IF/N3728 (net)
                               1   1.7777 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__26_/D (SDFFNARX1_HVT)
                                            0.0394   0.2008   1.0000   0.0268   0.0268 &   5.7359 f
  data arrival time                                                                        5.7359

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0783     7.2283
  clock reconvergence pessimism                                                 0.0709     7.2992
  clock uncertainty                                                            -0.1000     7.1992
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__26_/CLK (SDFFNARX1_HVT)                      7.1992 f
  library setup time                                          1.0000           -1.5011     5.6981
  data required time                                                                       5.6981
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6981
  data arrival time                                                                       -5.7359
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0378


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1678     3.5678
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/CLK (SDFFX1_HVT)
                                                     0.0448                     0.0000     3.5678 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/Q (SDFFX1_HVT)
                                                     0.0399   1.0000            0.2853 &   3.8531 f
  I_RISC_CORE/aps_rename_21_ (net)
                               1   0.6884 
  I_RISC_CORE/ZINV_1251_inst_23789/A (INVX0_HVT)
                                            0.0000   0.0399   1.0000   0.0000   0.0000 &   3.8531 f
  I_RISC_CORE/ZINV_1251_inst_23789/Y (INVX0_HVT)     0.0579   1.0000            0.0594 &   3.9125 r
  I_RISC_CORE/ZINV_1251_117 (net)
                               2   2.5815 
  I_RISC_CORE/ZINV_1202_inst_23787/A (INVX0_HVT)
                                            0.0063   0.0579   1.0000   0.0043   0.0044 &   3.9169 r
  I_RISC_CORE/ZINV_1202_inst_23787/Y (INVX0_HVT)     0.1310   1.0000            0.1132 &   4.0301 f
  I_RISC_CORE/Xecutng_Instrn[10] (net)
                               3   5.7652 
  Xecutng_Instrn_10__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0585   0.1198   1.0000   0.0489   0.0690 &   4.0991 f
  Xecutng_Instrn_10__UPF_LS/Y (LSDNSSX4_RVT)         0.2345   1.0000            0.4053 &   4.5044 f
  n369 (net)                   4  21.5232 
  I_PARSER/U735/A1 (AO22X1_HVT)             0.0323   0.2347   1.0000   0.0221   0.0272 &   4.5316 f
  I_PARSER/U735/Y (AO22X1_HVT)                       0.2029   1.0000            0.6992 &   5.2308 f
  I_PARSER/n479 (net)          1   1.8315 
  I_PARSER/i_reg_reg_11_/D (SDFFX1_RVT)     0.0364   0.2029   1.0000   0.0246   0.0247 &   5.2555 f
  data arrival time                                                                        5.2555

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              1.1855     5.9855
  clock reconvergence pessimism                                                 0.0013     5.9868
  clock uncertainty                                                            -0.1000     5.8868
  I_PARSER/i_reg_reg_11_/CLK (SDFFX1_RVT)                                                  5.8868 r
  library setup time                                          1.0000           -0.6690     5.2178
  data required time                                                                       5.2178
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.2178
  data arrival time                                                                       -5.2555
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0377


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1686     3.2186
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__3_/CLK (SDFFNARX1_HVT)
                                                     0.0748                     0.0000     3.2186 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__3_/Q (SDFFNARX1_HVT)
                                                     0.2317   1.0000            1.1343 &   4.3529 f
  I_SDRAM_TOP/I_SDRAM_IF/n16277 (net)
                               2   2.2338 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_75_381/A (NBUFFX2_RVT)
                                            0.0900   0.2317   1.0000   0.0661   0.0661 &   4.4190 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_75_381/Y (NBUFFX2_RVT)
                                                     0.1060   1.0000            0.3062 &   4.7252 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_38 (net)
                               4   7.1806 
  I_SDRAM_TOP/I_SDRAM_IF/U8054/A2 (AO22X1_RVT)
                                            0.0048   0.1060   1.0000   0.0033   0.0035 &   4.7286 f
  I_SDRAM_TOP/I_SDRAM_IF/U8054/Y (AO22X1_RVT)        0.0870   1.0000            0.3237 &   5.0523 f
  I_SDRAM_TOP/I_SDRAM_IF/n4971 (net)
                               1   1.0163 
  I_SDRAM_TOP/I_SDRAM_IF/U8056/A1 (OR2X1_HVT)
                                            0.0034   0.0870   1.0000   0.0023   0.0024 &   5.0547 f
  I_SDRAM_TOP/I_SDRAM_IF/U8056/Y (OR2X1_HVT)         0.1860   1.0000            0.4509 &   5.5056 f
  I_SDRAM_TOP/I_SDRAM_IF/n5167 (net)
                               2   2.1243 
  I_SDRAM_TOP/I_SDRAM_IF/U8057/A4 (AO22X1_RVT)
                                            0.0146   0.1860   1.0000   0.0101   0.0101 &   5.5157 f
  I_SDRAM_TOP/I_SDRAM_IF/U8057/Y (AO22X1_RVT)        0.0824   1.0000            0.2683 &   5.7840 f
  I_SDRAM_TOP/I_SDRAM_IF/N3590 (net)
                               1   0.6814 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__15_/D (SDFFNARX1_HVT)
                                            0.0000   0.0824   1.0000   0.0000   0.0000 &   5.7840 f
  data arrival time                                                                        5.7840

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0736     7.2236
  clock reconvergence pessimism                                                 0.0709     7.2945
  clock uncertainty                                                            -0.1000     7.1945
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__15_/CLK (SDFFNARX1_HVT)                      7.1945 f
  library setup time                                          1.0000           -1.4449     5.7497
  data required time                                                                       5.7497
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7497
  data arrival time                                                                       -5.7840
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0343


  Startpoint: sd_DQ_in[13]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[13] (in)                                  0.1935                     0.0833 &   2.7333 f
  sd_DQ_in[13] (net)           1   7.7439 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54584/A (NBUFFX2_HVT)
                                            0.0466   0.1933   1.0000   0.0335   0.0343 &   2.7675 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54584/Y (NBUFFX2_HVT)
                                                     0.1338   1.0000            0.3394 &   3.1069 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41628 (net)
                               1   0.7969 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54585/A (NBUFFX2_HVT)
                                            0.0000   0.1338   1.0000   0.0000   0.0000 &   3.1069 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54585/Y (NBUFFX2_HVT)
                                                     0.1343   1.0000            0.2922 &   3.3991 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41629 (net)
                               1   0.8411 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54583/A (DELLN1X2_LVT)
                                            0.0000   0.1343   1.0000   0.0000   0.0000 &   3.3991 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54583/Y (DELLN1X2_LVT)
                                                     0.0403   1.0000            0.3777 &   3.7768 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41627 (net)
                               2   2.8067 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/D (SDFFX1_HVT)
                                            0.0000   0.0403   1.0000   0.0000   0.0000 &   3.7769 f
  data arrival time                                                                        3.7769

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9105     5.0105
  clock reconvergence pessimism                                                 0.0000     5.0105
  clock uncertainty                                                            -0.1000     4.9105
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/CLK (SDFFX1_HVT)                                  4.9105 r
  library setup time                                          1.0000           -1.1647     3.7458
  data required time                                                                       3.7458
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7458
  data arrival time                                                                       -3.7769
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0310


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/R_34
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_685132268/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1620     1.1620
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_0_/CLK (SDFFX2_LVT)
                                                     0.0574                     0.0000     1.1620 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_0_/Q (SDFFX2_LVT)
                                                     0.0521   1.0000            0.1817 &   1.3437 r
  I_RISC_CORE/Oprnd_A[0] (net)
                               7  10.1107 
  I_RISC_CORE/ZBUF_393_inst_22877/A (NBUFFX2_HVT)
                                            0.0000   0.0522   1.0000   0.0000   0.0008 &   1.3445 r
  I_RISC_CORE/ZBUF_393_inst_22877/Y (NBUFFX2_HVT)    0.0671   1.0000            0.1102 &   1.4547 r
  I_RISC_CORE/ZBUF_393_33 (net)
                               8   7.4167 
  I_RISC_CORE/U817/A2 (AND2X1_HVT)          0.0000   0.0671   1.0000   0.0000   0.0004 &   1.4551 r
  I_RISC_CORE/U817/Y (AND2X1_HVT)                    0.0704   1.0000            0.1470 &   1.6021 r
  I_RISC_CORE/n463 (net)       3   4.1341 
  I_RISC_CORE/U827/A2 (XOR3X1_HVT)          0.0046   0.0704   1.0000   0.0032   0.0032 &   1.6053 r
  I_RISC_CORE/U827/Y (XOR3X1_HVT)                    0.0687   1.0000            0.3736 &   1.9789 f
  I_RISC_CORE/n476 (net)       1   2.4204 
  I_RISC_CORE/U836/A (FADDX1_LVT)           0.0000   0.0687   1.0000   0.0000   0.0000 &   1.9789 f
  I_RISC_CORE/U836/S (FADDX1_LVT)                    0.0469   1.0000            0.1494 &   2.1284 r
  I_RISC_CORE/n965 (net)       3   3.9409 
  I_RISC_CORE/U833/A (INVX0_HVT)            0.0022   0.0469   1.0000   0.0015   0.0016 &   2.1300 r
  I_RISC_CORE/U833/Y (INVX0_HVT)                     0.0296   1.0000            0.0413 &   2.1712 f
  I_RISC_CORE/n470 (net)       1   0.5106 
  I_RISC_CORE/U834/A2 (NAND2X0_HVT)         0.0000   0.0296   1.0000   0.0000   0.0000 &   2.1712 f
  I_RISC_CORE/U834/Y (NAND2X0_HVT)                   0.0559   1.0000            0.0559 &   2.2271 r
  I_RISC_CORE/n471 (net)       1   0.9532 
  I_RISC_CORE/U835/A4 (AO22X1_HVT)          0.0087   0.0559   1.0000   0.0062   0.0062 &   2.2333 r
  I_RISC_CORE/U835/Y (AO22X1_HVT)                    0.0713   1.0000            0.1568 &   2.3901 r
  I_RISC_CORE/n514 (net)       1   2.7085 
  I_RISC_CORE/U896/B (FADDX1_RVT)           0.0040   0.0713   1.0000   0.0028   0.0028 &   2.3929 r
  I_RISC_CORE/U896/CO (FADDX1_RVT)                   0.0556   1.0000            0.1313 &   2.5242 r
  I_RISC_CORE/n896 (net)       1   2.2085 
  I_RISC_CORE/U1237/CI (FADDX1_LVT)         0.0057   0.0556   1.0000   0.0040   0.0040 &   2.5282 r
  I_RISC_CORE/U1237/CO (FADDX1_LVT)                  0.0435   1.0000            0.0809 &   2.6091 r
  I_RISC_CORE/n477 (net)       2   2.5311 
  I_RISC_CORE/U1008/A2 (OR2X1_HVT)          0.0000   0.0435   1.0000   0.0000   0.0000 &   2.6091 r
  I_RISC_CORE/U1008/Y (OR2X1_HVT)                    0.0446   1.0000            0.0933 &   2.7024 r
  I_RISC_CORE/n1049 (net)      2   1.6482 
  I_RISC_CORE/U1011/A1 (AO21X1_LVT)         0.0014   0.0446   1.0000   0.0009   0.0010 &   2.7033 r
  I_RISC_CORE/U1011/Y (AO21X1_LVT)                   0.0338   1.0000            0.0646 &   2.7679 r
  I_RISC_CORE/n1053 (net)      2   2.1344 
  I_RISC_CORE/U1012/A1 (AND2X1_HVT)         0.0000   0.0338   1.0000   0.0000   0.0000 &   2.7679 r
  I_RISC_CORE/U1012/Y (AND2X1_HVT)                   0.0453   1.0000            0.0978 &   2.8657 r
  I_RISC_CORE/n1051 (net)      2   1.5481 
  I_RISC_CORE/U1325/A1 (NAND2X0_HVT)        0.0000   0.0453   1.0000   0.0000   0.0000 &   2.8657 r
  I_RISC_CORE/U1325/Y (NAND2X0_HVT)                  0.0726   1.0000            0.0740 &   2.9398 f
  I_RISC_CORE/n1069 (net)      1   0.9467 
  I_RISC_CORE/U1334/A1 (AO21X1_RVT)         0.0136   0.0726   1.0000   0.0094   0.0095 &   2.9492 f
  I_RISC_CORE/U1334/Y (AO21X1_RVT)                   0.0329   1.0000            0.1102 &   3.0594 f
  I_RISC_CORE/n1070 (net)      1   1.1731 
  I_RISC_CORE/U1335/A3 (AO21X1_HVT)         0.0047   0.0329   1.0000   0.0033   0.0033 &   3.0627 f
  I_RISC_CORE/U1335/Y (AO21X1_HVT)                   0.0417   1.0000            0.0787 &   3.1414 f
  I_RISC_CORE/n1088 (net)      1   1.1629 
  I_RISC_CORE/U1343/A3 (NOR4X1_LVT)         0.0050   0.0417   1.0000   0.0035   0.0035 &   3.1449 f
  I_RISC_CORE/U1343/Y (NOR4X1_LVT)                   0.0174   1.0000            0.0903 &   3.2352 r
  I_RISC_CORE/n777 (net)       1   0.7168 
  I_RISC_CORE/ZBUF_17_inst_53965/A (NBUFFX2_HVT)
                                            0.0000   0.0174   1.0000   0.0000   0.0000 &   3.2352 r
  I_RISC_CORE/ZBUF_17_inst_53965/Y (NBUFFX2_HVT)     0.0654   1.0000            0.0880 &   3.3231 r
  I_RISC_CORE/ZBUF_17_102 (net)
                               2   7.1390 
  I_RISC_CORE/R_34/D (SDFFX1_RVT)           0.0107   0.0654   1.0000   0.0069   0.0072 &   3.3303 r
  data arrival time                                                                        3.3303

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0551     3.4551
  clock reconvergence pessimism                                                 0.0840     3.5391
  clock uncertainty                                                            -0.1000     3.4391
  I_RISC_CORE/R_34/CLK (SDFFX1_RVT)                                                        3.4391 r
  library setup time                                          1.0000           -0.1371     3.3020
  data required time                                                                       3.3020
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3020
  data arrival time                                                                       -3.3303
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0283


  Startpoint: sd_DQ_in[11]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[11] (in)                                  0.1462                     0.0600 &   2.7100 f
  sd_DQ_in[11] (net)           1   5.5415 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54568/A (NBUFFX2_HVT)
                                            0.0284   0.1461   1.0000   0.0193   0.0198 &   2.7298 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54568/Y (NBUFFX2_HVT)
                                                     0.1474   1.0000            0.3144 &   3.0441 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41612 (net)
                               1   1.5770 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54569/A (NBUFFX2_HVT)
                                            0.0337   0.1474   1.0000   0.0232   0.0232 &   3.0673 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54569/Y (NBUFFX2_HVT)
                                                     0.1346   1.0000            0.3034 &   3.3707 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41613 (net)
                               1   0.8520 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54567/A (DELLN1X2_LVT)
                                            0.0132   0.1346   1.0000   0.0093   0.0093 &   3.3800 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54567/Y (DELLN1X2_LVT)
                                                     0.0504   1.0000            0.3890 &   3.7690 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41611 (net)
                               2   5.9198 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/D (SDFFX1_HVT)
                                            0.0000   0.0504   1.0000   0.0000   0.0001 &   3.7692 f
  data arrival time                                                                        3.7692

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9106     5.0106
  clock reconvergence pessimism                                                 0.0000     5.0106
  clock uncertainty                                                            -0.1000     4.9106
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/CLK (SDFFX1_HVT)                                  4.9106 r
  library setup time                                          1.0000           -1.1694     3.7412
  data required time                                                                       3.7412
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7412
  data arrival time                                                                       -3.7692
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0280


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1679     3.5679
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX1_HVT)
                                                     0.0448                     0.0000     3.5679 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFX1_HVT)
                                                     0.0644   1.0000            0.3071 &   3.8750 f
  I_RISC_CORE/n870 (net)       1   2.9989 
  I_RISC_CORE/HFSBUF_321_512/A (NBUFFX16_HVT)
                                            0.0000   0.0644   1.0000   0.0000   0.0000 &   3.8751 f
  I_RISC_CORE/HFSBUF_321_512/Y (NBUFFX16_HVT)        0.0579   1.0000            0.1088 &   3.9839 f
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               8  36.9570 
  Xecutng_Instrn_2__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0064   0.0513   1.0000   0.0049   0.0144 &   3.9983 f
  Xecutng_Instrn_2__UPF_LS/Y (LSDNSSX4_RVT)          0.2558   1.0000            0.3739 &   4.3722 f
  n377 (net)                   4  27.2966 
  I_PARSER/U720/B0 (HADDX1_HVT)             0.0703   0.2569   1.0000   0.0487   0.0550 &   4.4272 f
  I_PARSER/U720/SO (HADDX1_HVT)                      0.2553   1.0000            0.7439 &   5.1711 f
  I_PARSER/N11 (net)           1   1.2601 
  I_PARSER/i_reg_reg_4_/D (SDFFX1_RVT)      0.0644   0.2553   1.0000   0.0454   0.0455 &   5.2166 f
  data arrival time                                                                        5.2166

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              1.1856     5.9856
  clock reconvergence pessimism                                                 0.0013     5.9869
  clock uncertainty                                                            -0.1000     5.8869
  I_PARSER/i_reg_reg_4_/CLK (SDFFX1_RVT)                                                   5.8869 r
  library setup time                                          1.0000           -0.6980     5.1888
  data required time                                                                       5.1888
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.1888
  data arrival time                                                                       -5.2166
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0277


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__14_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640431821/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1726     3.2226
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__14_/CLK (SDFFNARX1_HVT)
                                                     0.0856                     0.0000     3.2226 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__14_/Q (SDFFNARX1_HVT)
                                                     0.3458   1.0000            1.2314 &   4.4540 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_360 (net)
                               5   5.6320 
  I_SDRAM_TOP/I_SDRAM_IF/U8298/A4 (AO22X1_HVT)
                                            0.0679   0.3458   1.0000   0.0466   0.0467 &   4.5007 f
  I_SDRAM_TOP/I_SDRAM_IF/U8298/Y (AO22X1_HVT)        0.1794   1.0000            0.5578 &   5.0585 f
  I_SDRAM_TOP/I_SDRAM_IF/n5172 (net)
                               1   1.0727 
  I_SDRAM_TOP/I_SDRAM_IF/U8299/A2 (OR2X1_HVT)
                                            0.0309   0.1794   1.0000   0.0222   0.0222 &   5.0807 f
  I_SDRAM_TOP/I_SDRAM_IF/U8299/Y (OR2X1_HVT)         0.1680   1.0000            0.4492 &   5.5299 f
  I_SDRAM_TOP/I_SDRAM_IF/n5579 (net)
                               2   1.5543 
  I_SDRAM_TOP/I_SDRAM_IF/U8788/A4 (AO22X1_RVT)
                                            0.0069   0.1680   1.0000   0.0048   0.0048 &   5.5346 f
  I_SDRAM_TOP/I_SDRAM_IF/U8788/Y (AO22X1_RVT)        0.0901   1.0000            0.2678 &   5.8024 f
  I_SDRAM_TOP/I_SDRAM_IF/N3593 (net)
                               1   1.2826 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__18_/D (SDFFNARX1_HVT)
                                            0.0091   0.0901   1.0000   0.0063   0.0063 &   5.8087 f
  data arrival time                                                                        5.8087

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0744     7.2244
  clock reconvergence pessimism                                                 0.0986     7.3230
  clock uncertainty                                                            -0.1000     7.2230
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__18_/CLK (SDFFNARX1_HVT)                      7.2230 f
  library setup time                                          1.0000           -1.4418     5.7812
  data required time                                                                       5.7812
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7812
  data arrival time                                                                       -5.8087
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0276


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__1_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1628     3.2128
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__5_/CLK (SDFFNARX2_HVT)
                                                     0.0716                     0.0000     3.2128 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__5_/Q (SDFFNARX2_HVT)
                                                     0.3099   1.0000            1.3988 &   4.6115 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_408 (net)
                               5   6.6675 
  I_SDRAM_TOP/I_SDRAM_IF/U6350/A2 (AO22X1_LVT)
                                            0.0266   0.3099   1.0000   0.0187   0.0188 &   4.6303 f
  I_SDRAM_TOP/I_SDRAM_IF/U6350/Y (AO22X1_LVT)        0.0647   1.0000            0.3140 &   4.9443 f
  I_SDRAM_TOP/I_SDRAM_IF/n3798 (net)
                               1   1.2173 
  I_SDRAM_TOP/I_SDRAM_IF/U6352/A1 (OR2X1_HVT)
                                            0.0000   0.0647   1.0000   0.0000   0.0000 &   4.9444 f
  I_SDRAM_TOP/I_SDRAM_IF/U6352/Y (OR2X1_HVT)         0.1663   1.0000            0.4144 &   5.3587 f
  I_SDRAM_TOP/I_SDRAM_IF/n5327 (net)
                               2   1.4947 
  I_SDRAM_TOP/I_SDRAM_IF/U8490/A2 (AO22X1_RVT)
                                            0.0245   0.1663   1.0000   0.0173   0.0174 &   5.3761 f
  I_SDRAM_TOP/I_SDRAM_IF/U8490/Y (AO22X1_RVT)        0.0982   1.0000            0.3878 &   5.7639 f
  I_SDRAM_TOP/I_SDRAM_IF/N3481 (net)
                               1   1.9508 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__1_/D (SDFFNARX1_HVT)
                                            0.0132   0.0982   1.0000   0.0089   0.0090 &   5.7729 f
  data arrival time                                                                        5.7729

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0746     7.2246
  clock reconvergence pessimism                                                 0.0709     7.2955
  clock uncertainty                                                            -0.1000     7.1955
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__1_/CLK (SDFFNARX1_HVT)                       7.1955 f
  library setup time                                          1.0000           -1.4491     5.7464
  data required time                                                                       5.7464
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7464
  data arrival time                                                                       -5.7729
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0265


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__19_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642731844/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1745     3.2245
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__19_/CLK (SDFFNARX1_HVT)
                                                     0.0732                     0.0000     3.2245 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__19_/Q (SDFFNARX1_HVT)
                                                     0.3130   1.0000            1.2004 &   4.4250 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_33 (net)
                               5   4.7052 
  I_SDRAM_TOP/I_SDRAM_IF/U7854/A2 (AO22X1_RVT)
                                            0.0221   0.3130   1.0000   0.0149   0.0150 &   4.4400 f
  I_SDRAM_TOP/I_SDRAM_IF/U7854/Y (AO22X1_RVT)        0.0894   1.0000            0.4844 &   4.9244 f
  I_SDRAM_TOP/I_SDRAM_IF/n4803 (net)
                               1   0.8529 
  I_SDRAM_TOP/I_SDRAM_IF/U7855/A2 (OR2X1_HVT)
                                            0.0000   0.0894   1.0000   0.0000   0.0000 &   4.9244 f
  I_SDRAM_TOP/I_SDRAM_IF/U7855/Y (OR2X1_HVT)         0.1942   1.0000            0.4212 &   5.3456 f
  I_SDRAM_TOP/I_SDRAM_IF/n4984 (net)
                               2   2.3623 
  I_SDRAM_TOP/I_SDRAM_IF/U7859/A2 (AO22X1_RVT)
                                            0.0464   0.1942   1.0000   0.0319   0.0319 &   5.3775 f
  I_SDRAM_TOP/I_SDRAM_IF/U7859/Y (AO22X1_RVT)        0.0955   1.0000            0.4061 &   5.7836 f
  I_SDRAM_TOP/I_SDRAM_IF/N4160 (net)
                               1   1.7297 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__15_/D (SDFFNARX1_HVT)
                                            0.0160   0.0955   1.0000   0.0107   0.0108 &   5.7944 f
  data arrival time                                                                        5.7944

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0793     7.2293
  clock reconvergence pessimism                                                 0.0856     7.3149
  clock uncertainty                                                            -0.1000     7.2149
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__15_/CLK (SDFFNARX1_HVT)                      7.2149 f
  library setup time                                          1.0000           -1.4468     5.7681
  data required time                                                                       5.7681
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7681
  data arrival time                                                                       -5.7944
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0263


  Startpoint: sd_DQ_in[8]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[8] (in)                                   0.0743                     0.0236 &   2.6736 f
  sd_DQ_in[8] (net)            1   2.1507 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54592/A (NBUFFX2_HVT)
                                            0.0103   0.0743   1.0000   0.0073   0.0073 &   2.6809 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54592/Y (NBUFFX2_HVT)
                                                     0.1266   1.0000            0.2385 &   2.9195 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41636 (net)
                               1   0.4351 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54591/A (DELLN3X2_LVT)
                                            0.0000   0.1266   1.0000   0.0000   0.0000 &   2.9195 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54591/Y (DELLN3X2_LVT)
                                                     0.0584   1.0000            0.8391 &   3.7586 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41635 (net)
                               2   8.2163 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/D (SDFFX2_HVT)
                                            0.0000   0.0584   1.0000   0.0000   0.0003 &   3.7588 f
  data arrival time                                                                        3.7588

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9212     5.0212
  clock reconvergence pessimism                                                 0.0000     5.0212
  clock uncertainty                                                            -0.1000     4.9212
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/CLK (SDFFX2_HVT)                                   4.9212 r
  library setup time                                          1.0000           -1.1866     3.7346
  data required time                                                                       3.7346
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7346
  data arrival time                                                                       -3.7588
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0242


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__13_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641731834/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1715     3.2215
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__29_/CLK (SDFFNARX1_HVT)
                                                     0.0739                     0.0000     3.2215 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__29_/Q (SDFFNARX1_HVT)
                                                     0.3261   1.0000            1.2095 &   4.4310 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_732 (net)
                               5   5.0742 
  I_SDRAM_TOP/I_SDRAM_IF/U7212/A1 (OA22X1_RVT)
                                            0.0234   0.3261   1.0000   0.0162   0.0163 &   4.4472 f
  I_SDRAM_TOP/I_SDRAM_IF/U7212/Y (OA22X1_RVT)        0.1159   1.0000            0.5472 &   4.9944 f
  I_SDRAM_TOP/I_SDRAM_IF/n4334 (net)
                               1   0.9703 
  I_SDRAM_TOP/I_SDRAM_IF/U7214/A1 (AND2X1_HVT)
                                            0.0111   0.1159   1.0000   0.0077   0.0077 &   5.0021 f
  I_SDRAM_TOP/I_SDRAM_IF/U7214/Y (AND2X1_HVT)        0.2019   1.0000            0.3621 &   5.3642 f
  I_SDRAM_TOP/I_SDRAM_IF/n6237 (net)
                               2   2.3807 
  I_SDRAM_TOP/I_SDRAM_IF/U9394/A2 (AO22X1_RVT)
                                            0.0636   0.2019   1.0000   0.0434   0.0434 &   5.4076 f
  I_SDRAM_TOP/I_SDRAM_IF/U9394/Y (AO22X1_RVT)        0.0852   1.0000            0.3942 &   5.8017 f
  I_SDRAM_TOP/I_SDRAM_IF/N2955 (net)
                               1   0.7790 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__13_/D (SDFFNARX1_HVT)
                                            0.0000   0.0852   1.0000   0.0000   0.0000 &   5.8017 f
  data arrival time                                                                        5.8017

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0734     7.2234
  clock reconvergence pessimism                                                 0.0985     7.3219
  clock uncertainty                                                            -0.1000     7.2219
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__13_/CLK (SDFFNARX1_HVT)                      7.2219 f
  library setup time                                          1.0000           -1.4442     5.7777
  data required time                                                                       5.7777
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7777
  data arrival time                                                                       -5.8017
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0240


  Startpoint: sd_DQ_in[0]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[0] (in)                                   0.0959                     0.0348 &   2.6848 f
  sd_DQ_in[0] (net)            1   3.1803 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54368/A (NBUFFX2_HVT)
                                            0.0006   0.0959   1.0000   0.0004   0.0005 &   2.6853 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54368/Y (NBUFFX2_HVT)
                                                     0.1348   1.0000            0.2634 &   2.9487 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41499 (net)
                               1   0.8742 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54369/A (NBUFFX2_HVT)
                                            0.0000   0.1348   1.0000   0.0000   0.0000 &   2.9487 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54369/Y (NBUFFX2_HVT)
                                                     0.1354   1.0000            0.2939 &   3.2427 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41500 (net)
                               1   0.8923 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54370/A (DELLN1X2_LVT)
                                            0.0189   0.1354   1.0000   0.0136   0.0136 &   3.2563 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54370/Y (DELLN1X2_LVT)
                                                     0.0433   1.0000            0.3821 &   3.6384 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41501 (net)
                               2   3.7210 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54595/A (NBUFFX16_LVT)
                                            0.0000   0.0433   1.0000   0.0000   0.0000 &   3.6384 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54595/Y (NBUFFX16_LVT)
                                                     0.0376   1.0000            0.0883 &   3.7267 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41639 (net)
                               1   0.8755 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54596/A (NBUFFX2_LVT)
                                            0.0000   0.0376   1.0000   0.0000   0.0000 &   3.7267 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54596/Y (NBUFFX2_LVT)
                                                     0.0292   1.0000            0.0696 &   3.7963 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41640 (net)
                               1   1.0626 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/D (SDFFX1_HVT)
                                            0.0000   0.0292   1.0000   0.0000   0.0000 &   3.7963 f
  data arrival time                                                                        3.7963

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9225     5.0225
  clock reconvergence pessimism                                                 0.0000     5.0225
  clock uncertainty                                                            -0.1000     4.9225
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/CLK (SDFFX1_HVT)                                   4.9225 r
  library setup time                                          1.0000           -1.1501     3.7724
  data required time                                                                       3.7724
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7724
  data arrival time                                                                       -3.7963
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0239


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642731844/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1792     3.2292
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__15_/CLK (SDFFNARX1_HVT)
                                                     0.0786                     0.0000     3.2292 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__15_/Q (SDFFNARX1_HVT)
                                                     0.2938   1.0000            1.1921 &   4.4213 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_58 (net)
                               5   4.1655 
  I_SDRAM_TOP/I_SDRAM_IF/U11995/A1 (OA22X1_RVT)
                                            0.0000   0.2938   1.0000   0.0000   0.0000 &   4.4213 f
  I_SDRAM_TOP/I_SDRAM_IF/U11995/Y (OA22X1_RVT)       0.1165   1.0000            0.5258 &   4.9471 f
  I_SDRAM_TOP/I_SDRAM_IF/n9127 (net)
                               1   1.1628 
  I_SDRAM_TOP/I_SDRAM_IF/U11996/A2 (AND2X1_RVT)
                                            0.0172   0.1165   1.0000   0.0122   0.0122 &   4.9593 f
  I_SDRAM_TOP/I_SDRAM_IF/U11996/Y (AND2X1_RVT)       0.0782   1.0000            0.2203 &   5.1796 f
  I_SDRAM_TOP/I_SDRAM_IF/n9340 (net)
                               2   1.5402 
  I_SDRAM_TOP/I_SDRAM_IF/U12077/A2 (AO22X1_HVT)
                                            0.0043   0.0782   1.0000   0.0030   0.0030 &   5.1827 f
  I_SDRAM_TOP/I_SDRAM_IF/U12077/Y (AO22X1_HVT)       0.1681   1.0000            0.5399 &   5.7226 f
  I_SDRAM_TOP/I_SDRAM_IF/N4093 (net)
                               1   0.7157 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__11_/D (SDFFNARX1_HVT)
                                            0.0319   0.1681   1.0000   0.0229   0.0229 &   5.7455 f
  data arrival time                                                                        5.7455

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0726     7.2226
  clock reconvergence pessimism                                                 0.0856     7.3082
  clock uncertainty                                                            -0.1000     7.2082
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__11_/CLK (SDFFNARX1_HVT)                      7.2082 f
  library setup time                                          1.0000           -1.4858     5.7224
  data required time                                                                       5.7224
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7224
  data arrival time                                                                       -5.7455
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0231


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642631843/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1682     3.2182
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__11_/CLK (SDFFNARX1_HVT)
                                                     0.0643                     0.0000     3.2182 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__11_/Q (SDFFNARX1_HVT)
                                                     0.3252   1.0000            1.2016 &   4.4198 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_715 (net)
                               5   5.0473 
  I_SDRAM_TOP/I_SDRAM_IF/U8459/A2 (AO22X1_RVT)
                                            0.0534   0.3252   1.0000   0.0361   0.0361 &   4.4559 f
  I_SDRAM_TOP/I_SDRAM_IF/U8459/Y (AO22X1_RVT)        0.0853   1.0000            0.4903 &   4.9462 f
  I_SDRAM_TOP/I_SDRAM_IF/n5301 (net)
                               1   0.6873 
  I_SDRAM_TOP/I_SDRAM_IF/U8461/A1 (OR2X1_HVT)
                                            0.0000   0.0853   1.0000   0.0000   0.0000 &   4.9462 f
  I_SDRAM_TOP/I_SDRAM_IF/U8461/Y (OR2X1_HVT)         0.1687   1.0000            0.4342 &   5.3804 f
  I_SDRAM_TOP/I_SDRAM_IF/n6167 (net)
                               2   1.5776 
  I_SDRAM_TOP/I_SDRAM_IF/U8465/A2 (AO22X1_RVT)
                                            0.0230   0.1687   1.0000   0.0162   0.0162 &   5.3966 f
  I_SDRAM_TOP/I_SDRAM_IF/U8465/Y (AO22X1_RVT)        0.0884   1.0000            0.3752 &   5.7718 f
  I_SDRAM_TOP/I_SDRAM_IF/N2969 (net)
                               1   1.1360 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__27_/D (SDFFNARX1_HVT)
                                            0.0045   0.0884   1.0000   0.0031   0.0031 &   5.7750 f
  data arrival time                                                                        5.7750

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0688     7.2188
  clock reconvergence pessimism                                                 0.0847     7.3035
  clock uncertainty                                                            -0.1000     7.2035
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__27_/CLK (SDFFNARX1_HVT)                      7.2035 f
  library setup time                                          1.0000           -1.4507     5.7528
  data required time                                                                       5.7528
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7528
  data arrival time                                                                       -5.7750
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0222


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1679     3.5679
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX1_HVT)
                                                     0.0448                     0.0000     3.5679 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFX1_HVT)
                                                     0.0644   1.0000            0.3071 &   3.8750 f
  I_RISC_CORE/n870 (net)       1   2.9989 
  I_RISC_CORE/HFSBUF_321_512/A (NBUFFX16_HVT)
                                            0.0000   0.0644   1.0000   0.0000   0.0000 &   3.8751 f
  I_RISC_CORE/HFSBUF_321_512/Y (NBUFFX16_HVT)        0.0579   1.0000            0.1088 &   3.9839 f
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               8  36.9570 
  Xecutng_Instrn_2__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0064   0.0513   1.0000   0.0049   0.0144 &   3.9983 f
  Xecutng_Instrn_2__UPF_LS/Y (LSDNSSX4_RVT)          0.2558   1.0000            0.3739 &   4.3722 f
  n377 (net)                   4  27.2966 
  I_PARSER/U757/A2 (AO22X1_HVT)             0.0702   0.2561   1.0000   0.0487   0.0563 &   4.4285 f
  I_PARSER/U757/Y (AO22X1_HVT)                       0.2473   1.0000            0.7638 &   5.1923 f
  I_PARSER/n521 (net)          1   3.1999 
  I_PARSER/i_reg_reg_3_/D (SDFFX1_RVT)      0.0337   0.2473   1.0000   0.0230   0.0231 &   5.2154 f
  data arrival time                                                                        5.2154

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              1.1856     5.9856
  clock reconvergence pessimism                                                 0.0013     5.9869
  clock uncertainty                                                            -0.1000     5.8869
  I_PARSER/i_reg_reg_3_/CLK (SDFFX1_RVT)                                                   5.8869 r
  library setup time                                          1.0000           -0.6936     5.1933
  data required time                                                                       5.1933
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.1933
  data arrival time                                                                       -5.2154
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0222


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__1_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln32790/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1763     3.2263
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__1_/CLK (SDFFNARX1_HVT)
                                                     0.0817                     0.0000     3.2263 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__1_/Q (SDFFNARX1_HVT)
                                                     0.3046   1.0000            1.2015 &   4.4278 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_75 (net)
                               5   4.4697 
  I_SDRAM_TOP/I_SDRAM_IF/U10568/A2 (AO22X1_RVT)
                                            0.0765   0.3046   1.0000   0.0520   0.0520 &   4.4798 f
  I_SDRAM_TOP/I_SDRAM_IF/U10568/Y (AO22X1_RVT)       0.0851   1.0000            0.4782 &   4.9580 f
  I_SDRAM_TOP/I_SDRAM_IF/n7186 (net)
                               1   0.8751 
  I_SDRAM_TOP/I_SDRAM_IF/U10569/A2 (OR2X1_HVT)
                                            0.0000   0.0851   1.0000   0.0000   0.0000 &   4.9580 f
  I_SDRAM_TOP/I_SDRAM_IF/U10569/Y (OR2X1_HVT)        0.1863   1.0000            0.4133 &   5.3713 f
  I_SDRAM_TOP/I_SDRAM_IF/n8514 (net)
                               2   2.1251 
  I_SDRAM_TOP/I_SDRAM_IF/U10573/A2 (AO22X1_RVT)
                                            0.0308   0.1863   1.0000   0.0217   0.0217 &   5.3930 f
  I_SDRAM_TOP/I_SDRAM_IF/U10573/Y (AO22X1_RVT)       0.0964   1.0000            0.4011 &   5.7941 f
  I_SDRAM_TOP/I_SDRAM_IF/N4079 (net)
                               1   1.8050 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__29_/D (SDFFNARX1_HVT)
                                            0.0095   0.0964   1.0000   0.0066   0.0066 &   5.8007 f
  data arrival time                                                                        5.8007

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0756     7.2256
  clock reconvergence pessimism                                                 0.0993     7.3249
  clock uncertainty                                                            -0.1000     7.2249
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__29_/CLK (SDFFNARX1_HVT)                      7.2249 f
  library setup time                                          1.0000           -1.4463     5.7786
  data required time                                                                       5.7786
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7786
  data arrival time                                                                       -5.8007
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0221


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln32794/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1676     3.2176
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__28_/CLK (SDFFNARX1_HVT)
                                                     0.0800                     0.0000     3.2176 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__28_/Q (SDFFNARX1_HVT)
                                                     0.3544   1.0000            1.2328 &   4.4504 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_501 (net)
                               5   5.8730 
  I_SDRAM_TOP/I_SDRAM_IF/U5656/A2 (AO22X1_RVT)
                                            0.0213   0.3544   1.0000   0.0150   0.0151 &   4.4655 f
  I_SDRAM_TOP/I_SDRAM_IF/U5656/Y (AO22X1_RVT)        0.0841   1.0000            0.5160 &   4.9815 f
  I_SDRAM_TOP/I_SDRAM_IF/n3422 (net)
                               1   0.7901 
  I_SDRAM_TOP/I_SDRAM_IF/U5657/A2 (OR2X1_HVT)
                                            0.0054   0.0841   1.0000   0.0037   0.0037 &   4.9852 f
  I_SDRAM_TOP/I_SDRAM_IF/U5657/Y (OR2X1_HVT)         0.1759   1.0000            0.4044 &   5.3896 f
  I_SDRAM_TOP/I_SDRAM_IF/n4778 (net)
                               2   1.8104 
  I_SDRAM_TOP/I_SDRAM_IF/U7826/A2 (AO22X1_RVT)
                                            0.0213   0.1759   1.0000   0.0148   0.0148 &   5.4044 f
  I_SDRAM_TOP/I_SDRAM_IF/U7826/Y (AO22X1_RVT)        0.0923   1.0000            0.3825 &   5.7869 f
  I_SDRAM_TOP/I_SDRAM_IF/N3346 (net)
                               1   1.2201 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__24_/D (SDFFNARX1_HVT)
                                            0.0114   0.0923   1.0000   0.0079   0.0080 &   5.7948 f
  data arrival time                                                                        5.7948

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0707     7.2207
  clock reconvergence pessimism                                                 0.0973     7.3181
  clock uncertainty                                                            -0.1000     7.2181
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__24_/CLK (SDFFNARX1_HVT)                      7.2181 f
  library setup time                                          1.0000           -1.4453     5.7728
  data required time                                                                       5.7728
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7728
  data arrival time                                                                       -5.7948
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0220


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1628     3.2128
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__5_/CLK (SDFFNARX2_HVT)
                                                     0.0716                     0.0000     3.2128 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__5_/Q (SDFFNARX2_HVT)
                                                     0.3099   1.0000            1.3988 &   4.6115 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_408 (net)
                               5   6.6675 
  I_SDRAM_TOP/I_SDRAM_IF/U7244/A4 (AO22X1_RVT)
                                            0.0266   0.3099   1.0000   0.0187   0.0188 &   4.6303 f
  I_SDRAM_TOP/I_SDRAM_IF/U7244/Y (AO22X1_RVT)        0.0897   1.0000            0.3588 &   4.9892 f
  I_SDRAM_TOP/I_SDRAM_IF/n4352 (net)
                               1   1.2474 
  I_SDRAM_TOP/I_SDRAM_IF/U7246/A1 (OR2X1_HVT)
                                            0.0000   0.0897   1.0000   0.0000   0.0000 &   4.9892 f
  I_SDRAM_TOP/I_SDRAM_IF/U7246/Y (OR2X1_HVT)         0.2045   1.0000            0.4659 &   5.4551 f
  I_SDRAM_TOP/I_SDRAM_IF/n5044 (net)
                               2   2.6625 
  I_SDRAM_TOP/I_SDRAM_IF/U8128/A4 (AO22X1_RVT)
                                            0.0230   0.2045   1.0000   0.0155   0.0155 &   5.4706 f
  I_SDRAM_TOP/I_SDRAM_IF/U8128/Y (AO22X1_RVT)        0.0921   1.0000            0.2942 &   5.7648 f
  I_SDRAM_TOP/I_SDRAM_IF/N3489 (net)
                               1   1.4486 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__9_/D (SDFFNARX1_HVT)
                                            0.0075   0.0921   1.0000   0.0052   0.0052 &   5.7700 f
  data arrival time                                                                        5.7700

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0746     7.2246
  clock reconvergence pessimism                                                 0.0709     7.2955
  clock uncertainty                                                            -0.1000     7.1955
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__9_/CLK (SDFFNARX1_HVT)                       7.1955 f
  library setup time                                          1.0000           -1.4464     5.7491
  data required time                                                                       5.7491
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7491
  data arrival time                                                                       -5.7700
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0209


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642731844/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1736     3.2236
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__5_/CLK (SDFFNARX1_HVT)
                                                     0.0806                     0.0000     3.2236 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__5_/Q (SDFFNARX1_HVT)
                                                     0.2870   1.0000            1.1889 &   4.4124 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_870 (net)
                               5   3.9706 
  I_SDRAM_TOP/I_SDRAM_IF/U9560/A4 (AO22X1_HVT)
                                            0.0255   0.2870   1.0000   0.0176   0.0177 &   4.4301 f
  I_SDRAM_TOP/I_SDRAM_IF/U9560/Y (AO22X1_HVT)        0.1683   1.0000            0.5037 &   4.9338 f
  I_SDRAM_TOP/I_SDRAM_IF/n6341 (net)
                               1   0.7185 
  I_SDRAM_TOP/I_SDRAM_IF/U9561/A2 (OR2X1_HVT)
                                            0.0152   0.1683   1.0000   0.0105   0.0105 &   4.9443 f
  I_SDRAM_TOP/I_SDRAM_IF/U9561/Y (OR2X1_HVT)         0.1821   1.0000            0.4561 &   5.4004 f
  I_SDRAM_TOP/I_SDRAM_IF/n6824 (net)
                               2   2.0090 
  I_SDRAM_TOP/I_SDRAM_IF/U10187/A2 (AO22X1_RVT)
                                            0.0272   0.1821   1.0000   0.0193   0.0193 &   5.4197 f
  I_SDRAM_TOP/I_SDRAM_IF/U10187/Y (AO22X1_RVT)       0.0825   1.0000            0.3763 &   5.7960 f
  I_SDRAM_TOP/I_SDRAM_IF/N2686 (net)
                               1   0.6837 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__29_/D (SDFFNARX1_HVT)
                                            0.0000   0.0825   1.0000   0.0000   0.0000 &   5.7960 f
  data arrival time                                                                        5.7960

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0789     7.2289
  clock reconvergence pessimism                                                 0.0856     7.3145
  clock uncertainty                                                            -0.1000     7.2145
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__29_/CLK (SDFFNARX1_HVT)                       7.2145 f
  library setup time                                          1.0000           -1.4392     5.7753
  data required time                                                                       5.7753
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7753
  data arrival time                                                                       -5.7960
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0207


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__14_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640931826/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1780     3.2280
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__22_/CLK (SDFFNARX1_HVT)
                                                     0.0775                     0.0000     3.2280 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__22_/Q (SDFFNARX1_HVT)
                                                     0.3334   1.0000            1.2171 &   4.4451 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_642 (net)
                               5   5.2807 
  I_SDRAM_TOP/I_SDRAM_IF/U6630/A2 (AO22X1_RVT)
                                            0.0375   0.3334   1.0000   0.0260   0.0260 &   4.4711 f
  I_SDRAM_TOP/I_SDRAM_IF/U6630/Y (AO22X1_RVT)        0.0874   1.0000            0.5049 &   4.9760 f
  I_SDRAM_TOP/I_SDRAM_IF/n3971 (net)
                               1   1.0495 
  I_SDRAM_TOP/I_SDRAM_IF/U6633/A1 (OR2X1_HVT)
                                            0.0054   0.0874   1.0000   0.0037   0.0037 &   4.9797 f
  I_SDRAM_TOP/I_SDRAM_IF/U6633/Y (OR2X1_HVT)         0.1640   1.0000            0.4315 &   5.4112 f
  I_SDRAM_TOP/I_SDRAM_IF/n4417 (net)
                               2   1.4276 
  I_SDRAM_TOP/I_SDRAM_IF/U6638/A2 (AO22X1_RVT)
                                            0.0269   0.1640   1.0000   0.0193   0.0193 &   5.4305 f
  I_SDRAM_TOP/I_SDRAM_IF/U6638/Y (AO22X1_RVT)        0.0874   1.0000            0.3701 &   5.8006 f
  I_SDRAM_TOP/I_SDRAM_IF/N3114 (net)
                               1   1.0524 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__14_/D (SDFFNARX1_HVT)
                                            0.0057   0.0874   1.0000   0.0039   0.0040 &   5.8045 f
  data arrival time                                                                        5.8045

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0778     7.2278
  clock reconvergence pessimism                                                 0.1000     7.3279
  clock uncertainty                                                            -0.1000     7.2279
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__14_/CLK (SDFFNARX1_HVT)                      7.2279 f
  library setup time                                          1.0000           -1.4437     5.7841
  data required time                                                                       5.7841
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7841
  data arrival time                                                                       -5.8045
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0204


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642731844/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1724     3.2224
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__9_/CLK (SDFFNARX1_HVT)
                                                     0.0806                     0.0000     3.2224 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__9_/Q (SDFFNARX1_HVT)
                                                     0.2946   1.0000            1.1941 &   4.4164 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_686 (net)
                               5   4.1890 
  I_SDRAM_TOP/I_SDRAM_IF/U7008/A2 (AO22X1_RVT)
                                            0.0681   0.2946   1.0000   0.0479   0.0479 &   4.4643 f
  I_SDRAM_TOP/I_SDRAM_IF/U7008/Y (AO22X1_RVT)        0.0872   1.0000            0.4738 &   4.9381 f
  I_SDRAM_TOP/I_SDRAM_IF/n4201 (net)
                               1   1.0393 
  I_SDRAM_TOP/I_SDRAM_IF/U7010/A1 (OR2X1_HVT)
                                            0.0065   0.0872   1.0000   0.0045   0.0045 &   4.9427 f
  I_SDRAM_TOP/I_SDRAM_IF/U7010/Y (OR2X1_HVT)         0.1636   1.0000            0.4309 &   5.3736 f
  I_SDRAM_TOP/I_SDRAM_IF/n4909 (net)
                               2   1.4140 
  I_SDRAM_TOP/I_SDRAM_IF/U7014/A2 (AO22X1_RVT)
                                            0.0090   0.1636   1.0000   0.0062   0.0062 &   5.3798 f
  I_SDRAM_TOP/I_SDRAM_IF/U7014/Y (AO22X1_RVT)        0.1026   1.0000            0.3910 &   5.7708 f
  I_SDRAM_TOP/I_SDRAM_IF/N3030 (net)
                               1   2.3303 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__25_/D (SDFFNARX1_HVT)
                                            0.0083   0.1026   1.0000   0.0057   0.0058 &   5.7766 f
  data arrival time                                                                        5.7766

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0730     7.2230
  clock reconvergence pessimism                                                 0.0856     7.3086
  clock uncertainty                                                            -0.1000     7.2086
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__25_/CLK (SDFFNARX1_HVT)                      7.2086 f
  library setup time                                          1.0000           -1.4523     5.7563
  data required time                                                                       5.7563
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7563
  data arrival time                                                                       -5.7766
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0203


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/R_30
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_685132268/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1620     1.1620
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_0_/CLK (SDFFX2_LVT)
                                                     0.0574                     0.0000     1.1620 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_0_/Q (SDFFX2_LVT)
                                                     0.0521   1.0000            0.1817 &   1.3437 r
  I_RISC_CORE/Oprnd_A[0] (net)
                               7  10.1107 
  I_RISC_CORE/ZBUF_393_inst_22877/A (NBUFFX2_HVT)
                                            0.0000   0.0522   1.0000   0.0000   0.0008 &   1.3445 r
  I_RISC_CORE/ZBUF_393_inst_22877/Y (NBUFFX2_HVT)    0.0671   1.0000            0.1102 &   1.4547 r
  I_RISC_CORE/ZBUF_393_33 (net)
                               8   7.4167 
  I_RISC_CORE/U817/A2 (AND2X1_HVT)          0.0000   0.0671   1.0000   0.0000   0.0004 &   1.4551 r
  I_RISC_CORE/U817/Y (AND2X1_HVT)                    0.0704   1.0000            0.1470 &   1.6021 r
  I_RISC_CORE/n463 (net)       3   4.1341 
  I_RISC_CORE/U827/A2 (XOR3X1_HVT)          0.0046   0.0704   1.0000   0.0032   0.0032 &   1.6053 r
  I_RISC_CORE/U827/Y (XOR3X1_HVT)                    0.0687   1.0000            0.3736 &   1.9789 f
  I_RISC_CORE/n476 (net)       1   2.4204 
  I_RISC_CORE/U836/A (FADDX1_LVT)           0.0000   0.0687   1.0000   0.0000   0.0000 &   1.9789 f
  I_RISC_CORE/U836/S (FADDX1_LVT)                    0.0469   1.0000            0.1494 &   2.1284 r
  I_RISC_CORE/n965 (net)       3   3.9409 
  I_RISC_CORE/U833/A (INVX0_HVT)            0.0022   0.0469   1.0000   0.0015   0.0016 &   2.1300 r
  I_RISC_CORE/U833/Y (INVX0_HVT)                     0.0296   1.0000            0.0413 &   2.1712 f
  I_RISC_CORE/n470 (net)       1   0.5106 
  I_RISC_CORE/U834/A2 (NAND2X0_HVT)         0.0000   0.0296   1.0000   0.0000   0.0000 &   2.1712 f
  I_RISC_CORE/U834/Y (NAND2X0_HVT)                   0.0559   1.0000            0.0559 &   2.2271 r
  I_RISC_CORE/n471 (net)       1   0.9532 
  I_RISC_CORE/U835/A4 (AO22X1_HVT)          0.0087   0.0559   1.0000   0.0062   0.0062 &   2.2333 r
  I_RISC_CORE/U835/Y (AO22X1_HVT)                    0.0713   1.0000            0.1568 &   2.3901 r
  I_RISC_CORE/n514 (net)       1   2.7085 
  I_RISC_CORE/U896/B (FADDX1_RVT)           0.0040   0.0713   1.0000   0.0028   0.0028 &   2.3929 r
  I_RISC_CORE/U896/CO (FADDX1_RVT)                   0.0556   1.0000            0.1313 &   2.5242 r
  I_RISC_CORE/n896 (net)       1   2.2085 
  I_RISC_CORE/U1237/CI (FADDX1_LVT)         0.0057   0.0556   1.0000   0.0040   0.0040 &   2.5282 r
  I_RISC_CORE/U1237/CO (FADDX1_LVT)                  0.0435   1.0000            0.0809 &   2.6091 r
  I_RISC_CORE/n477 (net)       2   2.5311 
  I_RISC_CORE/U1008/A2 (OR2X1_HVT)          0.0000   0.0435   1.0000   0.0000   0.0000 &   2.6091 r
  I_RISC_CORE/U1008/Y (OR2X1_HVT)                    0.0446   1.0000            0.0933 &   2.7024 r
  I_RISC_CORE/n1049 (net)      2   1.6482 
  I_RISC_CORE/U1011/A1 (AO21X1_LVT)         0.0014   0.0446   1.0000   0.0009   0.0010 &   2.7033 r
  I_RISC_CORE/U1011/Y (AO21X1_LVT)                   0.0338   1.0000            0.0646 &   2.7679 r
  I_RISC_CORE/n1053 (net)      2   2.1344 
  I_RISC_CORE/U1012/A1 (AND2X1_HVT)         0.0000   0.0338   1.0000   0.0000   0.0000 &   2.7679 r
  I_RISC_CORE/U1012/Y (AND2X1_HVT)                   0.0453   1.0000            0.0978 &   2.8657 r
  I_RISC_CORE/n1051 (net)      2   1.5481 
  I_RISC_CORE/U1325/A1 (NAND2X0_HVT)        0.0000   0.0453   1.0000   0.0000   0.0000 &   2.8657 r
  I_RISC_CORE/U1325/Y (NAND2X0_HVT)                  0.0726   1.0000            0.0740 &   2.9398 f
  I_RISC_CORE/n1069 (net)      1   0.9467 
  I_RISC_CORE/U1334/A1 (AO21X1_RVT)         0.0136   0.0726   1.0000   0.0094   0.0095 &   2.9492 f
  I_RISC_CORE/U1334/Y (AO21X1_RVT)                   0.0329   1.0000            0.1102 &   3.0594 f
  I_RISC_CORE/n1070 (net)      1   1.1731 
  I_RISC_CORE/U1335/A3 (AO21X1_HVT)         0.0047   0.0329   1.0000   0.0033   0.0033 &   3.0627 f
  I_RISC_CORE/U1335/Y (AO21X1_HVT)                   0.0417   1.0000            0.0787 &   3.1414 f
  I_RISC_CORE/n1088 (net)      1   1.1629 
  I_RISC_CORE/U1343/A3 (NOR4X1_LVT)         0.0050   0.0417   1.0000   0.0035   0.0035 &   3.1449 f
  I_RISC_CORE/U1343/Y (NOR4X1_LVT)                   0.0174   1.0000            0.0903 &   3.2352 r
  I_RISC_CORE/n777 (net)       1   0.7168 
  I_RISC_CORE/ZBUF_17_inst_53965/A (NBUFFX2_HVT)
                                            0.0000   0.0174   1.0000   0.0000   0.0000 &   3.2352 r
  I_RISC_CORE/ZBUF_17_inst_53965/Y (NBUFFX2_HVT)     0.0654   1.0000            0.0880 &   3.3231 r
  I_RISC_CORE/ZBUF_17_102 (net)
                               2   7.1390 
  I_RISC_CORE/R_30/D (SDFFASX1_RVT)         0.0107   0.0654   1.0000   0.0069   0.0072 &   3.3303 r
  data arrival time                                                                        3.3303

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0738     3.4738
  clock reconvergence pessimism                                                 0.0840     3.5578
  clock uncertainty                                                            -0.1000     3.4578
  I_RISC_CORE/R_30/CLK (SDFFASX1_RVT)                                                      3.4578 r
  library setup time                                          1.0000           -0.1477     3.3101
  data required time                                                                       3.3101
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3101
  data arrival time                                                                       -3.3303
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0203


  Startpoint: I_BLENDER_1/R_49
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_1/R_310
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_682432241/Y
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.3630     1.3630
  I_BLENDER_1/R_49/CLK (SDFFX1_LVT)                  0.0850                     0.0000     1.3630 r
  I_BLENDER_1/R_49/Q (SDFFX1_LVT)                    0.0699   1.0000            0.3058 &   1.6688 r
  I_BLENDER_1/n1833 (net)      2   2.9171 
  I_BLENDER_1/U219/A1 (NOR2X2_LVT)          0.0005   0.0699   1.0000   0.0003   0.0004 &   1.6692 r
  I_BLENDER_1/U219/Y (NOR2X2_LVT)                    0.0403   1.0000            0.1298 &   1.7990 f
  I_BLENDER_1/n72 (net)        4   3.3237 
  I_BLENDER_1/U46/A1 (NAND3X0_LVT)          0.0000   0.0403   1.0000   0.0000   0.0000 &   1.7990 f
  I_BLENDER_1/U46/Y (NAND3X0_LVT)                    0.1101   1.0000            0.0855 &   1.8845 r
  I_BLENDER_1/n73 (net)        2   2.3273 
  I_BLENDER_1/U49/A2 (AND2X1_LVT)           0.0197   0.1101   1.0000   0.0141   0.0141 &   1.8986 r
  I_BLENDER_1/U49/Y (AND2X1_LVT)                     0.0604   1.0000            0.1094 &   2.0080 r
  I_BLENDER_1/n85 (net)        2   2.0751 
  I_BLENDER_1/U60/A (INVX1_HVT)             0.0000   0.0604   1.0000   0.0000   0.0000 &   2.0080 r
  I_BLENDER_1/U60/Y (INVX1_HVT)                      0.1023   1.0000            0.1003 &   2.1083 f
  I_BLENDER_1/n133 (net)       2   1.6433 
  I_BLENDER_1/U62/A1 (NAND2X0_RVT)          0.0109   0.1023   1.0000   0.0076   0.0076 &   2.1159 f
  I_BLENDER_1/U62/Y (NAND2X0_RVT)                    0.1673   1.0000            0.1645 &   2.2804 r
  I_BLENDER_1/n87 (net)        1   1.1442 
  I_BLENDER_1/U65/A1 (AND2X1_RVT)           0.0637   0.1673   1.0000   0.0465   0.0465 &   2.3270 r
  I_BLENDER_1/U65/Y (AND2X1_RVT)                     0.0776   1.0000            0.1992 &   2.5262 r
  I_BLENDER_1/n88 (net)        1   1.0557 
  I_BLENDER_1/U245/A2 (AND2X1_LVT)          0.0047   0.0776   1.0000   0.0033   0.0033 &   2.5294 r
  I_BLENDER_1/U245/Y (AND2X1_LVT)                    0.0731   1.0000            0.1115 &   2.6409 r
  I_BLENDER_1/n125 (net)       4   3.3587 
  I_BLENDER_1/U6561/A2 (NAND4X0_LVT)        0.0030   0.0731   1.0000   0.0021   0.0021 &   2.6430 r
  I_BLENDER_1/U6561/Y (NAND4X0_LVT)                  0.1247   1.0000            0.1070 &   2.7500 f
  I_BLENDER_1/n9024 (net)      1   1.8080 
  I_BLENDER_1/U2636/A1 (XNOR2X2_LVT)        0.0000   0.1247   1.0000   0.0000   0.0000 &   2.7500 f
  I_BLENDER_1/U2636/Y (XNOR2X2_LVT)                  0.0603   1.0000            0.1608 &   2.9108 f
  I_BLENDER_1/n158 (net)       3   3.2220 
  I_BLENDER_1/U2629/A1 (AND2X1_LVT)         0.0000   0.0603   1.0000   0.0000   0.0000 &   2.9108 f
  I_BLENDER_1/U2629/Y (AND2X1_LVT)                   0.0372   1.0000            0.0922 &   3.0030 f
  I_BLENDER_1/n9023 (net)      1   0.7474 
  I_BLENDER_1/U2628/A4 (OA22X1_LVT)         0.0037   0.0372   1.0000   0.0026   0.0026 &   3.0056 f
  I_BLENDER_1/U2628/Y (OA22X1_LVT)                   0.0755   1.0000            0.1362 &   3.1418 f
  I_BLENDER_1/n167 (net)       4   3.9670 
  I_BLENDER_1/U5050/A1 (OA21X1_LVT)         0.0022   0.0755   1.0000   0.0015   0.0015 &   3.1433 f
  I_BLENDER_1/U5050/Y (OA21X1_LVT)                   0.0566   1.0000            0.1708 &   3.3141 f
  I_BLENDER_1/n5165 (net)      3   2.5654 
  I_BLENDER_1/U7803/A1 (NAND2X0_LVT)        0.0000   0.0566   1.0000   0.0000   0.0000 &   3.3141 f
  I_BLENDER_1/U7803/Y (NAND2X0_LVT)                  0.1068   1.0000            0.0992 &   3.4133 r
  I_BLENDER_1/n160 (net)       1   1.5578 
  I_BLENDER_1/U139/A2 (XOR2X2_LVT)          0.0037   0.1068   1.0000   0.0026   0.0026 &   3.4159 r
  I_BLENDER_1/U139/Y (XOR2X2_LVT)                    0.0724   1.0000            0.2118 &   3.6277 f
  I_BLENDER_1/n214 (net)       3   4.4157 
  I_BLENDER_1/U142/A2 (OR2X1_LVT)           0.0041   0.0724   1.0000   0.0028   0.0029 &   3.6306 f
  I_BLENDER_1/U142/Y (OR2X1_LVT)                     0.0519   1.0000            0.1055 &   3.7361 f
  I_BLENDER_1/n195 (net)       2   1.5420 
  I_BLENDER_1/U185/A (INVX0_HVT)            0.0000   0.0519   1.0000   0.0000   0.0000 &   3.7361 f
  I_BLENDER_1/U185/Y (INVX0_HVT)                     0.1255   1.0000            0.1019 &   3.8379 r
  I_BLENDER_1/n196 (net)       1   1.1664 
  I_BLENDER_1/U186/A3 (AO21X1_LVT)          0.0213   0.1255   1.0000   0.0152   0.0152 &   3.8532 r
  I_BLENDER_1/U186/Y (AO21X1_LVT)                    0.0687   1.0000            0.1109 &   3.9641 r
  I_BLENDER_1/n231 (net)       3   2.5883 
  I_BLENDER_1/U3145/A1 (NAND2X0_LVT)        0.0024   0.0687   1.0000   0.0016   0.0017 &   3.9657 r
  I_BLENDER_1/U3145/Y (NAND2X0_LVT)                  0.0527   1.0000            0.0485 &   4.0142 f
  I_BLENDER_1/n663 (net)       1   0.8009 
  I_BLENDER_1/U3115/A3 (NAND3X0_LVT)        0.0000   0.0527   1.0000   0.0000   0.0000 &   4.0142 f
  I_BLENDER_1/U3115/Y (NAND3X0_LVT)                  0.0840   1.0000            0.0858 &   4.1001 r
  I_BLENDER_1/n1183 (net)      1   1.4423 
  I_BLENDER_1/U6850/A1 (XOR2X2_LVT)         0.0000   0.0840   1.0000   0.0000   0.0000 &   4.1001 r
  I_BLENDER_1/U6850/Y (XOR2X2_LVT)                   0.0635   1.0000            0.1723 &   4.2723 f
  I_BLENDER_1/n269 (net)       3   2.0723 
  I_BLENDER_1/U194/A (INVX1_LVT)            0.0000   0.0635   1.0000   0.0000   0.0000 &   4.2724 f
  I_BLENDER_1/U194/Y (INVX1_LVT)                     0.0466   1.0000            0.0629 &   4.3353 r
  I_BLENDER_1/n277 (net)       2   1.5036 
  I_BLENDER_1/U195/A1 (NAND2X2_LVT)         0.0000   0.0466   1.0000   0.0000   0.0000 &   4.3353 r
  I_BLENDER_1/U195/Y (NAND2X2_LVT)                   0.0435   1.0000            0.1129 &   4.4482 f
  I_BLENDER_1/n303 (net)       5   3.8999 
  I_BLENDER_1/U211/A1 (NAND4X0_LVT)         0.0000   0.0435   1.0000   0.0000   0.0000 &   4.4482 f
  I_BLENDER_1/U211/Y (NAND4X0_LVT)                   0.1044   1.0000            0.0732 &   4.5214 r
  I_BLENDER_1/n219 (net)       1   1.1107 
  I_BLENDER_1/ZINV_4_inst_54067/A (INVX1_LVT)
                                            0.0065   0.1044   1.0000   0.0045   0.0045 &   4.5259 r
  I_BLENDER_1/ZINV_4_inst_54067/Y (INVX1_LVT)        0.0519   1.0000            0.0359 &   4.5618 f
  I_BLENDER_1/ZINV_4_122 (net)
                               1   1.0826 
  I_BLENDER_1/U1188/A1 (AO22X2_LVT)         0.0056   0.0519   1.0000   0.0039   0.0039 &   4.5656 f
  I_BLENDER_1/U1188/Y (AO22X2_LVT)                   0.0720   1.0000            0.1782 &   4.7438 f
  I_BLENDER_1/n8097 (net)      9   6.5129 
  I_BLENDER_1/ZBUF_151_inst_24091/A (NBUFFX2_RVT)
                                            0.0000   0.0720   1.0000   0.0000   0.0002 &   4.7441 f
  I_BLENDER_1/ZBUF_151_inst_24091/Y (NBUFFX2_RVT)    0.0602   1.0000            0.1451 &   4.8891 f
  I_BLENDER_1/ZBUF_151_140 (net)
                               1   0.8135 
  I_BLENDER_1/U257/A2 (OR2X1_RVT)           0.0000   0.0602   1.0000   0.0000   0.0000 &   4.8892 f
  I_BLENDER_1/U257/Y (OR2X1_RVT)                     0.0807   1.0000            0.2009 &   5.0901 f
  I_BLENDER_1/n306 (net)       2   1.7856 
  I_BLENDER_1/U301/A1 (AND2X1_RVT)          0.0059   0.0807   1.0000   0.0041   0.0041 &   5.0942 f
  I_BLENDER_1/U301/Y (AND2X1_RVT)                    0.0969   1.0000            0.2002 &   5.2944 f
  I_BLENDER_1/n8684 (net)      3   2.8688 
  I_BLENDER_1/U303/A2 (OA22X1_LVT)          0.0013   0.0969   1.0000   0.0009   0.0009 &   5.2953 f
  I_BLENDER_1/U303/Y (OA22X1_LVT)                    0.0803   1.0000            0.1965 &   5.4919 f
  I_BLENDER_1/n8681 (net)      5   4.7120 
  I_BLENDER_1/ctmTdsLR_2_24161/A1 (AO21X1_LVT)
                                            0.0025   0.0803   1.0000   0.0018   0.0018 &   5.4937 f
  I_BLENDER_1/ctmTdsLR_2_24161/Y (AO21X1_LVT)        0.0611   1.0000            0.1529 &   5.6465 f
  I_BLENDER_1/popt_net_20337 (net)
                               1   1.2795 
  I_BLENDER_1/ctmTdsLR_1_24160/A3 (AO21X1_LVT)
                                            0.0079   0.0611   1.0000   0.0054   0.0054 &   5.6519 f
  I_BLENDER_1/ctmTdsLR_1_24160/Y (AO21X1_LVT)        0.0566   1.0000            0.1058 &   5.7577 f
  I_BLENDER_1/n7821 (net)      3   2.9586 
  I_BLENDER_1/U8951/A1 (NAND2X0_LVT)        0.0037   0.0566   1.0000   0.0026   0.0026 &   5.7603 f
  I_BLENDER_1/U8951/Y (NAND2X0_LVT)                  0.1011   1.0000            0.0909 &   5.8512 r
  I_BLENDER_1/n2075 (net)      1   1.2407 
  I_BLENDER_1/R_310/D (SDFFX1_LVT)          0.0196   0.1011   1.0000   0.0134   0.0134 &   5.8646 r
  data arrival time                                                                        5.8646

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              1.2405     6.0405
  clock reconvergence pessimism                                                 0.0967     6.1372
  clock uncertainty                                                            -0.1000     6.0372
  I_BLENDER_1/R_310/CLK (SDFFX1_LVT)                                                       6.0372 r
  library setup time                                          1.0000           -0.1926     5.8446
  data required time                                                                       5.8446
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8446
  data arrival time                                                                       -5.8646
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0200


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln32792/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1670     3.2170
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__3_/CLK (SDFFNARX1_HVT)
                                                     0.0627                     0.0000     3.2170 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__3_/Q (SDFFNARX1_HVT)
                                                     0.2937   1.0000            1.1798 &   4.3969 f
  I_SDRAM_TOP/I_SDRAM_IF/n17758 (net)
                               5   4.1605 
  I_SDRAM_TOP/I_SDRAM_IF/U6897/A2 (AO22X1_RVT)
                                            0.0271   0.2937   1.0000   0.0188   0.0188 &   4.4157 f
  I_SDRAM_TOP/I_SDRAM_IF/U6897/Y (AO22X1_RVT)        0.0929   1.0000            0.4814 &   4.8970 f
  I_SDRAM_TOP/I_SDRAM_IF/n4130 (net)
                               1   1.5079 
  I_SDRAM_TOP/I_SDRAM_IF/U6899/A1 (OR2X1_HVT)
                                            0.0058   0.0929   1.0000   0.0040   0.0040 &   4.9011 f
  I_SDRAM_TOP/I_SDRAM_IF/U6899/Y (OR2X1_HVT)         0.1830   1.0000            0.4538 &   5.3549 f
  I_SDRAM_TOP/I_SDRAM_IF/n5341 (net)
                               2   2.0368 
  I_SDRAM_TOP/I_SDRAM_IF/U8507/A2 (AO22X1_RVT)
                                            0.0443   0.1830   1.0000   0.0319   0.0319 &   5.3867 f
  I_SDRAM_TOP/I_SDRAM_IF/U8507/Y (AO22X1_RVT)        0.0920   1.0000            0.3920 &   5.7787 f
  I_SDRAM_TOP/I_SDRAM_IF/N2878 (net)
                               1   1.4399 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__31_/D (SDFFNARX1_HVT)
                                            0.0063   0.0920   1.0000   0.0044   0.0044 &   5.7832 f
  data arrival time                                                                        5.7832

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0689     7.2189
  clock reconvergence pessimism                                                 0.0981     7.3170
  clock uncertainty                                                            -0.1000     7.2170
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__31_/CLK (SDFFNARX1_HVT)                      7.2170 f
  library setup time                                          1.0000           -1.4532     5.7638
  data required time                                                                       5.7638
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7638
  data arrival time                                                                       -5.7832
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0193


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln32796/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1609     3.2109
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__4_/CLK (SDFFNARX1_HVT)
                                                     0.0743                     0.0000     3.2109 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__4_/Q (SDFFNARX1_HVT)
                                                     0.3010   1.0000            1.1934 &   4.4043 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_108 (net)
                               5   4.3689 
  I_SDRAM_TOP/I_SDRAM_IF/U9042/A1 (OA22X1_LVT)
                                            0.0290   0.3010   1.0000   0.0201   0.0201 &   4.4244 f
  I_SDRAM_TOP/I_SDRAM_IF/U9042/Y (OA22X1_LVT)        0.0769   1.0000            0.3292 &   4.7536 f
  I_SDRAM_TOP/I_SDRAM_IF/n5865 (net)
                               1   1.0529 
  I_SDRAM_TOP/I_SDRAM_IF/U9044/A1 (AND2X1_HVT)
                                            0.0056   0.0769   1.0000   0.0039   0.0039 &   4.7575 f
  I_SDRAM_TOP/I_SDRAM_IF/U9044/Y (AND2X1_HVT)        0.1745   1.0000            0.3095 &   5.0669 f
  I_SDRAM_TOP/I_SDRAM_IF/n5908 (net)
                               2   1.5569 
  I_SDRAM_TOP/I_SDRAM_IF/U9100/A2 (AO22X1_HVT)
                                            0.0122   0.1745   1.0000   0.0084   0.0084 &   5.0754 f
  I_SDRAM_TOP/I_SDRAM_IF/U9100/Y (AO22X1_HVT)        0.1842   1.0000            0.6385 &   5.7138 f
  I_SDRAM_TOP/I_SDRAM_IF/N3987 (net)
                               1   1.2301 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__0_/D (SDFFNARX1_HVT)
                                            0.0318   0.1842   1.0000   0.0222   0.0222 &   5.7360 f
  data arrival time                                                                        5.7360

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0640     7.2140
  clock reconvergence pessimism                                                 0.0967     7.3107
  clock uncertainty                                                            -0.1000     7.2107
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__0_/CLK (SDFFNARX1_HVT)                       7.2107 f
  library setup time                                          1.0000           -1.4939     5.7168
  data required time                                                                       5.7168
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7168
  data arrival time                                                                       -5.7360
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0192


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642731844/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1750     3.2250
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__29_/CLK (SDFFNARX1_HVT)
                                                     0.0817                     0.0000     3.2250 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__29_/Q (SDFFNARX1_HVT)
                                                     0.3909   1.0000            1.2579 &   4.4828 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_132 (net)
                               5   6.9010 
  I_SDRAM_TOP/I_SDRAM_IF/U6759/A2 (AO22X1_HVT)
                                            0.0293   0.3909   1.0000   0.0207   0.0208 &   4.5036 f
  I_SDRAM_TOP/I_SDRAM_IF/U6759/Y (AO22X1_HVT)        0.1896   1.0000            0.8253 &   5.3289 f
  I_SDRAM_TOP/I_SDRAM_IF/n4046 (net)
                               1   1.3909 
  I_SDRAM_TOP/I_SDRAM_IF/U6760/A2 (OR2X1_HVT)
                                            0.0484   0.1896   1.0000   0.0342   0.0342 &   5.3632 f
  I_SDRAM_TOP/I_SDRAM_IF/U6760/Y (OR2X1_HVT)         0.1694   1.0000            0.4562 &   5.8194 f
  I_SDRAM_TOP/I_SDRAM_IF/n5509 (net)
                               2   1.5964 
  I_SDRAM_TOP/I_SDRAM_IF/U6764/A2 (AO22X1_HVT)
                                            0.0182   0.1694   1.0000   0.0126   0.0126 &   5.8320 f
  I_SDRAM_TOP/I_SDRAM_IF/U6764/Y (AO22X1_HVT)        0.1903   1.0000            0.6408 &   6.4728 f
  I_SDRAM_TOP/I_SDRAM_IF/N4012 (net)
                               1   1.4298 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__25_/D (SDFFNARX1_RVT)
                                            0.0492   0.1903   1.0000   0.0355   0.0355 &   6.5083 f
  data arrival time                                                                        6.5083

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0732     7.2232
  clock reconvergence pessimism                                                 0.0856     7.3088
  clock uncertainty                                                            -0.1000     7.2088
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__25_/CLK (SDFFNARX1_RVT)                      7.2088 f
  library setup time                                          1.0000           -0.7197     6.4892
  data required time                                                                       6.4892
  --------------------------------------------------------------------------------------------------
  data required time                                                                       6.4892
  data arrival time                                                                       -6.5083
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0192


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__7_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln32792/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1671     3.2171
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__7_/CLK (SDFFNARX1_HVT)
                                                     0.0627                     0.0000     3.2171 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__7_/Q (SDFFNARX1_HVT)
                                                     0.3189   1.0000            1.1963 &   4.4134 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_769 (net)
                               5   4.8702 
  I_SDRAM_TOP/I_SDRAM_IF/U5709/A2 (AO22X1_RVT)
                                            0.0252   0.3189   1.0000   0.0174   0.0175 &   4.4308 f
  I_SDRAM_TOP/I_SDRAM_IF/U5709/Y (AO22X1_RVT)        0.0824   1.0000            0.4848 &   4.9157 f
  I_SDRAM_TOP/I_SDRAM_IF/n3448 (net)
                               1   0.6674 
  I_SDRAM_TOP/I_SDRAM_IF/U5710/A2 (OR2X1_HVT)
                                            0.0000   0.0824   1.0000   0.0000   0.0000 &   4.9157 f
  I_SDRAM_TOP/I_SDRAM_IF/U5710/Y (OR2X1_HVT)         0.2099   1.0000            0.4283 &   5.3440 f
  I_SDRAM_TOP/I_SDRAM_IF/n5026 (net)
                               2   2.8211 
  I_SDRAM_TOP/I_SDRAM_IF/U5716/A2 (AO22X1_RVT)
                                            0.0424   0.2099   1.0000   0.0287   0.0288 &   5.3728 f
  I_SDRAM_TOP/I_SDRAM_IF/U5716/Y (AO22X1_RVT)        0.0904   1.0000            0.4111 &   5.7839 f
  I_SDRAM_TOP/I_SDRAM_IF/N2850 (net)
                               1   1.3084 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__3_/D (SDFFNARX1_HVT)
                                            0.0000   0.0904   1.0000   0.0000   0.0000 &   5.7839 f
  data arrival time                                                                        5.7839

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0691     7.2191
  clock reconvergence pessimism                                                 0.0981     7.3172
  clock uncertainty                                                            -0.1000     7.2172
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__3_/CLK (SDFFNARX1_HVT)                       7.2172 f
  library setup time                                          1.0000           -1.4524     5.7648
  data required time                                                                       5.7648
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7648
  data arrival time                                                                       -5.7839
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0191


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__20_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln32781/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1670     3.2170
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__20_/CLK (SDFFNARX1_HVT)
                                                     0.0800                     0.0000     3.2170 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__20_/Q (SDFFNARX1_HVT)
                                                     0.3388   1.0000            1.2225 &   4.4396 f
  I_SDRAM_TOP/I_SDRAM_IF/n2008 (net)
                               5   5.4348 
  I_SDRAM_TOP/I_SDRAM_IF/U7375/A2 (AO22X1_RVT)
                                            0.0347   0.3388   1.0000   0.0234   0.0234 &   4.4630 f
  I_SDRAM_TOP/I_SDRAM_IF/U7375/Y (AO22X1_RVT)        0.0831   1.0000            0.5019 &   4.9648 f
  I_SDRAM_TOP/I_SDRAM_IF/n4436 (net)
                               1   0.7153 
  I_SDRAM_TOP/I_SDRAM_IF/U7377/A1 (OR2X1_HVT)
                                            0.0000   0.0831   1.0000   0.0000   0.0000 &   4.9648 f
  I_SDRAM_TOP/I_SDRAM_IF/U7377/Y (OR2X1_HVT)         0.1719   1.0000            0.4354 &   5.4002 f
  I_SDRAM_TOP/I_SDRAM_IF/n5663 (net)
                               2   1.6809 
  I_SDRAM_TOP/I_SDRAM_IF/U8867/A2 (AO22X1_RVT)
                                            0.0144   0.1719   1.0000   0.0100   0.0100 &   5.4102 f
  I_SDRAM_TOP/I_SDRAM_IF/U8867/Y (AO22X1_RVT)        0.0831   1.0000            0.3692 &   5.7793 f
  I_SDRAM_TOP/I_SDRAM_IF/N3619 (net)
                               1   0.7281 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__12_/D (SDFFNARX1_HVT)
                                            0.0092   0.0831   1.0000   0.0063   0.0063 &   5.7857 f
  data arrival time                                                                        5.7857

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0737     7.2237
  clock reconvergence pessimism                                                 0.0846     7.3084
  clock uncertainty                                                            -0.1000     7.2084
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__12_/CLK (SDFFNARX1_HVT)                      7.2084 f
  library setup time                                          1.0000           -1.4416     5.7667
  data required time                                                                       5.7667
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7667
  data arrival time                                                                       -5.7857
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0189


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__30_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln32781/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1607     3.2107
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__30_/CLK (SDFFNARX1_HVT)
                                                     0.0749                     0.0000     3.2107 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__30_/Q (SDFFNARX1_HVT)
                                                     0.2765   1.0000            1.1750 &   4.3857 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_157 (net)
                               5   3.6405 
  I_SDRAM_TOP/I_SDRAM_IF/U8445/A2 (AO22X1_RVT)
                                            0.0000   0.2765   1.0000   0.0000   0.0000 &   4.3857 f
  I_SDRAM_TOP/I_SDRAM_IF/U8445/Y (AO22X1_RVT)        0.0923   1.0000            0.4668 &   4.8526 f
  I_SDRAM_TOP/I_SDRAM_IF/n5293 (net)
                               1   1.4621 
  I_SDRAM_TOP/I_SDRAM_IF/U8447/A1 (OR2X1_HVT)
                                            0.0117   0.0923   1.0000   0.0082   0.0082 &   4.8607 f
  I_SDRAM_TOP/I_SDRAM_IF/U8447/Y (OR2X1_HVT)         0.2156   1.0000            0.4758 &   5.3365 f
  I_SDRAM_TOP/I_SDRAM_IF/n6059 (net)
                               2   2.9878 
  I_SDRAM_TOP/I_SDRAM_IF/U8451/A2 (AO22X1_RVT)
                                            0.0441   0.2156   1.0000   0.0311   0.0311 &   5.3677 f
  I_SDRAM_TOP/I_SDRAM_IF/U8451/Y (AO22X1_RVT)        0.0845   1.0000            0.4065 &   5.7741 f
  I_SDRAM_TOP/I_SDRAM_IF/N3981 (net)
                               1   0.8385 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__26_/D (SDFFNARX1_HVT)
                                            0.0000   0.0845   1.0000   0.0000   0.0000 &   5.7741 f
  data arrival time                                                                        5.7741

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0658     7.2158
  clock reconvergence pessimism                                                 0.0846     7.3005
  clock uncertainty                                                            -0.1000     7.2005
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__26_/CLK (SDFFNARX1_HVT)                      7.2005 f
  library setup time                                          1.0000           -1.4447     5.7558
  data required time                                                                       5.7558
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7558
  data arrival time                                                                       -5.7741
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0184


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1741     3.2241
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__3_/CLK (SDFFNARX1_HVT)
                                                     0.0732                     0.0000     3.2241 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__3_/Q (SDFFNARX1_HVT)
                                                     0.2950   1.0000            1.1886 &   4.4128 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_138 (net)
                               5   4.1971 
  I_SDRAM_TOP/I_SDRAM_IF/U9946/A2 (AO22X1_RVT)
                                            0.0000   0.2950   1.0000   0.0000   0.0000 &   4.4128 f
  I_SDRAM_TOP/I_SDRAM_IF/U9946/Y (AO22X1_RVT)        0.0860   1.0000            0.4721 &   4.8850 f
  I_SDRAM_TOP/I_SDRAM_IF/n6648 (net)
                               1   0.9465 
  I_SDRAM_TOP/I_SDRAM_IF/U9948/A1 (OR2X1_HVT)
                                            0.0049   0.0860   1.0000   0.0034   0.0034 &   4.8884 f
  I_SDRAM_TOP/I_SDRAM_IF/U9948/Y (OR2X1_HVT)         0.1816   1.0000            0.4470 &   5.3353 f
  I_SDRAM_TOP/I_SDRAM_IF/n8068 (net)
                               2   1.9950 
  I_SDRAM_TOP/I_SDRAM_IF/U9952/A2 (AO22X1_RVT)
                                            0.0489   0.1816   1.0000   0.0353   0.0353 &   5.3706 f
  I_SDRAM_TOP/I_SDRAM_IF/U9952/Y (AO22X1_RVT)        0.0899   1.0000            0.3843 &   5.7549 f
  I_SDRAM_TOP/I_SDRAM_IF/N3986 (net)
                               1   1.0658 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__31_/D (SDFFNARX1_HVT)
                                            0.0030   0.0899   1.0000   0.0021   0.0021 &   5.7569 f
  data arrival time                                                                        5.7569

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0652     7.2152
  clock reconvergence pessimism                                                 0.0709     7.2861
  clock uncertainty                                                            -0.1000     7.1861
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__31_/CLK (SDFFNARX1_HVT)                      7.1861 f
  library setup time                                          1.0000           -1.4473     5.7388
  data required time                                                                       5.7388
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7388
  data arrival time                                                                       -5.7569
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0181


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__13_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642731844/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1750     3.2250
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__21_/CLK (SDFFNARX1_HVT)
                                                     0.0817                     0.0000     3.2250 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__21_/QN (SDFFNARX1_HVT)
                                                     0.3844   1.0000            0.7740 &   3.9990 r
  I_SDRAM_TOP/I_SDRAM_IF/n2522 (net)
                               2   2.5956 
  I_SDRAM_TOP/I_SDRAM_IF/U4313/A (INVX1_HVT)
                                            0.1312   0.3844   1.0000   0.0904   0.0904 &   4.0894 r
  I_SDRAM_TOP/I_SDRAM_IF/U4313/Y (INVX1_HVT)         0.2888   1.0000            0.3960 &   4.4854 f
  I_SDRAM_TOP/I_SDRAM_IF/n2460 (net)
                               4   4.6221 
  I_SDRAM_TOP/I_SDRAM_IF/U6826/A1 (OA22X1_RVT)
                                            0.0272   0.2888   1.0000   0.0188   0.0189 &   4.5043 f
  I_SDRAM_TOP/I_SDRAM_IF/U6826/Y (OA22X1_RVT)        0.1098   1.0000            0.5091 &   5.0135 f
  I_SDRAM_TOP/I_SDRAM_IF/n4084 (net)
                               1   0.6741 
  I_SDRAM_TOP/I_SDRAM_IF/U6827/A2 (AND2X1_HVT)
                                            0.0000   0.1098   1.0000   0.0000   0.0000 &   5.0135 f
  I_SDRAM_TOP/I_SDRAM_IF/U6827/Y (AND2X1_HVT)        0.1778   1.0000            0.3562 &   5.3697 f
  I_SDRAM_TOP/I_SDRAM_IF/n6148 (net)
                               2   1.6743 
  I_SDRAM_TOP/I_SDRAM_IF/U9343/A2 (AO22X1_RVT)
                                            0.0211   0.1778   1.0000   0.0146   0.0146 &   5.3843 f
  I_SDRAM_TOP/I_SDRAM_IF/U9343/Y (AO22X1_RVT)        0.0915   1.0000            0.3872 &   5.7715 f
  I_SDRAM_TOP/I_SDRAM_IF/N3050 (net)
                               1   1.4002 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__13_/D (SDFFNARX1_HVT)
                                            0.0158   0.0915   1.0000   0.0113   0.0113 &   5.7828 f
  data arrival time                                                                        5.7828

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0737     7.2237
  clock reconvergence pessimism                                                 0.0856     7.3093
  clock uncertainty                                                            -0.1000     7.2093
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__13_/CLK (SDFFNARX1_HVT)                      7.2093 f
  library setup time                                          1.0000           -1.4444     5.7649
  data required time                                                                       5.7649
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7649
  data arrival time                                                                       -5.7828
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0179


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1676     3.5676
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/CLK (SDFFX2_HVT)
                                                     0.0448                     0.0000     3.5676 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/Q (SDFFX2_HVT)
                                                     0.0701   1.0000            0.3476 &   3.9152 f
  I_RISC_CORE/Xecutng_Instrn[12] (net)
                               4   6.0491 
  Xecutng_Instrn_12__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.0640   1.0000   0.0000   0.0108 &   3.9259 f
  Xecutng_Instrn_12__UPF_LS/Y (LSDNSSX4_RVT)         0.2455   1.0000            0.3747 &   4.3006 f
  n367 (net)                   3  24.6640 
  I_PARSER/U718/A0 (HADDX1_HVT)             0.0628   0.2463   1.0000   0.0468   0.0516 &   4.3522 f
  I_PARSER/U718/SO (HADDX1_HVT)                      0.2514   1.0000            0.8239 &   5.1760 f
  I_PARSER/N20 (net)           1   1.1374 
  I_PARSER/i_reg_reg_13_/D (SDFFX1_RVT)     0.0453   0.2514   1.0000   0.0328   0.0329 &   5.2089 f
  data arrival time                                                                        5.2089

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              1.1856     5.9856
  clock reconvergence pessimism                                                 0.0013     5.9869
  clock uncertainty                                                            -0.1000     5.8869
  I_PARSER/i_reg_reg_13_/CLK (SDFFX1_RVT)                                                  5.8869 r
  library setup time                                          1.0000           -0.6959     5.1910
  data required time                                                                       5.1910
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.1910
  data arrival time                                                                       -5.2089
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0179


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_17_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1681     3.5681
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/CLK (SDFFX1_HVT)
                                                     0.0447                     0.0000     3.5681 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/Q (SDFFX1_HVT)
                                                     0.0681   1.0000            0.3098 &   3.8779 f
  I_RISC_CORE/Xecutng_Instrn[15] (net)
                               1   3.3200 
  Xecutng_Instrn_15__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0076   0.0622   1.0000   0.0058   0.0163 &   3.8942 f
  Xecutng_Instrn_15__UPF_LS/Y (LSDNSSX4_RVT)         0.2463   1.0000            0.3719 &   4.2661 f
  n364 (net)                   4  24.4353 
  I_PARSER/U716/A0 (HADDX1_HVT)             0.0583   0.2467   1.0000   0.0399   0.0468 &   4.3129 f
  I_PARSER/U716/SO (HADDX1_HVT)                      0.2741   1.0000            0.8554 &   5.1683 f
  I_PARSER/N24 (net)           1   1.8574 
  I_PARSER/i_reg_reg_17_/D (SDFFX1_RVT)     0.0709   0.2741   1.0000   0.0519   0.0519 &   5.2202 f
  data arrival time                                                                        5.2202

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              1.1902     5.9902
  clock reconvergence pessimism                                                 0.0013     5.9915
  clock uncertainty                                                            -0.1000     5.8915
  I_PARSER/i_reg_reg_17_/CLK (SDFFX1_RVT)                                                  5.8915 r
  library setup time                                          1.0000           -0.6892     5.2023
  data required time                                                                       5.2023
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.2023
  data arrival time                                                                       -5.2202
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0179


  Startpoint: I_BLENDER_0/s3_op1_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op1_reg_28_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_682432241/Y
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.3643     1.3643
  I_BLENDER_0/s3_op1_reg_18_/CLK (SDFFX2_LVT)        0.1169                     0.0000     1.3643 r
  I_BLENDER_0/s3_op1_reg_18_/Q (SDFFX2_LVT)          0.1217   1.0000            0.4443 &   1.8086 r
  I_BLENDER_0/n8651 (net)      7  10.1029 
  I_BLENDER_0/U3595/A2 (OR2X1_LVT)          0.0214   0.1218   1.0000   0.0146   0.0155 &   1.8241 r
  I_BLENDER_0/U3595/Y (OR2X1_LVT)                    0.0704   1.0000            0.1185 &   1.9426 r
  I_BLENDER_0/n3670 (net)      4   3.0595 
  I_BLENDER_0/U1488/A2 (NAND2X0_LVT)        0.0062   0.0704   1.0000   0.0042   0.0042 &   1.9468 r
  I_BLENDER_0/U1488/Y (NAND2X0_LVT)                  0.0475   1.0000            0.0535 &   2.0003 f
  I_BLENDER_0/n1588 (net)      1   0.6959 
  I_BLENDER_0/U6302/A1 (NAND2X0_LVT)        0.0000   0.0475   1.0000   0.0000   0.0000 &   2.0003 f
  I_BLENDER_0/U6302/Y (NAND2X0_LVT)                  0.1080   1.0000            0.0924 &   2.0928 r
  I_BLENDER_0/n8796 (net)      2   1.5267 
  I_BLENDER_0/U3992/A3 (AO22X1_LVT)         0.0089   0.1080   1.0000   0.0061   0.0062 &   2.0989 r
  I_BLENDER_0/U3992/Y (AO22X1_LVT)                   0.0536   1.0000            0.1140 &   2.2129 r
  I_BLENDER_0/n3580 (net)      2   1.5242 
  I_BLENDER_0/U1480/A1 (NAND2X0_LVT)        0.0000   0.0536   1.0000   0.0000   0.0000 &   2.2129 r
  I_BLENDER_0/U1480/Y (NAND2X0_LVT)                  0.0458   1.0000            0.0434 &   2.2563 f
  I_BLENDER_0/n8146 (net)      1   0.7245 
  I_BLENDER_0/U177/A1 (NAND3X0_LVT)         0.0000   0.0458   1.0000   0.0000   0.0000 &   2.2563 f
  I_BLENDER_0/U177/Y (NAND3X0_LVT)                   0.0919   1.0000            0.0762 &   2.3325 r
  I_BLENDER_0/n3617 (net)      2   1.5848 
  I_BLENDER_0/U3278/A1 (AO21X1_LVT)         0.0039   0.0919   1.0000   0.0027   0.0027 &   2.3352 r
  I_BLENDER_0/U3278/Y (AO21X1_LVT)                   0.0735   1.0000            0.1339 &   2.4691 r
  I_BLENDER_0/n3608 (net)      4   2.9706 
  I_BLENDER_0/U3258/A2 (NAND2X0_LVT)        0.0000   0.0735   1.0000   0.0000   0.0000 &   2.4691 r
  I_BLENDER_0/U3258/Y (NAND2X0_LVT)                  0.1056   1.0000            0.0581 &   2.5272 f
  I_BLENDER_0/n3475 (net)      1   0.8858 
  I_BLENDER_0/U3674/A1 (NAND2X2_LVT)        0.0166   0.1056   1.0000   0.0118   0.0118 &   2.5391 f
  I_BLENDER_0/U3674/Y (NAND2X2_LVT)                  0.0355   1.0000            0.1631 &   2.7022 r
  I_BLENDER_0/n3478 (net)      1   1.8826 
  I_BLENDER_0/U3678/A1 (XNOR2X2_LVT)        0.0000   0.0355   1.0000   0.0000   0.0000 &   2.7022 r
  I_BLENDER_0/U3678/Y (XNOR2X2_LVT)                  0.0874   1.0000            0.1623 &   2.8645 r
  I_BLENDER_0/n5071 (net)      3   7.6411 
  I_BLENDER_0/U8904/A (NBUFFX16_LVT)        0.0086   0.0874   1.0000   0.0058   0.0059 &   2.8704 r
  I_BLENDER_0/U8904/Y (NBUFFX16_LVT)                 0.0595   1.0000            0.1195 &   2.9899 r
  I_BLENDER_0/n9472 (net)     18  22.7791 
  I_BLENDER_0/U4048/A1 (AND2X1_LVT)         0.0000   0.0596   1.0000   0.0000   0.0020 &   2.9919 r
  I_BLENDER_0/U4048/Y (AND2X1_LVT)                   0.1016   1.0000            0.1187 &   3.1106 r
  I_BLENDER_0/n5013 (net)      4   5.4401 
  I_BLENDER_0/U5292/A (INVX1_HVT)           0.0224   0.1016   1.0000   0.0154   0.0154 &   3.1260 r
  I_BLENDER_0/U5292/Y (INVX1_HVT)                    0.0865   1.0000            0.1186 &   3.2446 f
  I_BLENDER_0/n5014 (net)      1   1.0737 
  I_BLENDER_0/U5293/A1 (OR2X1_LVT)          0.0131   0.0865   1.0000   0.0090   0.0091 &   3.2536 f
  I_BLENDER_0/U5293/Y (OR2X1_LVT)                    0.0428   1.0000            0.1421 &   3.3957 f
  I_BLENDER_0/n5020 (net)      2   2.2420 
  I_BLENDER_0/U5296/A1 (NAND2X2_LVT)        0.0025   0.0428   1.0000   0.0017   0.0018 &   3.3975 f
  I_BLENDER_0/U5296/Y (NAND2X2_LVT)                  0.0349   1.0000            0.1219 &   3.5193 r
  I_BLENDER_0/n5043 (net)      2   1.7976 
  I_BLENDER_0/U5297/A2 (OR2X2_LVT)          0.0000   0.0349   1.0000   0.0000   0.0000 &   3.5193 r
  I_BLENDER_0/U5297/Y (OR2X2_LVT)                    0.0442   1.0000            0.0705 &   3.5898 r
  I_BLENDER_0/n5045 (net)      2   1.4384 
  I_BLENDER_0/U5298/A1 (AND2X1_HVT)         0.0000   0.0442   1.0000   0.0000   0.0000 &   3.5899 r
  I_BLENDER_0/U5298/Y (AND2X1_HVT)                   0.2020   1.0000            0.3620 &   3.9519 r
  I_BLENDER_0/n5041 (net)      1   2.1759 
  I_BLENDER_0/U5311/A (FADDX1_LVT)          0.0000   0.2020   1.0000   0.0000   0.0000 &   3.9519 r
  I_BLENDER_0/U5311/S (FADDX1_LVT)                   0.0735   1.0000            0.2956 &   4.2475 f
  I_BLENDER_0/n5042 (net)      1   0.9430 
  I_BLENDER_0/U5312/A (INVX1_LVT)           0.0000   0.0735   1.0000   0.0000   0.0000 &   4.2475 f
  I_BLENDER_0/U5312/Y (INVX1_LVT)                    0.0589   1.0000            0.0756 &   4.3232 r
  I_BLENDER_0/n5088 (net)      1   2.2253 
  I_BLENDER_0/U5339/A (FADDX1_LVT)          0.0000   0.0589   1.0000   0.0000   0.0000 &   4.3232 r
  I_BLENDER_0/U5339/S (FADDX1_LVT)                   0.0768   1.0000            0.2218 &   4.5450 f
  I_BLENDER_0/n5118 (net)      2   2.3499 
  I_BLENDER_0/U6358/A3 (XOR3X2_LVT)         0.0000   0.0768   1.0000   0.0000   0.0000 &   4.5450 f
  I_BLENDER_0/U6358/Y (XOR3X2_LVT)                   0.0742   1.0000            0.1502 &   4.6952 r
  I_BLENDER_0/n8321 (net)      3   3.8458 
  I_BLENDER_0/U7534/A2 (OR2X2_LVT)          0.0032   0.0742   1.0000   0.0022   0.0023 &   4.6975 r
  I_BLENDER_0/U7534/Y (OR2X2_LVT)                    0.0489   1.0000            0.0979 &   4.7954 r
  I_BLENDER_0/n8281 (net)      3   3.3336 
  I_BLENDER_0/U5373/A3 (OA21X1_LVT)         0.0021   0.0489   1.0000   0.0014   0.0015 &   4.7968 r
  I_BLENDER_0/U5373/Y (OA21X1_LVT)                   0.0822   1.0000            0.1144 &   4.9112 r
  I_BLENDER_0/n8219 (net)      4   3.8157 
  I_BLENDER_0/U5374/A (INVX1_LVT)           0.0053   0.0822   1.0000   0.0037   0.0037 &   4.9149 r
  I_BLENDER_0/U5374/Y (INVX1_LVT)                    0.0425   1.0000            0.0321 &   4.9471 f
  I_BLENDER_0/n5212 (net)      1   0.9397 
  I_BLENDER_0/U5410/A1 (OA21X1_LVT)         0.0081   0.0425   1.0000   0.0057   0.0057 &   4.9527 f
  I_BLENDER_0/U5410/Y (OA21X1_LVT)                   0.0620   1.0000            0.1546 &   5.1074 f
  I_BLENDER_0/n8383 (net)      3   3.4162 
  I_BLENDER_0/U7113/A1 (AO21X1_LVT)         0.0081   0.0620   1.0000   0.0055   0.0055 &   5.1129 f
  I_BLENDER_0/U7113/Y (AO21X1_LVT)                   0.0440   1.0000            0.1381 &   5.2510 f
  I_BLENDER_0/n5275 (net)      1   1.0714 
  I_BLENDER_0/U268/A1 (AND3X1_LVT)          0.0084   0.0440   1.0000   0.0061   0.0061 &   5.2571 f
  I_BLENDER_0/U268/Y (AND3X1_LVT)                    0.0609   1.0000            0.1174 &   5.3745 f
  I_BLENDER_0/n7709 (net)      3   2.6665 
  I_BLENDER_0/U6592/A2 (AND2X1_LVT)         0.0077   0.0609   1.0000   0.0054   0.0054 &   5.3799 f
  I_BLENDER_0/U6592/Y (AND2X1_LVT)                   0.0391   1.0000            0.1062 &   5.4861 f
  I_BLENDER_0/n8253 (net)      1   1.5903 
  I_BLENDER_0/U8646/A3 (XOR3X2_LVT)         0.0032   0.0391   1.0000   0.0022   0.0022 &   5.4884 f
  I_BLENDER_0/U8646/Y (XOR3X2_LVT)                   0.0888   1.0000            0.0952 &   5.5836 f
  I_BLENDER_0/n8256 (net)      1   1.4457 
  I_BLENDER_0/U5365/A1 (NAND2X0_LVT)        0.0202   0.0888   1.0000   0.0145   0.0145 &   5.5981 f
  I_BLENDER_0/U5365/Y (NAND2X0_LVT)                  0.0883   1.0000            0.1077 &   5.7059 r
  I_BLENDER_0/n1551 (net)      1   1.0512 
  I_BLENDER_0/U5341/A1 (NAND3X0_LVT)        0.0000   0.0883   1.0000   0.0000   0.0000 &   5.7059 r
  I_BLENDER_0/U5341/Y (NAND3X0_LVT)                  0.0760   1.0000            0.0611 &   5.7670 f
  I_BLENDER_0/N875 (net)       1   0.7145 
  I_BLENDER_0/s4_op1_reg_28_/D (SDFFX1_LVT)
                                            0.0000   0.0760   1.0000   0.0000   0.0000 &   5.7670 f
  data arrival time                                                                        5.7670

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              1.2247     6.0247
  clock reconvergence pessimism                                                 0.0967     6.1214
  clock uncertainty                                                            -0.1000     6.0214
  I_BLENDER_0/s4_op1_reg_28_/CLK (SDFFX1_LVT)                                              6.0214 r
  library setup time                                          1.0000           -0.2722     5.7492
  data required time                                                                       5.7492
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7492
  data arrival time                                                                       -5.7670
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0178


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__20_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln32781/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1600     3.2100
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__20_/CLK (SDFFNARX1_HVT)
                                                     0.0741                     0.0000     3.2100 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__20_/Q (SDFFNARX1_HVT)
                                                     0.2281   1.0000            1.1305 &   4.3406 f
  I_SDRAM_TOP/I_SDRAM_IF/n17795 (net)
                               2   2.1210 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_98_386/A (NBUFFX2_RVT)
                                            0.0240   0.2281   1.0000   0.0169   0.0169 &   4.3575 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_98_386/Y (NBUFFX2_RVT)
                                                     0.1119   1.0000            0.3088 &   4.6663 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_43 (net)
                               4   8.1731 
  I_SDRAM_TOP/I_SDRAM_IF/U7386/A2 (AO22X1_LVT)
                                            0.0053   0.1119   1.0000   0.0037   0.0039 &   4.6701 f
  I_SDRAM_TOP/I_SDRAM_IF/U7386/Y (AO22X1_LVT)        0.0732   1.0000            0.1790 &   4.8491 f
  I_SDRAM_TOP/I_SDRAM_IF/n4442 (net)
                               1   0.7522 
  I_SDRAM_TOP/I_SDRAM_IF/U7388/A1 (OR2X1_HVT)
                                            0.0000   0.0732   1.0000   0.0000   0.0000 &   4.8491 f
  I_SDRAM_TOP/I_SDRAM_IF/U7388/Y (OR2X1_HVT)         0.1926   1.0000            0.4438 &   5.2929 f
  I_SDRAM_TOP/I_SDRAM_IF/n5628 (net)
                               2   2.3136 
  I_SDRAM_TOP/I_SDRAM_IF/U7392/A2 (AO22X1_RVT)
                                            0.0368   0.1926   1.0000   0.0264   0.0264 &   5.3193 f
  I_SDRAM_TOP/I_SDRAM_IF/U7392/Y (AO22X1_RVT)        0.1243   1.0000            0.4381 &   5.7575 f
  I_SDRAM_TOP/I_SDRAM_IF/N3112 (net)
                               1   4.1630 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__12_/D (SDFFNARX1_HVT)
                                            0.0114   0.1243   1.0000   0.0079   0.0081 &   5.7655 f
  data arrival time                                                                        5.7655

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0738     7.2238
  clock reconvergence pessimism                                                 0.0846     7.3084
  clock uncertainty                                                            -0.1000     7.2084
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__12_/CLK (SDFFNARX1_HVT)                      7.2084 f
  library setup time                                          1.0000           -1.4604     5.7480
  data required time                                                                       5.7480
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7480
  data arrival time                                                                       -5.7655
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0175


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_639731814/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1780     3.2280
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__21_/CLK (SDFFNARX1_HVT)
                                                     0.0825                     0.0000     3.2280 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__21_/Q (SDFFNARX1_HVT)
                                                     0.2956   1.0000            1.1963 &   4.4242 f
  I_SDRAM_TOP/I_SDRAM_IF/n17728 (net)
                               5   4.2182 
  I_SDRAM_TOP/I_SDRAM_IF/U7266/A4 (AO22X1_HVT)
                                            0.0351   0.2956   1.0000   0.0236   0.0237 &   4.4479 f
  I_SDRAM_TOP/I_SDRAM_IF/U7266/Y (AO22X1_HVT)        0.1713   1.0000            0.5134 &   4.9613 f
  I_SDRAM_TOP/I_SDRAM_IF/n4363 (net)
                               1   0.8149 
  I_SDRAM_TOP/I_SDRAM_IF/U7267/A2 (OR2X1_HVT)
                                            0.0289   0.1713   1.0000   0.0204   0.0204 &   4.9817 f
  I_SDRAM_TOP/I_SDRAM_IF/U7267/Y (OR2X1_HVT)         0.1654   1.0000            0.4422 &   5.4239 f
  I_SDRAM_TOP/I_SDRAM_IF/n4676 (net)
                               2   1.4698 
  I_SDRAM_TOP/I_SDRAM_IF/U7271/A2 (AO22X1_RVT)
                                            0.0201   0.1654   1.0000   0.0140   0.0140 &   5.4379 f
  I_SDRAM_TOP/I_SDRAM_IF/U7271/Y (AO22X1_RVT)        0.0831   1.0000            0.3640 &   5.8019 f
  I_SDRAM_TOP/I_SDRAM_IF/N4150 (net)
                               1   0.7306 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__5_/D (SDFFNARX1_HVT)
                                            0.0057   0.0831   1.0000   0.0040   0.0040 &   5.8059 f
  data arrival time                                                                        5.8059

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0790     7.2290
  clock reconvergence pessimism                                                 0.0988     7.3278
  clock uncertainty                                                            -0.1000     7.2278
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__5_/CLK (SDFFNARX1_HVT)                       7.2278 f
  library setup time                                          1.0000           -1.4394     5.7884
  data required time                                                                       5.7884
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7884
  data arrival time                                                                       -5.8059
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0175


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln32781/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1594     3.2094
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__12_/CLK (SDFFNARX1_HVT)
                                                     0.0740                     0.0000     3.2094 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__12_/Q (SDFFNARX1_HVT)
                                                     0.3038   1.0000            1.1951 &   4.4044 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_85 (net)
                               5   4.4475 
  I_SDRAM_TOP/I_SDRAM_IF/U9768/A2 (AO22X1_RVT)
                                            0.0471   0.3038   1.0000   0.0329   0.0330 &   4.4374 f
  I_SDRAM_TOP/I_SDRAM_IF/U9768/Y (AO22X1_RVT)        0.0860   1.0000            0.4793 &   4.9167 f
  I_SDRAM_TOP/I_SDRAM_IF/n6524 (net)
                               1   0.9498 
  I_SDRAM_TOP/I_SDRAM_IF/U9769/A2 (OR2X1_HVT)
                                            0.0000   0.0860   1.0000   0.0000   0.0000 &   4.9167 f
  I_SDRAM_TOP/I_SDRAM_IF/U9769/Y (OR2X1_HVT)         0.2099   1.0000            0.4302 &   5.3469 f
  I_SDRAM_TOP/I_SDRAM_IF/n7926 (net)
                               2   2.8196 
  I_SDRAM_TOP/I_SDRAM_IF/U11283/A2 (AO22X1_RVT)
                                            0.0294   0.2099   1.0000   0.0208   0.0208 &   5.3677 f
  I_SDRAM_TOP/I_SDRAM_IF/U11283/Y (AO22X1_RVT)       0.0857   1.0000            0.4039 &   5.7717 f
  I_SDRAM_TOP/I_SDRAM_IF/N4058 (net)
                               1   0.9263 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__8_/D (SDFFNARX1_HVT)
                                            0.0000   0.0857   1.0000   0.0000   0.0000 &   5.7717 f
  data arrival time                                                                        5.7717

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0639     7.2139
  clock reconvergence pessimism                                                 0.0846     7.2985
  clock uncertainty                                                            -0.1000     7.1985
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__8_/CLK (SDFFNARX1_HVT)                       7.1985 f
  library setup time                                          1.0000           -1.4442     5.7543
  data required time                                                                       5.7543
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7543
  data arrival time                                                                       -5.7717
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0174


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln32781/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1638     3.2138
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__12_/CLK (SDFFNARX1_HVT)
                                                     0.0746                     0.0000     3.2138 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__12_/Q (SDFFNARX1_HVT)
                                                     0.2944   1.0000            1.1894 &   4.4032 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_515 (net)
                               5   4.1810 
  I_SDRAM_TOP/I_SDRAM_IF/U6195/A2 (AO22X1_RVT)
                                            0.0388   0.2944   1.0000   0.0264   0.0264 &   4.4296 f
  I_SDRAM_TOP/I_SDRAM_IF/U6195/Y (AO22X1_RVT)        0.0814   1.0000            0.4633 &   4.8929 f
  I_SDRAM_TOP/I_SDRAM_IF/n3706 (net)
                               1   0.5820 
  I_SDRAM_TOP/I_SDRAM_IF/U6198/A1 (OR2X1_HVT)
                                            0.0000   0.0814   1.0000   0.0000   0.0000 &   4.8930 f
  I_SDRAM_TOP/I_SDRAM_IF/U6198/Y (OR2X1_HVT)         0.2016   1.0000            0.4569 &   5.3499 f
  I_SDRAM_TOP/I_SDRAM_IF/n4996 (net)
                               2   2.5774 
  I_SDRAM_TOP/I_SDRAM_IF/U6202/A2 (AO22X1_RVT)
                                            0.0094   0.2016   1.0000   0.0065   0.0065 &   5.3564 f
  I_SDRAM_TOP/I_SDRAM_IF/U6202/Y (AO22X1_RVT)        0.0916   1.0000            0.4062 &   5.7626 f
  I_SDRAM_TOP/I_SDRAM_IF/N3298 (net)
                               1   1.4078 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__8_/D (SDFFNARX1_HVT)
                                            0.0058   0.0916   1.0000   0.0041   0.0041 &   5.7667 f
  data arrival time                                                                        5.7667

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0627     7.2127
  clock reconvergence pessimism                                                 0.0846     7.2974
  clock uncertainty                                                            -0.1000     7.1974
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__8_/CLK (SDFFNARX1_HVT)                       7.1974 f
  library setup time                                          1.0000           -1.4481     5.7493
  data required time                                                                       5.7493
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7493
  data arrival time                                                                       -5.7667
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0174


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__24_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__8_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0450     1.0450
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__24_/CLK (SDFFARX1_HVT)
                                                     0.1160                     0.0000     1.0450 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__24_/Q (SDFFARX1_HVT)
                                                     0.2906   1.0000            1.3080 &   2.3531 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_1__24_ (net)
                               5   4.5454 
  I_SDRAM_TOP/I_SDRAM_IF/U3707/A2 (AO22X1_HVT)
                                            0.0585   0.2906   1.0000   0.0412   0.0412 &   2.3943 f
  I_SDRAM_TOP/I_SDRAM_IF/U3707/Y (AO22X1_HVT)        0.1677   1.0000            0.7147 &   3.1090 f
  I_SDRAM_TOP/I_SDRAM_IF/n1852 (net)
                               1   0.7021 
  I_SDRAM_TOP/I_SDRAM_IF/U3709/A1 (OR2X1_HVT)
                                            0.0165   0.1677   1.0000   0.0114   0.0114 &   3.1204 f
  I_SDRAM_TOP/I_SDRAM_IF/U3709/Y (OR2X1_HVT)         0.2064   1.0000            0.5329 &   3.6533 f
  I_SDRAM_TOP/I_SDRAM_IF/n7851 (net)
                               2   2.7217 
  I_SDRAM_TOP/I_SDRAM_IF/U11230/A2 (AO22X1_HVT)
                                            0.0464   0.2064   1.0000   0.0329   0.0329 &   3.6862 f
  I_SDRAM_TOP/I_SDRAM_IF/U11230/Y (AO22X1_HVT)       0.1853   1.0000            0.6661 &   4.3523 f
  I_SDRAM_TOP/I_SDRAM_IF/N448 (net)
                               1   1.2676 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__8_/D (SDFFARX1_RVT)
                                            0.0249   0.1853   1.0000   0.0175   0.0175 &   4.3698 f
  data arrival time                                                                        4.3698

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9532     5.0532
  clock reconvergence pessimism                                                 0.0777     5.1308
  clock uncertainty                                                            -0.1000     5.0308
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__8_/CLK (SDFFARX1_RVT)                         5.0308 r
  library setup time                                          1.0000           -0.6783     4.3525
  data required time                                                                       4.3525
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.3525
  data arrival time                                                                       -4.3698
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0173


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/R_31
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_685132268/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1687     1.1687
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_/CLK (SDFFX1_LVT)
                                                     0.0448                     0.0000     1.1687 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_/Q (SDFFX1_LVT)
                                                     0.0521   1.0000            0.1524 &   1.3211 r
  I_RISC_CORE/ZBUF_121_146 (net)
                               7   6.0327 
  I_RISC_CORE/U259/A1 (NOR2X0_HVT)          0.0000   0.0521   1.0000   0.0000   0.0003 &   1.3213 r
  I_RISC_CORE/U259/Y (NOR2X0_HVT)                    0.0426   1.0000            0.1422 &   1.4636 f
  I_RISC_CORE/n28 (net)        2   1.8545 
  I_RISC_CORE/U263/A (INVX0_LVT)            0.0026   0.0426   1.0000   0.0018   0.0018 &   1.4654 f
  I_RISC_CORE/U263/Y (INVX0_LVT)                     0.0269   1.0000            0.0312 &   1.4966 r
  I_RISC_CORE/n30 (net)        1   0.9789 
  I_RISC_CORE/U264/A2 (NOR2X0_HVT)          0.0013   0.0269   1.0000   0.0009   0.0009 &   1.4976 r
  I_RISC_CORE/U264/Y (NOR2X0_HVT)                    0.0506   1.0000            0.1245 &   1.6220 f
  I_RISC_CORE/n41 (net)        2   2.5090 
  I_RISC_CORE/U297/A (INVX1_HVT)            0.0031   0.0506   1.0000   0.0021   0.0022 &   1.6242 f
  I_RISC_CORE/U297/Y (INVX1_HVT)                     0.0379   1.0000            0.0500 &   1.6741 r
  I_RISC_CORE/n52 (net)        2   1.7589 
  I_RISC_CORE/U321/A2 (OR2X1_HVT)           0.0000   0.0379   1.0000   0.0000   0.0000 &   1.6741 r
  I_RISC_CORE/U321/Y (OR2X1_HVT)                     0.0464   1.0000            0.0916 &   1.7658 r
  I_RISC_CORE/n69 (net)        2   1.8566 
  I_RISC_CORE/U323/A1 (AND2X1_HVT)          0.0000   0.0464   1.0000   0.0000   0.0000 &   1.7658 r
  I_RISC_CORE/U323/Y (AND2X1_HVT)                    0.0369   1.0000            0.0965 &   1.8623 r
  I_RISC_CORE/n56 (net)        1   0.7530 
  I_RISC_CORE/U324/A4 (OA22X2_RVT)          0.0000   0.0369   1.0000   0.0000   0.0000 &   1.8623 r
  I_RISC_CORE/U324/Y (OA22X2_RVT)                    0.0947   1.0000            0.1301 &   1.9924 r
  I_RISC_CORE/n757 (net)      11  13.2856 
  I_RISC_CORE/U976/A3 (OA21X1_HVT)          0.0053   0.0947   1.0000   0.0037   0.0044 &   1.9968 r
  I_RISC_CORE/U976/Y (OA21X1_HVT)                    0.0564   1.0000            0.1499 &   2.1467 r
  I_RISC_CORE/n999 (net)       2   1.7135 
  I_RISC_CORE/U979/A1 (AND3X1_HVT)          0.0000   0.0564   1.0000   0.0000   0.0000 &   2.1467 r
  I_RISC_CORE/U979/Y (AND3X1_HVT)                    0.0509   1.0000            0.1333 &   2.2800 r
  I_RISC_CORE/n591 (net)       1   0.8657 
  I_RISC_CORE/U980/A2 (MUX21X1_HVT)         0.0041   0.0509   1.0000   0.0028   0.0028 &   2.2828 r
  I_RISC_CORE/U980/Y (MUX21X1_HVT)                   0.0599   1.0000            0.1587 &   2.4415 r
  I_RISC_CORE/n597 (net)       1   0.8463 
  I_RISC_CORE/U983/A2 (AND4X1_HVT)          0.0134   0.0599   1.0000   0.0096   0.0096 &   2.4511 r
  I_RISC_CORE/U983/Y (AND4X1_HVT)                    0.0742   1.0000            0.2059 &   2.6570 r
  I_RISC_CORE/n599 (net)       1   1.4175 
  I_RISC_CORE/U984/A3 (OA21X1_HVT)          0.0167   0.0742   1.0000   0.0111   0.0111 &   2.6681 r
  I_RISC_CORE/U984/Y (OA21X1_HVT)                    0.0511   1.0000            0.1331 &   2.8012 r
  I_RISC_CORE/n606 (net)       1   1.1780 
  I_RISC_CORE/U988/A2 (NAND4X0_LVT)         0.0069   0.0511   1.0000   0.0049   0.0049 &   2.8060 r
  I_RISC_CORE/U988/Y (NAND4X0_LVT)                   0.0677   1.0000            0.0566 &   2.8626 f
  I_RISC_CORE/n608 (net)       1   1.5514 
  I_RISC_CORE/U989/A3 (AOI21X1_HVT)         0.0120   0.0677   1.0000   0.0084   0.0084 &   2.8711 f
  I_RISC_CORE/U989/Y (AOI21X1_HVT)                   0.0478   1.0000            0.1412 &   3.0122 r
  I_RISC_CORE/n1029_CDR1 (net)
                               2   2.4069 
  I_RISC_CORE/U1316/A2 (NAND4X0_LVT)        0.0016   0.0478   1.0000   0.0011   0.0011 &   3.0133 r
  I_RISC_CORE/U1316/Y (NAND4X0_LVT)                  0.0654   1.0000            0.0506 &   3.0639 f
  I_RISC_CORE/n1032_CDR1 (net)
                               1   1.1858 
  I_RISC_CORE/U1317/A2 (NOR4X1_LVT)         0.0016   0.0654   1.0000   0.0011   0.0012 &   3.0651 f
  I_RISC_CORE/U1317/Y (NOR4X1_LVT)                   0.0197   1.0000            0.1118 &   3.1769 r
  I_RISC_CORE/n1033_CDR1 (net)
                               1   1.0703 
  I_RISC_CORE/U1318/A4 (NAND4X0_RVT)        0.0000   0.0197   1.0000   0.0000   0.0000 &   3.1769 r
  I_RISC_CORE/U1318/Y (NAND4X0_RVT)                  0.0929   1.0000            0.0847 &   3.2615 f
  I_RISC_CORE/n1036_CDR1 (net)
                               1   1.2094 
  I_RISC_CORE/U71/A2 (NOR2X0_RVT)           0.0000   0.0929   1.0000   0.0000   0.0000 &   3.2615 f
  I_RISC_CORE/U71/Y (NOR2X0_RVT)                     0.0284   1.0000            0.1117 &   3.3733 r
  I_RISC_CORE/n393 (net)       1   1.5273 
  I_RISC_CORE/R_31/D (SDFFARX1_LVT)         0.0038   0.0284   1.0000   0.0026   0.0027 &   3.3759 r
  data arrival time                                                                        3.3759

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0738     3.4738
  clock reconvergence pessimism                                                 0.0840     3.5578
  clock uncertainty                                                            -0.1000     3.4578
  I_RISC_CORE/R_31/CLK (SDFFARX1_LVT)                                                      3.4578 r
  library setup time                                          1.0000           -0.0992     3.3586
  data required time                                                                       3.3586
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3586
  data arrival time                                                                       -3.3759
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0173


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__13_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642731844/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1697     3.2197
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__21_/CLK (SDFFNARX1_HVT)
                                                     0.0702                     0.0000     3.2197 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__21_/Q (SDFFNARX1_HVT)
                                                     0.2215   1.0000            1.1209 &   4.3405 f
  I_SDRAM_TOP/I_SDRAM_IF/n1783 (net)
                               2   1.9124 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_110_412/A (NBUFFX2_RVT)
                                            0.0290   0.2215   1.0000   0.0208   0.0208 &   4.3613 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_110_412/Y (NBUFFX2_RVT)
                                                     0.1014   1.0000            0.2944 &   4.6557 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_69 (net)
                               4   6.4637 
  I_SDRAM_TOP/I_SDRAM_IF/U8521/A1 (OA22X1_RVT)
                                            0.0000   0.1014   1.0000   0.0000   0.0001 &   4.6559 f
  I_SDRAM_TOP/I_SDRAM_IF/U8521/Y (OA22X1_RVT)        0.1162   1.0000            0.3716 &   5.0275 f
  I_SDRAM_TOP/I_SDRAM_IF/n5351 (net)
                               1   1.1327 
  I_SDRAM_TOP/I_SDRAM_IF/U8522/A2 (AND2X1_HVT)
                                            0.0329   0.1162   1.0000   0.0237   0.0238 &   5.0513 f
  I_SDRAM_TOP/I_SDRAM_IF/U8522/Y (AND2X1_HVT)        0.1742   1.0000            0.3579 &   5.4092 f
  I_SDRAM_TOP/I_SDRAM_IF/n6084 (net)
                               2   1.5674 
  I_SDRAM_TOP/I_SDRAM_IF/U9291/A2 (AO22X1_RVT)
                                            0.0094   0.1742   1.0000   0.0065   0.0065 &   5.4157 f
  I_SDRAM_TOP/I_SDRAM_IF/U9291/Y (AO22X1_RVT)        0.0856   1.0000            0.3754 &   5.7910 f
  I_SDRAM_TOP/I_SDRAM_IF/N4190 (net)
                               1   0.9169 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__13_/D (SDFFNARX1_HVT)
                                            0.0000   0.0856   1.0000   0.0000   0.0000 &   5.7910 f
  data arrival time                                                                        5.7910

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0791     7.2291
  clock reconvergence pessimism                                                 0.0856     7.3147
  clock uncertainty                                                            -0.1000     7.2147
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__13_/CLK (SDFFNARX1_HVT)                      7.2147 f
  library setup time                                          1.0000           -1.4406     5.7741
  data required time                                                                       5.7741
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7741
  data arrival time                                                                       -5.7910
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0169


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__20_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641131828/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1597     3.2097
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__4_/CLK (SDFFNARX1_HVT)
                                                     0.0726                     0.0000     3.2097 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__4_/Q (SDFFNARX1_HVT)
                                                     0.2978   1.0000            1.1900 &   4.3997 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_536 (net)
                               5   4.2760 
  I_SDRAM_TOP/I_SDRAM_IF/U6594/A4 (AO22X1_HVT)
                                            0.0334   0.2978   1.0000   0.0235   0.0235 &   4.4232 f
  I_SDRAM_TOP/I_SDRAM_IF/U6594/Y (AO22X1_HVT)        0.1696   1.0000            0.5128 &   4.9360 f
  I_SDRAM_TOP/I_SDRAM_IF/n3947 (net)
                               1   0.7597 
  I_SDRAM_TOP/I_SDRAM_IF/U6595/A2 (OR2X1_HVT)
                                            0.0000   0.1696   1.0000   0.0000   0.0000 &   4.9360 f
  I_SDRAM_TOP/I_SDRAM_IF/U6595/Y (OR2X1_HVT)         0.1718   1.0000            0.4473 &   5.3833 f
  I_SDRAM_TOP/I_SDRAM_IF/n5690 (net)
                               2   1.6780 
  I_SDRAM_TOP/I_SDRAM_IF/U6599/A2 (AO22X1_RVT)
                                            0.0064   0.1718   1.0000   0.0044   0.0044 &   5.3877 f
  I_SDRAM_TOP/I_SDRAM_IF/U6599/Y (AO22X1_RVT)        0.0923   1.0000            0.3835 &   5.7712 f
  I_SDRAM_TOP/I_SDRAM_IF/N3247 (net)
                               1   1.4592 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__20_/D (SDFFNARX1_HVT)
                                            0.0102   0.0923   1.0000   0.0070   0.0071 &   5.7782 f
  data arrival time                                                                        5.7782

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0629     7.2129
  clock reconvergence pessimism                                                 0.0968     7.3098
  clock uncertainty                                                            -0.1000     7.2098
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__20_/CLK (SDFFNARX1_HVT)                      7.2098 f
  library setup time                                          1.0000           -1.4484     5.7613
  data required time                                                                       5.7613
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7613
  data arrival time                                                                       -5.7782
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0169


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642631843/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1671     3.2171
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__11_/CLK (SDFFNARX1_HVT)
                                                     0.0636                     0.0000     3.2171 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__11_/Q (SDFFNARX1_HVT)
                                                     0.3344   1.0000            1.2071 &   4.4242 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_572 (net)
                               5   5.3068 
  I_SDRAM_TOP/I_SDRAM_IF/U6998/A2 (AO22X1_RVT)
                                            0.0258   0.3344   1.0000   0.0179   0.0179 &   4.4421 f
  I_SDRAM_TOP/I_SDRAM_IF/U6998/Y (AO22X1_RVT)        0.0883   1.0000            0.5012 &   4.9433 f
  I_SDRAM_TOP/I_SDRAM_IF/n4191 (net)
                               1   0.8393 
  I_SDRAM_TOP/I_SDRAM_IF/U6999/A2 (OR2X1_HVT)
                                            0.0054   0.0883   1.0000   0.0038   0.0038 &   4.9470 f
  I_SDRAM_TOP/I_SDRAM_IF/U6999/Y (OR2X1_HVT)         0.1725   1.0000            0.4034 &   5.3504 f
  I_SDRAM_TOP/I_SDRAM_IF/n6025 (net)
                               2   1.7013 
  I_SDRAM_TOP/I_SDRAM_IF/U7005/A2 (AO22X1_RVT)
                                            0.0282   0.1725   1.0000   0.0202   0.0202 &   5.3706 f
  I_SDRAM_TOP/I_SDRAM_IF/U7005/Y (AO22X1_RVT)        0.0906   1.0000            0.3816 &   5.7522 f
  I_SDRAM_TOP/I_SDRAM_IF/N3222 (net)
                               1   1.3198 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__27_/D (SDFFNARX1_HVT)
                                            0.0329   0.0906   1.0000   0.0238   0.0238 &   5.7760 f
  data arrival time                                                                        5.7760

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0732     7.2232
  clock reconvergence pessimism                                                 0.0847     7.3078
  clock uncertainty                                                            -0.1000     7.2078
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__27_/CLK (SDFFNARX1_HVT)                      7.2078 f
  library setup time                                          1.0000           -1.4486     5.7592
  data required time                                                                       5.7592
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7592
  data arrival time                                                                       -5.7760
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0168


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1685     3.2185
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__22_/CLK (SDFFNARX1_HVT)
                                                     0.0747                     0.0000     3.2185 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__22_/Q (SDFFNARX1_HVT)
                                                     0.3194   1.0000            1.2058 &   4.4243 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_1008 (net)
                               5   4.8852 
  I_SDRAM_TOP/I_SDRAM_IF/U7986/A2 (AO22X1_RVT)
                                            0.0347   0.3194   1.0000   0.0234   0.0234 &   4.4477 f
  I_SDRAM_TOP/I_SDRAM_IF/U7986/Y (AO22X1_RVT)        0.0842   1.0000            0.4883 &   4.9360 f
  I_SDRAM_TOP/I_SDRAM_IF/n4916 (net)
                               1   0.8007 
  I_SDRAM_TOP/I_SDRAM_IF/U7988/A1 (OR2X1_HVT)
                                            0.0000   0.0842   1.0000   0.0000   0.0000 &   4.9360 f
  I_SDRAM_TOP/I_SDRAM_IF/U7988/Y (OR2X1_HVT)         0.1737   1.0000            0.4379 &   5.3739 f
  I_SDRAM_TOP/I_SDRAM_IF/n5380 (net)
                               2   1.7397 
  I_SDRAM_TOP/I_SDRAM_IF/U7992/A2 (AO22X1_RVT)
                                            0.0365   0.1737   1.0000   0.0247   0.0247 &   5.3986 f
  I_SDRAM_TOP/I_SDRAM_IF/U7992/Y (AO22X1_RVT)        0.0819   1.0000            0.3687 &   5.7673 f
  I_SDRAM_TOP/I_SDRAM_IF/N2473 (net)
                               1   0.6430 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__6_/D (SDFFNARX1_HVT)
                                            0.0000   0.0819   1.0000   0.0000   0.0000 &   5.7673 f
  data arrival time                                                                        5.7673

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0730     7.2230
  clock reconvergence pessimism                                                 0.0709     7.2939
  clock uncertainty                                                            -0.1000     7.1939
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__6_/CLK (SDFFNARX1_HVT)                        7.1939 f
  library setup time                                          1.0000           -1.4432     5.7507
  data required time                                                                       5.7507
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7507
  data arrival time                                                                       -5.7673
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0166


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln32792/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1673     3.2173
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__3_/CLK (SDFFNARX1_HVT)
                                                     0.0626                     0.0000     3.2173 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__3_/Q (SDFFNARX1_HVT)
                                                     0.3117   1.0000            1.1915 &   4.4089 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_795 (net)
                               5   4.6686 
  I_SDRAM_TOP/I_SDRAM_IF/U8620/A4 (AO22X1_HVT)
                                            0.0268   0.3117   1.0000   0.0180   0.0180 &   4.4269 f
  I_SDRAM_TOP/I_SDRAM_IF/U8620/Y (AO22X1_HVT)        0.1712   1.0000            0.5245 &   4.9514 f
  I_SDRAM_TOP/I_SDRAM_IF/n5433 (net)
                               1   0.8118 
  I_SDRAM_TOP/I_SDRAM_IF/U8621/A2 (OR2X1_HVT)
                                            0.0000   0.1712   1.0000   0.0000   0.0000 &   4.9514 f
  I_SDRAM_TOP/I_SDRAM_IF/U8621/Y (OR2X1_HVT)         0.1659   1.0000            0.4427 &   5.3941 f
  I_SDRAM_TOP/I_SDRAM_IF/n6234 (net)
                               2   1.4874 
  I_SDRAM_TOP/I_SDRAM_IF/U8625/A2 (AO22X1_RVT)
                                            0.0126   0.1659   1.0000   0.0087   0.0087 &   5.4028 f
  I_SDRAM_TOP/I_SDRAM_IF/U8625/Y (AO22X1_RVT)        0.0874   1.0000            0.3717 &   5.7745 f
  I_SDRAM_TOP/I_SDRAM_IF/N2842 (net)
                               1   1.0571 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__27_/D (SDFFNARX1_HVT)
                                            0.0115   0.0874   1.0000   0.0081   0.0081 &   5.7826 f
  data arrival time                                                                        5.7826

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0691     7.2191
  clock reconvergence pessimism                                                 0.0981     7.3172
  clock uncertainty                                                            -0.1000     7.2172
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__27_/CLK (SDFFNARX1_HVT)                      7.2172 f
  library setup time                                          1.0000           -1.4510     5.7662
  data required time                                                                       5.7662
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7662
  data arrival time                                                                       -5.7826
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0164


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln32790/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1758     3.2258
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__29_/CLK (SDFFNARX1_HVT)
                                                     0.0818                     0.0000     3.2258 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__29_/Q (SDFFNARX1_HVT)
                                                     0.2964   1.0000            1.1962 &   4.4220 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_102 (net)
                               5   4.2405 
  I_SDRAM_TOP/I_SDRAM_IF/U9744/A4 (AO22X1_HVT)
                                            0.0000   0.2964   1.0000   0.0000   0.0000 &   4.4221 f
  I_SDRAM_TOP/I_SDRAM_IF/U9744/Y (AO22X1_HVT)        0.1692   1.0000            0.5114 &   4.9334 f
  I_SDRAM_TOP/I_SDRAM_IF/n6501 (net)
                               1   0.7479 
  I_SDRAM_TOP/I_SDRAM_IF/U9745/A2 (OR2X1_HVT)
                                            0.0114   0.1692   1.0000   0.0079   0.0079 &   4.9413 f
  I_SDRAM_TOP/I_SDRAM_IF/U9745/Y (OR2X1_HVT)         0.1692   1.0000            0.4447 &   5.3860 f
  I_SDRAM_TOP/I_SDRAM_IF/n7928 (net)
                               2   1.5950 
  I_SDRAM_TOP/I_SDRAM_IF/U9749/A2 (AO22X1_RVT)
                                            0.0278   0.1692   1.0000   0.0194   0.0194 &   5.4054 f
  I_SDRAM_TOP/I_SDRAM_IF/U9749/Y (AO22X1_RVT)        0.0925   1.0000            0.3818 &   5.7871 f
  I_SDRAM_TOP/I_SDRAM_IF/N4071 (net)
                               1   1.4764 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__21_/D (SDFFNARX1_HVT)
                                            0.0145   0.0925   1.0000   0.0102   0.0102 &   5.7973 f
  data arrival time                                                                        5.7973

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0761     7.2261
  clock reconvergence pessimism                                                 0.0993     7.3254
  clock uncertainty                                                            -0.1000     7.2254
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__21_/CLK (SDFFNARX1_HVT)                      7.2254 f
  library setup time                                          1.0000           -1.4444     5.7810
  data required time                                                                       5.7810
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7810
  data arrival time                                                                       -5.7973
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0163


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__30_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln32781/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1608     3.2108
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__2_/CLK (SDFFNARX1_HVT)
                                                     0.0749                     0.0000     3.2108 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__2_/Q (SDFFNARX1_HVT)
                                                     0.3100   1.0000            1.1998 &   4.4106 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_137 (net)
                               5   4.6224 
  I_SDRAM_TOP/I_SDRAM_IF/U8467/A2 (AO22X1_RVT)
                                            0.0240   0.3100   1.0000   0.0166   0.0167 &   4.4272 f
  I_SDRAM_TOP/I_SDRAM_IF/U8467/Y (AO22X1_RVT)        0.0834   1.0000            0.4795 &   4.9068 f
  I_SDRAM_TOP/I_SDRAM_IF/n5307 (net)
                               1   0.7434 
  I_SDRAM_TOP/I_SDRAM_IF/U8469/A1 (OR2X1_HVT)
                                            0.0058   0.0834   1.0000   0.0040   0.0040 &   4.9108 f
  I_SDRAM_TOP/I_SDRAM_IF/U8469/Y (OR2X1_HVT)         0.1812   1.0000            0.4444 &   5.3552 f
  I_SDRAM_TOP/I_SDRAM_IF/n5595 (net)
                               2   1.9813 
  I_SDRAM_TOP/I_SDRAM_IF/U8473/A2 (AO22X1_RVT)
                                            0.0367   0.1812   1.0000   0.0263   0.0264 &   5.3815 f
  I_SDRAM_TOP/I_SDRAM_IF/U8473/Y (AO22X1_RVT)        0.0868   1.0000            0.3830 &   5.7645 f
  I_SDRAM_TOP/I_SDRAM_IF/N3985 (net)
                               1   1.0113 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__30_/D (SDFFNARX1_HVT)
                                            0.0092   0.0868   1.0000   0.0064   0.0064 &   5.7709 f
  data arrival time                                                                        5.7709

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0660     7.2160
  clock reconvergence pessimism                                                 0.0846     7.3007
  clock uncertainty                                                            -0.1000     7.2007
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__30_/CLK (SDFFNARX1_HVT)                      7.2007 f
  library setup time                                          1.0000           -1.4458     5.7549
  data required time                                                                       5.7549
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7549
  data arrival time                                                                       -5.7709
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0160


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_639831815/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1677     3.2177
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__31_/CLK (SDFFNARX1_HVT)
                                                     0.0645                     0.0000     3.2177 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__31_/Q (SDFFNARX1_HVT)
                                                     0.3181   1.0000            1.1971 &   4.4147 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_841 (net)
                               5   4.8478 
  I_SDRAM_TOP/I_SDRAM_IF/U7057/A2 (AO22X1_RVT)
                                            0.0458   0.3181   1.0000   0.0315   0.0315 &   4.4463 f
  I_SDRAM_TOP/I_SDRAM_IF/U7057/Y (AO22X1_RVT)        0.0824   1.0000            0.4841 &   4.9304 f
  I_SDRAM_TOP/I_SDRAM_IF/n4233 (net)
                               1   0.6631 
  I_SDRAM_TOP/I_SDRAM_IF/U7059/A1 (OR2X1_HVT)
                                            0.0067   0.0824   1.0000   0.0046   0.0046 &   4.9350 f
  I_SDRAM_TOP/I_SDRAM_IF/U7059/Y (OR2X1_HVT)         0.1798   1.0000            0.4422 &   5.3772 f
  I_SDRAM_TOP/I_SDRAM_IF/n4303 (net)
                               2   1.9347 
  I_SDRAM_TOP/I_SDRAM_IF/U7164/A2 (AO22X1_RVT)
                                            0.0086   0.1798   1.0000   0.0059   0.0060 &   5.3831 f
  I_SDRAM_TOP/I_SDRAM_IF/U7164/Y (AO22X1_RVT)        0.0913   1.0000            0.3883 &   5.7715 f
  I_SDRAM_TOP/I_SDRAM_IF/N2767 (net)
                               1   1.3767 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__15_/D (SDFFNARX1_HVT)
                                            0.0145   0.0913   1.0000   0.0100   0.0100 &   5.7815 f
  data arrival time                                                                        5.7815

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0695     7.2195
  clock reconvergence pessimism                                                 0.0979     7.3174
  clock uncertainty                                                            -0.1000     7.2174
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__15_/CLK (SDFFNARX1_HVT)                       7.2174 f
  library setup time                                          1.0000           -1.4517     5.7657
  data required time                                                                       5.7657
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7657
  data arrival time                                                                       -5.7815
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0158


  Startpoint: I_BLENDER_1/R_49
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_1/R_511
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_682432241/Y
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.3630     1.3630
  I_BLENDER_1/R_49/CLK (SDFFX1_LVT)                  0.0850                     0.0000     1.3630 r
  I_BLENDER_1/R_49/Q (SDFFX1_LVT)                    0.0699   1.0000            0.3058 &   1.6688 r
  I_BLENDER_1/n1833 (net)      2   2.9171 
  I_BLENDER_1/U219/A1 (NOR2X2_LVT)          0.0005   0.0699   1.0000   0.0003   0.0004 &   1.6692 r
  I_BLENDER_1/U219/Y (NOR2X2_LVT)                    0.0403   1.0000            0.1298 &   1.7990 f
  I_BLENDER_1/n72 (net)        4   3.3237 
  I_BLENDER_1/U46/A1 (NAND3X0_LVT)          0.0000   0.0403   1.0000   0.0000   0.0000 &   1.7990 f
  I_BLENDER_1/U46/Y (NAND3X0_LVT)                    0.1101   1.0000            0.0855 &   1.8845 r
  I_BLENDER_1/n73 (net)        2   2.3273 
  I_BLENDER_1/U49/A2 (AND2X1_LVT)           0.0197   0.1101   1.0000   0.0141   0.0141 &   1.8986 r
  I_BLENDER_1/U49/Y (AND2X1_LVT)                     0.0604   1.0000            0.1094 &   2.0080 r
  I_BLENDER_1/n85 (net)        2   2.0751 
  I_BLENDER_1/U60/A (INVX1_HVT)             0.0000   0.0604   1.0000   0.0000   0.0000 &   2.0080 r
  I_BLENDER_1/U60/Y (INVX1_HVT)                      0.1023   1.0000            0.1003 &   2.1083 f
  I_BLENDER_1/n133 (net)       2   1.6433 
  I_BLENDER_1/U62/A1 (NAND2X0_RVT)          0.0109   0.1023   1.0000   0.0076   0.0076 &   2.1159 f
  I_BLENDER_1/U62/Y (NAND2X0_RVT)                    0.1673   1.0000            0.1645 &   2.2804 r
  I_BLENDER_1/n87 (net)        1   1.1442 
  I_BLENDER_1/U65/A1 (AND2X1_RVT)           0.0637   0.1673   1.0000   0.0465   0.0465 &   2.3270 r
  I_BLENDER_1/U65/Y (AND2X1_RVT)                     0.0776   1.0000            0.1992 &   2.5262 r
  I_BLENDER_1/n88 (net)        1   1.0557 
  I_BLENDER_1/U245/A2 (AND2X1_LVT)          0.0047   0.0776   1.0000   0.0033   0.0033 &   2.5294 r
  I_BLENDER_1/U245/Y (AND2X1_LVT)                    0.0731   1.0000            0.1115 &   2.6409 r
  I_BLENDER_1/n125 (net)       4   3.3587 
  I_BLENDER_1/U6561/A2 (NAND4X0_LVT)        0.0030   0.0731   1.0000   0.0021   0.0021 &   2.6430 r
  I_BLENDER_1/U6561/Y (NAND4X0_LVT)                  0.1247   1.0000            0.1070 &   2.7500 f
  I_BLENDER_1/n9024 (net)      1   1.8080 
  I_BLENDER_1/U2636/A1 (XNOR2X2_LVT)        0.0000   0.1247   1.0000   0.0000   0.0000 &   2.7500 f
  I_BLENDER_1/U2636/Y (XNOR2X2_LVT)                  0.0603   1.0000            0.1608 &   2.9108 f
  I_BLENDER_1/n158 (net)       3   3.2220 
  I_BLENDER_1/U2629/A1 (AND2X1_LVT)         0.0000   0.0603   1.0000   0.0000   0.0000 &   2.9108 f
  I_BLENDER_1/U2629/Y (AND2X1_LVT)                   0.0372   1.0000            0.0922 &   3.0030 f
  I_BLENDER_1/n9023 (net)      1   0.7474 
  I_BLENDER_1/U2628/A4 (OA22X1_LVT)         0.0037   0.0372   1.0000   0.0026   0.0026 &   3.0056 f
  I_BLENDER_1/U2628/Y (OA22X1_LVT)                   0.0755   1.0000            0.1362 &   3.1418 f
  I_BLENDER_1/n167 (net)       4   3.9670 
  I_BLENDER_1/U5050/A1 (OA21X1_LVT)         0.0022   0.0755   1.0000   0.0015   0.0015 &   3.1433 f
  I_BLENDER_1/U5050/Y (OA21X1_LVT)                   0.0566   1.0000            0.1708 &   3.3141 f
  I_BLENDER_1/n5165 (net)      3   2.5654 
  I_BLENDER_1/U7803/A1 (NAND2X0_LVT)        0.0000   0.0566   1.0000   0.0000   0.0000 &   3.3141 f
  I_BLENDER_1/U7803/Y (NAND2X0_LVT)                  0.1068   1.0000            0.0992 &   3.4133 r
  I_BLENDER_1/n160 (net)       1   1.5578 
  I_BLENDER_1/U139/A2 (XOR2X2_LVT)          0.0037   0.1068   1.0000   0.0026   0.0026 &   3.4159 r
  I_BLENDER_1/U139/Y (XOR2X2_LVT)                    0.0724   1.0000            0.2118 &   3.6277 f
  I_BLENDER_1/n214 (net)       3   4.4157 
  I_BLENDER_1/U142/A2 (OR2X1_LVT)           0.0041   0.0724   1.0000   0.0028   0.0029 &   3.6306 f
  I_BLENDER_1/U142/Y (OR2X1_LVT)                     0.0519   1.0000            0.1055 &   3.7361 f
  I_BLENDER_1/n195 (net)       2   1.5420 
  I_BLENDER_1/U185/A (INVX0_HVT)            0.0000   0.0519   1.0000   0.0000   0.0000 &   3.7361 f
  I_BLENDER_1/U185/Y (INVX0_HVT)                     0.1255   1.0000            0.1019 &   3.8379 r
  I_BLENDER_1/n196 (net)       1   1.1664 
  I_BLENDER_1/U186/A3 (AO21X1_LVT)          0.0213   0.1255   1.0000   0.0152   0.0152 &   3.8532 r
  I_BLENDER_1/U186/Y (AO21X1_LVT)                    0.0687   1.0000            0.1109 &   3.9641 r
  I_BLENDER_1/n231 (net)       3   2.5883 
  I_BLENDER_1/U3145/A1 (NAND2X0_LVT)        0.0024   0.0687   1.0000   0.0016   0.0017 &   3.9657 r
  I_BLENDER_1/U3145/Y (NAND2X0_LVT)                  0.0527   1.0000            0.0485 &   4.0142 f
  I_BLENDER_1/n663 (net)       1   0.8009 
  I_BLENDER_1/U3115/A3 (NAND3X0_LVT)        0.0000   0.0527   1.0000   0.0000   0.0000 &   4.0142 f
  I_BLENDER_1/U3115/Y (NAND3X0_LVT)                  0.0840   1.0000            0.0858 &   4.1001 r
  I_BLENDER_1/n1183 (net)      1   1.4423 
  I_BLENDER_1/U6850/A1 (XOR2X2_LVT)         0.0000   0.0840   1.0000   0.0000   0.0000 &   4.1001 r
  I_BLENDER_1/U6850/Y (XOR2X2_LVT)                   0.0635   1.0000            0.1723 &   4.2723 f
  I_BLENDER_1/n269 (net)       3   2.0723 
  I_BLENDER_1/U194/A (INVX1_LVT)            0.0000   0.0635   1.0000   0.0000   0.0000 &   4.2724 f
  I_BLENDER_1/U194/Y (INVX1_LVT)                     0.0466   1.0000            0.0629 &   4.3353 r
  I_BLENDER_1/n277 (net)       2   1.5036 
  I_BLENDER_1/U195/A1 (NAND2X2_LVT)         0.0000   0.0466   1.0000   0.0000   0.0000 &   4.3353 r
  I_BLENDER_1/U195/Y (NAND2X2_LVT)                   0.0435   1.0000            0.1129 &   4.4482 f
  I_BLENDER_1/n303 (net)       5   3.8999 
  I_BLENDER_1/U211/A1 (NAND4X0_LVT)         0.0000   0.0435   1.0000   0.0000   0.0000 &   4.4482 f
  I_BLENDER_1/U211/Y (NAND4X0_LVT)                   0.1044   1.0000            0.0732 &   4.5214 r
  I_BLENDER_1/n219 (net)       1   1.1107 
  I_BLENDER_1/ZINV_4_inst_54067/A (INVX1_LVT)
                                            0.0065   0.1044   1.0000   0.0045   0.0045 &   4.5259 r
  I_BLENDER_1/ZINV_4_inst_54067/Y (INVX1_LVT)        0.0519   1.0000            0.0359 &   4.5618 f
  I_BLENDER_1/ZINV_4_122 (net)
                               1   1.0826 
  I_BLENDER_1/U1188/A1 (AO22X2_LVT)         0.0056   0.0519   1.0000   0.0039   0.0039 &   4.5656 f
  I_BLENDER_1/U1188/Y (AO22X2_LVT)                   0.0720   1.0000            0.1782 &   4.7438 f
  I_BLENDER_1/n8097 (net)      9   6.5129 
  I_BLENDER_1/U280/A2 (OR2X2_LVT)           0.0000   0.0720   1.0000   0.0000   0.0002 &   4.7441 f
  I_BLENDER_1/U280/Y (OR2X2_LVT)                     0.0424   1.0000            0.1104 &   4.8544 f
  I_BLENDER_1/n8678 (net)      2   1.5865 
  I_BLENDER_1/U281/A4 (OA22X1_LVT)          0.0000   0.0424   1.0000   0.0000   0.0000 &   4.8545 f
  I_BLENDER_1/U281/Y (OA22X1_LVT)                    0.0904   1.0000            0.1308 &   4.9853 f
  I_BLENDER_1/n8733 (net)      3   2.9862 
  I_BLENDER_1/ctmTdsLR_1_54301/A2 (NAND2X0_LVT)
                                            0.0237   0.0904   1.0000   0.0163   0.0163 &   5.0016 f
  I_BLENDER_1/ctmTdsLR_1_54301/Y (NAND2X0_LVT)       0.0848   1.0000            0.1105 &   5.1121 r
  I_BLENDER_1/n6454 (net)      1   0.9318 
  I_BLENDER_1/U6459/A1 (NAND2X0_LVT)        0.0091   0.0848   1.0000   0.0063   0.0063 &   5.1184 r
  I_BLENDER_1/U6459/Y (NAND2X0_LVT)                  0.0563   1.0000            0.0475 &   5.1658 f
  I_BLENDER_1/n6456 (net)      1   0.6697 
  I_BLENDER_1/U6460/A2 (NAND2X1_LVT)        0.0000   0.0563   1.0000   0.0000   0.0000 &   5.1658 f
  I_BLENDER_1/U6460/Y (NAND2X1_LVT)                  0.0720   1.0000            0.1585 &   5.3243 r
  I_BLENDER_1/n6465 (net)      2   3.6919 
  I_BLENDER_1/U6465/A1 (AO21X1_LVT)         0.0068   0.0720   1.0000   0.0047   0.0047 &   5.3291 r
  I_BLENDER_1/U6465/Y (AO21X1_LVT)                   0.0620   1.0000            0.1197 &   5.4488 r
  I_BLENDER_1/n6467 (net)      1   2.1846 
  I_BLENDER_1/U6467/A1 (XOR2X1_LVT)         0.0032   0.0620   1.0000   0.0022   0.0023 &   5.4511 r
  I_BLENDER_1/U6467/Y (XOR2X1_LVT)                   0.0764   1.0000            0.2022 &   5.6532 f
  I_BLENDER_1/n8897 (net)      2   1.9262 
  I_BLENDER_1/U8934/A1 (AO21X1_LVT)         0.0000   0.0764   1.0000   0.0000   0.0000 &   5.6533 f
  I_BLENDER_1/U8934/Y (AO21X1_LVT)                   0.0493   1.0000            0.1439 &   5.7971 f
  I_BLENDER_1/n4349 (net)      1   0.6883 
  I_BLENDER_1/R_511/D (SDFFX1_LVT)          0.0000   0.0493   1.0000   0.0000   0.0000 &   5.7971 f
  data arrival time                                                                        5.7971

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              1.2402     6.0402
  clock reconvergence pessimism                                                 0.0967     6.1370
  clock uncertainty                                                            -0.1000     6.0370
  I_BLENDER_1/R_511/CLK (SDFFX1_LVT)                                                       6.0370 r
  library setup time                                          1.0000           -0.2555     5.7815
  data required time                                                                       5.7815
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7815
  data arrival time                                                                       -5.7971
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0156


  Startpoint: I_BLENDER_0/R_564
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op1_reg_30_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_682432241/Y
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.3554     1.3554
  I_BLENDER_0/R_564/CLK (SDFFARX1_LVT)               0.0906                     0.0000     1.3554 r
  I_BLENDER_0/R_564/Q (SDFFARX1_LVT)                 0.0605   1.0000            0.3527 &   1.7082 f
  I_BLENDER_0/s3_op1_0 (net)   3   2.0668 
  I_BLENDER_0/ZBUF_83_inst_2217/A (NBUFFX2_LVT)
                                            0.0000   0.0605   1.0000   0.0000   0.0000 &   1.7082 f
  I_BLENDER_0/ZBUF_83_inst_2217/Y (NBUFFX2_LVT)      0.0560   1.0000            0.1095 &   1.8177 f
  I_BLENDER_0/ZBUF_83_8 (net)
                               5   8.5299 
  I_BLENDER_0/U3295/A1 (AND2X1_LVT)         0.0016   0.0560   1.0000   0.0011   0.0013 &   1.8190 f
  I_BLENDER_0/U3295/Y (AND2X1_LVT)                   0.0436   1.0000            0.1007 &   1.9197 f
  I_BLENDER_0/n3860 (net)      3   2.1057 
  I_BLENDER_0/U2194/A2 (AND2X1_LVT)         0.0000   0.0436   1.0000   0.0000   0.0000 &   1.9197 f
  I_BLENDER_0/U2194/Y (AND2X1_LVT)                   0.0440   1.0000            0.1007 &   2.0204 f
  I_BLENDER_0/n3669 (net)      3   2.3165 
  I_BLENDER_0/U3992/A2 (AO22X1_LVT)         0.0027   0.0440   1.0000   0.0019   0.0019 &   2.0223 f
  I_BLENDER_0/U3992/Y (AO22X1_LVT)                   0.0448   1.0000            0.1392 &   2.1615 f
  I_BLENDER_0/n3580 (net)      2   1.4694 
  I_BLENDER_0/U1480/A1 (NAND2X0_LVT)        0.0000   0.0448   1.0000   0.0000   0.0000 &   2.1615 f
  I_BLENDER_0/U1480/Y (NAND2X0_LVT)                  0.0708   1.0000            0.0708 &   2.2323 r
  I_BLENDER_0/n8146 (net)      1   0.7582 
  I_BLENDER_0/U177/A1 (NAND3X0_LVT)         0.0000   0.0708   1.0000   0.0000   0.0000 &   2.2323 r
  I_BLENDER_0/U177/Y (NAND3X0_LVT)                   0.0890   1.0000            0.0767 &   2.3090 f
  I_BLENDER_0/n3617 (net)      2   1.5226 
  I_BLENDER_0/U3278/A1 (AO21X1_LVT)         0.0038   0.0890   1.0000   0.0026   0.0027 &   2.3116 f
  I_BLENDER_0/U3278/Y (AO21X1_LVT)                   0.0559   1.0000            0.1719 &   2.4835 f
  I_BLENDER_0/n3608 (net)      4   2.8576 
  I_BLENDER_0/U2168/A2 (NAND2X0_LVT)        0.0000   0.0559   1.0000   0.0000   0.0000 &   2.4835 f
  I_BLENDER_0/U2168/Y (NAND2X0_LVT)                  0.0735   1.0000            0.0837 &   2.5672 r
  I_BLENDER_0/n8793 (net)      1   0.8003 
  I_BLENDER_0/U404/A1 (NAND2X4_LVT)         0.0036   0.0735   1.0000   0.0025   0.0025 &   2.5697 r
  I_BLENDER_0/U404/Y (NAND2X4_LVT)                   0.0363   1.0000            0.1184 &   2.6881 f
  I_BLENDER_0/n3676 (net)      2   3.3996 
  I_BLENDER_0/U6332/A1 (AND3X1_LVT)         0.0000   0.0363   1.0000   0.0000   0.0000 &   2.6881 f
  I_BLENDER_0/U6332/Y (AND3X1_LVT)                   0.0554   1.0000            0.1058 &   2.7940 f
  I_BLENDER_0/n1592 (net)      2   1.8353 
  I_BLENDER_0/U1482/A2 (OR2X1_LVT)          0.0034   0.0554   1.0000   0.0024   0.0024 &   2.7964 f
  I_BLENDER_0/U1482/Y (OR2X1_LVT)                    0.0415   1.0000            0.1017 &   2.8980 f
  I_BLENDER_0/n8789 (net)      1   2.1158 
  I_BLENDER_0/U2145/A1 (XNOR2X2_LVT)        0.0000   0.0415   1.0000   0.0000   0.0000 &   2.8981 f
  I_BLENDER_0/U2145/Y (XNOR2X2_LVT)                  0.0552   1.0000            0.1336 &   3.0317 r
  I_BLENDER_0/n4986 (net)      1   1.9467 
  I_BLENDER_0/ZBUF_533_inst_23067/A (NBUFFX8_LVT)
                                            0.0000   0.0552   1.0000   0.0000   0.0000 &   3.0317 r
  I_BLENDER_0/ZBUF_533_inst_23067/Y (NBUFFX8_LVT)    0.0781   1.0000            0.1117 &   3.1434 r
  I_BLENDER_0/ZBUF_533_50 (net)
                              21  22.3707 
  I_BLENDER_0/U5189/A1 (AO21X1_HVT)         0.0000   0.0782   1.0000   0.0000   0.0011 &   3.1445 r
  I_BLENDER_0/U5189/Y (AO21X1_HVT)                   0.2386   1.0000            0.5161 &   3.6606 r
  I_BLENDER_0/n4930 (net)      1   1.8273 
  I_BLENDER_0/U5190/A2 (AND2X1_LVT)         0.1001   0.2386   1.0000   0.0683   0.0683 &   3.7289 r
  I_BLENDER_0/U5190/Y (AND2X1_LVT)                   0.0647   1.0000            0.1327 &   3.8616 r
  I_BLENDER_0/n4948 (net)      2   2.0592 
  I_BLENDER_0/U5192/A1 (XOR2X1_RVT)         0.0039   0.0647   1.0000   0.0027   0.0027 &   3.8643 r
  I_BLENDER_0/U5192/Y (XOR2X1_RVT)                   0.1836   1.0000            0.4940 &   4.3583 f
  I_BLENDER_0/n4951 (net)      2   4.4585 
  I_BLENDER_0/U5216/A (FADDX1_RVT)          0.0170   0.1836   1.0000   0.0118   0.0118 &   4.3701 f
  I_BLENDER_0/U5216/CO (FADDX1_RVT)                  0.1637   1.0000            0.4646 &   4.8347 f
  I_BLENDER_0/n8270 (net)      3   3.8313 
  I_BLENDER_0/U5465/A2 (OR2X1_HVT)          0.0102   0.1637   1.0000   0.0071   0.0071 &   4.8418 f
  I_BLENDER_0/U5465/Y (OR2X1_HVT)                    0.1404   1.0000            0.4121 &   5.2539 f
  I_BLENDER_0/n5290 (net)      1   0.6633 
  I_BLENDER_0/U2418/A2 (AND2X1_RVT)         0.0000   0.1404   1.0000   0.0000   0.0000 &   5.2539 f
  I_BLENDER_0/U2418/Y (AND2X1_RVT)                   0.0673   1.0000            0.2253 &   5.4792 f
  I_BLENDER_0/n8845 (net)      1   0.7709 
  I_BLENDER_0/U2091/A4 (AO22X1_LVT)         0.0000   0.0673   1.0000   0.0000   0.0000 &   5.4792 f
  I_BLENDER_0/U2091/Y (AO22X1_LVT)                   0.0508   1.0000            0.1179 &   5.5971 f
  I_BLENDER_0/n5638 (net)      3   2.1836 
  I_BLENDER_0/U2416/A1 (NAND2X0_LVT)        0.0000   0.0508   1.0000   0.0000   0.0000 &   5.5971 f
  I_BLENDER_0/U2416/Y (NAND2X0_LVT)                  0.1372   1.0000            0.0754 &   5.6725 r
  I_BLENDER_0/n8843 (net)      1   0.7858 
  I_BLENDER_0/U1505/A2 (NAND3X0_LVT)        0.0154   0.1372   1.0000   0.0107   0.0107 &   5.6832 r
  I_BLENDER_0/U1505/Y (NAND3X0_LVT)                  0.0752   1.0000            0.0819 &   5.7651 f
  I_BLENDER_0/N877 (net)       1   0.6024 
  I_BLENDER_0/s4_op1_reg_30_/D (SDFFX1_LVT)
                                            0.0000   0.0752   1.0000   0.0000   0.0000 &   5.7651 f
  data arrival time                                                                        5.7651

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              1.2247     6.0247
  clock reconvergence pessimism                                                 0.0967     6.1215
  clock uncertainty                                                            -0.1000     6.0215
  I_BLENDER_0/s4_op1_reg_30_/CLK (SDFFX1_LVT)                                              6.0215 r
  library setup time                                          1.0000           -0.2717     5.7497
  data required time                                                                       5.7497
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7497
  data arrival time                                                                       -5.7651
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0153


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__8_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0810     1.0810
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__8_/CLK (SDFFARX1_HVT)
                                                     0.1257                     0.0000     1.0810 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__8_/Q (SDFFARX1_HVT)
                                                     0.2903   1.0000            1.3151 &   2.3961 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_35__8_ (net)
                               5   4.5425 
  I_SDRAM_TOP/I_SDRAM_IF/U11396/A1 (OA22X1_HVT)
                                            0.0000   0.2903   1.0000   0.0000   0.0000 &   2.3962 f
  I_SDRAM_TOP/I_SDRAM_IF/U11396/Y (OA22X1_HVT)       0.2260   1.0000            0.8173 &   3.2134 f
  I_SDRAM_TOP/I_SDRAM_IF/n8092 (net)
                               1   0.8170 
  I_SDRAM_TOP/I_SDRAM_IF/U11398/A1 (AND2X1_HVT)
                                            0.0000   0.2260   1.0000   0.0000   0.0000 &   3.2134 f
  I_SDRAM_TOP/I_SDRAM_IF/U11398/Y (AND2X1_HVT)       0.1998   1.0000            0.4483 &   3.6618 f
  I_SDRAM_TOP/I_SDRAM_IF/n8100 (net)
                               2   2.2974 
  I_SDRAM_TOP/I_SDRAM_IF/U11403/A2 (AO22X1_HVT)
                                            0.0285   0.1998   1.0000   0.0201   0.0202 &   3.6819 f
  I_SDRAM_TOP/I_SDRAM_IF/U11403/Y (AO22X1_HVT)       0.1906   1.0000            0.6663 &   4.3482 f
  I_SDRAM_TOP/I_SDRAM_IF/N2055 (net)
                               1   1.4380 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__0_/D (SDFFARX1_RVT)
                                            0.0481   0.1906   1.0000   0.0332   0.0332 &   4.3814 f
  data arrival time                                                                        4.3814

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9490     5.0490
  clock reconvergence pessimism                                                 0.1006     5.1495
  clock uncertainty                                                            -0.1000     5.0495
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__0_/CLK (SDFFARX1_RVT)                        5.0495 r
  library setup time                                          1.0000           -0.6835     4.3661
  data required time                                                                       4.3661
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.3661
  data arrival time                                                                       -4.3814
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0153


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__20_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1720     3.2220
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__20_/CLK (SDFFNARX1_HVT)
                                                     0.0775                     0.0000     3.2220 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__20_/Q (SDFFNARX1_HVT)
                                                     0.3044   1.0000            1.1982 &   4.4202 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_696 (net)
                               5   4.4654 
  I_SDRAM_TOP/I_SDRAM_IF/U7514/A2 (AO22X1_RVT)
                                            0.0231   0.3044   1.0000   0.0160   0.0160 &   4.4362 f
  I_SDRAM_TOP/I_SDRAM_IF/U7514/Y (AO22X1_RVT)        0.0844   1.0000            0.4750 &   4.9111 f
  I_SDRAM_TOP/I_SDRAM_IF/n4532 (net)
                               1   0.7390 
  I_SDRAM_TOP/I_SDRAM_IF/U7516/A1 (OR2X1_HVT)
                                            0.0000   0.0844   1.0000   0.0000   0.0000 &   4.9111 f
  I_SDRAM_TOP/I_SDRAM_IF/U7516/Y (OR2X1_HVT)         0.1726   1.0000            0.4371 &   5.3483 f
  I_SDRAM_TOP/I_SDRAM_IF/n5673 (net)
                               2   1.7044 
  I_SDRAM_TOP/I_SDRAM_IF/U8872/A2 (AO22X1_RVT)
                                            0.0202   0.1726   1.0000   0.0140   0.0140 &   5.3622 f
  I_SDRAM_TOP/I_SDRAM_IF/U8872/Y (AO22X1_RVT)        0.0906   1.0000            0.3816 &   5.7439 f
  I_SDRAM_TOP/I_SDRAM_IF/N3009 (net)
                               1   1.3183 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__4_/D (SDFFNARX1_HVT)
                                            0.0059   0.0906   1.0000   0.0041   0.0041 &   5.7480 f
  data arrival time                                                                        5.7480

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0664     7.2164
  clock reconvergence pessimism                                                 0.0709     7.2873
  clock uncertainty                                                            -0.1000     7.1873
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__4_/CLK (SDFFNARX1_HVT)                       7.1873 f
  library setup time                                          1.0000           -1.4544     5.7329
  data required time                                                                       5.7329
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7329
  data arrival time                                                                       -5.7480
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0151


  Startpoint: I_BLENDER_0/mega_shift_reg_7__27_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/mega_shift_reg_6__17_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_682432241/Y
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.3654     1.3654
  I_BLENDER_0/mega_shift_reg_7__27_/CLK (SDFFARX1_HVT)
                                                     0.0757                     0.0000     1.3654 r
  I_BLENDER_0/mega_shift_reg_7__27_/Q (SDFFARX1_HVT)
                                                     0.2881   1.0000            1.2765 &   2.6419 f
  I_BLENDER_0/mega_shift_7__27_ (net)
                               3   4.4571 
  I_BLENDER_0/U6629/A2 (AO22X1_HVT)         0.0000   0.2881   1.0000   0.0000   0.0001 &   2.6420 f
  I_BLENDER_0/U6629/Y (AO22X1_HVT)                   0.2450   1.0000            0.7889 &   3.4308 f
  I_BLENDER_0/n6758 (net)      4   3.1279 
  I_BLENDER_0/U7510/A2 (AO22X1_HVT)         0.0143   0.2450   1.0000   0.0099   0.0099 &   3.4408 f
  I_BLENDER_0/U7510/Y (AO22X1_HVT)                   0.1797   1.0000            0.6919 &   4.1326 f
  I_BLENDER_0/n6762 (net)      1   1.0858 
  I_BLENDER_0/U7512/A1 (OR2X1_HVT)          0.0194   0.1797   1.0000   0.0134   0.0134 &   4.1460 f
  I_BLENDER_0/U7512/Y (OR2X1_HVT)                    0.1801   1.0000            0.5243 &   4.6703 f
  I_BLENDER_0/n7612 (net)      2   1.9428 
  I_BLENDER_0/U8193/A2 (AO22X1_HVT)         0.0247   0.1801   1.0000   0.0175   0.0175 &   4.6878 f
  I_BLENDER_0/U8193/Y (AO22X1_HVT)                   0.1864   1.0000            0.6455 &   5.3332 f
  I_BLENDER_0/N1245 (net)      1   1.3030 
  I_BLENDER_0/mega_shift_reg_6__17_/D (SDFFARX1_RVT)
                                            0.0470   0.1864   1.0000   0.0338   0.0339 &   5.3671 f
  data arrival time                                                                        5.3671

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              1.2278     6.0278
  clock reconvergence pessimism                                                 0.0967     6.1245
  clock uncertainty                                                            -0.1000     6.0245
  I_BLENDER_0/mega_shift_reg_6__17_/CLK (SDFFARX1_RVT)                                     6.0245 r
  library setup time                                          1.0000           -0.6724     5.3521
  data required time                                                                       5.3521
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.3521
  data arrival time                                                                       -5.3671
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0150


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__16_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__20_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1787     3.2287
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__16_/CLK (SDFFNARX1_HVT)
                                                     0.0773                     0.0000     3.2287 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__16_/Q (SDFFNARX1_HVT)
                                                     0.3131   1.0000            1.2037 &   4.4324 f
  I_SDRAM_TOP/I_SDRAM_IF/n1776 (net)
                               5   4.7104 
  I_SDRAM_TOP/I_SDRAM_IF/U5485/A4 (AO22X1_HVT)
                                            0.0113   0.3131   1.0000   0.0078   0.0078 &   4.4403 f
  I_SDRAM_TOP/I_SDRAM_IF/U5485/Y (AO22X1_HVT)        0.1712   1.0000            0.5255 &   4.9657 f
  I_SDRAM_TOP/I_SDRAM_IF/n3345 (net)
                               1   0.8114 
  I_SDRAM_TOP/I_SDRAM_IF/U5487/A1 (OR2X1_HVT)
                                            0.0066   0.1712   1.0000   0.0046   0.0046 &   4.9703 f
  I_SDRAM_TOP/I_SDRAM_IF/U5487/Y (OR2X1_HVT)         0.1628   1.0000            0.5009 &   5.4712 f
  I_SDRAM_TOP/I_SDRAM_IF/n3698 (net)
                               2   1.3876 
  I_SDRAM_TOP/I_SDRAM_IF/U6187/A4 (AO22X1_RVT)
                                            0.0000   0.1628   1.0000   0.0000   0.0000 &   5.4712 f
  I_SDRAM_TOP/I_SDRAM_IF/U6187/Y (AO22X1_RVT)        0.0957   1.0000            0.2721 &   5.7433 f
  I_SDRAM_TOP/I_SDRAM_IF/N2487 (net)
                               1   1.7494 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__20_/D (SDFFNARX1_HVT)
                                            0.0093   0.0957   1.0000   0.0064   0.0065 &   5.7497 f
  data arrival time                                                                        5.7497

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0632     7.2132
  clock reconvergence pessimism                                                 0.0709     7.2841
  clock uncertainty                                                            -0.1000     7.1841
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__20_/CLK (SDFFNARX1_HVT)                       7.1841 f
  library setup time                                          1.0000           -1.4493     5.7347
  data required time                                                                       5.7347
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7347
  data arrival time                                                                       -5.7497
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0150


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1596     3.2096
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__0_/CLK (SDFFNARX1_HVT)
                                                     0.0740                     0.0000     3.2096 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__0_/Q (SDFFNARX1_HVT)
                                                     0.3506   1.0000            1.2256 &   4.4352 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1048] (net)
                               5   5.7648 
  I_SDRAM_TOP/I_SDRAM_IF/U7453/A2 (AO22X1_RVT)
                                            0.0767   0.3506   1.0000   0.0501   0.0501 &   4.4853 f
  I_SDRAM_TOP/I_SDRAM_IF/U7453/Y (AO22X1_RVT)        0.0876   1.0000            0.5189 &   5.0042 f
  I_SDRAM_TOP/I_SDRAM_IF/n4486 (net)
                               1   1.0618 
  I_SDRAM_TOP/I_SDRAM_IF/U7455/A1 (OR2X1_HVT)
                                            0.0054   0.0876   1.0000   0.0038   0.0038 &   5.0080 f
  I_SDRAM_TOP/I_SDRAM_IF/U7455/Y (OR2X1_HVT)         0.1878   1.0000            0.4526 &   5.4606 f
  I_SDRAM_TOP/I_SDRAM_IF/n5758 (net)
                               2   2.1759 
  I_SDRAM_TOP/I_SDRAM_IF/U8925/A4 (AO22X1_RVT)
                                            0.0355   0.1878   1.0000   0.0243   0.0243 &   5.4849 f
  I_SDRAM_TOP/I_SDRAM_IF/U8925/Y (AO22X1_RVT)        0.0871   1.0000            0.2765 &   5.7613 f
  I_SDRAM_TOP/I_SDRAM_IF/N2384 (net)
                               1   1.0266 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__12_/D (SDFFNARX1_HVT)
                                            0.0061   0.0871   1.0000   0.0042   0.0042 &   5.7656 f
  data arrival time                                                                        5.7656

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0751     7.2251
  clock reconvergence pessimism                                                 0.0709     7.2960
  clock uncertainty                                                            -0.1000     7.1960
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__12_/CLK (SDFFNARX1_HVT)                       7.1960 f
  library setup time                                          1.0000           -1.4454     5.7506
  data required time                                                                       5.7506
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7506
  data arrival time                                                                       -5.7656
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0150


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1806     3.2306
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__11_/CLK (SDFFNARX1_HVT)
                                                     0.0787                     0.0000     3.2306 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__11_/Q (SDFFNARX1_HVT)
                                                     0.3072   1.0000            1.2009 &   4.4315 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_334 (net)
                               5   4.5432 
  I_SDRAM_TOP/I_SDRAM_IF/U7641/A2 (AO22X1_RVT)
                                            0.0323   0.3072   1.0000   0.0217   0.0218 &   4.4533 f
  I_SDRAM_TOP/I_SDRAM_IF/U7641/Y (AO22X1_RVT)        0.0908   1.0000            0.4890 &   4.9423 f
  I_SDRAM_TOP/I_SDRAM_IF/n4628 (net)
                               1   1.3334 
  I_SDRAM_TOP/I_SDRAM_IF/U7642/A2 (OR2X1_HVT)
                                            0.0111   0.0908   1.0000   0.0077   0.0077 &   4.9500 f
  I_SDRAM_TOP/I_SDRAM_IF/U7642/Y (OR2X1_HVT)         0.1639   1.0000            0.3966 &   5.3467 f
  I_SDRAM_TOP/I_SDRAM_IF/n5781 (net)
                               2   1.4226 
  I_SDRAM_TOP/I_SDRAM_IF/U8941/A2 (AO22X1_RVT)
                                            0.0219   0.1639   1.0000   0.0150   0.0150 &   5.3616 f
  I_SDRAM_TOP/I_SDRAM_IF/U8941/Y (AO22X1_RVT)        0.0992   1.0000            0.3872 &   5.7488 f
  I_SDRAM_TOP/I_SDRAM_IF/N3610 (net)
                               1   2.0339 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__3_/D (SDFFNARX1_HVT)
                                            0.0107   0.0992   1.0000   0.0074   0.0075 &   5.7563 f
  data arrival time                                                                        5.7563

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0708     7.2208
  clock reconvergence pessimism                                                 0.0709     7.2917
  clock uncertainty                                                            -0.1000     7.1917
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__3_/CLK (SDFFNARX1_HVT)                       7.1917 f
  library setup time                                          1.0000           -1.4503     5.7414
  data required time                                                                       5.7414
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7414
  data arrival time                                                                       -5.7563
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0149


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__15_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__11_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0498     1.0498
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__15_/CLK (SDFFARX1_HVT)
                                                     0.1182                     0.0000     1.0498 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__15_/Q (SDFFARX1_HVT)
                                                     0.3579   1.0000            1.3510 &   2.4008 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_1__15_ (net)
                               5   6.4020 
  I_SDRAM_TOP/I_SDRAM_IF/U11244/A3 (OA22X1_HVT)
                                            0.0429   0.3579   1.0000   0.0278   0.0279 &   2.4286 f
  I_SDRAM_TOP/I_SDRAM_IF/U11244/Y (OA22X1_HVT)       0.2219   1.0000            0.7880 &   3.2166 f
  I_SDRAM_TOP/I_SDRAM_IF/n7862 (net)
                               1   0.7004 
  I_SDRAM_TOP/I_SDRAM_IF/U11245/A2 (AND2X1_HVT)
                                            0.0194   0.2219   1.0000   0.0134   0.0134 &   3.2300 f
  I_SDRAM_TOP/I_SDRAM_IF/U11245/Y (AND2X1_HVT)       0.1992   1.0000            0.4620 &   3.6920 f
  I_SDRAM_TOP/I_SDRAM_IF/n8102 (net)
                               2   2.2802 
  I_SDRAM_TOP/I_SDRAM_IF/U11404/A2 (AO22X1_HVT)
                                            0.0430   0.1992   1.0000   0.0280   0.0281 &   3.7201 f
  I_SDRAM_TOP/I_SDRAM_IF/U11404/Y (AO22X1_HVT)       0.1794   1.0000            0.6536 &   4.3737 f
  I_SDRAM_TOP/I_SDRAM_IF/N451 (net)
                               1   1.0745 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__11_/D (SDFFARX1_RVT)
                                            0.0173   0.1794   1.0000   0.0120   0.0120 &   4.3857 f
  data arrival time                                                                        4.3857

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9589     5.0589
  clock reconvergence pessimism                                                 0.0777     5.1366
  clock uncertainty                                                            -0.1000     5.0366
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__11_/CLK (SDFFARX1_RVT)                        5.0366 r
  library setup time                                          1.0000           -0.6655     4.3711
  data required time                                                                       4.3711
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.3711
  data arrival time                                                                       -4.3857
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0146


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640931826/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1772     3.2272
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__26_/CLK (SDFFNARX1_HVT)
                                                     0.0773                     0.0000     3.2272 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__26_/Q (SDFFNARX1_HVT)
                                                     0.2909   1.0000            1.1891 &   4.4164 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_618 (net)
                               5   4.0836 
  I_SDRAM_TOP/I_SDRAM_IF/U10470/A2 (AO22X1_RVT)
                                            0.0210   0.2909   1.0000   0.0141   0.0141 &   4.4305 f
  I_SDRAM_TOP/I_SDRAM_IF/U10470/Y (AO22X1_RVT)       0.0874   1.0000            0.4712 &   4.9017 f
  I_SDRAM_TOP/I_SDRAM_IF/n7098 (net)
                               1   1.0606 
  I_SDRAM_TOP/I_SDRAM_IF/U10471/A2 (OR2X1_HVT)
                                            0.0027   0.0874   1.0000   0.0019   0.0019 &   4.9036 f
  I_SDRAM_TOP/I_SDRAM_IF/U10471/Y (OR2X1_HVT)        0.1680   1.0000            0.3986 &   5.3022 f
  I_SDRAM_TOP/I_SDRAM_IF/n8443 (net)
                               2   1.5519 
  I_SDRAM_TOP/I_SDRAM_IF/U11647/A4 (AO22X1_HVT)
                                            0.0242   0.1680   1.0000   0.0171   0.0171 &   5.3193 f
  I_SDRAM_TOP/I_SDRAM_IF/U11647/Y (AO22X1_HVT)       0.1715   1.0000            0.4309 &   5.7502 f
  I_SDRAM_TOP/I_SDRAM_IF/N3138 (net)
                               1   0.8216 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__6_/D (SDFFNARX1_HVT)
                                            0.0097   0.1715   1.0000   0.0067   0.0067 &   5.7569 f
  data arrival time                                                                        5.7569

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0778     7.2278
  clock reconvergence pessimism                                                 0.1000     7.3278
  clock uncertainty                                                            -0.1000     7.2278
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__6_/CLK (SDFFNARX1_HVT)                       7.2278 f
  library setup time                                          1.0000           -1.4855     5.7424
  data required time                                                                       5.7424
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7424
  data arrival time                                                                       -5.7569
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0145


  Startpoint: I_BLENDER_0/R_564
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/R_553
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_682032237/Y
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.3554     1.3554
  I_BLENDER_0/R_564/CLK (SDFFARX1_LVT)               0.0906                     0.0000     1.3554 r
  I_BLENDER_0/R_564/Q (SDFFARX1_LVT)                 0.0813   1.0000            0.4107 &   1.7662 r
  I_BLENDER_0/s3_op1_0 (net)   3   2.1756 
  I_BLENDER_0/U2269/A1 (AND2X1_LVT)         0.0000   0.0813   1.0000   0.0000   0.0000 &   1.7662 r
  I_BLENDER_0/U2269/Y (AND2X1_LVT)                   0.0566   1.0000            0.0962 &   1.8624 r
  I_BLENDER_0/n415 (net)       2   2.2705 
  I_BLENDER_0/U7646/A3 (AO22X1_LVT)         0.0022   0.0566   1.0000   0.0015   0.0016 &   1.8640 r
  I_BLENDER_0/U7646/Y (AO22X1_LVT)                   0.0527   1.0000            0.0922 &   1.9562 r
  I_BLENDER_0/n392 (net)       1   0.9535 
  I_BLENDER_0/U98/A3 (AOI22X2_LVT)          0.0039   0.0527   1.0000   0.0027   0.0027 &   1.9589 r
  I_BLENDER_0/U98/Y (AOI22X2_LVT)                    0.0514   1.0000            0.1407 &   2.0996 f
  I_BLENDER_0/n413 (net)       5   5.5997 
  I_BLENDER_0/U7393/A3 (AO22X1_LVT)         0.0014   0.0514   1.0000   0.0010   0.0010 &   2.1006 f
  I_BLENDER_0/U7393/Y (AO22X1_LVT)                   0.0426   1.0000            0.0914 &   2.1920 f
  I_BLENDER_0/n8222 (net)      1   0.8175 
  I_BLENDER_0/U104/A3 (AO22X1_LVT)          0.0000   0.0426   1.0000   0.0000   0.0000 &   2.1920 f
  I_BLENDER_0/U104/Y (AO22X1_LVT)                    0.0536   1.0000            0.1005 &   2.2925 f
  I_BLENDER_0/n485 (net)       3   2.4685 
  I_BLENDER_0/U697/A2 (AND2X1_RVT)          0.0037   0.0536   1.0000   0.0026   0.0026 &   2.2951 f
  I_BLENDER_0/U697/Y (AND2X1_RVT)                    0.0673   1.0000            0.1619 &   2.4570 f
  I_BLENDER_0/n487 (net)       1   0.8042 
  I_BLENDER_0/U698/A2 (AOI21X1_LVT)         0.0034   0.0673   1.0000   0.0024   0.0024 &   2.4593 f
  I_BLENDER_0/U698/Y (AOI21X1_LVT)                   0.0490   1.0000            0.1934 &   2.6527 r
  I_BLENDER_0/n494 (net)       2   2.0026 
  I_BLENDER_0/U699/A3 (NAND4X0_LVT)         0.0000   0.0490   1.0000   0.0000   0.0000 &   2.6527 r
  I_BLENDER_0/U699/Y (NAND4X0_LVT)                   0.1081   1.0000            0.0851 &   2.7378 f
  I_BLENDER_0/n500 (net)       1   0.9130 
  I_BLENDER_0/U703/A1 (NAND4X1_LVT)         0.0263   0.1081   1.0000   0.0189   0.0189 &   2.7568 f
  I_BLENDER_0/U703/Y (NAND4X1_LVT)                   0.0468   1.0000            0.2116 &   2.9684 r
  I_BLENDER_0/n501 (net)       1   1.0176 
  I_BLENDER_0/U704/A3 (AOI21X1_LVT)         0.0071   0.0468   1.0000   0.0049   0.0049 &   2.9733 r
  I_BLENDER_0/U704/Y (AOI21X1_LVT)                   0.0626   1.0000            0.1217 &   3.0950 f
  I_BLENDER_0/n514 (net)       2   5.7493 
  I_BLENDER_0/U2582/A (INVX1_LVT)           0.0017   0.0626   1.0000   0.0012   0.0013 &   3.0963 f
  I_BLENDER_0/U2582/Y (INVX1_LVT)                    0.0556   1.0000            0.0696 &   3.1660 r
  I_BLENDER_0/n8891 (net)      2   2.2575 
  I_BLENDER_0/U2579/A2 (XOR3X1_LVT)         0.0000   0.0556   1.0000   0.0000   0.0000 &   3.1660 r
  I_BLENDER_0/U2579/Y (XOR3X1_LVT)                   0.0857   1.0000            0.2846 &   3.4506 f
  I_BLENDER_0/n830 (net)       1   2.1578 
  I_BLENDER_0/U1005/A (FADDX1_LVT)          0.0000   0.0857   1.0000   0.0000   0.0000 &   3.4506 f
  I_BLENDER_0/U1005/S (FADDX1_LVT)                   0.0719   1.0000            0.2878 &   3.7384 r
  I_BLENDER_0/n872 (net)       1   2.4397 
  I_BLENDER_0/U1035/CI (FADDX1_LVT)         0.0095   0.0719   1.0000   0.0066   0.0067 &   3.7450 r
  I_BLENDER_0/U1035/S (FADDX1_LVT)                   0.0826   1.0000            0.2278 &   3.9728 f
  I_BLENDER_0/n936 (net)       3   3.2543 
  I_BLENDER_0/U1088/A3 (XOR3X1_LVT)         0.0053   0.0826   1.0000   0.0036   0.0037 &   3.9765 f
  I_BLENDER_0/U1088/Y (XOR3X1_LVT)                   0.0784   1.0000            0.1564 &   4.1329 r
  I_BLENDER_0/n1079 (net)      2   1.9030 
  I_BLENDER_0/U1045/A2 (OR2X1_LVT)          0.0043   0.0784   1.0000   0.0030   0.0030 &   4.1358 r
  I_BLENDER_0/U1045/Y (OR2X1_LVT)                    0.0436   1.0000            0.0891 &   4.2250 r
  I_BLENDER_0/n8808 (net)      2   1.4261 
  I_BLENDER_0/U286/A1 (NAND2X0_LVT)         0.0000   0.0436   1.0000   0.0000   0.0000 &   4.2250 r
  I_BLENDER_0/U286/Y (NAND2X0_LVT)                   0.0605   1.0000            0.0553 &   4.2803 f
  I_BLENDER_0/n1083 (net)      2   1.5986 
  I_BLENDER_0/U285/A1 (NAND2X0_LVT)         0.0023   0.0605   1.0000   0.0016   0.0016 &   4.2818 f
  I_BLENDER_0/U285/Y (NAND2X0_LVT)                   0.0938   1.0000            0.0913 &   4.3731 r
  I_BLENDER_0/n1087 (net)      1   1.1533 
  I_BLENDER_0/U2565/A1 (NAND3X0_LVT)        0.0259   0.0938   1.0000   0.0183   0.0183 &   4.3915 r
  I_BLENDER_0/U2565/Y (NAND3X0_LVT)                  0.0844   1.0000            0.0720 &   4.4635 f
  I_BLENDER_0/n8888 (net)      2   1.1045 
  I_BLENDER_0/U2563/A3 (OA21X2_LVT)         0.0000   0.0844   1.0000   0.0000   0.0000 &   4.4635 f
  I_BLENDER_0/U2563/Y (OA21X2_LVT)                   0.0811   1.0000            0.1761 &   4.6396 f
  I_BLENDER_0/n1093 (net)      2   7.6638 
  I_BLENDER_0/HFSINV_166_1779/A (INVX4_LVT)
                                            0.0000   0.0811   1.0000   0.0000   0.0003 &   4.6399 f
  I_BLENDER_0/HFSINV_166_1779/Y (INVX4_LVT)          0.0475   1.0000            0.0628 &   4.7027 r
  I_BLENDER_0/HFSNET_148 (net)
                               3   4.5379 
  I_BLENDER_0/U1546/A2 (NAND3X0_LVT)        0.0019   0.0475   1.0000   0.0013   0.0014 &   4.7041 r
  I_BLENDER_0/U1546/Y (NAND3X0_LVT)                  0.0596   1.0000            0.0629 &   4.7670 f
  I_BLENDER_0/n726 (net)       1   0.7395 
  I_BLENDER_0/ctmTdsLR_1_25145/A1 (NAND2X0_LVT)
                                            0.0000   0.0596   1.0000   0.0000   0.0000 &   4.7670 f
  I_BLENDER_0/ctmTdsLR_1_25145/Y (NAND2X0_LVT)       0.0763   1.0000            0.0834 &   4.8504 r
  I_BLENDER_0/popt_net_20361 (net)
                               1   0.8698 
  I_BLENDER_0/ctmTdsLR_1_24191/A2 (OR2X2_LVT)
                                            0.0000   0.0763   1.0000   0.0000   0.0000 &   4.8504 r
  I_BLENDER_0/ctmTdsLR_1_24191/Y (OR2X2_LVT)         0.0595   1.0000            0.1059 &   4.9563 r
  I_BLENDER_0/n6170 (net)      2   4.8185 
  I_BLENDER_0/U4396/A1 (NAND4X0_LVT)        0.0104   0.0595   1.0000   0.0073   0.0074 &   4.9637 r
  I_BLENDER_0/U4396/Y (NAND4X0_LVT)                  0.0821   1.0000            0.0671 &   5.0308 f
  I_BLENDER_0/n1464 (net)      1   0.8797 
  I_BLENDER_0/U5482/A1 (AND2X1_LVT)         0.0046   0.0821   1.0000   0.0032   0.0032 &   5.0339 f
  I_BLENDER_0/U5482/Y (AND2X1_LVT)                   0.0513   1.0000            0.1258 &   5.1597 f
  I_BLENDER_0/n6245 (net)      4   3.3384 
  I_BLENDER_0/U6318/A3 (OR3X1_LVT)          0.0000   0.0513   1.0000   0.0000   0.0000 &   5.1597 f
  I_BLENDER_0/U6318/Y (OR3X1_LVT)                    0.0584   1.0000            0.1299 &   5.2896 f
  I_BLENDER_0/n6284 (net)      3   2.7913 
  I_BLENDER_0/U6323/A1 (NAND2X2_LVT)        0.0036   0.0584   1.0000   0.0025   0.0025 &   5.2921 f
  I_BLENDER_0/U6323/Y (NAND2X2_LVT)                  0.0331   1.0000            0.1303 &   5.4224 r
  I_BLENDER_0/n6254 (net)      1   1.5051 
  I_BLENDER_0/U6324/S0 (MUX21X2_LVT)        0.0000   0.0331   1.0000   0.0000   0.0000 &   5.4224 r
  I_BLENDER_0/U6324/Y (MUX21X2_LVT)                  0.0686   1.0000            0.1547 &   5.5771 f
  I_BLENDER_0/n6258 (net)      1   1.4216 
  I_BLENDER_0/U6325/A1 (XOR2X2_LVT)         0.0000   0.0686   1.0000   0.0000   0.0000 &   5.5771 f
  I_BLENDER_0/U6325/Y (XOR2X2_LVT)                   0.0588   1.0000            0.1157 &   5.6928 f
  I_BLENDER_0/N743 (net)       1   1.0312 
  I_BLENDER_0/R_553/D (SDFFX2_LVT)          0.0044   0.0588   1.0000   0.0031   0.0031 &   5.6959 f
  data arrival time                                                                        5.6959

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              1.2189     6.0189
  clock reconvergence pessimism                                                 0.1121     6.1310
  clock uncertainty                                                            -0.1000     6.0310
  I_BLENDER_0/R_553/CLK (SDFFX2_LVT)                                                       6.0310 r
  library setup time                                          1.0000           -0.3494     5.6816
  data required time                                                                       5.6816
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6816
  data arrival time                                                                       -5.6959
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0143


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__15_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0452     1.0452
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__19_/CLK (SDFFARX1_HVT)
                                                     0.1132                     0.0000     1.0452 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__19_/Q (SDFFARX1_HVT)
                                                     0.3372   1.0000            1.3346 &   2.3798 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_19__19_ (net)
                               5   5.8318 
  I_SDRAM_TOP/I_SDRAM_IF/U4365/A2 (AO22X1_HVT)
                                            0.0547   0.3372   1.0000   0.0391   0.0391 &   2.4189 f
  I_SDRAM_TOP/I_SDRAM_IF/U4365/Y (AO22X1_HVT)        0.1734   1.0000            0.7616 &   3.1805 f
  I_SDRAM_TOP/I_SDRAM_IF/n2378 (net)
                               1   0.8768 
  I_SDRAM_TOP/I_SDRAM_IF/U4366/A2 (OR2X1_HVT)
                                            0.0183   0.1734   1.0000   0.0127   0.0127 &   3.1931 f
  I_SDRAM_TOP/I_SDRAM_IF/U4366/Y (OR2X1_HVT)         0.2114   1.0000            0.4794 &   3.6725 f
  I_SDRAM_TOP/I_SDRAM_IF/n2710 (net)
                               2   2.8674 
  I_SDRAM_TOP/I_SDRAM_IF/U4370/A2 (AO22X1_HVT)
                                            0.0000   0.2114   1.0000   0.0000   0.0000 &   3.6725 f
  I_SDRAM_TOP/I_SDRAM_IF/U4370/Y (AO22X1_HVT)        0.1862   1.0000            0.6711 &   4.3437 f
  I_SDRAM_TOP/I_SDRAM_IF/N1310 (net)
                               1   1.2952 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__15_/D (SDFFARX1_RVT)
                                            0.0388   0.1862   1.0000   0.0274   0.0274 &   4.3711 f
  data arrival time                                                                        4.3711

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9561     5.0561
  clock reconvergence pessimism                                                 0.0777     5.1338
  clock uncertainty                                                            -0.1000     5.0338
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__15_/CLK (SDFFARX1_RVT)                       5.0338 r
  library setup time                                          1.0000           -0.6768     4.3570
  data required time                                                                       4.3570
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.3570
  data arrival time                                                                       -4.3711
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0141


  Startpoint: I_BLENDER_0/R_564
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_30_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_682032237/Y
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.3554     1.3554
  I_BLENDER_0/R_564/CLK (SDFFARX1_LVT)               0.0906                     0.0000     1.3554 r
  I_BLENDER_0/R_564/Q (SDFFARX1_LVT)                 0.0813   1.0000            0.4107 &   1.7662 r
  I_BLENDER_0/s3_op1_0 (net)   3   2.1756 
  I_BLENDER_0/U2269/A1 (AND2X1_LVT)         0.0000   0.0813   1.0000   0.0000   0.0000 &   1.7662 r
  I_BLENDER_0/U2269/Y (AND2X1_LVT)                   0.0566   1.0000            0.0962 &   1.8624 r
  I_BLENDER_0/n415 (net)       2   2.2705 
  I_BLENDER_0/U7646/A3 (AO22X1_LVT)         0.0022   0.0566   1.0000   0.0015   0.0016 &   1.8640 r
  I_BLENDER_0/U7646/Y (AO22X1_LVT)                   0.0527   1.0000            0.0922 &   1.9562 r
  I_BLENDER_0/n392 (net)       1   0.9535 
  I_BLENDER_0/U98/A3 (AOI22X2_LVT)          0.0039   0.0527   1.0000   0.0027   0.0027 &   1.9589 r
  I_BLENDER_0/U98/Y (AOI22X2_LVT)                    0.0514   1.0000            0.1407 &   2.0996 f
  I_BLENDER_0/n413 (net)       5   5.5997 
  I_BLENDER_0/U7393/A3 (AO22X1_LVT)         0.0014   0.0514   1.0000   0.0010   0.0010 &   2.1006 f
  I_BLENDER_0/U7393/Y (AO22X1_LVT)                   0.0426   1.0000            0.0914 &   2.1920 f
  I_BLENDER_0/n8222 (net)      1   0.8175 
  I_BLENDER_0/U104/A3 (AO22X1_LVT)          0.0000   0.0426   1.0000   0.0000   0.0000 &   2.1920 f
  I_BLENDER_0/U104/Y (AO22X1_LVT)                    0.0536   1.0000            0.1005 &   2.2925 f
  I_BLENDER_0/n485 (net)       3   2.4685 
  I_BLENDER_0/U697/A2 (AND2X1_RVT)          0.0037   0.0536   1.0000   0.0026   0.0026 &   2.2951 f
  I_BLENDER_0/U697/Y (AND2X1_RVT)                    0.0673   1.0000            0.1619 &   2.4570 f
  I_BLENDER_0/n487 (net)       1   0.8042 
  I_BLENDER_0/U698/A2 (AOI21X1_LVT)         0.0034   0.0673   1.0000   0.0024   0.0024 &   2.4593 f
  I_BLENDER_0/U698/Y (AOI21X1_LVT)                   0.0490   1.0000            0.1934 &   2.6527 r
  I_BLENDER_0/n494 (net)       2   2.0026 
  I_BLENDER_0/U699/A3 (NAND4X0_LVT)         0.0000   0.0490   1.0000   0.0000   0.0000 &   2.6527 r
  I_BLENDER_0/U699/Y (NAND4X0_LVT)                   0.1081   1.0000            0.0851 &   2.7378 f
  I_BLENDER_0/n500 (net)       1   0.9130 
  I_BLENDER_0/U703/A1 (NAND4X1_LVT)         0.0263   0.1081   1.0000   0.0189   0.0189 &   2.7568 f
  I_BLENDER_0/U703/Y (NAND4X1_LVT)                   0.0468   1.0000            0.2116 &   2.9684 r
  I_BLENDER_0/n501 (net)       1   1.0176 
  I_BLENDER_0/U704/A3 (AOI21X1_LVT)         0.0071   0.0468   1.0000   0.0049   0.0049 &   2.9733 r
  I_BLENDER_0/U704/Y (AOI21X1_LVT)                   0.0626   1.0000            0.1217 &   3.0950 f
  I_BLENDER_0/n514 (net)       2   5.7493 
  I_BLENDER_0/U2582/A (INVX1_LVT)           0.0017   0.0626   1.0000   0.0012   0.0013 &   3.0963 f
  I_BLENDER_0/U2582/Y (INVX1_LVT)                    0.0556   1.0000            0.0696 &   3.1660 r
  I_BLENDER_0/n8891 (net)      2   2.2575 
  I_BLENDER_0/U2579/A2 (XOR3X1_LVT)         0.0000   0.0556   1.0000   0.0000   0.0000 &   3.1660 r
  I_BLENDER_0/U2579/Y (XOR3X1_LVT)                   0.0857   1.0000            0.2846 &   3.4506 f
  I_BLENDER_0/n830 (net)       1   2.1578 
  I_BLENDER_0/U1005/A (FADDX1_LVT)          0.0000   0.0857   1.0000   0.0000   0.0000 &   3.4506 f
  I_BLENDER_0/U1005/S (FADDX1_LVT)                   0.0719   1.0000            0.2878 &   3.7384 r
  I_BLENDER_0/n872 (net)       1   2.4397 
  I_BLENDER_0/U1035/CI (FADDX1_LVT)         0.0095   0.0719   1.0000   0.0066   0.0067 &   3.7450 r
  I_BLENDER_0/U1035/S (FADDX1_LVT)                   0.0826   1.0000            0.2278 &   3.9728 f
  I_BLENDER_0/n936 (net)       3   3.2543 
  I_BLENDER_0/U1088/A3 (XOR3X1_LVT)         0.0053   0.0826   1.0000   0.0036   0.0037 &   3.9765 f
  I_BLENDER_0/U1088/Y (XOR3X1_LVT)                   0.0784   1.0000            0.1564 &   4.1329 r
  I_BLENDER_0/n1079 (net)      2   1.9030 
  I_BLENDER_0/U1045/A2 (OR2X1_LVT)          0.0043   0.0784   1.0000   0.0030   0.0030 &   4.1358 r
  I_BLENDER_0/U1045/Y (OR2X1_LVT)                    0.0436   1.0000            0.0891 &   4.2250 r
  I_BLENDER_0/n8808 (net)      2   1.4261 
  I_BLENDER_0/U286/A1 (NAND2X0_LVT)         0.0000   0.0436   1.0000   0.0000   0.0000 &   4.2250 r
  I_BLENDER_0/U286/Y (NAND2X0_LVT)                   0.0605   1.0000            0.0553 &   4.2803 f
  I_BLENDER_0/n1083 (net)      2   1.5986 
  I_BLENDER_0/U285/A1 (NAND2X0_LVT)         0.0023   0.0605   1.0000   0.0016   0.0016 &   4.2818 f
  I_BLENDER_0/U285/Y (NAND2X0_LVT)                   0.0938   1.0000            0.0913 &   4.3731 r
  I_BLENDER_0/n1087 (net)      1   1.1533 
  I_BLENDER_0/U2565/A1 (NAND3X0_LVT)        0.0259   0.0938   1.0000   0.0183   0.0183 &   4.3915 r
  I_BLENDER_0/U2565/Y (NAND3X0_LVT)                  0.0844   1.0000            0.0720 &   4.4635 f
  I_BLENDER_0/n8888 (net)      2   1.1045 
  I_BLENDER_0/U2563/A3 (OA21X2_LVT)         0.0000   0.0844   1.0000   0.0000   0.0000 &   4.4635 f
  I_BLENDER_0/U2563/Y (OA21X2_LVT)                   0.0811   1.0000            0.1761 &   4.6396 f
  I_BLENDER_0/n1093 (net)      2   7.6638 
  I_BLENDER_0/HFSINV_166_1779/A (INVX4_LVT)
                                            0.0000   0.0811   1.0000   0.0000   0.0003 &   4.6399 f
  I_BLENDER_0/HFSINV_166_1779/Y (INVX4_LVT)          0.0475   1.0000            0.0628 &   4.7027 r
  I_BLENDER_0/HFSNET_148 (net)
                               3   4.5379 
  I_BLENDER_0/U1546/A2 (NAND3X0_LVT)        0.0019   0.0475   1.0000   0.0013   0.0014 &   4.7041 r
  I_BLENDER_0/U1546/Y (NAND3X0_LVT)                  0.0596   1.0000            0.0629 &   4.7670 f
  I_BLENDER_0/n726 (net)       1   0.7395 
  I_BLENDER_0/ctmTdsLR_1_25145/A1 (NAND2X0_LVT)
                                            0.0000   0.0596   1.0000   0.0000   0.0000 &   4.7670 f
  I_BLENDER_0/ctmTdsLR_1_25145/Y (NAND2X0_LVT)       0.0763   1.0000            0.0834 &   4.8504 r
  I_BLENDER_0/popt_net_20361 (net)
                               1   0.8698 
  I_BLENDER_0/ctmTdsLR_1_24191/A2 (OR2X2_LVT)
                                            0.0000   0.0763   1.0000   0.0000   0.0000 &   4.8504 r
  I_BLENDER_0/ctmTdsLR_1_24191/Y (OR2X2_LVT)         0.0595   1.0000            0.1059 &   4.9563 r
  I_BLENDER_0/n6170 (net)      2   4.8185 
  I_BLENDER_0/U4396/A1 (NAND4X0_LVT)        0.0104   0.0595   1.0000   0.0073   0.0074 &   4.9637 r
  I_BLENDER_0/U4396/Y (NAND4X0_LVT)                  0.0821   1.0000            0.0671 &   5.0308 f
  I_BLENDER_0/n1464 (net)      1   0.8797 
  I_BLENDER_0/U5482/A1 (AND2X1_LVT)         0.0046   0.0821   1.0000   0.0032   0.0032 &   5.0339 f
  I_BLENDER_0/U5482/Y (AND2X1_LVT)                   0.0513   1.0000            0.1258 &   5.1597 f
  I_BLENDER_0/n6245 (net)      4   3.3384 
  I_BLENDER_0/U8654/A2 (OA21X1_LVT)         0.0000   0.0513   1.0000   0.0000   0.0000 &   5.1597 f
  I_BLENDER_0/U8654/Y (OA21X1_LVT)                   0.0584   1.0000            0.1373 &   5.2970 f
  I_BLENDER_0/n6296 (net)      1   2.8466 
  I_BLENDER_0/U6345/A (FADDX2_LVT)          0.0000   0.0584   1.0000   0.0000   0.0000 &   5.2970 f
  I_BLENDER_0/U6345/CO (FADDX2_LVT)                  0.0724   1.0000            0.1787 &   5.4757 f
  I_BLENDER_0/n6315 (net)      3   2.7620 
  I_BLENDER_0/ctmTdsLR_2_54236/A (INVX1_LVT)
                                            0.0000   0.0724   1.0000   0.0000   0.0000 &   5.4757 f
  I_BLENDER_0/ctmTdsLR_2_54236/Y (INVX1_LVT)         0.0428   1.0000            0.0595 &   5.5352 r
  I_BLENDER_0/copt_net_41395 (net)
                               1   0.8055 
  I_BLENDER_0/ctmTdsLR_1_54235/A1 (AO22X1_LVT)
                                            0.0000   0.0428   1.0000   0.0000   0.0000 &   5.5352 r
  I_BLENDER_0/ctmTdsLR_1_54235/Y (AO22X1_LVT)        0.0566   1.0000            0.1097 &   5.6449 r
  I_BLENDER_0/n1603 (net)      1   1.7216 
  I_BLENDER_0/U6692/A1 (NAND2X0_LVT)        0.0095   0.0566   1.0000   0.0068   0.0068 &   5.6517 r
  I_BLENDER_0/U6692/Y (NAND2X0_LVT)                  0.0490   1.0000            0.0466 &   5.6983 f
  I_BLENDER_0/N909 (net)       1   0.8423 
  I_BLENDER_0/s4_op2_reg_30_/D (SDFFX2_LVT)
                                            0.0024   0.0490   1.0000   0.0016   0.0016 &   5.6999 f
  data arrival time                                                                        5.6999

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              1.2186     6.0186
  clock reconvergence pessimism                                                 0.1121     6.1307
  clock uncertainty                                                            -0.1000     6.0307
  I_BLENDER_0/s4_op2_reg_30_/CLK (SDFFX2_LVT)                                              6.0307 r
  library setup time                                          1.0000           -0.3448     5.6860
  data required time                                                                       5.6860
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6860
  data arrival time                                                                       -5.6999
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0139


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__19_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__7_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641431831/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1740     3.2240
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__19_/CLK (SDFFNARX1_HVT)
                                                     0.0732                     0.0000     3.2240 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__19_/Q (SDFFNARX1_HVT)
                                                     0.2915   1.0000            1.1864 &   4.4104 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_176 (net)
                               5   4.1003 
  I_SDRAM_TOP/I_SDRAM_IF/U7231/A4 (AO22X1_HVT)
                                            0.0098   0.2915   1.0000   0.0068   0.0068 &   4.4172 f
  I_SDRAM_TOP/I_SDRAM_IF/U7231/Y (AO22X1_HVT)        0.1732   1.0000            0.5129 &   4.9300 f
  I_SDRAM_TOP/I_SDRAM_IF/n4343 (net)
                               1   0.8732 
  I_SDRAM_TOP/I_SDRAM_IF/U7232/A2 (OR2X1_HVT)
                                            0.0401   0.1732   1.0000   0.0288   0.0288 &   4.9589 f
  I_SDRAM_TOP/I_SDRAM_IF/U7232/Y (OR2X1_HVT)         0.1674   1.0000            0.4451 &   5.4040 f
  I_SDRAM_TOP/I_SDRAM_IF/n5766 (net)
                               2   1.5339 
  I_SDRAM_TOP/I_SDRAM_IF/U7236/A2 (AO22X1_RVT)
                                            0.0152   0.1674   1.0000   0.0105   0.0106 &   5.4145 f
  I_SDRAM_TOP/I_SDRAM_IF/U7236/Y (AO22X1_RVT)        0.0917   1.0000            0.3760 &   5.7905 f
  I_SDRAM_TOP/I_SDRAM_IF/N3899 (net)
                               1   1.2355 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__7_/D (SDFFNARX1_HVT)
                                            0.0000   0.0917   1.0000   0.0000   0.0000 &   5.7905 f
  data arrival time                                                                        5.7905

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0751     7.2251
  clock reconvergence pessimism                                                 0.0990     7.3242
  clock uncertainty                                                            -0.1000     7.2242
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__7_/CLK (SDFFNARX1_HVT)                       7.2242 f
  library setup time                                          1.0000           -1.4475     5.7766
  data required time                                                                       5.7766
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7766
  data arrival time                                                                       -5.7905
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0139


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__20_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__16_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln32781/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1600     3.2100
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__20_/CLK (SDFFNARX1_HVT)
                                                     0.0726                     0.0000     3.2100 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__20_/Q (SDFFNARX1_HVT)
                                                     0.3123   1.0000            1.1995 &   4.4096 f
  I_SDRAM_TOP/I_SDRAM_IF/n1750 (net)
                               5   4.6861 
  I_SDRAM_TOP/I_SDRAM_IF/U9122/A3 (OA22X1_RVT)
                                            0.0201   0.3123   1.0000   0.0135   0.0136 &   4.4231 f
  I_SDRAM_TOP/I_SDRAM_IF/U9122/Y (OA22X1_RVT)        0.1179   1.0000            0.4867 &   4.9098 f
  I_SDRAM_TOP/I_SDRAM_IF/n5925 (net)
                               1   1.0216 
  I_SDRAM_TOP/I_SDRAM_IF/U9124/A1 (AND2X1_RVT)
                                            0.0099   0.1179   1.0000   0.0068   0.0068 &   4.9167 f
  I_SDRAM_TOP/I_SDRAM_IF/U9124/Y (AND2X1_RVT)        0.0766   1.0000            0.2093 &   5.1259 f
  I_SDRAM_TOP/I_SDRAM_IF/n6162 (net)
                               2   1.4311 
  I_SDRAM_TOP/I_SDRAM_IF/U9355/A2 (AO22X1_HVT)
                                            0.0000   0.0766   1.0000   0.0000   0.0000 &   5.1259 f
  I_SDRAM_TOP/I_SDRAM_IF/U9355/Y (AO22X1_HVT)        0.1922   1.0000            0.5670 &   5.6929 f
  I_SDRAM_TOP/I_SDRAM_IF/N3876 (net)
                               1   1.4929 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__16_/D (SDFFNARX1_HVT)
                                            0.0431   0.1922   1.0000   0.0302   0.0302 &   5.7231 f
  data arrival time                                                                        5.7231

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0706     7.2206
  clock reconvergence pessimism                                                 0.0846     7.3053
  clock uncertainty                                                            -0.1000     7.2053
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__16_/CLK (SDFFNARX1_HVT)                      7.2053 f
  library setup time                                          1.0000           -1.4957     5.7095
  data required time                                                                       5.7095
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7095
  data arrival time                                                                       -5.7231
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0135


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__19_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_639831815/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1677     3.2177
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__31_/CLK (SDFFNARX1_HVT)
                                                     0.0645                     0.0000     3.2177 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__31_/Q (SDFFNARX1_HVT)
                                                     0.3181   1.0000            1.1971 &   4.4147 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_841 (net)
                               5   4.8478 
  I_SDRAM_TOP/I_SDRAM_IF/U7342/A4 (AO22X1_HVT)
                                            0.0458   0.3181   1.0000   0.0315   0.0315 &   4.4463 f
  I_SDRAM_TOP/I_SDRAM_IF/U7342/Y (AO22X1_HVT)        0.1672   1.0000            0.5240 &   4.9702 f
  I_SDRAM_TOP/I_SDRAM_IF/n4411 (net)
                               1   0.6843 
  I_SDRAM_TOP/I_SDRAM_IF/U7343/A2 (OR2X1_HVT)
                                            0.0000   0.1672   1.0000   0.0000   0.0000 &   4.9702 f
  I_SDRAM_TOP/I_SDRAM_IF/U7343/Y (OR2X1_HVT)         0.1647   1.0000            0.4393 &   5.4095 f
  I_SDRAM_TOP/I_SDRAM_IF/n5084 (net)
                               2   1.4480 
  I_SDRAM_TOP/I_SDRAM_IF/U7347/A2 (AO22X1_RVT)
                                            0.0059   0.1647   1.0000   0.0041   0.0041 &   5.4136 f
  I_SDRAM_TOP/I_SDRAM_IF/U7347/Y (AO22X1_RVT)        0.0859   1.0000            0.3682 &   5.7818 f
  I_SDRAM_TOP/I_SDRAM_IF/N2771 (net)
                               1   0.9376 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__19_/D (SDFFNARX1_HVT)
                                            0.0000   0.0859   1.0000   0.0000   0.0000 &   5.7818 f
  data arrival time                                                                        5.7818

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0695     7.2195
  clock reconvergence pessimism                                                 0.0979     7.3175
  clock uncertainty                                                            -0.1000     7.2175
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__19_/CLK (SDFFNARX1_HVT)                       7.2175 f
  library setup time                                          1.0000           -1.4492     5.7683
  data required time                                                                       5.7683
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7683
  data arrival time                                                                       -5.7818
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0135


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_7_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/R_10
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: occ_int2/cts_buf_647131888/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0672     1.0672
  I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_7_/CLK (DFFX1_HVT)
                                                     0.0761                     0.0000     1.0672 r
  I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_7_/QN (DFFX1_HVT)
                                                     0.4402   1.0000            1.0369 &   2.1041 r
  I_SDRAM_TOP/I_SDRAM_IF/n1838 (net)
                               5   5.3141 
  I_SDRAM_TOP/I_SDRAM_IF/U106/A2 (XOR3X2_HVT)
                                            0.0121   0.4402   1.0000   0.0084   0.0084 &   2.1124 r
  I_SDRAM_TOP/I_SDRAM_IF/U106/Y (XOR3X2_HVT)         0.2757   1.0000            1.5516 &   3.6641 f
  I_SDRAM_TOP/I_SDRAM_IF/n17315 (net)
                               2   1.9577 
  I_SDRAM_TOP/I_SDRAM_IF/U107/A (INVX1_RVT)
                                            0.0455   0.2757   1.0000   0.0326   0.0326 &   3.6966 f
  I_SDRAM_TOP/I_SDRAM_IF/U107/Y (INVX1_RVT)          0.1421   1.0000            0.2165 &   3.9132 r
  I_SDRAM_TOP/I_SDRAM_IF/n29 (net)
                               1   1.3473 
  I_SDRAM_TOP/I_SDRAM_IF/U108/A2 (AND2X1_LVT)
                                            0.0147   0.1421   1.0000   0.0102   0.0102 &   3.9234 r
  I_SDRAM_TOP/I_SDRAM_IF/U108/Y (AND2X1_LVT)         0.0784   1.0000            0.1303 &   4.0537 r
  I_SDRAM_TOP/I_SDRAM_IF/n9732 (net)
                               2   3.5099 
  I_SDRAM_TOP/I_SDRAM_IF/U109/B (FADDX1_LVT)
                                            0.0000   0.0784   1.0000   0.0000   0.0000 &   4.0537 r
  I_SDRAM_TOP/I_SDRAM_IF/U109/CO (FADDX1_LVT)        0.0861   1.0000            0.1470 &   4.2007 r
  I_SDRAM_TOP/I_SDRAM_IF/n17327 (net)
                               2   1.9231 
  I_SDRAM_TOP/I_SDRAM_IF/U115/A1 (AO21X1_LVT)
                                            0.0063   0.0861   1.0000   0.0043   0.0043 &   4.2051 r
  I_SDRAM_TOP/I_SDRAM_IF/U115/Y (AO21X1_LVT)         0.0646   1.0000            0.1174 &   4.3225 r
  I_SDRAM_TOP/I_SDRAM_IF/n17334 (net)
                               2   1.5525 
  I_SDRAM_TOP/I_SDRAM_IF/U123/A2 (OAI21X1_LVT)
                                            0.0000   0.0646   1.0000   0.0000   0.0000 &   4.3225 r
  I_SDRAM_TOP/I_SDRAM_IF/U123/Y (OAI21X1_LVT)        0.0635   1.0000            0.1741 &   4.4966 f
  I_SDRAM_TOP/I_SDRAM_IF/n17344 (net)
                               2   2.8983 
  I_SDRAM_TOP/I_SDRAM_IF/U124/B (FADDX1_LVT)
                                            0.0000   0.0635   1.0000   0.0000   0.0000 &   4.4966 f
  I_SDRAM_TOP/I_SDRAM_IF/U124/CO (FADDX1_LVT)        0.0878   1.0000            0.1381 &   4.6347 f
  I_SDRAM_TOP/I_SDRAM_IF/n17363 (net)
                               1   0.8135 
  I_SDRAM_TOP/I_SDRAM_IF/R_10/D (SDFFASX1_LVT)
                                            0.0000   0.0878   1.0000   0.0000   0.0000 &   4.6347 f
  data arrival time                                                                        4.6347

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.8955     4.9955
  clock reconvergence pessimism                                                 0.0804     5.0759
  clock uncertainty                                                            -0.1000     4.9759
  I_SDRAM_TOP/I_SDRAM_IF/R_10/CLK (SDFFASX1_LVT)                                           4.9759 r
  library setup time                                          1.0000           -0.3547     4.6212
  data required time                                                                       4.6212
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.6212
  data arrival time                                                                       -4.6347
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0135


  Startpoint: I_BLENDER_1/mega_shift_reg_10__8_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_1/mega_shift_reg_9__6_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_679032207/Y
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.3720     1.3720
  I_BLENDER_1/mega_shift_reg_10__8_/CLK (DFFARX1_HVT)
                                                     0.0990                     0.0000     1.3720 r
  I_BLENDER_1/mega_shift_reg_10__8_/Q (DFFARX1_HVT)
                                                     0.2838   1.0000            1.2820 &   2.6540 f
  I_BLENDER_1/mega_shift_10__8_ (net)
                               3   4.3879 
  I_BLENDER_1/U8482/A2 (AO22X1_HVT)         0.0637   0.2838   1.0000   0.0458   0.0459 &   2.6999 f
  I_BLENDER_1/U8482/Y (AO22X1_HVT)                   0.2523   1.0000            0.7912 &   3.4911 f
  I_BLENDER_1/n8146 (net)      4   3.3526 
  I_BLENDER_1/U8540/A2 (AO22X1_HVT)         0.0404   0.2523   1.0000   0.0289   0.0289 &   3.5200 f
  I_BLENDER_1/U8540/Y (AO22X1_HVT)                   0.1821   1.0000            0.7005 &   4.2205 f
  I_BLENDER_1/n8066 (net)      1   1.1633 
  I_BLENDER_1/U8542/A1 (OR2X1_HVT)          0.0213   0.1821   1.0000   0.0143   0.0143 &   4.2348 f
  I_BLENDER_1/U8542/Y (OR2X1_HVT)                    0.1781   1.0000            0.5245 &   4.7593 f
  I_BLENDER_1/n8186 (net)      2   1.8809 
  I_BLENDER_1/U8599/A2 (AO22X1_HVT)         0.0268   0.1781   1.0000   0.0189   0.0189 &   4.7782 f
  I_BLENDER_1/U8599/Y (AO22X1_HVT)                   0.1698   1.0000            0.6239 &   5.4020 f
  I_BLENDER_1/N1361 (net)      1   0.7668 
  I_BLENDER_1/mega_shift_reg_9__6_/D (SDFFARX1_RVT)
                                            0.0071   0.1698   1.0000   0.0049   0.0049 &   5.4070 f
  data arrival time                                                                        5.4070

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              1.2404     6.0404
  clock reconvergence pessimism                                                 0.1257     6.1661
  clock uncertainty                                                            -0.1000     6.0661
  I_BLENDER_1/mega_shift_reg_9__6_/CLK (SDFFARX1_RVT)                                      6.0661 r
  library setup time                                          1.0000           -0.6724     5.3937
  data required time                                                                       5.3937
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.3937
  data arrival time                                                                       -5.4070
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0133


  Startpoint: I_BLENDER_1/R_509
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_1/R_646
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_682432241/Y
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.3575     1.3575
  I_BLENDER_1/R_509/CLK (SDFFX1_RVT)                 0.0851                     0.0000     1.3575 r
  I_BLENDER_1/R_509/Q (SDFFX1_RVT)                   0.1185   1.0000            0.5282 &   1.8857 r
  I_BLENDER_1/n1248 (net)      2   2.6900 
  I_BLENDER_1/U341/A4 (AOI22X1_LVT)         0.0299   0.1185   1.0000   0.0210   0.0211 &   1.9067 r
  I_BLENDER_1/U341/Y (AOI22X1_LVT)                   0.0358   1.0000            0.1486 &   2.0554 f
  I_BLENDER_1/n333 (net)       1   1.8922 
  I_BLENDER_1/U346/A2 (AOI22X2_LVT)         0.0030   0.0358   1.0000   0.0020   0.0021 &   2.0574 f
  I_BLENDER_1/U346/Y (AOI22X2_LVT)                   0.0720   1.0000            0.1988 &   2.2562 r
  I_BLENDER_1/n2621 (net)      6   6.4672 
  I_BLENDER_1/ctmTdsLR_2_54316/A2 (NAND3X0_LVT)
                                            0.0097   0.0720   1.0000   0.0067   0.0070 &   2.2632 r
  I_BLENDER_1/ctmTdsLR_2_54316/Y (NAND3X0_LVT)       0.0647   1.0000            0.0689 &   2.3321 f
  I_BLENDER_1/copt_net_41435 (net)
                               1   0.6559 
  I_BLENDER_1/ctmTdsLR_1_54315/A1 (AND2X2_LVT)
                                            0.0000   0.0647   1.0000   0.0000   0.0000 &   2.3321 f
  I_BLENDER_1/ctmTdsLR_1_54315/Y (AND2X2_LVT)        0.0562   1.0000            0.1252 &   2.4574 f
  I_BLENDER_1/n365 (net)       2   3.8721 
  I_BLENDER_1/ctmTdsLR_1_54274/A3 (AO22X1_LVT)
                                            0.0068   0.0562   1.0000   0.0047   0.0048 &   2.4622 f
  I_BLENDER_1/ctmTdsLR_1_54274/Y (AO22X1_LVT)        0.0525   1.0000            0.1085 &   2.5706 f
  I_BLENDER_1/n9803 (net)      3   2.5508 
  I_BLENDER_1/U1697/A3 (AO22X1_LVT)         0.0023   0.0525   1.0000   0.0016   0.0016 &   2.5723 f
  I_BLENDER_1/U1697/Y (AO22X1_LVT)                   0.0567   1.0000            0.0981 &   2.6703 f
  I_BLENDER_1/n1003 (net)      2   1.4683 
  I_BLENDER_1/ctmTdsLR_1_54280/A1 (AO21X1_LVT)
                                            0.0000   0.0567   1.0000   0.0000   0.0000 &   2.6703 f
  I_BLENDER_1/ctmTdsLR_1_54280/Y (AO21X1_LVT)        0.0475   1.0000            0.1394 &   2.8097 f
  I_BLENDER_1/n495 (net)       1   1.5926 
  I_BLENDER_1/U4180/A3 (XOR3X2_LVT)         0.0028   0.0475   1.0000   0.0020   0.0020 &   2.8117 f
  I_BLENDER_1/U4180/Y (XOR3X2_LVT)                   0.0992   1.0000            0.1241 &   2.9358 f
  I_BLENDER_1/n9789 (net)      1   5.4679 
  I_BLENDER_1/ZINV_962_inst_54085/A (INVX8_LVT)
                                            0.0000   0.0992   1.0000   0.0000   0.0000 &   2.9358 f
  I_BLENDER_1/ZINV_962_inst_54085/Y (INVX8_LVT)      0.0825   1.0000            0.0944 &   3.0302 r
  I_BLENDER_1/ZINV_962_124 (net)
                              18  30.1888 
  I_BLENDER_1/U861/A2 (OR2X1_RVT)           0.0000   0.0830   1.0000   0.0000   0.0052 &   3.0354 r
  I_BLENDER_1/U861/Y (OR2X1_RVT)                     0.1344   1.0000            0.1819 &   3.2173 r
  I_BLENDER_1/n819 (net)       3   3.4515 
  I_BLENDER_1/U862/A (INVX1_RVT)            0.0173   0.1344   1.0000   0.0121   0.0121 &   3.2294 r
  I_BLENDER_1/U862/Y (INVX1_RVT)                     0.0792   1.0000            0.0996 &   3.3291 f
  I_BLENDER_1/n729 (net)       2   1.8373 
  I_BLENDER_1/U137/A1 (OA21X1_LVT)          0.0127   0.0792   1.0000   0.0088   0.0088 &   3.3379 f
  I_BLENDER_1/U137/Y (OA21X1_LVT)                    0.0471   1.0000            0.1597 &   3.4976 f
  I_BLENDER_1/n7871 (net)      1   1.1177 
  I_BLENDER_1/ctmTdsLR_1_54354/A2 (OA22X1_LVT)
                                            0.0000   0.0471   1.0000   0.0000   0.0000 &   3.4976 f
  I_BLENDER_1/ctmTdsLR_1_54354/Y (OA22X1_LVT)        0.0629   1.0000            0.1500 &   3.6476 f
  I_BLENDER_1/n843 (net)       2   1.9780 
  I_BLENDER_1/U1282/A1 (NAND2X2_LVT)        0.0000   0.0629   1.0000   0.0000   0.0000 &   3.6476 f
  I_BLENDER_1/U1282/Y (NAND2X2_LVT)                  0.0342   1.0000            0.1342 &   3.7818 r
  I_BLENDER_1/n8197 (net)      2   1.6793 
  I_BLENDER_1/U7278/A (INVX1_LVT)           0.0000   0.0342   1.0000   0.0000   0.0000 &   3.7818 r
  I_BLENDER_1/U7278/Y (INVX1_LVT)                    0.0270   1.0000            0.0283 &   3.8101 f
  I_BLENDER_1/n844 (net)       1   1.4899 
  I_BLENDER_1/U4897/A3 (XOR3X2_LVT)         0.0014   0.0270   1.0000   0.0010   0.0010 &   3.8111 f
  I_BLENDER_1/U4897/Y (XOR3X2_LVT)                   0.0906   1.0000            0.0918 &   3.9029 f
  I_BLENDER_1/n9438 (net)      2   1.9207 
  I_BLENDER_1/U4887/A2 (OR2X1_LVT)          0.0084   0.0906   1.0000   0.0058   0.0058 &   3.9087 f
  I_BLENDER_1/U4887/Y (OR2X1_LVT)                    0.0485   1.0000            0.1236 &   4.0323 f
  I_BLENDER_1/n1861 (net)      3   2.7634 
  I_BLENDER_1/U4687/A1 (NAND2X0_LVT)        0.0000   0.0485   1.0000   0.0000   0.0000 &   4.0323 f
  I_BLENDER_1/U4687/Y (NAND2X0_LVT)                  0.0979   1.0000            0.0888 &   4.1211 r
  I_BLENDER_1/n9439 (net)      1   1.3606 
  I_BLENDER_1/U4898/A1 (XOR2X1_LVT)         0.0000   0.0979   1.0000   0.0000   0.0000 &   4.1211 r
  I_BLENDER_1/U4898/Y (XOR2X1_LVT)                   0.0739   1.0000            0.2057 &   4.3268 f
  I_BLENDER_1/n816 (net)       2   1.5870 
  I_BLENDER_1/U942/A2 (NAND2X1_LVT)         0.0000   0.0739   1.0000   0.0000   0.0000 &   4.3268 f
  I_BLENDER_1/U942/Y (NAND2X1_LVT)                   0.0634   1.0000            0.1645 &   4.4913 r
  I_BLENDER_1/n1554 (net)      3   3.0706 
  I_BLENDER_1/U4549/A2 (AO21X1_LVT)         0.0025   0.0634   1.0000   0.0017   0.0018 &   4.4931 r
  I_BLENDER_1/U4549/Y (AO21X1_LVT)                   0.0435   1.0000            0.1070 &   4.6000 r
  I_BLENDER_1/n1558 (net)      1   0.8573 
  I_BLENDER_1/U1722/A1 (NAND2X1_LVT)        0.0000   0.0435   1.0000   0.0000   0.0000 &   4.6000 r
  I_BLENDER_1/U1722/Y (NAND2X1_LVT)                  0.0505   1.0000            0.1190 &   4.7190 f
  I_BLENDER_1/n8606 (net)      4   3.9975 
  I_BLENDER_1/U1718/A3 (AO21X1_LVT)         0.0014   0.0505   1.0000   0.0010   0.0010 &   4.7200 f
  I_BLENDER_1/U1718/Y (AO21X1_LVT)                   0.0517   1.0000            0.0950 &   4.8151 f
  I_BLENDER_1/n801 (net)       3   2.2024 
  I_BLENDER_1/ctmTdsLR_1_25226/A2 (AND2X1_LVT)
                                            0.0039   0.0517   1.0000   0.0027   0.0027 &   4.8178 f
  I_BLENDER_1/ctmTdsLR_1_25226/Y (AND2X1_LVT)        0.0328   1.0000            0.0925 &   4.9103 f
  I_BLENDER_1/popt_net_20798 (net)
                               1   0.7458 
  I_BLENDER_1/ctmTdsLR_1_25059/A2 (OR2X1_LVT)
                                            0.0000   0.0328   1.0000   0.0000   0.0000 &   4.9103 f
  I_BLENDER_1/ctmTdsLR_1_25059/Y (OR2X1_LVT)         0.0317   1.0000            0.0790 &   4.9893 f
  I_BLENDER_1/n1545 (net)      1   0.6986 
  I_BLENDER_1/U1950/A1 (AND3X1_LVT)         0.0000   0.0317   1.0000   0.0000   0.0000 &   4.9893 f
  I_BLENDER_1/U1950/Y (AND3X1_LVT)                   0.0613   1.0000            0.1100 &   5.0993 f
  I_BLENDER_1/n1069 (net)      1   2.7346 
  I_BLENDER_1/ZINV_4_inst_54080/A (INVX4_LVT)
                                            0.0000   0.0613   1.0000   0.0000   0.0000 &   5.0993 f
  I_BLENDER_1/ZINV_4_inst_54080/Y (INVX4_LVT)        0.0430   1.0000            0.0576 &   5.1569 r
  I_BLENDER_1/ZINV_4_124 (net)
                               1   6.0935 
  I_BLENDER_1/ctmTdsLR_1_24179/A1 (AND2X1_LVT)
                                            0.0033   0.0430   1.0000   0.0023   0.0026 &   5.1595 r
  I_BLENDER_1/ctmTdsLR_1_24179/Y (AND2X1_LVT)        0.0637   1.0000            0.0907 &   5.2502 r
  I_BLENDER_1/n9788 (net)      1   2.9253 
  I_BLENDER_1/ZINV_438_inst_54183/A (INVX4_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000 &   5.2502 r
  I_BLENDER_1/ZINV_438_inst_54183/Y (INVX4_LVT)      0.0427   1.0000            0.0398 &   5.2900 f
  I_BLENDER_1/ZINV_438_137 (net)
                               9   8.4812 
  I_BLENDER_1/U4107/A1 (NAND3X0_LVT)        0.0013   0.0428   1.0000   0.0009   0.0014 &   5.2914 f
  I_BLENDER_1/U4107/Y (NAND3X0_LVT)                  0.0676   1.0000            0.0623 &   5.3538 r
  I_BLENDER_1/n9597 (net)      1   0.8991 
  I_BLENDER_1/U2471/A1 (NAND3X0_LVT)        0.0099   0.0676   1.0000   0.0070   0.0070 &   5.3608 r
  I_BLENDER_1/U2471/Y (NAND3X0_LVT)                  0.0650   1.0000            0.0585 &   5.4192 f
  I_BLENDER_1/n9599 (net)      1   0.7246 
  I_BLENDER_1/U4170/A4 (NAND4X0_LVT)        0.0000   0.0650   1.0000   0.0000   0.0000 &   5.4193 f
  I_BLENDER_1/U4170/Y (NAND4X0_LVT)                  0.1098   1.0000            0.1111 &   5.5303 r
  I_BLENDER_1/n9372 (net)      1   1.5786 
  I_BLENDER_1/U4095/A1 (XOR2X2_LVT)         0.0078   0.1098   1.0000   0.0054   0.0054 &   5.5357 r
  I_BLENDER_1/U4095/Y (XOR2X2_LVT)                   0.0598   1.0000            0.1693 &   5.7050 f
  I_BLENDER_1/n8759 (net)      1   1.2154 
  I_BLENDER_1/R_646/D (SDFFX2_LVT)          0.0020   0.0598   1.0000   0.0014   0.0014 &   5.7065 f
  data arrival time                                                                        5.7065

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              1.2432     6.0432
  clock reconvergence pessimism                                                 0.0967     6.1399
  clock uncertainty                                                            -0.1000     6.0399
  I_BLENDER_1/R_646/CLK (SDFFX2_LVT)                                                       6.0399 r
  library setup time                                          1.0000           -0.3467     5.6932
  data required time                                                                       5.6932
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6932
  data arrival time                                                                       -5.7065
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0132


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__16_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1719     3.2219
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__16_/CLK (SDFFNARX1_HVT)
                                                     0.0774                     0.0000     3.2219 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__16_/Q (SDFFNARX1_HVT)
                                                     0.3012   1.0000            1.1960 &   4.4179 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_664 (net)
                               4   4.3746 
  I_SDRAM_TOP/I_SDRAM_IF/U6043/A2 (AO22X1_RVT)
                                            0.0000   0.3012   1.0000   0.0000   0.0000 &   4.4180 f
  I_SDRAM_TOP/I_SDRAM_IF/U6043/Y (AO22X1_RVT)        0.0898   1.0000            0.4818 &   4.8997 f
  I_SDRAM_TOP/I_SDRAM_IF/n3612 (net)
                               1   1.1935 
  I_SDRAM_TOP/I_SDRAM_IF/U6044/A2 (OR2X1_HVT)
                                            0.0203   0.0898   1.0000   0.0146   0.0146 &   4.9143 f
  I_SDRAM_TOP/I_SDRAM_IF/U6044/Y (OR2X1_HVT)         0.1834   1.0000            0.4139 &   5.3283 f
  I_SDRAM_TOP/I_SDRAM_IF/n5702 (net)
                               2   2.0447 
  I_SDRAM_TOP/I_SDRAM_IF/U6048/A2 (AO22X1_RVT)
                                            0.0387   0.1834   1.0000   0.0272   0.0273 &   5.3555 f
  I_SDRAM_TOP/I_SDRAM_IF/U6048/Y (AO22X1_RVT)        0.0874   1.0000            0.3856 &   5.7411 f
  I_SDRAM_TOP/I_SDRAM_IF/N3049 (net)
                               1   1.0607 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__12_/D (SDFFNARX1_HVT)
                                            0.0090   0.0874   1.0000   0.0062   0.0062 &   5.7473 f
  data arrival time                                                                        5.7473

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0661     7.2161
  clock reconvergence pessimism                                                 0.0709     7.2870
  clock uncertainty                                                            -0.1000     7.1870
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__12_/CLK (SDFFNARX1_HVT)                      7.1870 f
  library setup time                                          1.0000           -1.4528     5.7341
  data required time                                                                       5.7341
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7341
  data arrival time                                                                       -5.7473
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0132


  Startpoint: sd_DQ_in[20]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[20] (in)                                  0.0632                     0.0179 &   2.6679 f
  sd_DQ_in[20] (net)           1   1.6313 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_54615/A (NBUFFX4_LVT)
                                            0.0084   0.0632   1.0000   0.0059   0.0059 &   2.6738 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_54615/Y (NBUFFX4_LVT)
                                                     0.0610   1.0000            0.1280 &   2.8018 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_137 (net)
                               1  10.2274 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54501/A (NBUFFX2_HVT)
                                            0.0133   0.0610   1.0000   0.0093   0.0100 &   2.8118 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54501/Y (NBUFFX2_HVT)
                                                     0.1375   1.0000            0.2394 &   3.0513 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41555 (net)
                               1   1.0367 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54500/A (DELLN1X2_LVT)
                                            0.0210   0.1375   1.0000   0.0151   0.0151 &   3.0664 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54500/Y (DELLN1X2_LVT)
                                                     0.0374   1.0000            0.3757 &   3.4421 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41554 (net)
                               1   1.8888 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54503/A (NBUFFX2_HVT)
                                            0.0000   0.0374   1.0000   0.0000   0.0000 &   3.4421 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54503/Y (NBUFFX2_HVT)
                                                     0.1537   1.0000            0.2355 &   3.6776 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41557 (net)
                               2   1.9177 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/D (SDFFX1_HVT)
                                            0.0262   0.1537   1.0000   0.0188   0.0188 &   3.6964 f
  data arrival time                                                                        3.6964

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9106     5.0106
  clock reconvergence pessimism                                                 0.0000     5.0106
  clock uncertainty                                                            -0.1000     4.9106
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/CLK (SDFFX1_HVT)                                  4.9106 r
  library setup time                                          1.0000           -1.2271     3.6834
  data required time                                                                       3.6834
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6834
  data arrival time                                                                       -3.6964
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0129


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__13_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642731844/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1763     3.2263
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__21_/CLK (SDFFNARX1_HVT)
                                                     0.0817                     0.0000     3.2263 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__21_/Q (SDFFNARX1_HVT)
                                                     0.2964   1.0000            1.1962 &   4.4225 f
  I_SDRAM_TOP/I_SDRAM_IF/n1764 (net)
                               5   4.2397 
  I_SDRAM_TOP/I_SDRAM_IF/U8754/A1 (OA22X1_HVT)
                                            0.0407   0.2964   1.0000   0.0269   0.0269 &   4.4494 f
  I_SDRAM_TOP/I_SDRAM_IF/U8754/Y (OA22X1_HVT)        0.2277   1.0000            0.8246 &   5.2740 f
  I_SDRAM_TOP/I_SDRAM_IF/n5551 (net)
                               1   0.8603 
  I_SDRAM_TOP/I_SDRAM_IF/U8755/A2 (AND2X1_RVT)
                                            0.0196   0.2277   1.0000   0.0136   0.0136 &   5.2876 f
  I_SDRAM_TOP/I_SDRAM_IF/U8755/Y (AND2X1_RVT)        0.0932   1.0000            0.3184 &   5.6060 f
  I_SDRAM_TOP/I_SDRAM_IF/n6019 (net)
                               2   2.5473 
  I_SDRAM_TOP/I_SDRAM_IF/U9229/A2 (AO22X1_LVT)
                                            0.0087   0.0932   1.0000   0.0060   0.0060 &   5.6120 f
  I_SDRAM_TOP/I_SDRAM_IF/U9229/Y (AO22X1_LVT)        0.0726   1.0000            0.1734 &   5.7854 f
  I_SDRAM_TOP/I_SDRAM_IF/N3398 (net)
                               1   1.4723 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__13_/D (SDFFNARX1_HVT)
                                            0.0026   0.0726   1.0000   0.0018   0.0018 &   5.7872 f
  data arrival time                                                                        5.7872

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0746     7.2246
  clock reconvergence pessimism                                                 0.0856     7.3102
  clock uncertainty                                                            -0.1000     7.2102
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__13_/CLK (SDFFNARX1_HVT)                      7.2102 f
  library setup time                                          1.0000           -1.4359     5.7744
  data required time                                                                       5.7744
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7744
  data arrival time                                                                       -5.7872
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0128


  Startpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U2_syncff_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U2_empty_int_reg
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_CLOCKING/occ_int1/buf_drc_cln32749/Y
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.3245     1.3245
  I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U2_syncff_reg_3_/CLK (SDFFARX2_HVT)
                                                     0.0859                     0.0000     1.3245 r
  I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U2_syncff_reg_3_/Q (SDFFARX2_HVT)
                                                     0.3050   1.0000            1.6283 &   2.9528 r
  I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U2_syncff[3] (net)
                               3   6.4898 
  I_SDRAM_TOP/U166/A1 (XOR3X1_LVT)          0.0180   0.3050   1.0000   0.0126   0.0127 &   2.9655 r
  I_SDRAM_TOP/U166/Y (XOR3X1_LVT)                    0.0906   1.0000            0.4100 &   3.3755 f
  I_SDRAM_TOP/n315 (net)       2   3.8284 
  I_SDRAM_TOP/U169/A (INVX1_HVT)            0.0000   0.0906   1.0000   0.0000   0.0001 &   3.3756 f
  I_SDRAM_TOP/U169/Y (INVX1_HVT)                     0.1031   1.0000            0.1181 &   3.4936 r
  I_SDRAM_TOP/n316 (net)       1   1.3052 
  I_SDRAM_TOP/U170/A2 (XOR2X1_HVT)          0.0000   0.1031   1.0000   0.0000   0.0000 &   3.4936 r
  I_SDRAM_TOP/U170/Y (XOR2X1_HVT)                    0.3248   1.0000            1.0229 &   4.5165 f
  I_SDRAM_TOP/n317 (net)       2   2.5677 
  I_SDRAM_TOP/U173/A (INVX0_HVT)            0.0157   0.3248   1.0000   0.0106   0.0106 &   4.5271 f
  I_SDRAM_TOP/U173/Y (INVX0_HVT)                     0.1668   1.0000            0.2902 &   4.8173 r
  I_SDRAM_TOP/n321 (net)       1   0.7431 
  I_SDRAM_TOP/U176/A1 (AO21X1_HVT)          0.0000   0.1668   1.0000   0.0000   0.0000 &   4.8173 r
  I_SDRAM_TOP/U176/Y (AO21X1_HVT)                    0.2276   1.0000            0.5550 &   5.3723 r
  I_SDRAM_TOP/n322 (net)       1   1.5291 
  I_SDRAM_TOP/U177/A4 (NAND4X0_LVT)         0.0011   0.2276   1.0000   0.0008   0.0008 &   5.3731 r
  I_SDRAM_TOP/U177/Y (NAND4X0_LVT)                   0.1922   1.0000            0.1285 &   5.5016 f
  I_SDRAM_TOP/n326 (net)       1   0.9593 
  I_SDRAM_TOP/U178/A3 (AO21X1_LVT)          0.0181   0.1922   1.0000   0.0130   0.0130 &   5.5146 f
  I_SDRAM_TOP/U178/Y (AO21X1_LVT)                    0.0550   1.0000            0.1609 &   5.6755 f
  I_SDRAM_TOP/n433 (net)       1   1.6419 
  I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U2_empty_int_reg/D (SDFFARX1_LVT)
                                            0.0000   0.0550   1.0000   0.0000   0.0000 &   5.6755 f
  data arrival time                                                                        5.6755

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              1.2119     6.0119
  clock reconvergence pessimism                                                 0.1061     6.1179
  clock uncertainty                                                            -0.1000     6.0179
  I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U2_empty_int_reg/CLK (SDFFARX1_LVT)            6.0179 r
  library setup time                                          1.0000           -0.3551     5.6628
  data required time                                                                       5.6628
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6628
  data arrival time                                                                       -5.6755
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0127


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__21_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__30_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.9371     0.9371
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__21_/CLK (SDFFARX1_RVT)
                                                     0.1107                     0.0000     0.9371 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__21_/QN (SDFFARX1_RVT)
                                                     0.1915   1.0000            0.4488 &   1.3858 f
  I_PCI_TOP/mult_x_24_n822 (net)
                               1   4.1956 
  I_PCI_TOP/U1831/A (INVX4_LVT)             0.0163   0.1915   1.0000   0.0113   0.0114 &   1.3972 f
  I_PCI_TOP/U1831/Y (INVX4_LVT)                      0.1416   1.0000            0.1723 &   1.5695 r
  I_PCI_TOP/n7039 (net)       18  23.9095 
  I_PCI_TOP/U7056/A1 (AND2X1_HVT)           0.0151   0.1417   1.0000   0.0102   0.0128 &   1.5824 r
  I_PCI_TOP/U7056/Y (AND2X1_HVT)                     0.2134   1.0000            0.4223 &   2.0047 r
  I_PCI_TOP/n8175 (net)        1   2.4906 
  I_PCI_TOP/U7088/A (FADDX1_HVT)            0.0000   0.2134   1.0000   0.0000   0.0000 &   2.0047 r
  I_PCI_TOP/U7088/CO (FADDX1_HVT)                    0.3563   1.0000            0.8312 &   2.8359 r
  I_PCI_TOP/n8172 (net)        1   2.0944 
  I_PCI_TOP/U7087/A (FADDX1_HVT)            0.0000   0.3563   1.0000   0.0000   0.0000 &   2.8359 r
  I_PCI_TOP/U7087/S (FADDX1_HVT)                     0.2962   1.0000            1.3398 &   4.1757 f
  I_PCI_TOP/n8228 (net)        1   2.1362 
  I_PCI_TOP/U7136/B (FADDX1_LVT)            0.0000   0.2962   1.0000   0.0000   0.0000 &   4.1758 f
  I_PCI_TOP/U7136/CO (FADDX1_LVT)                    0.0869   1.0000            0.2594 &   4.4352 f
  I_PCI_TOP/n8183 (net)        1   1.8014 
  I_PCI_TOP/U7099/CI (FADDX1_RVT)           0.0054   0.0869   1.0000   0.0037   0.0037 &   4.4389 f
  I_PCI_TOP/U7099/S (FADDX1_RVT)                     0.1312   1.0000            0.5416 &   4.9805 r
  I_PCI_TOP/n8226 (net)        1   2.1153 
  I_PCI_TOP/U7135/A (FADDX1_HVT)            0.0000   0.1312   1.0000   0.0000   0.0000 &   4.9805 r
  I_PCI_TOP/U7135/S (FADDX1_HVT)                     0.2984   1.0000            1.1706 &   6.1511 f
  I_PCI_TOP/n8594 (net)        1   2.1930 
  I_PCI_TOP/U7321/A (FADDX1_LVT)            0.0000   0.2984   1.0000   0.0000   0.0000 &   6.1511 f
  I_PCI_TOP/U7321/CO (FADDX1_LVT)                    0.0724   1.0000            0.3261 &   6.4772 f
  I_PCI_TOP/n8589 (net)        1   2.0296 
  I_PCI_TOP/U7320/CI (FADDX1_LVT)           0.0059   0.0724   1.0000   0.0041   0.0041 &   6.4813 f
  I_PCI_TOP/U7320/CO (FADDX1_LVT)                    0.0737   1.0000            0.1605 &   6.6418 f
  I_PCI_TOP/n8586 (net)        1   2.0335 
  I_PCI_TOP/U7319/CI (FADDX1_LVT)           0.0046   0.0737   1.0000   0.0032   0.0032 &   6.6450 f
  I_PCI_TOP/U7319/CO (FADDX1_LVT)                    0.0877   1.0000            0.1596 &   6.8046 f
  I_PCI_TOP/n8583 (net)        1   1.9127 
  I_PCI_TOP/U7318/CI (FADDX1_LVT)           0.0000   0.0877   1.0000   0.0000   0.0000 &   6.8046 f
  I_PCI_TOP/U7318/CO (FADDX1_LVT)                    0.0879   1.0000            0.1635 &   6.9681 f
  I_PCI_TOP/n8580 (net)        1   1.6965 
  I_PCI_TOP/U7317/CI (FADDX1_LVT)           0.0000   0.0879   1.0000   0.0000   0.0000 &   6.9681 f
  I_PCI_TOP/U7317/CO (FADDX1_LVT)                    0.0892   1.0000            0.1689 &   7.1370 f
  I_PCI_TOP/n8577 (net)        1   2.1228 
  I_PCI_TOP/U7316/CI (FADDX1_LVT)           0.0050   0.0892   1.0000   0.0034   0.0035 &   7.1405 f
  I_PCI_TOP/U7316/CO (FADDX1_LVT)                    0.0899   1.0000            0.1686 &   7.3091 f
  I_PCI_TOP/n8574 (net)        1   2.0366 
  I_PCI_TOP/U7315/CI (FADDX1_LVT)           0.0000   0.0899   1.0000   0.0000   0.0000 &   7.3091 f
  I_PCI_TOP/U7315/CO (FADDX1_LVT)                    0.0885   1.0000            0.1657 &   7.4748 f
  I_PCI_TOP/n8571 (net)        1   1.7840 
  I_PCI_TOP/U7314/CI (FADDX1_LVT)           0.0000   0.0885   1.0000   0.0000   0.0000 &   7.4748 f
  I_PCI_TOP/U7314/CO (FADDX1_LVT)                    0.0875   1.0000            0.1645 &   7.6393 f
  I_PCI_TOP/n8568 (net)        1   1.7480 
  I_PCI_TOP/U7313/CI (FADDX1_LVT)           0.0000   0.0875   1.0000   0.0000   0.0000 &   7.6394 f
  I_PCI_TOP/U7313/CO (FADDX1_LVT)                    0.0854   1.0000            0.1628 &   7.8022 f
  I_PCI_TOP/n8565 (net)        1   1.6570 
  I_PCI_TOP/U7312/CI (FADDX1_LVT)           0.0000   0.0854   1.0000   0.0000   0.0000 &   7.8022 f
  I_PCI_TOP/U7312/S (FADDX1_LVT)                     0.0730   1.0000            0.1709 &   7.9731 f
  I_PCI_TOP/I_PCI_CORE_N303 (net)
                               1   0.8917 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__30_/D (SDFFARX2_LVT)
                                            0.0000   0.0730   1.0000   0.0000   0.0000 &   7.9731 f
  data arrival time                                                                        7.9731

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.8502     8.3502
  clock reconvergence pessimism                                                 0.0735     8.4237
  clock uncertainty                                                            -0.1000     8.3237
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__30_/CLK (SDFFARX2_LVT)                            8.3237 r
  library setup time                                          1.0000           -0.3632     7.9605
  data required time                                                                       7.9605
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.9605
  data arrival time                                                                       -7.9731
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0126


  Startpoint: I_BLENDER_1/R_509
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_1/R_476
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_682432241/Y
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.3575     1.3575
  I_BLENDER_1/R_509/CLK (SDFFX1_RVT)                 0.0851                     0.0000     1.3575 r
  I_BLENDER_1/R_509/Q (SDFFX1_RVT)                   0.1185   1.0000            0.5282 &   1.8857 r
  I_BLENDER_1/n1248 (net)      2   2.6900 
  I_BLENDER_1/U341/A4 (AOI22X1_LVT)         0.0299   0.1185   1.0000   0.0210   0.0211 &   1.9067 r
  I_BLENDER_1/U341/Y (AOI22X1_LVT)                   0.0358   1.0000            0.1486 &   2.0554 f
  I_BLENDER_1/n333 (net)       1   1.8922 
  I_BLENDER_1/U346/A2 (AOI22X2_LVT)         0.0030   0.0358   1.0000   0.0020   0.0021 &   2.0574 f
  I_BLENDER_1/U346/Y (AOI22X2_LVT)                   0.0720   1.0000            0.1988 &   2.2562 r
  I_BLENDER_1/n2621 (net)      6   6.4672 
  I_BLENDER_1/ctmTdsLR_2_25099/A2 (NAND2X0_LVT)
                                            0.0097   0.0720   1.0000   0.0067   0.0070 &   2.2632 r
  I_BLENDER_1/ctmTdsLR_2_25099/Y (NAND2X0_LVT)       0.0501   1.0000            0.0544 &   2.3176 f
  I_BLENDER_1/popt_net_20816 (net)
                               1   0.7226 
  I_BLENDER_1/ctmTdsLR_1_25098/A1 (OR2X2_LVT)
                                            0.0000   0.0501   1.0000   0.0000   0.0000 &   2.3176 f
  I_BLENDER_1/ctmTdsLR_1_25098/Y (OR2X2_LVT)         0.0497   1.0000            0.1303 &   2.4479 f
  I_BLENDER_1/n2657 (net)      2   4.1797 
  I_BLENDER_1/U2364/A1 (NAND3X0_LVT)        0.0018   0.0497   1.0000   0.0012   0.0013 &   2.4492 f
  I_BLENDER_1/U2364/Y (NAND3X0_LVT)                  0.0929   1.0000            0.0645 &   2.5137 r
  I_BLENDER_1/n9620 (net)      1   0.7601 
  I_BLENDER_1/U4920/A1 (NAND3X0_LVT)        0.0000   0.0929   1.0000   0.0000   0.0000 &   2.5137 r
  I_BLENDER_1/U4920/Y (NAND3X0_LVT)                  0.1036   1.0000            0.0818 &   2.5955 f
  I_BLENDER_1/n8740 (net)      2   1.5293 
  I_BLENDER_1/U4919/A1 (AND3X1_LVT)         0.0046   0.1036   1.0000   0.0032   0.0032 &   2.5987 f
  I_BLENDER_1/U4919/Y (AND3X1_LVT)                   0.0630   1.0000            0.1592 &   2.7579 f
  I_BLENDER_1/n2817 (net)      3   2.9809 
  I_BLENDER_1/U4334/A (INVX1_LVT)           0.0027   0.0630   1.0000   0.0019   0.0019 &   2.7598 f
  I_BLENDER_1/U4334/Y (INVX1_LVT)                    0.0770   1.0000            0.0834 &   2.8432 r
  I_BLENDER_1/n9770 (net)      4   3.8136 
  I_BLENDER_1/U2408/A4 (OA22X1_LVT)         0.0026   0.0770   1.0000   0.0018   0.0018 &   2.8450 r
  I_BLENDER_1/U2408/Y (OA22X1_LVT)                   0.0680   1.0000            0.0997 &   2.9447 r
  I_BLENDER_1/n522 (net)       1   0.9284 
  I_BLENDER_1/U2378/A2 (NAND2X4_LVT)        0.0069   0.0680   1.0000   0.0048   0.0048 &   2.9495 r
  I_BLENDER_1/U2378/Y (NAND2X4_LVT)                  0.0739   1.0000            0.1565 &   3.1060 f
  I_BLENDER_1/n3677 (net)     16  23.5106 
  I_BLENDER_1/ctmTdsLR_1_24866/A1 (AND2X1_LVT)
                                            0.0078   0.0742   1.0000   0.0052   0.0076 &   3.1136 f
  I_BLENDER_1/ctmTdsLR_1_24866/Y (AND2X1_LVT)        0.0399   1.0000            0.1093 &   3.2229 f
  I_BLENDER_1/n3797 (net)      2   1.7027 
  I_BLENDER_1/U347/A (NBUFFX2_LVT)          0.0017   0.0399   1.0000   0.0012   0.0012 &   3.2241 f
  I_BLENDER_1/U347/Y (NBUFFX2_LVT)                   0.0464   1.0000            0.0884 &   3.3125 f
  I_BLENDER_1/n1091 (net)      4   5.9068 
  I_BLENDER_1/U1366/A2 (NAND2X0_LVT)        0.0000   0.0464   1.0000   0.0000   0.0001 &   3.3126 f
  I_BLENDER_1/U1366/Y (NAND2X0_LVT)                  0.1066   1.0000            0.0974 &   3.4100 r
  I_BLENDER_1/n3814 (net)      2   1.5757 
  I_BLENDER_1/U1362/A1 (NAND2X1_LVT)        0.0000   0.1066   1.0000   0.0000   0.0000 &   3.4100 r
  I_BLENDER_1/U1362/Y (NAND2X1_LVT)                  0.0390   1.0000            0.1247 &   3.5346 f
  I_BLENDER_1/n3815 (net)      2   2.2204 
  I_BLENDER_1/U9174/A2 (OA21X1_LVT)         0.0000   0.0390   1.0000   0.0000   0.0000 &   3.5346 f
  I_BLENDER_1/U9174/Y (OA21X1_LVT)                   0.0586   1.0000            0.1321 &   3.6667 f
  I_BLENDER_1/n3909 (net)      2   2.8937 
  I_BLENDER_1/U3828/A (INVX0_LVT)           0.0000   0.0586   1.0000   0.0000   0.0000 &   3.6667 f
  I_BLENDER_1/U3828/Y (INVX0_LVT)                    0.0419   1.0000            0.0586 &   3.7254 r
  I_BLENDER_1/n3911 (net)      1   0.8303 
  I_BLENDER_1/U2915/A3 (AO22X1_LVT)         0.0000   0.0419   1.0000   0.0000   0.0000 &   3.7254 r
  I_BLENDER_1/U2915/Y (AO22X1_LVT)                   0.0802   1.0000            0.1113 &   3.8367 r
  I_BLENDER_1/n3936 (net)      3   3.4320 
  I_BLENDER_1/ctmTdsLR_1_25259/A1 (XOR3X2_LVT)
                                            0.0000   0.0802   1.0000   0.0000   0.0000 &   3.8367 r
  I_BLENDER_1/ctmTdsLR_1_25259/Y (XOR3X2_LVT)        0.0941   1.0000            0.2555 &   4.0922 f
  I_BLENDER_1/n3953 (net)      3   3.2654 
  I_BLENDER_1/U2908/A2 (XOR3X2_LVT)         0.0043   0.0941   1.0000   0.0030   0.0030 &   4.0952 f
  I_BLENDER_1/U2908/Y (XOR3X2_LVT)                   0.0894   1.0000            0.2656 &   4.3608 f
  I_BLENDER_1/n3920 (net)      2   1.6045 
  I_BLENDER_1/U109/A2 (OR2X1_LVT)           0.0102   0.0894   1.0000   0.0070   0.0070 &   4.3679 f
  I_BLENDER_1/U109/Y (OR2X1_LVT)                     0.0423   1.0000            0.1160 &   4.4839 f
  I_BLENDER_1/n7861 (net)      2   1.7874 
  I_BLENDER_1/U9068/A1 (NAND2X0_LVT)        0.0000   0.0423   1.0000   0.0000   0.0000 &   4.4839 f
  I_BLENDER_1/U9068/Y (NAND2X0_LVT)                  0.1095   1.0000            0.0917 &   4.5756 r
  I_BLENDER_1/n3926 (net)      1   1.6305 
  I_BLENDER_1/U3840/A1 (XOR2X2_LVT)         0.0057   0.1095   1.0000   0.0040   0.0040 &   4.5795 r
  I_BLENDER_1/U3840/Y (XOR2X2_LVT)                   0.0772   1.0000            0.1997 &   4.7792 f
  I_BLENDER_1/n4021 (net)      4   5.8322 
  I_BLENDER_1/U3841/A2 (NAND2X4_LVT)        0.0370   0.0772   1.0000   0.0279   0.0280 &   4.8072 f
  I_BLENDER_1/U3841/Y (NAND2X4_LVT)                  0.0423   1.0000            0.1647 &   4.9719 r
  I_BLENDER_1/n6491 (net)      4   4.2616 
  I_BLENDER_1/U2533/A1 (AND2X1_LVT)         0.0047   0.0423   1.0000   0.0033   0.0033 &   4.9752 r
  I_BLENDER_1/U2533/Y (AND2X1_LVT)                   0.0450   1.0000            0.0779 &   5.0531 r
  I_BLENDER_1/n6499 (net)      1   1.5752 
  I_BLENDER_1/U3924/A2 (NAND3X0_LVT)        0.0130   0.0450   1.0000   0.0089   0.0089 &   5.0620 r
  I_BLENDER_1/U3924/Y (NAND3X0_LVT)                  0.0574   1.0000            0.0612 &   5.1232 f
  I_BLENDER_1/n4036 (net)      1   0.7021 
  I_BLENDER_1/U349/A2 (AND3X1_LVT)          0.0076   0.0574   1.0000   0.0053   0.0053 &   5.1285 f
  I_BLENDER_1/U349/Y (AND3X1_LVT)                    0.0588   1.0000            0.1345 &   5.2630 f
  I_BLENDER_1/n6477 (net)      2   2.3690 
  I_BLENDER_1/U6478/A2 (NAND2X0_LVT)        0.0062   0.0588   1.0000   0.0043   0.0043 &   5.2673 f
  I_BLENDER_1/U6478/Y (NAND2X0_LVT)                  0.1099   1.0000            0.1074 &   5.3747 r
  I_BLENDER_1/n8355 (net)      2   1.6466 
  I_BLENDER_1/U8718/A1 (NAND2X0_LVT)        0.0075   0.1099   1.0000   0.0052   0.0052 &   5.3799 r
  I_BLENDER_1/U8718/Y (NAND2X0_LVT)                  0.0834   1.0000            0.0719 &   5.4518 f
  I_BLENDER_1/n8357 (net)      2   1.5730 
  I_BLENDER_1/ctmTdsLR_1_25199/A2 (NAND3X0_LVT)
                                            0.0064   0.0834   1.0000   0.0044   0.0044 &   5.4562 f
  I_BLENDER_1/ctmTdsLR_1_25199/Y (NAND3X0_LVT)       0.0709   1.0000            0.0935 &   5.5497 r
  I_BLENDER_1/n8361 (net)      1   0.9416 
  I_BLENDER_1/U9000/A3 (AO22X1_LVT)         0.0000   0.0709   1.0000   0.0000   0.0000 &   5.5497 r
  I_BLENDER_1/U9000/Y (AO22X1_LVT)                   0.0547   1.0000            0.1030 &   5.6528 r
  I_BLENDER_1/n9840 (net)      1   1.5181 
  I_BLENDER_1/U9173/A3 (XOR3X2_LVT)         0.0030   0.0547   1.0000   0.0021   0.0021 &   5.6548 r
  I_BLENDER_1/U9173/Y (XOR3X2_LVT)                   0.0888   1.0000            0.1070 &   5.7619 f
  I_BLENDER_1/N744 (net)       1   1.4292 
  I_BLENDER_1/R_476/D (SDFFX1_LVT)          0.0138   0.0888   1.0000   0.0098   0.0098 &   5.7717 f
  data arrival time                                                                        5.7717

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              1.2433     6.0433
  clock reconvergence pessimism                                                 0.0967     6.1400
  clock uncertainty                                                            -0.1000     6.0400
  I_BLENDER_1/R_476/CLK (SDFFX1_LVT)                                                       6.0400 r
  library setup time                                          1.0000           -0.2805     5.7595
  data required time                                                                       5.7595
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7595
  data arrival time                                                                       -5.7717
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0121


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__8_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__4_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32786/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0845     1.0845
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__8_/CLK (SDFFARX1_HVT)
                                                     0.1272                     0.0000     1.0845 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__8_/Q (SDFFARX1_HVT)
                                                     0.3517   1.0000            1.3538 &   2.4383 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_11__8_ (net)
                               5   6.2345 
  I_SDRAM_TOP/I_SDRAM_IF/U11010/A2 (AO22X1_HVT)
                                            0.0364   0.3517   1.0000   0.0247   0.0247 &   2.4630 f
  I_SDRAM_TOP/I_SDRAM_IF/U11010/Y (AO22X1_HVT)       0.1832   1.0000            0.7853 &   3.2483 f
  I_SDRAM_TOP/I_SDRAM_IF/n7592 (net)
                               1   1.1859 
  I_SDRAM_TOP/I_SDRAM_IF/U11012/A1 (OR2X1_HVT)
                                            0.0450   0.1832   1.0000   0.0294   0.0294 &   3.2777 f
  I_SDRAM_TOP/I_SDRAM_IF/U11012/Y (OR2X1_HVT)        0.1639   1.0000            0.5119 &   3.7897 f
  I_SDRAM_TOP/I_SDRAM_IF/n8681 (net)
                               2   1.4217 
  I_SDRAM_TOP/I_SDRAM_IF/U11767/A2 (AO22X1_HVT)
                                            0.0187   0.1639   1.0000   0.0130   0.0130 &   3.8026 f
  I_SDRAM_TOP/I_SDRAM_IF/U11767/Y (AO22X1_HVT)       0.1763   1.0000            0.6209 &   4.4235 f
  I_SDRAM_TOP/I_SDRAM_IF/N919 (net)
                               1   0.9744 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__4_/D (SDFFARX1_RVT)
                                            0.0144   0.1763   1.0000   0.0099   0.0100 &   4.4335 f
  data arrival time                                                                        4.4335

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9597     5.0597
  clock reconvergence pessimism                                                 0.1245     5.1842
  clock uncertainty                                                            -0.1000     5.0842
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__4_/CLK (SDFFARX1_RVT)                        5.0842 r
  library setup time                                          1.0000           -0.6627     4.4215
  data required time                                                                       4.4215
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4215
  data arrival time                                                                       -4.4335
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0120


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_639931816/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1642     3.2142
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__28_/CLK (SDFFNARX1_HVT)
                                                     0.0598                     0.0000     3.2142 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__28_/Q (SDFFNARX1_HVT)
                                                     0.3271   1.0000            1.1996 &   4.4137 f
  I_SDRAM_TOP/I_SDRAM_IF/n17747 (net)
                               5   5.1036 
  I_SDRAM_TOP/I_SDRAM_IF/U6216/A2 (AO22X1_RVT)
                                            0.0471   0.3271   1.0000   0.0313   0.0313 &   4.4451 f
  I_SDRAM_TOP/I_SDRAM_IF/U6216/Y (AO22X1_RVT)        0.0886   1.0000            0.5007 &   4.9458 f
  I_SDRAM_TOP/I_SDRAM_IF/n3718 (net)
                               1   1.0927 
  I_SDRAM_TOP/I_SDRAM_IF/U6218/A1 (OR2X1_HVT)
                                            0.0066   0.0886   1.0000   0.0046   0.0046 &   4.9503 f
  I_SDRAM_TOP/I_SDRAM_IF/U6218/Y (OR2X1_HVT)         0.1652   1.0000            0.4337 &   5.3840 f
  I_SDRAM_TOP/I_SDRAM_IF/n4667 (net)
                               2   1.4654 
  I_SDRAM_TOP/I_SDRAM_IF/U7687/A2 (AO22X1_RVT)
                                            0.0181   0.1652   1.0000   0.0125   0.0125 &   5.3965 f
  I_SDRAM_TOP/I_SDRAM_IF/U7687/Y (AO22X1_RVT)        0.0881   1.0000            0.3721 &   5.7687 f
  I_SDRAM_TOP/I_SDRAM_IF/N3017 (net)
                               1   1.1155 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__12_/D (SDFFNARX1_HVT)
                                            0.0067   0.0881   1.0000   0.0046   0.0046 &   5.7733 f
  data arrival time                                                                        5.7733

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0663     7.2163
  clock reconvergence pessimism                                                 0.0980     7.3144
  clock uncertainty                                                            -0.1000     7.2144
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__12_/CLK (SDFFNARX1_HVT)                      7.2144 f
  library setup time                                          1.0000           -1.4531     5.7613
  data required time                                                                       5.7613
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7613
  data arrival time                                                                       -5.7733
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0120


  Startpoint: I_BLENDER_1/R_509
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_1/R_652
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_682432241/Y
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.3575     1.3575
  I_BLENDER_1/R_509/CLK (SDFFX1_RVT)                 0.0851                     0.0000     1.3575 r
  I_BLENDER_1/R_509/Q (SDFFX1_RVT)                   0.1185   1.0000            0.5282 &   1.8857 r
  I_BLENDER_1/n1248 (net)      2   2.6900 
  I_BLENDER_1/U341/A4 (AOI22X1_LVT)         0.0299   0.1185   1.0000   0.0210   0.0211 &   1.9067 r
  I_BLENDER_1/U341/Y (AOI22X1_LVT)                   0.0358   1.0000            0.1486 &   2.0554 f
  I_BLENDER_1/n333 (net)       1   1.8922 
  I_BLENDER_1/U346/A2 (AOI22X2_LVT)         0.0030   0.0358   1.0000   0.0020   0.0021 &   2.0574 f
  I_BLENDER_1/U346/Y (AOI22X2_LVT)                   0.0720   1.0000            0.1988 &   2.2562 r
  I_BLENDER_1/n2621 (net)      6   6.4672 
  I_BLENDER_1/ctmTdsLR_2_54316/A2 (NAND3X0_LVT)
                                            0.0097   0.0720   1.0000   0.0067   0.0070 &   2.2632 r
  I_BLENDER_1/ctmTdsLR_2_54316/Y (NAND3X0_LVT)       0.0647   1.0000            0.0689 &   2.3321 f
  I_BLENDER_1/copt_net_41435 (net)
                               1   0.6559 
  I_BLENDER_1/ctmTdsLR_1_54315/A1 (AND2X2_LVT)
                                            0.0000   0.0647   1.0000   0.0000   0.0000 &   2.3321 f
  I_BLENDER_1/ctmTdsLR_1_54315/Y (AND2X2_LVT)        0.0562   1.0000            0.1252 &   2.4574 f
  I_BLENDER_1/n365 (net)       2   3.8721 
  I_BLENDER_1/ctmTdsLR_1_54274/A3 (AO22X1_LVT)
                                            0.0068   0.0562   1.0000   0.0047   0.0048 &   2.4622 f
  I_BLENDER_1/ctmTdsLR_1_54274/Y (AO22X1_LVT)        0.0525   1.0000            0.1085 &   2.5706 f
  I_BLENDER_1/n9803 (net)      3   2.5508 
  I_BLENDER_1/U1697/A3 (AO22X1_LVT)         0.0023   0.0525   1.0000   0.0016   0.0016 &   2.5723 f
  I_BLENDER_1/U1697/Y (AO22X1_LVT)                   0.0567   1.0000            0.0981 &   2.6703 f
  I_BLENDER_1/n1003 (net)      2   1.4683 
  I_BLENDER_1/ctmTdsLR_1_54280/A1 (AO21X1_LVT)
                                            0.0000   0.0567   1.0000   0.0000   0.0000 &   2.6703 f
  I_BLENDER_1/ctmTdsLR_1_54280/Y (AO21X1_LVT)        0.0475   1.0000            0.1394 &   2.8097 f
  I_BLENDER_1/n495 (net)       1   1.5926 
  I_BLENDER_1/U4180/A3 (XOR3X2_LVT)         0.0028   0.0475   1.0000   0.0020   0.0020 &   2.8117 f
  I_BLENDER_1/U4180/Y (XOR3X2_LVT)                   0.0992   1.0000            0.1241 &   2.9358 f
  I_BLENDER_1/n9789 (net)      1   5.4679 
  I_BLENDER_1/ZINV_962_inst_54085/A (INVX8_LVT)
                                            0.0000   0.0992   1.0000   0.0000   0.0000 &   2.9358 f
  I_BLENDER_1/ZINV_962_inst_54085/Y (INVX8_LVT)      0.0825   1.0000            0.0944 &   3.0302 r
  I_BLENDER_1/ZINV_962_124 (net)
                              18  30.1888 
  I_BLENDER_1/U861/A2 (OR2X1_RVT)           0.0000   0.0830   1.0000   0.0000   0.0052 &   3.0354 r
  I_BLENDER_1/U861/Y (OR2X1_RVT)                     0.1344   1.0000            0.1819 &   3.2173 r
  I_BLENDER_1/n819 (net)       3   3.4515 
  I_BLENDER_1/U862/A (INVX1_RVT)            0.0173   0.1344   1.0000   0.0121   0.0121 &   3.2294 r
  I_BLENDER_1/U862/Y (INVX1_RVT)                     0.0792   1.0000            0.0996 &   3.3291 f
  I_BLENDER_1/n729 (net)       2   1.8373 
  I_BLENDER_1/U137/A1 (OA21X1_LVT)          0.0127   0.0792   1.0000   0.0088   0.0088 &   3.3379 f
  I_BLENDER_1/U137/Y (OA21X1_LVT)                    0.0471   1.0000            0.1597 &   3.4976 f
  I_BLENDER_1/n7871 (net)      1   1.1177 
  I_BLENDER_1/ctmTdsLR_1_54354/A2 (OA22X1_LVT)
                                            0.0000   0.0471   1.0000   0.0000   0.0000 &   3.4976 f
  I_BLENDER_1/ctmTdsLR_1_54354/Y (OA22X1_LVT)        0.0629   1.0000            0.1500 &   3.6476 f
  I_BLENDER_1/n843 (net)       2   1.9780 
  I_BLENDER_1/U1282/A1 (NAND2X2_LVT)        0.0000   0.0629   1.0000   0.0000   0.0000 &   3.6476 f
  I_BLENDER_1/U1282/Y (NAND2X2_LVT)                  0.0342   1.0000            0.1342 &   3.7818 r
  I_BLENDER_1/n8197 (net)      2   1.6793 
  I_BLENDER_1/U7278/A (INVX1_LVT)           0.0000   0.0342   1.0000   0.0000   0.0000 &   3.7818 r
  I_BLENDER_1/U7278/Y (INVX1_LVT)                    0.0270   1.0000            0.0283 &   3.8101 f
  I_BLENDER_1/n844 (net)       1   1.4899 
  I_BLENDER_1/U4897/A3 (XOR3X2_LVT)         0.0014   0.0270   1.0000   0.0010   0.0010 &   3.8111 f
  I_BLENDER_1/U4897/Y (XOR3X2_LVT)                   0.0906   1.0000            0.0918 &   3.9029 f
  I_BLENDER_1/n9438 (net)      2   1.9207 
  I_BLENDER_1/U4887/A2 (OR2X1_LVT)          0.0084   0.0906   1.0000   0.0058   0.0058 &   3.9087 f
  I_BLENDER_1/U4887/Y (OR2X1_LVT)                    0.0485   1.0000            0.1236 &   4.0323 f
  I_BLENDER_1/n1861 (net)      3   2.7634 
  I_BLENDER_1/U4687/A1 (NAND2X0_LVT)        0.0000   0.0485   1.0000   0.0000   0.0000 &   4.0323 f
  I_BLENDER_1/U4687/Y (NAND2X0_LVT)                  0.0979   1.0000            0.0888 &   4.1211 r
  I_BLENDER_1/n9439 (net)      1   1.3606 
  I_BLENDER_1/U4898/A1 (XOR2X1_LVT)         0.0000   0.0979   1.0000   0.0000   0.0000 &   4.1211 r
  I_BLENDER_1/U4898/Y (XOR2X1_LVT)                   0.0739   1.0000            0.2057 &   4.3268 f
  I_BLENDER_1/n816 (net)       2   1.5870 
  I_BLENDER_1/U942/A2 (NAND2X1_LVT)         0.0000   0.0739   1.0000   0.0000   0.0000 &   4.3268 f
  I_BLENDER_1/U942/Y (NAND2X1_LVT)                   0.0634   1.0000            0.1645 &   4.4913 r
  I_BLENDER_1/n1554 (net)      3   3.0706 
  I_BLENDER_1/U4549/A2 (AO21X1_LVT)         0.0025   0.0634   1.0000   0.0017   0.0018 &   4.4931 r
  I_BLENDER_1/U4549/Y (AO21X1_LVT)                   0.0435   1.0000            0.1070 &   4.6000 r
  I_BLENDER_1/n1558 (net)      1   0.8573 
  I_BLENDER_1/U1722/A1 (NAND2X1_LVT)        0.0000   0.0435   1.0000   0.0000   0.0000 &   4.6000 r
  I_BLENDER_1/U1722/Y (NAND2X1_LVT)                  0.0505   1.0000            0.1190 &   4.7190 f
  I_BLENDER_1/n8606 (net)      4   3.9975 
  I_BLENDER_1/U1718/A3 (AO21X1_LVT)         0.0014   0.0505   1.0000   0.0010   0.0010 &   4.7200 f
  I_BLENDER_1/U1718/Y (AO21X1_LVT)                   0.0517   1.0000            0.0950 &   4.8151 f
  I_BLENDER_1/n801 (net)       3   2.2024 
  I_BLENDER_1/ctmTdsLR_1_25226/A2 (AND2X1_LVT)
                                            0.0039   0.0517   1.0000   0.0027   0.0027 &   4.8178 f
  I_BLENDER_1/ctmTdsLR_1_25226/Y (AND2X1_LVT)        0.0328   1.0000            0.0925 &   4.9103 f
  I_BLENDER_1/popt_net_20798 (net)
                               1   0.7458 
  I_BLENDER_1/ctmTdsLR_1_25059/A2 (OR2X1_LVT)
                                            0.0000   0.0328   1.0000   0.0000   0.0000 &   4.9103 f
  I_BLENDER_1/ctmTdsLR_1_25059/Y (OR2X1_LVT)         0.0317   1.0000            0.0790 &   4.9893 f
  I_BLENDER_1/n1545 (net)      1   0.6986 
  I_BLENDER_1/U1950/A1 (AND3X1_LVT)         0.0000   0.0317   1.0000   0.0000   0.0000 &   4.9893 f
  I_BLENDER_1/U1950/Y (AND3X1_LVT)                   0.0613   1.0000            0.1100 &   5.0993 f
  I_BLENDER_1/n1069 (net)      1   2.7346 
  I_BLENDER_1/ZINV_4_inst_54080/A (INVX4_LVT)
                                            0.0000   0.0613   1.0000   0.0000   0.0000 &   5.0993 f
  I_BLENDER_1/ZINV_4_inst_54080/Y (INVX4_LVT)        0.0430   1.0000            0.0576 &   5.1569 r
  I_BLENDER_1/ZINV_4_124 (net)
                               1   6.0935 
  I_BLENDER_1/ctmTdsLR_1_24179/A1 (AND2X1_LVT)
                                            0.0033   0.0430   1.0000   0.0023   0.0026 &   5.1595 r
  I_BLENDER_1/ctmTdsLR_1_24179/Y (AND2X1_LVT)        0.0637   1.0000            0.0907 &   5.2502 r
  I_BLENDER_1/n9788 (net)      1   2.9253 
  I_BLENDER_1/ZINV_438_inst_54183/A (INVX4_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000 &   5.2502 r
  I_BLENDER_1/ZINV_438_inst_54183/Y (INVX4_LVT)      0.0427   1.0000            0.0398 &   5.2900 f
  I_BLENDER_1/ZINV_438_137 (net)
                               9   8.4812 
  I_BLENDER_1/U4922/A1 (AND2X1_LVT)         0.0013   0.0428   1.0000   0.0009   0.0014 &   5.2914 f
  I_BLENDER_1/U4922/Y (AND2X1_LVT)                   0.0378   1.0000            0.0867 &   5.3781 f
  I_BLENDER_1/n9601 (net)      2   1.4123 
  I_BLENDER_1/U7004/A1 (OA21X1_LVT)         0.0013   0.0378   1.0000   0.0009   0.0009 &   5.3790 f
  I_BLENDER_1/U7004/Y (OA21X1_LVT)                   0.0479   1.0000            0.1325 &   5.5116 f
  I_BLENDER_1/n2275 (net)      1   1.2593 
  I_BLENDER_1/ctmTdsLR_1_24135/A2 (OR2X1_LVT)
                                            0.0021   0.0479   1.0000   0.0015   0.0015 &   5.5130 f
  I_BLENDER_1/ctmTdsLR_1_24135/Y (OR2X1_LVT)         0.0378   1.0000            0.0939 &   5.6070 f
  I_BLENDER_1/n971 (net)       1   1.5735 
  I_BLENDER_1/U4925/A1 (XOR2X2_LVT)         0.0000   0.0378   1.0000   0.0000   0.0000 &   5.6070 f
  I_BLENDER_1/U4925/Y (XOR2X2_LVT)                   0.0579   1.0000            0.0993 &   5.7062 f
  I_BLENDER_1/n8761 (net)      1   0.8236 
  I_BLENDER_1/R_652/D (SDFFX2_LVT)          0.0000   0.0579   1.0000   0.0000   0.0000 &   5.7062 f
  data arrival time                                                                        5.7062

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              1.2432     6.0432
  clock reconvergence pessimism                                                 0.0967     6.1400
  clock uncertainty                                                            -0.1000     6.0400
  I_BLENDER_1/R_652/CLK (SDFFX2_LVT)                                                       6.0400 r
  library setup time                                          1.0000           -0.3457     5.6942
  data required time                                                                       5.6942
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6942
  data arrival time                                                                       -5.7062
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0120


  Startpoint: I_BLENDER_0/s3_op1_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op1_reg_29_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_682432241/Y
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.3643     1.3643
  I_BLENDER_0/s3_op1_reg_18_/CLK (SDFFX2_LVT)        0.1169                     0.0000     1.3643 r
  I_BLENDER_0/s3_op1_reg_18_/Q (SDFFX2_LVT)          0.1217   1.0000            0.4443 &   1.8086 r
  I_BLENDER_0/n8651 (net)      7  10.1029 
  I_BLENDER_0/U3595/A2 (OR2X1_LVT)          0.0214   0.1218   1.0000   0.0146   0.0155 &   1.8241 r
  I_BLENDER_0/U3595/Y (OR2X1_LVT)                    0.0704   1.0000            0.1185 &   1.9426 r
  I_BLENDER_0/n3670 (net)      4   3.0595 
  I_BLENDER_0/U1488/A2 (NAND2X0_LVT)        0.0062   0.0704   1.0000   0.0042   0.0042 &   1.9468 r
  I_BLENDER_0/U1488/Y (NAND2X0_LVT)                  0.0475   1.0000            0.0535 &   2.0003 f
  I_BLENDER_0/n1588 (net)      1   0.6959 
  I_BLENDER_0/U6302/A1 (NAND2X0_LVT)        0.0000   0.0475   1.0000   0.0000   0.0000 &   2.0003 f
  I_BLENDER_0/U6302/Y (NAND2X0_LVT)                  0.1080   1.0000            0.0924 &   2.0928 r
  I_BLENDER_0/n8796 (net)      2   1.5267 
  I_BLENDER_0/U3992/A3 (AO22X1_LVT)         0.0089   0.1080   1.0000   0.0061   0.0062 &   2.0989 r
  I_BLENDER_0/U3992/Y (AO22X1_LVT)                   0.0536   1.0000            0.1140 &   2.2129 r
  I_BLENDER_0/n3580 (net)      2   1.5242 
  I_BLENDER_0/U1480/A1 (NAND2X0_LVT)        0.0000   0.0536   1.0000   0.0000   0.0000 &   2.2129 r
  I_BLENDER_0/U1480/Y (NAND2X0_LVT)                  0.0458   1.0000            0.0434 &   2.2563 f
  I_BLENDER_0/n8146 (net)      1   0.7245 
  I_BLENDER_0/U177/A1 (NAND3X0_LVT)         0.0000   0.0458   1.0000   0.0000   0.0000 &   2.2563 f
  I_BLENDER_0/U177/Y (NAND3X0_LVT)                   0.0919   1.0000            0.0762 &   2.3325 r
  I_BLENDER_0/n3617 (net)      2   1.5848 
  I_BLENDER_0/U3278/A1 (AO21X1_LVT)         0.0039   0.0919   1.0000   0.0027   0.0027 &   2.3352 r
  I_BLENDER_0/U3278/Y (AO21X1_LVT)                   0.0735   1.0000            0.1339 &   2.4691 r
  I_BLENDER_0/n3608 (net)      4   2.9706 
  I_BLENDER_0/U3258/A2 (NAND2X0_LVT)        0.0000   0.0735   1.0000   0.0000   0.0000 &   2.4691 r
  I_BLENDER_0/U3258/Y (NAND2X0_LVT)                  0.1056   1.0000            0.0581 &   2.5272 f
  I_BLENDER_0/n3475 (net)      1   0.8858 
  I_BLENDER_0/U3674/A1 (NAND2X2_LVT)        0.0166   0.1056   1.0000   0.0118   0.0118 &   2.5391 f
  I_BLENDER_0/U3674/Y (NAND2X2_LVT)                  0.0355   1.0000            0.1631 &   2.7022 r
  I_BLENDER_0/n3478 (net)      1   1.8826 
  I_BLENDER_0/U3678/A1 (XNOR2X2_LVT)        0.0000   0.0355   1.0000   0.0000   0.0000 &   2.7022 r
  I_BLENDER_0/U3678/Y (XNOR2X2_LVT)                  0.0874   1.0000            0.1623 &   2.8645 r
  I_BLENDER_0/n5071 (net)      3   7.6411 
  I_BLENDER_0/U8904/A (NBUFFX16_LVT)        0.0086   0.0874   1.0000   0.0058   0.0059 &   2.8704 r
  I_BLENDER_0/U8904/Y (NBUFFX16_LVT)                 0.0595   1.0000            0.1195 &   2.9899 r
  I_BLENDER_0/n9472 (net)     18  22.7791 
  I_BLENDER_0/U4048/A1 (AND2X1_LVT)         0.0000   0.0596   1.0000   0.0000   0.0020 &   2.9919 r
  I_BLENDER_0/U4048/Y (AND2X1_LVT)                   0.1016   1.0000            0.1187 &   3.1106 r
  I_BLENDER_0/n5013 (net)      4   5.4401 
  I_BLENDER_0/U4051/A3 (NAND3X0_LVT)        0.0224   0.1016   1.0000   0.0154   0.0154 &   3.1260 r
  I_BLENDER_0/U4051/Y (NAND3X0_LVT)                  0.1052   1.0000            0.1074 &   3.2334 f
  I_BLENDER_0/n3778 (net)      2   1.8897 
  I_BLENDER_0/U4059/A3 (OA21X2_RVT)         0.0000   0.1052   1.0000   0.0000   0.0000 &   3.2334 f
  I_BLENDER_0/U4059/Y (OA21X2_RVT)                   0.1292   1.0000            0.2735 &   3.5069 f
  I_BLENDER_0/n3784 (net)      1   1.5707 
  I_BLENDER_0/U4060/A1 (XOR2X1_LVT)         0.0188   0.1292   1.0000   0.0133   0.0133 &   3.5202 f
  I_BLENDER_0/U4060/Y (XOR2X1_LVT)                   0.1140   1.0000            0.2492 &   3.7694 r
  I_BLENDER_0/n3841 (net)      3   5.0315 
  I_BLENDER_0/U4062/A2 (OR2X1_LVT)          0.0212   0.1140   1.0000   0.0149   0.0149 &   3.7843 r
  I_BLENDER_0/U4062/Y (OR2X1_LVT)                    0.0405   1.0000            0.0946 &   3.8789 r
  I_BLENDER_0/n3789 (net)      1   0.8719 
  I_BLENDER_0/U4064/A3 (AO22X1_LVT)         0.0000   0.0405   1.0000   0.0000   0.0000 &   3.8789 r
  I_BLENDER_0/U4064/Y (AO22X1_LVT)                   0.0780   1.0000            0.1086 &   3.9875 r
  I_BLENDER_0/n3821 (net)      3   3.1969 
  I_BLENDER_0/U8870/A3 (XOR3X2_LVT)         0.0032   0.0780   1.0000   0.0022   0.0022 &   3.9897 r
  I_BLENDER_0/U8870/Y (XOR3X2_LVT)                   0.0891   1.0000            0.1187 &   4.1084 f
  I_BLENDER_0/n3921 (net)      2   1.5136 
  I_BLENDER_0/U2200/A1 (OR2X1_LVT)          0.0053   0.0891   1.0000   0.0036   0.0036 &   4.1121 f
  I_BLENDER_0/U2200/Y (OR2X1_LVT)                    0.0363   1.0000            0.1366 &   4.2486 f
  I_BLENDER_0/n3972 (net)      2   1.3067 
  I_BLENDER_0/U2199/A2 (NAND2X0_LVT)        0.0000   0.0363   1.0000   0.0000   0.0000 &   4.2487 f
  I_BLENDER_0/U2199/Y (NAND2X0_LVT)                  0.1119   1.0000            0.0940 &   4.3427 r
  I_BLENDER_0/n8798 (net)      1   1.7004 
  I_BLENDER_0/U5548/A2 (XOR2X2_LVT)         0.0086   0.1119   1.0000   0.0060   0.0060 &   4.3487 r
  I_BLENDER_0/U5548/Y (XOR2X2_LVT)                   0.0615   1.0000            0.1935 &   4.5421 f
  I_BLENDER_0/n3976 (net)      2   1.6240 
  I_BLENDER_0/U7229/A2 (NOR2X0_LVT)         0.0000   0.0615   1.0000   0.0000   0.0000 &   4.5421 f
  I_BLENDER_0/U7229/Y (NOR2X0_LVT)                   0.0450   1.0000            0.1342 &   4.6764 r
  I_BLENDER_0/n4587 (net)      2   1.7934 
  I_BLENDER_0/U4283/A2 (OAI21X2_LVT)        0.0000   0.0450   1.0000   0.0000   0.0000 &   4.6764 r
  I_BLENDER_0/U4283/Y (OAI21X2_LVT)                  0.0648   1.0000            0.1612 &   4.8376 f
  I_BLENDER_0/n5269 (net)      3   5.6325 
  I_BLENDER_0/U7230/A2 (OR2X1_LVT)          0.0000   0.0648   1.0000   0.0000   0.0001 &   4.8377 f
  I_BLENDER_0/U7230/Y (OR2X1_LVT)                    0.0398   1.0000            0.1041 &   4.9417 f
  I_BLENDER_0/n8364 (net)      2   1.8324 
  I_BLENDER_0/U8604/A3 (OA21X1_LVT)         0.0023   0.0398   1.0000   0.0016   0.0016 &   4.9433 f
  I_BLENDER_0/U8604/Y (OA21X1_LVT)                   0.0556   1.0000            0.1087 &   5.0521 f
  I_BLENDER_0/n8215 (net)      2   2.4017 
  I_BLENDER_0/U5442/A2 (OR2X1_LVT)          0.0075   0.0556   1.0000   0.0051   0.0052 &   5.0572 f
  I_BLENDER_0/U5442/Y (OR2X1_LVT)                    0.0433   1.0000            0.1035 &   5.1607 f
  I_BLENDER_0/n8187 (net)      3   2.3750 
  I_BLENDER_0/U7416/A1 (NAND3X0_LVT)        0.0015   0.0433   1.0000   0.0011   0.0011 &   5.1618 f
  I_BLENDER_0/U7416/Y (NAND3X0_LVT)                  0.0718   1.0000            0.0642 &   5.2260 r
  I_BLENDER_0/n9298 (net)      1   0.9881 
  I_BLENDER_0/U268/A3 (AND3X1_LVT)          0.0161   0.0718   1.0000   0.0116   0.0116 &   5.2376 r
  I_BLENDER_0/U268/Y (AND3X1_LVT)                    0.0680   1.0000            0.1277 &   5.3653 r
  I_BLENDER_0/n7709 (net)      3   2.7590 
  I_BLENDER_0/ctmTdsLR_2_24829/A2 (NAND3X0_LVT)
                                            0.0097   0.0680   1.0000   0.0068   0.0068 &   5.3721 r
  I_BLENDER_0/ctmTdsLR_2_24829/Y (NAND3X0_LVT)       0.0778   1.0000            0.0681 &   5.4402 f
  I_BLENDER_0/popt_net_20681 (net)
                               1   0.6617 
  I_BLENDER_0/ctmTdsLR_1_24828/A1 (AND2X1_LVT)
                                            0.0000   0.0778   1.0000   0.0000   0.0000 &   5.4402 f
  I_BLENDER_0/ctmTdsLR_1_24828/Y (AND2X1_LVT)        0.0477   1.0000            0.1061 &   5.5463 f
  I_BLENDER_0/n8269 (net)      1   1.0228 
  I_BLENDER_0/U8655/A3 (XOR3X2_LVT)         0.0000   0.0477   1.0000   0.0000   0.0000 &   5.5463 f
  I_BLENDER_0/U8655/Y (XOR3X2_LVT)                   0.0885   1.0000            0.0986 &   5.6448 f
  I_BLENDER_0/n8272 (net)      1   1.2132 
  I_BLENDER_0/U8656/A5 (AO222X1_LVT)        0.0093   0.0885   1.0000   0.0064   0.0065 &   5.6513 f
  I_BLENDER_0/U8656/Y (AO222X1_LVT)                  0.0519   1.0000            0.1216 &   5.7729 f
  I_BLENDER_0/N876 (net)       1   0.8474 
  I_BLENDER_0/s4_op1_reg_29_/D (SDFFX1_LVT)
                                            0.0000   0.0519   1.0000   0.0000   0.0000 &   5.7729 f
  data arrival time                                                                        5.7729

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              1.2247     6.0247
  clock reconvergence pessimism                                                 0.0967     6.1214
  clock uncertainty                                                            -0.1000     6.0214
  I_BLENDER_0/s4_op1_reg_29_/CLK (SDFFX1_LVT)                                              6.0214 r
  library setup time                                          1.0000           -0.2603     5.7611
  data required time                                                                       5.7611
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7611
  data arrival time                                                                       -5.7729
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0118


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__17_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln32781/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1615     3.2115
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__25_/CLK (SDFFNARX1_HVT)
                                                     0.0743                     0.0000     3.2115 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__25_/Q (SDFFNARX1_HVT)
                                                     0.3527   1.0000            1.2272 &   4.4387 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_368 (net)
                               5   5.8253 
  I_SDRAM_TOP/I_SDRAM_IF/U10507/A4 (AO22X1_RVT)
                                            0.0859   0.3527   1.0000   0.0539   0.0540 &   4.4927 f
  I_SDRAM_TOP/I_SDRAM_IF/U10507/Y (AO22X1_RVT)       0.0868   1.0000            0.3744 &   4.8671 f
  I_SDRAM_TOP/I_SDRAM_IF/n7133 (net)
                               1   0.6891 
  I_SDRAM_TOP/I_SDRAM_IF/U10509/A1 (OR2X1_HVT)
                                            0.0000   0.0868   1.0000   0.0000   0.0000 &   4.8671 f
  I_SDRAM_TOP/I_SDRAM_IF/U10509/Y (OR2X1_HVT)        0.1849   1.0000            0.4500 &   5.3171 f
  I_SDRAM_TOP/I_SDRAM_IF/n8493 (net)
                               2   2.0926 
  I_SDRAM_TOP/I_SDRAM_IF/U11674/A2 (AO22X1_RVT)
                                            0.0614   0.1849   1.0000   0.0443   0.0444 &   5.3614 f
  I_SDRAM_TOP/I_SDRAM_IF/U11674/Y (AO22X1_RVT)       0.0919   1.0000            0.3934 &   5.7548 f
  I_SDRAM_TOP/I_SDRAM_IF/N3592 (net)
                               1   1.4298 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__17_/D (SDFFNARX1_HVT)
                                            0.0118   0.0919   1.0000   0.0083   0.0083 &   5.7631 f
  data arrival time                                                                        5.7631

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0641     7.2141
  clock reconvergence pessimism                                                 0.0846     7.2987
  clock uncertainty                                                            -0.1000     7.1987
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__17_/CLK (SDFFNARX1_HVT)                      7.1987 f
  library setup time                                          1.0000           -1.4472     5.7515
  data required time                                                                       5.7515
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7515
  data arrival time                                                                       -5.7631
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0115


  Startpoint: sd_DQ_in[6]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[6] (in)                                   0.0981                     0.0360 &   2.6860 f
  sd_DQ_in[6] (net)            1   3.2850 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54362/A (NBUFFX2_HVT)
                                            0.0158   0.0981   1.0000   0.0104   0.0105 &   2.6965 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54362/Y (NBUFFX2_HVT)
                                                     0.1412   1.0000            0.2709 &   2.9674 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41493 (net)
                               1   1.2216 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54364/A (NBUFFX2_HVT)
                                            0.0000   0.1412   1.0000   0.0000   0.0000 &   2.9674 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54364/Y (NBUFFX2_HVT)
                                                     0.1410   1.0000            0.3043 &   3.2717 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41495 (net)
                               1   1.1958 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54363/A (DELLN2X2_LVT)
                                            0.0115   0.1410   1.0000   0.0081   0.0081 &   3.2798 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54363/Y (DELLN2X2_LVT)
                                                     0.0421   1.0000            0.4985 &   3.7783 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41494 (net)
                               2   3.2103 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/D (SDFFX1_HVT)
                                            0.0000   0.0421   1.0000   0.0000   0.0000 &   3.7783 f
  data arrival time                                                                        3.7783

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9225     5.0225
  clock reconvergence pessimism                                                 0.0000     5.0225
  clock uncertainty                                                            -0.1000     4.9225
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/CLK (SDFFX1_HVT)                                   4.9225 r
  library setup time                                          1.0000           -1.1555     3.7670
  data required time                                                                       3.7670
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7670
  data arrival time                                                                       -3.7783
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0113


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__1_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cto_buf_cln_32991/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1762     3.2262
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__1_/CLK (SDFFNARX1_HVT)
                                                     0.0815                     0.0000     3.2262 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__1_/Q (SDFFNARX1_HVT)
                                                     0.3284   1.0000            1.2169 &   4.4431 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_988 (net)
                               5   5.1419 
  I_SDRAM_TOP/I_SDRAM_IF/U6668/A2 (AO22X1_RVT)
                                            0.0000   0.3284   1.0000   0.0000   0.0000 &   4.4432 f
  I_SDRAM_TOP/I_SDRAM_IF/U6668/Y (AO22X1_RVT)        0.0866   1.0000            0.4998 &   4.9430 f
  I_SDRAM_TOP/I_SDRAM_IF/n3994 (net)
                               1   0.9855 
  I_SDRAM_TOP/I_SDRAM_IF/U6670/A1 (OR2X1_HVT)
                                            0.0047   0.0866   1.0000   0.0032   0.0032 &   4.9462 f
  I_SDRAM_TOP/I_SDRAM_IF/U6670/Y (OR2X1_HVT)         0.1677   1.0000            0.4343 &   5.3805 f
  I_SDRAM_TOP/I_SDRAM_IF/n9108 (net)
                               2   1.5471 
  I_SDRAM_TOP/I_SDRAM_IF/U6674/A2 (AO22X1_RVT)
                                            0.0259   0.1677   1.0000   0.0184   0.0184 &   5.3989 f
  I_SDRAM_TOP/I_SDRAM_IF/U6674/Y (AO22X1_RVT)        0.0977   1.0000            0.3882 &   5.7871 f
  I_SDRAM_TOP/I_SDRAM_IF/N2492 (net)
                               1   1.9083 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__25_/D (SDFFNARX1_HVT)
                                            0.0050   0.0977   1.0000   0.0035   0.0035 &   5.7906 f
  data arrival time                                                                        5.7906

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0775     7.2275
  clock reconvergence pessimism                                                 0.0984     7.3259
  clock uncertainty                                                            -0.1000     7.2259
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__25_/CLK (SDFFNARX1_HVT)                       7.2259 f
  library setup time                                          1.0000           -1.4465     5.7795
  data required time                                                                       5.7795
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7795
  data arrival time                                                                       -5.7906
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0112


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642631843/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1672     3.2172
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__27_/CLK (SDFFNARX1_HVT)
                                                     0.0636                     0.0000     3.2172 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__27_/Q (SDFFNARX1_HVT)
                                                     0.2954   1.0000            1.1816 &   4.3988 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_787 (net)
                               5   4.2087 
  I_SDRAM_TOP/I_SDRAM_IF/U8672/A1 (OA22X1_HVT)
                                            0.0460   0.2954   1.0000   0.0304   0.0304 &   4.4292 f
  I_SDRAM_TOP/I_SDRAM_IF/U8672/Y (OA22X1_HVT)        0.2225   1.0000            0.8164 &   5.2456 f
  I_SDRAM_TOP/I_SDRAM_IF/n5475 (net)
                               1   0.7165 
  I_SDRAM_TOP/I_SDRAM_IF/U8673/A2 (AND2X1_RVT)
                                            0.0147   0.2225   1.0000   0.0102   0.0102 &   5.2558 f
  I_SDRAM_TOP/I_SDRAM_IF/U8673/Y (AND2X1_RVT)        0.0798   1.0000            0.3002 &   5.5559 f
  I_SDRAM_TOP/I_SDRAM_IF/n6078 (net)
                               2   1.5261 
  I_SDRAM_TOP/I_SDRAM_IF/U8674/A4 (AO22X1_RVT)
                                            0.0049   0.0798   1.0000   0.0034   0.0034 &   5.5594 f
  I_SDRAM_TOP/I_SDRAM_IF/U8674/Y (AO22X1_RVT)        0.0849   1.0000            0.2055 &   5.7648 f
  I_SDRAM_TOP/I_SDRAM_IF/N2874 (net)
                               1   0.8640 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__27_/D (SDFFNARX1_HVT)
                                            0.0000   0.0849   1.0000   0.0000   0.0000 &   5.7649 f
  data arrival time                                                                        5.7649

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0689     7.2189
  clock reconvergence pessimism                                                 0.0847     7.3036
  clock uncertainty                                                            -0.1000     7.2036
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__27_/CLK (SDFFNARX1_HVT)                      7.2036 f
  library setup time                                          1.0000           -1.4498     5.7537
  data required time                                                                       5.7537
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7537
  data arrival time                                                                       -5.7649
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0111


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__20_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln32781/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1638     3.2138
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__24_/CLK (SDFFNARX1_HVT)
                                                     0.0747                     0.0000     3.2138 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__24_/Q (SDFFNARX1_HVT)
                                                     0.2919   1.0000            1.1878 &   4.4016 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_316 (net)
                               5   4.1112 
  I_SDRAM_TOP/I_SDRAM_IF/U5259/A2 (AO22X1_RVT)
                                            0.0288   0.2919   1.0000   0.0199   0.0200 &   4.4215 f
  I_SDRAM_TOP/I_SDRAM_IF/U5259/Y (AO22X1_RVT)        0.0866   1.0000            0.4707 &   4.8923 f
  I_SDRAM_TOP/I_SDRAM_IF/n3240 (net)
                               1   0.9913 
  I_SDRAM_TOP/I_SDRAM_IF/U5260/A2 (OR2X1_HVT)
                                            0.0062   0.0866   1.0000   0.0043   0.0043 &   4.8966 f
  I_SDRAM_TOP/I_SDRAM_IF/U5260/Y (OR2X1_HVT)         0.2018   1.0000            0.4250 &   5.3216 f
  I_SDRAM_TOP/I_SDRAM_IF/n5648 (net)
                               2   2.5864 
  I_SDRAM_TOP/I_SDRAM_IF/U8850/A2 (AO22X1_RVT)
                                            0.0073   0.2018   1.0000   0.0051   0.0051 &   5.3267 f
  I_SDRAM_TOP/I_SDRAM_IF/U8850/Y (AO22X1_RVT)        0.1051   1.0000            0.4222 &   5.7488 f
  I_SDRAM_TOP/I_SDRAM_IF/N3690 (net)
                               1   2.3930 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__20_/D (SDFFNARX1_HVT)
                                            0.0214   0.1051   1.0000   0.0151   0.0152 &   5.7640 f
  data arrival time                                                                        5.7640

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0694     7.2194
  clock reconvergence pessimism                                                 0.0846     7.3040
  clock uncertainty                                                            -0.1000     7.2040
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__20_/CLK (SDFFNARX1_HVT)                      7.2040 f
  library setup time                                          1.0000           -1.4511     5.7529
  data required time                                                                       5.7529
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7529
  data arrival time                                                                       -5.7640
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0111


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1770     3.2270
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__24_/CLK (SDFFNARX1_HVT)
                                                     0.0823                     0.0000     3.2270 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__24_/Q (SDFFNARX1_HVT)
                                                     0.3515   1.0000            1.2326 &   4.4596 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_37 (net)
                               5   5.7928 
  I_SDRAM_TOP/I_SDRAM_IF/U5958/A2 (AO22X1_LVT)
                                            0.0807   0.3515   1.0000   0.0567   0.0567 &   4.5164 f
  I_SDRAM_TOP/I_SDRAM_IF/U5958/Y (AO22X1_LVT)        0.0636   1.0000            0.3290 &   4.8453 f
  I_SDRAM_TOP/I_SDRAM_IF/n3573 (net)
                               1   0.5822 
  I_SDRAM_TOP/I_SDRAM_IF/U5960/A1 (OR2X1_HVT)
                                            0.0000   0.0636   1.0000   0.0000   0.0000 &   4.8453 f
  I_SDRAM_TOP/I_SDRAM_IF/U5960/Y (OR2X1_HVT)         0.2061   1.0000            0.4450 &   5.2903 f
  I_SDRAM_TOP/I_SDRAM_IF/n5039 (net)
                               2   2.7065 
  I_SDRAM_TOP/I_SDRAM_IF/U8125/A2 (AO22X1_RVT)
                                            0.0482   0.2061   1.0000   0.0347   0.0347 &   5.3251 f
  I_SDRAM_TOP/I_SDRAM_IF/U8125/Y (AO22X1_RVT)        0.0956   1.0000            0.4156 &   5.7406 f
  I_SDRAM_TOP/I_SDRAM_IF/N4153 (net)
                               1   1.7343 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__8_/D (SDFFNARX1_HVT)
                                            0.0093   0.0956   1.0000   0.0064   0.0065 &   5.7471 f
  data arrival time                                                                        5.7471

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0641     7.2141
  clock reconvergence pessimism                                                 0.0709     7.2850
  clock uncertainty                                                            -0.1000     7.1850
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__8_/CLK (SDFFNARX1_HVT)                       7.1850 f
  library setup time                                          1.0000           -1.4489     5.7361
  data required time                                                                       5.7361
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7361
  data arrival time                                                                       -5.7471
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0111


  Startpoint: I_PARSER/out_bus_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.3103     1.3103
  I_PARSER/out_bus_reg_13_/CLK (SDFFARX1_LVT)        0.1186                     0.0000     1.3103 r
  I_PARSER/out_bus_reg_13_/Q (SDFFARX1_LVT)          0.0875   1.0000            0.4296 &   1.7398 r
  I_PARSER/fifo_write_push (net)
                               3   2.5658 
  I_PARSER/U777/A2 (OR2X1_LVT)              0.0000   0.0875   1.0000   0.0000   0.0000 &   1.7399 r
  I_PARSER/U777/Y (OR2X1_LVT)                        0.0714   1.0000            0.1101 &   1.8499 r
  I_PARSER/context_cmd[1] (net)
                               2   3.3715 
  I_CONTEXT_MEM/HFSINV_834_1768/A (IBUFFX16_LVT)
                                            0.0000   0.0714   1.0000   0.0000   0.0000 &   1.8499 r
  I_CONTEXT_MEM/HFSINV_834_1768/Y (IBUFFX16_LVT)     0.0846   1.0000            0.1709 &   2.0208 f
  I_CONTEXT_MEM/HFSNET_64 (net)
                               5  50.9683 
  I_CONTEXT_MEM/U24/A1 (AND2X1_LVT)         0.0000   0.0974   1.0000   0.0000   0.0305 &   2.0513 f
  I_CONTEXT_MEM/U24/Y (AND2X1_LVT)                   0.0499   1.0000            0.1334 &   2.1848 f
  I_CONTEXT_MEM/n129 (net)     3   3.0050 
  I_CONTEXT_MEM/U319/A1 (AND2X4_LVT)        0.0000   0.0499   1.0000   0.0000   0.0000 &   2.1848 f
  I_CONTEXT_MEM/U319/Y (AND2X4_LVT)                  0.1071   1.0000            0.1755 &   2.3603 f
  I_CONTEXT_MEM/n232 (net)    10  23.7401 
  I_CONTEXT_MEM/U67/A1 (AOI22X2_LVT)        0.0116   0.1071   1.0000   0.0077   0.0106 &   2.3709 f
  I_CONTEXT_MEM/U67/Y (AOI22X2_LVT)                  0.0516   1.0000            0.2286 &   2.5995 r
  I_CONTEXT_MEM/n66 (net)      1   3.2913 
  I_CONTEXT_MEM/ZINV_27_inst_2167/A (INVX4_LVT)
                                            0.0000   0.0516   1.0000   0.0000   0.0000 &   2.5995 r
  I_CONTEXT_MEM/ZINV_27_inst_2167/Y (INVX4_LVT)      0.0386   1.0000            0.0375 &   2.6370 f
  I_CONTEXT_MEM/ZINV_27_2 (net)
                               1   9.3350 
  I_CONTEXT_MEM/ZINV_4_inst_2166/A (INVX8_LVT)
                                            0.0016   0.0386   1.0000   0.0011   0.0015 &   2.6385 f
  I_CONTEXT_MEM/ZINV_4_inst_2166/Y (INVX8_LVT)       0.0630   1.0000            0.0560 &   2.6945 r
  I_CONTEXT_MEM/ZINV_4_2 (net)
                               1  27.8488 
  I_CONTEXT_MEM/U71/A1 (NAND4X0_LVT)        0.0114   0.0644   1.0000   0.0080   0.0171 &   2.7116 r
  I_CONTEXT_MEM/U71/Y (NAND4X0_LVT)                  0.1044   1.0000            0.0712 &   2.7828 f
  I_CONTEXT_MEM/pci_context_data[13] (net)
                               1   1.0052 
  ZBUF_22_inst_54628/A (NBUFFX4_LVT)        0.0059   0.1044   1.0000   0.0041   0.0041 &   2.7869 f
  ZBUF_22_inst_54628/Y (NBUFFX4_LVT)                 0.0808   1.0000            0.1709 &   2.9578 f
  ZBUF_22_140 (net)            6  17.8973 
  I_RISC_CORE/Instrn_13__UPF_LS/A (LSUPX8_LVT)
                                            0.0000   0.0809   1.0000   0.0000   0.0025 &   2.9603 f
  I_RISC_CORE/Instrn_13__UPF_LS/Y (LSUPX8_LVT)       0.0277   1.0000            0.2158 &   3.1761 f
  I_RISC_CORE/n[1347] (net)    1  15.5094 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/D (SDFFX1_HVT)
                                            0.0023   0.0282   1.0000   0.0016   0.0055 &   3.1816 f
  data arrival time                                                                        3.1816

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0578     3.4578
  clock reconvergence pessimism                                                 0.0013     3.4591
  clock uncertainty                                                            -0.1000     3.3591
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/CLK (SDFFX1_HVT)                          3.3591 r
  library setup time                                          1.0000           -0.1883     3.1708
  data required time                                                                       3.1708
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1708
  data arrival time                                                                       -3.1816
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0108


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__29_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__28_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.9441     0.9441
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__29_/CLK (SDFFARX1_LVT)
                                                     0.1078                     0.0000     0.9441 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__29_/QN (SDFFARX1_LVT)
                                                     0.1361   1.0000            0.3172 &   1.2613 f
  I_PCI_TOP/mult_x_27_n814 (net)
                               3   5.2814 
  I_PCI_TOP/U6936/A (INVX4_HVT)             0.0046   0.1361   1.0000   0.0032   0.0032 &   1.2645 f
  I_PCI_TOP/U6936/Y (INVX4_HVT)                      0.2093   1.0000            0.1997 &   1.4642 r
  I_PCI_TOP/n8705 (net)       15  16.9358 
  I_PCI_TOP/U4531/A2 (AND2X1_HVT)           0.0115   0.2095   1.0000   0.0080   0.0093 &   1.4735 r
  I_PCI_TOP/U4531/Y (AND2X1_HVT)                     0.2309   1.0000            0.5226 &   1.9961 r
  I_PCI_TOP/n4847 (net)        3   2.9538 
  I_PCI_TOP/U4532/A2 (OR2X1_HVT)            0.0000   0.2309   1.0000   0.0000   0.0000 &   1.9961 r
  I_PCI_TOP/U4532/Y (OR2X1_HVT)                      0.1397   1.0000            0.3715 &   2.3677 r
  I_PCI_TOP/n4772 (net)        1   0.8113 
  I_PCI_TOP/U4534/A3 (AO22X1_HVT)           0.0000   0.1397   1.0000   0.0000   0.0000 &   2.3677 r
  I_PCI_TOP/U4534/Y (AO22X1_HVT)                     0.2545   1.0000            0.5057 &   2.8734 r
  I_PCI_TOP/n4842 (net)        1   2.0462 
  I_PCI_TOP/U4597/B (FADDX1_HVT)            0.0000   0.2545   1.0000   0.0000   0.0000 &   2.8734 r
  I_PCI_TOP/U4597/CO (FADDX1_HVT)                    0.3741   1.0000            0.8465 &   3.7199 r
  I_PCI_TOP/n4806 (net)        1   2.5679 
  I_PCI_TOP/U4566/CI (FADDX1_RVT)           0.0890   0.3741   1.0000   0.0640   0.0641 &   3.7840 r
  I_PCI_TOP/U4566/S (FADDX1_RVT)                     0.1591   1.0000            0.6140 &   4.3979 f
  I_PCI_TOP/n4889 (net)        1   2.9285 
  I_PCI_TOP/U4642/A (FADDX1_RVT)            0.0000   0.1591   1.0000   0.0000   0.0001 &   4.3980 f
  I_PCI_TOP/U4642/CO (FADDX1_RVT)                    0.1397   1.0000            0.4125 &   4.8105 f
  I_PCI_TOP/n4832 (net)        1   2.0122 
  I_PCI_TOP/U4594/B (FADDX1_RVT)            0.0000   0.1397   1.0000   0.0000   0.0000 &   4.8105 f
  I_PCI_TOP/U4594/CO (FADDX1_RVT)                    0.1556   1.0000            0.3760 &   5.1864 f
  I_PCI_TOP/n4884 (net)        1   3.3110 
  I_PCI_TOP/U4641/CI (FADDX1_HVT)           0.0047   0.1556   1.0000   0.0032   0.0033 &   5.1897 f
  I_PCI_TOP/U4641/S (FADDX1_HVT)                     0.3169   1.0000            1.1875 &   6.3772 r
  I_PCI_TOP/n5183 (net)        1   2.7806 
  I_PCI_TOP/U4786/B (FADDX1_LVT)            0.0134   0.3169   1.0000   0.0093   0.0093 &   6.3865 r
  I_PCI_TOP/U4786/CO (FADDX1_LVT)                    0.0828   1.0000            0.2078 &   6.5943 r
  I_PCI_TOP/n5179 (net)        1   1.7784 
  I_PCI_TOP/U4785/CI (FADDX1_LVT)           0.0000   0.0828   1.0000   0.0000   0.0000 &   6.5943 r
  I_PCI_TOP/U4785/CO (FADDX1_LVT)                    0.0950   1.0000            0.1518 &   6.7461 r
  I_PCI_TOP/n5176 (net)        1   2.6171 
  I_PCI_TOP/U4784/CI (FADDX1_LVT)           0.0000   0.0950   1.0000   0.0000   0.0000 &   6.7462 r
  I_PCI_TOP/U4784/CO (FADDX1_LVT)                    0.0929   1.0000            0.1532 &   6.8993 r
  I_PCI_TOP/n5173 (net)        1   2.3409 
  I_PCI_TOP/U4783/CI (FADDX1_LVT)           0.0000   0.0929   1.0000   0.0000   0.0000 &   6.8994 r
  I_PCI_TOP/U4783/CO (FADDX1_LVT)                    0.0838   1.0000            0.1447 &   7.0441 r
  I_PCI_TOP/n5170 (net)        1   1.7220 
  I_PCI_TOP/U4782/CI (FADDX1_LVT)           0.0000   0.0838   1.0000   0.0000   0.0000 &   7.0441 r
  I_PCI_TOP/U4782/CO (FADDX1_LVT)                    0.0835   1.0000            0.1438 &   7.1879 r
  I_PCI_TOP/n5167 (net)        1   1.9033 
  I_PCI_TOP/U4781/CI (FADDX1_LVT)           0.0034   0.0835   1.0000   0.0024   0.0024 &   7.1903 r
  I_PCI_TOP/U4781/CO (FADDX1_LVT)                    0.0863   1.0000            0.1448 &   7.3351 r
  I_PCI_TOP/n5164 (net)        1   1.9810 
  I_PCI_TOP/U4780/CI (FADDX1_LVT)           0.0000   0.0863   1.0000   0.0000   0.0000 &   7.3351 r
  I_PCI_TOP/U4780/CO (FADDX1_LVT)                    0.0815   1.0000            0.1418 &   7.4769 r
  I_PCI_TOP/n5161 (net)        1   1.6857 
  I_PCI_TOP/U4779/CI (FADDX1_LVT)           0.0000   0.0815   1.0000   0.0000   0.0000 &   7.4769 r
  I_PCI_TOP/U4779/S (FADDX1_LVT)                     0.0766   1.0000            0.2117 &   7.6886 f
  I_PCI_TOP/I_PCI_CORE_N397 (net)
                               1   1.2030 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__28_/D (SDFFARX1_RVT)
                                            0.0000   0.0766   1.0000   0.0000   0.0000 &   7.6886 f
  data arrival time                                                                        7.6886

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.8369     8.3369
  clock reconvergence pessimism                                                 0.0735     8.4103
  clock uncertainty                                                            -0.1000     8.3103
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__28_/CLK (SDFFARX1_RVT)                            8.3103 r
  library setup time                                          1.0000           -0.6325     7.6779
  data required time                                                                       7.6779
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.6779
  data arrival time                                                                       -7.6886
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0107


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__29_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__25_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_613531552/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0389     1.0389
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__29_/CLK (SDFFARX1_HVT)
                                                     0.0983                     0.0000     1.0389 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__29_/Q (SDFFARX1_HVT)
                                                     0.3236   1.0000            1.3153 &   2.3541 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_31__29_ (net)
                               5   5.4514 
  I_SDRAM_TOP/I_SDRAM_IF/U3869/A2 (AO22X1_HVT)
                                            0.0424   0.3236   1.0000   0.0290   0.0290 &   2.3832 f
  I_SDRAM_TOP/I_SDRAM_IF/U3869/Y (AO22X1_HVT)        0.1666   1.0000            0.7413 &   3.1244 f
  I_SDRAM_TOP/I_SDRAM_IF/n1986 (net)
                               1   0.6691 
  I_SDRAM_TOP/I_SDRAM_IF/U3871/A1 (OR2X1_HVT)
                                            0.0000   0.1666   1.0000   0.0000   0.0000 &   3.1244 f
  I_SDRAM_TOP/I_SDRAM_IF/U3871/Y (OR2X1_HVT)         0.2105   1.0000            0.5348 &   3.6593 f
  I_SDRAM_TOP/I_SDRAM_IF/n2705 (net)
                               2   2.8410 
  I_SDRAM_TOP/I_SDRAM_IF/U4711/A2 (AO22X1_HVT)
                                            0.0166   0.2105   1.0000   0.0115   0.0115 &   3.6708 f
  I_SDRAM_TOP/I_SDRAM_IF/U4711/Y (AO22X1_HVT)        0.1910   1.0000            0.6755 &   4.3463 f
  I_SDRAM_TOP/I_SDRAM_IF/N1890 (net)
                               1   1.4491 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__25_/D (SDFFARX1_RVT)
                                            0.0263   0.1910   1.0000   0.0185   0.0185 &   4.3649 f
  data arrival time                                                                        4.3649

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9225     5.0224
  clock reconvergence pessimism                                                 0.1152     5.1377
  clock uncertainty                                                            -0.1000     5.0377
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__25_/CLK (SDFFARX1_RVT)                       5.0377 r
  library setup time                                          1.0000           -0.6831     4.3545
  data required time                                                                       4.3545
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.3545
  data arrival time                                                                       -4.3649
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0103


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__23_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642631843/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1730     3.2230
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__3_/CLK (SDFFNARX1_HVT)
                                                     0.0696                     0.0000     3.2230 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__3_/Q (SDFFNARX1_HVT)
                                                     0.2861   1.0000            1.1796 &   4.4026 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_376 (net)
                               5   3.9407 
  I_SDRAM_TOP/I_SDRAM_IF/U7566/A4 (AO22X1_HVT)
                                            0.0200   0.2861   1.0000   0.0139   0.0139 &   4.4165 f
  I_SDRAM_TOP/I_SDRAM_IF/U7566/Y (AO22X1_HVT)        0.1730   1.0000            0.5088 &   4.9254 f
  I_SDRAM_TOP/I_SDRAM_IF/n4569 (net)
                               1   0.8668 
  I_SDRAM_TOP/I_SDRAM_IF/U7567/A2 (OR2X1_HVT)
                                            0.0069   0.1730   1.0000   0.0048   0.0048 &   4.9301 f
  I_SDRAM_TOP/I_SDRAM_IF/U7567/Y (OR2X1_HVT)         0.1682   1.0000            0.4458 &   5.3759 f
  I_SDRAM_TOP/I_SDRAM_IF/n5220 (net)
                               2   1.5605 
  I_SDRAM_TOP/I_SDRAM_IF/U7571/A2 (AO22X1_RVT)
                                            0.0000   0.1682   1.0000   0.0000   0.0000 &   5.3759 f
  I_SDRAM_TOP/I_SDRAM_IF/U7571/Y (AO22X1_RVT)        0.0877   1.0000            0.3740 &   5.7499 f
  I_SDRAM_TOP/I_SDRAM_IF/N3535 (net)
                               1   1.0842 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__23_/D (SDFFNARX1_HVT)
                                            0.0156   0.0877   1.0000   0.0110   0.0110 &   5.7609 f
  data arrival time                                                                        5.7609

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0680     7.2180
  clock reconvergence pessimism                                                 0.0847     7.3027
  clock uncertainty                                                            -0.1000     7.2027
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__23_/CLK (SDFFNARX1_HVT)                      7.2027 f
  library setup time                                          1.0000           -1.4519     5.7508
  data required time                                                                       5.7508
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7508
  data arrival time                                                                       -5.7609
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0100


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__10_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640631823/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1681     3.2181
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__10_/CLK (SDFFNARX1_HVT)
                                                     0.0747                     0.0000     3.2181 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__10_/Q (SDFFNARX1_HVT)
                                                     0.3238   1.0000            1.2087 &   4.4268 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_875 (net)
                               5   5.0112 
  I_SDRAM_TOP/I_SDRAM_IF/U8691/A2 (AO22X1_RVT)
                                            0.0888   0.3238   1.0000   0.0574   0.0574 &   4.4843 f
  I_SDRAM_TOP/I_SDRAM_IF/U8691/Y (AO22X1_RVT)        0.0868   1.0000            0.4965 &   4.9807 f
  I_SDRAM_TOP/I_SDRAM_IF/n5496 (net)
                               1   1.0029 
  I_SDRAM_TOP/I_SDRAM_IF/U8693/A1 (OR2X1_HVT)
                                            0.0000   0.0868   1.0000   0.0000   0.0000 &   4.9807 f
  I_SDRAM_TOP/I_SDRAM_IF/U8693/Y (OR2X1_HVT)         0.1656   1.0000            0.4324 &   5.4132 f
  I_SDRAM_TOP/I_SDRAM_IF/n5819 (net)
                               2   1.4765 
  I_SDRAM_TOP/I_SDRAM_IF/U8979/A2 (AO22X1_RVT)
                                            0.0132   0.1656   1.0000   0.0092   0.0092 &   5.4224 f
  I_SDRAM_TOP/I_SDRAM_IF/U8979/Y (AO22X1_RVT)        0.0826   1.0000            0.3633 &   5.7857 f
  I_SDRAM_TOP/I_SDRAM_IF/N2663 (net)
                               1   0.6925 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__6_/D (SDFFNARX1_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000 &   5.7857 f
  data arrival time                                                                        5.7857

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0708     7.2208
  clock reconvergence pessimism                                                 0.0976     7.3185
  clock uncertainty                                                            -0.1000     7.2185
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__6_/CLK (SDFFNARX1_HVT)                        7.2185 f
  library setup time                                          1.0000           -1.4427     5.7757
  data required time                                                                       5.7757
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7757
  data arrival time                                                                       -5.7857
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0099


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__23_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642631843/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1674     3.2174
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__27_/CLK (SDFFNARX1_HVT)
                                                     0.0626                     0.0000     3.2174 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__27_/Q (SDFFNARX1_HVT)
                                                     0.3334   1.0000            1.2057 &   4.4231 f
  I_SDRAM_TOP/I_SDRAM_IF/n17780 (net)
                               5   5.2801 
  I_SDRAM_TOP/I_SDRAM_IF/U8879/A2 (AO22X1_RVT)
                                            0.0413   0.3334   1.0000   0.0288   0.0288 &   4.4519 f
  I_SDRAM_TOP/I_SDRAM_IF/U8879/Y (AO22X1_RVT)        0.0830   1.0000            0.4974 &   4.9493 f
  I_SDRAM_TOP/I_SDRAM_IF/n5687 (net)
                               1   0.7077 
  I_SDRAM_TOP/I_SDRAM_IF/U8881/A1 (OR2X1_HVT)
                                            0.0000   0.0830   1.0000   0.0000   0.0000 &   4.9493 f
  I_SDRAM_TOP/I_SDRAM_IF/U8881/Y (OR2X1_HVT)         0.1782   1.0000            0.4413 &   5.3905 f
  I_SDRAM_TOP/I_SDRAM_IF/n5736 (net)
                               2   1.8857 
  I_SDRAM_TOP/I_SDRAM_IF/U8885/A2 (AO22X1_RVT)
                                            0.0060   0.1782   1.0000   0.0042   0.0042 &   5.3947 f
  I_SDRAM_TOP/I_SDRAM_IF/U8885/Y (AO22X1_RVT)        0.0817   1.0000            0.3719 &   5.7666 f
  I_SDRAM_TOP/I_SDRAM_IF/N2775 (net)
                               1   0.6266 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__23_/D (SDFFNARX1_HVT)
                                            0.0000   0.0817   1.0000   0.0000   0.0000 &   5.7666 f
  data arrival time                                                                        5.7666

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0693     7.2193
  clock reconvergence pessimism                                                 0.0847     7.3040
  clock uncertainty                                                            -0.1000     7.2040
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__23_/CLK (SDFFNARX1_HVT)                       7.2040 f
  library setup time                                          1.0000           -1.4471     5.7569
  data required time                                                                       5.7569
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7569
  data arrival time                                                                       -5.7666
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0097


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__19_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642631843/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1676     3.2176
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__19_/CLK (SDFFNARX1_HVT)
                                                     0.0643                     0.0000     3.2176 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__19_/Q (SDFFNARX1_HVT)
                                                     0.3080   1.0000            1.1903 &   4.4079 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_913 (net)
                               5   4.5632 
  I_SDRAM_TOP/I_SDRAM_IF/U5473/A2 (AO22X1_RVT)
                                            0.0126   0.3080   1.0000   0.0089   0.0090 &   4.4169 f
  I_SDRAM_TOP/I_SDRAM_IF/U5473/Y (AO22X1_RVT)        0.0815   1.0000            0.4744 &   4.8912 f
  I_SDRAM_TOP/I_SDRAM_IF/n3338 (net)
                               1   0.5886 
  I_SDRAM_TOP/I_SDRAM_IF/U5475/A1 (OR2X1_HVT)
                                            0.0000   0.0815   1.0000   0.0000   0.0000 &   4.8912 f
  I_SDRAM_TOP/I_SDRAM_IF/U5475/Y (OR2X1_HVT)         0.1796   1.0000            0.4413 &   5.3325 f
  I_SDRAM_TOP/I_SDRAM_IF/n4892 (net)
                               2   1.9285 
  I_SDRAM_TOP/I_SDRAM_IF/U7965/A2 (AO22X1_RVT)
                                            0.0176   0.1796   1.0000   0.0122   0.0122 &   5.3447 f
  I_SDRAM_TOP/I_SDRAM_IF/U7965/Y (AO22X1_RVT)        0.1006   1.0000            0.4014 &   5.7461 f
  I_SDRAM_TOP/I_SDRAM_IF/N2628 (net)
                               1   2.1579 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__3_/D (SDFFNARX1_HVT)
                                            0.0146   0.1006   1.0000   0.0097   0.0097 &   5.7558 f
  data arrival time                                                                        5.7558

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0688     7.2188
  clock reconvergence pessimism                                                 0.0847     7.3035
  clock uncertainty                                                            -0.1000     7.2035
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__3_/CLK (SDFFNARX1_HVT)                        7.2035 f
  library setup time                                          1.0000           -1.4573     5.7462
  data required time                                                                       5.7462
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7462
  data arrival time                                                                       -5.7558
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0096


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__10_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642731844/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1739     3.2239
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__26_/CLK (SDFFNARX1_HVT)
                                                     0.0732                     0.0000     3.2239 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__26_/Q (SDFFNARX1_HVT)
                                                     0.3343   1.0000            1.2144 &   4.4383 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_203 (net)
                               5   5.3050 
  I_SDRAM_TOP/I_SDRAM_IF/U8828/A1 (OA22X1_HVT)
                                            0.0249   0.3343   1.0000   0.0173   0.0173 &   4.4556 f
  I_SDRAM_TOP/I_SDRAM_IF/U8828/Y (OA22X1_HVT)        0.2199   1.0000            0.8450 &   5.3006 f
  I_SDRAM_TOP/I_SDRAM_IF/n5616 (net)
                               1   0.6371 
  I_SDRAM_TOP/I_SDRAM_IF/U8829/A2 (AND2X1_HVT)
                                            0.0236   0.2199   1.0000   0.0164   0.0164 &   5.3170 f
  I_SDRAM_TOP/I_SDRAM_IF/U8829/Y (AND2X1_HVT)        0.1830   1.0000            0.4474 &   5.7644 f
  I_SDRAM_TOP/I_SDRAM_IF/n6181 (net)
                               2   1.8078 
  I_SDRAM_TOP/I_SDRAM_IF/U9364/A2 (AO22X1_HVT)
                                            0.0135   0.1830   1.0000   0.0093   0.0093 &   5.7737 f
  I_SDRAM_TOP/I_SDRAM_IF/U9364/Y (AO22X1_HVT)        0.2233   1.0000            0.6838 &   6.4575 f
  I_SDRAM_TOP/I_SDRAM_IF/N3870 (net)
                               1   2.4716 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__10_/D (SDFFNARX1_RVT)
                                            0.0445   0.2233   1.0000   0.0319   0.0320 &   6.4895 f
  data arrival time                                                                        6.4895

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0797     7.2297
  clock reconvergence pessimism                                                 0.0856     7.3153
  clock uncertainty                                                            -0.1000     7.2153
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__10_/CLK (SDFFNARX1_RVT)                      7.2153 f
  library setup time                                          1.0000           -0.7352     6.4801
  data required time                                                                       6.4801
  --------------------------------------------------------------------------------------------------
  data required time                                                                       6.4801
  data arrival time                                                                       -6.4895
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0094


  Startpoint: I_BLENDER_0/s4_op2_reg_29_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/mega_shift_reg_10__30_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_682432241/Y
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.3568     1.3568
  I_BLENDER_0/s4_op2_reg_29_/CLK (SDFFX1_LVT)        0.0928                     0.0000     1.3568 r
  I_BLENDER_0/s4_op2_reg_29_/Q (SDFFX1_LVT)          0.0427   1.0000            0.2827 &   1.6395 f
  I_BLENDER_0/s4_op2_29 (net)
                               2   1.3823 
  I_BLENDER_0/ZBUF_17_inst_23829/A (NBUFFX2_HVT)
                                            0.0000   0.0427   1.0000   0.0000   0.0000 &   1.6395 f
  I_BLENDER_0/ZBUF_17_inst_23829/Y (NBUFFX2_HVT)     0.2439   1.0000            0.3027 &   1.9421 f
  I_BLENDER_0/ZBUF_17_118 (net)
                               1   7.1772 
  I_BLENDER_0/U5846/A0 (HADDX1_HVT)         0.0825   0.2439   1.0000   0.0557   0.0561 &   1.9983 f
  I_BLENDER_0/U5846/SO (HADDX1_HVT)                  0.2094   1.0000            0.8778 &   2.8760 r
  I_BLENDER_0/n5717 (net)      1   1.9192 
  I_BLENDER_0/U5847/CI (FADDX2_HVT)         0.0238   0.2094   1.0000   0.0165   0.0165 &   2.8925 r
  I_BLENDER_0/U5847/S (FADDX2_HVT)                   0.4218   1.0000            1.4803 &   4.3729 f
  I_BLENDER_0/n9468 (net)      1   8.2614 
  I_BLENDER_0/mega_shift_reg_10__30_/D (SDFFARX1_HVT)
                                            0.1710   0.4218   1.0000   0.1268   0.1273 &   4.5001 f
  data arrival time                                                                        4.5001

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              1.2220     6.0220
  clock reconvergence pessimism                                                 0.0967     6.1187
  clock uncertainty                                                            -0.1000     6.0187
  I_BLENDER_0/mega_shift_reg_10__30_/CLK (SDFFARX1_HVT)                                    6.0187 r
  library setup time                                          1.0000           -1.5279     4.4908
  data required time                                                                       4.4908
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4908
  data arrival time                                                                       -4.5001
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0093


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__3_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_615931576/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0538     1.0538
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__3_/CLK (SDFFARX1_HVT)
                                                     0.1257                     0.0000     1.0538 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__3_/Q (SDFFARX1_HVT)
                                                     0.2961   1.0000            1.3186 &   2.3723 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_3__3_ (net)
                               5   4.7006 
  I_SDRAM_TOP/I_SDRAM_IF/U4060/A2 (AO22X1_HVT)
                                            0.0213   0.2961   1.0000   0.0148   0.0148 &   2.3871 f
  I_SDRAM_TOP/I_SDRAM_IF/U4060/Y (AO22X1_HVT)        0.1838   1.0000            0.7391 &   3.1262 f
  I_SDRAM_TOP/I_SDRAM_IF/n2133 (net)
                               1   1.2139 
  I_SDRAM_TOP/I_SDRAM_IF/U4062/A1 (OR2X1_HVT)
                                            0.0049   0.1838   1.0000   0.0034   0.0034 &   3.1296 f
  I_SDRAM_TOP/I_SDRAM_IF/U4062/Y (OR2X1_HVT)         0.1800   1.0000            0.5276 &   3.6573 f
  I_SDRAM_TOP/I_SDRAM_IF/n2323 (net)
                               2   1.9399 
  I_SDRAM_TOP/I_SDRAM_IF/U4317/A2 (AO22X1_HVT)
                                            0.0073   0.1800   1.0000   0.0051   0.0051 &   3.6624 f
  I_SDRAM_TOP/I_SDRAM_IF/U4317/Y (AO22X1_HVT)        0.1955   1.0000            0.6552 &   4.3176 f
  I_SDRAM_TOP/I_SDRAM_IF/N554 (net)
                               1   1.5987 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__19_/D (SDFFARX1_RVT)
                                            0.0516   0.1955   1.0000   0.0367   0.0367 &   4.3543 f
  data arrival time                                                                        4.3543

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9333     5.0333
  clock reconvergence pessimism                                                 0.0947     5.1279
  clock uncertainty                                                            -0.1000     5.0279
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__19_/CLK (SDFFARX1_RVT)                        5.0279 r
  library setup time                                          1.0000           -0.6828     4.3451
  data required time                                                                       4.3451
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.3451
  data arrival time                                                                       -4.3543
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0092


  Startpoint: I_BLENDER_1/s3_op2_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_1/R_594
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_682432241/Y
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.3649     1.3649
  I_BLENDER_1/s3_op2_reg_13_/CLK (SDFFARX2_LVT)      0.1061                     0.0000     1.3649 r
  I_BLENDER_1/s3_op2_reg_13_/Q (SDFFARX2_LVT)        0.1209   1.0000            0.5068 &   1.8716 r
  I_BLENDER_1/s3_op2_13 (net)
                               5   8.8254 
  I_BLENDER_1/ZBUF_399_inst_22872/A (NBUFFX4_LVT)
                                            0.0074   0.1209   1.0000   0.0051   0.0053 &   1.8769 r
  I_BLENDER_1/ZBUF_399_inst_22872/Y (NBUFFX4_LVT)    0.0950   1.0000            0.1562 &   2.0332 r
  I_BLENDER_1/ZBUF_399_32 (net)
                              12  13.3544 
  I_BLENDER_1/U5505/A1 (AND2X1_RVT)         0.0000   0.0951   1.0000   0.0000   0.0004 &   2.0336 r
  I_BLENDER_1/U5505/Y (AND2X1_RVT)                   0.1840   1.0000            0.2281 &   2.2616 r
  I_BLENDER_1/n5755 (net)      4   5.3903 
  I_BLENDER_1/U5507/A1 (NAND2X1_RVT)        0.0426   0.1840   1.0000   0.0291   0.0291 &   2.2907 r
  I_BLENDER_1/U5507/Y (NAND2X1_RVT)                  0.1038   1.0000            0.3094 &   2.6001 f
  I_BLENDER_1/n5615 (net)      4   4.3490 
  I_BLENDER_1/U5509/A1 (AND2X1_HVT)         0.0037   0.1038   1.0000   0.0026   0.0026 &   2.6027 f
  I_BLENDER_1/U5509/Y (AND2X1_HVT)                   0.1964   1.0000            0.3488 &   2.9515 f
  I_BLENDER_1/n5402 (net)      1   2.2174 
  I_BLENDER_1/U5591/A (FADDX1_LVT)          0.0000   0.1964   1.0000   0.0000   0.0000 &   2.9515 f
  I_BLENDER_1/U5591/CO (FADDX1_LVT)                  0.0738   1.0000            0.2593 &   3.2108 f
  I_BLENDER_1/n5588 (net)      1   1.7886 
  I_BLENDER_1/U5763/CI (FADDX1_RVT)         0.0000   0.0738   1.0000   0.0000   0.0000 &   3.2108 f
  I_BLENDER_1/U5763/S (FADDX1_RVT)                   0.1466   1.0000            0.5469 &   3.7576 r
  I_BLENDER_1/n5621 (net)      1   2.8256 
  I_BLENDER_1/U5796/B (FADDX1_LVT)          0.0072   0.1466   1.0000   0.0050   0.0050 &   3.7627 r
  I_BLENDER_1/U5796/CO (FADDX1_LVT)                  0.0766   1.0000            0.1755 &   3.9382 r
  I_BLENDER_1/n5643 (net)      1   2.2928 
  I_BLENDER_1/U5815/A (FADDX1_LVT)          0.0000   0.0766   1.0000   0.0000   0.0000 &   3.9382 r
  I_BLENDER_1/U5815/S (FADDX1_LVT)                   0.0673   1.0000            0.2162 &   4.1544 f
  I_BLENDER_1/n5623 (net)      1   0.9889 
  I_BLENDER_1/U5797/A (INVX1_HVT)           0.0000   0.0673   1.0000   0.0000   0.0000 &   4.1544 f
  I_BLENDER_1/U5797/Y (INVX1_HVT)                    0.1742   1.0000            0.1337 &   4.2881 r
  I_BLENDER_1/n5693 (net)      3   2.8982 
  I_BLENDER_1/U1156/A2 (XOR3X2_HVT)         0.0000   0.1742   1.0000   0.0000   0.0000 &   4.2881 r
  I_BLENDER_1/U1156/Y (XOR3X2_HVT)                   0.2552   1.0000            1.3048 &   5.5929 f
  I_BLENDER_1/n5631 (net)      1   0.9368 
  I_BLENDER_1/U5801/A (INVX1_LVT)           0.0220   0.2552   1.0000   0.0152   0.0152 &   5.6081 f
  I_BLENDER_1/U5801/Y (INVX1_LVT)                    0.1240   1.0000            0.1490 &   5.7571 r
  I_BLENDER_1/N788 (net)       1   1.5154 
  I_BLENDER_1/R_594/D (SDFFX2_LVT)          0.0450   0.1240   1.0000   0.0319   0.0319 &   5.7890 r
  data arrival time                                                                        5.7890

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              1.2290     6.0290
  clock reconvergence pessimism                                                 0.0967     6.1258
  clock uncertainty                                                            -0.1000     6.0258
  I_BLENDER_1/R_594/CLK (SDFFX2_LVT)                                                       6.0258 r
  library setup time                                          1.0000           -0.2458     5.7800
  data required time                                                                       5.7800
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7800
  data arrival time                                                                       -5.7890
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0090


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__16_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1643     3.2143
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__24_/CLK (SDFFNARX1_HVT)
                                                     0.0597                     0.0000     3.2143 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__24_/Q (SDFFNARX1_HVT)
                                                     0.2831   1.0000            1.1694 &   4.3837 f
  I_SDRAM_TOP/I_SDRAM_IF/n17416 (net)
                               5   3.8454 
  I_SDRAM_TOP/I_SDRAM_IF/U9157/A1 (OA22X1_RVT)
                                            0.0000   0.2831   1.0000   0.0000   0.0000 &   4.3837 f
  I_SDRAM_TOP/I_SDRAM_IF/U9157/Y (OA22X1_RVT)        0.1212   1.0000            0.5217 &   4.9054 f
  I_SDRAM_TOP/I_SDRAM_IF/n5954 (net)
                               1   1.3648 
  I_SDRAM_TOP/I_SDRAM_IF/U9158/A2 (AND2X1_RVT)
                                            0.0222   0.1212   1.0000   0.0159   0.0160 &   4.9213 f
  I_SDRAM_TOP/I_SDRAM_IF/U9158/Y (AND2X1_RVT)        0.0774   1.0000            0.2229 &   5.1442 f
  I_SDRAM_TOP/I_SDRAM_IF/n6130 (net)
                               2   1.4861 
  I_SDRAM_TOP/I_SDRAM_IF/U9162/A2 (AO22X1_HVT)
                                            0.0000   0.0774   1.0000   0.0000   0.0000 &   5.1443 f
  I_SDRAM_TOP/I_SDRAM_IF/U9162/Y (AO22X1_HVT)        0.1797   1.0000            0.5540 &   5.6983 f
  I_SDRAM_TOP/I_SDRAM_IF/N2768 (net)
                               1   1.0832 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__16_/D (SDFFNARX1_HVT)
                                            0.0225   0.1797   1.0000   0.0157   0.0157 &   5.7140 f
  data arrival time                                                                        5.7140

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0739     7.2239
  clock reconvergence pessimism                                                 0.0709     7.2948
  clock uncertainty                                                            -0.1000     7.1948
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__16_/CLK (SDFFNARX1_HVT)                       7.1948 f
  library setup time                                          1.0000           -1.4897     5.7052
  data required time                                                                       5.7052
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7052
  data arrival time                                                                       -5.7140
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0088


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1717     3.2217
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__12_/CLK (SDFFNARX1_HVT)
                                                     0.0775                     0.0000     3.2217 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__12_/Q (SDFFNARX1_HVT)
                                                     0.2938   1.0000            1.1912 &   4.4129 f
  I_SDRAM_TOP/I_SDRAM_IF/n17796 (net)
                               5   4.1652 
  I_SDRAM_TOP/I_SDRAM_IF/U6046/A2 (AO22X1_RVT)
                                            0.0275   0.2938   1.0000   0.0190   0.0191 &   4.4320 f
  I_SDRAM_TOP/I_SDRAM_IF/U6046/Y (AO22X1_RVT)        0.0902   1.0000            0.4765 &   4.9084 f
  I_SDRAM_TOP/I_SDRAM_IF/n3614 (net)
                               1   1.2281 
  I_SDRAM_TOP/I_SDRAM_IF/U6047/A2 (OR2X1_HVT)
                                            0.0104   0.0902   1.0000   0.0072   0.0072 &   4.9156 f
  I_SDRAM_TOP/I_SDRAM_IF/U6047/Y (OR2X1_HVT)         0.1870   1.0000            0.4166 &   5.3322 f
  I_SDRAM_TOP/I_SDRAM_IF/n5703 (net)
                               2   2.1481 
  I_SDRAM_TOP/I_SDRAM_IF/U8892/A2 (AO22X1_RVT)
                                            0.0301   0.1870   1.0000   0.0215   0.0215 &   5.3537 f
  I_SDRAM_TOP/I_SDRAM_IF/U8892/Y (AO22X1_RVT)        0.0860   1.0000            0.3862 &   5.7399 f
  I_SDRAM_TOP/I_SDRAM_IF/N3065 (net)
                               1   0.9469 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__28_/D (SDFFNARX1_HVT)
                                            0.0054   0.0860   1.0000   0.0037   0.0037 &   5.7436 f
  data arrival time                                                                        5.7436

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0661     7.2161
  clock reconvergence pessimism                                                 0.0709     7.2870
  clock uncertainty                                                            -0.1000     7.1870
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__28_/CLK (SDFFNARX1_HVT)                      7.1870 f
  library setup time                                          1.0000           -1.4521     5.7348
  data required time                                                                       5.7348
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7348
  data arrival time                                                                       -5.7436
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0088


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_639931816/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1641     3.2141
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__12_/CLK (SDFFNARX1_HVT)
                                                     0.0599                     0.0000     3.2141 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__12_/Q (SDFFNARX1_HVT)
                                                     0.2968   1.0000            1.1797 &   4.3938 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_803 (net)
                               5   4.2470 
  I_SDRAM_TOP/I_SDRAM_IF/U9048/A1 (OA22X1_RVT)
                                            0.0339   0.2968   1.0000   0.0226   0.0227 &   4.4165 f
  I_SDRAM_TOP/I_SDRAM_IF/U9048/Y (OA22X1_RVT)        0.1126   1.0000            0.5183 &   4.9348 f
  I_SDRAM_TOP/I_SDRAM_IF/n5866 (net)
                               1   0.7757 
  I_SDRAM_TOP/I_SDRAM_IF/U9049/A2 (AND2X1_HVT)
                                            0.0071   0.1126   1.0000   0.0049   0.0049 &   4.9397 f
  I_SDRAM_TOP/I_SDRAM_IF/U9049/Y (AND2X1_HVT)        0.2058   1.0000            0.3809 &   5.3206 f
  I_SDRAM_TOP/I_SDRAM_IF/n6226 (net)
                               2   2.4948 
  I_SDRAM_TOP/I_SDRAM_IF/U9053/A2 (AO22X1_RVT)
                                            0.0522   0.2058   1.0000   0.0363   0.0363 &   5.3569 f
  I_SDRAM_TOP/I_SDRAM_IF/U9053/Y (AO22X1_RVT)        0.0891   1.0000            0.4060 &   5.7629 f
  I_SDRAM_TOP/I_SDRAM_IF/N2815 (net)
                               1   1.2033 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__0_/D (SDFFNARX1_HVT)
                                            0.0092   0.0891   1.0000   0.0063   0.0063 &   5.7692 f
  data arrival time                                                                        5.7692

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0662     7.2162
  clock reconvergence pessimism                                                 0.0980     7.3142
  clock uncertainty                                                            -0.1000     7.2142
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__0_/CLK (SDFFNARX1_HVT)                       7.2142 f
  library setup time                                          1.0000           -1.4537     5.7605
  data required time                                                                       5.7605
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7605
  data arrival time                                                                       -5.7692
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0087


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__2_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__18_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_615931576/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0525     1.0525
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__2_/CLK (SDFFARX1_HVT)
                                                     0.1246                     0.0000     1.0525 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__2_/Q (SDFFARX1_HVT)
                                                     0.3058   1.0000            1.3237 &   2.3763 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_4__2_ (net)
                               5   4.9691 
  I_SDRAM_TOP/I_SDRAM_IF/U939/A2 (AO22X1_HVT)
                                            0.0203   0.3058   1.0000   0.0141   0.0141 &   2.3904 f
  I_SDRAM_TOP/I_SDRAM_IF/U939/Y (AO22X1_HVT)         0.1734   1.0000            0.7351 &   3.1255 f
  I_SDRAM_TOP/I_SDRAM_IF/n247 (net)
                               1   0.8788 
  I_SDRAM_TOP/I_SDRAM_IF/U941/A1 (OR2X1_HVT)
                                            0.0123   0.1734   1.0000   0.0085   0.0085 &   3.1340 f
  I_SDRAM_TOP/I_SDRAM_IF/U941/Y (OR2X1_HVT)          0.1770   1.0000            0.5160 &   3.6500 f
  I_SDRAM_TOP/I_SDRAM_IF/n2230 (net)
                               2   1.8430 
  I_SDRAM_TOP/I_SDRAM_IF/U4195/A2 (AO22X1_HVT)
                                            0.0307   0.1770   1.0000   0.0220   0.0220 &   3.6720 f
  I_SDRAM_TOP/I_SDRAM_IF/U4195/Y (AO22X1_HVT)        0.1845   1.0000            0.6409 &   4.3129 f
  I_SDRAM_TOP/I_SDRAM_IF/N585 (net)
                               1   1.2415 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__18_/D (SDFFARX1_RVT)
                                            0.0628   0.1845   1.0000   0.0453   0.0453 &   4.3582 f
  data arrival time                                                                        4.3582

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9320     5.0320
  clock reconvergence pessimism                                                 0.0947     5.1266
  clock uncertainty                                                            -0.1000     5.0266
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__18_/CLK (SDFFARX1_RVT)                        5.0266 r
  library setup time                                          1.0000           -0.6770     4.3496
  data required time                                                                       4.3496
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.3496
  data arrival time                                                                       -4.3582
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0086


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640331820/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1718     3.2218
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__6_/CLK (SDFFNARX1_HVT)
                                                     0.0696                     0.0000     3.2218 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__6_/Q (SDFFNARX1_HVT)
                                                     0.3516   1.0000            1.2229 &   4.4447 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_711 (net)
                               5   5.7924 
  I_SDRAM_TOP/I_SDRAM_IF/U9574/A2 (AO22X1_RVT)
                                            0.0207   0.3516   1.0000   0.0144   0.0144 &   4.4591 f
  I_SDRAM_TOP/I_SDRAM_IF/U9574/Y (AO22X1_RVT)        0.0848   1.0000            0.5150 &   4.9742 f
  I_SDRAM_TOP/I_SDRAM_IF/n6349 (net)
                               1   0.8447 
  I_SDRAM_TOP/I_SDRAM_IF/U9575/A2 (OR2X1_HVT)
                                            0.0049   0.0848   1.0000   0.0034   0.0034 &   4.9775 f
  I_SDRAM_TOP/I_SDRAM_IF/U9575/Y (OR2X1_HVT)         0.1771   1.0000            0.4058 &   5.3834 f
  I_SDRAM_TOP/I_SDRAM_IF/n6865 (net)
                               2   1.8484 
  I_SDRAM_TOP/I_SDRAM_IF/U10231/A2 (AO22X1_RVT)
                                            0.0086   0.1771   1.0000   0.0060   0.0060 &   5.3894 f
  I_SDRAM_TOP/I_SDRAM_IF/U10231/Y (AO22X1_RVT)       0.0890   1.0000            0.3829 &   5.7722 f
  I_SDRAM_TOP/I_SDRAM_IF/N2944 (net)
                               1   1.1878 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__2_/D (SDFFNARX1_HVT)
                                            0.0142   0.0890   1.0000   0.0101   0.0101 &   5.7824 f
  data arrival time                                                                        5.7824

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0726     7.2226
  clock reconvergence pessimism                                                 0.0991     7.3218
  clock uncertainty                                                            -0.1000     7.2218
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__2_/CLK (SDFFNARX1_HVT)                       7.2218 f
  library setup time                                          1.0000           -1.4480     5.7738
  data required time                                                                       5.7738
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7738
  data arrival time                                                                       -5.7824
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0085


  Startpoint: I_BLENDER_1/R_509
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_1/s4_op1_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_682432241/Y
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.3575     1.3575
  I_BLENDER_1/R_509/CLK (SDFFX1_RVT)                 0.0851                     0.0000     1.3575 r
  I_BLENDER_1/R_509/Q (SDFFX1_RVT)                   0.1185   1.0000            0.5282 &   1.8857 r
  I_BLENDER_1/n1248 (net)      2   2.6900 
  I_BLENDER_1/U341/A4 (AOI22X1_LVT)         0.0299   0.1185   1.0000   0.0210   0.0211 &   1.9067 r
  I_BLENDER_1/U341/Y (AOI22X1_LVT)                   0.0358   1.0000            0.1486 &   2.0554 f
  I_BLENDER_1/n333 (net)       1   1.8922 
  I_BLENDER_1/U346/A2 (AOI22X2_LVT)         0.0030   0.0358   1.0000   0.0020   0.0021 &   2.0574 f
  I_BLENDER_1/U346/Y (AOI22X2_LVT)                   0.0720   1.0000            0.1988 &   2.2562 r
  I_BLENDER_1/n2621 (net)      6   6.4672 
  I_BLENDER_1/ctmTdsLR_2_54316/A2 (NAND3X0_LVT)
                                            0.0097   0.0720   1.0000   0.0067   0.0070 &   2.2632 r
  I_BLENDER_1/ctmTdsLR_2_54316/Y (NAND3X0_LVT)       0.0647   1.0000            0.0689 &   2.3321 f
  I_BLENDER_1/copt_net_41435 (net)
                               1   0.6559 
  I_BLENDER_1/ctmTdsLR_1_54315/A1 (AND2X2_LVT)
                                            0.0000   0.0647   1.0000   0.0000   0.0000 &   2.3321 f
  I_BLENDER_1/ctmTdsLR_1_54315/Y (AND2X2_LVT)        0.0562   1.0000            0.1252 &   2.4574 f
  I_BLENDER_1/n365 (net)       2   3.8721 
  I_BLENDER_1/ctmTdsLR_1_54274/A3 (AO22X1_LVT)
                                            0.0068   0.0562   1.0000   0.0047   0.0048 &   2.4622 f
  I_BLENDER_1/ctmTdsLR_1_54274/Y (AO22X1_LVT)        0.0525   1.0000            0.1085 &   2.5706 f
  I_BLENDER_1/n9803 (net)      3   2.5508 
  I_BLENDER_1/U1697/A3 (AO22X1_LVT)         0.0023   0.0525   1.0000   0.0016   0.0016 &   2.5723 f
  I_BLENDER_1/U1697/Y (AO22X1_LVT)                   0.0567   1.0000            0.0981 &   2.6703 f
  I_BLENDER_1/n1003 (net)      2   1.4683 
  I_BLENDER_1/ctmTdsLR_1_54280/A1 (AO21X1_LVT)
                                            0.0000   0.0567   1.0000   0.0000   0.0000 &   2.6703 f
  I_BLENDER_1/ctmTdsLR_1_54280/Y (AO21X1_LVT)        0.0475   1.0000            0.1394 &   2.8097 f
  I_BLENDER_1/n495 (net)       1   1.5926 
  I_BLENDER_1/U4180/A3 (XOR3X2_LVT)         0.0028   0.0475   1.0000   0.0020   0.0020 &   2.8117 f
  I_BLENDER_1/U4180/Y (XOR3X2_LVT)                   0.0992   1.0000            0.1241 &   2.9358 f
  I_BLENDER_1/n9789 (net)      1   5.4679 
  I_BLENDER_1/ZINV_962_inst_54085/A (INVX8_LVT)
                                            0.0000   0.0992   1.0000   0.0000   0.0000 &   2.9358 f
  I_BLENDER_1/ZINV_962_inst_54085/Y (INVX8_LVT)      0.0825   1.0000            0.0944 &   3.0302 r
  I_BLENDER_1/ZINV_962_124 (net)
                              18  30.1888 
  I_BLENDER_1/U861/A2 (OR2X1_RVT)           0.0000   0.0830   1.0000   0.0000   0.0052 &   3.0354 r
  I_BLENDER_1/U861/Y (OR2X1_RVT)                     0.1344   1.0000            0.1819 &   3.2173 r
  I_BLENDER_1/n819 (net)       3   3.4515 
  I_BLENDER_1/U862/A (INVX1_RVT)            0.0173   0.1344   1.0000   0.0121   0.0121 &   3.2294 r
  I_BLENDER_1/U862/Y (INVX1_RVT)                     0.0792   1.0000            0.0996 &   3.3291 f
  I_BLENDER_1/n729 (net)       2   1.8373 
  I_BLENDER_1/U137/A1 (OA21X1_LVT)          0.0127   0.0792   1.0000   0.0088   0.0088 &   3.3379 f
  I_BLENDER_1/U137/Y (OA21X1_LVT)                    0.0471   1.0000            0.1597 &   3.4976 f
  I_BLENDER_1/n7871 (net)      1   1.1177 
  I_BLENDER_1/ctmTdsLR_1_54354/A2 (OA22X1_LVT)
                                            0.0000   0.0471   1.0000   0.0000   0.0000 &   3.4976 f
  I_BLENDER_1/ctmTdsLR_1_54354/Y (OA22X1_LVT)        0.0629   1.0000            0.1500 &   3.6476 f
  I_BLENDER_1/n843 (net)       2   1.9780 
  I_BLENDER_1/U1282/A1 (NAND2X2_LVT)        0.0000   0.0629   1.0000   0.0000   0.0000 &   3.6476 f
  I_BLENDER_1/U1282/Y (NAND2X2_LVT)                  0.0342   1.0000            0.1342 &   3.7818 r
  I_BLENDER_1/n8197 (net)      2   1.6793 
  I_BLENDER_1/U7278/A (INVX1_LVT)           0.0000   0.0342   1.0000   0.0000   0.0000 &   3.7818 r
  I_BLENDER_1/U7278/Y (INVX1_LVT)                    0.0270   1.0000            0.0283 &   3.8101 f
  I_BLENDER_1/n844 (net)       1   1.4899 
  I_BLENDER_1/U4897/A3 (XOR3X2_LVT)         0.0014   0.0270   1.0000   0.0010   0.0010 &   3.8111 f
  I_BLENDER_1/U4897/Y (XOR3X2_LVT)                   0.0906   1.0000            0.0918 &   3.9029 f
  I_BLENDER_1/n9438 (net)      2   1.9207 
  I_BLENDER_1/U4887/A2 (OR2X1_LVT)          0.0084   0.0906   1.0000   0.0058   0.0058 &   3.9087 f
  I_BLENDER_1/U4887/Y (OR2X1_LVT)                    0.0485   1.0000            0.1236 &   4.0323 f
  I_BLENDER_1/n1861 (net)      3   2.7634 
  I_BLENDER_1/U4687/A1 (NAND2X0_LVT)        0.0000   0.0485   1.0000   0.0000   0.0000 &   4.0323 f
  I_BLENDER_1/U4687/Y (NAND2X0_LVT)                  0.0979   1.0000            0.0888 &   4.1211 r
  I_BLENDER_1/n9439 (net)      1   1.3606 
  I_BLENDER_1/U4898/A1 (XOR2X1_LVT)         0.0000   0.0979   1.0000   0.0000   0.0000 &   4.1211 r
  I_BLENDER_1/U4898/Y (XOR2X1_LVT)                   0.0739   1.0000            0.2057 &   4.3268 f
  I_BLENDER_1/n816 (net)       2   1.5870 
  I_BLENDER_1/U942/A2 (NAND2X1_LVT)         0.0000   0.0739   1.0000   0.0000   0.0000 &   4.3268 f
  I_BLENDER_1/U942/Y (NAND2X1_LVT)                   0.0634   1.0000            0.1645 &   4.4913 r
  I_BLENDER_1/n1554 (net)      3   3.0706 
  I_BLENDER_1/U4549/A2 (AO21X1_LVT)         0.0025   0.0634   1.0000   0.0017   0.0018 &   4.4931 r
  I_BLENDER_1/U4549/Y (AO21X1_LVT)                   0.0435   1.0000            0.1070 &   4.6000 r
  I_BLENDER_1/n1558 (net)      1   0.8573 
  I_BLENDER_1/U1722/A1 (NAND2X1_LVT)        0.0000   0.0435   1.0000   0.0000   0.0000 &   4.6000 r
  I_BLENDER_1/U1722/Y (NAND2X1_LVT)                  0.0505   1.0000            0.1190 &   4.7190 f
  I_BLENDER_1/n8606 (net)      4   3.9975 
  I_BLENDER_1/U1718/A3 (AO21X1_LVT)         0.0014   0.0505   1.0000   0.0010   0.0010 &   4.7200 f
  I_BLENDER_1/U1718/Y (AO21X1_LVT)                   0.0517   1.0000            0.0950 &   4.8151 f
  I_BLENDER_1/n801 (net)       3   2.2024 
  I_BLENDER_1/U4924/A3 (OA21X1_LVT)         0.0039   0.0517   1.0000   0.0027   0.0027 &   4.8178 f
  I_BLENDER_1/U4924/Y (OA21X1_LVT)                   0.0496   1.0000            0.1090 &   4.9268 f
  I_BLENDER_1/n7959 (net)      1   1.5116 
  I_BLENDER_1/U1770/A2 (OR2X1_LVT)          0.0131   0.0496   1.0000   0.0092   0.0092 &   4.9359 f
  I_BLENDER_1/U1770/Y (OR2X1_LVT)                    0.0313   1.0000            0.0859 &   5.0218 f
  I_BLENDER_1/n470 (net)       1   0.5901 
  I_BLENDER_1/U1664/A1 (AND3X1_LVT)         0.0000   0.0313   1.0000   0.0000   0.0000 &   5.0218 f
  I_BLENDER_1/U1664/Y (AND3X1_LVT)                   0.0536   1.0000            0.1004 &   5.1223 f
  I_BLENDER_1/n1071 (net)      1   1.6160 
  I_BLENDER_1/ZINV_100_inst_54116/A (INVX2_LVT)
                                            0.0000   0.0536   1.0000   0.0000   0.0000 &   5.1223 f
  I_BLENDER_1/ZINV_100_inst_54116/Y (INVX2_LVT)      0.0596   1.0000            0.0671 &   5.1893 r
  I_BLENDER_1/ZINV_100_126 (net)
                               2   5.6417 
  I_BLENDER_1/U4241/A2 (OR2X1_LVT)          0.0000   0.0596   1.0000   0.0000   0.0002 &   5.1895 r
  I_BLENDER_1/U4241/Y (OR2X1_LVT)                    0.0715   1.0000            0.1002 &   5.2897 r
  I_BLENDER_1/n6531 (net)      4   3.3649 
  I_BLENDER_1/U2925/A2 (AND2X1_LVT)         0.0035   0.0715   1.0000   0.0024   0.0024 &   5.2921 r
  I_BLENDER_1/U2925/Y (AND2X1_LVT)                   0.0441   1.0000            0.0921 &   5.3843 r
  I_BLENDER_1/n9079 (net)      1   1.4654 
  I_BLENDER_1/U1159/A1 (XOR2X2_LVT)         0.0000   0.0441   1.0000   0.0000   0.0000 &   5.3843 r
  I_BLENDER_1/U1159/Y (XOR2X2_LVT)                   0.0685   1.0000            0.1707 &   5.5549 f
  I_BLENDER_1/n9078 (net)      1   3.2839 
  I_BLENDER_1/U2921/A1 (AO21X1_LVT)         0.0227   0.0685   1.0000   0.0160   0.0161 &   5.5710 f
  I_BLENDER_1/U2921/Y (AO21X1_LVT)                   0.0417   1.0000            0.1384 &   5.7094 f
  I_BLENDER_1/N865 (net)       1   0.6865 
  I_BLENDER_1/s4_op1_reg_18_/D (SDFFX2_LVT)
                                            0.0000   0.0417   1.0000   0.0000   0.0000 &   5.7094 f
  data arrival time                                                                        5.7094

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              1.2421     6.0421
  clock reconvergence pessimism                                                 0.0967     6.1389
  clock uncertainty                                                            -0.1000     6.0389
  I_BLENDER_1/s4_op1_reg_18_/CLK (SDFFX2_LVT)                                              6.0389 r
  library setup time                                          1.0000           -0.3380     5.7008
  data required time                                                                       5.7008
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7008
  data arrival time                                                                       -5.7094
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0085


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__20_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642631843/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1645     3.2145
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__4_/CLK (SDFFNARX1_HVT)
                                                     0.0599                     0.0000     3.2145 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__4_/Q (SDFFNARX1_HVT)
                                                     0.3097   1.0000            1.1882 &   4.4027 f
  I_SDRAM_TOP/I_SDRAM_IF/n17464 (net)
                               5   4.6119 
  I_SDRAM_TOP/I_SDRAM_IF/U8861/A2 (AO22X1_RVT)
                                            0.0466   0.3097   1.0000   0.0297   0.0298 &   4.4324 f
  I_SDRAM_TOP/I_SDRAM_IF/U8861/Y (AO22X1_RVT)        0.0926   1.0000            0.4936 &   4.9261 f
  I_SDRAM_TOP/I_SDRAM_IF/n5658 (net)
                               1   1.4779 
  I_SDRAM_TOP/I_SDRAM_IF/U8862/A2 (OR2X1_HVT)
                                            0.0065   0.0926   1.0000   0.0045   0.0045 &   4.9305 f
  I_SDRAM_TOP/I_SDRAM_IF/U8862/Y (OR2X1_HVT)         0.1845   1.0000            0.4163 &   5.3468 f
  I_SDRAM_TOP/I_SDRAM_IF/n5754 (net)
                               2   2.0803 
  I_SDRAM_TOP/I_SDRAM_IF/U8866/A2 (AO22X1_RVT)
                                            0.0300   0.1845   1.0000   0.0214   0.0215 &   5.3683 f
  I_SDRAM_TOP/I_SDRAM_IF/U8866/Y (AO22X1_RVT)        0.0896   1.0000            0.3898 &   5.7580 f
  I_SDRAM_TOP/I_SDRAM_IF/N2930 (net)
                               1   1.2432 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__20_/D (SDFFNARX1_HVT)
                                            0.0116   0.0896   1.0000   0.0081   0.0081 &   5.7662 f
  data arrival time                                                                        5.7662

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0712     7.2212
  clock reconvergence pessimism                                                 0.0847     7.3059
  clock uncertainty                                                            -0.1000     7.2059
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__20_/CLK (SDFFNARX1_HVT)                      7.2059 f
  library setup time                                          1.0000           -1.4482     5.7577
  data required time                                                                       5.7577
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7577
  data arrival time                                                                       -5.7662
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0085


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642731844/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1739     3.2239
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__26_/CLK (SDFFNARX1_HVT)
                                                     0.0732                     0.0000     3.2239 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__26_/Q (SDFFNARX1_HVT)
                                                     0.3343   1.0000            1.2144 &   4.4383 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_203 (net)
                               5   5.3050 
  I_SDRAM_TOP/I_SDRAM_IF/U7796/A2 (AO22X1_RVT)
                                            0.0249   0.3343   1.0000   0.0173   0.0173 &   4.4556 f
  I_SDRAM_TOP/I_SDRAM_IF/U7796/Y (AO22X1_RVT)        0.0840   1.0000            0.4998 &   4.9554 f
  I_SDRAM_TOP/I_SDRAM_IF/n4751 (net)
                               1   0.7841 
  I_SDRAM_TOP/I_SDRAM_IF/U7797/A2 (OR2X1_HVT)
                                            0.0000   0.0840   1.0000   0.0000   0.0000 &   4.9554 f
  I_SDRAM_TOP/I_SDRAM_IF/U7797/Y (OR2X1_HVT)         0.1642   1.0000            0.3932 &   5.3486 f
  I_SDRAM_TOP/I_SDRAM_IF/n5223 (net)
                               2   1.4298 
  I_SDRAM_TOP/I_SDRAM_IF/U8357/A2 (AO22X1_RVT)
                                            0.0151   0.1642   1.0000   0.0105   0.0105 &   5.3591 f
  I_SDRAM_TOP/I_SDRAM_IF/U8357/Y (AO22X1_RVT)        0.1108   1.0000            0.4007 &   5.7598 f
  I_SDRAM_TOP/I_SDRAM_IF/N3882 (net)
                               1   3.0249 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__22_/D (SDFFNARX1_HVT)
                                            0.0142   0.1108   1.0000   0.0099   0.0100 &   5.7698 f
  data arrival time                                                                        5.7698

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0795     7.2295
  clock reconvergence pessimism                                                 0.0856     7.3151
  clock uncertainty                                                            -0.1000     7.2151
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__22_/CLK (SDFFNARX1_HVT)                      7.2151 f
  library setup time                                          1.0000           -1.4538     5.7614
  data required time                                                                       5.7614
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7614
  data arrival time                                                                       -5.7698
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0084


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln32793/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1654     3.2154
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__26_/CLK (SDFFNARX1_HVT)
                                                     0.0617                     0.0000     3.2154 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__26_/Q (SDFFNARX1_HVT)
                                                     0.3278   1.0000            1.2014 &   4.4167 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_420 (net)
                               5   5.1227 
  I_SDRAM_TOP/I_SDRAM_IF/U9564/A2 (AO22X1_RVT)
                                            0.0000   0.3278   1.0000   0.0000   0.0000 &   4.4168 f
  I_SDRAM_TOP/I_SDRAM_IF/U9564/Y (AO22X1_RVT)        0.0892   1.0000            0.5031 &   4.9199 f
  I_SDRAM_TOP/I_SDRAM_IF/n6343 (net)
                               1   1.1978 
  I_SDRAM_TOP/I_SDRAM_IF/U9565/A2 (OR2X1_HVT)
                                            0.0120   0.0892   1.0000   0.0084   0.0085 &   4.9284 f
  I_SDRAM_TOP/I_SDRAM_IF/U9565/Y (OR2X1_HVT)         0.2040   1.0000            0.4278 &   5.3562 f
  I_SDRAM_TOP/I_SDRAM_IF/n6861 (net)
                               2   2.6457 
  I_SDRAM_TOP/I_SDRAM_IF/U9569/A2 (AO22X1_RVT)
                                            0.0338   0.2040   1.0000   0.0235   0.0235 &   5.3797 f
  I_SDRAM_TOP/I_SDRAM_IF/U9569/Y (AO22X1_RVT)        0.0829   1.0000            0.3945 &   5.7742 f
  I_SDRAM_TOP/I_SDRAM_IF/N3502 (net)
                               1   0.7203 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__22_/D (SDFFNARX1_HVT)
                                            0.0000   0.0829   1.0000   0.0000   0.0000 &   5.7742 f
  data arrival time                                                                        5.7742

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0673     7.2173
  clock reconvergence pessimism                                                 0.0981     7.3154
  clock uncertainty                                                            -0.1000     7.2154
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__22_/CLK (SDFFNARX1_HVT)                      7.2154 f
  library setup time                                          1.0000           -1.4496     5.7658
  data required time                                                                       5.7658
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7658
  data arrival time                                                                       -5.7742
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0084


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642631843/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1683     3.2183
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__31_/CLK (SDFFNARX1_HVT)
                                                     0.0643                     0.0000     3.2183 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__31_/Q (SDFFNARX1_HVT)
                                                     0.3193   1.0000            1.1978 &   4.4160 f
  I_SDRAM_TOP/I_SDRAM_IF/n17824 (net)
                               5   4.8827 
  I_SDRAM_TOP/I_SDRAM_IF/U8790/A2 (AO22X1_RVT)
                                            0.0380   0.3193   1.0000   0.0263   0.0263 &   4.4423 f
  I_SDRAM_TOP/I_SDRAM_IF/U8790/Y (AO22X1_RVT)        0.0896   1.0000            0.4908 &   4.9332 f
  I_SDRAM_TOP/I_SDRAM_IF/n5584 (net)
                               1   0.9124 
  I_SDRAM_TOP/I_SDRAM_IF/U8792/A1 (OR2X1_HVT)
                                            0.0060   0.0896   1.0000   0.0041   0.0041 &   4.9373 f
  I_SDRAM_TOP/I_SDRAM_IF/U8792/Y (OR2X1_HVT)         0.1678   1.0000            0.4370 &   5.3743 f
  I_SDRAM_TOP/I_SDRAM_IF/n5814 (net)
                               2   1.5502 
  I_SDRAM_TOP/I_SDRAM_IF/U8796/A2 (AO22X1_RVT)
                                            0.0233   0.1678   1.0000   0.0165   0.0165 &   5.3908 f
  I_SDRAM_TOP/I_SDRAM_IF/U8796/Y (AO22X1_RVT)        0.0827   1.0000            0.3652 &   5.7560 f
  I_SDRAM_TOP/I_SDRAM_IF/N2957 (net)
                               1   0.6977 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__15_/D (SDFFNARX1_HVT)
                                            0.0105   0.0827   1.0000   0.0073   0.0073 &   5.7633 f
  data arrival time                                                                        5.7633

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0690     7.2190
  clock reconvergence pessimism                                                 0.0847     7.3036
  clock uncertainty                                                            -0.1000     7.2036
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__15_/CLK (SDFFNARX1_HVT)                      7.2036 f
  library setup time                                          1.0000           -1.4486     5.7550
  data required time                                                                       5.7550
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7550
  data arrival time                                                                       -5.7633
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0084


  Startpoint: I_BLENDER_1/R_49
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_1/R_395
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_682432241/Y
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.3630     1.3630
  I_BLENDER_1/R_49/CLK (SDFFX1_LVT)                  0.0850                     0.0000     1.3630 r
  I_BLENDER_1/R_49/Q (SDFFX1_LVT)                    0.0699   1.0000            0.3058 &   1.6688 r
  I_BLENDER_1/n1833 (net)      2   2.9171 
  I_BLENDER_1/U219/A1 (NOR2X2_LVT)          0.0005   0.0699   1.0000   0.0003   0.0004 &   1.6692 r
  I_BLENDER_1/U219/Y (NOR2X2_LVT)                    0.0403   1.0000            0.1298 &   1.7990 f
  I_BLENDER_1/n72 (net)        4   3.3237 
  I_BLENDER_1/U46/A1 (NAND3X0_LVT)          0.0000   0.0403   1.0000   0.0000   0.0000 &   1.7990 f
  I_BLENDER_1/U46/Y (NAND3X0_LVT)                    0.1101   1.0000            0.0855 &   1.8845 r
  I_BLENDER_1/n73 (net)        2   2.3273 
  I_BLENDER_1/U49/A2 (AND2X1_LVT)           0.0197   0.1101   1.0000   0.0141   0.0141 &   1.8986 r
  I_BLENDER_1/U49/Y (AND2X1_LVT)                     0.0604   1.0000            0.1094 &   2.0080 r
  I_BLENDER_1/n85 (net)        2   2.0751 
  I_BLENDER_1/U60/A (INVX1_HVT)             0.0000   0.0604   1.0000   0.0000   0.0000 &   2.0080 r
  I_BLENDER_1/U60/Y (INVX1_HVT)                      0.1023   1.0000            0.1003 &   2.1083 f
  I_BLENDER_1/n133 (net)       2   1.6433 
  I_BLENDER_1/U62/A1 (NAND2X0_RVT)          0.0109   0.1023   1.0000   0.0076   0.0076 &   2.1159 f
  I_BLENDER_1/U62/Y (NAND2X0_RVT)                    0.1673   1.0000            0.1645 &   2.2804 r
  I_BLENDER_1/n87 (net)        1   1.1442 
  I_BLENDER_1/U65/A1 (AND2X1_RVT)           0.0637   0.1673   1.0000   0.0465   0.0465 &   2.3270 r
  I_BLENDER_1/U65/Y (AND2X1_RVT)                     0.0776   1.0000            0.1992 &   2.5262 r
  I_BLENDER_1/n88 (net)        1   1.0557 
  I_BLENDER_1/U245/A2 (AND2X1_LVT)          0.0047   0.0776   1.0000   0.0033   0.0033 &   2.5294 r
  I_BLENDER_1/U245/Y (AND2X1_LVT)                    0.0731   1.0000            0.1115 &   2.6409 r
  I_BLENDER_1/n125 (net)       4   3.3587 
  I_BLENDER_1/U6561/A2 (NAND4X0_LVT)        0.0030   0.0731   1.0000   0.0021   0.0021 &   2.6430 r
  I_BLENDER_1/U6561/Y (NAND4X0_LVT)                  0.1247   1.0000            0.1070 &   2.7500 f
  I_BLENDER_1/n9024 (net)      1   1.8080 
  I_BLENDER_1/U2636/A1 (XNOR2X2_LVT)        0.0000   0.1247   1.0000   0.0000   0.0000 &   2.7500 f
  I_BLENDER_1/U2636/Y (XNOR2X2_LVT)                  0.0603   1.0000            0.1608 &   2.9108 f
  I_BLENDER_1/n158 (net)       3   3.2220 
  I_BLENDER_1/U2629/A1 (AND2X1_LVT)         0.0000   0.0603   1.0000   0.0000   0.0000 &   2.9108 f
  I_BLENDER_1/U2629/Y (AND2X1_LVT)                   0.0372   1.0000            0.0922 &   3.0030 f
  I_BLENDER_1/n9023 (net)      1   0.7474 
  I_BLENDER_1/U2628/A4 (OA22X1_LVT)         0.0037   0.0372   1.0000   0.0026   0.0026 &   3.0056 f
  I_BLENDER_1/U2628/Y (OA22X1_LVT)                   0.0755   1.0000            0.1362 &   3.1418 f
  I_BLENDER_1/n167 (net)       4   3.9670 
  I_BLENDER_1/U5050/A1 (OA21X1_LVT)         0.0022   0.0755   1.0000   0.0015   0.0015 &   3.1433 f
  I_BLENDER_1/U5050/Y (OA21X1_LVT)                   0.0566   1.0000            0.1708 &   3.3141 f
  I_BLENDER_1/n5165 (net)      3   2.5654 
  I_BLENDER_1/U7803/A1 (NAND2X0_LVT)        0.0000   0.0566   1.0000   0.0000   0.0000 &   3.3141 f
  I_BLENDER_1/U7803/Y (NAND2X0_LVT)                  0.1068   1.0000            0.0992 &   3.4133 r
  I_BLENDER_1/n160 (net)       1   1.5578 
  I_BLENDER_1/U139/A2 (XOR2X2_LVT)          0.0037   0.1068   1.0000   0.0026   0.0026 &   3.4159 r
  I_BLENDER_1/U139/Y (XOR2X2_LVT)                    0.0724   1.0000            0.2118 &   3.6277 f
  I_BLENDER_1/n214 (net)       3   4.4157 
  I_BLENDER_1/U142/A2 (OR2X1_LVT)           0.0041   0.0724   1.0000   0.0028   0.0029 &   3.6306 f
  I_BLENDER_1/U142/Y (OR2X1_LVT)                     0.0519   1.0000            0.1055 &   3.7361 f
  I_BLENDER_1/n195 (net)       2   1.5420 
  I_BLENDER_1/U185/A (INVX0_HVT)            0.0000   0.0519   1.0000   0.0000   0.0000 &   3.7361 f
  I_BLENDER_1/U185/Y (INVX0_HVT)                     0.1255   1.0000            0.1019 &   3.8379 r
  I_BLENDER_1/n196 (net)       1   1.1664 
  I_BLENDER_1/U186/A3 (AO21X1_LVT)          0.0213   0.1255   1.0000   0.0152   0.0152 &   3.8532 r
  I_BLENDER_1/U186/Y (AO21X1_LVT)                    0.0687   1.0000            0.1109 &   3.9641 r
  I_BLENDER_1/n231 (net)       3   2.5883 
  I_BLENDER_1/U3145/A1 (NAND2X0_LVT)        0.0024   0.0687   1.0000   0.0016   0.0017 &   3.9657 r
  I_BLENDER_1/U3145/Y (NAND2X0_LVT)                  0.0527   1.0000            0.0485 &   4.0142 f
  I_BLENDER_1/n663 (net)       1   0.8009 
  I_BLENDER_1/U3115/A3 (NAND3X0_LVT)        0.0000   0.0527   1.0000   0.0000   0.0000 &   4.0142 f
  I_BLENDER_1/U3115/Y (NAND3X0_LVT)                  0.0840   1.0000            0.0858 &   4.1001 r
  I_BLENDER_1/n1183 (net)      1   1.4423 
  I_BLENDER_1/U6850/A1 (XOR2X2_LVT)         0.0000   0.0840   1.0000   0.0000   0.0000 &   4.1001 r
  I_BLENDER_1/U6850/Y (XOR2X2_LVT)                   0.0635   1.0000            0.1723 &   4.2723 f
  I_BLENDER_1/n269 (net)       3   2.0723 
  I_BLENDER_1/U194/A (INVX1_LVT)            0.0000   0.0635   1.0000   0.0000   0.0000 &   4.2724 f
  I_BLENDER_1/U194/Y (INVX1_LVT)                     0.0466   1.0000            0.0629 &   4.3353 r
  I_BLENDER_1/n277 (net)       2   1.5036 
  I_BLENDER_1/U195/A1 (NAND2X2_LVT)         0.0000   0.0466   1.0000   0.0000   0.0000 &   4.3353 r
  I_BLENDER_1/U195/Y (NAND2X2_LVT)                   0.0435   1.0000            0.1129 &   4.4482 f
  I_BLENDER_1/n303 (net)       5   3.8999 
  I_BLENDER_1/U211/A1 (NAND4X0_LVT)         0.0000   0.0435   1.0000   0.0000   0.0000 &   4.4482 f
  I_BLENDER_1/U211/Y (NAND4X0_LVT)                   0.1044   1.0000            0.0732 &   4.5214 r
  I_BLENDER_1/n219 (net)       1   1.1107 
  I_BLENDER_1/ZINV_4_inst_54067/A (INVX1_LVT)
                                            0.0065   0.1044   1.0000   0.0045   0.0045 &   4.5259 r
  I_BLENDER_1/ZINV_4_inst_54067/Y (INVX1_LVT)        0.0519   1.0000            0.0359 &   4.5618 f
  I_BLENDER_1/ZINV_4_122 (net)
                               1   1.0826 
  I_BLENDER_1/U1188/A1 (AO22X2_LVT)         0.0056   0.0519   1.0000   0.0039   0.0039 &   4.5656 f
  I_BLENDER_1/U1188/Y (AO22X2_LVT)                   0.0720   1.0000            0.1782 &   4.7438 f
  I_BLENDER_1/n8097 (net)      9   6.5129 
  I_BLENDER_1/U280/A2 (OR2X2_LVT)           0.0000   0.0720   1.0000   0.0000   0.0002 &   4.7441 f
  I_BLENDER_1/U280/Y (OR2X2_LVT)                     0.0424   1.0000            0.1104 &   4.8544 f
  I_BLENDER_1/n8678 (net)      2   1.5865 
  I_BLENDER_1/U281/A4 (OA22X1_LVT)          0.0000   0.0424   1.0000   0.0000   0.0000 &   4.8545 f
  I_BLENDER_1/U281/Y (OA22X1_LVT)                    0.0904   1.0000            0.1308 &   4.9853 f
  I_BLENDER_1/n8733 (net)      3   2.9862 
  I_BLENDER_1/ctmTdsLR_2_54309/A2 (NAND2X0_LVT)
                                            0.0237   0.0904   1.0000   0.0163   0.0163 &   5.0016 f
  I_BLENDER_1/ctmTdsLR_2_54309/Y (NAND2X0_LVT)       0.0737   1.0000            0.1027 &   5.1043 r
  I_BLENDER_1/copt_net_41431 (net)
                               1   0.6351 
  I_BLENDER_1/ctmTdsLR_1_54308/A2 (NAND2X0_LVT)
                                            0.0052   0.0737   1.0000   0.0036   0.0036 &   5.1079 r
  I_BLENDER_1/ctmTdsLR_1_54308/Y (NAND2X0_LVT)       0.0546   1.0000            0.0595 &   5.1674 f
  I_BLENDER_1/n9689 (net)      1   0.9516 
  I_BLENDER_1/ctmTdsLR_1_54209/A1 (NAND3X0_LVT)
                                            0.0035   0.0546   1.0000   0.0025   0.0025 &   5.1698 f
  I_BLENDER_1/ctmTdsLR_1_54209/Y (NAND3X0_LVT)       0.0995   1.0000            0.0805 &   5.2504 r
  I_BLENDER_1/n298 (net)       2   1.5065 
  I_BLENDER_1/U3113/A3 (AO22X1_LVT)         0.0041   0.0995   1.0000   0.0028   0.0028 &   5.2532 r
  I_BLENDER_1/U3113/Y (AO22X1_LVT)                   0.0806   1.0000            0.1283 &   5.3815 r
  I_BLENDER_1/n6411 (net)      4   3.2172 
  I_BLENDER_1/U298/A1 (AO22X1_LVT)          0.0000   0.0806   1.0000   0.0000   0.0000 &   5.3815 r
  I_BLENDER_1/U298/Y (AO22X1_LVT)                    0.0640   1.0000            0.1278 &   5.5093 r
  I_BLENDER_1/n8682 (net)      2   2.1514 
  I_BLENDER_1/U248/A1 (OR2X1_LVT)           0.0000   0.0640   1.0000   0.0000   0.0000 &   5.5093 r
  I_BLENDER_1/U248/Y (OR2X1_LVT)                     0.0454   1.0000            0.0881 &   5.5974 r
  I_BLENDER_1/n7943 (net)      1   1.2974 
  I_BLENDER_1/ctmTdsLR_1_54269/A1 (NAND4X0_LVT)
                                            0.0054   0.0454   1.0000   0.0037   0.0037 &   5.6011 r
  I_BLENDER_1/ctmTdsLR_1_54269/Y (NAND4X0_LVT)       0.0817   1.0000            0.0595 &   5.6606 f
  I_BLENDER_1/n2052 (net)      1   0.7035 
  I_BLENDER_1/R_395/D (SDFFX2_LVT)          0.0109   0.0817   1.0000   0.0075   0.0075 &   5.6681 f
  data arrival time                                                                        5.6681

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              1.2268     6.0268
  clock reconvergence pessimism                                                 0.0967     6.1236
  clock uncertainty                                                            -0.1000     6.0236
  I_BLENDER_1/R_395/CLK (SDFFX2_LVT)                                                       6.0236 r
  library setup time                                          1.0000           -0.3637     5.6599
  data required time                                                                       5.6599
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6599
  data arrival time                                                                       -5.6681
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0082


  Startpoint: I_BLENDER_1/R_49
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_1/R_271
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_682432241/Y
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.3630     1.3630
  I_BLENDER_1/R_49/CLK (SDFFX1_LVT)                  0.0850                     0.0000     1.3630 r
  I_BLENDER_1/R_49/Q (SDFFX1_LVT)                    0.0699   1.0000            0.3058 &   1.6688 r
  I_BLENDER_1/n1833 (net)      2   2.9171 
  I_BLENDER_1/U219/A1 (NOR2X2_LVT)          0.0005   0.0699   1.0000   0.0003   0.0004 &   1.6692 r
  I_BLENDER_1/U219/Y (NOR2X2_LVT)                    0.0403   1.0000            0.1298 &   1.7990 f
  I_BLENDER_1/n72 (net)        4   3.3237 
  I_BLENDER_1/U46/A1 (NAND3X0_LVT)          0.0000   0.0403   1.0000   0.0000   0.0000 &   1.7990 f
  I_BLENDER_1/U46/Y (NAND3X0_LVT)                    0.1101   1.0000            0.0855 &   1.8845 r
  I_BLENDER_1/n73 (net)        2   2.3273 
  I_BLENDER_1/U49/A2 (AND2X1_LVT)           0.0197   0.1101   1.0000   0.0141   0.0141 &   1.8986 r
  I_BLENDER_1/U49/Y (AND2X1_LVT)                     0.0604   1.0000            0.1094 &   2.0080 r
  I_BLENDER_1/n85 (net)        2   2.0751 
  I_BLENDER_1/U60/A (INVX1_HVT)             0.0000   0.0604   1.0000   0.0000   0.0000 &   2.0080 r
  I_BLENDER_1/U60/Y (INVX1_HVT)                      0.1023   1.0000            0.1003 &   2.1083 f
  I_BLENDER_1/n133 (net)       2   1.6433 
  I_BLENDER_1/U62/A1 (NAND2X0_RVT)          0.0109   0.1023   1.0000   0.0076   0.0076 &   2.1159 f
  I_BLENDER_1/U62/Y (NAND2X0_RVT)                    0.1673   1.0000            0.1645 &   2.2804 r
  I_BLENDER_1/n87 (net)        1   1.1442 
  I_BLENDER_1/U65/A1 (AND2X1_RVT)           0.0637   0.1673   1.0000   0.0465   0.0465 &   2.3270 r
  I_BLENDER_1/U65/Y (AND2X1_RVT)                     0.0776   1.0000            0.1992 &   2.5262 r
  I_BLENDER_1/n88 (net)        1   1.0557 
  I_BLENDER_1/U245/A2 (AND2X1_LVT)          0.0047   0.0776   1.0000   0.0033   0.0033 &   2.5294 r
  I_BLENDER_1/U245/Y (AND2X1_LVT)                    0.0731   1.0000            0.1115 &   2.6409 r
  I_BLENDER_1/n125 (net)       4   3.3587 
  I_BLENDER_1/U6561/A2 (NAND4X0_LVT)        0.0030   0.0731   1.0000   0.0021   0.0021 &   2.6430 r
  I_BLENDER_1/U6561/Y (NAND4X0_LVT)                  0.1247   1.0000            0.1070 &   2.7500 f
  I_BLENDER_1/n9024 (net)      1   1.8080 
  I_BLENDER_1/U2636/A1 (XNOR2X2_LVT)        0.0000   0.1247   1.0000   0.0000   0.0000 &   2.7500 f
  I_BLENDER_1/U2636/Y (XNOR2X2_LVT)                  0.0603   1.0000            0.1608 &   2.9108 f
  I_BLENDER_1/n158 (net)       3   3.2220 
  I_BLENDER_1/U2629/A1 (AND2X1_LVT)         0.0000   0.0603   1.0000   0.0000   0.0000 &   2.9108 f
  I_BLENDER_1/U2629/Y (AND2X1_LVT)                   0.0372   1.0000            0.0922 &   3.0030 f
  I_BLENDER_1/n9023 (net)      1   0.7474 
  I_BLENDER_1/U2628/A4 (OA22X1_LVT)         0.0037   0.0372   1.0000   0.0026   0.0026 &   3.0056 f
  I_BLENDER_1/U2628/Y (OA22X1_LVT)                   0.0755   1.0000            0.1362 &   3.1418 f
  I_BLENDER_1/n167 (net)       4   3.9670 
  I_BLENDER_1/U5050/A1 (OA21X1_LVT)         0.0022   0.0755   1.0000   0.0015   0.0015 &   3.1433 f
  I_BLENDER_1/U5050/Y (OA21X1_LVT)                   0.0566   1.0000            0.1708 &   3.3141 f
  I_BLENDER_1/n5165 (net)      3   2.5654 
  I_BLENDER_1/U7803/A1 (NAND2X0_LVT)        0.0000   0.0566   1.0000   0.0000   0.0000 &   3.3141 f
  I_BLENDER_1/U7803/Y (NAND2X0_LVT)                  0.1068   1.0000            0.0992 &   3.4133 r
  I_BLENDER_1/n160 (net)       1   1.5578 
  I_BLENDER_1/U139/A2 (XOR2X2_LVT)          0.0037   0.1068   1.0000   0.0026   0.0026 &   3.4159 r
  I_BLENDER_1/U139/Y (XOR2X2_LVT)                    0.0724   1.0000            0.2118 &   3.6277 f
  I_BLENDER_1/n214 (net)       3   4.4157 
  I_BLENDER_1/U142/A2 (OR2X1_LVT)           0.0041   0.0724   1.0000   0.0028   0.0029 &   3.6306 f
  I_BLENDER_1/U142/Y (OR2X1_LVT)                     0.0519   1.0000            0.1055 &   3.7361 f
  I_BLENDER_1/n195 (net)       2   1.5420 
  I_BLENDER_1/U185/A (INVX0_HVT)            0.0000   0.0519   1.0000   0.0000   0.0000 &   3.7361 f
  I_BLENDER_1/U185/Y (INVX0_HVT)                     0.1255   1.0000            0.1019 &   3.8379 r
  I_BLENDER_1/n196 (net)       1   1.1664 
  I_BLENDER_1/U186/A3 (AO21X1_LVT)          0.0213   0.1255   1.0000   0.0152   0.0152 &   3.8532 r
  I_BLENDER_1/U186/Y (AO21X1_LVT)                    0.0687   1.0000            0.1109 &   3.9641 r
  I_BLENDER_1/n231 (net)       3   2.5883 
  I_BLENDER_1/U3145/A1 (NAND2X0_LVT)        0.0024   0.0687   1.0000   0.0016   0.0017 &   3.9657 r
  I_BLENDER_1/U3145/Y (NAND2X0_LVT)                  0.0527   1.0000            0.0485 &   4.0142 f
  I_BLENDER_1/n663 (net)       1   0.8009 
  I_BLENDER_1/U3115/A3 (NAND3X0_LVT)        0.0000   0.0527   1.0000   0.0000   0.0000 &   4.0142 f
  I_BLENDER_1/U3115/Y (NAND3X0_LVT)                  0.0840   1.0000            0.0858 &   4.1001 r
  I_BLENDER_1/n1183 (net)      1   1.4423 
  I_BLENDER_1/U6850/A1 (XOR2X2_LVT)         0.0000   0.0840   1.0000   0.0000   0.0000 &   4.1001 r
  I_BLENDER_1/U6850/Y (XOR2X2_LVT)                   0.0635   1.0000            0.1723 &   4.2723 f
  I_BLENDER_1/n269 (net)       3   2.0723 
  I_BLENDER_1/U194/A (INVX1_LVT)            0.0000   0.0635   1.0000   0.0000   0.0000 &   4.2724 f
  I_BLENDER_1/U194/Y (INVX1_LVT)                     0.0466   1.0000            0.0629 &   4.3353 r
  I_BLENDER_1/n277 (net)       2   1.5036 
  I_BLENDER_1/U195/A1 (NAND2X2_LVT)         0.0000   0.0466   1.0000   0.0000   0.0000 &   4.3353 r
  I_BLENDER_1/U195/Y (NAND2X2_LVT)                   0.0435   1.0000            0.1129 &   4.4482 f
  I_BLENDER_1/n303 (net)       5   3.8999 
  I_BLENDER_1/U211/A1 (NAND4X0_LVT)         0.0000   0.0435   1.0000   0.0000   0.0000 &   4.4482 f
  I_BLENDER_1/U211/Y (NAND4X0_LVT)                   0.1044   1.0000            0.0732 &   4.5214 r
  I_BLENDER_1/n219 (net)       1   1.1107 
  I_BLENDER_1/ZINV_4_inst_54067/A (INVX1_LVT)
                                            0.0065   0.1044   1.0000   0.0045   0.0045 &   4.5259 r
  I_BLENDER_1/ZINV_4_inst_54067/Y (INVX1_LVT)        0.0519   1.0000            0.0359 &   4.5618 f
  I_BLENDER_1/ZINV_4_122 (net)
                               1   1.0826 
  I_BLENDER_1/U1188/A1 (AO22X2_LVT)         0.0056   0.0519   1.0000   0.0039   0.0039 &   4.5656 f
  I_BLENDER_1/U1188/Y (AO22X2_LVT)                   0.0720   1.0000            0.1782 &   4.7438 f
  I_BLENDER_1/n8097 (net)      9   6.5129 
  I_BLENDER_1/ZBUF_151_inst_24091/A (NBUFFX2_RVT)
                                            0.0000   0.0720   1.0000   0.0000   0.0002 &   4.7441 f
  I_BLENDER_1/ZBUF_151_inst_24091/Y (NBUFFX2_RVT)    0.0602   1.0000            0.1451 &   4.8891 f
  I_BLENDER_1/ZBUF_151_140 (net)
                               1   0.8135 
  I_BLENDER_1/U257/A2 (OR2X1_RVT)           0.0000   0.0602   1.0000   0.0000   0.0000 &   4.8892 f
  I_BLENDER_1/U257/Y (OR2X1_RVT)                     0.0807   1.0000            0.2009 &   5.0901 f
  I_BLENDER_1/n306 (net)       2   1.7856 
  I_BLENDER_1/U301/A1 (AND2X1_RVT)          0.0059   0.0807   1.0000   0.0041   0.0041 &   5.0942 f
  I_BLENDER_1/U301/Y (AND2X1_RVT)                    0.0969   1.0000            0.2002 &   5.2944 f
  I_BLENDER_1/n8684 (net)      3   2.8688 
  I_BLENDER_1/U6421/A1 (NAND2X0_LVT)        0.0013   0.0969   1.0000   0.0009   0.0009 &   5.2953 f
  I_BLENDER_1/U6421/Y (NAND2X0_LVT)                  0.1351   1.0000            0.1146 &   5.4099 r
  I_BLENDER_1/n6396 (net)      1   1.1052 
  I_BLENDER_1/U6422/A2 (MUX21X1_LVT)        0.0075   0.1351   1.0000   0.0052   0.0052 &   5.4151 r
  I_BLENDER_1/U6422/Y (MUX21X1_LVT)                  0.1025   1.0000            0.1668 &   5.5820 r
  I_BLENDER_1/n8900 (net)      3   3.3117 
  I_BLENDER_1/U8621/A (INVX1_HVT)           0.0000   0.1025   1.0000   0.0000   0.0000 &   5.5820 r
  I_BLENDER_1/U8621/Y (INVX1_HVT)                    0.0758   1.0000            0.1122 &   5.6942 f
  I_BLENDER_1/n2056 (net)      1   0.7603 
  I_BLENDER_1/R_271/D (SDFFX2_LVT)          0.0000   0.0758   1.0000   0.0000   0.0000 &   5.6942 f
  data arrival time                                                                        5.6942

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              1.2392     6.0392
  clock reconvergence pessimism                                                 0.0967     6.1359
  clock uncertainty                                                            -0.1000     6.0359
  I_BLENDER_1/R_271/CLK (SDFFX2_LVT)                                                       6.0359 r
  library setup time                                          1.0000           -0.3499     5.6860
  data required time                                                                       5.6860
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6860
  data arrival time                                                                       -5.6942
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0082


  Startpoint: I_BLENDER_1/R_49
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_1/R_273
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_682432241/Y
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.3630     1.3630
  I_BLENDER_1/R_49/CLK (SDFFX1_LVT)                  0.0850                     0.0000     1.3630 r
  I_BLENDER_1/R_49/Q (SDFFX1_LVT)                    0.0699   1.0000            0.3058 &   1.6688 r
  I_BLENDER_1/n1833 (net)      2   2.9171 
  I_BLENDER_1/U219/A1 (NOR2X2_LVT)          0.0005   0.0699   1.0000   0.0003   0.0004 &   1.6692 r
  I_BLENDER_1/U219/Y (NOR2X2_LVT)                    0.0403   1.0000            0.1298 &   1.7990 f
  I_BLENDER_1/n72 (net)        4   3.3237 
  I_BLENDER_1/U46/A1 (NAND3X0_LVT)          0.0000   0.0403   1.0000   0.0000   0.0000 &   1.7990 f
  I_BLENDER_1/U46/Y (NAND3X0_LVT)                    0.1101   1.0000            0.0855 &   1.8845 r
  I_BLENDER_1/n73 (net)        2   2.3273 
  I_BLENDER_1/U49/A2 (AND2X1_LVT)           0.0197   0.1101   1.0000   0.0141   0.0141 &   1.8986 r
  I_BLENDER_1/U49/Y (AND2X1_LVT)                     0.0604   1.0000            0.1094 &   2.0080 r
  I_BLENDER_1/n85 (net)        2   2.0751 
  I_BLENDER_1/U60/A (INVX1_HVT)             0.0000   0.0604   1.0000   0.0000   0.0000 &   2.0080 r
  I_BLENDER_1/U60/Y (INVX1_HVT)                      0.1023   1.0000            0.1003 &   2.1083 f
  I_BLENDER_1/n133 (net)       2   1.6433 
  I_BLENDER_1/U62/A1 (NAND2X0_RVT)          0.0109   0.1023   1.0000   0.0076   0.0076 &   2.1159 f
  I_BLENDER_1/U62/Y (NAND2X0_RVT)                    0.1673   1.0000            0.1645 &   2.2804 r
  I_BLENDER_1/n87 (net)        1   1.1442 
  I_BLENDER_1/U65/A1 (AND2X1_RVT)           0.0637   0.1673   1.0000   0.0465   0.0465 &   2.3270 r
  I_BLENDER_1/U65/Y (AND2X1_RVT)                     0.0776   1.0000            0.1992 &   2.5262 r
  I_BLENDER_1/n88 (net)        1   1.0557 
  I_BLENDER_1/U245/A2 (AND2X1_LVT)          0.0047   0.0776   1.0000   0.0033   0.0033 &   2.5294 r
  I_BLENDER_1/U245/Y (AND2X1_LVT)                    0.0731   1.0000            0.1115 &   2.6409 r
  I_BLENDER_1/n125 (net)       4   3.3587 
  I_BLENDER_1/U6561/A2 (NAND4X0_LVT)        0.0030   0.0731   1.0000   0.0021   0.0021 &   2.6430 r
  I_BLENDER_1/U6561/Y (NAND4X0_LVT)                  0.1247   1.0000            0.1070 &   2.7500 f
  I_BLENDER_1/n9024 (net)      1   1.8080 
  I_BLENDER_1/U2636/A1 (XNOR2X2_LVT)        0.0000   0.1247   1.0000   0.0000   0.0000 &   2.7500 f
  I_BLENDER_1/U2636/Y (XNOR2X2_LVT)                  0.0603   1.0000            0.1608 &   2.9108 f
  I_BLENDER_1/n158 (net)       3   3.2220 
  I_BLENDER_1/U2629/A1 (AND2X1_LVT)         0.0000   0.0603   1.0000   0.0000   0.0000 &   2.9108 f
  I_BLENDER_1/U2629/Y (AND2X1_LVT)                   0.0372   1.0000            0.0922 &   3.0030 f
  I_BLENDER_1/n9023 (net)      1   0.7474 
  I_BLENDER_1/U2628/A4 (OA22X1_LVT)         0.0037   0.0372   1.0000   0.0026   0.0026 &   3.0056 f
  I_BLENDER_1/U2628/Y (OA22X1_LVT)                   0.0755   1.0000            0.1362 &   3.1418 f
  I_BLENDER_1/n167 (net)       4   3.9670 
  I_BLENDER_1/U5050/A1 (OA21X1_LVT)         0.0022   0.0755   1.0000   0.0015   0.0015 &   3.1433 f
  I_BLENDER_1/U5050/Y (OA21X1_LVT)                   0.0566   1.0000            0.1708 &   3.3141 f
  I_BLENDER_1/n5165 (net)      3   2.5654 
  I_BLENDER_1/U7803/A1 (NAND2X0_LVT)        0.0000   0.0566   1.0000   0.0000   0.0000 &   3.3141 f
  I_BLENDER_1/U7803/Y (NAND2X0_LVT)                  0.1068   1.0000            0.0992 &   3.4133 r
  I_BLENDER_1/n160 (net)       1   1.5578 
  I_BLENDER_1/U139/A2 (XOR2X2_LVT)          0.0037   0.1068   1.0000   0.0026   0.0026 &   3.4159 r
  I_BLENDER_1/U139/Y (XOR2X2_LVT)                    0.0724   1.0000            0.2118 &   3.6277 f
  I_BLENDER_1/n214 (net)       3   4.4157 
  I_BLENDER_1/U142/A2 (OR2X1_LVT)           0.0041   0.0724   1.0000   0.0028   0.0029 &   3.6306 f
  I_BLENDER_1/U142/Y (OR2X1_LVT)                     0.0519   1.0000            0.1055 &   3.7361 f
  I_BLENDER_1/n195 (net)       2   1.5420 
  I_BLENDER_1/U185/A (INVX0_HVT)            0.0000   0.0519   1.0000   0.0000   0.0000 &   3.7361 f
  I_BLENDER_1/U185/Y (INVX0_HVT)                     0.1255   1.0000            0.1019 &   3.8379 r
  I_BLENDER_1/n196 (net)       1   1.1664 
  I_BLENDER_1/U186/A3 (AO21X1_LVT)          0.0213   0.1255   1.0000   0.0152   0.0152 &   3.8532 r
  I_BLENDER_1/U186/Y (AO21X1_LVT)                    0.0687   1.0000            0.1109 &   3.9641 r
  I_BLENDER_1/n231 (net)       3   2.5883 
  I_BLENDER_1/U3145/A1 (NAND2X0_LVT)        0.0024   0.0687   1.0000   0.0016   0.0017 &   3.9657 r
  I_BLENDER_1/U3145/Y (NAND2X0_LVT)                  0.0527   1.0000            0.0485 &   4.0142 f
  I_BLENDER_1/n663 (net)       1   0.8009 
  I_BLENDER_1/U3115/A3 (NAND3X0_LVT)        0.0000   0.0527   1.0000   0.0000   0.0000 &   4.0142 f
  I_BLENDER_1/U3115/Y (NAND3X0_LVT)                  0.0840   1.0000            0.0858 &   4.1001 r
  I_BLENDER_1/n1183 (net)      1   1.4423 
  I_BLENDER_1/U6850/A1 (XOR2X2_LVT)         0.0000   0.0840   1.0000   0.0000   0.0000 &   4.1001 r
  I_BLENDER_1/U6850/Y (XOR2X2_LVT)                   0.0635   1.0000            0.1723 &   4.2723 f
  I_BLENDER_1/n269 (net)       3   2.0723 
  I_BLENDER_1/U194/A (INVX1_LVT)            0.0000   0.0635   1.0000   0.0000   0.0000 &   4.2724 f
  I_BLENDER_1/U194/Y (INVX1_LVT)                     0.0466   1.0000            0.0629 &   4.3353 r
  I_BLENDER_1/n277 (net)       2   1.5036 
  I_BLENDER_1/U195/A1 (NAND2X2_LVT)         0.0000   0.0466   1.0000   0.0000   0.0000 &   4.3353 r
  I_BLENDER_1/U195/Y (NAND2X2_LVT)                   0.0435   1.0000            0.1129 &   4.4482 f
  I_BLENDER_1/n303 (net)       5   3.8999 
  I_BLENDER_1/U211/A1 (NAND4X0_LVT)         0.0000   0.0435   1.0000   0.0000   0.0000 &   4.4482 f
  I_BLENDER_1/U211/Y (NAND4X0_LVT)                   0.1044   1.0000            0.0732 &   4.5214 r
  I_BLENDER_1/n219 (net)       1   1.1107 
  I_BLENDER_1/ZINV_4_inst_54067/A (INVX1_LVT)
                                            0.0065   0.1044   1.0000   0.0045   0.0045 &   4.5259 r
  I_BLENDER_1/ZINV_4_inst_54067/Y (INVX1_LVT)        0.0519   1.0000            0.0359 &   4.5618 f
  I_BLENDER_1/ZINV_4_122 (net)
                               1   1.0826 
  I_BLENDER_1/U1188/A1 (AO22X2_LVT)         0.0056   0.0519   1.0000   0.0039   0.0039 &   4.5656 f
  I_BLENDER_1/U1188/Y (AO22X2_LVT)                   0.0720   1.0000            0.1782 &   4.7438 f
  I_BLENDER_1/n8097 (net)      9   6.5129 
  I_BLENDER_1/ZBUF_151_inst_24091/A (NBUFFX2_RVT)
                                            0.0000   0.0720   1.0000   0.0000   0.0002 &   4.7441 f
  I_BLENDER_1/ZBUF_151_inst_24091/Y (NBUFFX2_RVT)    0.0602   1.0000            0.1451 &   4.8891 f
  I_BLENDER_1/ZBUF_151_140 (net)
                               1   0.8135 
  I_BLENDER_1/U257/A2 (OR2X1_RVT)           0.0000   0.0602   1.0000   0.0000   0.0000 &   4.8892 f
  I_BLENDER_1/U257/Y (OR2X1_RVT)                     0.0807   1.0000            0.2009 &   5.0901 f
  I_BLENDER_1/n306 (net)       2   1.7856 
  I_BLENDER_1/U301/A1 (AND2X1_RVT)          0.0059   0.0807   1.0000   0.0041   0.0041 &   5.0942 f
  I_BLENDER_1/U301/Y (AND2X1_RVT)                    0.0969   1.0000            0.2002 &   5.2944 f
  I_BLENDER_1/n8684 (net)      3   2.8688 
  I_BLENDER_1/U6421/A1 (NAND2X0_LVT)        0.0013   0.0969   1.0000   0.0009   0.0009 &   5.2953 f
  I_BLENDER_1/U6421/Y (NAND2X0_LVT)                  0.1351   1.0000            0.1146 &   5.4099 r
  I_BLENDER_1/n6396 (net)      1   1.1052 
  I_BLENDER_1/U6422/A2 (MUX21X1_LVT)        0.0075   0.1351   1.0000   0.0052   0.0052 &   5.4151 r
  I_BLENDER_1/U6422/Y (MUX21X1_LVT)                  0.1025   1.0000            0.1668 &   5.5820 r
  I_BLENDER_1/n8900 (net)      3   3.3117 
  I_BLENDER_1/U8946/A1 (NAND2X0_LVT)        0.0000   0.1025   1.0000   0.0000   0.0000 &   5.5820 r
  I_BLENDER_1/U8946/Y (NAND2X0_LVT)                  0.0997   1.0000            0.0657 &   5.6477 f
  I_BLENDER_1/n2054 (net)      1   1.3568 
  I_BLENDER_1/R_273/D (SDFFX2_LVT)          0.0156   0.0997   1.0000   0.0110   0.0110 &   5.6587 f
  data arrival time                                                                        5.6587

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              1.2269     6.0269
  clock reconvergence pessimism                                                 0.0967     6.1236
  clock uncertainty                                                            -0.1000     6.0236
  I_BLENDER_1/R_273/CLK (SDFFX2_LVT)                                                       6.0236 r
  library setup time                                          1.0000           -0.3729     5.6507
  data required time                                                                       5.6507
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6507
  data arrival time                                                                       -5.6587
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0080


  Startpoint: I_BLENDER_1/R_142
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_1/R_410
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cto_buf_cln_32895/Y
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.3701     1.3701
  I_BLENDER_1/R_142/CLK (SDFFARX2_LVT)               0.1055                     0.0000     1.3701 r
  I_BLENDER_1/R_142/Q (SDFFARX2_LVT)                 0.1372   1.0000            0.5176 &   1.8877 r
  I_BLENDER_1/s2_op1[17] (net)
                              11  10.9029 
  I_BLENDER_1/U2242/A1 (OR2X1_HVT)          0.0000   0.1372   1.0000   0.0000   0.0009 &   1.8886 r
  I_BLENDER_1/U2242/Y (OR2X1_HVT)                    0.1778   1.0000            0.3478 &   2.2364 r
  I_BLENDER_1/n2395 (net)      2   1.7830 
  I_BLENDER_1/ctmTdsLR_1_24493/A2 (NAND3X0_LVT)
                                            0.0418   0.1778   1.0000   0.0294   0.0294 &   2.2658 r
  I_BLENDER_1/ctmTdsLR_1_24493/Y (NAND3X0_LVT)       0.1025   1.0000            0.1066 &   2.3724 f
  I_BLENDER_1/n2370 (net)      1   1.2346 
  I_BLENDER_1/ctmTdsLR_1_54260/A1 (OA21X1_LVT)
                                            0.0181   0.1025   1.0000   0.0130   0.0130 &   2.3854 f
  I_BLENDER_1/ctmTdsLR_1_54260/Y (OA21X1_LVT)        0.0457   1.0000            0.1727 &   2.5581 f
  I_BLENDER_1/n8193 (net)      1   0.8554 
  I_BLENDER_1/ctmTdsLR_1_25116/A1 (AND2X2_LVT)
                                            0.0024   0.0457   1.0000   0.0017   0.0017 &   2.5597 f
  I_BLENDER_1/ctmTdsLR_1_25116/Y (AND2X2_LVT)        0.0629   1.0000            0.1198 &   2.6795 f
  I_BLENDER_1/n5942 (net)      6   5.5923 
  I_BLENDER_1/U4031/A2 (OR2X1_LVT)          0.0000   0.0629   1.0000   0.0000   0.0002 &   2.6797 f
  I_BLENDER_1/U4031/Y (OR2X1_LVT)                    0.0398   1.0000            0.1029 &   2.7825 f
  I_BLENDER_1/n9350 (net)      1   1.8042 
  I_BLENDER_1/U4024/A1 (XNOR2X2_LVT)        0.0000   0.0398   1.0000   0.0000   0.0000 &   2.7825 f
  I_BLENDER_1/U4024/Y (XNOR2X2_LVT)                  0.0568   1.0000            0.1362 &   2.9187 f
  I_BLENDER_1/n2450 (net)      3   2.6071 
  I_BLENDER_1/ctmTdsLR_1_24878/A (INVX1_LVT)
                                            0.0000   0.0568   1.0000   0.0000   0.0000 &   2.9187 f
  I_BLENDER_1/ctmTdsLR_1_24878/Y (INVX1_LVT)         0.0380   1.0000            0.0530 &   2.9717 r
  I_BLENDER_1/n2416 (net)      1   0.9391 
  I_BLENDER_1/ctmTdsLR_1_24381/A3 (AO22X1_LVT)
                                            0.0000   0.0380   1.0000   0.0000   0.0000 &   2.9717 r
  I_BLENDER_1/ctmTdsLR_1_24381/Y (AO22X1_LVT)        0.0711   1.0000            0.1033 &   3.0750 r
  I_BLENDER_1/n2460 (net)      3   2.7322 
  I_BLENDER_1/U2258/A1 (NAND4X0_LVT)        0.0060   0.0711   1.0000   0.0041   0.0042 &   3.0792 r
  I_BLENDER_1/U2258/Y (NAND4X0_LVT)                  0.0947   1.0000            0.0657 &   3.1448 f
  I_BLENDER_1/n752 (net)       1   0.7266 
  I_BLENDER_1/U395/A1 (NAND2X4_LVT)         0.0129   0.0947   1.0000   0.0091   0.0091 &   3.1539 f
  I_BLENDER_1/U395/Y (NAND2X4_LVT)                   0.0550   1.0000            0.1768 &   3.3307 r
  I_BLENDER_1/n2531 (net)      7   8.3067 
  I_BLENDER_1/ctmTdsLR_2_54271/A1 (NAND2X0_LVT)
                                            0.0000   0.0551   1.0000   0.0000   0.0005 &   3.3313 r
  I_BLENDER_1/ctmTdsLR_2_54271/Y (NAND2X0_LVT)       0.0605   1.0000            0.0411 &   3.3724 f
  I_BLENDER_1/copt_net_41411 (net)
                               1   0.5852 
  I_BLENDER_1/ctmTdsLR_1_54270/A2 (AND3X1_LVT)
                                            0.0050   0.0605   1.0000   0.0035   0.0035 &   3.3759 f
  I_BLENDER_1/ctmTdsLR_1_54270/Y (AND3X1_LVT)        0.0822   1.0000            0.1282 &   3.5041 f
  I_BLENDER_1/n2515 (net)      2   1.4815 
  I_BLENDER_1/U5212/A2 (OR2X1_LVT)          0.0000   0.0822   1.0000   0.0000   0.0000 &   3.5041 f
  I_BLENDER_1/U5212/Y (OR2X1_LVT)                    0.0445   1.0000            0.1160 &   3.6200 f
  I_BLENDER_1/n2489 (net)      3   2.2683 
  I_BLENDER_1/ctmTdsLR_1_54223/A2 (NAND3X0_LVT)
                                            0.0015   0.0445   1.0000   0.0010   0.0010 &   3.6211 f
  I_BLENDER_1/ctmTdsLR_1_54223/Y (NAND3X0_LVT)       0.0693   1.0000            0.0667 &   3.6877 r
  I_BLENDER_1/n9483 (net)      1   0.8463 
  I_BLENDER_1/U1254/A3 (AO22X1_LVT)         0.0087   0.0693   1.0000   0.0061   0.0061 &   3.6938 r
  I_BLENDER_1/U1254/Y (AO22X1_LVT)                   0.0941   1.0000            0.1241 &   3.8179 r
  I_BLENDER_1/n2534 (net)      4   3.7341 
  I_BLENDER_1/U3941/A3 (OAI22X2_LVT)        0.0000   0.0941   1.0000   0.0000   0.0000 &   3.8179 r
  I_BLENDER_1/U3941/Y (OAI22X2_LVT)                  0.0469   1.0000            0.1427 &   3.9606 f
  I_BLENDER_1/n2535 (net)      6   5.0451 
  I_BLENDER_1/U2403/A1 (NAND2X0_LVT)        0.0000   0.0469   1.0000   0.0000   0.0002 &   3.9608 f
  I_BLENDER_1/U2403/Y (NAND2X0_LVT)                  0.1570   1.0000            0.0926 &   4.0534 r
  I_BLENDER_1/n2518 (net)      1   1.5498 
  I_BLENDER_1/U2406/A1 (XNOR2X1_LVT)        0.0056   0.1570   1.0000   0.0039   0.0039 &   4.0573 r
  I_BLENDER_1/U2406/Y (XNOR2X1_LVT)                  0.0642   1.0000            0.1831 &   4.2404 f
  I_BLENDER_1/n2564 (net)      2   1.6695 
  I_BLENDER_1/ctmTdsLR_1_24742/A4 (AO22X1_LVT)
                                            0.0019   0.0642   1.0000   0.0013   0.0013 &   4.2417 f
  I_BLENDER_1/ctmTdsLR_1_24742/Y (AO22X1_LVT)        0.0506   1.0000            0.1174 &   4.3591 f
  I_BLENDER_1/n2554 (net)      3   2.3571 
  I_BLENDER_1/U282/A (NBUFFX2_LVT)          0.0000   0.0506   1.0000   0.0000   0.0000 &   4.3591 f
  I_BLENDER_1/U282/Y (NBUFFX2_LVT)                   0.0392   1.0000            0.0887 &   4.4478 f
  I_BLENDER_1/n930 (net)       3   3.7825 
  I_BLENDER_1/U2443/A2 (AO21X1_RVT)         0.0043   0.0392   1.0000   0.0030   0.0030 &   4.4508 f
  I_BLENDER_1/U2443/Y (AO21X1_RVT)                   0.0872   1.0000            0.2591 &   4.7099 f
  I_BLENDER_1/n2552 (net)      1   0.7477 
  I_BLENDER_1/U2444/A3 (AOI21X1_LVT)        0.0000   0.0872   1.0000   0.0000   0.0000 &   4.7099 f
  I_BLENDER_1/U2444/Y (AOI21X1_LVT)                  0.0405   1.0000            0.1405 &   4.8504 r
  I_BLENDER_1/n2559 (net)      1   1.2336 
  I_BLENDER_1/U3646/A2 (AOI22X1_LVT)        0.0000   0.0405   1.0000   0.0000   0.0000 &   4.8504 r
  I_BLENDER_1/U3646/Y (AOI22X1_LVT)                  0.0547   1.0000            0.1536 &   5.0040 f
  I_BLENDER_1/n8215 (net)      4   4.5998 
  I_BLENDER_1/U2458/A (INVX1_LVT)           0.0000   0.0547   1.0000   0.0000   0.0000 &   5.0040 f
  I_BLENDER_1/U2458/Y (INVX1_LVT)                    0.0582   1.0000            0.0671 &   5.0711 r
  I_BLENDER_1/n4171 (net)      2   2.5595 
  I_BLENDER_1/ctmTdsLR_1_54275/A2 (NAND3X0_LVT)
                                            0.0033   0.0582   1.0000   0.0023   0.0023 &   5.0734 r
  I_BLENDER_1/ctmTdsLR_1_54275/Y (NAND3X0_LVT)       0.0770   1.0000            0.0665 &   5.1399 f
  I_BLENDER_1/n7782 (net)      1   0.7285 
  I_BLENDER_1/U44/A3 (OA21X1_LVT)           0.0053   0.0770   1.0000   0.0036   0.0037 &   5.1436 f
  I_BLENDER_1/U44/Y (OA21X1_LVT)                     0.0578   1.0000            0.1176 &   5.2612 f
  I_BLENDER_1/n2573 (net)      1   0.7148 
  I_BLENDER_1/ctmTdsLR_1_54203/A3 (OA21X1_LVT)
                                            0.0000   0.0578   1.0000   0.0000   0.0000 &   5.2612 f
  I_BLENDER_1/ctmTdsLR_1_54203/Y (OA21X1_LVT)        0.0498   1.0000            0.1133 &   5.3745 f
  I_BLENDER_1/n4934 (net)      2   1.5360 
  I_BLENDER_1/U4865/A3 (NAND3X0_LVT)        0.0000   0.0498   1.0000   0.0000   0.0000 &   5.3745 f
  I_BLENDER_1/U4865/Y (NAND3X0_LVT)                  0.0646   1.0000            0.0723 &   5.4468 r
  I_BLENDER_1/n929 (net)       1   0.7794 
  I_BLENDER_1/U4861/A1 (AND2X1_LVT)         0.0000   0.0646   1.0000   0.0000   0.0000 &   5.4468 r
  I_BLENDER_1/U4861/Y (AND2X1_LVT)                   0.0884   1.0000            0.1133 &   5.5600 r
  I_BLENDER_1/n8216 (net)      4   4.6033 
  I_BLENDER_1/U2519/A (INVX2_LVT)           0.0036   0.0884   1.0000   0.0025   0.0025 &   5.5625 r
  I_BLENDER_1/U2519/Y (INVX2_LVT)                    0.0592   1.0000            0.0534 &   5.6159 f
  I_BLENDER_1/n4346 (net)      6   6.1990 
  I_BLENDER_1/U4878/A1 (NAND2X0_LVT)        0.0000   0.0592   1.0000   0.0000   0.0003 &   5.6162 f
  I_BLENDER_1/U4878/Y (NAND2X0_LVT)                  0.0841   1.0000            0.0878 &   5.7041 r
  I_BLENDER_1/n934 (net)       1   1.0548 
  I_BLENDER_1/ctmTdsLR_1_54224/A1 (NAND2X0_LVT)
                                            0.0104   0.0841   1.0000   0.0072   0.0072 &   5.7113 r
  I_BLENDER_1/ctmTdsLR_1_54224/Y (NAND2X0_LVT)       0.0615   1.0000            0.0543 &   5.7656 f
  I_BLENDER_1/n2381 (net)      1   0.9617 
  I_BLENDER_1/R_410/D (SDFFX1_LVT)          0.0032   0.0615   1.0000   0.0022   0.0022 &   5.7678 f
  data arrival time                                                                        5.7678

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              1.2254     6.0254
  clock reconvergence pessimism                                                 0.1085     6.1340
  clock uncertainty                                                            -0.1000     6.0340
  I_BLENDER_1/R_410/CLK (SDFFX1_LVT)                                                       6.0340 r
  library setup time                                          1.0000           -0.2741     5.7599
  data required time                                                                       5.7599
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7599
  data arrival time                                                                       -5.7678
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0079


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__16_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln32781/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1602     3.2102
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__28_/CLK (SDFFNARX1_HVT)
                                                     0.0740                     0.0000     3.2102 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__28_/Q (SDFFNARX1_HVT)
                                                     0.2925   1.0000            1.1877 &   4.3978 f
  I_SDRAM_TOP/I_SDRAM_IF/n1722 (net)
                               5   4.1282 
  I_SDRAM_TOP/I_SDRAM_IF/U9093/A3 (OA22X1_RVT)
                                            0.0256   0.2925   1.0000   0.0177   0.0177 &   4.4156 f
  I_SDRAM_TOP/I_SDRAM_IF/U9093/Y (OA22X1_RVT)        0.1136   1.0000            0.4663 &   4.8819 f
  I_SDRAM_TOP/I_SDRAM_IF/n5904 (net)
                               1   0.8315 
  I_SDRAM_TOP/I_SDRAM_IF/U9095/A1 (AND2X1_RVT)
                                            0.0176   0.1136   1.0000   0.0125   0.0125 &   4.8944 f
  I_SDRAM_TOP/I_SDRAM_IF/U9095/Y (AND2X1_RVT)        0.1009   1.0000            0.2298 &   5.1242 f
  I_SDRAM_TOP/I_SDRAM_IF/n6111 (net)
                               2   3.2922 
  I_SDRAM_TOP/I_SDRAM_IF/U9099/A2 (AO22X1_HVT)
                                            0.0098   0.1009   1.0000   0.0068   0.0068 &   5.1311 f
  I_SDRAM_TOP/I_SDRAM_IF/U9099/Y (AO22X1_HVT)        0.1789   1.0000            0.5723 &   5.7034 f
  I_SDRAM_TOP/I_SDRAM_IF/N3148 (net)
                               1   1.0583 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__16_/D (SDFFNARX1_HVT)
                                            0.0209   0.1789   1.0000   0.0145   0.0145 &   5.7178 f
  data arrival time                                                                        5.7178

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0667     7.2167
  clock reconvergence pessimism                                                 0.0846     7.3013
  clock uncertainty                                                            -0.1000     7.2013
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__16_/CLK (SDFFNARX1_HVT)                      7.2013 f
  library setup time                                          1.0000           -1.4913     5.7100
  data required time                                                                       5.7100
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7100
  data arrival time                                                                       -5.7178
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0079


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__16_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642631843/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1705     3.2205
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__8_/CLK (SDFFNARX1_HVT)
                                                     0.0701                     0.0000     3.2205 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__8_/Q (SDFFNARX1_HVT)
                                                     0.2878   1.0000            1.1815 &   4.4020 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_770 (net)
                               5   3.9925 
  I_SDRAM_TOP/I_SDRAM_IF/U9320/A1 (OA22X1_RVT)
                                            0.0000   0.2878   1.0000   0.0000   0.0000 &   4.4020 f
  I_SDRAM_TOP/I_SDRAM_IF/U9320/Y (OA22X1_RVT)        0.1126   1.0000            0.5092 &   4.9112 f
  I_SDRAM_TOP/I_SDRAM_IF/n6119 (net)
                               1   0.7063 
  I_SDRAM_TOP/I_SDRAM_IF/U9322/A1 (AND2X1_HVT)
                                            0.0000   0.1126   1.0000   0.0000   0.0000 &   4.9112 f
  I_SDRAM_TOP/I_SDRAM_IF/U9322/Y (AND2X1_HVT)        0.1723   1.0000            0.3358 &   5.2471 f
  I_SDRAM_TOP/I_SDRAM_IF/n6215 (net)
                               2   1.5089 
  I_SDRAM_TOP/I_SDRAM_IF/U9323/A4 (AO22X1_HVT)
                                            0.0341   0.1723   1.0000   0.0245   0.0245 &   5.2716 f
  I_SDRAM_TOP/I_SDRAM_IF/U9323/Y (AO22X1_HVT)        0.1671   1.0000            0.4282 &   5.6997 f
  I_SDRAM_TOP/I_SDRAM_IF/N2863 (net)
                               1   0.6829 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__16_/D (SDFFNARX1_HVT)
                                            0.0232   0.1671   1.0000   0.0163   0.0163 &   5.7161 f
  data arrival time                                                                        5.7161

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0660     7.2160
  clock reconvergence pessimism                                                 0.0847     7.3007
  clock uncertainty                                                            -0.1000     7.2007
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__16_/CLK (SDFFNARX1_HVT)                      7.2007 f
  library setup time                                          1.0000           -1.4925     5.7082
  data required time                                                                       5.7082
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7082
  data arrival time                                                                       -5.7161
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0079


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642631843/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1718     3.2218
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__22_/CLK (SDFFNARX1_HVT)
                                                     0.0696                     0.0000     3.2218 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__22_/Q (SDFFNARX1_HVT)
                                                     0.3289   1.0000            1.2081 &   4.4299 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_698 (net)
                               5   5.1541 
  I_SDRAM_TOP/I_SDRAM_IF/U5927/A2 (AO22X1_RVT)
                                            0.0235   0.3289   1.0000   0.0163   0.0163 &   4.4462 f
  I_SDRAM_TOP/I_SDRAM_IF/U5927/Y (AO22X1_RVT)        0.0908   1.0000            0.5063 &   4.9525 f
  I_SDRAM_TOP/I_SDRAM_IF/n3557 (net)
                               1   1.3250 
  I_SDRAM_TOP/I_SDRAM_IF/U5928/A2 (OR2X1_HVT)
                                            0.0090   0.0908   1.0000   0.0062   0.0063 &   4.9587 f
  I_SDRAM_TOP/I_SDRAM_IF/U5928/Y (OR2X1_HVT)         0.1716   1.0000            0.4036 &   5.3623 f
  I_SDRAM_TOP/I_SDRAM_IF/n4246 (net)
                               2   1.6632 
  I_SDRAM_TOP/I_SDRAM_IF/U5933/A2 (AO22X1_RVT)
                                            0.0329   0.1716   1.0000   0.0229   0.0229 &   5.3852 f
  I_SDRAM_TOP/I_SDRAM_IF/U5933/Y (AO22X1_RVT)        0.0897   1.0000            0.3796 &   5.7648 f
  I_SDRAM_TOP/I_SDRAM_IF/N3023 (net)
                               1   1.2495 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__18_/D (SDFFNARX1_HVT)
                                            0.0060   0.0897   1.0000   0.0042   0.0042 &   5.7689 f
  data arrival time                                                                        5.7689

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0734     7.2234
  clock reconvergence pessimism                                                 0.0847     7.3081
  clock uncertainty                                                            -0.1000     7.2081
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__18_/CLK (SDFFNARX1_HVT)                      7.2081 f
  library setup time                                          1.0000           -1.4469     5.7612
  data required time                                                                       5.7612
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7612
  data arrival time                                                                       -5.7689
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0078


  Startpoint: sd_DQ_in[31]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 r
  sd_DQ_in[31] (in)                                  0.0730                     0.0195 &   2.6695 r
  sd_DQ_in[31] (net)           1   1.8246 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54441/A (NBUFFX2_HVT)
                                            0.0000   0.0730   1.0000   0.0000   0.0000 &   2.6695 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54441/Y (NBUFFX2_HVT)
                                                     0.1271   1.0000            0.2309 &   2.9005 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41536 (net)
                               1   0.4771 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54442/A (DELLN1X2_RVT)
                                            0.0000   0.1271   1.0000   0.0000   0.0000 &   2.9005 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54442/Y (DELLN1X2_RVT)
                                                     0.1400   1.0000            0.8822 &   3.7827 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41537 (net)
                               2   7.0829 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/D (SDFFX1_HVT)
                                            0.0050   0.1400   1.0000   0.0034   0.0036 &   3.7863 r
  data arrival time                                                                        3.7863

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9103     5.0103
  clock reconvergence pessimism                                                 0.0000     5.0103
  clock uncertainty                                                            -0.1000     4.9103
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/CLK (SDFFX1_HVT)                                  4.9103 r
  library setup time                                          1.0000           -1.1316     3.7787
  data required time                                                                       3.7787
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7787
  data arrival time                                                                       -3.7863
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0076


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__10_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641031827/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1797     3.2297
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__26_/CLK (SDFFNARX1_HVT)
                                                     0.0786                     0.0000     3.2297 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__26_/Q (SDFFNARX1_HVT)
                                                     0.3148   1.0000            1.2058 &   4.4355 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_38 (net)
                               5   4.7571 
  I_SDRAM_TOP/I_SDRAM_IF/U9999/A3 (OA22X1_RVT)
                                            0.0552   0.3148   1.0000   0.0384   0.0384 &   4.4739 f
  I_SDRAM_TOP/I_SDRAM_IF/U9999/Y (OA22X1_RVT)        0.1131   1.0000            0.4863 &   4.9602 f
  I_SDRAM_TOP/I_SDRAM_IF/n6696 (net)
                               1   0.9247 
  I_SDRAM_TOP/I_SDRAM_IF/U10001/A1 (AND2X1_RVT)
                                            0.0157   0.1131   1.0000   0.0111   0.0111 &   4.9713 f
  I_SDRAM_TOP/I_SDRAM_IF/U10001/Y (AND2X1_RVT)       0.0765   1.0000            0.2057 &   5.1770 f
  I_SDRAM_TOP/I_SDRAM_IF/n8133 (net)
                               2   1.4351 
  I_SDRAM_TOP/I_SDRAM_IF/U11427/A2 (AO22X1_HVT)
                                            0.0075   0.0765   1.0000   0.0052   0.0052 &   5.1822 f
  I_SDRAM_TOP/I_SDRAM_IF/U11427/Y (AO22X1_HVT)       0.1875   1.0000            0.5618 &   5.7440 f
  I_SDRAM_TOP/I_SDRAM_IF/N4155 (net)
                               1   1.3396 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__10_/D (SDFFNARX1_HVT)
                                            0.0000   0.1875   1.0000   0.0000   0.0000 &   5.7441 f
  data arrival time                                                                        5.7441

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0800     7.2300
  clock reconvergence pessimism                                                 0.0997     7.3298
  clock uncertainty                                                            -0.1000     7.2298
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__10_/CLK (SDFFNARX1_HVT)                      7.2298 f
  library setup time                                          1.0000           -1.4933     5.7365
  data required time                                                                       5.7365
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7365
  data arrival time                                                                       -5.7441
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0075


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__11_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642631843/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1676     3.2176
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__11_/CLK (SDFFNARX1_HVT)
                                                     0.0645                     0.0000     3.2176 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__11_/Q (SDFFNARX1_HVT)
                                                     0.2765   1.0000            1.1670 &   4.3846 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_905 (net)
                               5   3.6385 
  I_SDRAM_TOP/I_SDRAM_IF/U7188/A4 (AO22X1_HVT)
                                            0.0000   0.2765   1.0000   0.0000   0.0000 &   4.3846 f
  I_SDRAM_TOP/I_SDRAM_IF/U7188/Y (AO22X1_HVT)        0.1699   1.0000            0.4984 &   4.8830 f
  I_SDRAM_TOP/I_SDRAM_IF/n4317 (net)
                               1   0.7690 
  I_SDRAM_TOP/I_SDRAM_IF/U7189/A2 (OR2X1_HVT)
                                            0.0104   0.1699   1.0000   0.0072   0.0072 &   4.8902 f
  I_SDRAM_TOP/I_SDRAM_IF/U7189/Y (OR2X1_HVT)         0.1710   1.0000            0.4467 &   5.3369 f
  I_SDRAM_TOP/I_SDRAM_IF/n6113 (net)
                               2   1.6525 
  I_SDRAM_TOP/I_SDRAM_IF/U7193/A2 (AO22X1_RVT)
                                            0.0183   0.1710   1.0000   0.0127   0.0127 &   5.3496 f
  I_SDRAM_TOP/I_SDRAM_IF/U7193/Y (AO22X1_RVT)        0.0993   1.0000            0.3931 &   5.7427 f
  I_SDRAM_TOP/I_SDRAM_IF/N2652 (net)
                               1   2.0468 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__27_/D (SDFFNARX1_HVT)
                                            0.0166   0.0993   1.0000   0.0116   0.0116 &   5.7543 f
  data arrival time                                                                        5.7543

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0687     7.2187
  clock reconvergence pessimism                                                 0.0847     7.3033
  clock uncertainty                                                            -0.1000     7.2033
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__27_/CLK (SDFFNARX1_HVT)                       7.2033 f
  library setup time                                          1.0000           -1.4566     5.7468
  data required time                                                                       5.7468
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7468
  data arrival time                                                                       -5.7543
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0075


  Startpoint: sd_DQ_in[23]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[23] (in)                                  0.1765                     0.0751 &   2.7251 f
  sd_DQ_in[23] (net)           1   6.9640 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54542/A (NBUFFX2_HVT)
                                            0.0713   0.1764   1.0000   0.0529   0.0535 &   2.7786 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54542/Y (NBUFFX2_HVT)
                                                     0.1337   1.0000            0.3258 &   3.1044 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41586 (net)
                               1   0.7988 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54543/A (NBUFFX2_HVT)
                                            0.0251   0.1337   1.0000   0.0174   0.0174 &   3.1218 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54543/Y (NBUFFX2_HVT)
                                                     0.1266   1.0000            0.2850 &   3.4068 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41587 (net)
                               1   0.4637 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54544/A (DELLN1X2_LVT)
                                            0.0000   0.1266   1.0000   0.0000   0.0000 &   3.4068 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54544/Y (DELLN1X2_LVT)
                                                     0.0363   1.0000            0.3677 &   3.7745 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41588 (net)
                               2   1.5614 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/D (SDFFX1_HVT)
                                            0.0000   0.0363   1.0000   0.0000   0.0000 &   3.7745 f
  data arrival time                                                                        3.7745

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9199     5.0199
  clock reconvergence pessimism                                                 0.0000     5.0199
  clock uncertainty                                                            -0.1000     4.9199
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/CLK (SDFFX1_HVT)                                  4.9199 r
  library setup time                                          1.0000           -1.1527     3.7671
  data required time                                                                       3.7671
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7671
  data arrival time                                                                       -3.7745
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0074


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1628     3.2128
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__5_/CLK (SDFFNARX2_HVT)
                                                     0.0716                     0.0000     3.2128 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__5_/Q (SDFFNARX2_HVT)
                                                     0.3099   1.0000            1.3988 &   4.6115 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_408 (net)
                               5   6.6675 
  I_SDRAM_TOP/I_SDRAM_IF/U5545/A2 (AO22X1_LVT)
                                            0.0266   0.3099   1.0000   0.0187   0.0188 &   4.6303 f
  I_SDRAM_TOP/I_SDRAM_IF/U5545/Y (AO22X1_LVT)        0.0722   1.0000            0.3118 &   4.9421 f
  I_SDRAM_TOP/I_SDRAM_IF/n3371 (net)
                               1   1.0079 
  I_SDRAM_TOP/I_SDRAM_IF/U5546/A2 (OR2X1_HVT)
                                            0.0000   0.0722   1.0000   0.0000   0.0000 &   4.9421 f
  I_SDRAM_TOP/I_SDRAM_IF/U5546/Y (OR2X1_HVT)         0.1740   1.0000            0.3963 &   5.3384 f
  I_SDRAM_TOP/I_SDRAM_IF/n4758 (net)
                               2   1.7504 
  I_SDRAM_TOP/I_SDRAM_IF/U7806/A2 (AO22X1_RVT)
                                            0.0075   0.1740   1.0000   0.0052   0.0052 &   5.3436 f
  I_SDRAM_TOP/I_SDRAM_IF/U7806/Y (AO22X1_RVT)        0.1012   1.0000            0.3977 &   5.7413 f
  I_SDRAM_TOP/I_SDRAM_IF/N3501 (net)
                               1   2.2097 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__21_/D (SDFFNARX1_HVT)
                                            0.0163   0.1012   1.0000   0.0109   0.0109 &   5.7522 f
  data arrival time                                                                        5.7522

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0746     7.2246
  clock reconvergence pessimism                                                 0.0709     7.2955
  clock uncertainty                                                            -0.1000     7.1955
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__21_/CLK (SDFFNARX1_HVT)                      7.1955 f
  library setup time                                          1.0000           -1.4505     5.7450
  data required time                                                                       5.7450
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7450
  data arrival time                                                                       -5.7522
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0072


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_685132268/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1620     1.1620
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_1_/CLK (SDFFX1_RVT)
                                                     0.0576                     0.0000     1.1620 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_1_/Q (SDFFX1_RVT)
                                                     0.0515   1.0000            0.2070 &   1.3690 f
  I_RISC_CORE/Oprnd_A[1] (net)
                               4   4.4052 
  I_RISC_CORE/U300/A1 (OR2X1_HVT)           0.0020   0.0515   1.0000   0.0014   0.0014 &   1.3704 f
  I_RISC_CORE/U300/Y (OR2X1_HVT)                     0.0416   1.0000            0.1118 &   1.4823 f
  I_RISC_CORE/n709 (net)       2   1.6627 
  I_RISC_CORE/U301/A2 (NOR2X0_HVT)          0.0000   0.0416   1.0000   0.0000   0.0000 &   1.4823 f
  I_RISC_CORE/U301/Y (NOR2X0_HVT)                    0.0551   1.0000            0.1340 &   1.6163 r
  I_RISC_CORE/n695 (net)       3   3.2723 
  I_RISC_CORE/U302/A1 (AND2X1_HVT)          0.0045   0.0551   1.0000   0.0031   0.0031 &   1.6194 r
  I_RISC_CORE/U302/Y (AND2X1_HVT)                    0.0665   1.0000            0.1261 &   1.7455 r
  I_RISC_CORE/n354 (net)       3   3.7328 
  I_RISC_CORE/U695/A1 (AND2X1_HVT)          0.0134   0.0665   1.0000   0.0091   0.0091 &   1.7547 r
  I_RISC_CORE/U695/Y (AND2X1_HVT)                    0.0559   1.0000            0.1235 &   1.8782 r
  I_RISC_CORE/n871 (net)       3   2.6543 
  I_RISC_CORE/U697/A1 (AND2X1_HVT)          0.0000   0.0559   1.0000   0.0000   0.0000 &   1.8782 r
  I_RISC_CORE/U697/Y (AND2X1_HVT)                    0.0614   1.0000            0.1225 &   2.0007 r
  I_RISC_CORE/n403 (net)       3   3.2196 
  I_RISC_CORE/U699/A1 (AND2X1_RVT)          0.0053   0.0614   1.0000   0.0037   0.0037 &   2.0044 r
  I_RISC_CORE/U699/Y (AND2X1_RVT)                    0.0595   1.0000            0.0941 &   2.0986 r
  I_RISC_CORE/n533 (net)       3   4.8276 
  I_RISC_CORE/U844/A1 (NAND3X0_RVT)         0.0093   0.0595   1.0000   0.0060   0.0061 &   2.1047 r
  I_RISC_CORE/U844/Y (NAND3X0_RVT)                   0.0997   1.0000            0.0850 &   2.1897 f
  I_RISC_CORE/n481 (net)       2   2.0006 
  I_RISC_CORE/U848/A (INVX1_HVT)            0.0045   0.0997   1.0000   0.0031   0.0032 &   2.1928 f
  I_RISC_CORE/U848/Y (INVX1_HVT)                     0.0592   1.0000            0.0783 &   2.2711 r
  I_RISC_CORE/n640 (net)       2   2.0727 
  I_RISC_CORE/U849/A2 (OA21X1_HVT)          0.0037   0.0592   1.0000   0.0026   0.0026 &   2.2737 r
  I_RISC_CORE/U849/Y (OA21X1_HVT)                    0.0607   1.0000            0.1502 &   2.4239 r
  I_RISC_CORE/n901 (net)       2   2.1368 
  I_RISC_CORE/U850/A3 (OA21X1_HVT)          0.0055   0.0607   1.0000   0.0037   0.0037 &   2.4276 r
  I_RISC_CORE/U850/Y (OA21X1_HVT)                    0.0495   1.0000            0.1241 &   2.5517 r
  I_RISC_CORE/n482 (net)       1   1.0249 
  I_RISC_CORE/U851/A2 (MUX21X1_HVT)         0.0029   0.0495   1.0000   0.0020   0.0020 &   2.5537 r
  I_RISC_CORE/U851/Y (MUX21X1_HVT)                   0.0581   1.0000            0.1556 &   2.7093 r
  I_RISC_CORE/n484 (net)       1   0.6791 
  I_RISC_CORE/U852/A3 (OA21X1_HVT)          0.0047   0.0581   1.0000   0.0032   0.0032 &   2.7125 r
  I_RISC_CORE/U852/Y (OA21X1_HVT)                    0.0473   1.0000            0.1203 &   2.8328 r
  I_RISC_CORE/n492 (net)       1   0.8234 
  I_RISC_CORE/U867/A2 (AND4X1_HVT)          0.0028   0.0473   1.0000   0.0019   0.0019 &   2.8348 r
  I_RISC_CORE/U867/Y (AND4X1_HVT)                    0.0780   1.0000            0.2045 &   3.0392 r
  I_RISC_CORE/n510 (net)       1   1.7840 
  I_RISC_CORE/U893/A2 (AND4X1_RVT)          0.0088   0.0780   1.0000   0.0061   0.0061 &   3.0453 r
  I_RISC_CORE/U893/Y (AND4X1_RVT)                    0.0833   1.0000            0.1583 &   3.2036 r
  I_RISC_CORE/n1040_CDR1 (net)
                               2   5.9122 
  I_RISC_CORE/U894/A2 (NOR2X0_RVT)          0.0110   0.0833   1.0000   0.0076   0.0078 &   3.2114 r
  I_RISC_CORE/U894/Y (NOR2X0_RVT)                    0.0270   1.0000            0.1033 &   3.3147 f
  I_RISC_CORE/I_ALU_Result_13_ (net)
                               1   1.7211 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_13_/D (SDFFX1_RVT)
                                            0.0039   0.0270   1.0000   0.0027   0.0027 &   3.3175 f
  data arrival time                                                                        3.3175

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0551     3.4551
  clock reconvergence pessimism                                                 0.0840     3.5391
  clock uncertainty                                                            -0.1000     3.4391
  I_RISC_CORE/I_ALU_Lachd_Result_reg_13_/CLK (SDFFX1_RVT)                                  3.4391 r
  library setup time                                          1.0000           -0.1287     3.3103
  data required time                                                                       3.3103
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3103
  data arrival time                                                                       -3.3175
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0072


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_639931816/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1642     3.2142
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__28_/CLK (SDFFNARX1_HVT)
                                                     0.0598                     0.0000     3.2142 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__28_/Q (SDFFNARX1_HVT)
                                                     0.3271   1.0000            1.1996 &   4.4137 f
  I_SDRAM_TOP/I_SDRAM_IF/n17747 (net)
                               5   5.1036 
  I_SDRAM_TOP/I_SDRAM_IF/U6368/A2 (AO22X1_RVT)
                                            0.0471   0.3271   1.0000   0.0313   0.0313 &   4.4451 f
  I_SDRAM_TOP/I_SDRAM_IF/U6368/Y (AO22X1_RVT)        0.0835   1.0000            0.4932 &   4.9383 f
  I_SDRAM_TOP/I_SDRAM_IF/n3809 (net)
                               1   0.7453 
  I_SDRAM_TOP/I_SDRAM_IF/U6370/A1 (OR2X1_HVT)
                                            0.0071   0.0835   1.0000   0.0049   0.0049 &   4.9432 f
  I_SDRAM_TOP/I_SDRAM_IF/U6370/Y (OR2X1_HVT)         0.1760   1.0000            0.4395 &   5.3827 f
  I_SDRAM_TOP/I_SDRAM_IF/n5035 (net)
                               2   1.8121 
  I_SDRAM_TOP/I_SDRAM_IF/U8123/A2 (AO22X1_RVT)
                                            0.0000   0.1760   1.0000   0.0000   0.0000 &   5.3827 f
  I_SDRAM_TOP/I_SDRAM_IF/U8123/Y (AO22X1_RVT)        0.0906   1.0000            0.3844 &   5.7671 f
  I_SDRAM_TOP/I_SDRAM_IF/N3029 (net)
                               1   1.3244 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__24_/D (SDFFNARX1_HVT)
                                            0.0000   0.0906   1.0000   0.0000   0.0000 &   5.7671 f
  data arrival time                                                                        5.7671

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0663     7.2163
  clock reconvergence pessimism                                                 0.0980     7.3144
  clock uncertainty                                                            -0.1000     7.2144
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__24_/CLK (SDFFNARX1_HVT)                      7.2144 f
  library setup time                                          1.0000           -1.4543     5.7601
  data required time                                                                       5.7601
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7601
  data arrival time                                                                       -5.7671
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0070


  Startpoint: I_PARSER/out_bus_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.3103     1.3103
  I_PARSER/out_bus_reg_13_/CLK (SDFFARX1_LVT)        0.1186                     0.0000     1.3103 r
  I_PARSER/out_bus_reg_13_/Q (SDFFARX1_LVT)          0.0875   1.0000            0.4296 &   1.7398 r
  I_PARSER/fifo_write_push (net)
                               3   2.5658 
  I_PARSER/U777/A2 (OR2X1_LVT)              0.0000   0.0875   1.0000   0.0000   0.0000 &   1.7399 r
  I_PARSER/U777/Y (OR2X1_LVT)                        0.0714   1.0000            0.1101 &   1.8499 r
  I_PARSER/context_cmd[1] (net)
                               2   3.3715 
  I_CONTEXT_MEM/HFSINV_834_1768/A (IBUFFX16_LVT)
                                            0.0000   0.0714   1.0000   0.0000   0.0000 &   1.8499 r
  I_CONTEXT_MEM/HFSINV_834_1768/Y (IBUFFX16_LVT)     0.0846   1.0000            0.1709 &   2.0208 f
  I_CONTEXT_MEM/HFSNET_64 (net)
                               5  50.9683 
  I_CONTEXT_MEM/U24/A1 (AND2X1_LVT)         0.0000   0.0974   1.0000   0.0000   0.0305 &   2.0513 f
  I_CONTEXT_MEM/U24/Y (AND2X1_LVT)                   0.0499   1.0000            0.1334 &   2.1848 f
  I_CONTEXT_MEM/n129 (net)     3   3.0050 
  I_CONTEXT_MEM/U319/A1 (AND2X4_LVT)        0.0000   0.0499   1.0000   0.0000   0.0000 &   2.1848 f
  I_CONTEXT_MEM/U319/Y (AND2X4_LVT)                  0.1071   1.0000            0.1755 &   2.3603 f
  I_CONTEXT_MEM/n232 (net)    10  23.7401 
  I_CONTEXT_MEM/U72/A1 (AOI22X1_LVT)        0.0116   0.1071   1.0000   0.0077   0.0106 &   2.3709 f
  I_CONTEXT_MEM/U72/Y (AOI22X1_LVT)                  0.0449   1.0000            0.2114 &   2.5823 r
  I_CONTEXT_MEM/n71 (net)      1   1.6952 
  I_CONTEXT_MEM/ZINV_27_inst_2169/A (INVX2_LVT)
                                            0.0000   0.0449   1.0000   0.0000   0.0000 &   2.5823 r
  I_CONTEXT_MEM/ZINV_27_inst_2169/Y (INVX2_LVT)      0.0703   1.0000            0.0622 &   2.6446 f
  I_CONTEXT_MEM/ZINV_27_3 (net)
                               1  13.9033 
  I_CONTEXT_MEM/ZINV_4_inst_2168/A (INVX16_LVT)
                                            0.0027   0.0703   1.0000   0.0019   0.0026 &   2.6471 f
  I_CONTEXT_MEM/ZINV_4_inst_2168/Y (INVX16_LVT)      0.0520   1.0000            0.0581 &   2.7053 r
  I_CONTEXT_MEM/ZINV_4_3 (net)
                               1  26.8235 
  I_CONTEXT_MEM/U76/A1 (NAND4X0_LVT)        0.0014   0.0537   1.0000   0.0010   0.0101 &   2.7154 r
  I_CONTEXT_MEM/U76/Y (NAND4X0_LVT)                  0.1217   1.0000            0.0846 &   2.8000 f
  I_CONTEXT_MEM/pci_context_data[11] (net)
                               1   1.6990 
  ZBUF_20_inst_54626/A (NBUFFX8_LVT)        0.0000   0.1217   1.0000   0.0000   0.0000 &   2.8000 f
  ZBUF_20_inst_54626/Y (NBUFFX8_LVT)                 0.0636   1.0000            0.1649 &   2.9649 f
  ZBUF_20_139 (net)            6  22.1975 
  I_RISC_CORE/Instrn_11__UPF_LS/A (LSUPX8_LVT)
                                            0.0000   0.0638   1.0000   0.0000   0.0032 &   2.9681 f
  I_RISC_CORE/Instrn_11__UPF_LS/Y (LSUPX8_LVT)       0.0285   1.0000            0.2034 &   3.1714 f
  I_RISC_CORE/n[1349] (net)    1  16.3163 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/D (SDFFX1_HVT)
                                            0.0025   0.0291   1.0000   0.0017   0.0060 &   3.1774 f
  data arrival time                                                                        3.1774

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0578     3.4578
  clock reconvergence pessimism                                                 0.0013     3.4591
  clock uncertainty                                                            -0.1000     3.3591
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/CLK (SDFFX1_HVT)                          3.3591 r
  library setup time                                          1.0000           -0.1887     3.1704
  data required time                                                                       3.1704
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1704
  data arrival time                                                                       -3.1774
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0070


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_21
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_A[8] (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0671     1.0671
  I_SDRAM_TOP/I_SDRAM_IF/R_21/CLK (SDFFASX1_HVT)     0.0761                     0.0000     1.0671 r
  I_SDRAM_TOP/I_SDRAM_IF/R_21/Q (SDFFASX1_HVT)       0.2353   1.0000            1.3939 &   2.4610 f
  I_SDRAM_TOP/I_SDRAM_IF/n110 (net)
                               2   2.8067 
  I_SDRAM_TOP/I_SDRAM_IF/U53/A0 (HADDX1_HVT)
                                            0.0094   0.2353   1.0000   0.0065   0.0065 &   2.4676 f
  I_SDRAM_TOP/I_SDRAM_IF/U53/SO (HADDX1_HVT)         0.3149   1.0000            0.8909 &   3.3585 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_A[8] (net)
                               1   3.2188 
  HFSBUF_4_199/A (NBUFFX4_RVT)              0.0244   0.3149   1.0000   0.0170   0.0171 &   3.3756 f
  HFSBUF_4_199/Y (NBUFFX4_RVT)                       0.1626   1.0000            0.3979 &   3.7734 f
  sd_A[8] (net)                1  25.9340 
  sd_A[8] (out)                             0.0000   0.1632   1.0000   0.0000   0.0080 &   3.7815 f
  data arrival time                                                                        3.7815

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.4942     4.5942
  clock reconvergence pessimism                                                 0.0303     4.6245
  clock uncertainty                                                            -0.1000     4.5245
  output external delay                                                        -0.7500     3.7745
  data required time                                                                       3.7745
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7745
  data arrival time                                                                       -3.7815
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0069


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1786     3.2286
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__18_/CLK (SDFFNARX1_HVT)
                                                     0.0773                     0.0000     3.2286 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__18_/Q (SDFFNARX1_HVT)
                                                     0.3226   1.0000            1.2099 &   4.4385 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_857 (net)
                               5   4.9760 
  I_SDRAM_TOP/I_SDRAM_IF/U9926/A2 (AO22X1_RVT)
                                            0.0427   0.3226   1.0000   0.0299   0.0300 &   4.4685 f
  I_SDRAM_TOP/I_SDRAM_IF/U9926/Y (AO22X1_RVT)        0.0859   1.0000            0.4939 &   4.9624 f
  I_SDRAM_TOP/I_SDRAM_IF/n6633 (net)
                               1   0.9353 
  I_SDRAM_TOP/I_SDRAM_IF/U9927/A2 (OR2X1_HVT)
                                            0.0000   0.0859   1.0000   0.0000   0.0000 &   4.9624 f
  I_SDRAM_TOP/I_SDRAM_IF/U9927/Y (OR2X1_HVT)         0.1744   1.0000            0.4039 &   5.3664 f
  I_SDRAM_TOP/I_SDRAM_IF/n8027 (net)
                               2   1.7629 
  I_SDRAM_TOP/I_SDRAM_IF/U9931/A2 (AO22X1_RVT)
                                            0.0097   0.1744   1.0000   0.0067   0.0068 &   5.3731 f
  I_SDRAM_TOP/I_SDRAM_IF/U9931/Y (AO22X1_RVT)        0.0910   1.0000            0.3740 &   5.7472 f
  I_SDRAM_TOP/I_SDRAM_IF/N2722 (net)
                               1   0.8531 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__2_/D (SDFFNARX1_HVT)
                                            0.0063   0.0910   1.0000   0.0044   0.0044 &   5.7515 f
  data arrival time                                                                        5.7515

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0704     7.2204
  clock reconvergence pessimism                                                 0.0709     7.2913
  clock uncertainty                                                            -0.1000     7.1913
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__2_/CLK (SDFFNARX1_HVT)                        7.1913 f
  library setup time                                          1.0000           -1.4466     5.7447
  data required time                                                                       5.7447
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7447
  data arrival time                                                                       -5.7515
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0068


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln32781/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1602     3.2102
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__12_/CLK (SDFFNARX1_HVT)
                                                     0.0740                     0.0000     3.2102 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__12_/Q (SDFFNARX1_HVT)
                                                     0.3044   1.0000            1.1954 &   4.4056 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_605 (net)
                               5   4.4636 
  I_SDRAM_TOP/I_SDRAM_IF/U6384/A2 (AO22X1_RVT)
                                            0.0472   0.3044   1.0000   0.0329   0.0329 &   4.4385 f
  I_SDRAM_TOP/I_SDRAM_IF/U6384/Y (AO22X1_RVT)        0.0847   1.0000            0.4750 &   4.9135 f
  I_SDRAM_TOP/I_SDRAM_IF/n3817 (net)
                               1   0.7418 
  I_SDRAM_TOP/I_SDRAM_IF/U6385/A2 (OR2X1_HVT)
                                            0.0000   0.0847   1.0000   0.0000   0.0000 &   4.9135 f
  I_SDRAM_TOP/I_SDRAM_IF/U6385/Y (OR2X1_HVT)         0.1961   1.0000            0.4200 &   5.3335 f
  I_SDRAM_TOP/I_SDRAM_IF/n5023 (net)
                               2   2.4157 
  I_SDRAM_TOP/I_SDRAM_IF/U8117/A2 (AO22X1_RVT)
                                            0.0103   0.1961   1.0000   0.0071   0.0071 &   5.3407 f
  I_SDRAM_TOP/I_SDRAM_IF/U8117/Y (AO22X1_RVT)        0.1001   1.0000            0.4139 &   5.7546 f
  I_SDRAM_TOP/I_SDRAM_IF/N3140 (net)
                               1   2.1135 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__8_/D (SDFFNARX1_HVT)
                                            0.0030   0.1001   1.0000   0.0020   0.0021 &   5.7566 f
  data arrival time                                                                        5.7566

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0667     7.2167
  clock reconvergence pessimism                                                 0.0846     7.3013
  clock uncertainty                                                            -0.1000     7.2013
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__8_/CLK (SDFFNARX1_HVT)                       7.2013 f
  library setup time                                          1.0000           -1.4514     5.7499
  data required time                                                                       5.7499
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7499
  data arrival time                                                                       -5.7566
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0068


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1722     3.2222
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__25_/CLK (SDFFNARX1_HVT)
                                                     0.0739                     0.0000     3.2222 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__25_/Q (SDFFNARX1_HVT)
                                                     0.3201   1.0000            1.2056 &   4.4278 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_345 (net)
                               5   4.9067 
  I_SDRAM_TOP/I_SDRAM_IF/U6276/A2 (AO22X1_RVT)
                                            0.0188   0.3201   1.0000   0.0130   0.0131 &   4.4409 f
  I_SDRAM_TOP/I_SDRAM_IF/U6276/Y (AO22X1_RVT)        0.0841   1.0000            0.4888 &   4.9296 f
  I_SDRAM_TOP/I_SDRAM_IF/n3752 (net)
                               1   0.7948 
  I_SDRAM_TOP/I_SDRAM_IF/U6277/A2 (OR2X1_HVT)
                                            0.0000   0.0841   1.0000   0.0000   0.0000 &   4.9296 f
  I_SDRAM_TOP/I_SDRAM_IF/U6277/Y (OR2X1_HVT)         0.1906   1.0000            0.4160 &   5.3456 f
  I_SDRAM_TOP/I_SDRAM_IF/n4024 (net)
                               2   2.2584 
  I_SDRAM_TOP/I_SDRAM_IF/U6720/A2 (AO22X1_RVT)
                                            0.0090   0.1906   1.0000   0.0062   0.0062 &   5.3518 f
  I_SDRAM_TOP/I_SDRAM_IF/U6720/Y (AO22X1_RVT)        0.0893   1.0000            0.3941 &   5.7459 f
  I_SDRAM_TOP/I_SDRAM_IF/N3628 (net)
                               1   1.2144 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__21_/D (SDFFNARX1_HVT)
                                            0.0000   0.0893   1.0000   0.0000   0.0000 &   5.7459 f
  data arrival time                                                                        5.7459

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0642     7.2142
  clock reconvergence pessimism                                                 0.0709     7.2851
  clock uncertainty                                                            -0.1000     7.1851
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__21_/CLK (SDFFNARX1_HVT)                      7.1851 f
  library setup time                                          1.0000           -1.4459     5.7392
  data required time                                                                       5.7392
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7392
  data arrival time                                                                       -5.7459
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0068


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__13_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln32790/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1760     3.2260
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__13_/CLK (SDFFNARX1_HVT)
                                                     0.0818                     0.0000     3.2260 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__13_/Q (SDFFNARX1_HVT)
                                                     0.3296   1.0000            1.2180 &   4.4439 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_86 (net)
                               5   5.1759 
  I_SDRAM_TOP/I_SDRAM_IF/U9553/A2 (AO22X1_RVT)
                                            0.0611   0.3296   1.0000   0.0439   0.0440 &   4.4879 f
  I_SDRAM_TOP/I_SDRAM_IF/U9553/Y (AO22X1_RVT)        0.0941   1.0000            0.5117 &   4.9996 f
  I_SDRAM_TOP/I_SDRAM_IF/n6337 (net)
                               1   1.6000 
  I_SDRAM_TOP/I_SDRAM_IF/U9554/A2 (OR2X1_HVT)
                                            0.0000   0.0941   1.0000   0.0000   0.0000 &   4.9996 f
  I_SDRAM_TOP/I_SDRAM_IF/U9554/Y (OR2X1_HVT)         0.1648   1.0000            0.3993 &   5.3989 f
  I_SDRAM_TOP/I_SDRAM_IF/n6794 (net)
                               2   1.4536 
  I_SDRAM_TOP/I_SDRAM_IF/U10143/A2 (AO22X1_RVT)
                                            0.0000   0.1648   1.0000   0.0000   0.0000 &   5.3989 f
  I_SDRAM_TOP/I_SDRAM_IF/U10143/Y (AO22X1_RVT)       0.0963   1.0000            0.3840 &   5.7829 f
  I_SDRAM_TOP/I_SDRAM_IF/N4059 (net)
                               1   1.7987 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__9_/D (SDFFNARX1_HVT)
                                            0.0035   0.0963   1.0000   0.0024   0.0024 &   5.7853 f
  data arrival time                                                                        5.7853

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0755     7.2255
  clock reconvergence pessimism                                                 0.0993     7.3249
  clock uncertainty                                                            -0.1000     7.2249
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__9_/CLK (SDFFNARX1_HVT)                       7.2249 f
  library setup time                                          1.0000           -1.4463     5.7786
  data required time                                                                       5.7786
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7786
  data arrival time                                                                       -5.7853
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0067


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__23_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__7_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640031817/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1669     3.2169
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__23_/CLK (SDFFNARX1_HVT)
                                                     0.0637                     0.0000     3.2169 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__23_/Q (SDFFNARX1_HVT)
                                                     0.2998   1.0000            1.1845 &   4.4014 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_671 (net)
                               5   4.3326 
  I_SDRAM_TOP/I_SDRAM_IF/U7758/A4 (AO22X1_HVT)
                                            0.0385   0.2998   1.0000   0.0262   0.0262 &   4.4276 f
  I_SDRAM_TOP/I_SDRAM_IF/U7758/Y (AO22X1_HVT)        0.1696   1.0000            0.5143 &   4.9419 f
  I_SDRAM_TOP/I_SDRAM_IF/n4719 (net)
                               1   0.7621 
  I_SDRAM_TOP/I_SDRAM_IF/U7759/A2 (OR2X1_HVT)
                                            0.0190   0.1696   1.0000   0.0132   0.0132 &   4.9551 f
  I_SDRAM_TOP/I_SDRAM_IF/U7759/Y (OR2X1_HVT)         0.1562   1.0000            0.4327 &   5.3878 f
  I_SDRAM_TOP/I_SDRAM_IF/n5324 (net)
                               2   1.1746 
  I_SDRAM_TOP/I_SDRAM_IF/U7763/A2 (AO22X1_RVT)
                                            0.0069   0.1562   1.0000   0.0048   0.0048 &   5.3926 f
  I_SDRAM_TOP/I_SDRAM_IF/U7763/Y (AO22X1_RVT)        0.0928   1.0000            0.3719 &   5.7645 f
  I_SDRAM_TOP/I_SDRAM_IF/N3044 (net)
                               1   1.5077 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__7_/D (SDFFNARX1_HVT)
                                            0.0085   0.0928   1.0000   0.0059   0.0059 &   5.7705 f
  data arrival time                                                                        5.7705

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0689     7.2189
  clock reconvergence pessimism                                                 0.0978     7.3168
  clock uncertainty                                                            -0.1000     7.2168
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__7_/CLK (SDFFNARX1_HVT)                       7.2168 f
  library setup time                                          1.0000           -1.4529     5.7638
  data required time                                                                       5.7638
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7638
  data arrival time                                                                       -5.7705
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0066


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642731844/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1744     3.2244
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__5_/CLK (SDFFNARX1_HVT)
                                                     0.0732                     0.0000     3.2244 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__5_/Q (SDFFNARX1_HVT)
                                                     0.3026   1.0000            1.1936 &   4.4181 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1085] (net)
                               5   4.4121 
  I_SDRAM_TOP/I_SDRAM_IF/U11931/A4 (AO22X1_HVT)
                                            0.0000   0.3026   1.0000   0.0000   0.0000 &   4.4181 f
  I_SDRAM_TOP/I_SDRAM_IF/U11931/Y (AO22X1_HVT)       0.1907   1.0000            0.5394 &   4.9575 f
  I_SDRAM_TOP/I_SDRAM_IF/n9007 (net)
                               1   1.4450 
  I_SDRAM_TOP/I_SDRAM_IF/U11933/A1 (OR2X1_RVT)
                                            0.0456   0.1907   1.0000   0.0323   0.0323 &   4.9899 f
  I_SDRAM_TOP/I_SDRAM_IF/U11933/Y (OR2X1_RVT)        0.0827   1.0000            0.3299 &   5.3198 f
  I_SDRAM_TOP/I_SDRAM_IF/n9010 (net)
                               2   1.7981 
  I_SDRAM_TOP/I_SDRAM_IF/U11935/A2 (AO22X2_RVT)
                                            0.0036   0.0827   1.0000   0.0025   0.0025 &   5.3223 f
  I_SDRAM_TOP/I_SDRAM_IF/U11935/Y (AO22X2_RVT)       0.1545   1.0000            0.4049 &   5.7273 f
  I_SDRAM_TOP/I_SDRAM_IF/n11039 (net)
                               1   7.1902 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__25_/D (SDFFNARX1_HVT)
                                            0.0138   0.1545   1.0000   0.0095   0.0100 &   5.7373 f
  data arrival time                                                                        5.7373

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0735     7.2235
  clock reconvergence pessimism                                                 0.0856     7.3091
  clock uncertainty                                                            -0.1000     7.2091
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__25_/CLK (SDFFNARX1_HVT)                       7.2091 f
  library setup time                                          1.0000           -1.4783     5.7308
  data required time                                                                       5.7308
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7308
  data arrival time                                                                       -5.7373
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0065


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__26_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__14_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1621     3.2121
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__26_/CLK (SDFFNARX1_HVT)
                                                     0.0716                     0.0000     3.2121 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__26_/Q (SDFFNARX1_HVT)
                                                     0.2921   1.0000            1.1856 &   4.3977 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_182 (net)
                               5   4.1172 
  I_SDRAM_TOP/I_SDRAM_IF/U7026/A4 (AO22X1_HVT)
                                            0.0375   0.2921   1.0000   0.0257   0.0257 &   4.4233 f
  I_SDRAM_TOP/I_SDRAM_IF/U7026/Y (AO22X1_HVT)        0.1747   1.0000            0.5152 &   4.9385 f
  I_SDRAM_TOP/I_SDRAM_IF/n4210 (net)
                               1   0.9217 
  I_SDRAM_TOP/I_SDRAM_IF/U7027/A2 (OR2X1_HVT)
                                            0.0000   0.1747   1.0000   0.0000   0.0000 &   4.9385 f
  I_SDRAM_TOP/I_SDRAM_IF/U7027/Y (OR2X1_HVT)         0.1614   1.0000            0.4404 &   5.3789 f
  I_SDRAM_TOP/I_SDRAM_IF/n4651 (net)
                               2   1.3421 
  I_SDRAM_TOP/I_SDRAM_IF/U7664/A2 (AO22X1_RVT)
                                            0.0143   0.1614   1.0000   0.0099   0.0099 &   5.3889 f
  I_SDRAM_TOP/I_SDRAM_IF/U7664/Y (AO22X1_RVT)        0.0866   1.0000            0.3622 &   5.7510 f
  I_SDRAM_TOP/I_SDRAM_IF/N3906 (net)
                               1   0.7866 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__14_/D (SDFFNARX1_HVT)
                                            0.0088   0.0866   1.0000   0.0061   0.0061 &   5.7571 f
  data arrival time                                                                        5.7571

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0749     7.2249
  clock reconvergence pessimism                                                 0.0709     7.2959
  clock uncertainty                                                            -0.1000     7.1959
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__14_/CLK (SDFFNARX1_HVT)                      7.1959 f
  library setup time                                          1.0000           -1.4452     5.7507
  data required time                                                                       5.7507
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7507
  data arrival time                                                                       -5.7571
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0064


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__23_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641431831/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1746     3.2246
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__27_/CLK (SDFFNARX1_HVT)
                                                     0.0732                     0.0000     3.2246 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__27_/Q (SDFFNARX1_HVT)
                                                     0.3208   1.0000            1.2055 &   4.4301 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_130 (net)
                               5   4.9248 
  I_SDRAM_TOP/I_SDRAM_IF/U7484/A2 (AO22X1_RVT)
                                            0.0318   0.3208   1.0000   0.0220   0.0221 &   4.4522 f
  I_SDRAM_TOP/I_SDRAM_IF/U7484/Y (AO22X1_RVT)        0.0870   1.0000            0.4943 &   4.9465 f
  I_SDRAM_TOP/I_SDRAM_IF/n4512 (net)
                               1   1.0198 
  I_SDRAM_TOP/I_SDRAM_IF/U7486/A1 (OR2X1_HVT)
                                            0.0000   0.0870   1.0000   0.0000   0.0000 &   4.9465 f
  I_SDRAM_TOP/I_SDRAM_IF/U7486/Y (OR2X1_HVT)         0.1687   1.0000            0.4356 &   5.3821 f
  I_SDRAM_TOP/I_SDRAM_IF/n4619 (net)
                               2   1.5775 
  I_SDRAM_TOP/I_SDRAM_IF/U7633/A2 (AO22X1_RVT)
                                            0.0391   0.1687   1.0000   0.0281   0.0281 &   5.4102 f
  I_SDRAM_TOP/I_SDRAM_IF/U7633/Y (AO22X1_RVT)        0.0879   1.0000            0.3745 &   5.7847 f
  I_SDRAM_TOP/I_SDRAM_IF/N4010 (net)
                               1   1.0953 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__23_/D (SDFFNARX1_HVT)
                                            0.0000   0.0879   1.0000   0.0000   0.0000 &   5.7847 f
  data arrival time                                                                        5.7847

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0751     7.2251
  clock reconvergence pessimism                                                 0.0990     7.3241
  clock uncertainty                                                            -0.1000     7.2241
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__23_/CLK (SDFFNARX1_HVT)                      7.2241 f
  library setup time                                          1.0000           -1.4458     5.7783
  data required time                                                                       5.7783
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7783
  data arrival time                                                                       -5.7847
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0064


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__10_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640531822/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1795     3.2295
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__18_/CLK (SDFFNARX1_HVT)
                                                     0.0779                     0.0000     3.2295 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__18_/Q (SDFFNARX1_HVT)
                                                     0.2962   1.0000            1.1931 &   4.4226 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_1096 (net)
                               5   4.2331 
  I_SDRAM_TOP/I_SDRAM_IF/U12002/A1 (OA22X1_RVT)
                                            0.0371   0.2962   1.0000   0.0259   0.0259 &   4.4485 f
  I_SDRAM_TOP/I_SDRAM_IF/U12002/Y (OA22X1_RVT)       0.1228   1.0000            0.5386 &   4.9871 f
  I_SDRAM_TOP/I_SDRAM_IF/n9144 (net)
                               1   1.6657 
  I_SDRAM_TOP/I_SDRAM_IF/U12004/A1 (AND2X1_HVT)
                                            0.0189   0.1228   1.0000   0.0134   0.0135 &   5.0005 f
  I_SDRAM_TOP/I_SDRAM_IF/U12004/Y (AND2X1_HVT)       0.1905   1.0000            0.3597 &   5.3602 f
  I_SDRAM_TOP/I_SDRAM_IF/n9331 (net)
                               2   2.0515 
  I_SDRAM_TOP/I_SDRAM_IF/U12074/A2 (AO22X1_RVT)
                                            0.0444   0.1905   1.0000   0.0315   0.0315 &   5.3917 f
  I_SDRAM_TOP/I_SDRAM_IF/U12074/Y (AO22X1_RVT)       0.0897   1.0000            0.3946 &   5.7863 f
  I_SDRAM_TOP/I_SDRAM_IF/N2350 (net)
                               1   1.2482 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__10_/D (SDFFNARX1_HVT)
                                            0.0054   0.0897   1.0000   0.0038   0.0038 &   5.7901 f
  data arrival time                                                                        5.7901

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0787     7.2287
  clock reconvergence pessimism                                                 0.0995     7.3282
  clock uncertainty                                                            -0.1000     7.2282
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__10_/CLK (SDFFNARX1_HVT)                       7.2282 f
  library setup time                                          1.0000           -1.4445     5.7837
  data required time                                                                       5.7837
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7837
  data arrival time                                                                       -5.7901
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0064


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__7_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0371     1.0371
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__7_/CLK (SDFFARX1_HVT)
                                                     0.1093                     0.0000     1.0371 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__7_/Q (SDFFARX1_HVT)
                                                     0.3200   1.0000            1.3212 &   2.3583 f
  I_SDRAM_TOP/I_SDRAM_IF/n17394 (net)
                               5   5.3536 
  I_SDRAM_TOP/I_SDRAM_IF/U4512/A2 (AO22X1_HVT)
                                            0.0335   0.3200   1.0000   0.0226   0.0226 &   2.3809 f
  I_SDRAM_TOP/I_SDRAM_IF/U4512/Y (AO22X1_HVT)        0.1739   1.0000            0.7476 &   3.1286 f
  I_SDRAM_TOP/I_SDRAM_IF/n2499 (net)
                               1   0.8927 
  I_SDRAM_TOP/I_SDRAM_IF/U4514/A1 (OR2X1_HVT)
                                            0.0276   0.1739   1.0000   0.0197   0.0197 &   3.1483 f
  I_SDRAM_TOP/I_SDRAM_IF/U4514/Y (OR2X1_HVT)         0.1812   1.0000            0.5203 &   3.6686 f
  I_SDRAM_TOP/I_SDRAM_IF/n2514 (net)
                               2   1.9779 
  I_SDRAM_TOP/I_SDRAM_IF/U4518/A2 (AO22X1_HVT)
                                            0.0147   0.1812   1.0000   0.0102   0.0102 &   3.6788 f
  I_SDRAM_TOP/I_SDRAM_IF/U4518/Y (AO22X1_HVT)        0.1939   1.0000            0.6545 &   4.3333 f
  I_SDRAM_TOP/I_SDRAM_IF/N1825 (net)
                               1   1.5457 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__23_/D (SDFFARX1_RVT)
                                            0.0464   0.1939   1.0000   0.0334   0.0334 &   4.3667 f
  data arrival time                                                                        4.3667

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9567     5.0567
  clock reconvergence pessimism                                                 0.0777     5.1344
  clock uncertainty                                                            -0.1000     5.0344
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__23_/CLK (SDFFARX1_RVT)                       5.0344 r
  library setup time                                          1.0000           -0.6739     4.3604
  data required time                                                                       4.3604
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.3604
  data arrival time                                                                       -4.3667
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0063


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__10_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641031827/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1801     3.2301
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__10_/CLK (SDFFNARX1_HVT)
                                                     0.0788                     0.0000     3.2301 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__10_/Q (SDFFNARX1_HVT)
                                                     0.3000   1.0000            1.1963 &   4.4264 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_53 (net)
                               5   4.3413 
  I_SDRAM_TOP/I_SDRAM_IF/U6116/A4 (AO22X1_HVT)
                                            0.0494   0.3000   1.0000   0.0344   0.0344 &   4.4608 f
  I_SDRAM_TOP/I_SDRAM_IF/U6116/Y (AO22X1_HVT)        0.1789   1.0000            0.5255 &   4.9862 f
  I_SDRAM_TOP/I_SDRAM_IF/n3657 (net)
                               1   1.0556 
  I_SDRAM_TOP/I_SDRAM_IF/U6118/A1 (OR2X1_HVT)
                                            0.0186   0.1789   1.0000   0.0129   0.0129 &   4.9992 f
  I_SDRAM_TOP/I_SDRAM_IF/U6118/Y (OR2X1_HVT)         0.1789   1.0000            0.5225 &   5.5217 f
  I_SDRAM_TOP/I_SDRAM_IF/n9052 (net)
                               2   1.9084 
  I_SDRAM_TOP/I_SDRAM_IF/U6119/A4 (AO22X1_RVT)
                                            0.0113   0.1789   1.0000   0.0079   0.0079 &   5.5295 f
  I_SDRAM_TOP/I_SDRAM_IF/U6119/Y (AO22X1_RVT)        0.0836   1.0000            0.2654 &   5.7949 f
  I_SDRAM_TOP/I_SDRAM_IF/N4100 (net)
                               1   0.7650 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__18_/D (SDFFNARX1_HVT)
                                            0.0000   0.0836   1.0000   0.0000   0.0000 &   5.7949 f
  data arrival time                                                                        5.7949

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0803     7.2303
  clock reconvergence pessimism                                                 0.0997     7.3300
  clock uncertainty                                                            -0.1000     7.2300
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__18_/CLK (SDFFNARX1_HVT)                      7.2300 f
  library setup time                                          1.0000           -1.4414     5.7887
  data required time                                                                       5.7887
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7887
  data arrival time                                                                       -5.7949
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0063


  Startpoint: I_PARSER/out_bus_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/mega_shift_reg_4__23_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_CLOCKING/occ_int1/cts_buf_693832355/Y
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.3023     1.3023
  I_PARSER/out_bus_reg_8_/CLK (SDFFARX1_LVT)         0.0788                     0.0000     1.3023 r
  I_PARSER/out_bus_reg_8_/Q (SDFFARX1_LVT)           0.0556   1.0000            0.3405 &   1.6428 f
  I_PARSER/blender_op[0] (net)
                               2   1.5158 
  HFSINV_25380_1834/A (INVX1_LVT)           0.0000   0.0556   1.0000   0.0000   0.0000 &   1.6429 f
  HFSINV_25380_1834/Y (INVX1_LVT)                    0.0603   1.0000            0.0689 &   1.7118 r
  HFSNET_305 (net)             3   2.6952 
  ZBUF_103_inst_2183/A (NBUFFX4_RVT)        0.0000   0.0603   1.0000   0.0000   0.0000 &   1.7118 r
  ZBUF_103_inst_2183/Y (NBUFFX4_RVT)                 0.2062   1.0000            0.2091 &   1.9209 r
  ZBUF_103_4 (net)             5  24.9729 
  I_BLENDER_0/HFSINV_22274_1827/A (INVX4_LVT)
                                            0.0000   0.2062   1.0000   0.0000   0.0007 &   1.9216 r
  I_BLENDER_0/HFSINV_22274_1827/Y (INVX4_LVT)        0.1203   1.0000            0.0912 &   2.0128 f
  I_BLENDER_0/HFSNET_163 (net)
                              32  20.5870 
  I_BLENDER_0/U7524/A1 (AO22X1_HVT)         0.0043   0.1204   1.0000   0.0030   0.0038 &   2.0166 f
  I_BLENDER_0/U7524/Y (AO22X1_HVT)                   0.2590   1.0000            0.6510 &   2.6677 f
  I_BLENDER_0/n7685 (net)      4   3.5629 
  I_BLENDER_0/U8220/A2 (AO22X1_HVT)         0.0387   0.2590   1.0000   0.0275   0.0275 &   2.6952 f
  I_BLENDER_0/U8220/Y (AO22X1_HVT)                   0.1814   1.0000            0.7053 &   3.4005 f
  I_BLENDER_0/n7692 (net)      1   1.1406 
  I_BLENDER_0/U8222/A1 (OR2X1_HVT)          0.0232   0.1814   1.0000   0.0161   0.0161 &   3.4166 f
  I_BLENDER_0/U8222/Y (OR2X1_HVT)                    0.1657   1.0000            0.5121 &   3.9288 f
  I_BLENDER_0/n7704 (net)      2   1.4788 
  I_BLENDER_0/U8226/A2 (AO22X1_HVT)         0.0100   0.1657   1.0000   0.0069   0.0069 &   3.9357 f
  I_BLENDER_0/U8226/Y (AO22X1_HVT)                   0.1830   1.0000            0.6298 &   4.5655 f
  I_BLENDER_0/N1156 (net)      1   1.1906 
  I_BLENDER_0/mega_shift_reg_4__23_/D (SDFFARX1_HVT)
                                            0.0497   0.1830   1.0000   0.0358   0.0358 &   4.6014 f
  data arrival time                                                                        4.6014

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              1.2269     6.0269
  clock reconvergence pessimism                                                 0.0647     6.0916
  clock uncertainty                                                            -0.1000     5.9916
  I_BLENDER_0/mega_shift_reg_4__23_/CLK (SDFFARX1_HVT)                                     5.9916 r
  library setup time                                          1.0000           -1.3964     4.5952
  data required time                                                                       4.5952
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.5952
  data arrival time                                                                       -4.6014
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0062


  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__14_
               (recovery check against falling-edge clock SDRAM_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: **async_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0651     1.0651
  I_CLOCKING/sdram_rst_n_buf_reg/CLK (SDFFARX1_LVT)
                                                     0.0760                     0.0000     1.0651 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (SDFFARX1_LVT)    0.0597   1.0000            0.3846 &   1.4498 r
  I_CLOCKING/sdram_rst_n_buf (net)
                               1   0.7968 
  I_CLOCKING/U4/A4 (AO22X1_HVT)             0.0000   0.0597   1.0000   0.0000   0.0000 &   1.4498 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                       0.1968   1.0000            0.4609 &   1.9107 r
  I_CLOCKING/n7 (net)          1   1.1469 
  I_CLOCKING/sdram_rst_n_testctl/A2 (OR2X1_HVT)
                                            0.0000   0.1968   1.0000   0.0000   0.0000 &   1.9107 r
  I_CLOCKING/sdram_rst_n_testctl/Y (OR2X1_HVT)       0.1989   1.0000            0.3901 &   2.3008 r
  I_CLOCKING/sdram_rst_n (net)
                               1   2.6223 
  I_SDRAM_TOP/HFSBUF_29379_755/A (NBUFFX16_RVT)
                                            0.0000   0.1989   1.0000   0.0000   0.0000 &   2.3008 r
  I_SDRAM_TOP/HFSBUF_29379_755/Y (NBUFFX16_RVT)      0.1291   1.0000            0.2523 &   2.5531 r
  I_SDRAM_TOP/HFSNET_107 (net)
                               9  49.7448 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_27695_754/A (INVX8_RVT)
                                            0.0000   0.1291   1.0000   0.0000   0.0002 &   2.5533 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_27695_754/Y (INVX8_RVT)
                                                     0.1210   1.0000            0.1348 &   2.6880 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_188 (net)
                              10  45.1309 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_265_inst_54752/A (NBUFFX2_HVT)
                                            0.0000   0.1211   1.0000   0.0000   0.0003 &   2.6883 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_265_inst_54752/Y (NBUFFX2_HVT)
                                                     0.3539   1.0000            0.4238 &   3.1121 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_265_146 (net)
                               3  12.9332 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_25961_752/A (INVX4_HVT)
                                            0.0000   0.3539   1.0000   0.0000   0.0001 &   3.1122 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_25961_752/Y (INVX4_HVT)
                                                     0.3316   1.0000            0.4048 &   3.5170 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_186 (net)
                              20  25.0465 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__14_/RSTB (SDFFNARX1_RVT)
                                            0.0000   0.3312   1.0000   0.0000   0.0015 &   3.5185 r
  data arrival time                                                                        3.5185

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.0708     3.1208
  clock reconvergence pessimism                                                 0.0303     3.1511
  clock uncertainty                                                            -0.1000     3.0511
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__14_/CLK (SDFFNARX1_RVT)                       3.0511 f
  library recovery time                                       1.0000            0.4615     3.5127
  data required time                                                                       3.5127
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.5127
  data arrival time                                                                       -3.5185
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0058


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642731844/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1744     3.2244
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__5_/CLK (SDFFNARX1_HVT)
                                                     0.0732                     0.0000     3.2244 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__5_/Q (SDFFNARX1_HVT)
                                                     0.3026   1.0000            1.1936 &   4.4181 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1085] (net)
                               5   4.4121 
  I_SDRAM_TOP/I_SDRAM_IF/U11924/A2 (AO22X1_LVT)
                                            0.0000   0.3026   1.0000   0.0000   0.0000 &   4.4181 f
  I_SDRAM_TOP/I_SDRAM_IF/U11924/Y (AO22X1_LVT)       0.0762   1.0000            0.3071 &   4.7252 f
  I_SDRAM_TOP/I_SDRAM_IF/n8994 (net)
                               1   0.9684 
  I_SDRAM_TOP/I_SDRAM_IF/U11925/A2 (OR2X2_HVT)
                                            0.0064   0.0762   1.0000   0.0044   0.0044 &   4.7296 f
  I_SDRAM_TOP/I_SDRAM_IF/U11925/Y (OR2X2_HVT)        0.2889   1.0000            0.5366 &   5.2662 f
  I_SDRAM_TOP/I_SDRAM_IF/n9112 (net)
                               2   8.3351 
  I_SDRAM_TOP/I_SDRAM_IF/U11989/A2 (AO22X1_RVT)
                                            0.0464   0.2889   1.0000   0.0314   0.0318 &   5.2981 f
  I_SDRAM_TOP/I_SDRAM_IF/U11989/Y (AO22X1_RVT)       0.0892   1.0000            0.4702 &   5.7683 f
  I_SDRAM_TOP/I_SDRAM_IF/N2361 (net)
                               1   1.0937 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__21_/D (SDFFNARX1_HVT)
                                            0.0000   0.0892   1.0000   0.0000   0.0000 &   5.7683 f
  data arrival time                                                                        5.7683

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0733     7.2233
  clock reconvergence pessimism                                                 0.0856     7.3089
  clock uncertainty                                                            -0.1000     7.2089
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__21_/CLK (SDFFNARX1_HVT)                       7.2089 f
  library setup time                                          1.0000           -1.4463     5.7626
  data required time                                                                       5.7626
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7626
  data arrival time                                                                       -5.7683
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0057


  Startpoint: I_BLENDER_0/R_564
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_682032237/Y
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.3554     1.3554
  I_BLENDER_0/R_564/CLK (SDFFARX1_LVT)               0.0906                     0.0000     1.3554 r
  I_BLENDER_0/R_564/Q (SDFFARX1_LVT)                 0.0813   1.0000            0.4107 &   1.7662 r
  I_BLENDER_0/s3_op1_0 (net)   3   2.1756 
  I_BLENDER_0/U2269/A1 (AND2X1_LVT)         0.0000   0.0813   1.0000   0.0000   0.0000 &   1.7662 r
  I_BLENDER_0/U2269/Y (AND2X1_LVT)                   0.0566   1.0000            0.0962 &   1.8624 r
  I_BLENDER_0/n415 (net)       2   2.2705 
  I_BLENDER_0/U7646/A3 (AO22X1_LVT)         0.0022   0.0566   1.0000   0.0015   0.0016 &   1.8640 r
  I_BLENDER_0/U7646/Y (AO22X1_LVT)                   0.0527   1.0000            0.0922 &   1.9562 r
  I_BLENDER_0/n392 (net)       1   0.9535 
  I_BLENDER_0/U98/A3 (AOI22X2_LVT)          0.0039   0.0527   1.0000   0.0027   0.0027 &   1.9589 r
  I_BLENDER_0/U98/Y (AOI22X2_LVT)                    0.0514   1.0000            0.1407 &   2.0996 f
  I_BLENDER_0/n413 (net)       5   5.5997 
  I_BLENDER_0/U7393/A3 (AO22X1_LVT)         0.0014   0.0514   1.0000   0.0010   0.0010 &   2.1006 f
  I_BLENDER_0/U7393/Y (AO22X1_LVT)                   0.0426   1.0000            0.0914 &   2.1920 f
  I_BLENDER_0/n8222 (net)      1   0.8175 
  I_BLENDER_0/U104/A3 (AO22X1_LVT)          0.0000   0.0426   1.0000   0.0000   0.0000 &   2.1920 f
  I_BLENDER_0/U104/Y (AO22X1_LVT)                    0.0536   1.0000            0.1005 &   2.2925 f
  I_BLENDER_0/n485 (net)       3   2.4685 
  I_BLENDER_0/U697/A2 (AND2X1_RVT)          0.0037   0.0536   1.0000   0.0026   0.0026 &   2.2951 f
  I_BLENDER_0/U697/Y (AND2X1_RVT)                    0.0673   1.0000            0.1619 &   2.4570 f
  I_BLENDER_0/n487 (net)       1   0.8042 
  I_BLENDER_0/U698/A2 (AOI21X1_LVT)         0.0034   0.0673   1.0000   0.0024   0.0024 &   2.4593 f
  I_BLENDER_0/U698/Y (AOI21X1_LVT)                   0.0490   1.0000            0.1934 &   2.6527 r
  I_BLENDER_0/n494 (net)       2   2.0026 
  I_BLENDER_0/U699/A3 (NAND4X0_LVT)         0.0000   0.0490   1.0000   0.0000   0.0000 &   2.6527 r
  I_BLENDER_0/U699/Y (NAND4X0_LVT)                   0.1081   1.0000            0.0851 &   2.7378 f
  I_BLENDER_0/n500 (net)       1   0.9130 
  I_BLENDER_0/U703/A1 (NAND4X1_LVT)         0.0263   0.1081   1.0000   0.0189   0.0189 &   2.7568 f
  I_BLENDER_0/U703/Y (NAND4X1_LVT)                   0.0468   1.0000            0.2116 &   2.9684 r
  I_BLENDER_0/n501 (net)       1   1.0176 
  I_BLENDER_0/U704/A3 (AOI21X1_LVT)         0.0071   0.0468   1.0000   0.0049   0.0049 &   2.9733 r
  I_BLENDER_0/U704/Y (AOI21X1_LVT)                   0.0626   1.0000            0.1217 &   3.0950 f
  I_BLENDER_0/n514 (net)       2   5.7493 
  I_BLENDER_0/U2582/A (INVX1_LVT)           0.0017   0.0626   1.0000   0.0012   0.0013 &   3.0963 f
  I_BLENDER_0/U2582/Y (INVX1_LVT)                    0.0556   1.0000            0.0696 &   3.1660 r
  I_BLENDER_0/n8891 (net)      2   2.2575 
  I_BLENDER_0/U2579/A2 (XOR3X1_LVT)         0.0000   0.0556   1.0000   0.0000   0.0000 &   3.1660 r
  I_BLENDER_0/U2579/Y (XOR3X1_LVT)                   0.0857   1.0000            0.2846 &   3.4506 f
  I_BLENDER_0/n830 (net)       1   2.1578 
  I_BLENDER_0/U1005/A (FADDX1_LVT)          0.0000   0.0857   1.0000   0.0000   0.0000 &   3.4506 f
  I_BLENDER_0/U1005/S (FADDX1_LVT)                   0.0719   1.0000            0.2878 &   3.7384 r
  I_BLENDER_0/n872 (net)       1   2.4397 
  I_BLENDER_0/U1035/CI (FADDX1_LVT)         0.0095   0.0719   1.0000   0.0066   0.0067 &   3.7450 r
  I_BLENDER_0/U1035/S (FADDX1_LVT)                   0.0826   1.0000            0.2278 &   3.9728 f
  I_BLENDER_0/n936 (net)       3   3.2543 
  I_BLENDER_0/U1088/A3 (XOR3X1_LVT)         0.0053   0.0826   1.0000   0.0036   0.0037 &   3.9765 f
  I_BLENDER_0/U1088/Y (XOR3X1_LVT)                   0.0784   1.0000            0.1564 &   4.1329 r
  I_BLENDER_0/n1079 (net)      2   1.9030 
  I_BLENDER_0/U1045/A2 (OR2X1_LVT)          0.0043   0.0784   1.0000   0.0030   0.0030 &   4.1358 r
  I_BLENDER_0/U1045/Y (OR2X1_LVT)                    0.0436   1.0000            0.0891 &   4.2250 r
  I_BLENDER_0/n8808 (net)      2   1.4261 
  I_BLENDER_0/U286/A1 (NAND2X0_LVT)         0.0000   0.0436   1.0000   0.0000   0.0000 &   4.2250 r
  I_BLENDER_0/U286/Y (NAND2X0_LVT)                   0.0605   1.0000            0.0553 &   4.2803 f
  I_BLENDER_0/n1083 (net)      2   1.5986 
  I_BLENDER_0/U285/A1 (NAND2X0_LVT)         0.0023   0.0605   1.0000   0.0016   0.0016 &   4.2818 f
  I_BLENDER_0/U285/Y (NAND2X0_LVT)                   0.0938   1.0000            0.0913 &   4.3731 r
  I_BLENDER_0/n1087 (net)      1   1.1533 
  I_BLENDER_0/U2565/A1 (NAND3X0_LVT)        0.0259   0.0938   1.0000   0.0183   0.0183 &   4.3915 r
  I_BLENDER_0/U2565/Y (NAND3X0_LVT)                  0.0844   1.0000            0.0720 &   4.4635 f
  I_BLENDER_0/n8888 (net)      2   1.1045 
  I_BLENDER_0/U2563/A3 (OA21X2_LVT)         0.0000   0.0844   1.0000   0.0000   0.0000 &   4.4635 f
  I_BLENDER_0/U2563/Y (OA21X2_LVT)                   0.0811   1.0000            0.1761 &   4.6396 f
  I_BLENDER_0/n1093 (net)      2   7.6638 
  I_BLENDER_0/HFSINV_166_1779/A (INVX4_LVT)
                                            0.0000   0.0811   1.0000   0.0000   0.0003 &   4.6399 f
  I_BLENDER_0/HFSINV_166_1779/Y (INVX4_LVT)          0.0475   1.0000            0.0628 &   4.7027 r
  I_BLENDER_0/HFSNET_148 (net)
                               3   4.5379 
  I_BLENDER_0/U1546/A2 (NAND3X0_LVT)        0.0019   0.0475   1.0000   0.0013   0.0014 &   4.7041 r
  I_BLENDER_0/U1546/Y (NAND3X0_LVT)                  0.0596   1.0000            0.0629 &   4.7670 f
  I_BLENDER_0/n726 (net)       1   0.7395 
  I_BLENDER_0/ctmTdsLR_1_25145/A1 (NAND2X0_LVT)
                                            0.0000   0.0596   1.0000   0.0000   0.0000 &   4.7670 f
  I_BLENDER_0/ctmTdsLR_1_25145/Y (NAND2X0_LVT)       0.0763   1.0000            0.0834 &   4.8504 r
  I_BLENDER_0/popt_net_20361 (net)
                               1   0.8698 
  I_BLENDER_0/ctmTdsLR_1_24191/A2 (OR2X2_LVT)
                                            0.0000   0.0763   1.0000   0.0000   0.0000 &   4.8504 r
  I_BLENDER_0/ctmTdsLR_1_24191/Y (OR2X2_LVT)         0.0595   1.0000            0.1059 &   4.9563 r
  I_BLENDER_0/n6170 (net)      2   4.8185 
  I_BLENDER_0/U4396/A1 (NAND4X0_LVT)        0.0104   0.0595   1.0000   0.0073   0.0074 &   4.9637 r
  I_BLENDER_0/U4396/Y (NAND4X0_LVT)                  0.0821   1.0000            0.0671 &   5.0308 f
  I_BLENDER_0/n1464 (net)      1   0.8797 
  I_BLENDER_0/U5482/A1 (AND2X1_LVT)         0.0046   0.0821   1.0000   0.0032   0.0032 &   5.0339 f
  I_BLENDER_0/U5482/Y (AND2X1_LVT)                   0.0513   1.0000            0.1258 &   5.1597 f
  I_BLENDER_0/n6245 (net)      4   3.3384 
  I_BLENDER_0/U6286/A (NBUFFX2_LVT)         0.0000   0.0513   1.0000   0.0000   0.0000 &   5.1597 f
  I_BLENDER_0/U6286/Y (NBUFFX2_LVT)                  0.0386   1.0000            0.0884 &   5.2481 f
  I_BLENDER_0/n8352 (net)      3   3.6039 
  I_BLENDER_0/U8855/A1 (AND2X1_LVT)         0.0000   0.0386   1.0000   0.0000   0.0000 &   5.2482 f
  I_BLENDER_0/U8855/Y (AND2X1_LVT)                   0.0330   1.0000            0.0770 &   5.3252 f
  I_BLENDER_0/n6196 (net)      1   0.6326 
  I_BLENDER_0/U6288/A4 (OA22X1_LVT)         0.0000   0.0330   1.0000   0.0000   0.0000 &   5.3252 f
  I_BLENDER_0/U6288/Y (OA22X1_LVT)                   0.0568   1.0000            0.1094 &   5.4346 f
  I_BLENDER_0/n6197 (net)      1   1.1025 
  I_BLENDER_0/U6289/A3 (XOR3X2_LVT)         0.0000   0.0568   1.0000   0.0000   0.0000 &   5.4346 f
  I_BLENDER_0/U6289/Y (XOR3X2_LVT)                   0.0583   1.0000            0.1249 &   5.5595 r
  I_BLENDER_0/n6200 (net)      1   1.5775 
  I_BLENDER_0/U6290/A6 (OAI222X1_LVT)       0.0125   0.0583   1.0000   0.0090   0.0090 &   5.5685 r
  I_BLENDER_0/U6290/Y (OAI222X1_LVT)                 0.0353   1.0000            0.1299 &   5.6984 f
  I_BLENDER_0/n1874 (net)      1   0.5927 
  I_BLENDER_0/s4_op2_reg_22_/D (SDFFX2_LVT)
                                            0.0000   0.0353   1.0000   0.0000   0.0000 &   5.6984 f
  data arrival time                                                                        5.6984

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              1.2189     6.0189
  clock reconvergence pessimism                                                 0.1121     6.1310
  clock uncertainty                                                            -0.1000     6.0310
  I_BLENDER_0/s4_op2_reg_22_/CLK (SDFFX2_LVT)                                              6.0310 r
  library setup time                                          1.0000           -0.3382     5.6927
  data required time                                                                       5.6927
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6927
  data arrival time                                                                       -5.6984
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0056


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642731844/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1725     3.2225
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__25_/CLK (SDFFNARX1_HVT)
                                                     0.0806                     0.0000     3.2225 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__25_/Q (SDFFNARX1_HVT)
                                                     0.3127   1.0000            1.2059 &   4.4284 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_700 (net)
                               5   4.7000 
  I_SDRAM_TOP/I_SDRAM_IF/U5805/A2 (AO22X1_RVT)
                                            0.0164   0.3127   1.0000   0.0113   0.0114 &   4.4398 f
  I_SDRAM_TOP/I_SDRAM_IF/U5805/Y (AO22X1_RVT)        0.0913   1.0000            0.4942 &   4.9339 f
  I_SDRAM_TOP/I_SDRAM_IF/n3496 (net)
                               1   1.3718 
  I_SDRAM_TOP/I_SDRAM_IF/U5806/A2 (OR2X1_HVT)
                                            0.0059   0.0913   1.0000   0.0041   0.0041 &   4.9380 f
  I_SDRAM_TOP/I_SDRAM_IF/U5806/Y (OR2X1_HVT)         0.1730   1.0000            0.4054 &   5.3435 f
  I_SDRAM_TOP/I_SDRAM_IF/n5117 (net)
                               2   1.7163 
  I_SDRAM_TOP/I_SDRAM_IF/U5811/A2 (AO22X1_RVT)
                                            0.0197   0.1730   1.0000   0.0136   0.0137 &   5.3571 f
  I_SDRAM_TOP/I_SDRAM_IF/U5811/Y (AO22X1_RVT)        0.0985   1.0000            0.3936 &   5.7508 f
  I_SDRAM_TOP/I_SDRAM_IF/N3026 (net)
                               1   1.9796 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__21_/D (SDFFNARX1_HVT)
                                            0.0182   0.0985   1.0000   0.0128   0.0128 &   5.7636 f
  data arrival time                                                                        5.7636

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0729     7.2229
  clock reconvergence pessimism                                                 0.0856     7.3085
  clock uncertainty                                                            -0.1000     7.2085
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__21_/CLK (SDFFNARX1_HVT)                      7.2085 f
  library setup time                                          1.0000           -1.4504     5.7581
  data required time                                                                       5.7581
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7581
  data arrival time                                                                       -5.7636
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0055


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__1_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__17_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln32790/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1763     3.2263
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__1_/CLK (SDFFNARX1_HVT)
                                                     0.0817                     0.0000     3.2263 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__1_/Q (SDFFNARX1_HVT)
                                                     0.3046   1.0000            1.2015 &   4.4278 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_75 (net)
                               5   4.4697 
  I_SDRAM_TOP/I_SDRAM_IF/U9753/A2 (AO22X1_RVT)
                                            0.0765   0.3046   1.0000   0.0520   0.0520 &   4.4798 f
  I_SDRAM_TOP/I_SDRAM_IF/U9753/Y (AO22X1_RVT)        0.0869   1.0000            0.4813 &   4.9612 f
  I_SDRAM_TOP/I_SDRAM_IF/n6511 (net)
                               1   1.0169 
  I_SDRAM_TOP/I_SDRAM_IF/U9755/A1 (OR2X1_HVT)
                                            0.0000   0.0869   1.0000   0.0000   0.0000 &   4.9612 f
  I_SDRAM_TOP/I_SDRAM_IF/U9755/Y (OR2X1_HVT)         0.1642   1.0000            0.4312 &   5.3924 f
  I_SDRAM_TOP/I_SDRAM_IF/n7935 (net)
                               2   1.4324 
  I_SDRAM_TOP/I_SDRAM_IF/U11286/A2 (AO22X1_RVT)
                                            0.0118   0.1642   1.0000   0.0082   0.0082 &   5.4006 f
  I_SDRAM_TOP/I_SDRAM_IF/U11286/Y (AO22X1_RVT)       0.0936   1.0000            0.3794 &   5.7800 f
  I_SDRAM_TOP/I_SDRAM_IF/N4067 (net)
                               1   1.5699 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__17_/D (SDFFNARX1_HVT)
                                            0.0075   0.0936   1.0000   0.0052   0.0052 &   5.7852 f
  data arrival time                                                                        5.7852

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0755     7.2255
  clock reconvergence pessimism                                                 0.0993     7.3249
  clock uncertainty                                                            -0.1000     7.2249
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__17_/CLK (SDFFNARX1_HVT)                      7.2249 f
  library setup time                                          1.0000           -1.4450     5.7799
  data required time                                                                       5.7799
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7799
  data arrival time                                                                       -5.7852
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0053


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1710     3.2210
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__22_/CLK (SDFFNARX1_HVT)
                                                     0.0701                     0.0000     3.2210 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__22_/Q (SDFFNARX1_HVT)
                                                     0.2955   1.0000            1.1866 &   4.4076 f
  I_SDRAM_TOP/I_SDRAM_IF/n17400 (net)
                               5   4.2104 
  I_SDRAM_TOP/I_SDRAM_IF/U9845/A2 (AO22X1_RVT)
                                            0.0254   0.2955   1.0000   0.0176   0.0176 &   4.4252 f
  I_SDRAM_TOP/I_SDRAM_IF/U9845/Y (AO22X1_RVT)        0.0843   1.0000            0.4696 &   4.8948 f
  I_SDRAM_TOP/I_SDRAM_IF/n6577 (net)
                               1   0.8183 
  I_SDRAM_TOP/I_SDRAM_IF/U9846/A2 (OR2X1_HVT)
                                            0.0048   0.0843   1.0000   0.0033   0.0033 &   4.8981 f
  I_SDRAM_TOP/I_SDRAM_IF/U9846/Y (OR2X1_HVT)         0.2068   1.0000            0.4272 &   5.3253 f
  I_SDRAM_TOP/I_SDRAM_IF/n8001 (net)
                               2   2.7289 
  I_SDRAM_TOP/I_SDRAM_IF/U11338/A2 (AO22X1_RVT)
                                            0.0370   0.2068   1.0000   0.0239   0.0239 &   5.3492 f
  I_SDRAM_TOP/I_SDRAM_IF/U11338/Y (AO22X1_RVT)       0.0896   1.0000            0.4074 &   5.7566 f
  I_SDRAM_TOP/I_SDRAM_IF/N3296 (net)
                               1   1.2431 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__6_/D (SDFFNARX1_HVT)
                                            0.0031   0.0896   1.0000   0.0021   0.0021 &   5.7588 f
  data arrival time                                                                        5.7588

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0743     7.2243
  clock reconvergence pessimism                                                 0.0709     7.2952
  clock uncertainty                                                            -0.1000     7.1952
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__6_/CLK (SDFFNARX1_HVT)                       7.1952 f
  library setup time                                          1.0000           -1.4417     5.7536
  data required time                                                                       5.7536
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7536
  data arrival time                                                                       -5.7588
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0052


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__10_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1730     3.2230
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__10_/CLK (SDFFNARX1_HVT)
                                                     0.0855                     0.0000     3.2230 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__10_/Q (SDFFNARX1_HVT)
                                                     0.3195   1.0000            1.2142 &   4.4372 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_541 (net)
                               5   4.8905 
  I_SDRAM_TOP/I_SDRAM_IF/U8029/A2 (AO22X1_RVT)
                                            0.0387   0.3195   1.0000   0.0260   0.0260 &   4.4632 f
  I_SDRAM_TOP/I_SDRAM_IF/U8029/Y (AO22X1_RVT)        0.0921   1.0000            0.4957 &   4.9589 f
  I_SDRAM_TOP/I_SDRAM_IF/n4951 (net)
                               1   1.1566 
  I_SDRAM_TOP/I_SDRAM_IF/U8030/A2 (OR2X1_HVT)
                                            0.0056   0.0921   1.0000   0.0039   0.0039 &   4.9628 f
  I_SDRAM_TOP/I_SDRAM_IF/U8030/Y (OR2X1_HVT)         0.1835   1.0000            0.4152 &   5.3781 f
  I_SDRAM_TOP/I_SDRAM_IF/n5593 (net)
                               2   2.0486 
  I_SDRAM_TOP/I_SDRAM_IF/U8034/A2 (AO22X1_RVT)
                                            0.0107   0.1835   1.0000   0.0074   0.0075 &   5.3855 f
  I_SDRAM_TOP/I_SDRAM_IF/U8034/Y (AO22X1_RVT)        0.0821   1.0000            0.3768 &   5.7623 f
  I_SDRAM_TOP/I_SDRAM_IF/N3233 (net)
                               1   0.6596 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__6_/D (SDFFNARX1_HVT)
                                            0.0000   0.0821   1.0000   0.0000   0.0000 &   5.7623 f
  data arrival time                                                                        5.7623

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0776     7.2276
  clock reconvergence pessimism                                                 0.0709     7.2985
  clock uncertainty                                                            -0.1000     7.1985
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__6_/CLK (SDFFNARX1_HVT)                       7.1985 f
  library setup time                                          1.0000           -1.4414     5.7571
  data required time                                                                       5.7571
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7571
  data arrival time                                                                       -5.7623
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0052


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1799     3.2299
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__22_/CLK (SDFFNARX1_HVT)
                                                     0.0778                     0.0000     3.2299 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__22_/Q (SDFFNARX1_HVT)
                                                     0.2921   1.0000            1.1903 &   4.4202 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_977 (net)
                               5   4.1182 
  I_SDRAM_TOP/I_SDRAM_IF/U7879/A2 (AO22X1_RVT)
                                            0.0274   0.2921   1.0000   0.0191   0.0191 &   4.4393 f
  I_SDRAM_TOP/I_SDRAM_IF/U7879/Y (AO22X1_RVT)        0.0927   1.0000            0.4798 &   4.9191 f
  I_SDRAM_TOP/I_SDRAM_IF/n4826 (net)
                               1   1.4898 
  I_SDRAM_TOP/I_SDRAM_IF/U7881/A1 (OR2X1_HVT)
                                            0.0143   0.0927   1.0000   0.0102   0.0102 &   4.9292 f
  I_SDRAM_TOP/I_SDRAM_IF/U7881/Y (OR2X1_HVT)         0.1613   1.0000            0.4334 &   5.3626 f
  I_SDRAM_TOP/I_SDRAM_IF/n5199 (net)
                               2   1.3385 
  I_SDRAM_TOP/I_SDRAM_IF/U7885/A2 (AO22X1_RVT)
                                            0.0000   0.1613   1.0000   0.0000   0.0000 &   5.3626 f
  I_SDRAM_TOP/I_SDRAM_IF/U7885/Y (AO22X1_RVT)        0.0994   1.0000            0.3780 &   5.7406 f
  I_SDRAM_TOP/I_SDRAM_IF/N2536 (net)
                               1   1.6194 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__6_/D (SDFFNARX1_HVT)
                                            0.0084   0.0994   1.0000   0.0058   0.0058 &   5.7464 f
  data arrival time                                                                        5.7464

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0708     7.2208
  clock reconvergence pessimism                                                 0.0709     7.2917
  clock uncertainty                                                            -0.1000     7.1917
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__6_/CLK (SDFFNARX1_HVT)                        7.1917 f
  library setup time                                          1.0000           -1.4505     5.7412
  data required time                                                                       5.7412
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7412
  data arrival time                                                                       -5.7464
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0052


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__1_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__17_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642731844/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1723     3.2223
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__1_/CLK (SDFFNARX1_HVT)
                                                     0.0765                     0.0000     3.2223 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__1_/Q (SDFFNARX1_HVT)
                                                     0.3136   1.0000            1.2034 &   4.4257 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_44 (net)
                               5   4.7228 
  I_SDRAM_TOP/I_SDRAM_IF/U8900/A2 (AO22X1_RVT)
                                            0.0300   0.3136   1.0000   0.0202   0.0202 &   4.4459 f
  I_SDRAM_TOP/I_SDRAM_IF/U8900/Y (AO22X1_RVT)        0.0923   1.0000            0.4907 &   4.9365 f
  I_SDRAM_TOP/I_SDRAM_IF/n5716 (net)
                               1   1.1358 
  I_SDRAM_TOP/I_SDRAM_IF/U8901/A2 (OR2X1_HVT)
                                            0.0076   0.0923   1.0000   0.0053   0.0053 &   4.9418 f
  I_SDRAM_TOP/I_SDRAM_IF/U8901/Y (OR2X1_HVT)         0.1796   1.0000            0.4121 &   5.3539 f
  I_SDRAM_TOP/I_SDRAM_IF/n5748 (net)
                               2   1.9288 
  I_SDRAM_TOP/I_SDRAM_IF/U8905/A2 (AO22X1_RVT)
                                            0.0251   0.1796   1.0000   0.0172   0.0172 &   5.3712 f
  I_SDRAM_TOP/I_SDRAM_IF/U8905/Y (AO22X1_RVT)        0.0943   1.0000            0.3927 &   5.7639 f
  I_SDRAM_TOP/I_SDRAM_IF/N4099 (net)
                               1   1.6270 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__17_/D (SDFFNARX1_HVT)
                                            0.0120   0.0943   1.0000   0.0081   0.0081 &   5.7720 f
  data arrival time                                                                        5.7720

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0766     7.2266
  clock reconvergence pessimism                                                 0.0856     7.3122
  clock uncertainty                                                            -0.1000     7.2122
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__17_/CLK (SDFFNARX1_HVT)                      7.2122 f
  library setup time                                          1.0000           -1.4453     5.7669
  data required time                                                                       5.7669
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7669
  data arrival time                                                                       -5.7720
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0050


  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__10_
               (recovery check against falling-edge clock SDRAM_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: **async_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0651     1.0651
  I_CLOCKING/sdram_rst_n_buf_reg/CLK (SDFFARX1_LVT)
                                                     0.0760                     0.0000     1.0651 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (SDFFARX1_LVT)    0.0597   1.0000            0.3846 &   1.4498 r
  I_CLOCKING/sdram_rst_n_buf (net)
                               1   0.7968 
  I_CLOCKING/U4/A4 (AO22X1_HVT)             0.0000   0.0597   1.0000   0.0000   0.0000 &   1.4498 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                       0.1968   1.0000            0.4609 &   1.9107 r
  I_CLOCKING/n7 (net)          1   1.1469 
  I_CLOCKING/sdram_rst_n_testctl/A2 (OR2X1_HVT)
                                            0.0000   0.1968   1.0000   0.0000   0.0000 &   1.9107 r
  I_CLOCKING/sdram_rst_n_testctl/Y (OR2X1_HVT)       0.1989   1.0000            0.3901 &   2.3008 r
  I_CLOCKING/sdram_rst_n (net)
                               1   2.6223 
  I_SDRAM_TOP/HFSBUF_29379_755/A (NBUFFX16_RVT)
                                            0.0000   0.1989   1.0000   0.0000   0.0000 &   2.3008 r
  I_SDRAM_TOP/HFSBUF_29379_755/Y (NBUFFX16_RVT)      0.1291   1.0000            0.2523 &   2.5531 r
  I_SDRAM_TOP/HFSNET_107 (net)
                               9  49.7448 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_27695_754/A (INVX8_RVT)
                                            0.0000   0.1291   1.0000   0.0000   0.0002 &   2.5533 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_27695_754/Y (INVX8_RVT)
                                                     0.1210   1.0000            0.1348 &   2.6880 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_188 (net)
                              10  45.1309 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_265_inst_54752/A (NBUFFX2_HVT)
                                            0.0000   0.1211   1.0000   0.0000   0.0003 &   2.6883 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_265_inst_54752/Y (NBUFFX2_HVT)
                                                     0.3539   1.0000            0.4238 &   3.1121 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_265_146 (net)
                               3  12.9332 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_25961_752/A (INVX4_HVT)
                                            0.0000   0.3539   1.0000   0.0000   0.0001 &   3.1122 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_25961_752/Y (INVX4_HVT)
                                                     0.3316   1.0000            0.4048 &   3.5170 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_186 (net)
                              20  25.0465 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__10_/RSTB (SDFFNARX1_RVT)
                                            0.0000   0.3313   1.0000   0.0000   0.0016 &   3.5186 r
  data arrival time                                                                        3.5186

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.0731     3.1231
  clock reconvergence pessimism                                                 0.0303     3.1534
  clock uncertainty                                                            -0.1000     3.0534
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__10_/CLK (SDFFNARX1_RVT)                       3.0534 f
  library recovery time                                       1.0000            0.4604     3.5138
  data required time                                                                       3.5138
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.5138
  data arrival time                                                                       -3.5186
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0048


  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__26_
               (recovery check against falling-edge clock SDRAM_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: **async_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0651     1.0651
  I_CLOCKING/sdram_rst_n_buf_reg/CLK (SDFFARX1_LVT)
                                                     0.0760                     0.0000     1.0651 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (SDFFARX1_LVT)    0.0597   1.0000            0.3846 &   1.4498 r
  I_CLOCKING/sdram_rst_n_buf (net)
                               1   0.7968 
  I_CLOCKING/U4/A4 (AO22X1_HVT)             0.0000   0.0597   1.0000   0.0000   0.0000 &   1.4498 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                       0.1968   1.0000            0.4609 &   1.9107 r
  I_CLOCKING/n7 (net)          1   1.1469 
  I_CLOCKING/sdram_rst_n_testctl/A2 (OR2X1_HVT)
                                            0.0000   0.1968   1.0000   0.0000   0.0000 &   1.9107 r
  I_CLOCKING/sdram_rst_n_testctl/Y (OR2X1_HVT)       0.1989   1.0000            0.3901 &   2.3008 r
  I_CLOCKING/sdram_rst_n (net)
                               1   2.6223 
  I_SDRAM_TOP/HFSBUF_29379_755/A (NBUFFX16_RVT)
                                            0.0000   0.1989   1.0000   0.0000   0.0000 &   2.3008 r
  I_SDRAM_TOP/HFSBUF_29379_755/Y (NBUFFX16_RVT)      0.1291   1.0000            0.2523 &   2.5531 r
  I_SDRAM_TOP/HFSNET_107 (net)
                               9  49.7448 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_27695_754/A (INVX8_RVT)
                                            0.0000   0.1291   1.0000   0.0000   0.0002 &   2.5533 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_27695_754/Y (INVX8_RVT)
                                                     0.1210   1.0000            0.1348 &   2.6880 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_188 (net)
                              10  45.1309 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_265_inst_54752/A (NBUFFX2_HVT)
                                            0.0000   0.1211   1.0000   0.0000   0.0003 &   2.6883 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_265_inst_54752/Y (NBUFFX2_HVT)
                                                     0.3539   1.0000            0.4238 &   3.1121 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_265_146 (net)
                               3  12.9332 
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_25961_752/A (INVX4_HVT)
                                            0.0000   0.3539   1.0000   0.0000   0.0001 &   3.1122 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSINV_25961_752/Y (INVX4_HVT)
                                                     0.3316   1.0000            0.4048 &   3.5170 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_186 (net)
                              20  25.0465 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__26_/RSTB (SDFFNARX1_RVT)
                                            0.0000   0.3313   1.0000   0.0000   0.0016 &   3.5186 r
  data arrival time                                                                        3.5186

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.0731     3.1231
  clock reconvergence pessimism                                                 0.0303     3.1534
  clock uncertainty                                                            -0.1000     3.0534
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__26_/CLK (SDFFNARX1_RVT)                       3.0534 f
  library recovery time                                       1.0000            0.4604     3.5138
  data required time                                                                       3.5138
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.5138
  data arrival time                                                                       -3.5186
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0048


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__17_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642731844/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1724     3.2224
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__21_/CLK (SDFFNARX1_HVT)
                                                     0.0805                     0.0000     3.2224 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__21_/Q (SDFFNARX1_HVT)
                                                     0.2863   1.0000            1.1883 &   4.4106 f
  I_SDRAM_TOP/I_SDRAM_IF/n17442 (net)
                               5   3.9500 
  I_SDRAM_TOP/I_SDRAM_IF/U7444/A2 (AO22X1_RVT)
                                            0.0204   0.2863   1.0000   0.0142   0.0142 &   4.4248 f
  I_SDRAM_TOP/I_SDRAM_IF/U7444/Y (AO22X1_RVT)        0.0939   1.0000            0.4769 &   4.9017 f
  I_SDRAM_TOP/I_SDRAM_IF/n4477 (net)
                               1   1.5916 
  I_SDRAM_TOP/I_SDRAM_IF/U7446/A1 (OR2X1_HVT)
                                            0.0142   0.0939   1.0000   0.0101   0.0101 &   4.9118 f
  I_SDRAM_TOP/I_SDRAM_IF/U7446/Y (OR2X1_HVT)         0.1643   1.0000            0.4372 &   5.3490 f
  I_SDRAM_TOP/I_SDRAM_IF/n5164 (net)
                               2   1.4339 
  I_SDRAM_TOP/I_SDRAM_IF/U7450/A2 (AO22X1_RVT)
                                            0.0173   0.1643   1.0000   0.0120   0.0120 &   5.3610 f
  I_SDRAM_TOP/I_SDRAM_IF/U7450/Y (AO22X1_RVT)        0.0990   1.0000            0.3873 &   5.7483 f
  I_SDRAM_TOP/I_SDRAM_IF/N3022 (net)
                               1   2.0159 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__17_/D (SDFFNARX1_HVT)
                                            0.0202   0.0990   1.0000   0.0142   0.0143 &   5.7626 f
  data arrival time                                                                        5.7626

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0728     7.2228
  clock reconvergence pessimism                                                 0.0856     7.3084
  clock uncertainty                                                            -0.1000     7.2084
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__17_/CLK (SDFFNARX1_HVT)                      7.2084 f
  library setup time                                          1.0000           -1.4506     5.7578
  data required time                                                                       5.7578
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7578
  data arrival time                                                                       -5.7626
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0048


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__13_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_639731814/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1781     3.2281
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__13_/CLK (SDFFNARX1_HVT)
                                                     0.0824                     0.0000     3.2281 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__13_/Q (SDFFNARX1_HVT)
                                                     0.3252   1.0000            1.2155 &   4.4435 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_907 (net)
                               5   5.0514 
  I_SDRAM_TOP/I_SDRAM_IF/U8217/A2 (AO22X1_RVT)
                                            0.0311   0.3252   1.0000   0.0215   0.0216 &   4.4651 f
  I_SDRAM_TOP/I_SDRAM_IF/U8217/Y (AO22X1_RVT)        0.0866   1.0000            0.4973 &   4.9624 f
  I_SDRAM_TOP/I_SDRAM_IF/n5112 (net)
                               1   0.9880 
  I_SDRAM_TOP/I_SDRAM_IF/U8219/A1 (OR2X1_HVT)
                                            0.0077   0.0866   1.0000   0.0054   0.0054 &   4.9677 f
  I_SDRAM_TOP/I_SDRAM_IF/U8219/Y (OR2X1_HVT)         0.1753   1.0000            0.4416 &   5.4093 f
  I_SDRAM_TOP/I_SDRAM_IF/n5623 (net)
                               2   1.7929 
  I_SDRAM_TOP/I_SDRAM_IF/U8833/A2 (AO22X1_RVT)
                                            0.0171   0.1753   1.0000   0.0119   0.0119 &   5.4212 f
  I_SDRAM_TOP/I_SDRAM_IF/U8833/Y (AO22X1_RVT)        0.0830   1.0000            0.3717 &   5.7929 f
  I_SDRAM_TOP/I_SDRAM_IF/N2634 (net)
                               1   0.7208 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__9_/D (SDFFNARX1_HVT)
                                            0.0000   0.0830   1.0000   0.0000   0.0000 &   5.7929 f
  data arrival time                                                                        5.7929

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0787     7.2287
  clock reconvergence pessimism                                                 0.0988     7.3275
  clock uncertainty                                                            -0.1000     7.2275
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__9_/CLK (SDFFNARX1_HVT)                        7.2275 f
  library setup time                                          1.0000           -1.4394     5.7881
  data required time                                                                       5.7881
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7881
  data arrival time                                                                       -5.7929
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0048


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642731844/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1725     3.2225
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__2_/CLK (SDFFNARX1_HVT)
                                                     0.0739                     0.0000     3.2225 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__2_/Q (SDFFNARX1_HVT)
                                                     0.2983   1.0000            1.1914 &   4.4138 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1019] (net)
                               5   4.2906 
  I_SDRAM_TOP/I_SDRAM_IF/U7840/A4 (AO22X1_HVT)
                                            0.0282   0.2983   1.0000   0.0196   0.0196 &   4.4334 f
  I_SDRAM_TOP/I_SDRAM_IF/U7840/Y (AO22X1_HVT)        0.1659   1.0000            0.5086 &   4.9420 f
  I_SDRAM_TOP/I_SDRAM_IF/n4794 (net)
                               1   0.6435 
  I_SDRAM_TOP/I_SDRAM_IF/U7841/A2 (OR2X1_HVT)
                                            0.0000   0.1659   1.0000   0.0000   0.0000 &   4.9420 f
  I_SDRAM_TOP/I_SDRAM_IF/U7841/Y (OR2X1_HVT)         0.1651   1.0000            0.4390 &   5.3810 f
  I_SDRAM_TOP/I_SDRAM_IF/n9247 (net)
                               2   1.4626 
  I_SDRAM_TOP/I_SDRAM_IF/U7845/A2 (AO22X1_RVT)
                                            0.0258   0.1651   1.0000   0.0184   0.0184 &   5.3994 f
  I_SDRAM_TOP/I_SDRAM_IF/U7845/Y (AO22X1_RVT)        0.0864   1.0000            0.3695 &   5.7688 f
  I_SDRAM_TOP/I_SDRAM_IF/N2453 (net)
                               1   0.9765 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__18_/D (SDFFNARX1_HVT)
                                            0.0000   0.0864   1.0000   0.0000   0.0000 &   5.7688 f
  data arrival time                                                                        5.7688

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0735     7.2235
  clock reconvergence pessimism                                                 0.0856     7.3092
  clock uncertainty                                                            -0.1000     7.2092
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__18_/CLK (SDFFNARX1_HVT)                       7.2092 f
  library setup time                                          1.0000           -1.4450     5.7642
  data required time                                                                       5.7642
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7642
  data arrival time                                                                       -5.7688
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0047


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__22_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1685     3.2185
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__22_/CLK (SDFFNARX1_HVT)
                                                     0.0747                     0.0000     3.2185 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__22_/Q (SDFFNARX1_HVT)
                                                     0.3194   1.0000            1.2058 &   4.4243 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_1008 (net)
                               5   4.8852 
  I_SDRAM_TOP/I_SDRAM_IF/U7184/A2 (AO22X1_RVT)
                                            0.0347   0.3194   1.0000   0.0234   0.0234 &   4.4477 f
  I_SDRAM_TOP/I_SDRAM_IF/U7184/Y (AO22X1_RVT)        0.0848   1.0000            0.4894 &   4.9371 f
  I_SDRAM_TOP/I_SDRAM_IF/n4315 (net)
                               1   0.8493 
  I_SDRAM_TOP/I_SDRAM_IF/U7185/A2 (OR2X1_HVT)
                                            0.0000   0.0848   1.0000   0.0000   0.0000 &   4.9371 f
  I_SDRAM_TOP/I_SDRAM_IF/U7185/Y (OR2X1_HVT)         0.1814   1.0000            0.4099 &   5.3470 f
  I_SDRAM_TOP/I_SDRAM_IF/n4649 (net)
                               2   1.9884 
  I_SDRAM_TOP/I_SDRAM_IF/U7663/A2 (AO22X1_RVT)
                                            0.0242   0.1814   1.0000   0.0166   0.0166 &   5.3637 f
  I_SDRAM_TOP/I_SDRAM_IF/U7663/Y (AO22X1_RVT)        0.0884   1.0000            0.3854 &   5.7490 f
  I_SDRAM_TOP/I_SDRAM_IF/N2485 (net)
                               1   1.1366 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__18_/D (SDFFNARX1_HVT)
                                            0.0048   0.0884   1.0000   0.0033   0.0034 &   5.7524 f
  data arrival time                                                                        5.7524

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0730     7.2230
  clock reconvergence pessimism                                                 0.0709     7.2939
  clock uncertainty                                                            -0.1000     7.1939
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__18_/CLK (SDFFNARX1_HVT)                       7.1939 f
  library setup time                                          1.0000           -1.4462     5.7477
  data required time                                                                       5.7477
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7477
  data arrival time                                                                       -5.7524
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0047


  Startpoint: I_BLENDER_0/R_539
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/R_248
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: cto_buf_drc_32758/Y
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.3572     1.3572
  I_BLENDER_0/R_539/CLK (SDFFX2_LVT)                 0.0760                     0.0000     1.3572 r
  I_BLENDER_0/R_539/Q (SDFFX2_LVT)                   0.0661   1.0000            0.3777 &   1.7349 r
  I_BLENDER_0/n2191 (net)      2   2.3130 
  I_BLENDER_0/U1735/A1 (AND2X1_LVT)         0.0000   0.0661   1.0000   0.0000   0.0000 &   1.7349 r
  I_BLENDER_0/U1735/Y (AND2X1_LVT)                   0.0555   1.0000            0.0916 &   1.8265 r
  I_BLENDER_0/n2266 (net)      2   2.1410 
  I_BLENDER_0/U2343/A1 (NAND2X0_LVT)        0.0017   0.0555   1.0000   0.0012   0.0012 &   1.8277 r
  I_BLENDER_0/U2343/Y (NAND2X0_LVT)                  0.0569   1.0000            0.0423 &   1.8700 f
  I_BLENDER_0/n2248 (net)      1   0.6417 
  I_BLENDER_0/ctmTdsLR_2_24749/A2 (NAND2X0_LVT)
                                            0.0000   0.0569   1.0000   0.0000   0.0000 &   1.8700 f
  I_BLENDER_0/ctmTdsLR_2_24749/Y (NAND2X0_LVT)       0.0818   1.0000            0.0894 &   1.9594 r
  I_BLENDER_0/popt_net_20644 (net)
                               1   0.9976 
  I_BLENDER_0/ctmTdsLR_1_24748/A1 (AO22X1_LVT)
                                            0.0291   0.0818   1.0000   0.0204   0.0204 &   1.9799 r
  I_BLENDER_0/ctmTdsLR_1_24748/Y (AO22X1_LVT)        0.0748   1.0000            0.1363 &   2.1161 r
  I_BLENDER_0/n8973 (net)      3   2.9662 
  I_BLENDER_0/U1647/A2 (OR2X2_LVT)          0.0026   0.0748   1.0000   0.0018   0.0018 &   2.1180 r
  I_BLENDER_0/U1647/Y (OR2X2_LVT)                    0.0446   1.0000            0.0947 &   2.2127 r
  I_BLENDER_0/n8642 (net)      3   2.6847 
  I_BLENDER_0/ctmTdsLR_1_24500/A1 (NAND3X0_LVT)
                                            0.0000   0.0446   1.0000   0.0000   0.0000 &   2.2127 r
  I_BLENDER_0/ctmTdsLR_1_24500/Y (NAND3X0_LVT)       0.0635   1.0000            0.0565 &   2.2692 f
  I_BLENDER_0/n8545 (net)      1   0.9052 
  I_BLENDER_0/U1653/A1 (NAND4X0_LVT)        0.0050   0.0635   1.0000   0.0035   0.0035 &   2.2726 f
  I_BLENDER_0/U1653/Y (NAND4X0_LVT)                  0.0854   1.0000            0.0805 &   2.3532 r
  I_BLENDER_0/n8547 (net)      1   0.8013 
  I_BLENDER_0/ctmTdsLR_1_24242/A1 (NAND2X0_LVT)
                                            0.0103   0.0854   1.0000   0.0071   0.0071 &   2.3603 r
  I_BLENDER_0/ctmTdsLR_1_24242/Y (NAND2X0_LVT)       0.0702   1.0000            0.0630 &   2.4233 f
  I_BLENDER_0/n9297 (net)      2   1.3911 
  I_BLENDER_0/U2296/A1 (AO21X1_LVT)         0.0032   0.0702   1.0000   0.0022   0.0022 &   2.4255 f
  I_BLENDER_0/U2296/Y (AO21X1_LVT)                   0.0557   1.0000            0.1587 &   2.5842 f
  I_BLENDER_0/n1004 (net)      4   2.8321 
  I_BLENDER_0/U2421/A1 (NAND2X0_LVT)        0.0000   0.0557   1.0000   0.0000   0.0000 &   2.5842 f
  I_BLENDER_0/U2421/Y (NAND2X0_LVT)                  0.0835   1.0000            0.0784 &   2.6626 r
  I_BLENDER_0/n2302 (net)      1   0.7721 
  I_BLENDER_0/U2279/A3 (AO22X1_LVT)         0.0046   0.0835   1.0000   0.0032   0.0032 &   2.6657 r
  I_BLENDER_0/U2279/Y (AO22X1_LVT)                   0.0677   1.0000            0.1171 &   2.7828 r
  I_BLENDER_0/n2360 (net)      3   2.5431 
  I_BLENDER_0/U3302/A3 (AO22X1_LVT)         0.0000   0.0677   1.0000   0.0000   0.0000 &   2.7828 r
  I_BLENDER_0/U3302/Y (AO22X1_LVT)                   0.0488   1.0000            0.0969 &   2.8797 r
  I_BLENDER_0/n2339 (net)      1   1.0300 
  I_BLENDER_0/U8845/A1 (NAND3X0_LVT)        0.0059   0.0488   1.0000   0.0041   0.0041 &   2.8839 r
  I_BLENDER_0/U8845/Y (NAND3X0_LVT)                  0.0711   1.0000            0.0552 &   2.9391 f
  I_BLENDER_0/n9329 (net)      1   0.7951 
  I_BLENDER_0/U3315/A1 (NAND3X0_LVT)        0.0033   0.0711   1.0000   0.0023   0.0023 &   2.9414 f
  I_BLENDER_0/U3315/Y (NAND3X0_LVT)                  0.0718   1.0000            0.0800 &   3.0213 r
  I_BLENDER_0/n2343 (net)      1   0.8583 
  I_BLENDER_0/U1436/A3 (AO22X2_LVT)         0.0050   0.0718   1.0000   0.0034   0.0034 &   3.0248 r
  I_BLENDER_0/U1436/Y (AO22X2_LVT)                   0.1025   1.0000            0.1532 &   3.1780 r
  I_BLENDER_0/n2398 (net)     10   8.1238 
  I_BLENDER_0/U2665/A1 (NAND2X0_LVT)        0.0028   0.1025   1.0000   0.0019   0.0023 &   3.1803 r
  I_BLENDER_0/U2665/Y (NAND2X0_LVT)                  0.0664   1.0000            0.0492 &   3.2295 f
  I_BLENDER_0/n8906 (net)      1   0.6601 
  I_BLENDER_0/U2182/A1 (NAND3X0_LVT)        0.0000   0.0664   1.0000   0.0000   0.0000 &   3.2295 f
  I_BLENDER_0/U2182/Y (NAND3X0_LVT)                  0.1035   1.0000            0.0889 &   3.3184 r
  I_BLENDER_0/n8905 (net)      2   1.5537 
  I_BLENDER_0/U1638/A2 (AND3X1_LVT)         0.0115   0.1035   1.0000   0.0080   0.0080 &   3.3264 r
  I_BLENDER_0/U1638/Y (AND3X1_LVT)                   0.0584   1.0000            0.1272 &   3.4536 r
  I_BLENDER_0/n2457 (net)      2   1.8860 
  I_BLENDER_0/U1336/A2 (OR2X1_LVT)          0.0047   0.0584   1.0000   0.0033   0.0033 &   3.4568 r
  I_BLENDER_0/U1336/Y (OR2X1_LVT)                    0.0680   1.0000            0.0967 &   3.5535 r
  I_BLENDER_0/n2441 (net)      3   3.0270 
  I_BLENDER_0/U132/A1 (NAND4X0_LVT)         0.0057   0.0680   1.0000   0.0040   0.0040 &   3.5575 r
  I_BLENDER_0/U132/Y (NAND4X0_LVT)                   0.0761   1.0000            0.0637 &   3.6212 f
  I_BLENDER_0/n8761 (net)      1   0.6620 
  I_BLENDER_0/U2740/A3 (NAND4X0_LVT)        0.0000   0.0761   1.0000   0.0000   0.0000 &   3.6212 f
  I_BLENDER_0/U2740/Y (NAND4X0_LVT)                  0.0844   1.0000            0.0983 &   3.7195 r
  I_BLENDER_0/n1303 (net)      1   0.7439 
  I_BLENDER_0/U2302/A1 (NAND2X4_LVT)        0.0062   0.0844   1.0000   0.0043   0.0043 &   3.7238 r
  I_BLENDER_0/U2302/Y (NAND2X4_LVT)                  0.0371   1.0000            0.1217 &   3.8455 f
  I_BLENDER_0/n8082 (net)      4   3.6737 
  I_BLENDER_0/U2301/A1 (NAND2X0_LVT)        0.0011   0.0371   1.0000   0.0008   0.0008 &   3.8463 f
  I_BLENDER_0/U2301/Y (NAND2X0_LVT)                  0.1012   1.0000            0.0830 &   3.9293 r
  I_BLENDER_0/n7749 (net)      1   1.4254 
  I_BLENDER_0/U2000/A1 (XOR2X2_LVT)         0.0000   0.1012   1.0000   0.0000   0.0000 &   3.9293 r
  I_BLENDER_0/U2000/Y (XOR2X2_LVT)                   0.0744   1.0000            0.1938 &   4.1231 f
  I_BLENDER_0/n2549 (net)      4   4.9713 
  I_BLENDER_0/U2603/A1 (OR2X1_LVT)          0.0026   0.0744   1.0000   0.0018   0.0018 &   4.1249 f
  I_BLENDER_0/U2603/Y (OR2X1_LVT)                    0.0351   1.0000            0.1253 &   4.2502 f
  I_BLENDER_0/n2498 (net)      1   1.1582 
  I_BLENDER_0/U2604/A1 (NAND2X0_LVT)        0.0000   0.0351   1.0000   0.0000   0.0000 &   4.2502 f
  I_BLENDER_0/U2604/Y (NAND2X0_LVT)                  0.0763   1.0000            0.0644 &   4.3146 r
  I_BLENDER_0/n2502 (net)      1   0.7583 
  I_BLENDER_0/U2608/A1 (AND2X1_LVT)         0.0035   0.0763   1.0000   0.0024   0.0024 &   4.3170 r
  I_BLENDER_0/U2608/Y (AND2X1_LVT)                   0.0802   1.0000            0.1110 &   4.4280 r
  I_BLENDER_0/n2514 (net)      4   4.0202 
  I_BLENDER_0/U2609/A2 (OR2X1_LVT)          0.0000   0.0802   1.0000   0.0000   0.0000 &   4.4280 r
  I_BLENDER_0/U2609/Y (OR2X1_LVT)                    0.0480   1.0000            0.0901 &   4.5181 r
  I_BLENDER_0/n2517 (net)      2   1.4658 
  I_BLENDER_0/U2611/A3 (AO22X1_LVT)         0.0000   0.0480   1.0000   0.0000   0.0000 &   4.5181 r
  I_BLENDER_0/U2611/Y (AO22X1_LVT)                   0.0715   1.0000            0.1001 &   4.6182 r
  I_BLENDER_0/n2505 (net)      2   1.9906 
  I_BLENDER_0/U2613/A (INVX0_LVT)           0.0000   0.0715   1.0000   0.0000   0.0000 &   4.6182 r
  I_BLENDER_0/U2613/Y (INVX0_LVT)                    0.0416   1.0000            0.0369 &   4.6551 f
  I_BLENDER_0/n2507 (net)      1   0.9700 
  I_BLENDER_0/U2615/A1 (NAND2X0_LVT)        0.0013   0.0416   1.0000   0.0009   0.0009 &   4.6560 f
  I_BLENDER_0/U2615/Y (NAND2X0_LVT)                  0.0629   1.0000            0.0639 &   4.7199 r
  I_BLENDER_0/n2508 (net)      1   0.5730 
  I_BLENDER_0/U2616/A3 (OA21X1_LVT)         0.0000   0.0629   1.0000   0.0000   0.0000 &   4.7199 r
  I_BLENDER_0/U2616/Y (OA21X1_LVT)                   0.0472   1.0000            0.0949 &   4.8148 r
  I_BLENDER_0/n2510 (net)      1   1.2231 
  I_BLENDER_0/U2617/A3 (OA21X1_LVT)         0.0066   0.0472   1.0000   0.0047   0.0047 &   4.8195 r
  I_BLENDER_0/U2617/Y (OA21X1_LVT)                   0.1150   1.0000            0.1344 &   4.9539 r
  I_BLENDER_0/n5679 (net)      6   6.2012 
  I_BLENDER_0/HFSINV_159_1742/A (INVX1_LVT)
                                            0.0061   0.1150   1.0000   0.0042   0.0044 &   4.9583 r
  I_BLENDER_0/HFSINV_159_1742/Y (INVX1_LVT)          0.0721   1.0000            0.0620 &   5.0204 f
  I_BLENDER_0/HFSNET_143 (net)
                               3   3.2947 
  I_BLENDER_0/U6644/A2 (OR2X1_RVT)          0.0004   0.0721   1.0000   0.0003   0.0003 &   5.0207 f
  I_BLENDER_0/U6644/Y (OR2X1_RVT)                    0.0693   1.0000            0.1923 &   5.2130 f
  I_BLENDER_0/n9210 (net)      1   0.8474 
  I_BLENDER_0/U6640/A1 (OR2X1_RVT)          0.0098   0.0693   1.0000   0.0070   0.0070 &   5.2200 f
  I_BLENDER_0/U6640/Y (OR2X1_RVT)                    0.0725   1.0000            0.2230 &   5.4430 f
  I_BLENDER_0/n9206 (net)      1   1.0997 
  I_BLENDER_0/U6639/A4 (NAND4X0_LVT)        0.0084   0.0725   1.0000   0.0058   0.0058 &   5.4488 f
  I_BLENDER_0/U6639/Y (NAND4X0_LVT)                  0.0876   1.0000            0.1016 &   5.5504 r
  I_BLENDER_0/n9349 (net)      1   0.8161 
  I_BLENDER_0/U8886/A1 (NAND3X0_LVT)        0.0065   0.0876   1.0000   0.0045   0.0045 &   5.5549 r
  I_BLENDER_0/U8886/Y (NAND3X0_LVT)                  0.0884   1.0000            0.0764 &   5.6313 f
  I_BLENDER_0/n5698 (net)      1   1.3454 
  I_BLENDER_0/ctmTdsLR_1_24496/A2 (NAND4X0_LVT)
                                            0.0097   0.0884   1.0000   0.0067   0.0067 &   5.6380 f
  I_BLENDER_0/ctmTdsLR_1_24496/Y (NAND4X0_LVT)       0.1413   1.0000            0.1022 &   5.7402 r
  I_BLENDER_0/n5699 (net)      1   0.8082 
  I_BLENDER_0/ZINV_4_inst_25299/A (INVX0_LVT)
                                            0.0069   0.1413   1.0000   0.0048   0.0048 &   5.7450 r
  I_BLENDER_0/ZINV_4_inst_25299/Y (INVX0_LVT)        0.0618   1.0000            0.0357 &   5.7808 f
  I_BLENDER_0/ZINV_4_143 (net)
                               1   0.6487 
  I_BLENDER_0/R_248/D (SDFFX1_LVT)          0.0000   0.0618   1.0000   0.0000   0.0000 &   5.7808 f
  data arrival time                                                                        5.7808

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              1.2290     6.0290
  clock reconvergence pessimism                                                 0.1217     6.1508
  clock uncertainty                                                            -0.1000     6.0508
  I_BLENDER_0/R_248/CLK (SDFFX1_LVT)                                                       6.0508 r
  library setup time                                          1.0000           -0.2746     5.7761
  data required time                                                                       5.7761
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7761
  data arrival time                                                                       -5.7808
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0046


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641131828/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1597     3.2097
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__4_/CLK (SDFFNARX1_HVT)
                                                     0.0726                     0.0000     3.2097 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__4_/Q (SDFFNARX1_HVT)
                                                     0.2978   1.0000            1.1900 &   4.3997 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_536 (net)
                               5   4.2760 
  I_SDRAM_TOP/I_SDRAM_IF/U9086/A1 (OA22X1_RVT)
                                            0.0334   0.2978   1.0000   0.0235   0.0235 &   4.4232 f
  I_SDRAM_TOP/I_SDRAM_IF/U9086/Y (OA22X1_RVT)        0.1150   1.0000            0.5249 &   4.9481 f
  I_SDRAM_TOP/I_SDRAM_IF/n5896 (net)
                               1   0.9801 
  I_SDRAM_TOP/I_SDRAM_IF/U9088/A1 (AND2X1_RVT)
                                            0.0000   0.1150   1.0000   0.0000   0.0000 &   4.9481 f
  I_SDRAM_TOP/I_SDRAM_IF/U9088/Y (AND2X1_RVT)        0.0862   1.0000            0.2171 &   5.1651 f
  I_SDRAM_TOP/I_SDRAM_IF/n6152 (net)
                               2   2.1387 
  I_SDRAM_TOP/I_SDRAM_IF/U9345/A2 (AO22X1_HVT)
                                            0.0000   0.0862   1.0000   0.0000   0.0000 &   5.1652 f
  I_SDRAM_TOP/I_SDRAM_IF/U9345/Y (AO22X1_HVT)        0.1731   1.0000            0.5530 &   5.7181 f
  I_SDRAM_TOP/I_SDRAM_IF/N3227 (net)
                               1   0.8710 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__0_/D (SDFFNARX1_HVT)
                                            0.0108   0.1731   1.0000   0.0075   0.0075 &   5.7256 f
  data arrival time                                                                        5.7256

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0630     7.2130
  clock reconvergence pessimism                                                 0.0968     7.3099
  clock uncertainty                                                            -0.1000     7.2099
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__0_/CLK (SDFFNARX1_HVT)                       7.2099 f
  library setup time                                          1.0000           -1.4889     5.7210
  data required time                                                                       5.7210
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7210
  data arrival time                                                                       -5.7256
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0046


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__7_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642631843/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1672     3.2172
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__7_/CLK (SDFFNARX1_HVT)
                                                     0.0636                     0.0000     3.2172 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__7_/Q (SDFFNARX1_HVT)
                                                     0.3241   1.0000            1.2004 &   4.4176 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_685 (net)
                               5   5.0182 
  I_SDRAM_TOP/I_SDRAM_IF/U8402/A2 (AO22X1_RVT)
                                            0.0000   0.3241   1.0000   0.0000   0.0000 &   4.4176 f
  I_SDRAM_TOP/I_SDRAM_IF/U8402/Y (AO22X1_RVT)        0.0897   1.0000            0.4966 &   4.9143 f
  I_SDRAM_TOP/I_SDRAM_IF/n5263 (net)
                               1   0.9984 
  I_SDRAM_TOP/I_SDRAM_IF/U8404/A1 (OR2X1_HVT)
                                            0.0114   0.0897   1.0000   0.0080   0.0080 &   4.9223 f
  I_SDRAM_TOP/I_SDRAM_IF/U8404/Y (OR2X1_HVT)         0.1633   1.0000            0.4328 &   5.3550 f
  I_SDRAM_TOP/I_SDRAM_IF/n5477 (net)
                               2   1.4039 
  I_SDRAM_TOP/I_SDRAM_IF/U8408/A2 (AO22X1_RVT)
                                            0.0165   0.1633   1.0000   0.0114   0.0114 &   5.3664 f
  I_SDRAM_TOP/I_SDRAM_IF/U8408/Y (AO22X1_RVT)        0.0960   1.0000            0.3823 &   5.7488 f
  I_SDRAM_TOP/I_SDRAM_IF/N3008 (net)
                               1   1.7730 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__3_/D (SDFFNARX1_HVT)
                                            0.0092   0.0960   1.0000   0.0064   0.0064 &   5.7552 f
  data arrival time                                                                        5.7552

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0699     7.2199
  clock reconvergence pessimism                                                 0.0847     7.3046
  clock uncertainty                                                            -0.1000     7.2046
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__3_/CLK (SDFFNARX1_HVT)                       7.2046 f
  library setup time                                          1.0000           -1.4540     5.7506
  data required time                                                                       5.7506
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7506
  data arrival time                                                                       -5.7552
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0046


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__3_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__27_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_615931576/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0424     1.0424
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__3_/CLK (SDFFARX1_HVT)
                                                     0.1055                     0.0000     1.0424 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__3_/Q (SDFFARX1_HVT)
                                                     0.3249   1.0000            1.3213 &   2.3637 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_22__3_ (net)
                               5   5.4879 
  I_SDRAM_TOP/I_SDRAM_IF/U2557/A2 (AO22X1_HVT)
                                            0.0820   0.3249   1.0000   0.0560   0.0561 &   2.4198 f
  I_SDRAM_TOP/I_SDRAM_IF/U2557/Y (AO22X1_HVT)        0.1841   1.0000            0.7637 &   3.1836 f
  I_SDRAM_TOP/I_SDRAM_IF/n1006 (net)
                               1   1.2206 
  I_SDRAM_TOP/I_SDRAM_IF/U2561/A1 (OR2X1_HVT)
                                            0.0251   0.1841   1.0000   0.0176   0.0177 &   3.2012 f
  I_SDRAM_TOP/I_SDRAM_IF/U2561/Y (OR2X1_HVT)         0.1614   1.0000            0.5104 &   3.7116 f
  I_SDRAM_TOP/I_SDRAM_IF/n2947 (net)
                               2   1.3405 
  I_SDRAM_TOP/I_SDRAM_IF/U2573/A2 (AO22X1_HVT)
                                            0.0078   0.1614   1.0000   0.0054   0.0054 &   3.7170 f
  I_SDRAM_TOP/I_SDRAM_IF/U2573/Y (AO22X1_HVT)        0.1785   1.0000            0.6214 &   4.3384 f
  I_SDRAM_TOP/I_SDRAM_IF/N1449 (net)
                               1   1.0438 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__27_/D (SDFFARX1_RVT)
                                            0.0205   0.1785   1.0000   0.0142   0.0142 &   4.3526 f
  data arrival time                                                                        4.3526

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9280     5.0280
  clock reconvergence pessimism                                                 0.0947     5.1226
  clock uncertainty                                                            -0.1000     5.0226
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__27_/CLK (SDFFARX1_RVT)                       5.0226 r
  library setup time                                          1.0000           -0.6746     4.3480
  data required time                                                                       4.3480
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.3480
  data arrival time                                                                       -4.3526
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0046


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__3_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__31_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_615931576/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0424     1.0424
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__3_/CLK (SDFFARX1_HVT)
                                                     0.1055                     0.0000     1.0424 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__3_/Q (SDFFARX1_HVT)
                                                     0.3249   1.0000            1.3213 &   2.3637 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_22__3_ (net)
                               5   5.4879 
  I_SDRAM_TOP/I_SDRAM_IF/U2656/A2 (AO22X1_HVT)
                                            0.0820   0.3249   1.0000   0.0560   0.0561 &   2.4198 f
  I_SDRAM_TOP/I_SDRAM_IF/U2656/Y (AO22X1_HVT)        0.1785   1.0000            0.7576 &   3.1774 f
  I_SDRAM_TOP/I_SDRAM_IF/n1049 (net)
                               1   1.0385 
  I_SDRAM_TOP/I_SDRAM_IF/U2658/A1 (OR2X1_HVT)
                                            0.0193   0.1785   1.0000   0.0134   0.0134 &   3.1908 f
  I_SDRAM_TOP/I_SDRAM_IF/U2658/Y (OR2X1_HVT)         0.1741   1.0000            0.5177 &   3.7084 f
  I_SDRAM_TOP/I_SDRAM_IF/n2580 (net)
                               2   1.7514 
  I_SDRAM_TOP/I_SDRAM_IF/U2662/A2 (AO22X1_HVT)
                                            0.0065   0.1741   1.0000   0.0045   0.0045 &   3.7130 f
  I_SDRAM_TOP/I_SDRAM_IF/U2662/Y (AO22X1_HVT)        0.1774   1.0000            0.6307 &   4.3437 f
  I_SDRAM_TOP/I_SDRAM_IF/N1453 (net)
                               1   1.0091 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__31_/D (SDFFARX1_RVT)
                                            0.0133   0.1774   1.0000   0.0092   0.0092 &   4.3529 f
  data arrival time                                                                        4.3529

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9280     5.0280
  clock reconvergence pessimism                                                 0.0947     5.1227
  clock uncertainty                                                            -0.1000     5.0227
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__31_/CLK (SDFFARX1_RVT)                       5.0227 r
  library setup time                                          1.0000           -0.6740     4.3486
  data required time                                                                       4.3486
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.3486
  data arrival time                                                                       -4.3529
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0043


  Startpoint: I_BLENDER_1/R_509
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_1/s4_op1_reg_21_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_682432241/Y
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.3575     1.3575
  I_BLENDER_1/R_509/CLK (SDFFX1_RVT)                 0.0851                     0.0000     1.3575 r
  I_BLENDER_1/R_509/Q (SDFFX1_RVT)                   0.1185   1.0000            0.5282 &   1.8857 r
  I_BLENDER_1/n1248 (net)      2   2.6900 
  I_BLENDER_1/U341/A4 (AOI22X1_LVT)         0.0299   0.1185   1.0000   0.0210   0.0211 &   1.9067 r
  I_BLENDER_1/U341/Y (AOI22X1_LVT)                   0.0358   1.0000            0.1486 &   2.0554 f
  I_BLENDER_1/n333 (net)       1   1.8922 
  I_BLENDER_1/U346/A2 (AOI22X2_LVT)         0.0030   0.0358   1.0000   0.0020   0.0021 &   2.0574 f
  I_BLENDER_1/U346/Y (AOI22X2_LVT)                   0.0720   1.0000            0.1988 &   2.2562 r
  I_BLENDER_1/n2621 (net)      6   6.4672 
  I_BLENDER_1/ctmTdsLR_2_54316/A2 (NAND3X0_LVT)
                                            0.0097   0.0720   1.0000   0.0067   0.0070 &   2.2632 r
  I_BLENDER_1/ctmTdsLR_2_54316/Y (NAND3X0_LVT)       0.0647   1.0000            0.0689 &   2.3321 f
  I_BLENDER_1/copt_net_41435 (net)
                               1   0.6559 
  I_BLENDER_1/ctmTdsLR_1_54315/A1 (AND2X2_LVT)
                                            0.0000   0.0647   1.0000   0.0000   0.0000 &   2.3321 f
  I_BLENDER_1/ctmTdsLR_1_54315/Y (AND2X2_LVT)        0.0562   1.0000            0.1252 &   2.4574 f
  I_BLENDER_1/n365 (net)       2   3.8721 
  I_BLENDER_1/ctmTdsLR_1_54274/A3 (AO22X1_LVT)
                                            0.0068   0.0562   1.0000   0.0047   0.0048 &   2.4622 f
  I_BLENDER_1/ctmTdsLR_1_54274/Y (AO22X1_LVT)        0.0525   1.0000            0.1085 &   2.5706 f
  I_BLENDER_1/n9803 (net)      3   2.5508 
  I_BLENDER_1/U1697/A3 (AO22X1_LVT)         0.0023   0.0525   1.0000   0.0016   0.0016 &   2.5723 f
  I_BLENDER_1/U1697/Y (AO22X1_LVT)                   0.0567   1.0000            0.0981 &   2.6703 f
  I_BLENDER_1/n1003 (net)      2   1.4683 
  I_BLENDER_1/ctmTdsLR_1_54280/A1 (AO21X1_LVT)
                                            0.0000   0.0567   1.0000   0.0000   0.0000 &   2.6703 f
  I_BLENDER_1/ctmTdsLR_1_54280/Y (AO21X1_LVT)        0.0475   1.0000            0.1394 &   2.8097 f
  I_BLENDER_1/n495 (net)       1   1.5926 
  I_BLENDER_1/U4180/A3 (XOR3X2_LVT)         0.0028   0.0475   1.0000   0.0020   0.0020 &   2.8117 f
  I_BLENDER_1/U4180/Y (XOR3X2_LVT)                   0.0992   1.0000            0.1241 &   2.9358 f
  I_BLENDER_1/n9789 (net)      1   5.4679 
  I_BLENDER_1/ZINV_962_inst_54085/A (INVX8_LVT)
                                            0.0000   0.0992   1.0000   0.0000   0.0000 &   2.9358 f
  I_BLENDER_1/ZINV_962_inst_54085/Y (INVX8_LVT)      0.0825   1.0000            0.0944 &   3.0302 r
  I_BLENDER_1/ZINV_962_124 (net)
                              18  30.1888 
  I_BLENDER_1/U861/A2 (OR2X1_RVT)           0.0000   0.0830   1.0000   0.0000   0.0052 &   3.0354 r
  I_BLENDER_1/U861/Y (OR2X1_RVT)                     0.1344   1.0000            0.1819 &   3.2173 r
  I_BLENDER_1/n819 (net)       3   3.4515 
  I_BLENDER_1/U862/A (INVX1_RVT)            0.0173   0.1344   1.0000   0.0121   0.0121 &   3.2294 r
  I_BLENDER_1/U862/Y (INVX1_RVT)                     0.0792   1.0000            0.0996 &   3.3291 f
  I_BLENDER_1/n729 (net)       2   1.8373 
  I_BLENDER_1/U137/A1 (OA21X1_LVT)          0.0127   0.0792   1.0000   0.0088   0.0088 &   3.3379 f
  I_BLENDER_1/U137/Y (OA21X1_LVT)                    0.0471   1.0000            0.1597 &   3.4976 f
  I_BLENDER_1/n7871 (net)      1   1.1177 
  I_BLENDER_1/ctmTdsLR_1_54354/A2 (OA22X1_LVT)
                                            0.0000   0.0471   1.0000   0.0000   0.0000 &   3.4976 f
  I_BLENDER_1/ctmTdsLR_1_54354/Y (OA22X1_LVT)        0.0629   1.0000            0.1500 &   3.6476 f
  I_BLENDER_1/n843 (net)       2   1.9780 
  I_BLENDER_1/U1282/A1 (NAND2X2_LVT)        0.0000   0.0629   1.0000   0.0000   0.0000 &   3.6476 f
  I_BLENDER_1/U1282/Y (NAND2X2_LVT)                  0.0342   1.0000            0.1342 &   3.7818 r
  I_BLENDER_1/n8197 (net)      2   1.6793 
  I_BLENDER_1/U7278/A (INVX1_LVT)           0.0000   0.0342   1.0000   0.0000   0.0000 &   3.7818 r
  I_BLENDER_1/U7278/Y (INVX1_LVT)                    0.0270   1.0000            0.0283 &   3.8101 f
  I_BLENDER_1/n844 (net)       1   1.4899 
  I_BLENDER_1/U4897/A3 (XOR3X2_LVT)         0.0014   0.0270   1.0000   0.0010   0.0010 &   3.8111 f
  I_BLENDER_1/U4897/Y (XOR3X2_LVT)                   0.0906   1.0000            0.0918 &   3.9029 f
  I_BLENDER_1/n9438 (net)      2   1.9207 
  I_BLENDER_1/U4887/A2 (OR2X1_LVT)          0.0084   0.0906   1.0000   0.0058   0.0058 &   3.9087 f
  I_BLENDER_1/U4887/Y (OR2X1_LVT)                    0.0485   1.0000            0.1236 &   4.0323 f
  I_BLENDER_1/n1861 (net)      3   2.7634 
  I_BLENDER_1/U4687/A1 (NAND2X0_LVT)        0.0000   0.0485   1.0000   0.0000   0.0000 &   4.0323 f
  I_BLENDER_1/U4687/Y (NAND2X0_LVT)                  0.0979   1.0000            0.0888 &   4.1211 r
  I_BLENDER_1/n9439 (net)      1   1.3606 
  I_BLENDER_1/U4898/A1 (XOR2X1_LVT)         0.0000   0.0979   1.0000   0.0000   0.0000 &   4.1211 r
  I_BLENDER_1/U4898/Y (XOR2X1_LVT)                   0.0739   1.0000            0.2057 &   4.3268 f
  I_BLENDER_1/n816 (net)       2   1.5870 
  I_BLENDER_1/U942/A2 (NAND2X1_LVT)         0.0000   0.0739   1.0000   0.0000   0.0000 &   4.3268 f
  I_BLENDER_1/U942/Y (NAND2X1_LVT)                   0.0634   1.0000            0.1645 &   4.4913 r
  I_BLENDER_1/n1554 (net)      3   3.0706 
  I_BLENDER_1/U4549/A2 (AO21X1_LVT)         0.0025   0.0634   1.0000   0.0017   0.0018 &   4.4931 r
  I_BLENDER_1/U4549/Y (AO21X1_LVT)                   0.0435   1.0000            0.1070 &   4.6000 r
  I_BLENDER_1/n1558 (net)      1   0.8573 
  I_BLENDER_1/U1722/A1 (NAND2X1_LVT)        0.0000   0.0435   1.0000   0.0000   0.0000 &   4.6000 r
  I_BLENDER_1/U1722/Y (NAND2X1_LVT)                  0.0505   1.0000            0.1190 &   4.7190 f
  I_BLENDER_1/n8606 (net)      4   3.9975 
  I_BLENDER_1/U1718/A3 (AO21X1_LVT)         0.0014   0.0505   1.0000   0.0010   0.0010 &   4.7200 f
  I_BLENDER_1/U1718/Y (AO21X1_LVT)                   0.0517   1.0000            0.0950 &   4.8151 f
  I_BLENDER_1/n801 (net)       3   2.2024 
  I_BLENDER_1/U4924/A3 (OA21X1_LVT)         0.0039   0.0517   1.0000   0.0027   0.0027 &   4.8178 f
  I_BLENDER_1/U4924/Y (OA21X1_LVT)                   0.0496   1.0000            0.1090 &   4.9268 f
  I_BLENDER_1/n7959 (net)      1   1.5116 
  I_BLENDER_1/U1770/A2 (OR2X1_LVT)          0.0131   0.0496   1.0000   0.0092   0.0092 &   4.9359 f
  I_BLENDER_1/U1770/Y (OR2X1_LVT)                    0.0313   1.0000            0.0859 &   5.0218 f
  I_BLENDER_1/n470 (net)       1   0.5901 
  I_BLENDER_1/U1664/A1 (AND3X1_LVT)         0.0000   0.0313   1.0000   0.0000   0.0000 &   5.0218 f
  I_BLENDER_1/U1664/Y (AND3X1_LVT)                   0.0536   1.0000            0.1004 &   5.1223 f
  I_BLENDER_1/n1071 (net)      1   1.6160 
  I_BLENDER_1/ZINV_100_inst_54116/A (INVX2_LVT)
                                            0.0000   0.0536   1.0000   0.0000   0.0000 &   5.1223 f
  I_BLENDER_1/ZINV_100_inst_54116/Y (INVX2_LVT)      0.0596   1.0000            0.0671 &   5.1893 r
  I_BLENDER_1/ZINV_100_126 (net)
                               2   5.6417 
  I_BLENDER_1/U4241/A2 (OR2X1_LVT)          0.0000   0.0596   1.0000   0.0000   0.0002 &   5.1895 r
  I_BLENDER_1/U4241/Y (OR2X1_LVT)                    0.0715   1.0000            0.1002 &   5.2897 r
  I_BLENDER_1/n6531 (net)      4   3.3649 
  I_BLENDER_1/U888/A1 (AND2X1_LVT)          0.0035   0.0715   1.0000   0.0024   0.0024 &   5.2921 r
  I_BLENDER_1/U888/Y (AND2X1_LVT)                    0.0518   1.0000            0.0907 &   5.3828 r
  I_BLENDER_1/n9423 (net)      2   1.9145 
  I_BLENDER_1/U4354/A1 (OR2X1_LVT)          0.0062   0.0518   1.0000   0.0042   0.0042 &   5.3870 r
  I_BLENDER_1/U4354/Y (OR2X1_LVT)                    0.0481   1.0000            0.0873 &   5.4743 r
  I_BLENDER_1/n4457 (net)      2   1.7660 
  I_BLENDER_1/U4441/A1 (NAND2X0_LVT)        0.0000   0.0481   1.0000   0.0000   0.0000 &   5.4743 r
  I_BLENDER_1/U4441/Y (NAND2X0_LVT)                  0.0532   1.0000            0.0438 &   5.5181 f
  I_BLENDER_1/n8533 (net)      1   0.8284 
  I_BLENDER_1/ctmTdsLR_2_24338/A2 (NAND3X0_LVT)
                                            0.0000   0.0532   1.0000   0.0000   0.0000 &   5.5182 f
  I_BLENDER_1/ctmTdsLR_2_24338/Y (NAND3X0_LVT)       0.0971   1.0000            0.0755 &   5.5937 r
  I_BLENDER_1/popt_net_20432 (net)
                               1   1.0333 
  I_BLENDER_1/ctmTdsLR_1_24337/A3 (NAND3X0_LVT)
                                            0.0188   0.0971   1.0000   0.0135   0.0135 &   5.6072 r
  I_BLENDER_1/ctmTdsLR_1_24337/Y (NAND3X0_LVT)       0.0674   1.0000            0.0823 &   5.6896 f
  I_BLENDER_1/N868 (net)       1   0.8639 
  I_BLENDER_1/s4_op1_reg_21_/D (SDFFX2_LVT)
                                            0.0053   0.0674   1.0000   0.0038   0.0038 &   5.6933 f
  data arrival time                                                                        5.6933

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              1.2426     6.0426
  clock reconvergence pessimism                                                 0.0967     6.1393
  clock uncertainty                                                            -0.1000     6.0393
  I_BLENDER_1/s4_op1_reg_21_/CLK (SDFFX2_LVT)                                              6.0393 r
  library setup time                                          1.0000           -0.3502     5.6891
  data required time                                                                       5.6891
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6891
  data arrival time                                                                       -5.6933
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0043


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__23_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__7_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640331820/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1724     3.2224
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__23_/CLK (SDFFNARX1_HVT)
                                                     0.0698                     0.0000     3.2224 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__23_/Q (SDFFNARX1_HVT)
                                                     0.2941   1.0000            1.1855 &   4.4079 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_615 (net)
                               5   4.1726 
  I_SDRAM_TOP/I_SDRAM_IF/U7966/A2 (AO22X1_RVT)
                                            0.0000   0.2941   1.0000   0.0000   0.0000 &   4.4079 f
  I_SDRAM_TOP/I_SDRAM_IF/U7966/Y (AO22X1_RVT)        0.0876   1.0000            0.4741 &   4.8820 f
  I_SDRAM_TOP/I_SDRAM_IF/n4895 (net)
                               1   1.0784 
  I_SDRAM_TOP/I_SDRAM_IF/U7968/A1 (OR2X1_HVT)
                                            0.0052   0.0876   1.0000   0.0036   0.0036 &   4.8857 f
  I_SDRAM_TOP/I_SDRAM_IF/U7968/Y (OR2X1_HVT)         0.1950   1.0000            0.4576 &   5.3433 f
  I_SDRAM_TOP/I_SDRAM_IF/n5643 (net)
                               2   2.3862 
  I_SDRAM_TOP/I_SDRAM_IF/U7972/A2 (AO22X1_RVT)
                                            0.0348   0.1950   1.0000   0.0244   0.0244 &   5.3677 f
  I_SDRAM_TOP/I_SDRAM_IF/U7972/Y (AO22X1_RVT)        0.0939   1.0000            0.4043 &   5.7720 f
  I_SDRAM_TOP/I_SDRAM_IF/N3139 (net)
                               1   1.5940 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__7_/D (SDFFNARX1_HVT)
                                            0.0067   0.0939   1.0000   0.0046   0.0046 &   5.7766 f
  data arrival time                                                                        5.7766

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0734     7.2234
  clock reconvergence pessimism                                                 0.0991     7.3226
  clock uncertainty                                                            -0.1000     7.2226
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__7_/CLK (SDFFNARX1_HVT)                       7.2226 f
  library setup time                                          1.0000           -1.4502     5.7724
  data required time                                                                       5.7724
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7724
  data arrival time                                                                       -5.7766
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0042


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__7_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642631843/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1728     3.2228
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__7_/CLK (SDFFNARX1_HVT)
                                                     0.0697                     0.0000     3.2228 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__7_/Q (SDFFNARX1_HVT)
                                                     0.3048   1.0000            1.1924 &   4.4152 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_628 (net)
                               5   4.4740 
  I_SDRAM_TOP/I_SDRAM_IF/U6058/A2 (AO22X1_RVT)
                                            0.0345   0.3048   1.0000   0.0232   0.0232 &   4.4384 f
  I_SDRAM_TOP/I_SDRAM_IF/U6058/Y (AO22X1_RVT)        0.0847   1.0000            0.4777 &   4.9161 f
  I_SDRAM_TOP/I_SDRAM_IF/n3622 (net)
                               1   0.8469 
  I_SDRAM_TOP/I_SDRAM_IF/U6059/A2 (OR2X1_HVT)
                                            0.0000   0.0847   1.0000   0.0000   0.0000 &   4.9161 f
  I_SDRAM_TOP/I_SDRAM_IF/U6059/Y (OR2X1_HVT)         0.1683   1.0000            0.3974 &   5.3135 f
  I_SDRAM_TOP/I_SDRAM_IF/n4705 (net)
                               2   1.5590 
  I_SDRAM_TOP/I_SDRAM_IF/U6063/A2 (AO22X1_RVT)
                                            0.0244   0.1683   1.0000   0.0173   0.0173 &   5.3307 f
  I_SDRAM_TOP/I_SDRAM_IF/U6063/Y (AO22X1_RVT)        0.1124   1.0000            0.4058 &   5.7365 f
  I_SDRAM_TOP/I_SDRAM_IF/N3103 (net)
                               1   3.1595 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__3_/D (SDFFNARX1_HVT)
                                            0.0096   0.1124   1.0000   0.0067   0.0068 &   5.7433 f
  data arrival time                                                                        5.7433

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0681     7.2181
  clock reconvergence pessimism                                                 0.0847     7.3027
  clock uncertainty                                                            -0.1000     7.2027
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__3_/CLK (SDFFNARX1_HVT)                       7.2027 f
  library setup time                                          1.0000           -1.4635     5.7392
  data required time                                                                       5.7392
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7392
  data arrival time                                                                       -5.7433
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0041


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__23_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642631843/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1676     3.2176
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__27_/CLK (SDFFNARX1_HVT)
                                                     0.0645                     0.0000     3.2176 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__27_/Q (SDFFNARX1_HVT)
                                                     0.3278   1.0000            1.2035 &   4.4211 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_921 (net)
                               5   5.1217 
  I_SDRAM_TOP/I_SDRAM_IF/U9008/A2 (AO22X1_RVT)
                                            0.0246   0.3278   1.0000   0.0170   0.0171 &   4.4381 f
  I_SDRAM_TOP/I_SDRAM_IF/U9008/Y (AO22X1_RVT)        0.0861   1.0000            0.4977 &   4.9358 f
  I_SDRAM_TOP/I_SDRAM_IF/n5841 (net)
                               1   0.9150 
  I_SDRAM_TOP/I_SDRAM_IF/U9009/A2 (OR2X1_HVT)
                                            0.0073   0.0861   1.0000   0.0051   0.0051 &   4.9409 f
  I_SDRAM_TOP/I_SDRAM_IF/U9009/Y (OR2X1_HVT)         0.1668   1.0000            0.3968 &   5.3377 f
  I_SDRAM_TOP/I_SDRAM_IF/n9180 (net)
                               2   1.5159 
  I_SDRAM_TOP/I_SDRAM_IF/U12018/A2 (AO22X1_RVT)
                                            0.0218   0.1668   1.0000   0.0153   0.0153 &   5.3530 f
  I_SDRAM_TOP/I_SDRAM_IF/U12018/Y (AO22X1_RVT)       0.1013   1.0000            0.3920 &   5.7449 f
  I_SDRAM_TOP/I_SDRAM_IF/N2648 (net)
                               1   2.2161 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__23_/D (SDFFNARX1_HVT)
                                            0.0086   0.1013   1.0000   0.0059   0.0060 &   5.7509 f
  data arrival time                                                                        5.7509

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0690     7.2190
  clock reconvergence pessimism                                                 0.0847     7.3037
  clock uncertainty                                                            -0.1000     7.2037
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__23_/CLK (SDFFNARX1_HVT)                       7.2037 f
  library setup time                                          1.0000           -1.4569     5.7468
  data required time                                                                       5.7468
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7468
  data arrival time                                                                       -5.7509
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0041


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__14_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__30_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642631843/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1718     3.2218
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__14_/CLK (SDFFNARX1_HVT)
                                                     0.0696                     0.0000     3.2218 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__14_/Q (SDFFNARX1_HVT)
                                                     0.3340   1.0000            1.2114 &   4.4332 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_746 (net)
                               5   5.2973 
  I_SDRAM_TOP/I_SDRAM_IF/U9444/A2 (AO22X1_RVT)
                                            0.0000   0.3340   1.0000   0.0000   0.0001 &   4.4333 f
  I_SDRAM_TOP/I_SDRAM_IF/U9444/Y (AO22X1_RVT)        0.0849   1.0000            0.5011 &   4.9344 f
  I_SDRAM_TOP/I_SDRAM_IF/n6276 (net)
                               1   0.8510 
  I_SDRAM_TOP/I_SDRAM_IF/U9446/A1 (OR2X1_HVT)
                                            0.0059   0.0849   1.0000   0.0041   0.0041 &   4.9385 f
  I_SDRAM_TOP/I_SDRAM_IF/U9446/Y (OR2X1_HVT)         0.1746   1.0000            0.4394 &   5.3779 f
  I_SDRAM_TOP/I_SDRAM_IF/n6468 (net)
                               2   1.7699 
  I_SDRAM_TOP/I_SDRAM_IF/U9450/A2 (AO22X1_RVT)
                                            0.0142   0.1746   1.0000   0.0098   0.0098 &   5.3877 f
  I_SDRAM_TOP/I_SDRAM_IF/U9450/Y (AO22X1_RVT)        0.0850   1.0000            0.3746 &   5.7624 f
  I_SDRAM_TOP/I_SDRAM_IF/N2940 (net)
                               1   0.8712 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__30_/D (SDFFNARX1_HVT)
                                            0.0068   0.0850   1.0000   0.0047   0.0047 &   5.7671 f
  data arrival time                                                                        5.7671

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0732     7.2232
  clock reconvergence pessimism                                                 0.0847     7.3079
  clock uncertainty                                                            -0.1000     7.2079
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__30_/CLK (SDFFNARX1_HVT)                      7.2079 f
  library setup time                                          1.0000           -1.4447     5.7632
  data required time                                                                       5.7632
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7632
  data arrival time                                                                       -5.7671
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0038


  Startpoint: I_PARSER/out_bus_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.3023     1.3023
  I_PARSER/out_bus_reg_8_/CLK (SDFFARX1_LVT)         0.0788                     0.0000     1.3023 r
  I_PARSER/out_bus_reg_8_/Q (SDFFARX1_LVT)           0.0718   1.0000            0.3969 &   1.6993 r
  I_PARSER/blender_op[0] (net)
                               2   1.5717 
  HFSINV_25380_1834/A (INVX1_LVT)           0.0000   0.0718   1.0000   0.0000   0.0000 &   1.6993 r
  HFSINV_25380_1834/Y (INVX1_LVT)                    0.0491   1.0000            0.0459 &   1.7451 f
  HFSNET_305 (net)             3   2.4970 
  HFSINV_24351_1833/A (INVX1_LVT)           0.0000   0.0491   1.0000   0.0000   0.0000 &   1.7452 f
  HFSINV_24351_1833/Y (INVX1_LVT)                    0.0404   1.0000            0.0522 &   1.7974 r
  HFSNET_304 (net)             2   1.3359 
  I_PARSER/U779/A1 (AND2X4_LVT)             0.0000   0.0404   1.0000   0.0000   0.0000 &   1.7974 r
  I_PARSER/U779/Y (AND2X4_LVT)                       0.0893   1.0000            0.1334 &   1.9308 r
  I_PARSER/context_en (net)    2  13.3748 
  I_CONTEXT_MEM/HFSINV_1970_1749/A (INVX16_LVT)
                                            0.0000   0.0893   1.0000   0.0000   0.0001 &   1.9309 r
  I_CONTEXT_MEM/HFSINV_1970_1749/Y (INVX16_LVT)      0.0806   1.0000            0.0516 &   1.9825 f
  I_CONTEXT_MEM/HFSNET_61 (net)
                              25  68.8969 
  I_CONTEXT_MEM/HFSINV_680_1748/A (INVX16_LVT)
                                            0.0000   0.0945   1.0000   0.0000   0.0239 &   2.0064 f
  I_CONTEXT_MEM/HFSINV_680_1748/Y (INVX16_LVT)       0.0878   1.0000            0.0898 &   2.0962 r
  I_CONTEXT_MEM/HFSNET_60 (net)
                              27  64.8768 
  I_CONTEXT_MEM/U323/A2 (AND2X1_LVT)        0.0097   0.0931   1.0000   0.0066   0.0246 &   2.1209 r
  I_CONTEXT_MEM/U323/Y (AND2X1_LVT)                  0.0396   1.0000            0.0939 &   2.2148 r
  I_CONTEXT_MEM/n200 (net)     1   1.0217 
  I_CONTEXT_MEM/U166/A (INVX1_LVT)          0.0000   0.0396   1.0000   0.0000   0.0000 &   2.2148 r
  I_CONTEXT_MEM/U166/Y (INVX1_LVT)                   0.0584   1.0000            0.0527 &   2.2675 f
  I_CONTEXT_MEM/n201 (net)     1   5.4792 
  I_CONTEXT_MEM/U221/A (INVX8_LVT)          0.0000   0.0584   1.0000   0.0000   0.0000 &   2.2675 f
  I_CONTEXT_MEM/U221/Y (INVX8_LVT)                   0.0646   1.0000            0.0685 &   2.3361 r
  I_CONTEXT_MEM/n236 (net)    13  27.3698 
  I_CONTEXT_MEM/U28/A3 (AOI22X1_LVT)        0.0027   0.0649   1.0000   0.0018   0.0038 &   2.3399 r
  I_CONTEXT_MEM/U28/Y (AOI22X1_LVT)                  0.0363   1.0000            0.1215 &   2.4613 f
  I_CONTEXT_MEM/n216 (net)     1   1.4167 
  I_CONTEXT_MEM/ZBUF_2_inst_54044/A (NBUFFX8_RVT)
                                            0.0000   0.0363   1.0000   0.0000   0.0000 &   2.4613 f
  I_CONTEXT_MEM/ZBUF_2_inst_54044/Y (NBUFFX8_RVT)    0.1282   1.0000            0.1640 &   2.6253 f
  I_CONTEXT_MEM/ZBUF_2_119 (net)
                               1  35.3657 
  I_CONTEXT_MEM/U36/A1 (NAND4X1_LVT)        0.0000   0.1300   1.0000   0.0000   0.0173 &   2.6426 f
  I_CONTEXT_MEM/U36/Y (NAND4X1_LVT)                  0.0754   1.0000            0.2475 &   2.8901 r
  I_CONTEXT_MEM/pci_context_data[25] (net)
                               2   3.3215 
  I_RISC_CORE/Instrn_25__UPF_LS/A (LSUPX4_LVT)
                                            0.0000   0.0754   1.0000   0.0000   0.0000 &   2.8901 r
  I_RISC_CORE/Instrn_25__UPF_LS/Y (LSUPX4_LVT)       0.0491   1.0000            0.1975 &   3.0876 r
  I_RISC_CORE/n[1335] (net)    1  14.4423 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/D (SDFFX2_HVT)
                                            0.0084   0.0494   1.0000   0.0060   0.0093 &   3.0970 r
  data arrival time                                                                        3.0970

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0585     3.4585
  clock reconvergence pessimism                                                 0.0013     3.4598
  clock uncertainty                                                            -0.1000     3.3598
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFX2_HVT)                          3.3598 r
  library setup time                                          1.0000           -0.2665     3.0933
  data required time                                                                       3.0933
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0933
  data arrival time                                                                       -3.0970
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0037


  Startpoint: I_PARSER/out_bus_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.3103     1.3103
  I_PARSER/out_bus_reg_13_/CLK (SDFFARX1_LVT)        0.1186                     0.0000     1.3103 r
  I_PARSER/out_bus_reg_13_/Q (SDFFARX1_LVT)          0.0875   1.0000            0.4296 &   1.7398 r
  I_PARSER/fifo_write_push (net)
                               3   2.5658 
  I_PARSER/U777/A2 (OR2X1_LVT)              0.0000   0.0875   1.0000   0.0000   0.0000 &   1.7399 r
  I_PARSER/U777/Y (OR2X1_LVT)                        0.0714   1.0000            0.1101 &   1.8499 r
  I_PARSER/context_cmd[1] (net)
                               2   3.3715 
  I_CONTEXT_MEM/HFSINV_834_1768/A (IBUFFX16_LVT)
                                            0.0000   0.0714   1.0000   0.0000   0.0000 &   1.8499 r
  I_CONTEXT_MEM/HFSINV_834_1768/Y (IBUFFX16_LVT)     0.0846   1.0000            0.1709 &   2.0208 f
  I_CONTEXT_MEM/HFSNET_64 (net)
                               5  50.9683 
  I_CONTEXT_MEM/U24/A1 (AND2X1_LVT)         0.0000   0.0974   1.0000   0.0000   0.0305 &   2.0513 f
  I_CONTEXT_MEM/U24/Y (AND2X1_LVT)                   0.0499   1.0000            0.1334 &   2.1848 f
  I_CONTEXT_MEM/n129 (net)     3   3.0050 
  I_CONTEXT_MEM/U319/A1 (AND2X4_LVT)        0.0000   0.0499   1.0000   0.0000   0.0000 &   2.1848 f
  I_CONTEXT_MEM/U319/Y (AND2X4_LVT)                  0.1071   1.0000            0.1755 &   2.3603 f
  I_CONTEXT_MEM/n232 (net)    10  23.7401 
  I_CONTEXT_MEM/U82/A1 (AOI22X2_LVT)        0.0116   0.1071   1.0000   0.0077   0.0106 &   2.3709 f
  I_CONTEXT_MEM/U82/Y (AOI22X2_LVT)                  0.0496   1.0000            0.2272 &   2.5981 r
  I_CONTEXT_MEM/n82 (net)      1   3.0075 
  I_CONTEXT_MEM/ZINV_27_inst_2181/A (INVX4_LVT)
                                            0.0000   0.0496   1.0000   0.0000   0.0000 &   2.5981 r
  I_CONTEXT_MEM/ZINV_27_inst_2181/Y (INVX4_LVT)      0.0467   1.0000            0.0461 &   2.6442 f
  I_CONTEXT_MEM/ZINV_27_4 (net)
                               1  15.1491 
  I_CONTEXT_MEM/ZINV_4_inst_2180/A (INVX16_LVT)
                                            0.0029   0.0468   1.0000   0.0020   0.0029 &   2.6471 f
  I_CONTEXT_MEM/ZINV_4_inst_2180/Y (INVX16_LVT)      0.0428   1.0000            0.0454 &   2.6924 r
  I_CONTEXT_MEM/ZINV_4_4 (net)
                               1  27.0132 
  I_CONTEXT_MEM/U314/A1 (NAND4X0_LVT)       0.0000   0.0451   1.0000   0.0000   0.0093 &   2.7018 r
  I_CONTEXT_MEM/U314/Y (NAND4X0_LVT)                 0.1136   1.0000            0.0747 &   2.7765 f
  I_CONTEXT_MEM/pci_context_data[9] (net)
                               1   1.3611 
  ZBUF_22_inst_54625/A (NBUFFX4_LVT)        0.0000   0.1136   1.0000   0.0000   0.0000 &   2.7765 f
  ZBUF_22_inst_54625/Y (NBUFFX4_LVT)                 0.0721   1.0000            0.1720 &   2.9485 f
  ZBUF_22_139 (net)            2  14.9366 
  I_RISC_CORE/Instrn_9__UPF_LS/A (LSUPX8_LVT)
                                            0.0028   0.0722   1.0000   0.0019   0.0032 &   2.9516 f
  I_RISC_CORE/Instrn_9__UPF_LS/Y (LSUPX8_LVT)        0.0309   1.0000            0.2107 &   3.1623 f
  I_RISC_CORE/n[1351] (net)    1  18.5943 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/D (SDFFX2_HVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0056 &   3.1679 f
  data arrival time                                                                        3.1679

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0580     3.4580
  clock reconvergence pessimism                                                 0.0013     3.4593
  clock uncertainty                                                            -0.1000     3.3593
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/CLK (SDFFX2_HVT)                           3.3593 r
  library setup time                                          1.0000           -0.1949     3.1644
  data required time                                                                       3.1644
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1644
  data arrival time                                                                       -3.1679
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0034


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__14_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__10_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_613031547/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0477     1.0477
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__14_/CLK (SDFFARX1_HVT)
                                                     0.1043                     0.0000     1.0477 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__14_/Q (SDFFARX1_HVT)
                                                     0.3081   1.0000            1.3101 &   2.3578 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_8__14_ (net)
                               5   5.0235 
  I_SDRAM_TOP/I_SDRAM_IF/U2653/A1 (OA22X1_HVT)
                                            0.0392   0.3081   1.0000   0.0266   0.0266 &   2.3844 f
  I_SDRAM_TOP/I_SDRAM_IF/U2653/Y (OA22X1_HVT)        0.2436   1.0000            0.8560 &   3.2404 f
  I_SDRAM_TOP/I_SDRAM_IF/n1046 (net)
                               1   1.3602 
  I_SDRAM_TOP/I_SDRAM_IF/U2654/A2 (AND2X1_HVT)
                                            0.0533   0.2436   1.0000   0.0383   0.0383 &   3.2788 f
  I_SDRAM_TOP/I_SDRAM_IF/U2654/Y (AND2X1_HVT)        0.1752   1.0000            0.4589 &   3.7377 f
  I_SDRAM_TOP/I_SDRAM_IF/n2968 (net)
                               2   1.5714 
  I_SDRAM_TOP/I_SDRAM_IF/U5000/A2 (AO22X1_HVT)
                                            0.0070   0.1752   1.0000   0.0048   0.0048 &   3.7425 f
  I_SDRAM_TOP/I_SDRAM_IF/U5000/Y (AO22X1_HVT)        0.1741   1.0000            0.6273 &   4.3698 f
  I_SDRAM_TOP/I_SDRAM_IF/N767 (net)
                               1   0.9058 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__10_/D (SDFFARX1_RVT)
                                            0.0117   0.1741   1.0000   0.0081   0.0081 &   4.3780 f
  data arrival time                                                                        4.3780

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9332     5.0332
  clock reconvergence pessimism                                                 0.1130     5.1462
  clock uncertainty                                                            -0.1000     5.0462
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__10_/CLK (SDFFARX1_RVT)                        5.0462 r
  library setup time                                          1.0000           -0.6715     4.3748
  data required time                                                                       4.3748
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.3748
  data arrival time                                                                       -4.3780
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0032


  Startpoint: sd_DQ_in[10]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[10] (in)                                  0.0666                     0.0197 &   2.6697 f
  sd_DQ_in[10] (net)           1   1.7907 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_31_inst_54661/A (INVX1_LVT)
                                            0.0000   0.0666   1.0000   0.0000   0.0000 &   2.6697 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_31_inst_54661/Y (INVX1_LVT)
                                                     0.0627   1.0000            0.0758 &   2.7455 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_31_142 (net)
                               1   2.6926 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_24_inst_54660/A (IBUFFX2_HVT)
                                            0.0046   0.0627   1.0000   0.0031   0.0032 &   2.7487 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_24_inst_54660/Y (IBUFFX2_HVT)
                                                     0.1719   1.0000            0.3813 &   3.1300 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_24_142 (net)
                               1   3.2829 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54400/A (NBUFFX2_HVT)
                                            0.0299   0.1719   1.0000   0.0214   0.0215 &   3.1515 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54400/Y (NBUFFX2_HVT)
                                                     0.1476   1.0000            0.3350 &   3.4865 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41515 (net)
                               1   1.5632 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54598/A (NBUFFX2_LVT)
                                            0.0087   0.1476   1.0000   0.0060   0.0060 &   3.4925 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54598/Y (NBUFFX2_LVT)
                                                     0.0433   1.0000            0.1311 &   3.6236 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41642 (net)
                               1   0.7147 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54597/A (NBUFFX2_RVT)
                                            0.0012   0.0433   1.0000   0.0008   0.0008 &   3.6244 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54597/Y (NBUFFX2_RVT)
                                                     0.0675   1.0000            0.1326 &   3.7570 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41641 (net)
                               2   1.8066 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/D (SDFFX1_HVT)
                                            0.0000   0.0675   1.0000   0.0000   0.0000 &   3.7570 f
  data arrival time                                                                        3.7570

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9217     5.0217
  clock reconvergence pessimism                                                 0.0000     5.0217
  clock uncertainty                                                            -0.1000     4.9217
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/CLK (SDFFX1_HVT)                                  4.9217 r
  library setup time                                          1.0000           -1.1679     3.7539
  data required time                                                                       3.7539
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7539
  data arrival time                                                                       -3.7570
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0031


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__16_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640231819/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1716     3.2216
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__12_/CLK (SDFFNARX1_HVT)
                                                     0.0775                     0.0000     3.2216 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__12_/Q (SDFFNARX1_HVT)
                                                     0.2819   1.0000            1.1818 &   4.4035 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_435 (net)
                               5   3.8091 
  I_SDRAM_TOP/I_SDRAM_IF/U9207/A1 (OA22X1_RVT)
                                            0.0314   0.2819   1.0000   0.0211   0.0211 &   4.4246 f
  I_SDRAM_TOP/I_SDRAM_IF/U9207/Y (OA22X1_RVT)        0.1155   1.0000            0.5151 &   4.9397 f
  I_SDRAM_TOP/I_SDRAM_IF/n5997 (net)
                               1   1.1093 
  I_SDRAM_TOP/I_SDRAM_IF/U9208/A2 (AND2X1_HVT)
                                            0.0000   0.1155   1.0000   0.0000   0.0000 &   4.9397 f
  I_SDRAM_TOP/I_SDRAM_IF/U9208/Y (AND2X1_HVT)        0.1761   1.0000            0.3591 &   5.2988 f
  I_SDRAM_TOP/I_SDRAM_IF/n6144 (net)
                               2   1.6237 
  I_SDRAM_TOP/I_SDRAM_IF/U9209/A4 (AO22X1_HVT)
                                            0.0145   0.1761   1.0000   0.0097   0.0097 &   5.3085 f
  I_SDRAM_TOP/I_SDRAM_IF/U9209/Y (AO22X1_HVT)        0.1687   1.0000            0.4326 &   5.7411 f
  I_SDRAM_TOP/I_SDRAM_IF/N3433 (net)
                               1   0.7337 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__16_/D (SDFFNARX1_HVT)
                                            0.0000   0.1687   1.0000   0.0000   0.0000 &   5.7411 f
  data arrival time                                                                        5.7411

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0739     7.2239
  clock reconvergence pessimism                                                 0.0979     7.3218
  clock uncertainty                                                            -0.1000     7.2218
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__16_/CLK (SDFFNARX1_HVT)                      7.2218 f
  library setup time                                          1.0000           -1.4837     5.7380
  data required time                                                                       5.7380
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7380
  data arrival time                                                                       -5.7411
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0031


  Startpoint: I_BLENDER_1/R_509
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_1/R_632
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_682432241/Y
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.3575     1.3575
  I_BLENDER_1/R_509/CLK (SDFFX1_RVT)                 0.0851                     0.0000     1.3575 r
  I_BLENDER_1/R_509/Q (SDFFX1_RVT)                   0.1185   1.0000            0.5282 &   1.8857 r
  I_BLENDER_1/n1248 (net)      2   2.6900 
  I_BLENDER_1/U341/A4 (AOI22X1_LVT)         0.0299   0.1185   1.0000   0.0210   0.0211 &   1.9067 r
  I_BLENDER_1/U341/Y (AOI22X1_LVT)                   0.0358   1.0000            0.1486 &   2.0554 f
  I_BLENDER_1/n333 (net)       1   1.8922 
  I_BLENDER_1/U346/A2 (AOI22X2_LVT)         0.0030   0.0358   1.0000   0.0020   0.0021 &   2.0574 f
  I_BLENDER_1/U346/Y (AOI22X2_LVT)                   0.0720   1.0000            0.1988 &   2.2562 r
  I_BLENDER_1/n2621 (net)      6   6.4672 
  I_BLENDER_1/ctmTdsLR_2_54316/A2 (NAND3X0_LVT)
                                            0.0097   0.0720   1.0000   0.0067   0.0070 &   2.2632 r
  I_BLENDER_1/ctmTdsLR_2_54316/Y (NAND3X0_LVT)       0.0647   1.0000            0.0689 &   2.3321 f
  I_BLENDER_1/copt_net_41435 (net)
                               1   0.6559 
  I_BLENDER_1/ctmTdsLR_1_54315/A1 (AND2X2_LVT)
                                            0.0000   0.0647   1.0000   0.0000   0.0000 &   2.3321 f
  I_BLENDER_1/ctmTdsLR_1_54315/Y (AND2X2_LVT)        0.0562   1.0000            0.1252 &   2.4574 f
  I_BLENDER_1/n365 (net)       2   3.8721 
  I_BLENDER_1/ctmTdsLR_1_54274/A3 (AO22X1_LVT)
                                            0.0068   0.0562   1.0000   0.0047   0.0048 &   2.4622 f
  I_BLENDER_1/ctmTdsLR_1_54274/Y (AO22X1_LVT)        0.0525   1.0000            0.1085 &   2.5706 f
  I_BLENDER_1/n9803 (net)      3   2.5508 
  I_BLENDER_1/U1697/A3 (AO22X1_LVT)         0.0023   0.0525   1.0000   0.0016   0.0016 &   2.5723 f
  I_BLENDER_1/U1697/Y (AO22X1_LVT)                   0.0567   1.0000            0.0981 &   2.6703 f
  I_BLENDER_1/n1003 (net)      2   1.4683 
  I_BLENDER_1/ctmTdsLR_1_54280/A1 (AO21X1_LVT)
                                            0.0000   0.0567   1.0000   0.0000   0.0000 &   2.6703 f
  I_BLENDER_1/ctmTdsLR_1_54280/Y (AO21X1_LVT)        0.0475   1.0000            0.1394 &   2.8097 f
  I_BLENDER_1/n495 (net)       1   1.5926 
  I_BLENDER_1/U4180/A3 (XOR3X2_LVT)         0.0028   0.0475   1.0000   0.0020   0.0020 &   2.8117 f
  I_BLENDER_1/U4180/Y (XOR3X2_LVT)                   0.0992   1.0000            0.1241 &   2.9358 f
  I_BLENDER_1/n9789 (net)      1   5.4679 
  I_BLENDER_1/ZINV_962_inst_54085/A (INVX8_LVT)
                                            0.0000   0.0992   1.0000   0.0000   0.0000 &   2.9358 f
  I_BLENDER_1/ZINV_962_inst_54085/Y (INVX8_LVT)      0.0825   1.0000            0.0944 &   3.0302 r
  I_BLENDER_1/ZINV_962_124 (net)
                              18  30.1888 
  I_BLENDER_1/U861/A2 (OR2X1_RVT)           0.0000   0.0830   1.0000   0.0000   0.0052 &   3.0354 r
  I_BLENDER_1/U861/Y (OR2X1_RVT)                     0.1344   1.0000            0.1819 &   3.2173 r
  I_BLENDER_1/n819 (net)       3   3.4515 
  I_BLENDER_1/U862/A (INVX1_RVT)            0.0173   0.1344   1.0000   0.0121   0.0121 &   3.2294 r
  I_BLENDER_1/U862/Y (INVX1_RVT)                     0.0792   1.0000            0.0996 &   3.3291 f
  I_BLENDER_1/n729 (net)       2   1.8373 
  I_BLENDER_1/U137/A1 (OA21X1_LVT)          0.0127   0.0792   1.0000   0.0088   0.0088 &   3.3379 f
  I_BLENDER_1/U137/Y (OA21X1_LVT)                    0.0471   1.0000            0.1597 &   3.4976 f
  I_BLENDER_1/n7871 (net)      1   1.1177 
  I_BLENDER_1/ctmTdsLR_1_54354/A2 (OA22X1_LVT)
                                            0.0000   0.0471   1.0000   0.0000   0.0000 &   3.4976 f
  I_BLENDER_1/ctmTdsLR_1_54354/Y (OA22X1_LVT)        0.0629   1.0000            0.1500 &   3.6476 f
  I_BLENDER_1/n843 (net)       2   1.9780 
  I_BLENDER_1/U1282/A1 (NAND2X2_LVT)        0.0000   0.0629   1.0000   0.0000   0.0000 &   3.6476 f
  I_BLENDER_1/U1282/Y (NAND2X2_LVT)                  0.0342   1.0000            0.1342 &   3.7818 r
  I_BLENDER_1/n8197 (net)      2   1.6793 
  I_BLENDER_1/U7278/A (INVX1_LVT)           0.0000   0.0342   1.0000   0.0000   0.0000 &   3.7818 r
  I_BLENDER_1/U7278/Y (INVX1_LVT)                    0.0270   1.0000            0.0283 &   3.8101 f
  I_BLENDER_1/n844 (net)       1   1.4899 
  I_BLENDER_1/U4897/A3 (XOR3X2_LVT)         0.0014   0.0270   1.0000   0.0010   0.0010 &   3.8111 f
  I_BLENDER_1/U4897/Y (XOR3X2_LVT)                   0.0906   1.0000            0.0918 &   3.9029 f
  I_BLENDER_1/n9438 (net)      2   1.9207 
  I_BLENDER_1/U4887/A2 (OR2X1_LVT)          0.0084   0.0906   1.0000   0.0058   0.0058 &   3.9087 f
  I_BLENDER_1/U4887/Y (OR2X1_LVT)                    0.0485   1.0000            0.1236 &   4.0323 f
  I_BLENDER_1/n1861 (net)      3   2.7634 
  I_BLENDER_1/U4687/A1 (NAND2X0_LVT)        0.0000   0.0485   1.0000   0.0000   0.0000 &   4.0323 f
  I_BLENDER_1/U4687/Y (NAND2X0_LVT)                  0.0979   1.0000            0.0888 &   4.1211 r
  I_BLENDER_1/n9439 (net)      1   1.3606 
  I_BLENDER_1/U4898/A1 (XOR2X1_LVT)         0.0000   0.0979   1.0000   0.0000   0.0000 &   4.1211 r
  I_BLENDER_1/U4898/Y (XOR2X1_LVT)                   0.0739   1.0000            0.2057 &   4.3268 f
  I_BLENDER_1/n816 (net)       2   1.5870 
  I_BLENDER_1/U942/A2 (NAND2X1_LVT)         0.0000   0.0739   1.0000   0.0000   0.0000 &   4.3268 f
  I_BLENDER_1/U942/Y (NAND2X1_LVT)                   0.0634   1.0000            0.1645 &   4.4913 r
  I_BLENDER_1/n1554 (net)      3   3.0706 
  I_BLENDER_1/U4549/A2 (AO21X1_LVT)         0.0025   0.0634   1.0000   0.0017   0.0018 &   4.4931 r
  I_BLENDER_1/U4549/Y (AO21X1_LVT)                   0.0435   1.0000            0.1070 &   4.6000 r
  I_BLENDER_1/n1558 (net)      1   0.8573 
  I_BLENDER_1/U1722/A1 (NAND2X1_LVT)        0.0000   0.0435   1.0000   0.0000   0.0000 &   4.6000 r
  I_BLENDER_1/U1722/Y (NAND2X1_LVT)                  0.0505   1.0000            0.1190 &   4.7190 f
  I_BLENDER_1/n8606 (net)      4   3.9975 
  I_BLENDER_1/U1718/A3 (AO21X1_LVT)         0.0014   0.0505   1.0000   0.0010   0.0010 &   4.7200 f
  I_BLENDER_1/U1718/Y (AO21X1_LVT)                   0.0517   1.0000            0.0950 &   4.8151 f
  I_BLENDER_1/n801 (net)       3   2.2024 
  I_BLENDER_1/ctmTdsLR_1_25226/A2 (AND2X1_LVT)
                                            0.0039   0.0517   1.0000   0.0027   0.0027 &   4.8178 f
  I_BLENDER_1/ctmTdsLR_1_25226/Y (AND2X1_LVT)        0.0328   1.0000            0.0925 &   4.9103 f
  I_BLENDER_1/popt_net_20798 (net)
                               1   0.7458 
  I_BLENDER_1/ctmTdsLR_1_25059/A2 (OR2X1_LVT)
                                            0.0000   0.0328   1.0000   0.0000   0.0000 &   4.9103 f
  I_BLENDER_1/ctmTdsLR_1_25059/Y (OR2X1_LVT)         0.0317   1.0000            0.0790 &   4.9893 f
  I_BLENDER_1/n1545 (net)      1   0.6986 
  I_BLENDER_1/U1950/A1 (AND3X1_LVT)         0.0000   0.0317   1.0000   0.0000   0.0000 &   4.9893 f
  I_BLENDER_1/U1950/Y (AND3X1_LVT)                   0.0613   1.0000            0.1100 &   5.0993 f
  I_BLENDER_1/n1069 (net)      1   2.7346 
  I_BLENDER_1/ZINV_4_inst_54080/A (INVX4_LVT)
                                            0.0000   0.0613   1.0000   0.0000   0.0000 &   5.0993 f
  I_BLENDER_1/ZINV_4_inst_54080/Y (INVX4_LVT)        0.0430   1.0000            0.0576 &   5.1569 r
  I_BLENDER_1/ZINV_4_124 (net)
                               1   6.0935 
  I_BLENDER_1/ctmTdsLR_1_24179/A1 (AND2X1_LVT)
                                            0.0033   0.0430   1.0000   0.0023   0.0026 &   5.1595 r
  I_BLENDER_1/ctmTdsLR_1_24179/Y (AND2X1_LVT)        0.0637   1.0000            0.0907 &   5.2502 r
  I_BLENDER_1/n9788 (net)      1   2.9253 
  I_BLENDER_1/ZINV_438_inst_54183/A (INVX4_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000 &   5.2502 r
  I_BLENDER_1/ZINV_438_inst_54183/Y (INVX4_LVT)      0.0427   1.0000            0.0398 &   5.2900 f
  I_BLENDER_1/ZINV_438_137 (net)
                               9   8.4812 
  I_BLENDER_1/U134/A1 (NAND3X1_LVT)         0.0013   0.0428   1.0000   0.0009   0.0014 &   5.2914 f
  I_BLENDER_1/U134/Y (NAND3X1_LVT)                   0.0364   1.0000            0.1358 &   5.4272 r
  I_BLENDER_1/n7865 (net)      1   0.8830 
  I_BLENDER_1/ctmTdsLR_2_24520/A1 (NAND4X0_LVT)
                                            0.0000   0.0364   1.0000   0.0000   0.0000 &   5.4272 r
  I_BLENDER_1/ctmTdsLR_2_24520/Y (NAND4X0_LVT)       0.0811   1.0000            0.0586 &   5.4858 f
  I_BLENDER_1/popt_net_20524 (net)
                               1   0.7598 
  I_BLENDER_1/ctmTdsLR_1_24519/A1 (AND2X1_LVT)
                                            0.0000   0.0811   1.0000   0.0000   0.0000 &   5.4858 f
  I_BLENDER_1/ctmTdsLR_1_24519/Y (AND2X1_LVT)        0.0385   1.0000            0.1110 &   5.5969 f
  I_BLENDER_1/n8685 (net)      1   1.3735 
  I_BLENDER_1/U1694/A1 (XOR2X2_LVT)         0.0000   0.0385   1.0000   0.0000   0.0000 &   5.5969 f
  I_BLENDER_1/U1694/Y (XOR2X2_LVT)                   0.0582   1.0000            0.1003 &   5.6971 f
  I_BLENDER_1/n8778 (net)      1   0.8896 
  I_BLENDER_1/R_632/D (SDFFX2_LVT)          0.0000   0.0582   1.0000   0.0000   0.0000 &   5.6971 f
  data arrival time                                                                        5.6971

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              1.2432     6.0432
  clock reconvergence pessimism                                                 0.0967     6.1400
  clock uncertainty                                                            -0.1000     6.0400
  I_BLENDER_1/R_632/CLK (SDFFX2_LVT)                                                       6.0400 r
  library setup time                                          1.0000           -0.3459     5.6941
  data required time                                                                       5.6941
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6941
  data arrival time                                                                       -5.6971
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0030


  Startpoint: sd_DQ_in[30]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 r
  sd_DQ_in[30] (in)                                  0.0798                     0.0227 &   2.6727 r
  sd_DQ_in[30] (net)           1   2.1229 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54517/A (NBUFFX2_HVT)
                                            0.0051   0.0798   1.0000   0.0036   0.0036 &   2.6763 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54517/Y (NBUFFX2_HVT)
                                                     0.1403   1.0000            0.2459 &   2.9222 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41571 (net)
                               1   1.1502 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54516/A (DELLN1X2_RVT)
                                            0.0202   0.1403   1.0000   0.0145   0.0145 &   2.9367 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54516/Y (DELLN1X2_RVT)
                                                     0.1100   1.0000            0.8705 &   3.8073 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41570 (net)
                               2   4.4332 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/D (SDFFX1_HVT)
                                            0.0165   0.1100   1.0000   0.0103   0.0104 &   3.8177 r
  data arrival time                                                                        3.8177

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9223     5.0223
  clock reconvergence pessimism                                                 0.0000     5.0223
  clock uncertainty                                                            -0.1000     4.9223
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/CLK (SDFFX1_HVT)                                  4.9223 r
  library setup time                                          1.0000           -1.1074     3.8149
  data required time                                                                       3.8149
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.8149
  data arrival time                                                                       -3.8177
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0028


  Startpoint: I_BLENDER_1/R_142
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_1/R_413
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cto_buf_cln_32895/Y
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.3701     1.3701
  I_BLENDER_1/R_142/CLK (SDFFARX2_LVT)               0.1055                     0.0000     1.3701 r
  I_BLENDER_1/R_142/Q (SDFFARX2_LVT)                 0.1372   1.0000            0.5176 &   1.8877 r
  I_BLENDER_1/s2_op1[17] (net)
                              11  10.9029 
  I_BLENDER_1/U2242/A1 (OR2X1_HVT)          0.0000   0.1372   1.0000   0.0000   0.0009 &   1.8886 r
  I_BLENDER_1/U2242/Y (OR2X1_HVT)                    0.1778   1.0000            0.3478 &   2.2364 r
  I_BLENDER_1/n2395 (net)      2   1.7830 
  I_BLENDER_1/ctmTdsLR_1_24493/A2 (NAND3X0_LVT)
                                            0.0418   0.1778   1.0000   0.0294   0.0294 &   2.2658 r
  I_BLENDER_1/ctmTdsLR_1_24493/Y (NAND3X0_LVT)       0.1025   1.0000            0.1066 &   2.3724 f
  I_BLENDER_1/n2370 (net)      1   1.2346 
  I_BLENDER_1/ctmTdsLR_1_54260/A1 (OA21X1_LVT)
                                            0.0181   0.1025   1.0000   0.0130   0.0130 &   2.3854 f
  I_BLENDER_1/ctmTdsLR_1_54260/Y (OA21X1_LVT)        0.0457   1.0000            0.1727 &   2.5581 f
  I_BLENDER_1/n8193 (net)      1   0.8554 
  I_BLENDER_1/ctmTdsLR_1_25116/A1 (AND2X2_LVT)
                                            0.0024   0.0457   1.0000   0.0017   0.0017 &   2.5597 f
  I_BLENDER_1/ctmTdsLR_1_25116/Y (AND2X2_LVT)        0.0629   1.0000            0.1198 &   2.6795 f
  I_BLENDER_1/n5942 (net)      6   5.5923 
  I_BLENDER_1/U4031/A2 (OR2X1_LVT)          0.0000   0.0629   1.0000   0.0000   0.0002 &   2.6797 f
  I_BLENDER_1/U4031/Y (OR2X1_LVT)                    0.0398   1.0000            0.1029 &   2.7825 f
  I_BLENDER_1/n9350 (net)      1   1.8042 
  I_BLENDER_1/U4024/A1 (XNOR2X2_LVT)        0.0000   0.0398   1.0000   0.0000   0.0000 &   2.7825 f
  I_BLENDER_1/U4024/Y (XNOR2X2_LVT)                  0.0568   1.0000            0.1362 &   2.9187 f
  I_BLENDER_1/n2450 (net)      3   2.6071 
  I_BLENDER_1/ctmTdsLR_1_24878/A (INVX1_LVT)
                                            0.0000   0.0568   1.0000   0.0000   0.0000 &   2.9187 f
  I_BLENDER_1/ctmTdsLR_1_24878/Y (INVX1_LVT)         0.0380   1.0000            0.0530 &   2.9717 r
  I_BLENDER_1/n2416 (net)      1   0.9391 
  I_BLENDER_1/ctmTdsLR_1_24381/A3 (AO22X1_LVT)
                                            0.0000   0.0380   1.0000   0.0000   0.0000 &   2.9717 r
  I_BLENDER_1/ctmTdsLR_1_24381/Y (AO22X1_LVT)        0.0711   1.0000            0.1033 &   3.0750 r
  I_BLENDER_1/n2460 (net)      3   2.7322 
  I_BLENDER_1/U2258/A1 (NAND4X0_LVT)        0.0060   0.0711   1.0000   0.0041   0.0042 &   3.0792 r
  I_BLENDER_1/U2258/Y (NAND4X0_LVT)                  0.0947   1.0000            0.0657 &   3.1448 f
  I_BLENDER_1/n752 (net)       1   0.7266 
  I_BLENDER_1/U395/A1 (NAND2X4_LVT)         0.0129   0.0947   1.0000   0.0091   0.0091 &   3.1539 f
  I_BLENDER_1/U395/Y (NAND2X4_LVT)                   0.0550   1.0000            0.1768 &   3.3307 r
  I_BLENDER_1/n2531 (net)      7   8.3067 
  I_BLENDER_1/U2333/A1 (OR2X1_LVT)          0.0000   0.0551   1.0000   0.0000   0.0005 &   3.3313 r
  I_BLENDER_1/U2333/Y (OR2X1_LVT)                    0.0627   1.0000            0.0983 &   3.4296 r
  I_BLENDER_1/n2453 (net)      3   2.7895 
  I_BLENDER_1/U5215/A1 (XOR2X1_LVT)         0.0000   0.0627   1.0000   0.0000   0.0000 &   3.4296 r
  I_BLENDER_1/U5215/Y (XOR2X1_LVT)                   0.0801   1.0000            0.2083 &   3.6378 f
  I_BLENDER_1/n2500 (net)      2   2.4736 
  I_BLENDER_1/U1254/A1 (AO22X1_LVT)         0.0000   0.0801   1.0000   0.0000   0.0000 &   3.6379 f
  I_BLENDER_1/U1254/Y (AO22X1_LVT)                   0.0663   1.0000            0.1755 &   3.8134 f
  I_BLENDER_1/n2534 (net)      4   3.5770 
  I_BLENDER_1/U3941/A3 (OAI22X2_LVT)        0.0000   0.0663   1.0000   0.0000   0.0000 &   3.8134 f
  I_BLENDER_1/U3941/Y (OAI22X2_LVT)                  0.0604   1.0000            0.1915 &   4.0050 r
  I_BLENDER_1/n2535 (net)      6   5.2435 
  I_BLENDER_1/U2317/A2 (AND2X1_LVT)         0.0000   0.0604   1.0000   0.0000   0.0002 &   4.0051 r
  I_BLENDER_1/U2317/Y (AND2X1_LVT)                   0.0479   1.0000            0.0908 &   4.0959 r
  I_BLENDER_1/n519 (net)       1   1.6922 
  I_BLENDER_1/ctmTdsLR_1_24354/A1 (XOR2X2_LVT)
                                            0.0000   0.0479   1.0000   0.0000   0.0000 &   4.0959 r
  I_BLENDER_1/ctmTdsLR_1_24354/Y (XOR2X2_LVT)        0.0835   1.0000            0.1956 &   4.2915 f
  I_BLENDER_1/n2603 (net)      7   7.7204 
  I_BLENDER_1/U2428/A4 (OA22X1_LVT)         0.0040   0.0835   1.0000   0.0028   0.0033 &   4.2948 f
  I_BLENDER_1/U2428/Y (OA22X1_LVT)                   0.0621   1.0000            0.1319 &   4.4267 f
  I_BLENDER_1/n2540 (net)      1   0.9374 
  I_BLENDER_1/U3607/A1 (NAND2X0_LVT)        0.0000   0.0621   1.0000   0.0000   0.0000 &   4.4267 f
  I_BLENDER_1/U3607/Y (NAND2X0_LVT)                  0.1051   1.0000            0.1024 &   4.5291 r
  I_BLENDER_1/n8189 (net)      2   1.5437 
  I_BLENDER_1/ctmTdsLR_1_24219/A2 (OR2X1_LVT)
                                            0.0000   0.1051   1.0000   0.0000   0.0000 &   4.5291 r
  I_BLENDER_1/ctmTdsLR_1_24219/Y (OR2X1_LVT)         0.0404   1.0000            0.0929 &   4.6220 r
  I_BLENDER_1/n2546 (net)      1   0.9628 
  I_BLENDER_1/U6047/A2 (AND3X1_LVT)         0.0038   0.0404   1.0000   0.0027   0.0027 &   4.6247 r
  I_BLENDER_1/U6047/Y (AND3X1_LVT)                   0.0680   1.0000            0.1154 &   4.7401 r
  I_BLENDER_1/n9507 (net)      1   2.7768 
  I_BLENDER_1/ZINV_724_inst_54058/A (INVX4_LVT)
                                            0.0000   0.0680   1.0000   0.0000   0.0000 &   4.7401 r
  I_BLENDER_1/ZINV_724_inst_54058/Y (INVX4_LVT)      0.0511   1.0000            0.0494 &   4.7895 f
  I_BLENDER_1/ZINV_724_121 (net)
                              14  13.1410 
  I_BLENDER_1/U2476/A1 (NAND2X0_LVT)        0.0000   0.0512   1.0000   0.0000   0.0010 &   4.7905 f
  I_BLENDER_1/U2476/Y (NAND2X0_LVT)                  0.1025   1.0000            0.0740 &   4.8645 r
  I_BLENDER_1/n2584 (net)      1   0.7184 
  I_BLENDER_1/ctmTdsLR_1_24850/A2 (NAND3X0_LVT)
                                            0.0038   0.1025   1.0000   0.0026   0.0026 &   4.8671 r
  I_BLENDER_1/ctmTdsLR_1_24850/Y (NAND3X0_LVT)       0.0733   1.0000            0.0819 &   4.9489 f
  I_BLENDER_1/n2592 (net)      1   0.8649 
  I_BLENDER_1/U7459/A2 (NAND3X1_LVT)        0.0000   0.0733   1.0000   0.0000   0.0000 &   4.9489 f
  I_BLENDER_1/U7459/Y (NAND3X1_LVT)                  0.1035   1.0000            0.2117 &   5.1606 r
  I_BLENDER_1/n8702 (net)      4   5.8528 
  I_BLENDER_1/ctmTdsLR_1_24571/A4 (AO22X1_LVT)
                                            0.0123   0.1035   1.0000   0.0083   0.0084 &   5.1690 r
  I_BLENDER_1/ctmTdsLR_1_24571/Y (AO22X1_LVT)        0.0766   1.0000            0.1360 &   5.3050 r
  I_BLENDER_1/n4168 (net)      2   3.0796 
  I_BLENDER_1/U5185/A1 (OR2X1_LVT)          0.0090   0.0766   1.0000   0.0064   0.0064 &   5.3114 r
  I_BLENDER_1/U5185/Y (OR2X1_LVT)                    0.0376   1.0000            0.0882 &   5.3996 r
  I_BLENDER_1/n4179 (net)      1   0.8941 
  I_BLENDER_1/U4153/A1 (NAND3X0_LVT)        0.0000   0.0376   1.0000   0.0000   0.0000 &   5.3996 r
  I_BLENDER_1/U4153/Y (NAND3X0_LVT)                  0.0643   1.0000            0.0536 &   5.4532 f
  I_BLENDER_1/n4180 (net)      1   0.8670 
  I_BLENDER_1/U4154/A3 (AND3X1_LVT)         0.0032   0.0643   1.0000   0.0022   0.0022 &   5.4554 f
  I_BLENDER_1/U4154/Y (AND3X1_LVT)                   0.0635   1.0000            0.1534 &   5.6088 f
  I_BLENDER_1/n8219 (net)      3   3.0647 
  I_BLENDER_1/ctmTdsLR_1_24139/A1 (NAND3X0_LVT)
                                            0.0000   0.0635   1.0000   0.0000   0.0000 &   5.6089 f
  I_BLENDER_1/ctmTdsLR_1_24139/Y (NAND3X0_LVT)       0.0796   1.0000            0.0788 &   5.6877 r
  I_BLENDER_1/n8697 (net)      1   1.0672 
  I_BLENDER_1/U8927/A2 (NAND2X0_LVT)        0.0111   0.0796   1.0000   0.0079   0.0079 &   5.6955 r
  I_BLENDER_1/U8927/Y (NAND2X0_LVT)                  0.0612   1.0000            0.0695 &   5.7650 f
  I_BLENDER_1/n2401 (net)      1   1.4152 
  I_BLENDER_1/R_413/D (SDFFX1_LVT)          0.0000   0.0612   1.0000   0.0000   0.0000 &   5.7650 f
  data arrival time                                                                        5.7650

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              1.2268     6.0268
  clock reconvergence pessimism                                                 0.1085     6.1353
  clock uncertainty                                                            -0.1000     6.0353
  I_BLENDER_1/R_413/CLK (SDFFX1_LVT)                                                       6.0353 r
  library setup time                                          1.0000           -0.2731     5.7622
  data required time                                                                       5.7622
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7622
  data arrival time                                                                       -5.7650
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0028


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__17_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln32796/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1615     3.2115
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__17_/CLK (SDFFNARX1_HVT)
                                                     0.0743                     0.0000     3.2115 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__17_/Q (SDFFNARX1_HVT)
                                                     0.2897   1.0000            1.1860 &   4.3975 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_778 (net)
                               5   4.0482 
  I_SDRAM_TOP/I_SDRAM_IF/U6609/A4 (AO22X1_HVT)
                                            0.0000   0.2897   1.0000   0.0000   0.0000 &   4.3976 f
  I_SDRAM_TOP/I_SDRAM_IF/U6609/Y (AO22X1_HVT)        0.1767   1.0000            0.5159 &   4.9135 f
  I_SDRAM_TOP/I_SDRAM_IF/n3957 (net)
                               1   0.9845 
  I_SDRAM_TOP/I_SDRAM_IF/U6610/A2 (OR2X1_HVT)
                                            0.0000   0.1767   1.0000   0.0000   0.0000 &   4.9135 f
  I_SDRAM_TOP/I_SDRAM_IF/U6610/Y (OR2X1_HVT)         0.1690   1.0000            0.4486 &   5.3621 f
  I_SDRAM_TOP/I_SDRAM_IF/n5272 (net)
                               2   1.5865 
  I_SDRAM_TOP/I_SDRAM_IF/U6614/A2 (AO22X1_RVT)
                                            0.0207   0.1690   1.0000   0.0144   0.0144 &   5.3765 f
  I_SDRAM_TOP/I_SDRAM_IF/U6614/Y (AO22X1_RVT)        0.0918   1.0000            0.3806 &   5.7571 f
  I_SDRAM_TOP/I_SDRAM_IF/N2856 (net)
                               1   1.4225 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__9_/D (SDFFNARX1_HVT)
                                            0.0143   0.0918   1.0000   0.0096   0.0096 &   5.7667 f
  data arrival time                                                                        5.7667

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0647     7.2147
  clock reconvergence pessimism                                                 0.0967     7.3114
  clock uncertainty                                                            -0.1000     7.2114
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__9_/CLK (SDFFNARX1_HVT)                       7.2114 f
  library setup time                                          1.0000           -1.4474     5.7640
  data required time                                                                       5.7640
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7640
  data arrival time                                                                       -5.7667
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0028


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642731844/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1725     3.2225
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__6_/CLK (SDFFNARX1_HVT)
                                                     0.0739                     0.0000     3.2225 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__6_/Q (SDFFNARX1_HVT)
                                                     0.3265   1.0000            1.2098 &   4.4323 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1023] (net)
                               5   5.0872 
  I_SDRAM_TOP/I_SDRAM_IF/U7842/A2 (AO22X1_RVT)
                                            0.0217   0.3265   1.0000   0.0150   0.0151 &   4.4474 f
  I_SDRAM_TOP/I_SDRAM_IF/U7842/Y (AO22X1_RVT)        0.0897   1.0000            0.5029 &   4.9503 f
  I_SDRAM_TOP/I_SDRAM_IF/n4797 (net)
                               1   1.2428 
  I_SDRAM_TOP/I_SDRAM_IF/U7844/A1 (OR2X1_HVT)
                                            0.0079   0.0897   1.0000   0.0055   0.0055 &   4.9558 f
  I_SDRAM_TOP/I_SDRAM_IF/U7844/Y (OR2X1_HVT)         0.1655   1.0000            0.4349 &   5.3907 f
  I_SDRAM_TOP/I_SDRAM_IF/n9249 (net)
                               2   1.4761 
  I_SDRAM_TOP/I_SDRAM_IF/U12044/A2 (AO22X1_RVT)
                                            0.0128   0.1655   1.0000   0.0089   0.0089 &   5.3996 f
  I_SDRAM_TOP/I_SDRAM_IF/U12044/Y (AO22X1_RVT)       0.0852   1.0000            0.3678 &   5.7674 f
  I_SDRAM_TOP/I_SDRAM_IF/N2437 (net)
                               1   0.8896 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__2_/D (SDFFNARX1_HVT)
                                            0.0000   0.0852   1.0000   0.0000   0.0000 &   5.7674 f
  data arrival time                                                                        5.7674

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0736     7.2236
  clock reconvergence pessimism                                                 0.0856     7.3092
  clock uncertainty                                                            -0.1000     7.2092
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__2_/CLK (SDFFNARX1_HVT)                        7.2092 f
  library setup time                                          1.0000           -1.4445     5.7647
  data required time                                                                       5.7647
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7647
  data arrival time                                                                       -5.7674
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0027


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__24_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln32781/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1684     3.2184
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__28_/CLK (SDFFNARX1_HVT)
                                                     0.0800                     0.0000     3.2184 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__28_/Q (SDFFNARX1_HVT)
                                                     0.3159   1.0000            1.2076 &   4.4259 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_233 (net)
                               5   4.7885 
  I_SDRAM_TOP/I_SDRAM_IF/U9665/A2 (AO22X1_RVT)
                                            0.0389   0.3159   1.0000   0.0265   0.0265 &   4.4524 f
  I_SDRAM_TOP/I_SDRAM_IF/U9665/Y (AO22X1_RVT)        0.0872   1.0000            0.4872 &   4.9397 f
  I_SDRAM_TOP/I_SDRAM_IF/n6412 (net)
                               1   0.8759 
  I_SDRAM_TOP/I_SDRAM_IF/U9666/A2 (OR2X1_HVT)
                                            0.0000   0.0872   1.0000   0.0000   0.0000 &   4.9397 f
  I_SDRAM_TOP/I_SDRAM_IF/U9666/Y (OR2X1_HVT)         0.1828   1.0000            0.4121 &   5.3518 f
  I_SDRAM_TOP/I_SDRAM_IF/n6971 (net)
                               2   2.0269 
  I_SDRAM_TOP/I_SDRAM_IF/U10350/A2 (AO22X1_RVT)
                                            0.0106   0.1828   1.0000   0.0074   0.0074 &   5.3592 f
  I_SDRAM_TOP/I_SDRAM_IF/U10350/Y (AO22X1_RVT)       0.0959   1.0000            0.3946 &   5.7538 f
  I_SDRAM_TOP/I_SDRAM_IF/N3821 (net)
                               1   1.5939 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__24_/D (SDFFNARX1_HVT)
                                            0.0000   0.0959   1.0000   0.0000   0.0000 &   5.7538 f
  data arrival time                                                                        5.7538

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0661     7.2161
  clock reconvergence pessimism                                                 0.0846     7.3008
  clock uncertainty                                                            -0.1000     7.2008
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__24_/CLK (SDFFNARX1_HVT)                      7.2008 f
  library setup time                                          1.0000           -1.4495     5.7513
  data required time                                                                       5.7513
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7513
  data arrival time                                                                       -5.7538
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0025


  Startpoint: I_BLENDER_1/s3_op2_reg_28_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_1/R_484
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cto_buf_cln_32895/Y
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.3649     1.3649
  I_BLENDER_1/s3_op2_reg_28_/CLK (SDFFX2_LVT)        0.1061                     0.0000     1.3649 r
  I_BLENDER_1/s3_op2_reg_28_/Q (SDFFX2_LVT)          0.0857   1.0000            0.3897 &   1.7547 f
  I_BLENDER_1/s3_op2[28] (net)
                               6   9.6317 
  I_BLENDER_1/ZBUF_1080_inst_23231/A (NBUFFX8_RVT)
                                            0.0025   0.0858   1.0000   0.0017   0.0025 &   1.7571 f
  I_BLENDER_1/ZBUF_1080_inst_23231/Y (NBUFFX8_RVT)   0.0783   1.0000            0.1725 &   1.9296 f
  I_BLENDER_1/ZBUF_1080_66 (net)
                              13  13.5532 
  I_BLENDER_1/U5871/A1 (AND2X1_RVT)         0.0000   0.0783   1.0000   0.0000   0.0005 &   1.9301 f
  I_BLENDER_1/U5871/Y (AND2X1_RVT)                   0.0835   1.0000            0.1862 &   2.1163 f
  I_BLENDER_1/n5705 (net)      2   1.8697 
  I_BLENDER_1/U5872/A2 (NAND2X0_RVT)        0.0047   0.0835   1.0000   0.0033   0.0033 &   2.1196 f
  I_BLENDER_1/U5872/Y (NAND2X0_RVT)                  0.1989   1.0000            0.1732 &   2.2928 r
  I_BLENDER_1/n5758 (net)      2   1.5082 
  I_BLENDER_1/U5873/A3 (OA21X1_RVT)         0.0193   0.1989   1.0000   0.0134   0.0134 &   2.3062 r
  I_BLENDER_1/U5873/Y (OA21X1_RVT)                   0.1033   1.0000            0.2559 &   2.5621 r
  I_BLENDER_1/n5761 (net)      2   1.7912 
  I_BLENDER_1/U5922/A1 (AO21X1_HVT)         0.0000   0.1033   1.0000   0.0000   0.0000 &   2.5622 r
  I_BLENDER_1/U5922/Y (AO21X1_HVT)                   0.3057   1.0000            0.5787 &   3.1409 r
  I_BLENDER_1/n5796 (net)      3   3.6529 
  I_BLENDER_1/U5925/A1 (XOR3X1_RVT)         0.0346   0.3057   1.0000   0.0240   0.0241 &   3.1649 r
  I_BLENDER_1/U5925/Y (XOR3X1_RVT)                   0.1382   1.0000            0.7535 &   3.9185 f
  I_BLENDER_1/n5821 (net)      1   2.4617 
  I_BLENDER_1/U5966/A (FADDX1_LVT)          0.0120   0.1382   1.0000   0.0083   0.0083 &   3.9268 f
  I_BLENDER_1/U5966/S (FADDX1_LVT)                   0.0719   1.0000            0.3227 &   4.2494 r
  I_BLENDER_1/n5793 (net)      1   2.4143 
  I_BLENDER_1/U5943/B (FADDX1_LVT)          0.0000   0.0719   1.0000   0.0000   0.0000 &   4.2494 r
  I_BLENDER_1/U5943/S (FADDX1_LVT)                   0.0802   1.0000            0.2310 &   4.4805 f
  I_BLENDER_1/n5824 (net)      3   2.8784 
  I_BLENDER_1/U1070/A1 (OR2X1_HVT)          0.0000   0.0802   1.0000   0.0000   0.0000 &   4.4805 f
  I_BLENDER_1/U1070/Y (OR2X1_HVT)                    0.1438   1.0000            0.4046 &   4.8851 f
  I_BLENDER_1/n9715 (net)      1   0.7680 
  I_BLENDER_1/U8990/A4 (AO22X1_LVT)         0.0119   0.1438   1.0000   0.0082   0.0082 &   4.8933 f
  I_BLENDER_1/U8990/Y (AO22X1_LVT)                   0.0492   1.0000            0.1563 &   5.0496 f
  I_BLENDER_1/n5872 (net)      2   1.7423 
  I_BLENDER_1/U7728/A3 (AO22X1_LVT)         0.0000   0.0492   1.0000   0.0000   0.0000 &   5.0497 f
  I_BLENDER_1/U7728/Y (AO22X1_LVT)                   0.0498   1.0000            0.1025 &   5.1521 f
  I_BLENDER_1/n5938 (net)      2   2.2338 
  I_BLENDER_1/U7670/A3 (AO22X1_LVT)         0.0000   0.0498   1.0000   0.0000   0.0000 &   5.1521 f
  I_BLENDER_1/U7670/Y (AO22X1_LVT)                   0.0501   1.0000            0.1000 &   5.2521 f
  I_BLENDER_1/n5967 (net)      1   1.8689 
  I_BLENDER_1/U6069/CI (FADDX1_LVT)         0.0000   0.0501   1.0000   0.0000   0.0000 &   5.2522 f
  I_BLENDER_1/U6069/CO (FADDX1_LVT)                  0.0694   1.0000            0.1541 &   5.4062 f
  I_BLENDER_1/n5987 (net)      2   2.4085 
  I_BLENDER_1/U3805/A3 (AO22X1_LVT)         0.0000   0.0694   1.0000   0.0000   0.0000 &   5.4062 f
  I_BLENDER_1/U3805/Y (AO22X1_LVT)                   0.0578   1.0000            0.1175 &   5.5238 f
  I_BLENDER_1/n779 (net)       2   2.7986 
  I_BLENDER_1/U3792/A3 (AO22X1_LVT)         0.0000   0.0578   1.0000   0.0000   0.0000 &   5.5238 f
  I_BLENDER_1/U3792/Y (AO22X1_LVT)                   0.0598   1.0000            0.1081 &   5.6319 f
  I_BLENDER_1/n6018 (net)      2   2.3659 
  I_BLENDER_1/U920/A3 (XNOR3X1_LVT)         0.0000   0.0598   1.0000   0.0000   0.0000 &   5.6319 f
  I_BLENDER_1/U920/Y (XNOR3X1_LVT)                   0.1205   1.0000            0.1109 &   5.7428 f
  I_BLENDER_1/n8067 (net)      1   0.7863 
  I_BLENDER_1/R_484/D (SDFFX1_LVT)          0.0082   0.1205   1.0000   0.0057   0.0057 &   5.7485 f
  data arrival time                                                                        5.7485

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              1.2340     6.0340
  clock reconvergence pessimism                                                 0.1085     6.1426
  clock uncertainty                                                            -0.1000     6.0426
  I_BLENDER_1/R_484/CLK (SDFFX1_LVT)                                                       6.0426 r
  library setup time                                          1.0000           -0.2966     5.7460
  data required time                                                                       5.7460
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7460
  data arrival time                                                                       -5.7485
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0025


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__20_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__16_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_639931816/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1645     3.2145
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__20_/CLK (SDFFNARX1_HVT)
                                                     0.0597                     0.0000     3.2145 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__20_/Q (SDFFNARX1_HVT)
                                                     0.3620   1.0000            1.2223 &   4.4368 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_724 (net)
                               5   6.0860 
  I_SDRAM_TOP/I_SDRAM_IF/U9257/A3 (OA22X1_RVT)
                                            0.0508   0.3620   1.0000   0.0358   0.0359 &   4.4727 f
  I_SDRAM_TOP/I_SDRAM_IF/U9257/Y (OA22X1_RVT)        0.1159   1.0000            0.5237 &   4.9964 f
  I_SDRAM_TOP/I_SDRAM_IF/n6052 (net)
                               1   0.9278 
  I_SDRAM_TOP/I_SDRAM_IF/U9259/A1 (AND2X1_HVT)
                                            0.0092   0.1159   1.0000   0.0064   0.0064 &   5.0028 f
  I_SDRAM_TOP/I_SDRAM_IF/U9259/Y (AND2X1_HVT)        0.1907   1.0000            0.3544 &   5.3572 f
  I_SDRAM_TOP/I_SDRAM_IF/n6193 (net)
                               2   2.0572 
  I_SDRAM_TOP/I_SDRAM_IF/U9374/A2 (AO22X1_RVT)
                                            0.0257   0.1907   1.0000   0.0176   0.0176 &   5.3747 f
  I_SDRAM_TOP/I_SDRAM_IF/U9374/Y (AO22X1_RVT)        0.0863   1.0000            0.3897 &   5.7645 f
  I_SDRAM_TOP/I_SDRAM_IF/N2958 (net)
                               1   0.9726 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__16_/D (SDFFNARX1_HVT)
                                            0.0000   0.0863   1.0000   0.0000   0.0000 &   5.7645 f
  data arrival time                                                                        5.7645

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0663     7.2163
  clock reconvergence pessimism                                                 0.0980     7.3143
  clock uncertainty                                                            -0.1000     7.2143
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__16_/CLK (SDFFNARX1_HVT)                      7.2143 f
  library setup time                                          1.0000           -1.4523     5.7620
  data required time                                                                       5.7620
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7620
  data arrival time                                                                       -5.7645
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0024


  Startpoint: I_BLENDER_1/R_142
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_1/R_292
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cto_buf_cln_32895/Y
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.3701     1.3701
  I_BLENDER_1/R_142/CLK (SDFFARX2_LVT)               0.1055                     0.0000     1.3701 r
  I_BLENDER_1/R_142/Q (SDFFARX2_LVT)                 0.1372   1.0000            0.5176 &   1.8877 r
  I_BLENDER_1/s2_op1[17] (net)
                              11  10.9029 
  I_BLENDER_1/U2242/A1 (OR2X1_HVT)          0.0000   0.1372   1.0000   0.0000   0.0009 &   1.8886 r
  I_BLENDER_1/U2242/Y (OR2X1_HVT)                    0.1778   1.0000            0.3478 &   2.2364 r
  I_BLENDER_1/n2395 (net)      2   1.7830 
  I_BLENDER_1/ctmTdsLR_1_24493/A2 (NAND3X0_LVT)
                                            0.0418   0.1778   1.0000   0.0294   0.0294 &   2.2658 r
  I_BLENDER_1/ctmTdsLR_1_24493/Y (NAND3X0_LVT)       0.1025   1.0000            0.1066 &   2.3724 f
  I_BLENDER_1/n2370 (net)      1   1.2346 
  I_BLENDER_1/ctmTdsLR_1_54260/A1 (OA21X1_LVT)
                                            0.0181   0.1025   1.0000   0.0130   0.0130 &   2.3854 f
  I_BLENDER_1/ctmTdsLR_1_54260/Y (OA21X1_LVT)        0.0457   1.0000            0.1727 &   2.5581 f
  I_BLENDER_1/n8193 (net)      1   0.8554 
  I_BLENDER_1/ctmTdsLR_1_25116/A1 (AND2X2_LVT)
                                            0.0024   0.0457   1.0000   0.0017   0.0017 &   2.5597 f
  I_BLENDER_1/ctmTdsLR_1_25116/Y (AND2X2_LVT)        0.0629   1.0000            0.1198 &   2.6795 f
  I_BLENDER_1/n5942 (net)      6   5.5923 
  I_BLENDER_1/U4031/A2 (OR2X1_LVT)          0.0000   0.0629   1.0000   0.0000   0.0002 &   2.6797 f
  I_BLENDER_1/U4031/Y (OR2X1_LVT)                    0.0398   1.0000            0.1029 &   2.7825 f
  I_BLENDER_1/n9350 (net)      1   1.8042 
  I_BLENDER_1/U4024/A1 (XNOR2X2_LVT)        0.0000   0.0398   1.0000   0.0000   0.0000 &   2.7825 f
  I_BLENDER_1/U4024/Y (XNOR2X2_LVT)                  0.0568   1.0000            0.1362 &   2.9187 f
  I_BLENDER_1/n2450 (net)      3   2.6071 
  I_BLENDER_1/ctmTdsLR_1_24878/A (INVX1_LVT)
                                            0.0000   0.0568   1.0000   0.0000   0.0000 &   2.9187 f
  I_BLENDER_1/ctmTdsLR_1_24878/Y (INVX1_LVT)         0.0380   1.0000            0.0530 &   2.9717 r
  I_BLENDER_1/n2416 (net)      1   0.9391 
  I_BLENDER_1/ctmTdsLR_1_24381/A3 (AO22X1_LVT)
                                            0.0000   0.0380   1.0000   0.0000   0.0000 &   2.9717 r
  I_BLENDER_1/ctmTdsLR_1_24381/Y (AO22X1_LVT)        0.0711   1.0000            0.1033 &   3.0750 r
  I_BLENDER_1/n2460 (net)      3   2.7322 
  I_BLENDER_1/U2258/A1 (NAND4X0_LVT)        0.0060   0.0711   1.0000   0.0041   0.0042 &   3.0792 r
  I_BLENDER_1/U2258/Y (NAND4X0_LVT)                  0.0947   1.0000            0.0657 &   3.1448 f
  I_BLENDER_1/n752 (net)       1   0.7266 
  I_BLENDER_1/U395/A1 (NAND2X4_LVT)         0.0129   0.0947   1.0000   0.0091   0.0091 &   3.1539 f
  I_BLENDER_1/U395/Y (NAND2X4_LVT)                   0.0550   1.0000            0.1768 &   3.3307 r
  I_BLENDER_1/n2531 (net)      7   8.3067 
  I_BLENDER_1/U2333/A1 (OR2X1_LVT)          0.0000   0.0551   1.0000   0.0000   0.0005 &   3.3313 r
  I_BLENDER_1/U2333/Y (OR2X1_LVT)                    0.0627   1.0000            0.0983 &   3.4296 r
  I_BLENDER_1/n2453 (net)      3   2.7895 
  I_BLENDER_1/U5215/A1 (XOR2X1_LVT)         0.0000   0.0627   1.0000   0.0000   0.0000 &   3.4296 r
  I_BLENDER_1/U5215/Y (XOR2X1_LVT)                   0.0801   1.0000            0.2083 &   3.6378 f
  I_BLENDER_1/n2500 (net)      2   2.4736 
  I_BLENDER_1/U1254/A1 (AO22X1_LVT)         0.0000   0.0801   1.0000   0.0000   0.0000 &   3.6379 f
  I_BLENDER_1/U1254/Y (AO22X1_LVT)                   0.0663   1.0000            0.1755 &   3.8134 f
  I_BLENDER_1/n2534 (net)      4   3.5770 
  I_BLENDER_1/U3941/A3 (OAI22X2_LVT)        0.0000   0.0663   1.0000   0.0000   0.0000 &   3.8134 f
  I_BLENDER_1/U3941/Y (OAI22X2_LVT)                  0.0604   1.0000            0.1915 &   4.0050 r
  I_BLENDER_1/n2535 (net)      6   5.2435 
  I_BLENDER_1/ctmTdsLR_2_25079/A1 (NAND2X0_LVT)
                                            0.0000   0.0604   1.0000   0.0000   0.0002 &   4.0051 r
  I_BLENDER_1/ctmTdsLR_2_25079/Y (NAND2X0_LVT)       0.0678   1.0000            0.0478 &   4.0529 f
  I_BLENDER_1/popt_net_20806 (net)
                               1   0.8483 
  I_BLENDER_1/ctmTdsLR_1_25078/A2 (AND3X1_LVT)
                                            0.0099   0.0678   1.0000   0.0070   0.0070 &   4.0599 f
  I_BLENDER_1/ctmTdsLR_1_25078/Y (AND3X1_LVT)        0.0632   1.0000            0.1424 &   4.2024 f
  I_BLENDER_1/n2512 (net)      3   2.5100 
  I_BLENDER_1/U2401/A1 (NAND2X0_LVT)        0.0000   0.0632   1.0000   0.0000   0.0000 &   4.2024 f
  I_BLENDER_1/U2401/Y (NAND2X0_LVT)                  0.0914   1.0000            0.0891 &   4.2915 r
  I_BLENDER_1/n2519 (net)      1   1.0033 
  I_BLENDER_1/ctmTdsLR_1_24742/A3 (AO22X1_LVT)
                                            0.0000   0.0914   1.0000   0.0000   0.0000 &   4.2915 r
  I_BLENDER_1/ctmTdsLR_1_24742/Y (AO22X1_LVT)        0.0680   1.0000            0.1185 &   4.4100 r
  I_BLENDER_1/n2554 (net)      3   2.4444 
  I_BLENDER_1/U2880/A1 (AO21X1_LVT)         0.0000   0.0680   1.0000   0.0000   0.0000 &   4.4100 r
  I_BLENDER_1/U2880/Y (AO21X1_LVT)                   0.0622   1.0000            0.1152 &   4.5253 r
  I_BLENDER_1/n2524 (net)      2   1.8749 
  I_BLENDER_1/U2875/A2 (NAND2X0_LVT)        0.0104   0.0622   1.0000   0.0075   0.0075 &   4.5327 r
  I_BLENDER_1/U2875/Y (NAND2X0_LVT)                  0.0833   1.0000            0.0815 &   4.6142 f
  I_BLENDER_1/n9337 (net)      2   2.4655 
  I_BLENDER_1/U3942/A1 (AO21X1_LVT)         0.0000   0.0833   1.0000   0.0000   0.0000 &   4.6142 f
  I_BLENDER_1/U3942/Y (AO21X1_LVT)                   0.0419   1.0000            0.1498 &   4.7640 f
  I_BLENDER_1/n2607 (net)      1   0.7837 
  I_BLENDER_1/U2507/A2 (MUX21X1_LVT)        0.0000   0.0419   1.0000   0.0000   0.0000 &   4.7640 f
  I_BLENDER_1/U2507/Y (MUX21X1_LVT)                  0.0831   1.0000            0.1441 &   4.9081 f
  I_BLENDER_1/n2612 (net)      1   0.9196 
  I_BLENDER_1/U2509/A1 (OA22X1_LVT)         0.0000   0.0831   1.0000   0.0000   0.0000 &   4.9081 f
  I_BLENDER_1/U2509/Y (OA22X1_LVT)                   0.0832   1.0000            0.2187 &   5.1268 f
  I_BLENDER_1/n8211 (net)      5   5.1547 
  I_BLENDER_1/U5038/A1 (NAND2X0_RVT)        0.0023   0.0832   1.0000   0.0016   0.0017 &   5.1285 f
  I_BLENDER_1/U5038/Y (NAND2X0_RVT)                  0.1861   1.0000            0.1596 &   5.2881 r
  I_BLENDER_1/n4931 (net)      1   1.3532 
  I_BLENDER_1/U5040/A1 (NAND2X0_LVT)        0.0744   0.1861   1.0000   0.0533   0.0534 &   5.3414 r
  I_BLENDER_1/U5040/Y (NAND2X0_LVT)                  0.1090   1.0000            0.0770 &   5.4184 f
  I_BLENDER_1/n4933 (net)      1   1.4615 
  I_BLENDER_1/U5042/A2 (AO21X1_LVT)         0.0105   0.1090   1.0000   0.0074   0.0074 &   5.4258 f
  I_BLENDER_1/U5042/Y (AO21X1_LVT)                   0.0425   1.0000            0.1758 &   5.6016 f
  I_BLENDER_1/n4938 (net)      1   0.8360 
  I_BLENDER_1/U5047/A1 (AND2X1_LVT)         0.0000   0.0425   1.0000   0.0000   0.0000 &   5.6016 f
  I_BLENDER_1/U5047/Y (AND2X1_LVT)                   0.0407   1.0000            0.0890 &   5.6906 f
  I_BLENDER_1/n2342 (net)      1   1.7238 
  I_BLENDER_1/R_292/D (SDFFX2_LVT)          0.0000   0.0407   1.0000   0.0000   0.0000 &   5.6906 f
  data arrival time                                                                        5.6906

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              1.2253     6.0253
  clock reconvergence pessimism                                                 0.1085     6.1339
  clock uncertainty                                                            -0.1000     6.0339
  I_BLENDER_1/R_292/CLK (SDFFX2_LVT)                                                       6.0339 r
  library setup time                                          1.0000           -0.3456     5.6883
  data required time                                                                       5.6883
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6883
  data arrival time                                                                       -5.6906
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0024


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__1_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642731844/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1728     3.2228
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__1_/CLK (SDFFNARX1_HVT)
                                                     0.0766                     0.0000     3.2228 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__1_/Q (SDFFNARX1_HVT)
                                                     0.3370   1.0000            1.2187 &   4.4415 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_237 (net)
                               5   5.3824 
  I_SDRAM_TOP/I_SDRAM_IF/U7128/A2 (AO22X1_RVT)
                                            0.0279   0.3370   1.0000   0.0193   0.0193 &   4.4609 f
  I_SDRAM_TOP/I_SDRAM_IF/U7128/Y (AO22X1_RVT)        0.0897   1.0000            0.5100 &   4.9709 f
  I_SDRAM_TOP/I_SDRAM_IF/n4277 (net)
                               1   1.1747 
  I_SDRAM_TOP/I_SDRAM_IF/U7129/A2 (OR2X1_HVT)
                                            0.0114   0.0897   1.0000   0.0079   0.0079 &   4.9788 f
  I_SDRAM_TOP/I_SDRAM_IF/U7129/Y (OR2X1_HVT)         0.1654   1.0000            0.3974 &   5.3762 f
  I_SDRAM_TOP/I_SDRAM_IF/n6021 (net)
                               2   1.4708 
  I_SDRAM_TOP/I_SDRAM_IF/U7133/A2 (AO22X1_RVT)
                                            0.0084   0.1654   1.0000   0.0058   0.0058 &   5.3821 f
  I_SDRAM_TOP/I_SDRAM_IF/U7133/Y (AO22X1_RVT)        0.0915   1.0000            0.3773 &   5.7594 f
  I_SDRAM_TOP/I_SDRAM_IF/N3794 (net)
                               1   1.3991 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__29_/D (SDFFNARX1_HVT)
                                            0.0196   0.0915   1.0000   0.0141   0.0141 &   5.7734 f
  data arrival time                                                                        5.7734

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0788     7.2288
  clock reconvergence pessimism                                                 0.0856     7.3144
  clock uncertainty                                                            -0.1000     7.2144
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__29_/CLK (SDFFNARX1_HVT)                      7.2144 f
  library setup time                                          1.0000           -1.4432     5.7712
  data required time                                                                       5.7712
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7712
  data arrival time                                                                       -5.7734
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0023


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__14_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642731844/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1793     3.2293
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__14_/CLK (SDFFNARX1_HVT)
                                                     0.0787                     0.0000     3.2293 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__14_/QN (SDFFNARX1_HVT)
                                                     0.3716   1.0000            0.7578 &   3.9872 r
  I_SDRAM_TOP/I_SDRAM_IF/n2109 (net)
                               2   2.2437 
  I_SDRAM_TOP/I_SDRAM_IF/U4420/A (INVX1_HVT)
                                            0.0652   0.3716   1.0000   0.0453   0.0453 &   4.0325 r
  I_SDRAM_TOP/I_SDRAM_IF/U4420/Y (INVX1_HVT)         0.2572   1.0000            0.3668 &   4.3993 f
  I_SDRAM_TOP/I_SDRAM_IF/n2069 (net)
                               4   3.7654 
  I_SDRAM_TOP/I_SDRAM_IF/U9504/A4 (AO22X1_HVT)
                                            0.0000   0.2572   1.0000   0.0000   0.0000 &   4.3993 f
  I_SDRAM_TOP/I_SDRAM_IF/U9504/Y (AO22X1_HVT)        0.1828   1.0000            0.4997 &   4.8991 f
  I_SDRAM_TOP/I_SDRAM_IF/n6309 (net)
                               1   1.1851 
  I_SDRAM_TOP/I_SDRAM_IF/U9505/A2 (OR2X1_HVT)
                                            0.0358   0.1828   1.0000   0.0252   0.0252 &   4.9243 f
  I_SDRAM_TOP/I_SDRAM_IF/U9505/Y (OR2X1_HVT)         0.1664   1.0000            0.4496 &   5.3738 f
  I_SDRAM_TOP/I_SDRAM_IF/n6481 (net)
                               2   1.5008 
  I_SDRAM_TOP/I_SDRAM_IF/U9730/A2 (AO22X1_RVT)
                                            0.0221   0.1664   1.0000   0.0155   0.0155 &   5.3894 f
  I_SDRAM_TOP/I_SDRAM_IF/U9730/Y (AO22X1_RVT)        0.0881   1.0000            0.3730 &   5.7624 f
  I_SDRAM_TOP/I_SDRAM_IF/N3799 (net)
                               1   1.1128 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__2_/D (SDFFNARX1_HVT)
                                            0.0039   0.0881   1.0000   0.0027   0.0027 &   5.7651 f
  data arrival time                                                                        5.7651

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0733     7.2233
  clock reconvergence pessimism                                                 0.0856     7.3089
  clock uncertainty                                                            -0.1000     7.2089
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__2_/CLK (SDFFNARX1_HVT)                       7.2089 f
  library setup time                                          1.0000           -1.4460     5.7628
  data required time                                                                       5.7628
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7628
  data arrival time                                                                       -5.7651
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0023


  Startpoint: I_BLENDER_0/R_539
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/R_391
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: cto_buf_drc_32758/Y
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.3572     1.3572
  I_BLENDER_0/R_539/CLK (SDFFX2_LVT)                 0.0760                     0.0000     1.3572 r
  I_BLENDER_0/R_539/Q (SDFFX2_LVT)                   0.0661   1.0000            0.3777 &   1.7349 r
  I_BLENDER_0/n2191 (net)      2   2.3130 
  I_BLENDER_0/U1735/A1 (AND2X1_LVT)         0.0000   0.0661   1.0000   0.0000   0.0000 &   1.7349 r
  I_BLENDER_0/U1735/Y (AND2X1_LVT)                   0.0555   1.0000            0.0916 &   1.8265 r
  I_BLENDER_0/n2266 (net)      2   2.1410 
  I_BLENDER_0/U2343/A1 (NAND2X0_LVT)        0.0017   0.0555   1.0000   0.0012   0.0012 &   1.8277 r
  I_BLENDER_0/U2343/Y (NAND2X0_LVT)                  0.0569   1.0000            0.0423 &   1.8700 f
  I_BLENDER_0/n2248 (net)      1   0.6417 
  I_BLENDER_0/ctmTdsLR_2_24749/A2 (NAND2X0_LVT)
                                            0.0000   0.0569   1.0000   0.0000   0.0000 &   1.8700 f
  I_BLENDER_0/ctmTdsLR_2_24749/Y (NAND2X0_LVT)       0.0818   1.0000            0.0894 &   1.9594 r
  I_BLENDER_0/popt_net_20644 (net)
                               1   0.9976 
  I_BLENDER_0/ctmTdsLR_1_24748/A1 (AO22X1_LVT)
                                            0.0291   0.0818   1.0000   0.0204   0.0204 &   1.9799 r
  I_BLENDER_0/ctmTdsLR_1_24748/Y (AO22X1_LVT)        0.0748   1.0000            0.1363 &   2.1161 r
  I_BLENDER_0/n8973 (net)      3   2.9662 
  I_BLENDER_0/U1647/A2 (OR2X2_LVT)          0.0026   0.0748   1.0000   0.0018   0.0018 &   2.1180 r
  I_BLENDER_0/U1647/Y (OR2X2_LVT)                    0.0446   1.0000            0.0947 &   2.2127 r
  I_BLENDER_0/n8642 (net)      3   2.6847 
  I_BLENDER_0/ctmTdsLR_1_24500/A1 (NAND3X0_LVT)
                                            0.0000   0.0446   1.0000   0.0000   0.0000 &   2.2127 r
  I_BLENDER_0/ctmTdsLR_1_24500/Y (NAND3X0_LVT)       0.0635   1.0000            0.0565 &   2.2692 f
  I_BLENDER_0/n8545 (net)      1   0.9052 
  I_BLENDER_0/U1653/A1 (NAND4X0_LVT)        0.0050   0.0635   1.0000   0.0035   0.0035 &   2.2726 f
  I_BLENDER_0/U1653/Y (NAND4X0_LVT)                  0.0854   1.0000            0.0805 &   2.3532 r
  I_BLENDER_0/n8547 (net)      1   0.8013 
  I_BLENDER_0/ctmTdsLR_1_24242/A1 (NAND2X0_LVT)
                                            0.0103   0.0854   1.0000   0.0071   0.0071 &   2.3603 r
  I_BLENDER_0/ctmTdsLR_1_24242/Y (NAND2X0_LVT)       0.0702   1.0000            0.0630 &   2.4233 f
  I_BLENDER_0/n9297 (net)      2   1.3911 
  I_BLENDER_0/U2296/A1 (AO21X1_LVT)         0.0032   0.0702   1.0000   0.0022   0.0022 &   2.4255 f
  I_BLENDER_0/U2296/Y (AO21X1_LVT)                   0.0557   1.0000            0.1587 &   2.5842 f
  I_BLENDER_0/n1004 (net)      4   2.8321 
  I_BLENDER_0/U2421/A1 (NAND2X0_LVT)        0.0000   0.0557   1.0000   0.0000   0.0000 &   2.5842 f
  I_BLENDER_0/U2421/Y (NAND2X0_LVT)                  0.0835   1.0000            0.0784 &   2.6626 r
  I_BLENDER_0/n2302 (net)      1   0.7721 
  I_BLENDER_0/U2279/A3 (AO22X1_LVT)         0.0046   0.0835   1.0000   0.0032   0.0032 &   2.6657 r
  I_BLENDER_0/U2279/Y (AO22X1_LVT)                   0.0677   1.0000            0.1171 &   2.7828 r
  I_BLENDER_0/n2360 (net)      3   2.5431 
  I_BLENDER_0/U2424/A3 (AO22X1_LVT)         0.0000   0.0677   1.0000   0.0000   0.0000 &   2.7828 r
  I_BLENDER_0/U2424/Y (AO22X1_LVT)                   0.0759   1.0000            0.1175 &   2.9003 r
  I_BLENDER_0/n2371 (net)      3   3.0820 
  I_BLENDER_0/U319/A (INVX1_LVT)            0.0000   0.0759   1.0000   0.0000   0.0000 &   2.9003 r
  I_BLENDER_0/U319/Y (INVX1_LVT)                     0.0419   1.0000            0.0342 &   2.9345 f
  I_BLENDER_0/n2366 (net)      1   1.1682 
  I_BLENDER_0/U2488/A2 (OA21X1_LVT)         0.0057   0.0419   1.0000   0.0039   0.0039 &   2.9384 f
  I_BLENDER_0/U2488/Y (OA21X1_LVT)                   0.0528   1.0000            0.1262 &   3.0646 f
  I_BLENDER_0/n2367 (net)      1   1.9804 
  I_BLENDER_0/U343/A1 (XNOR2X2_LVT)         0.0000   0.0528   1.0000   0.0000   0.0000 &   3.0646 f
  I_BLENDER_0/U343/Y (XNOR2X2_LVT)                   0.0484   1.0000            0.1250 &   3.1896 f
  I_BLENDER_0/n8950 (net)      1   0.7279 
  I_BLENDER_0/U6918/A1 (NAND2X0_LVT)        0.0000   0.0484   1.0000   0.0000   0.0000 &   3.1896 f
  I_BLENDER_0/U6918/Y (NAND2X0_LVT)                  0.1081   1.0000            0.0939 &   3.2835 r
  I_BLENDER_0/n1658 (net)      1   1.5621 
  I_BLENDER_0/U6914/A1 (XOR2X2_LVT)         0.0041   0.1081   1.0000   0.0029   0.0029 &   3.2864 r
  I_BLENDER_0/U6914/Y (XOR2X2_LVT)                   0.0640   1.0000            0.1775 &   3.4638 f
  I_BLENDER_0/n2464 (net)      3   2.1619 
  I_BLENDER_0/U1335/A2 (OR2X1_LVT)          0.0000   0.0640   1.0000   0.0000   0.0000 &   3.4638 f
  I_BLENDER_0/U1335/Y (OR2X1_LVT)                    0.0534   1.0000            0.1104 &   3.5742 f
  I_BLENDER_0/n7871 (net)      4   2.8217 
  I_BLENDER_0/U132/A4 (NAND4X0_LVT)         0.0000   0.0534   1.0000   0.0000   0.0000 &   3.5742 f
  I_BLENDER_0/U132/Y (NAND4X0_LVT)                   0.0825   1.0000            0.0871 &   3.6613 r
  I_BLENDER_0/n8761 (net)      1   0.7052 
  I_BLENDER_0/U2740/A3 (NAND4X0_LVT)        0.0000   0.0825   1.0000   0.0000   0.0000 &   3.6613 r
  I_BLENDER_0/U2740/Y (NAND4X0_LVT)                  0.0763   1.0000            0.0899 &   3.7512 f
  I_BLENDER_0/n1303 (net)      1   0.7031 
  I_BLENDER_0/U2302/A1 (NAND2X4_LVT)        0.0048   0.0763   1.0000   0.0033   0.0033 &   3.7546 f
  I_BLENDER_0/U2302/Y (NAND2X4_LVT)                  0.0409   1.0000            0.1539 &   3.9085 r
  I_BLENDER_0/n8082 (net)      4   3.8327 
  I_BLENDER_0/U2640/A1 (NAND2X2_HVT)        0.0026   0.0409   1.0000   0.0018   0.0018 &   3.9103 r
  I_BLENDER_0/U2640/Y (NAND2X2_HVT)                  0.1697   1.0000            0.5255 &   4.4357 f
  I_BLENDER_0/n2538 (net)      1   3.1164 
  I_BLENDER_0/U2643/A2 (XOR3X2_LVT)         0.0194   0.1697   1.0000   0.0134   0.0135 &   4.4493 f
  I_BLENDER_0/U2643/Y (XOR3X2_LVT)                   0.0723   1.0000            0.3104 &   4.7597 r
  I_BLENDER_0/n2551 (net)      3   3.5374 
  I_BLENDER_0/U2282/A1 (NAND2X2_LVT)        0.0000   0.0723   1.0000   0.0000   0.0000 &   4.7597 r
  I_BLENDER_0/U2282/Y (NAND2X2_LVT)                  0.0335   1.0000            0.1137 &   4.8733 f
  I_BLENDER_0/n2553 (net)      3   2.1462 
  I_BLENDER_0/U2281/A4 (AO22X1_LVT)         0.0000   0.0335   1.0000   0.0000   0.0000 &   4.8734 f
  I_BLENDER_0/U2281/Y (AO22X1_LVT)                   0.0436   1.0000            0.0919 &   4.9653 f
  I_BLENDER_0/n1092 (net)      1   1.2957 
  I_BLENDER_0/ctmTdsLR_2_24475/A2 (OA21X1_LVT)
                                            0.0072   0.0436   1.0000   0.0048   0.0049 &   4.9701 f
  I_BLENDER_0/ctmTdsLR_2_24475/Y (OA21X1_LVT)        0.0453   1.0000            0.1150 &   5.0851 f
  I_BLENDER_0/popt_net_20505 (net)
                               1   0.8662 
  I_BLENDER_0/ctmTdsLR_1_24474/A2 (OR2X2_LVT)
                                            0.0000   0.0453   1.0000   0.0000   0.0000 &   5.0851 f
  I_BLENDER_0/ctmTdsLR_1_24474/Y (OR2X2_LVT)         0.0434   1.0000            0.1018 &   5.1869 f
  I_BLENDER_0/n8965 (net)      3   2.3065 
  I_BLENDER_0/ctmTdsLR_2_24264/A1 (NAND3X0_LVT)
                                            0.0000   0.0434   1.0000   0.0000   0.0000 &   5.1869 f
  I_BLENDER_0/ctmTdsLR_2_24264/Y (NAND3X0_LVT)       0.0712   1.0000            0.0646 &   5.2516 r
  I_BLENDER_0/popt_net_20393 (net)
                               1   1.0083 
  I_BLENDER_0/ctmTdsLR_2_24308/A1 (NAND3X0_LVT)
                                            0.0112   0.0712   1.0000   0.0080   0.0080 &   5.2596 r
  I_BLENDER_0/ctmTdsLR_2_24308/Y (NAND3X0_LVT)       0.0673   1.0000            0.0599 &   5.3195 f
  I_BLENDER_0/popt_net_20413 (net)
                               1   0.7643 
  I_BLENDER_0/ctmTdsLR_1_24307/A1 (AND2X2_LVT)
                                            0.0000   0.0673   1.0000   0.0000   0.0000 &   5.3195 f
  I_BLENDER_0/ctmTdsLR_1_24307/Y (AND2X2_LVT)        0.0732   1.0000            0.1444 &   5.4639 f
  I_BLENDER_0/n6234 (net)     11   8.5475 
  I_BLENDER_0/U1617/A3 (OR3X1_LVT)          0.0000   0.0732   1.0000   0.0000   0.0004 &   5.4643 f
  I_BLENDER_0/U1617/Y (OR3X1_LVT)                    0.0486   1.0000            0.1246 &   5.5889 f
  I_BLENDER_0/n8472 (net)      1   1.2480 
  I_BLENDER_0/U2754/A1 (NAND4X0_LVT)        0.0021   0.0486   1.0000   0.0015   0.0015 &   5.5904 f
  I_BLENDER_0/U2754/Y (NAND4X0_LVT)                  0.0893   1.0000            0.0733 &   5.6637 r
  I_BLENDER_0/n1304 (net)      1   0.9354 
  I_BLENDER_0/U2753/A4 (OAI22X1_LVT)        0.0093   0.0893   1.0000   0.0064   0.0064 &   5.6701 r
  I_BLENDER_0/U2753/Y (OAI22X1_LVT)                  0.0354   1.0000            0.1200 &   5.7901 f
  I_BLENDER_0/n2459 (net)      1   1.5583 
  I_BLENDER_0/R_391/D (SDFFX1_LVT)          0.0014   0.0354   1.0000   0.0010   0.0010 &   5.7912 f
  data arrival time                                                                        5.7912

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              1.2291     6.0291
  clock reconvergence pessimism                                                 0.1217     6.1508
  clock uncertainty                                                            -0.1000     6.0508
  I_BLENDER_0/R_391/CLK (SDFFX1_LVT)                                                       6.0508 r
  library setup time                                          1.0000           -0.2618     5.7890
  data required time                                                                       5.7890
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7890
  data arrival time                                                                       -5.7912
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0022


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln32792/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1670     3.2170
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__31_/CLK (SDFFNARX1_HVT)
                                                     0.0626                     0.0000     3.2170 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__31_/Q (SDFFNARX1_HVT)
                                                     0.2997   1.0000            1.1836 &   4.4006 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_956 (net)
                               5   4.3278 
  I_SDRAM_TOP/I_SDRAM_IF/U9398/A2 (AO22X1_RVT)
                                            0.0191   0.2997   1.0000   0.0133   0.0133 &   4.4139 f
  I_SDRAM_TOP/I_SDRAM_IF/U9398/Y (AO22X1_RVT)        0.0901   1.0000            0.4820 &   4.8959 f
  I_SDRAM_TOP/I_SDRAM_IF/n6242 (net)
                               1   1.2745 
  I_SDRAM_TOP/I_SDRAM_IF/U9400/A1 (OR2X1_HVT)
                                            0.0000   0.0901   1.0000   0.0000   0.0000 &   4.8959 f
  I_SDRAM_TOP/I_SDRAM_IF/U9400/Y (OR2X1_HVT)         0.1839   1.0000            0.4521 &   5.3480 f
  I_SDRAM_TOP/I_SDRAM_IF/n6439 (net)
                               2   2.0643 
  I_SDRAM_TOP/I_SDRAM_IF/U9697/A2 (AO22X1_RVT)
                                            0.0360   0.1839   1.0000   0.0252   0.0252 &   5.3732 f
  I_SDRAM_TOP/I_SDRAM_IF/U9697/Y (AO22X1_RVT)        0.0893   1.0000            0.3888 &   5.7620 f
  I_SDRAM_TOP/I_SDRAM_IF/N2577 (net)
                               1   1.2185 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__15_/D (SDFFNARX1_HVT)
                                            0.0073   0.0893   1.0000   0.0050   0.0051 &   5.7671 f
  data arrival time                                                                        5.7671

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0688     7.2188
  clock reconvergence pessimism                                                 0.0981     7.3169
  clock uncertainty                                                            -0.1000     7.2169
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__15_/CLK (SDFFNARX1_HVT)                       7.2169 f
  library setup time                                          1.0000           -1.4519     5.7650
  data required time                                                                       5.7650
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7650
  data arrival time                                                                       -5.7671
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0021


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_6_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/R_17
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: occ_int2/cts_buf_647131888/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0672     1.0672
  I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_6_/CLK (DFFX1_HVT)
                                                     0.0761                     0.0000     1.0672 r
  I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_6_/QN (DFFX1_HVT)
                                                     0.4199   1.0000            1.0180 &   2.0852 r
  I_SDRAM_TOP/I_SDRAM_IF/n1837 (net)
                               3   4.5888 
  I_SDRAM_TOP/I_SDRAM_IF/U72/A2 (NOR2X0_HVT)
                                            0.1288   0.4199   1.0000   0.0883   0.0884 &   2.1736 r
  I_SDRAM_TOP/I_SDRAM_IF/U72/Y (NOR2X0_HVT)          0.1936   1.0000            0.7068 &   2.8804 f
  I_SDRAM_TOP/I_SDRAM_IF/n28 (net)
                               3   2.8552 
  I_SDRAM_TOP/I_SDRAM_IF/U73/A (INVX0_HVT)
                                            0.0161   0.1936   1.0000   0.0112   0.0112 &   2.8916 f
  I_SDRAM_TOP/I_SDRAM_IF/U73/Y (INVX0_HVT)           0.1210   1.0000            0.1967 &   3.0883 r
  I_SDRAM_TOP/I_SDRAM_IF/n11 (net)
                               1   0.7249 
  I_SDRAM_TOP/I_SDRAM_IF/U75/A3 (AO22X1_HVT)
                                            0.0014   0.1210   1.0000   0.0009   0.0009 &   3.0892 r
  I_SDRAM_TOP/I_SDRAM_IF/U75/Y (AO22X1_HVT)          0.2717   1.0000            0.5071 &   3.5963 r
  I_SDRAM_TOP/I_SDRAM_IF/n30 (net)
                               2   2.5258 
  I_SDRAM_TOP/I_SDRAM_IF/U76/A (INVX0_HVT)
                                            0.0000   0.2717   1.0000   0.0000   0.0000 &   3.5964 r
  I_SDRAM_TOP/I_SDRAM_IF/U76/Y (INVX0_HVT)           0.1556   1.0000            0.2524 &   3.8487 f
  I_SDRAM_TOP/I_SDRAM_IF/n12 (net)
                               1   1.1865 
  I_SDRAM_TOP/I_SDRAM_IF/U77/A2 (XOR2X1_RVT)
                                            0.0000   0.1556   1.0000   0.0000   0.0000 &   3.8487 f
  I_SDRAM_TOP/I_SDRAM_IF/U77/Y (XOR2X1_RVT)          0.1455   1.0000            0.4792 &   4.3280 f
  I_SDRAM_TOP/I_SDRAM_IF/n17318 (net)
                               1   1.2133 
  I_SDRAM_TOP/I_SDRAM_IF/R_17/D (SDFFASX1_RVT)
                                            0.0233   0.1455   1.0000   0.0167   0.0167 &   4.3446 f
  data arrival time                                                                        4.3446

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.8956     4.9956
  clock reconvergence pessimism                                                 0.0804     5.0760
  clock uncertainty                                                            -0.1000     4.9760
  I_SDRAM_TOP/I_SDRAM_IF/R_17/CLK (SDFFASX1_RVT)                                           4.9760 r
  library setup time                                          1.0000           -0.6334     4.3426
  data required time                                                                       4.3426
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.3426
  data arrival time                                                                       -4.3446
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0020


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__7_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__23_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642631843/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1663     3.2163
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__7_/CLK (SDFFNARX1_HVT)
                                                     0.0617                     0.0000     3.2163 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__7_/Q (SDFFNARX1_HVT)
                                                     0.3280   1.0000            1.2015 &   4.4178 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_657 (net)
                               5   5.1271 
  I_SDRAM_TOP/I_SDRAM_IF/U7760/A2 (AO22X1_RVT)
                                            0.0440   0.3280   1.0000   0.0303   0.0303 &   4.4481 f
  I_SDRAM_TOP/I_SDRAM_IF/U7760/Y (AO22X1_RVT)        0.0898   1.0000            0.5041 &   4.9522 f
  I_SDRAM_TOP/I_SDRAM_IF/n4722 (net)
                               1   1.2456 
  I_SDRAM_TOP/I_SDRAM_IF/U7762/A1 (OR2X1_HVT)
                                            0.0000   0.0898   1.0000   0.0000   0.0000 &   4.9522 f
  I_SDRAM_TOP/I_SDRAM_IF/U7762/Y (OR2X1_HVT)         0.1614   1.0000            0.4310 &   5.3832 f
  I_SDRAM_TOP/I_SDRAM_IF/n5325 (net)
                               2   1.3420 
  I_SDRAM_TOP/I_SDRAM_IF/U8489/A2 (AO22X1_RVT)
                                            0.0065   0.1614   1.0000   0.0045   0.0045 &   5.3877 f
  I_SDRAM_TOP/I_SDRAM_IF/U8489/Y (AO22X1_RVT)        0.0859   1.0000            0.3656 &   5.7533 f
  I_SDRAM_TOP/I_SDRAM_IF/N3060 (net)
                               1   0.9359 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__23_/D (SDFFNARX1_HVT)
                                            0.0039   0.0859   1.0000   0.0027   0.0027 &   5.7560 f
  data arrival time                                                                        5.7560

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0690     7.2190
  clock reconvergence pessimism                                                 0.0847     7.3036
  clock uncertainty                                                            -0.1000     7.2036
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__23_/CLK (SDFFNARX1_HVT)                      7.2036 f
  library setup time                                          1.0000           -1.4496     5.7540
  data required time                                                                       5.7540
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7540
  data arrival time                                                                       -5.7560
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0020


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640231819/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1718     3.2218
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__8_/CLK (SDFFNARX1_HVT)
                                                     0.0774                     0.0000     3.2218 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__8_/Q (SDFFNARX1_HVT)
                                                     0.3023   1.0000            1.1966 &   4.4185 f
  I_SDRAM_TOP/I_SDRAM_IF/n17432 (net)
                               5   4.4041 
  I_SDRAM_TOP/I_SDRAM_IF/U9369/A1 (OA22X1_RVT)
                                            0.0000   0.3023   1.0000   0.0000   0.0000 &   4.4185 f
  I_SDRAM_TOP/I_SDRAM_IF/U9369/Y (OA22X1_RVT)        0.1146   1.0000            0.5252 &   4.9437 f
  I_SDRAM_TOP/I_SDRAM_IF/n6188 (net)
                               1   0.8651 
  I_SDRAM_TOP/I_SDRAM_IF/U9371/A1 (AND2X1_RVT)
                                            0.0000   0.1146   1.0000   0.0000   0.0000 &   4.9437 f
  I_SDRAM_TOP/I_SDRAM_IF/U9371/Y (AND2X1_RVT)        0.0778   1.0000            0.2081 &   5.1518 f
  I_SDRAM_TOP/I_SDRAM_IF/n6210 (net)
                               2   1.5253 
  I_SDRAM_TOP/I_SDRAM_IF/U9382/A2 (AO22X1_HVT)
                                            0.0022   0.0778   1.0000   0.0015   0.0015 &   5.1534 f
  I_SDRAM_TOP/I_SDRAM_IF/U9382/Y (AO22X1_HVT)        0.1844   1.0000            0.5595 &   5.7128 f
  I_SDRAM_TOP/I_SDRAM_IF/N3037 (net)
                               1   1.2379 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__0_/D (SDFFNARX1_HVT)
                                            0.0265   0.1844   1.0000   0.0187   0.0187 &   5.7315 f
  data arrival time                                                                        5.7315

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0740     7.2240
  clock reconvergence pessimism                                                 0.0979     7.3219
  clock uncertainty                                                            -0.1000     7.2219
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__0_/CLK (SDFFNARX1_HVT)                       7.2219 f
  library setup time                                          1.0000           -1.4922     5.7297
  data required time                                                                       5.7297
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7297
  data arrival time                                                                       -5.7315
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0018


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__10_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__14_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1809     3.2309
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__10_/CLK (SDFFNARX1_HVT)
                                                     0.0787                     0.0000     3.2309 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__10_/Q (SDFFNARX1_HVT)
                                                     0.2937   1.0000            1.1921 &   4.4230 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_275 (net)
                               5   4.1638 
  I_SDRAM_TOP/I_SDRAM_IF/U8017/A4 (AO22X1_RVT)
                                            0.0362   0.2937   1.0000   0.0255   0.0255 &   4.4485 f
  I_SDRAM_TOP/I_SDRAM_IF/U8017/Y (AO22X1_RVT)        0.0904   1.0000            0.3495 &   4.7980 f
  I_SDRAM_TOP/I_SDRAM_IF/n4944 (net)
                               1   1.3053 
  I_SDRAM_TOP/I_SDRAM_IF/U8019/A1 (OR2X1_HVT)
                                            0.0154   0.0904   1.0000   0.0103   0.0103 &   4.8083 f
  I_SDRAM_TOP/I_SDRAM_IF/U8019/Y (OR2X1_HVT)         0.1744   1.0000            0.4438 &   5.2521 f
  I_SDRAM_TOP/I_SDRAM_IF/n9014 (net)
                               2   1.7609 
  I_SDRAM_TOP/I_SDRAM_IF/U8020/A4 (AO22X1_HVT)
                                            0.0121   0.1744   1.0000   0.0084   0.0084 &   5.2606 f
  I_SDRAM_TOP/I_SDRAM_IF/U8020/Y (AO22X1_HVT)        0.1779   1.0000            0.4426 &   5.7031 f
  I_SDRAM_TOP/I_SDRAM_IF/N3716 (net)
                               1   1.0209 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__14_/D (SDFFNARX1_HVT)
                                            0.0130   0.1779   1.0000   0.0090   0.0090 &   5.7122 f
  data arrival time                                                                        5.7122

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0783     7.2283
  clock reconvergence pessimism                                                 0.0709     7.2992
  clock uncertainty                                                            -0.1000     7.1992
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__14_/CLK (SDFFNARX1_HVT)                      7.1992 f
  library setup time                                          1.0000           -1.4889     5.7103
  data required time                                                                       5.7103
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7103
  data arrival time                                                                       -5.7122
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0018


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__13_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln32797/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1608     3.2108
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__29_/CLK (SDFFNARX1_HVT)
                                                     0.0749                     0.0000     3.2108 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__29_/Q (SDFFNARX1_HVT)
                                                     0.3178   1.0000            1.2049 &   4.4157 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_370 (net)
                               4   4.8410 
  I_SDRAM_TOP/I_SDRAM_IF/U11367/A3 (OA22X1_RVT)
                                            0.0288   0.3178   1.0000   0.0193   0.0193 &   4.4350 f
  I_SDRAM_TOP/I_SDRAM_IF/U11367/Y (OA22X1_RVT)       0.1133   1.0000            0.4890 &   4.9240 f
  I_SDRAM_TOP/I_SDRAM_IF/n8041 (net)
                               1   0.9351 
  I_SDRAM_TOP/I_SDRAM_IF/U11368/A2 (AND2X1_RVT)
                                            0.0121   0.1133   1.0000   0.0084   0.0084 &   4.9323 f
  I_SDRAM_TOP/I_SDRAM_IF/U11368/Y (AND2X1_RVT)       0.0754   1.0000            0.2149 &   5.1473 f
  I_SDRAM_TOP/I_SDRAM_IF/n9416 (net)
                               2   1.3467 
  I_SDRAM_TOP/I_SDRAM_IF/U12111/A2 (AO22X1_HVT)
                                            0.0055   0.0754   1.0000   0.0038   0.0038 &   5.1511 f
  I_SDRAM_TOP/I_SDRAM_IF/U12111/Y (AO22X1_HVT)       0.1801   1.0000            0.5528 &   5.7039 f
  I_SDRAM_TOP/I_SDRAM_IF/N3588 (net)
                               1   1.0948 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__13_/D (SDFFNARX1_HVT)
                                            0.0240   0.1801   1.0000   0.0169   0.0169 &   5.7208 f
  data arrival time                                                                        5.7208

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0639     7.2139
  clock reconvergence pessimism                                                 0.0965     7.3104
  clock uncertainty                                                            -0.1000     7.2104
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__13_/CLK (SDFFNARX1_HVT)                      7.2104 f
  library setup time                                          1.0000           -1.4914     5.7190
  data required time                                                                       5.7190
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7190
  data arrival time                                                                       -5.7208
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0018


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__16_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_641231829/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1595     3.2095
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__28_/CLK (SDFFNARX1_HVT)
                                                     0.0740                     0.0000     3.2095 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__28_/Q (SDFFNARX1_HVT)
                                                     0.3667   1.0000            1.2362 &   4.4457 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1076] (net)
                               5   6.2197 
  I_SDRAM_TOP/I_SDRAM_IF/U9024/A1 (OA22X1_HVT)
                                            0.1091   0.3667   1.0000   0.0713   0.0713 &   4.5171 f
  I_SDRAM_TOP/I_SDRAM_IF/U9024/Y (OA22X1_HVT)        0.2362   1.0000            0.8966 &   5.4136 f
  I_SDRAM_TOP/I_SDRAM_IF/n5854 (net)
                               1   1.1382 
  I_SDRAM_TOP/I_SDRAM_IF/U9026/A1 (AND2X1_HVT)
                                            0.0425   0.2362   1.0000   0.0298   0.0298 &   5.4435 f
  I_SDRAM_TOP/I_SDRAM_IF/U9026/Y (AND2X1_HVT)        0.1675   1.0000            0.4301 &   5.8735 f
  I_SDRAM_TOP/I_SDRAM_IF/n6156 (net)
                               2   1.3489 
  I_SDRAM_TOP/I_SDRAM_IF/U9347/A2 (AO22X1_HVT)
                                            0.0000   0.1675   1.0000   0.0000   0.0000 &   5.8735 f
  I_SDRAM_TOP/I_SDRAM_IF/U9347/Y (AO22X1_HVT)        0.1727   1.0000            0.6190 &   6.4926 f
  I_SDRAM_TOP/I_SDRAM_IF/N2388 (net)
                               1   0.8594 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__16_/D (SDFFNARX1_RVT)
                                            0.0114   0.1727   1.0000   0.0079   0.0079 &   6.5005 f
  data arrival time                                                                        6.5005

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0628     7.2128
  clock reconvergence pessimism                                                 0.0966     7.3094
  clock uncertainty                                                            -0.1000     7.2094
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__16_/CLK (SDFFNARX1_RVT)                       7.2094 f
  library setup time                                          1.0000           -0.7106     6.4988
  data required time                                                                       6.4988
  --------------------------------------------------------------------------------------------------
  data required time                                                                       6.4988
  data arrival time                                                                       -6.5005
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0017


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__7_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0799     1.0799
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__7_/CLK (SDFFARX1_HVT)
                                                     0.1065                     0.0000     1.0799 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__7_/Q (SDFFARX1_HVT)
                                                     0.3165   1.0000            1.3169 &   2.3968 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_11__7_ (net)
                               5   5.2559 
  I_SDRAM_TOP/I_SDRAM_IF/U4121/A2 (AO22X1_HVT)
                                            0.0123   0.3165   1.0000   0.0085   0.0085 &   2.4054 f
  I_SDRAM_TOP/I_SDRAM_IF/U4121/Y (AO22X1_HVT)        0.1782   1.0000            0.7502 &   3.1555 f
  I_SDRAM_TOP/I_SDRAM_IF/n2176 (net)
                               1   1.0282 
  I_SDRAM_TOP/I_SDRAM_IF/U4123/A1 (OR2X1_HVT)
                                            0.0320   0.1782   1.0000   0.0230   0.0230 &   3.1785 f
  I_SDRAM_TOP/I_SDRAM_IF/U4123/Y (OR2X1_HVT)         0.1641   1.0000            0.5079 &   3.6864 f
  I_SDRAM_TOP/I_SDRAM_IF/n2372 (net)
                               2   1.4268 
  I_SDRAM_TOP/I_SDRAM_IF/U4127/A2 (AO22X1_HVT)
                                            0.0098   0.1641   1.0000   0.0068   0.0068 &   3.6932 f
  I_SDRAM_TOP/I_SDRAM_IF/U4127/Y (AO22X1_HVT)        0.1812   1.0000            0.6266 &   4.3197 f
  I_SDRAM_TOP/I_SDRAM_IF/N938 (net)
                               1   1.1333 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__23_/D (SDFFARX1_RVT)
                                            0.0289   0.1812   1.0000   0.0206   0.0206 &   4.3403 f
  data arrival time                                                                        4.3403

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9322     5.0322
  clock reconvergence pessimism                                                 0.0777     5.1099
  clock uncertainty                                                            -0.1000     5.0099
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__23_/CLK (SDFFARX1_RVT)                       5.0099 r
  library setup time                                          1.0000           -0.6711     4.3388
  data required time                                                                       4.3388
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.3388
  data arrival time                                                                       -4.3403
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0016


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640531822/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1795     3.2295
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__18_/CLK (SDFFNARX1_HVT)
                                                     0.0779                     0.0000     3.2295 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__18_/Q (SDFFNARX1_HVT)
                                                     0.2962   1.0000            1.1931 &   4.4226 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_1096 (net)
                               5   4.2331 
  I_SDRAM_TOP/I_SDRAM_IF/U11972/A4 (AO22X1_HVT)
                                            0.0371   0.2962   1.0000   0.0259   0.0259 &   4.4485 f
  I_SDRAM_TOP/I_SDRAM_IF/U11972/Y (AO22X1_HVT)       0.1744   1.0000            0.5176 &   4.9660 f
  I_SDRAM_TOP/I_SDRAM_IF/n9082 (net)
                               1   0.9108 
  I_SDRAM_TOP/I_SDRAM_IF/U11973/A2 (OR2X1_HVT)
                                            0.0271   0.1744   1.0000   0.0193   0.0193 &   4.9854 f
  I_SDRAM_TOP/I_SDRAM_IF/U11973/Y (OR2X1_HVT)        0.1647   1.0000            0.4433 &   5.4286 f
  I_SDRAM_TOP/I_SDRAM_IF/n9213 (net)
                               2   1.4472 
  I_SDRAM_TOP/I_SDRAM_IF/U11977/A2 (AO22X1_RVT)
                                            0.0000   0.1647   1.0000   0.0000   0.0000 &   5.4286 f
  I_SDRAM_TOP/I_SDRAM_IF/U11977/Y (AO22X1_RVT)       0.0818   1.0000            0.3613 &   5.7900 f
  I_SDRAM_TOP/I_SDRAM_IF/N2346 (net)
                               1   0.6356 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__6_/D (SDFFNARX1_HVT)
                                            0.0000   0.0818   1.0000   0.0000   0.0000 &   5.7900 f
  data arrival time                                                                        5.7900

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0799     7.2299
  clock reconvergence pessimism                                                 0.0995     7.3294
  clock uncertainty                                                            -0.1000     7.2294
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__6_/CLK (SDFFNARX1_HVT)                        7.2294 f
  library setup time                                          1.0000           -1.4409     5.7885
  data required time                                                                       5.7885
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7885
  data arrival time                                                                       -5.7900
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0015


  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__21_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__31_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589131308/Y
  Path Group: PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.9371     0.9371
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__21_/CLK (SDFFARX1_RVT)
                                                     0.1107                     0.0000     0.9371 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__21_/QN (SDFFARX1_RVT)
                                                     0.1915   1.0000            0.4488 &   1.3858 f
  I_PCI_TOP/mult_x_24_n822 (net)
                               1   4.1956 
  I_PCI_TOP/U1831/A (INVX4_LVT)             0.0163   0.1915   1.0000   0.0113   0.0114 &   1.3972 f
  I_PCI_TOP/U1831/Y (INVX4_LVT)                      0.1416   1.0000            0.1723 &   1.5695 r
  I_PCI_TOP/n7039 (net)       18  23.9095 
  I_PCI_TOP/U7056/A1 (AND2X1_HVT)           0.0151   0.1417   1.0000   0.0102   0.0128 &   1.5824 r
  I_PCI_TOP/U7056/Y (AND2X1_HVT)                     0.2134   1.0000            0.4223 &   2.0047 r
  I_PCI_TOP/n8175 (net)        1   2.4906 
  I_PCI_TOP/U7088/A (FADDX1_HVT)            0.0000   0.2134   1.0000   0.0000   0.0000 &   2.0047 r
  I_PCI_TOP/U7088/CO (FADDX1_HVT)                    0.3563   1.0000            0.8312 &   2.8359 r
  I_PCI_TOP/n8172 (net)        1   2.0944 
  I_PCI_TOP/U7087/A (FADDX1_HVT)            0.0000   0.3563   1.0000   0.0000   0.0000 &   2.8359 r
  I_PCI_TOP/U7087/S (FADDX1_HVT)                     0.2962   1.0000            1.3398 &   4.1757 f
  I_PCI_TOP/n8228 (net)        1   2.1362 
  I_PCI_TOP/U7136/B (FADDX1_LVT)            0.0000   0.2962   1.0000   0.0000   0.0000 &   4.1757 f
  I_PCI_TOP/U7136/CO (FADDX1_LVT)                    0.0869   1.0000            0.2594 &   4.4352 f
  I_PCI_TOP/n8183 (net)        1   1.8014 
  I_PCI_TOP/U7099/CI (FADDX1_RVT)           0.0054   0.0869   1.0000   0.0037   0.0037 &   4.4389 f
  I_PCI_TOP/U7099/S (FADDX1_RVT)                     0.1312   1.0000            0.5416 &   4.9805 r
  I_PCI_TOP/n8226 (net)        1   2.1153 
  I_PCI_TOP/U7135/A (FADDX1_HVT)            0.0000   0.1312   1.0000   0.0000   0.0000 &   4.9805 r
  I_PCI_TOP/U7135/S (FADDX1_HVT)                     0.2984   1.0000            1.1706 &   6.1511 f
  I_PCI_TOP/n8594 (net)        1   2.1930 
  I_PCI_TOP/U7321/A (FADDX1_LVT)            0.0000   0.2984   1.0000   0.0000   0.0000 &   6.1511 f
  I_PCI_TOP/U7321/CO (FADDX1_LVT)                    0.0724   1.0000            0.3261 &   6.4772 f
  I_PCI_TOP/n8589 (net)        1   2.0296 
  I_PCI_TOP/U7320/CI (FADDX1_LVT)           0.0059   0.0724   1.0000   0.0041   0.0041 &   6.4813 f
  I_PCI_TOP/U7320/CO (FADDX1_LVT)                    0.0737   1.0000            0.1605 &   6.6418 f
  I_PCI_TOP/n8586 (net)        1   2.0335 
  I_PCI_TOP/U7319/CI (FADDX1_LVT)           0.0046   0.0737   1.0000   0.0032   0.0032 &   6.6450 f
  I_PCI_TOP/U7319/CO (FADDX1_LVT)                    0.0877   1.0000            0.1596 &   6.8046 f
  I_PCI_TOP/n8583 (net)        1   1.9127 
  I_PCI_TOP/U7318/CI (FADDX1_LVT)           0.0000   0.0877   1.0000   0.0000   0.0000 &   6.8046 f
  I_PCI_TOP/U7318/CO (FADDX1_LVT)                    0.0879   1.0000            0.1635 &   6.9681 f
  I_PCI_TOP/n8580 (net)        1   1.6965 
  I_PCI_TOP/U7317/CI (FADDX1_LVT)           0.0000   0.0879   1.0000   0.0000   0.0000 &   6.9681 f
  I_PCI_TOP/U7317/CO (FADDX1_LVT)                    0.0892   1.0000            0.1689 &   7.1370 f
  I_PCI_TOP/n8577 (net)        1   2.1228 
  I_PCI_TOP/U7316/CI (FADDX1_LVT)           0.0050   0.0892   1.0000   0.0034   0.0035 &   7.1405 f
  I_PCI_TOP/U7316/CO (FADDX1_LVT)                    0.0899   1.0000            0.1686 &   7.3091 f
  I_PCI_TOP/n8574 (net)        1   2.0366 
  I_PCI_TOP/U7315/CI (FADDX1_LVT)           0.0000   0.0899   1.0000   0.0000   0.0000 &   7.3091 f
  I_PCI_TOP/U7315/CO (FADDX1_LVT)                    0.0885   1.0000            0.1657 &   7.4748 f
  I_PCI_TOP/n8571 (net)        1   1.7840 
  I_PCI_TOP/U7314/CI (FADDX1_LVT)           0.0000   0.0885   1.0000   0.0000   0.0000 &   7.4748 f
  I_PCI_TOP/U7314/CO (FADDX1_LVT)                    0.0875   1.0000            0.1645 &   7.6393 f
  I_PCI_TOP/n8568 (net)        1   1.7480 
  I_PCI_TOP/U7313/CI (FADDX1_LVT)           0.0000   0.0875   1.0000   0.0000   0.0000 &   7.6394 f
  I_PCI_TOP/U7313/CO (FADDX1_LVT)                    0.0854   1.0000            0.1628 &   7.8022 f
  I_PCI_TOP/n8565 (net)        1   1.6570 
  I_PCI_TOP/U7312/CI (FADDX1_LVT)           0.0000   0.0854   1.0000   0.0000   0.0000 &   7.8022 f
  I_PCI_TOP/U7312/CO (FADDX1_LVT)                    0.0707   1.0000            0.1575 &   7.9597 f
  I_PCI_TOP/n8727 (net)        1   1.3435 
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__31_/D (SDFFARX2_LVT)
                                            0.0047   0.0707   1.0000   0.0033   0.0033 &   7.9630 f
  data arrival time                                                                        7.9630

  clock PCI_CLK (rise edge)                                                     7.5000     7.5000
  clock network delay (propagated)                                              0.8502     8.3502
  clock reconvergence pessimism                                                 0.0735     8.4237
  clock uncertainty                                                            -0.1000     8.3237
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__31_/CLK (SDFFARX2_LVT)                            8.3237 r
  library setup time                                          1.0000           -0.3621     7.9616
  data required time                                                                       7.9616
  --------------------------------------------------------------------------------------------------
  data required time                                                                       7.9616
  data arrival time                                                                       -7.9630
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0014


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__8_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln32781/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1719     3.2219
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__12_/CLK (SDFFNARX1_HVT)
                                                     0.0775                     0.0000     3.2219 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__12_/Q (SDFFNARX1_HVT)
                                                     0.3161   1.0000            1.2058 &   4.4277 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_462 (net)
                               5   4.7940 
  I_SDRAM_TOP/I_SDRAM_IF/U8109/A2 (AO22X1_RVT)
                                            0.0399   0.3161   1.0000   0.0271   0.0271 &   4.4548 f
  I_SDRAM_TOP/I_SDRAM_IF/U8109/Y (AO22X1_RVT)        0.0903   1.0000            0.4954 &   4.9502 f
  I_SDRAM_TOP/I_SDRAM_IF/n5013 (net)
                               1   1.2923 
  I_SDRAM_TOP/I_SDRAM_IF/U8110/A2 (OR2X1_HVT)
                                            0.0047   0.0903   1.0000   0.0033   0.0033 &   4.9535 f
  I_SDRAM_TOP/I_SDRAM_IF/U8110/Y (OR2X1_HVT)         0.1753   1.0000            0.4069 &   5.3604 f
  I_SDRAM_TOP/I_SDRAM_IF/n5024 (net)
                               2   1.7862 
  I_SDRAM_TOP/I_SDRAM_IF/U8114/A2 (AO22X1_RVT)
                                            0.0312   0.1753   1.0000   0.0220   0.0221 &   5.3825 f
  I_SDRAM_TOP/I_SDRAM_IF/U8114/Y (AO22X1_RVT)        0.0873   1.0000            0.3790 &   5.7615 f
  I_SDRAM_TOP/I_SDRAM_IF/N3393 (net)
                               1   1.0527 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__8_/D (SDFFNARX1_HVT)
                                            0.0023   0.0873   1.0000   0.0016   0.0016 &   5.7631 f
  data arrival time                                                                        5.7631

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0700     7.2200
  clock reconvergence pessimism                                                 0.0846     7.3047
  clock uncertainty                                                            -0.1000     7.2047
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__8_/CLK (SDFFNARX1_HVT)                       7.2047 f
  library setup time                                          1.0000           -1.4430     5.7617
  data required time                                                                       5.7617
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7617
  data arrival time                                                                       -5.7631
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0014


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__15_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642631843/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1671     3.2171
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__31_/CLK (SDFFNARX1_HVT)
                                                     0.0636                     0.0000     3.2171 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__31_/Q (SDFFNARX1_HVT)
                                                     0.3111   1.0000            1.1919 &   4.4090 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_477 (net)
                               5   4.6502 
  I_SDRAM_TOP/I_SDRAM_IF/U10368/A2 (AO22X1_RVT)
                                            0.0384   0.3111   1.0000   0.0261   0.0261 &   4.4351 f
  I_SDRAM_TOP/I_SDRAM_IF/U10368/Y (AO22X1_RVT)       0.0871   1.0000            0.4869 &   4.9220 f
  I_SDRAM_TOP/I_SDRAM_IF/n6999 (net)
                               1   1.0342 
  I_SDRAM_TOP/I_SDRAM_IF/U10369/A2 (OR2X1_HVT)
                                            0.0057   0.0871   1.0000   0.0040   0.0040 &   4.9259 f
  I_SDRAM_TOP/I_SDRAM_IF/U10369/Y (OR2X1_HVT)        0.1763   1.0000            0.4064 &   5.3323 f
  I_SDRAM_TOP/I_SDRAM_IF/n8394 (net)
                               2   1.8255 
  I_SDRAM_TOP/I_SDRAM_IF/U11625/A2 (AO22X1_RVT)
                                            0.0288   0.1763   1.0000   0.0202   0.0202 &   5.3526 f
  I_SDRAM_TOP/I_SDRAM_IF/U11625/Y (AO22X1_RVT)       0.0941   1.0000            0.3898 &   5.7423 f
  I_SDRAM_TOP/I_SDRAM_IF/N3400 (net)
                               1   1.6114 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__15_/D (SDFFNARX1_HVT)
                                            0.0098   0.0941   1.0000   0.0068   0.0068 &   5.7491 f
  data arrival time                                                                        5.7491

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0680     7.2180
  clock reconvergence pessimism                                                 0.0847     7.3027
  clock uncertainty                                                            -0.1000     7.2027
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__15_/CLK (SDFFNARX1_HVT)                      7.2027 f
  library setup time                                          1.0000           -1.4549     5.7478
  data required time                                                                       5.7478
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7478
  data arrival time                                                                       -5.7491
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0013


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__13_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642731844/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1769     3.2269
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__21_/CLK (SDFFNARX1_HVT)
                                                     0.0823                     0.0000     3.2269 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__21_/Q (SDFFNARX1_HVT)
                                                     0.3147   1.0000            1.2086 &   4.4354 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_198 (net)
                               5   4.7546 
  I_SDRAM_TOP/I_SDRAM_IF/U8577/A1 (OA22X1_RVT)
                                            0.0549   0.3147   1.0000   0.0386   0.0386 &   4.4740 f
  I_SDRAM_TOP/I_SDRAM_IF/U8577/Y (OA22X1_RVT)        0.1105   1.0000            0.5311 &   5.0051 f
  I_SDRAM_TOP/I_SDRAM_IF/n5392 (net)
                               1   0.7224 
  I_SDRAM_TOP/I_SDRAM_IF/U8578/A2 (AND2X1_HVT)
                                            0.0000   0.1105   1.0000   0.0000   0.0000 &   5.0051 f
  I_SDRAM_TOP/I_SDRAM_IF/U8578/Y (AND2X1_HVT)        0.1732   1.0000            0.3525 &   5.3576 f
  I_SDRAM_TOP/I_SDRAM_IF/n5937 (net)
                               2   1.5363 
  I_SDRAM_TOP/I_SDRAM_IF/U9136/A2 (AO22X1_RVT)
                                            0.0178   0.1732   1.0000   0.0123   0.0123 &   5.3700 f
  I_SDRAM_TOP/I_SDRAM_IF/U9136/Y (AO22X1_RVT)        0.0953   1.0000            0.3890 &   5.7590 f
  I_SDRAM_TOP/I_SDRAM_IF/N3873 (net)
                               1   1.7096 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__13_/D (SDFFNARX1_HVT)
                                            0.0143   0.0953   1.0000   0.0101   0.0101 &   5.7692 f
  data arrival time                                                                        5.7692

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0777     7.2277
  clock reconvergence pessimism                                                 0.0856     7.3133
  clock uncertainty                                                            -0.1000     7.2133
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__13_/CLK (SDFFNARX1_HVT)                      7.2133 f
  library setup time                                          1.0000           -1.4453     5.7680
  data required time                                                                       5.7680
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7680
  data arrival time                                                                       -5.7692
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0012


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln32781/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1610     3.2110
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__12_/CLK (SDFFNARX1_HVT)
                                                     0.0745                     0.0000     3.2110 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__12_/Q (SDFFNARX1_HVT)
                                                     0.2874   1.0000            1.1845 &   4.3955 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_170 (net)
                               5   3.9819 
  I_SDRAM_TOP/I_SDRAM_IF/U9031/A1 (OA22X1_RVT)
                                            0.0389   0.2874   1.0000   0.0274   0.0274 &   4.4229 f
  I_SDRAM_TOP/I_SDRAM_IF/U9031/Y (OA22X1_RVT)        0.1208   1.0000            0.5226 &   4.9455 f
  I_SDRAM_TOP/I_SDRAM_IF/n5858 (net)
                               1   1.2523 
  I_SDRAM_TOP/I_SDRAM_IF/U9033/A1 (AND2X1_RVT)
                                            0.0156   0.1208   1.0000   0.0109   0.0109 &   4.9564 f
  I_SDRAM_TOP/I_SDRAM_IF/U9033/Y (AND2X1_RVT)        0.0819   1.0000            0.2169 &   5.1733 f
  I_SDRAM_TOP/I_SDRAM_IF/n6231 (net)
                               2   1.8095 
  I_SDRAM_TOP/I_SDRAM_IF/U9391/A2 (AO22X1_HVT)
                                            0.0035   0.0819   1.0000   0.0024   0.0025 &   5.1758 f
  I_SDRAM_TOP/I_SDRAM_IF/U9391/Y (AO22X1_HVT)        0.1647   1.0000            0.5384 &   5.7142 f
  I_SDRAM_TOP/I_SDRAM_IF/N3892 (net)
                               1   0.6081 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__0_/D (SDFFNARX1_HVT)
                                            0.0000   0.1647   1.0000   0.0000   0.0000 &   5.7142 f
  data arrival time                                                                        5.7142

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0630     7.2130
  clock reconvergence pessimism                                                 0.0846     7.2977
  clock uncertainty                                                            -0.1000     7.1977
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__0_/CLK (SDFFNARX1_HVT)                       7.1977 f
  library setup time                                          1.0000           -1.4844     5.7132
  data required time                                                                       5.7132
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7132
  data arrival time                                                                       -5.7142
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0010


  Startpoint: I_BLENDER_1/s3_op2_reg_30_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_1/s4_op2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_682432241/Y
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.3650     1.3650
  I_BLENDER_1/s3_op2_reg_30_/CLK (SDFFX2_LVT)        0.1060                     0.0000     1.3650 r
  I_BLENDER_1/s3_op2_reg_30_/QN (SDFFX2_LVT)         0.1806   1.0000            0.3673 &   1.7323 r
  I_BLENDER_1/mult_x_29_n578 (net)
                               7  12.8901 
  I_BLENDER_1/U5436/A2 (NOR2X1_HVT)         0.0148   0.1803   1.0000   0.0101   0.0104 &   1.7426 r
  I_BLENDER_1/U5436/Y (NOR2X1_HVT)                   0.1875   1.0000            0.5196 &   2.2622 f
  I_BLENDER_1/n5816 (net)      2   2.6885 
  I_BLENDER_1/U5437/A2 (AND3X1_LVT)         0.0000   0.1875   1.0000   0.0000   0.0000 &   2.2622 f
  I_BLENDER_1/U5437/Y (AND3X1_LVT)                   0.0632   1.0000            0.2201 &   2.4823 f
  I_BLENDER_1/n5391 (net)      2   2.4388 
  I_BLENDER_1/U5438/A3 (AO21X1_LVT)         0.0083   0.0632   1.0000   0.0057   0.0057 &   2.4880 f
  I_BLENDER_1/U5438/Y (AO21X1_LVT)                   0.0637   1.0000            0.1126 &   2.6006 f
  I_BLENDER_1/n5393 (net)      2   3.8370 
  I_BLENDER_1/U5441/A1 (XOR2X1_LVT)         0.0041   0.0637   1.0000   0.0028   0.0029 &   2.6035 f
  I_BLENDER_1/U5441/Y (XOR2X1_LVT)                   0.0839   1.0000            0.1894 &   2.7929 r
  I_BLENDER_1/n5383 (net)      3   3.0227 
  I_BLENDER_1/U5450/A2 (XOR3X2_RVT)         0.0000   0.0839   1.0000   0.0000   0.0000 &   2.7929 r
  I_BLENDER_1/U5450/Y (XOR3X2_RVT)                   0.1522   1.0000            0.5806 &   3.3735 f
  I_BLENDER_1/n5409 (net)      1   2.5464 
  I_BLENDER_1/U5594/A (FADDX1_LVT)          0.0000   0.1522   1.0000   0.0000   0.0000 &   3.3735 f
  I_BLENDER_1/U5594/S (FADDX1_LVT)                   0.0575   1.0000            0.3188 &   3.6924 r
  I_BLENDER_1/n5335 (net)      1   1.2638 
  I_BLENDER_1/U5504/A (INVX1_LVT)           0.0000   0.0575   1.0000   0.0000   0.0000 &   3.6924 r
  I_BLENDER_1/U5504/Y (INVX1_LVT)                    0.0414   1.0000            0.0401 &   3.7325 f
  I_BLENDER_1/n5412 (net)      1   2.1838 
  I_BLENDER_1/U5595/A (FADDX1_LVT)          0.0000   0.0414   1.0000   0.0000   0.0000 &   3.7325 f
  I_BLENDER_1/U5595/S (FADDX1_LVT)                   0.0676   1.0000            0.1935 &   3.9260 f
  I_BLENDER_1/n5413 (net)      1   1.0323 
  I_BLENDER_1/U5596/A (INVX1_LVT)           0.0000   0.0676   1.0000   0.0000   0.0000 &   3.9260 f
  I_BLENDER_1/U5596/Y (INVX1_LVT)                    0.0735   1.0000            0.0833 &   4.0094 r
  I_BLENDER_1/n6449 (net)      3   3.4743 
  I_BLENDER_1/U8989/A2 (XOR3X2_RVT)         0.0000   0.0735   1.0000   0.0000   0.0000 &   4.0094 r
  I_BLENDER_1/U8989/Y (XOR3X2_RVT)                   0.1665   1.0000            0.6017 &   4.6111 f
  I_BLENDER_1/n6450 (net)      1   4.8656 
  I_BLENDER_1/U6456/A4 (OA22X2_HVT)         0.0507   0.1665   1.0000   0.0357   0.0359 &   4.6470 f
  I_BLENDER_1/U6456/Y (OA22X2_HVT)                   0.3989   1.0000            0.7781 &   5.4251 f
  I_BLENDER_1/n6451 (net)      1   7.4526 
  I_BLENDER_1/U6457/A3 (OAI21X2_LVT)        0.1400   0.3989   1.0000   0.1002   0.1007 &   5.5258 f
  I_BLENDER_1/U6457/Y (OAI21X2_LVT)                  0.0462   1.0000            0.3413 &   5.8671 r
  I_BLENDER_1/N898 (net)       1   0.6454 
  I_BLENDER_1/s4_op2_reg_19_/D (SDFFX1_LVT)
                                            0.0000   0.0462   1.0000   0.0000   0.0000 &   5.8671 r
  data arrival time                                                                        5.8671

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              1.2434     6.0434
  clock reconvergence pessimism                                                 0.0967     6.1401
  clock uncertainty                                                            -0.1000     6.0401
  I_BLENDER_1/s4_op2_reg_19_/CLK (SDFFX1_LVT)                                              6.0401 r
  library setup time                                          1.0000           -0.1739     5.8662
  data required time                                                                       5.8662
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8662
  data arrival time                                                                       -5.8671
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0009


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__25_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__9_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642731844/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1756     3.2256
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__25_/CLK (SDFFNARX1_HVT)
                                                     0.0823                     0.0000     3.2256 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__25_/Q (SDFFNARX1_HVT)
                                                     0.2893   1.0000            1.1920 &   4.4176 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_645 (net)
                               5   4.0408 
  I_SDRAM_TOP/I_SDRAM_IF/U6462/A2 (AO22X1_RVT)
                                            0.0183   0.2893   1.0000   0.0127   0.0127 &   4.4303 f
  I_SDRAM_TOP/I_SDRAM_IF/U6462/Y (AO22X1_RVT)        0.0901   1.0000            0.4737 &   4.9040 f
  I_SDRAM_TOP/I_SDRAM_IF/n3868 (net)
                               1   1.2748 
  I_SDRAM_TOP/I_SDRAM_IF/U6465/A1 (OR2X1_HVT)
                                            0.0040   0.0901   1.0000   0.0028   0.0028 &   4.9068 f
  I_SDRAM_TOP/I_SDRAM_IF/U6465/Y (OR2X1_HVT)         0.1753   1.0000            0.4443 &   5.3511 f
  I_SDRAM_TOP/I_SDRAM_IF/n5443 (net)
                               2   1.7883 
  I_SDRAM_TOP/I_SDRAM_IF/U6469/A2 (AO22X1_RVT)
                                            0.0263   0.1753   1.0000   0.0182   0.0182 &   5.3694 f
  I_SDRAM_TOP/I_SDRAM_IF/U6469/Y (AO22X1_RVT)        0.0989   1.0000            0.3959 &   5.7653 f
  I_SDRAM_TOP/I_SDRAM_IF/N3109 (net)
                               1   2.0062 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__9_/D (SDFFNARX1_HVT)
                                            0.0000   0.0989   1.0000   0.0000   0.0000 &   5.7653 f
  data arrival time                                                                        5.7653

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0761     7.2261
  clock reconvergence pessimism                                                 0.0856     7.3117
  clock uncertainty                                                            -0.1000     7.2117
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__9_/CLK (SDFFNARX1_HVT)                       7.2117 f
  library setup time                                          1.0000           -1.4473     5.7644
  data required time                                                                       5.7644
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7644
  data arrival time                                                                       -5.7653
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0009


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__29_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1718     3.2218
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__29_/CLK (SDFFNARX1_HVT)
                                                     0.0739                     0.0000     3.2218 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__29_/Q (SDFFNARX1_HVT)
                                                     0.3271   1.0000            1.2102 &   4.4321 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_156 (net)
                               5   5.1038 
  I_SDRAM_TOP/I_SDRAM_IF/U7870/A4 (AO22X1_HVT)
                                            0.0395   0.3271   1.0000   0.0265   0.0266 &   4.4586 f
  I_SDRAM_TOP/I_SDRAM_IF/U7870/Y (AO22X1_HVT)        0.1737   1.0000            0.5382 &   4.9969 f
  I_SDRAM_TOP/I_SDRAM_IF/n4818 (net)
                               1   0.8898 
  I_SDRAM_TOP/I_SDRAM_IF/U7872/A1 (OR2X1_HVT)
                                            0.0310   0.1737   1.0000   0.0222   0.0222 &   5.0191 f
  I_SDRAM_TOP/I_SDRAM_IF/U7872/Y (OR2X1_HVT)         0.1905   1.0000            0.5268 &   5.5459 f
  I_SDRAM_TOP/I_SDRAM_IF/n5566 (net)
                               2   2.2522 
  I_SDRAM_TOP/I_SDRAM_IF/U8772/A4 (AO22X1_LVT)
                                            0.0432   0.1905   1.0000   0.0303   0.0303 &   5.5762 f
  I_SDRAM_TOP/I_SDRAM_IF/U8772/Y (AO22X1_LVT)        0.0735   1.0000            0.1699 &   5.7462 f
  I_SDRAM_TOP/I_SDRAM_IF/N3960 (net)
                               1   0.9722 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__5_/D (SDFFNARX1_HVT)
                                            0.0035   0.0735   1.0000   0.0024   0.0024 &   5.7486 f
  data arrival time                                                                        5.7486

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0665     7.2165
  clock reconvergence pessimism                                                 0.0709     7.2874
  clock uncertainty                                                            -0.1000     7.1874
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__5_/CLK (SDFFNARX1_HVT)                       7.1874 f
  library setup time                                          1.0000           -1.4396     5.7478
  data required time                                                                       5.7478
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7478
  data arrival time                                                                       -5.7486
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0008


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__21_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__5_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1722     3.2222
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__21_/CLK (SDFFNARX1_HVT)
                                                     0.0739                     0.0000     3.2222 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__21_/Q (SDFFNARX1_HVT)
                                                     0.3085   1.0000            1.1980 &   4.4202 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_343 (net)
                               5   4.5796 
  I_SDRAM_TOP/I_SDRAM_IF/U6270/A2 (AO22X1_RVT)
                                            0.0000   0.3085   1.0000   0.0000   0.0000 &   4.4203 f
  I_SDRAM_TOP/I_SDRAM_IF/U6270/Y (AO22X1_RVT)        0.0853   1.0000            0.4765 &   4.8968 f
  I_SDRAM_TOP/I_SDRAM_IF/n3751 (net)
                               1   0.6662 
  I_SDRAM_TOP/I_SDRAM_IF/U6273/A1 (OR2X1_HVT)
                                            0.0000   0.0853   1.0000   0.0000   0.0000 &   4.8968 f
  I_SDRAM_TOP/I_SDRAM_IF/U6273/Y (OR2X1_HVT)         0.1686   1.0000            0.4340 &   5.3308 f
  I_SDRAM_TOP/I_SDRAM_IF/n4023 (net)
                               2   1.5741 
  I_SDRAM_TOP/I_SDRAM_IF/U6278/A2 (AO22X1_RVT)
                                            0.0194   0.1686   1.0000   0.0134   0.0135 &   5.3443 f
  I_SDRAM_TOP/I_SDRAM_IF/U6278/Y (AO22X1_RVT)        0.0936   1.0000            0.3829 &   5.7271 f
  I_SDRAM_TOP/I_SDRAM_IF/N3612 (net)
                               1   1.5701 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__5_/D (SDFFNARX1_HVT)
                                            0.0145   0.0936   1.0000   0.0103   0.0103 &   5.7375 f
  data arrival time                                                                        5.7375

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0642     7.2142
  clock reconvergence pessimism                                                 0.0709     7.2851
  clock uncertainty                                                            -0.1000     7.1851
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__5_/CLK (SDFFNARX1_HVT)                       7.1851 f
  library setup time                                          1.0000           -1.4479     5.7372
  data required time                                                                       5.7372
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7372
  data arrival time                                                                       -5.7375
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0003


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__3_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_642631843/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1663     3.2163
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__3_/CLK (SDFFNARX1_HVT)
                                                     0.0617                     0.0000     3.2163 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__3_/Q (SDFFNARX1_HVT)
                                                     0.3234   1.0000            1.1985 &   4.4148 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_654 (net)
                               5   4.9965 
  I_SDRAM_TOP/I_SDRAM_IF/U8588/A2 (AO22X1_RVT)
                                            0.0478   0.3234   1.0000   0.0339   0.0340 &   4.4487 f
  I_SDRAM_TOP/I_SDRAM_IF/U8588/Y (AO22X1_RVT)        0.0904   1.0000            0.5006 &   4.9493 f
  I_SDRAM_TOP/I_SDRAM_IF/n5399 (net)
                               1   1.2566 
  I_SDRAM_TOP/I_SDRAM_IF/U8589/A2 (OR2X1_HVT)
                                            0.0048   0.0904   1.0000   0.0033   0.0033 &   4.9526 f
  I_SDRAM_TOP/I_SDRAM_IF/U8589/Y (OR2X1_HVT)         0.1812   1.0000            0.4127 &   5.3653 f
  I_SDRAM_TOP/I_SDRAM_IF/n6222 (net)
                               2   1.9818 
  I_SDRAM_TOP/I_SDRAM_IF/U8593/A2 (AO22X1_RVT)
                                            0.0235   0.1812   1.0000   0.0164   0.0165 &   5.3818 f
  I_SDRAM_TOP/I_SDRAM_IF/U8593/Y (AO22X1_RVT)        0.0819   1.0000            0.3745 &   5.7562 f
  I_SDRAM_TOP/I_SDRAM_IF/N3064 (net)
                               1   0.6371 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__27_/D (SDFFNARX1_HVT)
                                            0.0000   0.0819   1.0000   0.0000   0.0000 &   5.7562 f
  data arrival time                                                                        5.7562

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0690     7.2190
  clock reconvergence pessimism                                                 0.0847     7.3037
  clock uncertainty                                                            -0.1000     7.2037
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__27_/CLK (SDFFNARX1_HVT)                      7.2037 f
  library setup time                                          1.0000           -1.4477     5.7559
  data required time                                                                       5.7559
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7559
  data arrival time                                                                       -5.7562
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0003


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__12_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__4_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_639931816/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1645     3.2145
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__12_/CLK (SDFFNARX1_HVT)
                                                     0.0599                     0.0000     3.2145 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__12_/Q (SDFFNARX1_HVT)
                                                     0.3323   1.0000            1.2030 &   4.4175 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_716 (net)
                               5   5.2485 
  I_SDRAM_TOP/I_SDRAM_IF/U7464/A2 (AO22X1_RVT)
                                            0.0245   0.3323   1.0000   0.0170   0.0170 &   4.4345 f
  I_SDRAM_TOP/I_SDRAM_IF/U7464/Y (AO22X1_RVT)        0.0822   1.0000            0.4950 &   4.9295 f
  I_SDRAM_TOP/I_SDRAM_IF/n4491 (net)
                               1   0.6445 
  I_SDRAM_TOP/I_SDRAM_IF/U7465/A2 (OR2X1_HVT)
                                            0.0000   0.0822   1.0000   0.0000   0.0000 &   4.9295 f
  I_SDRAM_TOP/I_SDRAM_IF/U7465/Y (OR2X1_HVT)         0.1850   1.0000            0.4111 &   5.3406 f
  I_SDRAM_TOP/I_SDRAM_IF/n4920 (net)
                               2   2.0964 
  I_SDRAM_TOP/I_SDRAM_IF/U7993/A2 (AO22X1_RVT)
                                            0.0265   0.1850   1.0000   0.0183   0.0183 &   5.3589 f
  I_SDRAM_TOP/I_SDRAM_IF/U7993/Y (AO22X1_RVT)        0.0931   1.0000            0.3952 &   5.7541 f
  I_SDRAM_TOP/I_SDRAM_IF/N2946 (net)
                               1   1.5287 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__4_/D (SDFFNARX1_HVT)
                                            0.0072   0.0931   1.0000   0.0050   0.0050 &   5.7592 f
  data arrival time                                                                        5.7592

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0663     7.2163
  clock reconvergence pessimism                                                 0.0980     7.3144
  clock uncertainty                                                            -0.1000     7.2144
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__4_/CLK (SDFFNARX1_HVT)                       7.2144 f
  library setup time                                          1.0000           -1.4555     5.7589
  data required time                                                                       5.7589
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7589
  data arrival time                                                                       -5.7592
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0002


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__6_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__2_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_640531822/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1796     3.2296
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__6_/CLK (SDFFNARX1_HVT)
                                                     0.0780                     0.0000     3.2296 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__6_/Q (SDFFNARX1_HVT)
                                                     0.3458   1.0000            1.2256 &   4.4552 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1086] (net)
                               5   5.6321 
  I_SDRAM_TOP/I_SDRAM_IF/U11968/A2 (AO22X1_RVT)
                                            0.0520   0.3458   1.0000   0.0332   0.0332 &   4.4884 f
  I_SDRAM_TOP/I_SDRAM_IF/U11968/Y (AO22X1_RVT)       0.0888   1.0000            0.5169 &   5.0053 f
  I_SDRAM_TOP/I_SDRAM_IF/n9077 (net)
                               1   1.1606 
  I_SDRAM_TOP/I_SDRAM_IF/U11969/A2 (OR2X1_HVT)
                                            0.0080   0.0888   1.0000   0.0055   0.0056 &   5.0108 f
  I_SDRAM_TOP/I_SDRAM_IF/U11969/Y (OR2X1_HVT)        0.1613   1.0000            0.3931 &   5.4039 f
  I_SDRAM_TOP/I_SDRAM_IF/n9132 (net)
                               2   1.3387 
  I_SDRAM_TOP/I_SDRAM_IF/U11998/A2 (AO22X1_RVT)
                                            0.0061   0.1613   1.0000   0.0042   0.0042 &   5.4082 f
  I_SDRAM_TOP/I_SDRAM_IF/U11998/Y (AO22X1_RVT)       0.0906   1.0000            0.3727 &   5.7809 f
  I_SDRAM_TOP/I_SDRAM_IF/N2342 (net)
                               1   1.3247 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__2_/D (SDFFNARX1_HVT)
                                            0.0056   0.0906   1.0000   0.0039   0.0039 &   5.7848 f
  data arrival time                                                                        5.7848

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0800     7.2300
  clock reconvergence pessimism                                                 0.0995     7.3295
  clock uncertainty                                                            -0.1000     7.2295
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__2_/CLK (SDFFNARX1_HVT)                        7.2295 f
  library setup time                                          1.0000           -1.4449     5.7846
  data required time                                                                       5.7846
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7846
  data arrival time                                                                       -5.7848
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0002


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__27_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__23_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_639831815/Y
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1677     3.2177
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__27_/CLK (SDFFNARX1_HVT)
                                                     0.0644                     0.0000     3.2177 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__27_/Q (SDFFNARX1_HVT)
                                                     0.3139   1.0000            1.1943 &   4.4120 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_862 (net)
                               5   4.7289 
  I_SDRAM_TOP/I_SDRAM_IF/U8441/A2 (AO22X1_RVT)
                                            0.0516   0.3139   1.0000   0.0352   0.0353 &   4.4472 f
  I_SDRAM_TOP/I_SDRAM_IF/U8441/Y (AO22X1_RVT)        0.0825   1.0000            0.4811 &   4.9283 f
  I_SDRAM_TOP/I_SDRAM_IF/n5289 (net)
                               1   0.6768 
  I_SDRAM_TOP/I_SDRAM_IF/U8443/A1 (OR2X1_HVT)
                                            0.0000   0.0825   1.0000   0.0000   0.0000 &   4.9283 f
  I_SDRAM_TOP/I_SDRAM_IF/U8443/Y (OR2X1_HVT)         0.1637   1.0000            0.4271 &   5.3554 f
  I_SDRAM_TOP/I_SDRAM_IF/n5640 (net)
                               2   1.4155 
  I_SDRAM_TOP/I_SDRAM_IF/U8846/A2 (AO22X1_RVT)
                                            0.0196   0.1637   1.0000   0.0136   0.0136 &   5.3690 f
  I_SDRAM_TOP/I_SDRAM_IF/U8846/Y (AO22X1_RVT)        0.0981   1.0000            0.3856 &   5.7546 f
  I_SDRAM_TOP/I_SDRAM_IF/N2743 (net)
                               1   1.9457 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__23_/D (SDFFNARX1_HVT)
                                            0.0120   0.0981   1.0000   0.0083   0.0084 &   5.7630 f
  data arrival time                                                                        5.7630

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0698     7.2198
  clock reconvergence pessimism                                                 0.0979     7.3178
  clock uncertainty                                                            -0.1000     7.2178
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__23_/CLK (SDFFNARX1_HVT)                       7.2178 f
  library setup time                                          1.0000           -1.4550     5.7628
  data required time                                                                       5.7628
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7628
  data arrival time                                                                       -5.7630
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0002


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__7_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__31_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1734     3.2234
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__7_/CLK (SDFFNARX1_HVT)
                                                     0.0733                     0.0000     3.2234 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__7_/Q (SDFFNARX1_HVT)
                                                     0.2984   1.0000            1.1910 &   4.4144 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1[1087] (net)
                               5   4.2947 
  I_SDRAM_TOP/I_SDRAM_IF/U6751/A2 (AO22X1_RVT)
                                            0.0000   0.2984   1.0000   0.0000   0.0000 &   4.4144 f
  I_SDRAM_TOP/I_SDRAM_IF/U6751/Y (AO22X1_RVT)        0.0877   1.0000            0.4776 &   4.8920 f
  I_SDRAM_TOP/I_SDRAM_IF/n4041 (net)
                               1   1.0835 
  I_SDRAM_TOP/I_SDRAM_IF/U6752/A2 (OR2X1_HVT)
                                            0.0000   0.0877   1.0000   0.0000   0.0000 &   4.8920 f
  I_SDRAM_TOP/I_SDRAM_IF/U6752/Y (OR2X1_HVT)         0.1863   1.0000            0.4148 &   5.3068 f
  I_SDRAM_TOP/I_SDRAM_IF/n8953 (net)
                               2   2.1283 
  I_SDRAM_TOP/I_SDRAM_IF/U6757/A2 (AO22X1_RVT)
                                            0.0349   0.1863   1.0000   0.0234   0.0234 &   5.3303 f
  I_SDRAM_TOP/I_SDRAM_IF/U6757/Y (AO22X1_RVT)        0.1062   1.0000            0.4131 &   5.7433 f
  I_SDRAM_TOP/I_SDRAM_IF/N2371 (net)
                               1   2.6328 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__31_/D (SDFFNARX1_HVT)
                                            0.0080   0.1062   1.0000   0.0055   0.0056 &   5.7489 f
  data arrival time                                                                        5.7489

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0799     7.2299
  clock reconvergence pessimism                                                 0.0709     7.3009
  clock uncertainty                                                            -0.1000     7.2009
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__31_/CLK (SDFFNARX1_HVT)                       7.2009 f
  library setup time                                          1.0000           -1.4520     5.7489
  data required time                                                                       5.7489
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7489
  data arrival time                                                                       -5.7489
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                            0.0000


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__28_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__0_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              1.1770     3.2270
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__28_/CLK (SDFFNARX1_HVT)
                                                     0.0823                     0.0000     3.2270 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__28_/Q (SDFFNARX1_HVT)
                                                     0.3634   1.0000            1.2404 &   4.4674 f
  I_SDRAM_TOP/I_SDRAM_IF/n1787 (net)
                               5   6.1268 
  I_SDRAM_TOP/I_SDRAM_IF/U9079/A1 (OA22X1_RVT)
                                            0.0576   0.3634   1.0000   0.0387   0.0388 &   4.5062 f
  I_SDRAM_TOP/I_SDRAM_IF/U9079/Y (OA22X1_RVT)        0.1144   1.0000            0.5783 &   5.0845 f
  I_SDRAM_TOP/I_SDRAM_IF/n5889 (net)
                               1   1.0265 
  I_SDRAM_TOP/I_SDRAM_IF/U9080/A2 (AND2X1_HVT)
                                            0.0071   0.1144   1.0000   0.0049   0.0049 &   5.0894 f
  I_SDRAM_TOP/I_SDRAM_IF/U9080/Y (AND2X1_HVT)        0.1858   1.0000            0.3672 &   5.4566 f
  I_SDRAM_TOP/I_SDRAM_IF/n6046 (net)
                               2   1.9135 
  I_SDRAM_TOP/I_SDRAM_IF/U9081/A3 (AO22X1_RVT)
                                            0.0204   0.1858   1.0000   0.0142   0.0142 &   5.4708 f
  I_SDRAM_TOP/I_SDRAM_IF/U9081/Y (AO22X1_RVT)        0.0891   1.0000            0.2678 &   5.7385 f
  I_SDRAM_TOP/I_SDRAM_IF/N4145 (net)
                               1   1.1966 
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__0_/D (SDFFNARX1_HVT)
                                            0.0000   0.0891   1.0000   0.0000   0.0000 &   5.7385 f
  data arrival time                                                                        5.7385

  clock SDRAM_CLK (fall edge)                                                   6.1500     6.1500
  clock network delay (propagated)                                              1.0646     7.2146
  clock reconvergence pessimism                                                 0.0709     7.2855
  clock uncertainty                                                            -0.1000     7.1855
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__0_/CLK (SDFFNARX1_HVT)                       7.1855 f
  library setup time                                          1.0000           -1.4470     5.7385
  data required time                                                                       5.7385
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7385
  data arrival time                                                                       -5.7385
  --------------------------------------------------------------------------------------------------
  slack (MET)                                                                              0.0000


1
