# bulls-and-cows-fpga
A hardware-level implementation of the Bulls and Cows game on FPGA using Verilog HDL. Managed logic synthesis through Quartus and Vivado.
