TimeQuest Timing Analyzer report for cpu_core
Thu Apr 18 15:49:08 2019
Quartus II 64-Bit Version 13.1.4 Build 182 03/12/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_CORE_CLK'
 13. Slow 1200mV 85C Model Setup: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 14. Slow 1200mV 85C Model Hold: 'i_CORE_CLK'
 15. Slow 1200mV 85C Model Hold: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'i_CORE_CLK'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'i_CORE_CLK'
 30. Slow 1200mV 0C Model Setup: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 31. Slow 1200mV 0C Model Hold: 'i_CORE_CLK'
 32. Slow 1200mV 0C Model Hold: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'i_CORE_CLK'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'i_CORE_CLK'
 46. Fast 1200mV 0C Model Setup: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 47. Fast 1200mV 0C Model Hold: 'i_CORE_CLK'
 48. Fast 1200mV 0C Model Hold: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'i_CORE_CLK'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Slow Corner Signal Integrity Metrics
 64. Fast Corner Signal Integrity Metrics
 65. Setup Transfers
 66. Hold Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.4 Build 182 03/12/2014 SJ Web Edition ;
; Revision Name      ; cpu_core                                           ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F256C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------+
; Clock Name                                                   ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                          ;
+--------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------+
; i_CORE_CLK                                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_CORE_CLK }                                                   ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { instruction_decoder:INST_instruction_decoder|o_BUS_select[0] } ;
+--------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 152.21 MHz ; 152.21 MHz      ; i_CORE_CLK ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                   ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -5.570 ; -469.259      ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -1.990 ; -25.412       ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                    ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -0.098 ; -0.098        ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.483  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                     ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -3.000 ; -466.792      ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.416  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_CORE_CLK'                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.570 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 6.503      ;
; -5.561 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                     ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 6.494      ;
; -5.267 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 6.200      ;
; -5.258 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 6.191      ;
; -5.256 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                     ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 6.192      ;
; -5.204 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                     ; ALU:INST_ALU|r_ALU_Result[1]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 6.140      ;
; -5.200 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]                                                 ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 6.133      ;
; -5.191 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]                                                 ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 6.124      ;
; -5.188 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 6.121      ;
; -5.179 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 6.112      ;
; -5.161 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 6.094      ;
; -5.125 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]                                                 ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 6.058      ;
; -5.116 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]                                                 ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 6.049      ;
; -5.084 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 6.017      ;
; -5.075 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 6.008      ;
; -5.037 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                     ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 5.970      ;
; -5.013 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 5.946      ;
; -5.000 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 5.933      ;
; -4.953 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                     ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 5.886      ;
; -4.933 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 5.867      ;
; -4.912 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 5.848      ;
; -4.901 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[1]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 5.837      ;
; -4.894 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]                                                 ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 5.830      ;
; -4.891 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5]                                                 ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 5.824      ;
; -4.861 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 5.794      ;
; -4.852 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                     ; ALU:INST_ALU|r_ALU_Result[0]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 5.788      ;
; -4.852 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 5.785      ;
; -4.834 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]                                                 ; ALU:INST_ALU|r_ALU_Result[1]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 5.770      ;
; -4.811 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]                                                 ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 5.743      ;
; -4.808 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                     ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 5.740      ;
; -4.804 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                     ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 5.737      ;
; -4.794 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 5.728      ;
; -4.785 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                     ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 5.718      ;
; -4.779 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]                                                 ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 5.713      ;
; -4.758 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 5.694      ;
; -4.733 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 5.667      ;
; -4.716 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6]                                                 ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 5.649      ;
; -4.713 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                     ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 5.645      ;
; -4.691 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]                                                 ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 5.627      ;
; -4.682 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                                                                     ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 5.617      ;
; -4.668 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5]                                                 ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 5.601      ;
; -4.650 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 5.583      ;
; -4.632 ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a0~portb_address_reg0 ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.413     ; 5.214      ;
; -4.616 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]                                                 ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 5.549      ;
; -4.587 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                     ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 5.521      ;
; -4.584 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 5.520      ;
; -4.584 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 5.518      ;
; -4.583 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]                                                 ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 5.516      ;
; -4.576 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[1]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 5.512      ;
; -4.576 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[8]                                                 ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 5.510      ;
; -4.576 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                     ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 5.508      ;
; -4.575 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 5.511      ;
; -4.575 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                     ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 5.507      ;
; -4.575 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                     ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 5.508      ;
; -4.573 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 5.508      ;
; -4.571 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 5.504      ;
; -4.560 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 5.496      ;
; -4.558 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                                                                     ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 5.492      ;
; -4.549 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[0]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 5.485      ;
; -4.535 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.064     ; 5.466      ;
; -4.522 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                                                                     ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 5.457      ;
; -4.511 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 5.445      ;
; -4.510 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6]                                                 ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 5.444      ;
; -4.508 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]                                                 ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 5.441      ;
; -4.507 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 5.441      ;
; -4.505 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 5.437      ;
; -4.501 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6]                                                 ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 5.434      ;
; -4.495 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                     ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 5.431      ;
; -4.485 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 5.420      ;
; -4.482 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]                                                 ; ALU:INST_ALU|r_ALU_Result[0]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 5.418      ;
; -4.474 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                     ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 5.407      ;
; -4.467 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 5.400      ;
; -4.466 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]                                                 ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 5.399      ;
; -4.441 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 5.373      ;
; -4.440 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]                                                 ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 5.374      ;
; -4.438 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]                                                 ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 5.370      ;
; -4.436 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]                                                      ; ALU:INST_ALU|r_ALU_Result[1]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 5.371      ;
; -4.429 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6]                                                 ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 5.361      ;
; -4.428 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 5.362      ;
; -4.427 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                     ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 5.359      ;
; -4.423 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]                                                 ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 5.355      ;
; -4.415 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]                                                      ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 5.347      ;
; -4.412 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[10]                                                ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 5.345      ;
; -4.410 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                     ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 5.343      ;
; -4.409 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]                                                 ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 5.342      ;
; -4.406 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]                                                      ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 5.338      ;
; -4.401 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 5.336      ;
; -4.374 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]                                                      ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 5.306      ;
; -4.365 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]                                                 ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 5.299      ;
; -4.365 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 5.298      ;
; -4.356 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 5.291      ;
; -4.355 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 5.289      ;
; -4.352 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 5.288      ;
; -4.350 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                     ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 5.282      ;
; -4.348 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 5.281      ;
; -4.346 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                     ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 5.279      ;
; -4.329 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 5.261      ;
; -4.326 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 5.262      ;
; -4.324 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 5.258      ;
; -4.322 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 5.254      ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                                                                         ;
+--------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                              ; Launch Clock ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; -1.990 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.028      ; 1.746      ;
; -1.831 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.197      ; 1.648      ;
; -1.821 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.200      ; 1.638      ;
; -1.818 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.202      ; 1.643      ;
; -1.774 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.035      ; 1.538      ;
; -1.772 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.034      ; 1.538      ;
; -1.760 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.026      ; 1.514      ;
; -1.724 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.036      ; 1.651      ;
; -1.690 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.202      ; 1.515      ;
; -1.672 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.032      ; 1.436      ;
; -1.657 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.033      ; 1.419      ;
; -1.649 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.035      ; 1.575      ;
; -1.644 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.142      ; 1.402      ;
; -1.575 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.198      ; 1.390      ;
; -1.551 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.144      ; 1.311      ;
; -1.520 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.027     ; 1.740      ;
; -1.484 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.199      ; 1.303      ;
; -1.427 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.113      ; 1.635      ;
; -1.425 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.112      ; 1.645      ;
; -1.404 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.109      ; 1.640      ;
; -1.389 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.053      ; 1.548      ;
; -1.316 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.023     ; 1.538      ;
; -1.314 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.052      ; 1.472      ;
; -1.307 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.023     ; 1.534      ;
; -1.290 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.029     ; 1.508      ;
; -1.276 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.109      ; 1.512      ;
; -1.250 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.060      ; 1.405      ;
; -1.249 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.030      ; 1.007      ;
; -1.242 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.035      ; 1.006      ;
; -1.240 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.034      ; 1.006      ;
; -1.216 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.025     ; 1.436      ;
; -1.192 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.036      ; 1.119      ;
; -1.190 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.025     ; 1.415      ;
; -1.181 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.111      ; 1.387      ;
; -1.157 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.062      ; 1.314      ;
; -1.108 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.142      ; 0.866      ;
; -1.078 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.114      ; 1.300      ;
; -1.048 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.202      ; 0.867      ;
; -1.046 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.201      ; 0.867      ;
; -1.038 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.206      ; 0.867      ;
; -0.860 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.053      ; 1.019      ;
; -0.784 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.023     ; 1.006      ;
; -0.779 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.025     ; 1.001      ;
; -0.775 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.023     ; 1.002      ;
; -0.714 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.060      ; 0.869      ;
; -0.654 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.115      ; 0.864      ;
; -0.640 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.116      ; 0.864      ;
; -0.624 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.113      ; 0.864      ;
+--------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_CORE_CLK'                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                                                                                 ; Launch Clock                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.098 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.381      ; 2.669      ;
; 0.021  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[7]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.377      ; 2.784      ;
; 0.021  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[6]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.377      ; 2.784      ;
; 0.021  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[4]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.377      ; 2.784      ;
; 0.021  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[5]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.377      ; 2.784      ;
; 0.066  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[3]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.381      ; 2.833      ;
; 0.066  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[2]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.381      ; 2.833      ;
; 0.066  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[1]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.381      ; 2.833      ;
; 0.066  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[0]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.381      ; 2.833      ;
; 0.069  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.381      ; 2.836      ;
; 0.069  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.381      ; 2.836      ;
; 0.069  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.381      ; 2.836      ;
; 0.069  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.381      ; 2.836      ;
; 0.116  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.377      ; 2.879      ;
; 0.116  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.377      ; 2.879      ;
; 0.116  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.377      ; 2.879      ;
; 0.116  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.377      ; 2.879      ;
; 0.309  ; data_bus:INST_data_bus|o_REGISTER[2]                         ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[15]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.024      ; 0.520      ;
; 0.310  ; data_bus:INST_data_bus|o_REGISTER[6]                         ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[23]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.026      ; 0.523      ;
; 0.311  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1] ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.379      ; 0.877      ;
; 0.327  ; data_bus:INST_data_bus|o_REGISTER[1]                         ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[13]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.024      ; 0.538      ;
; 0.333  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2] ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.372      ; 0.892      ;
; 0.334  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0] ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.379      ; 0.900      ;
; 0.344  ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]         ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.376      ; 0.907      ;
; 0.344  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1] ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.383      ; 0.914      ;
; 0.351  ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]         ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.376      ; 0.914      ;
; 0.358  ; ALU:INST_ALU|r_ALU_Result[7]                                 ; ALU:INST_ALU|r_ALU_Result[7]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; ALU:INST_ALU|r_ALU_Result[1]                                 ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; ALU:INST_ALU|r_ALU_Result[2]                                 ; ALU:INST_ALU|r_ALU_Result[2]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[1]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[1]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[6]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[6]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[7]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[7]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.577      ;
; 0.359  ; ALU:INST_ALU|r_ALU_Result[0]                                 ; ALU:INST_ALU|r_ALU_Result[0]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; ALU:INST_ALU|tmp[8]                                          ; ALU:INST_ALU|tmp[8]                                                                                                     ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; ALU:INST_ALU|r_ALU_Result[3]                                 ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; ALU:INST_ALU|r_ALU_Result[4]                                 ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[12]      ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a9~porta_address_reg0           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.378      ; 0.924      ;
; 0.359  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[8]       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a4~porta_address_reg0           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.378      ; 0.924      ;
; 0.359  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[3]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[3]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[4]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[4]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[5]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[5]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[9]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[9]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[10]      ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[10]                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable                                                                ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.362  ; control_unit:INST_control_unit|r_state[1]                    ; control_unit:INST_control_unit|r_state[1]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.580      ;
; 0.362  ; control_unit:INST_control_unit|r_state[4]                    ; control_unit:INST_control_unit|r_state[4]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.580      ;
; 0.362  ; control_unit:INST_control_unit|r_state[2]                    ; control_unit:INST_control_unit|r_state[2]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.580      ;
; 0.365  ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]         ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.376      ; 0.928      ;
; 0.367  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0] ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.383      ; 0.937      ;
; 0.368  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[8]       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a5~porta_address_reg0           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.378      ; 0.933      ;
; 0.368  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[8]       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a14~porta_address_reg0          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.404      ; 0.959      ;
; 0.370  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[12]      ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a5~porta_address_reg0           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.379      ; 0.936      ;
; 0.371  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[26]            ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.589      ;
; 0.372  ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]         ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.376      ; 0.935      ;
; 0.376  ; ALU:INST_ALU|tmp[8]                                          ; ALU:INST_ALU|r_ALU_carry_flag                                                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.594      ;
; 0.376  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[12]      ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a7~porta_address_reg0           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.375      ; 0.938      ;
; 0.387  ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]         ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.376      ; 0.950      ;
; 0.389  ; data_bus:INST_data_bus|o_REGISTER[3]                         ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[17]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.059     ; 0.517      ;
; 0.393  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[7]       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[15]                                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.612      ;
; 0.394  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[6]       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[13]                                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.613      ;
; 0.395  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[12]      ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a12~porta_address_reg0          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.379      ; 0.961      ;
; 0.395  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[3]       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[7]                                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.613      ;
; 0.395  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[5]       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[11]                                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.613      ;
; 0.395  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[9]       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[19]                                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.613      ;
; 0.402  ; data_bus:INST_data_bus|o_MEMORY[6]                           ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[6]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; -0.030     ; 0.059      ;
; 0.406  ; data_bus:INST_data_bus|o_MEMORY[1]                           ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[1]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; -0.034     ; 0.059      ;
; 0.407  ; data_bus:INST_data_bus|o_MEMORY[2]                           ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[2]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; -0.035     ; 0.059      ;
; 0.408  ; data_bus:INST_data_bus|o_MEMORY[0]                           ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[0]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; -0.036     ; 0.059      ;
; 0.411  ; data_bus:INST_data_bus|o_REGISTER[2]                         ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.338      ; 0.966      ;
; 0.433  ; data_bus:INST_data_bus|o_REGISTER[0]                         ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[11]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.053     ; 0.567      ;
; 0.433  ; data_bus:INST_data_bus|o_REGISTER[1]                         ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[13]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.023      ; 0.643      ;
; 0.435  ; data_bus:INST_data_bus|o_REGISTER[0]                         ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[11]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.053     ; 0.569      ;
; 0.447  ; data_bus:INST_data_bus|o_REGISTER[1]                         ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.338      ; 1.002      ;
; 0.459  ; data_bus:INST_data_bus|o_REGISTER[6]                         ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[23]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.025      ; 0.671      ;
; 0.463  ; data_bus:INST_data_bus|o_REGISTER[2]                         ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[15]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.023      ; 0.673      ;
; 0.463  ; data_bus:INST_data_bus|o_REGISTER[7]                         ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[25]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.112     ; 0.538      ;
; 0.466  ; data_bus:INST_data_bus|o_REGISTER[7]                         ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[25]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.112     ; 0.541      ;
; 0.475  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[24]            ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.693      ;
; 0.479  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[17]            ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.697      ;
; 0.479  ; branch_control:INST_branch_control|o_ADDRESS[7]              ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.697      ;
; 0.480  ; branch_control:INST_branch_control|o_ADDRESS[8]              ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.698      ;
; 0.502  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 2.381      ; 2.769      ;
; 0.512  ; branch_control:INST_branch_control|o_ADDRESS[1]              ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.730      ;
; 0.514  ; data_bus:INST_data_bus|o_MEMORY[3]                           ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[3]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; -0.142     ; 0.059      ;
; 0.516  ; branch_control:INST_branch_control|o_ADDRESS[4]              ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.734      ;
; 0.518  ; data_bus:INST_data_bus|o_REGISTER[6]                         ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.348      ; 1.083      ;
; 0.519  ; data_bus:INST_data_bus|o_REGISTER[3]                         ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.255      ; 0.991      ;
; 0.520  ; branch_control:INST_branch_control|o_PC_LOAD                 ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.738      ;
; 0.520  ; branch_control:INST_branch_control|o_ADDRESS[3]              ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.738      ;
; 0.524  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[1]       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[3]                                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.743      ;
; 0.526  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[4]       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[9]                                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.744      ;
; 0.533  ; branch_control:INST_branch_control|o_ADDRESS[5]              ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.751      ;
; 0.534  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[22]            ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.752      ;
; 0.535  ; branch_control:INST_branch_control|o_ADDRESS[0]              ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.753      ;
; 0.537  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[8]       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a9~porta_address_reg0           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.377      ; 1.101      ;
; 0.543  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[8]       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[17]                                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.761      ;
; 0.547  ; data_bus:INST_data_bus|o_REGISTER[3]                         ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[17]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.060     ; 0.674      ;
; 0.549  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[7]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 2.377      ; 2.812      ;
; 0.549  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[6]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 2.377      ; 2.812      ;
; 0.549  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[4]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 2.377      ; 2.812      ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                                                                         ;
+-------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                              ; Launch Clock ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.483 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.302      ; 0.815      ;
; 0.484 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.303      ; 0.817      ;
; 0.486 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.299      ; 0.815      ;
; 0.545 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.244      ; 0.819      ;
; 0.695 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.237      ; 0.962      ;
; 0.734 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.159      ; 0.923      ;
; 0.736 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.157      ; 0.923      ;
; 0.736 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.159      ; 0.925      ;
; 0.885 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.301      ; 1.216      ;
; 0.889 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.398      ; 0.817      ;
; 0.895 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.392      ; 0.817      ;
; 0.895 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.393      ; 0.818      ;
; 0.952 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.246      ; 1.228      ;
; 0.953 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.298      ; 1.281      ;
; 0.956 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.331      ; 0.817      ;
; 0.974 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.244      ; 1.248      ;
; 1.093 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.296      ; 1.419      ;
; 1.113 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.158      ; 1.301      ;
; 1.120 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.237      ; 1.387      ;
; 1.120 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.158      ; 1.308      ;
; 1.124 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.236      ; 1.390      ;
; 1.131 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.300      ; 1.461      ;
; 1.156 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.299      ; 1.485      ;
; 1.160 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.295      ; 1.485      ;
; 1.171 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.159      ; 1.360      ;
; 1.174 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.218      ; 0.922      ;
; 1.174 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.219      ; 0.923      ;
; 1.175 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.159      ; 1.364      ;
; 1.180 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.214      ; 0.924      ;
; 1.204 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.153      ; 1.387      ;
; 1.260 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.221      ; 1.011      ;
; 1.296 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.390      ; 1.216      ;
; 1.344 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.156      ; 1.530      ;
; 1.363 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.333      ; 1.226      ;
; 1.364 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.389      ; 1.283      ;
; 1.385 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.331      ; 1.246      ;
; 1.496 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.395      ; 1.421      ;
; 1.543 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.391      ; 1.464      ;
; 1.553 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.218      ; 1.301      ;
; 1.558 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.217      ; 1.305      ;
; 1.563 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.394      ; 1.487      ;
; 1.569 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.388      ; 1.487      ;
; 1.611 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.219      ; 1.360      ;
; 1.613 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.218      ; 1.361      ;
; 1.648 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.210      ; 1.388      ;
; 1.681 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.220      ; 1.431      ;
; 1.699 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.221      ; 1.450      ;
; 1.788 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.213      ; 1.531      ;
+-------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'i_CORE_CLK'                                                                                                                                                 ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock      ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; i_CORE_CLK ; Rise       ; i_CORE_CLK                                                                                                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a0~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a0~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a0~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a0~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a10~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a10~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a10~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a10~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a11~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a11~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a11~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a11~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a12~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a12~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a12~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a12~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a13~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a13~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a13~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a13~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a14~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a14~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a14~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a14~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a15~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a15~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a15~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a15~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a1~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a1~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a1~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a1~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a2~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a2~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a2~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a2~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a3~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a3~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a3~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a3~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a4~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a4~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a4~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a4~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a5~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a5~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a5~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a5~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a6~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a6~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a6~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a6~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a7~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a7~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a7~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a7~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a8~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a8~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a8~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a8~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a9~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a9~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a9~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a9~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[0]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[10]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[11]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[12]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[13]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[14]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[15]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[16]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[17]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[18]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[19]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[1]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[20]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[21]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[22]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[23]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[24]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[25]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[26]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[27]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[28]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[29]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[2]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[30]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[31]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[3]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[4]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[5]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[6]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[7]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[8]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[9]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                        ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+
; 0.416 ; 0.416        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[7]                        ;
; 0.417 ; 0.417        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[7]|datac                           ;
; 0.417 ; 0.417        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[4]|datac                         ;
; 0.417 ; 0.417        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[5]|datac                         ;
; 0.417 ; 0.417        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[7]|datac                         ;
; 0.417 ; 0.417        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[4]                        ;
; 0.417 ; 0.417        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[5]                        ;
; 0.418 ; 0.418        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[4]|datac                           ;
; 0.418 ; 0.418        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[5]|datac                           ;
; 0.418 ; 0.418        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[1]                      ;
; 0.418 ; 0.418        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[2]                      ;
; 0.424 ; 0.424        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[3]                        ;
; 0.425 ; 0.425        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[3]|datac                           ;
; 0.425 ; 0.425        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[3]|datac                         ;
; 0.425 ; 0.425        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[6]                      ;
; 0.427 ; 0.427        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[0]|datad                           ;
; 0.427 ; 0.427        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[2]|datad                           ;
; 0.427 ; 0.427        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[0]|datac                         ;
; 0.427 ; 0.427        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[1]|datad                         ;
; 0.427 ; 0.427        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[2]|datad                         ;
; 0.427 ; 0.427        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[4]                      ;
; 0.427 ; 0.427        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[5]                      ;
; 0.427 ; 0.427        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[7]                      ;
; 0.428 ; 0.428        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[1]|datad                           ;
; 0.434 ; 0.434        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[6]|datad                           ;
; 0.434 ; 0.434        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[6]|datad                         ;
; 0.435 ; 0.435        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[3]                      ;
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[0]                      ;
; 0.447 ; 0.447        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[0]                        ;
; 0.447 ; 0.447        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[2]                        ;
; 0.448 ; 0.448        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[1]                        ;
; 0.451 ; 0.451        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|inclk[0] ;
; 0.451 ; 0.451        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|outclk   ;
; 0.454 ; 0.454        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[6]                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]|q                ;
; 0.544 ; 0.544        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[6]                        ;
; 0.547 ; 0.547        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|inclk[0] ;
; 0.547 ; 0.547        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|outclk   ;
; 0.550 ; 0.550        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[0]                        ;
; 0.550 ; 0.550        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[1]                        ;
; 0.550 ; 0.550        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[2]                        ;
; 0.560 ; 0.560        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[0]                      ;
; 0.562 ; 0.562        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[3]                      ;
; 0.564 ; 0.564        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[6]|datad                           ;
; 0.564 ; 0.564        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[6]|datad                         ;
; 0.568 ; 0.568        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[7]                      ;
; 0.570 ; 0.570        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[0]|datad                           ;
; 0.570 ; 0.570        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[1]|datad                           ;
; 0.570 ; 0.570        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[2]|datad                           ;
; 0.570 ; 0.570        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[0]|datac                         ;
; 0.570 ; 0.570        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[1]|datad                         ;
; 0.570 ; 0.570        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[2]|datad                         ;
; 0.570 ; 0.570        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[4]                      ;
; 0.570 ; 0.570        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[5]                      ;
; 0.572 ; 0.572        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[3]|datac                           ;
; 0.572 ; 0.572        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[3]|datac                         ;
; 0.573 ; 0.573        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[3]                        ;
; 0.573 ; 0.573        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[6]                      ;
; 0.578 ; 0.578        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[7]|datac                         ;
; 0.579 ; 0.579        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[4]|datac                           ;
; 0.579 ; 0.579        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[5]|datac                           ;
; 0.579 ; 0.579        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[7]|datac                           ;
; 0.579 ; 0.579        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[1]                      ;
; 0.579 ; 0.579        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[2]                      ;
; 0.580 ; 0.580        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[4]|datac                         ;
; 0.580 ; 0.580        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[5]|datac                         ;
; 0.580 ; 0.580        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[4]                        ;
; 0.580 ; 0.580        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[5]                        ;
; 0.580 ; 0.580        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[7]                        ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 2.283 ; 2.776 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; -1.456 ; -1.876 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]   ; i_CORE_CLK ; 7.160 ; 7.332 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0]  ; i_CORE_CLK ; 5.957 ; 5.962 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1]  ; i_CORE_CLK ; 6.313 ; 6.380 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2]  ; i_CORE_CLK ; 6.595 ; 6.671 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3]  ; i_CORE_CLK ; 6.441 ; 6.478 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4]  ; i_CORE_CLK ; 5.861 ; 5.866 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5]  ; i_CORE_CLK ; 7.160 ; 7.332 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6]  ; i_CORE_CLK ; 6.625 ; 6.702 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7]  ; i_CORE_CLK ; 6.411 ; 6.483 ; Rise       ; i_CORE_CLK      ;
; o_STATE[*]  ; i_CORE_CLK ; 7.307 ; 7.421 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[0] ; i_CORE_CLK ; 5.795 ; 5.796 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[1] ; i_CORE_CLK ; 6.210 ; 6.230 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[2] ; i_CORE_CLK ; 7.307 ; 7.421 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[3] ; i_CORE_CLK ; 5.835 ; 5.884 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[4] ; i_CORE_CLK ; 6.000 ; 6.030 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[5] ; i_CORE_CLK ; 6.175 ; 6.217 ; Rise       ; i_CORE_CLK      ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]   ; i_CORE_CLK ; 5.728 ; 5.731 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0]  ; i_CORE_CLK ; 5.821 ; 5.824 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1]  ; i_CORE_CLK ; 6.162 ; 6.224 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2]  ; i_CORE_CLK ; 6.433 ; 6.504 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3]  ; i_CORE_CLK ; 6.292 ; 6.327 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4]  ; i_CORE_CLK ; 5.728 ; 5.731 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5]  ; i_CORE_CLK ; 7.031 ; 7.200 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6]  ; i_CORE_CLK ; 6.462 ; 6.534 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7]  ; i_CORE_CLK ; 6.256 ; 6.324 ; Rise       ; i_CORE_CLK      ;
; o_STATE[*]  ; i_CORE_CLK ; 5.663 ; 5.666 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[0] ; i_CORE_CLK ; 5.663 ; 5.666 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[1] ; i_CORE_CLK ; 6.063 ; 6.080 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[2] ; i_CORE_CLK ; 7.169 ; 7.280 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[3] ; i_CORE_CLK ; 5.704 ; 5.748 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[4] ; i_CORE_CLK ; 5.862 ; 5.889 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[5] ; i_CORE_CLK ; 6.037 ; 6.076 ; Rise       ; i_CORE_CLK      ;
+-------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 170.13 MHz ; 170.13 MHz      ; i_CORE_CLK ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                    ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -4.878 ; -394.738      ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -1.817 ; -22.670       ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                     ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -0.090 ; -0.090        ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.488  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -3.000 ; -466.792      ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.462  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_CORE_CLK'                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.878 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.819      ;
; -4.854 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                     ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.795      ;
; -4.613 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                     ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 5.557      ;
; -4.609 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.550      ;
; -4.585 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.526      ;
; -4.566 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.507      ;
; -4.547 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]                                                 ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.488      ;
; -4.543 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.484      ;
; -4.523 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]                                                 ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.464      ;
; -4.521 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                     ; ALU:INST_ALU|r_ALU_Result[1]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 5.465      ;
; -4.519 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.460      ;
; -4.481 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]                                                 ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.422      ;
; -4.460 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]                                                 ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.401      ;
; -4.447 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.388      ;
; -4.446 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.387      ;
; -4.423 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.364      ;
; -4.409 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.350      ;
; -4.397 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                     ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.338      ;
; -4.318 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 5.262      ;
; -4.318 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5]                                                 ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.259      ;
; -4.314 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                     ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.053     ; 5.256      ;
; -4.294 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]                                                 ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 5.238      ;
; -4.287 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.053     ; 5.229      ;
; -4.279 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]                                                 ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.220      ;
; -4.254 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.195      ;
; -4.253 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[1]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 5.197      ;
; -4.242 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                     ; ALU:INST_ALU|r_ALU_Result[0]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 5.186      ;
; -4.230 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.171      ;
; -4.214 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                     ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.155      ;
; -4.190 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]                                                 ; ALU:INST_ALU|r_ALU_Result[1]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 5.134      ;
; -4.187 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                     ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.128      ;
; -4.181 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 5.125      ;
; -4.181 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                                                                     ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.122      ;
; -4.166 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.053     ; 5.108      ;
; -4.162 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                     ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.053     ; 5.104      ;
; -4.159 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]                                                 ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.053     ; 5.101      ;
; -4.158 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6]                                                 ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.099      ;
; -4.149 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                     ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.090      ;
; -4.119 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]                                                 ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 5.063      ;
; -4.111 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.052      ;
; -4.101 ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a0~portb_address_reg0 ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.372     ; 4.724      ;
; -4.079 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                     ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.020      ;
; -4.076 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.017      ;
; -4.074 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]                                                 ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.015      ;
; -4.068 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                     ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.009      ;
; -4.067 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5]                                                 ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.008      ;
; -4.045 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.053     ; 4.987      ;
; -4.040 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                     ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.981      ;
; -4.019 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 4.963      ;
; -4.018 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 4.962      ;
; -4.003 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                                                                     ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.944      ;
; -3.996 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.056     ; 4.935      ;
; -3.988 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                     ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.928      ;
; -3.987 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.053     ; 4.929      ;
; -3.984 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.053     ; 4.926      ;
; -3.983 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]                                                 ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.053     ; 4.925      ;
; -3.983 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                     ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.053     ; 4.925      ;
; -3.979 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.053     ; 4.921      ;
; -3.978 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[8]                                                 ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.919      ;
; -3.969 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[0]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 4.913      ;
; -3.968 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.909      ;
; -3.965 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                                                                     ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.053     ; 4.907      ;
; -3.964 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[1]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 4.908      ;
; -3.952 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                     ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 4.896      ;
; -3.940 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]                                                 ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.053     ; 4.882      ;
; -3.937 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]                                                 ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.878      ;
; -3.932 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[10]                                                ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.872      ;
; -3.929 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.053     ; 4.871      ;
; -3.924 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.865      ;
; -3.923 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]                                                 ; ALU:INST_ALU|r_ALU_Result[0]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 4.867      ;
; -3.920 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]                                                 ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.053     ; 4.862      ;
; -3.920 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                     ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.861      ;
; -3.919 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.860      ;
; -3.915 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6]                                                 ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.053     ; 4.857      ;
; -3.911 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6]                                                 ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.053     ; 4.853      ;
; -3.909 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.053     ; 4.851      ;
; -3.898 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6]                                                 ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.839      ;
; -3.895 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]                                                 ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.836      ;
; -3.892 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.833      ;
; -3.890 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]                                                      ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.830      ;
; -3.883 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.053     ; 4.825      ;
; -3.883 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.823      ;
; -3.878 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                     ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.819      ;
; -3.870 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]                                                      ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.810      ;
; -3.865 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.806      ;
; -3.863 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]                                                      ; ALU:INST_ALU|r_ALU_Result[1]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 4.806      ;
; -3.862 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]                                                 ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.803      ;
; -3.855 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[8]                                                 ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.795      ;
; -3.847 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]                                                 ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.053     ; 4.789      ;
; -3.843 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.053     ; 4.785      ;
; -3.837 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.778      ;
; -3.834 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.053     ; 4.776      ;
; -3.827 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[10]                                                ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.767      ;
; -3.823 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]                                                      ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.763      ;
; -3.810 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                     ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.750      ;
; -3.807 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.748      ;
; -3.792 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5]                                                 ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 4.733      ;
; -3.784 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]                                                 ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.053     ; 4.726      ;
; -3.781 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.053     ; 4.723      ;
; -3.778 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.053     ; 4.720      ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                                                                          ;
+--------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                              ; Launch Clock ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; -1.817 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.068     ; 1.556      ;
; -1.686 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.082      ; 1.480      ;
; -1.673 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.087      ; 1.475      ;
; -1.657 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.085      ; 1.452      ;
; -1.627 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.069     ; 1.365      ;
; -1.624 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.061     ; 1.371      ;
; -1.622 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.062     ; 1.371      ;
; -1.583 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.060     ; 1.466      ;
; -1.556 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.088      ; 1.359      ;
; -1.527 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.063     ; 1.275      ;
; -1.517 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.061     ; 1.399      ;
; -1.516 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.062     ; 1.262      ;
; -1.502 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.037      ; 1.247      ;
; -1.471 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.083      ; 1.264      ;
; -1.422 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.039      ; 1.169      ;
; -1.364 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.083      ; 1.159      ;
; -1.308 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.078     ; 1.551      ;
; -1.247 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.040      ; 1.478      ;
; -1.227 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.036      ; 1.472      ;
; -1.223 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.041      ; 1.450      ;
; -1.195 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.006     ; 1.379      ;
; -1.158 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.067     ; 0.898      ;
; -1.154 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.007     ; 1.337      ;
; -1.150 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.061     ; 0.897      ;
; -1.148 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.062     ; 0.897      ;
; -1.125 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.072     ; 1.371      ;
; -1.118 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.079     ; 1.360      ;
; -1.117 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.072     ; 1.368      ;
; -1.111 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.037      ; 1.357      ;
; -1.109 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; -0.060     ; 0.992      ;
; -1.064 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.001     ; 1.249      ;
; -1.036 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.039      ; 1.261      ;
; -1.031 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.037      ; 0.776      ;
; -1.030 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.073     ; 1.275      ;
; -1.009 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.073     ; 1.259      ;
; -0.984 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.001      ; 1.171      ;
; -0.982 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.085      ; 0.777      ;
; -0.980 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.084      ; 0.776      ;
; -0.972 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.089      ; 0.776      ;
; -0.927 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.041      ; 1.159      ;
; -0.747 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.006     ; 0.931      ;
; -0.651 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.072     ; 0.897      ;
; -0.649 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.077     ; 0.893      ;
; -0.643 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.072     ; 0.894      ;
; -0.593 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.001     ; 0.778      ;
; -0.547 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.041      ; 0.774      ;
; -0.543 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.042      ; 0.776      ;
; -0.527 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.038      ; 0.774      ;
+--------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_CORE_CLK'                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                                                                                 ; Launch Clock                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.090 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.190      ; 2.454      ;
; 0.015  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[7]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.188      ; 2.557      ;
; 0.015  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[6]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.188      ; 2.557      ;
; 0.015  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[4]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.188      ; 2.557      ;
; 0.015  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[5]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.188      ; 2.557      ;
; 0.041  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.190      ; 2.585      ;
; 0.041  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.190      ; 2.585      ;
; 0.041  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.190      ; 2.585      ;
; 0.041  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.190      ; 2.585      ;
; 0.060  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[3]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.190      ; 2.604      ;
; 0.060  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[2]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.190      ; 2.604      ;
; 0.060  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[1]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.190      ; 2.604      ;
; 0.060  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[0]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.190      ; 2.604      ;
; 0.077  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.188      ; 2.619      ;
; 0.077  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.188      ; 2.619      ;
; 0.077  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.188      ; 2.619      ;
; 0.077  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.188      ; 2.619      ;
; 0.221  ; data_bus:INST_data_bus|o_REGISTER[2]                         ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[15]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.072      ; 0.467      ;
; 0.221  ; data_bus:INST_data_bus|o_REGISTER[6]                         ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[23]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.077      ; 0.472      ;
; 0.234  ; data_bus:INST_data_bus|o_REGISTER[1]                         ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[13]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.072      ; 0.480      ;
; 0.289  ; data_bus:INST_data_bus|o_REGISTER[3]                         ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[17]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.001      ; 0.464      ;
; 0.298  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1] ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.339      ; 0.806      ;
; 0.312  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[3]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[3]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[4]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[4]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[5]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[5]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[10]      ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[10]                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; data_bus:INST_data_bus|o_MEMORY[6]                           ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[6]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 0.067      ; 0.053      ;
; 0.313  ; ALU:INST_ALU|r_ALU_Result[7]                                 ; ALU:INST_ALU|r_ALU_Result[7]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; ALU:INST_ALU|r_ALU_Result[0]                                 ; ALU:INST_ALU|r_ALU_Result[0]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; ALU:INST_ALU|tmp[8]                                          ; ALU:INST_ALU|tmp[8]                                                                                                     ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; ALU:INST_ALU|r_ALU_Result[1]                                 ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; ALU:INST_ALU|r_ALU_Result[2]                                 ; ALU:INST_ALU|r_ALU_Result[2]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; ALU:INST_ALU|r_ALU_Result[3]                                 ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; ALU:INST_ALU|r_ALU_Result[4]                                 ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[1]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[1]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[6]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[6]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[7]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[7]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[9]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[9]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable                                                                ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.511      ;
; 0.314  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2] ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.335      ; 0.818      ;
; 0.317  ; data_bus:INST_data_bus|o_MEMORY[1]                           ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[1]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 0.062      ; 0.053      ;
; 0.318  ; data_bus:INST_data_bus|o_MEMORY[2]                           ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[2]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 0.061      ; 0.053      ;
; 0.319  ; data_bus:INST_data_bus|o_MEMORY[0]                           ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[0]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 0.060      ; 0.053      ;
; 0.320  ; control_unit:INST_control_unit|r_state[1]                    ; control_unit:INST_control_unit|r_state[1]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.519      ;
; 0.320  ; control_unit:INST_control_unit|r_state[4]                    ; control_unit:INST_control_unit|r_state[4]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.519      ;
; 0.320  ; control_unit:INST_control_unit|r_state[2]                    ; control_unit:INST_control_unit|r_state[2]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.519      ;
; 0.320  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0] ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.339      ; 0.828      ;
; 0.328  ; data_bus:INST_data_bus|o_REGISTER[0]                         ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[11]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.006      ; 0.508      ;
; 0.330  ; data_bus:INST_data_bus|o_REGISTER[0]                         ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[11]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.006      ; 0.510      ;
; 0.331  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[26]            ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.529      ;
; 0.332  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1] ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.341      ; 0.842      ;
; 0.336  ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]         ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.336      ; 0.841      ;
; 0.340  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[12]      ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a9~porta_address_reg0           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.339      ; 0.848      ;
; 0.341  ; ALU:INST_ALU|tmp[8]                                          ; ALU:INST_ALU|r_ALU_carry_flag                                                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.539      ;
; 0.343  ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]         ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.336      ; 0.848      ;
; 0.343  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[8]       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a4~porta_address_reg0           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.337      ; 0.849      ;
; 0.344  ; data_bus:INST_data_bus|o_REGISTER[2]                         ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.356      ; 0.899      ;
; 0.344  ; data_bus:INST_data_bus|o_REGISTER[1]                         ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[13]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.072      ; 0.590      ;
; 0.350  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[8]       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a14~porta_address_reg0          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.363      ; 0.882      ;
; 0.351  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[8]       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a5~porta_address_reg0           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 0.858      ;
; 0.351  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[12]      ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a5~porta_address_reg0           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.340      ; 0.860      ;
; 0.354  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0] ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.341      ; 0.864      ;
; 0.354  ; data_bus:INST_data_bus|o_REGISTER[7]                         ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[25]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.038     ; 0.490      ;
; 0.356  ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]         ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.336      ; 0.861      ;
; 0.357  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[3]       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[7]                                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.556      ;
; 0.357  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[5]       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[11]                                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.556      ;
; 0.357  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[7]       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[15]                                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.555      ;
; 0.357  ; data_bus:INST_data_bus|o_REGISTER[7]                         ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[25]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.038     ; 0.493      ;
; 0.358  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[6]       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[13]                                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.556      ;
; 0.359  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[12]      ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a7~porta_address_reg0           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.335      ; 0.863      ;
; 0.359  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[9]       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[19]                                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.557      ;
; 0.362  ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]         ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.336      ; 0.867      ;
; 0.368  ; data_bus:INST_data_bus|o_REGISTER[6]                         ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[23]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.076      ; 0.618      ;
; 0.373  ; data_bus:INST_data_bus|o_REGISTER[2]                         ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[15]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.072      ; 0.619      ;
; 0.375  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[12]      ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a12~porta_address_reg0          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.340      ; 0.884      ;
; 0.375  ; data_bus:INST_data_bus|o_REGISTER[1]                         ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.356      ; 0.930      ;
; 0.379  ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]         ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.336      ; 0.884      ;
; 0.416  ; data_bus:INST_data_bus|o_MEMORY[3]                           ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[3]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; -0.037     ; 0.053      ;
; 0.422  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 2.190      ; 2.466      ;
; 0.423  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[24]            ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.621      ;
; 0.432  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[17]            ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.630      ;
; 0.433  ; branch_control:INST_branch_control|o_ADDRESS[7]              ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.631      ;
; 0.433  ; branch_control:INST_branch_control|o_ADDRESS[8]              ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.631      ;
; 0.434  ; data_bus:INST_data_bus|o_REGISTER[3]                         ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.285      ; 0.918      ;
; 0.445  ; data_bus:INST_data_bus|o_REGISTER[3]                         ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[17]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.001      ; 0.620      ;
; 0.447  ; data_bus:INST_data_bus|o_REGISTER[6]                         ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.365      ; 1.011      ;
; 0.451  ; data_bus:INST_data_bus|o_REGISTER[4]                         ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[19]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.041     ; 0.584      ;
; 0.463  ; data_bus:INST_data_bus|o_MEMORY[5]                           ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[5]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; -0.084     ; 0.053      ;
; 0.464  ; branch_control:INST_branch_control|o_PC_LOAD                 ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.662      ;
; 0.464  ; data_bus:INST_data_bus|o_MEMORY[4]                           ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[4]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; -0.085     ; 0.053      ;
; 0.465  ; data_bus:INST_data_bus|o_REGISTER[5]                         ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.246      ; 0.910      ;
; 0.468  ; data_bus:INST_data_bus|o_REGISTER[1]                         ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.358      ; 1.025      ;
; 0.468  ; data_bus:INST_data_bus|o_MEMORY[7]                           ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[7]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; -0.089     ; 0.053      ;
; 0.468  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[7]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 2.188      ; 2.510      ;
; 0.468  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[6]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 2.188      ; 2.510      ;
; 0.468  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[4]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 2.188      ; 2.510      ;
; 0.468  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[5]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 2.188      ; 2.510      ;
; 0.471  ; data_bus:INST_data_bus|o_REGISTER[2]                         ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.358      ; 1.028      ;
; 0.473  ; branch_control:INST_branch_control|o_ADDRESS[1]              ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.671      ;
; 0.473  ; data_bus:INST_data_bus|o_REGISTER[5]                         ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[21]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.042     ; 0.605      ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                                                                          ;
+-------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                              ; Launch Clock ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.488 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.209      ; 0.727      ;
; 0.488 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.208      ; 0.726      ;
; 0.490 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.206      ; 0.726      ;
; 0.538 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.163      ; 0.731      ;
; 0.663 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.158      ; 0.851      ;
; 0.711 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.090      ; 0.831      ;
; 0.714 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.090      ; 0.834      ;
; 0.716 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.085      ; 0.831      ;
; 0.879 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.207      ; 1.116      ;
; 0.925 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.205      ; 1.160      ;
; 0.929 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.163      ; 1.122      ;
; 0.931 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.165      ; 1.126      ;
; 0.940 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.259      ; 0.729      ;
; 0.944 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.255      ; 0.729      ;
; 0.945 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.254      ; 0.729      ;
; 0.995 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.204      ; 0.729      ;
; 1.052 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.158      ; 1.240      ;
; 1.060 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.204      ; 1.294      ;
; 1.073 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.089      ; 1.192      ;
; 1.074 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.157      ; 1.261      ;
; 1.076 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.089      ; 1.195      ;
; 1.100 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.207      ; 1.337      ;
; 1.105 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.090      ; 1.225      ;
; 1.108 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.090      ; 1.228      ;
; 1.110 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.206      ; 1.346      ;
; 1.111 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.203      ; 1.344      ;
; 1.152 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.082      ; 1.264      ;
; 1.201 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.100      ; 0.831      ;
; 1.202 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.099      ; 0.831      ;
; 1.207 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.095      ; 0.832      ;
; 1.279 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.101      ; 0.910      ;
; 1.283 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.084      ; 1.397      ;
; 1.336 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.252      ; 1.118      ;
; 1.381 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.252      ; 1.163      ;
; 1.386 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.204      ; 1.120      ;
; 1.388 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.206      ; 1.124      ;
; 1.510 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.257      ; 1.297      ;
; 1.555 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.254      ; 1.339      ;
; 1.561 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.256      ; 1.347      ;
; 1.563 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.099      ; 1.192      ;
; 1.564 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.098      ; 1.192      ;
; 1.567 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.251      ; 1.348      ;
; 1.595 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.100      ; 1.225      ;
; 1.596 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.099      ; 1.225      ;
; 1.643 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.092      ; 1.265      ;
; 1.674 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.101      ; 1.305      ;
; 1.683 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.100      ; 1.313      ;
; 1.774 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.094      ; 1.398      ;
+-------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'i_CORE_CLK'                                                                                                                                                  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock      ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; i_CORE_CLK ; Rise       ; i_CORE_CLK                                                                                                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a0~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a0~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a0~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a0~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a10~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a10~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a10~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a10~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a11~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a11~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a11~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a11~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a12~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a12~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a12~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a12~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a13~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a13~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a13~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a13~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a14~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a14~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a14~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a14~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a15~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a15~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a15~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a15~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a1~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a1~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a1~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a1~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a2~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a2~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a2~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a2~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a3~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a3~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a3~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a3~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a4~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a4~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a4~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a4~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a5~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a5~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a5~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a5~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a6~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a6~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a6~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a6~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a7~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a7~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a7~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a7~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a8~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a8~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a8~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a8~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a9~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a9~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a9~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a9~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[0]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[10]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[11]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[12]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[13]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[14]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[15]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[16]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[17]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[18]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[19]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[1]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[20]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[21]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[22]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[23]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[24]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[25]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[26]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[27]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[28]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[29]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[2]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[30]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[31]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[3]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[4]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[5]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[6]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[7]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[8]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[9]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                         ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+
; 0.462 ; 0.462        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[4]|datac                           ;
; 0.462 ; 0.462        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[5]|datac                           ;
; 0.462 ; 0.462        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[7]|datac                           ;
; 0.462 ; 0.462        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[4]|datac                         ;
; 0.462 ; 0.462        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[5]|datac                         ;
; 0.463 ; 0.463        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[7]|datac                         ;
; 0.464 ; 0.464        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[4]                        ;
; 0.464 ; 0.464        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[5]                        ;
; 0.464 ; 0.464        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[7]                        ;
; 0.467 ; 0.467        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[1]                      ;
; 0.467 ; 0.467        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[2]                      ;
; 0.467 ; 0.467        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[4]                      ;
; 0.467 ; 0.467        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[5]                      ;
; 0.467 ; 0.467        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[7]                      ;
; 0.470 ; 0.470        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[6]                      ;
; 0.471 ; 0.471        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[3]|datac                           ;
; 0.471 ; 0.471        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[3]|datac                         ;
; 0.473 ; 0.473        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[0]|datac                         ;
; 0.473 ; 0.473        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[3]                        ;
; 0.476 ; 0.476        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[3]                      ;
; 0.477 ; 0.477        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[0]|datad                           ;
; 0.477 ; 0.477        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[1]|datad                           ;
; 0.477 ; 0.477        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[2]|datad                           ;
; 0.477 ; 0.477        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[1]|datad                         ;
; 0.477 ; 0.477        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[2]|datad                         ;
; 0.478 ; 0.478        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[0]                      ;
; 0.480 ; 0.480        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[6]|datad                           ;
; 0.480 ; 0.480        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[6]|datad                         ;
; 0.485 ; 0.485        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|inclk[0] ;
; 0.485 ; 0.485        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|outclk   ;
; 0.496 ; 0.496        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[6]                        ;
; 0.499 ; 0.499        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[0]                        ;
; 0.499 ; 0.499        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[1]                        ;
; 0.499 ; 0.499        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[2]                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]|q                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[0]                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[1]                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[2]                        ;
; 0.504 ; 0.504        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[6]                        ;
; 0.514 ; 0.514        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|inclk[0] ;
; 0.514 ; 0.514        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|outclk   ;
; 0.518 ; 0.518        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[6]|datad                           ;
; 0.518 ; 0.518        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[6]|datad                         ;
; 0.522 ; 0.522        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[0]|datad                           ;
; 0.522 ; 0.522        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[1]|datad                           ;
; 0.522 ; 0.522        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[2]|datad                           ;
; 0.522 ; 0.522        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[1]|datad                         ;
; 0.522 ; 0.522        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[2]|datad                         ;
; 0.522 ; 0.522        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[0]                      ;
; 0.524 ; 0.524        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[3]                      ;
; 0.525 ; 0.525        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[0]|datac                         ;
; 0.525 ; 0.525        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[3]                        ;
; 0.527 ; 0.527        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[3]|datac                           ;
; 0.527 ; 0.527        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[3]|datac                         ;
; 0.528 ; 0.528        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[6]                      ;
; 0.532 ; 0.532        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[1]                      ;
; 0.532 ; 0.532        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[2]                      ;
; 0.532 ; 0.532        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[7]                      ;
; 0.533 ; 0.533        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[4]                        ;
; 0.533 ; 0.533        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[5]                        ;
; 0.533 ; 0.533        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[4]                      ;
; 0.533 ; 0.533        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[5]                      ;
; 0.534 ; 0.534        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[7]                        ;
; 0.535 ; 0.535        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[4]|datac                           ;
; 0.535 ; 0.535        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[5]|datac                           ;
; 0.536 ; 0.536        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[7]|datac                           ;
; 0.536 ; 0.536        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[4]|datac                         ;
; 0.536 ; 0.536        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[5]|datac                         ;
; 0.536 ; 0.536        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[7]|datac                         ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 1.967 ; 2.372 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; -1.231 ; -1.590 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]   ; i_CORE_CLK ; 6.859 ; 6.970 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0]  ; i_CORE_CLK ; 5.644 ; 5.604 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1]  ; i_CORE_CLK ; 5.966 ; 5.961 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2]  ; i_CORE_CLK ; 6.234 ; 6.241 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3]  ; i_CORE_CLK ; 6.106 ; 6.076 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4]  ; i_CORE_CLK ; 5.550 ; 5.528 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5]  ; i_CORE_CLK ; 6.859 ; 6.970 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6]  ; i_CORE_CLK ; 6.265 ; 6.264 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7]  ; i_CORE_CLK ; 6.070 ; 6.093 ; Rise       ; i_CORE_CLK      ;
; o_STATE[*]  ; i_CORE_CLK ; 6.998 ; 7.074 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[0] ; i_CORE_CLK ; 5.468 ; 5.495 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[1] ; i_CORE_CLK ; 5.879 ; 5.830 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[2] ; i_CORE_CLK ; 6.998 ; 7.074 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[3] ; i_CORE_CLK ; 5.538 ; 5.530 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[4] ; i_CORE_CLK ; 5.686 ; 5.652 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[5] ; i_CORE_CLK ; 5.866 ; 5.870 ; Rise       ; i_CORE_CLK      ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]   ; i_CORE_CLK ; 5.431 ; 5.409 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0]  ; i_CORE_CLK ; 5.522 ; 5.482 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1]  ; i_CORE_CLK ; 5.831 ; 5.824 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2]  ; i_CORE_CLK ; 6.088 ; 6.094 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3]  ; i_CORE_CLK ; 5.973 ; 5.943 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4]  ; i_CORE_CLK ; 5.431 ; 5.409 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5]  ; i_CORE_CLK ; 6.743 ; 6.854 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6]  ; i_CORE_CLK ; 6.117 ; 6.115 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7]  ; i_CORE_CLK ; 5.931 ; 5.952 ; Rise       ; i_CORE_CLK      ;
; o_STATE[*]  ; i_CORE_CLK ; 5.350 ; 5.378 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[0] ; i_CORE_CLK ; 5.350 ; 5.378 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[1] ; i_CORE_CLK ; 5.746 ; 5.697 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[2] ; i_CORE_CLK ; 6.872 ; 6.948 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[3] ; i_CORE_CLK ; 5.419 ; 5.409 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[4] ; i_CORE_CLK ; 5.561 ; 5.527 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[5] ; i_CORE_CLK ; 5.741 ; 5.744 ; Rise       ; i_CORE_CLK      ;
+-------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                    ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -2.689 ; -152.950      ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.861 ; -9.047        ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                     ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -0.101 ; -0.689        ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.249  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -3.000 ; -366.070      ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.393  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_CORE_CLK'                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.689 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 3.640      ;
; -2.684 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                     ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 3.635      ;
; -2.515 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 3.466      ;
; -2.510 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 3.461      ;
; -2.496 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                     ; ALU:INST_ALU|r_ALU_Result[1]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.032     ; 3.451      ;
; -2.483 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]                                                 ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 3.434      ;
; -2.478 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]                                                 ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 3.429      ;
; -2.471 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 3.422      ;
; -2.466 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 3.417      ;
; -2.450 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                     ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.032     ; 3.405      ;
; -2.439 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]                                                 ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 3.390      ;
; -2.434 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]                                                 ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 3.385      ;
; -2.425 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 3.376      ;
; -2.420 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 3.371      ;
; -2.397 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 3.348      ;
; -2.392 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                     ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 3.343      ;
; -2.385 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                     ; ALU:INST_ALU|r_ALU_Result[0]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.032     ; 3.340      ;
; -2.361 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                     ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 3.312      ;
; -2.352 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.304      ;
; -2.345 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 3.296      ;
; -2.322 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[1]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.032     ; 3.277      ;
; -2.297 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                     ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 3.247      ;
; -2.290 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]                                                 ; ALU:INST_ALU|r_ALU_Result[1]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.032     ; 3.245      ;
; -2.289 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 3.240      ;
; -2.284 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 3.235      ;
; -2.276 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 3.227      ;
; -2.271 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                     ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 3.222      ;
; -2.268 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                     ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 3.219      ;
; -2.251 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.203      ;
; -2.249 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]                                                 ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.201      ;
; -2.247 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.032     ; 3.202      ;
; -2.240 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]                                                 ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.032     ; 3.195      ;
; -2.232 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                                                                     ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 3.185      ;
; -2.230 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5]                                                 ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 3.181      ;
; -2.215 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.167      ;
; -2.211 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[0]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.032     ; 3.166      ;
; -2.210 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.032     ; 3.165      ;
; -2.204 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                     ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 3.154      ;
; -2.189 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6]                                                 ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 3.140      ;
; -2.188 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5]                                                 ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 3.139      ;
; -2.187 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 3.138      ;
; -2.184 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]                                                 ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 3.134      ;
; -2.179 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]                                                 ; ALU:INST_ALU|r_ALU_Result[0]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.032     ; 3.134      ;
; -2.178 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]                                                 ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.032     ; 3.133      ;
; -2.167 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 3.121      ;
; -2.161 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]                                                 ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 3.112      ;
; -2.155 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]                                                 ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 3.106      ;
; -2.145 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                     ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 3.096      ;
; -2.145 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 3.098      ;
; -2.143 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 3.094      ;
; -2.141 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[1]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.032     ; 3.096      ;
; -2.128 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.080      ;
; -2.127 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                                                                     ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.079      ;
; -2.123 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 3.073      ;
; -2.122 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[8]                                                 ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.074      ;
; -2.120 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.032     ; 3.075      ;
; -2.112 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6]                                                 ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 3.063      ;
; -2.111 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]                                                 ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 3.062      ;
; -2.106 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                     ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 3.057      ;
; -2.102 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                     ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.054      ;
; -2.100 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                                                                     ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 3.053      ;
; -2.098 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.050      ;
; -2.097 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 3.048      ;
; -2.096 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.038     ; 3.045      ;
; -2.095 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6]                                                 ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.047      ;
; -2.092 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                     ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.032     ; 3.047      ;
; -2.091 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]                                                 ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 3.041      ;
; -2.091 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 3.044      ;
; -2.088 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.040      ;
; -2.084 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]                                                 ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 3.035      ;
; -2.083 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 3.036      ;
; -2.081 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                     ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 3.031      ;
; -2.079 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 3.029      ;
; -2.077 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]                                                 ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 3.028      ;
; -2.076 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[2]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.032     ; 3.031      ;
; -2.070 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                     ; ALU:INST_ALU|tmp[8]                     ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.032     ; 3.025      ;
; -2.069 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[10]                                                ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 3.020      ;
; -2.063 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                                                                     ; ALU:INST_ALU|tmp[8]                     ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 3.020      ;
; -2.056 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                     ; ALU:INST_ALU|r_ALU_Result[0]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 3.013      ;
; -2.056 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]                                                 ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.008      ;
; -2.051 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                     ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 3.001      ;
; -2.048 ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a0~portb_address_reg0 ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.244     ; 2.791      ;
; -2.048 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6]                                                 ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.998      ;
; -2.047 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                     ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 2.998      ;
; -2.047 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]                                                 ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.997      ;
; -2.044 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 2.996      ;
; -2.033 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                     ; ALU:INST_ALU|r_ALU_Result[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.983      ;
; -2.030 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 2.984      ;
; -2.029 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]                                                      ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.979      ;
; -2.028 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[8]                                                 ; ALU:INST_ALU|r_ALU_Result[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 2.979      ;
; -2.028 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                     ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 2.979      ;
; -2.026 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]                                                      ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 2.976      ;
; -2.021 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 2.974      ;
; -2.019 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                     ; ALU:INST_ALU|r_ALU_Result[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.038     ; 2.968      ;
; -2.019 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 2.970      ;
; -2.017 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]                                                      ; ALU:INST_ALU|r_ALU_Result[1]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 2.971      ;
; -2.014 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 2.968      ;
; -2.012 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]                                                 ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 2.964      ;
; -2.011 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                     ; ALU:INST_ALU|r_ALU_Result[7]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 2.963      ;
; -2.010 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                     ; ALU:INST_ALU|r_ALU_Result[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.036     ; 2.961      ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                                                                          ;
+--------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                              ; Launch Clock ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; -0.861 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.054      ; 0.974      ;
; -0.805 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.144      ; 0.948      ;
; -0.797 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.149      ; 0.946      ;
; -0.782 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.148      ; 0.930      ;
; -0.757 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.051      ; 0.867      ;
; -0.737 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.055      ; 0.852      ;
; -0.736 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.056      ; 0.853      ;
; -0.711 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.057      ; 0.923      ;
; -0.709 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.150      ; 0.859      ;
; -0.694 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.054      ; 0.808      ;
; -0.683 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.055      ; 0.799      ;
; -0.680 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.056      ; 0.891      ;
; -0.672 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.112      ; 0.782      ;
; -0.653 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.145      ; 0.798      ;
; -0.640 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.115      ; 0.753      ;
; -0.592 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.147      ; 0.738      ;
; -0.438 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.056      ; 0.553      ;
; -0.436 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.033     ; 0.970      ;
; -0.436 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.055      ; 0.551      ;
; -0.435 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.056      ; 0.552      ;
; -0.419 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.040      ; 0.949      ;
; -0.410 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.057      ; 0.622      ;
; -0.403 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.037      ; 0.942      ;
; -0.399 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.042      ; 0.927      ;
; -0.370 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.008      ; 0.867      ;
; -0.367 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.112      ; 0.477      ;
; -0.339 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.007      ; 0.835      ;
; -0.332 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.036     ; 0.863      ;
; -0.328 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.150      ; 0.478      ;
; -0.327 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.149      ; 0.475      ;
; -0.324 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.154      ; 0.478      ;
; -0.318 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.030     ; 0.854      ;
; -0.315 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.038      ; 0.855      ;
; -0.314 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.030     ; 0.851      ;
; -0.287 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.012      ; 0.785      ;
; -0.275 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.031     ; 0.810      ;
; -0.270 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.039      ; 0.795      ;
; -0.261 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.031     ; 0.797      ;
; -0.255 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.015      ; 0.756      ;
; -0.206 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.043      ; 0.739      ;
; -0.069 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.008      ; 0.566      ;
; -0.017 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.030     ; 0.553      ;
; -0.013 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.031     ; 0.549      ;
; -0.013 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; -0.030     ; 0.550      ;
; 0.018  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.012      ; 0.480      ;
; 0.055  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.044      ; 0.475      ;
; 0.059  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.045      ; 0.476      ;
; 0.070  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.042      ; 0.474      ;
+--------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_CORE_CLK'                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                                                                                 ; Launch Clock                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.101 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.376      ; 1.494      ;
; -0.077 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[7]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.371      ; 1.513      ;
; -0.077 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[6]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.371      ; 1.513      ;
; -0.077 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[4]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.371      ; 1.513      ;
; -0.077 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[5]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.371      ; 1.513      ;
; -0.066 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[3]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.376      ; 1.529      ;
; -0.066 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[2]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.376      ; 1.529      ;
; -0.066 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[1]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.376      ; 1.529      ;
; -0.066 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[0]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.376      ; 1.529      ;
; -0.004 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.376      ; 1.591      ;
; -0.004 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.376      ; 1.591      ;
; -0.004 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.376      ; 1.591      ;
; -0.004 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.376      ; 1.591      ;
; 0.032  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.371      ; 1.622      ;
; 0.032  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.371      ; 1.622      ;
; 0.032  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.371      ; 1.622      ;
; 0.032  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.371      ; 1.622      ;
; 0.126  ; data_bus:INST_data_bus|o_REGISTER[6]                         ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[23]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.032      ; 0.272      ;
; 0.128  ; data_bus:INST_data_bus|o_REGISTER[2]                         ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[15]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.030      ; 0.272      ;
; 0.135  ; data_bus:INST_data_bus|o_REGISTER[1]                         ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[13]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.030      ; 0.279      ;
; 0.154  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1] ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.220      ; 0.478      ;
; 0.167  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0] ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.220      ; 0.491      ;
; 0.167  ; data_bus:INST_data_bus|o_REGISTER[3]                         ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[17]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.012     ; 0.269      ;
; 0.175  ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]         ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.218      ; 0.497      ;
; 0.175  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2] ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.214      ; 0.493      ;
; 0.175  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1] ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.224      ; 0.503      ;
; 0.179  ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]         ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.218      ; 0.501      ;
; 0.179  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[8]       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a4~porta_address_reg0           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.219      ; 0.502      ;
; 0.183  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[12]      ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a9~porta_address_reg0           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.219      ; 0.506      ;
; 0.186  ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]         ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.218      ; 0.508      ;
; 0.187  ; ALU:INST_ALU|r_ALU_Result[7]                                 ; ALU:INST_ALU|r_ALU_Result[7]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[1]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[1]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[6]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[6]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[7]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[7]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[9]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[9]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.307      ;
; 0.188  ; ALU:INST_ALU|r_ALU_Result[0]                                 ; ALU:INST_ALU|r_ALU_Result[0]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; ALU:INST_ALU|tmp[8]                                          ; ALU:INST_ALU|tmp[8]                                                                                                     ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; ALU:INST_ALU|r_ALU_Result[1]                                 ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; ALU:INST_ALU|r_ALU_Result[2]                                 ; ALU:INST_ALU|r_ALU_Result[2]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; ALU:INST_ALU|r_ALU_Result[3]                                 ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; ALU:INST_ALU|r_ALU_Result[4]                                 ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]         ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.218      ; 0.510      ;
; 0.188  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[3]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[3]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[4]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[4]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[5]       ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[5]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[10]      ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[10]                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable                                                                ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.191  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[12]      ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a7~porta_address_reg0           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.216      ; 0.511      ;
; 0.194  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[26]            ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.314      ;
; 0.195  ; control_unit:INST_control_unit|r_state[1]                    ; control_unit:INST_control_unit|r_state[1]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.314      ;
; 0.195  ; control_unit:INST_control_unit|r_state[4]                    ; control_unit:INST_control_unit|r_state[4]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.314      ;
; 0.195  ; control_unit:INST_control_unit|r_state[2]                    ; control_unit:INST_control_unit|r_state[2]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.314      ;
; 0.196  ; ALU:INST_ALU|tmp[8]                                          ; ALU:INST_ALU|r_ALU_carry_flag                                                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.315      ;
; 0.196  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0] ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.224      ; 0.524      ;
; 0.197  ; data_bus:INST_data_bus|o_REGISTER[1]                         ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[13]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.030      ; 0.341      ;
; 0.199  ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]         ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.218      ; 0.521      ;
; 0.200  ; data_bus:INST_data_bus|o_REGISTER[0]                         ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[11]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.008     ; 0.306      ;
; 0.200  ; data_bus:INST_data_bus|o_REGISTER[2]                         ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.210      ; 0.544      ;
; 0.201  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[8]       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a14~porta_address_reg0          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.237      ; 0.542      ;
; 0.202  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[12]      ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a5~porta_address_reg0           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.221      ; 0.527      ;
; 0.202  ; data_bus:INST_data_bus|o_REGISTER[0]                         ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[11]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.008     ; 0.308      ;
; 0.203  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[8]       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a5~porta_address_reg0           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.220      ; 0.527      ;
; 0.205  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[7]       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[15]                                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.325      ;
; 0.205  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[9]       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[19]                                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.325      ;
; 0.206  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[5]       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[11]                                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.325      ;
; 0.206  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[6]       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[13]                                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.326      ;
; 0.207  ; data_bus:INST_data_bus|o_REGISTER[7]                         ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[25]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.041     ; 0.280      ;
; 0.209  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[3]       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[7]                                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.328      ;
; 0.209  ; data_bus:INST_data_bus|o_REGISTER[1]                         ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.210      ; 0.553      ;
; 0.209  ; data_bus:INST_data_bus|o_REGISTER[6]                         ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[23]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.031      ; 0.354      ;
; 0.210  ; data_bus:INST_data_bus|o_REGISTER[7]                         ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[25]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.041     ; 0.283      ;
; 0.211  ; data_bus:INST_data_bus|o_REGISTER[2]                         ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[15]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.030      ; 0.355      ;
; 0.214  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[12]      ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a12~porta_address_reg0          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.221      ; 0.539      ;
; 0.247  ; data_bus:INST_data_bus|o_REGISTER[3]                         ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.168      ; 0.549      ;
; 0.249  ; data_bus:INST_data_bus|o_REGISTER[6]                         ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.220      ; 0.603      ;
; 0.252  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[24]            ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.372      ;
; 0.252  ; data_bus:INST_data_bus|o_REGISTER[3]                         ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[17]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.012     ; 0.354      ;
; 0.253  ; branch_control:INST_branch_control|o_ADDRESS[7]              ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.373      ;
; 0.253  ; branch_control:INST_branch_control|o_ADDRESS[8]              ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.373      ;
; 0.254  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[17]            ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.373      ;
; 0.257  ; data_bus:INST_data_bus|o_REGISTER[1]                         ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.214      ; 0.605      ;
; 0.262  ; branch_control:INST_branch_control|o_ADDRESS[1]              ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.381      ;
; 0.265  ; data_bus:INST_data_bus|o_REGISTER[2]                         ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.214      ; 0.613      ;
; 0.265  ; data_bus:INST_data_bus|o_REGISTER[4]                         ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[19]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.043     ; 0.336      ;
; 0.266  ; branch_control:INST_branch_control|o_ADDRESS[4]              ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.385      ;
; 0.267  ; branch_control:INST_branch_control|o_ADDRESS[3]              ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.386      ;
; 0.269  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[1]       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[3]                                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.389      ;
; 0.270  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[4]       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[9]                                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.389      ;
; 0.271  ; data_bus:INST_data_bus|o_REGISTER[5]                         ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.144      ; 0.549      ;
; 0.272  ; branch_control:INST_branch_control|o_ADDRESS[5]              ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.391      ;
; 0.272  ; branch_control:INST_branch_control|o_ADDRESS[0]              ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.391      ;
; 0.272  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[8]       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a9~porta_address_reg0           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.218      ; 0.594      ;
; 0.273  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[22]            ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.392      ;
; 0.279  ; data_bus:INST_data_bus|o_REGISTER[5]                         ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[21]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.044     ; 0.349      ;
; 0.279  ; data_bus:INST_data_bus|o_REGISTER[4]                         ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[19]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.043     ; 0.350      ;
; 0.282  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[8]       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[17]                                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.402      ;
; 0.282  ; data_bus:INST_data_bus|o_REGISTER[5]                         ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[21]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.044     ; 0.352      ;
; 0.283  ; branch_control:INST_branch_control|o_PC_LOAD                 ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.403      ;
; 0.285  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[8]       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a12~porta_address_reg0          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.220      ; 0.609      ;
; 0.289  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[8]       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a7~porta_address_reg0           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.215      ; 0.608      ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                                                                          ;
+-------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                              ; Launch Clock ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.249 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.153      ; 0.432      ;
; 0.249 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.152      ; 0.431      ;
; 0.251 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.150      ; 0.431      ;
; 0.286 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.119      ; 0.435      ;
; 0.366 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.115      ; 0.511      ;
; 0.387 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.074      ; 0.491      ;
; 0.388 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.073      ; 0.491      ;
; 0.388 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.074      ; 0.492      ;
; 0.454 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.151      ; 0.635      ;
; 0.506 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.122      ; 0.658      ;
; 0.511 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.147      ; 0.688      ;
; 0.515 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.119      ; 0.664      ;
; 0.567 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.147      ; 0.744      ;
; 0.580 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.114      ; 0.724      ;
; 0.580 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.073      ; 0.683      ;
; 0.587 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.073      ; 0.690      ;
; 0.594 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.115      ; 0.739      ;
; 0.611 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.150      ; 0.791      ;
; 0.615 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.074      ; 0.719      ;
; 0.616 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.074      ; 0.720      ;
; 0.629 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.145      ; 0.804      ;
; 0.631 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.148      ; 0.809      ;
; 0.638 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.266      ; 0.434      ;
; 0.640 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.261      ; 0.431      ;
; 0.642 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.262      ; 0.434      ;
; 0.645 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.068      ; 0.743      ;
; 0.679 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.223      ; 0.432      ;
; 0.714 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.072      ; 0.816      ;
; 0.799 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.163      ; 0.492      ;
; 0.799 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.163      ; 0.492      ;
; 0.801 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.163      ; 0.494      ;
; 0.845 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.259      ; 0.634      ;
; 0.847 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.165      ; 0.542      ;
; 0.899 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.226      ; 0.655      ;
; 0.904 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.257      ; 0.691      ;
; 0.909 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.223      ; 0.662      ;
; 0.954 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.263      ; 0.747      ;
; 0.994 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.162      ; 0.686      ;
; 0.998 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.162      ; 0.690      ;
; 1.004 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.260      ; 0.794      ;
; 1.017 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.261      ; 0.808      ;
; 1.023 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.256      ; 0.809      ;
; 1.027 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.163      ; 0.720      ;
; 1.029 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.163      ; 0.722      ;
; 1.056 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.158      ; 0.744      ;
; 1.061 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.164      ; 0.755      ;
; 1.075 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.165      ; 0.770      ;
; 1.125 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.162      ; 0.817      ;
+-------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'i_CORE_CLK'                                                                                                                                         ;
+--------+--------------+----------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock      ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; i_CORE_CLK ; Rise       ; i_CORE_CLK                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[0]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[1]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[2]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[3]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[4]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[5]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[6]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[7]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_carry_flag                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_negative_flag                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_overflow_flag                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_zero_flag                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|tmp[8]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[0]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[10]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[11]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[12]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[13]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[14]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[15]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[16]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[17]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[18]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[19]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[1]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[20]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[21]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[22]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[23]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[24]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[25]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[26]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[27]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[28]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[29]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[2]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[30]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[31]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[32]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[33]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[34]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[35]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[36]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[37]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[38]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[39]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[3]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[40]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[41]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[42]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[43]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[44]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[4]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[5]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[6]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[7]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[8]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[9]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|addr_store_b[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|address_reg_b[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a10~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a10~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a10~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a11~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a11~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a12~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a12~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a13~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a13~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a14~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a14~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a15~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a15~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a15~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a2~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a2~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a2~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a3~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_lgn1:auto_generated|ram_block1a3~porta_we_reg        ;
+--------+--------------+----------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                         ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+
; 0.393 ; 0.393        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[4]                        ;
; 0.393 ; 0.393        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[5]                        ;
; 0.393 ; 0.393        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[7]                        ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[5]|datac                         ;
; 0.396 ; 0.396        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[4]|datac                           ;
; 0.396 ; 0.396        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[5]|datac                           ;
; 0.396 ; 0.396        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[7]|datac                           ;
; 0.396 ; 0.396        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[4]|datac                         ;
; 0.397 ; 0.397        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[7]|datac                         ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[1]                      ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[2]                      ;
; 0.401 ; 0.401        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[3]                        ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[5]                      ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[4]                      ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[6]                      ;
; 0.403 ; 0.403        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[7]                      ;
; 0.404 ; 0.404        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[3]|datac                           ;
; 0.405 ; 0.405        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[0]|datad                           ;
; 0.405 ; 0.405        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[1]|datad                           ;
; 0.405 ; 0.405        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[1]|datad                         ;
; 0.405 ; 0.405        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[2]|datad                         ;
; 0.405 ; 0.405        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[3]|datac                         ;
; 0.406 ; 0.406        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[2]|datad                           ;
; 0.406 ; 0.406        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[0]|datac                         ;
; 0.408 ; 0.408        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[6]|datad                           ;
; 0.408 ; 0.408        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[6]|datad                         ;
; 0.410 ; 0.410        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[0]                        ;
; 0.410 ; 0.410        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[1]                        ;
; 0.411 ; 0.411        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[2]                        ;
; 0.411 ; 0.411        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[3]                      ;
; 0.412 ; 0.412        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[0]                      ;
; 0.413 ; 0.413        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[6]                        ;
; 0.438 ; 0.438        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|inclk[0] ;
; 0.438 ; 0.438        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]|q                ;
; 0.560 ; 0.560        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|inclk[0] ;
; 0.560 ; 0.560        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|outclk   ;
; 0.585 ; 0.585        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[6]                        ;
; 0.585 ; 0.585        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[0]                      ;
; 0.586 ; 0.586        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[3]                      ;
; 0.587 ; 0.587        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[0]                        ;
; 0.587 ; 0.587        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[1]                        ;
; 0.588 ; 0.588        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[2]                        ;
; 0.589 ; 0.589        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[6]|datad                           ;
; 0.589 ; 0.589        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[6]|datad                         ;
; 0.591 ; 0.591        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[0]|datad                           ;
; 0.591 ; 0.591        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[1]|datad                           ;
; 0.591 ; 0.591        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[0]|datac                         ;
; 0.591 ; 0.591        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[1]|datad                         ;
; 0.591 ; 0.591        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[2]|datad                         ;
; 0.592 ; 0.592        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[2]|datad                           ;
; 0.592 ; 0.592        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[3]|datac                           ;
; 0.592 ; 0.592        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[3]|datac                         ;
; 0.594 ; 0.594        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[6]                      ;
; 0.594 ; 0.594        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[7]                      ;
; 0.595 ; 0.595        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[3]                        ;
; 0.595 ; 0.595        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[4]                      ;
; 0.595 ; 0.595        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[5]                      ;
; 0.596 ; 0.596        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[1]                      ;
; 0.596 ; 0.596        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[2]                      ;
; 0.600 ; 0.600        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[4]|datac                           ;
; 0.600 ; 0.600        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[5]|datac                           ;
; 0.600 ; 0.600        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[7]|datac                         ;
; 0.601 ; 0.601        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[7]|datac                           ;
; 0.601 ; 0.601        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[4]|datac                         ;
; 0.601 ; 0.601        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[5]|datac                         ;
; 0.603 ; 0.603        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[4]                        ;
; 0.603 ; 0.603        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[5]                        ;
; 0.604 ; 0.604        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[7]                        ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 1.272 ; 1.906 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; -0.795 ; -1.371 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]   ; i_CORE_CLK ; 4.366 ; 4.598 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0]  ; i_CORE_CLK ; 3.526 ; 3.608 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1]  ; i_CORE_CLK ; 3.756 ; 3.883 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2]  ; i_CORE_CLK ; 3.935 ; 4.100 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3]  ; i_CORE_CLK ; 3.846 ; 3.951 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4]  ; i_CORE_CLK ; 3.459 ; 3.554 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5]  ; i_CORE_CLK ; 4.366 ; 4.598 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6]  ; i_CORE_CLK ; 3.917 ; 4.064 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7]  ; i_CORE_CLK ; 3.793 ; 3.958 ; Rise       ; i_CORE_CLK      ;
; o_STATE[*]  ; i_CORE_CLK ; 4.484 ; 4.680 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[0] ; i_CORE_CLK ; 3.505 ; 3.424 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[1] ; i_CORE_CLK ; 3.658 ; 3.768 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[2] ; i_CORE_CLK ; 4.484 ; 4.680 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[3] ; i_CORE_CLK ; 3.469 ; 3.558 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[4] ; i_CORE_CLK ; 3.519 ; 3.613 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[5] ; i_CORE_CLK ; 3.701 ; 3.794 ; Rise       ; i_CORE_CLK      ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]   ; i_CORE_CLK ; 3.382 ; 3.473 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0]  ; i_CORE_CLK ; 3.447 ; 3.526 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1]  ; i_CORE_CLK ; 3.668 ; 3.790 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2]  ; i_CORE_CLK ; 3.840 ; 3.998 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3]  ; i_CORE_CLK ; 3.761 ; 3.861 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4]  ; i_CORE_CLK ; 3.382 ; 3.473 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5]  ; i_CORE_CLK ; 4.292 ; 4.520 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6]  ; i_CORE_CLK ; 3.822 ; 3.962 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7]  ; i_CORE_CLK ; 3.702 ; 3.861 ; Rise       ; i_CORE_CLK      ;
; o_STATE[*]  ; i_CORE_CLK ; 3.392 ; 3.349 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[0] ; i_CORE_CLK ; 3.426 ; 3.349 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[1] ; i_CORE_CLK ; 3.573 ; 3.678 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[2] ; i_CORE_CLK ; 4.404 ; 4.595 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[3] ; i_CORE_CLK ; 3.392 ; 3.477 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[4] ; i_CORE_CLK ; 3.440 ; 3.530 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[5] ; i_CORE_CLK ; 3.621 ; 3.710 ; Rise       ; i_CORE_CLK      ;
+-------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                          ;
+---------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                         ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                              ; -5.570   ; -0.101 ; N/A      ; N/A     ; -3.000              ;
;  i_CORE_CLK                                                   ; -5.570   ; -0.101 ; N/A      ; N/A     ; -3.000              ;
;  instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -1.990   ; 0.249  ; N/A      ; N/A     ; 0.393               ;
; Design-wide TNS                                               ; -494.671 ; -0.689 ; 0.0      ; 0.0     ; -466.792            ;
;  i_CORE_CLK                                                   ; -469.259 ; -0.689 ; N/A      ; N/A     ; -466.792            ;
;  instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -25.412  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------------+----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 2.283 ; 2.776 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; -0.795 ; -1.371 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]   ; i_CORE_CLK ; 7.160 ; 7.332 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0]  ; i_CORE_CLK ; 5.957 ; 5.962 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1]  ; i_CORE_CLK ; 6.313 ; 6.380 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2]  ; i_CORE_CLK ; 6.595 ; 6.671 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3]  ; i_CORE_CLK ; 6.441 ; 6.478 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4]  ; i_CORE_CLK ; 5.861 ; 5.866 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5]  ; i_CORE_CLK ; 7.160 ; 7.332 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6]  ; i_CORE_CLK ; 6.625 ; 6.702 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7]  ; i_CORE_CLK ; 6.411 ; 6.483 ; Rise       ; i_CORE_CLK      ;
; o_STATE[*]  ; i_CORE_CLK ; 7.307 ; 7.421 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[0] ; i_CORE_CLK ; 5.795 ; 5.796 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[1] ; i_CORE_CLK ; 6.210 ; 6.230 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[2] ; i_CORE_CLK ; 7.307 ; 7.421 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[3] ; i_CORE_CLK ; 5.835 ; 5.884 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[4] ; i_CORE_CLK ; 6.000 ; 6.030 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[5] ; i_CORE_CLK ; 6.175 ; 6.217 ; Rise       ; i_CORE_CLK      ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]   ; i_CORE_CLK ; 3.382 ; 3.473 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0]  ; i_CORE_CLK ; 3.447 ; 3.526 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1]  ; i_CORE_CLK ; 3.668 ; 3.790 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2]  ; i_CORE_CLK ; 3.840 ; 3.998 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3]  ; i_CORE_CLK ; 3.761 ; 3.861 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4]  ; i_CORE_CLK ; 3.382 ; 3.473 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5]  ; i_CORE_CLK ; 4.292 ; 4.520 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6]  ; i_CORE_CLK ; 3.822 ; 3.962 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7]  ; i_CORE_CLK ; 3.702 ; 3.861 ; Rise       ; i_CORE_CLK      ;
; o_STATE[*]  ; i_CORE_CLK ; 3.392 ; 3.349 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[0] ; i_CORE_CLK ; 3.426 ; 3.349 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[1] ; i_CORE_CLK ; 3.573 ; 3.678 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[2] ; i_CORE_CLK ; 4.404 ; 4.595 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[3] ; i_CORE_CLK ; 3.392 ; 3.477 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[4] ; i_CORE_CLK ; 3.440 ; 3.530 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[5] ; i_CORE_CLK ; 3.621 ; 3.710 ; Rise       ; i_CORE_CLK      ;
+-------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_DATA[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_STATE[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_STATE[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_STATE[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_STATE[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_STATE[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_STATE[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_STATE[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_CORE_HALT             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_CORE_CLK              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_CORE_RESET            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_DATA[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-09 s                  ; 3.41e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-09 s                 ; 3.41e-09 s                 ; Yes                       ; Yes                       ;
; o_DATA[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.33 V              ; -0.00341 V          ; 0.17 V                               ; 0.084 V                              ; 3.33e-09 s                  ; 3.24e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.33 V             ; -0.00341 V         ; 0.17 V                              ; 0.084 V                             ; 3.33e-09 s                 ; 3.24e-09 s                 ; Yes                       ; Yes                       ;
; o_STATE[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_DATA[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; o_DATA[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; o_DATA[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; o_STATE[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; o_STATE[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                         ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; i_CORE_CLK                                                   ; i_CORE_CLK                                                   ; 4635     ; 0        ; 0        ; 0        ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK                                                   ; 49       ; 25       ; 0        ; 0        ;
; i_CORE_CLK                                                   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 24       ; 0        ; 24       ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                          ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; i_CORE_CLK                                                   ; i_CORE_CLK                                                   ; 4635     ; 0        ; 0        ; 0        ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK                                                   ; 49       ; 25       ; 0        ; 0        ;
; i_CORE_CLK                                                   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 24       ; 0        ; 24       ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 16    ; 16   ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 14    ; 14   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.4 Build 182 03/12/2014 SJ Web Edition
    Info: Processing started: Thu Apr 18 15:49:06 2019
Info: Command: quartus_sta cpu_core -c cpu_core
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'cpu_core.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_CORE_CLK i_CORE_CLK
    Info (332105): create_clock -period 1.000 -name instruction_decoder:INST_instruction_decoder|o_BUS_select[0] instruction_decoder:INST_instruction_decoder|o_BUS_select[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.570
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.570            -469.259 i_CORE_CLK 
    Info (332119):    -1.990             -25.412 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info (332146): Worst-case hold slack is -0.098
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.098              -0.098 i_CORE_CLK 
    Info (332119):     0.483               0.000 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -466.792 i_CORE_CLK 
    Info (332119):     0.416               0.000 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.878
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.878            -394.738 i_CORE_CLK 
    Info (332119):    -1.817             -22.670 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info (332146): Worst-case hold slack is -0.090
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.090              -0.090 i_CORE_CLK 
    Info (332119):     0.488               0.000 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -466.792 i_CORE_CLK 
    Info (332119):     0.462               0.000 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.689
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.689            -152.950 i_CORE_CLK 
    Info (332119):    -0.861              -9.047 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info (332146): Worst-case hold slack is -0.101
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.101              -0.689 i_CORE_CLK 
    Info (332119):     0.249               0.000 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -366.070 i_CORE_CLK 
    Info (332119):     0.393               0.000 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4647 megabytes
    Info: Processing ended: Thu Apr 18 15:49:08 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


