#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\Users\gabme\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Users\gabme\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\gabme\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\gabme\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\gabme\iverilog\lib\ivl\va_math.vpi";
S_000001dd56c1f9b0 .scope module, "processor_tb" "processor_tb" 2 3;
 .timescale -12 -12;
v000001dd56ca5a80_0 .net "ADR_1_wire", 7 0, v000001dd56ca33c0_0;  1 drivers
v000001dd56ca6ac0_0 .net "ADR_2_wire", 7 0, v000001dd56ca4400_0;  1 drivers
v000001dd56ca5e40_0 .net "ADR_3_wire", 7 0, v000001dd56ca4b80_0;  1 drivers
v000001dd56ca6b60_0 .net "PC_en_wire", 0 0, v000001dd56ca3780_0;  1 drivers
v000001dd56ca7f60_0 .net "PC_inc_wire", 0 0, v000001dd56ca4c20_0;  1 drivers
v000001dd56ca77e0_0 .net "PC_wire", 7 0, v000001dd56ca4f40_0;  1 drivers
v000001dd56ca8140_0 .net "RD1_wire", 7 0, v000001dd56ca58a0_0;  1 drivers
v000001dd56ca8000_0 .net "RD2_wire", 7 0, v000001dd56ca3460_0;  1 drivers
v000001dd56ca5b20_0 .var "clk", 0 0;
v000001dd56ca6c00_0 .net "command_word_wire", 23 0, v000001dd56ca3320_0;  1 drivers
v000001dd56ca6160_0 .net "current_state_out_wire", 7 0, v000001dd56ca4540_0;  1 drivers
v000001dd56ca80a0_0 .net "data_out", 7 0, v000001dd56ca5120_0;  1 drivers
v000001dd56ca5ee0_0 .var "rst", 0 0;
S_000001dd56a39a70 .scope module, "DUT" "processor" 2 20, 3 9 0, S_000001dd56c1f9b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 8 "PC_wire";
    .port_info 3 /OUTPUT 8 "data_out";
    .port_info 4 /OUTPUT 8 "ADR_1_wire";
    .port_info 5 /OUTPUT 8 "ADR_2_wire";
    .port_info 6 /OUTPUT 8 "ADR_3_wire";
    .port_info 7 /OUTPUT 8 "RD1_wire";
    .port_info 8 /OUTPUT 8 "RD2_wire";
    .port_info 9 /OUTPUT 1 "PC_inc_wire";
    .port_info 10 /OUTPUT 1 "PC_en_wire";
    .port_info 11 /OUTPUT 8 "current_state_out_wire";
    .port_info 12 /OUTPUT 24 "command_word_wire";
v000001dd56ca3b40_0 .net "ADR_1_wire", 7 0, v000001dd56ca33c0_0;  alias, 1 drivers
v000001dd56ca4720_0 .net "ADR_2_wire", 7 0, v000001dd56ca4400_0;  alias, 1 drivers
v000001dd56ca4a40_0 .net "ADR_3_wire", 7 0, v000001dd56ca4b80_0;  alias, 1 drivers
v000001dd56ca74c0_0 .net "ALU_sel_wire", 7 0, v000001dd56ca3be0_0;  1 drivers
v000001dd56ca7380_0 .net "IR_load_wire", 0 0, v000001dd56ca5440_0;  1 drivers
v000001dd56ca7560_0 .net "MAR_instruction_wire", 7 0, v000001dd56ca54e0_0;  1 drivers
o000001dd56c2fe18 .functor BUFZ 1, C4<z>; HiZ drive
v000001dd56ca6700_0 .net "MAR_load", 0 0, o000001dd56c2fe18;  0 drivers
v000001dd56ca5bc0_0 .net "MAR_load_wire", 0 0, v000001dd56ca5080_0;  1 drivers
v000001dd56ca7920_0 .net "PC_en_wire", 0 0, v000001dd56ca3780_0;  alias, 1 drivers
v000001dd56ca7600_0 .net "PC_inc_wire", 0 0, v000001dd56ca4c20_0;  alias, 1 drivers
v000001dd56ca7240_0 .net "PC_load_wire", 7 0, v000001dd56ca44a0_0;  1 drivers
v000001dd56ca6520_0 .net "PC_wire", 7 0, v000001dd56ca4f40_0;  alias, 1 drivers
v000001dd56ca7e20_0 .net "Path_Type_wire", 1 0, v000001dd56ca56c0_0;  1 drivers
v000001dd56ca6840_0 .net "RD1_wire", 7 0, v000001dd56ca58a0_0;  alias, 1 drivers
v000001dd56ca5da0_0 .net "RD2_wire", 7 0, v000001dd56ca3460_0;  alias, 1 drivers
v000001dd56ca67a0_0 .net "ReadyRegFlag_wire", 0 0, v000001dd56ca4ea0_0;  1 drivers
L_000001dd56cc02c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001dd56ca6980_0 .net/2u *"_ivl_0", 1 0, L_000001dd56cc02c8;  1 drivers
v000001dd56ca6a20_0 .net *"_ivl_10", 0 0, L_000001dd56caf700;  1 drivers
L_000001dd56cc03a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001dd56ca7b00_0 .net/2u *"_ivl_12", 7 0, L_000001dd56cc03a0;  1 drivers
v000001dd56ca7a60_0 .net *"_ivl_14", 7 0, L_000001dd56cb1be0;  1 drivers
v000001dd56ca6f20_0 .net *"_ivl_16", 7 0, L_000001dd56cb04c0;  1 drivers
v000001dd56ca5d00_0 .net *"_ivl_2", 0 0, L_000001dd56cb1640;  1 drivers
L_000001dd56cc0310 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001dd56ca7ba0_0 .net/2u *"_ivl_4", 1 0, L_000001dd56cc0310;  1 drivers
v000001dd56ca76a0_0 .net *"_ivl_6", 0 0, L_000001dd56cb1b40;  1 drivers
L_000001dd56cc0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001dd56ca7ce0_0 .net/2u *"_ivl_8", 1 0, L_000001dd56cc0358;  1 drivers
v000001dd56ca7c40_0 .net "clk", 0 0, v000001dd56ca5b20_0;  1 drivers
v000001dd56ca79c0_0 .net "command_word_wire", 23 0, v000001dd56ca3320_0;  alias, 1 drivers
v000001dd56ca72e0_0 .net "current_state_out_wire", 7 0, v000001dd56ca4540_0;  alias, 1 drivers
v000001dd56ca81e0_0 .var "data_in", 7 0;
v000001dd56ca7740_0 .net "data_out", 7 0, v000001dd56ca5120_0;  alias, 1 drivers
v000001dd56ca60c0_0 .net "flag_wire", 6 0, v000001dd56c9a950_0;  1 drivers
v000001dd56ca65c0_0 .net "mux_result_wire", 7 0, L_000001dd56cb1460;  1 drivers
v000001dd56ca6340_0 .net "operation_result_wire", 7 0, v000001dd56c9c430_0;  1 drivers
v000001dd56ca71a0_0 .net "rd_en", 0 0, v000001dd56ca45e0_0;  1 drivers
v000001dd56ca68e0_0 .net "regReadEnable_wire", 0 0, v000001dd56ca4900_0;  1 drivers
v000001dd56ca7d80_0 .net "regWriteEnable_wire", 0 0, v000001dd56ca36e0_0;  1 drivers
v000001dd56ca7880_0 .net "rst", 0 0, v000001dd56ca5ee0_0;  1 drivers
v000001dd56ca7ec0_0 .var "write_adress", 7 0;
v000001dd56ca5c60_0 .net "write_data_wire", 7 0, v000001dd56ca4680_0;  1 drivers
o000001dd56c30ad8 .functor BUFZ 1, C4<z>; HiZ drive
v000001dd56ca7420_0 .net "write_en", 0 0, o000001dd56c30ad8;  0 drivers
L_000001dd56cb1640 .cmp/eq 2, v000001dd56ca56c0_0, L_000001dd56cc02c8;
L_000001dd56cb1b40 .cmp/eq 2, v000001dd56ca56c0_0, L_000001dd56cc0310;
L_000001dd56caf700 .cmp/eq 2, v000001dd56ca56c0_0, L_000001dd56cc0358;
L_000001dd56cb1be0 .functor MUXZ 8, L_000001dd56cc03a0, v000001dd56ca4680_0, L_000001dd56caf700, C4<>;
L_000001dd56cb04c0 .functor MUXZ 8, L_000001dd56cb1be0, v000001dd56ca58a0_0, L_000001dd56cb1b40, C4<>;
L_000001dd56cb1460 .functor MUXZ 8, L_000001dd56cb04c0, v000001dd56c9c430_0, L_000001dd56cb1640, C4<>;
S_000001dd56a61ef0 .scope module, "ArithmeticLogicUnit" "ALU" 3 85, 4 32 0, S_000001dd56a39a70;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "operand1";
    .port_info 1 /INPUT 8 "operand2";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 8 "operation_result";
    .port_info 4 /INPUT 8 "ALU_sel";
    .port_info 5 /OUTPUT 7 "Flags";
    .port_info 6 /OUTPUT 1 "eq";
    .port_info 7 /OUTPUT 1 "gt";
    .port_info 8 /OUTPUT 1 "lt";
P_000001dd56a5d9b0 .param/l "ADD" 1 4 42, C4<00000011>;
P_000001dd56a5d9e8 .param/l "CMP" 1 4 60, C4<00011000>;
P_000001dd56a5da20 .param/l "DEC" 1 4 47, C4<00010010>;
P_000001dd56a5da58 .param/l "DIV" 1 4 45, C4<00000110>;
P_000001dd56a5da90 .param/l "INC" 1 4 46, C4<00010000>;
P_000001dd56a5dac8 .param/l "L_AND" 1 4 51, C4<00001000>;
P_000001dd56a5db00 .param/l "L_NAND" 1 4 52, C4<00001110>;
P_000001dd56a5db38 .param/l "L_NOR" 1 4 53, C4<00001101>;
P_000001dd56a5db70 .param/l "L_NOT" 1 4 54, C4<00001010>;
P_000001dd56a5dba8 .param/l "L_OR" 1 4 55, C4<00001001>;
P_000001dd56a5dbe0 .param/l "L_ROL" 1 4 58, C4<00010110>;
P_000001dd56a5dc18 .param/l "L_ROR" 1 4 59, C4<00010111>;
P_000001dd56a5dc50 .param/l "L_XNOR" 1 4 56, C4<00001111>;
P_000001dd56a5dc88 .param/l "L_XOR" 1 4 57, C4<00010001>;
P_000001dd56a5dcc0 .param/l "MOD" 1 4 48, C4<00000111>;
P_000001dd56a5dcf8 .param/l "MULT" 1 4 44, C4<00000101>;
P_000001dd56a5dd30 .param/l "SL" 1 4 49, C4<00010100>;
P_000001dd56a5dd68 .param/l "SR" 1 4 50, C4<00010101>;
P_000001dd56a5dda0 .param/l "SUB" 1 4 43, C4<00000100>;
v000001dd56c9bc10_0 .net "ALU_sel", 7 0, v000001dd56ca3be0_0;  alias, 1 drivers
v000001dd56c9a950_0 .var "Flags", 6 0;
v000001dd56c9a9f0_0 .net "add_carry", 0 0, L_000001dd56bb8df0;  1 drivers
v000001dd56c99c30_0 .net "add_result", 7 0, L_000001dd56ca8820;  1 drivers
v000001dd56c99cd0_0 .net "and_result", 7 0, v000001dd56c78f50_0;  1 drivers
v000001dd56c9b530_0 .net "clk", 0 0, v000001dd56ca5b20_0;  alias, 1 drivers
v000001dd56c99eb0_0 .net "dec_carry", 0 0, L_000001dd56caf210;  1 drivers
v000001dd56c99f50_0 .net "decrement_result", 7 0, L_000001dd56cb16e0;  1 drivers
v000001dd56c9b7b0_0 .net "div_rest", 7 0, v000001dd56c82ee0_0;  1 drivers
v000001dd56c99ff0_0 .net "div_result", 7 0, v000001dd56c81680_0;  1 drivers
v000001dd56c9ae50_0 .var "eq", 0 0;
v000001dd56c9b850_0 .var "gt", 0 0;
v000001dd56c9a090_0 .net "inc_carry", 0 0, L_000001dd56caec60;  1 drivers
v000001dd56c9a3b0_0 .net "increment_result", 7 0, L_000001dd56ca0ee0;  1 drivers
v000001dd56c9a590_0 .var "lt", 0 0;
v000001dd56c9aa90_0 .net "mod_result", 7 0, v000001dd56c7df00_0;  1 drivers
v000001dd56c9a630_0 .net "mult_result", 7 0, v000001dd56c8a580_0;  1 drivers
v000001dd56c9adb0_0 .net "nand_result", 7 0, v000001dd56c8a4e0_0;  1 drivers
v000001dd56c9b0d0_0 .net "nor_result", 7 0, v000001dd56c8a760_0;  1 drivers
v000001dd56c9c6b0_0 .net "not_result", 7 0, v000001dd56c8a620_0;  1 drivers
v000001dd56c9c890_0 .net "operand1", 7 0, v000001dd56ca58a0_0;  alias, 1 drivers
v000001dd56c9c570_0 .net "operand2", 7 0, v000001dd56ca58a0_0;  alias, 1 drivers
v000001dd56c9c430_0 .var "operation_result", 7 0;
v000001dd56c9c4d0_0 .net "or_result", 7 0, v000001dd56c8a8a0_0;  1 drivers
v000001dd56c9c390_0 .net "rol_result", 7 0, L_000001dd56cb0420;  1 drivers
v000001dd56c9c930_0 .net "ror_result", 7 0, L_000001dd56cb1780;  1 drivers
v000001dd56c9c750_0 .net "sl_result", 7 0, L_000001dd56cb1000;  1 drivers
v000001dd56c9c2f0_0 .net "sr_result", 7 0, L_000001dd56cb0380;  1 drivers
v000001dd56c9c250_0 .net "sub_carry", 0 0, L_000001dd56cac2b0;  1 drivers
v000001dd56c9c610_0 .net "sub_result", 7 0, L_000001dd56ca2740;  1 drivers
v000001dd56c9c7f0_0 .net "xnor_result", 7 0, v000001dd56c99e10_0;  1 drivers
v000001dd56ca3960_0 .net "xor_result", 7 0, v000001dd56c9b210_0;  1 drivers
E_000001dd56bf9c70 .event posedge, v000001dd56c9b530_0;
S_000001dd56a62080 .scope module, "adder" "full_adder8b" 4 63, 5 23 0, S_000001dd56a61ef0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 8 "numf1";
    .port_info 3 /INPUT 8 "numf2";
v000001dd56c76b10_0 .net "c_outc", 0 0, L_000001dd56bb8df0;  alias, 1 drivers
v000001dd56c789b0_0 .net "cin1", 0 0, L_000001dd56bb9480;  1 drivers
v000001dd56c77010_0 .net "csum", 7 0, L_000001dd56ca8820;  alias, 1 drivers
v000001dd56c771f0_0 .net "numf1", 7 0, v000001dd56ca58a0_0;  alias, 1 drivers
v000001dd56c78d70_0 .net "numf2", 7 0, v000001dd56ca58a0_0;  alias, 1 drivers
L_000001dd56ca7100 .part v000001dd56ca58a0_0, 0, 4;
L_000001dd56ca8280 .part v000001dd56ca58a0_0, 0, 4;
L_000001dd56ca8820 .concat8 [ 4 4 0 0], L_000001dd56ca6480, L_000001dd56ca8500;
L_000001dd56ca88c0 .part v000001dd56ca58a0_0, 4, 4;
L_000001dd56ca1e80 .part v000001dd56ca58a0_0, 4, 4;
S_000001dd56a559a0 .scope module, "FULL_ADDER4b1" "full_adder4b" 5 25, 5 15 0, S_000001dd56a62080;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 4 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 4 "numf1";
    .port_info 3 /INPUT 4 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000001dd56cc0088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001dd56c22880_0 .net "c_in", 0 0, L_000001dd56cc0088;  1 drivers
v000001dd56c227e0_0 .net "c_outc", 0 0, L_000001dd56bb9480;  alias, 1 drivers
v000001dd56c22f60_0 .net "cin1", 0 0, L_000001dd56bba210;  1 drivers
v000001dd56c22380_0 .net "cin2", 0 0, L_000001dd56bb9720;  1 drivers
v000001dd56c22420_0 .net "cin3", 0 0, L_000001dd56bb9d40;  1 drivers
v000001dd56c22d80_0 .net "csum", 3 0, L_000001dd56ca6480;  1 drivers
v000001dd56c22920_0 .net "numf1", 3 0, L_000001dd56ca7100;  1 drivers
v000001dd56c22a60_0 .net "numf2", 3 0, L_000001dd56ca8280;  1 drivers
L_000001dd56ca6fc0 .part L_000001dd56ca7100, 0, 1;
L_000001dd56ca6200 .part L_000001dd56ca8280, 0, 1;
L_000001dd56ca6d40 .part L_000001dd56ca7100, 1, 1;
L_000001dd56ca62a0 .part L_000001dd56ca8280, 1, 1;
L_000001dd56ca6660 .part L_000001dd56ca7100, 2, 1;
L_000001dd56ca63e0 .part L_000001dd56ca8280, 2, 1;
L_000001dd56ca6480 .concat8 [ 1 1 1 1], L_000001dd56bb9e20, L_000001dd56bb8bc0, L_000001dd56bba6e0, L_000001dd56bb9aa0;
L_000001dd56ca6de0 .part L_000001dd56ca7100, 3, 1;
L_000001dd56ca7060 .part L_000001dd56ca8280, 3, 1;
S_000001dd56a55b30 .scope module, "FULL_ADDER1" "full_adder" 5 17, 5 8 0, S_000001dd56a559a0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000001dd56bba210 .functor OR 1, L_000001dd56bb9a30, L_000001dd56bb9100, C4<0>, C4<0>;
v000001dd56bcf4f0_0 .net "aux_out", 0 0, L_000001dd56bb9100;  1 drivers
v000001dd56bcf090_0 .net "aux_out2", 0 0, L_000001dd56bb9a30;  1 drivers
v000001dd56bd0c10_0 .net "aux_sum", 0 0, L_000001dd56bb9950;  1 drivers
v000001dd56bd02b0_0 .net "c_in", 0 0, L_000001dd56cc0088;  alias, 1 drivers
v000001dd56bd00d0_0 .net "c_outc", 0 0, L_000001dd56bba210;  alias, 1 drivers
v000001dd56bcf270_0 .net "csum", 0 0, L_000001dd56bb9e20;  1 drivers
v000001dd56bcf630_0 .net "numf1", 0 0, L_000001dd56ca6fc0;  1 drivers
v000001dd56bcfa90_0 .net "numf2", 0 0, L_000001dd56ca6200;  1 drivers
S_000001dd56a4d3f0 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_000001dd56a55b30;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56bb9950 .functor XOR 1, L_000001dd56ca6fc0, L_000001dd56ca6200, C4<0>, C4<0>;
L_000001dd56bb9100 .functor AND 1, L_000001dd56ca6fc0, L_000001dd56ca6200, C4<1>, C4<1>;
v000001dd56bcf9f0_0 .net "c_out", 0 0, L_000001dd56bb9100;  alias, 1 drivers
v000001dd56bcfe50_0 .net "num1", 0 0, L_000001dd56ca6fc0;  alias, 1 drivers
v000001dd56bcfbd0_0 .net "num2", 0 0, L_000001dd56ca6200;  alias, 1 drivers
v000001dd56bcf950_0 .net "sum", 0 0, L_000001dd56bb9950;  alias, 1 drivers
S_000001dd56a4d580 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_000001dd56a55b30;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56bb9e20 .functor XOR 1, L_000001dd56cc0088, L_000001dd56bb9950, C4<0>, C4<0>;
L_000001dd56bb9a30 .functor AND 1, L_000001dd56cc0088, L_000001dd56bb9950, C4<1>, C4<1>;
v000001dd56bcfef0_0 .net "c_out", 0 0, L_000001dd56bb9a30;  alias, 1 drivers
v000001dd56bd0990_0 .net "num1", 0 0, L_000001dd56cc0088;  alias, 1 drivers
v000001dd56bd0a30_0 .net "num2", 0 0, L_000001dd56bb9950;  alias, 1 drivers
v000001dd56bd0b70_0 .net "sum", 0 0, L_000001dd56bb9e20;  alias, 1 drivers
S_000001dd56a56f30 .scope module, "FULL_ADDER2" "full_adder" 5 18, 5 8 0, S_000001dd56a559a0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000001dd56bb9720 .functor OR 1, L_000001dd56bb8e60, L_000001dd56bb9870, C4<0>, C4<0>;
v000001dd56bd0df0_0 .net "aux_out", 0 0, L_000001dd56bb9870;  1 drivers
v000001dd56bceff0_0 .net "aux_out2", 0 0, L_000001dd56bb8e60;  1 drivers
v000001dd56bcf310_0 .net "aux_sum", 0 0, L_000001dd56bb9f70;  1 drivers
v000001dd56c21ac0_0 .net "c_in", 0 0, L_000001dd56bba210;  alias, 1 drivers
v000001dd56c22560_0 .net "c_outc", 0 0, L_000001dd56bb9720;  alias, 1 drivers
v000001dd56c217a0_0 .net "csum", 0 0, L_000001dd56bb8bc0;  1 drivers
v000001dd56c22100_0 .net "numf1", 0 0, L_000001dd56ca6d40;  1 drivers
v000001dd56c21ca0_0 .net "numf2", 0 0, L_000001dd56ca62a0;  1 drivers
S_000001dd56a570c0 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_000001dd56a56f30;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56bb9f70 .functor XOR 1, L_000001dd56ca6d40, L_000001dd56ca62a0, C4<0>, C4<0>;
L_000001dd56bb9870 .functor AND 1, L_000001dd56ca6d40, L_000001dd56ca62a0, C4<1>, C4<1>;
v000001dd56bd0170_0 .net "c_out", 0 0, L_000001dd56bb9870;  alias, 1 drivers
v000001dd56bcfb30_0 .net "num1", 0 0, L_000001dd56ca6d40;  alias, 1 drivers
v000001dd56bd03f0_0 .net "num2", 0 0, L_000001dd56ca62a0;  alias, 1 drivers
v000001dd56bd0490_0 .net "sum", 0 0, L_000001dd56bb9f70;  alias, 1 drivers
S_000001dd56a3a5f0 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_000001dd56a56f30;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56bb8bc0 .functor XOR 1, L_000001dd56bba210, L_000001dd56bb9f70, C4<0>, C4<0>;
L_000001dd56bb8e60 .functor AND 1, L_000001dd56bba210, L_000001dd56bb9f70, C4<1>, C4<1>;
v000001dd56bd0530_0 .net "c_out", 0 0, L_000001dd56bb8e60;  alias, 1 drivers
v000001dd56bd05d0_0 .net "num1", 0 0, L_000001dd56bba210;  alias, 1 drivers
v000001dd56bd0cb0_0 .net "num2", 0 0, L_000001dd56bb9f70;  alias, 1 drivers
v000001dd56bd0d50_0 .net "sum", 0 0, L_000001dd56bb8bc0;  alias, 1 drivers
S_000001dd56a3a780 .scope module, "FULL_ADDER3" "full_adder" 5 19, 5 8 0, S_000001dd56a559a0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000001dd56bb9d40 .functor OR 1, L_000001dd56bb8ca0, L_000001dd56bb9020, C4<0>, C4<0>;
v000001dd56c215c0_0 .net "aux_out", 0 0, L_000001dd56bb9020;  1 drivers
v000001dd56c21660_0 .net "aux_out2", 0 0, L_000001dd56bb8ca0;  1 drivers
v000001dd56c21d40_0 .net "aux_sum", 0 0, L_000001dd56bb8fb0;  1 drivers
v000001dd56c218e0_0 .net "c_in", 0 0, L_000001dd56bb9720;  alias, 1 drivers
v000001dd56c212a0_0 .net "c_outc", 0 0, L_000001dd56bb9d40;  alias, 1 drivers
v000001dd56c22ce0_0 .net "csum", 0 0, L_000001dd56bba6e0;  1 drivers
v000001dd56c21520_0 .net "numf1", 0 0, L_000001dd56ca6660;  1 drivers
v000001dd56c21480_0 .net "numf2", 0 0, L_000001dd56ca63e0;  1 drivers
S_000001dd56c23260 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_000001dd56a3a780;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56bb8fb0 .functor XOR 1, L_000001dd56ca6660, L_000001dd56ca63e0, C4<0>, C4<0>;
L_000001dd56bb9020 .functor AND 1, L_000001dd56ca6660, L_000001dd56ca63e0, C4<1>, C4<1>;
v000001dd56c222e0_0 .net "c_out", 0 0, L_000001dd56bb9020;  alias, 1 drivers
v000001dd56c226a0_0 .net "num1", 0 0, L_000001dd56ca6660;  alias, 1 drivers
v000001dd56c221a0_0 .net "num2", 0 0, L_000001dd56ca63e0;  alias, 1 drivers
v000001dd56c21b60_0 .net "sum", 0 0, L_000001dd56bb8fb0;  alias, 1 drivers
S_000001dd56c233f0 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_000001dd56a3a780;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56bba6e0 .functor XOR 1, L_000001dd56bb9720, L_000001dd56bb8fb0, C4<0>, C4<0>;
L_000001dd56bb8ca0 .functor AND 1, L_000001dd56bb9720, L_000001dd56bb8fb0, C4<1>, C4<1>;
v000001dd56c224c0_0 .net "c_out", 0 0, L_000001dd56bb8ca0;  alias, 1 drivers
v000001dd56c21c00_0 .net "num1", 0 0, L_000001dd56bb9720;  alias, 1 drivers
v000001dd56c22b00_0 .net "num2", 0 0, L_000001dd56bb8fb0;  alias, 1 drivers
v000001dd56c229c0_0 .net "sum", 0 0, L_000001dd56bba6e0;  alias, 1 drivers
S_000001dd56a5c520 .scope module, "FULL_ADDER4" "full_adder" 5 20, 5 8 0, S_000001dd56a559a0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000001dd56bb9480 .functor OR 1, L_000001dd56bb8ed0, L_000001dd56bb9db0, C4<0>, C4<0>;
v000001dd56c22ba0_0 .net "aux_out", 0 0, L_000001dd56bb9db0;  1 drivers
v000001dd56c21e80_0 .net "aux_out2", 0 0, L_000001dd56bb8ed0;  1 drivers
v000001dd56c21a20_0 .net "aux_sum", 0 0, L_000001dd56bba130;  1 drivers
v000001dd56c22c40_0 .net "c_in", 0 0, L_000001dd56bb9d40;  alias, 1 drivers
v000001dd56c21f20_0 .net "c_outc", 0 0, L_000001dd56bb9480;  alias, 1 drivers
v000001dd56c21fc0_0 .net "csum", 0 0, L_000001dd56bb9aa0;  1 drivers
v000001dd56c22060_0 .net "numf1", 0 0, L_000001dd56ca6de0;  1 drivers
v000001dd56c22ec0_0 .net "numf2", 0 0, L_000001dd56ca7060;  1 drivers
S_000001dd56a5c6b0 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_000001dd56a5c520;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56bba130 .functor XOR 1, L_000001dd56ca6de0, L_000001dd56ca7060, C4<0>, C4<0>;
L_000001dd56bb9db0 .functor AND 1, L_000001dd56ca6de0, L_000001dd56ca7060, C4<1>, C4<1>;
v000001dd56c213e0_0 .net "c_out", 0 0, L_000001dd56bb9db0;  alias, 1 drivers
v000001dd56c21840_0 .net "num1", 0 0, L_000001dd56ca6de0;  alias, 1 drivers
v000001dd56c22600_0 .net "num2", 0 0, L_000001dd56ca7060;  alias, 1 drivers
v000001dd56c21980_0 .net "sum", 0 0, L_000001dd56bba130;  alias, 1 drivers
S_000001dd56c69b10 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_000001dd56a5c520;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56bb9aa0 .functor XOR 1, L_000001dd56bb9d40, L_000001dd56bba130, C4<0>, C4<0>;
L_000001dd56bb8ed0 .functor AND 1, L_000001dd56bb9d40, L_000001dd56bba130, C4<1>, C4<1>;
v000001dd56c22740_0 .net "c_out", 0 0, L_000001dd56bb8ed0;  alias, 1 drivers
v000001dd56c21de0_0 .net "num1", 0 0, L_000001dd56bb9d40;  alias, 1 drivers
v000001dd56c22240_0 .net "num2", 0 0, L_000001dd56bba130;  alias, 1 drivers
v000001dd56c21700_0 .net "sum", 0 0, L_000001dd56bb9aa0;  alias, 1 drivers
S_000001dd56c6a150 .scope module, "FULL_ADDER4b2" "full_adder4b" 5 26, 5 15 0, S_000001dd56a62080;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 4 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 4 "numf1";
    .port_info 3 /INPUT 4 "numf2";
    .port_info 4 /INPUT 1 "c_in";
v000001dd56c77d30_0 .net "c_in", 0 0, L_000001dd56bb9480;  alias, 1 drivers
v000001dd56c76ed0_0 .net "c_outc", 0 0, L_000001dd56bb8df0;  alias, 1 drivers
v000001dd56c773d0_0 .net "cin1", 0 0, L_000001dd56bb9170;  1 drivers
v000001dd56c782d0_0 .net "cin2", 0 0, L_000001dd56bb8d80;  1 drivers
v000001dd56c78eb0_0 .net "cin3", 0 0, L_000001dd56bb9410;  1 drivers
v000001dd56c78190_0 .net "csum", 3 0, L_000001dd56ca8500;  1 drivers
v000001dd56c76f70_0 .net "numf1", 3 0, L_000001dd56ca88c0;  1 drivers
v000001dd56c77150_0 .net "numf2", 3 0, L_000001dd56ca1e80;  1 drivers
L_000001dd56ca8320 .part L_000001dd56ca88c0, 0, 1;
L_000001dd56ca8460 .part L_000001dd56ca1e80, 0, 1;
L_000001dd56ca8640 .part L_000001dd56ca88c0, 1, 1;
L_000001dd56ca83c0 .part L_000001dd56ca1e80, 1, 1;
L_000001dd56ca86e0 .part L_000001dd56ca88c0, 2, 1;
L_000001dd56ca8960 .part L_000001dd56ca1e80, 2, 1;
L_000001dd56ca8500 .concat8 [ 1 1 1 1], L_000001dd56bb9b10, L_000001dd56bba2f0, L_000001dd56bba050, L_000001dd56bba440;
L_000001dd56ca8780 .part L_000001dd56ca88c0, 3, 1;
L_000001dd56ca85a0 .part L_000001dd56ca1e80, 3, 1;
S_000001dd56c69fc0 .scope module, "FULL_ADDER1" "full_adder" 5 17, 5 8 0, S_000001dd56c6a150;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000001dd56bb9170 .functor OR 1, L_000001dd56bb8c30, L_000001dd56bb93a0, C4<0>, C4<0>;
v000001dd56c6b250_0 .net "aux_out", 0 0, L_000001dd56bb93a0;  1 drivers
v000001dd56c6b9d0_0 .net "aux_out2", 0 0, L_000001dd56bb8c30;  1 drivers
v000001dd56c6ba70_0 .net "aux_sum", 0 0, L_000001dd56bb9330;  1 drivers
v000001dd56c6b110_0 .net "c_in", 0 0, L_000001dd56bb9480;  alias, 1 drivers
v000001dd56c6afd0_0 .net "c_outc", 0 0, L_000001dd56bb9170;  alias, 1 drivers
v000001dd56c6aa30_0 .net "csum", 0 0, L_000001dd56bb9b10;  1 drivers
v000001dd56c6c150_0 .net "numf1", 0 0, L_000001dd56ca8320;  1 drivers
v000001dd56c6ae90_0 .net "numf2", 0 0, L_000001dd56ca8460;  1 drivers
S_000001dd56c6a2e0 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_000001dd56c69fc0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56bb9330 .functor XOR 1, L_000001dd56ca8320, L_000001dd56ca8460, C4<0>, C4<0>;
L_000001dd56bb93a0 .functor AND 1, L_000001dd56ca8320, L_000001dd56ca8460, C4<1>, C4<1>;
v000001dd56c22e20_0 .net "c_out", 0 0, L_000001dd56bb93a0;  alias, 1 drivers
v000001dd56c23000_0 .net "num1", 0 0, L_000001dd56ca8320;  alias, 1 drivers
v000001dd56c230a0_0 .net "num2", 0 0, L_000001dd56ca8460;  alias, 1 drivers
v000001dd56c23140_0 .net "sum", 0 0, L_000001dd56bb9330;  alias, 1 drivers
S_000001dd56c6a600 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_000001dd56c69fc0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56bb9b10 .functor XOR 1, L_000001dd56bb9480, L_000001dd56bb9330, C4<0>, C4<0>;
L_000001dd56bb8c30 .functor AND 1, L_000001dd56bb9480, L_000001dd56bb9330, C4<1>, C4<1>;
v000001dd56c21340_0 .net "c_out", 0 0, L_000001dd56bb8c30;  alias, 1 drivers
v000001dd56c6adf0_0 .net "num1", 0 0, L_000001dd56bb9480;  alias, 1 drivers
v000001dd56c6b2f0_0 .net "num2", 0 0, L_000001dd56bb9330;  alias, 1 drivers
v000001dd56c6b6b0_0 .net "sum", 0 0, L_000001dd56bb9b10;  alias, 1 drivers
S_000001dd56c6a470 .scope module, "FULL_ADDER2" "full_adder" 5 18, 5 8 0, S_000001dd56c6a150;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000001dd56bb8d80 .functor OR 1, L_000001dd56bba360, L_000001dd56bba280, C4<0>, C4<0>;
v000001dd56c6aad0_0 .net "aux_out", 0 0, L_000001dd56bba280;  1 drivers
v000001dd56c6bd90_0 .net "aux_out2", 0 0, L_000001dd56bba360;  1 drivers
v000001dd56c6b430_0 .net "aux_sum", 0 0, L_000001dd56bb9250;  1 drivers
v000001dd56c6be30_0 .net "c_in", 0 0, L_000001dd56bb9170;  alias, 1 drivers
v000001dd56c6b4d0_0 .net "c_outc", 0 0, L_000001dd56bb8d80;  alias, 1 drivers
v000001dd56c6bf70_0 .net "csum", 0 0, L_000001dd56bba2f0;  1 drivers
v000001dd56c6b570_0 .net "numf1", 0 0, L_000001dd56ca8640;  1 drivers
v000001dd56c6c330_0 .net "numf2", 0 0, L_000001dd56ca83c0;  1 drivers
S_000001dd56c6a790 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_000001dd56c6a470;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56bb9250 .functor XOR 1, L_000001dd56ca8640, L_000001dd56ca83c0, C4<0>, C4<0>;
L_000001dd56bba280 .functor AND 1, L_000001dd56ca8640, L_000001dd56ca83c0, C4<1>, C4<1>;
v000001dd56c6b390_0 .net "c_out", 0 0, L_000001dd56bba280;  alias, 1 drivers
v000001dd56c6c1f0_0 .net "num1", 0 0, L_000001dd56ca8640;  alias, 1 drivers
v000001dd56c6b930_0 .net "num2", 0 0, L_000001dd56ca83c0;  alias, 1 drivers
v000001dd56c6c510_0 .net "sum", 0 0, L_000001dd56bb9250;  alias, 1 drivers
S_000001dd56c69980 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_000001dd56c6a470;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56bba2f0 .functor XOR 1, L_000001dd56bb9170, L_000001dd56bb9250, C4<0>, C4<0>;
L_000001dd56bba360 .functor AND 1, L_000001dd56bb9170, L_000001dd56bb9250, C4<1>, C4<1>;
v000001dd56c6c6f0_0 .net "c_out", 0 0, L_000001dd56bba360;  alias, 1 drivers
v000001dd56c6bcf0_0 .net "num1", 0 0, L_000001dd56bb9170;  alias, 1 drivers
v000001dd56c6bb10_0 .net "num2", 0 0, L_000001dd56bb9250;  alias, 1 drivers
v000001dd56c6c290_0 .net "sum", 0 0, L_000001dd56bba2f0;  alias, 1 drivers
S_000001dd56c69ca0 .scope module, "FULL_ADDER3" "full_adder" 5 19, 5 8 0, S_000001dd56c6a150;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000001dd56bb9410 .functor OR 1, L_000001dd56bba0c0, L_000001dd56bb9e90, C4<0>, C4<0>;
v000001dd56c6c5b0_0 .net "aux_out", 0 0, L_000001dd56bb9e90;  1 drivers
v000001dd56c6bed0_0 .net "aux_out2", 0 0, L_000001dd56bba0c0;  1 drivers
v000001dd56c6bc50_0 .net "aux_sum", 0 0, L_000001dd56bb9790;  1 drivers
v000001dd56c6c0b0_0 .net "c_in", 0 0, L_000001dd56bb8d80;  alias, 1 drivers
v000001dd56c6c650_0 .net "c_outc", 0 0, L_000001dd56bb9410;  alias, 1 drivers
v000001dd56c6ac10_0 .net "csum", 0 0, L_000001dd56bba050;  1 drivers
v000001dd56c6acb0_0 .net "numf1", 0 0, L_000001dd56ca86e0;  1 drivers
v000001dd56c6c830_0 .net "numf2", 0 0, L_000001dd56ca8960;  1 drivers
S_000001dd56c69e30 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_000001dd56c69ca0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56bb9790 .functor XOR 1, L_000001dd56ca86e0, L_000001dd56ca8960, C4<0>, C4<0>;
L_000001dd56bb9e90 .functor AND 1, L_000001dd56ca86e0, L_000001dd56ca8960, C4<1>, C4<1>;
v000001dd56c6b750_0 .net "c_out", 0 0, L_000001dd56bb9e90;  alias, 1 drivers
v000001dd56c6c790_0 .net "num1", 0 0, L_000001dd56ca86e0;  alias, 1 drivers
v000001dd56c6bbb0_0 .net "num2", 0 0, L_000001dd56ca8960;  alias, 1 drivers
v000001dd56c6b1b0_0 .net "sum", 0 0, L_000001dd56bb9790;  alias, 1 drivers
S_000001dd56c6e2a0 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_000001dd56c69ca0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56bba050 .functor XOR 1, L_000001dd56bb8d80, L_000001dd56bb9790, C4<0>, C4<0>;
L_000001dd56bba0c0 .functor AND 1, L_000001dd56bb8d80, L_000001dd56bb9790, C4<1>, C4<1>;
v000001dd56c6c3d0_0 .net "c_out", 0 0, L_000001dd56bba0c0;  alias, 1 drivers
v000001dd56c6b7f0_0 .net "num1", 0 0, L_000001dd56bb8d80;  alias, 1 drivers
v000001dd56c6c470_0 .net "num2", 0 0, L_000001dd56bb9790;  alias, 1 drivers
v000001dd56c6c010_0 .net "sum", 0 0, L_000001dd56bba050;  alias, 1 drivers
S_000001dd56c6ccc0 .scope module, "FULL_ADDER4" "full_adder" 5 20, 5 8 0, S_000001dd56c6a150;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000001dd56bb8df0 .functor OR 1, L_000001dd56bba600, L_000001dd56bba3d0, C4<0>, C4<0>;
v000001dd56c77dd0_0 .net "aux_out", 0 0, L_000001dd56bba3d0;  1 drivers
v000001dd56c784b0_0 .net "aux_out2", 0 0, L_000001dd56bba600;  1 drivers
v000001dd56c769d0_0 .net "aux_sum", 0 0, L_000001dd56bb92c0;  1 drivers
v000001dd56c77a10_0 .net "c_in", 0 0, L_000001dd56bb9410;  alias, 1 drivers
v000001dd56c770b0_0 .net "c_outc", 0 0, L_000001dd56bb8df0;  alias, 1 drivers
v000001dd56c78230_0 .net "csum", 0 0, L_000001dd56bba440;  1 drivers
v000001dd56c78cd0_0 .net "numf1", 0 0, L_000001dd56ca8780;  1 drivers
v000001dd56c78730_0 .net "numf2", 0 0, L_000001dd56ca85a0;  1 drivers
S_000001dd56c6dad0 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_000001dd56c6ccc0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56bb92c0 .functor XOR 1, L_000001dd56ca8780, L_000001dd56ca85a0, C4<0>, C4<0>;
L_000001dd56bba3d0 .functor AND 1, L_000001dd56ca8780, L_000001dd56ca85a0, C4<1>, C4<1>;
v000001dd56c6a990_0 .net "c_out", 0 0, L_000001dd56bba3d0;  alias, 1 drivers
v000001dd56c6ab70_0 .net "num1", 0 0, L_000001dd56ca8780;  alias, 1 drivers
v000001dd56c6af30_0 .net "num2", 0 0, L_000001dd56ca85a0;  alias, 1 drivers
v000001dd56c6ad50_0 .net "sum", 0 0, L_000001dd56bb92c0;  alias, 1 drivers
S_000001dd56c6d490 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_000001dd56c6ccc0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56bba440 .functor XOR 1, L_000001dd56bb9410, L_000001dd56bb92c0, C4<0>, C4<0>;
L_000001dd56bba600 .functor AND 1, L_000001dd56bb9410, L_000001dd56bb92c0, C4<1>, C4<1>;
v000001dd56c6b070_0 .net "c_out", 0 0, L_000001dd56bba600;  alias, 1 drivers
v000001dd56c6b610_0 .net "num1", 0 0, L_000001dd56bb9410;  alias, 1 drivers
v000001dd56c6b890_0 .net "num2", 0 0, L_000001dd56bb92c0;  alias, 1 drivers
v000001dd56c77e70_0 .net "sum", 0 0, L_000001dd56bba440;  alias, 1 drivers
S_000001dd56c6e430 .scope module, "and_gate" "and8b" 4 125, 6 3 0, S_000001dd56a61ef0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /INPUT 8 "num1";
    .port_info 2 /INPUT 8 "num2";
v000001dd56c76d90_0 .var/i "i", 31 0;
v000001dd56c77ab0_0 .net "num1", 7 0, v000001dd56ca58a0_0;  alias, 1 drivers
v000001dd56c776f0_0 .net "num2", 7 0, v000001dd56ca58a0_0;  alias, 1 drivers
v000001dd56c78f50_0 .var "result", 7 0;
v000001dd56c77330_0 .var "resultado", 7 0;
E_000001dd56bfa070 .event anyedge, v000001dd56c771f0_0, v000001dd56c771f0_0, v000001dd56c77330_0;
S_000001dd56c6d620 .scope module, "decrementor" "decrement8b" 4 86, 7 4 0, S_000001dd56a61ef0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "num1";
v000001dd56c7d460_0 .net "cout", 0 0, L_000001dd56caf210;  alias, 1 drivers
v000001dd56c7e2c0_0 .net "num1", 7 0, v000001dd56ca58a0_0;  alias, 1 drivers
v000001dd56c7d500_0 .net "result", 7 0, L_000001dd56cb16e0;  alias, 1 drivers
S_000001dd56c6dc60 .scope module, "FULL_SUBTRACTOR8bDEC" "full_subtractor8b" 7 5, 8 23 0, S_000001dd56c6d620;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "csub";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 8 "numf1";
    .port_info 3 /INPUT 8 "numf2";
v000001dd56c7daa0_0 .net "c_outc", 0 0, L_000001dd56caf210;  alias, 1 drivers
v000001dd56c7e860_0 .net "cin1", 0 0, L_000001dd56caefe0;  1 drivers
v000001dd56c7d1e0_0 .net "csub", 7 0, L_000001dd56cb16e0;  alias, 1 drivers
v000001dd56c7e220_0 .net "numf1", 7 0, v000001dd56ca58a0_0;  alias, 1 drivers
L_000001dd56cc01f0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001dd56c7d320_0 .net "numf2", 7 0, L_000001dd56cc01f0;  1 drivers
L_000001dd56ca12a0 .part v000001dd56ca58a0_0, 0, 4;
L_000001dd56ca21a0 .part L_000001dd56cc01f0, 0, 4;
L_000001dd56cb16e0 .concat8 [ 4 4 0 0], L_000001dd56ca1020, L_000001dd56cb18c0;
L_000001dd56cb01a0 .part v000001dd56ca58a0_0, 4, 4;
L_000001dd56cb0240 .part L_000001dd56cc01f0, 4, 4;
S_000001dd56c6df80 .scope module, "FULL_SUBTRACTOR4b1" "full_subtractor4b" 8 25, 8 15 0, S_000001dd56c6dc60;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 4 "csub";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 4 "numf1";
    .port_info 3 /INPUT 4 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000001dd56cc01a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001dd56c7a7b0_0 .net "c_in", 0 0, L_000001dd56cc01a8;  1 drivers
v000001dd56c7a850_0 .net "c_outc", 0 0, L_000001dd56caefe0;  alias, 1 drivers
v000001dd56c7c740_0 .net "cin1", 0 0, L_000001dd56caef00;  1 drivers
v000001dd56c7c420_0 .net "cin2", 0 0, L_000001dd56cadae0;  1 drivers
v000001dd56c7b660_0 .net "cin3", 0 0, L_000001dd56cae090;  1 drivers
v000001dd56c7ca60_0 .net "csub", 3 0, L_000001dd56ca1020;  1 drivers
v000001dd56c7c9c0_0 .net "numf1", 3 0, L_000001dd56ca12a0;  1 drivers
v000001dd56c7be80_0 .net "numf2", 3 0, L_000001dd56ca21a0;  1 drivers
L_000001dd56ca1700 .part L_000001dd56ca12a0, 0, 1;
L_000001dd56ca1b60 .part L_000001dd56ca21a0, 0, 1;
L_000001dd56ca0a80 .part L_000001dd56ca12a0, 1, 1;
L_000001dd56ca0f80 .part L_000001dd56ca21a0, 1, 1;
L_000001dd56ca2600 .part L_000001dd56ca12a0, 2, 1;
L_000001dd56ca1ca0 .part L_000001dd56ca21a0, 2, 1;
L_000001dd56ca1020 .concat8 [ 1 1 1 1], L_000001dd56caf0c0, L_000001dd56cae2c0, L_000001dd56cae330, L_000001dd56caecd0;
L_000001dd56ca10c0 .part L_000001dd56ca12a0, 3, 1;
L_000001dd56ca1200 .part L_000001dd56ca21a0, 3, 1;
S_000001dd56c6d940 .scope module, "FULL_SUBTRACTOR1" "full_subtractor" 8 17, 8 8 0, S_000001dd56c6df80;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000001dd56caef00 .functor OR 1, L_000001dd56cae250, L_000001dd56cae410, C4<0>, C4<0>;
v000001dd56c78690_0 .net "aux_out", 0 0, L_000001dd56cae410;  1 drivers
v000001dd56c79130_0 .net "aux_out2", 0 0, L_000001dd56cae250;  1 drivers
v000001dd56c77650_0 .net "aux_sub", 0 0, L_000001dd56cadfb0;  1 drivers
v000001dd56c785f0_0 .net "c_in", 0 0, L_000001dd56cc01a8;  alias, 1 drivers
v000001dd56c77830_0 .net "c_outc", 0 0, L_000001dd56caef00;  alias, 1 drivers
v000001dd56c77c90_0 .net "csub", 0 0, L_000001dd56caf0c0;  1 drivers
v000001dd56c78af0_0 .net "numf1", 0 0, L_000001dd56ca1700;  1 drivers
v000001dd56c78b90_0 .net "numf2", 0 0, L_000001dd56ca1b60;  1 drivers
S_000001dd56c6e750 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_000001dd56c6d940;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56cadfb0 .functor XOR 1, L_000001dd56ca1700, L_000001dd56ca1b60, C4<0>, C4<0>;
L_000001dd56caea30 .functor NOT 1, L_000001dd56ca1700, C4<0>, C4<0>, C4<0>;
L_000001dd56cae410 .functor AND 1, L_000001dd56caea30, L_000001dd56ca1b60, C4<1>, C4<1>;
v000001dd56c77790_0 .net *"_ivl_2", 0 0, L_000001dd56caea30;  1 drivers
v000001dd56c78550_0 .net "c_out", 0 0, L_000001dd56cae410;  alias, 1 drivers
v000001dd56c78370_0 .net "num1", 0 0, L_000001dd56ca1700;  alias, 1 drivers
v000001dd56c78e10_0 .net "num2", 0 0, L_000001dd56ca1b60;  alias, 1 drivers
v000001dd56c77b50_0 .net "sub", 0 0, L_000001dd56cadfb0;  alias, 1 drivers
S_000001dd56c6cfe0 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_000001dd56c6d940;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56caf0c0 .functor XOR 1, L_000001dd56cadfb0, L_000001dd56cc01a8, C4<0>, C4<0>;
L_000001dd56cadb50 .functor NOT 1, L_000001dd56cadfb0, C4<0>, C4<0>, C4<0>;
L_000001dd56cae250 .functor AND 1, L_000001dd56cadb50, L_000001dd56cc01a8, C4<1>, C4<1>;
v000001dd56c78ff0_0 .net *"_ivl_2", 0 0, L_000001dd56cadb50;  1 drivers
v000001dd56c778d0_0 .net "c_out", 0 0, L_000001dd56cae250;  alias, 1 drivers
v000001dd56c79090_0 .net "num1", 0 0, L_000001dd56cadfb0;  alias, 1 drivers
v000001dd56c77bf0_0 .net "num2", 0 0, L_000001dd56cc01a8;  alias, 1 drivers
v000001dd56c77470_0 .net "sub", 0 0, L_000001dd56caf0c0;  alias, 1 drivers
S_000001dd56c6d170 .scope module, "FULL_SUBTRACTOR2" "full_subtractor" 8 18, 8 8 0, S_000001dd56c6df80;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000001dd56cadae0 .functor OR 1, L_000001dd56cad990, L_000001dd56cad920, C4<0>, C4<0>;
v000001dd56c77f10_0 .net "aux_out", 0 0, L_000001dd56cad920;  1 drivers
v000001dd56c76a70_0 .net "aux_out2", 0 0, L_000001dd56cad990;  1 drivers
v000001dd56c78910_0 .net "aux_sub", 0 0, L_000001dd56cadd80;  1 drivers
v000001dd56c77fb0_0 .net "c_in", 0 0, L_000001dd56caef00;  alias, 1 drivers
v000001dd56c76bb0_0 .net "c_outc", 0 0, L_000001dd56cadae0;  alias, 1 drivers
v000001dd56c78050_0 .net "csub", 0 0, L_000001dd56cae2c0;  1 drivers
v000001dd56c76c50_0 .net "numf1", 0 0, L_000001dd56ca0a80;  1 drivers
v000001dd56c780f0_0 .net "numf2", 0 0, L_000001dd56ca0f80;  1 drivers
S_000001dd56c6d7b0 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_000001dd56c6d170;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56cadd80 .functor XOR 1, L_000001dd56ca0a80, L_000001dd56ca0f80, C4<0>, C4<0>;
L_000001dd56cad680 .functor NOT 1, L_000001dd56ca0a80, C4<0>, C4<0>, C4<0>;
L_000001dd56cad920 .functor AND 1, L_000001dd56cad680, L_000001dd56ca0f80, C4<1>, C4<1>;
v000001dd56c77510_0 .net *"_ivl_2", 0 0, L_000001dd56cad680;  1 drivers
v000001dd56c775b0_0 .net "c_out", 0 0, L_000001dd56cad920;  alias, 1 drivers
v000001dd56c77290_0 .net "num1", 0 0, L_000001dd56ca0a80;  alias, 1 drivers
v000001dd56c76e30_0 .net "num2", 0 0, L_000001dd56ca0f80;  alias, 1 drivers
v000001dd56c78c30_0 .net "sub", 0 0, L_000001dd56cadd80;  alias, 1 drivers
S_000001dd56c6ddf0 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_000001dd56c6d170;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56cae2c0 .functor XOR 1, L_000001dd56cadd80, L_000001dd56caef00, C4<0>, C4<0>;
L_000001dd56cada70 .functor NOT 1, L_000001dd56cadd80, C4<0>, C4<0>, C4<0>;
L_000001dd56cad990 .functor AND 1, L_000001dd56cada70, L_000001dd56caef00, C4<1>, C4<1>;
v000001dd56c78a50_0 .net *"_ivl_2", 0 0, L_000001dd56cada70;  1 drivers
v000001dd56c78410_0 .net "c_out", 0 0, L_000001dd56cad990;  alias, 1 drivers
v000001dd56c787d0_0 .net "num1", 0 0, L_000001dd56cadd80;  alias, 1 drivers
v000001dd56c78870_0 .net "num2", 0 0, L_000001dd56caef00;  alias, 1 drivers
v000001dd56c77970_0 .net "sub", 0 0, L_000001dd56cae2c0;  alias, 1 drivers
S_000001dd56c6e110 .scope module, "FULL_SUBTRACTOR3" "full_subtractor" 8 19, 8 8 0, S_000001dd56c6df80;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000001dd56cae090 .functor OR 1, L_000001dd56cadd10, L_000001dd56cade60, C4<0>, C4<0>;
v000001dd56c79d10_0 .net "aux_out", 0 0, L_000001dd56cade60;  1 drivers
v000001dd56c79310_0 .net "aux_out2", 0 0, L_000001dd56cadd10;  1 drivers
v000001dd56c79590_0 .net "aux_sub", 0 0, L_000001dd56cae480;  1 drivers
v000001dd56c79450_0 .net "c_in", 0 0, L_000001dd56cadae0;  alias, 1 drivers
v000001dd56c7a2b0_0 .net "c_outc", 0 0, L_000001dd56cae090;  alias, 1 drivers
v000001dd56c798b0_0 .net "csub", 0 0, L_000001dd56cae330;  1 drivers
v000001dd56c793b0_0 .net "numf1", 0 0, L_000001dd56ca2600;  1 drivers
v000001dd56c7a350_0 .net "numf2", 0 0, L_000001dd56ca1ca0;  1 drivers
S_000001dd56c6e5c0 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_000001dd56c6e110;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56cae480 .functor XOR 1, L_000001dd56ca2600, L_000001dd56ca1ca0, C4<0>, C4<0>;
L_000001dd56cae720 .functor NOT 1, L_000001dd56ca2600, C4<0>, C4<0>, C4<0>;
L_000001dd56cade60 .functor AND 1, L_000001dd56cae720, L_000001dd56ca1ca0, C4<1>, C4<1>;
v000001dd56c76cf0_0 .net *"_ivl_2", 0 0, L_000001dd56cae720;  1 drivers
v000001dd56c79a90_0 .net "c_out", 0 0, L_000001dd56cade60;  alias, 1 drivers
v000001dd56c799f0_0 .net "num1", 0 0, L_000001dd56ca2600;  alias, 1 drivers
v000001dd56c79630_0 .net "num2", 0 0, L_000001dd56ca1ca0;  alias, 1 drivers
v000001dd56c791d0_0 .net "sub", 0 0, L_000001dd56cae480;  alias, 1 drivers
S_000001dd56c6c9a0 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_000001dd56c6e110;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56cae330 .functor XOR 1, L_000001dd56cae480, L_000001dd56cadae0, C4<0>, C4<0>;
L_000001dd56cadca0 .functor NOT 1, L_000001dd56cae480, C4<0>, C4<0>, C4<0>;
L_000001dd56cadd10 .functor AND 1, L_000001dd56cadca0, L_000001dd56cadae0, C4<1>, C4<1>;
v000001dd56c79770_0 .net *"_ivl_2", 0 0, L_000001dd56cadca0;  1 drivers
v000001dd56c7a210_0 .net "c_out", 0 0, L_000001dd56cadd10;  alias, 1 drivers
v000001dd56c79270_0 .net "num1", 0 0, L_000001dd56cae480;  alias, 1 drivers
v000001dd56c79c70_0 .net "num2", 0 0, L_000001dd56cadae0;  alias, 1 drivers
v000001dd56c796d0_0 .net "sub", 0 0, L_000001dd56cae330;  alias, 1 drivers
S_000001dd56c6cb30 .scope module, "FULL_SUBTRACTOR4" "full_subtractor" 8 20, 8 8 0, S_000001dd56c6df80;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000001dd56caefe0 .functor OR 1, L_000001dd56caeb80, L_000001dd56cae4f0, C4<0>, C4<0>;
v000001dd56c79ef0_0 .net "aux_out", 0 0, L_000001dd56cae4f0;  1 drivers
v000001dd56c79f90_0 .net "aux_out2", 0 0, L_000001dd56caeb80;  1 drivers
v000001dd56c7a670_0 .net "aux_sub", 0 0, L_000001dd56cae100;  1 drivers
v000001dd56c7a030_0 .net "c_in", 0 0, L_000001dd56cae090;  alias, 1 drivers
v000001dd56c7a0d0_0 .net "c_outc", 0 0, L_000001dd56caefe0;  alias, 1 drivers
v000001dd56c7a170_0 .net "csub", 0 0, L_000001dd56caecd0;  1 drivers
v000001dd56c7a5d0_0 .net "numf1", 0 0, L_000001dd56ca10c0;  1 drivers
v000001dd56c7a710_0 .net "numf2", 0 0, L_000001dd56ca1200;  1 drivers
S_000001dd56c6ce50 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_000001dd56c6cb30;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56cae100 .functor XOR 1, L_000001dd56ca10c0, L_000001dd56ca1200, C4<0>, C4<0>;
L_000001dd56cae640 .functor NOT 1, L_000001dd56ca10c0, C4<0>, C4<0>, C4<0>;
L_000001dd56cae4f0 .functor AND 1, L_000001dd56cae640, L_000001dd56ca1200, C4<1>, C4<1>;
v000001dd56c79b30_0 .net *"_ivl_2", 0 0, L_000001dd56cae640;  1 drivers
v000001dd56c794f0_0 .net "c_out", 0 0, L_000001dd56cae4f0;  alias, 1 drivers
v000001dd56c79db0_0 .net "num1", 0 0, L_000001dd56ca10c0;  alias, 1 drivers
v000001dd56c7a3f0_0 .net "num2", 0 0, L_000001dd56ca1200;  alias, 1 drivers
v000001dd56c79810_0 .net "sub", 0 0, L_000001dd56cae100;  alias, 1 drivers
S_000001dd56c6d300 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_000001dd56c6cb30;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56caecd0 .functor XOR 1, L_000001dd56cae100, L_000001dd56cae090, C4<0>, C4<0>;
L_000001dd56caedb0 .functor NOT 1, L_000001dd56cae100, C4<0>, C4<0>, C4<0>;
L_000001dd56caeb80 .functor AND 1, L_000001dd56caedb0, L_000001dd56cae090, C4<1>, C4<1>;
v000001dd56c79950_0 .net *"_ivl_2", 0 0, L_000001dd56caedb0;  1 drivers
v000001dd56c79bd0_0 .net "c_out", 0 0, L_000001dd56caeb80;  alias, 1 drivers
v000001dd56c79e50_0 .net "num1", 0 0, L_000001dd56cae100;  alias, 1 drivers
v000001dd56c7a490_0 .net "num2", 0 0, L_000001dd56cae090;  alias, 1 drivers
v000001dd56c7a530_0 .net "sub", 0 0, L_000001dd56caecd0;  alias, 1 drivers
S_000001dd56c80470 .scope module, "FULL_SUBTRACTOR4b2" "full_subtractor4b" 8 26, 8 15 0, S_000001dd56c6dc60;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 4 "csub";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 4 "numf1";
    .port_info 3 /INPUT 4 "numf2";
    .port_info 4 /INPUT 1 "c_in";
v000001dd56c7d280_0 .net "c_in", 0 0, L_000001dd56caefe0;  alias, 1 drivers
v000001dd56c7d8c0_0 .net "c_outc", 0 0, L_000001dd56caf210;  alias, 1 drivers
v000001dd56c7d780_0 .net "cin1", 0 0, L_000001dd56cae3a0;  1 drivers
v000001dd56c7d820_0 .net "cin2", 0 0, L_000001dd56cad5a0;  1 drivers
v000001dd56c7e7c0_0 .net "cin3", 0 0, L_000001dd56caf2f0;  1 drivers
v000001dd56c7ddc0_0 .net "csub", 3 0, L_000001dd56cb18c0;  1 drivers
v000001dd56c7d960_0 .net "numf1", 3 0, L_000001dd56cb01a0;  1 drivers
v000001dd56c7d3c0_0 .net "numf2", 3 0, L_000001dd56cb0240;  1 drivers
L_000001dd56ca1d40 .part L_000001dd56cb01a0, 0, 1;
L_000001dd56ca24c0 .part L_000001dd56cb0240, 0, 1;
L_000001dd56ca1340 .part L_000001dd56cb01a0, 1, 1;
L_000001dd56ca13e0 .part L_000001dd56cb0240, 1, 1;
L_000001dd56ca1de0 .part L_000001dd56cb01a0, 2, 1;
L_000001dd56ca1480 .part L_000001dd56cb0240, 2, 1;
L_000001dd56cb18c0 .concat8 [ 1 1 1 1], L_000001dd56cad6f0, L_000001dd56caf130, L_000001dd56cad7d0, L_000001dd56caf3d0;
L_000001dd56cb15a0 .part L_000001dd56cb01a0, 3, 1;
L_000001dd56cb0b00 .part L_000001dd56cb0240, 3, 1;
S_000001dd56c7f980 .scope module, "FULL_SUBTRACTOR1" "full_subtractor" 8 17, 8 8 0, S_000001dd56c80470;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000001dd56cae3a0 .functor OR 1, L_000001dd56cadbc0, L_000001dd56cae790, C4<0>, C4<0>;
v000001dd56c7ce20_0 .net "aux_out", 0 0, L_000001dd56cae790;  1 drivers
v000001dd56c7bb60_0 .net "aux_out2", 0 0, L_000001dd56cadbc0;  1 drivers
v000001dd56c7b5c0_0 .net "aux_sub", 0 0, L_000001dd56cae870;  1 drivers
v000001dd56c7bde0_0 .net "c_in", 0 0, L_000001dd56caefe0;  alias, 1 drivers
v000001dd56c7b700_0 .net "c_outc", 0 0, L_000001dd56cae3a0;  alias, 1 drivers
v000001dd56c7bc00_0 .net "csub", 0 0, L_000001dd56cad6f0;  1 drivers
v000001dd56c7a9e0_0 .net "numf1", 0 0, L_000001dd56ca1d40;  1 drivers
v000001dd56c7ab20_0 .net "numf2", 0 0, L_000001dd56ca24c0;  1 drivers
S_000001dd56c80790 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_000001dd56c7f980;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56cae870 .functor XOR 1, L_000001dd56ca1d40, L_000001dd56ca24c0, C4<0>, C4<0>;
L_000001dd56caef70 .functor NOT 1, L_000001dd56ca1d40, C4<0>, C4<0>, C4<0>;
L_000001dd56cae790 .functor AND 1, L_000001dd56caef70, L_000001dd56ca24c0, C4<1>, C4<1>;
v000001dd56c7cf60_0 .net *"_ivl_2", 0 0, L_000001dd56caef70;  1 drivers
v000001dd56c7b480_0 .net "c_out", 0 0, L_000001dd56cae790;  alias, 1 drivers
v000001dd56c7b2a0_0 .net "num1", 0 0, L_000001dd56ca1d40;  alias, 1 drivers
v000001dd56c7c100_0 .net "num2", 0 0, L_000001dd56ca24c0;  alias, 1 drivers
v000001dd56c7b7a0_0 .net "sub", 0 0, L_000001dd56cae870;  alias, 1 drivers
S_000001dd56c80600 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_000001dd56c7f980;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56cad6f0 .functor XOR 1, L_000001dd56cae870, L_000001dd56caefe0, C4<0>, C4<0>;
L_000001dd56caee20 .functor NOT 1, L_000001dd56cae870, C4<0>, C4<0>, C4<0>;
L_000001dd56cadbc0 .functor AND 1, L_000001dd56caee20, L_000001dd56caefe0, C4<1>, C4<1>;
v000001dd56c7c920_0 .net *"_ivl_2", 0 0, L_000001dd56caee20;  1 drivers
v000001dd56c7abc0_0 .net "c_out", 0 0, L_000001dd56cadbc0;  alias, 1 drivers
v000001dd56c7b980_0 .net "num1", 0 0, L_000001dd56cae870;  alias, 1 drivers
v000001dd56c7b840_0 .net "num2", 0 0, L_000001dd56caefe0;  alias, 1 drivers
v000001dd56c7ba20_0 .net "sub", 0 0, L_000001dd56cad6f0;  alias, 1 drivers
S_000001dd56c7e9e0 .scope module, "FULL_SUBTRACTOR2" "full_subtractor" 8 18, 8 8 0, S_000001dd56c80470;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000001dd56cad5a0 .functor OR 1, L_000001dd56cae6b0, L_000001dd56cadc30, C4<0>, C4<0>;
v000001dd56c7c600_0 .net "aux_out", 0 0, L_000001dd56cadc30;  1 drivers
v000001dd56c7cce0_0 .net "aux_out2", 0 0, L_000001dd56cae6b0;  1 drivers
v000001dd56c7aee0_0 .net "aux_sub", 0 0, L_000001dd56caf050;  1 drivers
v000001dd56c7bca0_0 .net "c_in", 0 0, L_000001dd56cae3a0;  alias, 1 drivers
v000001dd56c7b520_0 .net "c_outc", 0 0, L_000001dd56cad5a0;  alias, 1 drivers
v000001dd56c7bac0_0 .net "csub", 0 0, L_000001dd56caf130;  1 drivers
v000001dd56c7cd80_0 .net "numf1", 0 0, L_000001dd56ca1340;  1 drivers
v000001dd56c7b8e0_0 .net "numf2", 0 0, L_000001dd56ca13e0;  1 drivers
S_000001dd56c7f1b0 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_000001dd56c7e9e0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56caf050 .functor XOR 1, L_000001dd56ca1340, L_000001dd56ca13e0, C4<0>, C4<0>;
L_000001dd56cae560 .functor NOT 1, L_000001dd56ca1340, C4<0>, C4<0>, C4<0>;
L_000001dd56cadc30 .functor AND 1, L_000001dd56cae560, L_000001dd56ca13e0, C4<1>, C4<1>;
v000001dd56c7bd40_0 .net *"_ivl_2", 0 0, L_000001dd56cae560;  1 drivers
v000001dd56c7c380_0 .net "c_out", 0 0, L_000001dd56cadc30;  alias, 1 drivers
v000001dd56c7b340_0 .net "num1", 0 0, L_000001dd56ca1340;  alias, 1 drivers
v000001dd56c7bf20_0 .net "num2", 0 0, L_000001dd56ca13e0;  alias, 1 drivers
v000001dd56c7c560_0 .net "sub", 0 0, L_000001dd56caf050;  alias, 1 drivers
S_000001dd56c802e0 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_000001dd56c7e9e0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56caf130 .functor XOR 1, L_000001dd56caf050, L_000001dd56cae3a0, C4<0>, C4<0>;
L_000001dd56cae9c0 .functor NOT 1, L_000001dd56caf050, C4<0>, C4<0>, C4<0>;
L_000001dd56cae6b0 .functor AND 1, L_000001dd56cae9c0, L_000001dd56cae3a0, C4<1>, C4<1>;
v000001dd56c7c880_0 .net *"_ivl_2", 0 0, L_000001dd56cae9c0;  1 drivers
v000001dd56c7cb00_0 .net "c_out", 0 0, L_000001dd56cae6b0;  alias, 1 drivers
v000001dd56c7bfc0_0 .net "num1", 0 0, L_000001dd56caf050;  alias, 1 drivers
v000001dd56c7b0c0_0 .net "num2", 0 0, L_000001dd56cae3a0;  alias, 1 drivers
v000001dd56c7d0a0_0 .net "sub", 0 0, L_000001dd56caf130;  alias, 1 drivers
S_000001dd56c7ee90 .scope module, "FULL_SUBTRACTOR3" "full_subtractor" 8 19, 8 8 0, S_000001dd56c80470;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000001dd56caf2f0 .functor OR 1, L_000001dd56cad8b0, L_000001dd56caeb10, C4<0>, C4<0>;
v000001dd56c7c4c0_0 .net "aux_out", 0 0, L_000001dd56caeb10;  1 drivers
v000001dd56c7b020_0 .net "aux_out2", 0 0, L_000001dd56cad8b0;  1 drivers
v000001dd56c7b200_0 .net "aux_sub", 0 0, L_000001dd56cad760;  1 drivers
v000001dd56c7cba0_0 .net "c_in", 0 0, L_000001dd56cad5a0;  alias, 1 drivers
v000001dd56c7c6a0_0 .net "c_outc", 0 0, L_000001dd56caf2f0;  alias, 1 drivers
v000001dd56c7cc40_0 .net "csub", 0 0, L_000001dd56cad7d0;  1 drivers
v000001dd56c7cec0_0 .net "numf1", 0 0, L_000001dd56ca1de0;  1 drivers
v000001dd56c7d140_0 .net "numf2", 0 0, L_000001dd56ca1480;  1 drivers
S_000001dd56c7eb70 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_000001dd56c7ee90;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56cad760 .functor XOR 1, L_000001dd56ca1de0, L_000001dd56ca1480, C4<0>, C4<0>;
L_000001dd56caeaa0 .functor NOT 1, L_000001dd56ca1de0, C4<0>, C4<0>, C4<0>;
L_000001dd56caeb10 .functor AND 1, L_000001dd56caeaa0, L_000001dd56ca1480, C4<1>, C4<1>;
v000001dd56c7ac60_0 .net *"_ivl_2", 0 0, L_000001dd56caeaa0;  1 drivers
v000001dd56c7c7e0_0 .net "c_out", 0 0, L_000001dd56caeb10;  alias, 1 drivers
v000001dd56c7b3e0_0 .net "num1", 0 0, L_000001dd56ca1de0;  alias, 1 drivers
v000001dd56c7c060_0 .net "num2", 0 0, L_000001dd56ca1480;  alias, 1 drivers
v000001dd56c7c1a0_0 .net "sub", 0 0, L_000001dd56cad760;  alias, 1 drivers
S_000001dd56c7ed00 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_000001dd56c7ee90;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56cad7d0 .functor XOR 1, L_000001dd56cad760, L_000001dd56cad5a0, C4<0>, C4<0>;
L_000001dd56cad840 .functor NOT 1, L_000001dd56cad760, C4<0>, C4<0>, C4<0>;
L_000001dd56cad8b0 .functor AND 1, L_000001dd56cad840, L_000001dd56cad5a0, C4<1>, C4<1>;
v000001dd56c7b160_0 .net *"_ivl_2", 0 0, L_000001dd56cad840;  1 drivers
v000001dd56c7c240_0 .net "c_out", 0 0, L_000001dd56cad8b0;  alias, 1 drivers
v000001dd56c7c2e0_0 .net "num1", 0 0, L_000001dd56cad760;  alias, 1 drivers
v000001dd56c7d000_0 .net "num2", 0 0, L_000001dd56cad5a0;  alias, 1 drivers
v000001dd56c7af80_0 .net "sub", 0 0, L_000001dd56cad7d0;  alias, 1 drivers
S_000001dd56c7f020 .scope module, "FULL_SUBTRACTOR4" "full_subtractor" 8 20, 8 8 0, S_000001dd56c80470;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000001dd56caf210 .functor OR 1, L_000001dd56caf4b0, L_000001dd56caf360, C4<0>, C4<0>;
v000001dd56c7e180_0 .net "aux_out", 0 0, L_000001dd56caf360;  1 drivers
v000001dd56c7e680_0 .net "aux_out2", 0 0, L_000001dd56caf4b0;  1 drivers
v000001dd56c7d640_0 .net "aux_sub", 0 0, L_000001dd56caf280;  1 drivers
v000001dd56c7e400_0 .net "c_in", 0 0, L_000001dd56caf2f0;  alias, 1 drivers
v000001dd56c7db40_0 .net "c_outc", 0 0, L_000001dd56caf210;  alias, 1 drivers
v000001dd56c7e4a0_0 .net "csub", 0 0, L_000001dd56caf3d0;  1 drivers
v000001dd56c7e720_0 .net "numf1", 0 0, L_000001dd56cb15a0;  1 drivers
v000001dd56c7e540_0 .net "numf2", 0 0, L_000001dd56cb0b00;  1 drivers
S_000001dd56c7f4d0 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_000001dd56c7f020;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56caf280 .functor XOR 1, L_000001dd56cb15a0, L_000001dd56cb0b00, C4<0>, C4<0>;
L_000001dd56caf1a0 .functor NOT 1, L_000001dd56cb15a0, C4<0>, C4<0>, C4<0>;
L_000001dd56caf360 .functor AND 1, L_000001dd56caf1a0, L_000001dd56cb0b00, C4<1>, C4<1>;
v000001dd56c7aa80_0 .net *"_ivl_2", 0 0, L_000001dd56caf1a0;  1 drivers
v000001dd56c7ad00_0 .net "c_out", 0 0, L_000001dd56caf360;  alias, 1 drivers
v000001dd56c7ada0_0 .net "num1", 0 0, L_000001dd56cb15a0;  alias, 1 drivers
v000001dd56c7ae40_0 .net "num2", 0 0, L_000001dd56cb0b00;  alias, 1 drivers
v000001dd56c7dfa0_0 .net "sub", 0 0, L_000001dd56caf280;  alias, 1 drivers
S_000001dd56c7f340 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_000001dd56c7f020;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56caf3d0 .functor XOR 1, L_000001dd56caf280, L_000001dd56caf2f0, C4<0>, C4<0>;
L_000001dd56caf440 .functor NOT 1, L_000001dd56caf280, C4<0>, C4<0>, C4<0>;
L_000001dd56caf4b0 .functor AND 1, L_000001dd56caf440, L_000001dd56caf2f0, C4<1>, C4<1>;
v000001dd56c7da00_0 .net *"_ivl_2", 0 0, L_000001dd56caf440;  1 drivers
v000001dd56c7e040_0 .net "c_out", 0 0, L_000001dd56caf4b0;  alias, 1 drivers
v000001dd56c7dbe0_0 .net "num1", 0 0, L_000001dd56caf280;  alias, 1 drivers
v000001dd56c7e0e0_0 .net "num2", 0 0, L_000001dd56caf2f0;  alias, 1 drivers
v000001dd56c7e5e0_0 .net "sub", 0 0, L_000001dd56caf3d0;  alias, 1 drivers
S_000001dd56c7fb10 .scope module, "div_module" "module8b" 4 108, 9 3 0, S_000001dd56a61ef0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "rest";
    .port_info 1 /INPUT 8 "num1";
    .port_info 2 /INPUT 8 "num2";
v000001dd56c7d5a0_0 .var "accumulator", 7 0;
v000001dd56c7de60_0 .var "divided", 7 0;
v000001dd56c7d6e0_0 .var/i "i", 31 0;
v000001dd56c7dc80_0 .net "num1", 7 0, v000001dd56ca58a0_0;  alias, 1 drivers
v000001dd56c7dd20_0 .net "num2", 7 0, v000001dd56ca58a0_0;  alias, 1 drivers
v000001dd56c7df00_0 .var "rest", 7 0;
E_000001dd56bfa1f0 .event anyedge, v000001dd56c771f0_0, v000001dd56c7d5a0_0, v000001dd56c7de60_0, v000001dd56c771f0_0;
S_000001dd56c7f7f0 .scope module, "divisor" "divisor8b" 4 100, 10 3 0, S_000001dd56a61ef0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /OUTPUT 8 "rest";
    .port_info 2 /INPUT 8 "num1";
    .port_info 3 /INPUT 8 "num2";
v000001dd56c7e360_0 .var "accumulator", 7 0;
v000001dd56c82620_0 .var "divided", 7 0;
v000001dd56c829e0_0 .var/i "i", 31 0;
v000001dd56c80fa0_0 .net "num1", 7 0, v000001dd56ca58a0_0;  alias, 1 drivers
v000001dd56c814a0_0 .net "num2", 7 0, v000001dd56ca58a0_0;  alias, 1 drivers
v000001dd56c82300_0 .var "quocient", 7 0;
v000001dd56c82ee0_0 .var "rest", 7 0;
v000001dd56c81680_0 .var "result", 7 0;
E_000001dd56bf95b0/0 .event anyedge, v000001dd56c771f0_0, v000001dd56c7e360_0, v000001dd56c82620_0, v000001dd56c82300_0;
E_000001dd56bf95b0/1 .event anyedge, v000001dd56c771f0_0;
E_000001dd56bf95b0 .event/or E_000001dd56bf95b0/0, E_000001dd56bf95b0/1;
S_000001dd56c7f660 .scope module, "incrementor" "increment8b" 4 79, 11 4 0, S_000001dd56a61ef0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "num1";
v000001dd56c87920_0 .net "cout", 0 0, L_000001dd56caec60;  alias, 1 drivers
v000001dd56c88a00_0 .net "num1", 7 0, v000001dd56ca58a0_0;  alias, 1 drivers
v000001dd56c88b40_0 .net "result", 7 0, L_000001dd56ca0ee0;  alias, 1 drivers
S_000001dd56c7fca0 .scope module, "FULL_ADDER8bINC" "full_adder8b" 11 5, 5 23 0, S_000001dd56c7f660;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 8 "numf1";
    .port_info 3 /INPUT 8 "numf2";
v000001dd56c87880_0 .net "c_outc", 0 0, L_000001dd56caec60;  alias, 1 drivers
v000001dd56c88aa0_0 .net "cin1", 0 0, L_000001dd56cad3c0;  1 drivers
v000001dd56c88780_0 .net "csum", 7 0, L_000001dd56ca0ee0;  alias, 1 drivers
v000001dd56c880a0_0 .net "numf1", 7 0, v000001dd56ca58a0_0;  alias, 1 drivers
L_000001dd56cc0160 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001dd56c86ca0_0 .net "numf2", 7 0, L_000001dd56cc0160;  1 drivers
L_000001dd56ca0da0 .part v000001dd56ca58a0_0, 0, 4;
L_000001dd56ca1a20 .part L_000001dd56cc0160, 0, 4;
L_000001dd56ca0ee0 .concat8 [ 4 4 0 0], L_000001dd56ca22e0, L_000001dd56ca2100;
L_000001dd56ca1160 .part v000001dd56ca58a0_0, 4, 4;
L_000001dd56ca2c40 .part L_000001dd56cc0160, 4, 4;
S_000001dd56c7fe30 .scope module, "FULL_ADDER4b1" "full_adder4b" 5 25, 5 15 0, S_000001dd56c7fca0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 4 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 4 "numf1";
    .port_info 3 /INPUT 4 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000001dd56cc0118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001dd56c847e0_0 .net "c_in", 0 0, L_000001dd56cc0118;  1 drivers
v000001dd56c83f20_0 .net "c_outc", 0 0, L_000001dd56cad3c0;  alias, 1 drivers
v000001dd56c837a0_0 .net "cin1", 0 0, L_000001dd56cace10;  1 drivers
v000001dd56c846a0_0 .net "cin2", 0 0, L_000001dd56cad120;  1 drivers
v000001dd56c83520_0 .net "cin3", 0 0, L_000001dd56cac550;  1 drivers
v000001dd56c83a20_0 .net "csum", 3 0, L_000001dd56ca22e0;  1 drivers
v000001dd56c84600_0 .net "numf1", 3 0, L_000001dd56ca0da0;  1 drivers
v000001dd56c83e80_0 .net "numf2", 3 0, L_000001dd56ca1a20;  1 drivers
L_000001dd56ca2560 .part L_000001dd56ca0da0, 0, 1;
L_000001dd56ca2f60 .part L_000001dd56ca1a20, 0, 1;
L_000001dd56ca3000 .part L_000001dd56ca0da0, 1, 1;
L_000001dd56ca18e0 .part L_000001dd56ca1a20, 1, 1;
L_000001dd56ca27e0 .part L_000001dd56ca0da0, 2, 1;
L_000001dd56ca2060 .part L_000001dd56ca1a20, 2, 1;
L_000001dd56ca22e0 .concat8 [ 1 1 1 1], L_000001dd56cabbb0, L_000001dd56cac0f0, L_000001dd56cab670, L_000001dd56cad2e0;
L_000001dd56ca0c60 .part L_000001dd56ca0da0, 3, 1;
L_000001dd56ca30a0 .part L_000001dd56ca1a20, 3, 1;
S_000001dd56c7ffc0 .scope module, "FULL_ADDER1" "full_adder" 5 17, 5 8 0, S_000001dd56c7fe30;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000001dd56cace10 .functor OR 1, L_000001dd56cabde0, L_000001dd56cad040, C4<0>, C4<0>;
v000001dd56c826c0_0 .net "aux_out", 0 0, L_000001dd56cad040;  1 drivers
v000001dd56c82c60_0 .net "aux_out2", 0 0, L_000001dd56cabde0;  1 drivers
v000001dd56c82d00_0 .net "aux_sum", 0 0, L_000001dd56cacda0;  1 drivers
v000001dd56c82e40_0 .net "c_in", 0 0, L_000001dd56cc0118;  alias, 1 drivers
v000001dd56c82f80_0 .net "c_outc", 0 0, L_000001dd56cace10;  alias, 1 drivers
v000001dd56c80e60_0 .net "csum", 0 0, L_000001dd56cabbb0;  1 drivers
v000001dd56c82760_0 .net "numf1", 0 0, L_000001dd56ca2560;  1 drivers
v000001dd56c83020_0 .net "numf2", 0 0, L_000001dd56ca2f60;  1 drivers
S_000001dd56c80150 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_000001dd56c7ffc0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56cacda0 .functor XOR 1, L_000001dd56ca2560, L_000001dd56ca2f60, C4<0>, C4<0>;
L_000001dd56cad040 .functor AND 1, L_000001dd56ca2560, L_000001dd56ca2f60, C4<1>, C4<1>;
v000001dd56c815e0_0 .net "c_out", 0 0, L_000001dd56cad040;  alias, 1 drivers
v000001dd56c81400_0 .net "num1", 0 0, L_000001dd56ca2560;  alias, 1 drivers
v000001dd56c82a80_0 .net "num2", 0 0, L_000001dd56ca2f60;  alias, 1 drivers
v000001dd56c82da0_0 .net "sum", 0 0, L_000001dd56cacda0;  alias, 1 drivers
S_000001dd56c85360 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_000001dd56c7ffc0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56cabbb0 .functor XOR 1, L_000001dd56cc0118, L_000001dd56cacda0, C4<0>, C4<0>;
L_000001dd56cabde0 .functor AND 1, L_000001dd56cc0118, L_000001dd56cacda0, C4<1>, C4<1>;
v000001dd56c81540_0 .net "c_out", 0 0, L_000001dd56cabde0;  alias, 1 drivers
v000001dd56c82b20_0 .net "num1", 0 0, L_000001dd56cc0118;  alias, 1 drivers
v000001dd56c82bc0_0 .net "num2", 0 0, L_000001dd56cacda0;  alias, 1 drivers
v000001dd56c81ea0_0 .net "sum", 0 0, L_000001dd56cabbb0;  alias, 1 drivers
S_000001dd56c85cc0 .scope module, "FULL_ADDER2" "full_adder" 5 18, 5 8 0, S_000001dd56c7fe30;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000001dd56cad120 .functor OR 1, L_000001dd56cac160, L_000001dd56cabf30, C4<0>, C4<0>;
v000001dd56c81720_0 .net "aux_out", 0 0, L_000001dd56cabf30;  1 drivers
v000001dd56c81c20_0 .net "aux_out2", 0 0, L_000001dd56cac160;  1 drivers
v000001dd56c817c0_0 .net "aux_sum", 0 0, L_000001dd56cacef0;  1 drivers
v000001dd56c82260_0 .net "c_in", 0 0, L_000001dd56cace10;  alias, 1 drivers
v000001dd56c80a00_0 .net "c_outc", 0 0, L_000001dd56cad120;  alias, 1 drivers
v000001dd56c82800_0 .net "csum", 0 0, L_000001dd56cac0f0;  1 drivers
v000001dd56c81180_0 .net "numf1", 0 0, L_000001dd56ca3000;  1 drivers
v000001dd56c81ae0_0 .net "numf2", 0 0, L_000001dd56ca18e0;  1 drivers
S_000001dd56c84eb0 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_000001dd56c85cc0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56cacef0 .functor XOR 1, L_000001dd56ca3000, L_000001dd56ca18e0, C4<0>, C4<0>;
L_000001dd56cabf30 .functor AND 1, L_000001dd56ca3000, L_000001dd56ca18e0, C4<1>, C4<1>;
v000001dd56c828a0_0 .net "c_out", 0 0, L_000001dd56cabf30;  alias, 1 drivers
v000001dd56c80be0_0 .net "num1", 0 0, L_000001dd56ca3000;  alias, 1 drivers
v000001dd56c823a0_0 .net "num2", 0 0, L_000001dd56ca18e0;  alias, 1 drivers
v000001dd56c82940_0 .net "sum", 0 0, L_000001dd56cacef0;  alias, 1 drivers
S_000001dd56c86300 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_000001dd56c85cc0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56cac0f0 .functor XOR 1, L_000001dd56cace10, L_000001dd56cacef0, C4<0>, C4<0>;
L_000001dd56cac160 .functor AND 1, L_000001dd56cace10, L_000001dd56cacef0, C4<1>, C4<1>;
v000001dd56c830c0_0 .net "c_out", 0 0, L_000001dd56cac160;  alias, 1 drivers
v000001dd56c82580_0 .net "num1", 0 0, L_000001dd56cace10;  alias, 1 drivers
v000001dd56c83160_0 .net "num2", 0 0, L_000001dd56cacef0;  alias, 1 drivers
v000001dd56c81b80_0 .net "sum", 0 0, L_000001dd56cac0f0;  alias, 1 drivers
S_000001dd56c867b0 .scope module, "FULL_ADDER3" "full_adder" 5 19, 5 8 0, S_000001dd56c7fe30;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000001dd56cac550 .functor OR 1, L_000001dd56cab6e0, L_000001dd56cac390, C4<0>, C4<0>;
v000001dd56c80d20_0 .net "aux_out", 0 0, L_000001dd56cac390;  1 drivers
v000001dd56c80dc0_0 .net "aux_out2", 0 0, L_000001dd56cab6e0;  1 drivers
v000001dd56c80f00_0 .net "aux_sum", 0 0, L_000001dd56cab590;  1 drivers
v000001dd56c81fe0_0 .net "c_in", 0 0, L_000001dd56cad120;  alias, 1 drivers
v000001dd56c812c0_0 .net "c_outc", 0 0, L_000001dd56cac550;  alias, 1 drivers
v000001dd56c81360_0 .net "csum", 0 0, L_000001dd56cab670;  1 drivers
v000001dd56c82440_0 .net "numf1", 0 0, L_000001dd56ca27e0;  1 drivers
v000001dd56c81860_0 .net "numf2", 0 0, L_000001dd56ca2060;  1 drivers
S_000001dd56c851d0 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_000001dd56c867b0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56cab590 .functor XOR 1, L_000001dd56ca27e0, L_000001dd56ca2060, C4<0>, C4<0>;
L_000001dd56cac390 .functor AND 1, L_000001dd56ca27e0, L_000001dd56ca2060, C4<1>, C4<1>;
v000001dd56c821c0_0 .net "c_out", 0 0, L_000001dd56cac390;  alias, 1 drivers
v000001dd56c81040_0 .net "num1", 0 0, L_000001dd56ca27e0;  alias, 1 drivers
v000001dd56c81220_0 .net "num2", 0 0, L_000001dd56ca2060;  alias, 1 drivers
v000001dd56c80aa0_0 .net "sum", 0 0, L_000001dd56cab590;  alias, 1 drivers
S_000001dd56c85680 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_000001dd56c867b0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56cab670 .functor XOR 1, L_000001dd56cad120, L_000001dd56cab590, C4<0>, C4<0>;
L_000001dd56cab6e0 .functor AND 1, L_000001dd56cad120, L_000001dd56cab590, C4<1>, C4<1>;
v000001dd56c81f40_0 .net "c_out", 0 0, L_000001dd56cab6e0;  alias, 1 drivers
v000001dd56c810e0_0 .net "num1", 0 0, L_000001dd56cad120;  alias, 1 drivers
v000001dd56c80b40_0 .net "num2", 0 0, L_000001dd56cab590;  alias, 1 drivers
v000001dd56c80c80_0 .net "sum", 0 0, L_000001dd56cab670;  alias, 1 drivers
S_000001dd56c85e50 .scope module, "FULL_ADDER4" "full_adder" 5 20, 5 8 0, S_000001dd56c7fe30;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000001dd56cad3c0 .functor OR 1, L_000001dd56cad200, L_000001dd56cad270, C4<0>, C4<0>;
v000001dd56c82120_0 .net "aux_out", 0 0, L_000001dd56cad270;  1 drivers
v000001dd56c83980_0 .net "aux_out2", 0 0, L_000001dd56cad200;  1 drivers
v000001dd56c83c00_0 .net "aux_sum", 0 0, L_000001dd56cab750;  1 drivers
v000001dd56c83de0_0 .net "c_in", 0 0, L_000001dd56cac550;  alias, 1 drivers
v000001dd56c83d40_0 .net "c_outc", 0 0, L_000001dd56cad3c0;  alias, 1 drivers
v000001dd56c84560_0 .net "csum", 0 0, L_000001dd56cad2e0;  1 drivers
v000001dd56c83480_0 .net "numf1", 0 0, L_000001dd56ca0c60;  1 drivers
v000001dd56c83840_0 .net "numf2", 0 0, L_000001dd56ca30a0;  1 drivers
S_000001dd56c85040 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_000001dd56c85e50;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56cab750 .functor XOR 1, L_000001dd56ca0c60, L_000001dd56ca30a0, C4<0>, C4<0>;
L_000001dd56cad270 .functor AND 1, L_000001dd56ca0c60, L_000001dd56ca30a0, C4<1>, C4<1>;
v000001dd56c824e0_0 .net "c_out", 0 0, L_000001dd56cad270;  alias, 1 drivers
v000001dd56c81900_0 .net "num1", 0 0, L_000001dd56ca0c60;  alias, 1 drivers
v000001dd56c819a0_0 .net "num2", 0 0, L_000001dd56ca30a0;  alias, 1 drivers
v000001dd56c81a40_0 .net "sum", 0 0, L_000001dd56cab750;  alias, 1 drivers
S_000001dd56c86490 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_000001dd56c85e50;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56cad2e0 .functor XOR 1, L_000001dd56cac550, L_000001dd56cab750, C4<0>, C4<0>;
L_000001dd56cad200 .functor AND 1, L_000001dd56cac550, L_000001dd56cab750, C4<1>, C4<1>;
v000001dd56c81cc0_0 .net "c_out", 0 0, L_000001dd56cad200;  alias, 1 drivers
v000001dd56c81d60_0 .net "num1", 0 0, L_000001dd56cac550;  alias, 1 drivers
v000001dd56c81e00_0 .net "num2", 0 0, L_000001dd56cab750;  alias, 1 drivers
v000001dd56c82080_0 .net "sum", 0 0, L_000001dd56cad2e0;  alias, 1 drivers
S_000001dd56c85fe0 .scope module, "FULL_ADDER4b2" "full_adder4b" 5 26, 5 15 0, S_000001dd56c7fca0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 4 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 4 "numf1";
    .port_info 3 /INPUT 4 "numf2";
    .port_info 4 /INPUT 1 "c_in";
v000001dd56c86c00_0 .net "c_in", 0 0, L_000001dd56cad3c0;  alias, 1 drivers
v000001dd56c88960_0 .net "c_outc", 0 0, L_000001dd56caec60;  alias, 1 drivers
v000001dd56c886e0_0 .net "cin1", 0 0, L_000001dd56caded0;  1 drivers
v000001dd56c881e0_0 .net "cin2", 0 0, L_000001dd56caee90;  1 drivers
v000001dd56c87740_0 .net "cin3", 0 0, L_000001dd56caddf0;  1 drivers
v000001dd56c877e0_0 .net "csum", 3 0, L_000001dd56ca2100;  1 drivers
v000001dd56c87240_0 .net "numf1", 3 0, L_000001dd56ca1160;  1 drivers
v000001dd56c86e80_0 .net "numf2", 3 0, L_000001dd56ca2c40;  1 drivers
L_000001dd56ca15c0 .part L_000001dd56ca1160, 0, 1;
L_000001dd56ca2880 .part L_000001dd56ca2c40, 0, 1;
L_000001dd56ca3140 .part L_000001dd56ca1160, 1, 1;
L_000001dd56ca1ac0 .part L_000001dd56ca2c40, 1, 1;
L_000001dd56ca2420 .part L_000001dd56ca1160, 2, 1;
L_000001dd56ca1520 .part L_000001dd56ca2c40, 2, 1;
L_000001dd56ca2100 .concat8 [ 1 1 1 1], L_000001dd56cad4a0, L_000001dd56cae5d0, L_000001dd56cae800, L_000001dd56cae020;
L_000001dd56ca2ce0 .part L_000001dd56ca1160, 3, 1;
L_000001dd56ca31e0 .part L_000001dd56ca2c40, 3, 1;
S_000001dd56c86170 .scope module, "FULL_ADDER1" "full_adder" 5 17, 5 8 0, S_000001dd56c85fe0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000001dd56caded0 .functor OR 1, L_000001dd56cad190, L_000001dd56cad350, C4<0>, C4<0>;
v000001dd56c844c0_0 .net "aux_out", 0 0, L_000001dd56cad350;  1 drivers
v000001dd56c83200_0 .net "aux_out2", 0 0, L_000001dd56cad190;  1 drivers
v000001dd56c83340_0 .net "aux_sum", 0 0, L_000001dd56cad430;  1 drivers
v000001dd56c83b60_0 .net "c_in", 0 0, L_000001dd56cad3c0;  alias, 1 drivers
v000001dd56c84100_0 .net "c_outc", 0 0, L_000001dd56caded0;  alias, 1 drivers
v000001dd56c83660_0 .net "csum", 0 0, L_000001dd56cad4a0;  1 drivers
v000001dd56c83ac0_0 .net "numf1", 0 0, L_000001dd56ca15c0;  1 drivers
v000001dd56c832a0_0 .net "numf2", 0 0, L_000001dd56ca2880;  1 drivers
S_000001dd56c854f0 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_000001dd56c86170;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56cad430 .functor XOR 1, L_000001dd56ca15c0, L_000001dd56ca2880, C4<0>, C4<0>;
L_000001dd56cad350 .functor AND 1, L_000001dd56ca15c0, L_000001dd56ca2880, C4<1>, C4<1>;
v000001dd56c838e0_0 .net "c_out", 0 0, L_000001dd56cad350;  alias, 1 drivers
v000001dd56c84380_0 .net "num1", 0 0, L_000001dd56ca15c0;  alias, 1 drivers
v000001dd56c83fc0_0 .net "num2", 0 0, L_000001dd56ca2880;  alias, 1 drivers
v000001dd56c84880_0 .net "sum", 0 0, L_000001dd56cad430;  alias, 1 drivers
S_000001dd56c84d20 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_000001dd56c86170;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56cad4a0 .functor XOR 1, L_000001dd56cad3c0, L_000001dd56cad430, C4<0>, C4<0>;
L_000001dd56cad190 .functor AND 1, L_000001dd56cad3c0, L_000001dd56cad430, C4<1>, C4<1>;
v000001dd56c83700_0 .net "c_out", 0 0, L_000001dd56cad190;  alias, 1 drivers
v000001dd56c84060_0 .net "num1", 0 0, L_000001dd56cad3c0;  alias, 1 drivers
v000001dd56c835c0_0 .net "num2", 0 0, L_000001dd56cad430;  alias, 1 drivers
v000001dd56c84420_0 .net "sum", 0 0, L_000001dd56cad4a0;  alias, 1 drivers
S_000001dd56c85810 .scope module, "FULL_ADDER2" "full_adder" 5 18, 5 8 0, S_000001dd56c85fe0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000001dd56caee90 .functor OR 1, L_000001dd56cae8e0, L_000001dd56cae1e0, C4<0>, C4<0>;
v000001dd56c86fc0_0 .net "aux_out", 0 0, L_000001dd56cae1e0;  1 drivers
v000001dd56c88460_0 .net "aux_out2", 0 0, L_000001dd56cae8e0;  1 drivers
v000001dd56c88280_0 .net "aux_sum", 0 0, L_000001dd56caebf0;  1 drivers
v000001dd56c879c0_0 .net "c_in", 0 0, L_000001dd56caded0;  alias, 1 drivers
v000001dd56c88be0_0 .net "c_outc", 0 0, L_000001dd56caee90;  alias, 1 drivers
v000001dd56c87a60_0 .net "csum", 0 0, L_000001dd56cae5d0;  1 drivers
v000001dd56c890e0_0 .net "numf1", 0 0, L_000001dd56ca3140;  1 drivers
v000001dd56c88fa0_0 .net "numf2", 0 0, L_000001dd56ca1ac0;  1 drivers
S_000001dd56c859a0 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_000001dd56c85810;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56caebf0 .functor XOR 1, L_000001dd56ca3140, L_000001dd56ca1ac0, C4<0>, C4<0>;
L_000001dd56cae1e0 .functor AND 1, L_000001dd56ca3140, L_000001dd56ca1ac0, C4<1>, C4<1>;
v000001dd56c841a0_0 .net "c_out", 0 0, L_000001dd56cae1e0;  alias, 1 drivers
v000001dd56c83ca0_0 .net "num1", 0 0, L_000001dd56ca3140;  alias, 1 drivers
v000001dd56c84240_0 .net "num2", 0 0, L_000001dd56ca1ac0;  alias, 1 drivers
v000001dd56c84740_0 .net "sum", 0 0, L_000001dd56caebf0;  alias, 1 drivers
S_000001dd56c84a00 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_000001dd56c85810;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56cae5d0 .functor XOR 1, L_000001dd56caded0, L_000001dd56caebf0, C4<0>, C4<0>;
L_000001dd56cae8e0 .functor AND 1, L_000001dd56caded0, L_000001dd56caebf0, C4<1>, C4<1>;
v000001dd56c842e0_0 .net "c_out", 0 0, L_000001dd56cae8e0;  alias, 1 drivers
v000001dd56c833e0_0 .net "num1", 0 0, L_000001dd56caded0;  alias, 1 drivers
v000001dd56c87420_0 .net "num2", 0 0, L_000001dd56caebf0;  alias, 1 drivers
v000001dd56c88f00_0 .net "sum", 0 0, L_000001dd56cae5d0;  alias, 1 drivers
S_000001dd56c85b30 .scope module, "FULL_ADDER3" "full_adder" 5 19, 5 8 0, S_000001dd56c85fe0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000001dd56caddf0 .functor OR 1, L_000001dd56cad610, L_000001dd56cae950, C4<0>, C4<0>;
v000001dd56c87060_0 .net "aux_out", 0 0, L_000001dd56cae950;  1 drivers
v000001dd56c88500_0 .net "aux_out2", 0 0, L_000001dd56cad610;  1 drivers
v000001dd56c883c0_0 .net "aux_sum", 0 0, L_000001dd56cae170;  1 drivers
v000001dd56c888c0_0 .net "c_in", 0 0, L_000001dd56caee90;  alias, 1 drivers
v000001dd56c87ba0_0 .net "c_outc", 0 0, L_000001dd56caddf0;  alias, 1 drivers
v000001dd56c88dc0_0 .net "csum", 0 0, L_000001dd56cae800;  1 drivers
v000001dd56c87ec0_0 .net "numf1", 0 0, L_000001dd56ca2420;  1 drivers
v000001dd56c86d40_0 .net "numf2", 0 0, L_000001dd56ca1520;  1 drivers
S_000001dd56c86620 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_000001dd56c85b30;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56cae170 .functor XOR 1, L_000001dd56ca2420, L_000001dd56ca1520, C4<0>, C4<0>;
L_000001dd56cae950 .functor AND 1, L_000001dd56ca2420, L_000001dd56ca1520, C4<1>, C4<1>;
v000001dd56c86ac0_0 .net "c_out", 0 0, L_000001dd56cae950;  alias, 1 drivers
v000001dd56c86b60_0 .net "num1", 0 0, L_000001dd56ca2420;  alias, 1 drivers
v000001dd56c87100_0 .net "num2", 0 0, L_000001dd56ca1520;  alias, 1 drivers
v000001dd56c88320_0 .net "sum", 0 0, L_000001dd56cae170;  alias, 1 drivers
S_000001dd56c84b90 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_000001dd56c85b30;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56cae800 .functor XOR 1, L_000001dd56caee90, L_000001dd56cae170, C4<0>, C4<0>;
L_000001dd56cad610 .functor AND 1, L_000001dd56caee90, L_000001dd56cae170, C4<1>, C4<1>;
v000001dd56c87d80_0 .net "c_out", 0 0, L_000001dd56cad610;  alias, 1 drivers
v000001dd56c885a0_0 .net "num1", 0 0, L_000001dd56caee90;  alias, 1 drivers
v000001dd56c874c0_0 .net "num2", 0 0, L_000001dd56cae170;  alias, 1 drivers
v000001dd56c89040_0 .net "sum", 0 0, L_000001dd56cae800;  alias, 1 drivers
S_000001dd56c8c4b0 .scope module, "FULL_ADDER4" "full_adder" 5 20, 5 8 0, S_000001dd56c85fe0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000001dd56caec60 .functor OR 1, L_000001dd56cadf40, L_000001dd56caed40, C4<0>, C4<0>;
v000001dd56c86a20_0 .net "aux_out", 0 0, L_000001dd56caed40;  1 drivers
v000001dd56c876a0_0 .net "aux_out2", 0 0, L_000001dd56cadf40;  1 drivers
v000001dd56c88640_0 .net "aux_sum", 0 0, L_000001dd56cada00;  1 drivers
v000001dd56c87600_0 .net "c_in", 0 0, L_000001dd56caddf0;  alias, 1 drivers
v000001dd56c87ce0_0 .net "c_outc", 0 0, L_000001dd56caec60;  alias, 1 drivers
v000001dd56c87f60_0 .net "csum", 0 0, L_000001dd56cae020;  1 drivers
v000001dd56c87e20_0 .net "numf1", 0 0, L_000001dd56ca2ce0;  1 drivers
v000001dd56c88000_0 .net "numf2", 0 0, L_000001dd56ca31e0;  1 drivers
S_000001dd56c8c000 .scope module, "HALF_ADDER1" "half_adder" 5 10, 5 3 0, S_000001dd56c8c4b0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56cada00 .functor XOR 1, L_000001dd56ca2ce0, L_000001dd56ca31e0, C4<0>, C4<0>;
L_000001dd56caed40 .functor AND 1, L_000001dd56ca2ce0, L_000001dd56ca31e0, C4<1>, C4<1>;
v000001dd56c871a0_0 .net "c_out", 0 0, L_000001dd56caed40;  alias, 1 drivers
v000001dd56c87560_0 .net "num1", 0 0, L_000001dd56ca2ce0;  alias, 1 drivers
v000001dd56c87b00_0 .net "num2", 0 0, L_000001dd56ca31e0;  alias, 1 drivers
v000001dd56c87380_0 .net "sum", 0 0, L_000001dd56cada00;  alias, 1 drivers
S_000001dd56c8aa20 .scope module, "HALF_ADDER2" "half_adder" 5 11, 5 3 0, S_000001dd56c8c4b0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56cae020 .functor XOR 1, L_000001dd56caddf0, L_000001dd56cada00, C4<0>, C4<0>;
L_000001dd56cadf40 .functor AND 1, L_000001dd56caddf0, L_000001dd56cada00, C4<1>, C4<1>;
v000001dd56c88e60_0 .net "c_out", 0 0, L_000001dd56cadf40;  alias, 1 drivers
v000001dd56c87c40_0 .net "num1", 0 0, L_000001dd56caddf0;  alias, 1 drivers
v000001dd56c89180_0 .net "num2", 0 0, L_000001dd56cada00;  alias, 1 drivers
v000001dd56c88c80_0 .net "sum", 0 0, L_000001dd56cae020;  alias, 1 drivers
S_000001dd56c8c190 .scope module, "left_shifter" "shift_left8b" 4 114, 12 1 0, S_000001dd56a61ef0;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "y";
v000001dd56c88d20_0 .net *"_ivl_2", 6 0, L_000001dd56cb06a0;  1 drivers
L_000001dd56cc0238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001dd56c872e0_0 .net *"_ivl_4", 0 0, L_000001dd56cc0238;  1 drivers
v000001dd56c88140_0 .net "a", 7 0, v000001dd56ca58a0_0;  alias, 1 drivers
v000001dd56c86de0_0 .net "y", 7 0, L_000001dd56cb1000;  alias, 1 drivers
L_000001dd56cb06a0 .part v000001dd56ca58a0_0, 0, 7;
L_000001dd56cb1000 .concat [ 1 7 0 0], L_000001dd56cc0238, L_000001dd56cb06a0;
S_000001dd56c8c7d0 .scope module, "multiplier" "multiplier8b" 4 93, 13 3 0, S_000001dd56a61ef0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /INPUT 8 "num1";
    .port_info 2 /INPUT 8 "num2";
v000001dd56c86f20_0 .var "accumulator", 15 0;
v000001dd56c88820_0 .var/i "i", 31 0;
v000001dd56c895e0_0 .net "num1", 7 0, v000001dd56ca58a0_0;  alias, 1 drivers
v000001dd56c8a6c0_0 .net "num2", 7 0, v000001dd56ca58a0_0;  alias, 1 drivers
v000001dd56c8a580_0 .var "result", 7 0;
E_000001dd56bf9df0 .event anyedge, v000001dd56c771f0_0, v000001dd56c86f20_0, v000001dd56c771f0_0;
S_000001dd56c8c320 .scope module, "nand_gate" "nand8b" 4 131, 14 3 0, S_000001dd56a61ef0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /INPUT 8 "num1";
    .port_info 2 /INPUT 8 "num2";
v000001dd56c89860_0 .var/i "i", 31 0;
v000001dd56c89720_0 .net "num1", 7 0, v000001dd56ca58a0_0;  alias, 1 drivers
v000001dd56c899a0_0 .net "num2", 7 0, v000001dd56ca58a0_0;  alias, 1 drivers
v000001dd56c8a4e0_0 .var "result", 7 0;
v000001dd56c892c0_0 .var "resultado", 7 0;
E_000001dd56bf95f0 .event anyedge, v000001dd56c771f0_0, v000001dd56c771f0_0, v000001dd56c892c0_0;
S_000001dd56c8b830 .scope module, "nor_gate" "nor8b" 4 137, 15 3 0, S_000001dd56a61ef0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /INPUT 8 "num1";
    .port_info 2 /INPUT 8 "num2";
v000001dd56c89680_0 .var/i "i", 31 0;
v000001dd56c89900_0 .net "num1", 7 0, v000001dd56ca58a0_0;  alias, 1 drivers
v000001dd56c8a080_0 .net "num2", 7 0, v000001dd56ca58a0_0;  alias, 1 drivers
v000001dd56c8a760_0 .var "result", 7 0;
v000001dd56c897c0_0 .var "resultado", 7 0;
E_000001dd56bf9e30 .event anyedge, v000001dd56c771f0_0, v000001dd56c771f0_0, v000001dd56c897c0_0;
S_000001dd56c8c640 .scope module, "not_gate" "not8b" 4 143, 16 3 0, S_000001dd56a61ef0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /INPUT 8 "num1";
v000001dd56c89540_0 .var/i "i", 31 0;
v000001dd56c89220_0 .net "num1", 7 0, v000001dd56ca58a0_0;  alias, 1 drivers
v000001dd56c8a620_0 .var "result", 7 0;
v000001dd56c89a40_0 .var "resultado", 7 0;
E_000001dd56bf9ff0 .event anyedge, v000001dd56c771f0_0, v000001dd56c89a40_0;
S_000001dd56c8abb0 .scope module, "or_gate" "or8b" 4 148, 17 3 0, S_000001dd56a61ef0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /INPUT 8 "num1";
    .port_info 2 /INPUT 8 "num2";
v000001dd56c8a260_0 .var/i "i", 31 0;
v000001dd56c8a800_0 .net "num1", 7 0, v000001dd56ca58a0_0;  alias, 1 drivers
v000001dd56c89c20_0 .net "num2", 7 0, v000001dd56ca58a0_0;  alias, 1 drivers
v000001dd56c8a8a0_0 .var "result", 7 0;
v000001dd56c8a440_0 .var "resultado", 7 0;
E_000001dd56bf93f0 .event anyedge, v000001dd56c771f0_0, v000001dd56c771f0_0, v000001dd56c8a440_0;
S_000001dd56c8b510 .scope module, "rol_gate" "rol" 4 166, 18 1 0, S_000001dd56a61ef0;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "y";
v000001dd56c89360_0 .net *"_ivl_1", 6 0, L_000001dd56cb0a60;  1 drivers
v000001dd56c89400_0 .net *"_ivl_3", 0 0, L_000001dd56cb1aa0;  1 drivers
v000001dd56c894a0_0 .net "a", 7 0, v000001dd56ca58a0_0;  alias, 1 drivers
v000001dd56c89d60_0 .net "y", 7 0, L_000001dd56cb0420;  alias, 1 drivers
L_000001dd56cb0a60 .part v000001dd56ca58a0_0, 0, 7;
L_000001dd56cb1aa0 .part v000001dd56ca58a0_0, 7, 1;
L_000001dd56cb0420 .concat [ 1 7 0 0], L_000001dd56cb1aa0, L_000001dd56cb0a60;
S_000001dd56c8b060 .scope module, "ror_gate" "ror" 4 171, 18 7 0, S_000001dd56a61ef0;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "y";
v000001dd56c89e00_0 .net *"_ivl_1", 0 0, L_000001dd56cb0920;  1 drivers
v000001dd56c89ae0_0 .net *"_ivl_3", 6 0, L_000001dd56cb1960;  1 drivers
v000001dd56c89b80_0 .net "a", 7 0, v000001dd56ca58a0_0;  alias, 1 drivers
v000001dd56c89cc0_0 .net "y", 7 0, L_000001dd56cb1780;  alias, 1 drivers
L_000001dd56cb0920 .part v000001dd56ca58a0_0, 0, 1;
L_000001dd56cb1960 .part v000001dd56ca58a0_0, 1, 7;
L_000001dd56cb1780 .concat [ 7 1 0 0], L_000001dd56cb1960, L_000001dd56cb0920;
S_000001dd56c8ad40 .scope module, "shift_right" "shift_right8b" 4 120, 19 1 0, S_000001dd56a61ef0;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 3 "shamt";
    .port_info 2 /OUTPUT 8 "y";
v000001dd56c89ea0_0 .net *"_ivl_2", 6 0, L_000001dd56cb0ba0;  1 drivers
L_000001dd56cc0280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001dd56c89f40_0 .net *"_ivl_4", 0 0, L_000001dd56cc0280;  1 drivers
v000001dd56c89fe0_0 .net "a", 7 0, v000001dd56ca58a0_0;  alias, 1 drivers
o000001dd56c2d0e8 .functor BUFZ 3, C4<zzz>; HiZ drive
v000001dd56c8a120_0 .net "shamt", 2 0, o000001dd56c2d0e8;  0 drivers
v000001dd56c8a1c0_0 .net "y", 7 0, L_000001dd56cb0380;  alias, 1 drivers
L_000001dd56cb0ba0 .part v000001dd56ca58a0_0, 1, 7;
L_000001dd56cb0380 .concat [ 7 1 0 0], L_000001dd56cb0ba0, L_000001dd56cc0280;
S_000001dd56c8b9c0 .scope module, "subtractor" "full_subtractor8b" 4 71, 8 23 0, S_000001dd56a61ef0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "csub";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 8 "numf1";
    .port_info 3 /INPUT 8 "numf2";
v000001dd56c9b490_0 .net "c_outc", 0 0, L_000001dd56cac2b0;  alias, 1 drivers
v000001dd56c9c110_0 .net "cin1", 0 0, L_000001dd56caca20;  1 drivers
v000001dd56c9a770_0 .net "csub", 7 0, L_000001dd56ca2740;  alias, 1 drivers
v000001dd56c9b710_0 .net "numf1", 7 0, v000001dd56ca58a0_0;  alias, 1 drivers
v000001dd56c99b90_0 .net "numf2", 7 0, v000001dd56ca58a0_0;  alias, 1 drivers
L_000001dd56ca0e40 .part v000001dd56ca58a0_0, 0, 4;
L_000001dd56ca2ec0 .part v000001dd56ca58a0_0, 0, 4;
L_000001dd56ca2740 .concat8 [ 4 4 0 0], L_000001dd56ca0d00, L_000001dd56ca0bc0;
L_000001dd56ca2ba0 .part v000001dd56ca58a0_0, 4, 4;
L_000001dd56ca1fc0 .part v000001dd56ca58a0_0, 4, 4;
S_000001dd56c8b6a0 .scope module, "FULL_SUBTRACTOR4b1" "full_subtractor4b" 8 25, 8 15 0, S_000001dd56c8b9c0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 4 "csub";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 4 "numf1";
    .port_info 3 /INPUT 4 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000001dd56cc00d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001dd56c98fb0_0 .net "c_in", 0 0, L_000001dd56cc00d0;  1 drivers
v000001dd56c99050_0 .net "c_outc", 0 0, L_000001dd56caca20;  alias, 1 drivers
v000001dd56c98e70_0 .net "cin1", 0 0, L_000001dd56aed2d0;  1 drivers
v000001dd56c98150_0 .net "cin2", 0 0, L_000001dd56cab7c0;  1 drivers
v000001dd56c986f0_0 .net "cin3", 0 0, L_000001dd56cacc50;  1 drivers
v000001dd56c99190_0 .net "csub", 3 0, L_000001dd56ca0d00;  1 drivers
v000001dd56c98dd0_0 .net "numf1", 3 0, L_000001dd56ca0e40;  1 drivers
v000001dd56c97c50_0 .net "numf2", 3 0, L_000001dd56ca2ec0;  1 drivers
L_000001dd56ca26a0 .part L_000001dd56ca0e40, 0, 1;
L_000001dd56ca2a60 .part L_000001dd56ca2ec0, 0, 1;
L_000001dd56ca0b20 .part L_000001dd56ca0e40, 1, 1;
L_000001dd56ca1980 .part L_000001dd56ca2ec0, 1, 1;
L_000001dd56ca1f20 .part L_000001dd56ca0e40, 2, 1;
L_000001dd56ca17a0 .part L_000001dd56ca2ec0, 2, 1;
L_000001dd56ca0d00 .concat8 [ 1 1 1 1], L_000001dd56bb96b0, L_000001dd56cac780, L_000001dd56cabad0, L_000001dd56cab9f0;
L_000001dd56ca2e20 .part L_000001dd56ca0e40, 3, 1;
L_000001dd56ca1c00 .part L_000001dd56ca2ec0, 3, 1;
S_000001dd56c8bb50 .scope module, "FULL_SUBTRACTOR1" "full_subtractor" 8 17, 8 8 0, S_000001dd56c8b6a0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000001dd56aed2d0 .functor OR 1, L_000001dd56aed030, L_000001dd56bb9640, C4<0>, C4<0>;
v000001dd56c96210_0 .net "aux_out", 0 0, L_000001dd56bb9640;  1 drivers
v000001dd56c954f0_0 .net "aux_out2", 0 0, L_000001dd56aed030;  1 drivers
v000001dd56c95090_0 .net "aux_sub", 0 0, L_000001dd56bb9560;  1 drivers
v000001dd56c94eb0_0 .net "c_in", 0 0, L_000001dd56cc00d0;  alias, 1 drivers
v000001dd56c96c10_0 .net "c_outc", 0 0, L_000001dd56aed2d0;  alias, 1 drivers
v000001dd56c95f90_0 .net "csub", 0 0, L_000001dd56bb96b0;  1 drivers
v000001dd56c96cb0_0 .net "numf1", 0 0, L_000001dd56ca26a0;  1 drivers
v000001dd56c95450_0 .net "numf2", 0 0, L_000001dd56ca2a60;  1 drivers
S_000001dd56c8bce0 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_000001dd56c8bb50;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56bb9560 .functor XOR 1, L_000001dd56ca26a0, L_000001dd56ca2a60, C4<0>, C4<0>;
L_000001dd56bb95d0 .functor NOT 1, L_000001dd56ca26a0, C4<0>, C4<0>, C4<0>;
L_000001dd56bb9640 .functor AND 1, L_000001dd56bb95d0, L_000001dd56ca2a60, C4<1>, C4<1>;
v000001dd56c8a300_0 .net *"_ivl_2", 0 0, L_000001dd56bb95d0;  1 drivers
v000001dd56c8a3a0_0 .net "c_out", 0 0, L_000001dd56bb9640;  alias, 1 drivers
v000001dd56c96a30_0 .net "num1", 0 0, L_000001dd56ca26a0;  alias, 1 drivers
v000001dd56c96030_0 .net "num2", 0 0, L_000001dd56ca2a60;  alias, 1 drivers
v000001dd56c95bd0_0 .net "sub", 0 0, L_000001dd56bb9560;  alias, 1 drivers
S_000001dd56c8aed0 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_000001dd56c8bb50;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56bb96b0 .functor XOR 1, L_000001dd56bb9560, L_000001dd56cc00d0, C4<0>, C4<0>;
L_000001dd56aecd90 .functor NOT 1, L_000001dd56bb9560, C4<0>, C4<0>, C4<0>;
L_000001dd56aed030 .functor AND 1, L_000001dd56aecd90, L_000001dd56cc00d0, C4<1>, C4<1>;
v000001dd56c94ff0_0 .net *"_ivl_2", 0 0, L_000001dd56aecd90;  1 drivers
v000001dd56c95130_0 .net "c_out", 0 0, L_000001dd56aed030;  alias, 1 drivers
v000001dd56c96ad0_0 .net "num1", 0 0, L_000001dd56bb9560;  alias, 1 drivers
v000001dd56c95ef0_0 .net "num2", 0 0, L_000001dd56cc00d0;  alias, 1 drivers
v000001dd56c94b90_0 .net "sub", 0 0, L_000001dd56bb96b0;  alias, 1 drivers
S_000001dd56c8b1f0 .scope module, "FULL_SUBTRACTOR2" "full_subtractor" 8 18, 8 8 0, S_000001dd56c8b6a0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000001dd56cab7c0 .functor OR 1, L_000001dd56cacbe0, L_000001dd56cac8d0, C4<0>, C4<0>;
v000001dd56c94cd0_0 .net "aux_out", 0 0, L_000001dd56cac8d0;  1 drivers
v000001dd56c959f0_0 .net "aux_out2", 0 0, L_000001dd56cacbe0;  1 drivers
v000001dd56c958b0_0 .net "aux_sub", 0 0, L_000001dd56ae37e0;  1 drivers
v000001dd56c95270_0 .net "c_in", 0 0, L_000001dd56aed2d0;  alias, 1 drivers
v000001dd56c94a50_0 .net "c_outc", 0 0, L_000001dd56cab7c0;  alias, 1 drivers
v000001dd56c95a90_0 .net "csub", 0 0, L_000001dd56cac780;  1 drivers
v000001dd56c96e90_0 .net "numf1", 0 0, L_000001dd56ca0b20;  1 drivers
v000001dd56c960d0_0 .net "numf2", 0 0, L_000001dd56ca1980;  1 drivers
S_000001dd56c8b380 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_000001dd56c8b1f0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56ae37e0 .functor XOR 1, L_000001dd56ca0b20, L_000001dd56ca1980, C4<0>, C4<0>;
L_000001dd56cab830 .functor NOT 1, L_000001dd56ca0b20, C4<0>, C4<0>, C4<0>;
L_000001dd56cac8d0 .functor AND 1, L_000001dd56cab830, L_000001dd56ca1980, C4<1>, C4<1>;
v000001dd56c95770_0 .net *"_ivl_2", 0 0, L_000001dd56cab830;  1 drivers
v000001dd56c96b70_0 .net "c_out", 0 0, L_000001dd56cac8d0;  alias, 1 drivers
v000001dd56c96d50_0 .net "num1", 0 0, L_000001dd56ca0b20;  alias, 1 drivers
v000001dd56c94d70_0 .net "num2", 0 0, L_000001dd56ca1980;  alias, 1 drivers
v000001dd56c94f50_0 .net "sub", 0 0, L_000001dd56ae37e0;  alias, 1 drivers
S_000001dd56c8be70 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_000001dd56c8b1f0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56cac780 .functor XOR 1, L_000001dd56ae37e0, L_000001dd56aed2d0, C4<0>, C4<0>;
L_000001dd56cac940 .functor NOT 1, L_000001dd56ae37e0, C4<0>, C4<0>, C4<0>;
L_000001dd56cacbe0 .functor AND 1, L_000001dd56cac940, L_000001dd56aed2d0, C4<1>, C4<1>;
v000001dd56c94e10_0 .net *"_ivl_2", 0 0, L_000001dd56cac940;  1 drivers
v000001dd56c951d0_0 .net "c_out", 0 0, L_000001dd56cacbe0;  alias, 1 drivers
v000001dd56c96850_0 .net "num1", 0 0, L_000001dd56ae37e0;  alias, 1 drivers
v000001dd56c96df0_0 .net "num2", 0 0, L_000001dd56aed2d0;  alias, 1 drivers
v000001dd56c94c30_0 .net "sub", 0 0, L_000001dd56cac780;  alias, 1 drivers
S_000001dd56c9e670 .scope module, "FULL_SUBTRACTOR3" "full_subtractor" 8 19, 8 8 0, S_000001dd56c8b6a0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000001dd56cacc50 .functor OR 1, L_000001dd56cac400, L_000001dd56cac320, C4<0>, C4<0>;
v000001dd56c95590_0 .net "aux_out", 0 0, L_000001dd56cac320;  1 drivers
v000001dd56c95630_0 .net "aux_out2", 0 0, L_000001dd56cac400;  1 drivers
v000001dd56c97110_0 .net "aux_sub", 0 0, L_000001dd56cac1d0;  1 drivers
v000001dd56c971b0_0 .net "c_in", 0 0, L_000001dd56cab7c0;  alias, 1 drivers
v000001dd56c956d0_0 .net "c_outc", 0 0, L_000001dd56cacc50;  alias, 1 drivers
v000001dd56c95950_0 .net "csub", 0 0, L_000001dd56cabad0;  1 drivers
v000001dd56c96350_0 .net "numf1", 0 0, L_000001dd56ca1f20;  1 drivers
v000001dd56c963f0_0 .net "numf2", 0 0, L_000001dd56ca17a0;  1 drivers
S_000001dd56c9d220 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_000001dd56c9e670;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56cac1d0 .functor XOR 1, L_000001dd56ca1f20, L_000001dd56ca17a0, C4<0>, C4<0>;
L_000001dd56cabc90 .functor NOT 1, L_000001dd56ca1f20, C4<0>, C4<0>, C4<0>;
L_000001dd56cac320 .functor AND 1, L_000001dd56cabc90, L_000001dd56ca17a0, C4<1>, C4<1>;
v000001dd56c968f0_0 .net *"_ivl_2", 0 0, L_000001dd56cabc90;  1 drivers
v000001dd56c96f30_0 .net "c_out", 0 0, L_000001dd56cac320;  alias, 1 drivers
v000001dd56c94af0_0 .net "num1", 0 0, L_000001dd56ca1f20;  alias, 1 drivers
v000001dd56c96fd0_0 .net "num2", 0 0, L_000001dd56ca17a0;  alias, 1 drivers
v000001dd56c96170_0 .net "sub", 0 0, L_000001dd56cac1d0;  alias, 1 drivers
S_000001dd56c9d3b0 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_000001dd56c9e670;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56cabad0 .functor XOR 1, L_000001dd56cac1d0, L_000001dd56cab7c0, C4<0>, C4<0>;
L_000001dd56cacb70 .functor NOT 1, L_000001dd56cac1d0, C4<0>, C4<0>, C4<0>;
L_000001dd56cac400 .functor AND 1, L_000001dd56cacb70, L_000001dd56cab7c0, C4<1>, C4<1>;
v000001dd56c962b0_0 .net *"_ivl_2", 0 0, L_000001dd56cacb70;  1 drivers
v000001dd56c95310_0 .net "c_out", 0 0, L_000001dd56cac400;  alias, 1 drivers
v000001dd56c953b0_0 .net "num1", 0 0, L_000001dd56cac1d0;  alias, 1 drivers
v000001dd56c97070_0 .net "num2", 0 0, L_000001dd56cab7c0;  alias, 1 drivers
v000001dd56c95810_0 .net "sub", 0 0, L_000001dd56cabad0;  alias, 1 drivers
S_000001dd56c9e350 .scope module, "FULL_SUBTRACTOR4" "full_subtractor" 8 20, 8 8 0, S_000001dd56c8b6a0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000001dd56caca20 .functor OR 1, L_000001dd56cabc20, L_000001dd56cac9b0, C4<0>, C4<0>;
v000001dd56c967b0_0 .net "aux_out", 0 0, L_000001dd56cac9b0;  1 drivers
v000001dd56c96990_0 .net "aux_out2", 0 0, L_000001dd56cabc20;  1 drivers
v000001dd56c97390_0 .net "aux_sub", 0 0, L_000001dd56cac630;  1 drivers
v000001dd56c97e30_0 .net "c_in", 0 0, L_000001dd56cacc50;  alias, 1 drivers
v000001dd56c981f0_0 .net "c_outc", 0 0, L_000001dd56caca20;  alias, 1 drivers
v000001dd56c98d30_0 .net "csub", 0 0, L_000001dd56cab9f0;  1 drivers
v000001dd56c972f0_0 .net "numf1", 0 0, L_000001dd56ca2e20;  1 drivers
v000001dd56c97d90_0 .net "numf2", 0 0, L_000001dd56ca1c00;  1 drivers
S_000001dd56c9e4e0 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_000001dd56c9e350;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56cac630 .functor XOR 1, L_000001dd56ca2e20, L_000001dd56ca1c00, C4<0>, C4<0>;
L_000001dd56cac010 .functor NOT 1, L_000001dd56ca2e20, C4<0>, C4<0>, C4<0>;
L_000001dd56cac9b0 .functor AND 1, L_000001dd56cac010, L_000001dd56ca1c00, C4<1>, C4<1>;
v000001dd56c95b30_0 .net *"_ivl_2", 0 0, L_000001dd56cac010;  1 drivers
v000001dd56c95c70_0 .net "c_out", 0 0, L_000001dd56cac9b0;  alias, 1 drivers
v000001dd56c95d10_0 .net "num1", 0 0, L_000001dd56ca2e20;  alias, 1 drivers
v000001dd56c95db0_0 .net "num2", 0 0, L_000001dd56ca1c00;  alias, 1 drivers
v000001dd56c95e50_0 .net "sub", 0 0, L_000001dd56cac630;  alias, 1 drivers
S_000001dd56c9d860 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_000001dd56c9e350;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56cab9f0 .functor XOR 1, L_000001dd56cac630, L_000001dd56cacc50, C4<0>, C4<0>;
L_000001dd56cac6a0 .functor NOT 1, L_000001dd56cac630, C4<0>, C4<0>, C4<0>;
L_000001dd56cabc20 .functor AND 1, L_000001dd56cac6a0, L_000001dd56cacc50, C4<1>, C4<1>;
v000001dd56c96490_0 .net *"_ivl_2", 0 0, L_000001dd56cac6a0;  1 drivers
v000001dd56c96530_0 .net "c_out", 0 0, L_000001dd56cabc20;  alias, 1 drivers
v000001dd56c965d0_0 .net "num1", 0 0, L_000001dd56cac630;  alias, 1 drivers
v000001dd56c96670_0 .net "num2", 0 0, L_000001dd56cacc50;  alias, 1 drivers
v000001dd56c96710_0 .net "sub", 0 0, L_000001dd56cab9f0;  alias, 1 drivers
S_000001dd56c9cf00 .scope module, "FULL_SUBTRACTOR4b2" "full_subtractor4b" 8 26, 8 15 0, S_000001dd56c8b9c0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 4 "csub";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 4 "numf1";
    .port_info 3 /INPUT 4 "numf2";
    .port_info 4 /INPUT 1 "c_in";
v000001dd56c9b030_0 .net "c_in", 0 0, L_000001dd56caca20;  alias, 1 drivers
v000001dd56c9a130_0 .net "c_outc", 0 0, L_000001dd56cac2b0;  alias, 1 drivers
v000001dd56c9bdf0_0 .net "cin1", 0 0, L_000001dd56cab600;  1 drivers
v000001dd56c9bcb0_0 .net "cin2", 0 0, L_000001dd56caccc0;  1 drivers
v000001dd56c9b670_0 .net "cin3", 0 0, L_000001dd56cacf60;  1 drivers
v000001dd56c9a810_0 .net "csub", 3 0, L_000001dd56ca0bc0;  1 drivers
v000001dd56c9ad10_0 .net "numf1", 3 0, L_000001dd56ca2ba0;  1 drivers
v000001dd56c9b3f0_0 .net "numf2", 3 0, L_000001dd56ca1fc0;  1 drivers
L_000001dd56ca1660 .part L_000001dd56ca2ba0, 0, 1;
L_000001dd56ca2240 .part L_000001dd56ca1fc0, 0, 1;
L_000001dd56ca1840 .part L_000001dd56ca2ba0, 1, 1;
L_000001dd56ca2b00 .part L_000001dd56ca1fc0, 1, 1;
L_000001dd56ca2380 .part L_000001dd56ca2ba0, 2, 1;
L_000001dd56ca2920 .part L_000001dd56ca1fc0, 2, 1;
L_000001dd56ca0bc0 .concat8 [ 1 1 1 1], L_000001dd56cac240, L_000001dd56cabd00, L_000001dd56cab910, L_000001dd56cac080;
L_000001dd56ca29c0 .part L_000001dd56ca2ba0, 3, 1;
L_000001dd56ca2d80 .part L_000001dd56ca1fc0, 3, 1;
S_000001dd56c9e1c0 .scope module, "FULL_SUBTRACTOR1" "full_subtractor" 8 17, 8 8 0, S_000001dd56c9cf00;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000001dd56cab600 .functor OR 1, L_000001dd56cace80, L_000001dd56caca90, C4<0>, C4<0>;
v000001dd56c98ab0_0 .net "aux_out", 0 0, L_000001dd56caca90;  1 drivers
v000001dd56c983d0_0 .net "aux_out2", 0 0, L_000001dd56cace80;  1 drivers
v000001dd56c98a10_0 .net "aux_sub", 0 0, L_000001dd56cab980;  1 drivers
v000001dd56c97890_0 .net "c_in", 0 0, L_000001dd56caca20;  alias, 1 drivers
v000001dd56c99730_0 .net "c_outc", 0 0, L_000001dd56cab600;  alias, 1 drivers
v000001dd56c97ed0_0 .net "csub", 0 0, L_000001dd56cac240;  1 drivers
v000001dd56c99690_0 .net "numf1", 0 0, L_000001dd56ca1660;  1 drivers
v000001dd56c97930_0 .net "numf2", 0 0, L_000001dd56ca2240;  1 drivers
S_000001dd56c9e800 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_000001dd56c9e1c0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56cab980 .functor XOR 1, L_000001dd56ca1660, L_000001dd56ca2240, C4<0>, C4<0>;
L_000001dd56caba60 .functor NOT 1, L_000001dd56ca1660, C4<0>, C4<0>, C4<0>;
L_000001dd56caca90 .functor AND 1, L_000001dd56caba60, L_000001dd56ca2240, C4<1>, C4<1>;
v000001dd56c995f0_0 .net *"_ivl_2", 0 0, L_000001dd56caba60;  1 drivers
v000001dd56c97570_0 .net "c_out", 0 0, L_000001dd56caca90;  alias, 1 drivers
v000001dd56c99910_0 .net "num1", 0 0, L_000001dd56ca1660;  alias, 1 drivers
v000001dd56c994b0_0 .net "num2", 0 0, L_000001dd56ca2240;  alias, 1 drivers
v000001dd56c97a70_0 .net "sub", 0 0, L_000001dd56cab980;  alias, 1 drivers
S_000001dd56c9ca50 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_000001dd56c9e1c0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56cac240 .functor XOR 1, L_000001dd56cab980, L_000001dd56caca20, C4<0>, C4<0>;
L_000001dd56cac7f0 .functor NOT 1, L_000001dd56cab980, C4<0>, C4<0>, C4<0>;
L_000001dd56cace80 .functor AND 1, L_000001dd56cac7f0, L_000001dd56caca20, C4<1>, C4<1>;
v000001dd56c97610_0 .net *"_ivl_2", 0 0, L_000001dd56cac7f0;  1 drivers
v000001dd56c98290_0 .net "c_out", 0 0, L_000001dd56cace80;  alias, 1 drivers
v000001dd56c97bb0_0 .net "num1", 0 0, L_000001dd56cab980;  alias, 1 drivers
v000001dd56c99410_0 .net "num2", 0 0, L_000001dd56caca20;  alias, 1 drivers
v000001dd56c98f10_0 .net "sub", 0 0, L_000001dd56cac240;  alias, 1 drivers
S_000001dd56c9cbe0 .scope module, "FULL_SUBTRACTOR2" "full_subtractor" 8 18, 8 8 0, S_000001dd56c9cf00;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000001dd56caccc0 .functor OR 1, L_000001dd56cac4e0, L_000001dd56cabe50, C4<0>, C4<0>;
v000001dd56c99230_0 .net "aux_out", 0 0, L_000001dd56cabe50;  1 drivers
v000001dd56c99370_0 .net "aux_out2", 0 0, L_000001dd56cac4e0;  1 drivers
v000001dd56c997d0_0 .net "aux_sub", 0 0, L_000001dd56cac470;  1 drivers
v000001dd56c99870_0 .net "c_in", 0 0, L_000001dd56cab600;  alias, 1 drivers
v000001dd56c98650_0 .net "c_outc", 0 0, L_000001dd56caccc0;  alias, 1 drivers
v000001dd56c999b0_0 .net "csub", 0 0, L_000001dd56cabd00;  1 drivers
v000001dd56c97250_0 .net "numf1", 0 0, L_000001dd56ca1840;  1 drivers
v000001dd56c980b0_0 .net "numf2", 0 0, L_000001dd56ca2b00;  1 drivers
S_000001dd56c9cd70 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_000001dd56c9cbe0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56cac470 .functor XOR 1, L_000001dd56ca1840, L_000001dd56ca2b00, C4<0>, C4<0>;
L_000001dd56cab8a0 .functor NOT 1, L_000001dd56ca1840, C4<0>, C4<0>, C4<0>;
L_000001dd56cabe50 .functor AND 1, L_000001dd56cab8a0, L_000001dd56ca2b00, C4<1>, C4<1>;
v000001dd56c990f0_0 .net *"_ivl_2", 0 0, L_000001dd56cab8a0;  1 drivers
v000001dd56c976b0_0 .net "c_out", 0 0, L_000001dd56cabe50;  alias, 1 drivers
v000001dd56c97430_0 .net "num1", 0 0, L_000001dd56ca1840;  alias, 1 drivers
v000001dd56c97f70_0 .net "num2", 0 0, L_000001dd56ca2b00;  alias, 1 drivers
v000001dd56c98c90_0 .net "sub", 0 0, L_000001dd56cac470;  alias, 1 drivers
S_000001dd56c9d540 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_000001dd56c9cbe0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56cabd00 .functor XOR 1, L_000001dd56cac470, L_000001dd56cab600, C4<0>, C4<0>;
L_000001dd56cac710 .functor NOT 1, L_000001dd56cac470, C4<0>, C4<0>, C4<0>;
L_000001dd56cac4e0 .functor AND 1, L_000001dd56cac710, L_000001dd56cab600, C4<1>, C4<1>;
v000001dd56c99550_0 .net *"_ivl_2", 0 0, L_000001dd56cac710;  1 drivers
v000001dd56c98330_0 .net "c_out", 0 0, L_000001dd56cac4e0;  alias, 1 drivers
v000001dd56c97cf0_0 .net "num1", 0 0, L_000001dd56cac470;  alias, 1 drivers
v000001dd56c992d0_0 .net "num2", 0 0, L_000001dd56cab600;  alias, 1 drivers
v000001dd56c98b50_0 .net "sub", 0 0, L_000001dd56cabd00;  alias, 1 drivers
S_000001dd56c9d090 .scope module, "FULL_SUBTRACTOR3" "full_subtractor" 8 19, 8 8 0, S_000001dd56c9cf00;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000001dd56cacf60 .functor OR 1, L_000001dd56cacb00, L_000001dd56cabb40, C4<0>, C4<0>;
v000001dd56c985b0_0 .net "aux_out", 0 0, L_000001dd56cabb40;  1 drivers
v000001dd56c98830_0 .net "aux_out2", 0 0, L_000001dd56cacb00;  1 drivers
v000001dd56c988d0_0 .net "aux_sub", 0 0, L_000001dd56cac860;  1 drivers
v000001dd56c98970_0 .net "c_in", 0 0, L_000001dd56caccc0;  alias, 1 drivers
v000001dd56c9abd0_0 .net "c_outc", 0 0, L_000001dd56cacf60;  alias, 1 drivers
v000001dd56c9bf30_0 .net "csub", 0 0, L_000001dd56cab910;  1 drivers
v000001dd56c9ba30_0 .net "numf1", 0 0, L_000001dd56ca2380;  1 drivers
v000001dd56c9b350_0 .net "numf2", 0 0, L_000001dd56ca2920;  1 drivers
S_000001dd56c9d6d0 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_000001dd56c9d090;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56cac860 .functor XOR 1, L_000001dd56ca2380, L_000001dd56ca2920, C4<0>, C4<0>;
L_000001dd56cacfd0 .functor NOT 1, L_000001dd56ca2380, C4<0>, C4<0>, C4<0>;
L_000001dd56cabb40 .functor AND 1, L_000001dd56cacfd0, L_000001dd56ca2920, C4<1>, C4<1>;
v000001dd56c974d0_0 .net *"_ivl_2", 0 0, L_000001dd56cacfd0;  1 drivers
v000001dd56c97750_0 .net "c_out", 0 0, L_000001dd56cabb40;  alias, 1 drivers
v000001dd56c977f0_0 .net "num1", 0 0, L_000001dd56ca2380;  alias, 1 drivers
v000001dd56c979d0_0 .net "num2", 0 0, L_000001dd56ca2920;  alias, 1 drivers
v000001dd56c97b10_0 .net "sub", 0 0, L_000001dd56cac860;  alias, 1 drivers
S_000001dd56c9d9f0 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_000001dd56c9d090;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56cab910 .functor XOR 1, L_000001dd56cac860, L_000001dd56caccc0, C4<0>, C4<0>;
L_000001dd56cac5c0 .functor NOT 1, L_000001dd56cac860, C4<0>, C4<0>, C4<0>;
L_000001dd56cacb00 .functor AND 1, L_000001dd56cac5c0, L_000001dd56caccc0, C4<1>, C4<1>;
v000001dd56c98010_0 .net *"_ivl_2", 0 0, L_000001dd56cac5c0;  1 drivers
v000001dd56c98470_0 .net "c_out", 0 0, L_000001dd56cacb00;  alias, 1 drivers
v000001dd56c98790_0 .net "num1", 0 0, L_000001dd56cac860;  alias, 1 drivers
v000001dd56c98510_0 .net "num2", 0 0, L_000001dd56caccc0;  alias, 1 drivers
v000001dd56c98bf0_0 .net "sub", 0 0, L_000001dd56cab910;  alias, 1 drivers
S_000001dd56c9db80 .scope module, "FULL_SUBTRACTOR4" "full_subtractor" 8 20, 8 8 0, S_000001dd56c9cf00;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_000001dd56cac2b0 .functor OR 1, L_000001dd56cacd30, L_000001dd56cad0b0, C4<0>, C4<0>;
v000001dd56c9a450_0 .net "aux_out", 0 0, L_000001dd56cad0b0;  1 drivers
v000001dd56c9c070_0 .net "aux_out2", 0 0, L_000001dd56cacd30;  1 drivers
v000001dd56c9b5d0_0 .net "aux_sub", 0 0, L_000001dd56cabd70;  1 drivers
v000001dd56c9a1d0_0 .net "c_in", 0 0, L_000001dd56cacf60;  alias, 1 drivers
v000001dd56c9a270_0 .net "c_outc", 0 0, L_000001dd56cac2b0;  alias, 1 drivers
v000001dd56c9b990_0 .net "csub", 0 0, L_000001dd56cac080;  1 drivers
v000001dd56c9b2b0_0 .net "numf1", 0 0, L_000001dd56ca29c0;  1 drivers
v000001dd56c9af90_0 .net "numf2", 0 0, L_000001dd56ca2d80;  1 drivers
S_000001dd56c9e030 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 8 10, 8 3 0, S_000001dd56c9db80;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56cabd70 .functor XOR 1, L_000001dd56ca29c0, L_000001dd56ca2d80, C4<0>, C4<0>;
L_000001dd56cabfa0 .functor NOT 1, L_000001dd56ca29c0, C4<0>, C4<0>, C4<0>;
L_000001dd56cad0b0 .functor AND 1, L_000001dd56cabfa0, L_000001dd56ca2d80, C4<1>, C4<1>;
v000001dd56c9bfd0_0 .net *"_ivl_2", 0 0, L_000001dd56cabfa0;  1 drivers
v000001dd56c9be90_0 .net "c_out", 0 0, L_000001dd56cad0b0;  alias, 1 drivers
v000001dd56c9ac70_0 .net "num1", 0 0, L_000001dd56ca29c0;  alias, 1 drivers
v000001dd56c9bad0_0 .net "num2", 0 0, L_000001dd56ca2d80;  alias, 1 drivers
v000001dd56c9b170_0 .net "sub", 0 0, L_000001dd56cabd70;  alias, 1 drivers
S_000001dd56c9dd10 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 8 11, 8 3 0, S_000001dd56c9db80;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_000001dd56cac080 .functor XOR 1, L_000001dd56cabd70, L_000001dd56cacf60, C4<0>, C4<0>;
L_000001dd56cabec0 .functor NOT 1, L_000001dd56cabd70, C4<0>, C4<0>, C4<0>;
L_000001dd56cacd30 .functor AND 1, L_000001dd56cabec0, L_000001dd56cacf60, C4<1>, C4<1>;
v000001dd56c9b8f0_0 .net *"_ivl_2", 0 0, L_000001dd56cabec0;  1 drivers
v000001dd56c9bd50_0 .net "c_out", 0 0, L_000001dd56cacd30;  alias, 1 drivers
v000001dd56c99af0_0 .net "num1", 0 0, L_000001dd56cabd70;  alias, 1 drivers
v000001dd56c9bb70_0 .net "num2", 0 0, L_000001dd56cacf60;  alias, 1 drivers
v000001dd56c9aef0_0 .net "sub", 0 0, L_000001dd56cac080;  alias, 1 drivers
S_000001dd56c9dea0 .scope module, "xnor_gate" "xnor8b" 4 154, 20 3 0, S_000001dd56a61ef0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /INPUT 8 "num1";
    .port_info 2 /INPUT 8 "num2";
v000001dd56c9c1b0_0 .var/i "i", 31 0;
v000001dd56c9a6d0_0 .net "num1", 7 0, v000001dd56ca58a0_0;  alias, 1 drivers
v000001dd56c9a310_0 .net "num2", 7 0, v000001dd56ca58a0_0;  alias, 1 drivers
v000001dd56c99e10_0 .var "result", 7 0;
v000001dd56c9a8b0_0 .var "resultado", 7 0;
E_000001dd56bf9370 .event anyedge, v000001dd56c771f0_0, v000001dd56c771f0_0, v000001dd56c9a8b0_0;
S_000001dd56ca0040 .scope module, "xor_gate" "xor8b" 4 160, 21 3 0, S_000001dd56a61ef0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /INPUT 8 "num1";
    .port_info 2 /INPUT 8 "num2";
v000001dd56c99d70_0 .var/i "i", 31 0;
v000001dd56c9ab30_0 .net "num1", 7 0, v000001dd56ca58a0_0;  alias, 1 drivers
v000001dd56c99a50_0 .net "num2", 7 0, v000001dd56ca58a0_0;  alias, 1 drivers
v000001dd56c9b210_0 .var "result", 7 0;
v000001dd56c9a4f0_0 .var "resultado", 7 0;
E_000001dd56bf98b0 .event anyedge, v000001dd56c771f0_0, v000001dd56c771f0_0, v000001dd56c9a4f0_0;
S_000001dd56c9ebf0 .scope module, "IR" "InstructionRegister" 3 125, 22 1 0, S_000001dd56a39a70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "IR_load";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "payload";
    .port_info 3 /OUTPUT 24 "instReg";
    .port_info 4 /OUTPUT 1 "ReadyFlag";
P_000001dd56bf98f0 .param/l "delay" 0 22 11, C4<010>;
v000001dd56ca47c0_0 .net "IR_load", 0 0, v000001dd56ca5440_0;  alias, 1 drivers
v000001dd56ca4ea0_0 .var "ReadyFlag", 0 0;
v000001dd56ca5620_0 .net "clk", 0 0, v000001dd56ca5b20_0;  alias, 1 drivers
v000001dd56ca3e60_0 .var "counter", 2 0;
v000001dd56ca3320_0 .var "instReg", 23 0;
v000001dd56ca3f00_0 .net "payload", 7 0, v000001dd56ca54e0_0;  alias, 1 drivers
v000001dd56ca3c80 .array "temp", 0 2, 7 0;
S_000001dd56c9f3c0 .scope module, "MemoryAdressRegister" "MAR" 3 116, 23 1 0, S_000001dd56a39a70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "MAR_load";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "data";
    .port_info 3 /OUTPUT 8 "instruction";
v000001dd56ca4d60_0 .net "MAR_load", 0 0, o000001dd56c2fe18;  alias, 0 drivers
v000001dd56ca4180_0 .net "clk", 0 0, v000001dd56ca5b20_0;  alias, 1 drivers
v000001dd56ca3d20_0 .net "data", 7 0, v000001dd56ca5120_0;  alias, 1 drivers
v000001dd56ca54e0_0 .var "instruction", 7 0;
S_000001dd56c9ed80 .scope module, "ProgramCounter" "pcCounter" 3 108, 24 1 0, S_000001dd56a39a70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "PC_load";
    .port_info 2 /INPUT 1 "PC_inc";
    .port_info 3 /INPUT 1 "PC_en";
    .port_info 4 /OUTPUT 8 "PC";
v000001dd56ca4f40_0 .var "PC", 7 0;
v000001dd56ca3dc0_0 .net "PC_en", 0 0, v000001dd56ca3780_0;  alias, 1 drivers
v000001dd56ca51c0_0 .net "PC_inc", 0 0, v000001dd56ca4c20_0;  alias, 1 drivers
v000001dd56ca4ae0_0 .net "PC_load", 7 0, v000001dd56ca44a0_0;  alias, 1 drivers
v000001dd56ca59e0_0 .net "clk", 0 0, v000001dd56ca5b20_0;  alias, 1 drivers
S_000001dd56ca04f0 .scope module, "RF" "RegisterFile" 3 135, 25 1 0, S_000001dd56a39a70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "A1";
    .port_info 2 /INPUT 8 "A2";
    .port_info 3 /INPUT 8 "A3";
    .port_info 4 /INPUT 8 "WriteData";
    .port_info 5 /INPUT 7 "Flag_input";
    .port_info 6 /INPUT 1 "regWriteEnable";
    .port_info 7 /INPUT 1 "regReadEnable";
    .port_info 8 /OUTPUT 8 "RD1";
    .port_info 9 /OUTPUT 8 "RD2";
v000001dd56ca49a0_0 .net "A1", 7 0, v000001dd56ca33c0_0;  alias, 1 drivers
v000001dd56ca4e00_0 .net "A2", 7 0, v000001dd56ca4400_0;  alias, 1 drivers
v000001dd56ca5580_0 .net "A3", 7 0, v000001dd56ca4b80_0;  alias, 1 drivers
v000001dd56ca5260_0 .net "Flag_input", 6 0, v000001dd56c9a950_0;  alias, 1 drivers
v000001dd56ca58a0_0 .var "RD1", 7 0;
v000001dd56ca3460_0 .var "RD2", 7 0;
v000001dd56ca4220_0 .net "WriteData", 7 0, L_000001dd56cb1460;  alias, 1 drivers
v000001dd56ca40e0_0 .net "clk", 0 0, v000001dd56ca5b20_0;  alias, 1 drivers
v000001dd56ca42c0_0 .net "regReadEnable", 0 0, v000001dd56ca4900_0;  alias, 1 drivers
v000001dd56ca3280_0 .net "regWriteEnable", 0 0, v000001dd56ca36e0_0;  alias, 1 drivers
v000001dd56ca4fe0 .array "registers", 0 31, 7 0;
v000001dd56ca4fe0_0 .array/port v000001dd56ca4fe0, 0;
v000001dd56ca4fe0_1 .array/port v000001dd56ca4fe0, 1;
E_000001dd56bf9930/0 .event anyedge, v000001dd56ca42c0_0, v000001dd56ca49a0_0, v000001dd56ca4fe0_0, v000001dd56ca4fe0_1;
v000001dd56ca4fe0_2 .array/port v000001dd56ca4fe0, 2;
v000001dd56ca4fe0_3 .array/port v000001dd56ca4fe0, 3;
v000001dd56ca4fe0_4 .array/port v000001dd56ca4fe0, 4;
v000001dd56ca4fe0_5 .array/port v000001dd56ca4fe0, 5;
E_000001dd56bf9930/1 .event anyedge, v000001dd56ca4fe0_2, v000001dd56ca4fe0_3, v000001dd56ca4fe0_4, v000001dd56ca4fe0_5;
v000001dd56ca4fe0_6 .array/port v000001dd56ca4fe0, 6;
v000001dd56ca4fe0_7 .array/port v000001dd56ca4fe0, 7;
v000001dd56ca4fe0_8 .array/port v000001dd56ca4fe0, 8;
v000001dd56ca4fe0_9 .array/port v000001dd56ca4fe0, 9;
E_000001dd56bf9930/2 .event anyedge, v000001dd56ca4fe0_6, v000001dd56ca4fe0_7, v000001dd56ca4fe0_8, v000001dd56ca4fe0_9;
v000001dd56ca4fe0_10 .array/port v000001dd56ca4fe0, 10;
v000001dd56ca4fe0_11 .array/port v000001dd56ca4fe0, 11;
v000001dd56ca4fe0_12 .array/port v000001dd56ca4fe0, 12;
v000001dd56ca4fe0_13 .array/port v000001dd56ca4fe0, 13;
E_000001dd56bf9930/3 .event anyedge, v000001dd56ca4fe0_10, v000001dd56ca4fe0_11, v000001dd56ca4fe0_12, v000001dd56ca4fe0_13;
v000001dd56ca4fe0_14 .array/port v000001dd56ca4fe0, 14;
v000001dd56ca4fe0_15 .array/port v000001dd56ca4fe0, 15;
v000001dd56ca4fe0_16 .array/port v000001dd56ca4fe0, 16;
v000001dd56ca4fe0_17 .array/port v000001dd56ca4fe0, 17;
E_000001dd56bf9930/4 .event anyedge, v000001dd56ca4fe0_14, v000001dd56ca4fe0_15, v000001dd56ca4fe0_16, v000001dd56ca4fe0_17;
v000001dd56ca4fe0_18 .array/port v000001dd56ca4fe0, 18;
v000001dd56ca4fe0_19 .array/port v000001dd56ca4fe0, 19;
v000001dd56ca4fe0_20 .array/port v000001dd56ca4fe0, 20;
v000001dd56ca4fe0_21 .array/port v000001dd56ca4fe0, 21;
E_000001dd56bf9930/5 .event anyedge, v000001dd56ca4fe0_18, v000001dd56ca4fe0_19, v000001dd56ca4fe0_20, v000001dd56ca4fe0_21;
v000001dd56ca4fe0_22 .array/port v000001dd56ca4fe0, 22;
v000001dd56ca4fe0_23 .array/port v000001dd56ca4fe0, 23;
v000001dd56ca4fe0_24 .array/port v000001dd56ca4fe0, 24;
v000001dd56ca4fe0_25 .array/port v000001dd56ca4fe0, 25;
E_000001dd56bf9930/6 .event anyedge, v000001dd56ca4fe0_22, v000001dd56ca4fe0_23, v000001dd56ca4fe0_24, v000001dd56ca4fe0_25;
v000001dd56ca4fe0_26 .array/port v000001dd56ca4fe0, 26;
v000001dd56ca4fe0_27 .array/port v000001dd56ca4fe0, 27;
v000001dd56ca4fe0_28 .array/port v000001dd56ca4fe0, 28;
v000001dd56ca4fe0_29 .array/port v000001dd56ca4fe0, 29;
E_000001dd56bf9930/7 .event anyedge, v000001dd56ca4fe0_26, v000001dd56ca4fe0_27, v000001dd56ca4fe0_28, v000001dd56ca4fe0_29;
v000001dd56ca4fe0_30 .array/port v000001dd56ca4fe0, 30;
v000001dd56ca4fe0_31 .array/port v000001dd56ca4fe0, 31;
E_000001dd56bf9930/8 .event anyedge, v000001dd56ca4fe0_30, v000001dd56ca4fe0_31, v000001dd56ca4e00_0;
E_000001dd56bf9930 .event/or E_000001dd56bf9930/0, E_000001dd56bf9930/1, E_000001dd56bf9930/2, E_000001dd56bf9930/3, E_000001dd56bf9930/4, E_000001dd56bf9930/5, E_000001dd56bf9930/6, E_000001dd56bf9930/7, E_000001dd56bf9930/8;
S_000001dd56ca01d0 .scope module, "RandomAcessMemory" "ram" 3 97, 26 1 0, S_000001dd56a39a70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 8 "write_adress";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /INPUT 1 "rd_en";
    .port_info 6 /INPUT 8 "rd_adress";
    .port_info 7 /OUTPUT 8 "data_out";
P_000001dd569b9c00 .param/l "addr_size" 0 26 3, +C4<00000000000000000000000000001000>;
P_000001dd569b9c38 .param/l "data_size" 0 26 4, +C4<00000000000000000000000000001000>;
v000001dd56ca4cc0_0 .net "clk", 0 0, v000001dd56ca5b20_0;  alias, 1 drivers
v000001dd56ca5300_0 .net "data_in", 7 0, v000001dd56ca81e0_0;  1 drivers
v000001dd56ca5120_0 .var "data_out", 7 0;
v000001dd56ca53a0 .array "ram", 255 0, 7 0;
v000001dd56ca3820_0 .net "rd_adress", 7 0, v000001dd56ca4f40_0;  alias, 1 drivers
v000001dd56ca38c0_0 .net "rd_en", 0 0, v000001dd56ca45e0_0;  alias, 1 drivers
v000001dd56ca4040_0 .net "rst", 0 0, v000001dd56ca5ee0_0;  alias, 1 drivers
v000001dd56ca35a0_0 .net "write_adress", 7 0, v000001dd56ca7ec0_0;  1 drivers
v000001dd56ca3fa0_0 .net "write_en", 0 0, o000001dd56c30ad8;  alias, 0 drivers
S_000001dd56ca0360 .scope module, "UC" "ControlUnit" 3 62, 27 1 0, S_000001dd56a39a70;
 .timescale -6 -12;
    .port_info 0 /INPUT 24 "command_word";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "ReadyRegFlag";
    .port_info 4 /INPUT 8 "PC_current_value";
    .port_info 5 /OUTPUT 8 "PC_load";
    .port_info 6 /OUTPUT 1 "PC_inc";
    .port_info 7 /OUTPUT 1 "PC_en";
    .port_info 8 /OUTPUT 1 "MAR_load";
    .port_info 9 /OUTPUT 1 "IR_load";
    .port_info 10 /OUTPUT 8 "write_data";
    .port_info 11 /OUTPUT 8 "ALU_sel";
    .port_info 12 /OUTPUT 8 "ADR_1";
    .port_info 13 /OUTPUT 8 "ADR_2";
    .port_info 14 /OUTPUT 8 "ADR_3";
    .port_info 15 /OUTPUT 1 "regWriteEnable";
    .port_info 16 /OUTPUT 1 "regReadEnable";
    .port_info 17 /OUTPUT 2 "Path_Type";
    .port_info 18 /OUTPUT 1 "rd_en";
    .port_info 19 /OUTPUT 8 "current_state_out";
P_000001dd56ca8a30 .param/l "ADD" 1 27 13, C4<00000011>;
P_000001dd56ca8a68 .param/l "ARITHMETIC_OPERATION_0" 1 27 4, +C4<00000000000000000000000000001101>;
P_000001dd56ca8aa0 .param/l "ARITHMETIC_OPERATION_1" 1 27 4, +C4<00000000000000000000000000001110>;
P_000001dd56ca8ad8 .param/l "ARITHMETIC_OPERATION_2" 1 27 4, +C4<00000000000000000000000000001111>;
P_000001dd56ca8b10 .param/l "CALL" 1 27 33, C4<00011010>;
P_000001dd56ca8b48 .param/l "CALL_0" 1 27 4, +C4<00000000000000000000000000010010>;
P_000001dd56ca8b80 .param/l "CALL_1" 1 27 4, +C4<00000000000000000000000000010011>;
P_000001dd56ca8bb8 .param/l "CMP" 1 27 31, C4<00011000>;
P_000001dd56ca8bf0 .param/l "DEC" 1 27 18, C4<00010010>;
P_000001dd56ca8c28 .param/l "DECODE" 1 27 4, +C4<00000000000000000000000000000100>;
P_000001dd56ca8c60 .param/l "DIV" 1 27 16, C4<00000110>;
P_000001dd56ca8c98 .param/l "FETCH_0" 1 27 4, C4<00000000>;
P_000001dd56ca8cd0 .param/l "FETCH_1" 1 27 4, C4<00000001>;
P_000001dd56ca8d08 .param/l "FETCH_2" 1 27 4, C4<00000011>;
P_000001dd56ca8d40 .param/l "INC" 1 27 17, C4<00010000>;
P_000001dd56ca8d78 .param/l "JMP" 1 27 32, C4<00011001>;
P_000001dd56ca8db0 .param/l "JMP_0" 1 27 4, +C4<00000000000000000000000000010000>;
P_000001dd56ca8de8 .param/l "JMP_1" 1 27 4, +C4<00000000000000000000000000010001>;
P_000001dd56ca8e20 .param/l "LOA_DIR" 1 27 11, C4<00011001>;
P_000001dd56ca8e58 .param/l "LOA_DIR_0" 1 27 4, +C4<00000000000000000000000000001001>;
P_000001dd56ca8e90 .param/l "LOA_DIR_1" 1 27 4, +C4<00000000000000000000000000001010>;
P_000001dd56ca8ec8 .param/l "LOA_IMM" 1 27 10, C4<00011000>;
P_000001dd56ca8f00 .param/l "LOA_IMM_0" 1 27 4, +C4<00000000000000000000000000001000>;
P_000001dd56ca8f38 .param/l "L_AND" 1 27 22, C4<00001000>;
P_000001dd56ca8f70 .param/l "L_NAND" 1 27 23, C4<00001110>;
P_000001dd56ca8fa8 .param/l "L_NOR" 1 27 24, C4<00001101>;
P_000001dd56ca8fe0 .param/l "L_NOT" 1 27 25, C4<00001010>;
P_000001dd56ca9018 .param/l "L_OR" 1 27 26, C4<00001001>;
P_000001dd56ca9050 .param/l "L_ROL" 1 27 29, C4<00010110>;
P_000001dd56ca9088 .param/l "L_ROR" 1 27 30, C4<00010111>;
P_000001dd56ca90c0 .param/l "L_XNOR" 1 27 27, C4<00001111>;
P_000001dd56ca90f8 .param/l "L_XOR" 1 27 28, C4<00010001>;
P_000001dd56ca9130 .param/l "MOD" 1 27 19, C4<00000111>;
P_000001dd56ca9168 .param/l "MOV" 1 27 12, C4<00011010>;
P_000001dd56ca91a0 .param/l "MOV_0" 1 27 4, +C4<00000000000000000000000000001011>;
P_000001dd56ca91d8 .param/l "MOV_1" 1 27 4, +C4<00000000000000000000000000001100>;
P_000001dd56ca9210 .param/l "MULT" 1 27 15, C4<00000101>;
P_000001dd56ca9248 .param/l "RET" 1 27 34, C4<00011011>;
P_000001dd56ca9280 .param/l "RET_0" 1 27 4, +C4<00000000000000000000000000010100>;
P_000001dd56ca92b8 .param/l "SL" 1 27 20, C4<00010100>;
P_000001dd56ca92f0 .param/l "SR" 1 27 21, C4<00010101>;
P_000001dd56ca9328 .param/l "STR_DIR" 1 27 9, C4<00000010>;
P_000001dd56ca9360 .param/l "STR_DIR_0" 1 27 4, +C4<00000000000000000000000000000110>;
P_000001dd56ca9398 .param/l "STR_DIR_1" 1 27 4, +C4<00000000000000000000000000000111>;
P_000001dd56ca93d0 .param/l "STR_IMM" 1 27 8, C4<00000001>;
P_000001dd56ca9408 .param/l "STR_IMM_0" 1 27 4, +C4<00000000000000000000000000000101>;
P_000001dd56ca9440 .param/l "SUB" 1 27 14, C4<00000100>;
P_000001dd56ca9478 .param/l "alu_path" 1 27 37, C4<00>;
P_000001dd56ca94b0 .param/l "memory_path" 1 27 37, C4<01>;
P_000001dd56ca94e8 .param/l "uc_path" 1 27 37, C4<10>;
v000001dd56ca33c0_0 .var "ADR_1", 7 0;
v000001dd56ca4400_0 .var "ADR_2", 7 0;
v000001dd56ca4b80_0 .var "ADR_3", 7 0;
v000001dd56ca3be0_0 .var "ALU_sel", 7 0;
v000001dd56ca5440_0 .var "IR_load", 0 0;
v000001dd56ca5080_0 .var "MAR_load", 0 0;
v000001dd56ca3500_0 .net "PC_current_value", 7 0, v000001dd56ca4f40_0;  alias, 1 drivers
v000001dd56ca3780_0 .var "PC_en", 0 0;
v000001dd56ca4c20_0 .var "PC_inc", 0 0;
v000001dd56ca44a0_0 .var "PC_load", 7 0;
v000001dd56ca56c0_0 .var "Path_Type", 1 0;
v000001dd56ca3640_0 .net "ReadyRegFlag", 0 0, v000001dd56ca4ea0_0;  alias, 1 drivers
v000001dd56ca4360_0 .net "clk", 0 0, v000001dd56ca5b20_0;  alias, 1 drivers
v000001dd56ca4860_0 .net "command_word", 23 0, v000001dd56ca3320_0;  alias, 1 drivers
v000001dd56ca5760_0 .var "current_state", 7 0;
v000001dd56ca4540_0 .var "current_state_out", 7 0;
v000001dd56ca5800_0 .var "next_state", 7 0;
v000001dd56ca5940 .array "pc_stack_reg", 15 0, 7 0;
v000001dd56ca45e0_0 .var "rd_en", 0 0;
v000001dd56ca4900_0 .var "regReadEnable", 0 0;
v000001dd56ca36e0_0 .var "regWriteEnable", 0 0;
v000001dd56ca3a00_0 .net "rst", 0 0, v000001dd56ca5ee0_0;  alias, 1 drivers
v000001dd56ca3aa0_0 .var "stack_pointer", 3 0;
v000001dd56ca4680_0 .var "write_data", 7 0;
E_000001dd56bf9b30 .event anyedge, v000001dd56ca5760_0;
S_000001dd56a398e0 .scope module, "timer" "timer" 28 1;
 .timescale -6 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "clk_out";
P_000001dd56bf9bb0 .param/l "DIVISOR" 0 28 7, +C4<00000000000011110100001001000000>;
o000001dd56c315b8 .functor BUFZ 1, C4<z>; HiZ drive
v000001dd56ca6e80_0 .net "clk_in", 0 0, o000001dd56c315b8;  0 drivers
v000001dd56ca6ca0_0 .var "clk_out", 0 0;
v000001dd56ca5f80_0 .var "counter", 31 0;
o000001dd56c31648 .functor BUFZ 1, C4<z>; HiZ drive
v000001dd56ca6020_0 .net "rst", 0 0, o000001dd56c31648;  0 drivers
E_000001dd56bf9970 .event posedge, v000001dd56ca6020_0, v000001dd56ca6e80_0;
    .scope S_000001dd56ca0360;
T_0 ;
    %wait E_000001dd56bf9c70;
    %load/vec4 v000001dd56ca5760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %jmp T_0.17;
T_0.0 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001dd56ca5800_0, 0, 8;
    %jmp T_0.17;
T_0.1 ;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v000001dd56ca5800_0, 0, 8;
    %jmp T_0.17;
T_0.2 ;
    %load/vec4 v000001dd56ca3640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.18, 8;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v000001dd56ca5800_0, 0;
    %jmp T_0.19;
T_0.18 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dd56ca5800_0, 0;
T_0.19 ;
    %jmp T_0.17;
T_0.3 ;
    %load/vec4 v000001dd56ca4860_0;
    %parti/s 8, 16, 6;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_0.20, 4;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001dd56ca5800_0, 0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001dd56ca56c0_0, 0, 2;
    %jmp T_0.21;
T_0.20 ;
    %load/vec4 v000001dd56ca4860_0;
    %parti/s 8, 16, 6;
    %cmpi/e 2, 0, 8;
    %jmp/0xz  T_0.22, 4;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v000001dd56ca5800_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001dd56ca56c0_0, 0, 2;
    %jmp T_0.23;
T_0.22 ;
    %load/vec4 v000001dd56ca4860_0;
    %parti/s 8, 16, 6;
    %cmpi/e 24, 0, 8;
    %jmp/0xz  T_0.24, 4;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v000001dd56ca5800_0, 0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001dd56ca56c0_0, 0, 2;
    %jmp T_0.25;
T_0.24 ;
    %load/vec4 v000001dd56ca4860_0;
    %parti/s 8, 16, 6;
    %cmpi/e 25, 0, 8;
    %jmp/0xz  T_0.26, 4;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v000001dd56ca5800_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001dd56ca56c0_0, 0, 2;
    %jmp T_0.27;
T_0.26 ;
    %load/vec4 v000001dd56ca4860_0;
    %parti/s 8, 16, 6;
    %cmpi/e 26, 0, 8;
    %jmp/0xz  T_0.28, 4;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v000001dd56ca5800_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001dd56ca56c0_0, 0, 2;
    %jmp T_0.29;
T_0.28 ;
    %load/vec4 v000001dd56ca4860_0;
    %parti/s 8, 16, 6;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_0.30, 4;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v000001dd56ca5800_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001dd56ca56c0_0, 0, 2;
    %jmp T_0.31;
T_0.30 ;
    %load/vec4 v000001dd56ca4860_0;
    %parti/s 8, 16, 6;
    %cmpi/e 4, 0, 8;
    %jmp/0xz  T_0.32, 4;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v000001dd56ca5800_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001dd56ca56c0_0, 0, 2;
    %jmp T_0.33;
T_0.32 ;
    %load/vec4 v000001dd56ca4860_0;
    %parti/s 8, 16, 6;
    %cmpi/e 5, 0, 8;
    %jmp/0xz  T_0.34, 4;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v000001dd56ca5800_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001dd56ca56c0_0, 0, 2;
    %jmp T_0.35;
T_0.34 ;
    %load/vec4 v000001dd56ca4860_0;
    %parti/s 8, 16, 6;
    %cmpi/e 6, 0, 8;
    %jmp/0xz  T_0.36, 4;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v000001dd56ca5800_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001dd56ca56c0_0, 0, 2;
    %jmp T_0.37;
T_0.36 ;
    %load/vec4 v000001dd56ca4860_0;
    %parti/s 8, 16, 6;
    %cmpi/e 7, 0, 8;
    %jmp/0xz  T_0.38, 4;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v000001dd56ca5800_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001dd56ca56c0_0, 0, 2;
    %jmp T_0.39;
T_0.38 ;
    %load/vec4 v000001dd56ca4860_0;
    %parti/s 8, 16, 6;
    %cmpi/e 8, 0, 8;
    %jmp/0xz  T_0.40, 4;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v000001dd56ca5800_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001dd56ca56c0_0, 0, 2;
    %jmp T_0.41;
T_0.40 ;
    %load/vec4 v000001dd56ca4860_0;
    %parti/s 8, 16, 6;
    %cmpi/e 9, 0, 8;
    %jmp/0xz  T_0.42, 4;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v000001dd56ca5800_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001dd56ca56c0_0, 0, 2;
    %jmp T_0.43;
T_0.42 ;
    %load/vec4 v000001dd56ca4860_0;
    %parti/s 8, 16, 6;
    %cmpi/e 10, 0, 8;
    %jmp/0xz  T_0.44, 4;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v000001dd56ca5800_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001dd56ca56c0_0, 0, 2;
    %jmp T_0.45;
T_0.44 ;
    %load/vec4 v000001dd56ca4860_0;
    %parti/s 8, 16, 6;
    %cmpi/e 17, 0, 8;
    %jmp/0xz  T_0.46, 4;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v000001dd56ca5800_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001dd56ca56c0_0, 0, 2;
    %jmp T_0.47;
T_0.46 ;
    %load/vec4 v000001dd56ca4860_0;
    %parti/s 8, 16, 6;
    %cmpi/e 14, 0, 8;
    %jmp/0xz  T_0.48, 4;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v000001dd56ca5800_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001dd56ca56c0_0, 0, 2;
    %jmp T_0.49;
T_0.48 ;
    %load/vec4 v000001dd56ca4860_0;
    %parti/s 8, 16, 6;
    %cmpi/e 15, 0, 8;
    %jmp/0xz  T_0.50, 4;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v000001dd56ca5800_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001dd56ca56c0_0, 0, 2;
    %jmp T_0.51;
T_0.50 ;
    %load/vec4 v000001dd56ca4860_0;
    %parti/s 8, 16, 6;
    %cmpi/e 16, 0, 8;
    %jmp/0xz  T_0.52, 4;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v000001dd56ca5800_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001dd56ca56c0_0, 0, 2;
    %jmp T_0.53;
T_0.52 ;
    %load/vec4 v000001dd56ca4860_0;
    %parti/s 8, 16, 6;
    %cmpi/e 18, 0, 8;
    %jmp/0xz  T_0.54, 4;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v000001dd56ca5800_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001dd56ca56c0_0, 0, 2;
    %jmp T_0.55;
T_0.54 ;
    %load/vec4 v000001dd56ca4860_0;
    %parti/s 8, 16, 6;
    %cmpi/e 20, 0, 8;
    %jmp/0xz  T_0.56, 4;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v000001dd56ca5800_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001dd56ca56c0_0, 0, 2;
    %jmp T_0.57;
T_0.56 ;
    %load/vec4 v000001dd56ca4860_0;
    %parti/s 8, 16, 6;
    %cmpi/e 21, 0, 8;
    %jmp/0xz  T_0.58, 4;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v000001dd56ca5800_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001dd56ca56c0_0, 0, 2;
    %jmp T_0.59;
T_0.58 ;
    %load/vec4 v000001dd56ca4860_0;
    %parti/s 8, 16, 6;
    %cmpi/e 22, 0, 8;
    %jmp/0xz  T_0.60, 4;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v000001dd56ca5800_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001dd56ca56c0_0, 0, 2;
    %jmp T_0.61;
T_0.60 ;
    %load/vec4 v000001dd56ca4860_0;
    %parti/s 8, 16, 6;
    %cmpi/e 23, 0, 8;
    %jmp/0xz  T_0.62, 4;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v000001dd56ca5800_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001dd56ca56c0_0, 0, 2;
    %jmp T_0.63;
T_0.62 ;
    %load/vec4 v000001dd56ca4860_0;
    %parti/s 8, 16, 6;
    %cmpi/e 25, 0, 8;
    %jmp/0xz  T_0.64, 4;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v000001dd56ca5800_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001dd56ca56c0_0, 0, 2;
    %jmp T_0.65;
T_0.64 ;
    %load/vec4 v000001dd56ca4860_0;
    %parti/s 8, 16, 6;
    %cmpi/e 26, 0, 8;
    %jmp/0xz  T_0.66, 4;
    %pushi/vec4 18, 0, 8;
    %store/vec4 v000001dd56ca5800_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001dd56ca56c0_0, 0, 2;
    %jmp T_0.67;
T_0.66 ;
    %load/vec4 v000001dd56ca4860_0;
    %parti/s 8, 16, 6;
    %cmpi/e 27, 0, 8;
    %jmp/0xz  T_0.68, 4;
    %pushi/vec4 20, 0, 8;
    %store/vec4 v000001dd56ca5800_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001dd56ca56c0_0, 0, 2;
T_0.68 ;
T_0.67 ;
T_0.65 ;
T_0.63 ;
T_0.61 ;
T_0.59 ;
T_0.57 ;
T_0.55 ;
T_0.53 ;
T_0.51 ;
T_0.49 ;
T_0.47 ;
T_0.45 ;
T_0.43 ;
T_0.41 ;
T_0.39 ;
T_0.37 ;
T_0.35 ;
T_0.33 ;
T_0.31 ;
T_0.29 ;
T_0.27 ;
T_0.25 ;
T_0.23 ;
T_0.21 ;
    %jmp T_0.17;
T_0.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dd56ca5800_0, 0;
    %jmp T_0.17;
T_0.5 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dd56ca5800_0, 0;
    %jmp T_0.17;
T_0.6 ;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v000001dd56ca5800_0, 0;
    %jmp T_0.17;
T_0.7 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dd56ca5800_0, 0;
    %jmp T_0.17;
T_0.8 ;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v000001dd56ca5800_0, 0;
    %jmp T_0.17;
T_0.9 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dd56ca5800_0, 0;
    %jmp T_0.17;
T_0.10 ;
    %pushi/vec4 12, 0, 8;
    %assign/vec4 v000001dd56ca5800_0, 0;
    %jmp T_0.17;
T_0.11 ;
    %pushi/vec4 14, 0, 8;
    %assign/vec4 v000001dd56ca5800_0, 0;
    %jmp T_0.17;
T_0.12 ;
    %pushi/vec4 15, 0, 8;
    %assign/vec4 v000001dd56ca5800_0, 0;
    %jmp T_0.17;
T_0.13 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dd56ca5800_0, 0;
    %jmp T_0.17;
T_0.14 ;
    %pushi/vec4 17, 0, 8;
    %assign/vec4 v000001dd56ca5800_0, 0;
    %jmp T_0.17;
T_0.15 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dd56ca5800_0, 0;
    %jmp T_0.17;
T_0.16 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dd56ca5800_0, 0;
    %jmp T_0.17;
T_0.17 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0;
    .scope S_000001dd56ca0360;
T_1 ;
    %wait E_000001dd56bf9c70;
    %load/vec4 v000001dd56ca3a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dd56ca5760_0, 0;
    %load/vec4 v000001dd56ca5760_0;
    %assign/vec4 v000001dd56ca4540_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001dd56ca5800_0;
    %assign/vec4 v000001dd56ca5760_0, 0;
    %load/vec4 v000001dd56ca5760_0;
    %assign/vec4 v000001dd56ca4540_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001dd56ca0360;
T_2 ;
    %wait E_000001dd56bf9b30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56ca4c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56ca5080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56ca5440_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dd56ca4680_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56ca36e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56ca4900_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dd56ca33c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dd56ca4400_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dd56ca4b80_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001dd56ca3aa0_0, 0, 4;
    %load/vec4 v000001dd56ca5760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %jmp T_2.18;
T_2.0 ;
    %load/vec4 v000001dd56ca3a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.19, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dd56ca3780_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dd56ca44a0_0, 0, 8;
T_2.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dd56ca5080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dd56ca5440_0, 0, 1;
    %jmp T_2.18;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dd56ca4c20_0, 0, 1;
    %jmp T_2.18;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dd56ca5440_0, 0, 1;
    %jmp T_2.18;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56ca4c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56ca5080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56ca5440_0, 0, 1;
    %load/vec4 v000001dd56ca4860_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001dd56ca4680_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dd56ca36e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56ca4900_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dd56ca33c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dd56ca4400_0, 0, 8;
    %load/vec4 v000001dd56ca4860_0;
    %parti/s 8, 8, 5;
    %store/vec4 v000001dd56ca4b80_0, 0, 8;
    %jmp T_2.18;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56ca4c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56ca5080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56ca5440_0, 0, 1;
    %load/vec4 v000001dd56ca4860_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001dd56ca4680_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56ca36e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56ca4900_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dd56ca33c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dd56ca4400_0, 0, 8;
    %load/vec4 v000001dd56ca4860_0;
    %parti/s 8, 8, 5;
    %store/vec4 v000001dd56ca4b80_0, 0, 8;
    %jmp T_2.18;
T_2.5 ;
    %load/vec4 v000001dd56ca4860_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001dd56ca33c0_0, 0, 8;
    %load/vec4 v000001dd56ca4860_0;
    %parti/s 8, 8, 5;
    %store/vec4 v000001dd56ca4b80_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dd56ca4900_0, 0, 1;
    %jmp T_2.18;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dd56ca36e0_0, 0, 1;
    %jmp T_2.18;
T_2.7 ;
    %load/vec4 v000001dd56ca4860_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001dd56ca33c0_0, 0, 8;
    %load/vec4 v000001dd56ca4860_0;
    %parti/s 8, 8, 5;
    %store/vec4 v000001dd56ca4b80_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dd56ca4900_0, 0, 1;
    %jmp T_2.18;
T_2.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dd56ca36e0_0, 0, 1;
    %jmp T_2.18;
T_2.9 ;
    %load/vec4 v000001dd56ca4860_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001dd56ca33c0_0, 0, 8;
    %load/vec4 v000001dd56ca4860_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001dd56ca4b80_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dd56ca4900_0, 0, 1;
    %jmp T_2.18;
T_2.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dd56ca36e0_0, 0, 1;
    %jmp T_2.18;
T_2.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dd56ca4900_0, 0, 1;
    %load/vec4 v000001dd56ca4860_0;
    %parti/s 8, 16, 6;
    %store/vec4 v000001dd56ca3be0_0, 0, 8;
    %load/vec4 v000001dd56ca4860_0;
    %parti/s 8, 8, 5;
    %store/vec4 v000001dd56ca33c0_0, 0, 8;
    %load/vec4 v000001dd56ca4860_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001dd56ca4400_0, 0, 8;
    %jmp T_2.18;
T_2.12 ;
    %jmp T_2.18;
T_2.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56ca4900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dd56ca36e0_0, 0, 1;
    %load/vec4 v000001dd56ca4b80_0;
    %store/vec4 v000001dd56ca4b80_0, 0, 8;
    %jmp T_2.18;
T_2.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dd56ca3780_0, 0, 1;
    %load/vec4 v000001dd56ca4860_0;
    %parti/s 8, 8, 5;
    %store/vec4 v000001dd56ca44a0_0, 0, 8;
    %jmp T_2.18;
T_2.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56ca3780_0, 0, 1;
    %jmp T_2.18;
T_2.16 ;
    %load/vec4 v000001dd56ca3500_0;
    %load/vec4 v000001dd56ca3aa0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v000001dd56ca5940, 4, 0;
    %load/vec4 v000001dd56ca3aa0_0;
    %addi 1, 0, 4;
    %store/vec4 v000001dd56ca3aa0_0, 0, 4;
    %jmp T_2.18;
T_2.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dd56ca3780_0, 0, 1;
    %load/vec4 v000001dd56ca3aa0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001dd56ca5940, 4;
    %store/vec4 v000001dd56ca44a0_0, 0, 8;
    %load/vec4 v000001dd56ca3aa0_0;
    %subi 1, 0, 4;
    %store/vec4 v000001dd56ca3aa0_0, 0, 4;
    %jmp T_2.18;
T_2.18 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001dd56c8c7d0;
T_3 ;
    %wait E_000001dd56bf9df0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001dd56c86f20_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dd56c88820_0, 0, 32;
T_3.0 ;
    %load/vec4 v000001dd56c88820_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v000001dd56c8a6c0_0;
    %load/vec4 v000001dd56c88820_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001dd56c86f20_0;
    %load/vec4 v000001dd56c895e0_0;
    %pad/u 16;
    %load/vec4 v000001dd56c88820_0;
    %ix/vec4 4;
    %shiftl 4;
    %add;
    %store/vec4 v000001dd56c86f20_0, 0, 16;
T_3.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001dd56c88820_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001dd56c88820_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %load/vec4 v000001dd56c86f20_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001dd56c8a580_0, 0, 8;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001dd56c7f7f0;
T_4 ;
    %wait E_000001dd56bf95b0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dd56c7e360_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dd56c82300_0, 0, 8;
    %load/vec4 v000001dd56c80fa0_0;
    %store/vec4 v000001dd56c82620_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dd56c829e0_0, 0, 32;
T_4.0 ;
    %load/vec4 v000001dd56c829e0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v000001dd56c7e360_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001dd56c7e360_0, 0, 8;
    %load/vec4 v000001dd56c82620_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001dd56c7e360_0, 4, 1;
    %load/vec4 v000001dd56c82620_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001dd56c82620_0, 0, 8;
    %load/vec4 v000001dd56c82300_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001dd56c82300_0, 0, 8;
    %load/vec4 v000001dd56c814a0_0;
    %load/vec4 v000001dd56c7e360_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.2, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001dd56c82300_0, 4, 1;
    %load/vec4 v000001dd56c7e360_0;
    %load/vec4 v000001dd56c814a0_0;
    %sub;
    %store/vec4 v000001dd56c7e360_0, 0, 8;
T_4.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001dd56c829e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001dd56c829e0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %load/vec4 v000001dd56c82300_0;
    %store/vec4 v000001dd56c81680_0, 0, 8;
    %load/vec4 v000001dd56c7e360_0;
    %store/vec4 v000001dd56c82ee0_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001dd56c7fb10;
T_5 ;
    %wait E_000001dd56bfa1f0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dd56c7d5a0_0, 0, 8;
    %load/vec4 v000001dd56c7dc80_0;
    %store/vec4 v000001dd56c7de60_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dd56c7d6e0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001dd56c7d6e0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001dd56c7d5a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001dd56c7d5a0_0, 0, 8;
    %load/vec4 v000001dd56c7de60_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001dd56c7d5a0_0, 4, 1;
    %load/vec4 v000001dd56c7de60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001dd56c7de60_0, 0, 8;
    %load/vec4 v000001dd56c7dd20_0;
    %load/vec4 v000001dd56c7d5a0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_5.2, 5;
    %load/vec4 v000001dd56c7d5a0_0;
    %load/vec4 v000001dd56c7dd20_0;
    %sub;
    %store/vec4 v000001dd56c7d5a0_0, 0, 8;
T_5.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001dd56c7d6e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001dd56c7d6e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %load/vec4 v000001dd56c7d5a0_0;
    %store/vec4 v000001dd56c7df00_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001dd56c6e430;
T_6 ;
    %wait E_000001dd56bfa070;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dd56c77330_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dd56c76d90_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001dd56c76d90_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001dd56c77ab0_0;
    %load/vec4 v000001dd56c76d90_0;
    %part/s 1;
    %load/vec4 v000001dd56c776f0_0;
    %load/vec4 v000001dd56c76d90_0;
    %part/s 1;
    %and;
    %ix/getv/s 4, v000001dd56c76d90_0;
    %store/vec4 v000001dd56c77330_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001dd56c76d90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001dd56c76d90_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %load/vec4 v000001dd56c77330_0;
    %store/vec4 v000001dd56c78f50_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001dd56c8c320;
T_7 ;
    %wait E_000001dd56bf95f0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dd56c892c0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dd56c89860_0, 0, 32;
T_7.0 ;
    %load/vec4 v000001dd56c89860_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v000001dd56c89720_0;
    %load/vec4 v000001dd56c89860_0;
    %part/s 1;
    %load/vec4 v000001dd56c899a0_0;
    %load/vec4 v000001dd56c89860_0;
    %part/s 1;
    %and;
    %nor/r;
    %ix/getv/s 4, v000001dd56c89860_0;
    %store/vec4 v000001dd56c892c0_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001dd56c89860_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001dd56c89860_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %load/vec4 v000001dd56c892c0_0;
    %store/vec4 v000001dd56c8a4e0_0, 0, 8;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001dd56c8b830;
T_8 ;
    %wait E_000001dd56bf9e30;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dd56c897c0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dd56c89680_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001dd56c89680_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v000001dd56c89900_0;
    %load/vec4 v000001dd56c89680_0;
    %part/s 1;
    %load/vec4 v000001dd56c8a080_0;
    %load/vec4 v000001dd56c89680_0;
    %part/s 1;
    %or;
    %nor/r;
    %ix/getv/s 4, v000001dd56c89680_0;
    %store/vec4 v000001dd56c897c0_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001dd56c89680_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001dd56c89680_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %load/vec4 v000001dd56c897c0_0;
    %store/vec4 v000001dd56c8a760_0, 0, 8;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001dd56c8c640;
T_9 ;
    %wait E_000001dd56bf9ff0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dd56c89a40_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dd56c89540_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001dd56c89540_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_9.1, 5;
    %load/vec4 v000001dd56c89220_0;
    %load/vec4 v000001dd56c89540_0;
    %part/s 1;
    %nor/r;
    %ix/getv/s 4, v000001dd56c89540_0;
    %store/vec4 v000001dd56c89a40_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001dd56c89540_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001dd56c89540_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %load/vec4 v000001dd56c89a40_0;
    %store/vec4 v000001dd56c8a620_0, 0, 8;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001dd56c8abb0;
T_10 ;
    %wait E_000001dd56bf93f0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dd56c8a440_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dd56c8a260_0, 0, 32;
T_10.0 ;
    %load/vec4 v000001dd56c8a260_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.1, 5;
    %load/vec4 v000001dd56c8a800_0;
    %load/vec4 v000001dd56c8a260_0;
    %part/s 1;
    %load/vec4 v000001dd56c89c20_0;
    %load/vec4 v000001dd56c8a260_0;
    %part/s 1;
    %or;
    %ix/getv/s 4, v000001dd56c8a260_0;
    %store/vec4 v000001dd56c8a440_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001dd56c8a260_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001dd56c8a260_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %load/vec4 v000001dd56c8a440_0;
    %store/vec4 v000001dd56c8a8a0_0, 0, 8;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001dd56c9dea0;
T_11 ;
    %wait E_000001dd56bf9370;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dd56c9a8b0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dd56c9c1b0_0, 0, 32;
T_11.0 ;
    %load/vec4 v000001dd56c9c1b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_11.1, 5;
    %load/vec4 v000001dd56c9a6d0_0;
    %load/vec4 v000001dd56c9c1b0_0;
    %part/s 1;
    %nor/r;
    %load/vec4 v000001dd56c9a310_0;
    %load/vec4 v000001dd56c9c1b0_0;
    %part/s 1;
    %and;
    %load/vec4 v000001dd56c9a6d0_0;
    %load/vec4 v000001dd56c9c1b0_0;
    %part/s 1;
    %load/vec4 v000001dd56c9a310_0;
    %load/vec4 v000001dd56c9c1b0_0;
    %part/s 1;
    %nor/r;
    %and;
    %or;
    %nor/r;
    %ix/getv/s 4, v000001dd56c9c1b0_0;
    %store/vec4 v000001dd56c9a8b0_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001dd56c9c1b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001dd56c9c1b0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %load/vec4 v000001dd56c9a8b0_0;
    %store/vec4 v000001dd56c99e10_0, 0, 8;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001dd56ca0040;
T_12 ;
    %wait E_000001dd56bf98b0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dd56c9a4f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dd56c99d70_0, 0, 32;
T_12.0 ;
    %load/vec4 v000001dd56c99d70_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_12.1, 5;
    %load/vec4 v000001dd56c9ab30_0;
    %load/vec4 v000001dd56c99d70_0;
    %part/s 1;
    %nor/r;
    %load/vec4 v000001dd56c99a50_0;
    %load/vec4 v000001dd56c99d70_0;
    %part/s 1;
    %and;
    %load/vec4 v000001dd56c9ab30_0;
    %load/vec4 v000001dd56c99d70_0;
    %part/s 1;
    %load/vec4 v000001dd56c99a50_0;
    %load/vec4 v000001dd56c99d70_0;
    %part/s 1;
    %nor/r;
    %and;
    %or;
    %ix/getv/s 4, v000001dd56c99d70_0;
    %store/vec4 v000001dd56c9a4f0_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001dd56c99d70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001dd56c99d70_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %load/vec4 v000001dd56c9a4f0_0;
    %store/vec4 v000001dd56c9b210_0, 0, 8;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001dd56a61ef0;
T_13 ;
    %wait E_000001dd56bf9c70;
    %load/vec4 v000001dd56c9bc10_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 8;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 8;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 8;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 8;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dd56c9c430_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %jmp T_13.20;
T_13.0 ;
    %load/vec4 v000001dd56c99c30_0;
    %assign/vec4 v000001dd56c9c430_0, 0;
    %load/vec4 v000001dd56c9c430_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.21, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.22, 8;
T_13.21 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.22, 8;
 ; End of false expr.
    %blend;
T_13.22;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9a9f0_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_13.23, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_13.24, 8;
T_13.23 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_13.24, 8;
 ; End of false expr.
    %blend;
T_13.24;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c890_0;
    %parti/s 1, 7, 4;
    %load/vec4 v000001dd56c9c570_0;
    %parti/s 1, 7, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_13.25, 4;
    %load/vec4 v000001dd56c9c890_0;
    %parti/s 1, 7, 4;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.25;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9ae50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9b850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9a590_0, 0, 1;
    %jmp T_13.20;
T_13.1 ;
    %load/vec4 v000001dd56c9c610_0;
    %assign/vec4 v000001dd56c9c430_0, 0;
    %load/vec4 v000001dd56c9c430_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.26, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.27, 8;
T_13.26 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.27, 8;
 ; End of false expr.
    %blend;
T_13.27;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c250_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_13.28, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_13.29, 8;
T_13.28 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_13.29, 8;
 ; End of false expr.
    %blend;
T_13.29;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c890_0;
    %parti/s 1, 7, 4;
    %load/vec4 v000001dd56c9c570_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_13.30, 4;
    %load/vec4 v000001dd56c9c890_0;
    %parti/s 1, 7, 4;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 7, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.30;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9ae50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9b850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9a590_0, 0, 1;
    %jmp T_13.20;
T_13.2 ;
    %load/vec4 v000001dd56c9a3b0_0;
    %assign/vec4 v000001dd56c9c430_0, 0;
    %load/vec4 v000001dd56c9c430_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.31, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.32, 8;
T_13.31 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.32, 8;
 ; End of false expr.
    %blend;
T_13.32;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9a090_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_13.33, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_13.34, 8;
T_13.33 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_13.34, 8;
 ; End of false expr.
    %blend;
T_13.34;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c890_0;
    %parti/s 1, 7, 4;
    %load/vec4 v000001dd56c9c570_0;
    %parti/s 1, 7, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_13.35, 4;
    %load/vec4 v000001dd56c9c890_0;
    %parti/s 1, 7, 4;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.35;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9ae50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9b850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9a590_0, 0, 1;
    %jmp T_13.20;
T_13.3 ;
    %load/vec4 v000001dd56c99f50_0;
    %assign/vec4 v000001dd56c9c430_0, 0;
    %load/vec4 v000001dd56c9c430_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.36, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.37, 8;
T_13.36 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.37, 8;
 ; End of false expr.
    %blend;
T_13.37;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c99eb0_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_13.38, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_13.39, 8;
T_13.38 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_13.39, 8;
 ; End of false expr.
    %blend;
T_13.39;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c890_0;
    %parti/s 1, 7, 4;
    %load/vec4 v000001dd56c9c570_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_13.40, 4;
    %load/vec4 v000001dd56c9c890_0;
    %parti/s 1, 7, 4;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 7, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.40;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9ae50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9b850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9a590_0, 0, 1;
    %jmp T_13.20;
T_13.4 ;
    %load/vec4 v000001dd56c9a630_0;
    %assign/vec4 v000001dd56c9c430_0, 0;
    %load/vec4 v000001dd56c9c430_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.41, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.42, 8;
T_13.41 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.42, 8;
 ; End of false expr.
    %blend;
T_13.42;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_13.43, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_13.44, 8;
T_13.43 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_13.44, 8;
 ; End of false expr.
    %blend;
T_13.44;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c890_0;
    %parti/s 1, 7, 4;
    %load/vec4 v000001dd56c9c570_0;
    %parti/s 1, 7, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_13.45, 4;
    %load/vec4 v000001dd56c9c890_0;
    %parti/s 1, 7, 4;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.45;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9ae50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9b850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9a590_0, 0, 1;
    %jmp T_13.20;
T_13.5 ;
    %load/vec4 v000001dd56c99ff0_0;
    %assign/vec4 v000001dd56c9c430_0, 0;
    %load/vec4 v000001dd56c9c430_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.46, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.47, 8;
T_13.46 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.47, 8;
 ; End of false expr.
    %blend;
T_13.47;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_13.48, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_13.49, 8;
T_13.48 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_13.49, 8;
 ; End of false expr.
    %blend;
T_13.49;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c570_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.50, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.51, 8;
T_13.50 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.51, 8;
 ; End of false expr.
    %blend;
T_13.51;
    %pad/s 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9ae50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9b850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9a590_0, 0, 1;
    %jmp T_13.20;
T_13.6 ;
    %load/vec4 v000001dd56c9aa90_0;
    %assign/vec4 v000001dd56c9c430_0, 0;
    %load/vec4 v000001dd56c9c430_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.52, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.53, 8;
T_13.52 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.53, 8;
 ; End of false expr.
    %blend;
T_13.53;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_13.54, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_13.55, 8;
T_13.54 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_13.55, 8;
 ; End of false expr.
    %blend;
T_13.55;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c570_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.56, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.57, 8;
T_13.56 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.57, 8;
 ; End of false expr.
    %blend;
T_13.57;
    %pad/s 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9ae50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9b850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9a590_0, 0, 1;
    %jmp T_13.20;
T_13.7 ;
    %load/vec4 v000001dd56c9c750_0;
    %assign/vec4 v000001dd56c9c430_0, 0;
    %load/vec4 v000001dd56c9c430_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.58, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.59, 8;
T_13.58 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.59, 8;
 ; End of false expr.
    %blend;
T_13.59;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c890_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_13.60, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_13.61, 8;
T_13.60 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_13.61, 8;
 ; End of false expr.
    %blend;
T_13.61;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c890_0;
    %parti/s 1, 7, 4;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9ae50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9b850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9a590_0, 0, 1;
    %jmp T_13.20;
T_13.8 ;
    %load/vec4 v000001dd56c9c2f0_0;
    %assign/vec4 v000001dd56c9c430_0, 0;
    %load/vec4 v000001dd56c9c430_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.62, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.63, 8;
T_13.62 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.63, 8;
 ; End of false expr.
    %blend;
T_13.63;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c890_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c890_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.64, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.65, 8;
T_13.64 ; End of true expr.
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 7, 4;
    %pad/u 2;
    %jmp/0 T_13.65, 8;
 ; End of false expr.
    %blend;
T_13.65;
    %pad/u 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_13.66, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_13.67, 8;
T_13.66 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_13.67, 8;
 ; End of false expr.
    %blend;
T_13.67;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9ae50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9b850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9a590_0, 0, 1;
    %jmp T_13.20;
T_13.9 ;
    %load/vec4 v000001dd56c99cd0_0;
    %assign/vec4 v000001dd56c9c430_0, 0;
    %load/vec4 v000001dd56c9c430_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.68, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.69, 8;
T_13.68 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.69, 8;
 ; End of false expr.
    %blend;
T_13.69;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_13.70, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_13.71, 8;
T_13.70 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_13.71, 8;
 ; End of false expr.
    %blend;
T_13.71;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9ae50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9b850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9a590_0, 0, 1;
    %jmp T_13.20;
T_13.10 ;
    %load/vec4 v000001dd56c9adb0_0;
    %assign/vec4 v000001dd56c9c430_0, 0;
    %load/vec4 v000001dd56c9c430_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.72, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.73, 8;
T_13.72 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.73, 8;
 ; End of false expr.
    %blend;
T_13.73;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_13.74, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_13.75, 8;
T_13.74 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_13.75, 8;
 ; End of false expr.
    %blend;
T_13.75;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9ae50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9b850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9a590_0, 0, 1;
    %jmp T_13.20;
T_13.11 ;
    %load/vec4 v000001dd56c9b0d0_0;
    %assign/vec4 v000001dd56c9c430_0, 0;
    %load/vec4 v000001dd56c9c430_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.76, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.77, 8;
T_13.76 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.77, 8;
 ; End of false expr.
    %blend;
T_13.77;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_13.78, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_13.79, 8;
T_13.78 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_13.79, 8;
 ; End of false expr.
    %blend;
T_13.79;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9ae50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9b850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9a590_0, 0, 1;
    %jmp T_13.20;
T_13.12 ;
    %load/vec4 v000001dd56c9c6b0_0;
    %assign/vec4 v000001dd56c9c430_0, 0;
    %load/vec4 v000001dd56c9c430_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.80, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.81, 8;
T_13.80 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.81, 8;
 ; End of false expr.
    %blend;
T_13.81;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_13.82, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_13.83, 8;
T_13.82 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_13.83, 8;
 ; End of false expr.
    %blend;
T_13.83;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9ae50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9b850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9a590_0, 0, 1;
    %jmp T_13.20;
T_13.13 ;
    %load/vec4 v000001dd56c9c4d0_0;
    %assign/vec4 v000001dd56c9c430_0, 0;
    %load/vec4 v000001dd56c9c430_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.84, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.85, 8;
T_13.84 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.85, 8;
 ; End of false expr.
    %blend;
T_13.85;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_13.86, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_13.87, 8;
T_13.86 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_13.87, 8;
 ; End of false expr.
    %blend;
T_13.87;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9ae50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9b850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9a590_0, 0, 1;
    %jmp T_13.20;
T_13.14 ;
    %load/vec4 v000001dd56c9c7f0_0;
    %assign/vec4 v000001dd56c9c430_0, 0;
    %load/vec4 v000001dd56c9c430_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.88, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.89, 8;
T_13.88 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.89, 8;
 ; End of false expr.
    %blend;
T_13.89;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_13.90, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_13.91, 8;
T_13.90 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_13.91, 8;
 ; End of false expr.
    %blend;
T_13.91;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9ae50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9b850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9a590_0, 0, 1;
    %jmp T_13.20;
T_13.15 ;
    %load/vec4 v000001dd56ca3960_0;
    %assign/vec4 v000001dd56c9c430_0, 0;
    %load/vec4 v000001dd56c9c430_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.92, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.93, 8;
T_13.92 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.93, 8;
 ; End of false expr.
    %blend;
T_13.93;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_13.94, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_13.95, 8;
T_13.94 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_13.95, 8;
 ; End of false expr.
    %blend;
T_13.95;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9ae50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9b850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9a590_0, 0, 1;
    %jmp T_13.20;
T_13.16 ;
    %load/vec4 v000001dd56c9c390_0;
    %assign/vec4 v000001dd56c9c430_0, 0;
    %load/vec4 v000001dd56c9c430_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_13.96, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_13.97, 8;
T_13.96 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_13.97, 8;
 ; End of false expr.
    %blend;
T_13.97;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c890_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c430_0;
    %xnor/r;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9ae50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9b850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9a590_0, 0, 1;
    %jmp T_13.20;
T_13.17 ;
    %load/vec4 v000001dd56c9c930_0;
    %assign/vec4 v000001dd56c9c430_0, 0;
    %load/vec4 v000001dd56c9c430_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_13.98, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_13.99, 8;
T_13.98 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_13.99, 8;
 ; End of false expr.
    %blend;
T_13.99;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c890_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_13.100, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_13.101, 8;
T_13.100 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_13.101, 8;
 ; End of false expr.
    %blend;
T_13.101;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9ae50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9b850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9a590_0, 0, 1;
    %jmp T_13.20;
T_13.18 ;
    %load/vec4 v000001dd56c9c610_0;
    %assign/vec4 v000001dd56c9c430_0, 0;
    %load/vec4 v000001dd56c9c430_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.102, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.103, 8;
T_13.102 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.103, 8;
 ; End of false expr.
    %blend;
T_13.103;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c250_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_13.104, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_13.105, 8;
T_13.104 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_13.105, 8;
 ; End of false expr.
    %blend;
T_13.105;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9c890_0;
    %parti/s 1, 7, 4;
    %load/vec4 v000001dd56c9c570_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_13.106, 4;
    %load/vec4 v000001dd56c9c890_0;
    %parti/s 1, 7, 4;
    %load/vec4 v000001dd56c9c430_0;
    %parti/s 1, 7, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.106;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd56c9a950_0, 4, 5;
    %load/vec4 v000001dd56c9a950_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.107, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dd56c9ae50_0, 0, 1;
    %jmp T_13.108;
T_13.107 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9ae50_0, 0, 1;
T_13.108 ;
    %load/vec4 v000001dd56c9a950_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_13.112, 10;
    %load/vec4 v000001dd56c9a950_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
T_13.112;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.111, 9;
    %load/vec4 v000001dd56c9a950_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %and;
T_13.111;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.109, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dd56c9b850_0, 0, 1;
    %jmp T_13.110;
T_13.109 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9b850_0, 0, 1;
T_13.110 ;
    %load/vec4 v000001dd56c9a950_0;
    %parti/s 1, 2, 3;
    %load/vec4 v000001dd56c9a950_0;
    %parti/s 1, 6, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.113, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dd56c9a590_0, 0, 1;
    %jmp T_13.114;
T_13.113 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56c9a590_0, 0, 1;
T_13.114 ;
    %jmp T_13.20;
T_13.20 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13;
    .scope S_000001dd56ca01d0;
T_14 ;
    %vpi_call 26 25 "$readmemb", "binary.mem", v000001dd56ca53a0 {0 0 0};
    %end;
    .thread T_14;
    .scope S_000001dd56ca01d0;
T_15 ;
    %wait E_000001dd56bf9c70;
    %load/vec4 v000001dd56ca4040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %vpi_call 26 31 "$readmemb", "binary.mem", v000001dd56ca53a0 {0 0 0};
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001dd56ca5300_0;
    %load/vec4 v000001dd56ca35a0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd56ca53a0, 0, 4;
    %load/vec4 v000001dd56ca3820_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001dd56ca53a0, 4;
    %assign/vec4 v000001dd56ca5120_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001dd56c9ed80;
T_16 ;
    %wait E_000001dd56bf9c70;
    %load/vec4 v000001dd56ca3dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v000001dd56ca51c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v000001dd56ca4f40_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001dd56ca4f40_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v000001dd56ca4ae0_0;
    %assign/vec4 v000001dd56ca4f40_0, 0;
T_16.3 ;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001dd56c9f3c0;
T_17 ;
    %wait E_000001dd56bf9c70;
    %load/vec4 v000001dd56ca4d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v000001dd56ca3d20_0;
    %assign/vec4 v000001dd56ca54e0_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000001dd56c9ebf0;
T_18 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001dd56ca3e60_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56ca4ea0_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_000001dd56c9ebf0;
T_19 ;
    %wait E_000001dd56bf9c70;
    %load/vec4 v000001dd56ca47c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v000001dd56ca3e60_0;
    %cmpi/u 2, 0, 3;
    %jmp/0xz  T_19.2, 5;
    %load/vec4 v000001dd56ca3f00_0;
    %load/vec4 v000001dd56ca3e60_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd56ca3c80, 0, 4;
    %load/vec4 v000001dd56ca3e60_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001dd56ca3e60_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dd56ca3c80, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dd56ca3c80, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001dd56ca3f00_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001dd56ca3320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd56ca4ea0_0, 0;
T_19.3 ;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000001dd56ca04f0;
T_20 ;
    %wait E_000001dd56bf9c70;
    %load/vec4 v000001dd56ca3280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v000001dd56ca4220_0;
    %load/vec4 v000001dd56ca5580_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd56ca4fe0, 0, 4;
    %load/vec4 v000001dd56ca5260_0;
    %pad/u 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd56ca4fe0, 0, 4;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001dd56ca04f0;
T_21 ;
    %wait E_000001dd56bf9930;
    %load/vec4 v000001dd56ca42c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v000001dd56ca49a0_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001dd56ca4fe0, 4;
    %assign/vec4 v000001dd56ca58a0_0, 0;
    %load/vec4 v000001dd56ca4e00_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001dd56ca4fe0, 4;
    %assign/vec4 v000001dd56ca3460_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dd56ca58a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dd56ca3460_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000001dd56c1f9b0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56ca5b20_0, 0, 1;
T_22.0 ;
    %delay 30, 0;
    %load/vec4 v000001dd56ca5b20_0;
    %inv;
    %store/vec4 v000001dd56ca5b20_0, 0, 1;
    %jmp T_22.0;
    %end;
    .thread T_22;
    .scope S_000001dd56c1f9b0;
T_23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56ca5ee0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dd56ca5ee0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd56ca5ee0_0, 0, 1;
    %delay 2000, 0;
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_23;
    .scope S_000001dd56c1f9b0;
T_24 ;
    %vpi_call 2 60 "$monitor", "Time: %0dns | rst: %b | clk: %b | Endereco memoria: %b | dados da memoria: %b | endereco na porta A1: %b | Endereco na porta A2: %b | Endereco na porta A3: %b\012 Saida porta A1: %b | Saida na porta A2: %b | PC_inc_wire = %b | PC_en_wire = %b | state = %d | command word = %b\012", $time, v000001dd56ca5ee0_0, v000001dd56ca5b20_0, v000001dd56ca77e0_0, v000001dd56ca80a0_0, v000001dd56ca5a80_0, v000001dd56ca6ac0_0, v000001dd56ca5e40_0, v000001dd56ca8140_0, v000001dd56ca8000_0, v000001dd56ca7f60_0, v000001dd56ca6b60_0, v000001dd56ca6160_0, v000001dd56ca6c00_0 {0 0 0};
    %end;
    .thread T_24;
    .scope S_000001dd56c1f9b0;
T_25 ;
    %vpi_call 2 68 "$dumpfile", "processor_tb.vcd" {0 0 0};
    %vpi_call 2 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001dd56c1f9b0 {0 0 0};
    %end;
    .thread T_25;
    .scope S_000001dd56a398e0;
T_26 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dd56ca5f80_0, 0, 32;
    %end;
    .thread T_26;
    .scope S_000001dd56a398e0;
T_27 ;
    %wait E_000001dd56bf9970;
    %load/vec4 v000001dd56ca6020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dd56ca5f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dd56ca6ca0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v000001dd56ca5f80_0;
    %cmpi/e 499999, 0, 32;
    %jmp/0xz  T_27.2, 4;
    %load/vec4 v000001dd56ca6ca0_0;
    %inv;
    %assign/vec4 v000001dd56ca6ca0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dd56ca5f80_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v000001dd56ca5f80_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001dd56ca5f80_0, 0;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 29;
    "N/A";
    "<interactive>";
    "AGM-VTSB.v";
    "./AGM-V.v";
    "./ALU.v";
    "./arithmetic/adder.v";
    "./logic/and_gate.v";
    "./arithmetic/decrement.v";
    "./arithmetic/subtractor.v";
    "./arithmetic/div_module.v";
    "./arithmetic/divisor.v";
    "./arithmetic/increment.v";
    "./arithmetic/shift_left8b.v";
    "./arithmetic/multiplier.v";
    "./logic/nand_gate.v";
    "./logic/nor_gate.v";
    "./logic/not_gate.v";
    "./logic/or_gate.v";
    "./logic/numberroll.v";
    "./arithmetic/shift_right8b.v";
    "./logic/xnor_gate.v";
    "./logic/xor_gate.v";
    "./instructionRegister.v";
    "./MAR.v";
    "./pcCounter.v";
    "./registerFile.v";
    "./RAM.v";
    "./ControlUnit2.v";
    "./temporizador.v";
