{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699934965438 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699934965438 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 13 22:09:25 2023 " "Processing started: Mon Nov 13 22:09:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699934965438 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934965438 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934965438 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699934965658 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699934965659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripple_carry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple_carry-struc_behaviour " "Found design unit 1: ripple_carry-struc_behaviour" {  } { { "ripple_carry.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/ripple_carry.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699934970541 ""} { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry " "Found entity 1: ripple_carry" {  } { { "ripple_carry.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/ripple_carry.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699934970541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934970541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdd-LogicFunc " "Found design unit 1: FullAdd-LogicFunc" {  } { { "FullAdd.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/FullAdd.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699934970541 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdd " "Found entity 1: FullAdd" {  } { { "FullAdd.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/FullAdd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699934970541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934970541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab4-behavorial " "Found design unit 1: Lab4-behavorial" {  } { { "Lab4.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699934970542 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab4 " "Found entity 1: Lab4" {  } { { "Lab4.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699934970542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934970542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-behavorial " "Found design unit 1: FSM-behavorial" {  } { { "FSM.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/FSM.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699934970543 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699934970543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934970543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-LogicFunc " "Found design unit 1: mux2to1-LogicFunc" {  } { { "mux2to1.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/mux2to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699934970544 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/mux2to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699934970544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934970544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components " "Found design unit 1: components" {  } { { "components.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699934970545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934970545 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab4 " "Elaborating entity \"Lab4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699934970560 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "done Lab4.vhd(16) " "Verilog HDL or VHDL warning at Lab4.vhd(16): object \"done\" assigned a value but never read" {  } { { "Lab4.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699934970560 "|Lab4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mp Lab4.vhd(32) " "VHDL Process Statement warning at Lab4.vhd(32): signal \"mp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab4.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699934970561 "|Lab4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leftHalf Lab4.vhd(33) " "VHDL Process Statement warning at Lab4.vhd(33): signal \"leftHalf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab4.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699934970561 "|Lab4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "product Lab4.vhd(34) " "VHDL Process Statement warning at Lab4.vhd(34): signal \"product\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab4.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699934970561 "|Lab4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load Lab4.vhd(35) " "VHDL Process Statement warning at Lab4.vhd(35): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab4.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699934970561 "|Lab4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leftHalf Lab4.vhd(36) " "VHDL Process Statement warning at Lab4.vhd(36): signal \"leftHalf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab4.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699934970561 "|Lab4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adderOut Lab4.vhd(39) " "VHDL Process Statement warning at Lab4.vhd(39): signal \"adderOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab4.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699934970561 "|Lab4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "productShift Lab4.vhd(42) " "VHDL Process Statement warning at Lab4.vhd(42): signal \"productShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab4.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699934970561 "|Lab4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "product Lab4.vhd(30) " "VHDL Process Statement warning at Lab4.vhd(30): inferring latch(es) for signal or variable \"product\", which holds its previous value in one or more paths through the process" {  } { { "Lab4.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699934970561 "|Lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[0\] Lab4.vhd(30) " "Inferred latch for \"product\[0\]\" at Lab4.vhd(30)" {  } { { "Lab4.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934970561 "|Lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[1\] Lab4.vhd(30) " "Inferred latch for \"product\[1\]\" at Lab4.vhd(30)" {  } { { "Lab4.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934970561 "|Lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[2\] Lab4.vhd(30) " "Inferred latch for \"product\[2\]\" at Lab4.vhd(30)" {  } { { "Lab4.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934970561 "|Lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[3\] Lab4.vhd(30) " "Inferred latch for \"product\[3\]\" at Lab4.vhd(30)" {  } { { "Lab4.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934970561 "|Lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[4\] Lab4.vhd(30) " "Inferred latch for \"product\[4\]\" at Lab4.vhd(30)" {  } { { "Lab4.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934970561 "|Lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[5\] Lab4.vhd(30) " "Inferred latch for \"product\[5\]\" at Lab4.vhd(30)" {  } { { "Lab4.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934970561 "|Lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[6\] Lab4.vhd(30) " "Inferred latch for \"product\[6\]\" at Lab4.vhd(30)" {  } { { "Lab4.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934970561 "|Lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[7\] Lab4.vhd(30) " "Inferred latch for \"product\[7\]\" at Lab4.vhd(30)" {  } { { "Lab4.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934970561 "|Lab4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:fsm1 " "Elaborating entity \"FSM\" for hierarchy \"FSM:fsm1\"" {  } { { "Lab4.vhd" "fsm1" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699934970566 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sel FSM.vhd(7) " "VHDL Signal Declaration warning at FSM.vhd(7): used implicit default value for signal \"sel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FSM.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/FSM.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699934970567 "|Lab4|FSM:fsm1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter FSM.vhd(45) " "VHDL Process Statement warning at FSM.vhd(45): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/FSM.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699934970567 "|Lab4|FSM:fsm1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "load FSM.vhd(16) " "VHDL Process Statement warning at FSM.vhd(16): inferring latch(es) for signal or variable \"load\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/FSM.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699934970567 "|Lab4|FSM:fsm1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ns FSM.vhd(16) " "VHDL Process Statement warning at FSM.vhd(16): inferring latch(es) for signal or variable \"ns\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/FSM.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699934970567 "|Lab4|FSM:fsm1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "add FSM.vhd(16) " "VHDL Process Statement warning at FSM.vhd(16): inferring latch(es) for signal or variable \"add\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/FSM.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699934970567 "|Lab4|FSM:fsm1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "shift FSM.vhd(16) " "VHDL Process Statement warning at FSM.vhd(16): inferring latch(es) for signal or variable \"shift\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/FSM.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699934970567 "|Lab4|FSM:fsm1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "done FSM.vhd(16) " "VHDL Process Statement warning at FSM.vhd(16): inferring latch(es) for signal or variable \"done\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/FSM.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699934970567 "|Lab4|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done FSM.vhd(16) " "Inferred latch for \"done\" at FSM.vhd(16)" {  } { { "FSM.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/FSM.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934970567 "|Lab4|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift FSM.vhd(16) " "Inferred latch for \"shift\" at FSM.vhd(16)" {  } { { "FSM.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/FSM.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934970567 "|Lab4|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add FSM.vhd(16) " "Inferred latch for \"add\" at FSM.vhd(16)" {  } { { "FSM.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/FSM.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934970567 "|Lab4|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.s3 FSM.vhd(16) " "Inferred latch for \"ns.s3\" at FSM.vhd(16)" {  } { { "FSM.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/FSM.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934970567 "|Lab4|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.s2 FSM.vhd(16) " "Inferred latch for \"ns.s2\" at FSM.vhd(16)" {  } { { "FSM.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/FSM.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934970567 "|Lab4|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.s1 FSM.vhd(16) " "Inferred latch for \"ns.s1\" at FSM.vhd(16)" {  } { { "FSM.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/FSM.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934970567 "|Lab4|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.s0 FSM.vhd(16) " "Inferred latch for \"ns.s0\" at FSM.vhd(16)" {  } { { "FSM.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/FSM.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934970567 "|Lab4|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load FSM.vhd(16) " "Inferred latch for \"load\" at FSM.vhd(16)" {  } { { "FSM.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/FSM.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934970567 "|Lab4|FSM:fsm1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:mux " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:mux\"" {  } { { "Lab4.vhd" "mux" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699934970567 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b mux2to1.vhd(18) " "VHDL Process Statement warning at mux2to1.vhd(18): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux2to1.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/mux2to1.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699934970567 "|Lab4|mux2to1:mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b mux2to1.vhd(20) " "VHDL Process Statement warning at mux2to1.vhd(20): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux2to1.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/mux2to1.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699934970568 "|Lab4|mux2to1:mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a mux2to1.vhd(22) " "VHDL Process Statement warning at mux2to1.vhd(22): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux2to1.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/mux2to1.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699934970568 "|Lab4|mux2to1:mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry ripple_carry:adder " "Elaborating entity \"ripple_carry\" for hierarchy \"ripple_carry:adder\"" {  } { { "Lab4.vhd" "adder" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699934970568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdd ripple_carry:adder\|FullAdd:stage1 " "Elaborating entity \"FullAdd\" for hierarchy \"ripple_carry:adder\|FullAdd:stage1\"" {  } { { "ripple_carry.vhd" "stage1" { Text "C:/Users/Reds2/Downloads/lab4/ripple_carry.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699934970568 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "product\[1\] " "LATCH primitive \"product\[1\]\" is permanently enabled" {  } { { "Lab4.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1699934970600 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "product\[2\] " "LATCH primitive \"product\[2\]\" is permanently enabled" {  } { { "Lab4.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1699934970600 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "product\[3\] " "LATCH primitive \"product\[3\]\" is permanently enabled" {  } { { "Lab4.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1699934970600 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "product\[4\] " "LATCH primitive \"product\[4\]\" is permanently enabled" {  } { { "Lab4.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1699934970601 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "product\[5\] " "LATCH primitive \"product\[5\]\" is permanently enabled" {  } { { "Lab4.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1699934970601 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "product\[6\] " "LATCH primitive \"product\[6\]\" is permanently enabled" {  } { { "Lab4.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1699934970601 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "product\[7\] " "LATCH primitive \"product\[7\]\" is permanently enabled" {  } { { "Lab4.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1699934970601 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "product\[0\] " "LATCH primitive \"product\[0\]\" is permanently enabled" {  } { { "Lab4.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1699934970601 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "productFPGA\[0\] GND " "Pin \"productFPGA\[0\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699934970830 "|Lab4|productFPGA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "productFPGA\[1\] GND " "Pin \"productFPGA\[1\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699934970830 "|Lab4|productFPGA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "productFPGA\[2\] GND " "Pin \"productFPGA\[2\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699934970830 "|Lab4|productFPGA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "productFPGA\[3\] GND " "Pin \"productFPGA\[3\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699934970830 "|Lab4|productFPGA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "productFPGA\[4\] GND " "Pin \"productFPGA\[4\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699934970830 "|Lab4|productFPGA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "productFPGA\[5\] GND " "Pin \"productFPGA\[5\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699934970830 "|Lab4|productFPGA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "productFPGA\[6\] GND " "Pin \"productFPGA\[6\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699934970830 "|Lab4|productFPGA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "productFPGA\[7\] GND " "Pin \"productFPGA\[7\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699934970830 "|Lab4|productFPGA[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "productFPGA\[8\] GND " "Pin \"productFPGA\[8\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699934970830 "|Lab4|productFPGA[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "productFPGA\[9\] GND " "Pin \"productFPGA\[9\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699934970830 "|Lab4|productFPGA[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "productFPGA\[10\] GND " "Pin \"productFPGA\[10\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699934970830 "|Lab4|productFPGA[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "productFPGA\[11\] GND " "Pin \"productFPGA\[11\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699934970830 "|Lab4|productFPGA[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "productFPGA\[12\] GND " "Pin \"productFPGA\[12\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699934970830 "|Lab4|productFPGA[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "productFPGA\[13\] GND " "Pin \"productFPGA\[13\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699934970830 "|Lab4|productFPGA[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "productFPGA\[14\] GND " "Pin \"productFPGA\[14\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699934970830 "|Lab4|productFPGA[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "productFPGA\[15\] GND " "Pin \"productFPGA\[15\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699934970830 "|Lab4|productFPGA[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1699934970830 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699934970832 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699934970887 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699934970887 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Lab4.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699934970908 "|Lab4|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start " "No output dependent on input pin \"start\"" {  } { { "Lab4.vhd" "" { Text "C:/Users/Reds2/Downloads/lab4/Lab4.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699934970908 "|Lab4|start"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1699934970908 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699934970908 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699934970908 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699934970908 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699934970918 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 13 22:09:30 2023 " "Processing ended: Mon Nov 13 22:09:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699934970918 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699934970918 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699934970918 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699934970918 ""}
