

================================================================
== Vitis HLS Report for 'D_drain_IO_L2_out_1_x0'
================================================================
* Date:           Fri Sep 16 05:57:04 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min  |  max  |   Type  |
    +---------+---------+-----------+----------+-------+-------+---------+
    |    18969|    75705|  63.224 us|  0.252 ms|  18969|  75705|     none|
    +---------+---------+-----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------+---------+---------+--------------+-----------+-----------+-------+----------+
        |                                          |  Latency (cycles) |   Iteration  |  Initiation Interval  |  Trip |          |
        |                 Loop Name                |   min   |   max   |    Latency   |  achieved |   target  | Count | Pipelined|
        +------------------------------------------+---------+---------+--------------+-----------+-----------+-------+----------+
        |- D_drain_IO_L2_out_1_x0_loop_1           |    18968|    75704|  4742 ~ 18926|          -|          -|      4|        no|
        | + D_drain_IO_L2_out_1_x0_loop_2          |     4740|    18924|    790 ~ 3154|          -|          -|      6|        no|
        |  ++ D_drain_IO_L2_out_1_x0_loop_3        |      788|     3152|           394|          -|          -|  2 ~ 8|        no|
        |   +++ D_drain_IO_L2_out_1_x0_loop_4      |      392|      392|            98|          -|          -|      4|        no|
        |    ++++ D_drain_IO_L2_out_1_x0_loop_5    |       96|       96|             6|          -|          -|     16|        no|
        |     +++++ D_drain_IO_L2_out_1_x0_loop_6  |        4|        4|             2|          -|          -|      2|        no|
        |   +++ D_drain_IO_L2_out_1_x0_loop_7      |      392|      392|            98|          -|          -|      4|        no|
        |    ++++ D_drain_IO_L2_out_1_x0_loop_8    |       96|       96|             6|          -|          -|     16|        no|
        |     +++++ D_drain_IO_L2_out_1_x0_loop_9  |        4|        4|             2|          -|          -|      2|        no|
        +------------------------------------------+---------+---------+--------------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 9 4 
6 --> 7 5 
7 --> 8 6 
8 --> 7 
9 --> 10 5 
10 --> 11 9 
11 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L2_out_2_x0207, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L2_out_1_x0206, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_1_0_x0177, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L2_out_2_x0207, void @empty_7, i32 0, i32 0, void @empty_49, i32 0, i32 0, void @empty_49, void @empty_49, void @empty_49, i32 0, i32 0, i32 0, i32 0, void @empty_49, void @empty_49"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L2_out_1_x0206, void @empty_7, i32 0, i32 0, void @empty_49, i32 0, i32 0, void @empty_49, void @empty_49, void @empty_49, i32 0, i32 0, i32 0, i32 0, void @empty_49, void @empty_49"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_1_0_x0177, void @empty_7, i32 0, i32 0, void @empty_49, i32 0, i32 0, void @empty_49, void @empty_49, void @empty_49, i32 0, i32 0, i32 0, i32 0, void @empty_49, void @empty_49"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%br_ln12057 = br void" [./dut.cpp:12057]   --->   Operation 18 'br' 'br_ln12057' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.57>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%c0_V = phi i3 %add_ln691, void, i3 0, void"   --->   Operation 19 'phi' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %c0_V, i3 1"   --->   Operation 20 'add' 'add_ln691' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.49ns)   --->   "%icmp_ln890 = icmp_eq  i3 %c0_V, i3 4"   --->   Operation 21 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln12057 = br i1 %icmp_ln890, void %.split17, void" [./dut.cpp:12057]   --->   Operation 23 'br' 'br_ln12057' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln12057 = specloopname void @_ssdm_op_SpecLoopName, void @empty_400" [./dut.cpp:12057]   --->   Operation 24 'specloopname' 'specloopname_ln12057' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.38ns)   --->   "%br_ln12058 = br void" [./dut.cpp:12058]   --->   Operation 25 'br' 'br_ln12058' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln12103 = ret" [./dut.cpp:12103]   --->   Operation 26 'ret' 'ret_ln12103' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%c1_V = phi i3 %add_ln691_480, void %.loopexit, i3 0, void %.split17"   --->   Operation 27 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.57ns)   --->   "%add_ln691_480 = add i3 %c1_V, i3 1"   --->   Operation 28 'add' 'add_ln691_480' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.49ns)   --->   "%icmp_ln890_529 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 29 'icmp' 'icmp_ln890_529' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln12058 = br i1 %icmp_ln890_529, void %.split15, void" [./dut.cpp:12058]   --->   Operation 31 'br' 'br_ln12058' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln12058 = specloopname void @_ssdm_op_SpecLoopName, void @empty_401" [./dut.cpp:12058]   --->   Operation 32 'specloopname' 'specloopname_ln12058' <Predicate = (!icmp_ln890_529)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %c1_V, i3 0"   --->   Operation 33 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln890_529)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.70ns)   --->   "%add_i_i100_cast = sub i6 41, i6 %p_shl"   --->   Operation 34 'sub' 'add_i_i100_cast' <Predicate = (!icmp_ln890_529)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.38ns)   --->   "%br_ln12061 = br void" [./dut.cpp:12061]   --->   Operation 35 'br' 'br_ln12061' <Predicate = (!icmp_ln890_529)> <Delay = 0.38>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 36 'br' 'br_ln0' <Predicate = (icmp_ln890_529)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.74>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%c3 = phi i4 1, void %.split15, i4 %c3_14, void %.loopexit188"   --->   Operation 37 'phi' 'c3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c3, i32 3" [./dut.cpp:12061]   --->   Operation 38 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln12061 = br i1 %tmp, void %.split13, void %.loopexit" [./dut.cpp:12061]   --->   Operation 39 'br' 'br_ln12061' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1616 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 8, i64 5"   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln1616' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1302"   --->   Operation 41 'specloopname' 'specloopname_ln1616' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln886 = zext i4 %c3"   --->   Operation 42 'zext' 'zext_ln886' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.61ns)   --->   "%icmp_ln886 = icmp_ugt  i6 %zext_ln886, i6 %add_i_i100_cast"   --->   Operation 43 'icmp' 'icmp_ln886' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln12063 = br i1 %icmp_ln886, void, void %.loopexit" [./dut.cpp:12063]   --->   Operation 44 'br' 'br_ln12063' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.65ns)   --->   "%icmp_ln12066 = icmp_eq  i4 %c3, i4 1" [./dut.cpp:12066]   --->   Operation 45 'icmp' 'icmp_ln12066' <Predicate = (!tmp & !icmp_ln886)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln12066 = br i1 %icmp_ln12066, void %.preheader.preheader, void %.preheader1.preheader" [./dut.cpp:12066]   --->   Operation 46 'br' 'br_ln12066' <Predicate = (!tmp & !icmp_ln886)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 47 'br' 'br_ln890' <Predicate = (!tmp & !icmp_ln886 & !icmp_ln12066)> <Delay = 0.38>
ST_4 : Operation 48 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader1"   --->   Operation 48 'br' 'br_ln890' <Predicate = (!tmp & !icmp_ln886 & icmp_ln12066)> <Delay = 0.38>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 49 'br' 'br_ln0' <Predicate = (icmp_ln886) | (tmp)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.70>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%c4_V_12 = phi i3 %add_ln691_482, void, i3 0, void %.preheader.preheader"   --->   Operation 50 'phi' 'c4_V_12' <Predicate = (!icmp_ln12066)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.57ns)   --->   "%add_ln691_482 = add i3 %c4_V_12, i3 1"   --->   Operation 51 'add' 'add_ln691_482' <Predicate = (!icmp_ln12066)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.49ns)   --->   "%icmp_ln890_531 = icmp_eq  i3 %c4_V_12, i3 4"   --->   Operation 52 'icmp' 'icmp_ln890_531' <Predicate = (!icmp_ln12066)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 53 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln12066)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln12084 = br i1 %icmp_ln890_531, void %.split5, void %.loopexit188.loopexit" [./dut.cpp:12084]   --->   Operation 54 'br' 'br_ln12084' <Predicate = (!icmp_ln12066)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln12084 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1267" [./dut.cpp:12084]   --->   Operation 55 'specloopname' 'specloopname_ln12084' <Predicate = (!icmp_ln12066 & !icmp_ln890_531)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.38ns)   --->   "%br_ln12086 = br void" [./dut.cpp:12086]   --->   Operation 56 'br' 'br_ln12086' <Predicate = (!icmp_ln12066 & !icmp_ln890_531)> <Delay = 0.38>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit188"   --->   Operation 57 'br' 'br_ln0' <Predicate = (!icmp_ln12066 & icmp_ln890_531)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%c4_V = phi i3 %add_ln691_481, void, i3 0, void %.preheader1.preheader"   --->   Operation 58 'phi' 'c4_V' <Predicate = (icmp_ln12066)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.57ns)   --->   "%add_ln691_481 = add i3 %c4_V, i3 1"   --->   Operation 59 'add' 'add_ln691_481' <Predicate = (icmp_ln12066)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.49ns)   --->   "%icmp_ln890_530 = icmp_eq  i3 %c4_V, i3 4"   --->   Operation 60 'icmp' 'icmp_ln890_530' <Predicate = (icmp_ln12066)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 61 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln12066)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln12067 = br i1 %icmp_ln890_530, void %.split11, void %.loopexit188.loopexit7" [./dut.cpp:12067]   --->   Operation 62 'br' 'br_ln12067' <Predicate = (icmp_ln12066)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln12067 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1476" [./dut.cpp:12067]   --->   Operation 63 'specloopname' 'specloopname_ln12067' <Predicate = (icmp_ln12066 & !icmp_ln890_530)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.38ns)   --->   "%br_ln12069 = br void" [./dut.cpp:12069]   --->   Operation 64 'br' 'br_ln12069' <Predicate = (icmp_ln12066 & !icmp_ln890_530)> <Delay = 0.38>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit188"   --->   Operation 65 'br' 'br_ln0' <Predicate = (icmp_ln12066 & icmp_ln890_530)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.70ns)   --->   "%c3_14 = add i4 %c3, i4 1" [./dut.cpp:12061]   --->   Operation 66 'add' 'c3_14' <Predicate = (icmp_ln12066 & icmp_ln890_530) | (!icmp_ln12066 & icmp_ln890_531)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 67 'br' 'br_ln0' <Predicate = (icmp_ln12066 & icmp_ln890_530) | (!icmp_ln12066 & icmp_ln890_531)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.70>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%c5_V_12 = phi i5 %add_ln691_485, void, i5 0, void %.split5"   --->   Operation 68 'phi' 'c5_V_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.70ns)   --->   "%add_ln691_485 = add i5 %c5_V_12, i5 1"   --->   Operation 69 'add' 'add_ln691_485' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.63ns)   --->   "%icmp_ln890_533 = icmp_eq  i5 %c5_V_12, i5 16"   --->   Operation 70 'icmp' 'icmp_ln890_533' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 71 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln12086 = br i1 %icmp_ln890_533, void %.split3, void" [./dut.cpp:12086]   --->   Operation 72 'br' 'br_ln12086' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln12086 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1294" [./dut.cpp:12086]   --->   Operation 73 'specloopname' 'specloopname_ln12086' <Predicate = (!icmp_ln890_533)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.38ns)   --->   "%br_ln12088 = br void" [./dut.cpp:12088]   --->   Operation 74 'br' 'br_ln12088' <Predicate = (!icmp_ln890_533)> <Delay = 0.38>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 75 'br' 'br_ln0' <Predicate = (icmp_ln890_533)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.43>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%c6_V_76 = phi i2 %add_ln691_486, void %.split, i2 0, void %.split3"   --->   Operation 76 'phi' 'c6_V_76' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.43ns)   --->   "%add_ln691_486 = add i2 %c6_V_76, i2 1"   --->   Operation 77 'add' 'add_ln691_486' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.34ns)   --->   "%icmp_ln890_535 = icmp_eq  i2 %c6_V_76, i2 2"   --->   Operation 78 'icmp' 'icmp_ln890_535' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 79 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln12088 = br i1 %icmp_ln890_535, void %.split, void" [./dut.cpp:12088]   --->   Operation 80 'br' 'br_ln12088' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 81 'br' 'br_ln0' <Predicate = (icmp_ln890_535)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln12088 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1623" [./dut.cpp:12088]   --->   Operation 82 'specloopname' 'specloopname_ln12088' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (1.21ns)   --->   "%tmp_177 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L2_out_2_x0207" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 83 'read' 'tmp_177' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_8 : Operation 84 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L2_out_1_x0206, i128 %tmp_177" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 84 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 85 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 0.70>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_483, void, i5 0, void %.split11"   --->   Operation 86 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.70ns)   --->   "%add_ln691_483 = add i5 %c5_V, i5 1"   --->   Operation 87 'add' 'add_ln691_483' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [1/1] (0.63ns)   --->   "%icmp_ln890_532 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 88 'icmp' 'icmp_ln890_532' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 89 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln12069 = br i1 %icmp_ln890_532, void %.split9, void" [./dut.cpp:12069]   --->   Operation 90 'br' 'br_ln12069' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln12069 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1024" [./dut.cpp:12069]   --->   Operation 91 'specloopname' 'specloopname_ln12069' <Predicate = (!icmp_ln890_532)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.38ns)   --->   "%br_ln12071 = br void" [./dut.cpp:12071]   --->   Operation 92 'br' 'br_ln12071' <Predicate = (!icmp_ln890_532)> <Delay = 0.38>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 93 'br' 'br_ln0' <Predicate = (icmp_ln890_532)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 0.43>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%c6_V = phi i2 %add_ln691_484, void %.split7, i2 0, void %.split9"   --->   Operation 94 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.43ns)   --->   "%add_ln691_484 = add i2 %c6_V, i2 1"   --->   Operation 95 'add' 'add_ln691_484' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [1/1] (0.34ns)   --->   "%icmp_ln890_534 = icmp_eq  i2 %c6_V, i2 2"   --->   Operation 96 'icmp' 'icmp_ln890_534' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 97 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln12071 = br i1 %icmp_ln890_534, void %.split7, void" [./dut.cpp:12071]   --->   Operation 98 'br' 'br_ln12071' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 99 'br' 'br_ln0' <Predicate = (icmp_ln890_534)> <Delay = 0.00>

State 11 <SV = 7> <Delay = 2.43>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln12071 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1421" [./dut.cpp:12071]   --->   Operation 100 'specloopname' 'specloopname_ln12071' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (1.21ns)   --->   "%tmp_176 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_1_0_x0177" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 101 'read' 'tmp_176' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_11 : Operation 102 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L2_out_1_x0206, i128 %tmp_176" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 102 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 103 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_D_drain_D_drain_IO_L2_out_2_x0207]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_D_drain_IO_L2_out_1_x0206]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_D_drain_IO_L1_out_1_0_x0177]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0          (specmemcore      ) [ 000000000000]
specmemcore_ln0          (specmemcore      ) [ 000000000000]
specmemcore_ln0          (specmemcore      ) [ 000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000]
br_ln12057               (br               ) [ 011111111111]
c0_V                     (phi              ) [ 001000000000]
add_ln691                (add              ) [ 011111111111]
icmp_ln890               (icmp             ) [ 001111111111]
speclooptripcount_ln0    (speclooptripcount) [ 000000000000]
br_ln12057               (br               ) [ 000000000000]
specloopname_ln12057     (specloopname     ) [ 000000000000]
br_ln12058               (br               ) [ 001111111111]
ret_ln12103              (ret              ) [ 000000000000]
c1_V                     (phi              ) [ 000100000000]
add_ln691_480            (add              ) [ 001111111111]
icmp_ln890_529           (icmp             ) [ 001111111111]
speclooptripcount_ln0    (speclooptripcount) [ 000000000000]
br_ln12058               (br               ) [ 000000000000]
specloopname_ln12058     (specloopname     ) [ 000000000000]
p_shl                    (bitconcatenate   ) [ 000000000000]
add_i_i100_cast          (sub              ) [ 000011111111]
br_ln12061               (br               ) [ 001111111111]
br_ln0                   (br               ) [ 011111111111]
c3                       (phi              ) [ 000011111111]
tmp                      (bitselect        ) [ 001111111111]
br_ln12061               (br               ) [ 000000000000]
speclooptripcount_ln1616 (speclooptripcount) [ 000000000000]
specloopname_ln1616      (specloopname     ) [ 000000000000]
zext_ln886               (zext             ) [ 000000000000]
icmp_ln886               (icmp             ) [ 001111111111]
br_ln12063               (br               ) [ 000000000000]
icmp_ln12066             (icmp             ) [ 001111111111]
br_ln12066               (br               ) [ 000000000000]
br_ln890                 (br               ) [ 001111111111]
br_ln890                 (br               ) [ 001111111111]
br_ln0                   (br               ) [ 001111111111]
c4_V_12                  (phi              ) [ 000001000000]
add_ln691_482            (add              ) [ 001111111111]
icmp_ln890_531           (icmp             ) [ 001111111111]
speclooptripcount_ln0    (speclooptripcount) [ 000000000000]
br_ln12084               (br               ) [ 000000000000]
specloopname_ln12084     (specloopname     ) [ 000000000000]
br_ln12086               (br               ) [ 001111111111]
br_ln0                   (br               ) [ 000000000000]
c4_V                     (phi              ) [ 000001000000]
add_ln691_481            (add              ) [ 001111111111]
icmp_ln890_530           (icmp             ) [ 001111111111]
speclooptripcount_ln0    (speclooptripcount) [ 000000000000]
br_ln12067               (br               ) [ 000000000000]
specloopname_ln12067     (specloopname     ) [ 000000000000]
br_ln12069               (br               ) [ 001111111111]
br_ln0                   (br               ) [ 000000000000]
c3_14                    (add              ) [ 001111111111]
br_ln0                   (br               ) [ 001111111111]
c5_V_12                  (phi              ) [ 000000100000]
add_ln691_485            (add              ) [ 001111111111]
icmp_ln890_533           (icmp             ) [ 001111111111]
speclooptripcount_ln0    (speclooptripcount) [ 000000000000]
br_ln12086               (br               ) [ 000000000000]
specloopname_ln12086     (specloopname     ) [ 000000000000]
br_ln12088               (br               ) [ 001111111111]
br_ln0                   (br               ) [ 001111111111]
c6_V_76                  (phi              ) [ 000000010000]
add_ln691_486            (add              ) [ 001111111111]
icmp_ln890_535           (icmp             ) [ 001111111111]
speclooptripcount_ln0    (speclooptripcount) [ 000000000000]
br_ln12088               (br               ) [ 000000000000]
br_ln0                   (br               ) [ 001111111111]
specloopname_ln12088     (specloopname     ) [ 000000000000]
tmp_177                  (read             ) [ 000000000000]
write_ln174              (write            ) [ 000000000000]
br_ln0                   (br               ) [ 001111111111]
c5_V                     (phi              ) [ 000000000100]
add_ln691_483            (add              ) [ 001111111111]
icmp_ln890_532           (icmp             ) [ 001111111111]
speclooptripcount_ln0    (speclooptripcount) [ 000000000000]
br_ln12069               (br               ) [ 000000000000]
specloopname_ln12069     (specloopname     ) [ 000000000000]
br_ln12071               (br               ) [ 001111111111]
br_ln0                   (br               ) [ 001111111111]
c6_V                     (phi              ) [ 000000000010]
add_ln691_484            (add              ) [ 001111111111]
icmp_ln890_534           (icmp             ) [ 001111111111]
speclooptripcount_ln0    (speclooptripcount) [ 000000000000]
br_ln12071               (br               ) [ 000000000000]
br_ln0                   (br               ) [ 001111111111]
specloopname_ln12071     (specloopname     ) [ 000000000000]
tmp_176                  (read             ) [ 000000000000]
write_ln174              (write            ) [ 000000000000]
br_ln0                   (br               ) [ 001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_D_drain_D_drain_IO_L2_out_2_x0207">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L2_out_2_x0207"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_D_drain_D_drain_IO_L2_out_1_x0206">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L2_out_1_x0206"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_D_drain_D_drain_IO_L1_out_1_0_x0177">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_1_0_x0177"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_49"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_400"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_401"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1302"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1267"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1476"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1294"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1623"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1024"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1421"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_177_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="128" slack="0"/>
<pin id="92" dir="0" index="1" bw="128" slack="0"/>
<pin id="93" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_177/8 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="128" slack="0"/>
<pin id="99" dir="0" index="2" bw="128" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/8 write_ln174/11 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_176_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="128" slack="0"/>
<pin id="106" dir="0" index="1" bw="128" slack="0"/>
<pin id="107" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_176/11 "/>
</bind>
</comp>

<comp id="111" class="1005" name="c0_V_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="3" slack="1"/>
<pin id="113" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c0_V (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="c0_V_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="3" slack="0"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="1" slack="1"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c0_V/2 "/>
</bind>
</comp>

<comp id="122" class="1005" name="c1_V_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="3" slack="1"/>
<pin id="124" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c1_V (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="c1_V_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="3" slack="0"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="1" slack="1"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1_V/3 "/>
</bind>
</comp>

<comp id="133" class="1005" name="c3_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="1"/>
<pin id="135" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c3 (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="c3_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="4" slack="1"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3/4 "/>
</bind>
</comp>

<comp id="145" class="1005" name="c4_V_12_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="3" slack="1"/>
<pin id="147" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c4_V_12 (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="c4_V_12_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="3" slack="0"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="1" slack="1"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V_12/5 "/>
</bind>
</comp>

<comp id="156" class="1005" name="c4_V_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="3" slack="1"/>
<pin id="158" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="c4_V_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="0"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="1" slack="1"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/5 "/>
</bind>
</comp>

<comp id="167" class="1005" name="c5_V_12_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="5" slack="1"/>
<pin id="169" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V_12 (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="c5_V_12_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="5" slack="0"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="1" slack="1"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V_12/6 "/>
</bind>
</comp>

<comp id="178" class="1005" name="c6_V_76_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="2" slack="1"/>
<pin id="180" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c6_V_76 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="c6_V_76_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="2" slack="0"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="1" slack="1"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V_76/7 "/>
</bind>
</comp>

<comp id="189" class="1005" name="c5_V_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="5" slack="1"/>
<pin id="191" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="c5_V_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="5" slack="0"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="1" slack="1"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/9 "/>
</bind>
</comp>

<comp id="200" class="1005" name="c6_V_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="2" slack="1"/>
<pin id="202" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="c6_V_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="2" slack="0"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="1" slack="1"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/10 "/>
</bind>
</comp>

<comp id="211" class="1004" name="add_ln691_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="3" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="icmp_ln890_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="3" slack="0"/>
<pin id="219" dir="0" index="1" bw="3" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="add_ln691_480_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="3" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_480/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="icmp_ln890_529_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="3" slack="0"/>
<pin id="231" dir="0" index="1" bw="2" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_529/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="p_shl_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="6" slack="0"/>
<pin id="237" dir="0" index="1" bw="3" slack="0"/>
<pin id="238" dir="0" index="2" bw="1" slack="0"/>
<pin id="239" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="add_i_i100_cast_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="6" slack="0"/>
<pin id="245" dir="0" index="1" bw="6" slack="0"/>
<pin id="246" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="add_i_i100_cast/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="4" slack="0"/>
<pin id="252" dir="0" index="2" bw="3" slack="0"/>
<pin id="253" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="zext_ln886_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="0"/>
<pin id="259" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln886/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="icmp_ln886_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="0"/>
<pin id="263" dir="0" index="1" bw="6" slack="1"/>
<pin id="264" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="icmp_ln12066_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12066/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln691_482_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="3" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_482/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="icmp_ln890_531_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="3" slack="0"/>
<pin id="280" dir="0" index="1" bw="3" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_531/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln691_481_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="3" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_481/5 "/>
</bind>
</comp>

<comp id="290" class="1004" name="icmp_ln890_530_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="3" slack="0"/>
<pin id="292" dir="0" index="1" bw="3" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_530/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="c3_14_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="1"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c3_14/5 "/>
</bind>
</comp>

<comp id="302" class="1004" name="add_ln691_485_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_485/6 "/>
</bind>
</comp>

<comp id="308" class="1004" name="icmp_ln890_533_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="5" slack="0"/>
<pin id="310" dir="0" index="1" bw="5" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_533/6 "/>
</bind>
</comp>

<comp id="314" class="1004" name="add_ln691_486_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="2" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_486/7 "/>
</bind>
</comp>

<comp id="320" class="1004" name="icmp_ln890_535_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="2" slack="0"/>
<pin id="322" dir="0" index="1" bw="2" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_535/7 "/>
</bind>
</comp>

<comp id="326" class="1004" name="add_ln691_483_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="5" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_483/9 "/>
</bind>
</comp>

<comp id="332" class="1004" name="icmp_ln890_532_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="0"/>
<pin id="334" dir="0" index="1" bw="5" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_532/9 "/>
</bind>
</comp>

<comp id="338" class="1004" name="add_ln691_484_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="2" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_484/10 "/>
</bind>
</comp>

<comp id="344" class="1004" name="icmp_ln890_534_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="2" slack="0"/>
<pin id="346" dir="0" index="1" bw="2" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_534/10 "/>
</bind>
</comp>

<comp id="350" class="1005" name="add_ln691_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="3" slack="0"/>
<pin id="352" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="358" class="1005" name="add_ln691_480_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="3" slack="0"/>
<pin id="360" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_480 "/>
</bind>
</comp>

<comp id="366" class="1005" name="add_i_i100_cast_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="6" slack="1"/>
<pin id="368" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_i_i100_cast "/>
</bind>
</comp>

<comp id="377" class="1005" name="icmp_ln12066_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="1"/>
<pin id="379" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln12066 "/>
</bind>
</comp>

<comp id="381" class="1005" name="add_ln691_482_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="3" slack="0"/>
<pin id="383" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_482 "/>
</bind>
</comp>

<comp id="389" class="1005" name="add_ln691_481_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="3" slack="0"/>
<pin id="391" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_481 "/>
</bind>
</comp>

<comp id="397" class="1005" name="c3_14_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="4" slack="1"/>
<pin id="399" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c3_14 "/>
</bind>
</comp>

<comp id="402" class="1005" name="add_ln691_485_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="5" slack="0"/>
<pin id="404" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_485 "/>
</bind>
</comp>

<comp id="410" class="1005" name="add_ln691_486_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="2" slack="0"/>
<pin id="412" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_486 "/>
</bind>
</comp>

<comp id="418" class="1005" name="add_ln691_483_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="5" slack="0"/>
<pin id="420" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_483 "/>
</bind>
</comp>

<comp id="426" class="1005" name="add_ln691_484_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="2" slack="0"/>
<pin id="428" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_484 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="82" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="84" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="90" pin="2"/><net_sink comp="96" pin=2"/></net>

<net id="108"><net_src comp="82" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="110"><net_src comp="104" pin="2"/><net_sink comp="96" pin=2"/></net>

<net id="114"><net_src comp="22" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="136"><net_src comp="46" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="137" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="148"><net_src comp="22" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="159"><net_src comp="22" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="170"><net_src comp="64" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="181"><net_src comp="74" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="192"><net_src comp="64" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="203"><net_src comp="74" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="215"><net_src comp="115" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="24" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="115" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="26" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="126" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="24" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="126" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="36" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="240"><net_src comp="42" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="126" pin="4"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="22" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="247"><net_src comp="44" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="235" pin="3"/><net_sink comp="243" pin=1"/></net>

<net id="254"><net_src comp="48" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="137" pin="4"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="50" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="260"><net_src comp="137" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="257" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="137" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="46" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="149" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="24" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="149" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="26" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="160" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="24" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="160" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="26" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="133" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="46" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="171" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="66" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="171" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="68" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="182" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="76" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="182" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="78" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="193" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="66" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="193" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="68" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="204" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="76" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="204" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="78" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="353"><net_src comp="211" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="361"><net_src comp="223" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="369"><net_src comp="243" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="380"><net_src comp="266" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="272" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="392"><net_src comp="284" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="400"><net_src comp="296" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="405"><net_src comp="302" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="413"><net_src comp="314" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="421"><net_src comp="326" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="429"><net_src comp="338" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="204" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_D_drain_D_drain_IO_L2_out_1_x0206 | {8 11 }
 - Input state : 
	Port: D_drain_IO_L2_out_1_x0 : fifo_D_drain_D_drain_IO_L2_out_2_x0207 | {8 }
	Port: D_drain_IO_L2_out_1_x0 : fifo_D_drain_D_drain_IO_L1_out_1_0_x0177 | {11 }
  - Chain level:
	State 1
	State 2
		add_ln691 : 1
		icmp_ln890 : 1
		br_ln12057 : 2
	State 3
		add_ln691_480 : 1
		icmp_ln890_529 : 1
		br_ln12058 : 2
		p_shl : 1
		add_i_i100_cast : 2
	State 4
		tmp : 1
		br_ln12061 : 2
		zext_ln886 : 1
		icmp_ln886 : 2
		br_ln12063 : 3
		icmp_ln12066 : 1
		br_ln12066 : 2
	State 5
		add_ln691_482 : 1
		icmp_ln890_531 : 1
		br_ln12084 : 2
		add_ln691_481 : 1
		icmp_ln890_530 : 1
		br_ln12067 : 2
	State 6
		add_ln691_485 : 1
		icmp_ln890_533 : 1
		br_ln12086 : 2
	State 7
		add_ln691_486 : 1
		icmp_ln890_535 : 1
		br_ln12088 : 2
	State 8
	State 9
		add_ln691_483 : 1
		icmp_ln890_532 : 1
		br_ln12069 : 2
	State 10
		add_ln691_484 : 1
		icmp_ln890_534 : 1
		br_ln12071 : 2
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    add_ln691_fu_211    |    0    |    10   |
|          |  add_ln691_480_fu_223  |    0    |    10   |
|          |  add_ln691_482_fu_272  |    0    |    10   |
|          |  add_ln691_481_fu_284  |    0    |    10   |
|    add   |      c3_14_fu_296      |    0    |    12   |
|          |  add_ln691_485_fu_302  |    0    |    12   |
|          |  add_ln691_486_fu_314  |    0    |    9    |
|          |  add_ln691_483_fu_326  |    0    |    12   |
|          |  add_ln691_484_fu_338  |    0    |    9    |
|----------|------------------------|---------|---------|
|          |    icmp_ln890_fu_217   |    0    |    8    |
|          |  icmp_ln890_529_fu_229 |    0    |    8    |
|          |    icmp_ln886_fu_261   |    0    |    10   |
|          |   icmp_ln12066_fu_266  |    0    |    9    |
|   icmp   |  icmp_ln890_531_fu_278 |    0    |    8    |
|          |  icmp_ln890_530_fu_290 |    0    |    8    |
|          |  icmp_ln890_533_fu_308 |    0    |    9    |
|          |  icmp_ln890_535_fu_320 |    0    |    8    |
|          |  icmp_ln890_532_fu_332 |    0    |    9    |
|          |  icmp_ln890_534_fu_344 |    0    |    8    |
|----------|------------------------|---------|---------|
|    sub   | add_i_i100_cast_fu_243 |    0    |    13   |
|----------|------------------------|---------|---------|
|   read   |   tmp_177_read_fu_90   |    0    |    0    |
|          |   tmp_176_read_fu_104  |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  |     grp_write_fu_96    |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|      p_shl_fu_235      |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|       tmp_fu_249       |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln886_fu_257   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   192   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|add_i_i100_cast_reg_366|    6   |
| add_ln691_480_reg_358 |    3   |
| add_ln691_481_reg_389 |    3   |
| add_ln691_482_reg_381 |    3   |
| add_ln691_483_reg_418 |    5   |
| add_ln691_484_reg_426 |    2   |
| add_ln691_485_reg_402 |    5   |
| add_ln691_486_reg_410 |    2   |
|   add_ln691_reg_350   |    3   |
|      c0_V_reg_111     |    3   |
|      c1_V_reg_122     |    3   |
|     c3_14_reg_397     |    4   |
|       c3_reg_133      |    4   |
|    c4_V_12_reg_145    |    3   |
|      c4_V_reg_156     |    3   |
|    c5_V_12_reg_167    |    5   |
|      c5_V_reg_189     |    5   |
|    c6_V_76_reg_178    |    2   |
|      c6_V_reg_200     |    2   |
|  icmp_ln12066_reg_377 |    1   |
+-----------------------+--------+
|         Total         |   67   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_96 |  p2  |   2  |  128 |   256  ||    9    |
|    c3_reg_133   |  p0  |   2  |   4  |    8   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   264  ||  0.774  ||    18   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   192  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   67   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   67   |   210  |
+-----------+--------+--------+--------+
