# KAIST EE312 RISC-V simulator with Verilog
This is a RISC-V simulator from KAIST EE312 Computer Architecture course by Prof. John Kim.

The codes are written in Verilog, and evaluated with ModelSim-IntelÂ® on Windows and iVerilog on macOS.


Each directory contains a short report that briefly explains the implementation and the evaluation results.
