COVERGROUP COVERAGE:
------------------------------------------------------------------------------------
Covergroup                                             Metric      Goal/ Status     
                                                                At Least            
------------------------------------------------------------------------------------
 TYPE /Packet_sv_unit/Cover_SB/ALU_Cov                 100.0%        100 Covered    
    Coverpoint ALU_Cov::src1_cp                        100.0%        100 Covered    
        bin auto[0]                                       125          1 Covered    
        bin auto[1]                                       179          1 Covered    
        bin auto[2]                                       131          1 Covered    
        bin auto[3]                                       103          1 Covered    
        bin auto[4]                                       128          1 Covered    
        bin auto[5]                                        88          1 Covered    
        bin auto[6]                                       106          1 Covered    
        bin auto[7]                                       143          1 Covered    
    Coverpoint ALU_Cov::src2_cp                        100.0%        100 Covered    
        bin auto[0]                                       190          1 Covered    
        bin auto[1]                                       131          1 Covered    
        bin auto[2]                                       105          1 Covered    
        bin auto[3]                                        87          1 Covered    
        bin auto[4]                                       107          1 Covered    
        bin auto[5]                                       110          1 Covered    
        bin auto[6]                                       142          1 Covered    
        bin auto[7]                                       131          1 Covered    
    Coverpoint ALU_Cov::imm_en_cp                      100.0%        100 Covered    
        bin auto[0]                                       505          1 Covered    
        bin auto[1]                                       498          1 Covered    
    Coverpoint ALU_Cov::imm_cp                         100.0%        100 Covered    
        bin auto[0:1]                                     191          1 Covered    
        bin auto[2:3]                                      65          1 Covered    
        bin auto[4:5]                                      53          1 Covered    
        bin auto[6:7]                                     131          1 Covered    
        bin auto[8:9]                                      38          1 Covered    
        bin auto[10:11]                                    32          1 Covered    
        bin auto[12:13]                                    66          1 Covered    
        bin auto[14:15]                                    54          1 Covered    
        bin auto[16:17]                                    44          1 Covered    
        bin auto[18:19]                                    35          1 Covered    
        bin auto[20:21]                                    50          1 Covered    
        bin auto[22:23]                                    54          1 Covered    
        bin auto[24:25]                                    48          1 Covered    
        bin auto[26:27]                                    60          1 Covered    
        bin auto[28:29]                                    48          1 Covered    
        bin auto[30:31]                                    34          1 Covered    
    Coverpoint ALU_Cov::imm_spec_cp                    100.0%        100 Covered    
        bin ext_one                                        19          1 Covered    
        bin ext_zero                                       33          1 Covered    
    Coverpoint ALU_Cov::opcode_cp                       92.3%        100 Uncovered  
        bin ADD                                           100          1 Covered    
        bin AND                                           102          1 Covered    
        bin NOT                                            69          1 Covered    
        bin JMP                                            32          1 Covered    
        bin LD                                             90          1 Covered    
        bin LDR                                            65          1 Covered    
        bin LDI                                            60          1 Covered    
        bin LEA                                           159          1 Covered    
        bin ST                                             61          1 Covered    
        bin STR                                            65          1 Covered    
        bin STI                                            58          1 Covered    
        bin BR                                            142          1 Covered    
        bin NOP                                             0          1 ZERO       
    Coverpoint ALU_Cov::opcode_alu_cp                  100.0%        100 Covered    
        bin ALU                                           271          1 Covered    
    Coverpoint ALU_Cov::opcode_add_and_cp              100.0%        100 Covered    
        bin ADD_AND                                       202          1 Covered    
    Coverpoint ALU_Cov::dr_cp                          100.0%        100 Covered    
        bin auto[0]                                       119          1 Covered    
        bin auto[1]                                       174          1 Covered    
        bin auto[2]                                       130          1 Covered    
        bin auto[3]                                       104          1 Covered    
        bin auto[4]                                       110          1 Covered    
        bin auto[5]                                       129          1 Covered    
        bin auto[6]                                       129          1 Covered    
        bin auto[7]                                       108          1 Covered    
    Cross ALU_Cov::r_2_1_1_1                           100.0%        100 Covered    
        bin <auto[0],ALU>                                  30          1 Covered    
        bin <auto[1],ALU>                                  36          1 Covered    
        bin <auto[2],ALU>                                  39          1 Covered    
        bin <auto[3],ALU>                                  33          1 Covered    
        bin <auto[4],ALU>                                  27          1 Covered    
        bin <auto[5],ALU>                                  33          1 Covered    
        bin <auto[6],ALU>                                  47          1 Covered    
        bin <auto[7],ALU>                                  26          1 Covered    
    Cross ALU_Cov::r_2_1_1_2                           100.0%        100 Covered    
        bin <auto[0],ALU>                                  39          1 Covered    
        bin <auto[1],ALU>                                  23          1 Covered    
        bin <auto[2],ALU>                                  30          1 Covered    
        bin <auto[3],ALU>                                  33          1 Covered    
        bin <auto[4],ALU>                                  38          1 Covered    
        bin <auto[5],ALU>                                  31          1 Covered    
        bin <auto[6],ALU>                                  33          1 Covered    
        bin <auto[7],ALU>                                  44          1 Covered    
    Cross ALU_Cov::r_2_1_1_3                           100.0%        100 Covered    
        bin <auto[0],ADD_AND,auto[0]>                      13          1 Covered    
        bin <auto[1],ADD_AND,auto[0]>                      14          1 Covered    
        bin <auto[2],ADD_AND,auto[0]>                      10          1 Covered    
        bin <auto[3],ADD_AND,auto[0]>                       3          1 Covered    
        bin <auto[4],ADD_AND,auto[0]>                       8          1 Covered    
        bin <auto[5],ADD_AND,auto[0]>                      15          1 Covered    
        bin <auto[6],ADD_AND,auto[0]>                       9          1 Covered    
        bin <auto[7],ADD_AND,auto[0]>                      14          1 Covered    
        ignore_bin IMM_ENn                                116            Occurred   
    Cross ALU_Cov::r_2_1_1_4                           100.0%        100 Covered    
        bin <auto[0:1],ADD_AND,auto[1]>                     9          1 Covered    
        bin <auto[2:3],ADD_AND,auto[1]>                     9          1 Covered    
        bin <auto[4:5],ADD_AND,auto[1]>                    13          1 Covered    
        bin <auto[6:7],ADD_AND,auto[1]>                    14          1 Covered    
        bin <auto[8:9],ADD_AND,auto[1]>                     7          1 Covered    
        bin <auto[10:11],ADD_AND,auto[1]>                   3          1 Covered    
        bin <auto[12:13],ADD_AND,auto[1]>                   6          1 Covered    
        bin <auto[14:15],ADD_AND,auto[1]>                   7          1 Covered    
        bin <auto[16:17],ADD_AND,auto[1]>                   3          1 Covered    
        bin <auto[18:19],ADD_AND,auto[1]>                   8          1 Covered    
        bin <auto[20:21],ADD_AND,auto[1]>                  10          1 Covered    
        bin <auto[22:23],ADD_AND,auto[1]>                   5          1 Covered    
        bin <auto[24:25],ADD_AND,auto[1]>                   5          1 Covered    
        bin <auto[26:27],ADD_AND,auto[1]>                   8          1 Covered    
        bin <auto[28:29],ADD_AND,auto[1]>                   4          1 Covered    
        bin <auto[30:31],ADD_AND,auto[1]>                   5          1 Covered    
        ignore_bin IMM_ENn                                 86            Occurred   
    Cross ALU_Cov::r_2_1_1_5__r_2_1_1_6                100.0%        100 Covered    
        bin <ext_one,ADD_AND,auto[1]>                       2          1 Covered    
        bin <ext_zero,ADD_AND,auto[1]>                      3          1 Covered    
        ignore_bin IMM_ENn                                  9            Occurred   
 TYPE /Packet_sv_unit/Cover_SB/Control_Cov             100.0%        100 Covered    
    Coverpoint Control_Cov::opcode_cp                  100.0%        100 Covered    
        bin BR                                            142          1 Covered    
    Coverpoint Control_Cov::pcoffset9_cp               100.0%        100 Covered    
        bin auto[0:50]                                    299          1 Covered    
        bin auto[51:101]                                   94          1 Covered    
        bin auto[102:152]                                  83          1 Covered    
        bin auto[153:203]                                  84          1 Covered    
        bin auto[204:254]                                  89          1 Covered    
        bin auto[255:305]                                  64          1 Covered    
        bin auto[306:356]                                  65          1 Covered    
        bin auto[357:407]                                  95          1 Covered    
        bin auto[408:458]                                  64          1 Covered    
        bin auto[459:511]                                  66          1 Covered    
    Coverpoint Control_Cov::nzp_cp                     100.0%        100 Covered    
        bin auto[0]                                        87          1 Covered    
        bin auto[1]                                       310          1 Covered    
        bin auto[2]                                        94          1 Covered    
        bin auto[3]                                        71          1 Covered    
        bin auto[4]                                        92          1 Covered    
        bin auto[5]                                       101          1 Covered    
        bin auto[6]                                       158          1 Covered    
        bin auto[7]                                        90          1 Covered    
    Cross Control_Cov::r_2_2_1_1                       100.0%        100 Covered    
        bin <auto[0],BR>                                   16          1 Covered    
        bin <auto[1],BR>                                   19          1 Covered    
        bin <auto[2],BR>                                   24          1 Covered    
        bin <auto[3],BR>                                    9          1 Covered    
        bin <auto[4],BR>                                   23          1 Covered    
        bin <auto[5],BR>                                   15          1 Covered    
        bin <auto[6],BR>                                   21          1 Covered    
        bin <auto[7],BR>                                   15          1 Covered    
    Cross Control_Cov::r_2_2_1_2                       100.0%        100 Covered    
        bin <auto[0:50],BR>                                15          1 Covered    
        bin <auto[51:101],BR>                              21          1 Covered    
        bin <auto[102:152],BR>                             15          1 Covered    
        bin <auto[153:203],BR>                             18          1 Covered    
        bin <auto[204:254],BR>                             15          1 Covered    
        bin <auto[255:305],BR>                             15          1 Covered    
        bin <auto[306:356],BR>                              8          1 Covered    
        bin <auto[357:407],BR>                             14          1 Covered    
        bin <auto[408:458],BR>                             10          1 Covered    
        bin <auto[459:511],BR>                             11          1 Covered    
 TYPE /Packet_sv_unit/Cover_SB/Memory_Cov               95.3%        100 Uncovered  
    Coverpoint Memory_Cov::pcoffset9_cp                100.0%        100 Covered    
        bin auto[0:127]                                   435          1 Covered    
        bin auto[128:255]                                 214          1 Covered    
        bin auto[256:383]                                 177          1 Covered    
        bin auto[384:511]                                 177          1 Covered    
    Coverpoint Memory_Cov::pcoffset6_cp                100.0%        100 Covered    
        bin auto[0:15]                                    268          1 Covered    
        bin auto[16:31]                                   414          1 Covered    
        bin auto[32:47]                                   127          1 Covered    
        bin auto[48:63]                                   194          1 Covered    
    Coverpoint Memory_Cov::opcode_cp                   100.0%        100 Covered    
        bin LD_I_A                                        309          1 Covered    
        bin LDR                                            65          1 Covered    
        bin ST_I                                          119          1 Covered    
        bin STR                                            65          1 Covered    
    Coverpoint Memory_Cov::dr_cp                       100.0%        100 Covered    
        bin auto[0]                                       119          1 Covered    
        bin auto[1]                                       174          1 Covered    
        bin auto[2]                                       130          1 Covered    
        bin auto[3]                                       104          1 Covered    
        bin auto[4]                                       110          1 Covered    
        bin auto[5]                                       129          1 Covered    
        bin auto[6]                                       129          1 Covered    
        bin auto[7]                                       108          1 Covered    
    Coverpoint Memory_Cov::dr_red_cp                   100.0%        100 Covered    
        bin auto[0:3]                                     527          1 Covered    
        bin auto[4:7]                                     476          1 Covered    
    Coverpoint Memory_Cov::baser_cp                    100.0%        100 Covered    
        bin auto[0:3]                                     382          1 Covered    
        bin auto[4:7]                                     621          1 Covered    
    Coverpoint Memory_Cov::sr_cp                       100.0%        100 Covered    
        bin auto[0]                                       125          1 Covered    
        bin auto[1]                                       179          1 Covered    
        bin auto[2]                                       131          1 Covered    
        bin auto[3]                                       103          1 Covered    
        bin auto[4]                                       128          1 Covered    
        bin auto[5]                                        88          1 Covered    
        bin auto[6]                                       106          1 Covered    
        bin auto[7]                                       143          1 Covered    
    Coverpoint Memory_Cov::sr_red_cp                   100.0%        100 Covered    
        bin auto[0:3]                                     538          1 Covered    
        bin auto[4:7]                                     465          1 Covered    
    Cross Memory_Cov::r_2_3_1_1                        100.0%        100 Covered    
        bin <auto[0:127],auto[0],LD_I_A>                   19          1 Covered    
        bin <auto[128:255],auto[0],LD_I_A>                  9          1 Covered    
        bin <auto[256:383],auto[0],LD_I_A>                  5          1 Covered    
        bin <auto[384:511],auto[0],LD_I_A>                 11          1 Covered    
        bin <auto[0:127],auto[1],LD_I_A>                   14          1 Covered    
        bin <auto[128:255],auto[1],LD_I_A>                  9          1 Covered    
        bin <auto[256:383],auto[1],LD_I_A>                  4          1 Covered    
        bin <auto[384:511],auto[1],LD_I_A>                  4          1 Covered    
        bin <auto[0:127],auto[2],LD_I_A>                   19          1 Covered    
        bin <auto[128:255],auto[2],LD_I_A>                  9          1 Covered    
        bin <auto[256:383],auto[2],LD_I_A>                  6          1 Covered    
        bin <auto[384:511],auto[2],LD_I_A>                  7          1 Covered    
        bin <auto[0:127],auto[3],LD_I_A>                   11          1 Covered    
        bin <auto[128:255],auto[3],LD_I_A>                 10          1 Covered    
        bin <auto[256:383],auto[3],LD_I_A>                  5          1 Covered    
        bin <auto[384:511],auto[3],LD_I_A>                 11          1 Covered    
        bin <auto[0:127],auto[4],LD_I_A>                   12          1 Covered    
        bin <auto[128:255],auto[4],LD_I_A>                 11          1 Covered    
        bin <auto[256:383],auto[4],LD_I_A>                  4          1 Covered    
        bin <auto[384:511],auto[4],LD_I_A>                 11          1 Covered    
        bin <auto[0:127],auto[5],LD_I_A>                   12          1 Covered    
        bin <auto[128:255],auto[5],LD_I_A>                  6          1 Covered    
        bin <auto[256:383],auto[5],LD_I_A>                  8          1 Covered    
        bin <auto[384:511],auto[5],LD_I_A>                  8          1 Covered    
        bin <auto[0:127],auto[6],LD_I_A>                   17          1 Covered    
        bin <auto[128:255],auto[6],LD_I_A>                  9          1 Covered    
        bin <auto[256:383],auto[6],LD_I_A>                  5          1 Covered    
        bin <auto[384:511],auto[6],LD_I_A>                  2          1 Covered    
        bin <auto[0:127],auto[7],LD_I_A>                   16          1 Covered    
        bin <auto[128:255],auto[7],LD_I_A>                  9          1 Covered    
        bin <auto[256:383],auto[7],LD_I_A>                 14          1 Covered    
        bin <auto[384:511],auto[7],LD_I_A>                 12          1 Covered    
        ignore_bin ign                                    249            Occurred   
    Cross Memory_Cov::r_2_3_2_1                         87.5%        100 Uncovered  
        bin <auto[0:127],auto[0],ST_I>                     15          1 Covered    
        bin <auto[128:255],auto[0],ST_I>                    1          1 Covered    
        bin <auto[256:383],auto[0],ST_I>                    3          1 Covered    
        bin <auto[384:511],auto[0],ST_I>                    1          1 Covered    
        bin <auto[0:127],auto[1],ST_I>                      7          1 Covered    
        bin <auto[128:255],auto[1],ST_I>                    4          1 Covered    
        bin <auto[256:383],auto[1],ST_I>                    3          1 Covered    
        bin <auto[384:511],auto[1],ST_I>                    2          1 Covered    
        bin <auto[0:127],auto[2],ST_I>                      9          1 Covered    
        bin <auto[128:255],auto[2],ST_I>                    0          1 ZERO       
        bin <auto[256:383],auto[2],ST_I>                    2          1 Covered    
        bin <auto[384:511],auto[2],ST_I>                    1          1 Covered    
        bin <auto[0:127],auto[3],ST_I>                      7          1 Covered    
        bin <auto[128:255],auto[3],ST_I>                    1          1 Covered    
        bin <auto[256:383],auto[3],ST_I>                    0          1 ZERO       
        bin <auto[384:511],auto[3],ST_I>                    4          1 Covered    
        bin <auto[0:127],auto[4],ST_I>                     12          1 Covered    
        bin <auto[128:255],auto[4],ST_I>                    0          1 ZERO       
        bin <auto[256:383],auto[4],ST_I>                    5          1 Covered    
        bin <auto[384:511],auto[4],ST_I>                    2          1 Covered    
        bin <auto[0:127],auto[5],ST_I>                      3          1 Covered    
        bin <auto[128:255],auto[5],ST_I>                    2          1 Covered    
        bin <auto[256:383],auto[5],ST_I>                    1          1 Covered    
        bin <auto[384:511],auto[5],ST_I>                    0          1 ZERO       
        bin <auto[0:127],auto[6],ST_I>                     13          1 Covered    
        bin <auto[128:255],auto[6],ST_I>                    1          1 Covered    
        bin <auto[256:383],auto[6],ST_I>                    2          1 Covered    
        bin <auto[384:511],auto[6],ST_I>                    1          1 Covered    
        bin <auto[0:127],auto[7],ST_I>                      9          1 Covered    
        bin <auto[128:255],auto[7],ST_I>                    4          1 Covered    
        bin <auto[256:383],auto[7],ST_I>                    3          1 Covered    
        bin <auto[384:511],auto[7],ST_I>                    1          1 Covered    
        ignore_bin ign                                    439            Occurred   
    Cross Memory_Cov::r_2_3_3_1                        100.0%        100 Covered    
        bin <auto[0:15],auto[0:3],auto[0:3],LDR>            5          1 Covered    
        bin <auto[16:31],auto[0:3],auto[0:3],LDR>           8          1 Covered    
        bin <auto[32:47],auto[0:3],auto[0:3],LDR>           1          1 Covered    
        bin <auto[48:63],auto[0:3],auto[0:3],LDR>           5          1 Covered    
        bin <auto[0:15],auto[4:7],auto[0:3],LDR>            4          1 Covered    
        bin <auto[16:31],auto[4:7],auto[0:3],LDR>           4          1 Covered    
        bin <auto[32:47],auto[4:7],auto[0:3],LDR>           5          1 Covered    
        bin <auto[48:63],auto[4:7],auto[0:3],LDR>           2          1 Covered    
        bin <auto[0:15],auto[0:3],auto[4:7],LDR>            8          1 Covered    
        bin <auto[16:31],auto[0:3],auto[4:7],LDR>           4          1 Covered    
        bin <auto[32:47],auto[0:3],auto[4:7],LDR>           1          1 Covered    
        bin <auto[48:63],auto[0:3],auto[4:7],LDR>           2          1 Covered    
        bin <auto[0:15],auto[4:7],auto[4:7],LDR>            2          1 Covered    
        bin <auto[16:31],auto[4:7],auto[4:7],LDR>           5          1 Covered    
        bin <auto[32:47],auto[4:7],auto[4:7],LDR>           4          1 Covered    
        bin <auto[48:63],auto[4:7],auto[4:7],LDR>           5          1 Covered    
        ignore_bin ign                                    493            Occurred   
    Cross Memory_Cov::r_2_3_4_1                         93.8%        100 Uncovered  
        bin <auto[0:15],auto[0:3],auto[0:3],STR>            4          1 Covered    
        bin <auto[16:31],auto[0:3],auto[0:3],STR>           4          1 Covered    
        bin <auto[32:47],auto[0:3],auto[0:3],STR>           2          1 Covered    
        bin <auto[48:63],auto[0:3],auto[0:3],STR>           8          1 Covered    
        bin <auto[0:15],auto[4:7],auto[0:3],STR>            4          1 Covered    
        bin <auto[16:31],auto[4:7],auto[0:3],STR>           4          1 Covered    
        bin <auto[32:47],auto[4:7],auto[0:3],STR>           0          1 ZERO       
        bin <auto[48:63],auto[4:7],auto[0:3],STR>           5          1 Covered    
        bin <auto[0:15],auto[0:3],auto[4:7],STR>            6          1 Covered    
        bin <auto[16:31],auto[0:3],auto[4:7],STR>           4          1 Covered    
        bin <auto[32:47],auto[0:3],auto[4:7],STR>           6          1 Covered    
        bin <auto[48:63],auto[0:3],auto[4:7],STR>           6          1 Covered    
        bin <auto[0:15],auto[4:7],auto[4:7],STR>            7          1 Covered    
        bin <auto[16:31],auto[4:7],auto[4:7],STR>           2          1 Covered    
        bin <auto[32:47],auto[4:7],auto[4:7],STR>           2          1 Covered    
        bin <auto[48:63],auto[4:7],auto[4:7],STR>           1          1 Covered    
        ignore_bin ign                                    493            Occurred   
 TYPE /Packet_sv_unit/Cover_SB/Combination_Cov          86.5%        100 Uncovered  
    Coverpoint Combination_Cov::opcode_cp              100.0%        100 Covered    
        bin r241                                          162          1 Covered    
        bin r242                                          570          1 Covered    
    Coverpoint Combination_Cov::opcode2_cp             100.0%        100 Covered    
        bin r243                                          130          1 Covered    
    Coverpoint Combination_Cov::baser_cp               100.0%        100 Covered    
        bin auto[0]                                       144          1 Covered    
        bin auto[1]                                        91          1 Covered    
        bin auto[2]                                        81          1 Covered    
        bin auto[3]                                        66          1 Covered    
        bin auto[4]                                        65          1 Covered    
        bin auto[5]                                       317          1 Covered    
        bin auto[6]                                       177          1 Covered    
        bin auto[7]                                        62          1 Covered    
    Coverpoint Combination_Cov::pcoffset9_spec_cp       50.0%        100 Uncovered  
        bin ext_one                                         1          1 Covered    
        bin ext_zero                                        0          1 ZERO       
    Coverpoint Combination_Cov::pcoffset6_spec_cp      100.0%        100 Covered    
        bin ext_one                                         4          1 Covered    
        bin ext_zero                                      211          1 Covered    
    Coverpoint Combination_Cov::pcoffset9_cp           100.0%        100 Covered    
        bin auto[0:31]                                    269          1 Covered    
        bin auto[32:63]                                    49          1 Covered    
        bin auto[64:95]                                    57          1 Covered    
        bin auto[96:127]                                   60          1 Covered    
        bin auto[128:159]                                  57          1 Covered    
        bin auto[160:191]                                  48          1 Covered    
        bin auto[192:223]                                  59          1 Covered    
        bin auto[224:255]                                  50          1 Covered    
        bin auto[256:287]                                  39          1 Covered    
        bin auto[288:319]                                  36          1 Covered    
        bin auto[320:351]                                  48          1 Covered    
        bin auto[352:383]                                  54          1 Covered    
        bin auto[384:415]                                  57          1 Covered    
        bin auto[416:447]                                  36          1 Covered    
        bin auto[448:479]                                  54          1 Covered    
        bin auto[480:511]                                  30          1 Covered    
    Coverpoint Combination_Cov::pcoffset6_cp           100.0%        100 Covered    
        bin auto[0:3]                                     151          1 Covered    
        bin auto[4:7]                                      43          1 Covered    
        bin auto[8:11]                                     49          1 Covered    
        bin auto[12:15]                                    25          1 Covered    
        bin auto[16:19]                                    58          1 Covered    
        bin auto[20:23]                                    74          1 Covered    
        bin auto[24:27]                                    18          1 Covered    
        bin auto[28:31]                                   264          1 Covered    
        bin auto[32:35]                                    10          1 Covered    
        bin auto[36:39]                                    46          1 Covered    
        bin auto[40:43]                                    36          1 Covered    
        bin auto[44:47]                                    35          1 Covered    
        bin auto[48:51]                                    49          1 Covered    
        bin auto[52:55]                                    60          1 Covered    
        bin auto[56:59]                                    56          1 Covered    
        bin auto[60:63]                                    29          1 Covered    
    Coverpoint Combination_Cov::r_2_4_4_1               92.3%        100 Uncovered  
        bin ADD                                           100          1 Covered    
        bin AND                                           102          1 Covered    
        bin NOT                                            69          1 Covered    
        bin JMP                                            32          1 Covered    
        bin LD                                             90          1 Covered    
        bin LDR                                            65          1 Covered    
        bin LDI                                            60          1 Covered    
        bin LEA                                           159          1 Covered    
        bin ST                                             61          1 Covered    
        bin STR                                            65          1 Covered    
        bin STI                                            58          1 Covered    
        bin BR                                            142          1 Covered    
        bin NOP                                             0          1 ZERO       
    Cross Combination_Cov::r_2_4_1_1                   100.0%        100 Covered    
        bin <r241,auto[0]>                                 30          1 Covered    
        bin <r241,auto[1]>                                 20          1 Covered    
        bin <r241,auto[2]>                                 23          1 Covered    
        bin <r241,auto[3]>                                 15          1 Covered    
        bin <r241,auto[4]>                                 15          1 Covered    
        bin <r241,auto[5]>                                 25          1 Covered    
        bin <r241,auto[6]>                                 22          1 Covered    
        bin <r241,auto[7]>                                 12          1 Covered    
        ignore_bin ign                                    570            Occurred   
    Cross Combination_Cov::r_2_4_2                      50.0%        100 Uncovered  
        bin <r242,ext_one>                                  1          1 Covered    
        bin <r242,ext_zero>                                 0          1 ZERO       
        ignore_bin ign                                      0            ZERO       
    Cross Combination_Cov::r_2_4_2_2                   100.0%        100 Covered    
        bin <r242,auto[0:31]>                             149          1 Covered    
        bin <r242,auto[32:63]>                             24          1 Covered    
        bin <r242,auto[64:95]>                             36          1 Covered    
        bin <r242,auto[96:127]>                            28          1 Covered    
        bin <r242,auto[128:159]>                           37          1 Covered    
        bin <r242,auto[160:191]>                           29          1 Covered    
        bin <r242,auto[192:223]>                           34          1 Covered    
        bin <r242,auto[224:255]>                           27          1 Covered    
        bin <r242,auto[256:287]>                           23          1 Covered    
        bin <r242,auto[288:319]>                           21          1 Covered    
        bin <r242,auto[320:351]>                           24          1 Covered    
        bin <r242,auto[352:383]>                           33          1 Covered    
        bin <r242,auto[384:415]>                           37          1 Covered    
        bin <r242,auto[416:447]>                           21          1 Covered    
        bin <r242,auto[448:479]>                           28          1 Covered    
        bin <r242,auto[480:511]>                           19          1 Covered    
        ignore_bin ign                                    162            Occurred   
    Cross Combination_Cov::r_2_4_3                     100.0%        100 Covered    
        bin <r243,ext_one>                                  3          1 Covered    
        bin <r243,ext_zero>                                 3          1 Covered    
    Cross Combination_Cov::r_2_4_3_2                   100.0%        100 Covered    
        bin <r243,auto[0:3]>                               15          1 Covered    
        bin <r243,auto[4:7]>                               10          1 Covered    
        bin <r243,auto[8:11]>                              11          1 Covered    
        bin <r243,auto[12:15]>                              4          1 Covered    
        bin <r243,auto[16:19]>                             11          1 Covered    
        bin <r243,auto[20:23]>                             10          1 Covered    
        bin <r243,auto[24:27]>                              4          1 Covered    
        bin <r243,auto[28:31]>                             10          1 Covered    
        bin <r243,auto[32:35]>                              5          1 Covered    
        bin <r243,auto[36:39]>                              4          1 Covered    
        bin <r243,auto[40:43]>                              8          1 Covered    
        bin <r243,auto[44:47]>                              4          1 Covered    
        bin <r243,auto[48:51]>                              8          1 Covered    
        bin <r243,auto[52:55]>                             13          1 Covered    
        bin <r243,auto[56:59]>                              8          1 Covered    
        bin <r243,auto[60:63]>                              5          1 Covered    
 TYPE /Packet_sv_unit/Cover_SB/Fetch_Cov               100.0%        100 Covered    
    Coverpoint Fetch_Cov::r_3_1_1_1                    100.0%        100 Covered    
        bin enable_0                                    14925          1 Covered    
        bin enable_1                                       73          1 Covered    
    Coverpoint Fetch_Cov::r_3_1_1_2                    100.0%        100 Covered    
        bin enable_0                                    13996          1 Covered    
        bin enable_1                                     1003          1 Covered    
    Coverpoint Fetch_Cov::r_3_1_1_3                    100.0%        100 Covered    
        bin enable_update_0                             13922          1 Covered    
        bin enable_update_1                              1077          1 Covered    
 TYPE /Packet_sv_unit/Cover_SB/Decode_Cov              100.0%        100 Covered    
    Coverpoint Decode_Cov::r_3_2_1_1                   100.0%        100 Covered    
        bin enable_0                                    14035          1 Covered    
        bin enable_1                                      964          1 Covered    
    Coverpoint Decode_Cov::r_3_2_1_2                   100.0%        100 Covered    
        bin b0                                            634          1 Covered    
        bin b1                                            372          1 Covered    
        bin b3                                            532          1 Covered    
        bin b4                                            454          1 Covered    
        bin b5                                            602          1 Covered    
        bin b6                                           8137          1 Covered    
        bin b7                                           1286          1 Covered    
        bin b8                                           2569          1 Covered    
    Coverpoint Decode_Cov::r_3_2_1_3                   100.0%        100 Covered    
        bin b0                                          12515          1 Covered    
        bin b1                                           2484          1 Covered    
    Coverpoint Decode_Cov::r_3_2_1_4                   100.0%        100 Covered    
        bin b0                                           9756          1 Covered    
        bin b1                                           4080          1 Covered    
        bin b3                                           1163          1 Covered    
 TYPE /Packet_sv_unit/Cover_SB/Execute_Cov              76.3%        100 Uncovered  
    Coverpoint Execute_Cov::opcode_cp                  100.0%        100 Covered    
        bin r332                                         1005          1 Covered    
        bin r333                                          986          1 Covered    
        bin r334                                         1015          1 Covered    
        bin r335                                         1286          1 Covered    
    Coverpoint Execute_Cov::imm_en_cp                  100.0%        100 Covered    
        bin zero                                         8280          1 Covered    
        bin one                                          6719          1 Covered    
    Coverpoint Execute_Cov::imm_spec_cp                100.0%        100 Covered    
        bin zero                                         1996          1 Covered    
        bin allfs                                         667          1 Covered    
        bin positive                                     8143          1 Covered    
        bin negative                                     6856          1 Covered    
    Coverpoint Execute_Cov::VSR1_spec_cp               100.0%        100 Covered    
        bin zero                                          459          1 Covered    
        bin allfs                                         126          1 Covered    
        bin special5                                      487          1 Covered    
        bin speciala                                      598          1 Covered    
        bin positive                                     7079          1 Covered    
        bin negative                                     7920          1 Covered    
    Coverpoint Execute_Cov::VSR2_spec_cp               100.0%        100 Covered    
        bin zero                                          175          1 Covered    
        bin allfs                                         169          1 Covered    
        bin special5                                     1034          1 Covered    
        bin speciala                                      168          1 Covered    
        bin positive                                     7879          1 Covered    
        bin negative                                     7120          1 Covered    
    Coverpoint Execute_Cov::imm_cp                     100.0%        100 Covered    
        bin auto['b00000:'b00111]                        4964          1 Covered    
        bin auto['b01000:'b01111]                        2838          1 Covered    
        bin auto['b10000:'b10111]                        3477          1 Covered    
        bin auto['b11000:'b11111]                        3720          1 Covered    
    Coverpoint Execute_Cov::VSR1_cp                    100.0%        100 Covered    
        bin auto['b0000000000000000:'b0011111111111111] 
                                                         4570          1 Covered    
        bin auto['b0100000000000000:'b0111111111111111] 
                                                         2509          1 Covered    
        bin auto['b1000000000000000:'b1011111111111111] 
                                                         3014          1 Covered    
        bin auto['b1100000000000000:'b1111111111111111] 
                                                         4906          1 Covered    
    Coverpoint Execute_Cov::VSR2_cp                    100.0%        100 Covered    
        bin auto['b0000000000000000:'b0011111111111111] 
                                                         4505          1 Covered    
        bin auto['b0100000000000000:'b0111111111111111] 
                                                         3374          1 Covered    
        bin auto['b1000000000000000:'b1011111111111111] 
                                                         1978          1 Covered    
        bin auto['b1100000000000000:'b1111111111111111] 
                                                         5142          1 Covered    
    Coverpoint Execute_Cov::r_3_3_1_1                  100.0%        100 Covered    
        bin enable_0                                    14036          1 Covered    
        bin enable_1                                      963          1 Covered    
    Coverpoint Execute_Cov::r_3_3_1_2                  100.0%        100 Covered    
        bin zero                                        14969          1 Covered    
        bin one                                            23          1 Covered    
    Coverpoint Execute_Cov::r_3_3_1_3                  100.0%        100 Covered    
        bin zero                                        14986          1 Covered    
        bin one                                             7          1 Covered    
    Coverpoint Execute_Cov::r_3_3_1_5                  100.0%        100 Covered    
        bin zero                                        14471          1 Covered    
        bin one                                           459          1 Covered    
    Coverpoint Execute_Cov::r_3_3_1_6                  100.0%        100 Covered    
        bin zero                                        14933          1 Covered    
        bin one                                            33          1 Covered    
    Cross Execute_Cov::r_3_3_1_4                         0.0%        100 ZERO       
        bin <one,one>                                       0          1 ZERO       
        ignore_bin ign                                  14986            Occurred   
    Cross Execute_Cov::r_3_3_1_7                         0.0%        100 ZERO       
        bin <one,one>                                       0          1 ZERO       
        ignore_bin ign                                  14897            Occurred   
    Cross Execute_Cov::r_3_3_2                          70.0%        100 Uncovered  
        ignore_bin ign                                   3287            Occurred   
        bin r_3_3_2_1                                       0          1 ZERO       
        bin r_3_3_2_2                                       0          1 ZERO       
        bin r_3_3_2_3                                       0          1 ZERO       
        bin r_3_3_2_4                                       1          1 Covered    
        bin r_3_3_2_5                                      35          1 Covered    
        bin r_3_3_2_6                                     115          1 Covered    
        bin r_3_3_2_7                                     239          1 Covered    
        bin r_3_3_2_8                                     109          1 Covered    
        bin r_3_3_2_9                                     132          1 Covered    
        bin r_3_3_2_10                                    410          1 Covered    
    Cross Execute_Cov::r_3_3_2_11                       93.8%        100 Uncovered  
        bin <r332,auto['b0000000000000000:'b0011111111111111],auto['b0000000000000000:'b0011111111111111],zero> 
                                                           39          1 Covered    
        bin <r332,auto['b0100000000000000:'b0111111111111111],auto['b0000000000000000:'b0011111111111111],zero> 
                                                            2          1 Covered    
        bin <r332,auto['b1000000000000000:'b1011111111111111],auto['b0000000000000000:'b0011111111111111],zero> 
                                                           38          1 Covered    
        bin <r332,auto['b1100000000000000:'b1111111111111111],auto['b0000000000000000:'b0011111111111111],zero> 
                                                            0          1 ZERO       
        bin <r332,auto['b0000000000000000:'b0011111111111111],auto['b0100000000000000:'b0111111111111111],zero> 
                                                           35          1 Covered    
        bin <r332,auto['b0100000000000000:'b0111111111111111],auto['b0100000000000000:'b0111111111111111],zero> 
                                                           39          1 Covered    
        bin <r332,auto['b1000000000000000:'b1011111111111111],auto['b0100000000000000:'b0111111111111111],zero> 
                                                           34          1 Covered    
        bin <r332,auto['b1100000000000000:'b1111111111111111],auto['b0100000000000000:'b0111111111111111],zero> 
                                                            1          1 Covered    
        bin <r332,auto['b0000000000000000:'b0011111111111111],auto['b1000000000000000:'b1011111111111111],zero> 
                                                            1          1 Covered    
        bin <r332,auto['b0100000000000000:'b0111111111111111],auto['b1000000000000000:'b1011111111111111],zero> 
                                                            1          1 Covered    
        bin <r332,auto['b1000000000000000:'b1011111111111111],auto['b1000000000000000:'b1011111111111111],zero> 
                                                           34          1 Covered    
        bin <r332,auto['b1100000000000000:'b1111111111111111],auto['b1000000000000000:'b1011111111111111],zero> 
                                                            1          1 Covered    
        bin <r332,auto['b0000000000000000:'b0011111111111111],auto['b1100000000000000:'b1111111111111111],zero> 
                                                           40          1 Covered    
        bin <r332,auto['b0100000000000000:'b0111111111111111],auto['b1100000000000000:'b1111111111111111],zero> 
                                                           33          1 Covered    
        bin <r332,auto['b1000000000000000:'b1011111111111111],auto['b1100000000000000:'b1111111111111111],zero> 
                                                           70          1 Covered    
        bin <r332,auto['b1100000000000000:'b1111111111111111],auto['b1100000000000000:'b1111111111111111],zero> 
                                                            4          1 Covered    
        ignore_bin ign                                   3920            Occurred   
    Cross Execute_Cov::r_3_3_2_12                       93.8%        100 Uncovered  
        bin <r332,auto['b0000000000000000:'b0011111111111111],one,auto['b00000:'b00111]> 
                                                           22          1 Covered    
        bin <r332,auto['b0100000000000000:'b0111111111111111],one,auto['b00000:'b00111]> 
                                                           39          1 Covered    
        bin <r332,auto['b1000000000000000:'b1011111111111111],one,auto['b00000:'b00111]> 
                                                            5          1 Covered    
        bin <r332,auto['b1100000000000000:'b1111111111111111],one,auto['b00000:'b00111]> 
                                                           98          1 Covered    
        bin <r332,auto['b0000000000000000:'b0011111111111111],one,auto['b01000:'b01111]> 
                                                           67          1 Covered    
        bin <r332,auto['b0100000000000000:'b0111111111111111],one,auto['b01000:'b01111]> 
                                                          104          1 Covered    
        bin <r332,auto['b1000000000000000:'b1011111111111111],one,auto['b01000:'b01111]> 
                                                           34          1 Covered    
        bin <r332,auto['b1100000000000000:'b1111111111111111],one,auto['b01000:'b01111]> 
                                                            0          1 ZERO       
        bin <r332,auto['b0000000000000000:'b0011111111111111],one,auto['b10000:'b10111]> 
                                                           42          1 Covered    
        bin <r332,auto['b0100000000000000:'b0111111111111111],one,auto['b10000:'b10111]> 
                                                            7          1 Covered    
        bin <r332,auto['b1000000000000000:'b1011111111111111],one,auto['b10000:'b10111]> 
                                                            4          1 Covered    
        bin <r332,auto['b1100000000000000:'b1111111111111111],one,auto['b10000:'b10111]> 
                                                           98          1 Covered    
        bin <r332,auto['b0000000000000000:'b0011111111111111],one,auto['b11000:'b11111]> 
                                                           74          1 Covered    
        bin <r332,auto['b0100000000000000:'b0111111111111111],one,auto['b11000:'b11111]> 
                                                            1          1 Covered    
        bin <r332,auto['b1000000000000000:'b1011111111111111],one,auto['b11000:'b11111]> 
                                                            4          1 Covered    
        bin <r332,auto['b1100000000000000:'b1111111111111111],one,auto['b11000:'b11111]> 
                                                           34          1 Covered    
        ignore_bin ign                                   3659            Occurred   
    Cross Execute_Cov::r_3_3_3                          66.7%        100 Uncovered  
        ignore_bin ign                                   3306            Occurred   
        bin r_3_3_3_1                                       0          1 ZERO       
        bin r_3_3_3_2                                       0          1 ZERO       
        bin r_3_3_3_3                                       2          1 Covered    
        bin r_3_3_3_4                                       3          1 Covered    
        bin r_3_3_3_5                                       1          1 Covered    
        bin r_3_3_3_6                                     590          1 Covered    
    Cross Execute_Cov::r_3_3_3_7                        81.3%        100 Uncovered  
        bin <r333,auto['b0000000000000000:'b0011111111111111],auto['b0000000000000000:'b0011111111111111],zero> 
                                                           64          1 Covered    
        bin <r333,auto['b0100000000000000:'b0111111111111111],auto['b0000000000000000:'b0011111111111111],zero> 
                                                            1          1 Covered    
        bin <r333,auto['b1000000000000000:'b1011111111111111],auto['b0000000000000000:'b0011111111111111],zero> 
                                                           71          1 Covered    
        bin <r333,auto['b1100000000000000:'b1111111111111111],auto['b0000000000000000:'b0011111111111111],zero> 
                                                           71          1 Covered    
        bin <r333,auto['b0000000000000000:'b0011111111111111],auto['b0100000000000000:'b0111111111111111],zero> 
                                                           56          1 Covered    
        bin <r333,auto['b0100000000000000:'b0111111111111111],auto['b0100000000000000:'b0111111111111111],zero> 
                                                           36          1 Covered    
        bin <r333,auto['b1000000000000000:'b1011111111111111],auto['b0100000000000000:'b0111111111111111],zero> 
                                                           41          1 Covered    
        bin <r333,auto['b1100000000000000:'b1111111111111111],auto['b0100000000000000:'b0111111111111111],zero> 
                                                            0          1 ZERO       
        bin <r333,auto['b0000000000000000:'b0011111111111111],auto['b1000000000000000:'b1011111111111111],zero> 
                                                            1          1 Covered    
        bin <r333,auto['b0100000000000000:'b0111111111111111],auto['b1000000000000000:'b1011111111111111],zero> 
                                                           71          1 Covered    
        bin <r333,auto['b1000000000000000:'b1011111111111111],auto['b1000000000000000:'b1011111111111111],zero> 
                                                            1          1 Covered    
        bin <r333,auto['b1100000000000000:'b1111111111111111],auto['b1000000000000000:'b1011111111111111],zero> 
                                                            0          1 ZERO       
        bin <r333,auto['b0000000000000000:'b0011111111111111],auto['b1100000000000000:'b1111111111111111],zero> 
                                                            1          1 Covered    
        bin <r333,auto['b0100000000000000:'b0111111111111111],auto['b1100000000000000:'b1111111111111111],zero> 
                                                            1          1 Covered    
        bin <r333,auto['b1000000000000000:'b1011111111111111],auto['b1100000000000000:'b1111111111111111],zero> 
                                                            0          1 ZERO       
        bin <r333,auto['b1100000000000000:'b1111111111111111],auto['b1100000000000000:'b1111111111111111],zero> 
                                                           39          1 Covered    
        ignore_bin ign                                   3838            Occurred   
    Cross Execute_Cov::r_3_3_3_8                       100.0%        100 Covered    
        bin <r333,auto['b0000000000000000:'b0011111111111111],one,auto['b00000:'b00111]> 
                                                           47          1 Covered    
        bin <r333,auto['b0100000000000000:'b0111111111111111],one,auto['b00000:'b00111]> 
                                                            3          1 Covered    
        bin <r333,auto['b1000000000000000:'b1011111111111111],one,auto['b00000:'b00111]> 
                                                            2          1 Covered    
        bin <r333,auto['b1100000000000000:'b1111111111111111],one,auto['b00000:'b00111]> 
                                                            2          1 Covered    
        bin <r333,auto['b0000000000000000:'b0011111111111111],one,auto['b01000:'b01111]> 
                                                           72          1 Covered    
        bin <r333,auto['b0100000000000000:'b0111111111111111],one,auto['b01000:'b01111]> 
                                                            2          1 Covered    
        bin <r333,auto['b1000000000000000:'b1011111111111111],one,auto['b01000:'b01111]> 
                                                           35          1 Covered    
        bin <r333,auto['b1100000000000000:'b1111111111111111],one,auto['b01000:'b01111]> 
                                                           40          1 Covered    
        bin <r333,auto['b0000000000000000:'b0011111111111111],one,auto['b10000:'b10111]> 
                                                           69          1 Covered    
        bin <r333,auto['b0100000000000000:'b0111111111111111],one,auto['b10000:'b10111]> 
                                                            3          1 Covered    
        bin <r333,auto['b1000000000000000:'b1011111111111111],one,auto['b10000:'b10111]> 
                                                          143          1 Covered    
        bin <r333,auto['b1100000000000000:'b1111111111111111],one,auto['b10000:'b10111]> 
                                                            3          1 Covered    
        bin <r333,auto['b0000000000000000:'b0011111111111111],one,auto['b11000:'b11111]> 
                                                            3          1 Covered    
        bin <r333,auto['b0100000000000000:'b0111111111111111],one,auto['b11000:'b11111]> 
                                                           40          1 Covered    
        bin <r333,auto['b1000000000000000:'b1011111111111111],one,auto['b11000:'b11111]> 
                                                            3          1 Covered    
        bin <r333,auto['b1100000000000000:'b1111111111111111],one,auto['b11000:'b11111]> 
                                                           65          1 Covered    
        ignore_bin ign                                   3760            Occurred   
    Cross Execute_Cov::r_3_3_4                          66.7%        100 Uncovered  
        ignore_bin ign                                   3277            Occurred   
        bin r_3_3_4_1                                       0          1 ZERO       
        bin r_3_3_4_2                                      34          1 Covered    
        bin r_3_3_4_3                                      74          1 Covered    
    Cross Execute_Cov::r_3_3_4_4                       100.0%        100 Covered    
        bin <r333,auto['b0000000000000000:'b0011111111111111]> 
                                                          313          1 Covered    
        bin <r333,auto['b0100000000000000:'b0111111111111111]> 
                                                          157          1 Covered    
        bin <r333,auto['b1000000000000000:'b1011111111111111]> 
                                                          296          1 Covered    
        bin <r333,auto['b1100000000000000:'b1111111111111111]> 
                                                          220          1 Covered    
        ignore_bin ign                                   3306            Occurred   
    Cross Execute_Cov::r_3_3_5                         100.0%        100 Covered    
        ignore_bin ign                                   3006            Occurred   
        bin r_3_3_5_1                                       5          1 Covered    
        bin r_3_3_5_2                                     636          1 Covered    
        bin r_3_3_5_3                                     650          1 Covered    
    Cross Execute_Cov::r_3_3_5_4                       100.0%        100 Covered    
        bin <r335,auto['b0000000000000000:'b0011111111111111]> 
                                                          489          1 Covered    
        bin <r335,auto['b0100000000000000:'b0111111111111111]> 
                                                          161          1 Covered    
        bin <r335,auto['b1000000000000000:'b1011111111111111]> 
                                                          265          1 Covered    
        bin <r335,auto['b1100000000000000:'b1111111111111111]> 
                                                          371          1 Covered    
        ignore_bin ign                                   3006            Occurred   
 TYPE /Packet_sv_unit/Cover_SB/Writeback_Cov            57.5%        100 Uncovered  
    Coverpoint Writeback_Cov::w_control_cp             100.0%        100 Covered    
        bin b0                                           7825          1 Covered    
        bin b1                                           7025          1 Covered    
        bin b2                                            149          1 Covered    
    Coverpoint Writeback_Cov::sr1_cp                   100.0%        100 Covered    
        bin auto['b000]                                  2372          1 Covered    
        bin auto['b001]                                  1296          1 Covered    
        bin auto['b010]                                  2091          1 Covered    
        bin auto['b011]                                  1538          1 Covered    
        bin auto['b100]                                  1534          1 Covered    
        bin auto['b101]                                  2105          1 Covered    
        bin auto['b110]                                  1916          1 Covered    
        bin auto['b111]                                  2147          1 Covered    
    Coverpoint Writeback_Cov::sr2_cp                   100.0%        100 Covered    
        bin auto['b000]                                  9427          1 Covered    
        bin auto['b001]                                   726          1 Covered    
        bin auto['b010]                                   453          1 Covered    
        bin auto['b011]                                   711          1 Covered    
        bin auto['b100]                                   877          1 Covered    
        bin auto['b101]                                  1008          1 Covered    
        bin auto['b110]                                   895          1 Covered    
        bin auto['b111]                                   902          1 Covered    
    Coverpoint Writeback_Cov::dr_cp                    100.0%        100 Covered    
        bin auto['b000]                                  8531          1 Covered    
        bin auto['b001]                                   932          1 Covered    
        bin auto['b010]                                   946          1 Covered    
        bin auto['b011]                                   949          1 Covered    
        bin auto['b100]                                   865          1 Covered    
        bin auto['b101]                                   753          1 Covered    
        bin auto['b110]                                  1175          1 Covered    
        bin auto['b111]                                   848          1 Covered    
    Coverpoint Writeback_Cov::r0                       100.0%        100 Covered    
        bin zero                                           73          1 Covered    
    Coverpoint Writeback_Cov::VSR1_spec_cp               0.0%        100 ZERO       
        bin zero                                            0          1 ZERO       
        bin allfs                                           0          1 ZERO       
    Coverpoint Writeback_Cov::VSR2_spec_cp               0.0%        100 ZERO       
        bin zero                                            0          1 ZERO       
        bin allfs                                           0          1 ZERO       
    Coverpoint Writeback_Cov::diff_cp                  100.0%        100 Covered    
        bin diff                                        14884          1 Covered    
    Coverpoint Writeback_Cov::wr_zero_cp               100.0%        100 Covered    
        bin diff                                           98          1 Covered    
    Coverpoint Writeback_Cov::wr_allfs_cp              100.0%        100 Covered    
        bin diff                                          171          1 Covered    
    Coverpoint Writeback_Cov::r_3_4_1_1                100.0%        100 Covered    
        bin enable_0                                    14638          1 Covered    
        bin enable_1                                      361          1 Covered    
    Coverpoint Writeback_Cov::r_3_4_4_1                100.0%        100 Covered    
        bin psr1                                         6617          1 Covered    
        bin psr2                                          134          1 Covered    
        bin psr4                                         8248          1 Covered    
    Cross Writeback_Cov::r_3_4_1_2                     100.0%        100 Covered    
        bin <b0,diff>                                    7774          1 Covered    
        bin <b1,diff>                                    6961          1 Covered    
        bin <b2,diff>                                     149          1 Covered    
    Cross Writeback_Cov::r_3_4_2_1                       0.0%        100 ZERO       
        bin <auto['b000],zero>                              0          1 ZERO       
        bin <auto['b001],zero>                              0          1 ZERO       
        bin <auto['b010],zero>                              0          1 ZERO       
        bin <auto['b011],zero>                              0          1 ZERO       
        bin <auto['b100],zero>                              0          1 ZERO       
        bin <auto['b101],zero>                              0          1 ZERO       
        bin <auto['b110],zero>                              0          1 ZERO       
        bin <auto['b111],zero>                              0          1 ZERO       
        ignore_bin ign                                      0            ZERO       
    Cross Writeback_Cov::r_3_4_2_2                       0.0%        100 ZERO       
        bin <auto['b000],zero>                              0          1 ZERO       
        bin <auto['b001],zero>                              0          1 ZERO       
        bin <auto['b010],zero>                              0          1 ZERO       
        bin <auto['b011],zero>                              0          1 ZERO       
        bin <auto['b100],zero>                              0          1 ZERO       
        bin <auto['b101],zero>                              0          1 ZERO       
        bin <auto['b110],zero>                              0          1 ZERO       
        bin <auto['b111],zero>                              0          1 ZERO       
        ignore_bin ign                                      0            ZERO       
    Cross Writeback_Cov::r_3_4_2_3                       0.0%        100 ZERO       
        bin <auto['b000],allfs>                             0          1 ZERO       
        bin <auto['b001],allfs>                             0          1 ZERO       
        bin <auto['b010],allfs>                             0          1 ZERO       
        bin <auto['b011],allfs>                             0          1 ZERO       
        bin <auto['b100],allfs>                             0          1 ZERO       
        bin <auto['b101],allfs>                             0          1 ZERO       
        bin <auto['b110],allfs>                             0          1 ZERO       
        bin <auto['b111],allfs>                             0          1 ZERO       
        ignore_bin ign                                      0            ZERO       
    Cross Writeback_Cov::r_3_4_2_4                       0.0%        100 ZERO       
        bin <auto['b000],allfs>                             0          1 ZERO       
        bin <auto['b001],allfs>                             0          1 ZERO       
        bin <auto['b010],allfs>                             0          1 ZERO       
        bin <auto['b011],allfs>                             0          1 ZERO       
        bin <auto['b100],allfs>                             0          1 ZERO       
        bin <auto['b101],allfs>                             0          1 ZERO       
        bin <auto['b110],allfs>                             0          1 ZERO       
        bin <auto['b111],allfs>                             0          1 ZERO       
        ignore_bin ign                                      0            ZERO       
    Cross Writeback_Cov::r_3_4_3_1                     100.0%        100 Covered    
        bin <auto['b000],diff>                             10          1 Covered    
        bin <auto['b001],diff>                             36          1 Covered    
        bin <auto['b010],diff>                              3          1 Covered    
        bin <auto['b011],diff>                              1          1 Covered    
        bin <auto['b100],diff>                              4          1 Covered    
        bin <auto['b101],diff>                              4          1 Covered    
        bin <auto['b110],diff>                             38          1 Covered    
        bin <auto['b111],diff>                              2          1 Covered    
    Cross Writeback_Cov::r_3_4_3_2                      75.0%        100 Uncovered  
        bin <auto['b000],diff>                             34          1 Covered    
        bin <auto['b001],diff>                              2          1 Covered    
        bin <auto['b010],diff>                              0          1 ZERO       
        bin <auto['b011],diff>                             32          1 Covered    
        bin <auto['b100],diff>                             36          1 Covered    
        bin <auto['b101],diff>                              1          1 Covered    
        bin <auto['b110],diff>                             66          1 Covered    
        bin <auto['b111],diff>                              0          1 ZERO       
 TYPE /Packet_sv_unit/Cover_SB/MemAccess_Cov            88.8%        100 Uncovered  
    Coverpoint MemAccess_Cov::memstate_cp              100.0%        100 Covered    
        bin load                                         8139          1 Covered    
        bin write                                        5180          1 Covered    
    Coverpoint MemAccess_Cov::load_spec_cp             100.0%        100 Covered    
        bin load0                                         102          1 Covered    
        bin load1                                         415          1 Covered    
    Coverpoint MemAccess_Cov::wr_spec_cp               100.0%        100 Covered    
        bin wr0                                           160          1 Covered    
        bin wr1                                            81          1 Covered    
    Coverpoint MemAccess_Cov::load_cp                  100.0%        100 Covered    
        bin auto['b0000000000000000:'b0011111111111111] 
                                                         3799          1 Covered    
        bin auto['b0100000000000000:'b0111111111111111] 
                                                         3979          1 Covered    
        bin auto['b1000000000000000:'b1011111111111111] 
                                                         3172          1 Covered    
        bin auto['b1100000000000000:'b1111111111111111] 
                                                         4014          1 Covered    
    Coverpoint MemAccess_Cov::wr_cp                    100.0%        100 Covered    
        bin auto['b0000000000000000:'b0011111111111111] 
                                                         4345          1 Covered    
        bin auto['b0100000000000000:'b0111111111111111] 
                                                         2804          1 Covered    
        bin auto['b1000000000000000:'b1011111111111111] 
                                                         1799          1 Covered    
        bin auto['b1100000000000000:'b1111111111111111] 
                                                         6051          1 Covered    
    Coverpoint MemAccess_Cov::addr_cp                  100.0%        100 Covered    
        bin auto['b0000000000000000:'b0001111111111111] 
                                                         4352          1 Covered    
        bin auto['b0010000000000000:'b0011111111111111] 
                                                          349          1 Covered    
        bin auto['b0100000000000000:'b0101111111111111] 
                                                          583          1 Covered    
        bin auto['b0110000000000000:'b0111111111111111] 
                                                          403          1 Covered    
        bin auto['b1000000000000000:'b1001111111111111] 
                                                          914          1 Covered    
        bin auto['b1010000000000000:'b1011111111111111] 
                                                          389          1 Covered    
        bin auto['b1100000000000000:'b1101111111111111] 
                                                          131          1 Covered    
        bin auto['b1110000000000000:'b1111111111111111] 
                                                         7878          1 Covered    
    Coverpoint MemAccess_Cov::r_3_5_1_1                100.0%        100 Covered    
        bin memstate0                                    5327          1 Covered    
        bin memstate1                                    2812          1 Covered    
        bin memstate2                                    5180          1 Covered    
        bin memstate3                                    1680          1 Covered    
    Coverpoint MemAccess_Cov::r_3_5_1_2                100.0%        100 Covered    
        bin auto['b0]                                    8746          1 Covered    
        bin auto['b1]                                    6253          1 Covered    
    Cross MemAccess_Cov::r_3_5_2_1__r_3_5_2_2          100.0%        100 Covered    
        bin <load,load0>                                   34          1 Covered    
        bin <load,load1>                                  129          1 Covered    
        ignore_bin ign                                     65            Occurred   
    Cross MemAccess_Cov::r_3_5_2_3                      81.3%        100 Uncovered  
        bin <auto['b0000000000000000:'b0001111111111111],load,auto['b0000000000000000:'b0011111111111111]> 
                                                          549          1 Covered    
        bin <auto['b0010000000000000:'b0011111111111111],load,auto['b0000000000000000:'b0011111111111111]> 
                                                           32          1 Covered    
        bin <auto['b0100000000000000:'b0101111111111111],load,auto['b0000000000000000:'b0011111111111111]> 
                                                           34          1 Covered    
        bin <auto['b0110000000000000:'b0111111111111111],load,auto['b0000000000000000:'b0011111111111111]> 
                                                           96          1 Covered    
        bin <auto['b1000000000000000:'b1001111111111111],load,auto['b0000000000000000:'b0011111111111111]> 
                                                           96          1 Covered    
        bin <auto['b1010000000000000:'b1011111111111111],load,auto['b0000000000000000:'b0011111111111111]> 
                                                           98          1 Covered    
        bin <auto['b1100000000000000:'b1101111111111111],load,auto['b0000000000000000:'b0011111111111111]> 
                                                            0          1 ZERO       
        bin <auto['b1110000000000000:'b1111111111111111],load,auto['b0000000000000000:'b0011111111111111]> 
                                                         1158          1 Covered    
        bin <auto['b0000000000000000:'b0001111111111111],load,auto['b0100000000000000:'b0111111111111111]> 
                                                          544          1 Covered    
        bin <auto['b0010000000000000:'b0011111111111111],load,auto['b0100000000000000:'b0111111111111111]> 
                                                           66          1 Covered    
        bin <auto['b0100000000000000:'b0101111111111111],load,auto['b0100000000000000:'b0111111111111111]> 
                                                           97          1 Covered    
        bin <auto['b0110000000000000:'b0111111111111111],load,auto['b0100000000000000:'b0111111111111111]> 
                                                           96          1 Covered    
        bin <auto['b1000000000000000:'b1001111111111111],load,auto['b0100000000000000:'b0111111111111111]> 
                                                           96          1 Covered    
        bin <auto['b1010000000000000:'b1011111111111111],load,auto['b0100000000000000:'b0111111111111111]> 
                                                           64          1 Covered    
        bin <auto['b1100000000000000:'b1101111111111111],load,auto['b0100000000000000:'b0111111111111111]> 
                                                           32          1 Covered    
        bin <auto['b1110000000000000:'b1111111111111111],load,auto['b0100000000000000:'b0111111111111111]> 
                                                         1064          1 Covered    
        bin <auto['b0000000000000000:'b0001111111111111],load,auto['b1000000000000000:'b1011111111111111]> 
                                                          419          1 Covered    
        bin <auto['b0010000000000000:'b0011111111111111],load,auto['b1000000000000000:'b1011111111111111]> 
                                                            0          1 ZERO       
        bin <auto['b0100000000000000:'b0101111111111111],load,auto['b1000000000000000:'b1011111111111111]> 
                                                           96          1 Covered    
        bin <auto['b0110000000000000:'b0111111111111111],load,auto['b1000000000000000:'b1011111111111111]> 
                                                            0          1 ZERO       
        bin <auto['b1000000000000000:'b1001111111111111],load,auto['b1000000000000000:'b1011111111111111]> 
                                                          289          1 Covered    
        bin <auto['b1010000000000000:'b1011111111111111],load,auto['b1000000000000000:'b1011111111111111]> 
                                                            0          1 ZERO       
        bin <auto['b1100000000000000:'b1101111111111111],load,auto['b1000000000000000:'b1011111111111111]> 
                                                            0          1 ZERO       
        bin <auto['b1110000000000000:'b1111111111111111],load,auto['b1000000000000000:'b1011111111111111]> 
                                                         1210          1 Covered    
        bin <auto['b0000000000000000:'b0001111111111111],load,auto['b1100000000000000:'b1111111111111111]> 
                                                          612          1 Covered    
        bin <auto['b0010000000000000:'b0011111111111111],load,auto['b1100000000000000:'b1111111111111111]> 
                                                           32          1 Covered    
        bin <auto['b0100000000000000:'b0101111111111111],load,auto['b1100000000000000:'b1111111111111111]> 
                                                           96          1 Covered    
        bin <auto['b0110000000000000:'b0111111111111111],load,auto['b1100000000000000:'b1111111111111111]> 
                                                            2          1 Covered    
        bin <auto['b1000000000000000:'b1001111111111111],load,auto['b1100000000000000:'b1111111111111111]> 
                                                          134          1 Covered    
        bin <auto['b1010000000000000:'b1011111111111111],load,auto['b1100000000000000:'b1111111111111111]> 
                                                           64          1 Covered    
        bin <auto['b1100000000000000:'b1101111111111111],load,auto['b1100000000000000:'b1111111111111111]> 
                                                            0          1 ZERO       
        bin <auto['b1110000000000000:'b1111111111111111],load,auto['b1100000000000000:'b1111111111111111]> 
                                                         1031          1 Covered    
        ignore_bin ign                                   5180            Occurred   
    Cross MemAccess_Cov::r_3_5_3_1__r_3_5_3_2           50.0%        100 Uncovered  
        bin <wr0,write>                                    51          1 Covered    
        bin <wr1,write>                                     0          1 ZERO       
        ignore_bin ign                                    130            Occurred   
    Cross MemAccess_Cov::r_3_5_3_3                      62.5%        100 Uncovered  
        bin <auto['b0000000000000000:'b0001111111111111],write,auto['b0000000000000000:'b0011111111111111]> 
                                                          722          1 Covered    
        bin <auto['b0010000000000000:'b0011111111111111],write,auto['b0000000000000000:'b0011111111111111]> 
                                                          111          1 Covered    
        bin <auto['b0100000000000000:'b0101111111111111],write,auto['b0000000000000000:'b0011111111111111]> 
                                                            0          1 ZERO       
        bin <auto['b0110000000000000:'b0111111111111111],write,auto['b0000000000000000:'b0011111111111111]> 
                                                          102          1 Covered    
        bin <auto['b1000000000000000:'b1001111111111111],write,auto['b0000000000000000:'b0011111111111111]> 
                                                           74          1 Covered    
        bin <auto['b1010000000000000:'b1011111111111111],write,auto['b0000000000000000:'b0011111111111111]> 
                                                            0          1 ZERO       
        bin <auto['b1100000000000000:'b1101111111111111],write,auto['b0000000000000000:'b0011111111111111]> 
                                                           51          1 Covered    
        bin <auto['b1110000000000000:'b1111111111111111],write,auto['b0000000000000000:'b0011111111111111]> 
                                                         1065          1 Covered    
        bin <auto['b0000000000000000:'b0001111111111111],write,auto['b0100000000000000:'b0111111111111111]> 
                                                          287          1 Covered    
        bin <auto['b0010000000000000:'b0011111111111111],write,auto['b0100000000000000:'b0111111111111111]> 
                                                            0          1 ZERO       
        bin <auto['b0100000000000000:'b0101111111111111],write,auto['b0100000000000000:'b0111111111111111]> 
                                                          111          1 Covered    
        bin <auto['b0110000000000000:'b0111111111111111],write,auto['b0100000000000000:'b0111111111111111]> 
                                                            0          1 ZERO       
        bin <auto['b1000000000000000:'b1001111111111111],write,auto['b0100000000000000:'b0111111111111111]> 
                                                            0          1 ZERO       
        bin <auto['b1010000000000000:'b1011111111111111],write,auto['b0100000000000000:'b0111111111111111]> 
                                                            0          1 ZERO       
        bin <auto['b1100000000000000:'b1101111111111111],write,auto['b0100000000000000:'b0111111111111111]> 
                                                            0          1 ZERO       
        bin <auto['b1110000000000000:'b1111111111111111],write,auto['b0100000000000000:'b0111111111111111]> 
                                                          366          1 Covered    
        bin <auto['b0000000000000000:'b0001111111111111],write,auto['b1000000000000000:'b1011111111111111]> 
                                                          148          1 Covered    
        bin <auto['b0010000000000000:'b0011111111111111],write,auto['b1000000000000000:'b1011111111111111]> 
                                                           37          1 Covered    
        bin <auto['b0100000000000000:'b0101111111111111],write,auto['b1000000000000000:'b1011111111111111]> 
                                                            0          1 ZERO       
        bin <auto['b0110000000000000:'b0111111111111111],write,auto['b1000000000000000:'b1011111111111111]> 
                                                            0          1 ZERO       
        bin <auto['b1000000000000000:'b1001111111111111],write,auto['b1000000000000000:'b1011111111111111]> 
                                                          148          1 Covered    
        bin <auto['b1010000000000000:'b1011111111111111],write,auto['b1000000000000000:'b1011111111111111]> 
                                                           74          1 Covered    
        bin <auto['b1100000000000000:'b1101111111111111],write,auto['b1000000000000000:'b1011111111111111]> 
                                                           37          1 Covered    
        bin <auto['b1110000000000000:'b1111111111111111],write,auto['b1000000000000000:'b1011111111111111]> 
                                                          278          1 Covered    
        bin <auto['b0000000000000000:'b0001111111111111],write,auto['b1100000000000000:'b1111111111111111]> 
                                                          310          1 Covered    
        bin <auto['b0010000000000000:'b0011111111111111],write,auto['b1100000000000000:'b1111111111111111]> 
                                                            0          1 ZERO       
        bin <auto['b0100000000000000:'b0101111111111111],write,auto['b1100000000000000:'b1111111111111111]> 
                                                           65          1 Covered    
        bin <auto['b0110000000000000:'b0111111111111111],write,auto['b1100000000000000:'b1111111111111111]> 
                                                           74          1 Covered    
        bin <auto['b1000000000000000:'b1001111111111111],write,auto['b1100000000000000:'b1111111111111111]> 
                                                            0          1 ZERO       
        bin <auto['b1010000000000000:'b1011111111111111],write,auto['b1100000000000000:'b1111111111111111]> 
                                                           37          1 Covered    
        bin <auto['b1100000000000000:'b1101111111111111],write,auto['b1100000000000000:'b1111111111111111]> 
                                                            0          1 ZERO       
        bin <auto['b1110000000000000:'b1111111111111111],write,auto['b1100000000000000:'b1111111111111111]> 
                                                         1083          1 Covered    
        ignore_bin ign                                   8139            Occurred   
 TYPE /Packet_sv_unit/Cover_SB/Ctrl_Cov                 56.9%        100 Uncovered  
    Coverpoint Ctrl_Cov::psr_cp                        100.0%        100 Covered    
        bin psr1                                         6617          1 Covered    
        bin psr2                                          134          1 Covered    
        bin psr4                                         8248          1 Covered    
    Coverpoint Ctrl_Cov::NZP_cp                        100.0%        100 Covered    
        bin auto['b000]                                 14762          1 Covered    
        bin auto['b001]                                    24          1 Covered    
        bin auto['b010]                                    33          1 Covered    
        bin auto['b011]                                    12          1 Covered    
        bin auto['b100]                                    28          1 Covered    
        bin auto['b101]                                    25          1 Covered    
        bin auto['b110]                                    25          1 Covered    
        bin auto['b111]                                    90          1 Covered    
    Coverpoint Ctrl_Cov::en_fetch_cp                     0.0%        100 ZERO       
        bin zero                                            0          1 ZERO       
        bin one                                             0          1 ZERO       
    Coverpoint Ctrl_Cov::en_uPC_cp                       0.0%        100 ZERO       
        bin zero                                            0          1 ZERO       
        bin one                                             0          1 ZERO       
    Coverpoint Ctrl_Cov::en_dec_cp                       0.0%        100 ZERO       
        bin zero                                            0          1 ZERO       
        bin one                                             0          1 ZERO       
    Coverpoint Ctrl_Cov::en_ex_cp                        0.0%        100 ZERO       
        bin zero                                            0          1 ZERO       
        bin one                                             0          1 ZERO       
    Coverpoint Ctrl_Cov::en_wb_cp                        0.0%        100 ZERO       
        bin zero                                            0          1 ZERO       
        bin one                                             0          1 ZERO       
    Coverpoint Ctrl_Cov::r_3_6_1_1                     100.0%        100 Covered    
        bin comp_data0                                  14515          1 Covered    
        bin comp_data1                                    484          1 Covered    
    Cross Ctrl_Cov::r_3_6_1_2                           70.8%        100 Uncovered  
        bin <psr1,auto['b000]>                           6461          1 Covered    
        bin <psr1,auto['b001]>                             17          1 Covered    
        bin <psr1,auto['b010]>                             24          1 Covered    
        bin <psr1,auto['b011]>                             11          1 Covered    
        bin <psr1,auto['b100]>                             22          1 Covered    
        bin <psr1,auto['b101]>                             15          1 Covered    
        bin <psr1,auto['b110]>                             21          1 Covered    
        bin <psr1,auto['b111]>                             46          1 Covered    
        bin <psr2,auto['b000]>                            134          1 Covered    
        bin <psr2,auto['b001]>                              0          1 ZERO       
        bin <psr2,auto['b010]>                              0          1 ZERO       
        bin <psr2,auto['b011]>                              0          1 ZERO       
        bin <psr2,auto['b100]>                              0          1 ZERO       
        bin <psr2,auto['b101]>                              0          1 ZERO       
        bin <psr2,auto['b110]>                              0          1 ZERO       
        bin <psr2,auto['b111]>                              0          1 ZERO       
        bin <psr4,auto['b000]>                           8167          1 Covered    
        bin <psr4,auto['b001]>                              7          1 Covered    
        bin <psr4,auto['b010]>                              9          1 Covered    
        bin <psr4,auto['b011]>                              1          1 Covered    
        bin <psr4,auto['b100]>                              6          1 Covered    
        bin <psr4,auto['b101]>                             10          1 Covered    
        bin <psr4,auto['b110]>                              4          1 Covered    
        bin <psr4,auto['b111]>                             44          1 Covered    
    Cross Ctrl_Cov::r_3_6_1_3                            0.0%        100 ZERO       
        bin t1                                              0          1 ZERO       
        bin t2                                              0          1 ZERO       
        bin t3                                              0          1 ZERO       
        bin t4                                              0          1 ZERO       
        bin t5                                              0          1 ZERO       
        bin t6                                              0          1 ZERO       
        bin t7                                              0          1 ZERO       
        bin t8                                              0          1 ZERO       
        bin t9                                              0          1 ZERO       
 TYPE /Packet_sv_unit/Scoreboard/LC3_arithmetic         96.5%        100 Uncovered  
    Coverpoint LC3_arithmetic::op_cov                  100.0%        100 Covered    
        bin arith['b0001]                                1108          1 Covered    
        bin arith['b0101]                                1173          1 Covered    
        bin arith['b1001]                                1105          1 Covered    
        bin arith['b1110]                                1332          1 Covered    
    Coverpoint LC3_arithmetic::src1_cov                100.0%        100 Covered    
        bin zero                                         2364          1 Covered    
        bin all['b000]                                   2364          1 Covered    
        bin all['b001]                                   1793          1 Covered    
        bin all['b010]                                   1841          1 Covered    
        bin all['b011]                                   1817          1 Covered    
        bin all['b100]                                   1742          1 Covered    
        bin all['b101]                                   1832          1 Covered    
        bin all['b110]                                   1828          1 Covered    
        bin all['b111]                                   1782          1 Covered    
    Coverpoint LC3_arithmetic::src2_cov                100.0%        100 Covered    
        bin zero                                         1380          1 Covered    
        bin allfs                                         442          1 Covered    
        bin all['b00000]                                 1380          1 Covered    
        bin all['b00001]                                  453          1 Covered    
        bin all['b00010]                                  442          1 Covered    
        bin all['b00011]                                  443          1 Covered    
        bin all['b00100]                                  444          1 Covered    
        bin all['b00101]                                  467          1 Covered    
        bin all['b00110]                                  460          1 Covered    
        bin all['b00111]                                  466          1 Covered    
    Coverpoint LC3_arithmetic::dr_cov                  100.0%        100 Covered    
        bin auto[0]                                      1869          1 Covered    
        bin auto[1]                                      1902          1 Covered    
        bin auto[2]                                      1893          1 Covered    
        bin auto[3]                                      1825          1 Covered    
        bin auto[4]                                      1896          1 Covered    
        bin auto[5]                                      1870          1 Covered    
        bin auto[6]                                      1850          1 Covered    
        bin auto[7]                                      1895          1 Covered    
    Coverpoint LC3_arithmetic::mode_cov                100.0%        100 Covered    
        bin auto['b0]                                    8459          1 Covered    
        bin auto['b1]                                    6540          1 Covered    
    Coverpoint LC3_arithmetic::aluin1_cov               95.0%        100 Uncovered  
        bin zero                                         2094          1 Covered    
        bin allfs                                          68          1 Covered    
        bin special1                                      132          1 Covered    
        bin special2                                       85          1 Covered    
        bin range1                                       7735          1 Covered    
        bin range2                                        272          1 Covered    
        bin range3                                        201          1 Covered    
        bin range4                                          1          1 Covered    
        bin range5                                         70          1 Covered    
        bin range6                                        343          1 Covered    
        bin range7                                          5          1 Covered    
        bin range8                                        108          1 Covered    
        bin range9                                        381          1 Covered    
        bin range10                                        66          1 Covered    
        bin range11                                       252          1 Covered    
        bin range12                                         4          1 Covered    
        bin range13                                         0          1 ZERO       
        bin range14                                        33          1 Covered    
        bin range15                                       526          1 Covered    
        bin range16                                      5003          1 Covered    
    Coverpoint LC3_arithmetic::aluin2_cov               95.0%        100 Uncovered  
        bin zero                                          193          1 Covered    
        bin allfs                                         111          1 Covered    
        bin special1                                      240          1 Covered    
        bin special2                                      106          1 Covered    
        bin range1                                       4318          1 Covered    
        bin range2                                        342          1 Covered    
        bin range3                                        377          1 Covered    
        bin range4                                        203          1 Covered    
        bin range5                                        113          1 Covered    
        bin range6                                        590          1 Covered    
        bin range7                                        239          1 Covered    
        bin range8                                        176          1 Covered    
        bin range9                                        627          1 Covered    
        bin range10                                       149          1 Covered    
        bin range11                                       159          1 Covered    
        bin range12                                       243          1 Covered    
        bin range13                                         0          1 ZERO       
        bin range14                                       207          1 Covered    
        bin range15                                      4916          1 Covered    
        bin range16                                      2341          1 Covered    
    Cross LC3_arithmetic::cx_alu1                       83.8%        100 Uncovered  
        bin <zero,arith['b0001]>                          161          1 Covered    
        bin <zero,arith['b0101]>                          161          1 Covered    
        bin <zero,arith['b1001]>                          150          1 Covered    
        bin <zero,arith['b1110]>                          162          1 Covered    
        bin <allfs,arith['b0001]>                           2          1 Covered    
        bin <allfs,arith['b0101]>                           5          1 Covered    
        bin <allfs,arith['b1001]>                           5          1 Covered    
        bin <allfs,arith['b1110]>                           8          1 Covered    
        bin <special1,arith['b0001]>                       22          1 Covered    
        bin <special1,arith['b0101]>                       17          1 Covered    
        bin <special1,arith['b1001]>                        7          1 Covered    
        bin <special1,arith['b1110]>                        3          1 Covered    
        bin <special2,arith['b0001]>                       17          1 Covered    
        bin <special2,arith['b0101]>                       13          1 Covered    
        bin <special2,arith['b1001]>                        3          1 Covered    
        bin <special2,arith['b1110]>                       16          1 Covered    
        bin <range1,arith['b0001]>                        551          1 Covered    
        bin <range1,arith['b0101]>                        603          1 Covered    
        bin <range1,arith['b1001]>                        560          1 Covered    
        bin <range1,arith['b1110]>                        660          1 Covered    
        bin <range2,arith['b0001]>                         24          1 Covered    
        bin <range2,arith['b0101]>                         28          1 Covered    
        bin <range2,arith['b1001]>                         26          1 Covered    
        bin <range2,arith['b1110]>                         33          1 Covered    
        bin <range3,arith['b0001]>                         21          1 Covered    
        bin <range3,arith['b0101]>                         23          1 Covered    
        bin <range3,arith['b1001]>                         21          1 Covered    
        bin <range3,arith['b1110]>                         12          1 Covered    
        bin <range4,arith['b0001]>                          0          1 ZERO       
        bin <range4,arith['b0101]>                          0          1 ZERO       
        bin <range4,arith['b1001]>                          0          1 ZERO       
        bin <range4,arith['b1110]>                          0          1 ZERO       
        bin <range5,arith['b0001]>                          5          1 Covered    
        bin <range5,arith['b0101]>                          6          1 Covered    
        bin <range5,arith['b1001]>                          3          1 Covered    
        bin <range5,arith['b1110]>                          8          1 Covered    
        bin <range6,arith['b0001]>                         32          1 Covered    
        bin <range6,arith['b0101]>                         43          1 Covered    
        bin <range6,arith['b1001]>                         24          1 Covered    
        bin <range6,arith['b1110]>                         28          1 Covered    
        bin <range7,arith['b0001]>                          0          1 ZERO       
        bin <range7,arith['b0101]>                          1          1 Covered    
        bin <range7,arith['b1001]>                          2          1 Covered    
        bin <range7,arith['b1110]>                          0          1 ZERO       
        bin <range8,arith['b0001]>                          9          1 Covered    
        bin <range8,arith['b0101]>                          8          1 Covered    
        bin <range8,arith['b1001]>                         10          1 Covered    
        bin <range8,arith['b1110]>                          4          1 Covered    
        bin <range9,arith['b0001]>                         30          1 Covered    
        bin <range9,arith['b0101]>                         26          1 Covered    
        bin <range9,arith['b1001]>                         25          1 Covered    
        bin <range9,arith['b1110]>                         48          1 Covered    
        bin <range10,arith['b0001]>                         3          1 Covered    
        bin <range10,arith['b0101]>                         2          1 Covered    
        bin <range10,arith['b1001]>                         5          1 Covered    
        bin <range10,arith['b1110]>                        10          1 Covered    
        bin <range11,arith['b0001]>                        37          1 Covered    
        bin <range11,arith['b0101]>                        29          1 Covered    
        bin <range11,arith['b1001]>                        15          1 Covered    
        bin <range11,arith['b1110]>                        33          1 Covered    
        bin <range12,arith['b0001]>                         0          1 ZERO       
        bin <range12,arith['b0101]>                         1          1 Covered    
        bin <range12,arith['b1001]>                         2          1 Covered    
        bin <range12,arith['b1110]>                         0          1 ZERO       
        bin <range13,arith['b0001]>                         0          1 ZERO       
        bin <range13,arith['b0101]>                         0          1 ZERO       
        bin <range13,arith['b1001]>                         0          1 ZERO       
        bin <range13,arith['b1110]>                         0          1 ZERO       
        bin <range14,arith['b0001]>                         3          1 Covered    
        bin <range14,arith['b0101]>                         1          1 Covered    
        bin <range14,arith['b1001]>                         4          1 Covered    
        bin <range14,arith['b1110]>                         0          1 ZERO       
        bin <range15,arith['b0001]>                        47          1 Covered    
        bin <range15,arith['b0101]>                        46          1 Covered    
        bin <range15,arith['b1001]>                        46          1 Covered    
        bin <range15,arith['b1110]>                        44          1 Covered    
        bin <range16,arith['b0001]>                       346          1 Covered    
        bin <range16,arith['b0101]>                       356          1 Covered    
        bin <range16,arith['b1001]>                       362          1 Covered    
        bin <range16,arith['b1110]>                       452          1 Covered    
    Cross LC3_arithmetic::cx_alu2                       95.0%        100 Uncovered  
        bin <zero,arith['b0001]>                            8          1 Covered    
        bin <zero,arith['b0101]>                           14          1 Covered    
        bin <zero,arith['b1001]>                            6          1 Covered    
        bin <zero,arith['b1110]>                            7          1 Covered    
        bin <allfs,arith['b0001]>                          12          1 Covered    
        bin <allfs,arith['b0101]>                          10          1 Covered    
        bin <allfs,arith['b1001]>                           7          1 Covered    
        bin <allfs,arith['b1110]>                           6          1 Covered    
        bin <special1,arith['b0001]>                       18          1 Covered    
        bin <special1,arith['b0101]>                       14          1 Covered    
        bin <special1,arith['b1001]>                        9          1 Covered    
        bin <special1,arith['b1110]>                       28          1 Covered    
        bin <special2,arith['b0001]>                        8          1 Covered    
        bin <special2,arith['b0101]>                        4          1 Covered    
        bin <special2,arith['b1001]>                        3          1 Covered    
        bin <special2,arith['b1110]>                        5          1 Covered    
        bin <range1,arith['b0001]>                        262          1 Covered    
        bin <range1,arith['b0101]>                        296          1 Covered    
        bin <range1,arith['b1001]>                        275          1 Covered    
        bin <range1,arith['b1110]>                        407          1 Covered    
        bin <range2,arith['b0001]>                         21          1 Covered    
        bin <range2,arith['b0101]>                         30          1 Covered    
        bin <range2,arith['b1001]>                         27          1 Covered    
        bin <range2,arith['b1110]>                         20          1 Covered    
        bin <range3,arith['b0001]>                         32          1 Covered    
        bin <range3,arith['b0101]>                         32          1 Covered    
        bin <range3,arith['b1001]>                         33          1 Covered    
        bin <range3,arith['b1110]>                         32          1 Covered    
        bin <range4,arith['b0001]>                         16          1 Covered    
        bin <range4,arith['b0101]>                         10          1 Covered    
        bin <range4,arith['b1001]>                         16          1 Covered    
        bin <range4,arith['b1110]>                         19          1 Covered    
        bin <range5,arith['b0001]>                         10          1 Covered    
        bin <range5,arith['b0101]>                         20          1 Covered    
        bin <range5,arith['b1001]>                          7          1 Covered    
        bin <range5,arith['b1110]>                          6          1 Covered    
        bin <range6,arith['b0001]>                         56          1 Covered    
        bin <range6,arith['b0101]>                         54          1 Covered    
        bin <range6,arith['b1001]>                         34          1 Covered    
        bin <range6,arith['b1110]>                         53          1 Covered    
        bin <range7,arith['b0001]>                         13          1 Covered    
        bin <range7,arith['b0101]>                          7          1 Covered    
        bin <range7,arith['b1001]>                         15          1 Covered    
        bin <range7,arith['b1110]>                         29          1 Covered    
        bin <range8,arith['b0001]>                         17          1 Covered    
        bin <range8,arith['b0101]>                         13          1 Covered    
        bin <range8,arith['b1001]>                         23          1 Covered    
        bin <range8,arith['b1110]>                          9          1 Covered    
        bin <range9,arith['b0001]>                         45          1 Covered    
        bin <range9,arith['b0101]>                         43          1 Covered    
        bin <range9,arith['b1001]>                         55          1 Covered    
        bin <range9,arith['b1110]>                         58          1 Covered    
        bin <range10,arith['b0001]>                        19          1 Covered    
        bin <range10,arith['b0101]>                         6          1 Covered    
        bin <range10,arith['b1001]>                         9          1 Covered    
        bin <range10,arith['b1110]>                        11          1 Covered    
        bin <range11,arith['b0001]>                        10          1 Covered    
        bin <range11,arith['b0101]>                         7          1 Covered    
        bin <range11,arith['b1001]>                         8          1 Covered    
        bin <range11,arith['b1110]>                        10          1 Covered    
        bin <range12,arith['b0001]>                        21          1 Covered    
        bin <range12,arith['b0101]>                        26          1 Covered    
        bin <range12,arith['b1001]>                        15          1 Covered    
        bin <range12,arith['b1110]>                        15          1 Covered    
        bin <range13,arith['b0001]>                         0          1 ZERO       
        bin <range13,arith['b0101]>                         0          1 ZERO       
        bin <range13,arith['b1001]>                         0          1 ZERO       
        bin <range13,arith['b1110]>                         0          1 ZERO       
        bin <range14,arith['b0001]>                        16          1 Covered    
        bin <range14,arith['b0101]>                        14          1 Covered    
        bin <range14,arith['b1001]>                         9          1 Covered    
        bin <range14,arith['b1110]>                        27          1 Covered    
        bin <range15,arith['b0001]>                       372          1 Covered    
        bin <range15,arith['b0101]>                       421          1 Covered    
        bin <range15,arith['b1001]>                       387          1 Covered    
        bin <range15,arith['b1110]>                       450          1 Covered    
        bin <range16,arith['b0001]>                       198          1 Covered    
        bin <range16,arith['b0101]>                       194          1 Covered    
        bin <range16,arith['b1001]>                       192          1 Covered    
        bin <range16,arith['b1110]>                       186          1 Covered    
 TYPE /Packet_sv_unit/Scoreboard/bypasses               90.6%        100 Uncovered  
    Coverpoint bypasses::op_cov                        100.0%        100 Covered    
        bin s['b0000]                                    1923          1 Covered    
        bin s['b0001]                                    1005          1 Covered    
        bin s['b0010]                                    1531          1 Covered    
        bin s['b0011]                                    1038          1 Covered    
        bin s['b0101]                                     986          1 Covered    
        bin s['b0110]                                    1465          1 Covered    
        bin s['b0111]                                    1104          1 Covered    
        bin s['b1001]                                    1015          1 Covered    
        bin s['b1010]                                    1084          1 Covered    
        bin s['b1011]                                    1400          1 Covered    
        bin s['b1100]                                    1286          1 Covered    
        bin s['b1110]                                    1163          1 Covered    
    Coverpoint bypasses::sr2_dr_cov                    100.0%        100 Covered    
        bin s0                                            257          1 Covered    
        bin s1                                            313          1 Covered    
        bin s2                                            146          1 Covered    
        bin s3                                            160          1 Covered    
        bin s4                                            350          1 Covered    
        bin s5                                            270          1 Covered    
        bin s6                                            259          1 Covered    
        bin s7                                            110          1 Covered    
    Coverpoint bypasses::sr1_dr_cov                    100.0%        100 Covered    
        bin s0                                            430          1 Covered    
        bin s1                                             57          1 Covered    
        bin s2                                            297          1 Covered    
        bin s3                                            118          1 Covered    
        bin s4                                            319          1 Covered    
        bin s5                                            247          1 Covered    
        bin s6                                            193          1 Covered    
        bin s7                                            299          1 Covered    
    Coverpoint bypasses::dr_dr_cov                     100.0%        100 Covered    
        bin s0                                            564          1 Covered    
        bin s1                                            491          1 Covered    
        bin s2                                            405          1 Covered    
        bin s3                                            551          1 Covered    
        bin s4                                            649          1 Covered    
        bin s5                                            444          1 Covered    
        bin s6                                            404          1 Covered    
        bin s7                                            504          1 Covered    
    Cross bypasses::cx_IRsrc1_IREXec                    72.9%        100 Uncovered  
        bin <s0,s['b0000]>                                 76          1 Covered    
        bin <s0,s['b0001]>                                 70          1 Covered    
        bin <s0,s['b0010]>                                 34          1 Covered    
        bin <s0,s['b0011]>                                  0          1 ZERO       
        bin <s0,s['b0101]>                                 73          1 Covered    
        bin <s0,s['b0110]>                                  1          1 Covered    
        bin <s0,s['b0111]>                                 40          1 Covered    
        bin <s0,s['b1001]>                                  1          1 Covered    
        bin <s0,s['b1010]>                                  0          1 ZERO       
        bin <s0,s['b1011]>                                  0          1 ZERO       
        bin <s0,s['b1100]>                                  0          1 ZERO       
        bin <s0,s['b1110]>                                135          1 Covered    
        bin <s1,s['b0000]>                                 41          1 Covered    
        bin <s1,s['b0001]>                                  1          1 Covered    
        bin <s1,s['b0010]>                                  1          1 Covered    
        bin <s1,s['b0011]>                                  1          1 Covered    
        bin <s1,s['b0101]>                                  2          1 Covered    
        bin <s1,s['b0110]>                                  0          1 ZERO       
        bin <s1,s['b0111]>                                  0          1 ZERO       
        bin <s1,s['b1001]>                                  1          1 Covered    
        bin <s1,s['b1010]>                                  2          1 Covered    
        bin <s1,s['b1011]>                                  0          1 ZERO       
        bin <s1,s['b1100]>                                  5          1 Covered    
        bin <s1,s['b1110]>                                  3          1 Covered    
        bin <s2,s['b0000]>                                 19          1 Covered    
        bin <s2,s['b0001]>                                  3          1 Covered    
        bin <s2,s['b0010]>                                 33          1 Covered    
        bin <s2,s['b0011]>                                  0          1 ZERO       
        bin <s2,s['b0101]>                                  4          1 Covered    
        bin <s2,s['b0110]>                                 65          1 Covered    
        bin <s2,s['b0111]>                                 65          1 Covered    
        bin <s2,s['b1001]>                                 33          1 Covered    
        bin <s2,s['b1010]>                                  1          1 Covered    
        bin <s2,s['b1011]>                                 38          1 Covered    
        bin <s2,s['b1100]>                                  1          1 Covered    
        bin <s2,s['b1110]>                                 35          1 Covered    
        bin <s3,s['b0000]>                                 41          1 Covered    
        bin <s3,s['b0001]>                                  0          1 ZERO       
        bin <s3,s['b0010]>                                  2          1 Covered    
        bin <s3,s['b0011]>                                  0          1 ZERO       
        bin <s3,s['b0101]>                                  2          1 Covered    
        bin <s3,s['b0110]>                                  0          1 ZERO       
        bin <s3,s['b0111]>                                  1          1 Covered    
        bin <s3,s['b1001]>                                 70          1 Covered    
        bin <s3,s['b1010]>                                  0          1 ZERO       
        bin <s3,s['b1011]>                                  1          1 Covered    
        bin <s3,s['b1100]>                                  0          1 ZERO       
        bin <s3,s['b1110]>                                  1          1 Covered    
        bin <s4,s['b0000]>                                 14          1 Covered    
        bin <s4,s['b0001]>                                 99          1 Covered    
        bin <s4,s['b0010]>                                  4          1 Covered    
        bin <s4,s['b0011]>                                 68          1 Covered    
        bin <s4,s['b0101]>                                  1          1 Covered    
        bin <s4,s['b0110]>                                  0          1 ZERO       
        bin <s4,s['b0111]>                                  5          1 Covered    
        bin <s4,s['b1001]>                                  0          1 ZERO       
        bin <s4,s['b1010]>                                 85          1 Covered    
        bin <s4,s['b1011]>                                  0          1 ZERO       
        bin <s4,s['b1100]>                                 42          1 Covered    
        bin <s4,s['b1110]>                                  1          1 Covered    
        bin <s5,s['b0000]>                                 80          1 Covered    
        bin <s5,s['b0001]>                                  1          1 Covered    
        bin <s5,s['b0010]>                                 38          1 Covered    
        bin <s5,s['b0011]>                                  0          1 ZERO       
        bin <s5,s['b0101]>                                  0          1 ZERO       
        bin <s5,s['b0110]>                                  0          1 ZERO       
        bin <s5,s['b0111]>                                 33          1 Covered    
        bin <s5,s['b1001]>                                 34          1 Covered    
        bin <s5,s['b1010]>                                 18          1 Covered    
        bin <s5,s['b1011]>                                  0          1 ZERO       
        bin <s5,s['b1100]>                                 41          1 Covered    
        bin <s5,s['b1110]>                                  2          1 Covered    
        bin <s6,s['b0000]>                                  7          1 Covered    
        bin <s6,s['b0001]>                                  1          1 Covered    
        bin <s6,s['b0010]>                                  1          1 Covered    
        bin <s6,s['b0011]>                                  0          1 ZERO       
        bin <s6,s['b0101]>                                 71          1 Covered    
        bin <s6,s['b0110]>                                  0          1 ZERO       
        bin <s6,s['b0111]>                                  0          1 ZERO       
        bin <s6,s['b1001]>                                  2          1 Covered    
        bin <s6,s['b1010]>                                  1          1 Covered    
        bin <s6,s['b1011]>                                 33          1 Covered    
        bin <s6,s['b1100]>                                 73          1 Covered    
        bin <s6,s['b1110]>                                  4          1 Covered    
        bin <s7,s['b0000]>                                118          1 Covered    
        bin <s7,s['b0001]>                                 66          1 Covered    
        bin <s7,s['b0010]>                                 39          1 Covered    
        bin <s7,s['b0011]>                                  1          1 Covered    
        bin <s7,s['b0101]>                                 36          1 Covered    
        bin <s7,s['b0110]>                                  1          1 Covered    
        bin <s7,s['b0111]>                                  0          1 ZERO       
        bin <s7,s['b1001]>                                  0          1 ZERO       
        bin <s7,s['b1010]>                                  1          1 Covered    
        bin <s7,s['b1011]>                                  0          1 ZERO       
        bin <s7,s['b1100]>                                 36          1 Covered    
        bin <s7,s['b1110]>                                  1          1 Covered    
    Cross bypasses::cx_IRsrc2_IREXec                    75.0%        100 Uncovered  
        bin <s0,s['b0000]>                                 12          1 Covered    
        bin <s0,s['b0001]>                                  1          1 Covered    
        bin <s0,s['b0010]>                                100          1 Covered    
        bin <s0,s['b0011]>                                  0          1 ZERO       
        bin <s0,s['b0101]>                                  2          1 Covered    
        bin <s0,s['b0110]>                                  0          1 ZERO       
        bin <s0,s['b0111]>                                 38          1 Covered    
        bin <s0,s['b1001]>                                  0          1 ZERO       
        bin <s0,s['b1010]>                                  0          1 ZERO       
        bin <s0,s['b1011]>                                  1          1 Covered    
        bin <s0,s['b1100]>                                  0          1 ZERO       
        bin <s0,s['b1110]>                                103          1 Covered    
        bin <s1,s['b0000]>                                 65          1 Covered    
        bin <s1,s['b0001]>                                  2          1 Covered    
        bin <s1,s['b0010]>                                 35          1 Covered    
        bin <s1,s['b0011]>                                  0          1 ZERO       
        bin <s1,s['b0101]>                                  3          1 Covered    
        bin <s1,s['b0110]>                                 71          1 Covered    
        bin <s1,s['b0111]>                                 65          1 Covered    
        bin <s1,s['b1001]>                                  0          1 ZERO       
        bin <s1,s['b1010]>                                  1          1 Covered    
        bin <s1,s['b1011]>                                  0          1 ZERO       
        bin <s1,s['b1100]>                                 69          1 Covered    
        bin <s1,s['b1110]>                                  2          1 Covered    
        bin <s2,s['b0000]>                                 20          1 Covered    
        bin <s2,s['b0001]>                                  1          1 Covered    
        bin <s2,s['b0010]>                                  0          1 ZERO       
        bin <s2,s['b0011]>                                  1          1 Covered    
        bin <s2,s['b0101]>                                  1          1 Covered    
        bin <s2,s['b0110]>                                  1          1 Covered    
        bin <s2,s['b0111]>                                 34          1 Covered    
        bin <s2,s['b1001]>                                  0          1 ZERO       
        bin <s2,s['b1010]>                                 17          1 Covered    
        bin <s2,s['b1011]>                                  0          1 ZERO       
        bin <s2,s['b1100]>                                  3          1 Covered    
        bin <s2,s['b1110]>                                 68          1 Covered    
        bin <s3,s['b0000]>                                  3          1 Covered    
        bin <s3,s['b0001]>                                  0          1 ZERO       
        bin <s3,s['b0010]>                                 15          1 Covered    
        bin <s3,s['b0011]>                                 68          1 Covered    
        bin <s3,s['b0101]>                                  0          1 ZERO       
        bin <s3,s['b0110]>                                 35          1 Covered    
        bin <s3,s['b0111]>                                  1          1 Covered    
        bin <s3,s['b1001]>                                  0          1 ZERO       
        bin <s3,s['b1010]>                                  0          1 ZERO       
        bin <s3,s['b1011]>                                  0          1 ZERO       
        bin <s3,s['b1100]>                                  2          1 Covered    
        bin <s3,s['b1110]>                                 36          1 Covered    
        bin <s4,s['b0000]>                                  7          1 Covered    
        bin <s4,s['b0001]>                                  2          1 Covered    
        bin <s4,s['b0010]>                                  1          1 Covered    
        bin <s4,s['b0011]>                                  1          1 Covered    
        bin <s4,s['b0101]>                                  0          1 ZERO       
        bin <s4,s['b0110]>                                 33          1 Covered    
        bin <s4,s['b0111]>                                 53          1 Covered    
        bin <s4,s['b1001]>                                  1          1 Covered    
        bin <s4,s['b1010]>                                124          1 Covered    
        bin <s4,s['b1011]>                                124          1 Covered    
        bin <s4,s['b1100]>                                  1          1 Covered    
        bin <s4,s['b1110]>                                  3          1 Covered    
        bin <s5,s['b0000]>                                 15          1 Covered    
        bin <s5,s['b0001]>                                  2          1 Covered    
        bin <s5,s['b0010]>                                  0          1 ZERO       
        bin <s5,s['b0011]>                                 70          1 Covered    
        bin <s5,s['b0101]>                                 66          1 Covered    
        bin <s5,s['b0110]>                                  1          1 Covered    
        bin <s5,s['b0111]>                                  0          1 ZERO       
        bin <s5,s['b1001]>                                  0          1 ZERO       
        bin <s5,s['b1010]>                                  1          1 Covered    
        bin <s5,s['b1011]>                                 39          1 Covered    
        bin <s5,s['b1100]>                                 41          1 Covered    
        bin <s5,s['b1110]>                                 35          1 Covered    
        bin <s6,s['b0000]>                                 48          1 Covered    
        bin <s6,s['b0001]>                                 98          1 Covered    
        bin <s6,s['b0010]>                                  1          1 Covered    
        bin <s6,s['b0011]>                                  0          1 ZERO       
        bin <s6,s['b0101]>                                  6          1 Covered    
        bin <s6,s['b0110]>                                 66          1 Covered    
        bin <s6,s['b0111]>                                  1          1 Covered    
        bin <s6,s['b1001]>                                  1          1 Covered    
        bin <s6,s['b1010]>                                  0          1 ZERO       
        bin <s6,s['b1011]>                                 33          1 Covered    
        bin <s6,s['b1100]>                                  2          1 Covered    
        bin <s6,s['b1110]>                                  3          1 Covered    
        bin <s7,s['b0000]>                                  7          1 Covered    
        bin <s7,s['b0001]>                                 17          1 Covered    
        bin <s7,s['b0010]>                                 71          1 Covered    
        bin <s7,s['b0011]>                                  2          1 Covered    
        bin <s7,s['b0101]>                                  2          1 Covered    
        bin <s7,s['b0110]>                                  1          1 Covered    
        bin <s7,s['b0111]>                                  1          1 Covered    
        bin <s7,s['b1001]>                                  2          1 Covered    
        bin <s7,s['b1010]>                                  0          1 ZERO       
        bin <s7,s['b1011]>                                  0          1 ZERO       
        bin <s7,s['b1100]>                                  5          1 Covered    
        bin <s7,s['b1110]>                                  2          1 Covered    
    Cross bypasses::cx_IRdr_IREXec                      86.5%        100 Uncovered  
        bin <s0,s['b0000]>                                 65          1 Covered    
        bin <s0,s['b0001]>                                  0          1 ZERO       
        bin <s0,s['b0010]>                                169          1 Covered    
        bin <s0,s['b0011]>                                  0          1 ZERO       
        bin <s0,s['b0101]>                                 72          1 Covered    
        bin <s0,s['b0110]>                                  0          1 ZERO       
        bin <s0,s['b0111]>                                  0          1 ZERO       
        bin <s0,s['b1001]>                                 33          1 Covered    
        bin <s0,s['b1010]>                                  0          1 ZERO       
        bin <s0,s['b1011]>                                172          1 Covered    
        bin <s0,s['b1100]>                                 16          1 Covered    
        bin <s0,s['b1110]>                                 37          1 Covered    
        bin <s1,s['b0000]>                                 68          1 Covered    
        bin <s1,s['b0001]>                                  3          1 Covered    
        bin <s1,s['b0010]>                                 66          1 Covered    
        bin <s1,s['b0011]>                                114          1 Covered    
        bin <s1,s['b0101]>                                 38          1 Covered    
        bin <s1,s['b0110]>                                 83          1 Covered    
        bin <s1,s['b0111]>                                 91          1 Covered    
        bin <s1,s['b1001]>                                  0          1 ZERO       
        bin <s1,s['b1010]>                                  0          1 ZERO       
        bin <s1,s['b1011]>                                  0          1 ZERO       
        bin <s1,s['b1100]>                                 21          1 Covered    
        bin <s1,s['b1110]>                                  7          1 Covered    
        bin <s2,s['b0000]>                                105          1 Covered    
        bin <s2,s['b0001]>                                  3          1 Covered    
        bin <s2,s['b0010]>                                 37          1 Covered    
        bin <s2,s['b0011]>                                 76          1 Covered    
        bin <s2,s['b0101]>                                  8          1 Covered    
        bin <s2,s['b0110]>                                 33          1 Covered    
        bin <s2,s['b0111]>                                 38          1 Covered    
        bin <s2,s['b1001]>                                  0          1 ZERO       
        bin <s2,s['b1010]>                                 67          1 Covered    
        bin <s2,s['b1011]>                                  0          1 ZERO       
        bin <s2,s['b1100]>                                 37          1 Covered    
        bin <s2,s['b1110]>                                  1          1 Covered    
        bin <s3,s['b0000]>                                 35          1 Covered    
        bin <s3,s['b0001]>                                  2          1 Covered    
        bin <s3,s['b0010]>                                 84          1 Covered    
        bin <s3,s['b0011]>                                136          1 Covered    
        bin <s3,s['b0101]>                                 41          1 Covered    
        bin <s3,s['b0110]>                                 36          1 Covered    
        bin <s3,s['b0111]>                                 38          1 Covered    
        bin <s3,s['b1001]>                                  0          1 ZERO       
        bin <s3,s['b1010]>                                133          1 Covered    
        bin <s3,s['b1011]>                                  1          1 Covered    
        bin <s3,s['b1100]>                                 10          1 Covered    
        bin <s3,s['b1110]>                                 35          1 Covered    
        bin <s4,s['b0000]>                                 81          1 Covered    
        bin <s4,s['b0001]>                                 33          1 Covered    
        bin <s4,s['b0010]>                                 43          1 Covered    
        bin <s4,s['b0011]>                                 33          1 Covered    
        bin <s4,s['b0101]>                                  1          1 Covered    
        bin <s4,s['b0110]>                                103          1 Covered    
        bin <s4,s['b0111]>                                129          1 Covered    
        bin <s4,s['b1001]>                                  5          1 Covered    
        bin <s4,s['b1010]>                                 71          1 Covered    
        bin <s4,s['b1011]>                                 86          1 Covered    
        bin <s4,s['b1100]>                                 57          1 Covered    
        bin <s4,s['b1110]>                                  7          1 Covered    
        bin <s5,s['b0000]>                                136          1 Covered    
        bin <s5,s['b0001]>                                  4          1 Covered    
        bin <s5,s['b0010]>                                 66          1 Covered    
        bin <s5,s['b0011]>                                 38          1 Covered    
        bin <s5,s['b0101]>                                  3          1 Covered    
        bin <s5,s['b0110]>                                 35          1 Covered    
        bin <s5,s['b0111]>                                 38          1 Covered    
        bin <s5,s['b1001]>                                  9          1 Covered    
        bin <s5,s['b1010]>                                  0          1 ZERO       
        bin <s5,s['b1011]>                                 86          1 Covered    
        bin <s5,s['b1100]>                                 24          1 Covered    
        bin <s5,s['b1110]>                                  5          1 Covered    
        bin <s6,s['b0000]>                                 76          1 Covered    
        bin <s6,s['b0001]>                                  3          1 Covered    
        bin <s6,s['b0010]>                                 39          1 Covered    
        bin <s6,s['b0011]>                                  1          1 Covered    
        bin <s6,s['b0101]>                                  5          1 Covered    
        bin <s6,s['b0110]>                                 65          1 Covered    
        bin <s6,s['b0111]>                                  1          1 Covered    
        bin <s6,s['b1001]>                                  7          1 Covered    
        bin <s6,s['b1010]>                                  1          1 Covered    
        bin <s6,s['b1011]>                                189          1 Covered    
        bin <s6,s['b1100]>                                 12          1 Covered    
        bin <s6,s['b1110]>                                  5          1 Covered    
        bin <s7,s['b0000]>                                 53          1 Covered    
        bin <s7,s['b0001]>                                 35          1 Covered    
        bin <s7,s['b0010]>                                 67          1 Covered    
        bin <s7,s['b0011]>                                 76          1 Covered    
        bin <s7,s['b0101]>                                  2          1 Covered    
        bin <s7,s['b0110]>                                  0          1 ZERO       
        bin <s7,s['b0111]>                                 69          1 Covered    
        bin <s7,s['b1001]>                                 37          1 Covered    
        bin <s7,s['b1010]>                                  6          1 Covered    
        bin <s7,s['b1011]>                                140          1 Covered    
        bin <s7,s['b1100]>                                 13          1 Covered    
        bin <s7,s['b1110]>                                  6          1 Covered    
 TYPE /Packet_sv_unit/Scoreboard/cache_inputs           95.8%        100 Uncovered  
    Coverpoint cache_inputs::rd_cov                    100.0%        100 Covered    
        bin auto['b0]                                    5180          1 Covered    
        bin auto['b1]                                    8138          1 Covered    
    Coverpoint cache_inputs::addr_cov                  100.0%        100 Covered    
        bin auto['b0000000000000000:'b0010101010101001] 
                                                         5070          1 Covered    
        bin auto['b0010101010101010:'b0101010101010011] 
                                                          753          1 Covered    
        bin auto['b0101010101010100:'b0111111111111101] 
                                                         1218          1 Covered    
        bin auto['b0111111111111110:'b1010101010100111] 
                                                         1369          1 Covered    
        bin auto['b1010101010101000:'b1101010101010001] 
                                                          825          1 Covered    
        bin auto['b1101010101010010:'b1111111111111111] 
                                                         5763          1 Covered    
    Coverpoint cache_inputs::state_cov                 100.0%        100 Covered    
        bin s['b0000]                                    2165          1 Covered    
        bin s['b0001]                                     759          1 Covered    
        bin s['b0010]                                    5041          1 Covered    
        bin s['b0011]                                    4536          1 Covered    
        bin s['b0100]                                     489          1 Covered    
        bin s['b0101]                                     489          1 Covered    
        bin s['b0110]                                     489          1 Covered    
        bin s['b0111]                                     615          1 Covered    
        bin s['b1000]                                     415          1 Covered    
    Coverpoint cache_inputs::state_cov2                100.0%        100 Covered    
        bin t                                            3626          1 Covered    
    Coverpoint cache_inputs::miss_cov                  100.0%        100 Covered    
        bin auto['b0]                                    8551          1 Covered    
        bin auto['b1]                                    4767          1 Covered    
    Coverpoint cache_inputs::blockdata_cov             100.0%        100 Covered    
        bin b['b0000000000000000000000000000000000000000000000000000000000000000] 
                                                           53          1 Covered    
        bin b['b0101010101010101010101010101010101010101010101010101010101010101] 
                                                           80          1 Covered    
        bin b['b1010101010101010101010101010101010101010101010101010101010101010] 
                                                           47          1 Covered    
        bin b['b1111111111111111111111111111111111111111111111111111111111111111] 
                                                          115          1 Covered    
    Coverpoint cache_inputs::blockdata_addr_cov        100.0%        100 Covered    
        bin auto['b0000000000:'b0011111111]              3850          1 Covered    
        bin auto['b0100000000:'b0111111111]              1451          1 Covered    
        bin auto['b1000000000:'b1011111111]              1744          1 Covered    
        bin auto['b1100000000:'b1111111111]              6103          1 Covered    
    Coverpoint cache_inputs::index_cov                 100.0%        100 Covered    
        bin i['b0000]                                    1113          1 Covered    
        bin i['b0001]                                     915          1 Covered    
        bin i['b0010]                                     912          1 Covered    
        bin i['b0011]                                     544          1 Covered    
        bin i['b0100]                                     761          1 Covered    
        bin i['b0101]                                     755          1 Covered    
        bin i['b0110]                                     668          1 Covered    
        bin i['b0111]                                    1164          1 Covered    
        bin i['b1000]                                     638          1 Covered    
        bin i['b1001]                                     838          1 Covered    
        bin i['b1010]                                     629          1 Covered    
        bin i['b1011]                                     793          1 Covered    
        bin i['b1100]                                     947          1 Covered    
        bin i['b1101]                                    1034          1 Covered    
        bin i['b1110]                                     770          1 Covered    
        bin i['b1111]                                     837          1 Covered    
    Coverpoint cache_inputs::din_cov                    75.0%        100 Uncovered  
        bin b['b0000000000000000]                        8189          1 Covered    
        bin b['b0101010101010101]                         139          1 Covered    
        bin b['b1010101010101010]                         111          1 Covered    
        bin b['b1111111111111111]                           0          1 ZERO       
    Coverpoint cache_inputs::count_cov                 100.0%        100 Covered    
        bin c['b00]                                      8194          1 Covered    
        bin c['b01]                                      2268          1 Covered    
        bin c['b10]                                      2268          1 Covered    
        bin c['b11]                                      2268          1 Covered    
    Coverpoint cache_inputs::valid_cov                 100.0%        100 Covered    
        bin auto['b0]                                     522          1 Covered    
        bin auto['b1]                                   12796          1 Covered    
    Coverpoint cache_inputs::offdata_cov               100.0%        100 Covered    
        bin b['b0000000000000000]                          44          1 Covered    
        bin b['b0101010101010101]                          64          1 Covered    
        bin b['b1010101010101010]                          36          1 Covered    
        bin b['b1111111111111111]                          48          1 Covered    
    Coverpoint cache_inputs::addr_index_cov            100.0%        100 Covered    
        bin auto['b0000]                                 1113          1 Covered    
        bin auto['b0001]                                  915          1 Covered    
        bin auto['b0010]                                  912          1 Covered    
        bin auto['b0011]                                  544          1 Covered    
        bin auto['b0100]                                  761          1 Covered    
        bin auto['b0101]                                  755          1 Covered    
        bin auto['b0110]                                  668          1 Covered    
        bin auto['b0111]                                 1164          1 Covered    
        bin auto['b1000]                                  638          1 Covered    
        bin auto['b1001]                                  838          1 Covered    
        bin auto['b1010]                                  629          1 Covered    
        bin auto['b1011]                                  793          1 Covered    
        bin auto['b1100]                                  947          1 Covered    
        bin auto['b1101]                                 1034          1 Covered    
        bin auto['b1110]                                  770          1 Covered    
        bin auto['b1111]                                  837          1 Covered    
    Coverpoint cache_inputs::addr_offset_cov           100.0%        100 Covered    
        bin auto['b00]                                   3546          1 Covered    
        bin auto['b01]                                   3131          1 Covered    
        bin auto['b10]                                   3505          1 Covered    
        bin auto['b11]                                   3136          1 Covered    
    Coverpoint cache_inputs::ramrd_cov                 100.0%        100 Covered    
        bin auto['b0]                                    4647          1 Covered    
        bin auto['b1]                                   10351          1 Covered    
    Coverpoint cache_inputs::state2_cov                100.0%        100 Covered    
        bin s                                            5041          1 Covered    
    Coverpoint cache_inputs::state4_cov                100.0%        100 Covered    
        bin s                                             489          1 Covered    
    Coverpoint cache_inputs::macc_cov                  100.0%        100 Covered    
        bin auto['b0]                                    1680          1 Covered    
        bin auto['b1]                                   13318          1 Covered    
    Coverpoint cache_inputs::rrdy2_cov                 100.0%        100 Covered    
        bin auto['b0]                                   14240          1 Covered    
        bin auto['b1]                                     758          1 Covered    
    Coverpoint cache_inputs::rdrdy2_cov                100.0%        100 Covered    
        bin auto['b0]                                   10336          1 Covered    
        bin auto['b1]                                    4662          1 Covered    
    Coverpoint cache_inputs::wacpt2_cov                100.0%        100 Covered    
        bin auto['b0]                                   13894          1 Covered    
        bin auto['b1]                                    1104          1 Covered    
    Cross cache_inputs::cx_proc_interface_1             75.0%        100 Uncovered  
        bin <auto['b0],auto['b0],b['b0000000000000000000000000000000000000000000000000000000000000000]> 
                                                            4          1 Covered    
        bin <auto['b1],auto['b0],b['b0000000000000000000000000000000000000000000000000000000000000000]> 
                                                            2          1 Covered    
        bin <auto['b0],auto['b1],b['b0000000000000000000000000000000000000000000000000000000000000000]> 
                                                           15          1 Covered    
        bin <auto['b1],auto['b1],b['b0000000000000000000000000000000000000000000000000000000000000000]> 
                                                           32          1 Covered    
        bin <auto['b0],auto['b0],b['b0101010101010101010101010101010101010101010101010101010101010101]> 
                                                            0          1 ZERO       
        bin <auto['b1],auto['b0],b['b0101010101010101010101010101010101010101010101010101010101010101]> 
                                                           24          1 Covered    
        bin <auto['b0],auto['b1],b['b0101010101010101010101010101010101010101010101010101010101010101]> 
                                                            0          1 ZERO       
        bin <auto['b1],auto['b1],b['b0101010101010101010101010101010101010101010101010101010101010101]> 
                                                           56          1 Covered    
        bin <auto['b0],auto['b0],b['b1010101010101010101010101010101010101010101010101010101010101010]> 
                                                            0          1 ZERO       
        bin <auto['b1],auto['b0],b['b1010101010101010101010101010101010101010101010101010101010101010]> 
                                                            5          1 Covered    
        bin <auto['b0],auto['b1],b['b1010101010101010101010101010101010101010101010101010101010101010]> 
                                                            0          1 ZERO       
        bin <auto['b1],auto['b1],b['b1010101010101010101010101010101010101010101010101010101010101010]> 
                                                           42          1 Covered    
        bin <auto['b0],auto['b0],b['b1111111111111111111111111111111111111111111111111111111111111111]> 
                                                            4          1 Covered    
        bin <auto['b1],auto['b0],b['b1111111111111111111111111111111111111111111111111111111111111111]> 
                                                            1          1 Covered    
        bin <auto['b0],auto['b1],b['b1111111111111111111111111111111111111111111111111111111111111111]> 
                                                           30          1 Covered    
        bin <auto['b1],auto['b1],b['b1111111111111111111111111111111111111111111111111111111111111111]> 
                                                           80          1 Covered    
    Cross cache_inputs::cx_proc_interface_2            100.0%        100 Covered    
        bin <auto['b0],auto['b0],auto['b0000000000:'b0011111111]> 
                                                          998          1 Covered    
        bin <auto['b1],auto['b0],auto['b0000000000:'b0011111111]> 
                                                         1357          1 Covered    
        bin <auto['b0],auto['b1],auto['b0000000000:'b0011111111]> 
                                                          577          1 Covered    
        bin <auto['b1],auto['b1],auto['b0000000000:'b0011111111]> 
                                                          918          1 Covered    
        bin <auto['b0],auto['b0],auto['b0100000000:'b0111111111]> 
                                                          458          1 Covered    
        bin <auto['b1],auto['b0],auto['b0100000000:'b0111111111]> 
                                                          489          1 Covered    
        bin <auto['b0],auto['b1],auto['b0100000000:'b0111111111]> 
                                                          180          1 Covered    
        bin <auto['b1],auto['b1],auto['b0100000000:'b0111111111]> 
                                                          324          1 Covered    
        bin <auto['b0],auto['b0],auto['b1000000000:'b1011111111]> 
                                                          358          1 Covered    
        bin <auto['b1],auto['b0],auto['b1000000000:'b1011111111]> 
                                                          817          1 Covered    
        bin <auto['b0],auto['b1],auto['b1000000000:'b1011111111]> 
                                                          225          1 Covered    
        bin <auto['b1],auto['b1],auto['b1000000000:'b1011111111]> 
                                                          344          1 Covered    
        bin <auto['b0],auto['b0],auto['b1100000000:'b1111111111]> 
                                                         1432          1 Covered    
        bin <auto['b1],auto['b0],auto['b1100000000:'b1111111111]> 
                                                         2642          1 Covered    
        bin <auto['b0],auto['b1],auto['b1100000000:'b1111111111]> 
                                                          922          1 Covered    
        bin <auto['b1],auto['b1],auto['b1100000000:'b1111111111]> 
                                                         1107          1 Covered    
    Cross cache_inputs::cx_validarray1                 100.0%        100 Covered    
        bin <i['b0000],s['b0000]>                          37          1 Covered    
        bin <i['b0001],s['b0000]>                          33          1 Covered    
        bin <i['b0010],s['b0000]>                          30          1 Covered    
        bin <i['b0011],s['b0000]>                          18          1 Covered    
        bin <i['b0100],s['b0000]>                          31          1 Covered    
        bin <i['b0101],s['b0000]>                          25          1 Covered    
        bin <i['b0110],s['b0000]>                          23          1 Covered    
        bin <i['b0111],s['b0000]>                          39          1 Covered    
        bin <i['b1000],s['b0000]>                          22          1 Covered    
        bin <i['b1001],s['b0000]>                          33          1 Covered    
        bin <i['b1010],s['b0000]>                          24          1 Covered    
        bin <i['b1011],s['b0000]>                          29          1 Covered    
        bin <i['b1100],s['b0000]>                          36          1 Covered    
        bin <i['b1101],s['b0000]>                          46          1 Covered    
        bin <i['b1110],s['b0000]>                          27          1 Covered    
        bin <i['b1111],s['b0000]>                          32          1 Covered    
        bin <i['b0000],s['b0001]>                          63          1 Covered    
        bin <i['b0001],s['b0001]>                          48          1 Covered    
        bin <i['b0010],s['b0001]>                          42          1 Covered    
        bin <i['b0011],s['b0001]>                          30          1 Covered    
        bin <i['b0100],s['b0001]>                          45          1 Covered    
        bin <i['b0101],s['b0001]>                          45          1 Covered    
        bin <i['b0110],s['b0001]>                          45          1 Covered    
        bin <i['b0111],s['b0001]>                          69          1 Covered    
        bin <i['b1000],s['b0001]>                          27          1 Covered    
        bin <i['b1001],s['b0001]>                          51          1 Covered    
        bin <i['b1010],s['b0001]>                          33          1 Covered    
        bin <i['b1011],s['b0001]>                          42          1 Covered    
        bin <i['b1100],s['b0001]>                          60          1 Covered    
        bin <i['b1101],s['b0001]>                          57          1 Covered    
        bin <i['b1110],s['b0001]>                          51          1 Covered    
        bin <i['b1111],s['b0001]>                          51          1 Covered    
        bin <i['b0000],s['b0010]>                         415          1 Covered    
        bin <i['b0001],s['b0010]>                         340          1 Covered    
        bin <i['b0010],s['b0010]>                         320          1 Covered    
        bin <i['b0011],s['b0010]>                         210          1 Covered    
        bin <i['b0100],s['b0010]>                         295          1 Covered    
        bin <i['b0101],s['b0010]>                         295          1 Covered    
        bin <i['b0110],s['b0010]>                         275          1 Covered    
        bin <i['b0111],s['b0010]>                         445          1 Covered    
        bin <i['b1000],s['b0010]>                         225          1 Covered    
        bin <i['b1001],s['b0010]>                         325          1 Covered    
        bin <i['b1010],s['b0010]>                         221          1 Covered    
        bin <i['b1011],s['b0010]>                         280          1 Covered    
        bin <i['b1100],s['b0010]>                         370          1 Covered    
        bin <i['b1101],s['b0010]>                         385          1 Covered    
        bin <i['b1110],s['b0010]>                         315          1 Covered    
        bin <i['b1111],s['b0010]>                         325          1 Covered    
        bin <i['b0000],s['b0011]>                         372          1 Covered    
        bin <i['b0001],s['b0011]>                         312          1 Covered    
        bin <i['b0010],s['b0011]>                         300          1 Covered    
        bin <i['b0011],s['b0011]>                         192          1 Covered    
        bin <i['b0100],s['b0011]>                         264          1 Covered    
        bin <i['b0101],s['b0011]>                         264          1 Covered    
        bin <i['b0110],s['b0011]>                         240          1 Covered    
        bin <i['b0111],s['b0011]>                         396          1 Covered    
        bin <i['b1000],s['b0011]>                         216          1 Covered    
        bin <i['b1001],s['b0011]>                         288          1 Covered    
        bin <i['b1010],s['b0011]>                         204          1 Covered    
        bin <i['b1011],s['b0011]>                         252          1 Covered    
        bin <i['b1100],s['b0011]>                         324          1 Covered    
        bin <i['b1101],s['b0011]>                         348          1 Covered    
        bin <i['b1110],s['b0011]>                         276          1 Covered    
        bin <i['b1111],s['b0011]>                         288          1 Covered    
        bin <i['b0000],s['b0100]>                          45          1 Covered    
        bin <i['b0001],s['b0100]>                          36          1 Covered    
        bin <i['b0010],s['b0100]>                          45          1 Covered    
        bin <i['b0011],s['b0100]>                          18          1 Covered    
        bin <i['b0100],s['b0100]>                          24          1 Covered    
        bin <i['b0101],s['b0100]>                          24          1 Covered    
        bin <i['b0110],s['b0100]>                          15          1 Covered    
        bin <i['b0111],s['b0100]>                          42          1 Covered    
        bin <i['b1000],s['b0100]>                          30          1 Covered    
        bin <i['b1001],s['b0100]>                          27          1 Covered    
        bin <i['b1010],s['b0100]>                          30          1 Covered    
        bin <i['b1011],s['b0100]>                          39          1 Covered    
        bin <i['b1100],s['b0100]>                          30          1 Covered    
        bin <i['b1101],s['b0100]>                          39          1 Covered    
        bin <i['b1110],s['b0100]>                          18          1 Covered    
        bin <i['b1111],s['b0100]>                          27          1 Covered    
        bin <i['b0000],s['b0101]>                          45          1 Covered    
        bin <i['b0001],s['b0101]>                          36          1 Covered    
        bin <i['b0010],s['b0101]>                          45          1 Covered    
        bin <i['b0011],s['b0101]>                          18          1 Covered    
        bin <i['b0100],s['b0101]>                          24          1 Covered    
        bin <i['b0101],s['b0101]>                          24          1 Covered    
        bin <i['b0110],s['b0101]>                          15          1 Covered    
        bin <i['b0111],s['b0101]>                          42          1 Covered    
        bin <i['b1000],s['b0101]>                          30          1 Covered    
        bin <i['b1001],s['b0101]>                          27          1 Covered    
        bin <i['b1010],s['b0101]>                          30          1 Covered    
        bin <i['b1011],s['b0101]>                          39          1 Covered    
        bin <i['b1100],s['b0101]>                          30          1 Covered    
        bin <i['b1101],s['b0101]>                          39          1 Covered    
        bin <i['b1110],s['b0101]>                          18          1 Covered    
        bin <i['b1111],s['b0101]>                          27          1 Covered    
        bin <i['b0000],s['b0110]>                          45          1 Covered    
        bin <i['b0001],s['b0110]>                          36          1 Covered    
        bin <i['b0010],s['b0110]>                          45          1 Covered    
        bin <i['b0011],s['b0110]>                          18          1 Covered    
        bin <i['b0100],s['b0110]>                          24          1 Covered    
        bin <i['b0101],s['b0110]>                          24          1 Covered    
        bin <i['b0110],s['b0110]>                          15          1 Covered    
        bin <i['b0111],s['b0110]>                          42          1 Covered    
        bin <i['b1000],s['b0110]>                          30          1 Covered    
        bin <i['b1001],s['b0110]>                          27          1 Covered    
        bin <i['b1010],s['b0110]>                          30          1 Covered    
        bin <i['b1011],s['b0110]>                          39          1 Covered    
        bin <i['b1100],s['b0110]>                          30          1 Covered    
        bin <i['b1101],s['b0110]>                          39          1 Covered    
        bin <i['b1110],s['b0110]>                          18          1 Covered    
        bin <i['b1111],s['b0110]>                          27          1 Covered    
        bin <i['b0000],s['b0111]>                          55          1 Covered    
        bin <i['b0001],s['b0111]>                          46          1 Covered    
        bin <i['b0010],s['b0111]>                          56          1 Covered    
        bin <i['b0011],s['b0111]>                          24          1 Covered    
        bin <i['b0100],s['b0111]>                          31          1 Covered    
        bin <i['b0101],s['b0111]>                          31          1 Covered    
        bin <i['b0110],s['b0111]>                          20          1 Covered    
        bin <i['b0111],s['b0111]>                          52          1 Covered    
        bin <i['b1000],s['b0111]>                          39          1 Covered    
        bin <i['b1001],s['b0111]>                          34          1 Covered    
        bin <i['b1010],s['b0111]>                          37          1 Covered    
        bin <i['b1011],s['b0111]>                          46          1 Covered    
        bin <i['b1100],s['b0111]>                          37          1 Covered    
        bin <i['b1101],s['b0111]>                          49          1 Covered    
        bin <i['b1110],s['b0111]>                          24          1 Covered    
        bin <i['b1111],s['b0111]>                          34          1 Covered    
        bin <i['b0000],s['b1000]>                          36          1 Covered    
        bin <i['b0001],s['b1000]>                          28          1 Covered    
        bin <i['b0010],s['b1000]>                          29          1 Covered    
        bin <i['b0011],s['b1000]>                          16          1 Covered    
        bin <i['b0100],s['b1000]>                          23          1 Covered    
        bin <i['b0101],s['b1000]>                          23          1 Covered    
        bin <i['b0110],s['b1000]>                          20          1 Covered    
        bin <i['b0111],s['b1000]>                          37          1 Covered    
        bin <i['b1000],s['b1000]>                          19          1 Covered    
        bin <i['b1001],s['b1000]>                          26          1 Covered    
        bin <i['b1010],s['b1000]>                          20          1 Covered    
        bin <i['b1011],s['b1000]>                          27          1 Covered    
        bin <i['b1100],s['b1000]>                          30          1 Covered    
        bin <i['b1101],s['b1000]>                          32          1 Covered    
        bin <i['b1110],s['b1000]>                          23          1 Covered    
        bin <i['b1111],s['b1000]>                          26          1 Covered    
    Cross cache_inputs::cx_validarray2                 100.0%        100 Covered    
        bin <i['b0000],auto['b0]>                          32          1 Covered    
        bin <i['b0001],auto['b0]>                          32          1 Covered    
        bin <i['b0010],auto['b0]>                          32          1 Covered    
        bin <i['b0011],auto['b0]>                          37          1 Covered    
        bin <i['b0100],auto['b0]>                          32          1 Covered    
        bin <i['b0101],auto['b0]>                          32          1 Covered    
        bin <i['b0110],auto['b0]>                          32          1 Covered    
        bin <i['b0111],auto['b0]>                          32          1 Covered    
        bin <i['b1000],auto['b0]>                          32          1 Covered    
        bin <i['b1001],auto['b0]>                          32          1 Covered    
        bin <i['b1010],auto['b0]>                          32          1 Covered    
        bin <i['b1011],auto['b0]>                          32          1 Covered    
        bin <i['b1100],auto['b0]>                          32          1 Covered    
        bin <i['b1101],auto['b0]>                          32          1 Covered    
        bin <i['b1110],auto['b0]>                          37          1 Covered    
        bin <i['b1111],auto['b0]>                          32          1 Covered    
        bin <i['b0000],auto['b1]>                        1081          1 Covered    
        bin <i['b0001],auto['b1]>                         883          1 Covered    
        bin <i['b0010],auto['b1]>                         880          1 Covered    
        bin <i['b0011],auto['b1]>                         507          1 Covered    
        bin <i['b0100],auto['b1]>                         729          1 Covered    
        bin <i['b0101],auto['b1]>                         723          1 Covered    
        bin <i['b0110],auto['b1]>                         636          1 Covered    
        bin <i['b0111],auto['b1]>                        1132          1 Covered    
        bin <i['b1000],auto['b1]>                         606          1 Covered    
        bin <i['b1001],auto['b1]>                         806          1 Covered    
        bin <i['b1010],auto['b1]>                         597          1 Covered    
        bin <i['b1011],auto['b1]>                         761          1 Covered    
        bin <i['b1100],auto['b1]>                         915          1 Covered    
        bin <i['b1101],auto['b1]>                        1002          1 Covered    
        bin <i['b1110],auto['b1]>                         733          1 Covered    
        bin <i['b1111],auto['b1]>                         805          1 Covered    
    Cross cache_inputs::cx_cachedata1                  100.0%        100 Covered    
        bin <auto['b0],c['b00],auto['b0]>                  38          1 Covered    
        bin <auto['b1],c['b00],auto['b0]>                 196          1 Covered    
        bin <auto['b0],c['b01],auto['b0]>                  12          1 Covered    
        bin <auto['b1],c['b01],auto['b0]>                  84          1 Covered    
        bin <auto['b0],c['b10],auto['b0]>                  12          1 Covered    
        bin <auto['b1],c['b10],auto['b0]>                  84          1 Covered    
        bin <auto['b0],c['b11],auto['b0]>                  12          1 Covered    
        bin <auto['b1],c['b11],auto['b0]>                  84          1 Covered    
        bin <auto['b0],c['b00],auto['b1]>                2874          1 Covered    
        bin <auto['b1],c['b00],auto['b1]>                3406          1 Covered    
        bin <auto['b0],c['b01],auto['b1]>                 744          1 Covered    
        bin <auto['b1],c['b01],auto['b1]>                1428          1 Covered    
        bin <auto['b0],c['b10],auto['b1]>                 744          1 Covered    
        bin <auto['b1],c['b10],auto['b1]>                1428          1 Covered    
        bin <auto['b0],c['b11],auto['b1]>                 744          1 Covered    
        bin <auto['b1],c['b11],auto['b1]>                1428          1 Covered    
    Cross cache_inputs::cx_cachedata3                  100.0%        100 Covered    
        bin <b['b0000000000000000000000000000000000000000000000000000000000000000],auto['b0]> 
                                                           15          1 Covered    
        bin <b['b0101010101010101010101010101010101010101010101010101010101010101],auto['b0]> 
                                                           27          1 Covered    
        bin <b['b1010101010101010101010101010101010101010101010101010101010101010],auto['b0]> 
                                                           15          1 Covered    
        bin <b['b1111111111111111111111111111111111111111111111111111111111111111],auto['b0]> 
                                                           39          1 Covered    
        bin <b['b0000000000000000000000000000000000000000000000000000000000000000],auto['b1]> 
                                                           38          1 Covered    
        bin <b['b0101010101010101010101010101010101010101010101010101010101010101],auto['b1]> 
                                                           53          1 Covered    
        bin <b['b1010101010101010101010101010101010101010101010101010101010101010],auto['b1]> 
                                                           32          1 Covered    
        bin <b['b1111111111111111111111111111111111111111111111111111111111111111],auto['b1]> 
                                                           76          1 Covered    
    Cross cache_inputs::cx_cachedata4                  100.0%        100 Covered    
        bin <auto['b0000000000:'b0011111111],auto['b0]> 
                                                         1350          1 Covered    
        bin <auto['b0100000000:'b0111111111],auto['b0]> 
                                                          510          1 Covered    
        bin <auto['b1000000000:'b1011111111],auto['b0]> 
                                                          654          1 Covered    
        bin <auto['b1100000000:'b1111111111],auto['b0]> 
                                                         2133          1 Covered    
        bin <auto['b0000000000:'b0011111111],auto['b1]> 
                                                         2500          1 Covered    
        bin <auto['b0100000000:'b0111111111],auto['b1]> 
                                                          941          1 Covered    
        bin <auto['b1000000000:'b1011111111],auto['b1]> 
                                                         1090          1 Covered    
        bin <auto['b1100000000:'b1111111111],auto['b1]> 
                                                         3970          1 Covered    
    Cross cache_inputs::cx_cachedata5                   43.8%        100 Uncovered  
        bin <b['b0000000000000000],auto['b00],s>            3          1 Covered    
        bin <b['b0101010101010101],auto['b00],s>            9          1 Covered    
        bin <b['b1010101010101010],auto['b00],s>            0          1 ZERO       
        bin <b['b1111111111111111],auto['b00],s>            0          1 ZERO       
        bin <b['b0000000000000000],auto['b01],s>            3          1 Covered    
        bin <b['b0101010101010101],auto['b01],s>            3          1 Covered    
        bin <b['b1010101010101010],auto['b01],s>            0          1 ZERO       
        bin <b['b1111111111111111],auto['b01],s>            0          1 ZERO       
        bin <b['b0000000000000000],auto['b10],s>            0          1 ZERO       
        bin <b['b0101010101010101],auto['b10],s>            0          1 ZERO       
        bin <b['b1010101010101010],auto['b10],s>            6          1 Covered    
        bin <b['b1111111111111111],auto['b10],s>            0          1 ZERO       
        bin <b['b0000000000000000],auto['b11],s>            0          1 ZERO       
        bin <b['b0101010101010101],auto['b11],s>            3          1 Covered    
        bin <b['b1010101010101010],auto['b11],s>            3          1 Covered    
        bin <b['b1111111111111111],auto['b11],s>            0          1 ZERO       
    Cross cache_inputs::cx_cachedata6                  100.0%        100 Covered    
        bin <b['b0000000000000000],c['b00],s>               3          1 Covered    
        bin <b['b0101010101010101],c['b00],s>               4          1 Covered    
        bin <b['b1010101010101010],c['b00],s>               2          1 Covered    
        bin <b['b1111111111111111],c['b00],s>               4          1 Covered    
        bin <b['b0000000000000000],c['b01],s>               2          1 Covered    
        bin <b['b0101010101010101],c['b01],s>               4          1 Covered    
        bin <b['b1010101010101010],c['b01],s>               2          1 Covered    
        bin <b['b1111111111111111],c['b01],s>               4          1 Covered    
        bin <b['b0000000000000000],c['b10],s>               2          1 Covered    
        bin <b['b0101010101010101],c['b10],s>               4          1 Covered    
        bin <b['b1010101010101010],c['b10],s>               2          1 Covered    
        bin <b['b1111111111111111],c['b10],s>               4          1 Covered    
        bin <b['b0000000000000000],c['b11],s>               2          1 Covered    
        bin <b['b0101010101010101],c['b11],s>               4          1 Covered    
        bin <b['b1010101010101010],c['b11],s>               2          1 Covered    
        bin <b['b1111111111111111],c['b11],s>               4          1 Covered    
    Cross cache_inputs::cx_meminterface                 75.0%        100 Uncovered  
        bin <auto['b0],b['b0000000000000000]>            5319          1 Covered    
        bin <auto['b1],b['b0000000000000000]>            2870          1 Covered    
        bin <auto['b0],b['b0101010101010101]>              94          1 Covered    
        bin <auto['b1],b['b0101010101010101]>              45          1 Covered    
        bin <auto['b0],b['b1010101010101010]>              66          1 Covered    
        bin <auto['b1],b['b1010101010101010]>              45          1 Covered    
        bin <auto['b0],b['b1111111111111111]>               0          1 ZERO       
        bin <auto['b1],b['b1111111111111111]>               0          1 ZERO       
 TYPE /Packet_sv_unit/Scoreboard/LC3_inputs             91.2%        100 Uncovered  
    Coverpoint LC3_inputs::mode_cov                    100.0%        100 Covered    
        bin auto['b0]                                    8459          1 Covered    
        bin auto['b1]                                    6540          1 Covered    
    Coverpoint LC3_inputs::vsr1_cov                     75.0%        100 Uncovered  
        bin s['b0000000000000000]                         459          1 Covered    
        bin s['b0001000100010001]                           0          1 ZERO       
        bin s['b0101010101010101]                         487          1 Covered    
        bin s['b1010101010101010]                         598          1 Covered    
    Coverpoint LC3_inputs::vsr2_cov                     75.0%        100 Uncovered  
        bin s['b0000000000000000]                         175          1 Covered    
        bin s['b0001000100010001]                           0          1 ZERO       
        bin s['b0101010101010101]                        1034          1 Covered    
        bin s['b1010101010101010]                         168          1 Covered    
    Coverpoint LC3_inputs::bypass_alu1_cov             100.0%        100 Covered    
        bin auto['b0]                                   14968          1 Covered    
        bin auto['b1]                                      30          1 Covered    
    Coverpoint LC3_inputs::bypass_alu2_cov             100.0%        100 Covered    
        bin auto['b0]                                   14985          1 Covered    
        bin auto['b1]                                      13          1 Covered    
    Coverpoint LC3_inputs::bypass_mem1_cov             100.0%        100 Covered    
        bin auto['b0]                                   14470          1 Covered    
        bin auto['b1]                                     528          1 Covered    
    Coverpoint LC3_inputs::bypass_mem2_cov             100.0%        100 Covered    
        bin auto['b0]                                   14932          1 Covered    
        bin auto['b1]                                      66          1 Covered    
    Coverpoint LC3_inputs::W_control_cov               100.0%        100 Covered    
        bin W['b00]                                      9756          1 Covered    
        bin W['b01]                                      4079          1 Covered    
        bin W['b10]                                      1163          1 Covered    
    Coverpoint LC3_inputs::E_control_cov               100.0%        100 Covered    
        bin E['b000000]                                   634          1 Covered    
        bin E['b000001]                                   372          1 Covered    
        bin E['b000110]                                  8136          1 Covered    
        bin E['b001100]                                  1286          1 Covered    
        bin E['b010000]                                   532          1 Covered    
        bin E['b010001]                                   454          1 Covered    
        bin E['b100000]                                   602          1 Covered    
    Coverpoint LC3_inputs::Mem_control_in_cov          100.0%        100 Covered    
        bin auto['b0]                                   12515          1 Covered    
        bin auto['b1]                                    2483          1 Covered    
    Coverpoint LC3_inputs::IR1_cov                     100.0%        100 Covered    
        bin s['b0000]                                    1922          1 Covered    
        bin s['b0001]                                    1005          1 Covered    
        bin s['b0010]                                    1531          1 Covered    
        bin s['b0011]                                    1038          1 Covered    
        bin s['b0101]                                     986          1 Covered    
        bin s['b0110]                                    1465          1 Covered    
        bin s['b0111]                                    1104          1 Covered    
        bin s['b1001]                                    1015          1 Covered    
        bin s['b1010]                                    1083          1 Covered    
        bin s['b1011]                                    1400          1 Covered    
        bin s['b1100]                                    1286          1 Covered    
        bin s['b1110]                                    1163          1 Covered    
    Coverpoint LC3_inputs::IR2_cov                     100.0%        100 Covered    
        bin auto['b000000000000:'b000111111111]          1849          1 Covered    
        bin auto['b001000000000:'b001111111111]          1930          1 Covered    
        bin auto['b010000000000:'b010111111111]          1683          1 Covered    
        bin auto['b011000000000:'b011111111111]          2056          1 Covered    
        bin auto['b100000000000:'b100111111111]          1981          1 Covered    
        bin auto['b101000000000:'b101111111111]          1790          1 Covered    
        bin auto['b110000000000:'b110111111111]          2012          1 Covered    
        bin auto['b111000000000:'b111111111111]          1697          1 Covered    
    Coverpoint LC3_inputs::enable_execute_cov          100.0%        100 Covered    
        bin e1                                            963          1 Covered    
    Coverpoint LC3_inputs::mem_bypass_cov              100.0%        100 Covered    
        bin auto['b0000000000000000:'b0010101010101001] 
                                                         2764          1 Covered    
        bin auto['b0010101010101010:'b0101010101010011] 
                                                         1966          1 Covered    
        bin auto['b0101010101010100:'b0111111111111101] 
                                                         3048          1 Covered    
        bin auto['b0111111111111110:'b1010101010100111] 
                                                         1836          1 Covered    
        bin auto['b1010101010101000:'b1101010101010001] 
                                                         2600          1 Covered    
        bin auto['b1101010101010010:'b1111111111111111] 
                                                         2749          1 Covered    
    Coverpoint LC3_inputs::dr_in_cov                   100.0%        100 Covered    
        bin s['b0000000000000000]                          66          1 Covered    
        bin s['b0001000100010001]                          67          1 Covered    
        bin s['b0101010101010101]                         114          1 Covered    
        bin s['b1010101010101010]                          74          1 Covered    
    Coverpoint LC3_inputs::aluin1_cov                   75.0%        100 Uncovered  
        bin s['b0000000000000000]                        2094          1 Covered    
        bin s['b0001000100010001]                           0          1 ZERO       
        bin s['b0101010101010101]                         132          1 Covered    
        bin s['b1010101010101010]                          85          1 Covered    
    Coverpoint LC3_inputs::aluin2_cov                   75.0%        100 Uncovered  
        bin s['b0000000000000000]                         193          1 Covered    
        bin s['b0001000100010001]                           0          1 ZERO       
        bin s['b0101010101010101]                         240          1 Covered    
        bin s['b1010101010101010]                         106          1 Covered    
    Coverpoint LC3_inputs::M_data_cov                  100.0%        100 Covered    
        bin s['b0000000000000000]                         160          1 Covered    
        bin s['b0101010101010101]                        1065          1 Covered    
        bin s['b1010101010101010]                         150          1 Covered    
        bin s['b1111111111111111]                          81          1 Covered    
    Coverpoint LC3_inputs::memstate_cov                100.0%        100 Covered    
        bin M['b00]                                      5327          1 Covered    
        bin M['b01]                                      2811          1 Covered    
        bin M['b10]                                      5180          1 Covered    
        bin M['b11]                                      1680          1 Covered    
    Coverpoint LC3_inputs::M_control_cov               100.0%        100 Covered    
        bin auto['b0]                                    8746          1 Covered    
        bin auto['b1]                                    6252          1 Covered    
    Coverpoint LC3_inputs::M_addr_cov                  100.0%        100 Covered    
        bin a['b0000000000000000]                          34          1 Covered    
        bin a['b1111111111111111]                           5          1 Covered    
    Coverpoint LC3_inputs::enable_updatePC_cov         100.0%        100 Covered    
        bin auto['b0]                                   13921          1 Covered    
        bin auto['b1]                                    1077          1 Covered    
    Coverpoint LC3_inputs::taddr_cov                   100.0%        100 Covered    
        bin auto['b0000000000000000:'b0001111111111111] 
                                                         4352          1 Covered    
        bin auto['b0010000000000000:'b0011111111111111] 
                                                          349          1 Covered    
        bin auto['b0100000000000000:'b0101111111111111] 
                                                          583          1 Covered    
        bin auto['b0110000000000000:'b0111111111111111] 
                                                          403          1 Covered    
        bin auto['b1000000000000000:'b1001111111111111] 
                                                          913          1 Covered    
        bin auto['b1010000000000000:'b1011111111111111] 
                                                          389          1 Covered    
        bin auto['b1100000000000000:'b1101111111111111] 
                                                          131          1 Covered    
        bin auto['b1110000000000000:'b1111111111111111] 
                                                         7878          1 Covered    
    Coverpoint LC3_inputs::br_taken_cov                100.0%        100 Covered    
        bin auto['b0]                                   14924          1 Covered    
        bin auto['b1]                                      74          1 Covered    
    Coverpoint LC3_inputs::enable_fetch_cov            100.0%        100 Covered    
        bin auto['b0]                                   13995          1 Covered    
        bin auto['b1]                                    1003          1 Covered    
    Coverpoint LC3_inputs::npcin_cov                    62.5%        100 Uncovered  
        bin auto['b0000000000000000:'b0001111111111111] 
                                                         4774          1 Covered    
        bin auto['b0010000000000000:'b0011111111111111] 
                                                          121          1 Covered    
        bin auto['b0100000000000000:'b0101111111111111] 
                                                          186          1 Covered    
        bin auto['b0110000000000000:'b0111111111111111] 
                                                            0          1 ZERO       
        bin auto['b1000000000000000:'b1001111111111111] 
                                                          768          1 Covered    
        bin auto['b1010000000000000:'b1011111111111111] 
                                                            0          1 ZERO       
        bin auto['b1100000000000000:'b1101111111111111] 
                                                            0          1 ZERO       
        bin auto['b1110000000000000:'b1111111111111111] 
                                                         9149          1 Covered    
    Coverpoint LC3_inputs::enable_decode_cov           100.0%        100 Covered    
        bin auto['b0]                                   14034          1 Covered    
        bin auto['b1]                                     964          1 Covered    
    Coverpoint LC3_inputs::dr_cov                      100.0%        100 Covered    
        bin auto['b000]                                  8531          1 Covered    
        bin auto['b001]                                   932          1 Covered    
        bin auto['b010]                                   946          1 Covered    
        bin auto['b011]                                   949          1 Covered    
        bin auto['b100]                                   865          1 Covered    
        bin auto['b101]                                   753          1 Covered    
        bin auto['b110]                                  1175          1 Covered    
        bin auto['b111]                                   847          1 Covered    
    Coverpoint LC3_inputs::sr1_cov                     100.0%        100 Covered    
        bin auto['b000]                                  2372          1 Covered    
        bin auto['b001]                                  1296          1 Covered    
        bin auto['b010]                                  2091          1 Covered    
        bin auto['b011]                                  1538          1 Covered    
        bin auto['b100]                                  1534          1 Covered    
        bin auto['b101]                                  2104          1 Covered    
        bin auto['b110]                                  1916          1 Covered    
        bin auto['b111]                                  2147          1 Covered    
    Coverpoint LC3_inputs::sr2_cov                     100.0%        100 Covered    
        bin auto['b000]                                  9426          1 Covered    
        bin auto['b001]                                   726          1 Covered    
        bin auto['b010]                                   453          1 Covered    
        bin auto['b011]                                   711          1 Covered    
        bin auto['b100]                                   877          1 Covered    
        bin auto['b101]                                  1008          1 Covered    
        bin auto['b110]                                   895          1 Covered    
        bin auto['b111]                                   902          1 Covered    
    Coverpoint LC3_inputs::W_control_out_cov           100.0%        100 Covered    
        bin W['b00]                                      7825          1 Covered    
        bin W['b01]                                      7024          1 Covered    
        bin W['b10]                                       149          1 Covered    
    Coverpoint LC3_inputs::enable_writeback_cov        100.0%        100 Covered    
        bin s1                                            361          1 Covered    
    Coverpoint LC3_inputs::memout_access_cov           100.0%        100 Covered    
        bin s['b0000000000000000]                         102          1 Covered    
        bin s['b0101010101010101]                         146          1 Covered    
        bin s['b1010101010101010]                          71          1 Covered    
        bin s['b1111111111111111]                         415          1 Covered    
    Coverpoint LC3_inputs::aluout_writeback_cov        100.0%        100 Covered    
        bin auto['b0000000000000000:'b0001111111111111] 
                                                         4352          1 Covered    
        bin auto['b0010000000000000:'b0011111111111111] 
                                                          349          1 Covered    
        bin auto['b0100000000000000:'b0101111111111111] 
                                                          583          1 Covered    
        bin auto['b0110000000000000:'b0111111111111111] 
                                                          403          1 Covered    
        bin auto['b1000000000000000:'b1001111111111111] 
                                                          913          1 Covered    
        bin auto['b1010000000000000:'b1011111111111111] 
                                                          389          1 Covered    
        bin auto['b1100000000000000:'b1101111111111111] 
                                                          131          1 Covered    
        bin auto['b1110000000000000:'b1111111111111111] 
                                                         7878          1 Covered    
    Coverpoint LC3_inputs::pcout_writeback_cov         100.0%        100 Covered    
        bin auto['b0000000000000000:'b0001111111111111] 
                                                         4352          1 Covered    
        bin auto['b0010000000000000:'b0011111111111111] 
                                                          349          1 Covered    
        bin auto['b0100000000000000:'b0101111111111111] 
                                                          583          1 Covered    
        bin auto['b0110000000000000:'b0111111111111111] 
                                                          403          1 Covered    
        bin auto['b1000000000000000:'b1001111111111111] 
                                                          913          1 Covered    
        bin auto['b1010000000000000:'b1011111111111111] 
                                                          389          1 Covered    
        bin auto['b1100000000000000:'b1101111111111111] 
                                                          131          1 Covered    
        bin auto['b1110000000000000:'b1111111111111111] 
                                                         7878          1 Covered    
    Coverpoint LC3_inputs::complete_data_cov           100.0%        100 Covered    
        bin s1                                            484          1 Covered    
    Coverpoint LC3_inputs::IR_Exec_cov                 100.0%        100 Covered    
        bin s['b0000]                                     686          1 Covered    
        bin s['b0001]                                      91          1 Covered    
        bin s['b0010]                                    2090          1 Covered    
        bin s['b0011]                                    1723          1 Covered    
        bin s['b0101]                                     101          1 Covered    
        bin s['b0110]                                    1822          1 Covered    
        bin s['b0111]                                    1806          1 Covered    
        bin s['b1001]                                      70          1 Covered    
        bin s['b1010]                                    3112          1 Covered    
        bin s['b1011]                                    3140          1 Covered    
        bin s['b1100]                                     208          1 Covered    
        bin s['b1110]                                     149          1 Covered    
    Coverpoint LC3_inputs::NZP_cov                     100.0%        100 Covered    
        bin auto['b000]                                 14761          1 Covered    
        bin auto['b001]                                    24          1 Covered    
        bin auto['b010]                                    33          1 Covered    
        bin auto['b011]                                    12          1 Covered    
        bin auto['b100]                                    28          1 Covered    
        bin auto['b101]                                    25          1 Covered    
        bin auto['b110]                                    25          1 Covered    
        bin auto['b111]                                    90          1 Covered    
    Coverpoint LC3_inputs::psr_cov                     100.0%        100 Covered    
        bin N['b001]                                     6616          1 Covered    
        bin N['b010]                                      134          1 Covered    
        bin N['b100]                                     8248          1 Covered    
    Cross LC3_inputs::cx_bypass_mem1_mem2               75.0%        100 Uncovered  
        bin <auto['b0],auto['b0],e1>                      948          1 Covered    
        bin <auto['b1],auto['b0],e1>                       13          1 Covered    
        bin <auto['b0],auto['b1],e1>                        2          1 Covered    
        bin <auto['b1],auto['b1],e1>                        0          1 ZERO       
    Cross LC3_inputs::cx_bypass_alu1_alu2               75.0%        100 Uncovered  
        bin <auto['b0],auto['b0],e1>                      924          1 Covered    
        bin <auto['b1],auto['b0],e1>                       28          1 Covered    
        bin <auto['b0],auto['b1],e1>                       11          1 Covered    
        bin <auto['b1],auto['b1],e1>                        0          1 ZERO       
    Cross LC3_inputs::cx_vsr1_w_control                 75.0%        100 Uncovered  
        bin <s['b0000000000000000],e1>                     92          1 Covered    
        bin <s['b0001000100010001],e1>                      0          1 ZERO       
        bin <s['b0101010101010101],e1>                    100          1 Covered    
        bin <s['b1010101010101010],e1>                     60          1 Covered    
    Cross LC3_inputs::cx_vsr2_w_control                 75.0%        100 Uncovered  
        bin <s['b0000000000000000],e1>                     39          1 Covered    
        bin <s['b0001000100010001],e1>                      0          1 ZERO       
        bin <s['b0101010101010101],e1>                    170          1 Covered    
        bin <s['b1010101010101010],e1>                     40          1 Covered    
    Cross LC3_inputs::cx_aluin1_E_control               64.3%        100 Uncovered  
        bin <s['b0000000000000000],E['b000000]>            11          1 Covered    
        bin <s['b0001000100010001],E['b000000]>             0          1 ZERO       
        bin <s['b0101010101010101],E['b000000]>            10          1 Covered    
        bin <s['b1010101010101010],E['b000000]>            36          1 Covered    
        bin <s['b0000000000000000],E['b000001]>             5          1 Covered    
        bin <s['b0001000100010001],E['b000001]>             0          1 ZERO       
        bin <s['b0101010101010101],E['b000001]>             1          1 Covered    
        bin <s['b1010101010101010],E['b000001]>            33          1 Covered    
        bin <s['b0000000000000000],E['b000110]>           331          1 Covered    
        bin <s['b0001000100010001],E['b000110]>             0          1 ZERO       
        bin <s['b0101010101010101],E['b000110]>            19          1 Covered    
        bin <s['b1010101010101010],E['b000110]>             8          1 Covered    
        bin <s['b0000000000000000],E['b001100]>          1230          1 Covered    
        bin <s['b0001000100010001],E['b001100]>             0          1 ZERO       
        bin <s['b0101010101010101],E['b001100]>             0          1 ZERO       
        bin <s['b1010101010101010],E['b001100]>             0          1 ZERO       
        bin <s['b0000000000000000],E['b010000]>            13          1 Covered    
        bin <s['b0001000100010001],E['b010000]>             0          1 ZERO       
        bin <s['b0101010101010101],E['b010000]>            35          1 Covered    
        bin <s['b1010101010101010],E['b010000]>             2          1 Covered    
        bin <s['b0000000000000000],E['b010001]>            41          1 Covered    
        bin <s['b0001000100010001],E['b010001]>             0          1 ZERO       
        bin <s['b0101010101010101],E['b010001]>             1          1 Covered    
        bin <s['b1010101010101010],E['b010001]>             1          1 Covered    
        bin <s['b0000000000000000],E['b100000]>            35          1 Covered    
        bin <s['b0001000100010001],E['b100000]>             0          1 ZERO       
        bin <s['b0101010101010101],E['b100000]>            65          1 Covered    
        bin <s['b1010101010101010],E['b100000]>             0          1 ZERO       
    Cross LC3_inputs::cx_aluin2_E_control               50.0%        100 Uncovered  
        bin <s['b0000000000000000],E['b000000]>             8          1 Covered    
        bin <s['b0001000100010001],E['b000000]>             0          1 ZERO       
        bin <s['b0101010101010101],E['b000000]>             3          1 Covered    
        bin <s['b1010101010101010],E['b000000]>             3          1 Covered    
        bin <s['b0000000000000000],E['b000001]>             0          1 ZERO       
        bin <s['b0001000100010001],E['b000001]>             0          1 ZERO       
        bin <s['b0101010101010101],E['b000001]>            33          1 Covered    
        bin <s['b1010101010101010],E['b000001]>             0          1 ZERO       
        bin <s['b0000000000000000],E['b000110]>             5          1 Covered    
        bin <s['b0001000100010001],E['b000110]>             0          1 ZERO       
        bin <s['b0101010101010101],E['b000110]>             8          1 Covered    
        bin <s['b1010101010101010],E['b000110]>             6          1 Covered    
        bin <s['b0000000000000000],E['b001100]>             6          1 Covered    
        bin <s['b0001000100010001],E['b001100]>             0          1 ZERO       
        bin <s['b0101010101010101],E['b001100]>             3          1 Covered    
        bin <s['b1010101010101010],E['b001100]>             0          1 ZERO       
        bin <s['b0000000000000000],E['b010000]>             1          1 Covered    
        bin <s['b0001000100010001],E['b010000]>             0          1 ZERO       
        bin <s['b0101010101010101],E['b010000]>             2          1 Covered    
        bin <s['b1010101010101010],E['b010000]>             1          1 Covered    
        bin <s['b0000000000000000],E['b010001]>             0          1 ZERO       
        bin <s['b0001000100010001],E['b010001]>             0          1 ZERO       
        bin <s['b0101010101010101],E['b010001]>            37          1 Covered    
        bin <s['b1010101010101010],E['b010001]>             0          1 ZERO       
        bin <s['b0000000000000000],E['b100000]>            64          1 Covered    
        bin <s['b0001000100010001],E['b100000]>             0          1 ZERO       
        bin <s['b0101010101010101],E['b100000]>             0          1 ZERO       
        bin <s['b1010101010101010],E['b100000]>             0          1 ZERO       
    Cross LC3_inputs::cx_br_taddr                       81.3%        100 Uncovered  
        bin <auto['b0],auto['b0000000000000000:'b0001111111111111]> 
                                                         4310          1 Covered    
        bin <auto['b1],auto['b0000000000000000:'b0001111111111111]> 
                                                           42          1 Covered    
        bin <auto['b0],auto['b0010000000000000:'b0011111111111111]> 
                                                          347          1 Covered    
        bin <auto['b1],auto['b0010000000000000:'b0011111111111111]> 
                                                            2          1 Covered    
        bin <auto['b0],auto['b0100000000000000:'b0101111111111111]> 
                                                          582          1 Covered    
        bin <auto['b1],auto['b0100000000000000:'b0101111111111111]> 
                                                            1          1 Covered    
        bin <auto['b0],auto['b0110000000000000:'b0111111111111111]> 
                                                          403          1 Covered    
        bin <auto['b1],auto['b0110000000000000:'b0111111111111111]> 
                                                            0          1 ZERO       
        bin <auto['b0],auto['b1000000000000000:'b1001111111111111]> 
                                                          909          1 Covered    
        bin <auto['b1],auto['b1000000000000000:'b1001111111111111]> 
                                                            4          1 Covered    
        bin <auto['b0],auto['b1010000000000000:'b1011111111111111]> 
                                                          389          1 Covered    
        bin <auto['b1],auto['b1010000000000000:'b1011111111111111]> 
                                                            0          1 ZERO       
        bin <auto['b0],auto['b1100000000000000:'b1101111111111111]> 
                                                          131          1 Covered    
        bin <auto['b1],auto['b1100000000000000:'b1101111111111111]> 
                                                            0          1 ZERO       
        bin <auto['b0],auto['b1110000000000000:'b1111111111111111]> 
                                                         7853          1 Covered    
        bin <auto['b1],auto['b1110000000000000:'b1111111111111111]> 
                                                           25          1 Covered    
    Cross LC3_inputs::cx_dr_in_w_control                41.7%        100 Uncovered  
        bin <s['b0000000000000000],W['b00],s1>              0          1 ZERO       
        bin <s['b0001000100010001],W['b00],s1>              0          1 ZERO       
        bin <s['b0101010101010101],W['b00],s1>              2          1 Covered    
        bin <s['b1010101010101010],W['b00],s1>              2          1 Covered    
        bin <s['b0000000000000000],W['b01],s1>              3          1 Covered    
        bin <s['b0001000100010001],W['b01],s1>              0          1 ZERO       
        bin <s['b0101010101010101],W['b01],s1>              5          1 Covered    
        bin <s['b1010101010101010],W['b01],s1>              1          1 Covered    
        bin <s['b0000000000000000],W['b10],s1>              0          1 ZERO       
        bin <s['b0001000100010001],W['b10],s1>              0          1 ZERO       
        bin <s['b0101010101010101],W['b10],s1>              0          1 ZERO       
        bin <s['b1010101010101010],W['b10],s1>              0          1 ZERO       
    Cross LC3_inputs::cx_IR_IR_Exe                      97.9%        100 Uncovered  
        bin <s['b0000],s['b0000]>                         619          1 Covered    
        bin <s['b0001],s['b0000]>                           2          1 Covered    
        bin <s['b0010],s['b0000]>                           6          1 Covered    
        bin <s['b0011],s['b0000]>                           5          1 Covered    
        bin <s['b0101],s['b0000]>                           5          1 Covered    
        bin <s['b0110],s['b0000]>                           8          1 Covered    
        bin <s['b0111],s['b0000]>                           5          1 Covered    
        bin <s['b1001],s['b0000]>                           3          1 Covered    
        bin <s['b1010],s['b0000]>                          11          1 Covered    
        bin <s['b1011],s['b0000]>                           6          1 Covered    
        bin <s['b1100],s['b0000]>                          11          1 Covered    
        bin <s['b1110],s['b0000]>                           5          1 Covered    
        bin <s['b0000],s['b0001]>                           3          1 Covered    
        bin <s['b0001],s['b0001]>                          22          1 Covered    
        bin <s['b0010],s['b0001]>                           5          1 Covered    
        bin <s['b0011],s['b0001]>                           3          1 Covered    
        bin <s['b0101],s['b0001]>                          14          1 Covered    
        bin <s['b0110],s['b0001]>                           3          1 Covered    
        bin <s['b0111],s['b0001]>                           3          1 Covered    
        bin <s['b1001],s['b0001]>                           5          1 Covered    
        bin <s['b1010],s['b0001]>                           2          1 Covered    
        bin <s['b1011],s['b0001]>                           4          1 Covered    
        bin <s['b1100],s['b0001]>                           6          1 Covered    
        bin <s['b1110],s['b0001]>                          21          1 Covered    
        bin <s['b0000],s['b0010]>                         132          1 Covered    
        bin <s['b0001],s['b0010]>                         167          1 Covered    
        bin <s['b0010],s['b0010]>                         546          1 Covered    
        bin <s['b0011],s['b0010]>                         134          1 Covered    
        bin <s['b0101],s['b0010]>                         165          1 Covered    
        bin <s['b0110],s['b0010]>                         204          1 Covered    
        bin <s['b0111],s['b0010]>                         132          1 Covered    
        bin <s['b1001],s['b0010]>                          99          1 Covered    
        bin <s['b1010],s['b0010]>                         132          1 Covered    
        bin <s['b1011],s['b0010]>                          68          1 Covered    
        bin <s['b1100],s['b0010]>                         136          1 Covered    
        bin <s['b1110],s['b0010]>                         175          1 Covered    
        bin <s['b0000],s['b0011]>                         205          1 Covered    
        bin <s['b0001],s['b0011]>                         167          1 Covered    
        bin <s['b0010],s['b0011]>                         167          1 Covered    
        bin <s['b0011],s['b0011]>                         516          1 Covered    
        bin <s['b0101],s['b0011]>                          91          1 Covered    
        bin <s['b0110],s['b0011]>                          91          1 Covered    
        bin <s['b0111],s['b0011]>                         129          1 Covered    
        bin <s['b1001],s['b0011]>                           0          1 ZERO       
        bin <s['b1010],s['b0011]>                          53          1 Covered    
        bin <s['b1011],s['b0011]>                         152          1 Covered    
        bin <s['b1100],s['b0011]>                         152          1 Covered    
        bin <s['b1110],s['b0011]>                           0          1 ZERO       
        bin <s['b0000],s['b0101]>                           6          1 Covered    
        bin <s['b0001],s['b0101]>                          10          1 Covered    
        bin <s['b0010],s['b0101]>                           6          1 Covered    
        bin <s['b0011],s['b0101]>                           1          1 Covered    
        bin <s['b0101],s['b0101]>                          26          1 Covered    
        bin <s['b0110],s['b0101]>                           3          1 Covered    
        bin <s['b0111],s['b0101]>                           4          1 Covered    
        bin <s['b1001],s['b0101]>                           7          1 Covered    
        bin <s['b1010],s['b0101]>                           5          1 Covered    
        bin <s['b1011],s['b0101]>                           2          1 Covered    
        bin <s['b1100],s['b0101]>                           3          1 Covered    
        bin <s['b1110],s['b0101]>                          28          1 Covered    
        bin <s['b0000],s['b0110]>                         231          1 Covered    
        bin <s['b0001],s['b0110]>                         165          1 Covered    
        bin <s['b0010],s['b0110]>                         204          1 Covered    
        bin <s['b0011],s['b0110]>                          35          1 Covered    
        bin <s['b0101],s['b0110]>                          35          1 Covered    
        bin <s['b0110],s['b0110]>                         387          1 Covered    
        bin <s['b0111],s['b0110]>                         134          1 Covered    
        bin <s['b1001],s['b0110]>                         231          1 Covered    
        bin <s['b1010],s['b0110]>                         132          1 Covered    
        bin <s['b1011],s['b0110]>                          99          1 Covered    
        bin <s['b1100],s['b0110]>                          68          1 Covered    
        bin <s['b1110],s['b0110]>                         101          1 Covered    
        bin <s['b0000],s['b0111]>                         220          1 Covered    
        bin <s['b0001],s['b0111]>                          38          1 Covered    
        bin <s['b0010],s['b0111]>                         114          1 Covered    
        bin <s['b0011],s['b0111]>                          53          1 Covered    
        bin <s['b0101],s['b0111]>                         167          1 Covered    
        bin <s['b0110],s['b0111]>                         152          1 Covered    
        bin <s['b0111],s['b0111]>                         417          1 Covered    
        bin <s['b1001],s['b0111]>                          91          1 Covered    
        bin <s['b1010],s['b0111]>                          53          1 Covered    
        bin <s['b1011],s['b0111]>                         167          1 Covered    
        bin <s['b1100],s['b0111]>                         190          1 Covered    
        bin <s['b1110],s['b0111]>                         144          1 Covered    
        bin <s['b0000],s['b1001]>                           9          1 Covered    
        bin <s['b0001],s['b1001]>                           5          1 Covered    
        bin <s['b0010],s['b1001]>                           8          1 Covered    
        bin <s['b0011],s['b1001]>                           3          1 Covered    
        bin <s['b0101],s['b1001]>                           3          1 Covered    
        bin <s['b0110],s['b1001]>                           0          1 ZERO       
        bin <s['b0111],s['b1001]>                           5          1 Covered    
        bin <s['b1001],s['b1001]>                          23          1 Covered    
        bin <s['b1010],s['b1001]>                           2          1 Covered    
        bin <s['b1011],s['b1001]>                           1          1 Covered    
        bin <s['b1100],s['b1001]>                           5          1 Covered    
        bin <s['b1110],s['b1001]>                           6          1 Covered    
        bin <s['b0000],s['b1010]>                         130          1 Covered    
        bin <s['b0001],s['b1010]>                         260          1 Covered    
        bin <s['b0010],s['b1010]>                         325          1 Covered    
        bin <s['b0011],s['b1010]>                          68          1 Covered    
        bin <s['b0101],s['b1010]>                         130          1 Covered    
        bin <s['b0110],s['b1010]>                         325          1 Covered    
        bin <s['b0111],s['b1010]>                         198          1 Covered    
        bin <s['b1001],s['b1010]>                         390          1 Covered    
        bin <s['b1010],s['b1010]>                         373          1 Covered    
        bin <s['b1011],s['b1010]>                          65          1 Covered    
        bin <s['b1100],s['b1010]>                         489          1 Covered    
        bin <s['b1110],s['b1010]>                         359          1 Covered    
        bin <s['b0000],s['b1011]>                         350          1 Covered    
        bin <s['b0001],s['b1011]>                         140          1 Covered    
        bin <s['b0010],s['b1011]>                         140          1 Covered    
        bin <s['b0011],s['b1011]>                         210          1 Covered    
        bin <s['b0101],s['b1011]>                         319          1 Covered    
        bin <s['b0110],s['b1011]>                         280          1 Covered    
        bin <s['b0111],s['b1011]>                          70          1 Covered    
        bin <s['b1001],s['b1011]>                         156          1 Covered    
        bin <s['b1010],s['b1011]>                         312          1 Covered    
        bin <s['b1011],s['b1011]>                         828          1 Covered    
        bin <s['b1100],s['b1011]>                          70          1 Covered    
        bin <s['b1110],s['b1011]>                         265          1 Covered    
        bin <s['b0000],s['b1100]>                          10          1 Covered    
        bin <s['b0001],s['b1100]>                           5          1 Covered    
        bin <s['b0010],s['b1100]>                           5          1 Covered    
        bin <s['b0011],s['b1100]>                           4          1 Covered    
        bin <s['b0101],s['b1100]>                           6          1 Covered    
        bin <s['b0110],s['b1100]>                           6          1 Covered    
        bin <s['b0111],s['b1100]>                           5          1 Covered    
        bin <s['b1001],s['b1100]>                           4          1 Covered    
        bin <s['b1010],s['b1100]>                           3          1 Covered    
        bin <s['b1011],s['b1100]>                           4          1 Covered    
        bin <s['b1100],s['b1100]>                         151          1 Covered    
        bin <s['b1110],s['b1100]>                           5          1 Covered    
        bin <s['b0000],s['b1110]>                           7          1 Covered    
        bin <s['b0001],s['b1110]>                          24          1 Covered    
        bin <s['b0010],s['b1110]>                           5          1 Covered    
        bin <s['b0011],s['b1110]>                           6          1 Covered    
        bin <s['b0101],s['b1110]>                          25          1 Covered    
        bin <s['b0110],s['b1110]>                           6          1 Covered    
        bin <s['b0111],s['b1110]>                           2          1 Covered    
        bin <s['b1001],s['b1110]>                           6          1 Covered    
        bin <s['b1010],s['b1110]>                           5          1 Covered    
        bin <s['b1011],s['b1110]>                           4          1 Covered    
        bin <s['b1100],s['b1110]>                           5          1 Covered    
        bin <s['b1110],s['b1110]>                          54          1 Covered    
    Cross LC3_inputs::cx_NZP_psr                        70.8%        100 Uncovered  
        bin <N['b001],auto['b000]>                       6460          1 Covered    
        bin <N['b010],auto['b000]>                        134          1 Covered    
        bin <N['b100],auto['b000]>                       8167          1 Covered    
        bin <N['b001],auto['b001]>                         17          1 Covered    
        bin <N['b010],auto['b001]>                          0          1 ZERO       
        bin <N['b100],auto['b001]>                          7          1 Covered    
        bin <N['b001],auto['b010]>                         24          1 Covered    
        bin <N['b010],auto['b010]>                          0          1 ZERO       
        bin <N['b100],auto['b010]>                          9          1 Covered    
        bin <N['b001],auto['b011]>                         11          1 Covered    
        bin <N['b010],auto['b011]>                          0          1 ZERO       
        bin <N['b100],auto['b011]>                          1          1 Covered    
        bin <N['b001],auto['b100]>                         22          1 Covered    
        bin <N['b010],auto['b100]>                          0          1 ZERO       
        bin <N['b100],auto['b100]>                          6          1 Covered    
        bin <N['b001],auto['b101]>                         15          1 Covered    
        bin <N['b010],auto['b101]>                          0          1 ZERO       
        bin <N['b100],auto['b101]>                         10          1 Covered    
        bin <N['b001],auto['b110]>                         21          1 Covered    
        bin <N['b010],auto['b110]>                          0          1 ZERO       
        bin <N['b100],auto['b110]>                          4          1 Covered    
        bin <N['b001],auto['b111]>                         46          1 Covered    
        bin <N['b010],auto['b111]>                          0          1 ZERO       
        bin <N['b100],auto['b111]>                         44          1 Covered    

TOTAL COVERGROUP COVERAGE: 88.2%  COVERGROUP TYPES: 14

