piton/tools/perlmod/sjm_tstgen.pl,1.37:314:  print "\t-h|u|help                 - Print this usage info\n";
piton/tools/perlmod/sjm_tstgen.pl,1.37:537:  local $adtype = 0xc0 | 0xa << 2 | rand(4);
piton/tools/perlmod/sjm_tstgen.pl,1.37:556:  local $adtype = 0xc0 |  0xb << 2 | rand(4);
piton/tools/perlmod/sjm_tstgen.pl,1.37:576:  local $adtype = 0xc0 |  $aid << 2 | 0x0;
piton/tools/perlmod/sjm_tstgen.pl,1.37:693:  local $adtype = 0xc0 |  $aid << 2 | 0x0;
piton/tools/perlmod/sjm_tstgen.pl,1.37:720:  local $adtype = 0xc0 |  $aid << 2 | 0x0;
piton/tools/perlmod/sjm_tstgen.pl,1.37:885:  local $adtype = 0xc0 | $aid << 2 | 0x0;
piton/tools/perlmod/sjm_tstgen.pl,1.37:897:  local $adtype = 0xc0 | $aid << 2 | 0x0;
piton/tools/perlmod/sjm_tstgen.pl,1.37:909:  local $adtype = 0xc0 | $aid << 2 | 0x0;
piton/tools/perlmod/sjm_tstgen.pl,1.37:922:  local $adtype = 0xc0 | $aid << 2 | 0x0;
piton/tools/perlmod/sjm_tstgen.pl,1.37:939:  local $adtype = 0xc0 | $aid << 2 | 0x0;
piton/tools/perlmod/sjm_tstgen.pl,1.37:951:  local $adtype = 0xc0 | int(rand(64));
piton/tools/perlmod/sjm_tstgen.pl,1.37:1247:  local $adtype = 0xc0 |  $aid << 2 | 0x0;
piton/tools/perlmod/sjm_tstgen.pl,1.37:1292:  local $adtype = 0xc0 |  $aid << 2 | 0x0;
piton/tools/perlmod/sjm_tstgen.pl,1.37:1319:  local $adtype = 0xc0 |  $aid << 2 | 0x0;
piton/tools/perlmod/sjm_tstgen.pl,1.37:1346:  local $adtype = 0xc0 |  $aid << 2 | 0x0;
piton/tools/perlmod/sjm_tstgen.pl,1.37:1373:  local $adtype = 0xc0 |  $aid << 2 | 0x0;
piton/tools/perlmod/sjm_tstgen.pl,1.37:1456:  local $addr_lo = ($offset & 0x3) << 30 | int(rand(0x3fffffff));
piton/tools/perlmod/sjm_tstgen.pl,1.37:1468:    $addr_hi = $addr_hi | 0x600;
piton/tools/perlmod/sjm_tstgen.pl,1.37:1500:    $addr_hi = $addr_hi | 0x600;
piton/tools/perlmod/sjm_tstgen.pl,1.37:1502:    $addr_hi = $addr_hi | 0x600 | $aid << 4;
piton/tools/perlmod/sjm_tstgen.pl,1.37:1517:  local $addr_lo = ($offset & 0x3) << 30 | int(rand(0x3fffffff));
piton/tools/perlmod/sjm_tstgen.pl,1.37:1532:    $addr_hi = $addr_hi | 0x600;
piton/tools/perlmod/sjm_tstgen.pl,1.37:1562:    $addr_hi = $addr_hi | 0x600;
piton/tools/perlmod/sjm_tstgen.pl,1.37:1567:    $addr_hi = $addr_hi | 0x600 | $aid << 4;
piton/tools/perlmod/sjm_tstgen.pl,1.37:1891:	    "t|tm5!", \$opt_tm5,
piton/tools/perlmod/sjm_tstgen.pl,1.37:1894:            "n|max_num_txns=i", \$opt_max_num_txns,
piton/tools/perlmod/sjm_tstgen.pl,1.37:1936:	    "wt_txn_rd|wt_txn_RD=i", \$opt_wt_txn{RD},
piton/tools/perlmod/sjm_tstgen.pl,1.37:1937:	    "wt_txn_rdd|wt_txn_RDD=i", \$opt_wt_txn{RDD},
piton/tools/perlmod/sjm_tstgen.pl,1.37:1938:	    "wt_txn_rds|wt_txn_RDS=i", \$opt_wt_txn{RDS},
piton/tools/perlmod/sjm_tstgen.pl,1.37:1939:	    "wt_txn_rdsa|wt_txn_RDSA=i", \$opt_wt_txn{RDSA},
piton/tools/perlmod/sjm_tstgen.pl,1.37:1940:	    "wt_txn_rdo|wt_txn_RDO=i", \$opt_wt_txn{RDO},
piton/tools/perlmod/sjm_tstgen.pl,1.37:1941:	    "wt_txn_own|wt_txn_OWN=i", \$opt_wt_txn{OWN},
piton/tools/perlmod/sjm_tstgen.pl,1.37:1942:	    "wt_txn_inv|wt_txn_INV=i", \$opt_wt_txn{INV},
piton/tools/perlmod/sjm_tstgen.pl,1.37:1943:	    "wt_txn_ncwrc|wt_txn_NCWRC=i", \$opt_wt_txn{NCWRC},
piton/tools/perlmod/sjm_tstgen.pl,1.37:1944:	    "wt_txn_wrm|wt_txn_WRM=i", \$opt_wt_txn{WRM},
piton/tools/perlmod/sjm_tstgen.pl,1.37:1945:	    "wt_txn_wrb|wt_txn_WRB=i", \$opt_wt_txn{WRB},
piton/tools/perlmod/sjm_tstgen.pl,1.37:1946:	    "wt_txn_wrbc|wt_txn_WRBC=i", \$opt_wt_txn{WRBC},
piton/tools/perlmod/sjm_tstgen.pl,1.37:1947:	    "wt_txn_wri|wt_txn_WRI=i", \$opt_wt_txn{WRI},
piton/tools/perlmod/sjm_tstgen.pl,1.37:1948:	    "wt_txn_wris|wt_txn_WRIS=i", \$opt_wt_txn{WRIS},
piton/tools/perlmod/sjm_tstgen.pl,1.37:1949:	    "wt_txn_ncrd|wt_txn_NCRD=i", \$opt_wt_txn{NCRD},
piton/tools/perlmod/sjm_tstgen.pl,1.37:1950:	    "wt_txn_ncbrd|wt_txn_NCBRD=i", \$opt_wt_txn{NCBRD},
piton/tools/perlmod/sjm_tstgen.pl,1.37:1951:	    "wt_txn_ncwr|wt_txn_NCWR=i", \$opt_wt_txn{NCWR},
piton/tools/perlmod/sjm_tstgen.pl,1.37:1952:	    "wt_txn_ncbwr|wt_txn_NCBWR=i", \$opt_wt_txn{NCBWR},
piton/tools/perlmod/sjm_tstgen.pl,1.37:1953:	    "wt_txn_int|wt_txn_INT=i", \$opt_wt_txn{INT},
piton/tools/perlmod/sjm_tstgen.pl,1.37:1954:	    "wt_txn_intackk|wt_txn_INTACK=i", \$opt_wt_txn{INTACK},
piton/tools/perlmod/sjm_tstgen.pl,1.37:1955:	    "wt_txn_intnack|wt_txn_INTNACK=i", \$opt_wt_txn{INTNACK},
piton/tools/perlmod/sjm_tstgen.pl,1.37:1956:	    "wt_txn_xir|wt_txn_XIR=i", \$opt_wt_txn{XIR},
piton/tools/perlmod/sjm_tstgen.pl,1.37:1957:	    "wt_txn_change|wt_txn_CHANGE=i", \$opt_wt_txn{CHANGE},
piton/tools/perlmod/sjm_tstgen.pl,1.37:1958:	    "wt_txn_rsvd|wt_txn_RSVD=i", \$opt_wt_txn{RSVD},
piton/tools/perlmod/sjm_tstgen.pl,1.37:1959:	    "wt_txn_idle|wt_txn_IDLE=i", \$opt_wt_txn{IDLE},
piton/tools/perlmod/sjm_tstgen.pl,1.37:1960:	    "wt_txn_dma_wr|wt_txn_DMA_WR=i", \$opt_wt_txn{DMA_WR},
piton/tools/perlmod/sjm_tstgen.pl,1.37:1961:	    "wt_txn_dma_rd|wt_txn_DMA_RD=i", \$opt_wt_txn{DMA_RD},
piton/tools/perlmod/sjm_tstgen.pl,1.37:1962:	    "wt_txn_ncdma_wr|wt_txn_NCDMA_WR=i", \$opt_wt_txn{NCDMA_WR},
piton/tools/perlmod/sjm_tstgen.pl,1.37:1963:	    "wt_txn_ncdma_rd|wt_txn_NCDMA_RD=i", \$opt_wt_txn{NCDMA_RD},
piton/tools/perlmod/sjm_tstgen.pl,1.37:1964:	    "wt_txn_ncwr_ue|wt_txn_NCWR_UE=i", \$opt_wt_txn{NCWR_UE},
piton/tools/perlmod/sjm_tstgen.pl,1.37:1965:	    "wt_txn_ncbwr_ue|wt_txn_NCBWR_UE=i", \$opt_wt_txn{NCBWR_UE},
piton/tools/perlmod/sjm_tstgen.pl,1.37:1966:	    "wt_txn_wri_ue|wt_txn_WRI_UE=i", \$opt_wt_txn{WRI_UE},
piton/tools/perlmod/sjm_tstgen.pl,1.37:1967:	    "wt_txn_wris_ue|wt_txn_WRIS_UE=i", \$opt_wt_txn{WRIS_UE},
piton/tools/perlmod/sjm_tstgen.pl,1.37:1968:	    "wt_txn_wrm_ue|wt_txn_WRM_UE=i", \$opt_wt_txn{WRM_UE},
piton/tools/perlmod/sjm_tstgen.pl,1.37:1969:	    "wt_txn_unexp_dr16|wt_txn_UNEXP_DR16=i", \$opt_wt_txn{UNEXP_DR16},
piton/tools/perlmod/sjm_tstgen.pl,1.37:1970:	    "wt_txn_unexp_dr64|wt_txn_UNEXP_DR64=i", \$opt_wt_txn{UNEXP_DR64},
piton/tools/perlmod/sjm_tstgen.pl,1.37:1971:	    "wt_txn_nonex_rd_memsize|wt_txn_NONEX_RD_MEMSIZE=i", \$opt_wt_txn{NONEX_RD_MEMSIZE},
piton/tools/perlmod/sjm_tstgen.pl,1.37:1972:	    "wt_txn_nonex_rd_nc_mem|wt_txn_NONEX_RD_NC_MEM=i", \$opt_wt_txn{NONEX_RD_NC_MEM},
piton/tools/perlmod/sjm_tstgen.pl,1.37:1973:	    "wt_txn_nonex_rd_mem_nc|wt_txn_NONEX_RD_MEM_NC=i", \$opt_wt_txn{NONEX_RD_MEM_NC},
piton/tools/perlmod/sjm_tstgen.pl,1.37:1974:	    "wt_txn_nonex_rd|wt_txn_NONEX_RD=i", \$opt_wt_txn{NONEX_RD},
piton/tools/perlmod/sjm_tstgen.pl,1.37:1975:	    "wt_txn_nonex_wr_memsize|wt_txn_NONEX_WR_MEMSIZE=i", \$opt_wt_txn{NONEX_WR_MEMSIZE},
piton/tools/perlmod/sjm_tstgen.pl,1.37:1976:	    "wt_txn_nonex_wr_nc_mem|wt_txn_NONEX_WR_NC_MEM=i", \$opt_wt_txn{NONEX_WR_NC_MEM},
piton/tools/perlmod/sjm_tstgen.pl,1.37:1977:	    "wt_txn_nonex_wr_mem_nc|wt_txn_NONEX_WR_MEM_NC=i", \$opt_wt_txn{NONEX_WR_MEM_NC},
piton/tools/perlmod/sjm_tstgen.pl,1.37:1978:	    "wt_txn_nonex_wr|wt_txn_NONEX_WR=i", \$opt_wt_txn{NONEX_WR},
piton/tools/perlmod/sjm_tstgen.pl,1.37:1979:	    "wt_txn_fatal|wt_txn_FATAL=i", \$opt_wt_txn{FATAL},
piton/tools/perlmod/sjm_tstgen.pl,1.37:2005:            "h|u|help", \$opt_help,
piton/tools/perlmod/Sims/1.12/man/man3/Sims.3:28:.\" double quote, and \*(R" will give a right double quote.  | will give a
piton/tools/perlmod/perf,1.13:203:  elsif (-e "sim.log.gz") {open (IN, "gzcat sim.log.gz | head -500 |") or die "Could not open sim.log.gz" ;}
piton/tools/perlmod/perf,1.13:211:  elsif (-e "sim.log.gz") {open (IN, "gzcat sim.log.gz | tail -500 |") or die "Could not open sim.log.gz" ;}
piton/tools/perlmod/AnalyzeDiag/1.07/man/man3/AnalyzeDiag.3:28:.\" double quote, and \*(R" will give a right double quote.  | will give a
piton/tools/perlmod/tso_analyze,1.37:122:    open (LOG_TR, "gunzip -c $logfile | tail |");
piton/tools/perlmod/tso_analyze,1.37:169:    open(VCS, "gunzip -c  $logfile | egrep 'jbus_mon|reg' |") || die "cannot open gunzip -c $logfile";
piton/tools/perlmod/tso_analyze,1.37:171:    open(VCS, "egrep 'jbus_mon|reg' $logfile| ") || die "cannot open $logfile";
piton/tools/perlmod/Linux-i686/Bit/Vector/String.pod:167:  1 | b | bin      =>  binary        (using "to_Bin()")
piton/tools/perlmod/Linux-i686/Bit/Vector/String.pod:168:  2 | o | oct      =>  octal         (using "to_Oct()")
piton/tools/perlmod/Linux-i686/Bit/Vector/String.pod:169:  3 | d | dec      =>  decimal       (using "to_Dec()")
piton/tools/perlmod/Linux-i686/Bit/Vector/String.pod:170:  4 | h | hex | x  =>  hexadecimal   (using "to_Hex()")
piton/tools/perlmod/Linux-i686/Bit/Vector/String.pod:171:  5 | e | enum     =>  enumeration   (using "to_Enum()")
piton/tools/perlmod/Linux-i686/Bit/Vector/String.pod:172:  6 | p | pack     =>  packed binary (using "Block_Read()")
piton/tools/perlmod/Linux-i686/Bit/Vector/String.pod:190:  1 | b | bin      =>  '0b' . $vector->to_Bin();
piton/tools/perlmod/Linux-i686/Bit/Vector/String.pod:191:  2 | o | oct      =>  '0o' . $vector->to_Oct();
piton/tools/perlmod/Linux-i686/Bit/Vector/String.pod:192:  3 | d | dec      =>         $vector->to_Dec(); # prefix is [+-]
piton/tools/perlmod/Linux-i686/Bit/Vector/String.pod:193:  4 | h | hex | x  =>  '0x' . $vector->to_Hex();
piton/tools/perlmod/Linux-i686/Bit/Vector/String.pod:194:  5 | e | enum     =>  '{'  . $vector->to_Enum() . '}';
piton/tools/perlmod/Linux-i686/Bit/Vector/String.pod:195:  6 | p | pack     =>  ':'  . $vector->Size() .
piton/tools/perlmod/BitFieldTie/1.09/man/man3/BitFieldTie.3:28:.\" double quote, and \*(R" will give a right double quote.  | will give a
piton/tools/perlmod/Regreport/5.01/lib/site_perl/5.8.0/Regreport.pm:98:my($error_pattern)= 'mismatch|error|fail|wrong_trigger';
piton/tools/perlmod/Regreport/5.01/lib/site_perl/5.8.0/Regreport.pm:229:        elsif(-r "sim.log.gz")	{ open (FUT, "$GUNZIP sim.log.gz |  tail -$simline |");}
piton/tools/perlmod/Regreport/5.01/lib/site_perl/5.8.0/Regreport.pm:263:      elsif(-r "sas.log.gz")	{ open (FUT, "$GUNZIP sas.log.gz |  tail -$simline |");}
piton/tools/perlmod/Regreport/5.01/lib/site_perl/5.8.0/Regreport.pm:354:    }elsif($curr_line =~ /no diag|midas.*error/i) {
piton/tools/perlmod/Regreport/5.01/lib/site_perl/5.8.0/Regreport.pm:374:    }elsif($curr_line =~ /can.t connect|Can't bring up server connection|the command did not complete properly/io) {
piton/tools/perlmod/Regreport/5.01/lib/site_perl/5.8.0/Regreport.pm:866:  my($non_vcs_error)= 'exit_on_error|stop_on_error|send_cmd: writen error' .
piton/tools/perlmod/Regreport/5.01/lib/site_perl/5.8.0/Regreport.pm:867:                '|compilation errors:\s+0|error encounter: 0|njecting' .
piton/tools/perlmod/Regreport/5.01/lib/site_perl/5.8.0/Regreport.pm:868:                '|total\s+mismatch:\s+0|vca_error:\s+0|fail.expected.:\s+0' .
piton/tools/perlmod/Regreport/5.01/lib/site_perl/5.8.0/Regreport.pm:869:                '|info|INFO|Info|Vera:\s+Loading' .
piton/tools/perlmod/Regreport/5.01/lib/site_perl/5.8.0/Regreport.pm:888:     elsif(/mismatch|getting shaky|pass|max cycles/i){
piton/tools/perlmod/Regreport/5.01/lib/site_perl/5.8.0/Regreport.pm:924:     if(/$error_pattern|bring up server connection|did not complete properly|pass|max/i){
piton/tools/perlmod/Regreport/5.01/lib/site_perl/5.8.0/Regreport.pm:997:     if(/vcs_run|no-warn-mismatch|valueerror: invalid literal for int/io){			next;}
piton/tools/perlmod/Regreport/5.01/lib/site_perl/5.8.0/Regreport.pm:1000:     elsif(/getting shaky|pass|max cycles/io){
piton/tools/perlmod/Regreport/5.01/lib/site_perl/5.8.0/Regreport.pm:1003:     elsif(/missing terminating|no diag found/io){	$errlines[$errline_num++] = $_;}
piton/tools/perlmod/Regreport/5.01/lib/site_perl/5.8.0/Regreport.pm:1109:        elsif(/midas: fatal error|no diag/i){
piton/tools/perlmod/Regreport/5.01/lib/site_perl/5.8.0/Regreport.pm:1135:        }elsif   (/Will build in directory|midas: mkdir|Found diag under|redefines previous macro|-max_error|exit_on_error|stop_on_error|-no-warn-mismatch|vcs_run|ERROR_EN_REG/){ next;}
piton/tools/perlmod/Regreport/5.01/lib/site_perl/5.8.0/Regreport.pm:1136:        elsif(/$error_pattern|undefined reference to/io){
piton/tools/perlmod/Regreport/5.01/man/man3/Regreport.3:28:.\" double quote, and \*(R" will give a right double quote.  | will give a
piton/tools/perlmod/procvlog,1.99:94:    print "Usage:   procvlog [logfilename|path_to_sim.log] [-debug -h -ccx -l2 -dram -cycles -[no]sort] [-perf] \n";
piton/tools/perlmod/procvlog,1.99:704:  if($instr =~ /%(r|g|l|i|o|f|d)\d+/){
piton/tools/perlmod/procvlog,1.99:932:    open(VCSRAW1, "gunzip -c  $logfile | egrep 'sas|MAT|trig' | ") || die "cannot open gunzip -c $logfile";
piton/tools/perlmod/procvlog,1.99:933:    open(VCSRAW2, "gunzip -c  $logfile | egrep -v 'sas|MAT|trig' | ") || die "cannot open gunzip -c $logfile";
piton/tools/perlmod/procvlog,1.99:935:    open(VCSRAW1, "egrep 'sas|MAT|trig' $logfile | ") || die "cannot open $logfile";
piton/tools/perlmod/procvlog,1.99:936:    open(VCSRAW2, "egrep -v 'sas|MAT|trig' $logfile | ") || die "cannot open $logfile";
piton/tools/perlmod/procvlog,1.99:962:        if($s1line =~ /^(\d+)\s*:.*(gl|tl|pstate)_reg-M/) {
piton/tools/perlmod/rcommon.pm:194:            my $squeue_wc_out = `squeue -u $user -j $job_id | wc -l`;
piton/tools/perlmod/OutputDirector/1.01/man/man3/OutputDirector.3:28:.\" double quote, and \*(R" will give a right double quote.  | will give a
piton/tools/perlmod/Midas/3.30/lib/site_perl/5.8.0/Midas/Interface.pm:97:	 verbose|v:i
piton/tools/perlmod/Midas/3.30/lib/site_perl/5.8.0/Midas/Interface.pm:98:	 noverbose|nov
piton/tools/perlmod/Midas/3.30/lib/site_perl/5.8.0/Midas/Interface.pm:117:	 force_build|f!
piton/tools/perlmod/Midas/3.30/bin/midasformat:491:     name|section=<name>,
piton/tools/perlmod/Midas/3.30/bin/midasformat:504:The contents of the block are a list of key=value pairs (name|section=
piton/tools/perlmod/Midas/3.30/bin/midas:287:=item -default_radix E<lt>decimal|hexE<gt>
piton/tools/perlmod/Midas/3.30/man/man3/Midas.3:28:.\" double quote, and \*(R" will give a right double quote.  | will give a
piton/tools/perlmod/Midas/3.30/man/man1/midasformat.1:28:.\" double quote, and \*(R" will give a right double quote.  | will give a
piton/tools/perlmod/Midas/3.30/man/man1/midasformat.1:504:\&     name|section=<name>,
piton/tools/perlmod/Midas/3.30/man/man1/midasformat.1:518:The contents of the block are a list of key=value pairs (name|section=
piton/tools/perlmod/Midas/3.30/man/man1/midas.1:28:.\" double quote, and \*(R" will give a right double quote.  | will give a
piton/tools/perlmod/Midas/3.30/man/man1/midas.1:315:.IP "\-default_radix <decimal|hex>" 4
piton/tools/perlmod/Midas/3.30/man/man1/midas.1:316:.IX Item "-default_radix <decimal|hex>"
piton/tools/perlmod/DiagList/1.11/man/man3/DiagList.3:28:.\" double quote, and \*(R" will give a right double quote.  | will give a
piton/tools/perlmod/DiagList/1.11/man/man1/dlist.1:28:.\" double quote, and \*(R" will give a right double quote.  | will give a
piton/tools/perlmod/Tie/IxHash.pm:335:#          | X | X | X ... X | X | X |
piton/tools/Darwin/x86_64/include/m4/m4module.h:397:        (M4_DEBUG_TRACE_ARGS | M4_DEBUG_TRACE_EXPANSION \
piton/tools/Darwin/x86_64/include/m4/m4module.h:398:         | M4_DEBUG_TRACE_QUOTE | M4_DEBUG_TRACE_DEREF)
piton/tools/Darwin/x86_64/include/m4/m4module.h:467:#define M4_SYNTAX_MASKS         (M4_SYNTAX_RQUOTE | M4_SYNTAX_ECOMM     \
piton/tools/Darwin/x86_64/include/m4/m4module.h:468:                                 | M4_SYNTAX_DOLLAR | M4_SYNTAX_LBRACE  \
piton/tools/Darwin/x86_64/include/m4/m4module.h:472:#define M4_SYNTAX_SUSPECT       (M4_SYNTAX_LQUOTE | M4_SYNTAX_BCOMM     \
piton/tools/Darwin/x86_64/share/m4/misc.m4:4:syscmd(`grep "^'USER`:" /etc/passwd | awk -F: "{print \$3}"'  > TMP)
piton/tools/synopsys/script/par/icc.sh:36:${ICC_EXEC} ${OPTIONS} -f ${DV_ROOT}/tools/synopsys/script/common/init_design_icc.tcl | tee -i ${LOGS_DIR}/init_design_icc.log
piton/tools/synopsys/script/par/icc.sh:40:${ICC_EXEC} ${OPTIONS} -f ${DV_ROOT}/tools/synopsys/script/par/place_opt_icc.tcl | tee -i ${LOGS_DIR}/place_opt_icc.log
piton/tools/synopsys/script/par/icc.sh:44:${ICC_EXEC} ${OPTIONS} -f ${DV_ROOT}/tools/synopsys/script/par/clock_opt_cts_icc.tcl | tee -i ${LOGS_DIR}/clock_opt_cts_icc.log
piton/tools/synopsys/script/par/icc.sh:48:${ICC_EXEC} ${OPTIONS} -f ${DV_ROOT}/tools/synopsys/script/par/clock_opt_psyn_icc.tcl | tee -i ${LOGS_DIR}/clock_opt_psyn_icc.log
piton/tools/synopsys/script/par/icc.sh:52:${ICC_EXEC} ${OPTIONS} -f ${DV_ROOT}/tools/synopsys/script/par/clock_opt_route_icc.tcl | tee -i ${LOGS_DIR}/clock_opt_route_icc.log
piton/tools/synopsys/script/par/icc.sh:56:${ICC_EXEC} ${OPTIONS} -f ${DV_ROOT}/tools/synopsys/script/par/route_icc.tcl | tee -i ${LOGS_DIR}/route_icc.log
piton/tools/synopsys/script/par/icc.sh:60:${ICC_EXEC} ${OPTIONS} -f ${DV_ROOT}/tools/synopsys/script/par/route_opt_icc.tcl | tee -i ${LOGS_DIR}/route_opt_icc.log
piton/tools/synopsys/script/par/icc.sh:64:${ICC_EXEC} ${OPTIONS} -f ${DV_ROOT}/tools/synopsys/script/par/focal_opt_icc.tcl | tee -i ${LOGS_DIR}/focal_opt_icc.log
piton/tools/synopsys/script/par/icc.sh:68:${ICC_EXEC} ${OPTIONS} -f ${DV_ROOT}/tools/synopsys/script/par/chip_finish_icc.tcl | tee -i ${LOGS_DIR}/chip_finish_icc.log
piton/tools/synopsys/script/par/icc.sh:72:${ICC_EXEC} ${OPTIONS} -f ${DV_ROOT}/tools/synopsys/script/par/metal_fill_icc.tcl | tee -i ${LOGS_DIR}/metal_fill_icc.log
piton/tools/synopsys/script/par/icc.sh:76:${ICC_EXEC} ${OPTIONS} -f ${DV_ROOT}/tools/synopsys/script/par/signoff_drc_icc.tcl | tee -i ${LOGS_DIR}/signoff_drc_icc.log
piton/tools/synopsys/script/par/icc.sh:80:${ICC_EXEC} ${OPTIONS} -f ${DV_ROOT}/tools/synopsys/script/common/outputs_icc.tcl | tee -i ${LOGS_DIR}/outputs_icc.log
piton/tools/synopsys/script/par/icc.excpt:104:Warning: Cell \S+ is not integer multiples of min site (width|height) \(\d+\), object's width and height\(1,1\)\. \(PSYN-523\)
piton/tools/synopsys/script/par/icc.excpt:129:Warning: Contact \S+'s (upper|lower) layer enclosure does not satisfy legal width requirement\. \(ZRT-083\)
piton/tools/synopsys/script/par/icc.excpt:204:Warning: Net '\S+' already has '\s+[\d\.]+ \((max|min)\)' for annotated (resistance|capacitance)\. '\s+[\d\.]+ \((max|min)\)' is discarded\. \(OPT-80[56]\)
piton/tools/synopsys/script/eco/eco.sh:36:${ICC_EXEC} ${OPTIONS} -f ${DV_ROOT}/tools/synopsys/script/eco/eco_icc.tcl | tee -i ${LOGS_DIR}/eco_icc.log
piton/tools/synopsys/script/eco/eco.sh:40:${ICC_EXEC} ${OPTIONS} -f ${DV_ROOT}/tools/synopsys/script/eco/outputs_icc_eco.tcl | tee -i ${LOGS_DIR}/outputs_icc_eco.log
piton/tools/local/pal/1.13/bin/pal:216:    if($infile !~ /\.[^\.]*(pal|pm|tg)$/i &&		#no .pal|.pm|.tg suffix, and
piton/tools/local/pal/1.13/bin/pal:218:		& EXIT2(1, "$infile must be ended with '.*(pal|pm|tg)'");
piton/tools/local/pal/1.13/bin/pal:252:    if(/^$REVERSE#+\s*(END_INIT|ENDINIT)/ && $INIT) {	# put "foo=bar" after #END_INIT
piton/tools/local/pal/1.13/bin/pal:506:      -ko|-keeponly      generate temporary files and exit.
piton/tools/src/contint/contint,1.0:483:        os.chmod("contint_" + item.name, stat.S_IRWXU | stat.S_IRWXG | stat.S_IRWXO)
piton/tools/src/contint/contint,1.0:657:                elif re.search("midas: fatal error|no diag", line, re.IGNORECASE) :
piton/tools/src/contint/contint,1.0:680:                elif re.search("Will build in directory|midas: mkdir|Found diag under|redefines previous macro|-max_error|exit_on_error|stop_on_error|-no-warn-mismatch|vcs_run|ncv_run|icv_run|msm_run|riv_run|ERROR_EN_REG", line) :
piton/tools/src/contint/contint,1.0:682:                elif re.search("mismatch|error|fail|wrong_trigger|undefined reference to", line, re.IGNORECASE) :
piton/tools/src/contint/contint,1.0:881:        error_match_except_async_fifo = re.search("^DRC Error : .*\b(Reset|RESET)\b.*", line)
piton/tools/src/sims/sims,2.0:1550:      if ($x =~ /\+define+|^-v |^-y |^-f (?!(flist|.*0in.*?\.arg))/) {
piton/tools/src/sims/sims,1.262:31:#           |  use_iver   |      injobq  interactive     help   version
piton/tools/src/sims/sims,1.262:2222:      if ($x =~ /\+define+|^-v |^-y |^-f (?!(flist|.*0in.*?\.arg))/) {
piton/tools/src/sims/sims,1.262:2424:      if ($x =~ /\+define+|^-v |^-y |^-f (?!(flist|.*0in.*?\.arg))/) {
piton/tools/src/sims/sims,1.262:2498:      if ($x =~ /\+define+|^-v |^-y |^-f (?!(flist|.*0in.*?\.arg))/) {
piton/tools/src/sims/sims,1.262:2565:      if ($x =~ /\+define+|^-v |^-y |^-f (?!(flist|.*0in.*?\.arg))/) {
piton/tools/src/proto/protosyn,2.5:160:    os.chmod(slurm_file, stat.S_IRWXU | stat.S_IRWXG | stat.S_IRWXO)
piton/tools/src/proto/fpga_lib.py:244:    suff = "ustr" if ustr_files else "([s|S|c]|riscv)"
piton/tools/src/pal/include.c:86:fprintf(stderr, "\t -abs|-rel:   include file uses absolute or relative paths. [absolute=%d]\n",
piton/tools/src/goldfinger/lexer.l:52:end|END                   { return END; }
piton/tools/src/goldfinger/lexer.l:53:app|APP                   { return APP; }
piton/tools/src/goldfinger/lexer.l:54:elf_file|ELF_FILE         { return ELFFILE; }
piton/tools/src/goldfinger/lexer.l:56:block|BLOCK               { return BLOCK; }
piton/tools/src/goldfinger/lexer.l:57:src_file|SRC_FILE         { return SRCFILE; }
piton/tools/src/goldfinger/lexer.l:58:src_line|SRC_LINE         { return SRCLINE; }
piton/tools/src/goldfinger/lexer.l:59:link_section|LINK_SECTION { return LINKSECTION; }
piton/tools/src/goldfinger/lexer.l:60:section_name|SECTION_NAME { return SECTIONNAME; }
piton/tools/src/goldfinger/lexer.l:61:segment_name|SEGMENT_NAME { return SEGMENTNAME; }
piton/tools/src/goldfinger/lexer.l:62:compress|COMPRESS         { return COMPRESS; }
piton/tools/src/goldfinger/lexer.l:63:va|VA                     { return VA; }
piton/tools/src/goldfinger/lexer.l:64:ra|RA                     { return RA; }
piton/tools/src/goldfinger/lexer.l:65:pa|PA                     { return PA; }
piton/tools/src/goldfinger/lexer.l:66:in_image|IN_IMAGE         { return INIMAGE; }
piton/tools/src/goldfinger/lexer.l:68:start_label|START_LABEL  { return STARTLABEL; }
piton/tools/src/goldfinger/lexer.l:69:end_va|END_VA            { return ENDVA; }
piton/tools/src/goldfinger/lexer.l:70:end_label|END_LABEL      { return ENDLABEL; }
piton/tools/src/goldfinger/lexer.l:71:tsb_name|TSB_NAME        { return TSBNAME; }
piton/tools/src/goldfinger/lexer.l:72:tag_base|TAG_BASE        { return TAGBASE; }
piton/tools/src/goldfinger/lexer.l:73:data_base|DATA_BASE      { return DATABASE; }
piton/tools/src/goldfinger/lexer.l:74:size_bits|SIZE_BITS      { return SIZEBITS; }
piton/tools/src/goldfinger/lexer.l:75:no_end_range_check|NO_END_RANGE_CHECK { return NOENDRANGECHECK; }
piton/tools/src/goldfinger/lexer.l:76:va_index_bits|VA_INDEX_BITS { return VAINDEX; }
piton/tools/src/goldfinger/lexer.l:77:tag_addr_bits|TAG_ADDR_BITS { return TAGADDR; }
piton/tools/src/goldfinger/lexer.l:78:tte_tag_addr_bits|TTE_TAG_ADDR_BITS { return TTETAGADDR; }
piton/tools/src/goldfinger/lexer.l:79:data_addr_bits|DATA_ADDR_BITS { return DATAADDR; }
piton/tools/src/goldfinger/lexer.l:81:pa_size|PA_SIZE          { return PASIZE; }
piton/tools/src/goldfinger/lexer.l:82:ra_eq_va|RA_EQ_VA        { return RAEQVA; }
piton/tools/src/goldfinger/lexer.l:83:pa_eq_va|PA_EQ_VA        { return PAEQVA; }
piton/tools/src/goldfinger/lexer.l:85:tsb|TSB                  { return TSB; }
piton/tools/src/goldfinger/lexer.l:86:tsb_csm|TSB_CSM          { return TSBCSM; }
piton/tools/src/goldfinger/lexer.l:87:tsb_link|TSB_LINK        { return TSBLINK; }
piton/tools/src/goldfinger/lexer.l:88:tsb_csm_link|TSB_CSM_LINK { return TSBCSMLINK; }
piton/tools/src/goldfinger/lexer.l:89:num_entries|NUM_ENTRIES  { return NUMENTRIES; }
piton/tools/src/goldfinger/lexer.l:90:page_size|PAGE_SIZE      { return PAGESIZE; }
piton/tools/src/goldfinger/lexer.l:91:split|SPLIT              { return SPLIT; }
piton/tools/src/goldfinger/lexer.l:92:link_area|LINK_AREA      { return LINKAREA; }
piton/tools/src/goldfinger/lexer.l:93:start_addr|START_ADDR    { return STARTADDR; }
piton/tools/src/goldfinger/lexer.l:94:block_tsb|BLOCK_TSB      { return BLOCKTSB; }
piton/tools/src/goldfinger/lexer.l:95:block_tsb_csm|BLOCK_TSB_CSM { return BLOCKTSBCSM; }
piton/tools/src/goldfinger/lexer.l:96:clump_num|CLUMP_NUM      {return CLUMPNUM; }
piton/tools/bin/check_log:337:            if re.search("error|warning", line, re.IGNORECASE) :
piton/tools/bin/mkplilib:30:if (`env | grep DV_ROOT` == "") then
piton/tools/bin/runreg:38:   echo "Usage $0 [core1/chip8] [mini|full]"
piton/tools/bin/runreg:48:   echo "Usage $0 [core1/chip8] [mini|full]"
piton/tools/bin/runreg:56:   echo "Usage $0 [core1/chip8] [mini|full]"
piton/tools/bin/riscvlib.py:25:    gitver_cmd = "git log | grep commit -m1 | LD_LIBRARY_PATH= awk -e '{print $2;}'"
piton/tools/bin/rv64_img:31:du diag.o -b | awk '{print(128 - ($1 % 128));}' | xargs -t -ISIZE truncate diag.o -s +SIZE
piton/tools/bin/rv64_img:34:xxd -g 8 -c 32 diag.o | awk '{printf("%s %s %s %s\n", $2, $3, $4, $5);}' >> mem.image
piton/tools/bin/rv64_img:37:riscv64-unknown-elf-objdump -d diag.exe | grep "<pass>:" | awk '{printf("good_trap %s X %s\n", $1, $1);}' >symbol.tbl
piton/tools/bin/rv64_img:38:riscv64-unknown-elf-objdump -d diag.exe | grep "<fail>:" | awk '{printf("bad_trap %s X %s\n", $1, $1);}' >>symbol.tbl
piton/tools/bin/midas:47:    TOOLSET=`echo $toolset |tr '[a-z]' '[A-Z]'`
piton/tools/bin/midas:60:    version=`echo $version |awk '{print $1}'`
piton/tools/bin/midas:80:major=`echo $version | sed 's/\..*//'`
piton/tools/bin/midas:81:minor=`echo $version | sed 's/^.*\.//'`
piton/tools/bin/rv64_as:19:du diag.o -b | awk '{print(128 - ($1 % 128));}' | xargs -t -ISIZE truncate diag.o -s +SIZE
piton/tools/bin/rv64_as:21:xxd -g 16 -c 32 diag.o | awk '{printf("%s %s\n", $2, $3);}' >> mem.image
piton/tools/bin/rv64_as:24:riscv64-unknown-elf-objdump -d diag.exe | grep "<pass>:" | awk '{printf("good_trap %s X %s\n", $1, $1);}' >symbol.tbl
piton/tools/bin/rv64_as:25:riscv64-unknown-elf-objdump -d diag.exe | grep "<fail>:" | awk '{printf("bad_trap %s X %s\n", $1, $1);}' >>symbol.tbl
piton/tools/bin/rv32_as:37:du diag.o -b | awk '{print(128 - ($1 % 128));}' | xargs -t -ISIZE truncate diag.o -s +SIZE
piton/tools/bin/rv32_as:40:xxd -g 16 -c 32 diag.o | awk '{printf("%s %s\n", $2, $3);}' >>mem.image
piton/tools/bin/rv32_as:43:riscv32-unknown-elf-objdump -d diag.exe | grep "<pass>:" | awk '{printf("good_trap %s X %s\n", $1, $1);}' >symbol.tbl
piton/tools/bin/rv32_as:44:riscv32-unknown-elf-objdump -d diag.exe | grep "<fail>:" | awk '{printf("bad_trap %s X %s\n", $1, $1);}' >>symbol.tbl
piton/tools/calibre/script/common/common.excpt:27:\/\/  WARNING: calibre(pvs_s|xrc) license\(s\) \(\S+ SN=\d+, HostID=[0-9a-fA-F]+\) will expire in \d+ days\.
piton/tools/pli/iop/Makefile:26:OS=`uname -r | cut -f1 -d.`
piton/design/common/uart/rtl/ShiftRegister.v:105:								.Enable(			Load | Enable),
piton/design/common/uart/rtl/ShiftRegister.v:118:								.Enable(			Load | Enable),
piton/design/common/uart/rtl/UATransmitter.v:212:								.Load(				TxStart | Reset),
piton/design/common/rtl/bram_1rw_wrapper.v:100:assign bram_ren         = (read_en | write_en) & ~rw_conflict;             // do not read in case of a conflict
piton/design/common/rtl/bram_sdp_wrapper.v.pyv:94:assign bram_ren         = (read_en | write_en) & ~rw_conflict;             // do not read in case of a conflict
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_16.v:205:assign bout_val_1 = bout_val_buf1 | bout_val_pre1;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_16.v:241:assign bout_val_2 = bout_val_buf2 | bout_val_pre2;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_16.v:277:assign bout_val_3 = bout_val_buf3 | bout_val_pre3;
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_16.v:297:    .wr_en(~(rst | rst_d0) & (| credit_gather)),               //tied to 1
piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_16.v:298:    .rd_en(~(rst | rst_d0)),               //tied to 1
piton/design/chipset/io_xbar/common/rtl/io_xbar_space_avail_top.v:74:assign spc_avail = (is_two_or_more_f | yummy_f | (is_one_f & ~valid_f));
piton/design/chipset/io_xbar/common/rtl/io_xbar_space_avail_top.v:114:wire top_bits_zero_temp = ~| count_temp[BUFFER_BITS-1:1];
piton/design/chipset/io_xbar/rtl/io_xbar_top.v.pyv:349:   wire ec_thanks_to_n = ec_thanks_n_to_n_reg | ec_thanks_e_to_n_reg | ec_thanks_s_to_n_reg | ec_thanks_w_to_n_reg | ec_thanks_p_to_n_reg;
piton/design/chipset/io_xbar/rtl/io_xbar_top.v.pyv:350:   wire ec_thanks_to_e = ec_thanks_n_to_e_reg | ec_thanks_e_to_e_reg | ec_thanks_s_to_e_reg | ec_thanks_w_to_e_reg | ec_thanks_p_to_e_reg;
piton/design/chipset/io_xbar/rtl/io_xbar_top.v.pyv:351:   wire ec_thanks_to_s = ec_thanks_n_to_s_reg | ec_thanks_e_to_s_reg | ec_thanks_s_to_s_reg | ec_thanks_w_to_s_reg | ec_thanks_p_to_s_reg;
piton/design/chipset/io_xbar/rtl/io_xbar_top.v.pyv:352:   wire ec_thanks_to_w = ec_thanks_n_to_w_reg | ec_thanks_e_to_w_reg | ec_thanks_s_to_w_reg | ec_thanks_w_to_w_reg | ec_thanks_p_to_w_reg;
piton/design/chipset/io_xbar/rtl/io_xbar_top.v.pyv:353:   wire ec_thanks_to_p = ec_thanks_n_to_p_reg | ec_thanks_e_to_p_reg | ec_thanks_s_to_p_reg | ec_thanks_w_to_p_reg | ec_thanks_p_to_p_reg;
piton/design/chipset/io_xbar/rtl/io_xbar_top.v.pyv:503:assign thanksIn_P = thanks_n_to_p | thanks_e_to_p | thanks_s_to_p | thanks_w_to_p | thanks_p_to_p;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_control.v.pyv:132:assign planned_or_default = planned_f | default_ready;
piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_control.v.pyv:141:/* assign route_req_all_or = route_req_a_in | route_req_b_in | route_req_c_in | route_req_d_in | route_req_x_in; */
piton/design/chipset/axi_sd_bridge/rtl/send_cmd.v:126:        send_cmd_req = send_cmd_req_1 | send_cmd_req_2;
piton/design/chipset/axi_sd_bridge/rtl/send_cmd.v:129:        cmd_byte       <= cmd_byte_1       | cmd_byte_2;
piton/design/chipset/axi_sd_bridge/rtl/send_cmd.v:130:        data_byte_1    <= data_byte_1_1    | data_byte_1_2;
piton/design/chipset/axi_sd_bridge/rtl/send_cmd.v:131:        data_byte_2    <= data_byte_2_1    | data_byte_2_2;
piton/design/chipset/axi_sd_bridge/rtl/send_cmd.v:132:        data_byte_3    <= data_byte_3_1    | data_byte_3_2;
piton/design/chipset/axi_sd_bridge/rtl/send_cmd.v:133:        data_byte_4    <= data_byte_4_1    | data_byte_4_2;
piton/design/chipset/axi_sd_bridge/rtl/send_cmd.v:134:        check_sum_byte <= check_sum_byte_1 | check_sum_byte_2;
piton/design/chipset/io_ctrl/rtl/uart_mux.v:188:            mux_sel <=  pc_good_trap | pc_bad_trap | asm_test_timeout ? WRITER_SEL   : mux_sel;
piton/design/chipset/io_ctrl/rtl/fake_boot_ctrl.v:354:assign bram_ce      = bram_r_val_hit | bram_w_val_hit;
piton/design/chipset/io_ctrl/rtl/uart_reader.v:195:    stop <= launch | ~active         ? 1'b0  :
piton/design/chipset/io_ctrl/rtl/uart_reader.v:413:    noc_cnt <=  noc_last_hdr_val | noc_last_data_val  ? 3'b0        :
piton/design/chipset/mc/rtl/noc_mig_bridge.v:441:assign app_rdy_trans      = (~cmd_pending | cmd_send_end) & ~(app_en_reg & ~cmd_send_end);
piton/design/chipset/mc/rtl/noc_mig_bridge.v:464:assign app_wdf_rdy_trans    = (~wdf_pending | wdf_send_end) & ~(app_wdf_wren_reg & ~wdf_send_end);
piton/design/chipset/mc/rtl/mc_top.v:353:assign afifo_rst_2 = afifo_ui_rst_r_r | ui_clk_sync_rst;
piton/design/chipset/rtl/chipset.v:746:    assign chipset_prsnt_n = ~rst_n_rect | ~clk_locked | ~test_start;
piton/design/chipset/oled/rtl/ssd1306_spi.v:62:        sys_tick_cnt <= val_in | sclk_front | ~processing ? 8'b0 : sys_tick_cnt + 1;
piton/design/chipset/oled/rtl/ssd1306_spi.v:90:        bit_cnt     <=  val_in | complete           ? 3'b0          :
piton/design/chipset/oled/rtl/oled_delay.v:51:        ms_cnt <= start | ms_tick   ? 32'b0         :
piton/design/chipset/oled/rtl/oled_wrapper.v:105:            oled_state  <= btnl_pulse | btnr_pulse | btnu_pulse | btnd_pulse ? SENT_CHAR : oled_state;
piton/design/chipset/oled/rtl/oled_wrapper.v:165:                disp_buf[i] <= btnl_pulse & (i > 15) ? (i == 31 | i == 47 | i == 63 ? disp_buf[i-15] : disp_buf[i+1]     ) :
piton/design/chipset/oled/rtl/oled_wrapper.v:166:                               btnr_pulse & (i > 15) ? (i == 16 | i == 32 | i == 48 ? disp_buf[i+15] : disp_buf[i-1]     ) :
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_top.v:65:    wire    rst =   sys_rst | sd_cd;
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_top.v:153:        .rst                    (~init_done | rst),
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_top.v:181:        .rst                    (~init_done | rst),
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_top.v:207:        .rst                    (~init_done | rst),
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_top.v:248:        .rst                    (~init_done | rst),
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:231:    .rst          (wb_rst_i | software_reset_reg_sd_clk[0]),
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:291:    .rst            (wb_rst_i | software_reset_reg_sd_clk[0]),
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:311:    .rst       (wb_rst_i | software_reset_reg_sd_clk[0]),
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:335:        .rst            (wb_rst_i | software_reset_reg_sd_clk[0]),
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:345:    .rst                   (wb_rst_i | software_reset_reg_sd_clk[0]),
piton/design/chipset/mem_io_splitter/rtl/mem_io_splitter.v:529:    assign end_sent =   (test_good | test_bad) &
piton/design/chip/synopsys/script/dc.excpt:32:Warning: The 'dynamic_node_top_(west|south)_input_NIB_clk_gate_elements_in_array_f_reg' instance in the 'dynamic_node_top_wrap_1' design is updated to refer to the renamed design 'tile_CEL_SNPS_CLOCK_GATE_HIGH_network_input_blk_multi_out_LOG2_NUMBER_FIFO_ELEMENTS2_\d'\. \(TL-51\)
piton/design/chip/synopsys/script/dc.excpt:33:Warning: The 'dynamic_node_top_(west|south)_input_NIB_clk_gate_storage_data_f_reg_\d_' instance in the 'dynamic_node_top_wrap_1' design is updated to refer to the renamed design 'tile_CEL_SNPS_CLOCK_GATE_HIGH_network_input_blk_multi_out_LOG2_NUMBER_FIFO_ELEMENTS2_\d'\. \(TL-51\)
piton/design/chip/jtag/rtl/jtag_interface.v:172:assign tap_scratch_sel = instr_ctap_instruction_reg_sel | instr_ctap_data0_reg_sel 
piton/design/chip/jtag/rtl/jtag_interface.v:176:assign tap_bypass_sel   = instr_highz  | instr_clamp | instr_bypass;
piton/design/chip/tile/dynamic_node/common/rtl/space_avail_top.v:74:assign spc_avail = (is_two_or_more_f | yummy_f | (is_one_f & ~valid_f));
piton/design/chip/tile/dynamic_node/common/rtl/space_avail_top.v:114:wire top_bits_zero_temp = ~| count_temp[BUFFER_BITS-1:1];
piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top.v:353:   wire ec_thanks_to_n = ec_thanks_n_to_n_reg | ec_thanks_e_to_n_reg | ec_thanks_s_to_n_reg | ec_thanks_w_to_n_reg | ec_thanks_p_to_n_reg;
piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top.v:354:   wire ec_thanks_to_e = ec_thanks_n_to_e_reg | ec_thanks_e_to_e_reg | ec_thanks_s_to_e_reg | ec_thanks_w_to_e_reg | ec_thanks_p_to_e_reg;
piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top.v:355:   wire ec_thanks_to_s = ec_thanks_n_to_s_reg | ec_thanks_e_to_s_reg | ec_thanks_s_to_s_reg | ec_thanks_w_to_s_reg | ec_thanks_p_to_s_reg;
piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top.v:356:   wire ec_thanks_to_w = ec_thanks_n_to_w_reg | ec_thanks_e_to_w_reg | ec_thanks_s_to_w_reg | ec_thanks_w_to_w_reg | ec_thanks_p_to_w_reg;
piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top.v:357:   wire ec_thanks_to_p = ec_thanks_n_to_p_reg | ec_thanks_e_to_p_reg | ec_thanks_s_to_p_reg | ec_thanks_w_to_p_reg | ec_thanks_p_to_p_reg;
piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top.v:487:assign thanksIn_P = thanks_n_to_p | thanks_e_to_p | thanks_s_to_p | thanks_w_to_p | thanks_p_to_p;
piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top_para.v.pyv:349:   wire ec_thanks_to_n = ec_thanks_n_to_n_reg | ec_thanks_e_to_n_reg | ec_thanks_s_to_n_reg | ec_thanks_w_to_n_reg | ec_thanks_p_to_n_reg;
piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top_para.v.pyv:350:   wire ec_thanks_to_e = ec_thanks_n_to_e_reg | ec_thanks_e_to_e_reg | ec_thanks_s_to_e_reg | ec_thanks_w_to_e_reg | ec_thanks_p_to_e_reg;
piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top_para.v.pyv:351:   wire ec_thanks_to_s = ec_thanks_n_to_s_reg | ec_thanks_e_to_s_reg | ec_thanks_s_to_s_reg | ec_thanks_w_to_s_reg | ec_thanks_p_to_s_reg;
piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top_para.v.pyv:352:   wire ec_thanks_to_w = ec_thanks_n_to_w_reg | ec_thanks_e_to_w_reg | ec_thanks_s_to_w_reg | ec_thanks_w_to_w_reg | ec_thanks_p_to_w_reg;
piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top_para.v.pyv:353:   wire ec_thanks_to_p = ec_thanks_n_to_p_reg | ec_thanks_e_to_p_reg | ec_thanks_s_to_p_reg | ec_thanks_w_to_p_reg | ec_thanks_p_to_p_reg;
piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top_para.v.pyv:503:assign thanksIn_P = thanks_n_to_p | thanks_e_to_p | thanks_s_to_p | thanks_w_to_p | thanks_p_to_p;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control_para.v.pyv:132:assign planned_or_default = planned_f | default_ready;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control_para.v.pyv:141:/* assign route_req_all_or = route_req_a_in | route_req_b_in | route_req_c_in | route_req_d_in | route_req_x_in; */
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_control.v:115:assign thanks_all_temp = thanks_n | thanks_e | thanks_s | thanks_w | thanks_p;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:122:assign planned_or_default = planned_f | default_ready;
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:131:/* assign route_req_all_or = route_req_a_in | route_req_b_in | route_req_c_in | route_req_d_in | route_req_x_in; */
piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v:137:assign route_req_all_but_default = route_req_b_in | route_req_c_in | route_req_d_in | route_req_x_in;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1160:        state_subline_S2 = l2_way_state_subline_S2 | addr_subline_S2;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1725:    state_data_mask_in_S4 = state_data_mask_in_S4_f | state_data_mask_in_real_S4;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1796:    corr_error_S4 = corr_error1_S4 | corr_error2_S4; 
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1797:    uncorr_error_S4 = uncorr_error1_S4 | uncorr_error2_S4; 
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2145:    req_recycle_S2 = req_recycle_cur_S2 | req_recycle_buf_S2_f;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2395:    req_recycle_S3 = req_recycle_cur_S3 | req_recycle_buf_S3_f;
piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.v.pyv:2625:    req_recycle_S4 = req_recycle_cur_S4 | req_recycle_buf_S4_f;
piton/design/chip/tile/l2/rtl/l2_priority_encoder.v.pyv:86:assign nonzero_out = nonzero_low | nonzero_high;'''
piton/design/chip/tile/l2/rtl/l2_amo_alu.v:124:        `L2_AMO_ALU_OR:  amo_64b_tmp = amo_operand_a | amo_operand_b;
piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.v.pyv:661:        state_subline_S2 = l2_way_state_subline_S2 | addr_subline_S2;
piton/design/chip/tile/synopsys/script/calibre.lvs.excpt:38:WARNING: Top level port name \"V(CS|DD)\" on net \d+ at location \([\d\.]+,[\d\.]+\) already used on net \d+; ignored.
piton/design/chip/tile/synopsys/script/icc.excpt:33:Warning: No driver connected with the (Ground|Power) net 'core/V\S*'. \(MWDC-284\)
piton/design/chip/tile/synopsys/script/icc.excpt:100:CTS:\s+(clock net|driving pin) = \S*error\S*
piton/design/chip/tile/common/rtl/m1.beh.v:386:   assign ne = ~vld | ~(parity | q[6] | q[5] | q[4] | q[3] | q[2] | q[1] | q[0]);
piton/design/chip/tile/common/rtl/m1.beh.v:467://----|--|--|--|--|--|--|--|--|--|--|--|--|--|--|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
piton/design/chip/tile/common/rtl/m1.beh.v:468://    |1 |2 |3 |4 |5 |6 |7 |8 |9 |10|11|12|13|14|15 |16 |17 |18 |19 |20 |21 |22 |23 |24 |25 |26 |27 |28 |29 |30 |
piton/design/chip/tile/common/rtl/m1.beh.v:469://    |P1|P2|D0|P4|D1|D2|D3|P8|D4|D5|D6|D7|D8|D9|D10|P16|D11|D12|D13|D14|D15|D16|D17|D18|D19|D20|D21|D22|D23|P30|
piton/design/chip/tile/common/rtl/m1.beh.v:470://----|--|--|--|--|--|--|--|--|--|--|--|--|--|--|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
piton/design/chip/tile/common/rtl/m1.beh.v:476://----|--|--|--|--|--|--|--|--|--|--|--|--|--|--|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
piton/design/chip/tile/common/rtl/m1.beh.v:478://----|--|--|--|--|--|--|--|--|--|--|--|--|--|--|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
piton/design/chip/tile/common/rtl/m1.beh.v:536://----|--|--|--|--|--|--|--|--|--|--|--|--|--|--|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
piton/design/chip/tile/common/rtl/m1.beh.v:537://    |1 |2 |3 |4 |5 |6 |7 |8 |9 |10|11|12|13|14|15 |16 |17 |18 |19 |20 |21 |22 |23 |24 |25 |26 |27 |28 |29 |30 |
piton/design/chip/tile/common/rtl/m1.beh.v:538://    |P1|P2|D0|P4|D1|D2|D3|P8|D4|D5|D6|D7|D8|D9|D10|P16|D11|D12|D13|D14|D15|D16|D17|D18|D19|D20|D21|D22|D23|P30|
piton/design/chip/tile/common/rtl/m1.beh.v:539://----|--|--|--|--|--|--|--|--|--|--|--|--|--|--|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
piton/design/chip/tile/common/rtl/m1.beh.v:545://----|--|--|--|--|--|--|--|--|--|--|--|--|--|--|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
piton/design/chip/tile/common/rtl/m1.beh.v:547://----|--|--|--|--|--|--|--|--|--|--|--|--|--|--|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
piton/design/chip/tile/common/rtl/ucb_flow_spi.v:212:   assign 	 ucb_iob_stall_a1 = (read_pending | write_pending | ifill_pending) & buf_full;
piton/design/chip/tile/common/rtl/ucb_flow_spi.v:246:			       .en(rd_buf|wr_buf),
piton/design/chip/tile/common/rtl/ucb_flow_spi.v:254:			      .en(rd_buf|wr_buf|~rst_l), 
piton/design/chip/tile/common/rtl/ucb_flow_spi.v:306:   assign        ack_buf_wr = rd_ack_vld | rd_nack_vld | ifill_ack_vld | ifill_nack_vld;
piton/design/chip/tile/common/rtl/ucb_flow_spi.v:317:   dffe_ns #(1) ack_buf_is_nack_ff (.din(rd_nack_vld|ifill_nack_vld),
piton/design/chip/tile/common/rtl/ucb_flow_spi.v:386:                                  .en(ack_buf_rd|int_buf_rd),
piton/design/chip/tile/common/rtl/ucb_flow_spi.v:392:                              (~int_buf_vld | int_last_rd);
piton/design/chip/tile/common/rtl/ucb_flow_spi.v:395:                              (~ack_buf_vld | ~int_last_rd);
piton/design/chip/tile/common/rtl/ucb_flow_spi.v:397:   assign        outdata_buf_wr = ack_buf_rd | int_buf_rd;
piton/design/chip/tile/common/rtl/u1.beh.v:890:    assign z = ~( a | b );
piton/design/chip/tile/common/rtl/u1.beh.v:908:    assign z = ~( a | b );
piton/design/chip/tile/common/rtl/u1.beh.v:926:    assign z = ~( a | b );
piton/design/chip/tile/common/rtl/u1.beh.v:944:    assign z = ~( a | b );
piton/design/chip/tile/common/rtl/u1.beh.v:962:    assign z = ~( a | b );
piton/design/chip/tile/common/rtl/u1.beh.v:980:    assign z = ~( a | b );
piton/design/chip/tile/common/rtl/u1.beh.v:998:    assign z = ~( a | b );
piton/design/chip/tile/common/rtl/u1.beh.v:1016:    assign z = ~( a | b );
piton/design/chip/tile/common/rtl/u1.beh.v:1034:    assign z = ~( a | b );
piton/design/chip/tile/common/rtl/u1.beh.v:1056:    assign z = ~( a | b | c );
piton/design/chip/tile/common/rtl/u1.beh.v:1076:    assign z = ~( a | b | c );
piton/design/chip/tile/common/rtl/u1.beh.v:1096:    assign z = ~( a | b | c );
piton/design/chip/tile/common/rtl/u1.beh.v:1116:    assign z = ~( a | b | c );
piton/design/chip/tile/common/rtl/u1.beh.v:1136:    assign z = ~( a | b | c );
piton/design/chip/tile/common/rtl/u1.beh.v:1156:    assign z = ~( a | b | c );
piton/design/chip/tile/common/rtl/u1.beh.v:1176:    assign z = ~( a | b | c );
piton/design/chip/tile/common/rtl/u1.beh.v:1196:    assign z = ~( a | b | c );
piton/design/chip/tile/common/rtl/u1.beh.v:1532:    assign z = ~(( b1 | b2 ) & ( a ));
piton/design/chip/tile/common/rtl/u1.beh.v:1552:    assign z = ~(( b1 | b2 ) & ( a ));
piton/design/chip/tile/common/rtl/u1.beh.v:1572:    assign z = ~(( b1 | b2 ) & ( a ));
piton/design/chip/tile/common/rtl/u1.beh.v:1592:    assign z = ~(( b1 | b2 ) & ( a ));
piton/design/chip/tile/common/rtl/u1.beh.v:1612:    assign z = ~(( b1 | b2 ) & ( a ));
piton/design/chip/tile/common/rtl/u1.beh.v:1632:    assign z = ~(( b1 | b2 ) & ( a ));
piton/design/chip/tile/common/rtl/u1.beh.v:1653:    assign z = ~(( a1 | a2 ) & ( b1 | b2 ));
piton/design/chip/tile/common/rtl/u1.beh.v:1672:    assign z = ~(( a1 | a2 ) & ( b1 | b2 ));
piton/design/chip/tile/common/rtl/u1.beh.v:1691:    assign z = ~(( a1 | a2 ) & ( b1 | b2 ));
piton/design/chip/tile/common/rtl/u1.beh.v:1710:    assign z = ~(( a1 | a2 ) & ( b1 | b2 ));
piton/design/chip/tile/common/rtl/u1.beh.v:1729:    assign z = ~(( a1 | a2 ) & ( b1 | b2 ));
piton/design/chip/tile/common/rtl/u1.beh.v:1749:    assign z = ~(( c1 | c2 ) & ( a ) & (b));
piton/design/chip/tile/common/rtl/u1.beh.v:1769:    assign z = ~(( c1 | c2 ) & ( a ) & (b));
piton/design/chip/tile/common/rtl/u1.beh.v:1789:    assign z = ~(( c1 | c2 ) & ( a ) & (b));
piton/design/chip/tile/common/rtl/u1.beh.v:1809:    assign z = ~(( c1 | c2 ) & ( a ) & (b));
piton/design/chip/tile/common/rtl/u1.beh.v:1829:    assign z = ~(( c1 | c2 ) & ( a ) & (b));
piton/design/chip/tile/common/rtl/u1.beh.v:2417:    assign z = ~(( b1 | b2|b3 ) & ( a ));
piton/design/chip/tile/common/rtl/u1.beh.v:2440:    assign z = ~(( b1 | b2|b3 ) & ( a ));
piton/design/chip/tile/common/rtl/u1.beh.v:2463:    assign z = ~(( b1 | b2|b3 ) & ( a ));
piton/design/chip/tile/common/rtl/u1.beh.v:2486:    assign z = ~(( b1 | b2|b3 ) & ( a ));
piton/design/chip/tile/common/rtl/u1.beh.v:2511:    assign z = ~(( b1 | b2 | b3 ) & ( a1 | a2 ));
piton/design/chip/tile/common/rtl/u1.beh.v:2535:    assign z = ~(( b1 | b2 | b3 ) & ( a1 | a2 ));
piton/design/chip/tile/common/rtl/u1.beh.v:2559:    assign z = ~(( b1 | b2 | b3 ) & ( a1 | a2 ));
piton/design/chip/tile/common/rtl/u1.beh.v:2583:    assign z = ~(( b1 | b2 | b3 ) & ( a1 | a2 ));
piton/design/chip/tile/common/rtl/u1.beh.v:2609:    assign z = ~(( b1 | b2|b3 ) & ( a1|a2|a3 ));
piton/design/chip/tile/common/rtl/u1.beh.v:2634:    assign z = ~(( b1 | b2|b3 ) & ( a1|a2|a3 ));
piton/design/chip/tile/common/rtl/u1.beh.v:2659:    assign z = ~(( b1 | b2|b3 ) & ( a1|a2|a3 ));
piton/design/chip/tile/common/rtl/u1.beh.v:2684:    assign z = ~(( b1 | b2|b3 ) & ( a1|a2|a3 ));
piton/design/chip/tile/common/rtl/u1.beh.v:2707:    assign z = ~(( c1 | c2 ) & ( a ) & (b1|b2));
piton/design/chip/tile/common/rtl/u1.beh.v:2729:    assign z = ~(( c1 | c2 ) & ( a ) & (b1|b2));
piton/design/chip/tile/common/rtl/u1.beh.v:2751:    assign z = ~(( c1 | c2 ) & ( a ) & (b1|b2));
piton/design/chip/tile/common/rtl/u1.beh.v:2773:    assign z = ~(( c1 | c2 ) & ( a ) & (b1|b2));
piton/design/chip/tile/common/rtl/u1.beh.v:2797:    assign z = ~(( c1 | c2 ) & ( a1|a2 ) & (b1|b2));
piton/design/chip/tile/common/rtl/u1.beh.v:2822:    assign z = ~(( c1 | c2 ) & ( a1|a2 ) & (b1|b2));
piton/design/chip/tile/common/rtl/u1.beh.v:2847:    assign z = ~(( c1 | c2 ) & ( a1|a2 ) & (b1|b2));
piton/design/chip/tile/common/rtl/u1.beh.v:2870:    assign z = ~(( c1 | c2|c3 ) & ( a ) & (b));
piton/design/chip/tile/common/rtl/u1.beh.v:2893:    assign z = ~(( c1 | c2|c3 ) & ( a ) & (b));
piton/design/chip/tile/common/rtl/u1.beh.v:2916:    assign z = ~(( c1 | c2 | c3 ) & ( a ) & (b));
piton/design/chip/tile/common/rtl/u1.beh.v:2939:    assign z = ~(( c1 | c2|c3 ) & ( a ) & (b));
piton/design/chip/tile/common/rtl/u1.beh.v:3824:    assign z = ~(( b1 | b2 ) & ( a ));
piton/design/chip/tile/common/rtl/u1.beh.v:3838:    assign z = ~(( c1 | c2 ) & ( a ) & (b));
piton/design/chip/tile/common/rtl/u1.beh.v:3849:    assign z = ~(( c1 | c2 ) & ( a ) & (b));
piton/design/chip/tile/common/rtl/u1.beh.v:3927:        assign carry = cin & b | (cin | b) & (a ^ c ^ d);
piton/design/chip/tile/common/rtl/u1.beh.v:3928:        assign cout  = a & c | a & d | c & d;
piton/design/chip/tile/common/rtl/u1.beh.v:3938:        assign cout = a & b | a & c | b & c ;
piton/design/chip/tile/common/rtl/u1.beh.v:4107:  assign so = q | ~se;
piton/design/chip/tile/common/rtl/u1.beh.v:4120:      clken <= ~en_l | ~tm_l;
piton/design/chip/tile/common/rtl/test_stub_bist.v:147:assign csr_write = bist_ctl_reg_wr_en | serial_setup_mode;
piton/design/chip/tile/common/rtl/test_stub_bist.v:212:assign serial_setup_enable = serial_setup_start | serial_setup_mode;
piton/design/chip/tile/common/rtl/test_stub_scan.v:134:   assign  mux_drive_disable  = ~ctu_tst_pre_grst_l | short_chain_select | se;
piton/design/chip/tile/common/rtl/test_stub_scan.v:135:   assign  mem_write_disable  = ~ctu_tst_pre_grst_l | se;
piton/design/chip/tile/common/rtl/ucb_flow_2buf.v:211:   assign 	 ucb_iob_stall_a1 = (read_pending | write_pending) & buf_full;
piton/design/chip/tile/common/rtl/ucb_flow_2buf.v:244:			       .en(rd_buf|wr_buf),
piton/design/chip/tile/common/rtl/ucb_flow_2buf.v:252:			      .en(rd_buf|wr_buf|~rst_l), 
piton/design/chip/tile/common/rtl/ucb_flow_2buf.v:301:   assign        ack_buf_wr = rd_ack_vld | rd_nack_vld;
piton/design/chip/tile/common/rtl/ucb_flow_2buf.v:379:                                  .en(ack_buf_rd|int_buf_rd),
piton/design/chip/tile/common/rtl/ucb_flow_2buf.v:385:                              (~int_buf_vld | int_last_rd);
piton/design/chip/tile/common/rtl/ucb_flow_2buf.v:388:                              (~ack_buf_vld | ~int_last_rd);
piton/design/chip/tile/common/rtl/ucb_flow_2buf.v:390:   assign        outdata_buf_wr = ack_buf_rd | int_buf_rd;
piton/design/chip/tile/common/rtl/ucb_flow_jbi.v:202:   assign 	 ucb_iob_stall_a1 = (read_pending | write_pending) & buf_full;
piton/design/chip/tile/common/rtl/ucb_flow_jbi.v:235:			       .en(rd_buf|wr_buf),
piton/design/chip/tile/common/rtl/ucb_flow_jbi.v:243:			      .en(rd_buf|wr_buf|~rst_l), 
piton/design/chip/tile/common/rtl/ucb_flow_jbi.v:292:   assign        ack_buf_wr = rd_ack_vld | rd_nack_vld;
piton/design/chip/tile/common/rtl/ucb_flow_jbi.v:371:                                  .en(ack_buf_rd|int_buf_rd),
piton/design/chip/tile/common/rtl/ucb_flow_jbi.v:377:                              (~int_buf_vld | int_last_rd);
piton/design/chip/tile/common/rtl/ucb_flow_jbi.v:380:                              (~ack_buf_vld | ~int_last_rd);
piton/design/chip/tile/common/rtl/ucb_flow_jbi.v:382:   assign        outdata_buf_wr = ack_buf_rd | int_buf_rd;
piton/design/chip/tile/common/rtl/u1.behV:890:    assign z = ~( a | b );
piton/design/chip/tile/common/rtl/u1.behV:908:    assign z = ~( a | b );
piton/design/chip/tile/common/rtl/u1.behV:926:    assign z = ~( a | b );
piton/design/chip/tile/common/rtl/u1.behV:944:    assign z = ~( a | b );
piton/design/chip/tile/common/rtl/u1.behV:962:    assign z = ~( a | b );
piton/design/chip/tile/common/rtl/u1.behV:980:    assign z = ~( a | b );
piton/design/chip/tile/common/rtl/u1.behV:998:    assign z = ~( a | b );
piton/design/chip/tile/common/rtl/u1.behV:1016:    assign z = ~( a | b );
piton/design/chip/tile/common/rtl/u1.behV:1034:    assign z = ~( a | b );
piton/design/chip/tile/common/rtl/u1.behV:1056:    assign z = ~( a | b | c );
piton/design/chip/tile/common/rtl/u1.behV:1076:    assign z = ~( a | b | c );
piton/design/chip/tile/common/rtl/u1.behV:1096:    assign z = ~( a | b | c );
piton/design/chip/tile/common/rtl/u1.behV:1116:    assign z = ~( a | b | c );
piton/design/chip/tile/common/rtl/u1.behV:1136:    assign z = ~( a | b | c );
piton/design/chip/tile/common/rtl/u1.behV:1156:    assign z = ~( a | b | c );
piton/design/chip/tile/common/rtl/u1.behV:1176:    assign z = ~( a | b | c );
piton/design/chip/tile/common/rtl/u1.behV:1196:    assign z = ~( a | b | c );
piton/design/chip/tile/common/rtl/u1.behV:1532:    assign z = ~(( b1 | b2 ) & ( a ));
piton/design/chip/tile/common/rtl/u1.behV:1552:    assign z = ~(( b1 | b2 ) & ( a ));
piton/design/chip/tile/common/rtl/u1.behV:1572:    assign z = ~(( b1 | b2 ) & ( a ));
piton/design/chip/tile/common/rtl/u1.behV:1592:    assign z = ~(( b1 | b2 ) & ( a ));
piton/design/chip/tile/common/rtl/u1.behV:1612:    assign z = ~(( b1 | b2 ) & ( a ));
piton/design/chip/tile/common/rtl/u1.behV:1632:    assign z = ~(( b1 | b2 ) & ( a ));
piton/design/chip/tile/common/rtl/u1.behV:1653:    assign z = ~(( a1 | a2 ) & ( b1 | b2 ));
piton/design/chip/tile/common/rtl/u1.behV:1672:    assign z = ~(( a1 | a2 ) & ( b1 | b2 ));
piton/design/chip/tile/common/rtl/u1.behV:1691:    assign z = ~(( a1 | a2 ) & ( b1 | b2 ));
piton/design/chip/tile/common/rtl/u1.behV:1710:    assign z = ~(( a1 | a2 ) & ( b1 | b2 ));
piton/design/chip/tile/common/rtl/u1.behV:1729:    assign z = ~(( a1 | a2 ) & ( b1 | b2 ));
piton/design/chip/tile/common/rtl/u1.behV:1749:    assign z = ~(( c1 | c2 ) & ( a ) & (b));
piton/design/chip/tile/common/rtl/u1.behV:1769:    assign z = ~(( c1 | c2 ) & ( a ) & (b));
piton/design/chip/tile/common/rtl/u1.behV:1789:    assign z = ~(( c1 | c2 ) & ( a ) & (b));
piton/design/chip/tile/common/rtl/u1.behV:1809:    assign z = ~(( c1 | c2 ) & ( a ) & (b));
piton/design/chip/tile/common/rtl/u1.behV:1829:    assign z = ~(( c1 | c2 ) & ( a ) & (b));
piton/design/chip/tile/common/rtl/u1.behV:2417:    assign z = ~(( b1 | b2|b3 ) & ( a ));
piton/design/chip/tile/common/rtl/u1.behV:2440:    assign z = ~(( b1 | b2|b3 ) & ( a ));
piton/design/chip/tile/common/rtl/u1.behV:2463:    assign z = ~(( b1 | b2|b3 ) & ( a ));
piton/design/chip/tile/common/rtl/u1.behV:2486:    assign z = ~(( b1 | b2|b3 ) & ( a ));
piton/design/chip/tile/common/rtl/u1.behV:2511:    assign z = ~(( b1 | b2 | b3 ) & ( a1 | a2 ));
piton/design/chip/tile/common/rtl/u1.behV:2535:    assign z = ~(( b1 | b2 | b3 ) & ( a1 | a2 ));
piton/design/chip/tile/common/rtl/u1.behV:2559:    assign z = ~(( b1 | b2 | b3 ) & ( a1 | a2 ));
piton/design/chip/tile/common/rtl/u1.behV:2583:    assign z = ~(( b1 | b2 | b3 ) & ( a1 | a2 ));
piton/design/chip/tile/common/rtl/u1.behV:2609:    assign z = ~(( b1 | b2|b3 ) & ( a1|a2|a3 ));
piton/design/chip/tile/common/rtl/u1.behV:2634:    assign z = ~(( b1 | b2|b3 ) & ( a1|a2|a3 ));
piton/design/chip/tile/common/rtl/u1.behV:2659:    assign z = ~(( b1 | b2|b3 ) & ( a1|a2|a3 ));
piton/design/chip/tile/common/rtl/u1.behV:2684:    assign z = ~(( b1 | b2|b3 ) & ( a1|a2|a3 ));
piton/design/chip/tile/common/rtl/u1.behV:2707:    assign z = ~(( c1 | c2 ) & ( a ) & (b1|b2));
piton/design/chip/tile/common/rtl/u1.behV:2729:    assign z = ~(( c1 | c2 ) & ( a ) & (b1|b2));
piton/design/chip/tile/common/rtl/u1.behV:2751:    assign z = ~(( c1 | c2 ) & ( a ) & (b1|b2));
piton/design/chip/tile/common/rtl/u1.behV:2773:    assign z = ~(( c1 | c2 ) & ( a ) & (b1|b2));
piton/design/chip/tile/common/rtl/u1.behV:2797:    assign z = ~(( c1 | c2 ) & ( a1|a2 ) & (b1|b2));
piton/design/chip/tile/common/rtl/u1.behV:2822:    assign z = ~(( c1 | c2 ) & ( a1|a2 ) & (b1|b2));
piton/design/chip/tile/common/rtl/u1.behV:2847:    assign z = ~(( c1 | c2 ) & ( a1|a2 ) & (b1|b2));
piton/design/chip/tile/common/rtl/u1.behV:2870:    assign z = ~(( c1 | c2|c3 ) & ( a ) & (b));
piton/design/chip/tile/common/rtl/u1.behV:2893:    assign z = ~(( c1 | c2|c3 ) & ( a ) & (b));
piton/design/chip/tile/common/rtl/u1.behV:2916:    assign z = ~(( c1 | c2 | c3 ) & ( a ) & (b));
piton/design/chip/tile/common/rtl/u1.behV:2939:    assign z = ~(( c1 | c2|c3 ) & ( a ) & (b));
piton/design/chip/tile/common/rtl/u1.behV:3824:    assign z = ~(( b1 | b2 ) & ( a ));
piton/design/chip/tile/common/rtl/u1.behV:3838:    assign z = ~(( c1 | c2 ) & ( a ) & (b));
piton/design/chip/tile/common/rtl/u1.behV:3849:    assign z = ~(( c1 | c2 ) & ( a ) & (b));
piton/design/chip/tile/common/rtl/u1.behV:3927:        assign carry = cin & b | (cin | b) & (a ^ c ^ d);
piton/design/chip/tile/common/rtl/u1.behV:3928:        assign cout  = a & c | a & d | c & d;
piton/design/chip/tile/common/rtl/u1.behV:3938:        assign cout = a & b | a & c | b & c ;
piton/design/chip/tile/common/rtl/u1.behV:4107:  assign so = q | ~se;
piton/design/chip/tile/common/rtl/u1.behV:4120:      clken <= ~en_l | ~tm_l;
piton/design/chip/tile/common/rtl/ucb_noflow.v:216:   assign 	 ack_buf_wr = rd_ack_vld | rd_nack_vld;
piton/design/chip/tile/common/rtl/ucb_noflow.v:292:				  .en(ack_buf_rd|int_buf_rd),
piton/design/chip/tile/common/rtl/ucb_noflow.v:298:		              (~int_buf_vld | int_last_rd);
piton/design/chip/tile/common/rtl/ucb_noflow.v:301:		              (~ack_buf_vld | ~int_last_rd);
piton/design/chip/tile/common/rtl/ucb_noflow.v:303:   assign 	 outdata_buf_wr = ack_buf_rd | int_buf_rd;
piton/design/chip/tile/common/rtl/dbl_buf.v:95:   assign 	  rd_buf = rd & (buf0_vld | buf1_vld);
piton/design/chip/tile/common/rtl/dbl_buf.v:103:   assign         en_vld0 = wr_buf0 | rd_buf0;
piton/design/chip/tile/common/rtl/dbl_buf.v:104:   assign         en_vld1 = wr_buf1 | rd_buf1;
piton/design/chip/tile/common/rtl/dbl_buf.v:132:   assign 	  vld = buf0_vld | buf1_vld;
piton/design/chip/tile/common/rtl/mul64.v:41://                         Cycle-0  | Cycle-1 | Cycle-2 | Cycle-3 | Cycle-4 | Cycle-5
piton/design/chip/tile/common/rtl/mul64.v:44://                       valid=1    | valid=0 |         *         |         | avaliable
piton/design/chip/tile/common/rtl/mul64.v:45://                                1st         | 2nd OP  ^         |         |
piton/design/chip/tile/common/rtl/mul64.v:46://                                setup       | valid=1 |         |         |
piton/design/chip/tile/common/rtl/mul64.v:162:  assign x2_c2c3 =  x2_c2 | x2_c3 ;
piton/design/chip/tile/common/rtl/mul64.v:1697:assign cout = y0 | y1 | y2 ;
piton/design/chip/tile/common/rtl/m1.behV:386:   assign ne = ~vld | ~(parity | q[6] | q[5] | q[4] | q[3] | q[2] | q[1] | q[0]);
piton/design/chip/tile/common/rtl/m1.behV:467://----|--|--|--|--|--|--|--|--|--|--|--|--|--|--|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
piton/design/chip/tile/common/rtl/m1.behV:468://    |1 |2 |3 |4 |5 |6 |7 |8 |9 |10|11|12|13|14|15 |16 |17 |18 |19 |20 |21 |22 |23 |24 |25 |26 |27 |28 |29 |30 |
piton/design/chip/tile/common/rtl/m1.behV:469://    |P1|P2|D0|P4|D1|D2|D3|P8|D4|D5|D6|D7|D8|D9|D10|P16|D11|D12|D13|D14|D15|D16|D17|D18|D19|D20|D21|D22|D23|P30|
piton/design/chip/tile/common/rtl/m1.behV:470://----|--|--|--|--|--|--|--|--|--|--|--|--|--|--|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
piton/design/chip/tile/common/rtl/m1.behV:476://----|--|--|--|--|--|--|--|--|--|--|--|--|--|--|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
piton/design/chip/tile/common/rtl/m1.behV:478://----|--|--|--|--|--|--|--|--|--|--|--|--|--|--|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
piton/design/chip/tile/common/rtl/m1.behV:536://----|--|--|--|--|--|--|--|--|--|--|--|--|--|--|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
piton/design/chip/tile/common/rtl/m1.behV:537://    |1 |2 |3 |4 |5 |6 |7 |8 |9 |10|11|12|13|14|15 |16 |17 |18 |19 |20 |21 |22 |23 |24 |25 |26 |27 |28 |29 |30 |
piton/design/chip/tile/common/rtl/m1.behV:538://    |P1|P2|D0|P4|D1|D2|D3|P8|D4|D5|D6|D7|D8|D9|D10|P16|D11|D12|D13|D14|D15|D16|D17|D18|D19|D20|D21|D22|D23|P30|
piton/design/chip/tile/common/rtl/m1.behV:539://----|--|--|--|--|--|--|--|--|--|--|--|--|--|--|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
piton/design/chip/tile/common/rtl/m1.behV:545://----|--|--|--|--|--|--|--|--|--|--|--|--|--|--|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
piton/design/chip/tile/common/rtl/m1.behV:547://----|--|--|--|--|--|--|--|--|--|--|--|--|--|--|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
piton/design/chip/tile/common/rtl/valrdy_to_credit.v:136://wire top_bits_zero_temp = ~| count_temp[BUFFER_BITS-1:1];
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_eccctl.v:140:   assign    detect_ce_e = (ecc_ecl_rs1_ce | ecc_ecl_rs2_ce | vld_rs3_ce_e);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_eccctl.v:141:   assign    detect_ue_e = (ecc_ecl_rs1_ue | ecc_ecl_rs2_ue | vld_rs3_ue_e);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_eccctl.v:163:   assign      sel_rs3_e = ~(ecc_ecl_rs1_ce | ecc_ecl_rs2_ce);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_eccctl.v:172:   assign      safe_sel_rs1_m = sel_rs1_m | rst_tri_en;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_eccctl.v:191:   assign      ecl_ecc_log_rs3_m = ~(ecl_ecc_log_rs1_m | ecl_ecc_log_rs2_m);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog_rs1.v:117:   assign       use_w2 = (match_w2 & wb_byplog_wen_w2 | match_g2 & wb_byplog_wen_g2) & ~use_e & ~use_m;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog_rs1.v:123:   assign       rs_sel_mux2_rf = ((use_rf | ~bypass) & ~use_other);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog_rs1.v:126:   assign rs_sel_mux1_other = ~((use_m | use_w | use_w2 | use_ldxa) & bypass);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog_rs1.v:127:   assign rs_sel_mux1_w2 = ((use_ldxa | use_w2) & bypass);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog_rs1.v:138:   assign ecl_byp_rcc_mux2_sel_rf = use_rf | ~rcc_bypass;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog_rs1.v:140:   assign ecl_byp_rcc_mux2_sel_usemux1 = (use_m | use_w | use_w2 | use_ldxa) & rcc_bypass & ~use_e;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog_rs1.v:141:   assign ecl_byp_rcc_mux1_sel_other = ~(use_m | use_w | use_w2 | use_ldxa);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog_rs1.v:142:   assign ecl_byp_rcc_mux1_sel_w2 = use_w2 | use_ldxa;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml_cwp.v:478:   assign     can_swap = ~(save_e | restore_e | ifu_exu_flushw_e | ecl_rml_cwp_wen_e | just_swapped);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml_cwp.v:481:   assign      swapping = (can_swap & |swap_state[1:0]) | full_swap_e | full_swap_m;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_aluzcmp64.v:52:   assign zero64 = ~(low_nonzero | high_nonzero);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:189:   assign        ecl_div_keep_d = ~(ecl_div_sel_adder | ecl_div_ld_inputs);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:195:   assign        next_state[`IDLE] = go_idle | stay_idle | mdqctl_divcntl_reset_div | reset;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:199:   assign        next_state[`RUN] = (go_run | stay_run) & 
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:215:   assign        next_state[`DONE] = (go_done | stay_done) & ~mdqctl_divcntl_reset_div & ~reset;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:251:   //assign        firstq = ~ecl_div_signed_div | div_ecl_xin_msb_l; 
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:276:          (~ecl_div_signed_div | ~(div_ecl_dividend_msb ^ ~div_ecl_xin_msb_l));
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:310:    assign        zero_rem_d = ~ecl_div_ld_inputs & (div_ecl_detect_zero | zero_rem_q) & 
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:311:                                                     (~div_ecl_d_62 | ecl_div_almostlast_cycle);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:313:   assign new_zero_rem_with_zero = ~ecl_div_ld_inputs & (~div_ecl_d_62 | ecl_div_almostlast_cycle);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:355:   assign        ecl_div_sel_64b = ecl_div_div64 | ecl_div_muls;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:358:                                      (gencc_in_msb_l_d1 | large_neg_ovfl));
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:374:   assign        div_v = pos_ovfl | unsign_ovfl | neg_ovfl;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v:393:   assign icc[3] = (gencc_in_31_d1 & ~pos_ovfl) | neg_ovfl | unsign_ovfl;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_mdqctl.v:161:   assign new_div_vld = ifu_exu_muls_d | ifu_exu_muldivop_d[3];
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_mdqctl.v:181:   assign invalid_div_w = isdiv_w & (~ifu_exu_inst_vld_w | ifu_tlu_flush_w | early_flush_w);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_mdqctl.v:183:   assign div_kill = (flush_w1 & kill_thr_div) | invalid_div_w | new_div_vld;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_mdqctl.v:289:   assign        stay_mul_done = mul_done & (~wb_divcntl_ack_g | ecl_div_sel_div);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_mdqctl.v:290:   assign        next_mul_done = ~reset & (go_mul_done | stay_mul_done);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v:300:   assign       vld_w = ecl_rml_inst_vld_w & (~ecl_rml_early_flush_w | win_trap_w);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v:301:   assign     rml_kill_w = ecl_rml_kill_w | ~vld_w;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v:303:   assign     win_trap_e = rml_ecl_fill_e | exu_tlu_spill_e | rml_ecl_clean_window_e;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v:319:   assign rml_ecl_rmlop_done_e = (ifu_exu_saved_e | ifu_exu_restored_e |
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v:335:   assign exu_tlu_spill_e = (spill_trap_save | spill_trap_flush);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v:347:   assign rml_ecl_kill_e = rml_ecl_fill_e | exu_tlu_spill_e;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v:374:   assign rml_irf_swap_local_e = (swap_e | swap_locals_ins);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v:375:   assign rml_irf_swap_odd_e = ((save_e | ecl_rml_cwp_wen_e | spill_trap_flush | swap_locals_ins) & old_cwp_e[0]) | 
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v:376:                                 ((restore_e | swap_outs) & ~old_cwp_e[0]);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v:377:   assign rml_irf_swap_even_e = ((save_e | ecl_rml_cwp_wen_e | spill_trap_flush | swap_locals_ins) & ~old_cwp_e[0]) |
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v:378:                                  ((restore_e | swap_outs) & old_cwp_e[0]);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v:380:   assign swap_e = save_e | restore_e | ecl_rml_cwp_wen_e | spill_trap_flush;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v:409:   assign rml_cwp_wen_e = (save_e | restore_e) & ~exu_tlu_spill_e;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v:410:   assign cwp_wen_e = (rml_cwp_wen_e | ecl_rml_cwp_wen_e) & ~ecl_rml_kill_e;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v:414:   assign     next_cwp_sel_inc = ~(ecl_rml_cwp_wen_e | exu_tlu_spill_e);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v:435:   assign full_swap_e = (exu_tlu_spill_e | ecl_rml_cwp_wen_e);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v:508:   assign cansave_inc_e = restore_e | ifu_exu_saved_e;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v:524:   assign cansave_wen_w = (rml_cansave_wen_w | ecl_rml_cansave_wen_w) & ~rml_kill_w;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v:536:   assign canrestore_inc_e = ifu_exu_restored_e | save_e;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v:552:   assign canrestore_wen_w = (rml_canrestore_wen_w | ecl_rml_canrestore_wen_w) & ~rml_kill_w;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v:558:   assign otherwin_wen_e = ((ifu_exu_saved_e | ifu_exu_restored_e) 
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v:579:   assign otherwin_wen_w = (rml_otherwin_wen_w | ecl_rml_otherwin_wen_w) & ~rml_kill_w;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_rml.v:607:   assign cleanwin_wen_w = (rml_cleanwin_wen_w | ecl_rml_cleanwin_wen_w) & ~rml_kill_w;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_alulogic.v:57:wire [63:0] result_or;               // rs1_data | rs2_data
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_alulogic.v:86:assign result_or = rs1_data_bf1 | rs2_xor_invert;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:227:   assign     ld_g = lsu_exu_dfill_vld_g | ecl_byp_ldxa_g;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:251:   assign      ecl_byp_sel_load_g = (ld_g2 & (wb_m | wrsr_m | ecl_byp_sel_ecc_m));
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:252:   assign      ecl_byp_sel_restore_g = restore_request & ((wb_m | wrsr_m | ecl_byp_sel_ecc_m) ^ ld_g2);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:253:   assign      ecl_byp_sel_muldiv_g = ~(ecl_byp_sel_load_g | ecl_byp_sel_restore_g);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:310:   assign      ecl_byp_sel_load_m = ~(wb_m | wrsr_m | ecl_byp_sel_ecc_m) & ld_g2;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:311:   assign      ecl_byp_sel_pipe_m = (wb_m | wrsr_m) & ~ecl_byp_sel_ecc_m; 
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:312:   assign      ecl_byp_sel_restore_m = ~(wb_m | wrsr_m | ld_g2 | ecl_byp_sel_ecc_m);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:335:   assign wen_w_inst_vld = valid_w | inst_vld_noflush_wen_w;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:336:   assign ecl_irf_wen_w = ifu_exu_inst_vld_w & wen_w_inst_vld | wen_no_inst_vld_w;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:350:   assign  bypass_w = wb_w | inst_vld_noflush_wen_w | wen_no_inst_vld_w;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:353:   assign  wb_eccctl_spec_wen_next = valid_m | dfill_vld_g2 | restore_request |  divcntl_wb_req_g;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:436:   assign sel_rdpr_mux1_d = ~(sel_ccr_d | sel_cwp_d | sel_wstate_d);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:516:   assign restore_request = restore_w | restore_ready;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:517:   assign restore_wen = vld_restore_w | restore_ready;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:518:   assign restore_picked = ecl_byp_sel_restore_m | ecl_byp_sel_restore_g;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v:522:   assign restore_ready_next = (vld_restore_w  | restore_ready) & ~restore_picked;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:135:   assign       valid_setcc_m = setcc_m | tlu_exu_cwpccr_update_m;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:149:   assign valid_setcc_w = ~ifu_tlu_flush_w & ~early_flush_w & ifu_exu_inst_vld_w & (setcc_w | wb_ccr_wrccr_w);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:175:   assign        wen_thr0_l = ~(wen_thr0_w | wen_thr0_w2);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:178:   assign        wen_thr1_l = ~(wen_thr1_w | wen_thr1_w2);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:208:   assign 	   wen_thr0_l = ~(wen_thr0_w | wen_thr0_w2);    
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:224:   assign      wen_thr0_l = ~(wen_thr0_w | wen_thr0_w2);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:243:   assign        wen_thr0_l = ~(wen_thr0_w | wen_thr0_w2);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:246:   assign        wen_thr1_l = ~(wen_thr1_w | wen_thr1_w2);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:278:   assign        wen_thr0_l = ~(wen_thr0_w | wen_thr0_w2);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:281:   assign        wen_thr1_l = ~(wen_thr1_w | wen_thr1_w2);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:284:   assign        wen_thr2_l = ~(wen_thr2_w | wen_thr2_w2);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:326:   assign        wen_thr0_l = ~(wen_thr0_w | wen_thr0_w2);  
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:329:   assign        wen_thr1_l = ~(wen_thr1_w | wen_thr1_w2);  
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:332:   assign        wen_thr2_l = ~(wen_thr2_w | wen_thr2_w2);  
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:335:   assign        wen_thr3_l = ~(wen_thr3_w | wen_thr3_w2);  
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v:389:   assign        use_ccr = ~(use_cc_m | use_cc_w);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog.v:101:   assign       use_w2 = (match_w2 & wb_byplog_wen_w2 | match_g2 & wb_byplog_wen_g2) & ~use_e & ~use_m;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog.v:107:   assign       rs_sel_mux2_rf = ((use_rf | ~bypass) & ~(use_other & ~sehold));
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog.v:110:   assign rs_sel_mux1_other = ~((use_m | use_w | use_w2 | use_ldxa) & bypass);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog.v:111:   assign rs_sel_mux1_w2 = ((use_w2 | use_ldxa) & bypass);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:672:   assign rs3_vld_d = ifu_exu_rs3e_vld_d | ifu_exu_rs3o_vld_d;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:700:   assign sel_sum_d = ~(ifu_exu_enshift_d | ifu_exu_aluop_d[2] |ifu_exu_aluop_d[1] |ifu_exu_aluop_d[0]); 
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:784:   assign adder_icc[1] = (alu_ecl_adder_out_31_e) ? ((~byp_ecl_rs1_31_e & ~alu_ecl_adderin2_31_e | tag_overflow) 
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:786:                                                      ((byp_ecl_rs1_31_e & alu_ecl_adderin2_31_e | tag_overflow)
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:856:   assign ecl_shft_extendbit_e = (extend64bit | ~ecl_shft_extend32bit_e_l);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:881:   assign real_rd_e[4] = rd_e[4] ^ (rd_e[3] & (save_e | restore_e));
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:965:   assign        part_early_flush_m = (exu_tlu_ttype_vld_m | ifu_exu_ttype_vld_m | exu_tlu_va_oor_jl_ret_m | 
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:966:                                       perr_kill_m | pic_trap_m);
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:969:   assign        early_flush_w = part_early_flush_w | tlu_priv_trap_w;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:976:   assign        flush_w = ifu_tlu_flush_w | lsu_exu_flush_pipe_w;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:982:   assign        kill_rml_m = (ue_trap_m | ifu_exu_ttype_vld_m | perr_kill_m | pic_trap_m |
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:986:   assign        ecl_rml_kill_w = tlu_priv_trap_w | kill_rml_w;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:1022:   assign early_ttype_vld_e = (rml_ecl_clean_window_e | rml_ecl_fill_e | 
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:1023:                                 tag_overflow_trap_e | ifu_exu_tcc_e |
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:1032:                                (~rml_ecl_fill_e & (rml_ecl_clean_window_e | tag_overflow_trap_e | div_e));
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:1045:   assign pick_not_aligned = ~(rml_ecl_fill_e | rml_ecl_clean_window_e) & misalign_addr_e & ~ifu_exu_tcc_e;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:1056:   assign exu_tlu_ttype_vld_m = early_ttype_vld_m | ue_trap_m | div_zero_m;
piton/design/chip/tile/sparc/exu/rtl/sparc_exu_ecl.v:1065:   assign exu_lsu_priority_trap_m = fill_trap_m | ue_trap_m;
piton/design/chip/tile/sparc/exu/bw_r_irf/common/rtl/bw_r_irf_register.v:60:  wire wr_en = wren | restore;
piton/design/chip/tile/sparc/exu/bw_r_irf/common/rtl/bw_r_irf_register.v:257:  //wire [1:0] wr_en = wren1s | wren2s | (restores & {2{(wr_addr[3:0] != rd_addr[3:0])}});
piton/design/chip/tile/sparc/exu/bw_r_irf/common/rtl/bw_r_irf_register.v:383:  //wire [3:0] wr_en = wren1s | wren2s | (restores & {4{(wr_addr[4:0] != rd_addr[4:0])}});
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:535:	wire	[127:0]	wrens = wr_en1s | wr_en2s;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1471:  wire wr_en  = active_win_thr_rd_w_neg_wr_en & (~rst_tri_en | ~rst_tri_en_neg);
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1472:  wire wr_en2 = active_win_thr_rd_w2_neg_wr_en & (~rst_tri_en | ~rst_tri_en_neg);
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1666:	if(ifu_exu_ren1_d | ifu_exu_ren2_d | ifu_exu_ren3_d) begin
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:1809:wire wren = wr_en | wr_en2;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:2659:	wire	[127:0]	wrens = wr_en1s | wr_en2s;
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3705:      if (active_win_thr_rd_w_neg_wr_en & (~rst_tri_en | ~rst_tri_en_neg)) begin
piton/design/chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v:3708:      if (active_win_thr_rd_w2_neg_wr_en & (~rst_tri_en | ~rst_tri_en_neg)) begin
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:791://   assign uncached_fill_i2 = ifd_ifc_uncached_i2 | ifd_ifc_cpxnc_i2;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:792:   assign uncached_fill_i2 = mil_nc_i2 | ifd_ifc_cpxnc_i2;   
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:934://   assign ifq_fcl_fill_thr = wrt_tir & {4{fill_this16b | ifd_ifc_4bpkt_i2}};
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:936:   assign ifq_fcl_fill_thr = wrt_tir | thr_d1 & {4{itlberr_d1 & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1000:   // assign ifq_fcl_wrreq_bf = ~ifc_inv_ifqadv_i2 | next_wrreq_i2;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1001:   assign ifq_fcl_wrreq_bf = wrreq_f & ~ifc_inv_ifqadv_i2 | next_wrreq_i2;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1024:   //  ifqadv_nxt = ~ifq_fcl_wrreq_bf | fcl_icd_index_sel_ifq_bf
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1123:   assign icmiss_thr_d = {4{icmiss_d1 | erb_ifq_ifeterr_d1 & iosp_d1_l}} & thr_d1 |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1180:   assign milhit_vec_s = ifd_ifc_milhit_s & (mil_valid_s | errthr_d1);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1201:   assign rst_way_lfsr = ifq_reset | lsu_ifu_direct_map_l1 | ~gdbginit_l;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1215://                           ~(any_qualhit_or_io_s | ifd_ifc_newdestid_s[2]) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1246:   assign ifq_dtu_thrrdy = mil_thr_ready | all_retry_rdy_m1;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1287://                           (~any_milhit_s | ifd_ifc_newdestid_s[2]);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1290:                          (~any_milhit_s | ifd_ifc_newdestid_s[2]);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1304://   assign nextreq_valid_s = ~reqq_empty | newreq_valid;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1306:   assign nextreq_valid_s = oldreq_valid | newreq_valid | req_pending_d;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1308:   assign rnd_reset = ifq_reset | ~gdbginit_l;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1394:   assign err_vec_d1 = dpcxthr_d & (errthr_d1 | err_req);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1434:   assign invalidate_i1 = (stpkt_i1 | strmack_i1 | evpkt_i1 | ldpkt_i1);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1435:   assign ifu_lsu_inv_clear = ~(invalidate_i1 | inv_ifc_inv_pending);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1440://   assign wrt_en_wd0_i2 = inv_ifc_word0_inv_i2 & (stpkt_i2 | evpkt_i2) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1447://   assign wrt_en_wd1_i2 = inv_ifc_word1_inv_i2 & (stpkt_i2 | evpkt_i2) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1534:   assign ic_pkt_i1 = invalidate_i1 | imissrtn_i1 | errpkt_i1;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1537://	                      (~ifqadv_i1 | asireq_i1) | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1538://	                      inq_vld & ((~ifqadv_i1 | asireq_i1) & ic_pkt_i1 |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1543:                         inq_vld & ic_pkt_i1) & (~ifqadv_i1 | ifu_asireq_i1);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1550:   assign ifc_ifd_ifqbyp_en_l = ~(ifqadv_i1 | fwd_stall);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1558:                                       ~inq_vld | ifq_reset);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1562://   assign ifu_lsu_ibuf_busy = inq_vld & (~ifqadv_i1 | asireq_i1);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1563://   assign ifc_ifd_ld_inq_i1 = ~inq_vld | ifqadv_i1 & ~asireq_i1;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1597:   assign ifu_lsu_asi_ack = asireq_i2 | illva_i2;   
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1737:   assign ifu_asireq_i0 = (asi_ic_tag_i1 | asi_ic_data_i1 | asi_erren_i1 |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1738:		                       asi_errinj_i1 | asi_errstat_i1 | asi_erraddr_i1 |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1779://   assign ifc_ifd_insert_pe = (asireq_i2 | imissrtn_i2) & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1798://   assign bist_op = (mbist_icache_read | mbist_icache_write);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1803:   assign ifc_ifd_addr_sel_bist_i2_l = ~bist_op | sehold;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1804:   assign ifc_ifd_addr_sel_old_i2_l = (bist_op | ifc_inv_ifqadv_i2) & ~sehold;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1805:   assign ifc_ifd_addr_sel_asi_i2_l = bist_op | ~ifc_inv_ifqadv_i2 | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1806:                                      sehold | ~(asireq_i2 | fwdreq_i3);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1807:   assign ifc_ifd_addr_sel_fill_i2_l = bist_op | ~ifc_inv_ifqadv_i2 | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1808:                                       sehold | asireq_i2 | fwdreq_i3;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1819:	                           (asi_ic_data_i2 | asi_ic_tag_i2) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v:1839:   assign asird_i1 = asi_load_i1 & (~byp_sel_asi_l | illva_i1);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:581:   assign any_priv_state = tlu_lsu_pstate_priv | tlu_hpstate_priv;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:646://   assign insterr_s1 = (erd_erc_nirpe_s1 | erd_erc_fetpe_s1) & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:652:   assign insterr_s1 = (erd_erc_fetpe_s1 | erd_erc_nirpe_s1) &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:683:   assign  erb_ifq_ifeterr_d1 = (ictagerr_d1 | insterr_d1) & itlb_errtr_d1_l;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:688://   assign  icache_pa_err_d1 = {4{ictagerr_d1 | insterr_d1}} & thr_d1;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:696:				                            {4{ifq_erb_l2_ue | ifq_erb_io_ue}} & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:700:   assign  l2if_unc_err = {4{ifq_erb_l2_ue | ifq_erb_io_ue}} & thr_l2ie;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:719:   assign  asi_rd_err_d1 = asi_daterr_d1 | asi_tagerr_d1;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:862:   assign any_irf_err = thr_w & {4{irf_ce_w | irf_ue_w}};
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:863:   assign any_frf_err = ffu_thr_w3 & {4{ffu_ce_w3 | ffu_ue_w3}};
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:870:   assign any_rf_err = any_irf_err | any_frf_err;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:900:   assign any_err_vld = imt | imdu | idc | itc | iru | irc | fru | frc |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:901:  	                    dmt | dmdu | dmsu | ddc | dtc | ldau | ncu | mau;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:903:   assign any_ue_vld =  imt | imdu | iru | fru |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:904:  	                    dmt | dmdu | dmsu | ldau | ncu | mau;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:906://   assign any_ce_vld =  imdc | idc | itc | irc | frc |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:907://  	                dmdc | ddc | dtc;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:910:   assign any_ifu_ue = {4{(ifq_erb_l2_ue | ifq_erb_io_ue) & ~erb_reset}} & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:915:	                     {4{(tlb_fet_ce_d1 | insterr_qual_d1 | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:919:   assign any_ifu_err = any_ifu_ce | any_ifu_ue;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:922:   assign ifet_ce_vld = early_idc | early_itc | early_l2ce;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:923:   assign ifet_ue_vld = early_imdu | early_ldau | early_ncu;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:926:   assign any_iferr_vld = ifet_ue_vld | early_idc | early_itc;   
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:981:   assign meu_nxt = any_ue_vld & (any_lsu_ue | any_rf_ue | any_tlbasi_err |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:988:   assign mec_nxt = any_err_vld & (any_lsu_ce | any_rf_ce |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:996:					  any_priv_state & (any_lsu_ce | any_rf_err | any_tlbasi_err) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:1035:   assign early_err_vec_e = (any_iferr_vld | early_l2ce) & thr_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:1053:	                          (any_iferr_vld | early_l2ce);  // why again?
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:1131:                                        (l2if_unc_err | l2if_corr_err));
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:1372:   assign asifwd_rd_s = asird_s | fwdrd_s;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:1381:   assign rdinst_f = fwdrd_f | ifq_erb_rdinst_f;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:1392:   assign erc_erd_errasi_sel_stat_l = ~asi_errstat_s | asi_erren_s;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:1393:   assign erc_erd_errasi_sel_inj_l  = ~asi_errinj_s | asi_errstat_s | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:1395:   assign erc_erd_errasi_sel_addr_l =  asi_erren_s | asi_errstat_s | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:1398:   assign err_asi_s = (asi_erren_s | asi_errstat_s | asi_errinj_s | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:1403:   assign erc_erd_miscasi_sel_imask_l = ~asi_imask_s | rdtag_s;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:1404:   assign erc_erd_miscasi_sel_other_l = rdtag_s | asi_imask_s;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v:1416:   assign ldxa_data_vld_s = fcl_erb_itlbrd_vld_s | asird_s;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fdp.v:633:   assign dmp_ctxt = dmp_ctxt1 | dmp_ctxt2;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fdp.v:674:    assign fdp_esl_brtrp_target_pc_bf_f = brtrp_target_pc_bf | brtrp_target_pc_f;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fdp.v:1636://   assign pcinc_f[48] = inc_ofl & ~fcl_fdp_mask32b_f | fcl_fdp_pcoor_f;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_thrcmpl.v:151:		                  trap | ldmiss) & dtu_fcl_thr_active | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_thrcmpl.v:154:		                  ~(other_thrrdy | spec_ld_d | clr_wmo_thr_e); // reset
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_thrcmpl.v:182:   assign imiss_thrrdy = pred_ifq_rdy | ifq_dtu_thrrdy;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_thrcmpl.v:186://   assign completion = imiss_thrrdy & (~(wm_other | wm_stbwait) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_thrcmpl.v:188://		                   other_thrrdy & (~(wm_imiss | wmi_nxt));
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_thrcmpl.v:190://   assign completion = (imiss_thrrdy & ~(wm_other | wm_stbwait) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_thrcmpl.v:191://		                    other_thrrdy & ~(wm_stbwait | wm_imiss) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_thrcmpl.v:192://                        stb_retry & ~(wm_other | wm_imiss) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_thrcmpl.v:197:   assign completion = ((imiss_thrrdy | ~wm_imiss) &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_thrcmpl.v:198:                        (other_thrrdy | ~wm_other) &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_thrcmpl.v:199:                        (stb_retry | ~wm_stbwait) &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_thrcmpl.v:200:                        (wm_imiss | wm_other | wm_stbwait));
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_thrcmpl.v:202:   // C1: should we do ~(wm_other | wmo_nxt)??
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_lru4.v:144:   assign  used1_calc = (hit3 | hit2 | hit1) ?  used0_buf  : used1_buf;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_lru4.v:145:   assign  used2_calc = (hit3 | hit2)        ?  used1_buf  : used2_buf;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_lru4.v:171:   assign  used23_nxt = used2_nxt | used3_nxt;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_lru4.v:266:   assign  grant_vec = spec_grant | nospec_grant;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:843:   assign std_tcc_done_m = thr_m & {4{dcl_swl_tcc_done_m | std_done_m}};
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:860:   assign fixedop_done = (ll_done_e | wsr_done_w3 | std_tcc_done_m |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:861:	                        wrt_tcr_w2 | extra_longlat_compl);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:933:                     dec_swl_mul_inst_d | dec_swl_div_inst_d) & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:944:   assign sched_nt = dtu_fcl_ntr_s & ~(fcl_dtu_stall_bf | ifq_swl_stallreq);   
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:982:   assign ldmiss = ldmiss_crit | ldmiss_non_crit;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1015:   assign flush_all_w = tlu_ifu_flush_pipe_w | fcl_swl_flush_w;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1057:   assign flush_wake_w2 = {4{flush_done_w2}} & st_thr_w2 | fp_flush_wake_w3;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1087:   assign all_stall = imiss | ldmiss_non_crit | trap | stb_stall | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1091://   assign ext_stallreq = ifq_dtu_stallreq | lsu_ifu_stallreq | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1097://   assign switch_out = fcl_dtu_switch_s | fcl_dtu_stall_bf | fcl_swl_swout_f;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1098:   assign switch_out = dtu_fcl_ntr_s | fcl_dtu_stall_bf | fcl_swl_swout_f |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1128://                         resum_thread & (~wm_imiss | ifq_dtu_thrrdy);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1130:   assign start_thread = resum_thread & (~wm_imiss | ifq_dtu_thrrdy) & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1131:                                          (~wm_stbwait | stb_retry);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1362:   assign atr_s = dtu_fcl_ntr_s | running_s2;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1371:   assign sched_reset = dtu_reset | ~gdbginit_l;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1665:   assign swl_dec_mulbusy_e = true_mulbusy_e | mbusy_d3 | mbusy_d1 | mbusy_d2;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1677:   assign swl_dec_divbusy_e = true_divbusy_e | dbusy_d3 | dbusy_d1 | dbusy_d2;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1687:   assign fbusy_nxt_d = (|fp_busy_d[3:0]) | fbusy_d0 | fbusy_d1 | fbusy_d2;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1696:   assign fpbusy_local_e = true_fpbusy_e | fbusy_d3 | fbusy_d1 | fbusy_d2;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1739:			                 thr_d  & ~rt_st_thr_e | mul_done |   // set
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1752:                        thr_d  & ~rt_st_thr_e | div_done | // set 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1790:   assign retr_thr_wakeup = mul_wake | div_wake | fp_wake;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1879:   assign pipe_st_cnt_ge1 = pipe_st_e | pipe_st_m | pipe_st_g;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1925:   assign all_dst_ge1 = dst_cnt_ge1 | st_thisthr_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1926:   assign all_dst_ge2 = dst_cnt_ge1 & st_thisthr_e | dst_cnt_ge2;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1927:   assign all_dst_ge3 = dst_cnt_ge2 & st_thisthr_e | dst_cnt_ge3;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1957:   assign retract_st_next_d = (retract_store_d | retract_iferr_d) & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:1966:   assign clear_wmo_e = retract_store_e & (swc_d & same_thr_de | swc_e);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:2046://   assign stq_busy = (stq_in_pipe | lsu_ifu_stq_busy);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:2055://   assign stq_done_thr = stq_wait & ~stq_busy | thr_m & {4{std_done_m}};
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:2140:   assign new_fprs[1] = dec_swl_frf_upper_d | fprs_d[1];
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v:2141:   assign new_fprs[0] = dec_swl_frf_lower_d | fprs_d[0];
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_thrfsm.v:91:	             if (rst_thread | thaw_thread)
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_thrfsm.v:103:	             else if (rst_thread | thaw_thread)
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_thrfsm.v:105:	             else if (int_activate | start_thread) 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_thrfsm.v:125:	             if (stall | sw_cond)
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_thrfsm.v:169:	             if (stall | sw_cond)
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dcl.v:346:   assign dcl_esl_br_inst_d = dbr_inst_d | ibr_inst_d;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dcl.v:347:   assign dcl_esl_br_inst_e = dbr_inst_e | ibr_inst_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dcl.v:564://   assign r_eval1 = ((exu_ifu_regn_e | ~br_cond_e[1] | ~br_cond_e[0]) ^
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dcl.v:587://   assign cond_brtaken_e = exu_ifu_regz_e ? (r_eval1 | ccbr_taken_e) :
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dcl.v:588://                                              (r_eval0 | ccbr_taken_e);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dcl.v:599:   assign temp0 = (r_eval0 | ccbr_taken_e);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dcl.v:600:   assign temp1 = (r_eval1 | ccbr_taken_e);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dcl.v:612:   assign dcl_fcl_bcregz0_e = (temp0 & dbr_inst_e | ibr_inst_e | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dcl.v:614:   assign dcl_fcl_bcregz1_e = (temp1 & dbr_inst_e | ibr_inst_e | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dcl.v:629://	                            (ibr_inst_e | call_inst_e |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dcl.v:655:   assign anull_all =  anull_ubr  | anull_cbr & ~cond_brtaken_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dcl.v:660:   assign all_flush_w = tlu_ifu_flush_pipe_w | ifu_tlu_flush_w;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:476:   assign ibr_inst_d = jmpl_inst_d | retn_inst_d;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:480:   assign dec_swl_br_done_d = (dbr_inst_d | jmpl_inst_d); // br compl.
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:483:   assign dtu_fcl_br_inst_d = dbr_inst_d | ibr_inst_d;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:580:			                       op3_lo[8] & ~rs1_0f | op3_lo[10]  | // rd
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:651:   assign dec_swl_fpop_d = (fpop1_d | fpop2_d | fpld_d | visop_d);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:652:   assign allfp_d = (fpop1_d | fpop2_d | fpld_d | visop_d |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:674:   assign quad_ffuop_d = (opf[1] & opf[0] & (fpop1_d | fpop2_d) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:694:   assign any_fpinst_d = allfp_d | fcc_branch_d | fcc_mov_d | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:814:   assign use_rsr_d_l = ~(ifu_tlu_rsr_inst_d | ibr_inst_d | call_inst);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:831:   assign state_chg_inst_d = ifu_lsu_wsr_inst_d | flush_inst_d |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:832:	                           ifu_tlu_done_inst_d | ifu_tlu_retry_inst_d;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:874://   assign dtu_ifq_kill_latest_d = ifu_lsu_wsr_inst_d | flush_inst_d |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:875://	                              ifu_tlu_done_inst_d | ifu_tlu_retry_inst_d |  
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:902:			     op3_lo[8] & (rs1_00 | rs1_02));  // rdsr (y + ccr)
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:987:   // alternately try: ~ren2_d | ~23 | ~22
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1036:   assign ifu_exu_rs3e_vld_d = rs4_vld_d | rs3_vld_d & ~rd[0];
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1037:   assign ifu_exu_rs3o_vld_d = rs4_vld_d | rs3_vld_d & rd[0];
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1082://   assign kill_sir_d = sir_inst_d & ~(fcl_dtu_privmode_d | fcl_dtu_hprivmode_d);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1084://   assign flag_sir_d = sir_inst_d & (fcl_dtu_privmode_d | fcl_dtu_hprivmode_d);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1106:	 //op3_lo[0] & rd[4] & ~(rd_12 | rd_13 | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1112:                                   // & (~rd[4] & ~rd_0f | rd_10) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1116:				                           op3_lo[0] & ((rd[4] & ~(rd_11 | rd_12 | rd_13 | rd_1b |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1121:                                   // & (~rs1[4] | rs1_10 | rs1_1f) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1125:				                           (rs1_10 | rs1_16_17 | // perf + sftint
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1126:                                    rs1_19 | rs1_1a))    // stick, thrd stat
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1135:                           rd_00 | rd_1f );          // 0, 1f
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1138:                           rs1_00 | rs1_06 | rs1_1f);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1149:                          (rd_04 | rd_18) & fcl_dtu_privmode_d |   // wrsr s/tick
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1166:					                                 (rs1_01 | rs1_07 |         // 1, 7
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1168:					                                  rs1_12 | rs1_14_15 |      // 13 is gsr
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1174:					                                 (rd_01 | rd_05 | rd_07 |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1176:					                                  rd_12 | rd_1b | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1210:                                         (inst9_5_nonzero_d | dtu_inst_d[10]) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1220:                                         (~rd_00 | ~rs1_00) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1255:				                              (~fcn0 | fcl_dtu_tlzero_d |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1256:                                       rs2_nonzero_d | inst12_5_nonzero_d |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1264:                                      (~valid_hp_rs_d | rs1_01 & fcl_dtu_tlzero_d) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1275:                                      (~fcn0 | ~rs1_00 | rs2_nonzero_d |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1287:                                      (~valid_hp_rd_d | rd_01 & fcl_dtu_tlzero_d) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1289:				                              (rd[4] & ~rd_10 | rd_0f | // gl=0x10
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1326:   assign noop_prefetch = rd_04 | rd[4] & rd[3];     // 4, 18-1f
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1335:   assign dec_swl_ll_done_d = (pref_done_d | rdsr_done_d | rdpr_done_d |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1483:   assign imask_hit = (rs2_hit  | ~erb_dtu_imask[32]) &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1484:                      (opf_hit  | ~erb_dtu_imask[33]) &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1485:                      (ibit_hit | ~erb_dtu_imask[34]) &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1486:                      (rs1_hit  | ~erb_dtu_imask[35]) &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1487:                      (op3_hit  | ~erb_dtu_imask[36]) &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1488:                      (rd_hit   | ~erb_dtu_imask[37]) &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v:1489:                      (op_hit   | ~erb_dtu_imask[38]) &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1228://                           (~tlu_itlb_dmp_vld_g | itlb_access_done);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1231://   assign itlb_write_en = (~itlb_on | no_instacc_bf) & ~ifq_fcl_asird_bf &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1233://                          (~tlu_itlb_dmp_vld_g | itlb_access_done);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1237:                          (~tlu_itlb_dmp_vld_g | itlb_access_done);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1257://   assign fcl_itlb_invall_bf = tlb_invall_bf & itlb_access_en | fcl_reset;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1295:   assign itlb_rd_req_bf = fcl_itlb_data_rd_vld_bf | fcl_itlb_tag_rd_vld_bf | fcl_itlb_csm_rd_vld_bf;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1306:   assign itlb_rd_req_bf = fcl_itlb_data_rd_vld_bf | fcl_itlb_tag_rd_vld_bf;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1375:   assign fcl_fdp_ctxt_sel_sw_bf_l = ctxt_sel_dmp | ~switch_bf;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1376:   assign fcl_fdp_ctxt_sel_curr_bf_l = ctxt_sel_dmp | switch_bf;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1386://                    ~(part_stall_thisthr_f | fdp_fcl_swc_s2));
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1387://                    ~(stall_thisthr_f | fdp_fcl_swc_s2 | immu_fault_f));
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1495://   assign allow_ifq_access_icd_bf = (all_stallreq | rs
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1497://                                     (usep_bf | stall_f) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1502:   assign no_instacc_bf = all_stallreq | fcl_reset | rst_stallreq |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1503:                          ~dtu_fcl_ntr_s & (ely_stall_thisthr_f | usep_bf);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1535:   assign fcl_ifq_icache_en_s_l = ~icache_on_s1 | uncached_page_s1;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1543:   assign fcl_icd_rdreq_bf = rdreq_bf | ifq_fcl_rdreq_bf;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1546:   assign fcl_icv_rdreq_bf = rdreq_bf | ifq_fcl_rdreq_bf;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1579:   assign fcl_icd_wrreq_bf = ic_wrreq_bf | ifq_fcl_icd_wrreq_bf;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1580:   assign fcl_ict_wrreq_bf = ic_wrreq_bf | ifq_fcl_ictv_wrreq_bf;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1581:   assign fcl_icv_wrreq_bf = ic_wrreq_bf | ifq_fcl_ictv_wrreq_bf |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1610:   assign stall_f = ~inst_vld_f | kill_curr_f;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1611:   assign stall_thisthr_f = stall_f | imsto_thisthr_s1 | // intrto_thisthr_d |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1612:	                          kill_thread_s2 | rb_stg_s | ~dtu_fcl_running_s | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1616:   wire stall_ed_s2 = kill_curr_f | imsto_thisthr_s1 | kill_thread_s2 |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1617:                      rb_stg_s | ~dtu_fcl_running_s | iferrto_thisthr_d1;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1625:   assign ely_stall_thisthr_f = stall_f | rb_stg_s;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1634://   assign stall_s1_nxt = stall_thisthr_f | intr_vld_s | tmsto_thisthr_f;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1658:			                     val_thr_s1 & ~(val_thr_f | val_thr_s2_ed) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1660:			                     tinst_vld_s & ~(val_thr_f | val_thr_s2_ed)) &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1675:   assign inst_vld_s2 = ((thr_f_crit & (tinst_vld_s | val_thr_s2_ed)) == 4'b0000) ?
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1687:	                     ~(ely_kill_thread_s2 | rb_stg_s);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1730:   assign running_m = (inst_vld_m | intr_vld_m) & ~kill_thread_m;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1733:   assign ifu_tlu_inst_vld_m = (inst_vld_m | intr_vld_m) & ~kill_curr_m;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1832:   assign kill_local_m = thr_match_mw & (utrap_flush_w | intr_vld_w);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1834:   assign flush_pipe_w = rb_stg_w | tlu_ifu_flush_pipe_w;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1835://   assign part_flush_w = ifu_tlu_flush_w | tlu_ifu_flush_pipe_w;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1874:   assign canthr_s = canthr_s_early | late_flush_w2 | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1877://   assign fcl_ifq_canthr = clear_s_stage | rb_w2 | rb_froms | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1966://   assign imsto_nextthr_s1 = thr_match_nd & (ic_miss_s1 | tlbmiss_s1);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:1996:			                   (~thr_d | {4{~inst_vld_d | ~thr_match_de}})) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2029:			                     (tlbmiss_s1 | pc_oor_s1) & thr_match_fs1;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2164:   assign inst_acc_exc_s1 = (priv_inst_s1 & ~(priv_mode_s1 | hpriv_mode_s1) & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2276:   assign trap_e = (immu_miss_e | inst_acc_exc_e | dtu_fcl_illinst_e |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2277:		                dtu_fcl_fpdis_e | dtu_fcl_privop_e | ifet_ue_e |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2278:		                dtu_fcl_imask_hit_e | dtu_fcl_sir_inst_e) & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2381:   assign async_rst_i3 = (rstint_i3 | nuke_thr_i3 | resumint_i3) & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2390:   assign rst_stallreq = rst_stallreq_d0 | rst_stallreq_d1 | rst_stallreq_d2;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2398:   assign all_stallreq = ifq_fcl_stallreq | lsu_stallreq_d1 | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2399:                         ffu_stallreq_d1 | itlb_starv_alert;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2402:   assign fcl_dtu_stall_bf = lsu_stallreq_d1 | ffu_stallreq_d1 | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2403:                             itlb_starv_alert | rst_stallreq;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2460:   assign next_nuke_i2  = (nuke_thr_i2 | nuke_thr_i3) & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2462:	                       ~(rstint_i2 | resumint_i2);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2550:   assign supv_int_en = (~tlu_hpstate_priv | ~tlu_hpstate_enb) & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2694:                         ~(rstint_m | resumint_m | nuke_thr_m);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2714://	                    ~(rstint_m | nuke_thr_m | ueint_m);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2727:	                   ~(rstint_m | resumint_m | nuke_thr_m | ueint_m | hintp_m);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2747:	                    ~(rstint_m | resumint_m | nuke_thr_m | hwint_m);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2773:             	        ~(rstint_m | nuke_thr_m | resumint_m |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2802://	                            ~(rstint_m | nuke_thr_m | hintp_m | resumint_m |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2803://				                        hwint_m | spuint1_m | spuint0_m | ueint_m) |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2804://                              ~(ceint_m | rerr_m)) & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2808:	                            ~(rstint_m | nuke_thr_m | hintp_m | resumint_m |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2809:				                        hwint_m | spuint1_m | spuint0_m | ueint_m)) & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2830:	                 ~(rstint_m | nuke_thr_m | resumint_m |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2831:		                 sftint_m | hwint_m);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2857://	                    ~(rstint_m | nuke_thr_m | ueint_m | ceint_m);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2859:   assign disr_trap_m = (ueint_m | hintp_m | spuint0_m | spuint1_m |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2860:                         ceint_m | rerr_m) & ~rstint_m & ~nuke_thr_m &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2864:   assign any_intr_m = (ueint_m | ceint_m | spuint0_m | spuint1_m |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2865:                        hintp_m | rerr_m | sftint_m | hwint_m | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2866:                        rstint_m | nuke_thr_m | resumint_m);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2875://   assign fcl_dtu_sync_intr_d = (intr_vld_d | immu_miss_crit_d) & ~rb_stg_d;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2934:			                       (rb_w2 | rb_froms));     // reset usen (wins)
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:2989://   assign switch_bf = dtu_fcl_ntr_s & ~(imsto_nextthr_s1 | kill_nextthr_w | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3035:   assign swt =  (~rst_stallreq_d1 & ~arst_vld_f & switch_bf | fcl_reset) & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3037:   assign samet = (~rst_stallreq_d1 & ~switch_bf | arst_vld_f) & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3329:   assign rb_stg_s = (rb0_inst_s | rt0_inst_s) & tm_fd_l |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3330:	                   (rb1_inst_d | rt1_inst_d) & ~tm_fd_l;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3331:   assign rb_stg_d_crit = rb1_inst_d | rt1_inst_d;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3332:   assign rb_stg_e = rb2_inst_e | rt2_inst_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3338:   assign rb_frome = {4{(rb2_inst_e | rt2_inst_e) & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3339:                        (inst_vld_e | intr_vld_e)}} & thr_e;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3340:   assign rb_fromd = {4{(rb1_inst_d | rt1_inst_d) & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3341:                        (inst_vld_d | intr_vld_d)}} & thr_d;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3343:   assign rb_w2 = rb_frome | rb_fromd;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3413://					                                 ~(stall_f | usep_bf) & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3417://					                                (stall_f | usep_bf) & ~switch_bf |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3419://					                                (switch_bf | stall_f | usep_bf));
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3423://   assign sw_or_async_stall = (switch_bf & ~rst_stallreq | rst_sw_bf);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3457:   assign     nt_sel_rst = rst_stallreq_d1 | rst_tri_en;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3540:	                   {4{rb_stg_w | ims_flush_coll_w}} & thr_w |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3563:	      fcl_fdp_tpcbf_sel_old_bf_l = (load_bpc | load_tpc | load_pcp4);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3564:	      fcl_fdp_tpcbf_sel_brpc_bf_l = ~load_bpc | load_tpc | load_pcp4;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3565:	      fcl_fdp_tpcbf_sel_pcp4_bf_l = ~load_pcp4 | load_tpc;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3579:                      (inst_vld_d | intr_vld_d);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3581:                      (inst_vld_s | intr_vld_s);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3584:                      (inst_vld_e | intr_vld_e) & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3603://   assign ifu_tlu_flush_w = irf_ce_w | fcl_dtu_nuke_thr_w | mark4rb_w |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3607:                             (resumint_m | nuke_thr_m) & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3627:   assign any_ce_w = ffu_ifu_fst_ce_w | irf_ce_w;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3680:   assign fcl_fdp_nextpcs_sel_pcd_f_l = rb_frome | ~rb_fromd;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3681:   assign fcl_fdp_nextpcs_sel_pcf_f_l = rb_frome | rb_fromd |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3686:   assign fcl_fdp_nextpcs_sel_pcs_f_l = rb_frome | rb_fromd | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3743:   assign fcl_fdp_noswpc_sel_old_l_bf = ntpc_thisthr | inst_vld_f | arst_vld_f;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3744:   assign fcl_fdp_noswpc_sel_inc_l_bf = ntpc_thisthr | ~inst_vld_f & ~arst_vld_f;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3822://	      if (ely_stall_thisthr_f | ~inst_vld_s_crit | force_intr_s | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3850://	        end // else: !if(switch_s2 | stall_s1)
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3855:   assign fcl_fdp_tinst_sel_ifq_s_l  = rb_w2 | ~ifq_fcl_fill_thr;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3856:   assign fcl_fdp_tinst_sel_curr_s_l = ~val_thr_s1 | rb_w2 | ifq_fcl_fill_thr; 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3857:   assign fcl_fdp_tinst_sel_old_s_l  = val_thr_s1 | rb_w2 | ifq_fcl_fill_thr; 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3860:   assign fcl_fdp_rbinst_sel_inste_s = {4{rb2_inst_e | rt2_inst_e}} & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v:3912:			               (~fdp_fcl_ibit_s | fdp_fcl_op_s[0] & fdp_fcl_op3_s[5]);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_mbist.v:234:  assign reset_engine        =    mbist_reset | start_transition   |  ((loop | loop_on_address)  &  mbist_done);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_fsm.v:375:                    if (esl_pcs_pa_page_bndry_s | esl_ctrl_flow_diverged_late_s | 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_fsm.v:376:                        esl_any_trap_bf | fcl_esl_rb_stg_s)
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_fsm.v:461:                    if (esl_pcs_pa_page_bndry_s | esl_ctrl_flow_diverged_late_s |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl_fsm.v:462:                        esl_any_trap_bf | fcl_esl_rb_stg_s)
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v:235:   assign icv_wrreq_i2 = imissrtn_i2 | ifc_inv_asireq_i2 | mbist_icache_write;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v:244:   assign pick_wr = (imissrtn_i2 | ifc_inv_asireq_i2) & ifc_inv_ifqadv_i2 |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v:285:   assign wrt_en_wd_i2[0] = word_inv_i2 & (stpkt_i2 | evpkt_i2 |strmack_i2) &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v:290:   assign wrt_en_wd_i2[1] = word_inv_i2 & (stpkt_i2 | evpkt_i2 |strmack_i2) &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v:295:   assign wrt_en_wd_i2[2] = word_inv_i2 & (stpkt_i2 | evpkt_i2 |strmack_i2) &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v:300:   assign wrt_en_wd_i2[3] = word_inv_i2 & (stpkt_i2 | evpkt_i2 |strmack_i2) &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v:314:                           {4{(invall_i2 | invall_evict_i2) & ~invpa5_i2 & ~inv_addr_i2[6]}};
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v:317:                           {4{(invall_i2 | invall_evict_i2) & invpa5_i2 & ~inv_addr_i2[6]}};
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v:320:                            {4{(invall_i2 | invall_evict_i2) & ~invpa5_i2 & inv_addr_i2[6]}};
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v:323:                             {4{(invall_i2 | invall_evict_i2) & invpa5_i2 & inv_addr_i2[6]}};
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v:347:   assign invalidate_i2 = (stpkt_i2 | evpkt_i2 | strmack_i2) &
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v:366:   assign ifq_fcl_invreq_bf = invreq_i2 | mbist_icache_write;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v:370://   assign inv_ifc_inv_pending = invalidate_i2 | invalidate_f;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v:455:   assign icvidx_sel_wr_i2 = imissrtn_i2 | ifc_inv_asireq_i2 |
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v:456:                             mbist_icache_write | ~ifc_inv_ifqadv_i2;
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_milfsm.v:154:               if (ifc_fsm_err_thisthr | ifc_fsm_imiss_thisthr_s)
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_milfsm.v:171:                   ~(ifc_fsm_err_thisthr | err_pending))
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_milfsm.v:184://	             else if ((cancel_mil | ifc_fsm_can_thisthr) & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_milfsm.v:239:                    //		    if (delay_mil | ifc_fsm_imiss_thisthr_s)
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_milfsm.v:291:   assign cancel_next = (ifc_fsm_can_thisthr | cancel_mil) & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_milfsm.v:346:			                         ~(cancel_mil | ifc_fsm_can_thisthr) & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_milfsm.v:380://			    err_pending | ifc_fsm_err_thisthr) & 
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_milfsm.v:382://                            (milchld_valid | ~cancel_mil);
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_milfsm.v:386://                            (milchld_valid | ~cancel_mil));
piton/design/chip/tile/sparc/ifu/rtl/sparc_ifu_esl.v:271:        if (~rst_n | esl_pc_va_diff_offset_clear)
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:640:// assign  local_flush_all_w = tlu_nlsu_flush_w | lsu_tlu_early_flush_w;
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:642:            tlu_local_flush_w | lsu_tlu_early_flush_w | ifu_tlu_flush_fd_w;
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:996:           tlu_thrd0_traps & (~(gl_lvl0_at_maxgl | tlu_select_tba_g) |  
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1002:			     gl0_incr_sel | local_rst |	por_rstint0_g   | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1008:	       ((local_rst | por_rstint0_g) ? `MAXGL_GL :
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1021:	       ((local_rst | por_rstint0_g) ? `MAXGL_GL :
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1039://            tlu_thrd_traps_w2[0] & (~(gl_lvl0_at_maxgl | tlu_select_tba_w2) |  
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1042:			local_rst |	por_rstint0_g | tlu_dnrtry0_inst_g;  
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1103:           tlu_thrd1_traps & (~(gl_lvl1_at_maxgl | tlu_select_tba_g) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1109:                 gl1_incr_sel | local_rst | por_rstint1_g   |
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1115:           ((local_rst | por_rstint1_g) ? `MAXGL_GL :
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1129:           ((local_rst | por_rstint1_g) ? `MAXGL_GL :
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1148://            tlu_thrd_traps_w2[1] & (~(gl_lvl1_at_maxgl | tlu_select_tba_w2) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1151:            local_rst | por_rstint1_g | tlu_dnrtry1_inst_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1219:           tlu_thrd1_traps & (~(gl_lvl1_at_maxgl | tlu_select_tba_g) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1225:                 gl1_incr_sel | local_rst | por_rstint1_g   |
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1231:           ((local_rst | por_rstint1_g) ? `MAXGL_GL :
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1245:           ((local_rst | por_rstint1_g) ? `MAXGL_GL :
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1264://            tlu_thrd_traps_w2[1] & (~(gl_lvl1_at_maxgl | tlu_select_tba_w2) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1267:            local_rst | por_rstint1_g | tlu_dnrtry1_inst_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1328:           tlu_thrd1_traps & (~(gl_lvl1_at_maxgl | tlu_select_tba_g) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1334:                 gl1_incr_sel | local_rst | por_rstint1_g   |
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1340:           ((local_rst | por_rstint1_g) ? `MAXGL_GL :
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1354:           ((local_rst | por_rstint1_g) ? `MAXGL_GL :
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1373://            tlu_thrd_traps_w2[1] & (~(gl_lvl1_at_maxgl | tlu_select_tba_w2) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1376:            local_rst | por_rstint1_g | tlu_dnrtry1_inst_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1435:           tlu_thrd2_traps & (~(gl_lvl2_at_maxgl | tlu_select_tba_g) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1441:                 gl2_incr_sel | local_rst | por_rstint2_g   |
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1447:           ((local_rst | por_rstint2_g) ? `MAXGL_GL :
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1459:           ((local_rst | por_rstint2_g) ? `MAXGL_GL :
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1478://            tlu_thrd_traps_w2[2] & (~(gl_lvl2_at_maxgl | tlu_select_tba_w2) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1481:            local_rst | por_rstint2_g | tlu_dnrtry2_inst_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1542:           tlu_thrd1_traps & (~(gl_lvl1_at_maxgl | tlu_select_tba_g) |  
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1548:			     gl1_incr_sel | local_rst |	por_rstint1_g   | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1554:		   ((local_rst | por_rstint1_g) ? `MAXGL_GL :
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1568:	       ((local_rst | por_rstint1_g) ? `MAXGL_GL :
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1586://            tlu_thrd_traps_w2[1] & (~(gl_lvl1_at_maxgl | tlu_select_tba_w2) |  
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1589:			local_rst |	por_rstint1_g | tlu_dnrtry1_inst_g;  
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1648:           tlu_thrd2_traps & (~(gl_lvl2_at_maxgl | tlu_select_tba_g) |  
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1654:			     gl2_incr_sel | local_rst |	por_rstint2_g   | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1660:		   ((local_rst | por_rstint2_g) ? `MAXGL_GL :
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1672:	       ((local_rst | por_rstint2_g) ? `MAXGL_GL :
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1690://            tlu_thrd_traps_w2[2] & (~(gl_lvl2_at_maxgl | tlu_select_tba_w2) |  
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1693:			local_rst |	por_rstint2_g | tlu_dnrtry2_inst_g;  
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1751:           tlu_thrd3_traps & (~(gl_lvl3_at_maxgl | tlu_select_tba_g) |  
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1757:			     gl3_incr_sel | local_rst |	por_rstint3_g   | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1763:	       ((local_rst | por_rstint3_g) ? `MAXGL_GL :
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1775:	       ((local_rst | por_rstint3_g) ? `MAXGL_GL :
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1793://            tlu_thrd_traps_w2[3] & (~(gl_lvl3_at_maxgl | tlu_select_tba_w2) |  
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:1796:			local_rst |	por_rstint3_g | tlu_dnrtry3_inst_g;  
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2098:assign update_hpstate0_g =  tlu_thrd0_traps | tlu_dnrtry0_inst_g | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2102:assign tlu_update_hpstate_l_g[0] = ~(update_hpstate0_g | local_rst);
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2109:           ~(update_hpstate_w2[0] | local_rst | tlu_thrd_traps_w2[0]);
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2125:assign update_hpstate1_g =  tlu_thrd1_traps | tlu_dnrtry1_inst_g |
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2129:assign tlu_update_hpstate_l_g[1] = ~(update_hpstate1_g | local_rst);
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2136:           ~(update_hpstate_w2[1] | local_rst | tlu_thrd_traps_w2[1]);
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2152:assign update_hpstate2_g =  tlu_thrd2_traps | tlu_dnrtry2_inst_g | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2156:assign tlu_update_hpstate_l_g[2] = ~(update_hpstate2_g | local_rst);
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2163:           ~(update_hpstate_w2[2] | local_rst | tlu_thrd_traps_w2[2]);
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2179:assign update_hpstate3_g =  tlu_thrd3_traps | tlu_dnrtry3_inst_g | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2183:assign tlu_update_hpstate_l_g[3] = ~(update_hpstate3_g | local_rst);
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2190:           ~(update_hpstate_w2[3] | local_rst | tlu_thrd_traps_w2[3]);
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2198:            local_rst | por_rstint0_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2214:			local_rst | por_rstint1_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2230:			local_rst | por_rstint2_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2246:			local_rst | por_rstint3_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2344://      ~(tlu_flush_pipe_w | ifu_tlu_flush_w) & asi_queue_write_uf_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2350://     ~(tlu_flush_pipe_w | ifu_tlu_flush_w) & asi_queue_read_uf_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2416:           cpu_mondo_head_rw_e  | cpu_mondo_tail_rw_e |
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2417:           dev_mondo_head_rw_e  | dev_mondo_tail_rw_e |
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2418:           resum_err_head_rw_e  | resum_err_tail_rw_e |
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2419:           nresum_err_head_rw_e | nresum_err_tail_rw_e; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2431:           cpu_mondo_head_rw_m  | cpu_mondo_tail_rw_m |
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2432:           dev_mondo_head_rw_m  | dev_mondo_tail_rw_m |
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2433:           resum_err_head_rw_m  | resum_err_tail_rw_m |
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:2434:           nresum_err_head_rw_m | nresum_err_tail_rw_m; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3569:           resum_err_hd_rd_g  | resum_err_ta_rd_g |  
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3570:           nresum_err_hd_rd_g | nresum_err_ta_rd_g;   
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3582:       asi_qrdata_mx_sel2 | cpu_mondo_hd_rd_g | cpu_mondo_ta_rd_g |
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3583:       dev_mondo_hd_rd_g  | dev_mondo_ta_rd_g; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3655:           ((asi_scpd_rw_e | asi_hscpd_rw_e) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3673:           (asi_scpd_rw_m | asi_hscpd_rw_m) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3689:            (asi_scpd_rw_m | asi_hscpd_rw_m) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3690:           ~(hscpd_data_acc_excpt_m | va_not_baligned_m);
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3739:           (asi_queue_write_pq_m | asi_queue_read_pq_m);
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3742:           // (asi_queue_write_m | asi_queue_read_m)  &
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3743:           (asi_queue_write_pq_m | asi_queue_read_pq_m) &
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3765:           (que_ill_va_g | scpd_ill_va_g) & asi_queue_read_g; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3770:           ((asi_hscpd_rw_m | asi_scpd_rw_m) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3870:           (nresum_err_tail_rw_m | resum_err_tail_rw_m  | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_hyperv.v:3871:            cpu_mondo_tail_rw_m  | dev_mondo_tail_rw_m) &
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1013:assign	tick_en[0] = (tick_rw_g & wsr_inst_g & thread0_wsel_g) | local_rst | por_rstint0_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1014:assign	tick_en[1] = (tick_rw_g & wsr_inst_g & thread1_wsel_g) | local_rst | por_rstint1_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1015:assign	tick_en[2] = (tick_rw_g & wsr_inst_g & thread2_wsel_g) | local_rst | por_rstint2_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1016:assign	tick_en[3] = (tick_rw_g & wsr_inst_g & thread3_wsel_g) | local_rst | por_rstint3_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1055:     ~(exu_ttype_vld_g | ifu_ttype_vld_g | lsu_tlu_priv_action_g | local_sync_trap_g);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1061:       (dmmu_va_oor_g & inst_vld_g) & ~(exu_ttype_vld_g | ifu_ttype_vld_g | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1062:        lsu_tlu_priv_action_g | misalign_addr_ldst_atm_g | lsu_tlu_wtchpt_trp_g); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1089:// assign	intrpt_taken = rstint_taken | hwint_taken | swint_taken;  
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1091:            rstint_taken | hwint_taken | sirint_taken;  
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1097:           (trp_lvl0_at_maxtlless1 | pstate_rmode[0]) & thrd0_traps;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1099:           (trp_lvl1_at_maxtlless1 | pstate_rmode[1]) & thrd1_traps;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1101:           (trp_lvl2_at_maxtlless1 | pstate_rmode[2]) & thrd2_traps;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1103:           (trp_lvl3_at_maxtlless1 | pstate_rmode[3]) & thrd3_traps;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1108:assign	trap_to_redmode = trp_lvl_at_maxtlless1 & ~(rstint_taken | sirint_taken); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1111:	        ((rstint_taken |  sirint_taken) & thread0_rsel_g) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1114:	        ((rstint_taken |  sirint_taken) & thread1_rsel_g) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1117:	        ((rstint_taken |  sirint_taken) & thread2_rsel_g) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1120:	        ((rstint_taken |  sirint_taken) & thread3_rsel_g) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1133:	local_rst | rstint_taken | trap_to_redmode | internal_wdr | sirint_taken;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1214:		thrd0_traps_w2 | dnrtry_inst_w2[0] | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1217:		thrd1_traps_w2 | dnrtry_inst_w2[1] | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1220:		thrd2_traps_w2 | dnrtry_inst_w2[2] | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1223:		thrd3_traps_w2 | dnrtry_inst_w2[3] | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1239:	pending_thrd0_event_taken | pending_thrd1_event_taken |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1240:	pending_thrd2_event_taken | pending_thrd3_event_taken;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1267:           (wsr_inst_w2 & (tstate_rw_w2 | tpc_rw_w2 | tnpc_rw_w2  | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1268:            ttype_rw_w2 | htstate_rw_w2)) & ~sync_trap_taken_w2; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1292:// assign	tlu_rdpr_mx1_sel[2] = tick_rw_e | tick_npriv_r_e;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1301:// assign	tlu_rdpr_mx4_sel[1] = (ttype_rw_e & ttype_written) | pstate_rw_e | tl_rw_e | pil_rw_e;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1310:assign	local_rdpr_mx1_sel[0] = tick_rw_e | tick_npriv_r_e;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1346:assign	local_rdpr_mx5_sel[3] = (pcr_rsr_e | pic_rsr_e) & ~rst_tri_en;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1447:// assign	tlu_exu_cwpccr_update_m = done_inst_m | retry_inst_m;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1448:assign	tlu_exu_cwpccr_update_m = exu_done_inst_m | exu_retry_inst_m;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1512:assign	dnrtry0_inst_g = (done_inst_g | retry_inst_g) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1513:                        ~(inst_ifu_flush2_w | local_early_flush_pipe_w) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1516:assign	dnrtry1_inst_g = (done_inst_g | retry_inst_g) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1517:                        ~(inst_ifu_flush2_w | local_early_flush_pipe_w) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1520:assign	dnrtry2_inst_g = (done_inst_g | retry_inst_g) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1521:                        ~(inst_ifu_flush2_w | local_early_flush_pipe_w) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1524:assign	dnrtry3_inst_g = (done_inst_g | retry_inst_g) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1525:                        ~(inst_ifu_flush2_w | local_early_flush_pipe_w) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1546:// assign	dnrtry_inst_g = (done_inst_g | retry_inst_g) & ~tlu_flush_pipe_w;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1548:assign	dnrtry_inst_g = (done_inst_g | retry_inst_g) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1549:                       ~(inst_ifu_flush_w | local_early_flush_pipe_w);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1668:           (tlu_flush_pipe_w | inst_ifu_flush_w)); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1672:           (tlu_flush_pipe_w | inst_ifu_flush_w)) & ~((thrid_w2[1:0] == tlu_exu_tid_m[1:0]) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1707:       inst_vld_nf_g & ~(inst_ifu_flush_w | lsu_tlu_defr_trp_taken_g);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1709:       // inst_vld_nf_g & ~(inst_ifu_flush_w | lsu_tlu_defr_trp_taken_g | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1736:assign	tlu_ifu_trappc_vld_w1 	=	((retry_inst_w2 | done_inst_w2) & inst_vld_w2 & cwp_fastcmplt_w2) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1737:					thrd0_traps_w2 | thrd1_traps_w2 |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1738:					thrd2_traps_w2 | thrd3_traps_w2 | cwp_cmplt_w2;	   
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1739:					//thrd2_traps_w2 | thrd3_traps_w2) & inst_vld_w2 | cwp_cmplt_w2;	   
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1741:					thrd0_traps_w2 | thrd1_traps_w2 |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1742:					thrd2_traps_w2 | thrd3_traps_w2 | cwp_cmplt_rtry_w2;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1743:					//) & inst_vld_w2 | cwp_cmplt_w2;	   
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1753:	       (((hwint_g | pib_wrap_trap_g| local_early_flush_pipe_w) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1754:              ~(ifu_tlu_flush_fd_w | local_lsu_defr_trp_taken_g)) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1758:	       (((hwint_g | pib_wrap_trap_g| local_early_flush_pipe_w) & ~ifu_tlu_flush_fd_w) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1764:             (dside_sync_trap_g | lsu_defr_trap_g) ? thrid_g[1:0] :
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1804:               (true_hscpd_dacc_excpt_m | true_qtail_dacc_excpt_m) & inst_vld_m;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:1808:               (true_hscpd_dacc_excpt_m | true_qtail_dacc_excpt_m); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2060:          ~((por_rstint_g | xir_rstint_g) & thread0_rsel_g);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2063:          ~((por_rstint_g | xir_rstint_g) & thread1_rsel_g);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2066:          ~((por_rstint_g | xir_rstint_g) & thread2_rsel_g);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2069:          ~((por_rstint_g | xir_rstint_g) & thread3_rsel_g);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2080:       ~(por_rstint_g | xir_rstint_g);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2085:              rstint_g | internal_wdr | (sir_inst_g & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2086:              ~(lsu_defr_trap_g | pib_wrap_trap_g | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2088:              // (rstint_g | internal_wdr | (sir_inst_g & ~lsu_defr_trap_g) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2119:assign ifu_ttype_g[8:0] = //((wsr_illeg_globals_g | spu_tlu_rsrv_illgl_m2) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2191:           spu_ill_inst_uf_g & ~(inst_ifu_flush_w | lsu_tlu_early_flush_w);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2197:assign ifu_ttype_g[8:0] = (((spu_ill_inst_g  | ffu_ill_inst_g | htrap_ill_inst_g) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2397:           (pich_onebelow_flg[0] & inst_vld_m & (inst_vld_g | inst_vld_w2) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2398:           thread0_rsel_m & (thread0_wsel_w2 | thread0_rsel_g)) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2405:           (pich_onebelow_flg[1] & inst_vld_m & (inst_vld_g | inst_vld_w2) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2406:           thread1_rsel_m & (thread1_wsel_w2 | thread1_rsel_g)) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2413:           (pich_onebelow_flg[2] & inst_vld_m & (inst_vld_g | inst_vld_w2) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2414:           thread2_rsel_m & (thread2_wsel_w2 | thread2_rsel_g)) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2421:           (pich_onebelow_flg[3] & inst_vld_m & (inst_vld_g | inst_vld_w2) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2422:           thread3_rsel_m & (thread3_wsel_w2 | thread3_rsel_g)) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2431:           (pich_onebelow_flg[0] & inst_vld_m & (inst_vld_g | inst_vld_w2) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2432:           thread0_rsel_m & (thread0_wsel_w2 | thread0_rsel_g)) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2439:           (pich_onebelow_flg[1] & inst_vld_m & (inst_vld_g | inst_vld_w2) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2440:           thread1_rsel_m & (thread1_wsel_w2 | thread1_rsel_g)) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2447:           (pich_onebelow_flg[2] & inst_vld_m & (inst_vld_g | inst_vld_w2) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2448:           thread2_rsel_m & (thread2_wsel_w2 | thread2_rsel_g)) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2455:           (pich_onebelow_flg[3] & inst_vld_m & (inst_vld_g | inst_vld_w2) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2456:           thread3_rsel_m & (thread3_wsel_w2 | thread3_rsel_g)) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2714:           exu_pib_priv_act_trap_m | exu_tick_npt_priv_act_m |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2796:assign	ifu_ttype_vld_g = ifu_ttype_vld_tmp_g | spu_ill_inst_g | immu_miss_g    | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2797:                          tick_npt_priv_act_g | ffu_ill_inst_g | pib_priv_act_trap_g | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2802:             (ifu_ttype_vld_m  | pib_priv_act_early_trap_m |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2803:              spu_ill_inst_m   | tick_npt_priv_act_m | ffu_tlu_ill_inst_m |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2808:             va_oor_inst_acc_excp_g | va_oor_data_acc_excp_g; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2811:            lsu_ttype_vld_w | early_dside_trap_g; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2847:            lsu_defr_trap_g | exu_higher_pri_g);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2858:assign	priority_trap_sel2 = ~(priority_trap_sel0 | priority_trap_sel1);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2904:	((ifu_ttype_vld_g | exu_ttype_vld_g | lsu_tlu_ttype_vld_m2 | early_dside_trap_g | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2906:      intrpt_taken | swint_taken | lsu_defr_trap_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2907:     // (|tlz_trap_g[`TLU_THRD_NUM-1:0])) & inst_vld_g) | intrpt_taken | swint_taken |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2908:     //  lsu_defr_trap_g | pib_wrap_trap_g; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2923:	 (exu_tlu_va_oor_jl_ret_m | exu_tlu_ttype_vld_m | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2925:      true_qtail_dacc_excpt_m | dmmu_va_oor_m | exu_tlu_va_oor_jl_ret_m |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2926:      pib_wrap_trap_m | ifu_swint_m | ifu_hwint_m | ifu_rstint_m) & inst_vld_m; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2929:	((exu_tlu_va_oor_jl_ret_m | exu_tlu_ttype_vld_m | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2931:      true_qtail_dacc_excpt_m | dmmu_va_oor_m | exu_tlu_va_oor_jl_ret_m) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:2932:      inst_vld_m) | pib_wrap_trap_m | ifu_swint_m | ifu_hwint_m | ifu_rstint_m; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3088:		(((ffu_tlu_trap_other | ffu_tlu_trap_ieee754 | ffu_tlu_trap_ue) & fp_trap_thrd0) ? 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3098:		  ((ffu_tlu_trap_ieee754 | ffu_tlu_trap_other | ffu_tlu_trap_ue) & fp_trap_thrd0) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3105:		  ((ffu_tlu_trap_ieee754 | ffu_tlu_trap_other | ffu_tlu_trap_ue) & fp_trap_thrd0) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3110:	local_rst | pending_thrd0_event_taken;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3127:            pending_trap_sel[0] & ~(sync_trap_taken_g | dnrtry_inst_g | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3128:            tsa_wr_tid_sel_g | ifu_thrd_flush_w[0] | (tlu_gl_rw_g & wsr_inst_g)); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3145:		  ((ffu_tlu_trap_ieee754 | ffu_tlu_trap_other | ffu_tlu_trap_ue) & fp_trap_thrd1) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3152:		  ((ffu_tlu_trap_ieee754 | ffu_tlu_trap_other | ffu_tlu_trap_ue) & fp_trap_thrd1) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3156:	local_rst | pending_thrd1_event_taken;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3163:            pending_trap_sel[1] & ~(sync_trap_taken_g | dnrtry_inst_g | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3164:            tsa_wr_tid_sel_g | ifu_thrd_flush_w[1] | (tlu_gl_rw_g & wsr_inst_g)); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3171:		(((ffu_tlu_trap_other | ffu_tlu_trap_ieee754 | ffu_tlu_trap_ue) & fp_trap_thrd1) ? 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3191:		  ((ffu_tlu_trap_ieee754 | ffu_tlu_trap_other | ffu_tlu_trap_ue) & fp_trap_thrd2) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3198:		  ((ffu_tlu_trap_ieee754 | ffu_tlu_trap_other | ffu_tlu_trap_ue) & fp_trap_thrd2) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3202:	local_rst | pending_thrd2_event_taken;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3209:            pending_trap_sel[2] & ~(sync_trap_taken_g | dnrtry_inst_g | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3210:            tsa_wr_tid_sel_g | ifu_thrd_flush_w[2] | (tlu_gl_rw_g & wsr_inst_g)); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3217:		(((ffu_tlu_trap_other | ffu_tlu_trap_ieee754 | ffu_tlu_trap_ue) & fp_trap_thrd2) ? 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3237:		  ((ffu_tlu_trap_ieee754 | ffu_tlu_trap_other | ffu_tlu_trap_ue) & fp_trap_thrd3) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3244:		  ((ffu_tlu_trap_ieee754 | ffu_tlu_trap_other | ffu_tlu_trap_ue) & fp_trap_thrd3) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3254:            pending_trap_sel[3] & ~(sync_trap_taken_g | dnrtry_inst_g | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3255:            tsa_wr_tid_sel_g | ifu_thrd_flush_w[3] | (tlu_gl_rw_g & wsr_inst_g)); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3261:		(((ffu_tlu_trap_other | ffu_tlu_trap_ieee754 | ffu_tlu_trap_ue) & fp_trap_thrd3) ? 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3287:			{4{~(lsu_ttype_vld_w | tlu_flush_all_w)}};
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3310:    .rst (local_rst | pich_cnt_hld_rst_w2[0]), 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3321:    .rst (local_rst | pich_cnt_hld_rst_w2[1]), 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3332:    .rst (local_rst | pich_cnt_hld_rst_w2[2]), 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3343:    .rst (local_rst | pich_cnt_hld_rst_w2[3]), 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3352:assign	trap_taken_g = 	thrd0_traps | thrd1_traps | thrd2_traps | thrd3_traps;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3394:            rstint_g | (sir_inst_g & ~(lsu_defr_trap_g | pib_wrap_trap_g |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3435:               (rstint_g | rst_tri_en | ((hwint_g | swint_g | hyper_wdr_trap | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3439:           (((ifu_ttype_vld_g |  exu_ttype_vld_g | va_oor_inst_acc_excp_g) |  
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3440:            (local_sync_trap_g & ~(lsu_tlu_priv_action_g | misalign_addr_ldst_atm_g))) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3441:           ~(reset_sel_g | hwint_g | swint_g | hyper_wdr_trap | (|tlz_trap_g[`TLU_THRD_NUM-1:0])) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3445:           ~(|tba_ttype_sel_g[1:0])) | (lsu_defr_trap_g & ~(rstint_g | rst_tri_en)); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3485:            (rstint_g | rst_tri_en) | ((hwint_g | swint_g | sir_inst_g |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3488://             reset_sel_g | ((hwint_g | swint_g |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3493:           (((ifu_ttype_vld_g | exu_ttype_vld_g | va_oor_inst_acc_excp_g) |  
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3494:            (local_sync_trap_g & ~(lsu_tlu_priv_action_g | misalign_addr_ldst_atm_g))) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3495:           ~(rstint_g | sir_inst_g  | hwint_g | swint_g | rst_tri_en | (|tlz_trap_g[`TLU_THRD_NUM-1:0])) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3499:           ~(|final_ttype_sel_g[1:0]) | (lsu_defr_trap_g & ~(rst_tri_en | rstint_g)); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3519:    .sel2 (~(va_oor_data_acc_excp_g | lsu_defr_trap_g)),
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3549:    .sel2 (~(va_oor_data_acc_excp_w2 | lsu_defr_trap_w2)),
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3617:           // ~(rstint_g | rst_tri_en); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3737:             reset_sel_g | hwint_g | (|tlz_trap_g[`TLU_THRD_NUM-1:0]);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3738:             // reset_sel_g | hwint_g | swint_g | (|tlz_trap_g[`TLU_THRD_NUM-1:0]);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3741:            // local_early_flush_pipe_w & ~(reset_sel_g | hwint_g | swint_g | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3744:            ~inst_vld_nf_g | inst_ifu_flush_w | ~(|early_ttype_sel[1:0]);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3753:            reset_sel_g | ((hwint_g | swint_g | (|tlz_trap_g[`TLU_THRD_NUM-1:0])) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3757:           ~((reset_sel_g | hwint_g | swint_g | (|tlz_trap_g[`TLU_THRD_NUM-1:0])) & inst_vld_g);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3773:assign final_offset_en_g[0] = trap_to_redmode & ~(sir_inst_g | internal_wdr);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3813:           tlu_self_boot_rst_w2 | rst_tri_en; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3816:           local_select_tba_w2 & ~(rst_tri_en | tlu_self_boot_rst_w2); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3932:           ~(tlu_trap_to_hyper_w2 | lsu_defr_trap_w2) & tlu_early_priv_element_w2[0];
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3977:          lsu_tlu_wtchpt_trp_g & ~(misalign_addr_jmpl_rtn_g | misalign_addr_ldst_atm_g | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3978:          ifu_ttype_vld_g | exu_hyper_traps_g | lsu_tlu_priv_action_g);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:3979://          lsu_tlu_wtchpt_trp_g & ~(lsu_tlu_priv_violtn_g | misalign_addr_jmpl_rtn_g |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4017:           wsr_inst_g_unflushed & inst_vld_g & (tstate_rw_g | tpc_rw_g | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4018:           tnpc_rw_g  | ttype_rw_g | tlu_htstate_rw_g); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4023:           (((wsr_inst_g & (tstate_rw_g | tpc_rw_g | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4024:            tnpc_rw_g  | ttype_rw_g | tlu_htstate_rw_g)) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4025:           ((retry_inst_g | done_inst_g) & cwp_fastcmplt_g)) &
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4039:           (((wsr_inst_w2 & (tstate_rw_w2 | tpc_rw_w2 | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4040:            tnpc_rw_w2  | ttype_rw_w2 | htstate_rw_w2)) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4041:           ((retry_inst_w2 | done_inst_w2) & cwp_fastcmplt_w2)) &
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4046:assign	thrid_w2[0] = thread1_wsel_w2 | thread3_wsel_w2;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4047:assign	thrid_w2[1] = thread2_wsel_w2 | thread3_wsel_w2;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4070:             trap_taken_w2 | local_rst |               // a thread traps
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4071:			((tpc_rw_w2 | tstate_rw_w2) & wsr_inst_w2); // wrpr-tsa
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4074: 			 trap_taken_w2 | local_rst   | 		        // a thread traps
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4075:			((tnpc_rw_w2   | ttype_rw_w2 | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4081:assign	tsa_tstate_en  	= 	tstate_rw_w2 | trap_taken_w2;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4082:assign	tsa_ttype_en  	= 	ttype_rw_w2  | trap_taken_w2 | local_rst;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4085:assign	tsa_htstate_en  = 	htstate_rw_w2 | trap_taken_w2;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4088:assign	tsa_rd_vld = 	ifu_tlu_done_inst_d | ifu_tlu_retry_inst_d | // done/retry
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4089:			(tpc_rw_d | tnpc_rw_d | tstate_rw_d | ttype_rw_d |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4090:			 // tick_rw_d | tba_rw_d | pstate_rw_d | tl_rw_d    |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4104:assign	tsa_rd_en = ifu_tlu_done_inst_d | ifu_tlu_retry_inst_d | // done/retry
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4295:                           ~(asr_priv | asr_hyperp);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4297:                           ~(asr_priv | asr_hyperp);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4299:                           ~(asr_priv | asr_hyperp);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4899:    .rst (local_rst | ~tlu_tick_en_l), 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:4917:assign	tick_ctl_din = tlu_wsr_data_b63_w | local_rst | por_rstint_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5017:       clr_sftint_g | sftint_rg_rw_g;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5031:assign sftint_penc_update = sftint_user_update_w2 | swint_g; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5065:    .rst (local_rst | sftint_wait_rst[0]), 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5074:    .rst (local_rst | sftint_wait_rst[1]), 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5084:    .rst (local_rst | sftint_wait_rst[2]), 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5094:    .rst (local_rst | sftint_wait_rst[3]), 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5177:           ~((set_sftint_g | clr_sftint_g | sftint_rg_rw_g) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5180:           ~((set_sftint_g | clr_sftint_g | sftint_rg_rw_g) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5183:           ~((set_sftint_g | clr_sftint_g | sftint_rg_rw_g) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5186:           ~((set_sftint_g | clr_sftint_g | sftint_rg_rw_g) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5194:           (set_sftint_g | clr_sftint_g | sftint_rg_rw_g) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5197:           (set_sftint_g | clr_sftint_g | sftint_rg_rw_g) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5200:           (set_sftint_g | clr_sftint_g | sftint_rg_rw_g) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5304:assign wsr_tick_intclr_g =  (tlu_clr_sftint_l_g | ~tlu_wsr_data_w[0]) & (tlu_wr_sftint_l_g | tlu_wsr_data_w[0]);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5308:assign wsr_stick_intclr_g =  (tlu_clr_sftint_l_g | ~tlu_wsr_data_b16_w) & (tlu_wr_sftint_l_g | tlu_wsr_data_b16_w);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5579:            (pending_trap_sel[0] & ~(dnrtry_inst_g | tsa_wr_tid_sel_g |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5580:             ifu_thrd_flush_w[0] | cwp_cmplt0_pending | sync_trap_taken_g |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5624:			(local_rst | por_rstint0_w2) ? `MAXTL :
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5630:			trp_lvl0_incr_w2| local_rst | por_rstint0_w2 | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5655:            (pending_trap_sel[1] & ~(dnrtry_inst_g | tsa_wr_tid_sel_g |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5656:             ifu_thrd_flush_w[1] | cwp_cmplt1_pending | sync_trap_taken_g |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5700:			(local_rst | por_rstint1_w2) ? `MAXTL :
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5706:			trp_lvl1_incr_w2| local_rst | por_rstint1_w2 | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5732:            (pending_trap_sel[2] & ~(dnrtry_inst_g | tsa_wr_tid_sel_g |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5733:             ifu_thrd_flush_w[2] | cwp_cmplt2_pending | sync_trap_taken_g | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5777:			(local_rst | por_rstint2_w2) ? `MAXTL :
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5783:			trp_lvl2_incr_w2| local_rst | por_rstint2_w2 | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5808:            (pending_trap_sel[3] & ~(dnrtry_inst_g | tsa_wr_tid_sel_g |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5809:             ifu_thrd_flush_w[3] | cwp_cmplt3_pending | sync_trap_taken_g |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5853:			(local_rst | por_rstint3_w2) ? `MAXTL :
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5860:			trp_lvl3_incr_w2| local_rst | por_rstint3_w2 | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5901:    .rst (local_rst | tlz_trap_g[0] | thread_inst_vld_g[0]),
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5912:    .rst (local_rst | tlz_trap_g[1] | thread_inst_vld_g[1]), 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5923:    .rst (local_rst | tlz_trap_g[2] | thread_inst_vld_g[2]),
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:5934:    .rst (local_rst | tlz_trap_g[3] | thread_inst_vld_g[3]),
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6003: 	(thrd0_traps_flush | thrd1_traps_flush | thrd2_traps_flush | thrd3_traps_flush) & 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6011:            local_early_flush_pipe_w | lsu_ttype_vld_w;  
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6018:           inst_ifu_flush_w | local_early_flush_pipe_w | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6052:            lsu_ttype_vld_w2 | tlu_flush_all_w2;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6116:// assign	iside_trap = exu_tlu_ttype_vld_m | immu_va_oor_brnchetc_m | exu_tlu_va_oor_jl_ret_m;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6120:            ifu_tlu_immu_miss_m | exu_tlu_ttype_vld_m | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6121:            immu_va_oor_brnchetc_m | exu_tlu_va_oor_jl_ret_m ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6210:           ~(exu_tlu_ttype_vld_m | ifu_tlu_ttype_vld_m) & ~pstate_am;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6224:        .din (isfsr_trp_wr_m | ifu_tlu_immu_miss_m),
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6402:		pending_dntry0_taken | pending_dntry1_taken |
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6403:		pending_dntry2_taken | pending_dntry3_taken;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tcl.v:6592:    .sel2 (~(va_oor_data_acc_excp_g | lsu_defr_trap_g)),
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:337:           (tlu_rsr_inst_e | tlu_wsr_inst_e);
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:1008:assign update_evq_sel[0] = (local_rst | pic_update_ctl[0] | incr_evq[0]); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:1009:assign update_evq_sel[1] = (local_rst | pic_update_ctl[1] | incr_evq[1]); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:1010:assign update_evq_sel[2] = (local_rst | pic_update_ctl[2] | incr_evq[2]); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:1011:assign update_evq_sel[3] = (local_rst | pic_update_ctl[3] | incr_evq[3]); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:1024:       .sel0 (local_rst | pic_update_ctl[0]),
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:1025:       .sel1 (~(local_rst | pic_update_ctl[0])),
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:1049:       .sel0 (local_rst | pic_update_ctl[1]),
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:1050:       .sel1 (~(local_rst | pic_update_ctl[1])),
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:1074:       .sel0 (local_rst | pic_update_ctl[2]),
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:1075:       .sel1 (~(local_rst | pic_update_ctl[2])),
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:1099:       .sel0 (local_rst | pic_update_ctl[3]),
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:1100:       .sel1 (~(local_rst | pic_update_ctl[3])),
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:1188:assign wsr_pic_sel[0] = wsr_thread_inst_g[0] & (pic_npriv_rw_g | pic_priv_rw_g);
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:1189:assign wsr_pic_sel[1] = wsr_thread_inst_g[1] & (pic_npriv_rw_g | pic_priv_rw_g);
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:1190:assign wsr_pic_sel[2] = wsr_thread_inst_g[2] & (pic_npriv_rw_g | pic_priv_rw_g);
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:1191:assign wsr_pic_sel[3] = wsr_thread_inst_g[3] & (pic_npriv_rw_g | pic_priv_rw_g);
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:1193:assign update_picl_sel[0] = (local_rst | pic_update_ctl[0] | wsr_pic_sel[0]); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:1194:assign update_picl_sel[1] = (local_rst | pic_update_ctl[1] | wsr_pic_sel[1]); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:1195:assign update_picl_sel[2] = (local_rst | pic_update_ctl[2] | wsr_pic_sel[2]); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:1196:assign update_picl_sel[3] = (local_rst | pic_update_ctl[3] | wsr_pic_sel[3]); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:1324:                      (~tlu_full_flush_pipe_w2 | tcc_inst_w2); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:1326:                      (~tlu_full_flush_pipe_w2 | tcc_inst_w2);
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:1328:                      (~tlu_full_flush_pipe_w2 | tcc_inst_w2);
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:1330:                      (~tlu_full_flush_pipe_w2 | tcc_inst_w2);
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:1521:assign update_pich_sel[0] = (local_rst | incr_pich[0] | wsr_pic_sel[0]); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:1522:assign update_pich_sel[1] = (local_rst | incr_pich[1] | wsr_pic_sel[1]); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:1523:assign update_pich_sel[2] = (local_rst | incr_pich[2] | wsr_pic_sel[2]); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:1524:assign update_pich_sel[3] = (local_rst | incr_pich[3] | wsr_pic_sel[3]); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:1714:// assign rsr_data_sel_e[1] = ~pcr_rw_e & (pic_npriv_rw_e | pic_priv_rw_e);
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:1768:    .rst (local_rst | wsr_pic_sel[0]),
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:1779:    .rst (local_rst | wsr_pic_sel[0]),
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:1814:    .rst (local_rst | wsr_pic_sel[1]),
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:1825:    .rst (local_rst | wsr_pic_sel[1]),
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:1860:    .rst (local_rst | wsr_pic_sel[2]),
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:1871:    .rst (local_rst | wsr_pic_sel[2]),
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:1906:    .rst (local_rst | wsr_pic_sel[3]),
piton/design/chip/tile/sparc/tlu/rtl/tlu_pib.v:1917:    .rst (local_rst | wsr_pic_sel[3]),
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:524:ifu_mmu_trap_m | ffu_tlu_ill_inst_m | exu_lsu_priority_trap_m |  spu_tlu_rsrv_illgl_m ; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:571://assign	ld_inst_g = ld_inst_unflushed & inst_vld_g & ~(dmmu_sync_illgl_va_g | immu_sync_illgl_va_g) & ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:574:			~(dmmu_sync_illgl_va_g | immu_sync_illgl_va_g) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:575://assign	st_inst_g = st_inst_unflushed & inst_vld_g & ~(dmmu_sync_illgl_va_g | immu_sync_illgl_va_g);
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:612:((((dmmu_decode_asi58_m | immu_decode_asi50_m) & va_54_eq_0) & ~sehold_d1) | rst_tri_en) |  
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:615:((dmmu_zctxt_ps0_tsb_e | dmmu_nzctxt_ps0_tsb_e | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:616:immu_zctxt_ps0_tsb_e | immu_nzctxt_ps0_tsb_e) & ~sehold_d1 & ~rst_tri_en) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:619:((dmmu_zctxt_ps1_tsb_e | dmmu_nzctxt_ps1_tsb_e |
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:620:immu_zctxt_ps1_tsb_e | immu_nzctxt_ps1_tsb_e) & ~sehold_d1 & ~rst_tri_en) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:650:assign	tlu_ldxa_l1mx1_sel[3] =  ~|tlu_ldxa_l1mx1_sel[2:1];
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:654:(dmmu_decode_asi58_m | immu_decode_asi50_m) & va_54_eq_3 & ~rst_tri_en ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:668:assign	tlu_ldxa_l1mx2_sel[3] = ~|tlu_ldxa_l1mx2_sel[2:0];
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:670:assign	ldxa_l1mx2_sel3 = (dmmu_zctxt_cfg_m | dmmu_nzctxt_cfg_m |
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:671:			  immu_zctxt_cfg_m | immu_nzctxt_cfg_m) & ~rst_tri_en ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:676:assign	tlu_ldxa_l2mx1_sel[2] = ~|tlu_ldxa_l2mx1_sel[1:0];
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:684:assign	flush_mmuasi_wr = ifu_tlu_flush_w | lsu_mmu_defr_trp_taken_g ; // Bug 5196
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:698:assign	dmra_lng_lat_rd = ((dmmu_data_in_en | dmmu_data_access_en | dmmu_csm_in_en | dmmu_csm_access_en) 
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:700:assign	imra_lng_lat_rd = ((immu_data_in_en | immu_data_access_en | immu_csm_in_en | immu_csm_access_en) 
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:703:assign	dmra_lng_lat_rd = ((dmmu_data_in_en | dmmu_data_access_en) & tlb_st_inst_g & ~ifu_lsu_memref_d) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:704:assign	imra_lng_lat_rd = ((immu_data_in_en | immu_data_access_en) & tlb_st_inst_g & ~ifu_lsu_memref_d) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:706://assign	dmra_lng_lat_rd = ((dmmu_data_in_en | dmmu_data_access_en) & tlb_st_inst_g) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:707://assign	imra_lng_lat_rd = ((immu_data_in_en | immu_data_access_en) & tlb_st_inst_g) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:710:assign        dmra_ldst = dmmu_tag_access_en | dmmu_tsb_en | dmmu_ctxt_cfg_en ; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:711:assign        imra_ldst = immu_tag_access_en | immu_tsb_en | immu_ctxt_cfg_en ; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:716:	(lsu_tlu_dmmu_miss_g | lsu_tlu_daccess_excptn_g | lsu_tlu_daccess_prot_g) 
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:718:	//(lsu_tlu_dmmu_miss_g | lsu_tlu_daccess_excptn_g | lsu_tlu_daccess_prot_g) & inst_vld_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:724:	//((immu_tag_access_en | immu_tsb_en | immu_ctxt_cfg_en) & st_inst_g) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:728:assign	iside_mra_access_rd = ((~dmra_rw_d) & ~(imra_lng_lat_rd | dmra_lng_lat_rd))  | imra_lng_lat_rd ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:731:assign	mra_raccess_tid[1:0] = (dmra_lng_lat_rd | imra_lng_lat_rd) ? tlb_access_tid_g[1:0] : thrid_d[1:0] ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:736:	dmmu_nzctxt_ps0_tsb_en_m | immu_nzctxt_ps0_tsb_en_m |
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:737:	dmmu_nzctxt_ps1_tsb_en_m | immu_nzctxt_ps1_tsb_en_m) & st_inst_m) ; // tsb/cfg asi wr
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:753:	((lsu_tlu_daccess_excptn_g | lsu_tlu_daccess_prot_g | lsu_tlu_dmmu_miss_g |
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:763:	((dmra_lng_lat_rd | imra_lng_lat_rd) & ~tacc_anctxt) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:769:assign	mra_wr_vld = dmra_wr_g | imra_wr_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:770:assign	mra_rd_vld = idmra_rd_d | dmra_lng_lat_rd | imra_lng_lat_rd ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:772:assign	dmmu_ctxt_cfg_en = dmmu_zctxt_cfg_en | dmmu_nzctxt_cfg_en ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:773:assign	immu_ctxt_cfg_en = immu_zctxt_cfg_en | immu_nzctxt_cfg_en ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:774://assign	dmmu_ctxt_cfg_rd_en = (dmmu_zctxt_cfg_en | dmmu_nzctxt_cfg_en) & ld_inst_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:775://assign	immu_ctxt_cfg_rd_en = (immu_zctxt_cfg_en | immu_nzctxt_cfg_en) & ld_inst_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:785:	(dmmu_tag_access_en & st_wr_g) | lsu_tlu_dmmu_miss_g | lsu_tlu_daccess_excptn_g | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:787:assign	mra_field1_en 	= (dmmu_zctxt_ps0_tsb_en  | immu_zctxt_ps0_tsb_en |
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:788:			  dmmu_nzctxt_ps0_tsb_en | immu_nzctxt_ps0_tsb_en) & st_wr_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:789:			  // dmmu_nzctxt_ps0_tsb_en | immu_nzctxt_ps0_tsb_en) & st_inst_unflushed ; Bug 3378
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:790:assign	mra_field2_en 	= (dmmu_zctxt_ps1_tsb_en  | immu_zctxt_ps1_tsb_en |
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:791:			  dmmu_nzctxt_ps1_tsb_en | immu_nzctxt_ps1_tsb_en) & st_wr_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:792:assign	mra_field3_en	= mra_itag_acc_en | mra_dtag_acc_en ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:793:assign	mra_field4_en 	= (dmmu_ctxt_cfg_en | immu_ctxt_cfg_en) & st_wr_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:806://assign        tag_access_wdata_sel[1] = (immu_miss_g | isfsr_trap) & ~rst_tri_en ; // Timing
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:808:assign        tag_access_wdata_sel[2] = (dmra_ldst | imra_ldst) & st_wr_g & ~rst_tri_en ; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:969:	dmmu_invalidate_all_en | immu_invalidate_all_en | // Bug 4901
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:972:    dmmu_csm_in_en | dmmu_csm_access_en | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:974:	dmmu_tag_read_en | dmmu_demap_en) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:982:	immu_sync_supported_asi & ~(immu_tag_target_en | immu_sync_fsr_en | immu_tsb_en | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:983:	immu_tag_access_en | immu_8k_ptr_en | immu_64k_ptr_en | immu_ctxt_cfg_en) ;*/
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1013:    immu_csm_in_en | immu_csm_access_en | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1015:	immu_data_access_en | immu_tag_read_en | immu_demap_en | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1016:	immu_invalidate_all_en | dmmu_invalidate_all_en) ; // Bug 4901
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1246:	(dmmu_decode_asi58_e | dmmu_zctxt_ps0_tsb_e | dmmu_zctxt_ps1_tsb_e |
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1247:	dmmu_nzctxt_ps0_tsb_e | dmmu_nzctxt_ps1_tsb_e | dmmu_zctxt_cfg_e |
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1248:	dmmu_nzctxt_cfg_e | dmmu_8k_ptr_e | dmmu_64k_ptr_e | dmmu_direct_ptr_e);
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1259:	dmmu_tag_access_en_m | dmmu_sync_fsr_en_m | dmmu_sync_far_en_m | dmmu_tsb_en_m |
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1260:	dmmu_ctxt_cfg_en_m | dmmu_8k_ptr_en_m | dmmu_64k_ptr_en_m | dmmu_direct_ptr_en_m);
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1263:	dmmu_zctxt_ps0_tsb_en_m  | dmmu_zctxt_ps1_tsb_en_m |
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1264:	dmmu_nzctxt_ps0_tsb_en_m | dmmu_nzctxt_ps1_tsb_en_m ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1265:assign	dmmu_ctxt_cfg_en_m = dmmu_zctxt_cfg_en_m | dmmu_nzctxt_cfg_en_m ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1281:	immu_zctxt_ps0_tsb_en_m  | immu_zctxt_ps1_tsb_en_m |
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1282:	immu_nzctxt_ps0_tsb_en_m | immu_nzctxt_ps1_tsb_en_m ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1283:assign	immu_ctxt_cfg_en_m = immu_zctxt_cfg_en_m | immu_nzctxt_cfg_en_m ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1291:	(immu_decode_asi50_e | immu_zctxt_ps0_tsb_e | immu_zctxt_ps1_tsb_e |
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1292:	immu_nzctxt_ps0_tsb_e | immu_nzctxt_ps1_tsb_e | immu_zctxt_cfg_e |
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1293:	immu_nzctxt_cfg_e | immu_8k_ptr_e | immu_64k_ptr_e);
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1304:	immu_tag_access_en_m | immu_sync_fsr_en_m | immu_tsb_en_m | immu_ctxt_cfg_en_m |
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1305:	immu_8k_ptr_en_m | immu_64k_ptr_en_m);
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1351:			dmmu_zctxt_ps0_tsb_en  | dmmu_zctxt_ps1_tsb_en |
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1352:			dmmu_nzctxt_ps0_tsb_en | dmmu_nzctxt_ps1_tsb_en ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1354:assign	tlb_ldst_inst_m = lsu_tlu_tlb_ld_inst_m | lsu_tlu_tlb_st_inst_m ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1388:assign	tlu_lng_ltncy_en_l = ~lng_ltncy_en_d1 | sehold ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1397:assign	lng_ltncy_en = (lsu_tlu_tlb_st_inst_m | lsu_tlu_tlb_ld_inst_m) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1404:		~(dmmu_data_in_en | dmmu_data_access_en | immu_data_in_en | immu_data_access_en |
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1405:          dmmu_csm_in_en  | dmmu_csm_access_en | immu_csm_in_en | immu_csm_access_en)) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1406:	dmra_lng_lat_rd | imra_lng_lat_rd | // lng-ltncy rds - delay until bubble available.
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1407:	((tlb_ld_inst_unflushed | tlb_st_inst_unflushed) &  // rst w/o use if illgl-va
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1408:			(dmmu_async_illgl_va_g | immu_async_illgl_va_g)) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1415:		~(dmmu_data_in_en | dmmu_data_access_en | immu_data_in_en | immu_data_access_en)) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1416:	dmra_lng_lat_rd | imra_lng_lat_rd | // lng-ltncy rds - delay until bubble available.
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1417:	((tlb_ld_inst_unflushed | tlb_st_inst_unflushed) &  // rst w/o use if illgl-va
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1418:			(dmmu_async_illgl_va_g | immu_async_illgl_va_g)) |
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1457:assign	tlb_st_inst_g = tlb_st_inst_unflushed & ~(dmmu_async_illgl_va_g | immu_async_illgl_va_g) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1458:assign	tlb_ld_inst_g = tlb_ld_inst_unflushed & ~(dmmu_async_illgl_va_g | immu_async_illgl_va_g) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1500:assign	dtlb_rw_index_vld_g = dmmu_data_access_rd_en | dmmu_data_access_wr_en | dmmu_tag_read_rd_en |
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1501:                              dmmu_csm_access_rd_en | dmmu_csm_access_wr_en;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1503:assign	dtlb_wr_vld_g = (dmmu_data_in_wr_en | dmmu_data_access_wr_en | dmmu_csm_in_wr_en | dmmu_csm_access_wr_en) 
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1506:assign	dtlb_rw_index_vld_g = dmmu_data_access_rd_en | dmmu_data_access_wr_en | dmmu_tag_read_rd_en ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1508:assign	dtlb_wr_vld_g = (dmmu_data_in_wr_en | dmmu_data_access_wr_en) & ~ifu_lsu_memref_d ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1514:assign dtlb_wr_csm_sel_g = dmmu_csm_in_wr_en | dmmu_csm_access_wr_en;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1545:		tlu_itlb_tag_rd_g | tlu_itlb_data_rd_g |	// i-side read
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1546:		tlu_dtlb_tag_rd_g | tlu_dtlb_data_rd_g ;	// d-side read
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1572:assign	tlu_dtlb_rw_index_vld_g  = dtlb_rw_index_vld_g | dtlb_rw_index_vld_pend ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1575:assign	tlu_dtlb_rw_index_g[5:0] = (tlb_ldst_va_g[8:3] & {6{~(tlb_admp_mode | tlb_write_mode | tlb_rd_mode_d1)}})  | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1578:assign	tlu_dtlb_wr_csm_sel_g = (dtlb_wr_csm_sel_g & {~(tlb_admp_mode | tlb_write_mode | tlb_rd_mode_d1)})  | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1597:assign	ddemap_vld  	= ((ddemap_by_page | ddemap_by_ctxt) & ~demap_resrv) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1625:	(lsu_tlu_dtlb_done | dmmu_async_illgl_va_g | immu_async_illgl_va_g)  ?  
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1642://assign	pre_dtlb_dmp_by_ctxt = (ddemap_by_ctxt | dtlb_dmp_by_ctxt_pend) & ~tlu_admp_key_sel  ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1643:assign	pre_dtlb_dmp_all = (ddemap_all | dtlb_dmp_all_pend) & ~tlu_admp_key_sel ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1669:			immu_zctxt_ps0_tsb_en  | immu_zctxt_ps1_tsb_en |
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1670:			immu_nzctxt_ps0_tsb_en | immu_nzctxt_ps1_tsb_en ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1752:assign	itlb_rw_index_vld_g = immu_csm_access_rd_en | immu_csm_access_wr_en | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1753:                              immu_data_access_rd_en | immu_data_access_wr_en | immu_tag_read_rd_en ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1755:assign	itlb_wr_vld_g = (immu_csm_in_wr_en | immu_csm_access_wr_en |
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1756:                         immu_data_in_wr_en | immu_data_access_wr_en) & ~ifu_lsu_memref_d ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1758:assign	itlb_rw_index_vld_g = immu_data_access_rd_en | immu_data_access_wr_en | immu_tag_read_rd_en ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1760:assign	itlb_wr_vld_g = (immu_data_in_wr_en | immu_data_access_wr_en) & ~ifu_lsu_memref_d ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1766:assign itlb_wr_csm_sel_g = immu_csm_in_wr_en | immu_csm_access_wr_en;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1792:assign	tlu_itlb_wr_csm_sel_g = (itlb_wr_csm_sel_g & {~(tlb_admp_mode | tlb_write_mode | tlb_rd_mode_d1)})  | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1802:assign	idemap_vld  	= ((idemap_by_page | idemap_by_ctxt) & ~(demap_resrv | demap_sctxt)) | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1820:wire	tlu_itlb_dmp_all_g = (idemap_all | itlb_dmp_all_pend) & ~tlu_admp_key_sel ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1841:	(ddemap_by_ctxt | idemap_by_ctxt) ? 5'b00000 : 			// demap-ctxt - include only ctxt 
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1842:			(ddemap_all | idemap_all) ? 5'b00001 : 		// demap-all - do not include va or ctxt
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1849:assign	tlu_tte_real_g = tlb_ldst_va_g[9] & ~(ddemap_by_ctxt | idemap_by_ctxt) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1859:	(immu_sync_rd_only_asi_g | dmmu_sync_rd_only_asi_g) & st_inst_unflushed & inst_vld_g  ;*/
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1871:assign	tlb_access_en = itlb_wr_vld_g | immu_data_access_rd_en | immu_tag_read_rd_en | immu_csm_access_rd_en |
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1872:			dtlb_wr_vld_g | dmmu_data_access_rd_en | dmmu_tag_read_rd_en | dmmu_csm_access_rd_en |
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1873:			idemap_vld    | ddemap_vld | immu_inv_all_g | dmmu_inv_all_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1875:assign	tlb_access_en = itlb_wr_vld_g | immu_data_access_rd_en | immu_tag_read_rd_en |
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1876:			dtlb_wr_vld_g | dmmu_data_access_rd_en | dmmu_tag_read_rd_en |
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1877:			idemap_vld    | ddemap_vld | immu_inv_all_g | dmmu_inv_all_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1880:assign	tlb_access_rst = ~rst_l | ((lsu_tlu_dtlb_done | ifu_tlu_itlb_done) & ~(tlb_admp_mode | tlb_admp_mode_d1)) ; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1891:assign	tlu_tlb_access_en_l_d1 = tlb_access_en_l_d1 | sehold ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1894:assign	itlb_tag_rd_en = immu_tag_read_rd_en | immu_data_access_rd_en | immu_csm_access_rd_en;	
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1895:assign	dtlb_tag_rd_en = dmmu_tag_read_rd_en | dmmu_data_access_rd_en | dmmu_csm_access_rd_en;	
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1897:assign	itlb_tag_rd_en = immu_tag_read_rd_en | immu_data_access_rd_en ;	
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1898:assign	dtlb_tag_rd_en = dmmu_tag_read_rd_en | dmmu_data_access_rd_en ;	
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1929:assign  tlu_dtlb_rd_done  = lsu_tlu_dtlb_done & (dtlb_data_rd_pend | dtlb_csm_rd_pend | dtlb_tag_rd_pend) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1931:assign  tlu_dtlb_rd_done  = lsu_tlu_dtlb_done & (dtlb_data_rd_pend | dtlb_tag_rd_pend) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1933://assign  itlb_rd_done  = ifu_tlu_itlb_done & (itlb_data_rd_pend | itlb_tag_rd_pend) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1956:assign	tlu_itlb_tag_rd_g = (immu_tag_read_rd_en | immu_data_access_rd_en) | (itlb_tag_rd_pend & ~itlb_done_d1) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1968:assign	tlu_dtlb_tag_rd_g = (dmmu_tag_read_rd_en | dmmu_data_access_rd_en) | (dtlb_tag_rd_pend & ~dtlb_done_d1) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1998:	(((itlb_wr_pend | dtlb_wr_pend) & ~(tlb_admp_mode | tlb_admp_mode_d1)) 	| 
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:1999:	idemap_pend | ddemap_pend | immu_inv_all_pend | dmmu_inv_all_pend) & (lsu_tlu_dtlb_done | ifu_tlu_itlb_done) 	|
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2005:	(tlb_st_inst_unflushed & (dmmu_async_illgl_va_g | immu_async_illgl_va_g)) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2019:assign	tlb_wr_vld_g = itlb_wr_vld_unmsked | dtlb_wr_vld_unmsked ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2023:	(((itlb_wr_pend | dtlb_wr_pend) & (lsu_tlu_dtlb_done | ifu_tlu_itlb_done)) & tlb_admp_mode) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2025:	(((itlb_wr_pend | dtlb_wr_pend) & (lsu_tlu_dtlb_done | ifu_tlu_itlb_done)) 
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2028:assign	tlu_admp_key_sel = (dtlb_wr_vld_g | itlb_wr_vld_g) | tlb_admp_mode ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2062:        (tlb_ld_inst_unflushed & (dmmu_async_illgl_va_g | immu_async_illgl_va_g)) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2095:assign  tlu_ldxa_data_vld = tlu_ildxa_data_vld | tlu_dldxa_data_vld ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2098:	assign	lsu_exu_ldxa_m = tlu_ldxa_data_vld & ~(dmmu_sync_illgl_va_m | immu_sync_illgl_va_m);
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2119:// Ptr = TSB_Base<63:14+N> | 0 | VA<21+N+3xP:13+3xP> | 0000 if TSB split
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2126://	|   D-stage  |	E-stage	| M-stage | W-stage    |	
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2127://	| Read setup | Read +	| Logic + | Latched in |
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2128://	| to mra     | Logic	| xmit	  | LSU. Select|	
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2147:			((dmmu_8k_ptr_e | immu_8k_ptr_e | 
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2293:inst_vld_g & ~(priority_squash_g | flush_mmuasi_wr) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2483:// assign       iside_trap = exu_tlu_ttype_vld_m | immu_va_oor_brnchetc_m | exu_tlu_va_oor_jl_ret_m;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2506:            immu_va_oor_brnchetc_m | exu_tlu_va_oor_jl_ret_m |
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2535:assign	va_21_16_vld 	= page_8k | page_64k  ; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2536:assign	va_27_22_vld 	= page_8k | page_64k | page_4m ; 
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2556:assign tlu_tlb_tag_invrt_parity = i_tag_invrt_par | d_tag_invrt_par ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2557:assign i_tag_invrt_par = (ifu_lsu_error_inj[2] & (immu_data_in_en | immu_data_access_en)) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2558:assign d_tag_invrt_par = (ifu_lsu_error_inj[0] & (dmmu_data_in_en | dmmu_data_access_en)) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2559:assign tlu_tlb_data_invrt_parity = i_data_invrt_par | d_data_invrt_par ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2560:assign i_data_invrt_par = (ifu_lsu_error_inj[3] & (immu_data_in_en | immu_data_access_en)) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2561:assign d_data_invrt_par = (ifu_lsu_error_inj[1] & (dmmu_data_in_en | dmmu_data_access_en)) ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v:2564:assign tlb_wr_vld = dtlb_wr_vld_g | itlb_wr_vld_g ;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tdp.v:2175:           ~tlu_tickcmp_en_l[0] | local_rst | tlu_por_rstint_g[0];  
piton/design/chip/tile/sparc/tlu/rtl/tlu_tdp.v:2214:           ~tlu_tickcmp_en_l[1] | local_rst | tlu_por_rstint_g[1];  
piton/design/chip/tile/sparc/tlu/rtl/tlu_tdp.v:2253:           ~tlu_tickcmp_en_l[2] | local_rst | tlu_por_rstint_g[2];  
piton/design/chip/tile/sparc/tlu/rtl/tlu_tdp.v:2292:           ~tlu_tickcmp_en_l[3] | local_rst | tlu_por_rstint_g[3];  
piton/design/chip/tile/sparc/tlu/rtl/tlu_tdp.v:2494:           ~tlu_stickcmp_en_l[0] | local_rst | tlu_por_rstint_g[0];  
piton/design/chip/tile/sparc/tlu/rtl/tlu_tdp.v:2531:           ~tlu_stickcmp_en_l[1] | local_rst | tlu_por_rstint_g[1];  
piton/design/chip/tile/sparc/tlu/rtl/tlu_tdp.v:2568:           ~tlu_stickcmp_en_l[2] | local_rst | tlu_por_rstint_g[2];  
piton/design/chip/tile/sparc/tlu/rtl/tlu_tdp.v:2605:           ~tlu_stickcmp_en_l[3] | local_rst | tlu_por_rstint_g[3];  
piton/design/chip/tile/sparc/tlu/rtl/tlu_tdp.v:3862:assign pstate_priv_set = tlu_select_tba_w2 | local_rst | tlu_select_redmode;
piton/design/chip/tile/sparc/tlu/rtl/tlu_tdp.v:3864:assign pstate_priv_thrd_set[0] = pstate_priv_set | ~true_hpstate0[`HPSTATE_ENB];
piton/design/chip/tile/sparc/tlu/rtl/tlu_tdp.v:3865:assign pstate_priv_thrd_set[1] = pstate_priv_set | ~true_hpstate1[`HPSTATE_ENB];
piton/design/chip/tile/sparc/tlu/rtl/tlu_tdp.v:3866:assign pstate_priv_thrd_set[2] = pstate_priv_set | ~true_hpstate2[`HPSTATE_ENB];
piton/design/chip/tile/sparc/tlu/rtl/tlu_tdp.v:3867:assign pstate_priv_thrd_set[3] = pstate_priv_set | ~true_hpstate3[`HPSTATE_ENB];
piton/design/chip/tile/sparc/tlu/rtl/tlu_tdp.v:3901:assign hpstate_enb_set[0] = true_hpstate0[`HPSTATE_ENB] & ~(local_rst | tlu_select_redmode); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tdp.v:3902:assign hpstate_enb_set[1] = true_hpstate1[`HPSTATE_ENB] & ~(local_rst | tlu_select_redmode); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tdp.v:3903:assign hpstate_enb_set[2] = true_hpstate2[`HPSTATE_ENB] & ~(local_rst | tlu_select_redmode);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tdp.v:3904:assign hpstate_enb_set[3] = true_hpstate3[`HPSTATE_ENB] & ~(local_rst | tlu_select_redmode);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tdp.v:3909:           true_hpstate0[`HPSTATE_IBE] & ~(local_rst | tlu_select_redmode | tlu_ibrkpt_trap_w2);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tdp.v:3911:           true_hpstate1[`HPSTATE_IBE] & ~(local_rst | tlu_select_redmode | tlu_ibrkpt_trap_w2);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tdp.v:3913:           true_hpstate2[`HPSTATE_IBE] & ~(local_rst | tlu_select_redmode | tlu_ibrkpt_trap_w2);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tdp.v:3915:           true_hpstate3[`HPSTATE_IBE] & ~(local_rst | tlu_select_redmode | tlu_ibrkpt_trap_w2);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tdp.v:3919:assign hpstate_tlz_set[0] = true_hpstate0[`HPSTATE_TLZ] & ~(local_rst | tlu_select_redmode);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tdp.v:3920:assign hpstate_tlz_set[1] = true_hpstate1[`HPSTATE_TLZ] & ~(local_rst | tlu_select_redmode);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tdp.v:3921:assign hpstate_tlz_set[2] = true_hpstate2[`HPSTATE_TLZ] & ~(local_rst | tlu_select_redmode);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tdp.v:3922:assign hpstate_tlz_set[3] = true_hpstate3[`HPSTATE_TLZ] & ~(local_rst | tlu_select_redmode);
piton/design/chip/tile/sparc/tlu/rtl/tlu_tdp.v:3930:          (tlu_select_tba_w2 | ~true_hpstate0[`HPSTATE_ENB]); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tdp.v:3962:          (tlu_select_tba_w2 | ~true_hpstate1[`HPSTATE_ENB]); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tdp.v:3994:          (tlu_select_tba_w2 | ~true_hpstate2[`HPSTATE_ENB]); 
piton/design/chip/tile/sparc/tlu/rtl/tlu_tdp.v:4026:          (tlu_select_tba_w2 | ~true_hpstate3[`HPSTATE_ENB]); 
piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intctl.v:300:   assign  rstthr_i1 = {4{rst_int_i1 | nuke_int_i1 | resum_int_i1}} 
piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intctl.v:328:   assign  int_activate_i2 = ~int_pending_i2_l | tlu_int_sftint_pend;
piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intctl.v:419:              asi_invr & ~(rst_tri_en | sehold); 
piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intctl.v:421:              inc_ind_asi_inrr & ~(rst_tri_en | asi_invr | sehold);
piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intctl.v:425:              tlu_asi_queue_rd_vld_g & ~(rst_tri_en | asi_invr | sehold |
piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intctl.v:429:          ((asi_invr | inc_ind_asi_inrr) & asi_read) | tlu_ld_data_vld_g; 
piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intctl.v:453:          ((asi_invr | inc_ind_asi_inrr) & asi_read &
piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intctl.v:530:	   .rst  (local_rst | lsu_tlu_pcxpkt_ack), 
piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intdp.v:416:   assign  new_t0_inrr_i1 = inrr_dec_i1 | t0_inrr_arw_i1;
piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intdp.v:417:   assign  new_t1_inrr_i1 = inrr_dec_i1 | t1_inrr_arw_i1;
piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intdp.v:418:   assign  new_t2_inrr_i1 = inrr_dec_i1 | t2_inrr_arw_i1;
piton/design/chip/tile/sparc/tlu/rtl/sparc_tlu_intdp.v:419:   assign  new_t3_inrr_i1 = inrr_dec_i1 | t3_inrr_arw_i1;
piton/design/chip/tile/sparc/mul/rtl/sparc_mul_dp.v:133:  assign areg[31:0] =  mux2_reg[31:0]  & {32{(acc_actc3 | acc_actc2)}};
piton/design/chip/tile/sparc/mul/rtl/sparc_mul_dp.v:177:                        .en (acc_reg_enb | acc_reg_rst), .clk(clk), //manually fixed
piton/design/chip/tile/sparc/mul/rtl/sparc_mul_dp.v:196:  clken_buf     ckbuf_1(.clk(clk_enb1), .rclk(clk), .enb_l(~(acc_reg_enb | acc_reg_rst)), .tmb_l(~se));
piton/design/chip/tile/sparc/mul/rtl/sparc_mul_cntl.v:95:assign	c0_act = epick | spick ;				// Cycle0 of multiplier operation
piton/design/chip/tile/sparc/mul/rtl/sparc_mul_cntl.v:96://assign	c1_act = mul_ecl_ack_d | mul_spu_ack_d ;		// Cycle1 of multiplier operation
piton/design/chip/tile/sparc/mul/rtl/sparc_mul_cntl.v:97:assign  nobyps = c1_act | acc_actc2 | acc_actc3 | acc_actc4 ; 	// Cycles prevent the SPU bypass 
piton/design/chip/tile/sparc/mul/rtl/sparc_mul_cntl.v:104:assign	epick = exu_req_vld & ( favor_e | ~spu_req_vld) ; 
piton/design/chip/tile/sparc/mul/rtl/sparc_mul_cntl.v:105:assign  spick = spu_req_vld & (~favor_e | ~exu_req_vld) ;
piton/design/chip/tile/sparc/mul/rtl/sparc_mul_cntl.v:133:assign  noshft = acc_actc1 | acc_actc2 | c3_act | acc_actc4 ;
piton/design/chip/tile/sparc/mul/rtl/sparc_mul_cntl.v:157:assign 	acc_imm = (acc_actc2 & acc_actc4) | ((acc_actc2 | acc_actc3) & acc_actc5)  ; 
piton/design/chip/tile/sparc/mul/rtl/sparc_mul_cntl.v:159:assign 	acc_reg_enb = acc_actc5 | acc_reg_shf;		// enable of ACCUM registers 
piton/design/chip/tile/sparc/rtl/sparc.v:98:   assign srams_rtap_data = sram_lsu_rtap_data | sram_ifu_rtap_data
piton/design/chip/tile/sparc/rtl/sparc.v:109:   assign core_rtap_data = ifu_rtap_data | exu_rtap_data;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:671:   assign        fpop1_next = (any_op_e | reset)? fpop1_e: fpop1;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:672:   assign        fpop2_next = (any_op_e | reset)? fpop2_e: fpop2;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:673:   assign        visop_next = (any_op_e | reset)? visop_e: visop;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:705:   assign  unimpl_op_e = ~((fpop_low_1 | fpop_low_2) & (fpop_high_0 | fpop_high_4 | fpop_high_8 |
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:707:                                                        fpop2_e & (fpop_high_5 | fpop_high_c |
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:708:                                                                           fpop_high_10 | fpop_high_18)) |
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:709:                           (fpop_low_4 | fpop_low_8) & fpop1_e & (fpop_high_8 | fpop_high_c) |
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:710:                           (fpop_low_5 | fpop_low_6) & (fpop_high_4 |
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:712:                                                        fpop2_e & (fpop_high_2 | fpop_high_5 |
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:713:                                                                           fpop_high_6 | fpop_high_a |
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:714:                                                                           fpop_high_c | fpop_high_e)) |
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:716:                           fpop_low_9 & fpop1_e & (fpop_high_0 | fpop_high_4 | fpop_high_6 |
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:718:                           fpop_low_a & fpop1_e & (fpop_high_0 | fpop_high_4) |
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:719:                           (fpop_low_d | fpop_low_e) & fpop1_e & fpop_high_4) & (fpop1_e | fpop2_e);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:725:   assign  illegal_rs1_e = (frs1_e[4:0] != 5'b00000) & (move_e & ~rollback_c3 | convert_op_e);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:737:                                          (~fpop_high_8_d | ifu_ffu_fpopcode_d[2])) |// int to s or float to short int
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:743:                                              (~fpop_high_8 | opf[2])) |// int to s or float to short int
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:746:                           (fst_e | fld_e) & ldst_single_e);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:748:   assign unimpl_op_all_e = (unimpl_op_e | ifu_ffu_quad_op_e | 
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:749:                             illegal_rs1_e | illegal_field_e);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:788:   assign is_fpop_d = ifu_ffu_fpop1_d | ifu_ffu_fpop2_d | ifu_ffu_visop_d;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:800:   assign fpu_op_e = ((~fpop_high_0 & fpop1_next) | (fpop_high_5 & fpop2_next)) & (any_op_e | rollback_c3);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:803:   assign ren_rs2_e = (fpop1_e | fpop2_e | visop_e) | rollback_c3;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:805:   assign ren_rs2_m_vld = ren_rs2_m & (cond_move_m & ifu_ffu_mvcnd_m | ~cond_move_m);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:810:                       (any_op_e | rollback_c3 & ~reset));
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1080:   assign flush_w = (lsu_ffu_flush_pipe_w | ifu_tlu_flush_w) & ~rolled_back;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1081:   assign any_op_e = fpop1_e | fpop2_e | fst_e | fld_e | visop_e;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1084:   assign  kill_eccchk_w = (~ifu_tlu_inst_vld_w | killed_w | unimpl_op_w | any_op_e | 
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1087:   assign  kill_unimpl_w = (~ifu_tlu_inst_vld_w | killed_w | any_op_e 
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1089:   assign  kill_w = (~ifu_tlu_inst_vld_w | killed_w | any_op_e |
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1090:	                  unimpl_op_w | ffu_lsu_kill_fst_w | (thr_match_ww2 & flush_w2)) & ~rolled_back;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1094:   assign  kill_fp = (thr_match_fpw2 & flush_w2 | any_op_e |
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1095:		                  any_op_w & (~ifu_tlu_inst_vld_w | unimpl_op_w)) & ~rolled_back;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1104:   assign  move_m_valid = (move_m | cond_move_m);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1121:   assign shift_frf_rs2_m = (rs2[0] ^ rd[0]) & (move_m | cond_move_m | visop_m) & ~fst_e;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1128:   assign  shift_frf_left_next = ((source_single & rs2[0] & (shift_frf_rs2_m | fpu_op_m & ~fst_e) |
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1129:                                   source_single & rs1[0] & (shift_frf_rs1_w | fpu_op_w_vld)) 
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1132:   assign  noshift64_frf_next = ~(shift_frf_right_next | shift_frf_left_next);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1136:   assign  ctl_dp_noshift64_frf = noshift64_frf | rst_tri_en;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1178:   assign  store_ready = fst_m | bst_issue_c3;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1210:   assign  lsu_pkt_vld = fpop1_ready_w2 | fpu_op_w3_vld | issue_fpop2 | store_ready;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1231:   assign output_sel_frf_next = fst_e & ~stfsr_e | bst_issue_c3_next;   // store data
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1233:   assign output_sel_rs2_next = ~(fpop2_ready_w3_next | fst_e | bst_issue_c3_next);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1237:   assign ctl_dp_output_sel_rs2 = output_sel_rs2 | rst_tri_en;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1271:   assign        other_mem_op_e = exu_ffu_ist_e | ifu_tlu_flsh_inst_e | ifu_lsu_ld_inst_e;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1298:   assign bst_read_req = bst_issue_c1 | bst_issue_c2;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1357:   assign ld_ret = lsu_ffu_ld_vld & ~(thr_match_fpw2 & flush_w2) & (blk_load_pending | load_pending);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1361:   assign ctl_dp_rs2_sel_fpu_lsu = is_fpu_result & ~cpx_fcmp_d1 | ld_ret;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1363:   assign ctl_dp_rs2_frf_read = (ren_rs2_w | ctl_dp_rd_ecc) & ~ctl_dp_rs2_sel_fpu_lsu & ~vis_result;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1364:   assign ctl_dp_rs2_keep_data = ~(ren_rs2_w | ctl_dp_rd_ecc | vis_result | 
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1368:   assign ctl_dp_rd_ecc = fst_ce_w | rollback_rs2_w2 | bst_ce_c4 | rollback_rs1_w3;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1377:   assign external_wen_next = ld_ret & ~(ldfsr | ldxfsr) | (is_fpu_result & ~cpx_fcmp_d1 & ~take_ieee_trap);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1378:   assign rf_ecc_gen_next = external_wen_next | vis_wen_next;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1390:   assign ctl_frf_wen[0] = ((rf_wen & (~dest_single | rd[0])) | ecc_wen[0]) & ~ctl_frf_ren; // dbl or odd sgl
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1398:   assign ctl_frf_ren = (read_rs1 | read_rs2 |
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1399:                         ifu_ffu_fst_d | bst_read_req);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1439:                              blk_ld_done | bst_done | vis_result |
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1469:   assign clear_ftt = stfsr_w2_vld | move_w2_vld | is_fpu_result;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1471:   assign ctl_dp_fsr_sel_fpu[3:0] = ({4{is_fpu_result | move_w2_vld | take_other_trap | stfsr_w2_vld}}
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1473:   assign ctl_dp_fsr_sel_ld[3:0] =  ({4{ld_ret & (ldfsr | ldxfsr)}} &  
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1511:	                     fld_done & (ldfsr_vld | ldxfsr_vld);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1527:   assign illegal_blk_m = (blk_ld_m | bst_m) & (rd[0] | rd[1] | rd[2] | rd[3]) & ~dest_single;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1528:   assign ffu_tlu_ill_inst_m = illegal_blk_m | illegal_vis_m;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1538://      Detected    Trap Enable  | fp_        Exception
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1539://      in f.p.     Mask Bits    | exception_ Bits (in
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1541://      ----------- ------------ | Trap       ----------- 
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1542://      of  uf  nx  OFM UFM NXM  | Occurs?    ofc ufc nxc  Notes
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1543://      --- --- --- --- --- ---  | ---------- --- --- ---  -----
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1544://       -   -   -   x   x   x   |  no         0   0   0   
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1545://       -   -   *   x   x   0   |  no         0   0   1 
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1546://       -   *   *   x   0   0   |  no         0   1   1
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1547://       *   -   *   0   x   0   |  no         1   0   1    (2)
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1549://       -   -   *   x   x   1   |  yes        0   0   1 
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1550://       -   *   *   x   0   1   |  yes        0   0   1 
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1551://       -   *   -   x   1   x   |  yes        0   1   0
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1552://       -   *   *   x   1   x   |  yes        0   1   0 
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1553://       *   -   *   1   x   x   |  yes        1   0   0    (2)
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1554://       *   -   *   0   x   1   |  yes        0   0   1    (2)
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1626:   // fp_exc_w2 = dp_ctl_fsr_aexc | cpx_fpexc_d1 & {5{~take_ieee_trap}};
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1641:   assign update_cexc = is_fpu_result | move_w2_vld;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1682:   assign check_ecc_next = ren_rs2_m | fst_e | ren_rs1_w | bst_issue_c3_next;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1689:   assign chk_ecc_m[0] = fst_m & (~dest_single | rd[0]) & ~output_sel_fsr;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1691:   assign chk_ecc_w[0] = ren_rs2_w & ~kill_eccchk_w & (~source_single | rs2[0]);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1693:   assign chk_ecc_w2[0] = chk_rs1_w2 & (~source_single | rs1[0]);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1726:          {2{bst_issue_c4 | fst_ce_w | rollback_rs2_w2 | rollback_rs1_w3}};
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1742:   assign rs2_fst_ce_w2_vld = (rs2_ce_w2 | fst_ce_w2) & ~flush_w2;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1743:   assign rs2_fst_ue_w2_vld = (rs2_ue_w2 | fst_ue_w2) & ~flush_w2;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1755:   assign ce_w3 = (rs1_ce_w3 | rs2_fst_ce_w3);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1758:   assign ffu_ifu_ecc_ce_w2 = (ce_w3 | bst_ce_c4);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1759:   assign ffu_ifu_ecc_ue_w2 = (ue_w3 | bst_ue_c4);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1762:   assign log_new_err = (ren_rs2_w2 | bst_issue_c4 | fst_w | 
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1791:   assign ue_trap_w3 = (ue_w3 | bst_ue_c4) & nceen;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1800:   assign possible_kill_st_ue_m = (fst_m & ~output_sel_fsr & nceen | bst_issue_c3 & nceen);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1809:   assign rollback_c1_next = rollback_rs2_w2 | rollback_rs1_w3;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v:1816:   assign rolled_back_next = rollback_c1_vld | rolled_back & ~any_op_e;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:246:   assign     issue_visop_e = visop_e | visop & rollback_c3;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:264:   assign illegal_vis_e = (visop_e & ~(add | align | wlogic | siam | alignaddr) | 
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:265:                           illegal_rs1_e | illegal_rs2_e | illegal_siam_e);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:266:   assign rs1_check_nonzero_e = visop_e & (siam | (wlogic & (opf_log_zero | opf_log_one | opf_log_src2 | opf_log_not2)));
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:267:   assign rs2_check_nonzero_e = visop_e & wlogic & (opf_log_zero | opf_log_one | opf_log_src1 | opf_log_not1);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:272:   assign vis_nofrf_e = visop_e & (siam | alignaddr | opf_log_zero | opf_log_one);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:299:   assign ctl_vis_log_sel_nand = opf_log_or | opf_log_nand | opf_log_ornot1 | opf_log_ornot2;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:300:   assign ctl_vis_log_sel_xor = opf_log_xor | opf_log_xnor;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:301:   assign ctl_vis_log_sel_nor = opf_log_and | opf_log_nor | opf_log_andnot1 | opf_log_andnot2;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:302:   assign ctl_vis_log_sel_pass = (opf_log_zero | opf_log_one | opf_log_src1 | opf_log_src2 |
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:303:                                  opf_log_not1 | opf_log_not2);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:305:   assign invert_rs1_next = (opf_log_not1 | opf_log_or | opf_log_and | 
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:306:                                    opf_log_ornot2 | opf_log_andnot2);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:307:   assign invert_rs2_next = (opf_log_not2 | opf_log_or | opf_log_and | 
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:308:                                    opf_log_ornot1 | opf_log_andnot1 | opf_log_xnor);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:314:   assign log_pass_rs1_next = opf_log_src1 | opf_log_not1;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:315:   assign log_pass_rs2_next = opf_log_src2 | opf_log_not2;
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:322:   assign ctl_vis_log_pass_const = ~(ctl_vis_log_pass_rs1 | ctl_vis_log_pass_rs2);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:334:   assign ctl_vis_sel_log = ~(add | align);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:400:   assign     t0_rnd_wen_l = ~(t0_gsr_wsr_w2 | t0_siam_w2);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:401:   assign     t0_align_wen_l = ~(t0_gsr_wsr_w2 | t0_alignaddr_w2);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:405:   assign     t1_rnd_wen_l = ~(t1_gsr_wsr_w2 | t1_siam_w2);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:406:   assign     t1_align_wen_l = ~(t1_gsr_wsr_w2 | t1_alignaddr_w2);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:410:   assign     t2_rnd_wen_l = ~(t2_gsr_wsr_w2 | t2_siam_w2);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:411:   assign     t2_align_wen_l = ~(t2_gsr_wsr_w2 | t2_alignaddr_w2);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:415:   assign     t3_rnd_wen_l = ~(t3_gsr_wsr_w2 | t3_siam_w2);
piton/design/chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v:416:   assign     t3_align_wen_l = ~(t3_gsr_wsr_w2 | t3_alignaddr_w2);
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:254:wire state_reset = reset | spu_mactl_kill_op | local_stxa_abort;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:362:assign spu_mamul_mul_done = spu_mamul_mul_done_q | spu_maaeqb_mul_done | local_stxa_abort;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:364:assign spu_mamul_rst_iptr = tr2idle_frm_accumshft | spu_maaeqb_rst_iptr;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:379:assign spu_mul_areg_rst = mulop_start | spu_maaeqb_mul_areg_rst;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:406:assign spu_mamul_jjptr_wen = cur_jloopm_state | spu_maaeqb_jjptr_wen;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:408:assign spu_mamul_incr_jptr = tr2jloopa_frm_jloopn | spu_maaeqb_incr_jptr;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:410:assign spu_mamul_jjptr_sel = cur_jloopn_state | spu_maaeqb_jjptr_sel;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:423://assign spu_mamul_rd_biminusj = nxt_jloopb_state | cur_jloopb_state;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:508://assign spu_mamul_rd_n0 =  nxt_iloopn_state | cur_iloopn_state;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:520:wire mamul_incr_iptr = tr2accumshft_frm_mwrite | tr2accumshft_frm_iloopn;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:522:assign spu_mamul_incr_iptr = mamul_incr_iptr | spu_maaeqb_incr_iptr;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:544:wire mamul_rst_jptr = mulop_start | tr2iloopa_frm_jloopn_dly |  (cur_accumshft_pulse &
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:548:assign spu_mamul_rst_jptr = mamul_rst_jptr | spu_maaeqb_rst_jptr;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:558:		spu_mamul_rd_ai | spu_mamul_rd_b0 | spu_mamul_rd_n0;	
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:563:wire mamul_a_rd_oprnd_sel = (spu_mamul_rd_aj | spu_mamul_rd_ai) & ~spu_mactl_expop;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:564:assign spu_mamul_a_rd_oprnd_sel = mamul_a_rd_oprnd_sel | spu_maaeqb_a_rd_oprnd_sel;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:566:wire mamul_ax_rd_oprnd_sel = (spu_mamul_rd_aj | spu_mamul_rd_ai) & spu_mactl_expop;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:567:assign spu_mamul_ax_rd_oprnd_sel = mamul_ax_rd_oprnd_sel | spu_maaeqb_ax_rd_oprnd_sel;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:587:assign spu_mamul_m_rd_oprnd_sel = mamul_m_rd_oprnd_sel | spu_maaeqb_m_rd_oprnd_sel  ;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:590:assign spu_mamul_me_rd_oprnd_sel = mamul_me_rd_oprnd_sel | spu_maaeqb_me_rd_oprnd_sel  ;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:594:wire mamul_n_rd_oprnd_sel = spu_mamul_rd_niminusj | spu_mamul_rd_n0;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:595:assign spu_mamul_n_rd_oprnd_sel = mamul_n_rd_oprnd_sel | spu_maaeqb_n_rd_oprnd_sel;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:598:wire mamul_m_wr_oprnd_sel = (spu_mamul_wr_mi | spu_mamul_wr_miminuslenminus1) & 
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:600:assign spu_mamul_m_wr_oprnd_sel = mamul_m_wr_oprnd_sel | spu_maaeqb_m_wr_oprnd_sel;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:602:wire mamul_me_wr_oprnd_sel = (spu_mamul_wr_mi | spu_mamul_wr_miminuslenminus1) & 
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:604:assign spu_mamul_me_wr_oprnd_sel = mamul_me_wr_oprnd_sel | spu_maaeqb_me_wr_oprnd_sel;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:617://assign spu_mamul_i_ptr_sel = (spu_mamul_rd_ai | spu_mamul_wr_mi) | spu_maaeqb_i_ptr_sel;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:619:assign spu_mamul_iminus1_ptr_sel = spu_mamul_wr_mi | spu_maaeqb_iminus1_ptr_sel ;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:621:assign spu_mamul_j_ptr_sel = (spu_mamul_rd_aj | spu_mamul_rd_mj) | spu_maaeqb_j_ptr_sel;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:624:		//(spu_mamul_rd_biminusj | spu_mamul_rd_niminusj) & ~(spu_mamul_rd_aj | spu_mamul_rd_mj);
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:625:		(spu_mamul_rd_biminusj | spu_mamul_rd_niminusj) ;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:626:assign spu_mamul_iminusj_ptr_sel = mamul_iminusj_ptr_sel | spu_maaeqb_iminusj_ptr_sel;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:629:assign spu_mamul_iminuslenminus1_sel = spu_mamul_wr_miminuslenminus1 | spu_maaeqb_iminuslenminus1_sel;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:636:wire iloop_or_req = (cur_iloopb_state | cur_nprime_state | cur_iloopn_state)&
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:642:assign spu_mul_req_vld = (cur_jloopb_state | cur_jloopn_state | iloop_or_req_d) ;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:646:wire mamul_mul_req_vld_pre = nxt_jloopb_state | nxt_jloopn_state | nxt_iloopb_state |
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:647:                                nxt_nprime_state | nxt_iloopn_state ;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:655:wire mamul_mul_req_vld = cur_jloopb_state | cur_jloopn_state | cur_iloopb_state |
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:656:				cur_nprime_state | cur_iloopn_state ;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:659:assign spu_mul_req_vld = mamul_mul_req_vld | spu_maaeqb_mul_req_vld;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:663:assign spu_mul_areg_shf = cur_accumshft_state | spu_maaeqb_mul_areg_shf;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:667:wire oprnd2_sel = mamul_a_rd_oprnd_sel | mamul_ax_rd_oprnd_sel | 
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:668:	          mamul_m_rd_oprnd_sel | mamul_me_rd_oprnd_sel) & 
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:671:wire oprnd2_sel = nxt_jloopa_state | nxt_iloopa_state | nxt_jloopm_state ;
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:679:assign spu_mamul_oprnd2_wen = oprnd2_sel_q | mamul_m_wr_oprnd2_wen | mamul_me_wr_oprnd2_wen | 
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:683:assign spu_mamul_oprnd2_bypass = mamul_m_wr_oprnd2_wen | mamul_me_wr_oprnd2_wen |
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:687://assign spu_mamul_oprnd1_sel = cur_nprime_state | spu_maaeqb_oprnd1_sel; // only select nprime if set
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:700:wire spu_mamul_memrd4op1 = spu_mamul_rd_biminusj | spu_mamul_rd_b0 | spu_mamul_rd_n0 |
piton/design/chip/tile/sparc/spu/rtl/spu_mamul.v:726:assign spu_mamul_oprnd1_wen = spu_mamul_memrd4op1_q | spu_maaeqb_oprnd1_wen;
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:197:wire state_reset = reset | spu_mactl_kill_op | local_stxa_abort;
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:309:assign spu_maaeqb_mul_done = spu_maaeqb_mul_done_q | local_stxa_abort;
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:364://assign spu_maaeqb_rd_aiminusj = nxt_ijloopa_state | cur_ijloopa_state;
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:375:			//(spu_maaddr_iequtwolenplus1 | spu_maaddr_iequtwolenplus2 |
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:414://assign spu_maaeqb_rd_ai = cur_iloopa1_state | nxt_iloopa_state | cur_iloopa_state; 
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:418:	//(cur_accumshft_state & spu_maaddr_ieven & (spu_maaddr_iequtwolenplus1 | spu_maaddr_iequtwolen))	|
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:457:assign spu_maaeqb_rd_mj = tr2jloopm_frm_ijloopa_dly | tr2jloopm_frm_iloopa_dly |
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:471:assign spu_maaeqb_jjptr_wen = cur_jloopa_state | cur_jloopm_state;
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:472:assign spu_maaeqb_incr_jptr = tr2jloopa_frm_ijloopa | tr2jloopm_frm_jloopn;
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:474:assign spu_maaeqb_jjptr_sel = cur_ijloopa_state | cur_jloopn_state;
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:539://assign spu_maaeqb_rd_n0 =  nxt_iloopn_state | cur_iloopn_state; 
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:553:assign spu_maaeqb_incr_iptr = tr2accumshft_frm_mwrite | tr2accumshft_frm_iloopn;
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:577:assign spu_maaeqb_rst_jptr = mulop_start | tr2nprime_frm_jloopn_dly |  
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:578:				tr2jloopm_frm_ijloopa | tr2iloopa1_frm_ijloopa |
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:597:                spu_maaeqb_rd_ai | spu_maaeqb_rd_n0;    
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:603:assign spu_maaeqb_a_rd_oprnd_sel = (spu_maaeqb_rd_aj | spu_maaeqb_rd_ai | 
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:605:assign spu_maaeqb_ax_rd_oprnd_sel = (spu_maaeqb_rd_aj | spu_maaeqb_rd_ai | 
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:619:assign spu_maaeqb_m_wr_oprnd_sel = (spu_maaeqb_wr_mi | spu_maaeqb_wr_miminuslenminus1) &
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:621:assign spu_maaeqb_me_wr_oprnd_sel = (spu_maaeqb_wr_mi | spu_maaeqb_wr_miminuslenminus1) &
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:638:assign spu_maaeqb_j_ptr_sel = spu_maaeqb_rd_aj | spu_maaeqb_rd_mj;
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:640:                (spu_maaeqb_rd_aiminusj | spu_maaeqb_rd_niminusj) &
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:641:                ~(spu_maaeqb_rd_aj | spu_maaeqb_rd_mj);
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:651:wire spu_maaeqb_mul_req_vld_pre = nxt_ijloopa_state | nxt_jloopn_state |
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:652:                                nxt_nprime_state | nxt_iloopn_state |
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:661:assign spu_maaeqb_mul_req_vld = cur_ijloopa_state | cur_jloopn_state | 
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:662:                                cur_nprime_state | cur_iloopn_state |
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:672:wire oprnd2_sel = (spu_maaeqb_rd_aj | spu_maaeqb_rd_ai |
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:673:                  spu_maaeqb_m_rd_oprnd_sel | spu_maaeqb_me_rd_oprnd_sel) ;
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:676://wire oprnd2_sel = nxt_jloopa_state | cur_iloopa1_state | nxt_iloopa_state | nxt_jloopm_state ;
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:677:wire oprnd2_sel = nxt_jloopa_state | nxt_iloopa1_state | nxt_jloopm_state ;
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:686:assign spu_maaeqb_oprnd2_wen = oprnd2_sel_q | spu_maaeqb_m_wr_oprnd2_wen |
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:691:assign spu_maaeqb_oprnd2_bypass = spu_maaeqb_m_wr_oprnd2_wen | spu_maaeqb_me_wr_oprnd2_wen ;
piton/design/chip/tile/sparc/spu/rtl/spu_maaeqb.v:706:				spu_maaeqb_rd_niminusj | spu_maaeqb_rd_n0;
piton/design/chip/tile/sparc/spu/rtl/spu_mald.v:109:wire spu_mald_done_wen = (spu_mald_done | spu_wen_ma_unc_err_pulse | local_stxa_abort) & 
piton/design/chip/tile/sparc/spu/rtl/spu_mald.v:111:wire spu_mald_done_rst = reset | spu_mactl_iss_pulse_dly;
piton/design/chip/tile/sparc/spu/rtl/spu_mald.v:125:wire state_reset = reset | spu_mald_done | spu_wen_ma_unc_err_pulse |
piton/design/chip/tile/sparc/spu/rtl/spu_wen.v:164:        .rst(reset | spu_mactl_uncerr_rst), .clk (rclk), .se(se), .si(), .so());
piton/design/chip/tile/sparc/spu/rtl/spu_wen.v:169:assign spu_wen_ldst_pcx_vld = spu_mald_ldreq | spu_mactl_streq;
piton/design/chip/tile/sparc/spu/rtl/spu_wen.v:265:wire reset_vld_maln = spu_wen_ma_reset | spu_mald_rstln | spu_mald_done ;
piton/design/chip/tile/sparc/spu/rtl/spu_wen.v:313:wire ma_stack_cntr_wen  = ma_stack_incr_sel | ma_stack_decr_sel ;
piton/design/chip/tile/sparc/spu/rtl/spu_madp.v:310:assign spu_madp_perr = spu_madp_upper_perr | spu_madp_lower_perr;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:403:wire  state_reset = spu_mactl_ctl_rst_local | spu_mactl_done ;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:439:                         state_reset | spu_mactl_done |
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:447:wire tr2state01_frm_state10 = cur_state_10 & ~(stxa_2ctl_reg | waiting_4stb_tobecome_empty |
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:459:wire tr2state10_frm_state10 = cur_state_10 & (stxa_2ctl_reg | waiting_4stb_tobecome_empty |
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:461:wire tr2state10_frm_state00 = cur_state_00 & (wait_4stb_tobecome_empty | wait4_trap_ack_stxa2ctl); 
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:464:                         tr2state10_frm_state00 | tr2state10_frm_state11 | tr2state10_frm_state10 );
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:470:wire tr2state11_frm_state11 = cur_state_11 & (stxa_2ctl_reg | ~ma_op_complete_mask); 
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:473:                         tr2state11_frm_state11 | tr2state11_frm_state01 );
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:478:assign spu_mactl_mactl_wen = tr2state01_frm_state00 | tr2state01_frm_state10;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:531:assign spu_mactl_ldxa_mactl_reg[13:0] = (cur_state_01 | cur_state_00) ? spu_mactl_mactl_reg[13:0] :
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:534:assign ctlreg_tid_4cmp_2ldxa_tid[1:0] = (cur_state_01 | cur_state_00) ? spu_mactl_mactl_reg[12:11] :
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:564:        .rst(spu_mactl_ctl_rst_local|spu_mactl_clr_busy_bit), .clk (rclk), .se(se), .si(), .so());
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:594:        .en(spu_mactl_mactl_wen | spu_mast_streq),
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:646:        .rst(spu_mactl_ctl_rst_local | wait_4stb_empty_rst), .clk (rclk), .se(se), .si(), .so()); 
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:692:						waiting_4stb_empty_set_dly | waiting_4stb_empty_set_dly2);
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:733:        .rst(spu_mactl_ctl_rst_local | lsu_spu_ldst_ack), .clk (rclk), .se(se), .si(), .so());
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:735://assign spu_mactl_streq = spu_mast_streq | spu_mactl_streq_set;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:739:wire spu_mactl_pcx_7170_sel_pre = spu_mast_streq | spu_mactl_ldop;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:752:assign spu_mactl_pcx_7170_sel = spu_mast_streq_q | spu_mactl_ldop;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:779:assign spu_mactl_clr_busy_bit = clr_busy_bit_when_masync | clr_busy_bit_when_maint;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:794:					(cur_state_00 | cur_state_01) & ~stxa_2ctl_reg ; 
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:843:        .rst(spu_mactl_ctl_rst_local | ifu_spu_trap_ack | wait4_trap_ack_rst), .clk (rclk), .se(se), .si(), .so());
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:865:wire spu_mactl_ma_va_vld_g = spu_mactl_masync_va_vld_g | spu_mactl_mpa_va_vld_g |
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:866:					spu_mactl_maaddr_va_vld_g | spu_mactl_manp_va_vld_g |
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1000:wire all_flush = lsu_spu_early_flush_g | tlu_spu_flush_w | ifu_spu_flush_w;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1089:wire spu_mactl_masync_ldxa_rst = spu_mactl_ctl_rst_local | spu_mactl_masync_ldxa_sel_pre;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1115:assign ma_op_done = spu_mald_done_set | spu_mared_done_set | spu_mast_done_set |
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1116:			spu_maexp_done_set | spu_mactl_rsrv_done_set | spu_mactl_rst_done_set;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1118:assign ma_op_complete = spu_mald_done_set | spu_mared_done_set | spu_mast_done_set |
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1128:wire spu_mactl_mask_done_set_4abort = cur_state_11 | cur_state_10 | tr2state01_frm_state10_q |
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1156:assign spu_mactl_masync_ldxa_sel = spu_mactl_masync_ldxa_sel_pre | ldxa_2masync_tid_notmatch_ctlreg_tid;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1197:assign spu_mactl_ldxa_mpa_maaddr_manp_mactl = spu_mactl_mpa_ldxa_g2 | spu_mactl_maaddr_ldxa_g2 |
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1198:						spu_mactl_manp_ldxa_g2 | spu_mactl_mactl_ldxa_g2;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1207:wire illgl_va_vld_or_drop_ldxa2masync = spu_mactl_illgl_va_vld_g2 | ldxa_2masync_tid_notmatch_ctlreg_tid |
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1215:wire spu_mactl_ldxa_data_vld_qual = spu_mactl_masync_ldxa_sel | spu_mactl_ldxa_mpa_maaddr_manp_mactl; 
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1322:wire spu_mactl_rsrv_done_rst = spu_mactl_ctl_rst_local | spu_mactl_iss_pulse_dly;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1362:wire maop_vld_rst = spu_mactl_ctl_rst_local | spu_mactl_iss_pulse_dly;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1441:assign spu_mactl_mpa_sel = spu_mactl_ldop | spu_mactl_stop;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1453:  0      0 	 | 128b	| eve+odd | mxsel[0]
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1460:wire spu_mactl_memwen = spu_mamul_memwen | spu_maaeqb_memwen | spu_mald_memwen | spu_mared_memwen;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1461:wire spu_mactl_memren = spu_mamul_memren | spu_maaeqb_memren |spu_mared_memren | spu_mast_memren |
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1490:assign spu_mactl_madp_parflop_wen = spu_mared_not_idle | spu_mamul_oprnd2_bypass;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1510:        //.rst(spu_mactl_ctl_rst_local | spu_mactl_iss_pulse_dly), .clk (rclk), .se(se), .si(), .so());
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1511:        .rst(spu_mactl_ctl_rst_local | spu_mactl_perr_rst), .clk (rclk), .se(se), .si(), .so());
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1589:wire spu_ifu_unc_err_w =  (spu_mactl_ttype_vld_dly | spu_mactl_ldxa_data_vld_qual_w) & 
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1596:				(spu_mactl_perr_set_int | spu_wen_ma_unc_err) ;
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1600:wire spu_ifu_mamem_err_w = (spu_mactl_ttype_vld_dly | spu_mactl_ldxa_data_vld_qual_w) & 
piton/design/chip/tile/sparc/spu/rtl/spu_mactl.v:1616:wire spu_ifu_mamem_unc_w = spu_ifu_unc_err_w | spu_ifu_mamem_err_w;
piton/design/chip/tile/sparc/spu/rtl/spu_mast.v:104:wire spu_mast_done_wen = (spu_mast_st_done | local_kill_abort) & mactl_stop;
piton/design/chip/tile/sparc/spu/rtl/spu_mast.v:105:wire spu_mast_done_rst = reset | spu_mactl_iss_pulse_dly;
piton/design/chip/tile/sparc/spu/rtl/spu_mast.v:148:wire  state_reset = reset | local_kill_abort;
piton/design/chip/tile/sparc/spu/rtl/spu_mast.v:179:				(~len_neqz | spu_mactl_stxa_force_abort);
piton/design/chip/tile/sparc/spu/rtl/spu_mast.v:190:                         state_reset | spu_mast_st_done |
piton/design/chip/tile/sparc/spu/rtl/spu_mast.v:209:					(streq_ack | spu_mast_allow_rdmem) & 
piton/design/chip/tile/sparc/spu/rtl/spu_mast.v:267://assign spu_mast_streq = cur_wait4stdrain_state | cur_rdmem_state;
piton/design/chip/tile/sparc/spu/rtl/spu_mast.v:284:				(spu_mactl_perr_set | spu_mactl_stxa_force_abort);
piton/design/chip/tile/sparc/spu/rtl/spu_mast.v:309:wire rd_cntr_rst = state_reset | streq_ack_dly | start_stop;
piton/design/chip/tile/sparc/spu/rtl/spu_mast.v:324:        .rst(state_reset | streq_ack_dly), .clk (rclk), .se(se), .si(), .so());
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:165:wire  state_reset = reset | spu_mared_red_done | spu_mactl_kill_op |
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:175:wire spu_mared_done_wen = (spu_mared_red_done | spu_mactl_kill_op | local_stxa_abort) & 
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:176:				(spu_mactl_mulop | spu_mactl_redop);
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:177:wire spu_mared_done_rst = reset | spu_mactl_iss_pulse_dly;
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:260:wire spu_mared_m_eq_n = spu_madp_m_eq_n & ~(m_lt_n_q | m_gt_n_q);
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:261://assign spu_mared_m_gt_n = ~(spu_madp_m_eq_n | spu_madp_m_lt_n | m_lt_n_q);
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:262:wire spu_mared_m_lt_n = ~(spu_madp_m_eq_n | m_gt_n_q) & spu_madp_m_lt_n;
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:270:wire mamulred_op_set = (spu_mactl_mulop | spu_mactl_expop) & spu_mamul_mul_done_qual;
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:285:assign m_gt_n_set = ((spu_mactl_mulop | spu_mactl_expop) & mul_data_out_0 & spu_mamul_mul_done_qual) |
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:331:assign spu_mared_start_wen = mared_start_p1_q | start_mtox_from_msw | spu_mamul_mul_done_qual;
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:332:assign spu_mared_start_sel = mared_start_p1_q | start_mtox_from_msw | spu_mamul_mul_done;
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:334:assign start_op = mulred_start_q | mared_start_q;
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:341:wire spu_mared_red_done_pre = tr2idle_frm_wr0tox | tr2idle_frm_wrmtox |
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:350:assign spu_mared_red_done = spu_mared_red_done_dly2 | local_stxa_abort;
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:358:                         state_reset | spu_mared_red_done | 
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:374:			 tr2rdm_frm_wr0tox | tr2rdm_frm_saveptrs |
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:376:                         (cur_idle_state & start_op & ~(m_lt_n_q|m_gt_n_q)));
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:399:assign spu_mared_rdn_wen = cur_rdn_state | spu_mast_stbuf_wen;
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:405:			 (cur_rdn_state & ~(m_lt_n_q | m_gt_n_q)));
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:469:assign spu_mared_incr_jptr = nxt_wr0tox_state | nxt_wrmtox_state |
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:476:assign spu_mared_update_jptr = tr2rdm_frm_wr0tox | tr2rdm_frm_wrmtox  |
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:485:assign spu_mared_memren = (nxt_rdm_state | nxt_rdn_state) & ~spu_mactl_stxa_force_abort;
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:488:assign spu_mared_jjptr_wen = nxt_wr0tox_state | nxt_wrmtox_state |
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:510:assign spu_mared_memwen = nxt_wr0tox_state_dly3 | nxt_wrmtox_state_dly2 |
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:532:assign spu_mared_update_redwr_jptr  = spu_mared_rst_jptr_dly2 | spu_mared_start_wen_dly2 | 
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:539:assign spu_mared_m_rd_oprnd_sel = nxt_rdm_state & (mamulred_op_q | mamulred_op_set);
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:540:assign spu_mared_nm_rd_oprnd_sel = nxt_rdn_state & (mamulred_op_q | mamulred_op_set);
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:545:assign spu_mared_nm_rd_oprnd_sel = nxt_rdn_state & (spu_mactl_mulop | spu_mactl_expop);
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:555://assign spu_mared_j_ptr_sel = spu_mared_memren | spu_mared_memwen;
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:561:assign spu_mared_data_sel[0] = ~(mamulred_op_q | spu_mactl_redop);
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:562://assign spu_mared_data_sel[1] = (mamulred_op_q | spu_mactl_redop) & spu_mared_m_eq_n;
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:563:assign spu_mared_data_sel[1] = (mamulred_op_q | spu_mactl_redop) & ~m_lt_n_q & ~m_gt_n_q;
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:564:assign spu_mared_data_sel[2] = (mamulred_op_q | spu_mactl_redop) & m_lt_n_q & ~m_gt_n_q;
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:565:assign spu_mared_data_sel[3] = (mamulred_op_q | spu_mactl_redop) & m_gt_n_q;
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:592:wire cin_cout_wen = start_op | dly_cur_wrstox_state;
piton/design/chip/tile/sparc/spu/rtl/spu_mared.v:605:wire force_cin_to_zero = spu_mactl_expop | spu_mactl_mulop | spu_mactl_redop;
piton/design/chip/tile/sparc/spu/rtl/spu_maexp.v:100:wire spu_maexp_done_wen = (spu_maexp_exp_done | spu_mactl_kill_op |
piton/design/chip/tile/sparc/spu/rtl/spu_maexp.v:102:wire spu_maexp_done_rst = reset | spu_mactl_iss_pulse_dly;
piton/design/chip/tile/sparc/spu/rtl/spu_maexp.v:118://assign local_stxa_abort = (cur_rde_state | spu_mared_red_done)  & spu_mactl_stxa_force_abort;
piton/design/chip/tile/sparc/spu/rtl/spu_maexp.v:121:wire state_reset = reset | spu_maexp_exp_done | spu_mactl_kill_op |
piton/design/chip/tile/sparc/spu/rtl/spu_maexp.v:248:wire spu_maexp_xxnm_sel_set = tr2rde_frm_idle | tr2esmax_frm_echk | 
piton/design/chip/tile/sparc/spu/rtl/spu_maexp.v:251:wire spu_maexp_xxnm_sel_rst = state_reset | tr2echk_frm_gotomulred1; 
piton/design/chip/tile/sparc/spu/rtl/spu_maexp.v:267:assign spu_maexp_e_rd_oprnd_sel = tr2rde_frm_idle | tr2rde_frm_esmax;
piton/design/chip/tile/sparc/spu/rtl/spu_maexp.v:272:assign spu_maexp_e_data_wen = cur_rde_state | nxt_esmax_state;
piton/design/chip/tile/sparc/spu/rtl/spu_maexp.v:275:assign spu_maexp_incr_es_ptr = tr2rde_frm_esmax | tr2gotomulred1_frm_esmax;
piton/design/chip/tile/sparc/spu/rtl/spu_maexp.v:283://assign spu_maexp_start_mulred = tr2gotomulred1_frm_rde | tr2gotomulred1_frm_esmax |
piton/design/chip/tile/sparc/spu/rtl/spu_maexp.v:287:assign spu_maexp_start_mulred_aequb = tr2gotomulred1_frm_rde | tr2gotomulred1_frm_esmax;
piton/design/chip/tile/sparc/spu/rtl/spu_maaddr.v:286:wire reset_local = reset | spu_mactl_iss_pulse_pre;
piton/design/chip/tile/sparc/spu/rtl/spu_maaddr.v:312:wire spu_maaddr_maaddr_addrinc = spu_mald_maaddr_addrinc | spu_mast_maaddr_addrinc;
piton/design/chip/tile/sparc/spu/rtl/spu_maaddr.v:313:assign spu_maaddr_mpa_addrinc = spu_mald_mpa_addrinc | spu_mast_mpa_addrinc;
piton/design/chip/tile/sparc/spu/rtl/spu_maaddr.v:318:wire len_wen = spu_maaddr_maaddr_addrinc | spu_mactl_iss_pulse;
piton/design/chip/tile/sparc/spu/rtl/spu_maaddr.v:384:wire mpa_incr_2wd = incr_2wd | spu_mald_force_mpa_add16;
piton/design/chip/tile/sparc/spu/rtl/spu_maaddr.v:396:assign spu_maaddr_mpa_wen = spu_maaddr_mpa_addrinc | spu_mactl_iss_pulse;
piton/design/chip/tile/sparc/spu/rtl/spu_maaddr.v:421:assign maaddr_wen = spu_maaddr_maaddr_addrinc | spu_mactl_iss_pulse;
piton/design/chip/tile/sparc/spu/rtl/spu_maaddr.v:486:wire wr_a_sel = spu_mactl_ldop | spu_mamul_m_wr_oprnd_sel |
piton/design/chip/tile/sparc/spu/rtl/spu_maaddr.v:539:wire rd_a_select = spu_mamul_m_rd_oprnd_sel | spu_mamul_n_rd_oprnd_sel |
piton/design/chip/tile/sparc/spu/rtl/spu_maaddr.v:540:		spu_mared_m_rd_oprnd_sel | spu_mared_nm_rd_oprnd_sel |
piton/design/chip/tile/sparc/spu/rtl/spu_maaddr.v:545:assign rd_a_sel[1] = spu_mamul_m_rd_oprnd_sel | spu_mared_m_rd_oprnd_sel |
piton/design/chip/tile/sparc/spu/rtl/spu_maaddr.v:547:assign rd_a_sel[2] = spu_mamul_n_rd_oprnd_sel | spu_mared_nm_rd_oprnd_sel;
piton/design/chip/tile/sparc/spu/rtl/spu_maaddr.v:549:assign rd_b_sel[0] = spu_mamul_b_rd_oprnd_sel | spu_mared_nr_rd_oprnd_sel |
piton/design/chip/tile/sparc/spu/rtl/spu_maaddr.v:550:			spu_mared_me_rd_oprnd_sel | spu_mamul_me_rd_oprnd_sel;
piton/design/chip/tile/sparc/spu/rtl/spu_maaddr.v:551:assign rd_b_sel[1] = spu_mamul_a_rd_oprnd_sel | spu_mared_a_rd_oprnd_sel |
piton/design/chip/tile/sparc/spu/rtl/spu_maaddr.v:603:wire mem_wr_op = spu_mactl_ldop | spu_mamul_memwen | spu_mared_memwen |
piton/design/chip/tile/sparc/spu/rtl/spu_maaddr.v:651:			spu_mamul_i_ptr_sel | spu_maaeqb_irshft_sel; 
piton/design/chip/tile/sparc/spu/rtl/spu_maaddr.v:653:wire mulred_j_ptr_sel = spu_mamul_j_ptr_sel | spu_mared_j_ptr_sel;
piton/design/chip/tile/sparc/spu/rtl/spu_maaddr.v:654:wire add_b_sel = mulred_j_ptr_sel | spu_mamul_iminusj_ptr_sel |
piton/design/chip/tile/sparc/spu/rtl/spu_maaddr.v:655:				spu_maexp_e_rd_oprnd_sel | spu_mared_memwen;
piton/design/chip/tile/sparc/spu/rtl/spu_maaddr.v:657://wire add_c_sel = ~(add_a_sel | add_b_sel);
piton/design/chip/tile/sparc/spu/rtl/spu_maaddr.v:756:assign spu_maaddr_mamem_eveodd_sel[0] = ~(mem_bypass | spu_maaddr_memindx_outofrange_q) & ~spu_maaddr_memindx_0_q;
piton/design/chip/tile/sparc/spu/rtl/spu_maaddr.v:757:assign spu_maaddr_mamem_eveodd_sel[1] = ~(mem_bypass | spu_maaddr_memindx_outofrange_q) & spu_maaddr_memindx_0_q;
piton/design/chip/tile/sparc/spu/rtl/spu_maaddr.v:833://assign rst_halfpnt = reset_local | spu_mamul_rst_iptr | ~spu_mactl_mulop;
piton/design/chip/tile/sparc/spu/rtl/spu_maaddr.v:834:assign rst_halfpnt = reset_local | spu_mamul_rst_iptr | spu_mamul_rst ;
piton/design/chip/tile/sparc/spu/rtl/spu_maaddr.v:863:wire j_ptr_wen = (spu_mamul_incr_jptr | spu_mamul_rst_jptr | halfpnt_set_pulse) |
piton/design/chip/tile/sparc/spu/rtl/spu_maaddr.v:864:		 (spu_mared_update_jptr | spu_mared_rst_jptr) |
piton/design/chip/tile/sparc/spu/rtl/spu_maaddr.v:912:assign jptr_rst_sel[2] = ~(halfpnt_set_pulse | spu_mamul_rst_jptr | spu_mared_rst_jptr |
piton/design/chip/tile/sparc/spu/rtl/spu_maaddr.v:918:assign jptr_rst_sel[1] = ~(halfpnt_set_pulse | spu_mamul_rst_jptr | spu_mared_rst_jptr |
piton/design/chip/tile/sparc/spu/rtl/spu_maaddr.v:952:wire jj_ptr_update = spu_mamul_jjptr_wen | spu_mared_jjptr_wen;
piton/design/chip/tile/sparc/spu/rtl/spu_maaddr.v:959://wire jptr_oldnew_sel = spu_mamul_incr_jptr | spu_mared_update_jptr;
piton/design/chip/tile/sparc/spu/rtl/spu_maaddr.v:960:wire jptr_oldnew_sel = spu_mamul_jjptr_sel | spu_mared_update_jptr;
piton/design/chip/tile/sparc/spu/rtl/spu_maaddr.v:1001:assign i_ptr_rst = reset_local | spu_mamul_rst_iptr;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dcd.v.pyv:237:  .CE(dcache_wvld_e | dcache_rvld_e),
piton/design/chip/tile/sparc/srams/rtl/bw_r_dcd.v.pyv:254:  .CE(dcache_wvld_e | dcache_rvld_e),
piton/design/chip/tile/sparc/srams/rtl/bw_r_dcd.v.pyv:285:  .CE(dcache_wvld_e | dcache_rvld_e),
piton/design/chip/tile/sparc/srams/rtl/bw_r_frf.v:122:  .CE(ctl_frf_wens | ctl_frf_ren),
piton/design/chip/tile/sparc/srams/rtl/bw_r_dct.v.pyv:34: //            X       |      Y
piton/design/chip/tile/sparc/srams/rtl/bw_r_dct.v.pyv:35: //     index          |  ram access
piton/design/chip/tile/sparc/srams/rtl/bw_r_dct.v.pyv:36: //     index sel      |  write_tag
piton/design/chip/tile/sparc/srams/rtl/bw_r_dct.v.pyv:37: //     rd/wr req      |     -> read_tag
piton/design/chip/tile/sparc/srams/rtl/bw_r_dct.v.pyv:314:  .CE(wrreq_x | rdreq_x),
piton/design/chip/tile/sparc/srams/rtl/bw_r_scm.v:216:assign  rptr_vld = rptr_vld_tmp | rst_tri_en ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_icd.v:566:    .CE(fcl_icd_rdreq_bf | fcl_icd_wrreq_bf),
piton/design/chip/tile/sparc/srams/rtl/bw_r_icd.v:584:    .CE(fcl_icd_rdreq_bf | fcl_icd_wrreq_bf),
piton/design/chip/tile/sparc/srams/rtl/sram_l1d_val.v:131:wire rst_all = rst_tri_en | ~reset_l;
piton/design/chip/tile/sparc/srams/rtl/sram_l1d_val.v:261:   // read2 = (~write_to_0 & read1 | write_to_0 & {16{write_bit_y}} & read1);
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:297:assign	rw_disable = ~arst_l | rst_tri_en ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:319:  cam_hit_any_or_bypass <= cam_hit_any | bypass;  
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:445:                        if ((rw_index[`TLB_INDEX_WIDTH-1:0] == i) & ((wr_vld_tmp & rw_index_vld) | rd_tag | rd_data))
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:803:	if(wren | tlben) begin
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:808:	  tlb_entry_used <= (tlb_entry_used | cam_hit) & (tlb_entry_locked | ~{`TLB_ENTRIES{~tlb_writeable & ~cam_vld & ~wr_vld & ~rd_tag & ~rst_tri_en}}) ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:825:  else if(wren | tlben)
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:832:  if(wren | tlben)
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1334:assign	rw_disable = ~arst_l | rst_tri_en ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1440:    print '''        if ((rw_index[`TLB_INDEX_WIDTH-1:0] == %d) & ((wr_vld_tmp & rw_index_vld) | rd_tag | rd_data | rd_csm))
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1458:    print '''        if ((rw_index[`TLB_INDEX_WIDTH-1:0] == %d) & ((wr_vld_tmp & rw_index_vld) | rd_tag | rd_data))
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1531:    print '''        if (rw_wdline[%d] & (rd_tag | rd_data | rd_csm) & ~rw_disable)
piton/design/chip/tile/sparc/srams/rtl/bw_r_itlb.v.pyv:1715:    print '''   if (rw_wdline[%d] & (rd_tag | rd_data) & ~rw_disable)
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:325:assign	rw_disable = ~arst_l | rst_tri_en ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:347:  cam_hit_any_or_bypass <= cam_hit_any | bypass;  
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:473:                        if ((rw_index[`TLB_INDEX_WIDTH-1:0] == i) & ((wr_vld_tmp & rw_index_vld) | rd_tag | rd_data))
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:850:	if(wren | tlben) begin
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:855:	  tlb_entry_used <= (tlb_entry_used | cam_hit) & (tlb_entry_locked | ~{`TLB_ENTRIES{~tlb_writeable & ~cam_vld & ~wr_vld & ~rd_tag & ~rst_tri_en}}) ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:872:  else if(wren | tlben)
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:879:  if(wren | tlben)
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:1405:assign	rw_disable = ~arst_l | rst_tri_en ;
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:1511:    print '''        if ((rw_index[`TLB_INDEX_WIDTH-1:0] == %d) & ((wr_vld_tmp & rw_index_vld) | rd_tag | rd_data | rd_csm))
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:1529:    print '''        if ((rw_index[`TLB_INDEX_WIDTH-1:0] == %d) & ((wr_vld_tmp & rw_index_vld) | rd_tag | rd_data))
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:1602:    print '''        if (rw_wdline[%d] & (rd_tag | rd_data | rd_csm) & ~rw_disable)
piton/design/chip/tile/sparc/srams/rtl/bw_r_dtlb.v.pyv:1786:    print '''   if (rw_wdline[%d] & (rd_tag | rd_data) & ~rw_disable)
piton/design/chip/tile/sparc/srams/rtl/bw_r_ict.v.pyv:34: //            X       |      Y
piton/design/chip/tile/sparc/srams/rtl/bw_r_ict.v.pyv:35: //     index          |  ram access
piton/design/chip/tile/sparc/srams/rtl/bw_r_ict.v.pyv:36: //     index sel      |  write_tag
piton/design/chip/tile/sparc/srams/rtl/bw_r_ict.v.pyv:37: //     rd/wr req      |     -> read_tag
piton/design/chip/tile/sparc/srams/rtl/bw_r_ict.v.pyv:299:    .CE(wrreq_x | rdreq_x),
piton/design/chip/tile/sparc/srams/rtl/sram_l1i_val.v:131:wire rst_all = rst_tri_en | ~reset_l;
piton/design/chip/tile/sparc/srams/rtl/sram_l1i_val.v:272:   // read2 = (~write_to_0 & read1 | write_to_0 & {16{write_bit_y}} & read1);
piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v.pyv:263:   assign     merge0_sel_byte3_mxsel3 = merge0_sel_byte3 |  rst_tri_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v.pyv:288:   assign     merge0_sel_byte7_mxsel3 = merge0_sel_byte7 |  rst_tri_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v.pyv:324:   assign     merge1_sel_byte3_mxsel3 = merge1_sel_byte3 |  rst_tri_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v.pyv:349:   assign     merge1_sel_byte7_mxsel3 = merge1_sel_byte7 |  rst_tri_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v.pyv:402:   assign     merge2_sel_byte6_mxsel3 = merge2_sel_byte6 |  rst_tri_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dcdp.v.pyv:448:   assign     merge3_sel_byte7_mxsel3 = merge3_sel_byte7 |  rst_tri_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:659:assign  lsu_iobrdge_rply_data_sel[2] = ~|lsu_iobrdge_rply_data_sel[1:0] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:708:assign  cpx_fwd_pkt_en_cx = cpx_fwd_req | cpx_fwd_reply ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:724:  (reset | lsu_fwdpkt_pcx_rq_sel) ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:774:		~(dcache_iob_rd | dcache_iob_rd_e | dcache_iob_rd_m | dcache_iob_rd_w)) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:777:			(icache_rd_done | icache_wr_done)) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:866://   assign lsu_dfq_byp_mxsel[3]  = ~|lsu_dfq_byp_mxsel[2:0];
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1176:	(cpx_strm_st_ack_type & ~(dfq_wr_en | lsu_cpx_spc_inv_vld) & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1187:	(cpx_strm_st_ack_type & ~(dfq_wr_en | lsu_cpx_spc_inv_vld) & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1308:(dfq_byp_ld_vld | dfq_byp_inv_vld | dfq_byp_st_vld) & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1314:        reset | ((dcfill_active_e | inv_active_e | stdq_active_e) & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1331:        reset | (dcfill_active_e & ~(dfq_vld_en | lsu_ignore_fill | (ld_ignore_sec & ~ld_ignore_sec_last))) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1333:          ((inv_active_e | stdq_active_e) & ~dfq_vld_en) ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1340:          ((inv_active_e | stdq_active_e) & ~dfq_vld_en) ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1352:  ( dfq_byp_full & ((dcfill_active_e & ~(lsu_ignore_fill | ld_ignore_sec)) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1353:       (inv_active_e | stdq_active_e)))) ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1359:       (inv_active_e | stdq_active_e)))) ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1362:assign lsu_dfq_byp_ff_en  =  sehold | dfq_byp_ff_en ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1369:  (dfq_byp_full & (dcfill_active_e | inv_active_e | stdq_active_e) & ~(lsu_ignore_fill | ld_ignore_sec))) ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1400:assign  lsu_dfq_ldst_vld  =  lsu_qdp2_dfq_ld_vld | lsu_qdp2_dfq_st_vld;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1458:cpx_int_type | cpx_ld_type | cpx_ifill_type | cpx_evict_type | cpx_st_ack_type | cpx_strm_st_ack_type | cpx_error_type | cpx_fwd_req_ic ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1469:  //(vld_dfq_pkt & (dfq_vld_entry_exists | dfq_rptr_vld_d1)) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1470:  (vld_dfq_pkt & (dfq_vld_entry_exists_w | dfq_rptr_vld_d1)) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1471:  //(cpx_spc_data_cx_b144to140[`CPX_VLD] & (dfq_vld_entry_exists | dfq_rptr_vld_d1)) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1475:   ((cpx_error_type | cpx_fwd_req_ic) & ifu_lsu_ibuf_busy)  |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1482:    ((cpx_evict_type | cpx_st_ack_type | cpx_strm_st_ack_type) & (ifu_lsu_ibuf_busy | ~dfq_byp_ff_en))) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1542://  (cpx_spc_data_cx_b144to140[`CPX_VLD] & ~(dfq_wr_en | cpx_fwd_rply_type | cpx_fp_type)) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1561:  (~dfq_rptr_vld_d1 & cpx_spc_data_cx_b144to140[`CPX_VLD] & ~(dfq_wr_en | cpx_fwd_rply_type | cpx_fp_type)) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1571:                                ifill_pkt_fwd_done_d1)   // set|hold
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1614://    ((dfq_ld_type | dfq_ifill_type) &  dfq_invwy_vld)   |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1615://    (dfq_evict_type | dfq_st_ack_type | dfq_strm_st_ack_type) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1686:assign	int_skid_stall = int_skid_c1 | int_skid_c2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1715:  ((dfq_error_type | dfq_fwd_req_ic_type) & ~ifu_lsu_ibuf_busy))
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1785:assign  lsu_dfq_rd_vld_d1 = sehold | dfq_rptr_vld_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1819:	dfq_stall |  int_skid_stall | lsu_tlbop_force_swo ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1820:	//dfq_stall | dfq_stall_d1 | dfq_stall_d2 | int_skid_stall | lsu_tlbop_force_swo ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:1904:assign  stack_type_dcfill_vld  =  lsu_dfq_byp_type[2] & local_pkt & lsu_dfq_byp_cpx_inv & ~(lsu_dfq_byp_atm | lsu_dfq_byp_binit_st) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:2019://assign	byp_tag_perror = lsu_dfq_byp_perror_dinv | lsu_dfq_byp_perror_iinv ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:2063:	~(lsu_cpx_pkt_perror_dinv | lsu_cpx_pkt_perror_iinv | lsu_cpx_pkt_binit_st) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:2066:	~(lsu_cpx_pkt_perror_dinv | lsu_cpx_pkt_perror_iinv | lsu_cpx_pkt_binit_st) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:2069:	~(lsu_cpx_pkt_perror_dinv | lsu_cpx_pkt_perror_iinv | lsu_cpx_pkt_binit_st) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:2072:	~(lsu_cpx_pkt_perror_dinv | lsu_cpx_pkt_perror_iinv | lsu_cpx_pkt_binit_st) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:2086://assign  lsu_st_wr_sel_e = stwr_active_e |  lsu_diagnstc_wr_src_sel_e ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:2265://assign  lsu_dcfill_mx_sel_e[1]  =  lsu_bist_wvld_e | lsu_bist_rvld_e;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:2267://assign  lsu_dcfill_mx_sel_e[3]  =  ~|lsu_dcfill_mx_sel_e[2:0];
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:2269://assign  lsu_dcfill_addr_mx_sel_e  =  ~|lsu_dcfill_mx_sel_e[1:0];
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:2271://assign  lsu_dcfill_data_mx_sel_e  =  lsu_dc_iob_access_e | lsu_bist_wvld_e;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl2.v.pyv:2286:                       (cpx_local_st_ack_type & ~(cpx_spc_data_cx_b129 | cpx_spc_data_cx_b125))  &
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctldp.v:779:   assign     thread_sel[3]= thread_default |  rst_tri_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_tlbdp.v:144:assign  stb_cam_vld = ld_inst_vld_m & (tlb_cam_hit | dtlb_bypass_m) & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qdp2.v:715:// assign st_dcfill_wrway_mxsel[3] =  ~|st_dcfill_wrway_mxsel[2:0] | rst_tri_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qdp2.v:876://(lsu_bist_wvld_e | lsu_bist_rvld_e) ? {1'b0, lsu_bist_addr_e[7:0],2'b00} :  //??FIX
piton/design/chip/tile/sparc/lsu/rtl/lsu_qdp2.v:930://(lsu_dc_iob_access_e | lsu_bist_wvld_e | lsu_diagnstc_wr_src_sel_e) ? 2'b11 :
piton/design/chip/tile/sparc/lsu/rtl/lsu_qdp2.v:937://assign bist_way_e[1:0] = (lsu_bist_rvld_e | lsu_bist_wvld_e) ? 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qdp2.v:975://	(lsu_bist_wvld_e | lsu_bist_rvld_e) ? bist_rsel_way_e[0] :
piton/design/chip/tile/sparc/lsu/rtl/lsu_qdp2.v:980://	(lsu_bist_wvld_e | lsu_bist_rvld_e) ? bist_rsel_way_e[1] :
piton/design/chip/tile/sparc/lsu/rtl/lsu_qdp2.v:985://	(lsu_bist_wvld_e | lsu_bist_rvld_e) ?  bist_rsel_way_e[2] :
piton/design/chip/tile/sparc/lsu/rtl/lsu_qdp2.v:990://	(lsu_bist_wvld_e | lsu_bist_rvld_e) ?  bist_rsel_way_e[3] :
piton/design/chip/tile/sparc/lsu/rtl/lsu_qdp1.v:1574:        ~(lsu_dfq_ld_vld_m | sehold) ?
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_ctl.v:252:   assign reset = ~rst_l | flshinst_rst ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_ctl.v:317:assign  tlb_hit_g  =  tlb_cam_hit_g | dtlb_bypass_g | ffu_bst_wr_g; //bug6406/eco6610
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_ctl.v:345:assign	skid_ced = pcx_rq_for_stb_d1 | st_vld_rq_d2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_ctl.v:446://assign	incr_dfq_ptr = st_ack_dq_stb | stb_rmo_st_issue ; //bug 2983
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_ctl.v:447:assign	incr_dfq_ptr = st_ack_dq_stb | stb_dq_rmo ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_ctl.v:452:assign stb_rptr_dfq_en = st_ack_dq_stb | incr_dfq_ptr ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_ctl.v:500://assign  update_stb_wptr         =       stb_cam_wvld_m |  stb_flush_st_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_ctl.v:501:assign  update_stb_wptr         =       stb_cam_wvld_m ^  (full_flush_st_g | st_dtlb_perr_g);
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_ctl.v:503:assign  stb_wptr_new[3:0]       =       (full_flush_st_g | st_dtlb_perr_g) ?
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_ctl.v:810:   assign rmo_pend_rst  =  reset | stb_dq_rmo;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_ctl.v:835:   // |        1           |    2    |    3    |    4     |     5    |          |          |
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_ctl.v:855:   // |        1              |    2     |   3    |    4    |    5    |    6    |          | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_asi_decode.v:125:	dtsb_8k_ptr | dtsb_64k_ptr | dtsb_dir_ptr | itsb_8k_ptr | itsb_64k_ptr ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_asi_decode.v:205:    dcsm_in     | dcsm_access   | icsm_in   |
piton/design/chip/tile/sparc/lsu/rtl/lsu_asi_decode.v:211:    dcsm_in     |   icsm_in     |
piton/design/chip/tile/sparc/lsu/rtl/lsu_asi_decode.v:233:    icsm_in     |   icsm_access ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_asi_decode.v:237:    dcsm_in     |   dcsm_access ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_asi_decode.v:278:	blk_asif_usr_p | blk_asif_usr_plittle | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_asi_decode.v:279:	blk_plittle | blk_p | // block primary asi
piton/design/chip/tile/sparc/lsu/rtl/lsu_asi_decode.v:293:assign	as_if_user_asi_d = asi_if_user_prim_all_d | asi_if_user_sec_all_d |
piton/design/chip/tile/sparc/lsu/rtl/lsu_asi_decode.v:294:blk_asif_usr_p | blk_asif_usr_plittle | blk_asif_usr_s | blk_asif_usr_slittle ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_asi_decode.v:308:	blk_asif_usr_s | blk_asif_usr_slittle | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_asi_decode.v:309:	blk_slittle |  blk_s | // block secondary asi
piton/design/chip/tile/sparc/lsu/rtl/lsu_asi_decode.v:331:	blk_asif_usr_plittle  | blk_asif_usr_slittle |	// little
piton/design/chip/tile/sparc/lsu/rtl/lsu_asi_decode.v:394:		phy_byp_ec_asi | phy_use_ec_asi | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_asi_decode.v:395:		quad_ldd_real  | quad_ldd_real_little ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_asi_decode.v:398:assign	atomic_asi_d = nucleus_asi_exact_d | prim_asi_exact_d | sec_asi_exact_d | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_asi_decode.v:399:		asi_if_user_prim_d | asi_if_user_sec_d | phy_use_ec_asi ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_asi_decode.v:427://assign	blk_cmt_asi_d = blk_cmt_p | blk_cmt_s ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_asi_decode.v:434:	blk_asif_usr_plittle  | blk_asif_usr_slittle |	// little
piton/design/chip/tile/sparc/lsu/rtl/lsu_asi_decode.v:499: 	unimp_C | unimp_D | // Bug 4438	
piton/design/chip/tile/sparc/lsu/rtl/lsu_asi_decode.v:500:	blk_cmt_p | blk_cmt_s ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_asi_decode.v:504:	asi_internal_d | nucleus_asi_d |  primary_asi_d | secondary_asi_d | lendian_asi_d |
piton/design/chip/tile/sparc/lsu/rtl/lsu_asi_decode.v:505:	nofault_asi_d | quad_asi_d | tlb_byp_asi_d | unimp_asi_d | blk_asi_d ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:367:assign	thrid_g[0] = thread1_g | thread3_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:368:assign	thrid_g[1] = thread2_g | thread3_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:416:& (ld_inst_vld_m | st_inst_vld_m) & //bug 3681
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:465:assign tlb_daccess_excptn_m = tlb_daccess_excptn_e_d1 | tlb_illgl_pgsz_m;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:492://  (ld_inst_vld_unflushed | st_inst_vld_unflushed) & ~(pstate_priv | hpv_priv) & tlb_rd_tte_data_pbit ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:496:   assign priv_pg_usr_mode_m = (ld_inst_vld_m | st_inst_vld_m) & ~(pstate_priv_m | hpv_priv_m);
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:523://  (ld_inst_vld_unflushed | st_inst_vld_unflushed) &   // any access
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:527:assign nfo_pg_nonnfo_asi_m = (ld_inst_vld_m | st_inst_vld_m) &
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:541://  (ld_inst_vld_unflushed | st_inst_vld_unflushed) & as_if_user_asi_g & lsu_alt_space_g & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:545:   assign as_if_usr_priv_pg_m = (ld_inst_vld_m | st_inst_vld_m) & as_if_user_asi_m & lsu_alt_space_m;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:589:			~((unimp_asi_m | asi_internal_m | ~recognized_asi_m) & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:639://assign spec_access_epage = (spec_access_epage_g  | flsh_inst_g) & pg_with_ebit;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:648:		(fp_ldst_m & (ld_inst_vld_m | st_inst_vld_m))) ; // float should not use
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:659:     ~(ldst_dbl_m & fp_ldst_m) & (ld_inst_vld_m | st_inst_vld_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:665:((ld_inst_vld_m | st_inst_vld_m) & lsu_alt_space_m & ~recognized_asi_m) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:666:((ld_inst_vld_m | st_inst_vld_m) & asi_internal_m & fp_ldst_m & lsu_alt_space_m) | // Bug 4382
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:747:/*assign  priv_action = (ld_inst_vld_unflushed | st_inst_vld_unflushed) & ~lsu_asi_state[7] & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:752:assign  priv_action_m = (ld_inst_vld_m | st_inst_vld_m) & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:757:/*assign  priv_action_m = (ld_inst_vld_m | st_inst_vld_m) & ~lsu_excpctl_asi_state_m[7] & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:783:assign  spv_use_hpv_m = (ld_inst_vld_m | st_inst_vld_m) &
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:814:    //((quad_asi_m | binit_quad_asi_m) & lsu_alt_space_m & ldst_dbl_m & ~qw_align_addr) | // quad word check
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:817:    (ld_inst_vld_m | st_inst_vld_m)) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:819:    (((quad_asi_m | binit_quad_asi_m) & lsu_alt_space_m & ldst_dbl_m & ~qw_align_addr) & ld_inst_vld_m) ; // quad word check
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:830:      & ~((blk_asi_m | quad_asi_m) & lsu_alt_space_m);
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:834:      & ~((blk_asi_m | quad_asi_m) & lsu_alt_space_m);
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:840:    = (st_inst_vld_m | ld_inst_vld_m) & lsu_alt_space_m & asi_internal_m  & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:841:      ~(dw_size & (~ldst_dbl_m | fp_ldst_m)) ; //bug4149;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:864:assign  unimp_asi_used = unimp_asi_m &  (ld_inst_vld_m | st_inst_vld_m) & lsu_alt_space_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:868:assign  asi_related_trap_m = wr_to_rd_only_asi | rd_of_wr_only_asi | unimp_asi_used | asi_internal_non_xdw ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:900:	(ifill_tlb_asi_m | dfill_tlb_asi_m) & st_inst_vld_m & lsu_alt_space_m & illgl_pgsz_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:905:			stdf_maddr_not_align | lddf_maddr_not_align | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:939:    asi_related_trap_m | tlb_daccess_excptn_m |
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:953:    (priv_pg_usr_mode | as_if_usr_priv_pg | nfo_pg_nonnfo_asi | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:955:      illegal_asi_trap_g | daccess_excptn_early_g | atm_access_unsup_asi | //bug4622
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:979:  (ld_inst_vld_m | st_inst_vld_m) & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:980:  ~(lda_internal_m | sta_internal_m | early_trap_vld_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1040:assign  lsu_tlu_ttype_vld_m2 =  dmmu_miss_g | daccess_excptn | daccess_prot |
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1041:        priv_action | early_trap_vld_g  | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1044:assign lsu_ttype_vld_m2 = lsu_tlu_ttype_vld_m2 | defr_trp_taken ;  //to stb_rwctl
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1049:assign	squash_priority_g = priv_action | early_trap_vld_g | va_wtchpt_match ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1052:assign  lsu_tlu_priv_violtn_g = (priv_pg_usr_mode | as_if_usr_priv_pg) & tlb_tte_vld_g ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1055:(daccess_excptn | dmmu_va_oor_g  // Bug 5036
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1064:	~(tlu_priv_trap_g | daccess_excptn | squash_priority_g) ;   
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1083:assign	illgl_asi_action_pre_m = asi_related_trap_m | tlb_daccess_excptn_m | illegal_asi_trap_m | spv_use_hpv_m ; // bug 4181; //bug3660	
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1095:~(lsu_tlu_spec_access_epage_g | lsu_tlu_uncache_atomic_g) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1097://~(lsu_tlu_spec_access_epage_g | lsu_tlu_uncache_atomic_g) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1113:assign	lsu_flush_pipe_w = other_flush_pipe_w | ifu_lsu_flush_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1205:  (ld_inst_vld_unflushed | st_inst_vld_unflushed) & lsu_inst_vld_w ;*/
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1211:  (ld_inst_vld_unflushed | st_inst_vld_unflushed) & lsu_inst_vld_w &
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1231:((priv_pg_usr_mode | nfo_pg_nonnfo_asi |
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1240:tlu_early_flush_pipe_w | defr_trp_taken | ifu_lsu_flush_w |
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1242:(lsu_tlu_ttype_vld_m2 & ~(daccess_excptn_sel | daccess_prot_sel)) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1243:((daccess_excptn_sel | daccess_prot_sel) & ~cancel_err_flush) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1325:((st_defr_trp0 | st_defr_trp_en0) & thread0_m & flush_w_inst_vld_m);
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1327:((st_defr_trp1 | st_defr_trp_en1) & thread1_m & flush_w_inst_vld_m);
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1329:((st_defr_trp2 | st_defr_trp_en2) & thread2_m & flush_w_inst_vld_m);
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1331:((st_defr_trp3 | st_defr_trp_en3) & thread3_m & flush_w_inst_vld_m);
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1406:assign defr_trp_taken_m_din = defr_trp_taken_m |  defr_trp_taken_byp;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1455:        ~(exu_tlu_misalign_addr_jmpl_rtn_m | lsu_tlu_nonalt_ldst_m);*/
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1523:assign  dsfsr_ftype_g[5] = dmmu_va_oor_g | lsu_tlu_wtchpt_trp_g;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1527://assign  dsfsr_ftype_g[3] = lsu_tlu_illegal_asi_action_g | tlu_mmu_sync_data_excp_g;
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1533:assign  dsfsr_side_effect_g = lsu_tlu_tte_ebit_g & (ldst_xslate_g | flsh_inst_g);
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1586:        lsu_tlu_uncache_atomic_g | lsu_tlu_illegal_asi_action_g |
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1587:        lsu_tlu_flt_ld_nfo_pg_g  | dmmu_va_oor_g) |     // data access exceptions                       
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1593:        lsu_inst_vld_w & ~(ifu_lsu_flush_w | defr_trp_taken) ; // Bug 4444,5196
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1596:        daccess_prot_g | lsu_tlu_priv_action_g | lsu_tlu_wtchpt_trp_g |
piton/design/chip/tile/sparc/lsu/rtl/lsu_excpctl.v:1597:        misalign_addr_jmpl_rtn_g | misalign_addr_ldst_atm_g;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwdp.v:307:   assign st_sz_wdw_g_sel = st_sz_wdw_g | rst_tri_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwdp.v:329:   assign st_sz_dw_g_sel = st_sz_dw_g | rst_tri_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1308:   assign     lsu_ldst_inst_vld_e = ld_inst_vld_e | st_inst_vld_e;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1336:                ctu_sscan_tid[0] & (tlb_ld_inst0 | tlb_st_inst0) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1337:               	ctu_sscan_tid[1] & (tlb_ld_inst1 | tlb_st_inst1) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1338:             		ctu_sscan_tid[2] & (tlb_ld_inst2 | tlb_st_inst2) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1339:               	ctu_sscan_tid[3] & (tlb_ld_inst3 | tlb_st_inst3) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1496:      (~(memref_e | tlb_demap_vld)) ; // default for pipe
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1497:      //(~(ld_inst_vld_e | st_inst_vld_e | tlb_demap_vld)) ; // default for pipe
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1507:   assign thread_default = ~(thread_pctxt | thread_sctxt | thread_actxt);
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1548:assign  admp_rst = reset | lsu_dtlb_wr_vld_e ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1562:assign  lsu_dtlb_wr_vld_e =  local_dtlb_wr_vld_g & ~(memref_e | dtlb_wr_init_d1 | dtlb_wr_init_d2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1563://assign  lsu_dtlb_wr_vld_e =  tlu_dtlb_wr_vld_g & ~(memref_e | dtlb_done_d1 | dtlb_done_d2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1564:assign  lsu_dtlb_tag_rd_e =  tlu_dtlb_tag_rd_g & ~(memref_e | dtlb_done_d1 | dtlb_done_d2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1565:assign  lsu_dtlb_data_rd_e =  tlu_dtlb_data_rd_g & ~(memref_e | dtlb_done_d1 | dtlb_done_d2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1566:assign  lsu_dtlb_dmp_vld_e =  tlu_dtlb_dmp_vld_g & ~(memref_e | dtlb_done_d1 | dtlb_done_d2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1568:assign  lsu_dtlb_csm_rd_e = tlu_dtlb_csm_rd_g & ~(memref_e | dtlb_done_d1 | dtlb_done_d2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1573:assign  lsu_dtlb_dmp_all_e_tmp =  tlu_dtlb_dmp_all_g & ~(memref_e | dtlb_done_d1 | dtlb_done_d2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1576:assign  lsu_dtlb_rwindex_vld_e =  tlu_dtlb_rw_index_vld_g & ~(memref_e | dtlb_wr_init_d1 | dtlb_wr_init_d2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1577://assign  lsu_dtlb_rwindex_vld_e =  tlu_dtlb_rw_index_vld_g & ~(memref_e | dtlb_done_d1 | dtlb_done_d2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1579:// assign lsu_dtlb_invalid_all_w2 = reset | tlu_dtlb_invalidate_all_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1634://assign  dtlb_done =   lsu_dtlb_wr_vld_e  | lsu_dtlb_tag_rd_e | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1635:assign  dtlb_done =   	lsu_dtlb_tag_rd_e | lsu_dtlb_data_rd_e |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1639:			lsu_dtlb_dmp_vld_e | dtlb_inv_all_e ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1641:assign  dtlb_inv_all_e = tlu_dtlb_invalidate_all_g & ~(memref_e | dtlb_done_d1 | dtlb_done_d2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1778:assign  ldsta_internal_e = sta_internal_e | lda_internal_e ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1795:   assign stxa_internal_m = sta_internal_m & ~(dtagv_diagnstc_asi_m | dc_diagnstc_asi_m);
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1840:	(lsu_asi_state[7:0] == 8'h21) & ~(pctxt_va_vld | sctxt_va_vld) &
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1929:    ((hpv_priv_e & hpstate_en_e) & ~(alt_space_e & (as_if_user_asi_e | tlb_byp_asi_e)));
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:1991:assign	lsu_dc_iob_access_e = dcache_iob_wr_e | dcache_iob_rd_e ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2062:   assign dfture_tap_rd_default = ~| dfture_tap_rd[2:0];
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2127:assign  mrgnctl_wr_en = ((mrgnctl_state_en & asi_st_vld_g) | mrgn_tap_wr_en | ~dctl_rst_l) & ~sehold; //bug 4508
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2148:	bistctl_state_en | ldiagctl_state_en | // lsu's asi42 should not set asi queue.
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2161:	~(ldiagctl_va_vld | bistctl_va_vld | instmsk_va_vld) &
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2208:assign  misc_tap_rd_sel = mrgn_tap_rd_en | bist_tap_rd_en |  dfture_tap_rd_sel ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2223:   assign     misc_tap_rd_sel = mrgn_tap_rd | bist_tap_rd |  dfture_tap_rd_or ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2246://                         ((pid_state_en | va_wtchpt_en) & ld_inst_vld_unflushed) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2258:assign	lsu_asi_rd_en = (lsu_asi_rd_sel | lsu_va_wtchpt_sel_g) & ~dctl_early_flush_w ; //add va_wtchpt
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2262:assign  misc_asi_rd_en = (bistctl_state_en | mrgnctl_state_en | ldiagctl_state_en) & ld_inst_vld_unflushed ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2266:assign        lsu_local_ldxa_tlbrd_sel_g  =  (lsu_tlb_tag_rd_vld_g | lsu_tlb_data_rd_vld_g | lsu_tlb_csm_rd_vld_g) & ~rst_tri_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2268:assign        lsu_local_ldxa_tlbrd_sel_g  =  (lsu_tlb_tag_rd_vld_g | lsu_tlb_data_rd_vld_g) & ~rst_tri_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2272:assign        lsu_local_diagnstc_tagrd_sel_g  =  (~(lsu_local_ldxa_sel_g | lsu_local_ldxa_tlbrd_sel_g |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2276:assign  lsu_diagnstc_asi_rd_en  =  lsu_asi_rd_en | dtagv_diagnstc_rd_g  ; //Bug 3959
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2277://assign  lsu_diagnstc_asi_rd_en  =  lsu_asi_rd_en | dtagv_diagnstc_rd_g  | lsu_local_ldxa_tlbrd_sel_g;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2308:  lsuctl_illgl_va | pscxt_ldxa_illgl_va | mrgnctl_illgl_va | asi42_illgl_va ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2406:assign   dcache_arry_data_sel_e = lsu_bist_rvld_e | ld_inst_vld_e | dcache_iob_rd_e ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2462:        ld_stb0_full_raw_g | ld_stb1_full_raw_g |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2463:        ld_stb2_full_raw_g | ld_stb3_full_raw_g |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2464:        ld_stb0_partial_raw_g | ld_stb1_partial_raw_g |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2465:        ld_stb2_partial_raw_g | ld_stb3_partial_raw_g ; */
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2500://assign	dtlb_perror_en_w = tte_data_perror_unc_en | tte_data_perror_corr_en ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2534:(~(|lsu_way_hit[`L1D_WAY_ARRAY_MASK]) | ~dcache_enable_g | ~(tlb_cam_hit_g | lsu_dtlb_bypass_g) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2535:  ldxa_internal | ldd_force_l2access_g | atomic_g |  endian_mispred_g | // remove stb_cam_hit
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2536:  dcache_rd_parity_error | dtag_perror_g) & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2538:	//~(tte_data_perror_unc_en | tte_data_perror_corr_en | (dc_diagnstc_asi_g & lsu_alt_space_g)) & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2545:((|lsu_way_hit[`L1D_WAY_ARRAY_MASK])  & dcache_enable_g & (tlb_cam_hit_g | lsu_dtlb_bypass_g) &  //bug3702
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2549://~(tte_data_perror_unc_en | tte_data_perror_corr_en | (dc_diagnstc_asi_g & lsu_alt_space_g)) &
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2563://SC     ~(ldxa_internal | stxa_internal | early_trap_vld_g) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2572://SC     ~(ldxa_internal | stxa_internal);
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2633://  (l2fill_vld_g & ~(unc_err_trap_g | l2fill_fpld_g))  	      | // fill
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2643:  (l2fill_vld_m & ~(unc_err_trap_m | l2fill_fpld_m))  	      | // fill
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2677:assign	bld_rst = reset | lsu_bld_reset ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2729:        (l2fill_vld_g & l2fill_fpld_g & ~(unc_err_trap_g | bld_unc_err_pend_g))  | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2809:assign	lsu_dc_alt_rd_vld_e = dcache_iob_rd_e | lsu_bist_rvld_e ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2816:		lsu_dc_alt_rd_vld_e  | ~ld_inst_vld_e;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:2821:   assign dcache_rvld_e_tmp =  ld_inst_vld_e | lsu_dc_alt_rd_vld_e ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3064:(~(cache_hit & (tlb_cam_hit_g | lsu_dtlb_bypass_g)) |	// include miss in tlb;bypass
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3119:   assign lsu_ifu_dc_parity_error_w2 = (lsu_ifu_dc_parity_error_w2_q | stb_cam_hit_w2) & ld_inst_vld_w2;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3159:   assign lsu_exu_ldst_miss_w2 =  (lsu_exu_ldst_miss_w2_tmp | stb_cam_hit_w2) & ld_inst_vld_no_flush_w2;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3169:assign	lsu_st_rmo_m = (st_inst_vld_m & (binit_quad_asi_m | blk_asi_m) & lsu_alt_space_m) | blkst_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3272:  (tlb_lng_ltncy_asi_e | wr_dc_diag_asi_e | wr_dtagv_diag_asi_e | ifu_nontlb_asi_e)  
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3275:  (tlb_lng_ltncy_asi_e | wr_dc_diag_asi_e | wr_dtagv_diag_asi_e | ifu_nontlb_asi_e)  
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3278:  (tlb_lng_ltncy_asi_e | wr_dc_diag_asi_e | wr_dtagv_diag_asi_e | ifu_nontlb_asi_e)  
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3281:  (tlb_lng_ltncy_asi_e | wr_dc_diag_asi_e | wr_dtagv_diag_asi_e | ifu_nontlb_asi_e)  
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3291:wire	ldst_vld_m = ld_inst_vld_m | st_inst_vld_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3306:assign  tlb_access_en0_g = tlb_access_en0_unflushed & lsu_inst_vld_w & ~(dctl_early_flush_w | ifu_asi42_flush_g) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3307://assign  tlb_access_en0_g = tlb_access_en0_unflushed & lsu_inst_vld_w & ~(dctl_flush_pipe_w | ifu_asi42_flush_g) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3308:assign  tlb_access_en1_g = tlb_access_en1_unflushed & lsu_inst_vld_w & ~(dctl_early_flush_w | ifu_asi42_flush_g) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3309:assign  tlb_access_en2_g = tlb_access_en2_unflushed & lsu_inst_vld_w & ~(dctl_early_flush_w | ifu_asi42_flush_g) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3310:assign  tlb_access_en3_g = tlb_access_en3_unflushed & lsu_inst_vld_w & ~(dctl_early_flush_w | ifu_asi42_flush_g) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3372:assign  nontlb_asi0 = dc0_diagnstc_asi | dtagv0_diagnstc_asi | ifu_nontlb0_asi ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3392:assign  nontlb_asi1 = dc1_diagnstc_asi | dtagv1_diagnstc_asi | ifu_nontlb1_asi ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3412:assign  nontlb_asi2 = dc2_diagnstc_asi | dtagv2_diagnstc_asi | ifu_nontlb2_asi ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3432:assign  nontlb_asi3 = dc3_diagnstc_asi | dtagv3_diagnstc_asi | ifu_nontlb3_asi ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3456:tlb_access_en0_g | tlb_access_en1_g | tlb_access_en2_g | tlb_access_en3_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3458:tlb_access_rst0 | tlb_access_rst1 | tlb_access_rst2 | tlb_access_rst3 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3467:// shift | wr | din for entry
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3488:// shift | wr | Entry Written ?
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3547:assign	asi_sel_thrd0 = ~asi_fifo0_q[1] & ~asi_fifo0_q[0] & (tlb_ld_inst0 | tlb_st_inst0) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3548:assign	asi_sel_thrd1 = ~asi_fifo0_q[1] &  asi_fifo0_q[0] & (tlb_ld_inst1 | tlb_st_inst1) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3549:assign	asi_sel_thrd2 =  asi_fifo0_q[1] & ~asi_fifo0_q[0] & (tlb_ld_inst2 | tlb_st_inst2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3550:assign	asi_sel_thrd3 =  asi_fifo0_q[1] &  asi_fifo0_q[0] & (tlb_ld_inst3 | tlb_st_inst3) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3611:  tlu_lsu_stxa_ack | tlu_lsu_ldxa_async_data_vld |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3612:  ifu_tlb_rd_cmplt0 | ifu_tlb_rd_cmplt1 | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3613:  ifu_tlb_rd_cmplt2 | ifu_tlb_rd_cmplt3 | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3638:assign	asi_pend_non_thrd0 = asi_pend1 | asi_pend2 | asi_pend3 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3640:assign	asi_pend_non_thrd1 = asi_pend0 | asi_pend2 | asi_pend3 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3642:assign	asi_pend_non_thrd2 = asi_pend0 | asi_pend1 | asi_pend3 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3644:assign	asi_pend_non_thrd3 = asi_pend0 | asi_pend1 | asi_pend2 ; */
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3687://  (tlb_ld_inst0 | tlb_st_inst0) & ~tlb_access_blocked & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3690://  (tlb_ld_inst1 | tlb_st_inst1) & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3691://  ~(((tlb_ld_inst0 | tlb_st_inst0) & ~tlb_access_pending) | tlb_access_blocked) & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3694://  (tlb_ld_inst2 | tlb_st_inst2) & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3695://  ~(((tlb_ld_inst0 | tlb_st_inst0 | tlb_ld_inst1 | tlb_st_inst1) & ~tlb_access_pending) 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3699://  (tlb_ld_inst3 | tlb_st_inst3) & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3700://  ~(((tlb_ld_inst0 | tlb_st_inst0 | tlb_ld_inst1 | tlb_st_inst1 | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3701://    tlb_ld_inst2 | tlb_st_inst2) & ~tlb_access_pending) | tlb_access_blocked) &
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3715:        ~(tlb_access_sel_thrd2 | tlb_access_sel_thrd1 | tlb_access_sel_thrd0));
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3740:assign  tlb_st_data_sel_m[3] = ~|tlb_st_data_sel_m[2:0];
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3749:assign  tlb_st_data_sel_m[3] = ~|tlb_st_data_sel_m[2:0];*/
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3770:assign  lsu_tlu_tlb_access_tid_m[0] = tlb_access_sel_thrd1 | tlb_access_sel_thrd3 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3771:assign  lsu_tlu_tlb_access_tid_m[1] = tlb_access_sel_thrd2 | tlb_access_sel_thrd3 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3779:  dc0_diagnstc_wr_en | dc1_diagnstc_wr_en | dc2_diagnstc_wr_en | dc3_diagnstc_wr_en ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3787:  dtagv0_diagnstc_wr_en | dtagv1_diagnstc_wr_en | dtagv2_diagnstc_wr_en | dtagv3_diagnstc_wr_en ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3792:assign  diag_wr_src = dtagv_diagnstc_wr_en | dc_diagnstc_wr_en ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3820:assign diag_wr_src_sel_din = diag_wr_src_d2 & ~(memref_e | lsu_dfq_vld);
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3858:assign  ifu_asi_vld = lsu_ifu_asi_load | ifu_asi_store ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3936:assign  bsync0_en = (flush_inst0_g | mbar_inst0_g) & lsu_inst_vld_w & ~dctl_flush_pipe_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3958:assign  bsync1_en = (flush_inst1_g | mbar_inst1_g) & lsu_inst_vld_w & ~dctl_flush_pipe_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:3980:assign  bsync2_en = (flush_inst2_g | mbar_inst2_g) & lsu_inst_vld_w & ~dctl_flush_pipe_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4002:assign  bsync3_en = (flush_inst3_g | mbar_inst3_g) & lsu_inst_vld_w & ~dctl_flush_pipe_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4329://SC   (ld_inst_vld_unflushed | st_inst_vld_unflushed) & ~(pstate_priv | hpv_priv) & tlb_rd_tte_data[`STLB_DATA_P] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4343://SC   (ld_inst_vld_unflushed | st_inst_vld_unflushed) &   // any access
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4349://SC   (ld_inst_vld_unflushed | st_inst_vld_unflushed) & as_if_user_asi_g & lsu_alt_space_g & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4381://SC      (ld_inst_vld_unflushed | st_inst_vld_unflushed) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4388://SC      ~(ldst_dbl_g & fp_ldst_g) & (ld_inst_vld_unflushed | st_inst_vld_unflushed) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4393://SC (ld_inst_vld_unflushed | st_inst_vld_unflushed) &
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4404://SC     ((priv_pg_usr_mode | as_if_usr_priv_pg | nfo_pg_nonnfo_asi | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4405://SC     atm_access_w_nc | atm_access_unsup_asi)) 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4408://SC     asi_related_trap_g | quad_asi_non_ldstda | tlb_daccess_excptn_g |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4409://SC     illegal_asi_trap_g | spv_use_hpv | binit_asi_non_ldda | wr_to_strm_sync | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4479:/*assign  priv_action = (ld_inst_vld_unflushed | st_inst_vld_unflushed) & ~lsu_asi_state[7] & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4482://SC assign  priv_action_m = (ld_inst_vld_m | st_inst_vld_m) & ~lsu_dctl_asi_state_m[7] & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4501://SC assign  spv_use_hpv = (ld_inst_vld_unflushed | st_inst_vld_unflushed) &
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4536://SC    ((quad_asi_m | binit_quad_asi_m) & lsu_alt_space_m & ldst_dbl_m & ~qw_align_addr) | // quad word check
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4539://SC     (ld_inst_vld_m | st_inst_vld_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4550://SC     = (st_inst_vld_m | ld_inst_vld_m) & lsu_alt_space_m & asi_internal_m  & ~(dw_size & ~ldst_dbl_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4570://SC assign  unimp_asi_used = unimp_asi_m &  (ld_inst_vld_m | st_inst_vld_m) & lsu_alt_space_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4571://assign  asi_related_trap_m = wr_to_rd_only_asi | rd_of_wr_only_asi | unimp_asi_used | asi_internal_non_xdw ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4573://SC assign  early_trap_vld_m =  stdf_maddr_not_align | lddf_maddr_not_align | mem_addr_not_align ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4618:  ~(early_trap_vld_g | priv_action | va_wtchpt_match | dmmu_miss_g)) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4623://SC assign  lsu_tlu_async_dacc_err_g = unc_err_trap_g | tlb_asi_unc_err_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4642:assign  lsu_tlu_nonalt_ldst_m =  (st_inst_vld_m | ld_inst_vld_m) & ~lsu_alt_space_m  ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4643:assign  lsu_tlu_xslating_ldst_m = (st_inst_vld_m | ld_inst_vld_m) & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4651:	(~(thread_pctxt | thread_sctxt) &  // default to nucleus - translating asi
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4652:	~(alt_space_e & (asi_internal_e | ~recognized_asi_e ))) ; //bug3660
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4665:assign  lsu_tlu_write_op_m = st_inst_vld_m | atomic_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4672:  //sta_internal_m  | lda_internal_m |  // internal asi
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4689://SC //assign	lsu_flush_pipe_w = other_flush_pipe_w | ifu_tlu_flush_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4772://SC   (ld_inst_vld_unflushed | st_inst_vld_unflushed) & lsu_inst_vld_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4777://SC   (ld_inst_vld_unflushed | st_inst_vld_unflushed) & lsu_inst_vld_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4785://SC assign  lsu_tlu_asi_rd_unc = asi_tte_data_perror | asi_tte_tag_perror ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4789:assign  lsu_ifu_tlb_data_ue = tte_data_perror_unc | asi_tte_data_perror ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4794://SC assign  tlb_data_ue_g = tte_data_perror_unc | asi_tte_data_perror ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4907:(l2_unc_error_w2 | bld_unc_err_pend_w2) & ~lsu_ifu_err_addr_b39 & ~bld_squash_err_w2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4909:(l2_corr_error_w2 | bld_corr_err_pend_w2) & ~bld_squash_err_w2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:4925:  ((lsu_cpx_pkt_ld_err[0] | lsu_cpx_ld_dtag_perror_e | lsu_cpx_ld_dcache_perror_e) & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5054://assign	tlb_err_en_w2[0] = (tte_data_perror_unc_w2 | tte_data_perror_corr_w2) & thread0_w2 ;	
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5109:assign	misc_sel = asi_tte_data_perror_w2 | asi_tte_tag_perror_w2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5292://  ldbyp0_vld | ldbyp1_vld | ldbyp2_vld | ldbyp3_vld ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5377:assign  intld_byp_cmplt[0] = (ld_thrd_byp_sel_e[0] & ~(ldbyp0_fpld | squash_byp_cmplt[0])) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5378:assign  intld_byp_cmplt[1] = (ld_thrd_byp_sel_e[1] & ~(ldbyp1_fpld | squash_byp_cmplt[1])) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5379:assign  intld_byp_cmplt[2] = (ld_thrd_byp_sel_e[2] & ~(ldbyp2_fpld | squash_byp_cmplt[2])) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5380:assign  intld_byp_cmplt[3] = (ld_thrd_byp_sel_e[3] & ~(ldbyp3_fpld | squash_byp_cmplt[3])) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5404:  //~(ld_inst_vld_unflushed | st_inst_vld_unflushed) ;  // no ld/st in pipe.
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5415:assign	lmq_byp_data_fmx_sel[0] = (int_ldxa_vld | cfg_asi_lsu_ldxa_vld_w2) & thread0_w2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5416:assign	lmq_byp_data_fmx_sel[1] = (int_ldxa_vld | cfg_asi_lsu_ldxa_vld_w2) & thread1_w2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5417:assign	lmq_byp_data_fmx_sel[2] = (int_ldxa_vld | cfg_asi_lsu_ldxa_vld_w2) & thread2_w2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5418:assign	lmq_byp_data_fmx_sel[3] = (int_ldxa_vld | cfg_asi_lsu_ldxa_vld_w2) & thread3_w2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5535:assign	mref_vld0 = (memref_d | memref_e) & ~(lsu_ldst_miss_w2 & thread0_w2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5536:assign	mref_vld1 = (memref_d | memref_e) & ~(lsu_ldst_miss_w2 & thread1_w2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5537:assign	mref_vld2 = (memref_d | memref_e) & ~(lsu_ldst_miss_w2 & thread2_w2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5538:assign	mref_vld3 = (memref_d | memref_e) & ~(lsu_ldst_miss_w2 & thread3_w2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5548:assign  lmq_byp_data_sel0[0] = ld_stb_full_raw_w3 & ~(ldd_force_l2access_w3 | atomic_w3 | dtlb_perror_en_w3)  & thread0_w3 & ld_inst_vld_w3 ;  
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5553:			~(fraw_annul0 | fraw_annul0_d1 | ldst_miss0 | ldst_miss0_d1); // Bug 3053,3180
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5554://assign  lmq_byp_data_sel0[1] = mref_vld0_d1 & thread0_e & ~ifu_lsu_casa_e & ~(fraw_annul0 | fraw_annul0_d1); // Bug 3053
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5555://assign  lmq_byp_data_sel0[1] = memref_e & thread0_e & ~ifu_lsu_casa_e & ~(fraw_annul0 | fraw_annul0_d1);
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5566:assign  lmq_byp_data_sel1[0] = ld_stb_full_raw_w3 & ~(ldd_force_l2access_w3 | atomic_w3 | dtlb_perror_en_w3) & ld_inst_vld_w3 & thread1_w3 ;   
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5568:			~(fraw_annul1 | fraw_annul1_d1 | ldst_miss1 | ldst_miss1_d1); // Bug 3053,3180
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5570://assign  lmq_byp_data_sel1[1] = mref_vld1_d1 & thread1_e & ~ifu_lsu_casa_e & ~(fraw_annul1 | fraw_annul1_d1);
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5571://assign  lmq_byp_data_sel1[1] = memref_e & thread1_e & ~ifu_lsu_casa_e & ~(fraw_annul1 | fraw_annul1_d1); // Bug 3053
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5581:assign  lmq_byp_data_sel2[0] = ld_stb_full_raw_w3 & ~(ldd_force_l2access_w3 | atomic_w3 | dtlb_perror_en_w3) & ld_inst_vld_w3 & thread2_w3 ;   
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5584:			~(fraw_annul2 | fraw_annul2_d1 | ldst_miss2 | ldst_miss2_d1); // Bug 3053,3180
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5585://assign  lmq_byp_data_sel2[1] = memref_e & thread2_e & ~ifu_lsu_casa_e & ~(fraw_annul2 | fraw_annul2_d1); // Bug 3053
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5595:assign  lmq_byp_data_sel3[0] = ld_stb_full_raw_w3 & ~(ldd_force_l2access_w3 | atomic_w3 | dtlb_perror_en_w3) & ld_inst_vld_w3 & thread3_w3 ;   
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5597:			~(fraw_annul3 | fraw_annul3_d1 | ldst_miss3 | ldst_miss3_d1); // Bug 3053,3180
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5598://assign  lmq_byp_data_sel3[1] = memref_e & thread3_e & ~ifu_lsu_casa_e & ~(fraw_annul3 | fraw_annul3_d1); // Bug 3053
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5623:  //~(ld_inst_vld_e | st_inst_vld_e) ; // no ld/st in pipe. 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5628:	ldbyp0_vld : (ldbyp0_vld & ~(ldbyp3_vld | ldbyp2_vld | ldbyp1_vld)) ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5630:	(ldbyp1_vld & ~ldbyp0_vld) : (ldbyp1_vld & ~(ldbyp3_vld | ldbyp2_vld)) ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5632:	(ldbyp2_vld & ~(ldbyp0_vld | ldbyp1_vld)) : (ldbyp2_vld & ~ldbyp3_vld) ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5634:	(ldbyp3_vld & ~(ldbyp0_vld | ldbyp1_vld | ldbyp2_vld)) : ldbyp3_vld ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5645:      ~(ldbyp0_vld | ldbyp1_vld);                       
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5647:      ~(ldbyp0_vld | ldbyp1_vld | ldbyp2_vld) ; */
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5663://assign ld_thrd_byp_mxsel_m[3]    =  ~|ld_thrd_byp_sel_m[2:0];
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5668:assign ld_thrd_byp_mxsel_m[3]  =    (~|ld_thrd_byp_sel_m[2:0]) |  rst_tri_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5680://assign ld_thrd_byp_mxsel_g[3]    =  ~|ld_thrd_byp_sel_g[2:0];
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5683:assign  lmq_byp_ldxa_mxsel0[2]   = ~|lmq_byp_ldxa_sel0[1:0];
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5685:assign  lmq_byp_ldxa_mxsel1[2]   = ~|lmq_byp_ldxa_sel1[1:0];
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5687:assign  lmq_byp_ldxa_mxsel2[2]   = ~|lmq_byp_ldxa_sel2[1:0];
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5689:assign  lmq_byp_ldxa_mxsel3[2]   = ~|lmq_byp_ldxa_sel3[1:0];
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5691:assign  lmq_byp_data_mxsel0[0] =   lmq_byp_data_sel0[0] & ~rst_tri_en |  sehold;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5694:assign  lmq_byp_data_mxsel0[3]   = (~|lmq_byp_data_sel0[2:0] | rst_tri_en) & ~sehold;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5696:assign  lmq_byp_data_mxsel1[0] =   lmq_byp_data_sel1[0] & ~rst_tri_en |  sehold;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5699:assign  lmq_byp_data_mxsel1[3]   = (~|lmq_byp_data_sel1[2:0] | rst_tri_en) & ~sehold;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5701:assign  lmq_byp_data_mxsel2[0] =   lmq_byp_data_sel2[0] & ~rst_tri_en |  sehold;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5704:assign  lmq_byp_data_mxsel2[3]   = (~|lmq_byp_data_sel2[2:0] | rst_tri_en) & ~sehold;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5706:assign  lmq_byp_data_mxsel3[0] =   lmq_byp_data_sel3[0] & ~rst_tri_en |  sehold;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5709:assign  lmq_byp_data_mxsel3[3]   = (~|lmq_byp_data_sel3[2:0] | rst_tri_en) & ~sehold;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5734:	((cam_perr_unc1 | asi_data_perr1 | asi_tag_perr1 | ifu_unc_err1) & lsu_nceen_d1[1]) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5737:	((cam_perr_unc2 | asi_data_perr2 | asi_tag_perr2 | ifu_unc_err2) & lsu_nceen_d1[2]) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5740:	((cam_perr_unc3 | asi_data_perr3 | asi_tag_perr3 | ifu_unc_err3) & lsu_nceen_d1[3]) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5843:	(pmem_unc_error_tmp | bld_unc_err_pend_g) & ~bld_squash_err_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5855:	(((cam_perr_unc_g | asi_data_perr_g | asi_tag_perr_g | ifu_unc_err_g) & nceen_g) | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5893:assign	sel_dfq_tid = pmem_unc_error_g | atm_st_unc_err_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5922://assign  sync_error_sel = tte_data_perror_unc | tte_data_perror_corr ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5930:assign	async_error_sel = asi_data_perr_g | asi_tag_perr_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5934:assign	lsu_err_addr_sel[2] = ~(sync_error_sel | async_error_sel) | rst_tri_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5981:(l2_unc_error_w2 | bld_unc_err_pend_w2) & lsu_ifu_err_addr_b39 & ~bld_squash_err_w2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5990:~(intrpt_disp_asi_g | stxa_stall_asi_g | (ifu_nontlb_asi_g & ~ifu_asi42_flush_g) | tlb_lng_ltncy_asi_g) & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:5997:        //.din    (stxa_internal & ~(stxa_stall_asi_g | tlb_lng_ltncy_asi_g) & lsu_inst_vld_w),
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6086:assign  atomic_m = casa_m | ldstub_m | swap_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6137:assign  lmq_pkt_vld_g = ld_pcx_pkt_vld_g | pref_inst_g ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6148:(quad_asi_g | blk_asi_g ) & lsu_alt_space_g & ld_inst_vld_unflushed ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6164:(dtlb_bypass_m & (phy_use_ec_asi_m | phy_byp_ec_asi_m) & lsu_alt_space_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6180:  ((quad_asi_g | binit_quad_asi_g | blk_asi_g)  & lsu_alt_space_g & ldst_dbl_g & ld_inst_vld_unflushed) |  // quad-ld
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6325://assign  lsu_bendian_access_g = (ld_inst_vld_unflushed | st_inst_vld_unflushed) ?
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6330:assign  bendian_pred_m = (ld_inst_vld_m | st_inst_vld_m) ?
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6417:   assign write_16byte_e = l2fill_vld_e | lsu_bist_wvld_e;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6420:    write_16byte_e  |   waddr_dcd[0] ;    
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6422:    write_16byte_e  |   waddr_dcd[1]    |   
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6426:    write_16byte_e  |   waddr_dcd[2]    |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6429:    write_16byte_e  |   waddr_dcd[3]    |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6433:    write_16byte_e  |   waddr_dcd[4]    |     
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6436:    write_16byte_e  |   waddr_dcd[5]    |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6440:    write_16byte_e  |   waddr_dcd[6]    |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6443:    write_16byte_e  |   waddr_dcd[7]    |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6447:    write_16byte_e  |   waddr_dcd[8] ;    
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6449:    write_16byte_e  |   waddr_dcd[9]    |   
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6453:    write_16byte_e  |   waddr_dcd[10]   |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6456:    write_16byte_e  |   waddr_dcd[11]   |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6460:    write_16byte_e  |   waddr_dcd[12]   |     
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6463:    write_16byte_e  |   waddr_dcd[13]   |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6467:    write_16byte_e  |   waddr_dcd[14]   |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6470:    write_16byte_e  |   waddr_dcd[15]   |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6566://assign  byp_baddr_m[15:0] = (~(ld_inst_vld_m | st_inst_vld_m)) ? misc_baddr_m[15:0] : baddr_m[15:0] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6568:assign  byp_baddr_m[7:0] = (~(ld_inst_vld_m | st_inst_vld_m)) ? misc_baddr_m[7:0] : baddr_m[7:0] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6574:assign  signed_ldst_m = (ld_inst_vld_m | st_inst_vld_m) ?
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6582:   assign signed_ldst_hw_m = signed_ldst_m & ( byp_byte_m | byp_hword_m );
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6583://   assign unsigned_ldst_hw_m = unsigned_ldst_m & ( byp_byte_m | byp_hword_m );
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6585:   assign signed_ldst_w_m = signed_ldst_m & ( byp_byte_m | byp_hword_m | byp_word_m );
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6586://   assign unsigned_ldst_w_m = unsigned_ldst_m & ( byp_byte_m | byp_hword_m | byp_word_m );
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6588://C assign  align_bytes_msb[7:0] = (ld_inst_vld_unflushed | st_inst_vld_unflushed) ? lsu_l1hit_bytes_msb_g[7:0] :
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6591://assign  align_bytes_msb[7:0] = (ld_inst_vld_unflushed | st_inst_vld_unflushed) ? lsu_l1hit_bytes_msb_g[7:0] :
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6628:  =  merged_addr_m[4] & ~(~bendian_pred_m & (byp_hword_m | byp_word_m)) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6634:  =  merged_addr_m[7] | (merged_addr_m[0] & ~bendian_pred_m & ~(byp_byte_m | byp_hword_m | byp_word_m))  |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6667://assign  swap0_sel_byte7   = ~bendian_pred_m & ~(byp_word_m | byp_hword_m | byp_byte_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6673:assign  swap1_sel_byte6   = ~bendian_pred_m & ~(byp_word_m | byp_hword_m | byp_byte_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6679:assign  swap2_sel_byte5   = ~bendian_pred_m & ~(byp_word_m | byp_hword_m | byp_byte_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6685:assign  swap3_sel_byte4   = ~bendian_pred_m & ~(byp_word_m | byp_hword_m | byp_byte_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6688:assign  swap4_sel_byte3   = ~bendian_pred_m & ~(byp_word_m | byp_hword_m | byp_byte_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6694:assign  swap5_sel_byte2   = ~bendian_pred_m & ~(byp_word_m | byp_hword_m | byp_byte_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6700:assign  swap6_sel_byte1   = ~bendian_pred_m & ~(byp_word_m | byp_hword_m | byp_byte_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6706:assign  swap7_sel_byte0   = ~bendian_pred_m & ~(byp_word_m | byp_hword_m | byp_byte_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6723:  ~(rjust0_sel_sbyte1 | rjust0_sel_sbyte2 | rjust0_sel_sbyte3 |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6724:    rjust0_sel_sbyte4 | rjust0_sel_sbyte5 | rjust0_sel_sbyte6 |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6759:  ~(rjust1_sel_sbyte3 | rjust1_sel_sbyte5 | rjust1_sel_sbyte7) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6830:assign merge0_sel_byte3_default_m = ~ (merge0_sel_byte0_m | merge0_sel_byte1_m | merge0_sel_byte2_m);
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6856:   assign merge0_sel_byte7_default_m = ~(merge0_sel_byte4_m | merge0_sel_byte5_m |  merge0_sel_byte6_m);
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6859:  merge0_sel_byte0_m |  merge0_sel_byte1_m | merge0_sel_byte2_m | merge0_sel_byte3_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6878:   assign merge1_sel_byte3_default_m = ~( merge1_sel_byte0_m | merge1_sel_byte1_m | merge1_sel_byte2_m);
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6896:   assign merge1_sel_byte7_default_m = ~( merge1_sel_byte4_m | merge1_sel_byte5_m | merge1_sel_byte6_m);
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6899:  (merge1_sel_byte0_m |  merge1_sel_byte1_m | merge1_sel_byte2_m | merge1_sel_byte3_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6902:  (merge1_sel_byte4_m |  merge1_sel_byte5_m | merge1_sel_byte6_m | merge1_sel_byte7_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6921:   assign merge2_sel_byte6_default_m  = ~(merge2_sel_byte1_m | merge2_sel_byte2_m | merge2_sel_byte5_m);
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6924:(merge2_sel_byte1_m | merge2_sel_byte2_m | merge2_sel_byte5_m | merge2_sel_byte6_m);   
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6941:assign merge3_sel_byte7_default_m  =  ~(merge3_sel_byte0_m | merge3_sel_byte3_m | merge3_sel_byte4_m);
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:6944:(merge3_sel_byte0_m | merge3_sel_byte3_m | merge3_sel_byte4_m | merge3_sel_byte7_m);
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:7091:                   d_tsb_unimp_m | i_tsb_unimp_m |
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:7092:                   pctxt_unimp_m | sctxt_unimp_m;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:7094:assign	unimp_asi_m = unimp_asi_tmp | unimp_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:7095:assign	recognized_asi_m = recognized_asi_tmp | unimp_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:7132:assign swap_sel_default_g = ~ (st_hw_le_g | st_w_or_dbl_le_g | st_x_le_g);
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:7133:assign swap_sel_default_byte_7_2_g = ~ (st_w_or_dbl_le_g | st_x_le_g);
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:7135:assign  st_hw_le_g = (st_sz_hw_g & ~bendian_g) & (~stdbl_g | fp_ldst_g) & st_inst_vld_unflushed ;  //0-in bug
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:7139:assign  st_x_le_g = (st_sz_dw_g & (~stdbl_g | fp_ldst_g)  & ~bendian_g) &  st_inst_vld_unflushed;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:7149:assign	blkst_m = blkst_m_tmp & ~(st_inst_vld_m  | flsh_inst_m 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:7390:   assign lsu_bist_e = lsu_bist_wvld_e | lsu_bist_rvld_e;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:7433:{`L1D_ADDRESS_HI+1{lsu_bist_wvld_e | lsu_bist_rvld_e}} & {mbist_dcache_index[`L1D_ADDRESS_HI-4:0], mbist_dcache_word, 3'b000} | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:7627:assign	dctl_flush_pipe_w = other_flush_pipe_w | ifu_lsu_flush_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:7629:assign  dctl_early_flush_w = (lsu_local_early_flush_g | tlu_early_flush_pipe2_w | ifu_lsu_flush_w) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:7635:assign  dcfill_size_mx_sel_e  =  lsu_dc_iob_access_e | lsu_diagnstc_wr_src_sel_e;    
piton/design/chip/tile/sparc/lsu/rtl/lsu_dctl.v.pyv:7646://assign  lsu_dcfill_data_mx_sel_e  =   (dcache_iob_wr_e | dcache_iob_rd_e | lsu_bist_wvld_e);   
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:551:assign  lsu_stb_rd_tid[0]  =  st1_pcx_rq_sel_d1 | st3_pcx_rq_sel_d1;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:552:assign  lsu_stb_rd_tid[1]  =  st2_pcx_rq_sel_d1 | st3_pcx_rq_sel_d1;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:556:assign	lsu_ramtest_rd_w = lsu_dcache_iob_rd_w | ifu_lsu_fwd_data_vld ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:758:assign	qctl1_flush_pipe_w = other_flush_pipe_w | ifu_lsu_flush_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:788://         ld0_sec_hit_g | ld1_sec_hit_g | ld2_sec_hit_g | ld3_sec_hit_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:814:         ld0_sec_hit_w2 | ld1_sec_hit_w2 | ld2_sec_hit_w2 | ld3_sec_hit_w2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:850:assign  lmq_byp_misc_sel_e[3] = ~|lmq_byp_misc_sel_e[2:0];
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1035:assign  imiss_pkt_vld =  ifu_lsu_pcxreq_d & ~(imiss_pcx_rq_sel_d1 | imiss_pcx_rq_sel_d2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1087:  (reset | fpop_pcx_rq_sel) ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1088:  //(reset | fpop_pcx_rq_sel_d1) ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1174:	strm_pkt_vld_unmasked & ~(strm_pcx_rq_sel_d1 | lsu_spu_ldst_ack | spu_ack_d1);
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1399:   assign     bld_thrd_din[0] = ld1_inst_vld_unflushed | ld3_inst_vld_unflushed;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1400:   assign     bld_thrd_din[1] = ld2_inst_vld_unflushed | ld3_inst_vld_unflushed;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1404:                              ld0_inst_vld_unflushed | ld1_inst_vld_unflushed | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1405:                              ld2_inst_vld_unflushed | ld3_inst_vld_unflushed );
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1460:  assign	bld_din = bld_g | bld_dout ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1465:	reset | bld_perr_kill_w2 |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1642:        (full_raw_w2 & ~(stb_cam_mhit_w2 | ldq_hit_w2 | io_ld_w2)) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1643:        //(full_raw_w2 & ~(stb_cam_mhit_w2 | ldq_hit_w2 | io_ld_w2)) ; // Bug 3624
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1647:        (partial_raw_w2 | stb_cam_mhit_w2 | ldq_hit_w2 | 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1649:        //(partial_raw_w2 | stb_cam_mhit_w2 | ldq_hit_w2 | (io_ld_w2 & stb_not_empty_w2)) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1742:assign  atomic_g = casa_g | lsu_swap_g | lsu_ldstub_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1790:// |       1       |        2       |         3          |        4       |        5        |        6    |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1798:  (reset | (ld0_pcx_rq_sel_d2 & ~(pcx_req_squash_d1 | ld0_inst_vld_g | bld_annul_d1[0] | dtag_perr_pkt2_vld_d1[0]))) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1800:  //(reset | (ld0_pcx_rq_sel_d2 & ~(pcx_req_squash_d1 | ld0_inst_vld_g | bld_annul_d1[0]))) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1807:        ((lsu_ld_hit_g | lsu_ld_miss_g) & (ld_stb_partial_raw_g | (ld_stb_full_raw_g & ldst_dbl_g))))
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1817:        //((lsu_ld_hit_g | lsu_ld_miss_g) & (ld_stb_partial_raw_g)))
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1821:assign ld0_l2cache_rq = ld0_l2cache_rq_g | ld0_ldbl_rq_w2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1843:assign  atomic_or_ldxa_internal_rq_m  =  atomic_m | lda_internal_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1856:                           ~(ld1_pkt_vld_unmasked | ld2_pkt_vld_unmasked | ld3_pkt_vld_unmasked);
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1872://assign lsu_ld0_spec_vld_kill_w2  =  ld0_spec_pick_vld_w2 & (~ld0_pkt_vld_unmasked | ld0_l2cache_rq_kill | ld0_ldbl_rq_w2 | non_l2bnk_mx0_d1) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1873:assign lsu_ld0_spec_vld_kill_w2  =  ld0_spec_pick_vld_w2 & (~ld0_l2cache_rq_w2 | ld0_l2cache_rq_kill | ld0_ldbl_rq_w2 | non_l2bnk_mx0_d1) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1875:assign  ld0_pkt_vld_tmp =  ld0_pkt_vld_unmasked & ~(ld0_pcx_rq_sel_d1 | ld0_pcx_rq_sel_d2) &
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1876:                      ~(ld0_l2cache_rq_kill | ld0_ldbl_rq_w2) &
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1879:assign  ld0_pkt_vld = ld0_pkt_vld_tmp | ld0_spec_vld_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1917:assign	ld0_unfilled_wy_en = ld0_l2cache_rq_w2_tmp | ld0_ldbl_rq_w2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:1941:assign	ld0_fill_reset_d2 = ld0_fill_reset_d2_tmp | ld0_l2cache_rq_kill ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2000:  (reset | (ld1_pcx_rq_sel_d2 & ~(pcx_req_squash_d1 | ld1_inst_vld_g | bld_annul_d1[1] | dtag_perr_pkt2_vld_d1[1]))) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2002:  //(reset | (ld1_pcx_rq_sel_d2 & ~(pcx_req_squash_d1 | ld1_inst_vld_g | bld_annul_d1[1]))) | // bug2877
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2003:  //(reset | (ld1_pcx_rq_sel_d1 & ~(pcx_req_squash | ld1_inst_vld_g | bld_annul[1]))) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2008:        //((lsu_ld_hit_g | lsu_ld_miss_g) & (ld_stb_partial_raw_g))) // ldst_dbl always rqs
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2012:assign ld1_l2cache_rq =  ld1_l2cache_rq_g | ld1_ldbl_rq_w2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2029:                           ~(ld0_pkt_vld_unmasked | ld2_pkt_vld_unmasked | ld3_pkt_vld_unmasked);
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2041:assign lsu_ld1_spec_vld_kill_w2  =  ld1_spec_pick_vld_w2 & (~ld1_l2cache_rq_w2 | ld1_l2cache_rq_kill | ld1_ldbl_rq_w2 | non_l2bnk_mx1_d1) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2043:assign  ld1_pkt_vld_tmp =  ld1_pkt_vld_unmasked & ~(ld1_pcx_rq_sel_d1 | ld1_pcx_rq_sel_d2) &
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2044:                      ~(ld1_l2cache_rq_kill | ld1_ldbl_rq_w2) &
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2047:assign  ld1_pkt_vld = ld1_pkt_vld_tmp | ld1_spec_vld_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2070:assign	ld1_unfilled_wy_en = ld1_l2cache_rq_w2_tmp | ld1_ldbl_rq_w2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2094:assign	ld1_fill_reset_d2 = ld1_fill_reset_d2_tmp | ld1_l2cache_rq_kill ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2153:  (reset | (ld2_pcx_rq_sel_d2 & ~(pcx_req_squash_d1 | ld2_inst_vld_g | bld_annul_d1[2] | dtag_perr_pkt2_vld_d1[2]))) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2155:  //(reset | (ld2_pcx_rq_sel_d2 & ~(pcx_req_squash_d1 | ld2_inst_vld_g | bld_annul_d1[2]))) | // bug2877
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2156:  //(reset | (ld2_pcx_rq_sel_d1 & ~(pcx_req_squash | ld2_inst_vld_g | bld_annul[2]))) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2162:        //((lsu_ld_hit_g | lsu_ld_miss_g) & (ld_stb_partial_raw_g))) // ldst_dbl always rqs
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2166:assign ld2_l2cache_rq = ld2_l2cache_rq_g | ld2_ldbl_rq_w2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2183:                           ~(ld0_pkt_vld_unmasked | ld1_pkt_vld_unmasked | ld3_pkt_vld_unmasked);
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2195:assign lsu_ld2_spec_vld_kill_w2  =  ld2_spec_pick_vld_w2 & (~ld2_l2cache_rq_w2 | ld2_l2cache_rq_kill | ld2_ldbl_rq_w2 | non_l2bnk_mx2_d1) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2197:assign  ld2_pkt_vld_tmp = ld2_pkt_vld_unmasked & ~(ld2_pcx_rq_sel_d1 | ld2_pcx_rq_sel_d2) & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2198:                      ~(ld2_l2cache_rq_kill | ld2_ldbl_rq_w2) &
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2201:assign  ld2_pkt_vld = ld2_pkt_vld_tmp | ld2_spec_vld_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2224:assign	ld2_unfilled_wy_en = ld2_l2cache_rq_w2_tmp | ld2_ldbl_rq_w2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2247:assign	ld2_fill_reset_d2 = ld2_fill_reset_d2_tmp | ld2_l2cache_rq_kill ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2305:  (reset | (ld3_pcx_rq_sel_d2 & ~(pcx_req_squash_d1 | ld3_inst_vld_g | bld_annul_d1[3] | dtag_perr_pkt2_vld_d1[3]))) |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2307:  //(reset | (ld3_pcx_rq_sel_d2 & ~(pcx_req_squash_d1 | ld3_inst_vld_g | bld_annul_d1[3]))) | // bug 2877
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2308:  //(reset | (ld3_pcx_rq_sel_d1 & ~(pcx_req_squash | ld3_inst_vld_g | bld_annul[3]))) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2313:        //((lsu_ld_hit_g | lsu_ld_miss_g) & (ld_stb_partial_raw_g))) // ldst_dbl always rqs
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2317:assign  ld3_l2cache_rq =  ld3_l2cache_rq_g | ld3_ldbl_rq_w2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2334:                           ~(ld0_pkt_vld_unmasked | ld1_pkt_vld_unmasked | ld2_pkt_vld_unmasked);
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2347:assign lsu_ld3_spec_vld_kill_w2  =  ld3_spec_pick_vld_w2 & (~ld3_l2cache_rq_w2 | ld3_l2cache_rq_kill | ld3_ldbl_rq_w2 | non_l2bnk_mx3_d1) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2349:assign  ld3_pkt_vld_tmp = ld3_pkt_vld_unmasked & ~(ld3_pcx_rq_sel_d1 | ld3_pcx_rq_sel_d2) & 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2350:                      ~(ld3_l2cache_rq_kill | ld3_ldbl_rq_w2) &
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2353:assign  ld3_pkt_vld = ld3_pkt_vld_tmp | ld3_spec_vld_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2375:assign	ld3_unfilled_wy_en = ld3_l2cache_rq_w2_tmp | ld3_ldbl_rq_w2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2398:assign	ld3_fill_reset_d2 = ld3_fill_reset_d2_tmp | ld3_l2cache_rq_kill ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2673:        reset | lsu_tlu_pcxpkt_ack ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2730:intrpt_pkt_vld_unmasked & ~(intrpt_pcx_rq_sel_d1 | intrpt_pcx_rq_sel_d2) & intrpt_clr_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2766://assign lmq_enable[0] = ld0_inst_vld_g | pref_vld0_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2774://assign lmq_enable[0] = (ld0_inst_vld_unflushed | pref_vld0_g) & lsu_inst_vld_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2775:assign lmq_enable[0] = (ld0_inst_vld_unflushed | pref_vld0_g) & lsu_inst_vld_tmp & ~ifu_lsu_flush_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2776:assign lmq_enable[1] = (ld1_inst_vld_unflushed | pref_vld1_g) & lsu_inst_vld_tmp & ~ifu_lsu_flush_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2777:assign lmq_enable[2] = (ld2_inst_vld_unflushed | pref_vld2_g) & lsu_inst_vld_tmp & ~ifu_lsu_flush_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2778:assign lmq_enable[3] = (ld3_inst_vld_unflushed | pref_vld3_g) & lsu_inst_vld_tmp & ~ifu_lsu_flush_w ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2800:assign fwd_int_fp_pcx_mx_sel_tmp[2]=  fpop_pcx_rq_sel_d1 | fpop_pcx_rq_sel_d2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2837://assign  ld_pcx_rq_vld = ld0_pcx_rq_vld | ld1_pcx_rq_vld 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2838://      | ld2_pcx_rq_vld | ld3_pcx_rq_vld ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2871:assign st_atom_rq = st0_atom_rq | st1_atom_rq | st2_atom_rq | st3_atom_rq ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2872://assign st_atom_rq_d1 = st0_atom_rq_d1 | st1_atom_rq_d1 | st2_atom_rq_d1 | st3_atom_rq_d1 ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2901:assign spc_pcx_atom_w  =  st_atom_rq | fpop_atom_req ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:2962:	~(fwdpkt_pcx_rq_sel_d1 | fwdpkt_pcx_rq_sel_d2 |  // screen vld until reset can be sent.
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3015:assign ld_events_raw[0]  =  (ld0_pkt_vld_unmasked & ~ld0_rawp_disabled) | ld0_pcx_rq_sel_d1 | ld0_pcx_rq_sel_d2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3016:assign ld_events_raw[1]  =  (ld1_pkt_vld_unmasked & ~ld1_rawp_disabled) | ld1_pcx_rq_sel_d1 | ld1_pcx_rq_sel_d2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3017:assign ld_events_raw[2]  =  (ld2_pkt_vld_unmasked & ~ld2_rawp_disabled) | ld2_pcx_rq_sel_d1 | ld2_pcx_rq_sel_d2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3018:assign ld_events_raw[3]  =  (ld3_pkt_vld_unmasked & ~ld3_rawp_disabled) | ld3_pcx_rq_sel_d1 | ld3_pcx_rq_sel_d2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3084:assign	ld0_pcx_rq_sel = (ld0_spec_pick_vld_g | ld0_nspec_pick_vld) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3085:assign	ld1_pcx_rq_sel = (ld1_spec_pick_vld_g | ld1_nspec_pick_vld) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3086:assign	ld2_pcx_rq_sel = (ld2_spec_pick_vld_g | ld2_nspec_pick_vld) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3087:assign	ld3_pcx_rq_sel = (ld3_spec_pick_vld_g | ld3_nspec_pick_vld) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3106:assign st_events_raw[0]  =  stb0_rd_for_pcx | st0_pcx_rq_sel_d1 | st0_pcx_rq_sel_d2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3107:assign st_events_raw[1]  =  stb1_rd_for_pcx | st1_pcx_rq_sel_d1 | st1_pcx_rq_sel_d2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3108:assign st_events_raw[2]  =  stb2_rd_for_pcx | st2_pcx_rq_sel_d1 | st2_pcx_rq_sel_d2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3109:assign st_events_raw[3]  =  stb3_rd_for_pcx | st3_pcx_rq_sel_d1 | st3_pcx_rq_sel_d2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3148:assign lsu_st_pcx_rq_vld  =  st0_pcx_rq_vld | st1_pcx_rq_vld | st2_pcx_rq_vld | st3_pcx_rq_vld ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3224:assign  misc_events_raw[0]   =  lsu_fwdpkt_vld_d1 | fwdpkt_pcx_rq_sel_d1 | fwdpkt_pcx_rq_sel_d2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3226:assign  misc_events_raw[1]   =  (intrpt_pkt_vld_unmasked & intrpt_clr_d1) | intrpt_pcx_rq_sel_d1 | intrpt_pcx_rq_sel_d2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3227:assign  misc_events_raw[2]   =  fpop_pkt_vld_unmasked | fpop_pcx_rq_sel_d1 | fpop_pcx_rq_sel_d2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3228:assign  misc_events_raw[3]   =  strm_pkt_vld_unmasked | strm_pcx_rq_sel_d1 | strm_pcx_rq_sel_d2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3292:assign	ld_pcx_rq_all = ld3_pcx_rq_vld | ld2_pcx_rq_vld | ld1_pcx_rq_vld | ld0_pcx_rq_vld ;	
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3293:assign	st_pcx_rq_all = st3_pcx_rq_vld | st2_pcx_rq_vld | st1_pcx_rq_vld | st0_pcx_rq_vld ; 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3294:assign	misc_pcx_rq_all = strm_pcx_rq_vld | fpop_pcx_rq_vld | intrpt_pcx_rq_vld | fwdpkt_rq_vld ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3306://assign all4_rrobin_en = ~((all_pcx_rq_pick[2] & ~pcx_rq_for_stb_en) | imiss_pcx_rq_vld | mcycle_squash_d1);
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3343:assign all_pcx_rq_pick[3:1]  =  all_pcx_rq_pick_no_iqual[3:1] & ~{3{imiss_pcx_rq_vld | mcycle_squash_d1}};
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3346:assign all_pcx_rq_dest_sel3  =  ~|all_pcx_rq_pick[2:0];
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3360:assign  ld2_pcx_rq_sel = ld2_pcx_rq_vld & ~(ld0_pcx_rq_vld | ld1_pcx_rq_vld);
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3361:assign  ld3_pcx_rq_sel = ld3_pcx_rq_vld & ~(ld0_pcx_rq_vld | ld1_pcx_rq_vld | ld2_pcx_rq_vld)   ; */
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3393:  lsu_ld0_pcx_rq_sel_d1 | lsu_ld1_pcx_rq_sel_d1 | lsu_ld2_pcx_rq_sel_d1 | lsu_ld3_pcx_rq_sel_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3394:  //ld0_pcx_rq_sel_d1 | ld1_pcx_rq_sel_d1 | ld2_pcx_rq_sel_d1 | ld3_pcx_rq_sel_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3405:assign  ld_pcx_rq_sel[0] =  ld0_pcx_rq_sel_d1 | st0_atom_rq_d2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3406:assign  ld_pcx_rq_sel[1] =  ld1_pcx_rq_sel_d1 | st1_atom_rq_d2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3407:assign  ld_pcx_rq_sel[2] =  ld2_pcx_rq_sel_d1 | st2_atom_rq_d2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3408:assign  ld_pcx_rq_sel[3] =  ld3_pcx_rq_sel_d1 | st3_atom_rq_d2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3412:assign  lsu_ld_pcx_rq_mxsel[3]    =  (~|ld_pcx_rq_sel[2:0]) | rst_tri_en ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3458:  imiss_pcx_rq_vld & ~(ld_pcx_rq_vld | st_pcx_rq_vld) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3460:  strm_pcx_rq_vld & ~(ld_pcx_rq_vld | st_pcx_rq_vld | imiss_pcx_rq_sel) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3462:  fpop_pcx_rq_vld & ~(ld_pcx_rq_vld | st_pcx_rq_vld | imiss_pcx_rq_vld | strm_pcx_rq_vld) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3464:  intrpt_pcx_rq_vld & ~(ld_pcx_rq_vld | st_pcx_rq_vld | imiss_pcx_rq_vld | strm_pcx_rq_vld | fpop_pcx_rq_sel) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3466:  fwdpkt_rq_vld & ~(ld_pcx_rq_vld | st_pcx_rq_vld | imiss_pcx_rq_vld | strm_pcx_rq_vld | intrpt_pcx_rq_vld 
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3470://assign imiss_strm_pcx_rq_sel = imiss_pcx_rq_sel | strm_pcx_rq_sel ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3602://assign pcx_pkt_src_sel[0] = ld_pcx_rq_sel_d1 | st_cas_rq_d2 | error_rst_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3606:assign pcx_pkt_src_sel_tmp[0] = ld_pcx_rq_sel_d1 | st_cas_rq_d2 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3610:assign pcx_pkt_src_sel_tmp[3] = fpop_pcx_rq_sel_d1 | fpop_pcx_rq_sel_d2 |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3611:			        fwdpkt_pcx_rq_sel_d1 | intrpt_pcx_rq_sel_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3621://assign  dest_pkt_sel[2] = ~(ld_pcx_rq_vld | st_pcx_rq_vld);
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3718:  ld0_pcx_rq_sel | ld1_pcx_rq_sel | ld2_pcx_rq_sel | ld3_pcx_rq_sel |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3719:  st0_pcx_rq_sel | st1_pcx_rq_sel | st2_pcx_rq_sel | st3_pcx_rq_sel |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3720:  imiss_pcx_rq_sel | strm_pcx_rq_sel | fpop_pcx_rq_sel | intrpt_pcx_rq_sel |
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3726:  //{5{(ld_pcx_rq_vld | st_pcx_rq_vld | imiss_pcx_rq_vld | strm_pcx_rq_vld | intrpt_pcx_rq_vld | fpop_atom_req | fwdpkt_rq_vld)}}) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3760:        (st_atom_rq_d1 | fpop_atom_rq_pq) ?
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3764:        //{5{(ld_pcx_rq_vld | st_pcx_rq_vld | imiss_pcx_rq_vld | strm_pcx_rq_vld | intrpt_pcx_rq_vld | fpop_pcx_rq_vld | fwdpkt_rq_vld)}}) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:3858://assign	mcycle_mask_qwr[4] = fpop_pkt_vld | fpop_pcx_rq_sel_d1 ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:4155:                               ~(ld0_pcx_rq_sel_d1 | ld0_pcx_rq_sel_d2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:4158:                               ~(ld1_pcx_rq_sel_d1 | ld1_pcx_rq_sel_d2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:4161:                               ~(ld2_pcx_rq_sel_d1 | ld2_pcx_rq_sel_d2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:4164:                               ~(ld3_pcx_rq_sel_d1 | ld3_pcx_rq_sel_d2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:4169:                               ~(st0_pcx_rq_sel_d1 | st0_pcx_rq_sel_d2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:4172:                               ~(st1_pcx_rq_sel_d1 | st1_pcx_rq_sel_d2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:4175:                               ~(st2_pcx_rq_sel_d1 | st2_pcx_rq_sel_d2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:4178:                               ~(st3_pcx_rq_sel_d1 | st3_pcx_rq_sel_d2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:4184:                                 ~(fwdpkt_pcx_rq_sel_d1 | fwdpkt_pcx_rq_sel_d2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:4187:                                 ~(intrpt_pcx_rq_sel_d1 | intrpt_pcx_rq_sel_d2);
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:4190:                                 ~(fpop_pcx_rq_sel_d1 | fpop_pcx_rq_sel_d2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_qctl1.v:4193:                                 ~(strm_pcx_rq_sel_d1 | strm_pcx_rq_sel_d2) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:375:assign	lsu_flush_pipe_w = other_flush_pipe_w | ifu_lsu_flush_w ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:404:assign  lsu_stb_data_early_sel_e[2] = ~(ldstub_e | casa_e |  stdbl_e) | rst_tri_en;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:408://assign  stb_data_final_sel_e = ~(ldst_fp_e | ffu_lsu_blk_st_e) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:417:assign	lsu_stb_data_final_sel_m = ~(ldst_fp_m | blkst_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:432:assign	st_inst_vld_m = real_st_m | flsh_inst_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:453:(sta_internal_g | ~(lsu_inst_vld_w | blkst_g) | ffu_lsu_kill_fst_w) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:454:assign	flush_st_g = (early_flush_cond_g | lsu_stbrwctl_flush_pipe_w) & cam_wptr_vld_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:460:assign  atomic_m = (casa_m | ldstub_m | swap_m) & st_inst_vld_m ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:466:  = (st_inst_vld_m | casa_m | ldstub_m | swap_m | blkst_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:473:  = (((st_inst_vld_m | atomic_m) & ifu_tlu_inst_vld_m_bf0) | blkst_m) & ~(flush_st_g & b2b_st_detect) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:474:  //= ((st_inst_vld_m | atomic_m) & ifu_tlu_inst_vld_m_bf0) | blkst_m ;  // bug3610
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:475:  //= (st_inst_vld_m | atomic_m | (ldst_dbl_m & st_inst_vld_m) | blkst_m) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:658://assign stb_select_rptr_b3 =  ~|stb_select_rptr[2:0];
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:813://  | b7  |  b6 | b5  | b4  | b3  | b2  | b1  | b0  |
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:814://  |   hw3 |   hw2 |   hw1 |   hw0 |
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:815://  |     w1    |   w0    |
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:846:  ( ldst_va_m[2] & ~ldst_va_m[1] & ~ldst_va_m[0] & (ldst_hwrd | ldst_word))  |
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:854:  (~ldst_va_m[2] & ~ldst_va_m[1] & ~ldst_va_m[0] & (ldst_dwrd | ldst_word)) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:857:  (~ldst_va_m[2] & ~ldst_va_m[1] & ~ldst_va_m[0] &  (ldst_dwrd | ldst_word))  ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:860:  (~ldst_va_m[2] & ~ldst_va_m[1] & ~ldst_va_m[0] & (ldst_dwrd | ldst_word | ldst_hwrd)) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:877:assign  lsu_st_sz_bhww_m = ldst_byte | ldst_hwrd | ldst_word ;      // byte or hword or word
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:879:assign  lsu_st_sz_bhw_m  = ldst_byte | ldst_hwrd ;      // byte or hword
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:880:assign  lsu_st_sz_wdw_m  = ldst_word | ldst_dwrd ;      // word or dword
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:884:assign  lsu_st_sz_hww_m  = ldst_hwrd | ldst_word ;      // hword or word
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:898:assign	blkst_m = blkst_m_tmp & ~(real_st_m  | flsh_inst_m |
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:954:                        (ldstub_m | swap_m) ? 3'b110 :  // ldstub/swap
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:967:assign	st_rmo_m = lsu_st_rmo_m | blkst_m ; // binit and blk rmo stores.
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:977:assign	bst_any_helper = blkst_g | bst_in_pipe_g ; // Bug 3934
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:998:	(|stb_ld_full_raw[7:0]) & ~(stb_cam_mhit | ldq_hit_g | io_ld) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:1000:          ~(stb_cam_mhit | ldq_hit_g[0] | io_ld) & thread0_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:1001:          //~(ld_raw_mhit | ld_stq_hit_g[0] | io_ld) & thread0_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:1003:          ~(stb_cam_mhit | ldq_hit_g[1] | io_ld) & thread1_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:1005:          ~(stb_cam_mhit | ldq_hit_g[2] | io_ld) & thread2_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:1007:          ~(stb_cam_mhit | ldq_hit_g[3] | io_ld) & thread3_g ; */
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:1010:	((|stb_ld_partial_raw[7:0]) | stb_cam_mhit | ldq_hit_g | (io_ld & stb_not_empty)) ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:1012:	((|stb_ld_partial_raw[7:0]) | stb_cam_mhit | ldq_hit_g[0] | (io_ld & stb_not_empty)) 
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:1015:	((|stb_ld_partial_raw[7:0]) | stb_cam_mhit | ldq_hit_g[1] | (io_ld & stb_not_empty)) 
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:1018:	((|stb_ld_partial_raw[7:0]) | stb_cam_mhit | ldq_hit_g[2] | (io_ld & stb_not_empty)) 
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:1021:	((|stb_ld_partial_raw[7:0]) | stb_cam_mhit | ldq_hit_g[3] | (io_ld & stb_not_empty)) 
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:1167://assign  ldstdbl_g = ldst_dbl_g & (ld_inst_vld_g | st_inst_vld_g) & ~ldst_fp_g ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:1171://  (casa_g | ldstdbl_g | stb_cam_mhit | (io_ld & stb_not_empty))
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v:1183:  (casa_g | stb_cam_mhit | (io_ld & stb_not_empty))?
piton/design/chip/tile/sparc/lsu/rtl/lsu_rrobin_picker2.v:96:assign	pick_thread_force_1hot[2] = thread_force_pe_mask[2] & ~|thread_force_pe_mask[1:0] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_rrobin_picker2.v:97:assign	pick_thread_force_1hot[3] = thread_force_pe_mask[3] & ~|thread_force_pe_mask[2:0] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_rrobin_picker2.v:104:assign	pick_rrobin_1hot[2] = ~events_pick_dir_d1 & pick_rrobin_events[2] & ~|pick_rrobin_events[1:0] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_rrobin_picker2.v:105:assign	pick_rrobin_1hot[3] = ~events_pick_dir_d1 & pick_rrobin_events[3] & ~|pick_rrobin_events[2:0] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_rrobin_picker2.v:108:assign  pick_rev_rrobin_1hot[0] = events_pick_dir_d1 & pick_rrobin_events[0] & ~|pick_rrobin_events[3:1] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_rrobin_picker2.v:109:assign	pick_rev_rrobin_1hot[1] = events_pick_dir_d1 & pick_rrobin_events[1] & ~|pick_rrobin_events[3:2] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_rrobin_picker2.v:110:assign	pick_rev_rrobin_1hot[2] = events_pick_dir_d1 & pick_rrobin_events[2] & ~|pick_rrobin_events[3] ;
piton/design/chip/tile/sparc/lsu/rtl/lsu_rrobin_picker2.v:127:assign pick_rrobin_reset = reset | ~|(events[3:0] & ~pick_rrobin_status_or_one_hot[3:0]) ;
piton/design/chip/tile/l15/rtl/l15_priority_encoder.v.pyv:86:assign nonzero_out = nonzero_low | nonzero_high;'''
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:3773:    // wmt_write_mask_s3[`L15_WMT_MASK] = wmt_write_inval_mask_s3 | wmt_write_update_mask_s3 | wmt_write_dedup_mask_s3;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:3774:    wmt_write_mask_s3[`L15_WMT_MASK] = wmt_write_inval_mask_s3 | wmt_write_update_mask_s3;
piton/design/chip/tile/l15/rtl/pcx_buffer.v:223:   // uncore_spc_grant = {4'b0, pcxdecoder_pcxbuf_ack|atomic_ack_second|invalid_packet};
piton/design/chip/tile/l15/rtl/pcx_buffer.v:224:   // uncore_spc_grant = {4'b0, pcxdecoder_pcxbuf_ack|atomic_ack_second};
piton/design/chip/tile/l15/rtl/pcx_buffer.v:227:   uncore_spc_grant_next = {4'b0, pcxdecoder_pcxbuf_ack|atomic_ack_second};
piton/design/chip/tile/l15/rtl/noc1buffer.v.pyv:277:   homeid_val = cached_homeid_val | fetch_homeid_val;
piton/design/chip/tile/rtl/cpx_arbitrator.v:83:      cpx_arb_spc_data_rdy = uncore_spc_data_ready | fpu_arb_data_rdy | rtap_arb_req_val;
piton/design/chip/tile/rtl/cpx_arbitrator.v:95:      cpx_arb_spc_grant[0] = fpu_arb_grant | uncore_spc_grant;
piton/design/chip/tile/pico/rtl/picorv32.v:1342:				alu_out = reg_op1 | reg_op2;
piton/design/chip/tile/pico/rtl/picorv32.v:1390:					cpuregs_wrdata = reg_next_pc | latched_compr;
piton/design/chip/tile/pico/rtl/picorv32.v:1509:			next_irq_pending = next_irq_pending | irq;
piton/design/chip/tile/pico/rtl/picorv32.v:1612:						latched_rd <= irqregs_offset | irq_state[0];
piton/design/chip/tile/pico/rtl/picorv32.v:1731:						latched_rd <= latched_rd | irqregs_offset;
piton/design/chip/tile/pico/rtl/picorv32.v:1750:						irq_mask <= cpuregs_rs1 | MASKED_IRQ;
piton/design/chip/tile/pico/rtl/picorv32.v:2546:				quotient <= quotient | quotient_msk;
piton/design/chip/tile/ariane/fpga/src/axi2apb/src/axi2apb_64_32.sv:202:    assign PENABLE = write_req | read_req;
piton/design/chip/tile/ariane/fpga/src/axi2apb/src/axi2apb.sv:171:  assign PENABLE = write_req | read_req;
piton/design/chip/tile/ariane/fpga/src/bootrom/src/sd.c:17:    spi_txrx(0x40 | cmd);
piton/design/chip/tile/ariane/fpga/src/bootrom/src/sd.c:153:    crc = crc7(crc, 0x40 | SD_CMD_READ_BLOCK_MULTIPLE);
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/rgmii_lfsr.sv:114:    |  .----.  .----.       .----. |  .----.       .----.  .----.  |
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/rgmii_lfsr.sv:115:    +->|  0 |->|  1 |->...->| 38 |-+->| 39 |->...->| 56 |->| 57 |--'
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/rgmii_lfsr.sv:125:    `->|  0 |->|  1 |->(+)->|  2 |->...->| 14 |->(+)->| 15 |--+---> DOUT
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/rgmii_lfsr.sv:138:    +->|  0 |->|  1 |->...->| 38 |-+->| 39 |->...->| 56 |->| 57 |--.
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/rgmii_lfsr.sv:151:    `->|  0 |->|  1 |->(+)->|  2 |->...->| 14 |->(+)->| 15 |->(+)-> DOUT
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/axis_gmii_rx.sv:332:                gmii_rx_er_d0 <= gmii_rx_er | gmii_rx_er_d0;
piton/design/chip/tile/ariane/tb/common/SimJTAG.sv:68:         init_done_sticky <= init_done | init_done_sticky;
piton/design/chip/tile/ariane/tb/tb_wt_dcache/hdl/tb_mem.sv:338:        @(posedge clk_i) disable iff (~rst_ni) mem_data_req_i |-> mem_data_i.paddr >= CachedAddrEnd || mem_data_i.paddr < CachedAddrBeg |-> mem_data_i.nc)
piton/design/chip/tile/ariane/tb/tb_wt_dcache/hdl/tb_mem.sv:342:        @(posedge clk_i) disable iff (~rst_ni) mem_data_req_i |-> mem_data_i.rtype==DCACHE_LOAD_REQ |-> ~mem_data_i.nc |-> mem_data_i.size == 3'b111)
piton/design/chip/tile/ariane/tb/tb_wt_dcache/hdl/tb_mem.sv:346:        @(posedge clk_i) disable iff (~rst_ni) mem_data_req_i |-> mem_data_i.rtype==DCACHE_LOAD_REQ |-> mem_data_i.nc |-> mem_data_i.size inside {3'b000, 3'b001, 3'b010, 3'b011})
piton/design/chip/tile/ariane/tb/tb_wt_dcache/hdl/tb_mem.sv:350:        @(posedge clk_i) disable iff (~rst_ni) mem_data_req_i |-> mem_data_i.rtype==DCACHE_STORE_REQ |-> mem_data_i.size inside {3'b000, 3'b001, 3'b010, 3'b011})
piton/design/chip/tile/ariane/tb/tb_wt_dcache/hdl/tb_mem.sv:354:        @(posedge clk_i) disable iff (~rst_ni) mem_data_req_i |-> mem_data_i.rtype inside {DCACHE_STORE_REQ, DCACHE_STORE_REQ} |-> mem_data_i.paddr < (MemWords<<3))
piton/design/chip/tile/ariane/tb/tb_wt_icache/hdl/tb.sv:288:  assign exp_pop    = (dreq_o.valid | dreq_i.kill_s2) & (~exp_empty);
piton/design/chip/tile/ariane/tb/tb_wt_icache/hdl/mem_emul.sv:242:  assign exp_empty_o = exp_empty | stim_flush_i;
piton/design/chip/tile/ariane/tb/tb_wt_icache/hdl/mem_emul.sv:249:    @(posedge clk_i) disable iff (~rst_ni) ~exp_empty |-> stim_addr[1:0] == 0)
piton/design/chip/tile/ariane/tb/tb_wt_icache/hdl/mem_emul.sv:253:    @(posedge clk_i) disable iff (~rst_ni) ~outfifo_empty |-> outfifo_data.paddr[1:0] == 0)
piton/design/chip/tile/ariane/tb/dpi/SimDTM.cc:59:  return dtm->done() ? (dtm->exit_code() << 1 | 1) : 0;
piton/design/chip/tile/ariane/tb/dpi/SimJTAG.cc:23:  return jtag->done() ? (jtag->exit_code() << 1 | 1) : 0;
piton/design/chip/tile/ariane/Makefile:37:support_verilator_4 := $(shell (verilator --version | grep '4\.') &> /dev/null; echo $$?)
piton/design/chip/tile/ariane/docs/search.json:6:    {% assign item_url = item | prepend:"/docs/" | append:"/" %}
piton/design/chip/tile/ariane/docs/search.json:7:    {% assign p = site.docs | where:"url", item_url | first %}
piton/design/chip/tile/ariane/docs/search.json:10:      "url": "{{ p.url | prepend: site.baseurl }}"
piton/design/chip/tile/ariane/docs/search.json:18:  "title": "{{ post.title | escape }}",
piton/design/chip/tile/ariane/docs/search.json:19:  "url": "{{ post.url | prepend: site.baseurl }}"
piton/design/chip/tile/ariane/docs/_docs/arch/id_stage.md:90:faulting bits (in `[s|m]tval`). As this is not the only point in which
piton/design/chip/tile/ariane/docs/_docs/arch/id_stage.md:92:exception always asks for the faulting address in the `[s|m]tval` field
piton/design/chip/tile/ariane/docs/_docs/arch/pcgen_stage.md:47:    successive PC to the one stored in the `[m|s]epc` register.
piton/design/chip/tile/ariane/docs/css/main.scss:12:    "bootswatch/{{site.bootwatch | downcase}}/variables",
piton/design/chip/tile/ariane/docs/css/main.scss:18:    "bootswatch/{{site.bootwatch | downcase}}/bootswatch",
piton/design/chip/tile/ariane/docs/_includes/footer.html:5:            {{ site.title }} {{ site.time | date: '%Y' }} |
piton/design/chip/tile/ariane/docs/_includes/docs_nav.html:14:          {% assign item_url = item | prepend:"/docs/" | append:"/" %}
piton/design/chip/tile/ariane/docs/_includes/docs_nav.html:15:          {% assign p = site.docs | where:"url", item_url | first %}
piton/design/chip/tile/ariane/docs/_includes/docs_nav.html:16:          <a class="list-group-item {% if item_url == page.url %}active{% endif %}" href="{{ p.url  | prepend: site.baseurl }}">{{ p.title }}</a>
piton/design/chip/tile/ariane/docs/_includes/section_nav.html:5:{% assign docs = site.data.docs | map: 'docs' | join: ',' | split: ',' %}
piton/design/chip/tile/ariane/docs/_includes/section_nav.html:14:  {% assign document_url = document | prepend:"/docs/" | append:"/" %}
piton/design/chip/tile/ariane/docs/_includes/section_nav.html:24:        {% assign previous = forloop.index0 | minus: 1 %}
piton/design/chip/tile/ariane/docs/_includes/section_nav.html:27:          <a href="{{ previous_page | prepend: site.baseurl }}">
piton/design/chip/tile/ariane/docs/_includes/section_nav.html:40:        {% assign next = forloop.index0 | plus: 1 %}
piton/design/chip/tile/ariane/docs/_includes/section_nav.html:43:          <a href="{{ next_page | prepend: site.baseurl }}">
piton/design/chip/tile/ariane/docs/_includes/head.html:7:    <meta name="description" content="{% if page.excerpt %}{{ page.excerpt | strip_html | strip_newlines | truncate: 160 }}{% else %}{{ site.description }}{% endif %}">
piton/design/chip/tile/ariane/docs/_includes/head.html:14:    <link rel="canonical" href="{{ page.url | replace:'index.html','' | prepend: site.baseurl | prepend: site.url }}">
piton/design/chip/tile/ariane/docs/_includes/head.html:15:    <link rel="alternate" type="application/rss+xml" title="{{ site.title }}" href="{{ "/feed.xml" | prepend: site.baseurl | prepend: site.url }}" />
piton/design/chip/tile/ariane/docs/js/wavedrom.min.js:2:!function a(b,c,d){function e(g,h){if(!c[g]){if(!b[g]){var i="function"==typeof require&&require;if(!h&&i)return i(g,!0);if(f)return f(g,!0);var j=new Error("Cannot find module '"+g+"'");throw j.code="MODULE_NOT_FOUND",j}var k=c[g]={exports:{}};b[g][0].call(k.exports,function(a){var c=b[g][1][a];return e(c?c:a)},k,k.exports,a,b,c,d)}return c[g].exports}for(var f="function"==typeof require&&require,g=0;g<d.length;g++)e(d[g]);return e}({1:[function(a,b,c){"use strict";function d(a,b){function c(a){var b=parseInt(e.style.left,10),d=parseInt(e.style.top,10);(a.x<b||a.x>b+e.offsetWidth||a.y<d||a.y>d+e.offsetHeight)&&(e.parentNode.removeChild(e),document.body.removeEventListener("mousedown",c,!1))}var d,e;d=document.getElementById(b+a),d.childNodes[0].addEventListener("contextmenu",function(f){var g,h,i;e=document.createElement("div"),e.className="wavedromMenu",e.style.top=f.y+"px",e.style.left=f.x+"px",g=document.createElement("ul"),h=document.createElement("li"),h.innerHTML="Save as PNG",g.appendChild(h),i=document.createElement("li"),i.innerHTML="Save as SVG",g.appendChild(i),e.appendChild(g),document.body.appendChild(e),h.addEventListener("click",function(){var f,g,h,i,j,k,l,m;f="",0!==a&&(g=document.getElementById(b+0),f+=g.innerHTML.substring(166,g.innerHTML.indexOf('<g id="waves_0">'))),f=[d.innerHTML.slice(0,166),f,d.innerHTML.slice(166)].join(""),h="data:image/svg+xml;base64,"+btoa(f),i=new Image,i.src=h,j=document.createElement("canvas"),j.width=i.width,j.height=i.height,k=j.getContext("2d"),k.drawImage(i,0,0),l=j.toDataURL("image/png"),m=document.createElement("a"),m.href=l,m.download="wavedrom.png",m.click(),e.parentNode.removeChild(e),document.body.removeEventListener("mousedown",c,!1)},!1),i.addEventListener("click",function(){var f,g,h,i;f="",0!==a&&(g=document.getElementById(b+0),f+=g.innerHTML.substring(166,g.innerHTML.indexOf('<g id="waves_0">'))),f=[d.innerHTML.slice(0,166),f,d.innerHTML.slice(166)].join(""),h="data:image/svg+xml;base64,"+btoa(f),i=document.createElement("a"),i.href=h,i.download="wavedrom.svg",i.click(),e.parentNode.removeChild(e),document.body.removeEventListener("mousedown",c,!1)},!1),e.addEventListener("contextmenu",function(a){a.preventDefault()},!1),document.body.addEventListener("mousedown",c,!1),f.preventDefault()},!1)}b.exports=d},{}],2:[function(a,b,c){"use strict";var d=a("./jsonml-parse");b.exports=d},{"./jsonml-parse":15}],3:[function(a,b,c){"use strict";function d(){f(0,e("InputJSON_0"),"WaveDrom_Display_")}var e=a("./eva"),f=a("./render-wave-form");b.exports=d},{"./eva":4,"./render-wave-form":28}],4:[function(require,module,exports){"use strict";function eva(id){function erra(a){return{signal:[{name:["tspan",["tspan",{class:"error h5"},"Error: "],a.message]}]}}var TheTextBox,source;if(TheTextBox=document.getElementById(id),TheTextBox.type&&"textarea"===TheTextBox.type)try{source=eval("("+TheTextBox.value+")")}catch(a){return erra(a)}else try{source=eval("("+TheTextBox.innerHTML+")")}catch(a){return erra(a)}if("[object Object]"!==Object.prototype.toString.call(source))return erra({message:'[Semantic]: The root has to be an Object: "{signal:[...]}"'});if(source.signal){if("[object Array]"!==Object.prototype.toString.call(source.signal))return erra({message:'[Semantic]: "signal" object has to be an Array "signal:[]"'})}else{if(!source.assign)return erra({message:'[Semantic]: "signal:[...]" or "assign:[...]" property is missing inside the root Object'});if("[object Array]"!==Object.prototype.toString.call(source.assign))return erra({message:'[Semantic]: "assign" object hasto be an Array "assign:[]"'})}return source}module.exports=eva},{}],5:[function(a,b,c){"use strict";function d(a){var b=0,c=0,d=[];return a.forEach(function(a){"vvv-2"===a||"vvv-3"===a||"vvv-4"===a||"vvv-5"===a?c+=1:0!==c&&(d.push(b-(c+1)/2),c=0),b+=1}),0!==c&&d.push(b-(c+1)/2),d}b.exports=d},{}],6:[function(a,b,c){"use strict";function d(a,b,c){var d,e,f=[];if(4===a.length){for(e=0;e<c;e+=1){for(f.push(a[0]),d=0;d<b;d+=1)f.push(a[1]);for(f.push(a[2]),d=0;d<b;d+=1)f.push(a[3])}return f}for(1===a.length&&a.push(a[0]),f.push(a[0]),d=0;d<c*(2*(b+1))-1;d+=1)f.push(a[1]);return f}b.exports=d},{}],7:[function(a,b,c){"use strict";function d(a,b,c){var d;switch(d=[],a){case"p":d=e(["pclk","111","nclk","000"],b,c);break;case"n":d=e(["nclk","000","pclk","111"],b,c);break;case"P":d=e(["Pclk","111","nclk","000"],b,c);break;case"N":d=e(["Nclk","000","pclk","111"],b,c);break;case"l":case"L":case"0":d=e(["000"],b,c);break;case"h":case"H":case"1":d=e(["111"],b,c);break;case"=":d=e(["vvv-2"],b,c);break;case"2":d=e(["vvv-2"],b,c);break;case"3":d=e(["vvv-3"],b,c);break;case"4":d=e(["vvv-4"],b,c);break;case"5":d=e(["vvv-5"],b,c);break;case"d":d=e(["ddd"],b,c);break;case"u":d=e(["uuu"],b,c);break;case"z":d=e(["zzz"],b,c);break;default:d=e(["xxx"],b,c)}return d}var e=a("./gen-brick");b.exports=d},{"./gen-brick":6}],8:[function(a,b,c){"use strict";function d(a,b,c){var d,f,g,h,i,j,k,l,m,n,o,p,q,r,s;return d={p:"pclk",n:"nclk",P:"Pclk",N:"Nclk",h:"pclk",l:"nclk",H:"Pclk",L:"Nclk"},f={0:"0",1:"1",x:"x",d:"d",u:"u",z:"z","=":"v",2:"v",3:"v",4:"v",5:"v"},g={0:"",1:"",x:"",d:"",u:"",z:"","=":"-2",2:"-2",3:"-3",4:"-4",5:"-5"},h={p:"0",n:"1",P:"0",N:"1",h:"1",l:"0",H:"1",L:"0",0:"0",1:"1",x:"x",d:"d",u:"u",z:"z","=":"v",2:"v",3:"v",4:"v",5:"v"},i={p:"",n:"",P:"",N:"",h:"",l:"",H:"",L:"",0:"",1:"",x:"",d:"",u:"",z:"","=":"-2",2:"-2",3:"-3",4:"-4",5:"-5"},j={p:"111",n:"000",P:"111",N:"000",h:"111",l:"000",H:"111",L:"000",0:"000",1:"111",x:"xxx",d:"ddd",u:"uuu",z:"zzz","=":"vvv-2",2:"vvv-2",3:"vvv-3",4:"vvv-4",5:"vvv-5"},k={p:"nclk",n:"pclk",P:"nclk",N:"pclk"},l={p:"000",n:"111",P:"000",N:"111"},m={hp:"111",Hp:"111",ln:"000",Ln:"000",nh:"111",Nh:"111",pl:"000",Pl:"000"},n=a.split(""),o=j[n[1]],p=d[n[1]],void 0===p?(q=f[n[1]],void 0===q?e(["xxx"],b,c):(r=h[n[0]],void 0===r?e(["xxx"],b,c):e([r+"m"+q+i[n[0]]+g[n[1]],o],b,c))):(s=m[a],void 0!==s&&(p=s),q=k[n[1]],void 0===q?e([p,o],b,c):e([p,o,q,l[n[1]]],b,c))}var e=a("./gen-brick");b.exports=d},{"./gen-brick":6}],9:[function(a,b,c){"use strict";var d=a("./process-all"),e=a("./eva"),f=a("./render-wave-form"),g=a("./editor-refresh");b.exports={processAll:d,eva:e,renderWaveForm:f,editorRefresh:g}},{"./editor-refresh":3,"./eva":4,"./process-all":21,"./render-wave-form":28}],10:[function(a,b,c){"use strict";function d(a,b){for(var c,d;b.childNodes.length;)b.removeChild(b.childNodes[0]);d=["svg",{id:"svgcontent_"+a,xmlns:f.svg,"xmlns:xlink":f.xlink,overflow:"hidden"},["style",".pinname {font-size:12px; font-style:normal; font-variant:normal; font-weight:500; font-stretch:normal; text-align:center; text-anchor:end; font-family:Helvetica} .wirename {font-size:12px; font-style:normal; font-variant:normal; font-weight:500; font-stretch:normal; text-align:center; text-anchor:start; font-family:Helvetica} .wirename:hover {fill:blue} .gate {color:#000; fill:#ffc; fill-opacity: 1;stroke:#000; stroke-width:1; stroke-opacity:1} .gate:hover {fill:red !important; } .wire {fill:none; stroke:#000; stroke-width:1; stroke-opacity:1} .grid {fill:#fff; fill-opacity:1; stroke:none}"]],c=e(d),b.insertBefore(c,null)}var e=a("./create-element"),f=a("./w3");b.exports=d},{"./create-element":2,"./w3":30}],11:[function(a,b,c){"use strict";function d(a,b,c,d){for(var h,i,j;b.childNodes.length;)b.removeChild(b.childNodes[0]);for(i in g)break;j=g.default||g[i],c&&c.config&&c.config.skin&&g[c.config.skin]&&(j=g[c.config.skin]),0===a?(d.xs=Number(j[3][1][2][1].width),d.ys=Number(j[3][1][2][1].height),d.xlabel=Number(j[3][1][2][1].x),d.ym=Number(j[3][1][2][1].y)):j=["svg",{id:"svg",xmlns:f.svg,"xmlns:xlink":f.xlink,height:"0"},["g",{id:"waves"},["g",{id:"lanes"}],["g",{id:"groups"}]]],j[j.length-1][1].id="waves_"+a,j[j.length-1][2][1].id="lanes_"+a,j[j.length-1][3][1].id="groups_"+a,j[1].id="svgcontent_"+a,j[1].height=0,h=e(j),b.insertBefore(h,null)}var e=a("./create-element"),f=a("./w3"),g=a("./wave-skin");b.exports=d},{"./create-element":2,"./w3":30,"./wave-skin":32}],12:[function(a,b,c){"use strict";function d(a,b,c){"string"==typeof c&&(c=new Function("event",c)),"function"==typeof c&&(a[b]=c)}function e(a,b){if(b.name&&document.attachEvent)try{var c=document.createElement("<"+a.tagName+" name='"+b.name+"'>");a.tagName===c.tagName&&(a=c)}catch(a){console.log(a)}for(var e in b)if(b.hasOwnProperty(e)){var i=b[e];e&&null!==i&&"undefined"!=typeof i&&(e=f[e.toLowerCase()]||e,"style"===e?"undefined"!=typeof a.style.cssText?a.style.cssText=i:a.style=i:h[e]?(d(a,e,i),g[e]&&d(a,g[e],i)):"string"==typeof i||"number"==typeof i||"boolean"==typeof i?(a.setAttribute(e,i),g[e]&&a.setAttribute(g[e],i)):(a[e]=i,g[e]&&(a[g[e]]=i)))}return a}var f={rowspan:"rowSpan",colspan:"colSpan",cellpadding:"cellPadding",cellspacing:"cellSpacing",tabindex:"tabIndex",accesskey:"accessKey",hidefocus:"hideFocus",usemap:"useMap",maxlength:"maxLength",readonly:"readOnly",contenteditable:"contentEditable"},g={enctype:"encoding",onscroll:"DOMMouseScroll"},h=function(a){for(var b,c={};a.length;)b=a.shift(),c["on"+b.toLowerCase()]=b;return c}("blur,change,click,dblclick,error,focus,keydown,keypress,keyup,load,mousedown,mouseenter,mouseleave,mousemove,mouseout,mouseover,mouseup,resize,scroll,select,submit,unload".split(","));b.exports=e},{}],13:[function(a,b,c){"use strict";function d(a,b){b&&(a.tagName&&"style"===a.tagName.toLowerCase()&&document.createStyleSheet?a.cssText=b:a.canHaveChildren!==!1&&a.appendChild(b))}b.exports=d},{}],14:[function(a,b,c){"use strict";function d(a){var b=document.createElement("div");if(b.innerHTML=a,e(b),1===b.childNodes.length)return b.firstChild;for(var c=document.createDocumentFragment?document.createDocumentFragment():document.createElement("");b.firstChild;)c.appendChild(b.firstChild);return c}var e=a("./jsonml-trim-whitespace");b.exports=d},{"./jsonml-trim-whitespace":16}],15:[function(a,b,c){"use strict";function d(a){return a instanceof Array&&"string"==typeof a[0]}function e(a,b,c){return document.createTextNode("["+a+"-"+c+"]")}var f,g,h=a("./jsonml-hydrate"),i=a("./w3"),j=a("./jsonml-append-child"),k=a("./jsonml-add-attributes"),l=a("./jsonml-trim-whitespace"),m=null;f=function(a,b,c){for(var d=1;d<b.length;d++)b[d]instanceof Array||"string"==typeof b[d]?j(a,g(b[d],c)):b[d]&&b[d].value?j(a,h(b[d].value)):"object"==typeof b[d]&&null!==b[d]&&1===a.nodeType&&(a=k(a,b[d]));return a},g=function(a,b){var c;try{if(!a)return null;if("string"==typeof a)return document.createTextNode(a);if(a&&a.value)return h(a.value);if(!d(a))throw new SyntaxError("invalid JsonML");var k=a[0];if(!k){for(var n=document.createDocumentFragment?document.createDocumentFragment():document.createElement(""),o=2;o<a.length;o++)j(n,g(a[o],b));return l(n),1===n.childNodes.length?n.firstChild:n}return"style"===k.toLowerCase()&&document.createStyleSheet?(f(document.createStyleSheet(),a,b),null):(c=f(document.createElementNS(i.svg,k),a,b),l(c),c)}catch(c){try{var p="function"==typeof m?m:e;return p(c,a,b)}catch(a){return document.createTextNode("["+a+"]")}}},b.exports=g},{"./jsonml-add-attributes":12,"./jsonml-append-child":13,"./jsonml-hydrate":14,"./jsonml-trim-whitespace":16,"./w3":30}],16:[function(a,b,c){"use strict";function d(a){return a&&3===a.nodeType&&(!a.nodeValue||!/\S/.exec(a.nodeValue))}function e(a){if(a){for(;d(a.firstChild);)a.removeChild(a.firstChild);for(;d(a.lastChild);)a.removeChild(a.lastChild)}}b.exports=e},{}],17:[function(a,b,c){"use strict";var d={xs:20,ys:20,xg:120,yh0:0,yh1:0,yf0:0,yf1:0,y0:5,yo:30,tgo:-10,ym:15,xlabel:6,xmax:1,scale:1,head:{},foot:{}};b.exports=d},{}],18:[function(a,b,c){"use strict";function d(a,b){function c(a){return a>0?Math.round(a):1}var d;b.hscale=1,b.hscale0&&(b.hscale=b.hscale0),a&&a.config&&a.config.hscale&&(d=Math.round(c(a.config.hscale)),d>0&&(d>100&&(d=100),b.hscale=d)),b.yh0=0,b.yh1=0,b.head=a.head,b.xmin_cfg=0,b.xmax_cfg=1e12,a&&a.config&&a.config.hbounds&&2==a.config.hbounds.length&&(a.config.hbounds[0]=Math.floor(a.config.hbounds[0]),a.config.hbounds[1]=Math.ceil(a.config.hbounds[1]),a.config.hbounds[0]<a.config.hbounds[1]&&(b.xmin_cfg=2*Math.floor(a.config.hbounds[0]),b.xmax_cfg=2*Math.floor(a.config.hbounds[1]))),a&&a.head&&((a.head.tick||0===a.head.tick||a.head.tock||0===a.head.tock)&&(b.yh0=20),(a.head.tick||0===a.head.tick)&&(a.head.tick=a.head.tick+b.xmin_cfg/2),(a.head.tock||0===a.head.tock)&&(a.head.tock=a.head.tock+b.xmin_cfg/2),a.head.text&&(b.yh1=46,b.head.text=a.head.text)),b.yf0=0,b.yf1=0,b.foot=a.foot,a&&a.foot&&((a.foot.tick||0===a.foot.tick||a.foot.tock||0===a.foot.tock)&&(b.yf0=20),(a.foot.tick||0===a.foot.tick)&&(a.foot.tick=a.foot.tick+b.xmin_cfg/2),(a.foot.tock||0===a.foot.tock)&&(a.foot.tock=a.foot.tock+b.xmin_cfg/2),a.foot.text&&(b.yf1=46,b.foot.text=a.foot.text))}b.exports=d},{}],19:[function(a,b,c){"use strict";function d(a,b,c){var d,h,i,j,k,l,m=[],n=[],o=[];for(m=a.split(""),i=m.shift(),k=!1,d=1;"."===m[0]||"|"===m[0];)m.shift(),d+=1;for(n=n.concat(e(i,b,d));m.length;){for(h=i,i=m.shift(),"<"===i&&(k=!0,i=m.shift()),">"===i&&(k=!1,i=m.shift()),d=1;"."===m[0]||"|"===m[0];)m.shift(),d+=1;n=k?n.concat(f(h+i,0,d-c.period)):n.concat(f(h+i,b,d))}for(j=0;j<c.phase;j+=1)o.push(n.shift());return o.length>0?(l=g(o).length,1==g([o[o.length-1]]).length&&1==g([n[0]]).length&&(l-=1)):l=0,[n,l]}var e=a("./gen-first-wave-brick"),f=a("./gen-wave-brick"),g=a("./find-lane-markers");b.exports=d},{"./find-lane-markers":5,"./gen-first-wave-brick":7,"./gen-wave-brick":8}],20:[function(a,b,c){"use strict";function d(a,b){var c;return c=a.data,void 0===c?null:("string"==typeof c&&(c=c.split(" ")),c=c.slice(b))}function e(a,b){var c,e,g,h,i,j=[],k=[];for(c in a)e=a[c],b.period=e.period?e.period:1,b.phase=(e.phase?2*e.phase:0)+b.xmin_cfg,j.push([]),k[0]=e.name||" ",k[1]=(e.phase||0)+b.xmin_cfg/2,e.wave?(h=f(e.wave,b.period*b.hscale-1,b),g=h[0],i=h[1]):g=null,j[j.length-1][0]=k.slice(0),j[j.length-1][1]=g,j[j.length-1][2]=d(e,i);return j}var f=a("./parse-wave-lane");b.exports=e},{"./parse-wave-lane":19}],21:[function(a,b,c){"use strict";function d(){var a,b,c,d;for(c=0,a=document.querySelectorAll("*"),b=0;b<a.length;b++)a.item(b).type&&"WaveDrom"===a.item(b).type&&(a.item(b).setAttribute("id","InputJSON_"+c),d=document.createElement("div"),d.id="WaveDrom_Display_"+c,a.item(b).parentNode.insertBefore(d,a.item(b)),c+=1);for(b=0;b<c;b+=1)g(b,e("InputJSON_"+b),"WaveDrom_Display_"),f(b,"WaveDrom_Display_");document.head.innerHTML+='<style type="text/css">div.wavedromMenu{position:fixed;border:solid 1pt#CCCCCC;background-color:white;box-shadow:0px 10px 20px #808080;cursor:default;margin:0px;padding:0px;}div.wavedromMenu>ul{margin:0px;padding:0px;}div.wavedromMenu>ul>li{padding:2px 10px;list-style:none;}div.wavedromMenu>ul>li:hover{background-color:#b5d5ff;}</style>'}var e=a("./eva"),f=a("./append-save-as-dialog"),g=a("./render-wave-form");b.exports=d},{"./append-save-as-dialog":1,"./eva":4,"./render-wave-form":28}],22:[function(a,b,c){"use strict";function d(a,b){var c,e,f={},g={x:10};for("string"!=typeof a[0]&&"number"!=typeof a[0]||(e=a[0],g.x=25),b.x+=g.x,c=0;c<a.length;c++)"object"==typeof a[c]&&("[object Array]"===Object.prototype.toString.call(a[c])?(f.y=b.y,b=d(a[c],b),b.groups.push({x:b.xx,y:f.y,height:b.y-f.y,name:b.name})):(b.lanes.push(a[c]),b.width.push(b.x),b.y+=1));return b.xx=b.x,b.x-=g.x,b.name=e,b}b.exports=d},{}],23:[function(a,b,c){"use strict";function d(a,b,c,d,h){function i(){r&&s&&(x=document.createElementNS(g.svg,"path"),x.id="gmark_"+A.from+"_"+A.to,x.setAttribute("d","M "+r.x+","+r.y+" "+s.x+","+s.y),x.setAttribute("style","fill:none;stroke:#00F;stroke-width:1"),j.insertBefore(x,null))}var j,k,l,m,n,o,p,q,r,s,t,u,v,w,x,y,z=[],A={words:[],from:0,shape:"",to:0,label:""},B={};if(b){for(k in b)if(h.period=b[k].period?b[k].period:1,h.phase=(b[k].phase?2*b[k].phase:0)+h.xmin_cfg,m=b[k].node)for(z=m.split(""),n=0;z.length;)o=z.shift(),"."!==o&&(B[o]={x:h.xs*(2*n*h.period*h.hscale-h.phase)+h.xlabel,y:k*h.yo+h.y0+.5*h.ys}),n+=1;if(j=document.createElementNS(g.svg,"g"),j.id="wavearcs_"+c,a.insertBefore(j,null),d.edge)for(k in d.edge)if(A.words=d.edge[k].split(" "),A.label=d.edge[k].substring(A.words[0].length),A.label=A.label.substring(1),A.from=A.words[0].substr(0,1),A.to=A.words[0].substr(-1,1),A.shape=A.words[0].slice(1,-1),r=B[A.from],s=B[A.to],i(),r&&s){switch(A.label&&(p=e.parse(A.label),p.unshift("text",{style:"font-size:10px;","text-anchor":"middle","xml:space":"preserve"}),p=f(p),q=f(["rect",{height:9,style:"fill:#FFF;"}]),j.insertBefore(q,null),j.insertBefore(p,null),y=p.getBBox().width,q.setAttribute("width",y)),t=s.x-r.x,u=s.y-r.y,v=(r.x+s.x)/2,w=(r.y+s.y)/2,A.shape){case"-":break;case"~":x.setAttribute("d","M "+r.x+","+r.y+" c "+.7*t+", 0 "+.3*t+", "+u+" "+t+", "+u);break;case"-~":x.setAttribute("d","M "+r.x+","+r.y+" c "+.7*t+", 0 "+t+", "+u+" "+t+", "+u),A.label&&(v=r.x+.75*(s.x-r.x));break;case"~-":x.setAttribute("d","M "+r.x+","+r.y+" c 0, 0 "+.3*t+", "+u+" "+t+", "+u),A.label&&(v=r.x+.25*(s.x-r.x));break;case"-|":x.setAttribute("d","m "+r.x+","+r.y+" "+t+",0 0,"+u),A.label&&(v=s.x);break;case"|-":x.setAttribute("d","m "+r.x+","+r.y+" 0,"+u+" "+t+",0"),A.label&&(v=r.x);break;case"-|-":x.setAttribute("d","m "+r.x+","+r.y+" "+t/2+",0 0,"+u+" "+t/2+",0");break;case"->":x.setAttribute("style","marker-end:url(#arrowhead);stroke:#0041c4;stroke-width:1;fill:none");break;case"~>":x.setAttribute("style","marker-end:url(#arrowhead);stroke:#0041c4;stroke-width:1;fill:none"),x.setAttribute("d","M "+r.x+","+r.y+" c "+.7*t+", 0 "+.3*t+", "+u+" "+t+", "+u);break;case"-~>":x.setAttribute("style","marker-end:url(#arrowhead);stroke:#0041c4;stroke-width:1;fill:none"),x.setAttribute("d","M "+r.x+","+r.y+" c "+.7*t+", 0 "+t+", "+u+" "+t+", "+u),A.label&&(v=r.x+.75*(s.x-r.x));break;case"~->":x.setAttribute("style","marker-end:url(#arrowhead);stroke:#0041c4;stroke-width:1;fill:none"),x.setAttribute("d","M "+r.x+","+r.y+" c 0, 0 "+.3*t+", "+u+" "+t+", "+u),A.label&&(v=r.x+.25*(s.x-r.x));break;case"-|>":x.setAttribute("style","marker-end:url(#arrowhead);stroke:#0041c4;stroke-width:1;fill:none"),x.setAttribute("d","m "+r.x+","+r.y+" "+t+",0 0,"+u),A.label&&(v=s.x);break;case"|->":x.setAttribute("style","marker-end:url(#arrowhead);stroke:#0041c4;stroke-width:1;fill:none"),x.setAttribute("d","m "+r.x+","+r.y+" 0,"+u+" "+t+",0"),A.label&&(v=r.x);break;case"-|->":x.setAttribute("style","marker-end:url(#arrowhead);stroke:#0041c4;stroke-width:1;fill:none"),x.setAttribute("d","m "+r.x+","+r.y+" "+t/2+",0 0,"+u+" "+t/2+",0");break;case"<->":x.setAttribute("style","marker-end:url(#arrowhead);marker-start:url(#arrowtail);stroke:#0041c4;stroke-width:1;fill:none");break;case"<~>":x.setAttribute("style","marker-end:url(#arrowhead);marker-start:url(#arrowtail);stroke:#0041c4;stroke-width:1;fill:none"),x.setAttribute("d","M "+r.x+","+r.y+" c "+.7*t+", 0 "+.3*t+", "+u+" "+t+", "+u);break;case"<-~>":x.setAttribute("style","marker-end:url(#arrowhead);marker-start:url(#arrowtail);stroke:#0041c4;stroke-width:1;fill:none"),x.setAttribute("d","M "+r.x+","+r.y+" c "+.7*t+", 0 "+t+", "+u+" "+t+", "+u),A.label&&(v=r.x+.75*(s.x-r.x));break;case"<-|>":x.setAttribute("style","marker-end:url(#arrowhead);marker-start:url(#arrowtail);stroke:#0041c4;stroke-width:1;fill:none"),x.setAttribute("d","m "+r.x+","+r.y+" "+t+",0 0,"+u),A.label&&(v=s.x);break;case"<-|->":x.setAttribute("style","marker-end:url(#arrowhead);marker-start:url(#arrowtail);stroke:#0041c4;stroke-width:1;fill:none"),x.setAttribute("d","m "+r.x+","+r.y+" "+t/2+",0 0,"+u+" "+t/2+",0");break;default:x.setAttribute("style","fill:none;stroke:#F00;stroke-width:1")}A.label&&(p.setAttribute("x",v),p.setAttribute("y",w+3),q.setAttribute("x",v-y/2),q.setAttribute("y",w-5))}for(l in B)l===l.toLowerCase()&&B[l].x>0&&(q=f(["rect",{y:B[l].y-4,height:8,style:"fill:#FFF;"}]),p=f(["text",{style:"font-size:8px;",x:B[l].x,y:B[l].y+2,"text-anchor":"middle"},l+""]),j.insertBefore(q,null),j.insertBefore(p,null),y=p.getBBox().width+2,q.setAttribute("x",B[l].x-y/2),q.setAttribute("width",y))}}var e=a("tspan"),f=a("./create-element"),g=a("./w3");b.exports=d},{"./create-element":2,"./w3":30,tspan:33}],24:[function(a,b,c){"use strict";function d(a,b){var c,e,f;for(b.xmax=Math.max(b.xmax,b.x),c=b.y,f=a.length,e=1;e<f;e++)"[object Array]"===Object.prototype.toString.call(a[e])?b=d(a[e],{x:b.x+1,y:b.y,xmax:b.xmax}):(a[e]={name:a[e],x:b.x+1,y:b.y},b.y+=2);return a[0]={name:a[0],x:b.x,y:Math.round((c+(b.y-2))/2)},b.x--,b}function e(a,b,c){var d,e,f=" M 4,0 C 4,1.1 3.1,2 2,2 0.9,2 0,1.1 0,0 c 0,-1.1 0.9,-2 2,-2 1.1,0 2,0.9 2,2 z",g={"~":"M -11,-6 -11,6 0,0 z m -5,6 5,0"+f,"=":"M -11,-6 -11,6 0,0 z m -5,6 5,0","&":"m -16,-10 5,0 c 6,0 11,4 11,10 0,6 -5,10 -11,10 l -5,0 z","~&":"m -16,-10 5,0 c 6,0 11,4 11,10 0,6 -5,10 -11,10 l -5,0 z"+f,"|":"m -18,-10 4,0 c 6,0 12,5 14,10 -2,5 -8,10 -14,10 l -4,0 c 2.5,-5 2.5,-15 0,-20 z","~|":"m -18,-10 4,0 c 6,0 12,5 14,10 -2,5 -8,10 -14,10 l -4,0 c 2.5,-5 2.5,-15 0,-20 z"+f,"^":"m -21,-10 c 1,3 2,6 2,10 m 0,0 c 0,4 -1,7 -2,10 m 3,-20 4,0 c 6,0 12,5 14,10 -2,5 -8,10 -14,10 l -4,0 c 1,-3 2,-6 2,-10 0,-4 -1,-7 -2,-10 z","~^":"m -21,-10 c 1,3 2,6 2,10 m 0,0 c 0,4 -1,7 -2,10 m 3,-20 4,0 c 6,0 12,5 14,10 -2,5 -8,10 -14,10 l -4,0 c 1,-3 2,-6 2,-10 0,-4 -1,-7 -2,-10 z"+f,"+":"m -8,5 0,-10 m -5,5 10,0 m 3,0 c 0,4.418278 -3.581722,8 -8,8 -4.418278,0 -8,-3.581722 -8,-8 0,-4.418278 3.581722,-8 8,-8 4.418278,0 8,3.581722 8,8 z","*":"m -4,4 -8,-8 m 0,8 8,-8 m 4,4 c 0,4.418278 -3.581722,8 -8,8 -4.418278,0 -8,-3.581722 -8,-8 0,-4.418278 3.581722,-8 8,-8 4.418278,0 8,3.581722 8,8 z"},h={BUF:1,INV:1,AND:"&",NAND:"&",OR:"≥1",NOR:"≥1",XOR:"=1",XNOR:"=1",box:""},i={INV:1,NAND:1,NOR:1,XNOR:1};return c===b&&(c=4,b=-4),d=g[a],e=h[a],d?["path",{class:"gate",d:d}]:e?["g",["path",{class:"gate",d:"m -16,"+(b-3)+" 16,0 0,"+(c-b+6)+" -16,0 z"+(i[a]?f:"")}],["text",["tspan",{x:"-14",y:"4",class:"wirename"},e+""]]]:["text",["tspan",{x:"-14",y:"4",class:"wirename"},a+""]]}function f(a){var b,c,d,f=["g"],g=[],h=a.length;for(b=2;b<h;b++)g.push(a[b][1]);for(c=Math.min.apply(null,g),d=Math.max.apply(null,g),f.push(["g",{transform:"translate(16,0)"},["path",{d:"M  "+a[2][0]+","+c+" "+a[2][0]+","+d,class:"wire"}]]),b=2;b<h;b++)f.push(["g",["path",{d:"m  "+a[b][0]+","+a[b][1]+" 16,0",class:"wire"}]]);return f.push(["g",{transform:"translate("+a[1][0]+","+a[1][1]+")"},["title",a[0]],e(a[0],c-a[1][1],d-a[1][1])]),f}function g(a,b){var c,d,e,h,i,j=["g"],k=[];if("[object Array]"===Object.prototype.toString.call(a)){for(d=a.length,k.push(a[0].name),k.push([32*(b-a[0].x),8*a[0].y]),c=1;c<d;c++)"[object Array]"===Object.prototype.toString.call(a[c])?k.push([32*(b-a[c][0].x),8*a[c][0].y]):k.push([32*(b-a[c].x),8*a[c].y]);for(j.push(f(k)),c=1;c<d;c++)j.push(g(a[c],b))}else i=a.name,e=32*(b-a.x),h=8*a.y,j.push(["g",{transform:"translate("+e+","+h+")"},["title",i],["path",{d:"M 2,0 a 2,2 0 1 1 -4,0 2,2 0 1 1 4,0 z"}],["text",["tspan",{x:"-4",y:"4",class:"pinname"},i]]]);return j}function h(a,b){var c,e,f,h,j,k,l,m,n,o,p=["g"],q=["g"];for(m=b.assign.length,e={x:0,y:2,xmax:0},c=b.assign,l=0;l<m;l++)e=d(c[l],e),e.x++;for(f=e.xmax+3,l=0;l<m;l++)p.push(g(c[l],f));for(j=32*(f+1)+1,k=8*(e.y+1)-7,m=4*(f+1),o=e.y+1,l=0;l<=m;l++)for(n=0;n<=o;n++)q.push(["rect",{height:1,width:1,x:8*l-.5,y:8*n-.5,class:"grid"}]);h=document.getElementById("svgcontent_"+a),h.setAttribute("viewBox","0 0 "+j+" "+k),h.setAttribute("width",j),h.setAttribute("height",k),h.insertBefore(i(["g",{transform:"translate(0.5, 0.5)"},q,p]),null)}var i=a("./create-element");b.exports=h},{"./create-element":2}],25:[function(a,b,c){"use strict";function d(a,b,c,d){var f,g,h,i,j,k,l,m,n=[];if(b){g=document.createElementNS(e.svg,"g"),g.id="wavegaps_"+c,a.insertBefore(g,null),l=!1;for(f in b)if(d.period=b[f].period?b[f].period:1,d.phase=(b[f].phase?2*b[f].phase:0)+d.xmin_cfg,h=document.createElementNS(e.svg,"g"),h.id="wavegap_"+f+"_"+c,h.setAttribute("transform","translate(0,"+(d.y0+f*d.yo)+")"),g.insertBefore(h,null),k=b[f].wave)for(n=k.split(""),j=0;n.length;)m=n.shift(),"<"===m&&(l=!0,m=n.shift()),">"===m&&(l=!1,m=n.shift()),j+=l?1:2*d.period,"|"===m&&(i=document.createElementNS(e.svg,"use"),i.setAttributeNS(e.xlink,"xlink:href","#gap"),i.setAttribute("transform","translate("+d.xs*((j-(l?0:d.period))*d.hscale-d.phase)+")"),h.insertBefore(i,null))}}var e=a("./w3");b.exports=d},{"./w3":30}],26:[function(a,b,c){"use strict";function d(a,b,c){var d,f,g,h=["g"];return a.forEach(function(a,i){h.push(["path",{id:"group_"+i+"_"+b,d:"m "+(a.x+.5)+","+(a.y*c.yo+3.5+c.yh0+c.yh1)+" c -3,0 -5,2 -5,5 l 0,"+(a.height*c.yo-16)+" c 0,3 2,5 5,5",style:"stroke:#0041c4;stroke-width:1;fill:none"}]),void 0!==a.name&&(d=a.x-10,f=c.yo*(a.y+a.height/2)+c.yh0+c.yh1,g=e.parse(a.name),g.unshift("text",{"text-anchor":"middle",class:"info","xml:space":"preserve"}),h.push(["g",{transform:"translate("+d+","+f+")"},["g",{transform:"rotate(270)"},g]]))}),h}var e=a("tspan");b.exports=d},{tspan:33}],27:[function(a,b,c){"use strict";function d(a,b,c,d){function g(a,b,c){var d;a[b]&&a[b].text&&(d=e.parse(a[b].text),d.unshift("text",{x:a.xmax*a.xs/2,y:c,"text-anchor":"middle",fill:"#000","xml:space":"preserve"}),d=f(d),j.insertBefore(d,null))}function h(a,b,c,d,g,h,k){var l,m,n,o,p=1,q=0,r=[];if(void 0!==a[b]&&void 0!==a[b][c]){if(n=a[b][c],"string"==typeof n)n=n.split(" ");else if("number"==typeof n||"boolean"==typeof n)for(m=Number(n),n=[],i=0;i<k;i+=1)n.push(i+m);if("[object Array]"===Object.prototype.toString.call(n)&&0!==n.length){if(1===n.length)if(m=Number(n[0]),isNaN(m))r=n;else for(i=0;i<k;i+=1)r[i]=i+m;else if(2===n.length)if(m=Number(n[0]),p=Number(n[1]),o=n[1].split("."),2===o.length&&(q=o[1].length),isNaN(m)||isNaN(p))r=n;else for(m=p*m,i=0;i<k;i+=1)r[i]=(p*i+m).toFixed(q);else r=n;for(i=0;i<k;i+=1)o=r[i],l=e.parse(o),l.unshift("text",{x:i*g+d,y:h,"text-anchor":"middle",class:"muted","xml:space":"preserve"}),l=f(l),j.insertBefore(l,null)}}}var i,j,k,l,m,n;for(l=2*d.hscale,m=l*d.xs,k=d.xmax/l,n=b.length*d.yo,j=f(["g",{id:"gmarks_"+c}]),a.insertBefore(j,a.firstChild),i=0;i<k+1;i+=1)j.insertBefore(f(["path",{id:"gmark_"+i+"_"+c,d:"m "+i*m+",0 0,"+n,style:"stroke:#888;stroke-width:0.5;stroke-dasharray:1,3"}]),null);g(d,"head",d.yh0?-33:-13),g(d,"foot",n+(d.yf0?45:25)),h(d,"head","tick",0,m,-5,k+1),h(d,"head","tock",m/2,m,-5,k),h(d,"foot","tick",0,m,n+15,k+1),h(d,"foot","tock",m/2,m,n+15,k)}var e=a("tspan"),f=a("./create-element");b.exports=d},{"./create-element":2,tspan:33}],28:[function(a,b,c){"use strict";function d(a,b,c){var d,r,s,t,u,v,w,x,y,z=0;if(b.signal){p(a,document.getElementById(c+a),b,f),h(b,f),d=e(b.signal,{x:0,y:0,xmax:0,width:[],lanes:[],groups:[]}),r=document.getElementById("lanes_"+a),s=document.getElementById("groups_"+a),u=i(d.lanes,f),x=m(r,u,a,f);for(y in x)z=Math.max(z,x[y]+d.width[y]);j(r,u,a,f),o(r,d.lanes,a,b,f),k(r,d.lanes,a,f),s.insertBefore(g(l(d.groups,a,f)),null),f.xg=Math.ceil((z-f.tgo)/f.xs)*f.xs,v=f.xg+f.xs*(f.xmax+1),w=u.length*f.yo+f.yh0+f.yh1+f.yf0+f.yf1,t=document.getElementById("svgcontent_"+a),t.setAttribute("viewBox","0 0 "+v+" "+w),t.setAttribute("width",v),t.setAttribute("height",w),t.setAttribute("overflow","hidden"),r.setAttribute("transform","translate("+(f.xg+.5)+", "+(f.yh0+f.yh1+.5)+")")}else b.assign&&(q(a,document.getElementById(c+a),b),n(a,b))}var e=a("./rec"),f=a("./lane"),g=a("./create-element"),h=a("./parse-config"),i=a("./parse-wave-lanes"),j=a("./render-marks"),k=a("./render-gaps"),l=a("./render-groups"),m=a("./render-wave-lane"),n=a("./render-assign"),o=a("./render-arcs"),p=a("./insert-svg-template"),q=a("./insert-svg-template-assign");b.exports=d},{"./create-element":2,"./insert-svg-template":11,"./insert-svg-template-assign":10,"./lane":17,"./parse-config":18,"./parse-wave-lanes":20,"./rec":22,"./render-arcs":23,"./render-assign":24,"./render-gaps":25,"./render-groups":26,"./render-marks":27,"./render-wave-lane":29}],29:[function(a,b,c){"use strict";function d(a,b,c,d){var i,j,k,l,m,n,o,p,q,r=[1],s=0,t=0,u=[];for(j=0;j<b.length;j+=1)if(p=b[j][0][0],p&&(l=f(["g",{id:"wavelane_"+j+"_"+c,transform:"translate(0,"+(d.y0+j*d.yo)+")"}]),a.insertBefore(l,null),n=e.parse(p),n.unshift("text",{x:d.tgo,y:d.ym,class:"info","text-anchor":"end","xml:space":"preserve"}),n=f(n),l.insertBefore(n,null),u.push(n.getBBox().width),q=b[j][0][1],q=q>0?Math.ceil(2*q)-2*q:-2*q,m=f(["g",{id:"wavelane_draw_"+j+"_"+c,transform:"translate("+q*d.xs+", 0)"}]),l.insertBefore(m,null),b[j][1])){for(i=0;i<b[j][1].length;i+=1)o=document.createElementNS(g.svg,"use"),o.setAttributeNS(g.xlink,"xlink:href","#"+b[j][1][i]),o.setAttribute("transform","translate("+i*d.xs+")"),m.insertBefore(o,null);if(b[j][2]&&b[j][2].length&&(r=h(b[j][1]),0!==r.length))for(k in r)b[j][2]&&"undefined"!=typeof b[j][2][k]&&(n=e.parse(b[j][2][k]),n.unshift("text",{x:r[k]*d.xs+d.xlabel,y:d.ym,"text-anchor":"middle","xml:space":"preserve"}),n=f(n),m.insertBefore(n,null));b[j][1].length>s&&(s=b[j][1].length)}return d.xmax=Math.min(s,d.xmax_cfg-d.xmin_cfg),d.xg=t+20,u}var e=a("tspan"),f=a("./create-element"),g=a("./w3"),h=a("./find-lane-markers");b.exports=d},{"./create-element":2,"./find-lane-markers":5,"./w3":30,tspan:33}],30:[function(a,b,c){"use strict";b.exports={svg:"http://www.w3.org/2000/svg",xlink:"http://www.w3.org/1999/xlink",xmlns:"http://www.w3.org/XML/1998/namespace"}},{}],31:[function(a,b,c){"use strict";window.WaveDrom=window.WaveDrom||{};var d=a("./");window.WaveDrom.ProcessAll=d.processAll,window.WaveDrom.RenderWaveForm=d.renderWaveForm,window.WaveDrom.EditorRefresh=d.editorRefresh,window.WaveDrom.eva=d.eva},{"./":9}],32:[function(a,b,c){"use strict";b.exports=window.WaveSkin},{}],33:[function(a,b,c){"use strict";function d(a,b){b.add&&b.add.split(";").forEach(function(b){var c=b.split(" ");a[c[0]][c[1]]=!0}),b.del&&b.del.split(";").forEach(function(b){var c=b.split(" ");delete a[c[0]][c[1]]})}function e(a){return Object.keys(a).reduce(function(b,c){var d=Object.keys(a[c]);return d.length>0&&(b[c]=d.join(" ")),b},{})}function f(a){var b,c,f,i,j;if(void 0===a)return[];if("number"==typeof a)return[a+""];if("string"!=typeof a)return[a];for(c=[],b={"text-decoration":{},"font-weight":{},"font-style":{},"baseline-shift":{},"font-size":{},"font-family":{}};;){if(f=a.search(g),f===-1)return c.push(["tspan",e(b),a]),c;if(f>0&&(j=a.slice(0,f),c.push(["tspan",e(b),j])),i=a.match(g)[0],d(b,h[i]),a=a.slice(f+i.length),0===a.length)return c}}var g=/<o>|<ins>|<s>|<sub>|<sup>|<b>|<i>|<tt>|<\/o>|<\/ins>|<\/s>|<\/sub>|<\/sup>|<\/b>|<\/i>|<\/tt>/,h={"<o>":{add:"text-decoration overline"},"</o>":{del:"text-decoration overline"},"<ins>":{add:"text-decoration underline"},"</ins>":{del:"text-decoration underline"},"<s>":{add:"text-decoration line-through"},"</s>":{del:"text-decoration line-through"},"<b>":{add:"font-weight bold"},"</b>":{del:"font-weight bold"},"<i>":{add:"font-style italic"},"</i>":{del:"font-style italic"},"<sub>":{add:"baseline-shift sub;font-size .7em"},"</sub>":{del:"baseline-shift sub;font-size .7em"},"<sup>":{add:"baseline-shift super;font-size .7em"},"</sup>":{del:"baseline-shift super;font-size .7em"},"<tt>":{add:"font-family monospace"},"</tt>":{del:"font-family monospace"}};c.parse=f},{}]},{},[31]);
piton/design/chip/tile/ariane/docs/js/jquery-1.10.2.min.js:1:/*! jQuery v1.10.2 | (c) 2005, 2013 jQuery Foundation, Inc. | jquery.org/license
piton/design/chip/tile/ariane/docs/js/jquery-1.10.2.min.js:4:(function(e,t){var n,r,i=typeof t,o=e.location,a=e.document,s=a.documentElement,l=e.jQuery,u=e.$,c={},p=[],f="1.10.2",d=p.concat,h=p.push,g=p.slice,m=p.indexOf,y=c.toString,v=c.hasOwnProperty,b=f.trim,x=function(e,t){return new x.fn.init(e,t,r)},w=/[+-]?(?:\d*\.|)\d+(?:[eE][+-]?\d+|)/.source,T=/\S+/g,C=/^[\s\uFEFF\xA0]+|[\s\uFEFF\xA0]+$/g,N=/^(?:\s*(<[\w\W]+>)[^>]*|#([\w-]*))$/,k=/^<(\w+)\s*\/?>(?:<\/\1>|)$/,E=/^[\],:{}\s]*$/,S=/(?:^|:|,)(?:\s*\[)+/g,A=/\\(?:["\\\/bfnrt]|u[\da-fA-F]{4})/g,j=/"[^"\\\r\n]*"|true|false|null|-?(?:\d+\.|)\d+(?:[eE][+-]?\d+|)/g,D=/^-ms-/,L=/-([\da-z])/gi,H=function(e,t){return t.toUpperCase()},q=function(e){(a.addEventListener||"load"===e.type||"complete"===a.readyState)&&(_(),x.ready())},_=function(){a.addEventListener?(a.removeEventListener("DOMContentLoaded",q,!1),e.removeEventListener("load",q,!1)):(a.detachEvent("onreadystatechange",q),e.detachEvent("onload",q))};x.fn=x.prototype={jquery:f,constructor:x,init:function(e,n,r){var i,o;if(!e)return this;if("string"==typeof e){if(i="<"===e.charAt(0)&&">"===e.charAt(e.length-1)&&e.length>=3?[null,e,null]:N.exec(e),!i||!i[1]&&n)return!n||n.jquery?(n||r).find(e):this.constructor(n).find(e);if(i[1]){if(n=n instanceof x?n[0]:n,x.merge(this,x.parseHTML(i[1],n&&n.nodeType?n.ownerDocument||n:a,!0)),k.test(i[1])&&x.isPlainObject(n))for(i in n)x.isFunction(this[i])?this[i](n[i]):this.attr(i,n[i]);return this}if(o=a.getElementById(i[2]),o&&o.parentNode){if(o.id!==i[2])return r.find(e);this.length=1,this[0]=o}return this.context=a,this.selector=e,this}return e.nodeType?(this.context=this[0]=e,this.length=1,this):x.isFunction(e)?r.ready(e):(e.selector!==t&&(this.selector=e.selector,this.context=e.context),x.makeArray(e,this))},selector:"",length:0,toArray:function(){return g.call(this)},get:function(e){return null==e?this.toArray():0>e?this[this.length+e]:this[e]},pushStack:function(e){var t=x.merge(this.constructor(),e);return t.prevObject=this,t.context=this.context,t},each:function(e,t){return x.each(this,e,t)},ready:function(e){return x.ready.promise().done(e),this},slice:function(){return this.pushStack(g.apply(this,arguments))},first:function(){return this.eq(0)},last:function(){return this.eq(-1)},eq:function(e){var t=this.length,n=+e+(0>e?t:0);return this.pushStack(n>=0&&t>n?[this[n]]:[])},map:function(e){return this.pushStack(x.map(this,function(t,n){return e.call(t,n,t)}))},end:function(){return this.prevObject||this.constructor(null)},push:h,sort:[].sort,splice:[].splice},x.fn.init.prototype=x.fn,x.extend=x.fn.extend=function(){var e,n,r,i,o,a,s=arguments[0]||{},l=1,u=arguments.length,c=!1;for("boolean"==typeof s&&(c=s,s=arguments[1]||{},l=2),"object"==typeof s||x.isFunction(s)||(s={}),u===l&&(s=this,--l);u>l;l++)if(null!=(o=arguments[l]))for(i in o)e=s[i],r=o[i],s!==r&&(c&&r&&(x.isPlainObject(r)||(n=x.isArray(r)))?(n?(n=!1,a=e&&x.isArray(e)?e:[]):a=e&&x.isPlainObject(e)?e:{},s[i]=x.extend(c,a,r)):r!==t&&(s[i]=r));return s},x.extend({expando:"jQuery"+(f+Math.random()).replace(/\D/g,""),noConflict:function(t){return e.$===x&&(e.$=u),t&&e.jQuery===x&&(e.jQuery=l),x},isReady:!1,readyWait:1,holdReady:function(e){e?x.readyWait++:x.ready(!0)},ready:function(e){if(e===!0?!--x.readyWait:!x.isReady){if(!a.body)return setTimeout(x.ready);x.isReady=!0,e!==!0&&--x.readyWait>0||(n.resolveWith(a,[x]),x.fn.trigger&&x(a).trigger("ready").off("ready"))}},isFunction:function(e){return"function"===x.type(e)},isArray:Array.isArray||function(e){return"array"===x.type(e)},isWindow:function(e){return null!=e&&e==e.window},isNumeric:function(e){return!isNaN(parseFloat(e))&&isFinite(e)},type:function(e){return null==e?e+"":"object"==typeof e||"function"==typeof e?c[y.call(e)]||"object":typeof e},isPlainObject:function(e){var n;if(!e||"object"!==x.type(e)||e.nodeType||x.isWindow(e))return!1;try{if(e.constructor&&!v.call(e,"constructor")&&!v.call(e.constructor.prototype,"isPrototypeOf"))return!1}catch(r){return!1}if(x.support.ownLast)for(n in e)return v.call(e,n);for(n in e);return n===t||v.call(e,n)},isEmptyObject:function(e){var t;for(t in e)return!1;return!0},error:function(e){throw Error(e)},parseHTML:function(e,t,n){if(!e||"string"!=typeof e)return null;"boolean"==typeof t&&(n=t,t=!1),t=t||a;var r=k.exec(e),i=!n&&[];return r?[t.createElement(r[1])]:(r=x.buildFragment([e],t,i),i&&x(i).remove(),x.merge([],r.childNodes))},parseJSON:function(n){return e.JSON&&e.JSON.parse?e.JSON.parse(n):null===n?n:"string"==typeof n&&(n=x.trim(n),n&&E.test(n.replace(A,"@").replace(j,"]").replace(S,"")))?Function("return "+n)():(x.error("Invalid JSON: "+n),t)},parseXML:function(n){var r,i;if(!n||"string"!=typeof n)return null;try{e.DOMParser?(i=new DOMParser,r=i.parseFromString(n,"text/xml")):(r=new ActiveXObject("Microsoft.XMLDOM"),r.async="false",r.loadXML(n))}catch(o){r=t}return r&&r.documentElement&&!r.getElementsByTagName("parsererror").length||x.error("Invalid XML: "+n),r},noop:function(){},globalEval:function(t){t&&x.trim(t)&&(e.execScript||function(t){e.eval.call(e,t)})(t)},camelCase:function(e){return e.replace(D,"ms-").replace(L,H)},nodeName:function(e,t){return e.nodeName&&e.nodeName.toLowerCase()===t.toLowerCase()},each:function(e,t,n){var r,i=0,o=e.length,a=M(e);if(n){if(a){for(;o>i;i++)if(r=t.apply(e[i],n),r===!1)break}else for(i in e)if(r=t.apply(e[i],n),r===!1)break}else if(a){for(;o>i;i++)if(r=t.call(e[i],i,e[i]),r===!1)break}else for(i in e)if(r=t.call(e[i],i,e[i]),r===!1)break;return e},trim:b&&!b.call("\ufeff\u00a0")?function(e){return null==e?"":b.call(e)}:function(e){return null==e?"":(e+"").replace(C,"")},makeArray:function(e,t){var n=t||[];return null!=e&&(M(Object(e))?x.merge(n,"string"==typeof e?[e]:e):h.call(n,e)),n},inArray:function(e,t,n){var r;if(t){if(m)return m.call(t,e,n);for(r=t.length,n=n?0>n?Math.max(0,r+n):n:0;r>n;n++)if(n in t&&t[n]===e)return n}return-1},merge:function(e,n){var r=n.length,i=e.length,o=0;if("number"==typeof r)for(;r>o;o++)e[i++]=n[o];else while(n[o]!==t)e[i++]=n[o++];return e.length=i,e},grep:function(e,t,n){var r,i=[],o=0,a=e.length;for(n=!!n;a>o;o++)r=!!t(e[o],o),n!==r&&i.push(e[o]);return i},map:function(e,t,n){var r,i=0,o=e.length,a=M(e),s=[];if(a)for(;o>i;i++)r=t(e[i],i,n),null!=r&&(s[s.length]=r);else for(i in e)r=t(e[i],i,n),null!=r&&(s[s.length]=r);return d.apply([],s)},guid:1,proxy:function(e,n){var r,i,o;return"string"==typeof n&&(o=e[n],n=e,e=o),x.isFunction(e)?(r=g.call(arguments,2),i=function(){return e.apply(n||this,r.concat(g.call(arguments)))},i.guid=e.guid=e.guid||x.guid++,i):t},access:function(e,n,r,i,o,a,s){var l=0,u=e.length,c=null==r;if("object"===x.type(r)){o=!0;for(l in r)x.access(e,n,l,r[l],!0,a,s)}else if(i!==t&&(o=!0,x.isFunction(i)||(s=!0),c&&(s?(n.call(e,i),n=null):(c=n,n=function(e,t,n){return c.call(x(e),n)})),n))for(;u>l;l++)n(e[l],r,s?i:i.call(e[l],l,n(e[l],r)));return o?e:c?n.call(e):u?n(e[0],r):a},now:function(){return(new Date).getTime()},swap:function(e,t,n,r){var i,o,a={};for(o in t)a[o]=e.style[o],e.style[o]=t[o];i=n.apply(e,r||[]);for(o in t)e.style[o]=a[o];return i}}),x.ready.promise=function(t){if(!n)if(n=x.Deferred(),"complete"===a.readyState)setTimeout(x.ready);else if(a.addEventListener)a.addEventListener("DOMContentLoaded",q,!1),e.addEventListener("load",q,!1);else{a.attachEvent("onreadystatechange",q),e.attachEvent("onload",q);var r=!1;try{r=null==e.frameElement&&a.documentElement}catch(i){}r&&r.doScroll&&function o(){if(!x.isReady){try{r.doScroll("left")}catch(e){return setTimeout(o,50)}_(),x.ready()}}()}return n.promise(t)},x.each("Boolean Number String Function Array Date RegExp Object Error".split(" "),function(e,t){c["[object "+t+"]"]=t.toLowerCase()});function M(e){var t=e.length,n=x.type(e);return x.isWindow(e)?!1:1===e.nodeType&&t?!0:"array"===n||"function"!==n&&(0===t||"number"==typeof t&&t>0&&t-1 in e)}r=x(a),function(e,t){var n,r,i,o,a,s,l,u,c,p,f,d,h,g,m,y,v,b="sizzle"+-new Date,w=e.document,T=0,C=0,N=st(),k=st(),E=st(),S=!1,A=function(e,t){return e===t?(S=!0,0):0},j=typeof t,D=1<<31,L={}.hasOwnProperty,H=[],q=H.pop,_=H.push,M=H.push,O=H.slice,F=H.indexOf||function(e){var t=0,n=this.length;for(;n>t;t++)if(this[t]===e)return t;return-1},B="checked|selected|async|autofocus|autoplay|controls|defer|disabled|hidden|ismap|loop|multiple|open|readonly|required|scoped",P="[\\x20\\t\\r\\n\\f]",R="(?:\\\\.|[\\w-]|[^\\x00-\\xa0])+",W=R.replace("w","w#"),$="\\["+P+"*("+R+")"+P+"*(?:([*^$|!~]?=)"+P+"*(?:(['\"])((?:\\\\.|[^\\\\])*?)\\3|("+W+")|)|)"+P+"*\\]",I=":("+R+")(?:\\(((['\"])((?:\\\\.|[^\\\\])*?)\\3|((?:\\\\.|[^\\\\()[\\]]|"+$.replace(3,8)+")*)|.*)\\)|)",z=RegExp("^"+P+"+|((?:^|[^\\\\])(?:\\\\.)*)"+P+"+$","g"),X=RegExp("^"+P+"*,"+P+"*"),U=RegExp("^"+P+"*([>+~]|"+P+")"+P+"*"),V=RegExp(P+"*[+~]"),Y=RegExp("="+P+"*([^\\]'\"]*)"+P+"*\\]","g"),J=RegExp(I),G=RegExp("^"+W+"$"),Q={ID:RegExp("^#("+R+")"),CLASS:RegExp("^\\.("+R+")"),TAG:RegExp("^("+R.replace("w","w*")+")"),ATTR:RegExp("^"+$),PSEUDO:RegExp("^"+I),CHILD:RegExp("^:(only|first|last|nth|nth-last)-(child|of-type)(?:\\("+P+"*(even|odd|(([+-]|)(\\d*)n|)"+P+"*(?:([+-]|)"+P+"*(\\d+)|))"+P+"*\\)|)","i"),bool:RegExp("^(?:"+B+")$","i"),needsContext:RegExp("^"+P+"*[>+~]|:(even|odd|eq|gt|lt|nth|first|last)(?:\\("+P+"*((?:-\\d)?\\d*)"+P+"*\\)|)(?=[^-]|$)","i")},K=/^[^{]+\{\s*\[native \w/,Z=/^(?:#([\w-]+)|(\w+)|\.([\w-]+))$/,et=/^(?:input|select|textarea|button)$/i,tt=/^h\d$/i,nt=/'|\\/g,rt=RegExp("\\\\([\\da-f]{1,6}"+P+"?|("+P+")|.)","ig"),it=function(e,t,n){var r="0x"+t-65536;return r!==r||n?t:0>r?String.fromCharCode(r+65536):String.fromCharCode(55296|r>>10,56320|1023&r)};try{M.apply(H=O.call(w.childNodes),w.childNodes),H[w.childNodes.length].nodeType}catch(ot){M={apply:H.length?function(e,t){_.apply(e,O.call(t))}:function(e,t){var n=e.length,r=0;while(e[n++]=t[r++]);e.length=n-1}}}function at(e,t,n,i){var o,a,s,l,u,c,d,m,y,x;if((t?t.ownerDocument||t:w)!==f&&p(t),t=t||f,n=n||[],!e||"string"!=typeof e)return n;if(1!==(l=t.nodeType)&&9!==l)return[];if(h&&!i){if(o=Z.exec(e))if(s=o[1]){if(9===l){if(a=t.getElementById(s),!a||!a.parentNode)return n;if(a.id===s)return n.push(a),n}else if(t.ownerDocument&&(a=t.ownerDocument.getElementById(s))&&v(t,a)&&a.id===s)return n.push(a),n}else{if(o[2])return M.apply(n,t.getElementsByTagName(e)),n;if((s=o[3])&&r.getElementsByClassName&&t.getElementsByClassName)return M.apply(n,t.getElementsByClassName(s)),n}if(r.qsa&&(!g||!g.test(e))){if(m=d=b,y=t,x=9===l&&e,1===l&&"object"!==t.nodeName.toLowerCase()){c=mt(e),(d=t.getAttribute("id"))?m=d.replace(nt,"\\$&"):t.setAttribute("id",m),m="[id='"+m+"'] ",u=c.length;while(u--)c[u]=m+yt(c[u]);y=V.test(e)&&t.parentNode||t,x=c.join(",")}if(x)try{return M.apply(n,y.querySelectorAll(x)),n}catch(T){}finally{d||t.removeAttribute("id")}}}return kt(e.replace(z,"$1"),t,n,i)}function st(){var e=[];function t(n,r){return e.push(n+=" ")>o.cacheLength&&delete t[e.shift()],t[n]=r}return t}function lt(e){return e[b]=!0,e}function ut(e){var t=f.createElement("div");try{return!!e(t)}catch(n){return!1}finally{t.parentNode&&t.parentNode.removeChild(t),t=null}}function ct(e,t){var n=e.split("|"),r=e.length;while(r--)o.attrHandle[n[r]]=t}function pt(e,t){var n=t&&e,r=n&&1===e.nodeType&&1===t.nodeType&&(~t.sourceIndex||D)-(~e.sourceIndex||D);if(r)return r;if(n)while(n=n.nextSibling)if(n===t)return-1;return e?1:-1}function ft(e){return function(t){var n=t.nodeName.toLowerCase();return"input"===n&&t.type===e}}function dt(e){return function(t){var n=t.nodeName.toLowerCase();return("input"===n||"button"===n)&&t.type===e}}function ht(e){return lt(function(t){return t=+t,lt(function(n,r){var i,o=e([],n.length,t),a=o.length;while(a--)n[i=o[a]]&&(n[i]=!(r[i]=n[i]))})})}s=at.isXML=function(e){var t=e&&(e.ownerDocument||e).documentElement;return t?"HTML"!==t.nodeName:!1},r=at.support={},p=at.setDocument=function(e){var n=e?e.ownerDocument||e:w,i=n.defaultView;return n!==f&&9===n.nodeType&&n.documentElement?(f=n,d=n.documentElement,h=!s(n),i&&i.attachEvent&&i!==i.top&&i.attachEvent("onbeforeunload",function(){p()}),r.attributes=ut(function(e){return e.className="i",!e.getAttribute("className")}),r.getElementsByTagName=ut(function(e){return e.appendChild(n.createComment("")),!e.getElementsByTagName("*").length}),r.getElementsByClassName=ut(function(e){return e.innerHTML="<div class='a'></div><div class='a i'></div>",e.firstChild.className="i",2===e.getElementsByClassName("i").length}),r.getById=ut(function(e){return d.appendChild(e).id=b,!n.getElementsByName||!n.getElementsByName(b).length}),r.getById?(o.find.ID=function(e,t){if(typeof t.getElementById!==j&&h){var n=t.getElementById(e);return n&&n.parentNode?[n]:[]}},o.filter.ID=function(e){var t=e.replace(rt,it);return function(e){return e.getAttribute("id")===t}}):(delete o.find.ID,o.filter.ID=function(e){var t=e.replace(rt,it);return function(e){var n=typeof e.getAttributeNode!==j&&e.getAttributeNode("id");return n&&n.value===t}}),o.find.TAG=r.getElementsByTagName?function(e,n){return typeof n.getElementsByTagName!==j?n.getElementsByTagName(e):t}:function(e,t){var n,r=[],i=0,o=t.getElementsByTagName(e);if("*"===e){while(n=o[i++])1===n.nodeType&&r.push(n);return r}return o},o.find.CLASS=r.getElementsByClassName&&function(e,n){return typeof n.getElementsByClassName!==j&&h?n.getElementsByClassName(e):t},m=[],g=[],(r.qsa=K.test(n.querySelectorAll))&&(ut(function(e){e.innerHTML="<select><option selected=''></option></select>",e.querySelectorAll("[selected]").length||g.push("\\["+P+"*(?:value|"+B+")"),e.querySelectorAll(":checked").length||g.push(":checked")}),ut(function(e){var t=n.createElement("input");t.setAttribute("type","hidden"),e.appendChild(t).setAttribute("t",""),e.querySelectorAll("[t^='']").length&&g.push("[*^$]="+P+"*(?:''|\"\")"),e.querySelectorAll(":enabled").length||g.push(":enabled",":disabled"),e.querySelectorAll("*,:x"),g.push(",.*:")})),(r.matchesSelector=K.test(y=d.webkitMatchesSelector||d.mozMatchesSelector||d.oMatchesSelector||d.msMatchesSelector))&&ut(function(e){r.disconnectedMatch=y.call(e,"div"),y.call(e,"[s!='']:x"),m.push("!=",I)}),g=g.length&&RegExp(g.join("|")),m=m.length&&RegExp(m.join("|")),v=K.test(d.contains)||d.compareDocumentPosition?function(e,t){var n=9===e.nodeType?e.documentElement:e,r=t&&t.parentNode;return e===r||!(!r||1!==r.nodeType||!(n.contains?n.contains(r):e.compareDocumentPosition&&16&e.compareDocumentPosition(r)))}:function(e,t){if(t)while(t=t.parentNode)if(t===e)return!0;return!1},A=d.compareDocumentPosition?function(e,t){if(e===t)return S=!0,0;var i=t.compareDocumentPosition&&e.compareDocumentPosition&&e.compareDocumentPosition(t);return i?1&i||!r.sortDetached&&t.compareDocumentPosition(e)===i?e===n||v(w,e)?-1:t===n||v(w,t)?1:c?F.call(c,e)-F.call(c,t):0:4&i?-1:1:e.compareDocumentPosition?-1:1}:function(e,t){var r,i=0,o=e.parentNode,a=t.parentNode,s=[e],l=[t];if(e===t)return S=!0,0;if(!o||!a)return e===n?-1:t===n?1:o?-1:a?1:c?F.call(c,e)-F.call(c,t):0;if(o===a)return pt(e,t);r=e;while(r=r.parentNode)s.unshift(r);r=t;while(r=r.parentNode)l.unshift(r);while(s[i]===l[i])i++;return i?pt(s[i],l[i]):s[i]===w?-1:l[i]===w?1:0},n):f},at.matches=function(e,t){return at(e,null,null,t)},at.matchesSelector=function(e,t){if((e.ownerDocument||e)!==f&&p(e),t=t.replace(Y,"='$1']"),!(!r.matchesSelector||!h||m&&m.test(t)||g&&g.test(t)))try{var n=y.call(e,t);if(n||r.disconnectedMatch||e.document&&11!==e.document.nodeType)return n}catch(i){}return at(t,f,null,[e]).length>0},at.contains=function(e,t){return(e.ownerDocument||e)!==f&&p(e),v(e,t)},at.attr=function(e,n){(e.ownerDocument||e)!==f&&p(e);var i=o.attrHandle[n.toLowerCase()],a=i&&L.call(o.attrHandle,n.toLowerCase())?i(e,n,!h):t;return a===t?r.attributes||!h?e.getAttribute(n):(a=e.getAttributeNode(n))&&a.specified?a.value:null:a},at.error=function(e){throw Error("Syntax error, unrecognized expression: "+e)},at.uniqueSort=function(e){var t,n=[],i=0,o=0;if(S=!r.detectDuplicates,c=!r.sortStable&&e.slice(0),e.sort(A),S){while(t=e[o++])t===e[o]&&(i=n.push(o));while(i--)e.splice(n[i],1)}return e},a=at.getText=function(e){var t,n="",r=0,i=e.nodeType;if(i){if(1===i||9===i||11===i){if("string"==typeof e.textContent)return e.textContent;for(e=e.firstChild;e;e=e.nextSibling)n+=a(e)}else if(3===i||4===i)return e.nodeValue}else for(;t=e[r];r++)n+=a(t);return n},o=at.selectors={cacheLength:50,createPseudo:lt,match:Q,attrHandle:{},find:{},relative:{">":{dir:"parentNode",first:!0}," ":{dir:"parentNode"},"+":{dir:"previousSibling",first:!0},"~":{dir:"previousSibling"}},preFilter:{ATTR:function(e){return e[1]=e[1].replace(rt,it),e[3]=(e[4]||e[5]||"").replace(rt,it),"~="===e[2]&&(e[3]=" "+e[3]+" "),e.slice(0,4)},CHILD:function(e){return e[1]=e[1].toLowerCase(),"nth"===e[1].slice(0,3)?(e[3]||at.error(e[0]),e[4]=+(e[4]?e[5]+(e[6]||1):2*("even"===e[3]||"odd"===e[3])),e[5]=+(e[7]+e[8]||"odd"===e[3])):e[3]&&at.error(e[0]),e},PSEUDO:function(e){var n,r=!e[5]&&e[2];return Q.CHILD.test(e[0])?null:(e[3]&&e[4]!==t?e[2]=e[4]:r&&J.test(r)&&(n=mt(r,!0))&&(n=r.indexOf(")",r.length-n)-r.length)&&(e[0]=e[0].slice(0,n),e[2]=r.slice(0,n)),e.slice(0,3))}},filter:{TAG:function(e){var t=e.replace(rt,it).toLowerCase();return"*"===e?function(){return!0}:function(e){return e.nodeName&&e.nodeName.toLowerCase()===t}},CLASS:function(e){var t=N[e+" "];return t||(t=RegExp("(^|"+P+")"+e+"("+P+"|$)"))&&N(e,function(e){return t.test("string"==typeof e.className&&e.className||typeof e.getAttribute!==j&&e.getAttribute("class")||"")})},ATTR:function(e,t,n){return function(r){var i=at.attr(r,e);return null==i?"!="===t:t?(i+="","="===t?i===n:"!="===t?i!==n:"^="===t?n&&0===i.indexOf(n):"*="===t?n&&i.indexOf(n)>-1:"$="===t?n&&i.slice(-n.length)===n:"~="===t?(" "+i+" ").indexOf(n)>-1:"|="===t?i===n||i.slice(0,n.length+1)===n+"-":!1):!0}},CHILD:function(e,t,n,r,i){var o="nth"!==e.slice(0,3),a="last"!==e.slice(-4),s="of-type"===t;return 1===r&&0===i?function(e){return!!e.parentNode}:function(t,n,l){var u,c,p,f,d,h,g=o!==a?"nextSibling":"previousSibling",m=t.parentNode,y=s&&t.nodeName.toLowerCase(),v=!l&&!s;if(m){if(o){while(g){p=t;while(p=p[g])if(s?p.nodeName.toLowerCase()===y:1===p.nodeType)return!1;h=g="only"===e&&!h&&"nextSibling"}return!0}if(h=[a?m.firstChild:m.lastChild],a&&v){c=m[b]||(m[b]={}),u=c[e]||[],d=u[0]===T&&u[1],f=u[0]===T&&u[2],p=d&&m.childNodes[d];while(p=++d&&p&&p[g]||(f=d=0)||h.pop())if(1===p.nodeType&&++f&&p===t){c[e]=[T,d,f];break}}else if(v&&(u=(t[b]||(t[b]={}))[e])&&u[0]===T)f=u[1];else while(p=++d&&p&&p[g]||(f=d=0)||h.pop())if((s?p.nodeName.toLowerCase()===y:1===p.nodeType)&&++f&&(v&&((p[b]||(p[b]={}))[e]=[T,f]),p===t))break;return f-=i,f===r||0===f%r&&f/r>=0}}},PSEUDO:function(e,t){var n,r=o.pseudos[e]||o.setFilters[e.toLowerCase()]||at.error("unsupported pseudo: "+e);return r[b]?r(t):r.length>1?(n=[e,e,"",t],o.setFilters.hasOwnProperty(e.toLowerCase())?lt(function(e,n){var i,o=r(e,t),a=o.length;while(a--)i=F.call(e,o[a]),e[i]=!(n[i]=o[a])}):function(e){return r(e,0,n)}):r}},pseudos:{not:lt(function(e){var t=[],n=[],r=l(e.replace(z,"$1"));return r[b]?lt(function(e,t,n,i){var o,a=r(e,null,i,[]),s=e.length;while(s--)(o=a[s])&&(e[s]=!(t[s]=o))}):function(e,i,o){return t[0]=e,r(t,null,o,n),!n.pop()}}),has:lt(function(e){return function(t){return at(e,t).length>0}}),contains:lt(function(e){return function(t){return(t.textContent||t.innerText||a(t)).indexOf(e)>-1}}),lang:lt(function(e){return G.test(e||"")||at.error("unsupported lang: "+e),e=e.replace(rt,it).toLowerCase(),function(t){var n;do if(n=h?t.lang:t.getAttribute("xml:lang")||t.getAttribute("lang"))return n=n.toLowerCase(),n===e||0===n.indexOf(e+"-");while((t=t.parentNode)&&1===t.nodeType);return!1}}),target:function(t){var n=e.location&&e.location.hash;return n&&n.slice(1)===t.id},root:function(e){return e===d},focus:function(e){return e===f.activeElement&&(!f.hasFocus||f.hasFocus())&&!!(e.type||e.href||~e.tabIndex)},enabled:function(e){return e.disabled===!1},disabled:function(e){return e.disabled===!0},checked:function(e){var t=e.nodeName.toLowerCase();return"input"===t&&!!e.checked||"option"===t&&!!e.selected},selected:function(e){return e.parentNode&&e.parentNode.selectedIndex,e.selected===!0},empty:function(e){for(e=e.firstChild;e;e=e.nextSibling)if(e.nodeName>"@"||3===e.nodeType||4===e.nodeType)return!1;return!0},parent:function(e){return!o.pseudos.empty(e)},header:function(e){return tt.test(e.nodeName)},input:function(e){return et.test(e.nodeName)},button:function(e){var t=e.nodeName.toLowerCase();return"input"===t&&"button"===e.type||"button"===t},text:function(e){var t;return"input"===e.nodeName.toLowerCase()&&"text"===e.type&&(null==(t=e.getAttribute("type"))||t.toLowerCase()===e.type)},first:ht(function(){return[0]}),last:ht(function(e,t){return[t-1]}),eq:ht(function(e,t,n){return[0>n?n+t:n]}),even:ht(function(e,t){var n=0;for(;t>n;n+=2)e.push(n);return e}),odd:ht(function(e,t){var n=1;for(;t>n;n+=2)e.push(n);return e}),lt:ht(function(e,t,n){var r=0>n?n+t:n;for(;--r>=0;)e.push(r);return e}),gt:ht(function(e,t,n){var r=0>n?n+t:n;for(;t>++r;)e.push(r);return e})}},o.pseudos.nth=o.pseudos.eq;for(n in{radio:!0,checkbox:!0,file:!0,password:!0,image:!0})o.pseudos[n]=ft(n);for(n in{submit:!0,reset:!0})o.pseudos[n]=dt(n);function gt(){}gt.prototype=o.filters=o.pseudos,o.setFilters=new gt;function mt(e,t){var n,r,i,a,s,l,u,c=k[e+" "];if(c)return t?0:c.slice(0);s=e,l=[],u=o.preFilter;while(s){(!n||(r=X.exec(s)))&&(r&&(s=s.slice(r[0].length)||s),l.push(i=[])),n=!1,(r=U.exec(s))&&(n=r.shift(),i.push({value:n,type:r[0].replace(z," ")}),s=s.slice(n.length));for(a in o.filter)!(r=Q[a].exec(s))||u[a]&&!(r=u[a](r))||(n=r.shift(),i.push({value:n,type:a,matches:r}),s=s.slice(n.length));if(!n)break}return t?s.length:s?at.error(e):k(e,l).slice(0)}function yt(e){var t=0,n=e.length,r="";for(;n>t;t++)r+=e[t].value;return r}function vt(e,t,n){var r=t.dir,o=n&&"parentNode"===r,a=C++;return t.first?function(t,n,i){while(t=t[r])if(1===t.nodeType||o)return e(t,n,i)}:function(t,n,s){var l,u,c,p=T+" "+a;if(s){while(t=t[r])if((1===t.nodeType||o)&&e(t,n,s))return!0}else while(t=t[r])if(1===t.nodeType||o)if(c=t[b]||(t[b]={}),(u=c[r])&&u[0]===p){if((l=u[1])===!0||l===i)return l===!0}else if(u=c[r]=[p],u[1]=e(t,n,s)||i,u[1]===!0)return!0}}function bt(e){return e.length>1?function(t,n,r){var i=e.length;while(i--)if(!e[i](t,n,r))return!1;return!0}:e[0]}function xt(e,t,n,r,i){var o,a=[],s=0,l=e.length,u=null!=t;for(;l>s;s++)(o=e[s])&&(!n||n(o,r,i))&&(a.push(o),u&&t.push(s));return a}function wt(e,t,n,r,i,o){return r&&!r[b]&&(r=wt(r)),i&&!i[b]&&(i=wt(i,o)),lt(function(o,a,s,l){var u,c,p,f=[],d=[],h=a.length,g=o||Nt(t||"*",s.nodeType?[s]:s,[]),m=!e||!o&&t?g:xt(g,f,e,s,l),y=n?i||(o?e:h||r)?[]:a:m;if(n&&n(m,y,s,l),r){u=xt(y,d),r(u,[],s,l),c=u.length;while(c--)(p=u[c])&&(y[d[c]]=!(m[d[c]]=p))}if(o){if(i||e){if(i){u=[],c=y.length;while(c--)(p=y[c])&&u.push(m[c]=p);i(null,y=[],u,l)}c=y.length;while(c--)(p=y[c])&&(u=i?F.call(o,p):f[c])>-1&&(o[u]=!(a[u]=p))}}else y=xt(y===a?y.splice(h,y.length):y),i?i(null,a,y,l):M.apply(a,y)})}function Tt(e){var t,n,r,i=e.length,a=o.relative[e[0].type],s=a||o.relative[" "],l=a?1:0,c=vt(function(e){return e===t},s,!0),p=vt(function(e){return F.call(t,e)>-1},s,!0),f=[function(e,n,r){return!a&&(r||n!==u)||((t=n).nodeType?c(e,n,r):p(e,n,r))}];for(;i>l;l++)if(n=o.relative[e[l].type])f=[vt(bt(f),n)];else{if(n=o.filter[e[l].type].apply(null,e[l].matches),n[b]){for(r=++l;i>r;r++)if(o.relative[e[r].type])break;return wt(l>1&&bt(f),l>1&&yt(e.slice(0,l-1).concat({value:" "===e[l-2].type?"*":""})).replace(z,"$1"),n,r>l&&Tt(e.slice(l,r)),i>r&&Tt(e=e.slice(r)),i>r&&yt(e))}f.push(n)}return bt(f)}function Ct(e,t){var n=0,r=t.length>0,a=e.length>0,s=function(s,l,c,p,d){var h,g,m,y=[],v=0,b="0",x=s&&[],w=null!=d,C=u,N=s||a&&o.find.TAG("*",d&&l.parentNode||l),k=T+=null==C?1:Math.random()||.1;for(w&&(u=l!==f&&l,i=n);null!=(h=N[b]);b++){if(a&&h){g=0;while(m=e[g++])if(m(h,l,c)){p.push(h);break}w&&(T=k,i=++n)}r&&((h=!m&&h)&&v--,s&&x.push(h))}if(v+=b,r&&b!==v){g=0;while(m=t[g++])m(x,y,l,c);if(s){if(v>0)while(b--)x[b]||y[b]||(y[b]=q.call(p));y=xt(y)}M.apply(p,y),w&&!s&&y.length>0&&v+t.length>1&&at.uniqueSort(p)}return w&&(T=k,u=C),x};return r?lt(s):s}l=at.compile=function(e,t){var n,r=[],i=[],o=E[e+" "];if(!o){t||(t=mt(e)),n=t.length;while(n--)o=Tt(t[n]),o[b]?r.push(o):i.push(o);o=E(e,Ct(i,r))}return o};function Nt(e,t,n){var r=0,i=t.length;for(;i>r;r++)at(e,t[r],n);return n}function kt(e,t,n,i){var a,s,u,c,p,f=mt(e);if(!i&&1===f.length){if(s=f[0]=f[0].slice(0),s.length>2&&"ID"===(u=s[0]).type&&r.getById&&9===t.nodeType&&h&&o.relative[s[1].type]){if(t=(o.find.ID(u.matches[0].replace(rt,it),t)||[])[0],!t)return n;e=e.slice(s.shift().value.length)}a=Q.needsContext.test(e)?0:s.length;while(a--){if(u=s[a],o.relative[c=u.type])break;if((p=o.find[c])&&(i=p(u.matches[0].replace(rt,it),V.test(s[0].type)&&t.parentNode||t))){if(s.splice(a,1),e=i.length&&yt(s),!e)return M.apply(n,i),n;break}}}return l(e,f)(i,t,!h,n,V.test(e)),n}r.sortStable=b.split("").sort(A).join("")===b,r.detectDuplicates=S,p(),r.sortDetached=ut(function(e){return 1&e.compareDocumentPosition(f.createElement("div"))}),ut(function(e){return e.innerHTML="<a href='#'></a>","#"===e.firstChild.getAttribute("href")})||ct("type|href|height|width",function(e,n,r){return r?t:e.getAttribute(n,"type"===n.toLowerCase()?1:2)}),r.attributes&&ut(function(e){return e.innerHTML="<input/>",e.firstChild.setAttribute("value",""),""===e.firstChild.getAttribute("value")})||ct("value",function(e,n,r){return r||"input"!==e.nodeName.toLowerCase()?t:e.defaultValue}),ut(function(e){return null==e.getAttribute("disabled")})||ct(B,function(e,n,r){var i;return r?t:(i=e.getAttributeNode(n))&&i.specified?i.value:e[n]===!0?n.toLowerCase():null}),x.find=at,x.expr=at.selectors,x.expr[":"]=x.expr.pseudos,x.unique=at.uniqueSort,x.text=at.getText,x.isXMLDoc=at.isXML,x.contains=at.contains}(e);var O={};function F(e){var t=O[e]={};return x.each(e.match(T)||[],function(e,n){t[n]=!0}),t}x.Callbacks=function(e){e="string"==typeof e?O[e]||F(e):x.extend({},e);var n,r,i,o,a,s,l=[],u=!e.once&&[],c=function(t){for(r=e.memory&&t,i=!0,a=s||0,s=0,o=l.length,n=!0;l&&o>a;a++)if(l[a].apply(t[0],t[1])===!1&&e.stopOnFalse){r=!1;break}n=!1,l&&(u?u.length&&c(u.shift()):r?l=[]:p.disable())},p={add:function(){if(l){var t=l.length;(function i(t){x.each(t,function(t,n){var r=x.type(n);"function"===r?e.unique&&p.has(n)||l.push(n):n&&n.length&&"string"!==r&&i(n)})})(arguments),n?o=l.length:r&&(s=t,c(r))}return this},remove:function(){return l&&x.each(arguments,function(e,t){var r;while((r=x.inArray(t,l,r))>-1)l.splice(r,1),n&&(o>=r&&o--,a>=r&&a--)}),this},has:function(e){return e?x.inArray(e,l)>-1:!(!l||!l.length)},empty:function(){return l=[],o=0,this},disable:function(){return l=u=r=t,this},disabled:function(){return!l},lock:function(){return u=t,r||p.disable(),this},locked:function(){return!u},fireWith:function(e,t){return!l||i&&!u||(t=t||[],t=[e,t.slice?t.slice():t],n?u.push(t):c(t)),this},fire:function(){return p.fireWith(this,arguments),this},fired:function(){return!!i}};return p},x.extend({Deferred:function(e){var t=[["resolve","done",x.Callbacks("once memory"),"resolved"],["reject","fail",x.Callbacks("once memory"),"rejected"],["notify","progress",x.Callbacks("memory")]],n="pending",r={state:function(){return n},always:function(){return i.done(arguments).fail(arguments),this},then:function(){var e=arguments;return x.Deferred(function(n){x.each(t,function(t,o){var a=o[0],s=x.isFunction(e[t])&&e[t];i[o[1]](function(){var e=s&&s.apply(this,arguments);e&&x.isFunction(e.promise)?e.promise().done(n.resolve).fail(n.reject).progress(n.notify):n[a+"With"](this===r?n.promise():this,s?[e]:arguments)})}),e=null}).promise()},promise:function(e){return null!=e?x.extend(e,r):r}},i={};return r.pipe=r.then,x.each(t,function(e,o){var a=o[2],s=o[3];r[o[1]]=a.add,s&&a.add(function(){n=s},t[1^e][2].disable,t[2][2].lock),i[o[0]]=function(){return i[o[0]+"With"](this===i?r:this,arguments),this},i[o[0]+"With"]=a.fireWith}),r.promise(i),e&&e.call(i,i),i},when:function(e){var t=0,n=g.call(arguments),r=n.length,i=1!==r||e&&x.isFunction(e.promise)?r:0,o=1===i?e:x.Deferred(),a=function(e,t,n){return function(r){t[e]=this,n[e]=arguments.length>1?g.call(arguments):r,n===s?o.notifyWith(t,n):--i||o.resolveWith(t,n)}},s,l,u;if(r>1)for(s=Array(r),l=Array(r),u=Array(r);r>t;t++)n[t]&&x.isFunction(n[t].promise)?n[t].promise().done(a(t,u,n)).fail(o.reject).progress(a(t,l,s)):--i;return i||o.resolveWith(u,n),o.promise()}}),x.support=function(t){var n,r,o,s,l,u,c,p,f,d=a.createElement("div");if(d.setAttribute("className","t"),d.innerHTML="  <link/><table></table><a href='/a'>a</a><input type='checkbox'/>",n=d.getElementsByTagName("*")||[],r=d.getElementsByTagName("a")[0],!r||!r.style||!n.length)return t;s=a.createElement("select"),u=s.appendChild(a.createElement("option")),o=d.getElementsByTagName("input")[0],r.style.cssText="top:1px;float:left;opacity:.5",t.getSetAttribute="t"!==d.className,t.leadingWhitespace=3===d.firstChild.nodeType,t.tbody=!d.getElementsByTagName("tbody").length,t.htmlSerialize=!!d.getElementsByTagName("link").length,t.style=/top/.test(r.getAttribute("style")),t.hrefNormalized="/a"===r.getAttribute("href"),t.opacity=/^0.5/.test(r.style.opacity),t.cssFloat=!!r.style.cssFloat,t.checkOn=!!o.value,t.optSelected=u.selected,t.enctype=!!a.createElement("form").enctype,t.html5Clone="<:nav></:nav>"!==a.createElement("nav").cloneNode(!0).outerHTML,t.inlineBlockNeedsLayout=!1,t.shrinkWrapBlocks=!1,t.pixelPosition=!1,t.deleteExpando=!0,t.noCloneEvent=!0,t.reliableMarginRight=!0,t.boxSizingReliable=!0,o.checked=!0,t.noCloneChecked=o.cloneNode(!0).checked,s.disabled=!0,t.optDisabled=!u.disabled;try{delete d.test}catch(h){t.deleteExpando=!1}o=a.createElement("input"),o.setAttribute("value",""),t.input=""===o.getAttribute("value"),o.value="t",o.setAttribute("type","radio"),t.radioValue="t"===o.value,o.setAttribute("checked","t"),o.setAttribute("name","t"),l=a.createDocumentFragment(),l.appendChild(o),t.appendChecked=o.checked,t.checkClone=l.cloneNode(!0).cloneNode(!0).lastChild.checked,d.attachEvent&&(d.attachEvent("onclick",function(){t.noCloneEvent=!1}),d.cloneNode(!0).click());for(f in{submit:!0,change:!0,focusin:!0})d.setAttribute(c="on"+f,"t"),t[f+"Bubbles"]=c in e||d.attributes[c].expando===!1;d.style.backgroundClip="content-box",d.cloneNode(!0).style.backgroundClip="",t.clearCloneStyle="content-box"===d.style.backgroundClip;for(f in x(t))break;return t.ownLast="0"!==f,x(function(){var n,r,o,s="padding:0;margin:0;border:0;display:block;box-sizing:content-box;-moz-box-sizing:content-box;-webkit-box-sizing:content-box;",l=a.getElementsByTagName("body")[0];l&&(n=a.createElement("div"),n.style.cssText="border:0;width:0;height:0;position:absolute;top:0;left:-9999px;margin-top:1px",l.appendChild(n).appendChild(d),d.innerHTML="<table><tr><td></td><td>t</td></tr></table>",o=d.getElementsByTagName("td"),o[0].style.cssText="padding:0;margin:0;border:0;display:none",p=0===o[0].offsetHeight,o[0].style.display="",o[1].style.display="none",t.reliableHiddenOffsets=p&&0===o[0].offsetHeight,d.innerHTML="",d.style.cssText="box-sizing:border-box;-moz-box-sizing:border-box;-webkit-box-sizing:border-box;padding:1px;border:1px;display:block;width:4px;margin-top:1%;position:absolute;top:1%;",x.swap(l,null!=l.style.zoom?{zoom:1}:{},function(){t.boxSizing=4===d.offsetWidth}),e.getComputedStyle&&(t.pixelPosition="1%"!==(e.getComputedStyle(d,null)||{}).top,t.boxSizingReliable="4px"===(e.getComputedStyle(d,null)||{width:"4px"}).width,r=d.appendChild(a.createElement("div")),r.style.cssText=d.style.cssText=s,r.style.marginRight=r.style.width="0",d.style.width="1px",t.reliableMarginRight=!parseFloat((e.getComputedStyle(r,null)||{}).marginRight)),typeof d.style.zoom!==i&&(d.innerHTML="",d.style.cssText=s+"width:1px;padding:1px;display:inline;zoom:1",t.inlineBlockNeedsLayout=3===d.offsetWidth,d.style.display="block",d.innerHTML="<div></div>",d.firstChild.style.width="5px",t.shrinkWrapBlocks=3!==d.offsetWidth,t.inlineBlockNeedsLayout&&(l.style.zoom=1)),l.removeChild(n),n=d=o=r=null)}),n=s=l=u=r=o=null,t
piton/design/chip/tile/ariane/docs/js/jquery-1.10.2.min.js:5:}({});var B=/(?:\{[\s\S]*\}|\[[\s\S]*\])$/,P=/([A-Z])/g;function R(e,n,r,i){if(x.acceptData(e)){var o,a,s=x.expando,l=e.nodeType,u=l?x.cache:e,c=l?e[s]:e[s]&&s;if(c&&u[c]&&(i||u[c].data)||r!==t||"string"!=typeof n)return c||(c=l?e[s]=p.pop()||x.guid++:s),u[c]||(u[c]=l?{}:{toJSON:x.noop}),("object"==typeof n||"function"==typeof n)&&(i?u[c]=x.extend(u[c],n):u[c].data=x.extend(u[c].data,n)),a=u[c],i||(a.data||(a.data={}),a=a.data),r!==t&&(a[x.camelCase(n)]=r),"string"==typeof n?(o=a[n],null==o&&(o=a[x.camelCase(n)])):o=a,o}}function W(e,t,n){if(x.acceptData(e)){var r,i,o=e.nodeType,a=o?x.cache:e,s=o?e[x.expando]:x.expando;if(a[s]){if(t&&(r=n?a[s]:a[s].data)){x.isArray(t)?t=t.concat(x.map(t,x.camelCase)):t in r?t=[t]:(t=x.camelCase(t),t=t in r?[t]:t.split(" ")),i=t.length;while(i--)delete r[t[i]];if(n?!I(r):!x.isEmptyObject(r))return}(n||(delete a[s].data,I(a[s])))&&(o?x.cleanData([e],!0):x.support.deleteExpando||a!=a.window?delete a[s]:a[s]=null)}}}x.extend({cache:{},noData:{applet:!0,embed:!0,object:"clsid:D27CDB6E-AE6D-11cf-96B8-444553540000"},hasData:function(e){return e=e.nodeType?x.cache[e[x.expando]]:e[x.expando],!!e&&!I(e)},data:function(e,t,n){return R(e,t,n)},removeData:function(e,t){return W(e,t)},_data:function(e,t,n){return R(e,t,n,!0)},_removeData:function(e,t){return W(e,t,!0)},acceptData:function(e){if(e.nodeType&&1!==e.nodeType&&9!==e.nodeType)return!1;var t=e.nodeName&&x.noData[e.nodeName.toLowerCase()];return!t||t!==!0&&e.getAttribute("classid")===t}}),x.fn.extend({data:function(e,n){var r,i,o=null,a=0,s=this[0];if(e===t){if(this.length&&(o=x.data(s),1===s.nodeType&&!x._data(s,"parsedAttrs"))){for(r=s.attributes;r.length>a;a++)i=r[a].name,0===i.indexOf("data-")&&(i=x.camelCase(i.slice(5)),$(s,i,o[i]));x._data(s,"parsedAttrs",!0)}return o}return"object"==typeof e?this.each(function(){x.data(this,e)}):arguments.length>1?this.each(function(){x.data(this,e,n)}):s?$(s,e,x.data(s,e)):null},removeData:function(e){return this.each(function(){x.removeData(this,e)})}});function $(e,n,r){if(r===t&&1===e.nodeType){var i="data-"+n.replace(P,"-$1").toLowerCase();if(r=e.getAttribute(i),"string"==typeof r){try{r="true"===r?!0:"false"===r?!1:"null"===r?null:+r+""===r?+r:B.test(r)?x.parseJSON(r):r}catch(o){}x.data(e,n,r)}else r=t}return r}function I(e){var t;for(t in e)if(("data"!==t||!x.isEmptyObject(e[t]))&&"toJSON"!==t)return!1;return!0}x.extend({queue:function(e,n,r){var i;return e?(n=(n||"fx")+"queue",i=x._data(e,n),r&&(!i||x.isArray(r)?i=x._data(e,n,x.makeArray(r)):i.push(r)),i||[]):t},dequeue:function(e,t){t=t||"fx";var n=x.queue(e,t),r=n.length,i=n.shift(),o=x._queueHooks(e,t),a=function(){x.dequeue(e,t)};"inprogress"===i&&(i=n.shift(),r--),i&&("fx"===t&&n.unshift("inprogress"),delete o.stop,i.call(e,a,o)),!r&&o&&o.empty.fire()},_queueHooks:function(e,t){var n=t+"queueHooks";return x._data(e,n)||x._data(e,n,{empty:x.Callbacks("once memory").add(function(){x._removeData(e,t+"queue"),x._removeData(e,n)})})}}),x.fn.extend({queue:function(e,n){var r=2;return"string"!=typeof e&&(n=e,e="fx",r--),r>arguments.length?x.queue(this[0],e):n===t?this:this.each(function(){var t=x.queue(this,e,n);x._queueHooks(this,e),"fx"===e&&"inprogress"!==t[0]&&x.dequeue(this,e)})},dequeue:function(e){return this.each(function(){x.dequeue(this,e)})},delay:function(e,t){return e=x.fx?x.fx.speeds[e]||e:e,t=t||"fx",this.queue(t,function(t,n){var r=setTimeout(t,e);n.stop=function(){clearTimeout(r)}})},clearQueue:function(e){return this.queue(e||"fx",[])},promise:function(e,n){var r,i=1,o=x.Deferred(),a=this,s=this.length,l=function(){--i||o.resolveWith(a,[a])};"string"!=typeof e&&(n=e,e=t),e=e||"fx";while(s--)r=x._data(a[s],e+"queueHooks"),r&&r.empty&&(i++,r.empty.add(l));return l(),o.promise(n)}});var z,X,U=/[\t\r\n\f]/g,V=/\r/g,Y=/^(?:input|select|textarea|button|object)$/i,J=/^(?:a|area)$/i,G=/^(?:checked|selected)$/i,Q=x.support.getSetAttribute,K=x.support.input;x.fn.extend({attr:function(e,t){return x.access(this,x.attr,e,t,arguments.length>1)},removeAttr:function(e){return this.each(function(){x.removeAttr(this,e)})},prop:function(e,t){return x.access(this,x.prop,e,t,arguments.length>1)},removeProp:function(e){return e=x.propFix[e]||e,this.each(function(){try{this[e]=t,delete this[e]}catch(n){}})},addClass:function(e){var t,n,r,i,o,a=0,s=this.length,l="string"==typeof e&&e;if(x.isFunction(e))return this.each(function(t){x(this).addClass(e.call(this,t,this.className))});if(l)for(t=(e||"").match(T)||[];s>a;a++)if(n=this[a],r=1===n.nodeType&&(n.className?(" "+n.className+" ").replace(U," "):" ")){o=0;while(i=t[o++])0>r.indexOf(" "+i+" ")&&(r+=i+" ");n.className=x.trim(r)}return this},removeClass:function(e){var t,n,r,i,o,a=0,s=this.length,l=0===arguments.length||"string"==typeof e&&e;if(x.isFunction(e))return this.each(function(t){x(this).removeClass(e.call(this,t,this.className))});if(l)for(t=(e||"").match(T)||[];s>a;a++)if(n=this[a],r=1===n.nodeType&&(n.className?(" "+n.className+" ").replace(U," "):"")){o=0;while(i=t[o++])while(r.indexOf(" "+i+" ")>=0)r=r.replace(" "+i+" "," ");n.className=e?x.trim(r):""}return this},toggleClass:function(e,t){var n=typeof e;return"boolean"==typeof t&&"string"===n?t?this.addClass(e):this.removeClass(e):x.isFunction(e)?this.each(function(n){x(this).toggleClass(e.call(this,n,this.className,t),t)}):this.each(function(){if("string"===n){var t,r=0,o=x(this),a=e.match(T)||[];while(t=a[r++])o.hasClass(t)?o.removeClass(t):o.addClass(t)}else(n===i||"boolean"===n)&&(this.className&&x._data(this,"__className__",this.className),this.className=this.className||e===!1?"":x._data(this,"__className__")||"")})},hasClass:function(e){var t=" "+e+" ",n=0,r=this.length;for(;r>n;n++)if(1===this[n].nodeType&&(" "+this[n].className+" ").replace(U," ").indexOf(t)>=0)return!0;return!1},val:function(e){var n,r,i,o=this[0];{if(arguments.length)return i=x.isFunction(e),this.each(function(n){var o;1===this.nodeType&&(o=i?e.call(this,n,x(this).val()):e,null==o?o="":"number"==typeof o?o+="":x.isArray(o)&&(o=x.map(o,function(e){return null==e?"":e+""})),r=x.valHooks[this.type]||x.valHooks[this.nodeName.toLowerCase()],r&&"set"in r&&r.set(this,o,"value")!==t||(this.value=o))});if(o)return r=x.valHooks[o.type]||x.valHooks[o.nodeName.toLowerCase()],r&&"get"in r&&(n=r.get(o,"value"))!==t?n:(n=o.value,"string"==typeof n?n.replace(V,""):null==n?"":n)}}}),x.extend({valHooks:{option:{get:function(e){var t=x.find.attr(e,"value");return null!=t?t:e.text}},select:{get:function(e){var t,n,r=e.options,i=e.selectedIndex,o="select-one"===e.type||0>i,a=o?null:[],s=o?i+1:r.length,l=0>i?s:o?i:0;for(;s>l;l++)if(n=r[l],!(!n.selected&&l!==i||(x.support.optDisabled?n.disabled:null!==n.getAttribute("disabled"))||n.parentNode.disabled&&x.nodeName(n.parentNode,"optgroup"))){if(t=x(n).val(),o)return t;a.push(t)}return a},set:function(e,t){var n,r,i=e.options,o=x.makeArray(t),a=i.length;while(a--)r=i[a],(r.selected=x.inArray(x(r).val(),o)>=0)&&(n=!0);return n||(e.selectedIndex=-1),o}}},attr:function(e,n,r){var o,a,s=e.nodeType;if(e&&3!==s&&8!==s&&2!==s)return typeof e.getAttribute===i?x.prop(e,n,r):(1===s&&x.isXMLDoc(e)||(n=n.toLowerCase(),o=x.attrHooks[n]||(x.expr.match.bool.test(n)?X:z)),r===t?o&&"get"in o&&null!==(a=o.get(e,n))?a:(a=x.find.attr(e,n),null==a?t:a):null!==r?o&&"set"in o&&(a=o.set(e,r,n))!==t?a:(e.setAttribute(n,r+""),r):(x.removeAttr(e,n),t))},removeAttr:function(e,t){var n,r,i=0,o=t&&t.match(T);if(o&&1===e.nodeType)while(n=o[i++])r=x.propFix[n]||n,x.expr.match.bool.test(n)?K&&Q||!G.test(n)?e[r]=!1:e[x.camelCase("default-"+n)]=e[r]=!1:x.attr(e,n,""),e.removeAttribute(Q?n:r)},attrHooks:{type:{set:function(e,t){if(!x.support.radioValue&&"radio"===t&&x.nodeName(e,"input")){var n=e.value;return e.setAttribute("type",t),n&&(e.value=n),t}}}},propFix:{"for":"htmlFor","class":"className"},prop:function(e,n,r){var i,o,a,s=e.nodeType;if(e&&3!==s&&8!==s&&2!==s)return a=1!==s||!x.isXMLDoc(e),a&&(n=x.propFix[n]||n,o=x.propHooks[n]),r!==t?o&&"set"in o&&(i=o.set(e,r,n))!==t?i:e[n]=r:o&&"get"in o&&null!==(i=o.get(e,n))?i:e[n]},propHooks:{tabIndex:{get:function(e){var t=x.find.attr(e,"tabindex");return t?parseInt(t,10):Y.test(e.nodeName)||J.test(e.nodeName)&&e.href?0:-1}}}}),X={set:function(e,t,n){return t===!1?x.removeAttr(e,n):K&&Q||!G.test(n)?e.setAttribute(!Q&&x.propFix[n]||n,n):e[x.camelCase("default-"+n)]=e[n]=!0,n}},x.each(x.expr.match.bool.source.match(/\w+/g),function(e,n){var r=x.expr.attrHandle[n]||x.find.attr;x.expr.attrHandle[n]=K&&Q||!G.test(n)?function(e,n,i){var o=x.expr.attrHandle[n],a=i?t:(x.expr.attrHandle[n]=t)!=r(e,n,i)?n.toLowerCase():null;return x.expr.attrHandle[n]=o,a}:function(e,n,r){return r?t:e[x.camelCase("default-"+n)]?n.toLowerCase():null}}),K&&Q||(x.attrHooks.value={set:function(e,n,r){return x.nodeName(e,"input")?(e.defaultValue=n,t):z&&z.set(e,n,r)}}),Q||(z={set:function(e,n,r){var i=e.getAttributeNode(r);return i||e.setAttributeNode(i=e.ownerDocument.createAttribute(r)),i.value=n+="","value"===r||n===e.getAttribute(r)?n:t}},x.expr.attrHandle.id=x.expr.attrHandle.name=x.expr.attrHandle.coords=function(e,n,r){var i;return r?t:(i=e.getAttributeNode(n))&&""!==i.value?i.value:null},x.valHooks.button={get:function(e,n){var r=e.getAttributeNode(n);return r&&r.specified?r.value:t},set:z.set},x.attrHooks.contenteditable={set:function(e,t,n){z.set(e,""===t?!1:t,n)}},x.each(["width","height"],function(e,n){x.attrHooks[n]={set:function(e,r){return""===r?(e.setAttribute(n,"auto"),r):t}}})),x.support.hrefNormalized||x.each(["href","src"],function(e,t){x.propHooks[t]={get:function(e){return e.getAttribute(t,4)}}}),x.support.style||(x.attrHooks.style={get:function(e){return e.style.cssText||t},set:function(e,t){return e.style.cssText=t+""}}),x.support.optSelected||(x.propHooks.selected={get:function(e){var t=e.parentNode;return t&&(t.selectedIndex,t.parentNode&&t.parentNode.selectedIndex),null}}),x.each(["tabIndex","readOnly","maxLength","cellSpacing","cellPadding","rowSpan","colSpan","useMap","frameBorder","contentEditable"],function(){x.propFix[this.toLowerCase()]=this}),x.support.enctype||(x.propFix.enctype="encoding"),x.each(["radio","checkbox"],function(){x.valHooks[this]={set:function(e,n){return x.isArray(n)?e.checked=x.inArray(x(e).val(),n)>=0:t}},x.support.checkOn||(x.valHooks[this].get=function(e){return null===e.getAttribute("value")?"on":e.value})});var Z=/^(?:input|select|textarea)$/i,et=/^key/,tt=/^(?:mouse|contextmenu)|click/,nt=/^(?:focusinfocus|focusoutblur)$/,rt=/^([^.]*)(?:\.(.+)|)$/;function it(){return!0}function ot(){return!1}function at(){try{return a.activeElement}catch(e){}}x.event={global:{},add:function(e,n,r,o,a){var s,l,u,c,p,f,d,h,g,m,y,v=x._data(e);if(v){r.handler&&(c=r,r=c.handler,a=c.selector),r.guid||(r.guid=x.guid++),(l=v.events)||(l=v.events={}),(f=v.handle)||(f=v.handle=function(e){return typeof x===i||e&&x.event.triggered===e.type?t:x.event.dispatch.apply(f.elem,arguments)},f.elem=e),n=(n||"").match(T)||[""],u=n.length;while(u--)s=rt.exec(n[u])||[],g=y=s[1],m=(s[2]||"").split(".").sort(),g&&(p=x.event.special[g]||{},g=(a?p.delegateType:p.bindType)||g,p=x.event.special[g]||{},d=x.extend({type:g,origType:y,data:o,handler:r,guid:r.guid,selector:a,needsContext:a&&x.expr.match.needsContext.test(a),namespace:m.join(".")},c),(h=l[g])||(h=l[g]=[],h.delegateCount=0,p.setup&&p.setup.call(e,o,m,f)!==!1||(e.addEventListener?e.addEventListener(g,f,!1):e.attachEvent&&e.attachEvent("on"+g,f))),p.add&&(p.add.call(e,d),d.handler.guid||(d.handler.guid=r.guid)),a?h.splice(h.delegateCount++,0,d):h.push(d),x.event.global[g]=!0);e=null}},remove:function(e,t,n,r,i){var o,a,s,l,u,c,p,f,d,h,g,m=x.hasData(e)&&x._data(e);if(m&&(c=m.events)){t=(t||"").match(T)||[""],u=t.length;while(u--)if(s=rt.exec(t[u])||[],d=g=s[1],h=(s[2]||"").split(".").sort(),d){p=x.event.special[d]||{},d=(r?p.delegateType:p.bindType)||d,f=c[d]||[],s=s[2]&&RegExp("(^|\\.)"+h.join("\\.(?:.*\\.|)")+"(\\.|$)"),l=o=f.length;while(o--)a=f[o],!i&&g!==a.origType||n&&n.guid!==a.guid||s&&!s.test(a.namespace)||r&&r!==a.selector&&("**"!==r||!a.selector)||(f.splice(o,1),a.selector&&f.delegateCount--,p.remove&&p.remove.call(e,a));l&&!f.length&&(p.teardown&&p.teardown.call(e,h,m.handle)!==!1||x.removeEvent(e,d,m.handle),delete c[d])}else for(d in c)x.event.remove(e,d+t[u],n,r,!0);x.isEmptyObject(c)&&(delete m.handle,x._removeData(e,"events"))}},trigger:function(n,r,i,o){var s,l,u,c,p,f,d,h=[i||a],g=v.call(n,"type")?n.type:n,m=v.call(n,"namespace")?n.namespace.split("."):[];if(u=f=i=i||a,3!==i.nodeType&&8!==i.nodeType&&!nt.test(g+x.event.triggered)&&(g.indexOf(".")>=0&&(m=g.split("."),g=m.shift(),m.sort()),l=0>g.indexOf(":")&&"on"+g,n=n[x.expando]?n:new x.Event(g,"object"==typeof n&&n),n.isTrigger=o?2:3,n.namespace=m.join("."),n.namespace_re=n.namespace?RegExp("(^|\\.)"+m.join("\\.(?:.*\\.|)")+"(\\.|$)"):null,n.result=t,n.target||(n.target=i),r=null==r?[n]:x.makeArray(r,[n]),p=x.event.special[g]||{},o||!p.trigger||p.trigger.apply(i,r)!==!1)){if(!o&&!p.noBubble&&!x.isWindow(i)){for(c=p.delegateType||g,nt.test(c+g)||(u=u.parentNode);u;u=u.parentNode)h.push(u),f=u;f===(i.ownerDocument||a)&&h.push(f.defaultView||f.parentWindow||e)}d=0;while((u=h[d++])&&!n.isPropagationStopped())n.type=d>1?c:p.bindType||g,s=(x._data(u,"events")||{})[n.type]&&x._data(u,"handle"),s&&s.apply(u,r),s=l&&u[l],s&&x.acceptData(u)&&s.apply&&s.apply(u,r)===!1&&n.preventDefault();if(n.type=g,!o&&!n.isDefaultPrevented()&&(!p._default||p._default.apply(h.pop(),r)===!1)&&x.acceptData(i)&&l&&i[g]&&!x.isWindow(i)){f=i[l],f&&(i[l]=null),x.event.triggered=g;try{i[g]()}catch(y){}x.event.triggered=t,f&&(i[l]=f)}return n.result}},dispatch:function(e){e=x.event.fix(e);var n,r,i,o,a,s=[],l=g.call(arguments),u=(x._data(this,"events")||{})[e.type]||[],c=x.event.special[e.type]||{};if(l[0]=e,e.delegateTarget=this,!c.preDispatch||c.preDispatch.call(this,e)!==!1){s=x.event.handlers.call(this,e,u),n=0;while((o=s[n++])&&!e.isPropagationStopped()){e.currentTarget=o.elem,a=0;while((i=o.handlers[a++])&&!e.isImmediatePropagationStopped())(!e.namespace_re||e.namespace_re.test(i.namespace))&&(e.handleObj=i,e.data=i.data,r=((x.event.special[i.origType]||{}).handle||i.handler).apply(o.elem,l),r!==t&&(e.result=r)===!1&&(e.preventDefault(),e.stopPropagation()))}return c.postDispatch&&c.postDispatch.call(this,e),e.result}},handlers:function(e,n){var r,i,o,a,s=[],l=n.delegateCount,u=e.target;if(l&&u.nodeType&&(!e.button||"click"!==e.type))for(;u!=this;u=u.parentNode||this)if(1===u.nodeType&&(u.disabled!==!0||"click"!==e.type)){for(o=[],a=0;l>a;a++)i=n[a],r=i.selector+" ",o[r]===t&&(o[r]=i.needsContext?x(r,this).index(u)>=0:x.find(r,this,null,[u]).length),o[r]&&o.push(i);o.length&&s.push({elem:u,handlers:o})}return n.length>l&&s.push({elem:this,handlers:n.slice(l)}),s},fix:function(e){if(e[x.expando])return e;var t,n,r,i=e.type,o=e,s=this.fixHooks[i];s||(this.fixHooks[i]=s=tt.test(i)?this.mouseHooks:et.test(i)?this.keyHooks:{}),r=s.props?this.props.concat(s.props):this.props,e=new x.Event(o),t=r.length;while(t--)n=r[t],e[n]=o[n];return e.target||(e.target=o.srcElement||a),3===e.target.nodeType&&(e.target=e.target.parentNode),e.metaKey=!!e.metaKey,s.filter?s.filter(e,o):e},props:"altKey bubbles cancelable ctrlKey currentTarget eventPhase metaKey relatedTarget shiftKey target timeStamp view which".split(" "),fixHooks:{},keyHooks:{props:"char charCode key keyCode".split(" "),filter:function(e,t){return null==e.which&&(e.which=null!=t.charCode?t.charCode:t.keyCode),e}},mouseHooks:{props:"button buttons clientX clientY fromElement offsetX offsetY pageX pageY screenX screenY toElement".split(" "),filter:function(e,n){var r,i,o,s=n.button,l=n.fromElement;return null==e.pageX&&null!=n.clientX&&(i=e.target.ownerDocument||a,o=i.documentElement,r=i.body,e.pageX=n.clientX+(o&&o.scrollLeft||r&&r.scrollLeft||0)-(o&&o.clientLeft||r&&r.clientLeft||0),e.pageY=n.clientY+(o&&o.scrollTop||r&&r.scrollTop||0)-(o&&o.clientTop||r&&r.clientTop||0)),!e.relatedTarget&&l&&(e.relatedTarget=l===e.target?n.toElement:l),e.which||s===t||(e.which=1&s?1:2&s?3:4&s?2:0),e}},special:{load:{noBubble:!0},focus:{trigger:function(){if(this!==at()&&this.focus)try{return this.focus(),!1}catch(e){}},delegateType:"focusin"},blur:{trigger:function(){return this===at()&&this.blur?(this.blur(),!1):t},delegateType:"focusout"},click:{trigger:function(){return x.nodeName(this,"input")&&"checkbox"===this.type&&this.click?(this.click(),!1):t},_default:function(e){return x.nodeName(e.target,"a")}},beforeunload:{postDispatch:function(e){e.result!==t&&(e.originalEvent.returnValue=e.result)}}},simulate:function(e,t,n,r){var i=x.extend(new x.Event,n,{type:e,isSimulated:!0,originalEvent:{}});r?x.event.trigger(i,null,t):x.event.dispatch.call(t,i),i.isDefaultPrevented()&&n.preventDefault()}},x.removeEvent=a.removeEventListener?function(e,t,n){e.removeEventListener&&e.removeEventListener(t,n,!1)}:function(e,t,n){var r="on"+t;e.detachEvent&&(typeof e[r]===i&&(e[r]=null),e.detachEvent(r,n))},x.Event=function(e,n){return this instanceof x.Event?(e&&e.type?(this.originalEvent=e,this.type=e.type,this.isDefaultPrevented=e.defaultPrevented||e.returnValue===!1||e.getPreventDefault&&e.getPreventDefault()?it:ot):this.type=e,n&&x.extend(this,n),this.timeStamp=e&&e.timeStamp||x.now(),this[x.expando]=!0,t):new x.Event(e,n)},x.Event.prototype={isDefaultPrevented:ot,isPropagationStopped:ot,isImmediatePropagationStopped:ot,preventDefault:function(){var e=this.originalEvent;this.isDefaultPrevented=it,e&&(e.preventDefault?e.preventDefault():e.returnValue=!1)},stopPropagation:function(){var e=this.originalEvent;this.isPropagationStopped=it,e&&(e.stopPropagation&&e.stopPropagation(),e.cancelBubble=!0)},stopImmediatePropagation:function(){this.isImmediatePropagationStopped=it,this.stopPropagation()}},x.each({mouseenter:"mouseover",mouseleave:"mouseout"},function(e,t){x.event.special[e]={delegateType:t,bindType:t,handle:function(e){var n,r=this,i=e.relatedTarget,o=e.handleObj;return(!i||i!==r&&!x.contains(r,i))&&(e.type=o.origType,n=o.handler.apply(this,arguments),e.type=t),n}}}),x.support.submitBubbles||(x.event.special.submit={setup:function(){return x.nodeName(this,"form")?!1:(x.event.add(this,"click._submit keypress._submit",function(e){var n=e.target,r=x.nodeName(n,"input")||x.nodeName(n,"button")?n.form:t;r&&!x._data(r,"submitBubbles")&&(x.event.add(r,"submit._submit",function(e){e._submit_bubble=!0}),x._data(r,"submitBubbles",!0))}),t)},postDispatch:function(e){e._submit_bubble&&(delete e._submit_bubble,this.parentNode&&!e.isTrigger&&x.event.simulate("submit",this.parentNode,e,!0))},teardown:function(){return x.nodeName(this,"form")?!1:(x.event.remove(this,"._submit"),t)}}),x.support.changeBubbles||(x.event.special.change={setup:function(){return Z.test(this.nodeName)?(("checkbox"===this.type||"radio"===this.type)&&(x.event.add(this,"propertychange._change",function(e){"checked"===e.originalEvent.propertyName&&(this._just_changed=!0)}),x.event.add(this,"click._change",function(e){this._just_changed&&!e.isTrigger&&(this._just_changed=!1),x.event.simulate("change",this,e,!0)})),!1):(x.event.add(this,"beforeactivate._change",function(e){var t=e.target;Z.test(t.nodeName)&&!x._data(t,"changeBubbles")&&(x.event.add(t,"change._change",function(e){!this.parentNode||e.isSimulated||e.isTrigger||x.event.simulate("change",this.parentNode,e,!0)}),x._data(t,"changeBubbles",!0))}),t)},handle:function(e){var n=e.target;return this!==n||e.isSimulated||e.isTrigger||"radio"!==n.type&&"checkbox"!==n.type?e.handleObj.handler.apply(this,arguments):t},teardown:function(){return x.event.remove(this,"._change"),!Z.test(this.nodeName)}}),x.support.focusinBubbles||x.each({focus:"focusin",blur:"focusout"},function(e,t){var n=0,r=function(e){x.event.simulate(t,e.target,x.event.fix(e),!0)};x.event.special[t]={setup:function(){0===n++&&a.addEventListener(e,r,!0)},teardown:function(){0===--n&&a.removeEventListener(e,r,!0)}}}),x.fn.extend({on:function(e,n,r,i,o){var a,s;if("object"==typeof e){"string"!=typeof n&&(r=r||n,n=t);for(a in e)this.on(a,n,r,e[a],o);return this}if(null==r&&null==i?(i=n,r=n=t):null==i&&("string"==typeof n?(i=r,r=t):(i=r,r=n,n=t)),i===!1)i=ot;else if(!i)return this;return 1===o&&(s=i,i=function(e){return x().off(e),s.apply(this,arguments)},i.guid=s.guid||(s.guid=x.guid++)),this.each(function(){x.event.add(this,e,i,r,n)})},one:function(e,t,n,r){return this.on(e,t,n,r,1)},off:function(e,n,r){var i,o;if(e&&e.preventDefault&&e.handleObj)return i=e.handleObj,x(e.delegateTarget).off(i.namespace?i.origType+"."+i.namespace:i.origType,i.selector,i.handler),this;if("object"==typeof e){for(o in e)this.off(o,n,e[o]);return this}return(n===!1||"function"==typeof n)&&(r=n,n=t),r===!1&&(r=ot),this.each(function(){x.event.remove(this,e,r,n)})},trigger:function(e,t){return this.each(function(){x.event.trigger(e,t,this)})},triggerHandler:function(e,n){var r=this[0];return r?x.event.trigger(e,n,r,!0):t}});var st=/^.[^:#\[\.,]*$/,lt=/^(?:parents|prev(?:Until|All))/,ut=x.expr.match.needsContext,ct={children:!0,contents:!0,next:!0,prev:!0};x.fn.extend({find:function(e){var t,n=[],r=this,i=r.length;if("string"!=typeof e)return this.pushStack(x(e).filter(function(){for(t=0;i>t;t++)if(x.contains(r[t],this))return!0}));for(t=0;i>t;t++)x.find(e,r[t],n);return n=this.pushStack(i>1?x.unique(n):n),n.selector=this.selector?this.selector+" "+e:e,n},has:function(e){var t,n=x(e,this),r=n.length;return this.filter(function(){for(t=0;r>t;t++)if(x.contains(this,n[t]))return!0})},not:function(e){return this.pushStack(ft(this,e||[],!0))},filter:function(e){return this.pushStack(ft(this,e||[],!1))},is:function(e){return!!ft(this,"string"==typeof e&&ut.test(e)?x(e):e||[],!1).length},closest:function(e,t){var n,r=0,i=this.length,o=[],a=ut.test(e)||"string"!=typeof e?x(e,t||this.context):0;for(;i>r;r++)for(n=this[r];n&&n!==t;n=n.parentNode)if(11>n.nodeType&&(a?a.index(n)>-1:1===n.nodeType&&x.find.matchesSelector(n,e))){n=o.push(n);break}return this.pushStack(o.length>1?x.unique(o):o)},index:function(e){return e?"string"==typeof e?x.inArray(this[0],x(e)):x.inArray(e.jquery?e[0]:e,this):this[0]&&this[0].parentNode?this.first().prevAll().length:-1},add:function(e,t){var n="string"==typeof e?x(e,t):x.makeArray(e&&e.nodeType?[e]:e),r=x.merge(this.get(),n);return this.pushStack(x.unique(r))},addBack:function(e){return this.add(null==e?this.prevObject:this.prevObject.filter(e))}});function pt(e,t){do e=e[t];while(e&&1!==e.nodeType);return e}x.each({parent:function(e){var t=e.parentNode;return t&&11!==t.nodeType?t:null},parents:function(e){return x.dir(e,"parentNode")},parentsUntil:function(e,t,n){return x.dir(e,"parentNode",n)},next:function(e){return pt(e,"nextSibling")},prev:function(e){return pt(e,"previousSibling")},nextAll:function(e){return x.dir(e,"nextSibling")},prevAll:function(e){return x.dir(e,"previousSibling")},nextUntil:function(e,t,n){return x.dir(e,"nextSibling",n)},prevUntil:function(e,t,n){return x.dir(e,"previousSibling",n)},siblings:function(e){return x.sibling((e.parentNode||{}).firstChild,e)},children:function(e){return x.sibling(e.firstChild)},contents:function(e){return x.nodeName(e,"iframe")?e.contentDocument||e.contentWindow.document:x.merge([],e.childNodes)}},function(e,t){x.fn[e]=function(n,r){var i=x.map(this,t,n);return"Until"!==e.slice(-5)&&(r=n),r&&"string"==typeof r&&(i=x.filter(r,i)),this.length>1&&(ct[e]||(i=x.unique(i)),lt.test(e)&&(i=i.reverse())),this.pushStack(i)}}),x.extend({filter:function(e,t,n){var r=t[0];return n&&(e=":not("+e+")"),1===t.length&&1===r.nodeType?x.find.matchesSelector(r,e)?[r]:[]:x.find.matches(e,x.grep(t,function(e){return 1===e.nodeType}))},dir:function(e,n,r){var i=[],o=e[n];while(o&&9!==o.nodeType&&(r===t||1!==o.nodeType||!x(o).is(r)))1===o.nodeType&&i.push(o),o=o[n];return i},sibling:function(e,t){var n=[];for(;e;e=e.nextSibling)1===e.nodeType&&e!==t&&n.push(e);return n}});function ft(e,t,n){if(x.isFunction(t))return x.grep(e,function(e,r){return!!t.call(e,r,e)!==n});if(t.nodeType)return x.grep(e,function(e){return e===t!==n});if("string"==typeof t){if(st.test(t))return x.filter(t,e,n);t=x.filter(t,e)}return x.grep(e,function(e){return x.inArray(e,t)>=0!==n})}function dt(e){var t=ht.split("|"),n=e.createDocumentFragment();if(n.createElement)while(t.length)n.createElement(t.pop());return n}var ht="abbr|article|aside|audio|bdi|canvas|data|datalist|details|figcaption|figure|footer|header|hgroup|mark|meter|nav|output|progress|section|summary|time|video",gt=/ jQuery\d+="(?:null|\d+)"/g,mt=RegExp("<(?:"+ht+")[\\s/>]","i"),yt=/^\s+/,vt=/<(?!area|br|col|embed|hr|img|input|link|meta|param)(([\w:]+)[^>]*)\/>/gi,bt=/<([\w:]+)/,xt=/<tbody/i,wt=/<|&#?\w+;/,Tt=/<(?:script|style|link)/i,Ct=/^(?:checkbox|radio)$/i,Nt=/checked\s*(?:[^=]|=\s*.checked.)/i,kt=/^$|\/(?:java|ecma)script/i,Et=/^true\/(.*)/,St=/^\s*<!(?:\[CDATA\[|--)|(?:\]\]|--)>\s*$/g,At={option:[1,"<select multiple='multiple'>","</select>"],legend:[1,"<fieldset>","</fieldset>"],area:[1,"<map>","</map>"],param:[1,"<object>","</object>"],thead:[1,"<table>","</table>"],tr:[2,"<table><tbody>","</tbody></table>"],col:[2,"<table><tbody></tbody><colgroup>","</colgroup></table>"],td:[3,"<table><tbody><tr>","</tr></tbody></table>"],_default:x.support.htmlSerialize?[0,"",""]:[1,"X<div>","</div>"]},jt=dt(a),Dt=jt.appendChild(a.createElement("div"));At.optgroup=At.option,At.tbody=At.tfoot=At.colgroup=At.caption=At.thead,At.th=At.td,x.fn.extend({text:function(e){return x.access(this,function(e){return e===t?x.text(this):this.empty().append((this[0]&&this[0].ownerDocument||a).createTextNode(e))},null,e,arguments.length)},append:function(){return this.domManip(arguments,function(e){if(1===this.nodeType||11===this.nodeType||9===this.nodeType){var t=Lt(this,e);t.appendChild(e)}})},prepend:function(){return this.domManip(arguments,function(e){if(1===this.nodeType||11===this.nodeType||9===this.nodeType){var t=Lt(this,e);t.insertBefore(e,t.firstChild)}})},before:function(){return this.domManip(arguments,function(e){this.parentNode&&this.parentNode.insertBefore(e,this)})},after:function(){return this.domManip(arguments,function(e){this.parentNode&&this.parentNode.insertBefore(e,this.nextSibling)})},remove:function(e,t){var n,r=e?x.filter(e,this):this,i=0;for(;null!=(n=r[i]);i++)t||1!==n.nodeType||x.cleanData(Ft(n)),n.parentNode&&(t&&x.contains(n.ownerDocument,n)&&_t(Ft(n,"script")),n.parentNode.removeChild(n));return this},empty:function(){var e,t=0;for(;null!=(e=this[t]);t++){1===e.nodeType&&x.cleanData(Ft(e,!1));while(e.firstChild)e.removeChild(e.firstChild);e.options&&x.nodeName(e,"select")&&(e.options.length=0)}return this},clone:function(e,t){return e=null==e?!1:e,t=null==t?e:t,this.map(function(){return x.clone(this,e,t)})},html:function(e){return x.access(this,function(e){var n=this[0]||{},r=0,i=this.length;if(e===t)return 1===n.nodeType?n.innerHTML.replace(gt,""):t;if(!("string"!=typeof e||Tt.test(e)||!x.support.htmlSerialize&&mt.test(e)||!x.support.leadingWhitespace&&yt.test(e)||At[(bt.exec(e)||["",""])[1].toLowerCase()])){e=e.replace(vt,"<$1></$2>");try{for(;i>r;r++)n=this[r]||{},1===n.nodeType&&(x.cleanData(Ft(n,!1)),n.innerHTML=e);n=0}catch(o){}}n&&this.empty().append(e)},null,e,arguments.length)},replaceWith:function(){var e=x.map(this,function(e){return[e.nextSibling,e.parentNode]}),t=0;return this.domManip(arguments,function(n){var r=e[t++],i=e[t++];i&&(r&&r.parentNode!==i&&(r=this.nextSibling),x(this).remove(),i.insertBefore(n,r))},!0),t?this:this.remove()},detach:function(e){return this.remove(e,!0)},domManip:function(e,t,n){e=d.apply([],e);var r,i,o,a,s,l,u=0,c=this.length,p=this,f=c-1,h=e[0],g=x.isFunction(h);if(g||!(1>=c||"string"!=typeof h||x.support.checkClone)&&Nt.test(h))return this.each(function(r){var i=p.eq(r);g&&(e[0]=h.call(this,r,i.html())),i.domManip(e,t,n)});if(c&&(l=x.buildFragment(e,this[0].ownerDocument,!1,!n&&this),r=l.firstChild,1===l.childNodes.length&&(l=r),r)){for(a=x.map(Ft(l,"script"),Ht),o=a.length;c>u;u++)i=l,u!==f&&(i=x.clone(i,!0,!0),o&&x.merge(a,Ft(i,"script"))),t.call(this[u],i,u);if(o)for(s=a[a.length-1].ownerDocument,x.map(a,qt),u=0;o>u;u++)i=a[u],kt.test(i.type||"")&&!x._data(i,"globalEval")&&x.contains(s,i)&&(i.src?x._evalUrl(i.src):x.globalEval((i.text||i.textContent||i.innerHTML||"").replace(St,"")));l=r=null}return this}});function Lt(e,t){return x.nodeName(e,"table")&&x.nodeName(1===t.nodeType?t:t.firstChild,"tr")?e.getElementsByTagName("tbody")[0]||e.appendChild(e.ownerDocument.createElement("tbody")):e}function Ht(e){return e.type=(null!==x.find.attr(e,"type"))+"/"+e.type,e}function qt(e){var t=Et.exec(e.type);return t?e.type=t[1]:e.removeAttribute("type"),e}function _t(e,t){var n,r=0;for(;null!=(n=e[r]);r++)x._data(n,"globalEval",!t||x._data(t[r],"globalEval"))}function Mt(e,t){if(1===t.nodeType&&x.hasData(e)){var n,r,i,o=x._data(e),a=x._data(t,o),s=o.events;if(s){delete a.handle,a.events={};for(n in s)for(r=0,i=s[n].length;i>r;r++)x.event.add(t,n,s[n][r])}a.data&&(a.data=x.extend({},a.data))}}function Ot(e,t){var n,r,i;if(1===t.nodeType){if(n=t.nodeName.toLowerCase(),!x.support.noCloneEvent&&t[x.expando]){i=x._data(t);for(r in i.events)x.removeEvent(t,r,i.handle);t.removeAttribute(x.expando)}"script"===n&&t.text!==e.text?(Ht(t).text=e.text,qt(t)):"object"===n?(t.parentNode&&(t.outerHTML=e.outerHTML),x.support.html5Clone&&e.innerHTML&&!x.trim(t.innerHTML)&&(t.innerHTML=e.innerHTML)):"input"===n&&Ct.test(e.type)?(t.defaultChecked=t.checked=e.checked,t.value!==e.value&&(t.value=e.value)):"option"===n?t.defaultSelected=t.selected=e.defaultSelected:("input"===n||"textarea"===n)&&(t.defaultValue=e.defaultValue)}}x.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(e,t){x.fn[e]=function(e){var n,r=0,i=[],o=x(e),a=o.length-1;for(;a>=r;r++)n=r===a?this:this.clone(!0),x(o[r])[t](n),h.apply(i,n.get());return this.pushStack(i)}});function Ft(e,n){var r,o,a=0,s=typeof e.getElementsByTagName!==i?e.getElementsByTagName(n||"*"):typeof e.querySelectorAll!==i?e.querySelectorAll(n||"*"):t;if(!s)for(s=[],r=e.childNodes||e;null!=(o=r[a]);a++)!n||x.nodeName(o,n)?s.push(o):x.merge(s,Ft(o,n));return n===t||n&&x.nodeName(e,n)?x.merge([e],s):s}function Bt(e){Ct.test(e.type)&&(e.defaultChecked=e.checked)}x.extend({clone:function(e,t,n){var r,i,o,a,s,l=x.contains(e.ownerDocument,e);if(x.support.html5Clone||x.isXMLDoc(e)||!mt.test("<"+e.nodeName+">")?o=e.cloneNode(!0):(Dt.innerHTML=e.outerHTML,Dt.removeChild(o=Dt.firstChild)),!(x.support.noCloneEvent&&x.support.noCloneChecked||1!==e.nodeType&&11!==e.nodeType||x.isXMLDoc(e)))for(r=Ft(o),s=Ft(e),a=0;null!=(i=s[a]);++a)r[a]&&Ot(i,r[a]);if(t)if(n)for(s=s||Ft(e),r=r||Ft(o),a=0;null!=(i=s[a]);a++)Mt(i,r[a]);else Mt(e,o);return r=Ft(o,"script"),r.length>0&&_t(r,!l&&Ft(e,"script")),r=s=i=null,o},buildFragment:function(e,t,n,r){var i,o,a,s,l,u,c,p=e.length,f=dt(t),d=[],h=0;for(;p>h;h++)if(o=e[h],o||0===o)if("object"===x.type(o))x.merge(d,o.nodeType?[o]:o);else if(wt.test(o)){s=s||f.appendChild(t.createElement("div")),l=(bt.exec(o)||["",""])[1].toLowerCase(),c=At[l]||At._default,s.innerHTML=c[1]+o.replace(vt,"<$1></$2>")+c[2],i=c[0];while(i--)s=s.lastChild;if(!x.support.leadingWhitespace&&yt.test(o)&&d.push(t.createTextNode(yt.exec(o)[0])),!x.support.tbody){o="table"!==l||xt.test(o)?"<table>"!==c[1]||xt.test(o)?0:s:s.firstChild,i=o&&o.childNodes.length;while(i--)x.nodeName(u=o.childNodes[i],"tbody")&&!u.childNodes.length&&o.removeChild(u)}x.merge(d,s.childNodes),s.textContent="";while(s.firstChild)s.removeChild(s.firstChild);s=f.lastChild}else d.push(t.createTextNode(o));s&&f.removeChild(s),x.support.appendChecked||x.grep(Ft(d,"input"),Bt),h=0;while(o=d[h++])if((!r||-1===x.inArray(o,r))&&(a=x.contains(o.ownerDocument,o),s=Ft(f.appendChild(o),"script"),a&&_t(s),n)){i=0;while(o=s[i++])kt.test(o.type||"")&&n.push(o)}return s=null,f},cleanData:function(e,t){var n,r,o,a,s=0,l=x.expando,u=x.cache,c=x.support.deleteExpando,f=x.event.special;for(;null!=(n=e[s]);s++)if((t||x.acceptData(n))&&(o=n[l],a=o&&u[o])){if(a.events)for(r in a.events)f[r]?x.event.remove(n,r):x.removeEvent(n,r,a.handle);
piton/design/chip/tile/ariane/docs/js/jquery-1.10.2.min.js:6:u[o]&&(delete u[o],c?delete n[l]:typeof n.removeAttribute!==i?n.removeAttribute(l):n[l]=null,p.push(o))}},_evalUrl:function(e){return x.ajax({url:e,type:"GET",dataType:"script",async:!1,global:!1,"throws":!0})}}),x.fn.extend({wrapAll:function(e){if(x.isFunction(e))return this.each(function(t){x(this).wrapAll(e.call(this,t))});if(this[0]){var t=x(e,this[0].ownerDocument).eq(0).clone(!0);this[0].parentNode&&t.insertBefore(this[0]),t.map(function(){var e=this;while(e.firstChild&&1===e.firstChild.nodeType)e=e.firstChild;return e}).append(this)}return this},wrapInner:function(e){return x.isFunction(e)?this.each(function(t){x(this).wrapInner(e.call(this,t))}):this.each(function(){var t=x(this),n=t.contents();n.length?n.wrapAll(e):t.append(e)})},wrap:function(e){var t=x.isFunction(e);return this.each(function(n){x(this).wrapAll(t?e.call(this,n):e)})},unwrap:function(){return this.parent().each(function(){x.nodeName(this,"body")||x(this).replaceWith(this.childNodes)}).end()}});var Pt,Rt,Wt,$t=/alpha\([^)]*\)/i,It=/opacity\s*=\s*([^)]*)/,zt=/^(top|right|bottom|left)$/,Xt=/^(none|table(?!-c[ea]).+)/,Ut=/^margin/,Vt=RegExp("^("+w+")(.*)$","i"),Yt=RegExp("^("+w+")(?!px)[a-z%]+$","i"),Jt=RegExp("^([+-])=("+w+")","i"),Gt={BODY:"block"},Qt={position:"absolute",visibility:"hidden",display:"block"},Kt={letterSpacing:0,fontWeight:400},Zt=["Top","Right","Bottom","Left"],en=["Webkit","O","Moz","ms"];function tn(e,t){if(t in e)return t;var n=t.charAt(0).toUpperCase()+t.slice(1),r=t,i=en.length;while(i--)if(t=en[i]+n,t in e)return t;return r}function nn(e,t){return e=t||e,"none"===x.css(e,"display")||!x.contains(e.ownerDocument,e)}function rn(e,t){var n,r,i,o=[],a=0,s=e.length;for(;s>a;a++)r=e[a],r.style&&(o[a]=x._data(r,"olddisplay"),n=r.style.display,t?(o[a]||"none"!==n||(r.style.display=""),""===r.style.display&&nn(r)&&(o[a]=x._data(r,"olddisplay",ln(r.nodeName)))):o[a]||(i=nn(r),(n&&"none"!==n||!i)&&x._data(r,"olddisplay",i?n:x.css(r,"display"))));for(a=0;s>a;a++)r=e[a],r.style&&(t&&"none"!==r.style.display&&""!==r.style.display||(r.style.display=t?o[a]||"":"none"));return e}x.fn.extend({css:function(e,n){return x.access(this,function(e,n,r){var i,o,a={},s=0;if(x.isArray(n)){for(o=Rt(e),i=n.length;i>s;s++)a[n[s]]=x.css(e,n[s],!1,o);return a}return r!==t?x.style(e,n,r):x.css(e,n)},e,n,arguments.length>1)},show:function(){return rn(this,!0)},hide:function(){return rn(this)},toggle:function(e){return"boolean"==typeof e?e?this.show():this.hide():this.each(function(){nn(this)?x(this).show():x(this).hide()})}}),x.extend({cssHooks:{opacity:{get:function(e,t){if(t){var n=Wt(e,"opacity");return""===n?"1":n}}}},cssNumber:{columnCount:!0,fillOpacity:!0,fontWeight:!0,lineHeight:!0,opacity:!0,order:!0,orphans:!0,widows:!0,zIndex:!0,zoom:!0},cssProps:{"float":x.support.cssFloat?"cssFloat":"styleFloat"},style:function(e,n,r,i){if(e&&3!==e.nodeType&&8!==e.nodeType&&e.style){var o,a,s,l=x.camelCase(n),u=e.style;if(n=x.cssProps[l]||(x.cssProps[l]=tn(u,l)),s=x.cssHooks[n]||x.cssHooks[l],r===t)return s&&"get"in s&&(o=s.get(e,!1,i))!==t?o:u[n];if(a=typeof r,"string"===a&&(o=Jt.exec(r))&&(r=(o[1]+1)*o[2]+parseFloat(x.css(e,n)),a="number"),!(null==r||"number"===a&&isNaN(r)||("number"!==a||x.cssNumber[l]||(r+="px"),x.support.clearCloneStyle||""!==r||0!==n.indexOf("background")||(u[n]="inherit"),s&&"set"in s&&(r=s.set(e,r,i))===t)))try{u[n]=r}catch(c){}}},css:function(e,n,r,i){var o,a,s,l=x.camelCase(n);return n=x.cssProps[l]||(x.cssProps[l]=tn(e.style,l)),s=x.cssHooks[n]||x.cssHooks[l],s&&"get"in s&&(a=s.get(e,!0,r)),a===t&&(a=Wt(e,n,i)),"normal"===a&&n in Kt&&(a=Kt[n]),""===r||r?(o=parseFloat(a),r===!0||x.isNumeric(o)?o||0:a):a}}),e.getComputedStyle?(Rt=function(t){return e.getComputedStyle(t,null)},Wt=function(e,n,r){var i,o,a,s=r||Rt(e),l=s?s.getPropertyValue(n)||s[n]:t,u=e.style;return s&&(""!==l||x.contains(e.ownerDocument,e)||(l=x.style(e,n)),Yt.test(l)&&Ut.test(n)&&(i=u.width,o=u.minWidth,a=u.maxWidth,u.minWidth=u.maxWidth=u.width=l,l=s.width,u.width=i,u.minWidth=o,u.maxWidth=a)),l}):a.documentElement.currentStyle&&(Rt=function(e){return e.currentStyle},Wt=function(e,n,r){var i,o,a,s=r||Rt(e),l=s?s[n]:t,u=e.style;return null==l&&u&&u[n]&&(l=u[n]),Yt.test(l)&&!zt.test(n)&&(i=u.left,o=e.runtimeStyle,a=o&&o.left,a&&(o.left=e.currentStyle.left),u.left="fontSize"===n?"1em":l,l=u.pixelLeft+"px",u.left=i,a&&(o.left=a)),""===l?"auto":l});function on(e,t,n){var r=Vt.exec(t);return r?Math.max(0,r[1]-(n||0))+(r[2]||"px"):t}function an(e,t,n,r,i){var o=n===(r?"border":"content")?4:"width"===t?1:0,a=0;for(;4>o;o+=2)"margin"===n&&(a+=x.css(e,n+Zt[o],!0,i)),r?("content"===n&&(a-=x.css(e,"padding"+Zt[o],!0,i)),"margin"!==n&&(a-=x.css(e,"border"+Zt[o]+"Width",!0,i))):(a+=x.css(e,"padding"+Zt[o],!0,i),"padding"!==n&&(a+=x.css(e,"border"+Zt[o]+"Width",!0,i)));return a}function sn(e,t,n){var r=!0,i="width"===t?e.offsetWidth:e.offsetHeight,o=Rt(e),a=x.support.boxSizing&&"border-box"===x.css(e,"boxSizing",!1,o);if(0>=i||null==i){if(i=Wt(e,t,o),(0>i||null==i)&&(i=e.style[t]),Yt.test(i))return i;r=a&&(x.support.boxSizingReliable||i===e.style[t]),i=parseFloat(i)||0}return i+an(e,t,n||(a?"border":"content"),r,o)+"px"}function ln(e){var t=a,n=Gt[e];return n||(n=un(e,t),"none"!==n&&n||(Pt=(Pt||x("<iframe frameborder='0' width='0' height='0'/>").css("cssText","display:block !important")).appendTo(t.documentElement),t=(Pt[0].contentWindow||Pt[0].contentDocument).document,t.write("<!doctype html><html><body>"),t.close(),n=un(e,t),Pt.detach()),Gt[e]=n),n}function un(e,t){var n=x(t.createElement(e)).appendTo(t.body),r=x.css(n[0],"display");return n.remove(),r}x.each(["height","width"],function(e,n){x.cssHooks[n]={get:function(e,r,i){return r?0===e.offsetWidth&&Xt.test(x.css(e,"display"))?x.swap(e,Qt,function(){return sn(e,n,i)}):sn(e,n,i):t},set:function(e,t,r){var i=r&&Rt(e);return on(e,t,r?an(e,n,r,x.support.boxSizing&&"border-box"===x.css(e,"boxSizing",!1,i),i):0)}}}),x.support.opacity||(x.cssHooks.opacity={get:function(e,t){return It.test((t&&e.currentStyle?e.currentStyle.filter:e.style.filter)||"")?.01*parseFloat(RegExp.$1)+"":t?"1":""},set:function(e,t){var n=e.style,r=e.currentStyle,i=x.isNumeric(t)?"alpha(opacity="+100*t+")":"",o=r&&r.filter||n.filter||"";n.zoom=1,(t>=1||""===t)&&""===x.trim(o.replace($t,""))&&n.removeAttribute&&(n.removeAttribute("filter"),""===t||r&&!r.filter)||(n.filter=$t.test(o)?o.replace($t,i):o+" "+i)}}),x(function(){x.support.reliableMarginRight||(x.cssHooks.marginRight={get:function(e,n){return n?x.swap(e,{display:"inline-block"},Wt,[e,"marginRight"]):t}}),!x.support.pixelPosition&&x.fn.position&&x.each(["top","left"],function(e,n){x.cssHooks[n]={get:function(e,r){return r?(r=Wt(e,n),Yt.test(r)?x(e).position()[n]+"px":r):t}}})}),x.expr&&x.expr.filters&&(x.expr.filters.hidden=function(e){return 0>=e.offsetWidth&&0>=e.offsetHeight||!x.support.reliableHiddenOffsets&&"none"===(e.style&&e.style.display||x.css(e,"display"))},x.expr.filters.visible=function(e){return!x.expr.filters.hidden(e)}),x.each({margin:"",padding:"",border:"Width"},function(e,t){x.cssHooks[e+t]={expand:function(n){var r=0,i={},o="string"==typeof n?n.split(" "):[n];for(;4>r;r++)i[e+Zt[r]+t]=o[r]||o[r-2]||o[0];return i}},Ut.test(e)||(x.cssHooks[e+t].set=on)});var cn=/%20/g,pn=/\[\]$/,fn=/\r?\n/g,dn=/^(?:submit|button|image|reset|file)$/i,hn=/^(?:input|select|textarea|keygen)/i;x.fn.extend({serialize:function(){return x.param(this.serializeArray())},serializeArray:function(){return this.map(function(){var e=x.prop(this,"elements");return e?x.makeArray(e):this}).filter(function(){var e=this.type;return this.name&&!x(this).is(":disabled")&&hn.test(this.nodeName)&&!dn.test(e)&&(this.checked||!Ct.test(e))}).map(function(e,t){var n=x(this).val();return null==n?null:x.isArray(n)?x.map(n,function(e){return{name:t.name,value:e.replace(fn,"\r\n")}}):{name:t.name,value:n.replace(fn,"\r\n")}}).get()}}),x.param=function(e,n){var r,i=[],o=function(e,t){t=x.isFunction(t)?t():null==t?"":t,i[i.length]=encodeURIComponent(e)+"="+encodeURIComponent(t)};if(n===t&&(n=x.ajaxSettings&&x.ajaxSettings.traditional),x.isArray(e)||e.jquery&&!x.isPlainObject(e))x.each(e,function(){o(this.name,this.value)});else for(r in e)gn(r,e[r],n,o);return i.join("&").replace(cn,"+")};function gn(e,t,n,r){var i;if(x.isArray(t))x.each(t,function(t,i){n||pn.test(e)?r(e,i):gn(e+"["+("object"==typeof i?t:"")+"]",i,n,r)});else if(n||"object"!==x.type(t))r(e,t);else for(i in t)gn(e+"["+i+"]",t[i],n,r)}x.each("blur focus focusin focusout load resize scroll unload click dblclick mousedown mouseup mousemove mouseover mouseout mouseenter mouseleave change select submit keydown keypress keyup error contextmenu".split(" "),function(e,t){x.fn[t]=function(e,n){return arguments.length>0?this.on(t,null,e,n):this.trigger(t)}}),x.fn.extend({hover:function(e,t){return this.mouseenter(e).mouseleave(t||e)},bind:function(e,t,n){return this.on(e,null,t,n)},unbind:function(e,t){return this.off(e,null,t)},delegate:function(e,t,n,r){return this.on(t,e,n,r)},undelegate:function(e,t,n){return 1===arguments.length?this.off(e,"**"):this.off(t,e||"**",n)}});var mn,yn,vn=x.now(),bn=/\?/,xn=/#.*$/,wn=/([?&])_=[^&]*/,Tn=/^(.*?):[ \t]*([^\r\n]*)\r?$/gm,Cn=/^(?:about|app|app-storage|.+-extension|file|res|widget):$/,Nn=/^(?:GET|HEAD)$/,kn=/^\/\//,En=/^([\w.+-]+:)(?:\/\/([^\/?#:]*)(?::(\d+)|)|)/,Sn=x.fn.load,An={},jn={},Dn="*/".concat("*");try{yn=o.href}catch(Ln){yn=a.createElement("a"),yn.href="",yn=yn.href}mn=En.exec(yn.toLowerCase())||[];function Hn(e){return function(t,n){"string"!=typeof t&&(n=t,t="*");var r,i=0,o=t.toLowerCase().match(T)||[];if(x.isFunction(n))while(r=o[i++])"+"===r[0]?(r=r.slice(1)||"*",(e[r]=e[r]||[]).unshift(n)):(e[r]=e[r]||[]).push(n)}}function qn(e,n,r,i){var o={},a=e===jn;function s(l){var u;return o[l]=!0,x.each(e[l]||[],function(e,l){var c=l(n,r,i);return"string"!=typeof c||a||o[c]?a?!(u=c):t:(n.dataTypes.unshift(c),s(c),!1)}),u}return s(n.dataTypes[0])||!o["*"]&&s("*")}function _n(e,n){var r,i,o=x.ajaxSettings.flatOptions||{};for(i in n)n[i]!==t&&((o[i]?e:r||(r={}))[i]=n[i]);return r&&x.extend(!0,e,r),e}x.fn.load=function(e,n,r){if("string"!=typeof e&&Sn)return Sn.apply(this,arguments);var i,o,a,s=this,l=e.indexOf(" ");return l>=0&&(i=e.slice(l,e.length),e=e.slice(0,l)),x.isFunction(n)?(r=n,n=t):n&&"object"==typeof n&&(a="POST"),s.length>0&&x.ajax({url:e,type:a,dataType:"html",data:n}).done(function(e){o=arguments,s.html(i?x("<div>").append(x.parseHTML(e)).find(i):e)}).complete(r&&function(e,t){s.each(r,o||[e.responseText,t,e])}),this},x.each(["ajaxStart","ajaxStop","ajaxComplete","ajaxError","ajaxSuccess","ajaxSend"],function(e,t){x.fn[t]=function(e){return this.on(t,e)}}),x.extend({active:0,lastModified:{},etag:{},ajaxSettings:{url:yn,type:"GET",isLocal:Cn.test(mn[1]),global:!0,processData:!0,async:!0,contentType:"application/x-www-form-urlencoded; charset=UTF-8",accepts:{"*":Dn,text:"text/plain",html:"text/html",xml:"application/xml, text/xml",json:"application/json, text/javascript"},contents:{xml:/xml/,html:/html/,json:/json/},responseFields:{xml:"responseXML",text:"responseText",json:"responseJSON"},converters:{"* text":String,"text html":!0,"text json":x.parseJSON,"text xml":x.parseXML},flatOptions:{url:!0,context:!0}},ajaxSetup:function(e,t){return t?_n(_n(e,x.ajaxSettings),t):_n(x.ajaxSettings,e)},ajaxPrefilter:Hn(An),ajaxTransport:Hn(jn),ajax:function(e,n){"object"==typeof e&&(n=e,e=t),n=n||{};var r,i,o,a,s,l,u,c,p=x.ajaxSetup({},n),f=p.context||p,d=p.context&&(f.nodeType||f.jquery)?x(f):x.event,h=x.Deferred(),g=x.Callbacks("once memory"),m=p.statusCode||{},y={},v={},b=0,w="canceled",C={readyState:0,getResponseHeader:function(e){var t;if(2===b){if(!c){c={};while(t=Tn.exec(a))c[t[1].toLowerCase()]=t[2]}t=c[e.toLowerCase()]}return null==t?null:t},getAllResponseHeaders:function(){return 2===b?a:null},setRequestHeader:function(e,t){var n=e.toLowerCase();return b||(e=v[n]=v[n]||e,y[e]=t),this},overrideMimeType:function(e){return b||(p.mimeType=e),this},statusCode:function(e){var t;if(e)if(2>b)for(t in e)m[t]=[m[t],e[t]];else C.always(e[C.status]);return this},abort:function(e){var t=e||w;return u&&u.abort(t),k(0,t),this}};if(h.promise(C).complete=g.add,C.success=C.done,C.error=C.fail,p.url=((e||p.url||yn)+"").replace(xn,"").replace(kn,mn[1]+"//"),p.type=n.method||n.type||p.method||p.type,p.dataTypes=x.trim(p.dataType||"*").toLowerCase().match(T)||[""],null==p.crossDomain&&(r=En.exec(p.url.toLowerCase()),p.crossDomain=!(!r||r[1]===mn[1]&&r[2]===mn[2]&&(r[3]||("http:"===r[1]?"80":"443"))===(mn[3]||("http:"===mn[1]?"80":"443")))),p.data&&p.processData&&"string"!=typeof p.data&&(p.data=x.param(p.data,p.traditional)),qn(An,p,n,C),2===b)return C;l=p.global,l&&0===x.active++&&x.event.trigger("ajaxStart"),p.type=p.type.toUpperCase(),p.hasContent=!Nn.test(p.type),o=p.url,p.hasContent||(p.data&&(o=p.url+=(bn.test(o)?"&":"?")+p.data,delete p.data),p.cache===!1&&(p.url=wn.test(o)?o.replace(wn,"$1_="+vn++):o+(bn.test(o)?"&":"?")+"_="+vn++)),p.ifModified&&(x.lastModified[o]&&C.setRequestHeader("If-Modified-Since",x.lastModified[o]),x.etag[o]&&C.setRequestHeader("If-None-Match",x.etag[o])),(p.data&&p.hasContent&&p.contentType!==!1||n.contentType)&&C.setRequestHeader("Content-Type",p.contentType),C.setRequestHeader("Accept",p.dataTypes[0]&&p.accepts[p.dataTypes[0]]?p.accepts[p.dataTypes[0]]+("*"!==p.dataTypes[0]?", "+Dn+"; q=0.01":""):p.accepts["*"]);for(i in p.headers)C.setRequestHeader(i,p.headers[i]);if(p.beforeSend&&(p.beforeSend.call(f,C,p)===!1||2===b))return C.abort();w="abort";for(i in{success:1,error:1,complete:1})C[i](p[i]);if(u=qn(jn,p,n,C)){C.readyState=1,l&&d.trigger("ajaxSend",[C,p]),p.async&&p.timeout>0&&(s=setTimeout(function(){C.abort("timeout")},p.timeout));try{b=1,u.send(y,k)}catch(N){if(!(2>b))throw N;k(-1,N)}}else k(-1,"No Transport");function k(e,n,r,i){var c,y,v,w,T,N=n;2!==b&&(b=2,s&&clearTimeout(s),u=t,a=i||"",C.readyState=e>0?4:0,c=e>=200&&300>e||304===e,r&&(w=Mn(p,C,r)),w=On(p,w,C,c),c?(p.ifModified&&(T=C.getResponseHeader("Last-Modified"),T&&(x.lastModified[o]=T),T=C.getResponseHeader("etag"),T&&(x.etag[o]=T)),204===e||"HEAD"===p.type?N="nocontent":304===e?N="notmodified":(N=w.state,y=w.data,v=w.error,c=!v)):(v=N,(e||!N)&&(N="error",0>e&&(e=0))),C.status=e,C.statusText=(n||N)+"",c?h.resolveWith(f,[y,N,C]):h.rejectWith(f,[C,N,v]),C.statusCode(m),m=t,l&&d.trigger(c?"ajaxSuccess":"ajaxError",[C,p,c?y:v]),g.fireWith(f,[C,N]),l&&(d.trigger("ajaxComplete",[C,p]),--x.active||x.event.trigger("ajaxStop")))}return C},getJSON:function(e,t,n){return x.get(e,t,n,"json")},getScript:function(e,n){return x.get(e,t,n,"script")}}),x.each(["get","post"],function(e,n){x[n]=function(e,r,i,o){return x.isFunction(r)&&(o=o||i,i=r,r=t),x.ajax({url:e,type:n,dataType:o,data:r,success:i})}});function Mn(e,n,r){var i,o,a,s,l=e.contents,u=e.dataTypes;while("*"===u[0])u.shift(),o===t&&(o=e.mimeType||n.getResponseHeader("Content-Type"));if(o)for(s in l)if(l[s]&&l[s].test(o)){u.unshift(s);break}if(u[0]in r)a=u[0];else{for(s in r){if(!u[0]||e.converters[s+" "+u[0]]){a=s;break}i||(i=s)}a=a||i}return a?(a!==u[0]&&u.unshift(a),r[a]):t}function On(e,t,n,r){var i,o,a,s,l,u={},c=e.dataTypes.slice();if(c[1])for(a in e.converters)u[a.toLowerCase()]=e.converters[a];o=c.shift();while(o)if(e.responseFields[o]&&(n[e.responseFields[o]]=t),!l&&r&&e.dataFilter&&(t=e.dataFilter(t,e.dataType)),l=o,o=c.shift())if("*"===o)o=l;else if("*"!==l&&l!==o){if(a=u[l+" "+o]||u["* "+o],!a)for(i in u)if(s=i.split(" "),s[1]===o&&(a=u[l+" "+s[0]]||u["* "+s[0]])){a===!0?a=u[i]:u[i]!==!0&&(o=s[0],c.unshift(s[1]));break}if(a!==!0)if(a&&e["throws"])t=a(t);else try{t=a(t)}catch(p){return{state:"parsererror",error:a?p:"No conversion from "+l+" to "+o}}}return{state:"success",data:t}}x.ajaxSetup({accepts:{script:"text/javascript, application/javascript, application/ecmascript, application/x-ecmascript"},contents:{script:/(?:java|ecma)script/},converters:{"text script":function(e){return x.globalEval(e),e}}}),x.ajaxPrefilter("script",function(e){e.cache===t&&(e.cache=!1),e.crossDomain&&(e.type="GET",e.global=!1)}),x.ajaxTransport("script",function(e){if(e.crossDomain){var n,r=a.head||x("head")[0]||a.documentElement;return{send:function(t,i){n=a.createElement("script"),n.async=!0,e.scriptCharset&&(n.charset=e.scriptCharset),n.src=e.url,n.onload=n.onreadystatechange=function(e,t){(t||!n.readyState||/loaded|complete/.test(n.readyState))&&(n.onload=n.onreadystatechange=null,n.parentNode&&n.parentNode.removeChild(n),n=null,t||i(200,"success"))},r.insertBefore(n,r.firstChild)},abort:function(){n&&n.onload(t,!0)}}}});var Fn=[],Bn=/(=)\?(?=&|$)|\?\?/;x.ajaxSetup({jsonp:"callback",jsonpCallback:function(){var e=Fn.pop()||x.expando+"_"+vn++;return this[e]=!0,e}}),x.ajaxPrefilter("json jsonp",function(n,r,i){var o,a,s,l=n.jsonp!==!1&&(Bn.test(n.url)?"url":"string"==typeof n.data&&!(n.contentType||"").indexOf("application/x-www-form-urlencoded")&&Bn.test(n.data)&&"data");return l||"jsonp"===n.dataTypes[0]?(o=n.jsonpCallback=x.isFunction(n.jsonpCallback)?n.jsonpCallback():n.jsonpCallback,l?n[l]=n[l].replace(Bn,"$1"+o):n.jsonp!==!1&&(n.url+=(bn.test(n.url)?"&":"?")+n.jsonp+"="+o),n.converters["script json"]=function(){return s||x.error(o+" was not called"),s[0]},n.dataTypes[0]="json",a=e[o],e[o]=function(){s=arguments},i.always(function(){e[o]=a,n[o]&&(n.jsonpCallback=r.jsonpCallback,Fn.push(o)),s&&x.isFunction(a)&&a(s[0]),s=a=t}),"script"):t});var Pn,Rn,Wn=0,$n=e.ActiveXObject&&function(){var e;for(e in Pn)Pn[e](t,!0)};function In(){try{return new e.XMLHttpRequest}catch(t){}}function zn(){try{return new e.ActiveXObject("Microsoft.XMLHTTP")}catch(t){}}x.ajaxSettings.xhr=e.ActiveXObject?function(){return!this.isLocal&&In()||zn()}:In,Rn=x.ajaxSettings.xhr(),x.support.cors=!!Rn&&"withCredentials"in Rn,Rn=x.support.ajax=!!Rn,Rn&&x.ajaxTransport(function(n){if(!n.crossDomain||x.support.cors){var r;return{send:function(i,o){var a,s,l=n.xhr();if(n.username?l.open(n.type,n.url,n.async,n.username,n.password):l.open(n.type,n.url,n.async),n.xhrFields)for(s in n.xhrFields)l[s]=n.xhrFields[s];n.mimeType&&l.overrideMimeType&&l.overrideMimeType(n.mimeType),n.crossDomain||i["X-Requested-With"]||(i["X-Requested-With"]="XMLHttpRequest");try{for(s in i)l.setRequestHeader(s,i[s])}catch(u){}l.send(n.hasContent&&n.data||null),r=function(e,i){var s,u,c,p;try{if(r&&(i||4===l.readyState))if(r=t,a&&(l.onreadystatechange=x.noop,$n&&delete Pn[a]),i)4!==l.readyState&&l.abort();else{p={},s=l.status,u=l.getAllResponseHeaders(),"string"==typeof l.responseText&&(p.text=l.responseText);try{c=l.statusText}catch(f){c=""}s||!n.isLocal||n.crossDomain?1223===s&&(s=204):s=p.text?200:404}}catch(d){i||o(-1,d)}p&&o(s,c,p,u)},n.async?4===l.readyState?setTimeout(r):(a=++Wn,$n&&(Pn||(Pn={},x(e).unload($n)),Pn[a]=r),l.onreadystatechange=r):r()},abort:function(){r&&r(t,!0)}}}});var Xn,Un,Vn=/^(?:toggle|show|hide)$/,Yn=RegExp("^(?:([+-])=|)("+w+")([a-z%]*)$","i"),Jn=/queueHooks$/,Gn=[nr],Qn={"*":[function(e,t){var n=this.createTween(e,t),r=n.cur(),i=Yn.exec(t),o=i&&i[3]||(x.cssNumber[e]?"":"px"),a=(x.cssNumber[e]||"px"!==o&&+r)&&Yn.exec(x.css(n.elem,e)),s=1,l=20;if(a&&a[3]!==o){o=o||a[3],i=i||[],a=+r||1;do s=s||".5",a/=s,x.style(n.elem,e,a+o);while(s!==(s=n.cur()/r)&&1!==s&&--l)}return i&&(a=n.start=+a||+r||0,n.unit=o,n.end=i[1]?a+(i[1]+1)*i[2]:+i[2]),n}]};function Kn(){return setTimeout(function(){Xn=t}),Xn=x.now()}function Zn(e,t,n){var r,i=(Qn[t]||[]).concat(Qn["*"]),o=0,a=i.length;for(;a>o;o++)if(r=i[o].call(n,t,e))return r}function er(e,t,n){var r,i,o=0,a=Gn.length,s=x.Deferred().always(function(){delete l.elem}),l=function(){if(i)return!1;var t=Xn||Kn(),n=Math.max(0,u.startTime+u.duration-t),r=n/u.duration||0,o=1-r,a=0,l=u.tweens.length;for(;l>a;a++)u.tweens[a].run(o);return s.notifyWith(e,[u,o,n]),1>o&&l?n:(s.resolveWith(e,[u]),!1)},u=s.promise({elem:e,props:x.extend({},t),opts:x.extend(!0,{specialEasing:{}},n),originalProperties:t,originalOptions:n,startTime:Xn||Kn(),duration:n.duration,tweens:[],createTween:function(t,n){var r=x.Tween(e,u.opts,t,n,u.opts.specialEasing[t]||u.opts.easing);return u.tweens.push(r),r},stop:function(t){var n=0,r=t?u.tweens.length:0;if(i)return this;for(i=!0;r>n;n++)u.tweens[n].run(1);return t?s.resolveWith(e,[u,t]):s.rejectWith(e,[u,t]),this}}),c=u.props;for(tr(c,u.opts.specialEasing);a>o;o++)if(r=Gn[o].call(u,e,c,u.opts))return r;return x.map(c,Zn,u),x.isFunction(u.opts.start)&&u.opts.start.call(e,u),x.fx.timer(x.extend(l,{elem:e,anim:u,queue:u.opts.queue})),u.progress(u.opts.progress).done(u.opts.done,u.opts.complete).fail(u.opts.fail).always(u.opts.always)}function tr(e,t){var n,r,i,o,a;for(n in e)if(r=x.camelCase(n),i=t[r],o=e[n],x.isArray(o)&&(i=o[1],o=e[n]=o[0]),n!==r&&(e[r]=o,delete e[n]),a=x.cssHooks[r],a&&"expand"in a){o=a.expand(o),delete e[r];for(n in o)n in e||(e[n]=o[n],t[n]=i)}else t[r]=i}x.Animation=x.extend(er,{tweener:function(e,t){x.isFunction(e)?(t=e,e=["*"]):e=e.split(" ");var n,r=0,i=e.length;for(;i>r;r++)n=e[r],Qn[n]=Qn[n]||[],Qn[n].unshift(t)},prefilter:function(e,t){t?Gn.unshift(e):Gn.push(e)}});function nr(e,t,n){var r,i,o,a,s,l,u=this,c={},p=e.style,f=e.nodeType&&nn(e),d=x._data(e,"fxshow");n.queue||(s=x._queueHooks(e,"fx"),null==s.unqueued&&(s.unqueued=0,l=s.empty.fire,s.empty.fire=function(){s.unqueued||l()}),s.unqueued++,u.always(function(){u.always(function(){s.unqueued--,x.queue(e,"fx").length||s.empty.fire()})})),1===e.nodeType&&("height"in t||"width"in t)&&(n.overflow=[p.overflow,p.overflowX,p.overflowY],"inline"===x.css(e,"display")&&"none"===x.css(e,"float")&&(x.support.inlineBlockNeedsLayout&&"inline"!==ln(e.nodeName)?p.zoom=1:p.display="inline-block")),n.overflow&&(p.overflow="hidden",x.support.shrinkWrapBlocks||u.always(function(){p.overflow=n.overflow[0],p.overflowX=n.overflow[1],p.overflowY=n.overflow[2]}));for(r in t)if(i=t[r],Vn.exec(i)){if(delete t[r],o=o||"toggle"===i,i===(f?"hide":"show"))continue;c[r]=d&&d[r]||x.style(e,r)}if(!x.isEmptyObject(c)){d?"hidden"in d&&(f=d.hidden):d=x._data(e,"fxshow",{}),o&&(d.hidden=!f),f?x(e).show():u.done(function(){x(e).hide()}),u.done(function(){var t;x._removeData(e,"fxshow");for(t in c)x.style(e,t,c[t])});for(r in c)a=Zn(f?d[r]:0,r,u),r in d||(d[r]=a.start,f&&(a.end=a.start,a.start="width"===r||"height"===r?1:0))}}function rr(e,t,n,r,i){return new rr.prototype.init(e,t,n,r,i)}x.Tween=rr,rr.prototype={constructor:rr,init:function(e,t,n,r,i,o){this.elem=e,this.prop=n,this.easing=i||"swing",this.options=t,this.start=this.now=this.cur(),this.end=r,this.unit=o||(x.cssNumber[n]?"":"px")},cur:function(){var e=rr.propHooks[this.prop];return e&&e.get?e.get(this):rr.propHooks._default.get(this)},run:function(e){var t,n=rr.propHooks[this.prop];return this.pos=t=this.options.duration?x.easing[this.easing](e,this.options.duration*e,0,1,this.options.duration):e,this.now=(this.end-this.start)*t+this.start,this.options.step&&this.options.step.call(this.elem,this.now,this),n&&n.set?n.set(this):rr.propHooks._default.set(this),this}},rr.prototype.init.prototype=rr.prototype,rr.propHooks={_default:{get:function(e){var t;return null==e.elem[e.prop]||e.elem.style&&null!=e.elem.style[e.prop]?(t=x.css(e.elem,e.prop,""),t&&"auto"!==t?t:0):e.elem[e.prop]},set:function(e){x.fx.step[e.prop]?x.fx.step[e.prop](e):e.elem.style&&(null!=e.elem.style[x.cssProps[e.prop]]||x.cssHooks[e.prop])?x.style(e.elem,e.prop,e.now+e.unit):e.elem[e.prop]=e.now}}},rr.propHooks.scrollTop=rr.propHooks.scrollLeft={set:function(e){e.elem.nodeType&&e.elem.parentNode&&(e.elem[e.prop]=e.now)}},x.each(["toggle","show","hide"],function(e,t){var n=x.fn[t];x.fn[t]=function(e,r,i){return null==e||"boolean"==typeof e?n.apply(this,arguments):this.animate(ir(t,!0),e,r,i)}}),x.fn.extend({fadeTo:function(e,t,n,r){return this.filter(nn).css("opacity",0).show().end().animate({opacity:t},e,n,r)},animate:function(e,t,n,r){var i=x.isEmptyObject(e),o=x.speed(t,n,r),a=function(){var t=er(this,x.extend({},e),o);(i||x._data(this,"finish"))&&t.stop(!0)};return a.finish=a,i||o.queue===!1?this.each(a):this.queue(o.queue,a)},stop:function(e,n,r){var i=function(e){var t=e.stop;delete e.stop,t(r)};return"string"!=typeof e&&(r=n,n=e,e=t),n&&e!==!1&&this.queue(e||"fx",[]),this.each(function(){var t=!0,n=null!=e&&e+"queueHooks",o=x.timers,a=x._data(this);if(n)a[n]&&a[n].stop&&i(a[n]);else for(n in a)a[n]&&a[n].stop&&Jn.test(n)&&i(a[n]);for(n=o.length;n--;)o[n].elem!==this||null!=e&&o[n].queue!==e||(o[n].anim.stop(r),t=!1,o.splice(n,1));(t||!r)&&x.dequeue(this,e)})},finish:function(e){return e!==!1&&(e=e||"fx"),this.each(function(){var t,n=x._data(this),r=n[e+"queue"],i=n[e+"queueHooks"],o=x.timers,a=r?r.length:0;for(n.finish=!0,x.queue(this,e,[]),i&&i.stop&&i.stop.call(this,!0),t=o.length;t--;)o[t].elem===this&&o[t].queue===e&&(o[t].anim.stop(!0),o.splice(t,1));for(t=0;a>t;t++)r[t]&&r[t].finish&&r[t].finish.call(this);delete n.finish})}});function ir(e,t){var n,r={height:e},i=0;for(t=t?1:0;4>i;i+=2-t)n=Zt[i],r["margin"+n]=r["padding"+n]=e;return t&&(r.opacity=r.width=e),r}x.each({slideDown:ir("show"),slideUp:ir("hide"),slideToggle:ir("toggle"),fadeIn:{opacity:"show"},fadeOut:{opacity:"hide"},fadeToggle:{opacity:"toggle"}},function(e,t){x.fn[e]=function(e,n,r){return this.animate(t,e,n,r)}}),x.speed=function(e,t,n){var r=e&&"object"==typeof e?x.extend({},e):{complete:n||!n&&t||x.isFunction(e)&&e,duration:e,easing:n&&t||t&&!x.isFunction(t)&&t};return r.duration=x.fx.off?0:"number"==typeof r.duration?r.duration:r.duration in x.fx.speeds?x.fx.speeds[r.duration]:x.fx.speeds._default,(null==r.queue||r.queue===!0)&&(r.queue="fx"),r.old=r.complete,r.complete=function(){x.isFunction(r.old)&&r.old.call(this),r.queue&&x.dequeue(this,r.queue)},r},x.easing={linear:function(e){return e},swing:function(e){return.5-Math.cos(e*Math.PI)/2}},x.timers=[],x.fx=rr.prototype.init,x.fx.tick=function(){var e,n=x.timers,r=0;for(Xn=x.now();n.length>r;r++)e=n[r],e()||n[r]!==e||n.splice(r--,1);n.length||x.fx.stop(),Xn=t},x.fx.timer=function(e){e()&&x.timers.push(e)&&x.fx.start()},x.fx.interval=13,x.fx.start=function(){Un||(Un=setInterval(x.fx.tick,x.fx.interval))},x.fx.stop=function(){clearInterval(Un),Un=null},x.fx.speeds={slow:600,fast:200,_default:400},x.fx.step={},x.expr&&x.expr.filters&&(x.expr.filters.animated=function(e){return x.grep(x.timers,function(t){return e===t.elem}).length}),x.fn.offset=function(e){if(arguments.length)return e===t?this:this.each(function(t){x.offset.setOffset(this,e,t)});var n,r,o={top:0,left:0},a=this[0],s=a&&a.ownerDocument;if(s)return n=s.documentElement,x.contains(n,a)?(typeof a.getBoundingClientRect!==i&&(o=a.getBoundingClientRect()),r=or(s),{top:o.top+(r.pageYOffset||n.scrollTop)-(n.clientTop||0),left:o.left+(r.pageXOffset||n.scrollLeft)-(n.clientLeft||0)}):o},x.offset={setOffset:function(e,t,n){var r=x.css(e,"position");"static"===r&&(e.style.position="relative");var i=x(e),o=i.offset(),a=x.css(e,"top"),s=x.css(e,"left"),l=("absolute"===r||"fixed"===r)&&x.inArray("auto",[a,s])>-1,u={},c={},p,f;l?(c=i.position(),p=c.top,f=c.left):(p=parseFloat(a)||0,f=parseFloat(s)||0),x.isFunction(t)&&(t=t.call(e,n,o)),null!=t.top&&(u.top=t.top-o.top+p),null!=t.left&&(u.left=t.left-o.left+f),"using"in t?t.using.call(e,u):i.css(u)}},x.fn.extend({position:function(){if(this[0]){var e,t,n={top:0,left:0},r=this[0];return"fixed"===x.css(r,"position")?t=r.getBoundingClientRect():(e=this.offsetParent(),t=this.offset(),x.nodeName(e[0],"html")||(n=e.offset()),n.top+=x.css(e[0],"borderTopWidth",!0),n.left+=x.css(e[0],"borderLeftWidth",!0)),{top:t.top-n.top-x.css(r,"marginTop",!0),left:t.left-n.left-x.css(r,"marginLeft",!0)}}},offsetParent:function(){return this.map(function(){var e=this.offsetParent||s;while(e&&!x.nodeName(e,"html")&&"static"===x.css(e,"position"))e=e.offsetParent;return e||s})}}),x.each({scrollLeft:"pageXOffset",scrollTop:"pageYOffset"},function(e,n){var r=/Y/.test(n);x.fn[e]=function(i){return x.access(this,function(e,i,o){var a=or(e);return o===t?a?n in a?a[n]:a.document.documentElement[i]:e[i]:(a?a.scrollTo(r?x(a).scrollLeft():o,r?o:x(a).scrollTop()):e[i]=o,t)},e,i,arguments.length,null)}});function or(e){return x.isWindow(e)?e:9===e.nodeType?e.defaultView||e.parentWindow:!1}x.each({Height:"height",Width:"width"},function(e,n){x.each({padding:"inner"+e,content:n,"":"outer"+e},function(r,i){x.fn[i]=function(i,o){var a=arguments.length&&(r||"boolean"!=typeof i),s=r||(i===!0||o===!0?"margin":"border");return x.access(this,function(n,r,i){var o;return x.isWindow(n)?n.document.documentElement["client"+e]:9===n.nodeType?(o=n.documentElement,Math.max(n.body["scroll"+e],o["scroll"+e],n.body["offset"+e],o["offset"+e],o["client"+e])):i===t?x.css(n,r,s):x.style(n,r,i,s)},n,a?i:t,a,null)}})}),x.fn.size=function(){return this.length},x.fn.andSelf=x.fn.addBack,"object"==typeof module&&module&&"object"==typeof module.exports?module.exports=x:(e.jQuery=e.$=x,"function"==typeof define&&define.amd&&define("jquery",[],function(){return x}))})(window);
piton/design/chip/tile/ariane/docs/js/bootstrap.min.js:6:if("undefined"==typeof jQuery)throw new Error("Bootstrap's JavaScript requires jQuery");+function(a){"use strict";var b=a.fn.jquery.split(" ")[0].split(".");if(b[0]<2&&b[1]<9||1==b[0]&&9==b[1]&&b[2]<1||b[0]>3)throw new Error("Bootstrap's JavaScript requires jQuery version 1.9.1 or higher, but lower than version 4")}(jQuery),+function(a){"use strict";function b(){var a=document.createElement("bootstrap"),b={WebkitTransition:"webkitTransitionEnd",MozTransition:"transitionend",OTransition:"oTransitionEnd otransitionend",transition:"transitionend"};for(var c in b)if(void 0!==a.style[c])return{end:b[c]};return!1}a.fn.emulateTransitionEnd=function(b){var c=!1,d=this;a(this).one("bsTransitionEnd",function(){c=!0});var e=function(){c||a(d).trigger(a.support.transition.end)};return setTimeout(e,b),this},a(function(){a.support.transition=b(),a.support.transition&&(a.event.special.bsTransitionEnd={bindType:a.support.transition.end,delegateType:a.support.transition.end,handle:function(b){if(a(b.target).is(this))return b.handleObj.handler.apply(this,arguments)}})})}(jQuery),+function(a){"use strict";function b(b){return this.each(function(){var c=a(this),e=c.data("bs.alert");e||c.data("bs.alert",e=new d(this)),"string"==typeof b&&e[b].call(c)})}var c='[data-dismiss="alert"]',d=function(b){a(b).on("click",c,this.close)};d.VERSION="3.3.7",d.TRANSITION_DURATION=150,d.prototype.close=function(b){function c(){g.detach().trigger("closed.bs.alert").remove()}var e=a(this),f=e.attr("data-target");f||(f=e.attr("href"),f=f&&f.replace(/.*(?=#[^\s]*$)/,""));var g=a("#"===f?[]:f);b&&b.preventDefault(),g.length||(g=e.closest(".alert")),g.trigger(b=a.Event("close.bs.alert")),b.isDefaultPrevented()||(g.removeClass("in"),a.support.transition&&g.hasClass("fade")?g.one("bsTransitionEnd",c).emulateTransitionEnd(d.TRANSITION_DURATION):c())};var e=a.fn.alert;a.fn.alert=b,a.fn.alert.Constructor=d,a.fn.alert.noConflict=function(){return a.fn.alert=e,this},a(document).on("click.bs.alert.data-api",c,d.prototype.close)}(jQuery),+function(a){"use strict";function b(b){return this.each(function(){var d=a(this),e=d.data("bs.button"),f="object"==typeof b&&b;e||d.data("bs.button",e=new c(this,f)),"toggle"==b?e.toggle():b&&e.setState(b)})}var c=function(b,d){this.$element=a(b),this.options=a.extend({},c.DEFAULTS,d),this.isLoading=!1};c.VERSION="3.3.7",c.DEFAULTS={loadingText:"loading..."},c.prototype.setState=function(b){var c="disabled",d=this.$element,e=d.is("input")?"val":"html",f=d.data();b+="Text",null==f.resetText&&d.data("resetText",d[e]()),setTimeout(a.proxy(function(){d[e](null==f[b]?this.options[b]:f[b]),"loadingText"==b?(this.isLoading=!0,d.addClass(c).attr(c,c).prop(c,!0)):this.isLoading&&(this.isLoading=!1,d.removeClass(c).removeAttr(c).prop(c,!1))},this),0)},c.prototype.toggle=function(){var a=!0,b=this.$element.closest('[data-toggle="buttons"]');if(b.length){var c=this.$element.find("input");"radio"==c.prop("type")?(c.prop("checked")&&(a=!1),b.find(".active").removeClass("active"),this.$element.addClass("active")):"checkbox"==c.prop("type")&&(c.prop("checked")!==this.$element.hasClass("active")&&(a=!1),this.$element.toggleClass("active")),c.prop("checked",this.$element.hasClass("active")),a&&c.trigger("change")}else this.$element.attr("aria-pressed",!this.$element.hasClass("active")),this.$element.toggleClass("active")};var d=a.fn.button;a.fn.button=b,a.fn.button.Constructor=c,a.fn.button.noConflict=function(){return a.fn.button=d,this},a(document).on("click.bs.button.data-api",'[data-toggle^="button"]',function(c){var d=a(c.target).closest(".btn");b.call(d,"toggle"),a(c.target).is('input[type="radio"], input[type="checkbox"]')||(c.preventDefault(),d.is("input,button")?d.trigger("focus"):d.find("input:visible,button:visible").first().trigger("focus"))}).on("focus.bs.button.data-api blur.bs.button.data-api",'[data-toggle^="button"]',function(b){a(b.target).closest(".btn").toggleClass("focus",/^focus(in)?$/.test(b.type))})}(jQuery),+function(a){"use strict";function b(b){return this.each(function(){var d=a(this),e=d.data("bs.carousel"),f=a.extend({},c.DEFAULTS,d.data(),"object"==typeof b&&b),g="string"==typeof b?b:f.slide;e||d.data("bs.carousel",e=new c(this,f)),"number"==typeof b?e.to(b):g?e[g]():f.interval&&e.pause().cycle()})}var c=function(b,c){this.$element=a(b),this.$indicators=this.$element.find(".carousel-indicators"),this.options=c,this.paused=null,this.sliding=null,this.interval=null,this.$active=null,this.$items=null,this.options.keyboard&&this.$element.on("keydown.bs.carousel",a.proxy(this.keydown,this)),"hover"==this.options.pause&&!("ontouchstart"in document.documentElement)&&this.$element.on("mouseenter.bs.carousel",a.proxy(this.pause,this)).on("mouseleave.bs.carousel",a.proxy(this.cycle,this))};c.VERSION="3.3.7",c.TRANSITION_DURATION=600,c.DEFAULTS={interval:5e3,pause:"hover",wrap:!0,keyboard:!0},c.prototype.keydown=function(a){if(!/input|textarea/i.test(a.target.tagName)){switch(a.which){case 37:this.prev();break;case 39:this.next();break;default:return}a.preventDefault()}},c.prototype.cycle=function(b){return b||(this.paused=!1),this.interval&&clearInterval(this.interval),this.options.interval&&!this.paused&&(this.interval=setInterval(a.proxy(this.next,this),this.options.interval)),this},c.prototype.getItemIndex=function(a){return this.$items=a.parent().children(".item"),this.$items.index(a||this.$active)},c.prototype.getItemForDirection=function(a,b){var c=this.getItemIndex(b),d="prev"==a&&0===c||"next"==a&&c==this.$items.length-1;if(d&&!this.options.wrap)return b;var e="prev"==a?-1:1,f=(c+e)%this.$items.length;return this.$items.eq(f)},c.prototype.to=function(a){var b=this,c=this.getItemIndex(this.$active=this.$element.find(".item.active"));if(!(a>this.$items.length-1||a<0))return this.sliding?this.$element.one("slid.bs.carousel",function(){b.to(a)}):c==a?this.pause().cycle():this.slide(a>c?"next":"prev",this.$items.eq(a))},c.prototype.pause=function(b){return b||(this.paused=!0),this.$element.find(".next, .prev").length&&a.support.transition&&(this.$element.trigger(a.support.transition.end),this.cycle(!0)),this.interval=clearInterval(this.interval),this},c.prototype.next=function(){if(!this.sliding)return this.slide("next")},c.prototype.prev=function(){if(!this.sliding)return this.slide("prev")},c.prototype.slide=function(b,d){var e=this.$element.find(".item.active"),f=d||this.getItemForDirection(b,e),g=this.interval,h="next"==b?"left":"right",i=this;if(f.hasClass("active"))return this.sliding=!1;var j=f[0],k=a.Event("slide.bs.carousel",{relatedTarget:j,direction:h});if(this.$element.trigger(k),!k.isDefaultPrevented()){if(this.sliding=!0,g&&this.pause(),this.$indicators.length){this.$indicators.find(".active").removeClass("active");var l=a(this.$indicators.children()[this.getItemIndex(f)]);l&&l.addClass("active")}var m=a.Event("slid.bs.carousel",{relatedTarget:j,direction:h});return a.support.transition&&this.$element.hasClass("slide")?(f.addClass(b),f[0].offsetWidth,e.addClass(h),f.addClass(h),e.one("bsTransitionEnd",function(){f.removeClass([b,h].join(" ")).addClass("active"),e.removeClass(["active",h].join(" ")),i.sliding=!1,setTimeout(function(){i.$element.trigger(m)},0)}).emulateTransitionEnd(c.TRANSITION_DURATION)):(e.removeClass("active"),f.addClass("active"),this.sliding=!1,this.$element.trigger(m)),g&&this.cycle(),this}};var d=a.fn.carousel;a.fn.carousel=b,a.fn.carousel.Constructor=c,a.fn.carousel.noConflict=function(){return a.fn.carousel=d,this};var e=function(c){var d,e=a(this),f=a(e.attr("data-target")||(d=e.attr("href"))&&d.replace(/.*(?=#[^\s]+$)/,""));if(f.hasClass("carousel")){var g=a.extend({},f.data(),e.data()),h=e.attr("data-slide-to");h&&(g.interval=!1),b.call(f,g),h&&f.data("bs.carousel").to(h),c.preventDefault()}};a(document).on("click.bs.carousel.data-api","[data-slide]",e).on("click.bs.carousel.data-api","[data-slide-to]",e),a(window).on("load",function(){a('[data-ride="carousel"]').each(function(){var c=a(this);b.call(c,c.data())})})}(jQuery),+function(a){"use strict";function b(b){var c,d=b.attr("data-target")||(c=b.attr("href"))&&c.replace(/.*(?=#[^\s]+$)/,"");return a(d)}function c(b){return this.each(function(){var c=a(this),e=c.data("bs.collapse"),f=a.extend({},d.DEFAULTS,c.data(),"object"==typeof b&&b);!e&&f.toggle&&/show|hide/.test(b)&&(f.toggle=!1),e||c.data("bs.collapse",e=new d(this,f)),"string"==typeof b&&e[b]()})}var d=function(b,c){this.$element=a(b),this.options=a.extend({},d.DEFAULTS,c),this.$trigger=a('[data-toggle="collapse"][href="#'+b.id+'"],[data-toggle="collapse"][data-target="#'+b.id+'"]'),this.transitioning=null,this.options.parent?this.$parent=this.getParent():this.addAriaAndCollapsedClass(this.$element,this.$trigger),this.options.toggle&&this.toggle()};d.VERSION="3.3.7",d.TRANSITION_DURATION=350,d.DEFAULTS={toggle:!0},d.prototype.dimension=function(){var a=this.$element.hasClass("width");return a?"width":"height"},d.prototype.show=function(){if(!this.transitioning&&!this.$element.hasClass("in")){var b,e=this.$parent&&this.$parent.children(".panel").children(".in, .collapsing");if(!(e&&e.length&&(b=e.data("bs.collapse"),b&&b.transitioning))){var f=a.Event("show.bs.collapse");if(this.$element.trigger(f),!f.isDefaultPrevented()){e&&e.length&&(c.call(e,"hide"),b||e.data("bs.collapse",null));var g=this.dimension();this.$element.removeClass("collapse").addClass("collapsing")[g](0).attr("aria-expanded",!0),this.$trigger.removeClass("collapsed").attr("aria-expanded",!0),this.transitioning=1;var h=function(){this.$element.removeClass("collapsing").addClass("collapse in")[g](""),this.transitioning=0,this.$element.trigger("shown.bs.collapse")};if(!a.support.transition)return h.call(this);var i=a.camelCase(["scroll",g].join("-"));this.$element.one("bsTransitionEnd",a.proxy(h,this)).emulateTransitionEnd(d.TRANSITION_DURATION)[g](this.$element[0][i])}}}},d.prototype.hide=function(){if(!this.transitioning&&this.$element.hasClass("in")){var b=a.Event("hide.bs.collapse");if(this.$element.trigger(b),!b.isDefaultPrevented()){var c=this.dimension();this.$element[c](this.$element[c]())[0].offsetHeight,this.$element.addClass("collapsing").removeClass("collapse in").attr("aria-expanded",!1),this.$trigger.addClass("collapsed").attr("aria-expanded",!1),this.transitioning=1;var e=function(){this.transitioning=0,this.$element.removeClass("collapsing").addClass("collapse").trigger("hidden.bs.collapse")};return a.support.transition?void this.$element[c](0).one("bsTransitionEnd",a.proxy(e,this)).emulateTransitionEnd(d.TRANSITION_DURATION):e.call(this)}}},d.prototype.toggle=function(){this[this.$element.hasClass("in")?"hide":"show"]()},d.prototype.getParent=function(){return a(this.options.parent).find('[data-toggle="collapse"][data-parent="'+this.options.parent+'"]').each(a.proxy(function(c,d){var e=a(d);this.addAriaAndCollapsedClass(b(e),e)},this)).end()},d.prototype.addAriaAndCollapsedClass=function(a,b){var c=a.hasClass("in");a.attr("aria-expanded",c),b.toggleClass("collapsed",!c).attr("aria-expanded",c)};var e=a.fn.collapse;a.fn.collapse=c,a.fn.collapse.Constructor=d,a.fn.collapse.noConflict=function(){return a.fn.collapse=e,this},a(document).on("click.bs.collapse.data-api",'[data-toggle="collapse"]',function(d){var e=a(this);e.attr("data-target")||d.preventDefault();var f=b(e),g=f.data("bs.collapse"),h=g?"toggle":e.data();c.call(f,h)})}(jQuery),+function(a){"use strict";function b(b){var c=b.attr("data-target");c||(c=b.attr("href"),c=c&&/#[A-Za-z]/.test(c)&&c.replace(/.*(?=#[^\s]*$)/,""));var d=c&&a(c);return d&&d.length?d:b.parent()}function c(c){c&&3===c.which||(a(e).remove(),a(f).each(function(){var d=a(this),e=b(d),f={relatedTarget:this};e.hasClass("open")&&(c&&"click"==c.type&&/input|textarea/i.test(c.target.tagName)&&a.contains(e[0],c.target)||(e.trigger(c=a.Event("hide.bs.dropdown",f)),c.isDefaultPrevented()||(d.attr("aria-expanded","false"),e.removeClass("open").trigger(a.Event("hidden.bs.dropdown",f)))))}))}function d(b){return this.each(function(){var c=a(this),d=c.data("bs.dropdown");d||c.data("bs.dropdown",d=new g(this)),"string"==typeof b&&d[b].call(c)})}var e=".dropdown-backdrop",f='[data-toggle="dropdown"]',g=function(b){a(b).on("click.bs.dropdown",this.toggle)};g.VERSION="3.3.7",g.prototype.toggle=function(d){var e=a(this);if(!e.is(".disabled, :disabled")){var f=b(e),g=f.hasClass("open");if(c(),!g){"ontouchstart"in document.documentElement&&!f.closest(".navbar-nav").length&&a(document.createElement("div")).addClass("dropdown-backdrop").insertAfter(a(this)).on("click",c);var h={relatedTarget:this};if(f.trigger(d=a.Event("show.bs.dropdown",h)),d.isDefaultPrevented())return;e.trigger("focus").attr("aria-expanded","true"),f.toggleClass("open").trigger(a.Event("shown.bs.dropdown",h))}return!1}},g.prototype.keydown=function(c){if(/(38|40|27|32)/.test(c.which)&&!/input|textarea/i.test(c.target.tagName)){var d=a(this);if(c.preventDefault(),c.stopPropagation(),!d.is(".disabled, :disabled")){var e=b(d),g=e.hasClass("open");if(!g&&27!=c.which||g&&27==c.which)return 27==c.which&&e.find(f).trigger("focus"),d.trigger("click");var h=" li:not(.disabled):visible a",i=e.find(".dropdown-menu"+h);if(i.length){var j=i.index(c.target);38==c.which&&j>0&&j--,40==c.which&&j<i.length-1&&j++,~j||(j=0),i.eq(j).trigger("focus")}}}};var h=a.fn.dropdown;a.fn.dropdown=d,a.fn.dropdown.Constructor=g,a.fn.dropdown.noConflict=function(){return a.fn.dropdown=h,this},a(document).on("click.bs.dropdown.data-api",c).on("click.bs.dropdown.data-api",".dropdown form",function(a){a.stopPropagation()}).on("click.bs.dropdown.data-api",f,g.prototype.toggle).on("keydown.bs.dropdown.data-api",f,g.prototype.keydown).on("keydown.bs.dropdown.data-api",".dropdown-menu",g.prototype.keydown)}(jQuery),+function(a){"use strict";function b(b,d){return this.each(function(){var e=a(this),f=e.data("bs.modal"),g=a.extend({},c.DEFAULTS,e.data(),"object"==typeof b&&b);f||e.data("bs.modal",f=new c(this,g)),"string"==typeof b?f[b](d):g.show&&f.show(d)})}var c=function(b,c){this.options=c,this.$body=a(document.body),this.$element=a(b),this.$dialog=this.$element.find(".modal-dialog"),this.$backdrop=null,this.isShown=null,this.originalBodyPad=null,this.scrollbarWidth=0,this.ignoreBackdropClick=!1,this.options.remote&&this.$element.find(".modal-content").load(this.options.remote,a.proxy(function(){this.$element.trigger("loaded.bs.modal")},this))};c.VERSION="3.3.7",c.TRANSITION_DURATION=300,c.BACKDROP_TRANSITION_DURATION=150,c.DEFAULTS={backdrop:!0,keyboard:!0,show:!0},c.prototype.toggle=function(a){return this.isShown?this.hide():this.show(a)},c.prototype.show=function(b){var d=this,e=a.Event("show.bs.modal",{relatedTarget:b});this.$element.trigger(e),this.isShown||e.isDefaultPrevented()||(this.isShown=!0,this.checkScrollbar(),this.setScrollbar(),this.$body.addClass("modal-open"),this.escape(),this.resize(),this.$element.on("click.dismiss.bs.modal",'[data-dismiss="modal"]',a.proxy(this.hide,this)),this.$dialog.on("mousedown.dismiss.bs.modal",function(){d.$element.one("mouseup.dismiss.bs.modal",function(b){a(b.target).is(d.$element)&&(d.ignoreBackdropClick=!0)})}),this.backdrop(function(){var e=a.support.transition&&d.$element.hasClass("fade");d.$element.parent().length||d.$element.appendTo(d.$body),d.$element.show().scrollTop(0),d.adjustDialog(),e&&d.$element[0].offsetWidth,d.$element.addClass("in"),d.enforceFocus();var f=a.Event("shown.bs.modal",{relatedTarget:b});e?d.$dialog.one("bsTransitionEnd",function(){d.$element.trigger("focus").trigger(f)}).emulateTransitionEnd(c.TRANSITION_DURATION):d.$element.trigger("focus").trigger(f)}))},c.prototype.hide=function(b){b&&b.preventDefault(),b=a.Event("hide.bs.modal"),this.$element.trigger(b),this.isShown&&!b.isDefaultPrevented()&&(this.isShown=!1,this.escape(),this.resize(),a(document).off("focusin.bs.modal"),this.$element.removeClass("in").off("click.dismiss.bs.modal").off("mouseup.dismiss.bs.modal"),this.$dialog.off("mousedown.dismiss.bs.modal"),a.support.transition&&this.$element.hasClass("fade")?this.$element.one("bsTransitionEnd",a.proxy(this.hideModal,this)).emulateTransitionEnd(c.TRANSITION_DURATION):this.hideModal())},c.prototype.enforceFocus=function(){a(document).off("focusin.bs.modal").on("focusin.bs.modal",a.proxy(function(a){document===a.target||this.$element[0]===a.target||this.$element.has(a.target).length||this.$element.trigger("focus")},this))},c.prototype.escape=function(){this.isShown&&this.options.keyboard?this.$element.on("keydown.dismiss.bs.modal",a.proxy(function(a){27==a.which&&this.hide()},this)):this.isShown||this.$element.off("keydown.dismiss.bs.modal")},c.prototype.resize=function(){this.isShown?a(window).on("resize.bs.modal",a.proxy(this.handleUpdate,this)):a(window).off("resize.bs.modal")},c.prototype.hideModal=function(){var a=this;this.$element.hide(),this.backdrop(function(){a.$body.removeClass("modal-open"),a.resetAdjustments(),a.resetScrollbar(),a.$element.trigger("hidden.bs.modal")})},c.prototype.removeBackdrop=function(){this.$backdrop&&this.$backdrop.remove(),this.$backdrop=null},c.prototype.backdrop=function(b){var d=this,e=this.$element.hasClass("fade")?"fade":"";if(this.isShown&&this.options.backdrop){var f=a.support.transition&&e;if(this.$backdrop=a(document.createElement("div")).addClass("modal-backdrop "+e).appendTo(this.$body),this.$element.on("click.dismiss.bs.modal",a.proxy(function(a){return this.ignoreBackdropClick?void(this.ignoreBackdropClick=!1):void(a.target===a.currentTarget&&("static"==this.options.backdrop?this.$element[0].focus():this.hide()))},this)),f&&this.$backdrop[0].offsetWidth,this.$backdrop.addClass("in"),!b)return;f?this.$backdrop.one("bsTransitionEnd",b).emulateTransitionEnd(c.BACKDROP_TRANSITION_DURATION):b()}else if(!this.isShown&&this.$backdrop){this.$backdrop.removeClass("in");var g=function(){d.removeBackdrop(),b&&b()};a.support.transition&&this.$element.hasClass("fade")?this.$backdrop.one("bsTransitionEnd",g).emulateTransitionEnd(c.BACKDROP_TRANSITION_DURATION):g()}else b&&b()},c.prototype.handleUpdate=function(){this.adjustDialog()},c.prototype.adjustDialog=function(){var a=this.$element[0].scrollHeight>document.documentElement.clientHeight;this.$element.css({paddingLeft:!this.bodyIsOverflowing&&a?this.scrollbarWidth:"",paddingRight:this.bodyIsOverflowing&&!a?this.scrollbarWidth:""})},c.prototype.resetAdjustments=function(){this.$element.css({paddingLeft:"",paddingRight:""})},c.prototype.checkScrollbar=function(){var a=window.innerWidth;if(!a){var b=document.documentElement.getBoundingClientRect();a=b.right-Math.abs(b.left)}this.bodyIsOverflowing=document.body.clientWidth<a,this.scrollbarWidth=this.measureScrollbar()},c.prototype.setScrollbar=function(){var a=parseInt(this.$body.css("padding-right")||0,10);this.originalBodyPad=document.body.style.paddingRight||"",this.bodyIsOverflowing&&this.$body.css("padding-right",a+this.scrollbarWidth)},c.prototype.resetScrollbar=function(){this.$body.css("padding-right",this.originalBodyPad)},c.prototype.measureScrollbar=function(){var a=document.createElement("div");a.className="modal-scrollbar-measure",this.$body.append(a);var b=a.offsetWidth-a.clientWidth;return this.$body[0].removeChild(a),b};var d=a.fn.modal;a.fn.modal=b,a.fn.modal.Constructor=c,a.fn.modal.noConflict=function(){return a.fn.modal=d,this},a(document).on("click.bs.modal.data-api",'[data-toggle="modal"]',function(c){var d=a(this),e=d.attr("href"),f=a(d.attr("data-target")||e&&e.replace(/.*(?=#[^\s]+$)/,"")),g=f.data("bs.modal")?"toggle":a.extend({remote:!/#/.test(e)&&e},f.data(),d.data());d.is("a")&&c.preventDefault(),f.one("show.bs.modal",function(a){a.isDefaultPrevented()||f.one("hidden.bs.modal",function(){d.is(":visible")&&d.trigger("focus")})}),b.call(f,g,this)})}(jQuery),+function(a){"use strict";function b(b){return this.each(function(){var d=a(this),e=d.data("bs.tooltip"),f="object"==typeof b&&b;!e&&/destroy|hide/.test(b)||(e||d.data("bs.tooltip",e=new c(this,f)),"string"==typeof b&&e[b]())})}var c=function(a,b){this.type=null,this.options=null,this.enabled=null,this.timeout=null,this.hoverState=null,this.$element=null,this.inState=null,this.init("tooltip",a,b)};c.VERSION="3.3.7",c.TRANSITION_DURATION=150,c.DEFAULTS={animation:!0,placement:"top",selector:!1,template:'<div class="tooltip" role="tooltip"><div class="tooltip-arrow"></div><div class="tooltip-inner"></div></div>',trigger:"hover focus",title:"",delay:0,html:!1,container:!1,viewport:{selector:"body",padding:0}},c.prototype.init=function(b,c,d){if(this.enabled=!0,this.type=b,this.$element=a(c),this.options=this.getOptions(d),this.$viewport=this.options.viewport&&a(a.isFunction(this.options.viewport)?this.options.viewport.call(this,this.$element):this.options.viewport.selector||this.options.viewport),this.inState={click:!1,hover:!1,focus:!1},this.$element[0]instanceof document.constructor&&!this.options.selector)throw new Error("`selector` option must be specified when initializing "+this.type+" on the window.document object!");for(var e=this.options.trigger.split(" "),f=e.length;f--;){var g=e[f];if("click"==g)this.$element.on("click."+this.type,this.options.selector,a.proxy(this.toggle,this));else if("manual"!=g){var h="hover"==g?"mouseenter":"focusin",i="hover"==g?"mouseleave":"focusout";this.$element.on(h+"."+this.type,this.options.selector,a.proxy(this.enter,this)),this.$element.on(i+"."+this.type,this.options.selector,a.proxy(this.leave,this))}}this.options.selector?this._options=a.extend({},this.options,{trigger:"manual",selector:""}):this.fixTitle()},c.prototype.getDefaults=function(){return c.DEFAULTS},c.prototype.getOptions=function(b){return b=a.extend({},this.getDefaults(),this.$element.data(),b),b.delay&&"number"==typeof b.delay&&(b.delay={show:b.delay,hide:b.delay}),b},c.prototype.getDelegateOptions=function(){var b={},c=this.getDefaults();return this._options&&a.each(this._options,function(a,d){c[a]!=d&&(b[a]=d)}),b},c.prototype.enter=function(b){var c=b instanceof this.constructor?b:a(b.currentTarget).data("bs."+this.type);return c||(c=new this.constructor(b.currentTarget,this.getDelegateOptions()),a(b.currentTarget).data("bs."+this.type,c)),b instanceof a.Event&&(c.inState["focusin"==b.type?"focus":"hover"]=!0),c.tip().hasClass("in")||"in"==c.hoverState?void(c.hoverState="in"):(clearTimeout(c.timeout),c.hoverState="in",c.options.delay&&c.options.delay.show?void(c.timeout=setTimeout(function(){"in"==c.hoverState&&c.show()},c.options.delay.show)):c.show())},c.prototype.isInStateTrue=function(){for(var a in this.inState)if(this.inState[a])return!0;return!1},c.prototype.leave=function(b){var c=b instanceof this.constructor?b:a(b.currentTarget).data("bs."+this.type);if(c||(c=new this.constructor(b.currentTarget,this.getDelegateOptions()),a(b.currentTarget).data("bs."+this.type,c)),b instanceof a.Event&&(c.inState["focusout"==b.type?"focus":"hover"]=!1),!c.isInStateTrue())return clearTimeout(c.timeout),c.hoverState="out",c.options.delay&&c.options.delay.hide?void(c.timeout=setTimeout(function(){"out"==c.hoverState&&c.hide()},c.options.delay.hide)):c.hide()},c.prototype.show=function(){var b=a.Event("show.bs."+this.type);if(this.hasContent()&&this.enabled){this.$element.trigger(b);var d=a.contains(this.$element[0].ownerDocument.documentElement,this.$element[0]);if(b.isDefaultPrevented()||!d)return;var e=this,f=this.tip(),g=this.getUID(this.type);this.setContent(),f.attr("id",g),this.$element.attr("aria-describedby",g),this.options.animation&&f.addClass("fade");var h="function"==typeof this.options.placement?this.options.placement.call(this,f[0],this.$element[0]):this.options.placement,i=/\s?auto?\s?/i,j=i.test(h);j&&(h=h.replace(i,"")||"top"),f.detach().css({top:0,left:0,display:"block"}).addClass(h).data("bs."+this.type,this),this.options.container?f.appendTo(this.options.container):f.insertAfter(this.$element),this.$element.trigger("inserted.bs."+this.type);var k=this.getPosition(),l=f[0].offsetWidth,m=f[0].offsetHeight;if(j){var n=h,o=this.getPosition(this.$viewport);h="bottom"==h&&k.bottom+m>o.bottom?"top":"top"==h&&k.top-m<o.top?"bottom":"right"==h&&k.right+l>o.width?"left":"left"==h&&k.left-l<o.left?"right":h,f.removeClass(n).addClass(h)}var p=this.getCalculatedOffset(h,k,l,m);this.applyPlacement(p,h);var q=function(){var a=e.hoverState;e.$element.trigger("shown.bs."+e.type),e.hoverState=null,"out"==a&&e.leave(e)};a.support.transition&&this.$tip.hasClass("fade")?f.one("bsTransitionEnd",q).emulateTransitionEnd(c.TRANSITION_DURATION):q()}},c.prototype.applyPlacement=function(b,c){var d=this.tip(),e=d[0].offsetWidth,f=d[0].offsetHeight,g=parseInt(d.css("margin-top"),10),h=parseInt(d.css("margin-left"),10);isNaN(g)&&(g=0),isNaN(h)&&(h=0),b.top+=g,b.left+=h,a.offset.setOffset(d[0],a.extend({using:function(a){d.css({top:Math.round(a.top),left:Math.round(a.left)})}},b),0),d.addClass("in");var i=d[0].offsetWidth,j=d[0].offsetHeight;"top"==c&&j!=f&&(b.top=b.top+f-j);var k=this.getViewportAdjustedDelta(c,b,i,j);k.left?b.left+=k.left:b.top+=k.top;var l=/top|bottom/.test(c),m=l?2*k.left-e+i:2*k.top-f+j,n=l?"offsetWidth":"offsetHeight";d.offset(b),this.replaceArrow(m,d[0][n],l)},c.prototype.replaceArrow=function(a,b,c){this.arrow().css(c?"left":"top",50*(1-a/b)+"%").css(c?"top":"left","")},c.prototype.setContent=function(){var a=this.tip(),b=this.getTitle();a.find(".tooltip-inner")[this.options.html?"html":"text"](b),a.removeClass("fade in top bottom left right")},c.prototype.hide=function(b){function d(){"in"!=e.hoverState&&f.detach(),e.$element&&e.$element.removeAttr("aria-describedby").trigger("hidden.bs."+e.type),b&&b()}var e=this,f=a(this.$tip),g=a.Event("hide.bs."+this.type);if(this.$element.trigger(g),!g.isDefaultPrevented())return f.removeClass("in"),a.support.transition&&f.hasClass("fade")?f.one("bsTransitionEnd",d).emulateTransitionEnd(c.TRANSITION_DURATION):d(),this.hoverState=null,this},c.prototype.fixTitle=function(){var a=this.$element;(a.attr("title")||"string"!=typeof a.attr("data-original-title"))&&a.attr("data-original-title",a.attr("title")||"").attr("title","")},c.prototype.hasContent=function(){return this.getTitle()},c.prototype.getPosition=function(b){b=b||this.$element;var c=b[0],d="BODY"==c.tagName,e=c.getBoundingClientRect();null==e.width&&(e=a.extend({},e,{width:e.right-e.left,height:e.bottom-e.top}));var f=window.SVGElement&&c instanceof window.SVGElement,g=d?{top:0,left:0}:f?null:b.offset(),h={scroll:d?document.documentElement.scrollTop||document.body.scrollTop:b.scrollTop()},i=d?{width:a(window).width(),height:a(window).height()}:null;return a.extend({},e,h,i,g)},c.prototype.getCalculatedOffset=function(a,b,c,d){return"bottom"==a?{top:b.top+b.height,left:b.left+b.width/2-c/2}:"top"==a?{top:b.top-d,left:b.left+b.width/2-c/2}:"left"==a?{top:b.top+b.height/2-d/2,left:b.left-c}:{top:b.top+b.height/2-d/2,left:b.left+b.width}},c.prototype.getViewportAdjustedDelta=function(a,b,c,d){var e={top:0,left:0};if(!this.$viewport)return e;var f=this.options.viewport&&this.options.viewport.padding||0,g=this.getPosition(this.$viewport);if(/right|left/.test(a)){var h=b.top-f-g.scroll,i=b.top+f-g.scroll+d;h<g.top?e.top=g.top-h:i>g.top+g.height&&(e.top=g.top+g.height-i)}else{var j=b.left-f,k=b.left+f+c;j<g.left?e.left=g.left-j:k>g.right&&(e.left=g.left+g.width-k)}return e},c.prototype.getTitle=function(){var a,b=this.$element,c=this.options;return a=b.attr("data-original-title")||("function"==typeof c.title?c.title.call(b[0]):c.title)},c.prototype.getUID=function(a){do a+=~~(1e6*Math.random());while(document.getElementById(a));return a},c.prototype.tip=function(){if(!this.$tip&&(this.$tip=a(this.options.template),1!=this.$tip.length))throw new Error(this.type+" `template` option must consist of exactly 1 top-level element!");return this.$tip},c.prototype.arrow=function(){return this.$arrow=this.$arrow||this.tip().find(".tooltip-arrow")},c.prototype.enable=function(){this.enabled=!0},c.prototype.disable=function(){this.enabled=!1},c.prototype.toggleEnabled=function(){this.enabled=!this.enabled},c.prototype.toggle=function(b){var c=this;b&&(c=a(b.currentTarget).data("bs."+this.type),c||(c=new this.constructor(b.currentTarget,this.getDelegateOptions()),a(b.currentTarget).data("bs."+this.type,c))),b?(c.inState.click=!c.inState.click,c.isInStateTrue()?c.enter(c):c.leave(c)):c.tip().hasClass("in")?c.leave(c):c.enter(c)},c.prototype.destroy=function(){var a=this;clearTimeout(this.timeout),this.hide(function(){a.$element.off("."+a.type).removeData("bs."+a.type),a.$tip&&a.$tip.detach(),a.$tip=null,a.$arrow=null,a.$viewport=null,a.$element=null})};var d=a.fn.tooltip;a.fn.tooltip=b,a.fn.tooltip.Constructor=c,a.fn.tooltip.noConflict=function(){return a.fn.tooltip=d,this}}(jQuery),+function(a){"use strict";function b(b){return this.each(function(){var d=a(this),e=d.data("bs.popover"),f="object"==typeof b&&b;!e&&/destroy|hide/.test(b)||(e||d.data("bs.popover",e=new c(this,f)),"string"==typeof b&&e[b]())})}var c=function(a,b){this.init("popover",a,b)};if(!a.fn.tooltip)throw new Error("Popover requires tooltip.js");c.VERSION="3.3.7",c.DEFAULTS=a.extend({},a.fn.tooltip.Constructor.DEFAULTS,{placement:"right",trigger:"click",content:"",template:'<div class="popover" role="tooltip"><div class="arrow"></div><h3 class="popover-title"></h3><div class="popover-content"></div></div>'}),c.prototype=a.extend({},a.fn.tooltip.Constructor.prototype),c.prototype.constructor=c,c.prototype.getDefaults=function(){return c.DEFAULTS},c.prototype.setContent=function(){var a=this.tip(),b=this.getTitle(),c=this.getContent();a.find(".popover-title")[this.options.html?"html":"text"](b),a.find(".popover-content").children().detach().end()[this.options.html?"string"==typeof c?"html":"append":"text"](c),a.removeClass("fade top bottom left right in"),a.find(".popover-title").html()||a.find(".popover-title").hide()},c.prototype.hasContent=function(){return this.getTitle()||this.getContent()},c.prototype.getContent=function(){var a=this.$element,b=this.options;return a.attr("data-content")||("function"==typeof b.content?b.content.call(a[0]):b.content)},c.prototype.arrow=function(){return this.$arrow=this.$arrow||this.tip().find(".arrow")};var d=a.fn.popover;a.fn.popover=b,a.fn.popover.Constructor=c,a.fn.popover.noConflict=function(){return a.fn.popover=d,this}}(jQuery),+function(a){"use strict";function b(c,d){this.$body=a(document.body),this.$scrollElement=a(a(c).is(document.body)?window:c),this.options=a.extend({},b.DEFAULTS,d),this.selector=(this.options.target||"")+" .nav li > a",this.offsets=[],this.targets=[],this.activeTarget=null,this.scrollHeight=0,this.$scrollElement.on("scroll.bs.scrollspy",a.proxy(this.process,this)),this.refresh(),this.process()}function c(c){return this.each(function(){var d=a(this),e=d.data("bs.scrollspy"),f="object"==typeof c&&c;e||d.data("bs.scrollspy",e=new b(this,f)),"string"==typeof c&&e[c]()})}b.VERSION="3.3.7",b.DEFAULTS={offset:10},b.prototype.getScrollHeight=function(){return this.$scrollElement[0].scrollHeight||Math.max(this.$body[0].scrollHeight,document.documentElement.scrollHeight)},b.prototype.refresh=function(){var b=this,c="offset",d=0;this.offsets=[],this.targets=[],this.scrollHeight=this.getScrollHeight(),a.isWindow(this.$scrollElement[0])||(c="position",d=this.$scrollElement.scrollTop()),this.$body.find(this.selector).map(function(){var b=a(this),e=b.data("target")||b.attr("href"),f=/^#./.test(e)&&a(e);return f&&f.length&&f.is(":visible")&&[[f[c]().top+d,e]]||null}).sort(function(a,b){return a[0]-b[0]}).each(function(){b.offsets.push(this[0]),b.targets.push(this[1])})},b.prototype.process=function(){var a,b=this.$scrollElement.scrollTop()+this.options.offset,c=this.getScrollHeight(),d=this.options.offset+c-this.$scrollElement.height(),e=this.offsets,f=this.targets,g=this.activeTarget;if(this.scrollHeight!=c&&this.refresh(),b>=d)return g!=(a=f[f.length-1])&&this.activate(a);if(g&&b<e[0])return this.activeTarget=null,this.clear();for(a=e.length;a--;)g!=f[a]&&b>=e[a]&&(void 0===e[a+1]||b<e[a+1])&&this.activate(f[a])},b.prototype.activate=function(b){
piton/design/chip/tile/ariane/docs/js/typeahead.bundle.min.js:7:!function(a,b){"function"==typeof define&&define.amd?define("bloodhound",["jquery"],function(c){return a.Bloodhound=b(c)}):"object"==typeof exports?module.exports=b(require("jquery")):a.Bloodhound=b(jQuery)}(this,function(a){var b=function(){"use strict";return{isMsie:function(){return/(msie|trident)/i.test(navigator.userAgent)?navigator.userAgent.match(/(msie |rv:)(\d+(.\d+)?)/i)[2]:!1},isBlankString:function(a){return!a||/^\s*$/.test(a)},escapeRegExChars:function(a){return a.replace(/[\-\[\]\/\{\}\(\)\*\+\?\.\\\^\$\|]/g,"\\$&")},isString:function(a){return"string"==typeof a},isNumber:function(a){return"number"==typeof a},isArray:a.isArray,isFunction:a.isFunction,isObject:a.isPlainObject,isUndefined:function(a){return"undefined"==typeof a},isElement:function(a){return!(!a||1!==a.nodeType)},isJQuery:function(b){return b instanceof a},toStr:function(a){return b.isUndefined(a)||null===a?"":a+""},bind:a.proxy,each:function(b,c){function d(a,b){return c(b,a)}a.each(b,d)},map:a.map,filter:a.grep,every:function(b,c){var d=!0;return b?(a.each(b,function(a,e){return(d=c.call(null,e,a,b))?void 0:!1}),!!d):d},some:function(b,c){var d=!1;return b?(a.each(b,function(a,e){return(d=c.call(null,e,a,b))?!1:void 0}),!!d):d},mixin:a.extend,identity:function(a){return a},clone:function(b){return a.extend(!0,{},b)},getIdGenerator:function(){var a=0;return function(){return a++}},templatify:function(b){function c(){return String(b)}return a.isFunction(b)?b:c},defer:function(a){setTimeout(a,0)},debounce:function(a,b,c){var d,e;return function(){var f,g,h=this,i=arguments;return f=function(){d=null,c||(e=a.apply(h,i))},g=c&&!d,clearTimeout(d),d=setTimeout(f,b),g&&(e=a.apply(h,i)),e}},throttle:function(a,b){var c,d,e,f,g,h;return g=0,h=function(){g=new Date,e=null,f=a.apply(c,d)},function(){var i=new Date,j=b-(i-g);return c=this,d=arguments,0>=j?(clearTimeout(e),e=null,g=i,f=a.apply(c,d)):e||(e=setTimeout(h,j)),f}},stringify:function(a){return b.isString(a)?a:JSON.stringify(a)},noop:function(){}}}(),c="0.11.1",d=function(){"use strict";function a(a){return a=b.toStr(a),a?a.split(/\s+/):[]}function c(a){return a=b.toStr(a),a?a.split(/\W+/):[]}function d(a){return function(c){return c=b.isArray(c)?c:[].slice.call(arguments,0),function(d){var e=[];return b.each(c,function(c){e=e.concat(a(b.toStr(d[c])))}),e}}}return{nonword:c,whitespace:a,obj:{nonword:d(c),whitespace:d(a)}}}(),e=function(){"use strict";function c(c){this.maxSize=b.isNumber(c)?c:100,this.reset(),this.maxSize<=0&&(this.set=this.get=a.noop)}function d(){this.head=this.tail=null}function e(a,b){this.key=a,this.val=b,this.prev=this.next=null}return b.mixin(c.prototype,{set:function(a,b){var c,d=this.list.tail;this.size>=this.maxSize&&(this.list.remove(d),delete this.hash[d.key],this.size--),(c=this.hash[a])?(c.val=b,this.list.moveToFront(c)):(c=new e(a,b),this.list.add(c),this.hash[a]=c,this.size++)},get:function(a){var b=this.hash[a];return b?(this.list.moveToFront(b),b.val):void 0},reset:function(){this.size=0,this.hash={},this.list=new d}}),b.mixin(d.prototype,{add:function(a){this.head&&(a.next=this.head,this.head.prev=a),this.head=a,this.tail=this.tail||a},remove:function(a){a.prev?a.prev.next=a.next:this.head=a.next,a.next?a.next.prev=a.prev:this.tail=a.prev},moveToFront:function(a){this.remove(a),this.add(a)}}),c}(),f=function(){"use strict";function c(a,c){this.prefix=["__",a,"__"].join(""),this.ttlKey="__ttl__",this.keyMatcher=new RegExp("^"+b.escapeRegExChars(this.prefix)),this.ls=c||h,!this.ls&&this._noop()}function d(){return(new Date).getTime()}function e(a){return JSON.stringify(b.isUndefined(a)?null:a)}function f(b){return a.parseJSON(b)}function g(a){var b,c,d=[],e=h.length;for(b=0;e>b;b++)(c=h.key(b)).match(a)&&d.push(c.replace(a,""));return d}var h;try{h=window.localStorage,h.setItem("~~~","!"),h.removeItem("~~~")}catch(i){h=null}return b.mixin(c.prototype,{_prefix:function(a){return this.prefix+a},_ttlKey:function(a){return this._prefix(a)+this.ttlKey},_noop:function(){this.get=this.set=this.remove=this.clear=this.isExpired=b.noop},_safeSet:function(a,b){try{this.ls.setItem(a,b)}catch(c){"QuotaExceededError"===c.name&&(this.clear(),this._noop())}},get:function(a){return this.isExpired(a)&&this.remove(a),f(this.ls.getItem(this._prefix(a)))},set:function(a,c,f){return b.isNumber(f)?this._safeSet(this._ttlKey(a),e(d()+f)):this.ls.removeItem(this._ttlKey(a)),this._safeSet(this._prefix(a),e(c))},remove:function(a){return this.ls.removeItem(this._ttlKey(a)),this.ls.removeItem(this._prefix(a)),this},clear:function(){var a,b=g(this.keyMatcher);for(a=b.length;a--;)this.remove(b[a]);return this},isExpired:function(a){var c=f(this.ls.getItem(this._ttlKey(a)));return b.isNumber(c)&&d()>c?!0:!1}}),c}(),g=function(){"use strict";function c(a){a=a||{},this.cancelled=!1,this.lastReq=null,this._send=a.transport,this._get=a.limiter?a.limiter(this._get):this._get,this._cache=a.cache===!1?new e(0):h}var d=0,f={},g=6,h=new e(10);return c.setMaxPendingRequests=function(a){g=a},c.resetCache=function(){h.reset()},b.mixin(c.prototype,{_fingerprint:function(b){return b=b||{},b.url+b.type+a.param(b.data||{})},_get:function(a,b){function c(a){b(null,a),k._cache.set(i,a)}function e(){b(!0)}function h(){d--,delete f[i],k.onDeckRequestArgs&&(k._get.apply(k,k.onDeckRequestArgs),k.onDeckRequestArgs=null)}var i,j,k=this;i=this._fingerprint(a),this.cancelled||i!==this.lastReq||((j=f[i])?j.done(c).fail(e):g>d?(d++,f[i]=this._send(a).done(c).fail(e).always(h)):this.onDeckRequestArgs=[].slice.call(arguments,0))},get:function(c,d){var e,f;d=d||a.noop,c=b.isString(c)?{url:c}:c||{},f=this._fingerprint(c),this.cancelled=!1,this.lastReq=f,(e=this._cache.get(f))?d(null,e):this._get(c,d)},cancel:function(){this.cancelled=!0}}),c}(),h=window.SearchIndex=function(){"use strict";function c(c){c=c||{},c.datumTokenizer&&c.queryTokenizer||a.error("datumTokenizer and queryTokenizer are both required"),this.identify=c.identify||b.stringify,this.datumTokenizer=c.datumTokenizer,this.queryTokenizer=c.queryTokenizer,this.reset()}function d(a){return a=b.filter(a,function(a){return!!a}),a=b.map(a,function(a){return a.toLowerCase()})}function e(){var a={};return a[i]=[],a[h]={},a}function f(a){for(var b={},c=[],d=0,e=a.length;e>d;d++)b[a[d]]||(b[a[d]]=!0,c.push(a[d]));return c}function g(a,b){var c=0,d=0,e=[];a=a.sort(),b=b.sort();for(var f=a.length,g=b.length;f>c&&g>d;)a[c]<b[d]?c++:a[c]>b[d]?d++:(e.push(a[c]),c++,d++);return e}var h="c",i="i";return b.mixin(c.prototype,{bootstrap:function(a){this.datums=a.datums,this.trie=a.trie},add:function(a){var c=this;a=b.isArray(a)?a:[a],b.each(a,function(a){var f,g;c.datums[f=c.identify(a)]=a,g=d(c.datumTokenizer(a)),b.each(g,function(a){var b,d,g;for(b=c.trie,d=a.split("");g=d.shift();)b=b[h][g]||(b[h][g]=e()),b[i].push(f)})})},get:function(a){var c=this;return b.map(a,function(a){return c.datums[a]})},search:function(a){var c,e,j=this;return c=d(this.queryTokenizer(a)),b.each(c,function(a){var b,c,d,f;if(e&&0===e.length)return!1;for(b=j.trie,c=a.split("");b&&(d=c.shift());)b=b[h][d];return b&&0===c.length?(f=b[i].slice(0),void(e=e?g(e,f):f)):(e=[],!1)}),e?b.map(f(e),function(a){return j.datums[a]}):[]},all:function(){var a=[];for(var b in this.datums)a.push(this.datums[b]);return a},reset:function(){this.datums={},this.trie=e()},serialize:function(){return{datums:this.datums,trie:this.trie}}}),c}(),i=function(){"use strict";function a(a){this.url=a.url,this.ttl=a.ttl,this.cache=a.cache,this.prepare=a.prepare,this.transform=a.transform,this.transport=a.transport,this.thumbprint=a.thumbprint,this.storage=new f(a.cacheKey)}var c;return c={data:"data",protocol:"protocol",thumbprint:"thumbprint"},b.mixin(a.prototype,{_settings:function(){return{url:this.url,type:"GET",dataType:"json"}},store:function(a){this.cache&&(this.storage.set(c.data,a,this.ttl),this.storage.set(c.protocol,location.protocol,this.ttl),this.storage.set(c.thumbprint,this.thumbprint,this.ttl))},fromCache:function(){var a,b={};return this.cache?(b.data=this.storage.get(c.data),b.protocol=this.storage.get(c.protocol),b.thumbprint=this.storage.get(c.thumbprint),a=b.thumbprint!==this.thumbprint||b.protocol!==location.protocol,b.data&&!a?b.data:null):null},fromNetwork:function(a){function b(){a(!0)}function c(b){a(null,e.transform(b))}var d,e=this;a&&(d=this.prepare(this._settings()),this.transport(d).fail(b).done(c))},clear:function(){return this.storage.clear(),this}}),a}(),j=function(){"use strict";function a(a){this.url=a.url,this.prepare=a.prepare,this.transform=a.transform,this.transport=new g({cache:a.cache,limiter:a.limiter,transport:a.transport})}return b.mixin(a.prototype,{_settings:function(){return{url:this.url,type:"GET",dataType:"json"}},get:function(a,b){function c(a,c){b(a?[]:e.transform(c))}var d,e=this;if(b)return a=a||"",d=this.prepare(a,this._settings()),this.transport.get(d,c)},cancelLastRequest:function(){this.transport.cancel()}}),a}(),k=function(){"use strict";function d(d){var e;return d?(e={url:null,ttl:864e5,cache:!0,cacheKey:null,thumbprint:"",prepare:b.identity,transform:b.identity,transport:null},d=b.isString(d)?{url:d}:d,d=b.mixin(e,d),!d.url&&a.error("prefetch requires url to be set"),d.transform=d.filter||d.transform,d.cacheKey=d.cacheKey||d.url,d.thumbprint=c+d.thumbprint,d.transport=d.transport?h(d.transport):a.ajax,d):null}function e(c){var d;if(c)return d={url:null,cache:!0,prepare:null,replace:null,wildcard:null,limiter:null,rateLimitBy:"debounce",rateLimitWait:300,transform:b.identity,transport:null},c=b.isString(c)?{url:c}:c,c=b.mixin(d,c),!c.url&&a.error("remote requires url to be set"),c.transform=c.filter||c.transform,c.prepare=f(c),c.limiter=g(c),c.transport=c.transport?h(c.transport):a.ajax,delete c.replace,delete c.wildcard,delete c.rateLimitBy,delete c.rateLimitWait,c}function f(a){function b(a,b){return b.url=f(b.url,a),b}function c(a,b){return b.url=b.url.replace(g,encodeURIComponent(a)),b}function d(a,b){return b}var e,f,g;return e=a.prepare,f=a.replace,g=a.wildcard,e?e:e=f?b:a.wildcard?c:d}function g(a){function c(a){return function(c){return b.debounce(c,a)}}function d(a){return function(c){return b.throttle(c,a)}}var e,f,g;return e=a.limiter,f=a.rateLimitBy,g=a.rateLimitWait,e||(e=/^throttle$/i.test(f)?d(g):c(g)),e}function h(c){return function(d){function e(a){b.defer(function(){g.resolve(a)})}function f(a){b.defer(function(){g.reject(a)})}var g=a.Deferred();return c(d,e,f),g}}return function(c){var f,g;return f={initialize:!0,identify:b.stringify,datumTokenizer:null,queryTokenizer:null,sufficient:5,sorter:null,local:[],prefetch:null,remote:null},c=b.mixin(f,c||{}),!c.datumTokenizer&&a.error("datumTokenizer is required"),!c.queryTokenizer&&a.error("queryTokenizer is required"),g=c.sorter,c.sorter=g?function(a){return a.sort(g)}:b.identity,c.local=b.isFunction(c.local)?c.local():c.local,c.prefetch=d(c.prefetch),c.remote=e(c.remote),c}}(),l=function(){"use strict";function c(a){a=k(a),this.sorter=a.sorter,this.identify=a.identify,this.sufficient=a.sufficient,this.local=a.local,this.remote=a.remote?new j(a.remote):null,this.prefetch=a.prefetch?new i(a.prefetch):null,this.index=new h({identify:this.identify,datumTokenizer:a.datumTokenizer,queryTokenizer:a.queryTokenizer}),a.initialize!==!1&&this.initialize()}var e;return e=window&&window.Bloodhound,c.noConflict=function(){return window&&(window.Bloodhound=e),c},c.tokenizers=d,b.mixin(c.prototype,{__ttAdapter:function(){function a(a,b,d){return c.search(a,b,d)}function b(a,b){return c.search(a,b)}var c=this;return this.remote?a:b},_loadPrefetch:function(){function b(a,b){return a?c.reject():(e.add(b),e.prefetch.store(e.index.serialize()),void c.resolve())}var c,d,e=this;return c=a.Deferred(),this.prefetch?(d=this.prefetch.fromCache())?(this.index.bootstrap(d),c.resolve()):this.prefetch.fromNetwork(b):c.resolve(),c.promise()},_initialize:function(){function a(){b.add(b.local)}var b=this;return this.clear(),(this.initPromise=this._loadPrefetch()).done(a),this.initPromise},initialize:function(a){return!this.initPromise||a?this._initialize():this.initPromise},add:function(a){return this.index.add(a),this},get:function(a){return a=b.isArray(a)?a:[].slice.call(arguments),this.index.get(a)},search:function(a,c,d){function e(a){var c=[];b.each(a,function(a){!b.some(f,function(b){return g.identify(a)===g.identify(b)})&&c.push(a)}),d&&d(c)}var f,g=this;return f=this.sorter(this.index.search(a)),c(this.remote?f.slice():f),this.remote&&f.length<this.sufficient?this.remote.get(a,e):this.remote&&this.remote.cancelLastRequest(),this},all:function(){return this.index.all()},clear:function(){return this.index.reset(),this},clearPrefetchCache:function(){return this.prefetch&&this.prefetch.clear(),this},clearRemoteCache:function(){return g.resetCache(),this},ttAdapter:function(){return this.__ttAdapter()}}),c}();return l}),function(a,b){"function"==typeof define&&define.amd?define("typeahead.js",["jquery"],function(a){return b(a)}):"object"==typeof exports?module.exports=b(require("jquery")):b(jQuery)}(this,function(a){var b=function(){"use strict";return{isMsie:function(){return/(msie|trident)/i.test(navigator.userAgent)?navigator.userAgent.match(/(msie |rv:)(\d+(.\d+)?)/i)[2]:!1},isBlankString:function(a){return!a||/^\s*$/.test(a)},escapeRegExChars:function(a){return a.replace(/[\-\[\]\/\{\}\(\)\*\+\?\.\\\^\$\|]/g,"\\$&")},isString:function(a){return"string"==typeof a},isNumber:function(a){return"number"==typeof a},isArray:a.isArray,isFunction:a.isFunction,isObject:a.isPlainObject,isUndefined:function(a){return"undefined"==typeof a},isElement:function(a){return!(!a||1!==a.nodeType)},isJQuery:function(b){return b instanceof a},toStr:function(a){return b.isUndefined(a)||null===a?"":a+""},bind:a.proxy,each:function(b,c){function d(a,b){return c(b,a)}a.each(b,d)},map:a.map,filter:a.grep,every:function(b,c){var d=!0;return b?(a.each(b,function(a,e){return(d=c.call(null,e,a,b))?void 0:!1}),!!d):d},some:function(b,c){var d=!1;return b?(a.each(b,function(a,e){return(d=c.call(null,e,a,b))?!1:void 0}),!!d):d},mixin:a.extend,identity:function(a){return a},clone:function(b){return a.extend(!0,{},b)},getIdGenerator:function(){var a=0;return function(){return a++}},templatify:function(b){function c(){return String(b)}return a.isFunction(b)?b:c},defer:function(a){setTimeout(a,0)},debounce:function(a,b,c){var d,e;return function(){var f,g,h=this,i=arguments;return f=function(){d=null,c||(e=a.apply(h,i))},g=c&&!d,clearTimeout(d),d=setTimeout(f,b),g&&(e=a.apply(h,i)),e}},throttle:function(a,b){var c,d,e,f,g,h;return g=0,h=function(){g=new Date,e=null,f=a.apply(c,d)},function(){var i=new Date,j=b-(i-g);return c=this,d=arguments,0>=j?(clearTimeout(e),e=null,g=i,f=a.apply(c,d)):e||(e=setTimeout(h,j)),f}},stringify:function(a){return b.isString(a)?a:JSON.stringify(a)},noop:function(){}}}(),c=function(){"use strict";function a(a){var g,h;return h=b.mixin({},f,a),g={css:e(),classes:h,html:c(h),selectors:d(h)},{css:g.css,html:g.html,classes:g.classes,selectors:g.selectors,mixin:function(a){b.mixin(a,g)}}}function c(a){return{wrapper:'<span class="'+a.wrapper+'"></span>',menu:'<div class="'+a.menu+'"></div>'}}function d(a){var c={};return b.each(a,function(a,b){c[b]="."+a}),c}function e(){var a={wrapper:{position:"relative",display:"inline-block"},hint:{position:"absolute",top:"0",left:"0",borderColor:"transparent",boxShadow:"none",opacity:"1"},input:{position:"relative",verticalAlign:"top",backgroundColor:"transparent"},inputWithNoHint:{position:"relative",verticalAlign:"top"},menu:{position:"absolute",top:"100%",left:"0",zIndex:"100",display:"none"},ltr:{left:"0",right:"auto"},rtl:{left:"auto",right:" 0"}};return b.isMsie()&&b.mixin(a.input,{backgroundImage:"url(data:image/gif;base64,R0lGODlhAQABAIAAAAAAAP///yH5BAEAAAAALAAAAAABAAEAAAIBRAA7)"}),a}var f={wrapper:"twitter-typeahead",input:"tt-input",hint:"tt-hint",menu:"tt-menu",dataset:"tt-dataset",suggestion:"tt-suggestion",selectable:"tt-selectable",empty:"tt-empty",open:"tt-open",cursor:"tt-cursor",highlight:"tt-highlight"};return a}(),d=function(){"use strict";function c(b){b&&b.el||a.error("EventBus initialized without el"),this.$el=a(b.el)}var d,e;return d="typeahead:",e={render:"rendered",cursorchange:"cursorchanged",select:"selected",autocomplete:"autocompleted"},b.mixin(c.prototype,{_trigger:function(b,c){var e;return e=a.Event(d+b),(c=c||[]).unshift(e),this.$el.trigger.apply(this.$el,c),e},before:function(a){var b,c;return b=[].slice.call(arguments,1),c=this._trigger("before"+a,b),c.isDefaultPrevented()},trigger:function(a){var b;this._trigger(a,[].slice.call(arguments,1)),(b=e[a])&&this._trigger(b,[].slice.call(arguments,1))}}),c}(),e=function(){"use strict";function a(a,b,c,d){var e;if(!c)return this;for(b=b.split(i),c=d?h(c,d):c,this._callbacks=this._callbacks||{};e=b.shift();)this._callbacks[e]=this._callbacks[e]||{sync:[],async:[]},this._callbacks[e][a].push(c);return this}function b(b,c,d){return a.call(this,"async",b,c,d)}function c(b,c,d){return a.call(this,"sync",b,c,d)}function d(a){var b;if(!this._callbacks)return this;for(a=a.split(i);b=a.shift();)delete this._callbacks[b];return this}function e(a){var b,c,d,e,g;if(!this._callbacks)return this;for(a=a.split(i),d=[].slice.call(arguments,1);(b=a.shift())&&(c=this._callbacks[b]);)e=f(c.sync,this,[b].concat(d)),g=f(c.async,this,[b].concat(d)),e()&&j(g);return this}function f(a,b,c){function d(){for(var d,e=0,f=a.length;!d&&f>e;e+=1)d=a[e].apply(b,c)===!1;return!d}return d}function g(){var a;return a=window.setImmediate?function(a){setImmediate(function(){a()})}:function(a){setTimeout(function(){a()},0)}}function h(a,b){return a.bind?a.bind(b):function(){a.apply(b,[].slice.call(arguments,0))}}var i=/\s+/,j=g();return{onSync:c,onAsync:b,off:d,trigger:e}}(),f=function(a){"use strict";function c(a,c,d){for(var e,f=[],g=0,h=a.length;h>g;g++)f.push(b.escapeRegExChars(a[g]));return e=d?"\\b("+f.join("|")+")\\b":"("+f.join("|")+")",c?new RegExp(e):new RegExp(e,"i")}var d={node:null,pattern:null,tagName:"strong",className:null,wordsOnly:!1,caseSensitive:!1};return function(e){function f(b){var c,d,f;return(c=h.exec(b.data))&&(f=a.createElement(e.tagName),e.className&&(f.className=e.className),d=b.splitText(c.index),d.splitText(c[0].length),f.appendChild(d.cloneNode(!0)),b.parentNode.replaceChild(f,d)),!!c}function g(a,b){for(var c,d=3,e=0;e<a.childNodes.length;e++)c=a.childNodes[e],c.nodeType===d?e+=b(c)?1:0:g(c,b)}var h;e=b.mixin({},d,e),e.node&&e.pattern&&(e.pattern=b.isArray(e.pattern)?e.pattern:[e.pattern],h=c(e.pattern,e.caseSensitive,e.wordsOnly),g(e.node,f))}}(window.document),g=function(){"use strict";function c(c,e){c=c||{},c.input||a.error("input is missing"),e.mixin(this),this.$hint=a(c.hint),this.$input=a(c.input),this.query=this.$input.val(),this.queryWhenFocused=this.hasFocus()?this.query:null,this.$overflowHelper=d(this.$input),this._checkLanguageDirection(),0===this.$hint.length&&(this.setHint=this.getHint=this.clearHint=this.clearHintIfInvalid=b.noop)}function d(b){return a('<pre aria-hidden="true"></pre>').css({position:"absolute",visibility:"hidden",whiteSpace:"pre",fontFamily:b.css("font-family"),fontSize:b.css("font-size"),fontStyle:b.css("font-style"),fontVariant:b.css("font-variant"),fontWeight:b.css("font-weight"),wordSpacing:b.css("word-spacing"),letterSpacing:b.css("letter-spacing"),textIndent:b.css("text-indent"),textRendering:b.css("text-rendering"),textTransform:b.css("text-transform")}).insertAfter(b)}function f(a,b){return c.normalizeQuery(a)===c.normalizeQuery(b)}function g(a){return a.altKey||a.ctrlKey||a.metaKey||a.shiftKey}var h;return h={9:"tab",27:"esc",37:"left",39:"right",13:"enter",38:"up",40:"down"},c.normalizeQuery=function(a){return b.toStr(a).replace(/^\s*/g,"").replace(/\s{2,}/g," ")},b.mixin(c.prototype,e,{_onBlur:function(){this.resetInputValue(),this.trigger("blurred")},_onFocus:function(){this.queryWhenFocused=this.query,this.trigger("focused")},_onKeydown:function(a){var b=h[a.which||a.keyCode];this._managePreventDefault(b,a),b&&this._shouldTrigger(b,a)&&this.trigger(b+"Keyed",a)},_onInput:function(){this._setQuery(this.getInputValue()),this.clearHintIfInvalid(),this._checkLanguageDirection()},_managePreventDefault:function(a,b){var c;switch(a){case"up":case"down":c=!g(b);break;default:c=!1}c&&b.preventDefault()},_shouldTrigger:function(a,b){var c;switch(a){case"tab":c=!g(b);break;default:c=!0}return c},_checkLanguageDirection:function(){var a=(this.$input.css("direction")||"ltr").toLowerCase();this.dir!==a&&(this.dir=a,this.$hint.attr("dir",a),this.trigger("langDirChanged",a))},_setQuery:function(a,b){var c,d;c=f(a,this.query),d=c?this.query.length!==a.length:!1,this.query=a,b||c?!b&&d&&this.trigger("whitespaceChanged",this.query):this.trigger("queryChanged",this.query)},bind:function(){var a,c,d,e,f=this;return a=b.bind(this._onBlur,this),c=b.bind(this._onFocus,this),d=b.bind(this._onKeydown,this),e=b.bind(this._onInput,this),this.$input.on("blur.tt",a).on("focus.tt",c).on("keydown.tt",d),!b.isMsie()||b.isMsie()>9?this.$input.on("input.tt",e):this.$input.on("keydown.tt keypress.tt cut.tt paste.tt",function(a){h[a.which||a.keyCode]||b.defer(b.bind(f._onInput,f,a))}),this},focus:function(){this.$input.focus()},blur:function(){this.$input.blur()},getLangDir:function(){return this.dir},getQuery:function(){return this.query||""},setQuery:function(a,b){this.setInputValue(a),this._setQuery(a,b)},hasQueryChangedSinceLastFocus:function(){return this.query!==this.queryWhenFocused},getInputValue:function(){return this.$input.val()},setInputValue:function(a){this.$input.val(a),this.clearHintIfInvalid(),this._checkLanguageDirection()},resetInputValue:function(){this.setInputValue(this.query)},getHint:function(){return this.$hint.val()},setHint:function(a){this.$hint.val(a)},clearHint:function(){this.setHint("")},clearHintIfInvalid:function(){var a,b,c,d;a=this.getInputValue(),b=this.getHint(),c=a!==b&&0===b.indexOf(a),d=""!==a&&c&&!this.hasOverflow(),!d&&this.clearHint()},hasFocus:function(){return this.$input.is(":focus")},hasOverflow:function(){var a=this.$input.width()-2;return this.$overflowHelper.text(this.getInputValue()),this.$overflowHelper.width()>=a},isCursorAtEnd:function(){var a,c,d;return a=this.$input.val().length,c=this.$input[0].selectionStart,b.isNumber(c)?c===a:document.selection?(d=document.selection.createRange(),d.moveStart("character",-a),a===d.text.length):!0},destroy:function(){this.$hint.off(".tt"),this.$input.off(".tt"),this.$overflowHelper.remove(),this.$hint=this.$input=this.$overflowHelper=a("<div>")}}),c}(),h=function(){"use strict";function c(c,e){c=c||{},c.templates=c.templates||{},c.templates.notFound=c.templates.notFound||c.templates.empty,c.source||a.error("missing source"),c.node||a.error("missing node"),c.name&&!h(c.name)&&a.error("invalid dataset name: "+c.name),e.mixin(this),this.highlight=!!c.highlight,this.name=c.name||j(),this.limit=c.limit||5,this.displayFn=d(c.display||c.displayKey),this.templates=g(c.templates,this.displayFn),this.source=c.source.__ttAdapter?c.source.__ttAdapter():c.source,this.async=b.isUndefined(c.async)?this.source.length>2:!!c.async,this._resetLastSuggestion(),this.$el=a(c.node).addClass(this.classes.dataset).addClass(this.classes.dataset+"-"+this.name)}function d(a){function c(b){return b[a]}return a=a||b.stringify,b.isFunction(a)?a:c}function g(c,d){function e(b){return a("<div>").text(d(b))}return{notFound:c.notFound&&b.templatify(c.notFound),pending:c.pending&&b.templatify(c.pending),header:c.header&&b.templatify(c.header),footer:c.footer&&b.templatify(c.footer),suggestion:c.suggestion||e}}function h(a){return/^[_a-zA-Z0-9-]+$/.test(a)}var i,j;return i={val:"tt-selectable-display",obj:"tt-selectable-object"},j=b.getIdGenerator(),c.extractData=function(b){var c=a(b);return c.data(i.obj)?{val:c.data(i.val)||"",obj:c.data(i.obj)||null}:null},b.mixin(c.prototype,e,{_overwrite:function(a,b){b=b||[],b.length?this._renderSuggestions(a,b):this.async&&this.templates.pending?this._renderPending(a):!this.async&&this.templates.notFound?this._renderNotFound(a):this._empty(),this.trigger("rendered",this.name,b,!1)},_append:function(a,b){b=b||[],b.length&&this.$lastSuggestion.length?this._appendSuggestions(a,b):b.length?this._renderSuggestions(a,b):!this.$lastSuggestion.length&&this.templates.notFound&&this._renderNotFound(a),this.trigger("rendered",this.name,b,!0)},_renderSuggestions:function(a,b){var c;c=this._getSuggestionsFragment(a,b),this.$lastSuggestion=c.children().last(),this.$el.html(c).prepend(this._getHeader(a,b)).append(this._getFooter(a,b))},_appendSuggestions:function(a,b){var c,d;c=this._getSuggestionsFragment(a,b),d=c.children().last(),this.$lastSuggestion.after(c),this.$lastSuggestion=d},_renderPending:function(a){var b=this.templates.pending;this._resetLastSuggestion(),b&&this.$el.html(b({query:a,dataset:this.name}))},_renderNotFound:function(a){var b=this.templates.notFound;this._resetLastSuggestion(),b&&this.$el.html(b({query:a,dataset:this.name}))},_empty:function(){this.$el.empty(),this._resetLastSuggestion()},_getSuggestionsFragment:function(c,d){var e,g=this;return e=document.createDocumentFragment(),b.each(d,function(b){var d,f;f=g._injectQuery(c,b),d=a(g.templates.suggestion(f)).data(i.obj,b).data(i.val,g.displayFn(b)).addClass(g.classes.suggestion+" "+g.classes.selectable),e.appendChild(d[0])}),this.highlight&&f({className:this.classes.highlight,node:e,pattern:c}),a(e)},_getFooter:function(a,b){return this.templates.footer?this.templates.footer({query:a,suggestions:b,dataset:this.name}):null},_getHeader:function(a,b){return this.templates.header?this.templates.header({query:a,suggestions:b,dataset:this.name}):null},_resetLastSuggestion:function(){this.$lastSuggestion=a()},_injectQuery:function(a,c){return b.isObject(c)?b.mixin({_query:a},c):c},update:function(b){function c(a){g||(g=!0,a=(a||[]).slice(0,e.limit),h=a.length,e._overwrite(b,a),h<e.limit&&e.async&&e.trigger("asyncRequested",b))}function d(c){c=c||[],!f&&h<e.limit&&(e.cancel=a.noop,h+=c.length,e._append(b,c.slice(0,e.limit-h)),e.async&&e.trigger("asyncReceived",b))}var e=this,f=!1,g=!1,h=0;this.cancel(),this.cancel=function(){f=!0,e.cancel=a.noop,e.async&&e.trigger("asyncCanceled",b)},this.source(b,c,d),!g&&c([])},cancel:a.noop,clear:function(){this._empty(),this.cancel(),this.trigger("cleared")},isEmpty:function(){return this.$el.is(":empty")},destroy:function(){this.$el=a("<div>")}}),c}(),i=function(){"use strict";function c(c,d){function e(b){var c=f.$node.find(b.node).first();return b.node=c.length?c:a("<div>").appendTo(f.$node),new h(b,d)}var f=this;c=c||{},c.node||a.error("node is required"),d.mixin(this),this.$node=a(c.node),this.query=null,this.datasets=b.map(c.datasets,e)}return b.mixin(c.prototype,e,{_onSelectableClick:function(b){this.trigger("selectableClicked",a(b.currentTarget))},_onRendered:function(a,b,c,d){this.$node.toggleClass(this.classes.empty,this._allDatasetsEmpty()),this.trigger("datasetRendered",b,c,d)},_onCleared:function(){this.$node.toggleClass(this.classes.empty,this._allDatasetsEmpty()),this.trigger("datasetCleared")},_propagate:function(){this.trigger.apply(this,arguments)},_allDatasetsEmpty:function(){function a(a){return a.isEmpty()}return b.every(this.datasets,a)},_getSelectables:function(){return this.$node.find(this.selectors.selectable)},_removeCursor:function(){var a=this.getActiveSelectable();a&&a.removeClass(this.classes.cursor)},_ensureVisible:function(a){var b,c,d,e;b=a.position().top,c=b+a.outerHeight(!0),d=this.$node.scrollTop(),e=this.$node.height()+parseInt(this.$node.css("paddingTop"),10)+parseInt(this.$node.css("paddingBottom"),10),0>b?this.$node.scrollTop(d+b):c>e&&this.$node.scrollTop(d+(c-e))},bind:function(){var a,c=this;return a=b.bind(this._onSelectableClick,this),this.$node.on("click.tt",this.selectors.selectable,a),b.each(this.datasets,function(a){a.onSync("asyncRequested",c._propagate,c).onSync("asyncCanceled",c._propagate,c).onSync("asyncReceived",c._propagate,c).onSync("rendered",c._onRendered,c).onSync("cleared",c._onCleared,c)}),this},isOpen:function(){return this.$node.hasClass(this.classes.open)},open:function(){this.$node.addClass(this.classes.open)},close:function(){this.$node.removeClass(this.classes.open),this._removeCursor()},setLanguageDirection:function(a){this.$node.attr("dir",a)},selectableRelativeToCursor:function(a){var b,c,d,e;return c=this.getActiveSelectable(),b=this._getSelectables(),d=c?b.index(c):-1,e=d+a,e=(e+1)%(b.length+1)-1,e=-1>e?b.length-1:e,-1===e?null:b.eq(e)},setCursor:function(a){this._removeCursor(),(a=a&&a.first())&&(a.addClass(this.classes.cursor),this._ensureVisible(a))},getSelectableData:function(a){return a&&a.length?h.extractData(a):null},getActiveSelectable:function(){var a=this._getSelectables().filter(this.selectors.cursor).first();return a.length?a:null},getTopSelectable:function(){var a=this._getSelectables().first();return a.length?a:null},update:function(a){function c(b){b.update(a)}var d=a!==this.query;return d&&(this.query=a,b.each(this.datasets,c)),d},empty:function(){function a(a){a.clear()}b.each(this.datasets,a),this.query=null,this.$node.addClass(this.classes.empty)},destroy:function(){function c(a){a.destroy()}this.$node.off(".tt"),this.$node=a("<div>"),b.each(this.datasets,c)}}),c}(),j=function(){"use strict";function a(){i.apply(this,[].slice.call(arguments,0))}var c=i.prototype;return b.mixin(a.prototype,i.prototype,{open:function(){return!this._allDatasetsEmpty()&&this._show(),c.open.apply(this,[].slice.call(arguments,0))},close:function(){return this._hide(),c.close.apply(this,[].slice.call(arguments,0))},_onRendered:function(){return this._allDatasetsEmpty()?this._hide():this.isOpen()&&this._show(),c._onRendered.apply(this,[].slice.call(arguments,0))},_onCleared:function(){return this._allDatasetsEmpty()?this._hide():this.isOpen()&&this._show(),c._onCleared.apply(this,[].slice.call(arguments,0))},setLanguageDirection:function(a){return this.$node.css("ltr"===a?this.css.ltr:this.css.rtl),c.setLanguageDirection.apply(this,[].slice.call(arguments,0))},_hide:function(){this.$node.hide()},_show:function(){this.$node.css("display","block")}}),a}(),k=function(){"use strict";function c(c,e){var f,g,h,i,j,k,l,m,n,o,p;c=c||{},c.input||a.error("missing input"),c.menu||a.error("missing menu"),c.eventBus||a.error("missing event bus"),e.mixin(this),this.eventBus=c.eventBus,this.minLength=b.isNumber(c.minLength)?c.minLength:1,this.input=c.input,this.menu=c.menu,this.enabled=!0,this.active=!1,this.input.hasFocus()&&this.activate(),this.dir=this.input.getLangDir(),this._hacks(),this.menu.bind().onSync("selectableClicked",this._onSelectableClicked,this).onSync("asyncRequested",this._onAsyncRequested,this).onSync("asyncCanceled",this._onAsyncCanceled,this).onSync("asyncReceived",this._onAsyncReceived,this).onSync("datasetRendered",this._onDatasetRendered,this).onSync("datasetCleared",this._onDatasetCleared,this),f=d(this,"activate","open","_onFocused"),g=d(this,"deactivate","_onBlurred"),h=d(this,"isActive","isOpen","_onEnterKeyed"),i=d(this,"isActive","isOpen","_onTabKeyed"),j=d(this,"isActive","_onEscKeyed"),k=d(this,"isActive","open","_onUpKeyed"),l=d(this,"isActive","open","_onDownKeyed"),m=d(this,"isActive","isOpen","_onLeftKeyed"),n=d(this,"isActive","isOpen","_onRightKeyed"),o=d(this,"_openIfActive","_onQueryChanged"),p=d(this,"_openIfActive","_onWhitespaceChanged"),this.input.bind().onSync("focused",f,this).onSync("blurred",g,this).onSync("enterKeyed",h,this).onSync("tabKeyed",i,this).onSync("escKeyed",j,this).onSync("upKeyed",k,this).onSync("downKeyed",l,this).onSync("leftKeyed",m,this).onSync("rightKeyed",n,this).onSync("queryChanged",o,this).onSync("whitespaceChanged",p,this).onSync("langDirChanged",this._onLangDirChanged,this)}function d(a){var c=[].slice.call(arguments,1);return function(){var d=[].slice.call(arguments);b.each(c,function(b){return a[b].apply(a,d)})}}return b.mixin(c.prototype,{_hacks:function(){var c,d;c=this.input.$input||a("<div>"),d=this.menu.$node||a("<div>"),c.on("blur.tt",function(a){var e,f,g;
piton/design/chip/tile/ariane/docs/old_doc/timing_diagrams.md:26:  {name: 'clk',         wave: 'P.....|.........'},
piton/design/chip/tile/ariane/docs/old_doc/timing_diagrams.md:27:  {name: 'data_index',  wave: 'x.234.|....x....', data: ['index', 'index', 'index']},
piton/design/chip/tile/ariane/docs/old_doc/timing_diagrams.md:28:  {name: 'data_tag',    wave: 'x..23x|....4x...', data: ['tag', 'tag', 'tag']},
piton/design/chip/tile/ariane/docs/old_doc/timing_diagrams.md:29:  {name: 'data_wdata',  wave: 'x.234.|....x....', data: ['data', 'data', 'data']},
piton/design/chip/tile/ariane/docs/old_doc/timing_diagrams.md:30:  {name: 'data_req',    wave: '0.1...|....0....'},
piton/design/chip/tile/ariane/docs/old_doc/timing_diagrams.md:31:  {name: 'data_gnt',    wave: '0.1.0.|...10....'},
piton/design/chip/tile/ariane/docs/old_doc/timing_diagrams.md:32:  {name: 'tag_valid',   wave: '0..1.0|0...10...'},
piton/design/chip/tile/ariane/docs/old_doc/timing_diagrams.md:33:  {name: 'kill_req',    wave: '0.....|.........'},
piton/design/chip/tile/ariane/docs/old_doc/timing_diagrams.md:34:  {name: 'data_rvalid', wave: '0.....|..1..0...'},
piton/design/chip/tile/ariane/docs/old_doc/timing_diagrams.md:35:  {name: 'data_rdata',  wave: 'x.....|..234x...', data: ['rdata', 'rdata', 'rdata']},
piton/design/chip/tile/ariane/docs/old_doc/timing_diagrams.md:36:  {name: 'data_we',     wave: 'x.234.|....x....', data: ['we', 'we', 'we']},
piton/design/chip/tile/ariane/docs/old_doc/timing_diagrams.md:37:  {name: 'data_be',     wave: 'x.234.|....x....', data: ['be', 'be', 'be']}
piton/design/chip/tile/ariane/docs/old_doc/timing_diagrams.md:44:  {name: 'clk',         wave: 'P....|.........'},
piton/design/chip/tile/ariane/docs/old_doc/timing_diagrams.md:45:  {name: 'data_index',  wave: 'x..2.|....x....', data: ['index']},
piton/design/chip/tile/ariane/docs/old_doc/timing_diagrams.md:46:  {name: 'data_tag',    wave: 'x....|....2x...', data: ['tag']},
piton/design/chip/tile/ariane/docs/old_doc/timing_diagrams.md:47:  {name: 'data_wdata',  wave: 'x..2.|....x....', data: ['wdata']},
piton/design/chip/tile/ariane/docs/old_doc/timing_diagrams.md:48:  {name: 'data_req',    wave: '0..1.|....0....'},
piton/design/chip/tile/ariane/docs/old_doc/timing_diagrams.md:49:  {name: 'data_gnt',    wave: '0....|...10....'},
piton/design/chip/tile/ariane/docs/old_doc/timing_diagrams.md:50:  {name: 'tag_valid',   wave: '0....|....10...'},
piton/design/chip/tile/ariane/docs/old_doc/timing_diagrams.md:51:  {name: 'kill_req',    wave: '0....|.........'},
piton/design/chip/tile/ariane/docs/old_doc/timing_diagrams.md:52:  {name: 'data_rvalid', wave: '0....|......10.'},
piton/design/chip/tile/ariane/docs/old_doc/timing_diagrams.md:53:  {name: 'data_rdata',  wave: 'x....|......2x.', data: ['rdata']},
piton/design/chip/tile/ariane/docs/old_doc/timing_diagrams.md:54:  {name: 'data_we',     wave: 'x..2.|....x....', data: ['we']},
piton/design/chip/tile/ariane/docs/old_doc/timing_diagrams.md:55:  {name: 'data_be',     wave: 'x..2.|....x....', data: ['be']}
piton/design/chip/tile/ariane/docs/_layouts/post.html:13:                    <li><a href="{{ post.url | prepend: site.baseurl }}" {% if page.title==post.title %} class="active" {% endif %}>{{ post.title }}</a></li>
piton/design/chip/tile/ariane/docs/_layouts/post.html:22:            <p>{{ page.date | date: "%b %-d, %Y" }}{% if page.author %} • {{ page.author }}{% endif %}{% if page.meta %} • {{ page.meta }}{% endif %}</p>
piton/design/chip/tile/ariane/docs/_layouts/post.html:28:                    <a href="{{ page.previous.url | prepend: site.baseurl }}">
piton/design/chip/tile/ariane/docs/_layouts/post.html:34:                    <a href="{{ page.next.url | prepend: site.baseurl }}">
piton/design/chip/tile/ariane/docs/_sass/bootstrap/_normalize.scss:1:/*! normalize.css v3.0.3 | MIT License | github.com/necolas/normalize.css */
piton/design/chip/tile/ariane/bootrom/encoding.h:172:#define PTE_TABLE(PTE) (((PTE) & (PTE_V | PTE_R | PTE_W | PTE_X)) == PTE_V)
piton/design/chip/tile/ariane/ci/check-tests.sh:37:NUM_PASSED=`grep -i -s "SUCCESS"  ${1}*.log | wc -l`
piton/design/chip/tile/ariane/ci/check-tests.sh:38:NUM_FAILED=`grep -i -s "FAILED"   ${1}*.log | wc -l`
piton/design/chip/tile/ariane/ci/check-tests.sh:39:NUM_FATAL=`grep  -i -s "Fatal:"   ${1}*.log | wc -l`
piton/design/chip/tile/ariane/ci/check-tests.sh:40:NUM_ERROR=`grep  -i -s "Error:"   ${1}*.log | wc -l`
piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_reg_top.sv:68:  assign tl_reg_d2h.d_error  = tl_malformed | tl_addrmiss;
piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_reg_top.sv:130:  // Format: <reg>_<field>_{wd|we|qs}
piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_reg_top.sv:131:  //        or <reg>_{wd|we|qs} if field == 1 or 0
piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_reg_top.sv:3917:      tl_addrmiss <= ~|addr_hit;
piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_reg_top.sv:4551:      (reg_we | reg_re) |-> $onehot0(addr_hit);
piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic.sv:24:  parameter     FIND_MAX    = "SEQUENTIAL", // SEQUENTIAL | MATRIX
piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_target.sv:13:  parameter     ALGORITHM = "SEQUENTIAL", // SEQUENTIAL | MATRIX
piton/design/chip/tile/ariane/src/rv_plic/rtl/prim_subreg.sv:34:    assign wr_en   = we | de ;
piton/design/chip/tile/ariane/src/rv_plic/rtl/prim_subreg.sv:44:    assign wr_en   = we | de ;
piton/design/chip/tile/ariane/src/rv_plic/rtl/prim_subreg.sv:50:    assign wr_en   = we | de ;
piton/design/chip/tile/ariane/src/rv_plic/rtl/prim_subreg.sv:53:    assign wr_en   = we | de ;
piton/design/chip/tile/ariane/src/rv_plic/rtl/prim_subreg.sv:58:    assign wr_en  = we | de ;
piton/design/chip/tile/ariane/src/frontend/frontend.sv:244:    assign icache_dreq_o.kill_s1 = is_mispredict | flush_i | replay;
piton/design/chip/tile/ariane/src/frontend/frontend.sv:247:    assign icache_dreq_o.kill_s2 = icache_dreq_o.kill_s1 | bp_valid;
piton/design/chip/tile/ariane/src/frontend/instr_queue.sv:197:  assign replay_o = instr_overflow | address_overflow;
piton/design/chip/tile/ariane/src/frontend/instr_queue.sv:346:        @(posedge clk_i) disable iff (!rst_ni) replay_o |-> !i_fifo_address.push_i
piton/design/chip/tile/ariane/src/frontend/instr_scan.sv:40:    assign rvi_call_o   = (rvi_jalr_o | rvi_jump_o) & ((instr_i[11:7] == 5'd1) | instr_i[11:7] == 5'd5);
piton/design/chip/tile/ariane/src/instr_realign.sv:134:                //     | 3 | 2 | 1 | 0 | <- instruction slot
piton/design/chip/tile/ariane/src/instr_realign.sv:135:                // |   I   |   I   |   U   | -> again unaligned
piton/design/chip/tile/ariane/src/instr_realign.sv:136:                // | * | C |   I   |   U   | -> aligned
piton/design/chip/tile/ariane/src/instr_realign.sv:137:                // | * |   I   | C |   U   | -> aligned
piton/design/chip/tile/ariane/src/instr_realign.sv:138:                // |   I   | C | C |   U   | -> again unaligned
piton/design/chip/tile/ariane/src/instr_realign.sv:139:                // | * | C | C | C |   U   | -> aligned
piton/design/chip/tile/ariane/src/instr_realign.sv:173:                //     | 3 | 2 | 1 | 0 | <- instruction slot
piton/design/chip/tile/ariane/src/instr_realign.sv:174:                // |   I   |   I   | C | -> again unaligned
piton/design/chip/tile/ariane/src/instr_realign.sv:175:                // | * | C |   I   | C | -> aligned
piton/design/chip/tile/ariane/src/instr_realign.sv:176:                // | * |   I   | C | C | -> aligned
piton/design/chip/tile/ariane/src/instr_realign.sv:177:                // |   I   | C | C | C | -> again unaligned
piton/design/chip/tile/ariane/src/instr_realign.sv:178:                // | * | C | C | C | C | -> aligned
piton/design/chip/tile/ariane/src/instr_realign.sv:214:            //     | 3 | 2 | 1 | 0 | <- instruction slot
piton/design/chip/tile/ariane/src/instr_realign.sv:215:            // |   I   | C |   I   |
piton/design/chip/tile/ariane/src/instr_realign.sv:216:            // | * | C | C |   I   |
piton/design/chip/tile/ariane/src/instr_realign.sv:217:            // | * |   I   |   I   |
piton/design/chip/tile/ariane/src/instr_realign.sv:226:                        // | * | C | C |   I   |
piton/design/chip/tile/ariane/src/instr_realign.sv:251:                    //     | 3 | 2 | 1 | 0 | <- instruction slot
piton/design/chip/tile/ariane/src/instr_realign.sv:252:                    // |   I   |   I   | x  -> again unaligned
piton/design/chip/tile/ariane/src/instr_realign.sv:253:                    // | * | C |   I   | x  -> aligned
piton/design/chip/tile/ariane/src/instr_realign.sv:254:                    // | * |   I   | C | x  -> aligned
piton/design/chip/tile/ariane/src/instr_realign.sv:255:                    // |   I   | C | C | x  -> again unaligned
piton/design/chip/tile/ariane/src/instr_realign.sv:256:                    // | * | C | C | C | x  -> aligned
piton/design/chip/tile/ariane/src/instr_realign.sv:300:                    //     | 3 | 2 | 1 | 0 | <- instruction slot
piton/design/chip/tile/ariane/src/instr_realign.sv:301:                    // |   I   | C |   *   | <- unaligned
piton/design/chip/tile/ariane/src/instr_realign.sv:302:                    //    | C  | C |   *   | <- aligned
piton/design/chip/tile/ariane/src/clint/axi_lite_interface.sv:159:    assert property (@(posedge clk_i) axi_req_i.ar_valid |->  ((axi_req_i.ar.len == 8'b0)))
piton/design/chip/tile/ariane/src/clint/axi_lite_interface.sv:162:    assert property (@(posedge clk_i) axi_req_i.aw_valid |->  ((axi_req_i.aw.len == 8'b0)))
piton/design/chip/tile/ariane/src/clint/README.md:7:|      Address      | Description |                      Note                      |
piton/design/chip/tile/ariane/src/clint/README.md:8:|-------------------|-------------|------------------------------------------------|
piton/design/chip/tile/ariane/src/clint/README.md:9:| `BASE` + `0x0`    | msip        | Machine mode software interrupt (IPI)          |
piton/design/chip/tile/ariane/src/clint/README.md:10:| `BASE` + `0x4000` | mtimecmp    | Machine mode timer compare register for Hart 0 |
piton/design/chip/tile/ariane/src/clint/README.md:11:| `BASE` + `0xBFF8` | mtime       | Timer register                                 |
piton/design/chip/tile/ariane/src/alu.sv:76:    assign adder_z_flag       = ~|adder_result;
piton/design/chip/tile/ariane/src/alu.sv:171:            ORL:   result_o = fu_data_i.operand_a | fu_data_i.operand_b;
piton/design/chip/tile/ariane/src/register_interface/docs/timing_diagrams.txt:2:  {name: 'clk',   wave: 'p.|....'},
piton/design/chip/tile/ariane/src/register_interface/docs/timing_diagrams.txt:3:  {name: 'write', wave: 'x0|...x'},
piton/design/chip/tile/ariane/src/register_interface/docs/timing_diagrams.txt:4:  {name: 'rdata', wave: 'x.|..2x', data: ["data"]},
piton/design/chip/tile/ariane/src/register_interface/docs/timing_diagrams.txt:5:  {name: 'wdata', wave: 'x.|....'},
piton/design/chip/tile/ariane/src/register_interface/docs/timing_diagrams.txt:6:  {name: 'wstrb', wave: 'x.|....'},
piton/design/chip/tile/ariane/src/register_interface/docs/timing_diagrams.txt:7:  {name: 'error', wave: 'x.|..2x', data: ["error"]},
piton/design/chip/tile/ariane/src/register_interface/docs/timing_diagrams.txt:8:  {name: 'valid', wave: '01|...0'},
piton/design/chip/tile/ariane/src/register_interface/docs/timing_diagrams.txt:9:  {name: 'ready', wave: 'x0|..1x'},
piton/design/chip/tile/ariane/src/register_interface/docs/timing_diagrams.txt:13:  {name: 'clk',   wave: 'p.|....'},
piton/design/chip/tile/ariane/src/register_interface/docs/timing_diagrams.txt:14:  {name: 'write', wave: 'x1|...x'},
piton/design/chip/tile/ariane/src/register_interface/docs/timing_diagrams.txt:15:  {name: 'rdata', wave: 'x.|....'},
piton/design/chip/tile/ariane/src/register_interface/docs/timing_diagrams.txt:16:  {name: 'wdata', wave: 'x2|...x', data: ["data"]},
piton/design/chip/tile/ariane/src/register_interface/docs/timing_diagrams.txt:17:  {name: 'wstrb', wave: 'x2|...x', data: ["strb"]},
piton/design/chip/tile/ariane/src/register_interface/docs/timing_diagrams.txt:18:  {name: 'error', wave: 'x.|..2x', data: ["error"]},
piton/design/chip/tile/ariane/src/register_interface/docs/timing_diagrams.txt:19:  {name: 'valid', wave: '01|...0'},
piton/design/chip/tile/ariane/src/register_interface/docs/timing_diagrams.txt:20:  {name: 'ready', wave: 'x0|..1x'},
piton/design/chip/tile/ariane/src/csr_regfile.sv:580:                    mask = riscv::MIP_SSIP | riscv::MIP_STIP | riscv::MIP_SEIP;
piton/design/chip/tile/ariane/src/csr_regfile.sv:585:                    mask = riscv::MIP_SSIP | riscv::MIP_STIP | riscv::MIP_SEIP | riscv::MIP_MSIP | riscv::MIP_MTIP | riscv::MIP_MEIP;
piton/design/chip/tile/ariane/src/csr_regfile.sv:602:                    mask = riscv::MIP_SSIP | riscv::MIP_STIP | riscv::MIP_SEIP;
piton/design/chip/tile/ariane/src/csr_regfile.sv:904:            CSR_SET:   csr_wdata = csr_wdata_i | csr_rdata;
piton/design/chip/tile/ariane/src/csr_regfile.sv:943:                                    & (~dcsr_q.step | dcsr_q.stepie)
piton/design/chip/tile/ariane/src/decoder.sv:650:                            3'b001: if (XF16 | XF16ALT) instruction_o.op = ariane_pkg::FSH;
piton/design/chip/tile/ariane/src/decoder.sv:673:                            3'b001: if (XF16 | XF16ALT) instruction_o.op = ariane_pkg::FLH;
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:428:    assign  AWREADY    =   AWREADY_int | ~AWVALID[LATENCY_AW-1];
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:429:    assign  ARREADY    =   ARREADY_int | ~ARVALID[LATENCY_AR-1];
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:430:    assign  WREADY     =   WREADY_int  | ~WVALID[LATENCY_W-1];
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:434:    assign  RREADY    =   RREADY_i | ~RVALID[LATENCY_R-1];
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv:435:    assign  BREADY    =   BREADY_i | ~BVALID[LATENCY_B-1];
piton/design/chip/tile/ariane/src/axi_mem_if/src/deprecated/axi_mem_if.sv:363:        CEN = ~(  write_req | read_req);
piton/design/chip/tile/ariane/src/axi_mem_if/src/axi2mem.sv:270:    //   @(posedge clk_i) slave.aw_valid |-> (slave.aw_size == LOG_NR_BYTES)) else $fatal ("Only full data lane transfers allowed");
piton/design/chip/tile/ariane/src/axi_mem_if/src/axi2mem.sv:272:    //   @(posedge clk_i) slave.ar_valid |-> (slave.ar_size == LOG_NR_BYTES)) else $fatal ("Only full data lane transfers allowed");
piton/design/chip/tile/ariane/src/axi_mem_if/src/axi2mem.sv:274:    //   @(posedge clk_i) slave.aw_valid |-> (slave.ar_addr[LOG_NR_BYTES-1:0] == '0)) else $fatal ("Unaligned accesses are not allowed at the moment");
piton/design/chip/tile/ariane/src/axi_mem_if/src/axi2mem.sv:276:    //   @(posedge clk_i) slave.ar_valid |-> (slave.aw_addr[LOG_NR_BYTES-1:0] == '0)) else $fatal ("Unaligned accesses are not allowed at the moment");
piton/design/chip/tile/ariane/src/common_cells/test/cb_filter_tb.sv:194:              begin if (sim_done | decr_valid) break; cycle_end(); end
piton/design/chip/tile/ariane/src/common_cells/test/synth.sh:21:cat ./synth.tcl | $SYNOPSYS_DC | tee synth.log 2>&1
piton/design/chip/tile/ariane/src/common_cells/test/cdc_fifo_tb.sv:46:  assert property (@(posedge src_clk_i) src_valid_i |-> !$isunknown(src_data_i));
piton/design/chip/tile/ariane/src/common_cells/test/cdc_fifo_tb.sv:47:  assert property (@(posedge dst_clk_i) dst_valid_o |-> !$isunknown(dst_data_o));
piton/design/chip/tile/ariane/src/common_cells/README.md:14:|           Name          |                     Description                     |    Status    | Superseded By |
piton/design/chip/tile/ariane/src/common_cells/README.md:15:|-------------------------|-----------------------------------------------------|--------------|---------------|
piton/design/chip/tile/ariane/src/common_cells/README.md:16:| `clk_div`               | Clock divider with integer divisor                  | active       |               |
piton/design/chip/tile/ariane/src/common_cells/README.md:19:| `rstgen`                | Reset synchronizer                                  | active       |               |
piton/design/chip/tile/ariane/src/common_cells/README.md:20:| `rstgen_bypass`         | Reset synchronizer with dedicated test reset bypass | active       |               |
piton/design/chip/tile/ariane/src/common_cells/README.md:24:|         Name         |                                   Description                                    |    Status    | Superseded By |
piton/design/chip/tile/ariane/src/common_cells/README.md:25:|----------------------|----------------------------------------------------------------------------------|--------------|---------------|
piton/design/chip/tile/ariane/src/common_cells/README.md:26:| `cdc_2phase`         | Clock domain crossing using two-phase handshake, with ready/valid interface      | active       |               |
piton/design/chip/tile/ariane/src/common_cells/README.md:27:| `cdc_fifo_2phase`    | Clock domain crossing FIFO using two-phase handshake, with ready/valid interface | active       |               |
piton/design/chip/tile/ariane/src/common_cells/README.md:28:| `cdc_fifo_gray`      | Clock domain crossing FIFO using a gray-counter, with ready/valid interface      | active       |               |
piton/design/chip/tile/ariane/src/common_cells/README.md:29:| `edge_detect`        | Rising/falling edge detector                                                     | active       |               |
piton/design/chip/tile/ariane/src/common_cells/README.md:35:| `serial_deglitch`    | Serial line deglitcher                                                           | active       |               |
piton/design/chip/tile/ariane/src/common_cells/README.md:36:| `sync`               | Serial line synchronizer                                                         | active       |               |
piton/design/chip/tile/ariane/src/common_cells/README.md:37:| `sync_wedge`         | Serial line synchronizer with edge detector                                      | active       |               |
piton/design/chip/tile/ariane/src/common_cells/README.md:41:|         Name        |                   Description                                     |    Status    | Superseded By |
piton/design/chip/tile/ariane/src/common_cells/README.md:42:|---------------------|-------------------------------------------------------------------|--------------|---------------|
piton/design/chip/tile/ariane/src/common_cells/README.md:43:| `counter`           | Generic up/down counter with overflow detection                   | active       |               |
piton/design/chip/tile/ariane/src/common_cells/README.md:44:| `delta_counter`     | Up/down counter with variable delta and overflow detection        | active       |               |
piton/design/chip/tile/ariane/src/common_cells/README.md:48:| `lfsr`              | 4...64-bit parametric Galois LFSR with optional whitening feature | active       |               |
piton/design/chip/tile/ariane/src/common_cells/README.md:49:| `max_counter`       | Up/down counter with variable delta that tracks its maximum value | active       |               |
piton/design/chip/tile/ariane/src/common_cells/README.md:54:| Name                         | Description                                                                    | Status         | Superseded By |
piton/design/chip/tile/ariane/src/common_cells/README.md:56:| `addr_decode   `             | Address map decoder                                                            | active         |               |
piton/design/chip/tile/ariane/src/common_cells/README.md:57:| `binary_to_gray`             | Binary to gray code converter                                                  | active         |               |
piton/design/chip/tile/ariane/src/common_cells/README.md:59:| `gray_to_binary`             | Gray code to binary converter                                                  | active         |               |
piton/design/chip/tile/ariane/src/common_cells/README.md:60:| `lzc`                        | Leading/trailing-zero counter                                                  | active         |               |
piton/design/chip/tile/ariane/src/common_cells/README.md:61:| `onehot_to_bin`              | One-hot to binary converter                                                    | active         |               |
piton/design/chip/tile/ariane/src/common_cells/README.md:62:| `shift_reg`                  | Shift register for arbitrary types                                             | active         |               |
piton/design/chip/tile/ariane/src/common_cells/README.md:63:| `rr_arb_tree`                | Round-robin arbiter for req/gnt and vld/rdy interfaces with optional priority  | active         |               |
piton/design/chip/tile/ariane/src/common_cells/README.md:66:| `fall_through_register`      | Fall-through register with ready/valid interface                               | active         |               |
piton/design/chip/tile/ariane/src/common_cells/README.md:67:| `spill_register`             | Register with ready/valid interface to cut all combinational interface paths   | active         |               |
piton/design/chip/tile/ariane/src/common_cells/README.md:68:| `stream_arbiter`             | Round-robin arbiter for ready/valid stream interface                           | active         |               |
piton/design/chip/tile/ariane/src/common_cells/README.md:69:| `stream_arbiter_flushable`   | Round-robin arbiter for ready/valid stream interface and flush functionality   | active         |               |
piton/design/chip/tile/ariane/src/common_cells/README.md:70:| `stream_demux`               | Ready/valid interface demultiplexer                                            | active         |               |
piton/design/chip/tile/ariane/src/common_cells/README.md:71:| `stream_mux`                 | Ready/valid interface multiplexer                                              | active         |               |
piton/design/chip/tile/ariane/src/common_cells/README.md:72:| `stream_register`            | Register with ready/valid interface                                            | active         |               |
piton/design/chip/tile/ariane/src/common_cells/README.md:73:| `stream_fork`                | Ready/valid fork                                                               | active         |               |
piton/design/chip/tile/ariane/src/common_cells/README.md:74:| `stream_filter`              | Ready/valid filter                                                             | active         |               |
piton/design/chip/tile/ariane/src/common_cells/README.md:75:| `stream_delay`               | Randomize or delay ready/valid interface                                       | active         |               |
piton/design/chip/tile/ariane/src/common_cells/README.md:76:| `sub_per_hash`               | Substitution-permutation hash function                                         | active         |               |
piton/design/chip/tile/ariane/src/common_cells/README.md:81:| Name                 | Description                                     | Status         | Superseded By |
piton/design/chip/tile/ariane/src/common_cells/README.md:83:| `cb_filter`          | Counting-Bloom-Filter with combinational lookup | active         |               |
piton/design/chip/tile/ariane/src/common_cells/README.md:86:| `fifo_v3`            | FIFO register with generic fill counts          | active         |               |
piton/design/chip/tile/ariane/src/common_cells/README.md:89:| `sram`               | SRAM behavioral model                           | active         |               |
piton/design/chip/tile/ariane/src/common_cells/README.md:90:| `plru_tree`          | Pseudo least recently used tree                 | active         |               |
piton/design/chip/tile/ariane/src/common_cells/README.md:91:| `unread`             | Empty module to sink unconnected outputs into   | active         |               |
piton/design/chip/tile/ariane/src/common_cells/README.md:104:|         Macro         |                            Arguments                            |                               Description                               |
piton/design/chip/tile/ariane/src/common_cells/README.md:105:|-----------------------|-----------------------------------------------------------------|-------------------------------------------------------------------------|
piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv:144:        @(posedge clk_i) disable iff (~rst_ni) (full_o |-> ~push_i))
piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv:148:        @(posedge clk_i) disable iff (~rst_ni) (empty_o |-> ~pop_i))
piton/design/chip/tile/ariane/src/common_cells/src/lfsr.sv:305:    @(posedge clk_i) disable iff (!rst_ni) en_i |-> lfsr_d)
piton/design/chip/tile/ariane/src/common_cells/src/cb_filter.sv:211:  assign filter_error_o = |bucket_overflow | cnt_overflow;
piton/design/chip/tile/ariane/src/common_cells/src/spill_register.sv:90:    assign valid_o = a_full_q | b_full_q;
piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv:119:            @(posedge clk_i) LockIn |-> req_o && !gnt_i |=> idx_o == $past(idx_o))
piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv:125:            @(posedge clk_i) LockIn |-> lock_d |=> req_tmp == req_q)
piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv:182:            assign gnt_o[l*2]        = gnt_nodes[idx0] & (AxiVldRdy | req_d[l*2])   & ~sel;
piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv:183:            assign gnt_o[l*2+1]      = gnt_nodes[idx0] & (AxiVldRdy | req_d[l*2+1]) & sel;
piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv:190:            assign gnt_o[l*2]        = gnt_nodes[idx0] & (AxiVldRdy | req_d[l*2]);
piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv:230:      @(posedge clk_i) |gnt_o |-> gnt_i)
piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv:234:      @(posedge clk_i) req_o |-> gnt_i |-> |gnt_o)
piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv:238:      @(posedge clk_i) req_o |->  gnt_i |-> gnt_o[idx_o])
piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv:242:      @(posedge clk_i) |req_i |-> req_o)
piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv:246:      @(posedge clk_i) req_o |-> |req_i)
piton/design/chip/tile/ariane/src/common_cells/formal/fall_through_register_properties.sv:54:        ((valid_i && ready_o) && ready_i |-> valid_o && (data_i == data_o)));
piton/design/chip/tile/ariane/src/common_cells/formal/fifo_v3_properties.sv:69:    //     disable iff (!rst_ni) (full_o |-> !push_i));
piton/design/chip/tile/ariane/src/common_cells/formal/fifo_v3_properties.sv:72:    //     disable iff (!rst_ni) (empty_o |-> !pop_i));
piton/design/chip/tile/ariane/src/compressed_decoder.sv:40:        // I: |    imm[11:0]    | rs1 | funct3 |    rd    | opcode |
piton/design/chip/tile/ariane/src/compressed_decoder.sv:41:        // S: | imm[11:5] | rs2 | rs1 | funct3 | imm[4:0] | opcode |
piton/design/chip/tile/ariane/src/compressed_decoder.sv:54:                        // CLD: | funct3 | imm[5:3] | rs1' | imm[7:6] | rd' | C0 |
piton/design/chip/tile/ariane/src/compressed_decoder.sv:65:                        // CLD: | funct3 | imm[5:3] | rs1' | imm[7:6] | rd' | C0 |
piton/design/chip/tile/ariane/src/dma/dma.sv:246:            valid_new = valid_reg | VALID_LOAD; 
piton/design/chip/tile/ariane/src/dma/dma.sv:302:            valid_new = valid_reg | VALID_STORE; 
piton/design/chip/tile/ariane/src/dma/dma.sv:309:            valid_new = valid_reg | VALID_DONE; 
piton/design/chip/tile/ariane/src/mult.sv:37:    assign mult_valid_o     = div_valid | mul_valid;
piton/design/chip/tile/ariane/src/serdiv.sv:112:  // the division is zero if |opB| > |opA| and can be terminated
piton/design/chip/tile/ariane/src/serdiv.sv:218:  assign res_inv_d    = (load_en) ? (~op_b_zero | opcode_i[1]) & opcode_i[0] & (op_a_sign ^ op_b_sign) : res_inv_q;
piton/design/chip/tile/ariane/src/scoreboard.sv:389:    @(posedge clk_i) disable iff (!rst_ni) issue_ack_i |-> issue_instr_valid_o)
piton/design/chip/tile/ariane/src/aes2/aes_inv_cipher_top.v:123:	if(ld | done)		go <= #1 1'b0;
piton/design/chip/tile/ariane/src/store_buffer.sv:261:        @(posedge clk_i) rst_ni && flush_i |-> !commit_i)
piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv:158:    flush_d      = flush_q | flush_i; // register incoming flush
piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv:283:          if (dreq_i.kill_s2 | flush_d) begin
piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv:373:  assign vld_we    = (cache_wren | inv_en | flush_en);
piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv:374:  // assign vld_req   = (vld_we | cache_rden);
piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv:510:    @(posedge clk_i) disable iff (!rst_ni) cache_wren |-> !(mem_rtrn_i.inv.all | mem_rtrn_i.inv.vld))
piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv:514:    @(posedge clk_i) disable iff (!rst_ni) (mem_rtrn_i.inv.all | mem_rtrn_i.inv.vld) |-> !cache_wren)
piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv:522:    @(posedge clk_i) disable iff (!rst_ni) (!inv_en) |-> cache_rden |=> cmp_en_q |-> $onehot0(cl_hit))
piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv:549:    @(posedge clk_i) disable iff (!rst_ni) |vld_req |-> vld_we |-> !(|tag_write_duplicate_test))
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_mem.sv:316:    @(posedge clk_i) disable iff (!rst_ni) &vld_req |-> !vld_we |=> $onehot0(rd_hit_oh_o))
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_mem.sv:320:    @(posedge clk_i) disable iff (!rst_ni) wr_ack_o |-> $onehot0(wr_req_i))
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_mem.sv:324:    @(posedge clk_i) disable iff (!rst_ni) &vld_req |-> !vld_we |=> $onehot0(wbuffer_hit_oh))
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_mem.sv:351:    @(posedge clk_i) disable iff (!rst_ni) |vld_req |-> vld_we |-> !(|tag_write_duplicate_test))
piton/design/chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv:175:    @(posedge clk_i) disable iff (!rst_ni) icache_dreq_o.valid |-> (|icache_dreq_o.data) !== 1'hX)
piton/design/chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv:180:    @(posedge clk_i) disable iff (!rst_ni) dcache_req_ports_i[2].data_req |-> |dcache_req_ports_i[2].data_be |-> (|dcache_req_ports_i[2].data_wdata) !== 1'hX)
piton/design/chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv:187:      @(posedge clk_i) disable iff (!rst_ni) dcache_req_ports_o[j].data_rvalid |-> (|dcache_req_ports_o[j].data_rdata) !== 1'hX)
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_ctrl.sv:137:          end else if(req_port_i.tag_valid | state_q==REPLAY_READ) begin
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_ctrl.sv:262:    @(posedge clk_i) disable iff (!rst_ni) (!rd_ack_i) |=> cache_en_i |-> $onehot0(rd_hit_oh_i))
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_missunit.sv:184:    assign mshr_rdrd_collision[k]   = (mshr_q.paddr[riscv::PLEN-1:DCACHE_OFFSET_WIDTH] == miss_paddr_i[k][riscv::PLEN-1:DCACHE_OFFSET_WIDTH]) && (mshr_vld_q | mshr_vld_q1);
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_missunit.sv:303:          inv_vld     = mem_rtrn_i.inv.vld | mem_rtrn_i.inv.all;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_missunit.sv:542:    @(posedge clk_i) disable iff (!rst_ni) mshr_vld_q |-> mem_rtrn_vld_i |-> load_ack |-> mem_rtrn_i.tid == mshr_q.id)
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv:517:    @(posedge clk_i) disable iff (!rst_ni) req_port_i.data_req |-> $onehot0(wbuffer_hit_oh))
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv:521:    @(posedge clk_i) disable iff (!rst_ni) evict && miss_ack_i && miss_req_o |-> (tx_id != rtrn_id))
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv:525:    @(posedge clk_i) disable iff (!rst_ni) evict |-> tx_stat_q[rtrn_id].vld)
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv:529:    @(posedge clk_i) disable iff (!rst_ni) evict |-> |wbuffer_q[rtrn_ptr].valid)
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv:533:    @(posedge clk_i) disable iff (!rst_ni) req_port_i.data_req |-> req_port_o.data_gnt |-> ((!full) || (|wbuffer_hit_oh)))
piton/design/chip/tile/ariane/src/cache_subsystem/wt_axi_adapter.sv:99:  assign arb_gnt           = axi_rd_gnt | axi_wr_gnt;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache.sv:315:    @(posedge clk_i) disable iff (!rst_ni) flush_i |-> flush_ack_o |-> wbuffer_empty_o)
piton/design/chip/tile/ariane/src/cache_subsystem/std_cache_subsystem.sv:191:    // 10[00|10|01|11] -> Bypass
piton/design/chip/tile/ariane/src/cache_subsystem/std_cache_subsystem.sv:255:    @(posedge clk_i) disable iff (~rst_ni) icache_dreq_o.valid |-> (|icache_dreq_o.data) !== 1'hX)
piton/design/chip/tile/ariane/src/cache_subsystem/std_cache_subsystem.sv:260:    @(posedge clk_i) disable iff (~rst_ni) dcache_req_ports_i[2].data_req |-> |dcache_req_ports_i[2].data_be |-> (|dcache_req_ports_i[2].data_wdata) !== 1'hX)
piton/design/chip/tile/ariane/src/cache_subsystem/std_cache_subsystem.sv:266:          @(posedge clk_i) disable iff (~rst_ni) dcache_req_ports_o[j].data_rvalid |-> (|dcache_req_ports_o[j].data_rdata) !== 1'hX)
piton/design/chip/tile/ariane/src/cache_subsystem/wt_l15_adapter.sv:274:          icache_rtrn_vld_o   = icache_rtrn_o.inv.vld | icache_rtrn_o.inv.all;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_l15_adapter.sv:275:          dcache_rtrn_vld_o   = dcache_rtrn_o.inv.vld | dcache_rtrn_o.inv.all;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_l15_adapter.sv:353:    @(posedge clk_i) disable iff (!rst_ni) l15_rtrn_i.l15_val |-> l15_rtrn_i.l15_returntype == L15_EVICT_REQ |-> (l15_rtrn_i.l15_inval_icache_inval    |
piton/design/chip/tile/ariane/src/cache_subsystem/wt_l15_adapter.sv:360:    @(posedge clk_i) disable iff (!rst_ni) l15_req_o.l15_val |-> l15_req_o.l15_rqtype == L15_STORE_RQ |-> !(l15_req_o.l15_blockstore || l15_req_o.l15_blockinitstore))
piton/design/chip/tile/ariane/src/cache_subsystem/wt_l15_adapter.sv:364:    @(posedge clk_i) disable iff (!rst_ni) l15_rtrn_i.l15_val |-> l15_rtrn_i.l15_returntype inside {L15_ST_ACK, L15_ST_ACK} |-> !l15_rtrn_i.l15_blockinitstore)
piton/design/chip/tile/ariane/src/cache_subsystem/wt_l15_adapter.sv:368:    @(posedge clk_i) disable iff (!rst_ni) (l15_rtrn_i.l15_val |-> l15_rtrn_i.l15_returntype inside {L15_LOAD_RET, L15_ST_ACK, L15_IFILL_RET, L15_EVICT_REQ, L15_CPX_RESTYPE_ATOMIC_RES}))
piton/design/chip/tile/ariane/src/cache_subsystem/wt_l15_adapter.sv:372:    @(posedge clk_i) disable iff (!rst_ni) (l15_rtrn_i.l15_val |-> l15_rtrn_i.l15_returntype inside {L15_CPX_RESTYPE_ATOMIC_RES} |-> l15_rtrn_i.l15_atomic ))
piton/design/chip/tile/ariane/src/cache_subsystem/miss_handler.sv:786:    assert property (@(posedge clk_i) data_gnt_i |-> ##[1:$] data_rvalid_i )
piton/design/chip/tile/ariane/src/cache_subsystem/miss_handler.sv:789:    assert property (@(negedge clk_i) data_gnt_i |-> data_req_o)
piton/design/chip/tile/ariane/src/cache_subsystem/amo_alu.sv:40:            ariane_pkg::AMO_OR:  amo_result_o = amo_operand_a_i | amo_operand_b_i;
piton/design/chip/tile/ariane/src/riscv-dbg/src/dmi_jtag.sv:125:                    if ( (dm::dtm_op_e'(dmi.op) == dm::DTM_READ) && (pass_check | ~we_flag == 1) ) begin
piton/design/chip/tile/ariane/src/riscv-dbg/src/dmi_jtag_tap.sv:234:            tdo_oe_o <= (shift_ir | shift_dr_o);
piton/design/chip/tile/ariane/src/riscv-dbg/debug_rom/encoding.h:172:#define PTE_TABLE(PTE) (((PTE) & (PTE_V | PTE_R | PTE_W | PTE_X)) == PTE_V)
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:225:    assign aw_free = ~aw_valid | aw_ready;
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:226:    assign  w_free = ~ w_valid |  w_ready;
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:227:    assign  b_free = ~ b_valid |  b_ready;
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:228:    assign ar_free = ~ar_valid | ar_ready;
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:229:    assign  r_free = ~ r_valid |  r_ready;
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:281:                if (slv_aw_len_i | slv_aw_lock_i) begin
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:725:                    if (atop_valid_d == LOAD | atop_valid_d == STORE) begin
piton/design/chip/tile/ariane/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv:43:                axi_pkg::ATOP_SET: amo_result_o = amo_operand_a_i | amo_operand_b_i;
piton/design/chip/tile/ariane/src/ex_stage.sv:136:    assign alu_data = (alu_valid_i | branch_valid_i) ? fu_data_i  : '0;
piton/design/chip/tile/ariane/src/ex_stage.sv:180:    assign flu_valid_o = alu_valid_i | branch_valid_i | csr_valid_i | mult_valid;
piton/design/chip/tile/ariane/src/axi/scripts/synth.sh:24:cat ./synth.tcl | $SYNOPSYS_DC | tee synth.log 2>&1
piton/design/chip/tile/ariane/src/tech_cells_generic/src/pad_functional.sv:29:    OEN I   PAD PEN | PAD O
piton/design/chip/tile/ariane/src/tech_cells_generic/src/pad_functional.sv:31:    0   0   -   0/1 | 0   0
piton/design/chip/tile/ariane/src/tech_cells_generic/src/pad_functional.sv:32:    0   1   -   0/1 | 1   1
piton/design/chip/tile/ariane/src/tech_cells_generic/src/pad_functional.sv:33:    1   0/1 0   0/1 | -   0
piton/design/chip/tile/ariane/src/tech_cells_generic/src/pad_functional.sv:34:    1   0/1 1   0/1 | -   1
piton/design/chip/tile/ariane/src/tech_cells_generic/src/pad_functional.sv:35:    1   0/1 Z   0   | L   L
piton/design/chip/tile/ariane/src/tech_cells_generic/src/pad_functional.sv:36:    1   0/1 Z   1   | -   X
piton/design/chip/tile/ariane/src/tech_cells_generic/src/pad_functional.sv:66:    OEN I   PAD PEN | PAD O
piton/design/chip/tile/ariane/src/tech_cells_generic/src/pad_functional.sv:68:    0   0   -   0/1 | 0   0
piton/design/chip/tile/ariane/src/tech_cells_generic/src/pad_functional.sv:69:    0   1   -   0/1 | 1   1
piton/design/chip/tile/ariane/src/tech_cells_generic/src/pad_functional.sv:70:    1   0/1 0   0/1 | -   0
piton/design/chip/tile/ariane/src/tech_cells_generic/src/pad_functional.sv:71:    1   0/1 1   0/1 | -   1
piton/design/chip/tile/ariane/src/tech_cells_generic/src/pad_functional.sv:72:    1   0/1 Z   0   | H   H
piton/design/chip/tile/ariane/src/tech_cells_generic/src/pad_functional.sv:73:    1   0/1 Z   1   | -   X
piton/design/chip/tile/ariane/src/tech_cells_generic/src/pulp_clock_gating.sv:24:        clk_en <= en_i | test_en_i;
piton/design/chip/tile/ariane/src/tech_cells_generic/src/cluster_clock_gating.sv:24:	  clk_en <= en_i | test_en_i;
piton/design/chip/tile/ariane/src/fpu/tb/flexfloat/src/flexfloat.c:116:          denorm = ((CAST_TO_INT(a->value) & MASK_FRAC | MASK_FRAC_MSB)) >> shift;
piton/design/chip/tile/ariane/src/fpu/docs/README.md:36:|  Parameter Name  |                                                         Description                                                          |
piton/design/chip/tile/ariane/src/fpu/docs/README.md:37:|------------------|------------------------------------------------------------------------------------------------------------------------------|
piton/design/chip/tile/ariane/src/fpu/docs/README.md:48:|    Port Name     | Direction |         Type         |                          Description                           |
piton/design/chip/tile/ariane/src/fpu/docs/README.md:49:|------------------|-----------|----------------------|----------------------------------------------------------------|
piton/design/chip/tile/ariane/src/fpu/docs/README.md:80:| Enumerator |  Value   |                    Rounding Mode                     |
piton/design/chip/tile/ariane/src/fpu/docs/README.md:81:|------------|----------|------------------------------------------------------|
piton/design/chip/tile/ariane/src/fpu/docs/README.md:95:| Enumerator | Modifier |                                                                                                    Operation                                                                                                     |
piton/design/chip/tile/ariane/src/fpu/docs/README.md:96:|------------|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
piton/design/chip/tile/ariane/src/fpu/docs/README.md:125:| Enumerator | Format        | Width  | Exp. Bits | Man. Bits |
piton/design/chip/tile/ariane/src/fpu/docs/README.md:126:| ---------- | ------------- | -----: | :-------: | :-------: |
piton/design/chip/tile/ariane/src/fpu/docs/README.md:127:| `FP32`     | IEEE binary32 | 32 bit | 8         | 23        |
piton/design/chip/tile/ariane/src/fpu/docs/README.md:128:| `FP64`     | IEEE binary64 | 64 bit | 11        | 52        |
piton/design/chip/tile/ariane/src/fpu/docs/README.md:129:| `FP16`     | IEEE binary16 | 16 bit | 5         | 10        |
piton/design/chip/tile/ariane/src/fpu/docs/README.md:130:| `FP8`      | binary8       | 8 bit  | 5         | 2         |
piton/design/chip/tile/ariane/src/fpu/docs/README.md:131:| `FP16ALT`  | binary16alt   | 16 bit | 8         | 7         |
piton/design/chip/tile/ariane/src/fpu/docs/README.md:143:| Enumerator | Width  |
piton/design/chip/tile/ariane/src/fpu/docs/README.md:144:| ---------- | -----: |
piton/design/chip/tile/ariane/src/fpu/docs/README.md:160:| Memeber |    Description    |
piton/design/chip/tile/ariane/src/fpu/docs/README.md:161:|---------|-------------------|
piton/design/chip/tile/ariane/src/fpu/docs/README.md:307:| Enumerator |                                         Description                                          |
piton/design/chip/tile/ariane/src/fpu/docs/README.md:308:|------------|----------------------------------------------------------------------------------------------|
piton/design/chip/tile/ariane/src/fpu/docs/README.md:317:|------------|--------------------|--------------------|--------------------|--------------------|
piton/design/chip/tile/ariane/src/fpu/docs/README.md:339:|   Enumerator  |                                             Description                                              |
piton/design/chip/tile/ariane/src/fpu/docs/README.md:340:|---------------|------------------------------------------------------------------------------------------------------|
piton/design/chip/tile/ariane/src/fpu/docs/README.md:389:| Enumerator |                  Description                  |         Associated Operations         |
piton/design/chip/tile/ariane/src/fpu/docs/README.md:390:|------------|-----------------------------------------------|---------------------------------------|
piton/design/chip/tile/ariane/src/fpu/src/fpnew_noncomp.sv:260:          else cmp_result = (operand_a_smaller | operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv:666:  assign int_result_is_special = info_q.is_nan | info_q.is_inf |
piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv:667:                                 of_before_round | ~info_q.is_boxed |
piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv:684:  assign fp_regular_status.NV = src_is_int_q & (of_before_round | of_after_round); // overflow is invalid for I2F casts
piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv:686:  assign fp_regular_status.OF = ~src_is_int_q & (~info_q.is_inf & (of_before_round | of_after_round)); // inf casts no OF
piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv:689:            : (| fp_round_sticky_bits) | (~info_q.is_inf & (of_before_round | of_after_round));
piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/synth.sh:21:cat ./synth.tcl | $SYNOPSYS_DC | tee synth.log 2>&1
piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/cdc_fifo_tb.sv:46:  assert property (@(posedge src_clk_i) src_valid_i |-> !$isunknown(src_data_i));
piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/cdc_fifo_tb.sv:47:  assert property (@(posedge dst_clk_i) dst_valid_o |-> !$isunknown(dst_data_o));
piton/design/chip/tile/ariane/src/fpu/src/common_cells/README.md:14:|           Name          |                     Description                     |    Status    | Superseded By |
piton/design/chip/tile/ariane/src/fpu/src/common_cells/README.md:15:|-------------------------|-----------------------------------------------------|--------------|---------------|
piton/design/chip/tile/ariane/src/fpu/src/common_cells/README.md:16:| `clk_div`               | Clock divider with integer divisor                  | active       |               |
piton/design/chip/tile/ariane/src/fpu/src/common_cells/README.md:19:| `rstgen`                | Reset synchronizer                                  | active       |               |
piton/design/chip/tile/ariane/src/fpu/src/common_cells/README.md:20:| `rstgen_bypass`         | Reset synchronizer with dedicated test reset bypass | active       |               |
piton/design/chip/tile/ariane/src/fpu/src/common_cells/README.md:24:|         Name         |                                   Description                                    |    Status    | Superseded By |
piton/design/chip/tile/ariane/src/fpu/src/common_cells/README.md:25:|----------------------|----------------------------------------------------------------------------------|--------------|---------------|
piton/design/chip/tile/ariane/src/fpu/src/common_cells/README.md:26:| `cdc_2phase`         | Clock domain crossing using two-phase handshake, with ready/valid interface      | active       |               |
piton/design/chip/tile/ariane/src/fpu/src/common_cells/README.md:27:| `cdc_fifo_2phase`    | Clock domain crossing FIFO using two-phase handshake, with ready/valid interface | active       |               |
piton/design/chip/tile/ariane/src/fpu/src/common_cells/README.md:28:| `cdc_fifo_gray`      | Clock domain crossing FIFO using a gray-counter, with ready/valid interface      | active       |               |
piton/design/chip/tile/ariane/src/fpu/src/common_cells/README.md:29:| `edge_detect`        | Rising/falling edge detector                                                     | active       |               |
piton/design/chip/tile/ariane/src/fpu/src/common_cells/README.md:35:| `serial_deglitch`    | Serial line deglitcher                                                           | active       |               |
piton/design/chip/tile/ariane/src/fpu/src/common_cells/README.md:36:| `sync`               | Serial line synchronizer                                                         | active       |               |
piton/design/chip/tile/ariane/src/fpu/src/common_cells/README.md:37:| `sync_wedge`         | Serial line synchronizer with edge detector                                      | active       |               |
piton/design/chip/tile/ariane/src/fpu/src/common_cells/README.md:41:|         Name        |                   Description                                     |    Status    | Superseded By |
piton/design/chip/tile/ariane/src/fpu/src/common_cells/README.md:42:|---------------------|-------------------------------------------------------------------|--------------|---------------|
piton/design/chip/tile/ariane/src/fpu/src/common_cells/README.md:43:| `counter`           | Generic up/down counter with overflow detection                   | active       |               |
piton/design/chip/tile/ariane/src/fpu/src/common_cells/README.md:47:| `lfsr`              | 4...64-bit parametric Galois LFSR with optional whitening feature | active       |               |
piton/design/chip/tile/ariane/src/fpu/src/common_cells/README.md:52:| Name                         | Description                                                                    | Status         | Superseded By |
piton/design/chip/tile/ariane/src/fpu/src/common_cells/README.md:54:| `binary_to_gray`             | Binary to gray code converter                                                  | active         |               |
piton/design/chip/tile/ariane/src/fpu/src/common_cells/README.md:56:| `gray_to_binary`             | Gray code to binary converter                                                  | active         |               |
piton/design/chip/tile/ariane/src/fpu/src/common_cells/README.md:57:| `lzc`                        | Leading/trailing-zero counter                                                  | active         |               |
piton/design/chip/tile/ariane/src/fpu/src/common_cells/README.md:58:| `onehot_to_bin`              | One-hot to binary converter                                                    | active         |               |
piton/design/chip/tile/ariane/src/fpu/src/common_cells/README.md:59:| `shift_reg`                  | Shift register for arbitrary types                                             | active         |               |
piton/design/chip/tile/ariane/src/fpu/src/common_cells/README.md:60:| `rr_arb_tree`                | Round-robin arbiter for req/gnt and vld/rdy interfaces with optional priority  | active         |               |
piton/design/chip/tile/ariane/src/fpu/src/common_cells/README.md:63:| `fall_through_register`      | Fall-through register with ready/valid interface                               | active         |               |
piton/design/chip/tile/ariane/src/fpu/src/common_cells/README.md:64:| `spill_register`             | Register with ready/valid interface to cut all combinational interface paths   | active         |               |
piton/design/chip/tile/ariane/src/fpu/src/common_cells/README.md:65:| `stream_arbiter`             | Round-robin arbiter for ready/valid stream interface                           | active         |               |
piton/design/chip/tile/ariane/src/fpu/src/common_cells/README.md:66:| `stream_arbiter_flushable`   | Round-robin arbiter for ready/valid stream interface and flush functionality   | active         |               |
piton/design/chip/tile/ariane/src/fpu/src/common_cells/README.md:67:| `stream_demux`               | Ready/valid interface demultiplexer                                            | active         |               |
piton/design/chip/tile/ariane/src/fpu/src/common_cells/README.md:68:| `stream_mux`                 | Ready/valid interface multiplexer                                              | active         |               |
piton/design/chip/tile/ariane/src/fpu/src/common_cells/README.md:69:| `stream_register`            | Register with ready/valid interface                                            | active         |               |
piton/design/chip/tile/ariane/src/fpu/src/common_cells/README.md:70:| `stream_fork`                | Ready/valid fork                                                               | active         |               |
piton/design/chip/tile/ariane/src/fpu/src/common_cells/README.md:71:| `stream_filter`              | Ready/valid filter                                                             | active         |               |
piton/design/chip/tile/ariane/src/fpu/src/common_cells/README.md:72:| `stream_delay`               | Randomize or delay ready/valid interface                                       | active         |               |
piton/design/chip/tile/ariane/src/fpu/src/common_cells/README.md:77:| Name                 | Description                                     | Status         | Superseded By |
piton/design/chip/tile/ariane/src/fpu/src/common_cells/README.md:81:| `fifo_v3`            | FIFO register with generic fill counts          | active         |               |
piton/design/chip/tile/ariane/src/fpu/src/common_cells/README.md:84:| `sram`               | SRAM behavioral model                           | active         |               |
piton/design/chip/tile/ariane/src/fpu/src/common_cells/README.md:85:| `plru_tree`          | Pseudo least recently used tree                 | active         |               |
piton/design/chip/tile/ariane/src/fpu/src/common_cells/README.md:86:| `unread`             | Empty module to sink unconnected outputs into   | active         |               |
piton/design/chip/tile/ariane/src/fpu/src/common_cells/README.md:99:|         Macro         |                            Arguments                            |                               Description                               |
piton/design/chip/tile/ariane/src/fpu/src/common_cells/README.md:100:|-----------------------|-----------------------------------------------------------------|-------------------------------------------------------------------------|
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/fifo_v3.sv:144:        @(posedge clk_i) disable iff (~rst_ni) (full_o |-> ~push_i))
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/fifo_v3.sv:148:        @(posedge clk_i) disable iff (~rst_ni) (empty_o |-> ~pop_i))
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/lfsr.sv:305:    @(posedge clk_i) disable iff (!rst_ni) en_i |-> lfsr_d)
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/spill_register.sv:84:  assign valid_o = a_full_q | b_full_q;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/rr_arb_tree.sv:111:            @(posedge clk_i) disable iff (!rst_ni) LockIn |-> req_o && !gnt_i |=> idx_o == $past(idx_o))
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/rr_arb_tree.sv:117:            @(posedge clk_i) disable iff (!rst_ni) LockIn |-> lock_d |=> req_tmp == req_q)
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/rr_arb_tree.sv:174:            assign gnt_o[l*2]        = gnt_nodes[idx0] & (AxiVldRdy | req_d[l*2])   & ~sel;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/rr_arb_tree.sv:175:            assign gnt_o[l*2+1]      = gnt_nodes[idx0] & (AxiVldRdy | req_d[l*2+1]) & sel;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/rr_arb_tree.sv:182:            assign gnt_o[l*2]        = gnt_nodes[idx0] & (AxiVldRdy | req_d[l*2]);
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/rr_arb_tree.sv:222:      @(posedge clk_i) disable iff (!rst_ni) |gnt_o |-> gnt_i)
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/rr_arb_tree.sv:226:      @(posedge clk_i) disable iff (!rst_ni) req_o |-> gnt_i |-> |gnt_o)
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/rr_arb_tree.sv:230:      @(posedge clk_i) disable iff (!rst_ni) req_o |->  gnt_i |-> gnt_o[idx_o])
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/rr_arb_tree.sv:234:      @(posedge clk_i) disable iff (!rst_ni) |req_i |-> req_o)
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/rr_arb_tree.sv:238:      @(posedge clk_i) disable iff (!rst_ni) |req_o |-> req_i)
piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv:162:  // | \c op_q  | \c op_mod_q | Operation Adjustment
piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv:164:  // | FMADD    | \c 0        | FMADD: none
piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv:165:  // | FMADD    | \c 1        | FMSUB: Invert sign of operand C
piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv:166:  // | FNMSUB   | \c 0        | FNMSUB: Invert sign of operand A
piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv:167:  // | FNMSUB   | \c 1        | FNMADD: Invert sign of operands A and C
piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv:168:  // | ADD      | \c 0        | ADD: Set operand A to +1.0
piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv:169:  // | ADD      | \c 1        | SUB: Set operand A to +1.0, invert sign of operand C
piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv:170:  // | MUL      | \c 0        | MUL: Set operand C to +0.0
piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv:325:  // | 000...000 | product | RS |
piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv:341:  // | mantissa_c | 000..000 |
piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv:344:  // | 000..........000 | mantissa_c | 000...............0GR |  sticky bits  |
piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv:613:  assign regular_status.OF = of_before_round | of_after_round;   // rounding can introduce overflow
piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv:615:  assign regular_status.NX = (| round_sticky_bits) | of_before_round | of_after_round;
piton/design/chip/tile/ariane/src/fpu/src/fpnew_pkg.sv:19:  // | Enumerator | Format           | Width  | EXP_BITS | MAN_BITS
piton/design/chip/tile/ariane/src/fpu/src/fpnew_pkg.sv:20:  // |:----------:|------------------|-------:|:--------:|:--------:
piton/design/chip/tile/ariane/src/fpu/src/fpnew_pkg.sv:21:  // | FP32       | IEEE binary32    | 32 bit | 8        | 23
piton/design/chip/tile/ariane/src/fpu/src/fpnew_pkg.sv:22:  // | FP64       | IEEE binary64    | 64 bit | 11       | 52
piton/design/chip/tile/ariane/src/fpu/src/fpnew_pkg.sv:23:  // | FP16       | IEEE binary16    | 16 bit | 5        | 10
piton/design/chip/tile/ariane/src/fpu/src/fpnew_pkg.sv:24:  // | FP8        | binary8          |  8 bit | 5        | 2
piton/design/chip/tile/ariane/src/fpu/src/fpnew_pkg.sv:25:  // | FP16ALT    | binary16alt      | 16 bit | 8        | 7
piton/design/chip/tile/ariane/src/fpu/src/fpnew_pkg.sv:65:  // | Enumerator | Width  |
piton/design/chip/tile/ariane/src/fpu/src/fpnew_pkg.sv:67:  // | INT8       |  8 bit |
piton/design/chip/tile/ariane/src/fpu/src/fpnew_pkg.sv:68:  // | INT16      | 16 bit |
piton/design/chip/tile/ariane/src/fpu/src/fpnew_pkg.sv:69:  // | INT32      | 32 bit |
piton/design/chip/tile/ariane/src/fpu/src/fpnew_pkg.sv:70:  // | INT64      | 64 bit |
piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma_multi.sv:211:  // | \c op_q  | \c op_mod_q | Operation Adjustment
piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma_multi.sv:213:  // | FMADD    | \c 0        | FMADD: none
piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma_multi.sv:214:  // | FMADD    | \c 1        | FMSUB: Invert sign of operand C
piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma_multi.sv:215:  // | FNMSUB   | \c 0        | FNMSUB: Invert sign of operand A
piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma_multi.sv:216:  // | FNMSUB   | \c 1        | FNMADD: Invert sign of operands A and C
piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma_multi.sv:217:  // | ADD      | \c 0        | ADD: Set operand A to +1.0
piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma_multi.sv:218:  // | ADD      | \c 1        | SUB: Set operand A to +1.0, invert sign of operand C
piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma_multi.sv:219:  // | MUL      | \c 0        | MUL: Set operand C to +0.0
piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma_multi.sv:407:  // | 000...000 | product | RS |
piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma_multi.sv:423:  // | mantissa_c | 000..000 |
piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma_multi.sv:426:  // | 000..........000 | mantissa_c | 000...............0GR |  sticky bits  |
piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma_multi.sv:689:                                               sticky_after_norm | of_before_round;
piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma_multi.sv:691:        assign fmt_round_sticky_bits[fmt][0] = sticky_after_norm | of_before_round;
piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma_multi.sv:760:  assign regular_status.OF = of_before_round | of_after_round;   // rounding can introduce overflow
piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma_multi.sv:762:  assign regular_status.NX = (| round_sticky_bits) | of_before_round | of_after_round;
piton/design/chip/tile/ariane/src/fpu/src/fpnew_rounding.sv:34:  // RoundMode | Mnemonic | Meaning
piton/design/chip/tile/ariane/src/fpu/src/fpnew_rounding.sv:36:  //    000    |   RNE    | Round to Nearest, ties to Even
piton/design/chip/tile/ariane/src/fpu/src/fpnew_rounding.sv:37:  //    001    |   RTZ    | Round towards Zero
piton/design/chip/tile/ariane/src/fpu/src/fpnew_rounding.sv:38:  //    010    |   RDN    | Round Down (towards -\infty)
piton/design/chip/tile/ariane/src/fpu/src/fpnew_rounding.sv:39:  //    011    |   RUP    | Round Up (towards \infty)
piton/design/chip/tile/ariane/src/fpu/src/fpnew_rounding.sv:40:  //    100    |   RMM    | Round to Nearest, ties to Max Magnitude
piton/design/chip/tile/ariane/src/fpu/src/fpnew_divsqrt_multi.sv:173:  assign op_starting = div_valid | sqrt_valid;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:572:   assign   Start_dly_S=Div_start_dly_S |Sqrt_start_dly_S;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:587:          else if (Final_state_S | Kill_SI)
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:651:       else if(Final_state_S | Kill_SI)
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:137:   assign Start_S= Div_start_SI | Sqrt_start_SI;
piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:247:   assign Special_case_SBO=(~{(Div_start_SI)?(Zero_a_SN | Zero_b_SN |  Inf_a_SN | Inf_b_SN | NaN_a_SN | NaN_b_SN): (Zero_a_SN | Inf_a_SN | NaN_a_SN | Sign_a_D) })&&(Start_S&&Ready_SI);
piton/design/chip/tile/ariane/src/load_unit.sv:82:    assign stall_nc = (~(dcache_wbuffer_empty_i | store_buffer_empty_i) & is_inside_cacheable_regions(ArianeCfg, paddr_i))
piton/design/chip/tile/ariane/src/load_unit.sv:383:        valid_o |->  (load_data_q.operator inside {ariane_pkg::LW, ariane_pkg::LWU}) |-> load_data_q.address_offset < 5) else $fatal (1,"invalid address offset used with {LW, LWU}");
piton/design/chip/tile/ariane/src/load_unit.sv:385:        valid_o |->  (load_data_q.operator inside {ariane_pkg::LH, ariane_pkg::LHU}) |-> load_data_q.address_offset < 7) else $fatal (1,"invalid address offset used with {LH, LHU}");
piton/design/chip/tile/ariane/src/load_unit.sv:387:        valid_o |->  (load_data_q.operator inside {ariane_pkg::LB, ariane_pkg::LBU}) |-> load_data_q.address_offset < 8) else $fatal (1,"invalid address offset used with {LB, LBU}");
piton/design/chip/tile/ariane/include/ariane_pkg.sv:107:      return |pass;
piton/design/chip/tile/ariane/include/ariane_pkg.sv:117:      return |pass;
piton/design/chip/tile/ariane/include/ariane_pkg.sv:126:      return |pass;
piton/design/chip/tile/ariane/include/ariane_pkg.sv:188:    localparam bit FP_PRESENT = RVF | RVD | XF16 | XF16ALT | XF8;
piton/design/chip/tile/ariane/include/ariane_pkg.sv:198:    localparam bit NSX = XF16 | XF16ALT | XF8 | XFVEC; // Are non-standard extensions present?
piton/design/chip/tile/fpu/rtl/fpu_denorm_3b.v:50:assign din2_din1_zero[2:0]= (~(din1 | din2));
piton/design/chip/tile/fpu/rtl/fpu_in_ctl.v:334:assign inq_read_en = ~inq_empty | ~inq_div_empty;
piton/design/include/network_define.v:32:// |  Chip ID   |  Dest X  |  Dest Y  |  Final Route  |  Length  |    Header Payload  | 
piton/design/fpga_tests/memio_unit_tests/common/rtl/address_own_addrdata.v:67:    if (test_state_reset | ~en)
piton/design/fpga_tests/memio_unit_tests/common/rtl/walk_ones_addrdata.v:66:    if (test_state_reset | ~en)
piton/verif/env/jtag_testbench/test_cases/jtag_test_oram_clk_gating_in.vmh:26:// checkdataout | datain | modeselect | reset
piton/verif/env/jtag_testbench/test_cases/jtag_pc_breakpoint_resume_in.vmh:26:// checkdataout | datain | modeselect | reset
piton/verif/env/jtag_testbench/test_cases/jtag_sram_write_frf_in.vmh:26:// checkdataout | datain | modeselect | reset
piton/verif/env/jtag_testbench/test_cases/jtag_pc_write_in.vmh:26:// checkdataout | datain | modeselect | reset
piton/verif/env/jtag_testbench/test_cases/jtag_thrfsm_write_in.vmh:26:// checkdataout | datain | modeselect | reset
piton/verif/env/jtag_testbench/test_cases/jtag_sram_read_in.vmh:26:// checkdataout | datain | modeselect | reset
piton/verif/env/jtag_testbench/test_cases/jtag_test_oram_clk_gating_on_in.vmh:26:// checkdataout | datain | modeselect | reset
piton/verif/env/jtag_testbench/test_cases/jtag_reset_vector_in.vmh:26:// checkdataout | datain | modeselect | reset
piton/verif/env/jtag_testbench/test_cases/libjtag.py:108:    readme = '// checkdataout | datain | modeselect | reset'
piton/verif/env/jtag_testbench/test_cases/jtag_oram_read_in.vmh:26:// checkdataout | datain | modeselect | reset
piton/verif/env/jtag_testbench/test_cases/jtag_rw_configregs_in.vmh:26:// checkdataout | datain | modeselect | reset
piton/verif/env/jtag_testbench/test_cases/jtag_test_clk_gating_in.vmh:26:// checkdataout | datain | modeselect | reset
piton/verif/env/jtag_testbench/test_cases/jtag_manual_program_in.vmh:26:// checkdataout | datain | modeselect | reset
piton/verif/env/jtag_testbench/test_cases/jtag_test_oram_clk_gating_off_in.vmh:26:// checkdataout | datain | modeselect | reset
piton/verif/env/jtag_testbench/test_cases/jtag_read_irf_in.vmh:26:// checkdataout | datain | modeselect | reset
piton/verif/env/jtag_testbench/test_cases/jtag_shadowscan_in.vmh:26:// checkdataout | datain | modeselect | reset
piton/verif/env/jtag_testbench/test_cases/jtag_stall_in.vmh:26:// checkdataout | datain | modeselect | reset
piton/verif/env/jtag_testbench/test_cases/jtag_sram_write_in.vmh:26:// checkdataout | datain | modeselect | reset
piton/verif/env/jtag_testbench/test_cases/jtag_pc_breakpoint_in.vmh:26:// checkdataout | datain | modeselect | reset
piton/verif/env/jtag_testbench/test_cases/jtag_thread_start_manual_in.vmh:26:// checkdataout | datain | modeselect | reset
piton/verif/env/ifu_esl_lfsr/test_cases/gen_exhaust_test.py:138:        lfsrNextState = lfsrNextState | lfsrNextState0
piton/verif/env/host_fpga_comm/host_fpga_comm_top.v:93:        noc2_val <= ~test_start | last_part | (noc_cnt == 3)  ? 1'b0  : 1'b1;
piton/verif/env/manycore/lsu_mon2.v.pyv:1394:                                          {12{~|spc0_pick_status}} );                      // pick_status[11:0] -> 0
piton/verif/env/manycore/lsu_mon2.v.pyv:1411:            spc0_fwdpkt_valid_raw <= (`SPARC_CORE0.sparc0.lsu.lsu.qctl1.lsu_fwdpkt_vld | spc0_fwdpkt_valid_raw) &
piton/verif/env/manycore/lsu_mon2.v.pyv:1423:            spc0_fwdpkt_valid_raw <= (`SPARC_CORE0.sparc0.lsu.qctl1.lsu_fwdpkt_vld | spc0_fwdpkt_valid_raw) &
piton/verif/env/manycore/lsu_mon2.v.pyv:1495:    assign spc0_pick_valid_h_ext[11:0] = spc0_pick_valid_h | spc0_pick_valid_h_d1 | spc0_pick_valid_h_d2;
piton/verif/env/manycore/l_cache_mon.v:393:		 wait_fill[imiss_way[thrid]]   = one_way | tmp_one ;
piton/verif/env/manycore/tso_mon.v.pyv:812:wire spc1_stb_top_hit = |(spc1_stb_rdptr_decoded & (spc1_stb_ld_full_raw | spc1_stb_ld_partial_raw));
piton/verif/env/manycore/tso_mon.v.pyv:862:    if(spc1_mbar_inst0_g & ~spc1_dctl_flush_pipe_w & (C1T0_stb_ne|~spc1_no_spc_rmo_st[0]))
piton/verif/env/manycore/tso_mon.v.pyv:866:    if(spc1_mbar_inst1_g & ~ spc1_dctl_flush_pipe_w & (C1T1_stb_ne|~spc1_no_spc_rmo_st[1]))
piton/verif/env/manycore/tso_mon.v.pyv:870:    if(spc1_mbar_inst2_g & ~ spc1_dctl_flush_pipe_w & (C1T2_stb_ne|~spc1_no_spc_rmo_st[2]))
piton/verif/env/manycore/tso_mon.v.pyv:874:    if(spc1_mbar_inst3_g & ~ spc1_dctl_flush_pipe_w & (C1T3_stb_ne|~spc1_no_spc_rmo_st[3]))
piton/verif/env/manycore/tso_mon.v.pyv:1231:  if(`TSO_MON_PCX_VLD & ((`TSO_MON_PCX_TYPE == `LOAD_RQ) | (`TSO_MON_PCX_TYPE == `STRLOAD_RQ)) & (`TSO_MON_PCX_ADD39 | pcx_req_pq_d1[4]) & current_stb_nced)
piton/verif/env/manycore/tso_mon.v.pyv:1236:  if(`TSO_MON_PCX_VLD & ((`TSO_MON_PCX_TYPE == `LOAD_RQ) | (`TSO_MON_PCX_TYPE == `STRLOAD_RQ)) & (`TSO_MON_PCX_ADD39 | pcx_req_pq_d1[4]) & `TSO_MON_PCX_PRF)
piton/verif/env/manycore/sas_intf.v:3398:		      i4_0_immu_miss | i4_0_dmmu_miss |
piton/verif/env/manycore/sas_intf.v:3399:		      i4_0_rstint_vld_w | i4_0_hwint_vld_w |
piton/verif/env/manycore/sas_intf.v:3400:		      i4_0_sftint_vld_w | i4_0_hint_w |
piton/verif/env/manycore/sas_intf.v:3504:		      i4_1_immu_miss | i4_1_dmmu_miss |
piton/verif/env/manycore/sas_intf.v:3505:		      i4_1_rstint_vld_w | i4_1_hwint_vld_w |
piton/verif/env/manycore/sas_intf.v:3506:		      i4_1_sftint_vld_w | i4_1_hint_w |
piton/verif/env/manycore/sas_intf.v:3610:		      i4_2_immu_miss | i4_2_dmmu_miss |
piton/verif/env/manycore/sas_intf.v:3611:		      i4_2_rstint_vld_w | i4_2_hwint_vld_w |
piton/verif/env/manycore/sas_intf.v:3612:		      i4_2_sftint_vld_w | i4_2_hint_w |
piton/verif/env/manycore/sas_intf.v:3716:		      i4_3_immu_miss | i4_3_dmmu_miss |
piton/verif/env/manycore/sas_intf.v:3717:		      i4_3_rstint_vld_w | i4_3_hwint_vld_w |
piton/verif/env/manycore/sas_intf.v:3718:		      i4_3_sftint_vld_w | i4_3_hint_w |
piton/verif/env/manycore/sas_intf.v:3822:		      i4_4_immu_miss | i4_4_dmmu_miss |
piton/verif/env/manycore/sas_intf.v:3823:		      i4_4_rstint_vld_w | i4_4_hwint_vld_w |
piton/verif/env/manycore/sas_intf.v:3824:		      i4_4_sftint_vld_w | i4_4_hint_w |
piton/verif/env/manycore/sas_intf.v:3928:		      i4_5_immu_miss | i4_5_dmmu_miss |
piton/verif/env/manycore/sas_intf.v:3929:		      i4_5_rstint_vld_w | i4_5_hwint_vld_w |
piton/verif/env/manycore/sas_intf.v:3930:		      i4_5_sftint_vld_w | i4_5_hint_w |
piton/verif/env/manycore/sas_intf.v:4034:		      i4_6_immu_miss | i4_6_dmmu_miss |
piton/verif/env/manycore/sas_intf.v:4035:		      i4_6_rstint_vld_w | i4_6_hwint_vld_w |
piton/verif/env/manycore/sas_intf.v:4036:		      i4_6_sftint_vld_w | i4_6_hint_w |
piton/verif/env/manycore/sas_intf.v:4140:		      i4_7_immu_miss | i4_7_dmmu_miss |
piton/verif/env/manycore/sas_intf.v:4141:		      i4_7_rstint_vld_w | i4_7_hwint_vld_w |
piton/verif/env/manycore/sas_intf.v:4142:		      i4_7_sftint_vld_w | i4_7_hint_w |
piton/verif/env/manycore/tlu_mon.v:669:wire asi_rd_wr_e = (scpd_rd_e | scpd_wr_e | qhead_rd_e | qhead_wr_e | qtail_rd_e) & thrd_priv_e;
piton/verif/env/manycore/tlu_mon.v:725:	(ifu_tlu_sraddr_e[6:0] == 7'h10) & (ifu_tlu_rsr_inst_e | lsu_tlu_wsr_inst_e);
piton/verif/env/manycore/tlu_mon.v:728:	(ifu_tlu_sraddr_e[6:0] == 7'h11) & (ifu_tlu_rsr_inst_e | lsu_tlu_wsr_inst_e);
piton/verif/env/manycore/tlu_mon.v:731:	(ifu_tlu_sraddr_e[6:0] == 7'h31) & (ifu_tlu_rsr_inst_e | lsu_tlu_wsr_inst_e);
piton/verif/env/manycore/tlu_mon.v:813:  assign incr_pich_sel[3:0] = pic_cnt_en_w2[3:0] & inst_vld_w2[3:0] & ({4{~tlu_full_flush_pipe_w2 | tcc_inst_w2}});
piton/verif/env/manycore/tlu_mon.v:923:        (~(defr_trap_taken | flushed_thrd_w1 | ifu_tlu_flush_fd_w));
piton/verif/env/manycore/tlu_mon.v:924:        //(~(defr_trap_taken | lsu_tlu_ttype_vld_m2 | flushed_thrd_w1 | ifu_tlu_flush_fd_w));
piton/verif/env/manycore/tlu_mon.v:925:        //(~(defr_trap_taken | lsu_tlu_ttype_vld_m2 | flushed_thrd_w1));
piton/verif/env/manycore/tlu_mon.v:1245:    if (~rst_l | wsr_pic_sel[0]) pich_cnt_wrap[0] <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:1251:    if (~rst_l | wsr_pic_sel[1]) pich_cnt_wrap[1] <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:1257:    if (~rst_l | wsr_pic_sel[2]) pich_cnt_wrap[2] <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:1263:    if (~rst_l | wsr_pic_sel[3]) pich_cnt_wrap[3] <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:1272:    if (~rst_l | wsr_pic_sel[0]) picl_cnt_wrap[0] <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:1278:    if (~rst_l | wsr_pic_sel[1]) picl_cnt_wrap[1] <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:1284:    if (~rst_l | wsr_pic_sel[2]) picl_cnt_wrap[2] <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:1290:    if (~rst_l | wsr_pic_sel[3]) picl_cnt_wrap[3] <= 1'b0;
piton/verif/env/manycore/tlu_mon.v:1711:    if (tlu_itlb_wr_vld_rise | tlu_itlb_dmp_vld_rise) begin
piton/verif/env/manycore/tlu_mon.v:1717:  assign tlu_itlb_wr_dmp_error = (tlu_itlb_wr_vld_rise_d1 | tlu_itlb_dmp_vld_rise_d1) &
piton/verif/env/manycore/tlu_mon.v:1735:  assign tlu_idtlb_wr_error = (~tlu_tlb_access_en_l_d1_delay | ~tlu_lng_ltncy_en_l_delay | ~tlu_tlb_access_en_l_d1 | ~tlu_lng_ltncy_en_l) &
piton/verif/env/manycore/tlu_mon.v:1736:                              (itlb_wr_vld | dtlb_wr_vld);
piton/verif/env/manycore/sas_task.v:1696:assign spc0_gsr_cntl[0]      = t0_gsr_wsr_w | t0_siam_w | t0_alignaddr_w;
piton/verif/env/manycore/sas_task.v:1697:assign spc0_gsr_cntl[1]      = t1_gsr_wsr_w | t1_siam_w | t1_alignaddr_w;
piton/verif/env/manycore/sas_task.v:1698:assign spc0_gsr_cntl[2]      = t2_gsr_wsr_w | t2_siam_w | t2_alignaddr_w;
piton/verif/env/manycore/sas_task.v:1699:assign spc0_gsr_cntl[3]      = t3_gsr_wsr_w | t3_siam_w | t3_alignaddr_w;
piton/verif/env/manycore/sas_task.v:1718:assign spc0_rtl_wr_en        = ecl_irf_wen_w | ecl_irf_wen_w2;
piton/verif/env/manycore/sas_task.v:1786:       ((update_pstate0_w2 | pstate_priv_update_w2[0]) ? restore_pstate0[5:0] :
piton/verif/env/manycore/sas_task.v:1787:        ((update_pstate1_w2 | pstate_priv_update_w2[1]) ? restore_pstate1[5:0] :
piton/verif/env/manycore/sas_task.v:1788:         ((update_pstate2_w2 | pstate_priv_update_w2[2]) ? restore_pstate2[5:0] :
piton/verif/env/manycore/sas_task.v:1789:          ((update_pstate3_w2 | pstate_priv_update_w2[3]) ? restore_pstate3[5:0] :
piton/verif/env/manycore/sas_task.v:1818:assign spc0_pstate_reg       =  ((update_pstate0_w2 | pstate_priv_update_w2[0]) ? restore_pstate0 :
piton/verif/env/manycore/sas_task.v:1819:((update_pstate1_w2 | pstate_priv_update_w2[1]) ? restore_pstate1 :
piton/verif/env/manycore/sas_task.v:1820:((update_pstate2_w2 | pstate_priv_update_w2[2]) ? restore_pstate2 :
piton/verif/env/manycore/sas_task.v:1821:((update_pstate3_w2 | pstate_priv_update_w2[3]) ? restore_pstate3 :
piton/verif/env/manycore/sas_task.v:4167:        spc_indr_cntl            = t0_indr_cntl | t1_indr_cntl | t2_indr_cntl | t3_indr_cntl;
piton/verif/env/manycore/sas_task.v:6244:// tlb_rd_tag_vld | tlb_rd_data_vld (tag-rd,data-rd)
piton/verif/env/manycore/cmp_pcxandcpx.v:48:      spc_pcx_req_pq_vld <= #1 |spc_pcx_req_pq[4:0];
piton/verif/env/manycore/err_inject.v:612:	 else  //ue | ne | (ce directive & no existing ce) -- use the error mask
pk/softfloat/opts-GCC.h:83:    uZ.ui = ((unsigned __int128) a64<<64 | a0) * b;
pk/softfloat/opts-GCC.h:98:    z128 += (unsigned __int128) (mid < mid1)<<64 | mid>>64;
pk/softfloat/s_mulAddF32.c:86:        magBits = expB | sigB;
pk/softfloat/s_mulAddF32.c:91:        magBits = expA | sigA;
pk/softfloat/s_mulAddF32.c:119:    sigA = (sigA | 0x00800000)<<7;
pk/softfloat/s_mulAddF32.c:120:    sigB = (sigB | 0x00800000)<<7;
pk/softfloat/s_mulAddF32.c:137:    sigC = (sigC | 0x00800000)<<6;
pk/softfloat/s_mulAddF32.c:213:    if ( ! (expC | sigC) && (signProd != signC) ) {
pk/softfloat/s_roundMToUI64.c:64:            if ( !(sig | sigExtra) ) return 0;
pk/softfloat/extF80_sqrt.c:152:            if ( rem.v64 | rem.v0 ) sigZExtra |= 1;
pk/softfloat/f128_rem.c:84:            (sigA.v64 | sigA.v0) || ((expB == 0x7FFF) && (sigB.v64 | sigB.v0))
pk/softfloat/f128_rem.c:91:        if ( sigB.v64 | sigB.v0 ) goto propagateNaN;
pk/softfloat/f128_rem.c:97:        if ( ! (sigB.v64 | sigB.v0) ) goto invalid;
pk/softfloat/f128_rem.c:103:        if ( ! (sigA.v64 | sigA.v0) ) return a;
pk/softfloat/f128_rem.c:164:            || (! (meanRem.v64 | meanRem.v0) && (q & 1))
pk/softfloat/f64_lt_quiet.c:68:            ? signA && ((uiA | uiB) & UINT64_C( 0x7FFFFFFFFFFFFFFF ))
pk/softfloat/s_addMagsF16.c:78:            if ( sigA | sigB ) goto propagateNaN;
pk/softfloat/s_addMagsF16.c:104:                if ( expA | sigA ) goto addEpsilon;
pk/softfloat/s_addMagsF16.c:108:            sigX = sigB | 0x0400;
pk/softfloat/s_addMagsF16.c:120:                if ( expB | sigB ) goto addEpsilon;
pk/softfloat/s_addMagsF16.c:124:            sigX = sigA | 0x0400;
pk/softfloat/s_addMagsF16.c:163:                    softfloat_flag_overflow | softfloat_flag_inexact );
pk/softfloat/extF80_mul.c:91:        magBits = expB | sigB;
pk/softfloat/extF80_mul.c:96:        magBits = expA | sigA;
pk/softfloat/f64_to_f32.c:76:    if ( ! (exp | frac32) ) {
pk/softfloat/f64_to_f32.c:82:    return softfloat_roundPackToF32( sign, exp - 0x381, frac32 | 0x40000000 );
pk/softfloat/s_mulAddF64.c:86:        magBits = expB | sigB;
pk/softfloat/s_mulAddF64.c:91:        magBits = expA | sigA;
pk/softfloat/s_mulAddF64.c:119:    sigA = (sigA | UINT64_C( 0x0010000000000000 ))<<10;
pk/softfloat/s_mulAddF64.c:120:    sigB = (sigB | UINT64_C( 0x0010000000000000 ))<<10;
pk/softfloat/s_mulAddF64.c:138:    sigC = (sigC | UINT64_C( 0x0010000000000000 ))<<9;
pk/softfloat/s_mulAddF64.c:178:            if ( ! (sig128Z.v64 | sig128Z.v0) ) goto completeCancellation;
pk/softfloat/s_mulAddF64.c:232:    if ( ! (expC | sigC) && (signZ != signC) ) {
pk/softfloat/s_mulAddF64.c:285:        magBits = expB | sigB;
pk/softfloat/s_mulAddF64.c:290:        magBits = expA | sigA;
pk/softfloat/s_mulAddF64.c:318:    sigA = (sigA | UINT64_C( 0x0010000000000000 ))<<10;
pk/softfloat/s_mulAddF64.c:319:    sigB = (sigB | UINT64_C( 0x0010000000000000 ))<<11;
pk/softfloat/s_mulAddF64.c:322:        (uint64_t) sig128Z[indexWord( 4, 3 )]<<32 | sig128Z[indexWord( 4, 2 )];
pk/softfloat/s_mulAddF64.c:337:    sigC = (sigC | UINT64_C( 0x0010000000000000 ))<<10;
pk/softfloat/s_mulAddF64.c:483:    if ( ! (expC | sigC) && (signZ != signC) ) {
pk/softfloat/f64_div.c:97:            if ( ! (expA | sigA) ) goto invalid;
pk/softfloat/extF80_lt.c:68:            ? signA && (((uiA64 | uiB64) & 0x7FFF) | uiA0 | uiB0)
pk/softfloat/s_shiftRightJam128.c:62:                : ((a64 | a0) != 0);
pk/softfloat/f32_lt.c:62:        (signA != signB) ? signA && ((uint32_t) ((uiA | uiB)<<1) != 0)
pk/softfloat/extF80M_le_quiet.c:92:        return signA || ! (uiA0 | uiB0);
pk/softfloat/f128M_to_i64_r_minMag.c:85:        uiZ = (uint64_t) sig[indexWord( 4, 2 )]<<32 | sig[indexWord( 4, 1 )];
pk/softfloat/f64_rem.c:105:    rem = sigA | UINT64_C( 0x0010000000000000 );
pk/softfloat/f128M_to_f16.c:93:    if ( ! (exp | frac16) ) {
pk/softfloat/f128M_to_f16.c:103:    return softfloat_roundPackToF16( sign, exp, frac16 | 0x4000 );
pk/softfloat/extF80M_sqrt.c:109:        ((uint64_t) rem96[indexWord( 3, 2 )]<<32 | rem96[indexWord( 3, 1 )])
pk/softfloat/extF80M_sqrt.c:132:    rem64 = (uint64_t) rem32<<32 | rem[indexWord( 4, 2 )];
pk/softfloat/f128M_lt.c:73:        if ( (uiA96 | uiB96) & 0x7FFFFFFF ) return true;
pk/softfloat/f128M_lt.c:76:        if ( wordA | wordB ) return true;
pk/softfloat/f128M_lt.c:79:        if ( wordA | wordB ) return true;
pk/softfloat/f128M_lt.c:82:        return ((wordA | wordB) != 0);
pk/softfloat/f128_lt.c:66:                  && (((uiA64 | uiB64) & UINT64_C( 0x7FFFFFFFFFFFFFFF ))
pk/softfloat/f128_lt.c:67:                          | uiA0 | uiB0)
pk/softfloat/s_addMagsF64.c:73:            if ( sigA | sigB ) goto propagateNaN;
pk/softfloat/extF80_to_ui64_r_minMag.c:64:        if ( exact && (exp | sig) ) {
pk/softfloat/s_subMagsExtF80.c:77:        if ( (sigA | sigB) & UINT64_C( 0x7FFFFFFFFFFFFFFF ) ) {
pk/softfloat/s_roundPackMToExtF80M.c:213:                softfloat_flag_overflow | softfloat_flag_inexact );
pk/softfloat/f128M_div.c:119:            ((uint64_t) sigB[indexWord( 4, 3 )]<<32 | sigB[indexWord( 4, 2 )])
pk/softfloat/f16_lt_quiet.c:67:        (signA != signB) ? signA && ((uint16_t) ((uiA | uiB)<<1) != 0)
pk/softfloat/f128M_to_f32.c:73:        (uint64_t) fracF128UI96( uiA96 )<<32 | aWPtr[indexWord( 4, 2 )]
pk/softfloat/f128M_to_f32.c:89:    if ( ! (exp | frac32) ) {
pk/softfloat/f128M_to_f32.c:99:    return softfloat_roundPackToF32( sign, exp, frac32 | 0x40000000 );
pk/softfloat/s_shortShiftLeftM.c:61:        zPtr[index] = partWordZ | wordA>>(uNegDist & 31);
pk/softfloat/f64_to_f16.c:76:    if ( ! (exp | frac16) ) {
pk/softfloat/f64_to_f16.c:82:    return softfloat_roundPackToF16( sign, exp - 0x3F1, frac16 | 0x4000 );
pk/softfloat/f128M_to_i32_r_minMag.c:72:    sig64 = (uint64_t) fracF128UI96( uiA96 )<<32 | aWPtr[indexWord( 4, 2 )];
pk/softfloat/f128M_to_i32_r_minMag.c:77:        if ( exact && (exp | sig64) ) {
pk/softfloat/f128M_le_quiet.c:76:        if ( (uiA96 | uiB96) & 0x7FFFFFFF ) return false;
pk/softfloat/f128M_le_quiet.c:79:        if ( wordA | wordB ) return false;
pk/softfloat/f128M_le_quiet.c:82:        if ( wordA | wordB ) return false;
pk/softfloat/f128M_le_quiet.c:85:        return ((wordA | wordB) == 0);
pk/softfloat/f32_to_ui64_r_minMag.c:64:        if ( exact && (exp | sig) ) {
pk/softfloat/f128_to_i32_r_minMag.c:65:        if ( exact && (exp | sig64) ) {
pk/softfloat/f128M_to_f64.c:73:    frac64 = (uint64_t) fracF128UI96( uiA96 )<<32 | aWPtr[indexWord( 4, 2 )];
pk/softfloat/f128M_to_f64.c:88:    frac64 = frac64<<14 | frac32>>18;
pk/softfloat/f128M_to_f64.c:90:    if ( ! (exp | frac64) ) {
pk/softfloat/f128M_to_f64.c:102:            sign, exp, frac64 | UINT64_C( 0x4000000000000000 ) );
pk/softfloat/s_mul64To128.c:57:    z.v64 += (uint_fast64_t) (mid < mid1)<<32 | mid>>32;
pk/softfloat/f128M_to_i32.c:72:    sig64 = (uint64_t) fracF128UI96( uiA96 )<<32 | aWPtr[indexWord( 4, 2 )];
pk/softfloat/f128M_sqrt.c:106:    rem64 = (uint64_t) rem[indexWord( 4, 3 )]<<32 | rem[indexWord( 4, 2 )];
pk/softfloat/f128M_sqrt.c:143:    rem64 = (uint64_t) rem32<<32 | y[indexWord( 4, 2 )];
pk/softfloat/f128M_sqrt.c:164:    rem64 = (uint64_t) rem32<<32 | rem[indexWord( 6, 4 )];
pk/softfloat/extF80_to_i64_r_minMag.c:64:        if ( exact && (exp | sig) ) {
pk/softfloat/f64_to_ui32_r_minMag.c:64:        if ( exact && (exp | sig) ) {
pk/softfloat/f128_to_f32.c:77:    if ( ! (exp | frac32) ) {
pk/softfloat/f128_to_f32.c:87:    return softfloat_roundPackToF32( sign, exp, frac32 | 0x40000000 );
pk/softfloat/s_roundPackToF64.c:89:                softfloat_flag_overflow | softfloat_flag_inexact );
pk/softfloat/extF80_le_quiet.c:73:            ? signA || ! (((uiA64 | uiB64) & 0x7FFF) | uiA0 | uiB0)
pk/softfloat/s_roundPackToF32.c:85:                softfloat_flag_overflow | softfloat_flag_inexact );
pk/softfloat/f16_mul.c:81:        magBits = expB | sigB;
pk/softfloat/f16_mul.c:86:        magBits = expA | sigA;
pk/softfloat/f16_mul.c:106:    sigA = (sigA | 0x0400)<<4;
pk/softfloat/f16_mul.c:107:    sigB = (sigB | 0x0400)<<5;
pk/softfloat/s_subMagsF32.c:72:            if ( sigA | sigB ) goto propagateNaN;
pk/softfloat/s_subMagsF32.c:114:            sigX = sigB | 0x40000000;
pk/softfloat/s_subMagsF32.c:126:            sigX = sigA | 0x40000000;
pk/softfloat/f16_to_i64_r_minMag.c:64:        if ( exact && (exp | frac) ) {
pk/softfloat/f16_to_i64_r_minMag.c:80:    alignedSig = (int_fast32_t) (frac | 0x0400)<<shiftDist;
pk/softfloat/s_addMagsF32.c:73:            if ( sigA | sigB ) goto propagateNaN;
pk/softfloat/f16_eq.c:63:    return (uiA == uiB) || ! (uint16_t) ((uiA | uiB)<<1);
pk/softfloat/s_addExtF80M.c:131:                    sigZ = sigZ<<1 | sigZExtra>>31;
pk/softfloat/f128_to_ui32_r_minMag.c:65:        if ( exact && (exp | sig64) ) {
pk/softfloat/extF80_le.c:68:            ? signA || ! (((uiA64 | uiB64) & 0x7FFF) | uiA0 | uiB0)
pk/softfloat/f64_to_i64_r_minMag.c:84:            if ( exact && (exp | sig) ) {
pk/softfloat/f32_rem.c:100:    rem = sigA | 0x00800000;
pk/softfloat/f16_to_extF80.c:94:    uiZ0  = (uint_fast64_t) (frac | 0x0400)<<53;
pk/softfloat/s_mul64To128M.c:56:    z64 += (uint64_t) (mid < mid1)<<32 | mid>>32;
pk/softfloat/f128_to_f16.c:77:    if ( ! (exp | frac16) ) {
pk/softfloat/f128_to_f16.c:87:    return softfloat_roundPackToF16( sign, exp, frac16 | 0x4000 );
pk/softfloat/s_subMagsF64.c:72:            if ( sigA | sigB ) goto propagateNaN;
pk/softfloat/f16_rem.c:102:    rem = sigA | 0x0400;
pk/softfloat/f16_le_quiet.c:67:        (signA != signB) ? signA || ! (uint16_t) ((uiA | uiB)<<1)
pk/softfloat/f128_to_f64.c:68:        if ( frac64 | frac0 ) {
pk/softfloat/f128_to_f64.c:80:    if ( ! (exp | frac64) ) {
pk/softfloat/f128_to_f64.c:92:            sign, exp, frac64 | UINT64_C( 0x4000000000000000 ) );
pk/softfloat/extF80_to_ui32_r_minMag.c:64:        if ( exact && (exp | sig) ) {
pk/softfloat/f16_to_ui32_r_minMag.c:64:        if ( exact && (exp | frac) ) {
pk/softfloat/f16_to_ui32_r_minMag.c:80:    alignedSig = (uint_fast32_t) (frac | 0x0400)<<shiftDist;
pk/softfloat/extF80_to_i32_r_minMag.c:64:        if ( exact && (exp | sig) ) {
pk/softfloat/extF80_to_f16.c:78:    if ( ! (exp | sig16) ) {
pk/softfloat/extF80_roundToInt.c:91:        uiZ64 = signUI64 | exp;
pk/softfloat/extF80_roundToInt.c:117:        uiZ64 = signUI64 | 0x3FFF;
pk/softfloat/extF80_roundToInt.c:123:    uiZ64 = signUI64 | exp;
pk/softfloat/f64_mul.c:85:        magBits = expB | sigB;
pk/softfloat/f64_mul.c:90:        magBits = expA | sigA;
pk/softfloat/f64_mul.c:110:    sigA = (sigA | UINT64_C( 0x0010000000000000 ))<<10;
pk/softfloat/f64_mul.c:111:    sigB = (sigB | UINT64_C( 0x0010000000000000 ))<<11;
pk/softfloat/f64_mul.c:118:        (uint64_t) sig128Z[indexWord( 4, 3 )]<<32 | sig128Z[indexWord( 4, 2 )];
pk/softfloat/s_subMagsF128.c:73:        if ( sigA.v64 | sigA.v0 | sigB.v64 | sigB.v0 ) goto propagateNaN;
pk/softfloat/s_subMagsF128.c:92:        if ( sigB.v64 | sigB.v0 ) goto propagateNaN;
pk/softfloat/s_subMagsF128.c:113:        if ( sigA.v64 | sigA.v0 ) goto propagateNaN;
pk/softfloat/s_subMagsF16.c:73:            if ( sigA | sigB ) goto propagateNaN;
pk/softfloat/s_subMagsF16.c:114:                if ( expA | sigA ) goto subEpsilon;
pk/softfloat/s_subMagsF16.c:118:            sigX = sigB | 0x0400;
pk/softfloat/s_subMagsF16.c:130:                if ( expB | sigB ) goto subEpsilon;
pk/softfloat/s_subMagsF16.c:134:            sigX = sigA | 0x0400;
pk/softfloat/extF80_eq_signaling.c:64:        && ((uiA64 == uiB64) || (! uiA0 && ! ((uiA64 | uiB64) & 0x7FFF)));
pk/softfloat/s_roundPackMToF128M.c:107:                softfloat_flag_overflow | softfloat_flag_inexact );
pk/softfloat/f32_lt_quiet.c:67:        (signA != signB) ? signA && ((uint32_t) ((uiA | uiB)<<1) != 0)
pk/softfloat/s_normRoundPackToF128.c:66:            uZ.ui.v64 = packToF128UI64( sign, sig64 | sig0 ? exp : 0, sig64 );
pk/softfloat/f32_le.c:62:        (signA != signB) ? signA || ! (uint32_t) ((uiA | uiB)<<1)
pk/softfloat/s_roundPackToExtF80.c:209:                softfloat_flag_overflow | softfloat_flag_inexact );
pk/softfloat/f128_to_ui64.c:74:                (exp == 0x7FFF) && (sig64 | sig0) ? ui64_fromNaN
pk/softfloat/s_compareNonnormExtF80M.c:62:        if ( ! (sigA | sigB) ) return 0;
pk/softfloat/f32_div.c:100:            if ( ! (expA | sigA) ) goto invalid;
pk/softfloat/s_mulAddF128.c:97:            (sigA.v64 | sigA.v0) || ((expB == 0x7FFF) && (sigB.v64 | sigB.v0))
pk/softfloat/s_mulAddF128.c:101:        magBits = expB | sigB.v64 | sigB.v0;
pk/softfloat/s_mulAddF128.c:105:        if ( sigB.v64 | sigB.v0 ) goto propagateNaN_ABC;
pk/softfloat/s_mulAddF128.c:106:        magBits = expA | sigA.v64 | sigA.v0;
pk/softfloat/s_mulAddF128.c:110:        if ( sigC.v64 | sigC.v0 ) {
pk/softfloat/s_mulAddF128.c:122:        if ( ! (sigA.v64 | sigA.v0) ) goto zeroProd;
pk/softfloat/s_mulAddF128.c:128:        if ( ! (sigB.v64 | sigB.v0) ) goto zeroProd;
pk/softfloat/s_mulAddF128.c:149:        if ( ! (sigC.v64 | sigC.v0) ) {
pk/softfloat/s_mulAddF128.c:242:                ! (sigZ.v64 | sigZ.v0) && ! sig256Z[indexWord( 4, 1 )]
pk/softfloat/s_mulAddF128.c:324:        if ( sigC.v64 | sigC.v0 ) goto propagateNaN_ZC;
pk/softfloat/s_mulAddF128.c:338:    if ( ! (expC | sigC.v64 | sigC.v0) && (signZ != signC) ) {
pk/softfloat/s_mulAddF16.c:86:        magBits = expB | sigB;
pk/softfloat/s_mulAddF16.c:91:        magBits = expA | sigA;
pk/softfloat/s_mulAddF16.c:119:    sigA = (sigA | 0x0400)<<4;
pk/softfloat/s_mulAddF16.c:120:    sigB = (sigB | 0x0400)<<4;
pk/softfloat/s_mulAddF16.c:137:    sigC = (sigC | 0x0400)<<3;
pk/softfloat/s_mulAddF16.c:215:    if ( ! (expC | sigC) && (signProd != signC) ) {
pk/softfloat/f32_sqrt.c:77:        if ( ! (expA | sigA) ) return a;
pk/softfloat/f32_sqrt.c:92:    sigA = (sigA | 0x00800000)<<8;
pk/softfloat/f16_div.c:104:            if ( ! (expA | sigA) ) goto invalid;
pk/softfloat/f128_eq_signaling.c:63:            || (! uiA0 && ! ((uiA64 | uiB64) & UINT64_C( 0x7FFFFFFFFFFFFFFF )))
pk/softfloat/extF80_div.c:163:        if ( rem.v64 | rem.v0 ) q |= 1;
pk/softfloat/extF80_lt_quiet.c:73:            ? signA && (((uiA64 | uiB64) & 0x7FFF) | uiA0 | uiB0)
pk/softfloat/f32_le_quiet.c:67:        (signA != signB) ? signA || ! (uint32_t) ((uiA | uiB)<<1)
pk/softfloat/f16_to_i32_r_minMag.c:64:        if ( exact && (exp | frac) ) {
pk/softfloat/f16_to_i32_r_minMag.c:80:    alignedSig = (int_fast32_t) (frac | 0x0400)<<shiftDist;
pk/softfloat/primitives.h:273:    z.v64 = a64<<dist | a0>>(-dist & 63);
pk/softfloat/f128_le.c:66:                  || ! (((uiA64 | uiB64) & UINT64_C( 0x7FFFFFFFFFFFFFFF ))
pk/softfloat/f128_le.c:67:                            | uiA0 | uiB0)
pk/softfloat/f128_to_ui64_r_minMag.c:73:        z = sig64<<negShiftDist | sig0>>(shiftDist & 63);
pk/softfloat/f128_to_ui64_r_minMag.c:81:            if ( exact && (exp | sig64 | sig0) ) {
pk/softfloat/f128_to_ui64_r_minMag.c:101:        (exp == 0x7FFF) && (sig64 | sig0) ? ui64_fromNaN
pk/softfloat/f64_le_quiet.c:68:            ? signA || ! ((uiA | uiB) & UINT64_C( 0x7FFFFFFFFFFFFFFF ))
pk/softfloat/f128M_eq_signaling.c:75:        possibleOppositeZeros = (((uiA96 | uiB96) & 0x7FFFFFFF) == 0);
pk/softfloat/f128M_eq_signaling.c:78:    mashWord = wordA | wordB;
pk/softfloat/f128M_eq_signaling.c:82:    mashWord |= wordA | wordB;
pk/softfloat/f128M_eq_signaling.c:87:            && (! possibleOppositeZeros || ((mashWord | wordA | wordB) == 0));
pk/softfloat/f16_sqrt.c:84:        if ( ! (expA | sigA) ) return a;
pk/softfloat/f128M_to_ui32.c:72:    sig64 = (uint64_t) fracF128UI96( uiA96 )<<32 | aWPtr[indexWord( 4, 2 )];
pk/softfloat/f16_eq_signaling.c:58:    return (uiA == uiB) || ! (uint16_t) ((uiA | uiB)<<1);
pk/softfloat/extF80M_le.c:86:        return signA || ! (uiA0 | uiB0);
pk/softfloat/f128_div.c:90:        if ( sigA.v64 | sigA.v0 ) goto propagateNaN;
pk/softfloat/f128_div.c:92:            if ( sigB.v64 | sigB.v0 ) goto propagateNaN;
pk/softfloat/f128_div.c:98:        if ( sigB.v64 | sigB.v0 ) goto propagateNaN;
pk/softfloat/f128_div.c:104:        if ( ! (sigB.v64 | sigB.v0) ) {
pk/softfloat/f128_div.c:105:            if ( ! (expA | sigA.v64 | sigA.v0) ) goto invalid;
pk/softfloat/f128_div.c:114:        if ( ! (sigA.v64 | sigA.v0) ) goto zero;
pk/softfloat/f128_div.c:158:        if ( rem.v64 | rem.v0 ) q |= 1;
pk/softfloat/f128_eq.c:69:            || (! uiA0 && ! ((uiA64 | uiB64) & UINT64_C( 0x7FFFFFFFFFFFFFFF )))
pk/softfloat/f128_to_i64_r_minMag.c:82:                (exp == 0x7FFF) && (sig64 | sig0) ? i64_fromNaN
pk/softfloat/f128_to_i64_r_minMag.c:89:        absZ = sig64<<negShiftDist | sig0>>(shiftDist & 63);
pk/softfloat/f128_to_i64_r_minMag.c:97:            if ( exact && (exp | sig64 | sig0) ) {
pk/softfloat/f128_mul.c:88:            (sigA.v64 | sigA.v0) || ((expB == 0x7FFF) && (sigB.v64 | sigB.v0))
pk/softfloat/f128_mul.c:92:        magBits = expB | sigB.v64 | sigB.v0;
pk/softfloat/f128_mul.c:96:        if ( sigB.v64 | sigB.v0 ) goto propagateNaN;
pk/softfloat/f128_mul.c:97:        magBits = expA | sigA.v64 | sigA.v0;
pk/softfloat/f128_mul.c:103:        if ( ! (sigA.v64 | sigA.v0) ) goto zero;
pk/softfloat/f128_mul.c:109:        if ( ! (sigB.v64 | sigB.v0) ) goto zero;
pk/softfloat/f32_eq.c:63:    return (uiA == uiB) || ! (uint32_t) ((uiA | uiB)<<1);
pk/softfloat/f128_to_extF80.c:71:        if ( frac64 | frac0 ) {
pk/softfloat/f128_to_extF80.c:85:        if ( ! (frac64 | frac0) ) {
pk/softfloat/f128_to_extF80.c:99:            frac64 | UINT64_C( 0x0001000000000000 ), frac0, 15 );
pk/softfloat/extF80_to_f32.c:78:    if ( ! (exp | sig32) ) {
pk/softfloat/f64_sqrt.c:79:        if ( ! (expA | sigA) ) return a;
pk/softfloat/f64_sqrt.c:109:    sigZ = ((uint_fast64_t) sig32Z<<32 | 1<<5) + ((uint_fast64_t) q<<3);
pk/softfloat/f32_eq_signaling.c:58:    return (uiA == uiB) || ! (uint32_t) ((uiA | uiB)<<1);
pk/softfloat/s_shortShiftLeft128.c:48:    z.v64 = a64<<dist | a0>>(-dist & 63);
pk/softfloat/extF80_eq.c:70:        && ((uiA64 == uiB64) || (! uiA0 && ! ((uiA64 | uiB64) & 0x7FFF)));
pk/softfloat/f128M_le.c:73:        if ( (uiA96 | uiB96) & 0x7FFFFFFF ) return false;
pk/softfloat/f128M_le.c:76:        if ( wordA | wordB ) return false;
pk/softfloat/f128M_le.c:79:        if ( wordA | wordB ) return false;
pk/softfloat/f128M_le.c:82:        return ((wordA | wordB) == 0);
pk/softfloat/f64_to_i32_r_minMag.c:64:        if ( exact && (exp | sig) ) {
pk/softfloat/f128_le_quiet.c:72:                  || ! (((uiA64 | uiB64) & UINT64_C( 0x7FFFFFFFFFFFFFFF ))
pk/softfloat/f128_le_quiet.c:73:                            | uiA0 | uiB0)
pk/softfloat/s_addMagsF128.c:72:            if ( sigA.v64 | sigA.v0 | sigB.v64 | sigB.v0 ) goto propagateNaN;
pk/softfloat/s_addMagsF128.c:90:            if ( sigB.v64 | sigB.v0 ) goto propagateNaN;
pk/softfloat/s_addMagsF128.c:109:            if ( sigA.v64 | sigA.v0 ) goto propagateNaN;
pk/softfloat/s_addMagsF128.c:130:            sigA.v64 | UINT64_C( 0x0001000000000000 ),
pk/softfloat/f128_sqrt.c:75:        if ( sigA.v64 | sigA.v0 ) {
pk/softfloat/f128_sqrt.c:85:        if ( ! (expA | sigA.v64 | sigA.v0) ) return a;
pk/softfloat/f128_sqrt.c:91:        if ( ! (sigA.v64 | sigA.v0) ) return a;
pk/softfloat/f128_sqrt.c:179:            if ( term.v64 | term.v0 | y.v0 ) {
pk/softfloat/s_roundPackToF16.c:85:                softfloat_flag_overflow | softfloat_flag_inexact );
pk/softfloat/f32_to_extF80.c:94:    uiZ0  = (uint_fast64_t) (frac | 0x00800000)<<40;
pk/softfloat/f32_to_f16.c:76:    if ( ! (exp | frac16) ) {
pk/softfloat/f32_to_f16.c:82:    return softfloat_roundPackToF16( sign, exp - 0x71, frac16 | 0x4000 );
pk/softfloat/extF80M_roundToInt.c:122:        uiZ64 = signUI64 | 0x3FFF;
pk/softfloat/extF80M_roundToInt.c:138:        uiZ64 = signUI64 | exp;
pk/softfloat/extF80M_roundToInt.c:143:    uiZ64 = signUI64 | exp;
pk/softfloat/extF80_to_f64.c:66:    if ( ! (exp | sig) ) {
pk/softfloat/f16_to_ui64_r_minMag.c:64:        if ( exact && (exp | frac) ) {
pk/softfloat/f16_to_ui64_r_minMag.c:80:    alignedSig = (uint_fast32_t) (frac | 0x0400)<<shiftDist;
pk/softfloat/f64_to_ui64_r_minMag.c:64:        if ( exact && (exp | sig) ) {
pk/softfloat/f64_to_ui64_r_minMag.c:75:        z = (sig | UINT64_C( 0x0010000000000000 ))<<-shiftDist;
pk/softfloat/extF80M_lt.c:86:        return signA && ((uiA0 | uiB0) != 0);
pk/softfloat/f128M_eq.c:71:        possibleOppositeZeros = (((uiA96 | uiB96) & 0x7FFFFFFF) == 0);
pk/softfloat/f128M_eq.c:74:    mashWord = wordA | wordB;
pk/softfloat/f128M_eq.c:78:    mashWord |= wordA | wordB;
pk/softfloat/f128M_eq.c:82:    if ( possibleOppositeZeros && ((mashWord | wordA | wordB) != 0) ) {
pk/softfloat/f64_le.c:63:            ? signA || ! ((uiA | uiB) & UINT64_C( 0x7FFFFFFFFFFFFFFF ))
pk/softfloat/s_addMagsExtF80.c:77:            if ( (sigA | sigB) & UINT64_C( 0x7FFFFFFFFFFFFFFF ) ) {
pk/softfloat/s_addMagsExtF80.c:137:    sigZ = sig64Extra.v | UINT64_C( 0x8000000000000000 );
pk/softfloat/f64_eq.c:63:    return (uiA == uiB) || ! ((uiA | uiB) & UINT64_C( 0x7FFFFFFFFFFFFFFF ));
pk/softfloat/f128M_rem.c:113:                ((uint64_t) x[indexWord( 4, 3 )]<<32 | x[indexWord( 4, 2 )])
pk/softfloat/f64_eq_signaling.c:58:    return (uiA == uiB) || ! ((uiA | uiB) & UINT64_C( 0x7FFFFFFFFFFFFFFF ));
pk/softfloat/f128M_lt_quiet.c:76:        if ( (uiA96 | uiB96) & 0x7FFFFFFF ) return true;
pk/softfloat/f128M_lt_quiet.c:79:        if ( wordA | wordB ) return true;
pk/softfloat/f128M_lt_quiet.c:82:        if ( wordA | wordB ) return true;
pk/softfloat/f128M_lt_quiet.c:85:        return ((wordA | wordB) != 0);
pk/softfloat/f32_mul.c:80:        magBits = expB | sigB;
pk/softfloat/f32_mul.c:85:        magBits = expA | sigA;
pk/softfloat/f32_mul.c:105:    sigA = (sigA | 0x00800000)<<7;
pk/softfloat/f32_mul.c:106:    sigB = (sigB | 0x00800000)<<8;
pk/softfloat/f128M_to_ui64_r_minMag.c:84:        z = (uint64_t) sig[indexWord( 4, 2 )]<<32 | sig[indexWord( 4, 1 )];
pk/softfloat/f32_to_i64_r_minMag.c:65:        if ( exact && (exp | sig) ) {
pk/softfloat/f16_le.c:62:        (signA != signB) ? signA || ! (uint16_t) ((uiA | uiB)<<1)
pk/softfloat/extF80M_lt_quiet.c:92:        return signA && ((uiA0 | uiB0) != 0);
pk/softfloat/f32_to_i32_r_minMag.c:64:        if ( exact && (exp | sig) ) {
pk/softfloat/f32_to_i32_r_minMag.c:81:    sig = (sig | 0x00800000)<<8;
pk/softfloat/f128M_to_ui32_r_minMag.c:70:    sig64 = (uint64_t) fracF128UI96( uiA96 )<<32 | aWPtr[indexWord( 4, 2 )];
pk/softfloat/f128M_to_ui32_r_minMag.c:76:        if ( exact && (exp | sig64) ) {
pk/softfloat/s_roundPackToF128.c:120:                softfloat_flag_overflow | softfloat_flag_inexact );
pk/softfloat/s_roundPackToF128.c:158:        if ( ! (sig64 | sig0) ) exp = 0;
pk/softfloat/s_roundToUI64.c:63:            if ( !(sig | sigExtra) ) return 0;
pk/softfloat/f32_to_ui32_r_minMag.c:64:        if ( exact && (exp | sig) ) {
pk/softfloat/f32_to_ui32_r_minMag.c:80:    sig = (sig | 0x00800000)<<8;
pk/softfloat/extF80_rem.c:184:            || (! (meanRem.v64 | meanRem.v0) && (q & 1))
pk/softfloat/extF80_rem.c:195:            signRem, rem.v64 | rem.v0 ? expB + 32 : 0, rem.v64, rem.v0, 80 );
pk/softfloat/f128_lt_quiet.c:72:                  && (((uiA64 | uiB64) & UINT64_C( 0x7FFFFFFFFFFFFFFF ))
pk/softfloat/f128_lt_quiet.c:73:                          | uiA0 | uiB0)
pk/softfloat/f128_to_i64.c:73:                (exp == 0x7FFF) && (sig64 | sig0) ? i64_fromNaN
pk/softfloat/f64_lt.c:63:            ? signA && ((uiA | uiB) & UINT64_C( 0x7FFFFFFFFFFFFFFF ))
pk/softfloat/f128_to_i32.c:65:    if ( (exp == 0x7FFF) && (sig64 | sig0) ) {
pk/softfloat/f64_to_extF80.c:94:    uiZ0  = (frac | UINT64_C( 0x0010000000000000 ))<<11;
pk/softfloat/f16_lt.c:62:        (signA != signB) ? signA && ((uint16_t) ((uiA | uiB)<<1) != 0)
pk/bbl/bbl.c:87:  cfg |= (PMP_NAPOT | PMP_R | PMP_W | PMP_X) << 16;
pk/Makefile.in:258:	$(RUN) $(RUNFLAGS) ./$$< default | tee $$@
pk/configure:566:ac_hostname=`(hostname || uname -n) 2>/dev/null | sed 1q`
pk/configure:775:  -bindir | --bindir | --bindi | --bind | --bin | --bi)
pk/configure:780:  -build | --build | --buil | --bui | --bu)
pk/configure:785:  -cache-file | --cache-file | --cache-fil | --cache-fi \
pk/configure:786:  | --cache-f | --cache- | --cache | --cach | --cac | --ca | --c)
pk/configure:792:  --config-cache | -C)
pk/configure:795:  -datadir | --datadir | --datadi | --datad)
pk/configure:800:  -datarootdir | --datarootdir | --datarootdi | --datarootd | --dataroot \
pk/configure:801:  | --dataroo | --dataro | --datar)
pk/configure:823:  -docdir | --docdir | --docdi | --doc | --do)
pk/configure:828:  -dvidir | --dvidir | --dvidi | --dvid | --dvi | --dv)
pk/configure:849:  -exec-prefix | --exec_prefix | --exec-prefix | --exec-prefi \
pk/configure:850:  | --exec-pref | --exec-pre | --exec-pr | --exec-p | --exec- \
pk/configure:851:  | --exec | --exe | --ex)
pk/configure:858:  -gas | --gas | --ga | --g)
pk/configure:862:  -help | --help | --hel | --he | -h)
pk/configure:869:  -host | --host | --hos | --ho)
pk/configure:874:  -htmldir | --htmldir | --htmldi | --htmld | --html | --htm | --ht)
pk/configure:880:  -includedir | --includedir | --includedi | --included | --include \
pk/configure:881:  | --includ | --inclu | --incl | --inc)
pk/configure:887:  -infodir | --infodir | --infodi | --infod | --info | --inf)
pk/configure:892:  -libdir | --libdir | --libdi | --libd)
pk/configure:897:  -libexecdir | --libexecdir | --libexecdi | --libexecd | --libexec \
pk/configure:898:  | --libexe | --libex | --libe)
pk/configure:904:  -localedir | --localedir | --localedi | --localed | --locale)
pk/configure:909:  -localstatedir | --localstatedir | --localstatedi | --localstated \
pk/configure:910:  | --localstate | --localstat | --localsta | --localst | --locals)
pk/configure:916:  -mandir | --mandir | --mandi | --mand | --man | --ma | --m)
pk/configure:921:  -nfp | --nfp | --nf)
pk/configure:925:  -no-create | --no-create | --no-creat | --no-crea | --no-cre \
pk/configure:926:  | --no-cr | --no-c | -n)
pk/configure:929:  -no-recursion | --no-recursion | --no-recursio | --no-recursi \
pk/configure:930:  | --no-recurs | --no-recur | --no-recu | --no-rec | --no-re | --no-r)
pk/configure:933:  -oldincludedir | --oldincludedir | --oldincludedi | --oldincluded \
pk/configure:934:  | --oldinclude | --oldinclud | --oldinclu | --oldincl | --oldinc \
pk/configure:935:  | --oldin | --oldi | --old | --ol | --o)
pk/configure:942:  -prefix | --prefix | --prefi | --pref | --pre | --pr | --p)
pk/configure:947:  -program-prefix | --program-prefix | --program-prefi | --program-pref \
pk/configure:948:  | --program-pre | --program-pr | --program-p)
pk/configure:954:  -program-suffix | --program-suffix | --program-suffi | --program-suff \
pk/configure:955:  | --program-suf | --program-su | --program-s)
pk/configure:961:  -program-transform-name | --program-transform-name \
pk/configure:962:  | --program-transform-nam | --program-transform-na \
pk/configure:963:  | --program-transform-n | --program-transform- \
pk/configure:964:  | --program-transform | --program-transfor \
pk/configure:965:  | --program-transfo | --program-transf \
pk/configure:966:  | --program-trans | --program-tran \
pk/configure:967:  | --progr-tra | --program-tr | --program-t)
pk/configure:978:  -pdfdir | --pdfdir | --pdfdi | --pdfd | --pdf | --pd)
pk/configure:983:  -psdir | --psdir | --psdi | --psd | --ps)
pk/configure:988:  -q | -quiet | --quiet | --quie | --qui | --qu | --q \
pk/configure:989:  | -silent | --silent | --silen | --sile | --sil)
pk/configure:992:  -sbindir | --sbindir | --sbindi | --sbind | --sbin | --sbi | --sb)
pk/configure:998:  -sharedstatedir | --sharedstatedir | --sharedstatedi \
pk/configure:999:  | --sharedstated | --sharedstate | --sharedstat | --sharedsta \
pk/configure:1000:  | --sharedst | --shareds | --shared | --share | --shar \
pk/configure:1001:  | --sha | --sh)
pk/configure:1009:  -site | --site | --sit)
pk/configure:1014:  -srcdir | --srcdir | --srcdi | --srcd | --src | --sr)
pk/configure:1019:  -sysconfdir | --sysconfdir | --sysconfdi | --sysconfd | --sysconf \
pk/configure:1020:  | --syscon | --sysco | --sysc | --sys | --sy)
pk/configure:1026:  -target | --target | --targe | --targ | --tar | --ta | --t)
pk/configure:1031:  -v | -verbose | --verbose | --verbos | --verbo | --verb)
pk/configure:1034:  -version | --version | --versio | --versi | --vers | -V)
pk/configure:1073:  -x-includes | --x-includes | --x-include | --x-includ | --x-inclu \
pk/configure:1074:  | --x-incl | --x-inc | --x-in | --x-i)
pk/configure:1080:  -x-libraries | --x-libraries | --x-librarie | --x-librari \
pk/configure:1081:  | --x-librar | --x-libra | --x-libr | --x-lib | --x-li | --x-l)
pk/configure:1113:  ac_option=--`echo $ac_prev | sed 's/_/-/g'`
pk/configure:1307:     short | recursive ) echo "Configuration of RISC-V Proxy Kernel 1.0.0:";;
pk/configure:1371:  ac_top_builddir_sub=`$as_echo "$ac_dir_suffix" | sed 's|/[^\\/]*|/..|g;s|/||'`
pk/configure:1601:hostname = `(hostname || uname -n) 2>/dev/null | sed 1q`
pk/configure:1655:    -no-create | --no-c* | -n | -no-recursion | --no-r*) continue ;;
pk/configure:1656:    -q | -quiet | --quiet | --quie | --qui | --qu | --q \
pk/configure:1657:    | -silent | --silent | --silen | --sile | --sil)
pk/configure:1670:	  *=* | --config-cache | -C | -disable-* | --disable-* \
pk/configure:1671:	  | -enable-* | --enable-* | -gas | --g* | -nfp | --nf* \
pk/configure:1672:	  | -q | -quiet | --q* | -silent | --sil* | -v | -verb* \
pk/configure:1705:  for ac_var in `(set) 2>&1 | sed -n '\''s/^\([a-zA-Z_][a-zA-Z0-9_]*\)=.*/\1/p'\''`; do
pk/configure:1714:      _ | IFS | as_nl) ;; #(
pk/configure:1715:      BASH_ARGV | BASH_SOURCE) eval $ac_var= ;; #(
pk/configure:1746:    done | sort
pk/configure:1761:      done | sort
pk/configure:3888:  if echo a | $GREP -E '(a|b)' >/dev/null 2>&1
pk/configure:4568:  for ac_var in `(set) 2>&1 | sed -n 's/^\([a-zA-Z_][a-zA-Z0-9_]*\)=.*/\1/p'`; do
pk/configure:4577:      _ | IFS | as_nl) ;; #(
pk/configure:4578:      BASH_ARGV | BASH_SOURCE) eval $ac_var= ;; #(
pk/configure:5061:on `(hostname || uname -n) 2>/dev/null | sed 1q`
pk/configure:5153:  -recheck | --recheck | --rechec | --reche | --rech | --rec | --re | --r)
pk/configure:5155:  --version | --versio | --versi | --vers | --ver | --ve | --v | -V )
pk/configure:5157:  --config | --confi | --conf | --con | --co | --c )
pk/configure:5159:  --debug | --debu | --deb | --de | --d | -d )
pk/configure:5161:  --file | --fil | --fi | --f )
pk/configure:5169:  --header | --heade | --head | --hea )
pk/configure:5176:  --he | --h)
pk/configure:5180:  --help | --hel | -h )
pk/configure:5182:  -q | -quiet | --quiet | --quie | --qui | --qu | --q \
pk/configure:5183:  | -silent | --silent | --silen | --sile | --sil | --si | --s)
pk/configure:5292:ac_cr=`echo X | tr X '\015'`
pk/configure:5322:  ac_delim_n=`sed -n "s/.*$ac_delim\$/X/p" conf$$subs.awk | grep -c X`
pk/configure:5373:' <conf$$subs.awk | sed '
pk/configure:5510:' <confdefs.h | sed '
pk/configure:5518:/^[\t ]*#[\t ]*(define|undef)[\t ]+$ac_word_re([\t (]|\$)/ {
pk/configure:5653:  ac_top_builddir_sub=`$as_echo "$ac_dir_suffix" | sed 's|/[^\\/]*|/..|g;s|/||'`
pk/scripts/config.sub:81:    --time-stamp | --time* | -t )
pk/scripts/config.sub:83:    --version | -v )
pk/scripts/config.sub:85:    --help | --h* | -h )
pk/scripts/config.sub:117:  nto-qnx* | linux-gnu* | linux-android* | linux-dietlibc | linux-newlib* | \
pk/scripts/config.sub:147:	-unicom* | -ibm* | -next | -hp | -isi* | -apollo | -altos* | \
pk/scripts/config.sub:148:	-convergent* | -ncr* | -news | -32* | -3600* | -3100* | -hitachi* |\
pk/scripts/config.sub:149:	-c[123]* | -convex* | -sun | -crds | -omron* | -dg | -ultra | -tti* | \
pk/scripts/config.sub:150:	-harris | -dolphin | -highlevel | -gould | -cbm | -ns | -masscomp | \
pk/scripts/config.sub:151:	-apple | -axis | -knuth | -cray | -microblaze*)
pk/scripts/config.sub:158:	-sim | -cisco | -oki | -wec | -winbond)
pk/scripts/config.sub:192:		os=`echo $os | sed -e 's/sco3.2./sco3.2v/'`
pk/scripts/config.sub:235:	-mint | -mint[0-9]*)
pk/scripts/config.sub:245:	1750a | 580 \
pk/scripts/config.sub:247:	| aarch64 | aarch64_be \
pk/scripts/config.sub:248:	| alpha | alphaev[4-8] | alphaev56 | alphaev6[78] | alphapca5[67] \
pk/scripts/config.sub:249:	| alpha64 | alpha64ev[4-8] | alpha64ev56 | alpha64ev6[78] | alpha64pca5[67] \
pk/scripts/config.sub:251:	| arc | arceb \
pk/scripts/config.sub:252:	| arm | arm[bl]e | arme[lb] | armv[2-8] | armv[3-8][lb] | armv7[arm] \
pk/scripts/config.sub:253:	| avr | avr32 \
pk/scripts/config.sub:255:	| be32 | be64 \
pk/scripts/config.sub:257:	| c4x | c8051 | clipper \
pk/scripts/config.sub:258:	| d10v | d30v | dlx | dsp16xx \
pk/scripts/config.sub:259:	| e2k | epiphany \
pk/scripts/config.sub:260:	| fido | fr30 | frv | ft32 \
pk/scripts/config.sub:261:	| h8300 | h8500 | hppa | hppa1.[01] | hppa2.0 | hppa2.0[nw] | hppa64 \
pk/scripts/config.sub:263:	| i370 | i860 | i960 | ia16 | ia64 \
pk/scripts/config.sub:264:	| ip2k | iq2000 \
pk/scripts/config.sub:266:	| le32 | le64 \
pk/scripts/config.sub:268:	| m32c | m32r | m32rle | m68000 | m68k | m88k \
pk/scripts/config.sub:269:	| maxq | mb | microblaze | microblazeel | mcore | mep | metag \
pk/scripts/config.sub:270:	| mips | mipsbe | mipseb | mipsel | mipsle \
pk/scripts/config.sub:272:	| mips64 | mips64el \
pk/scripts/config.sub:273:	| mips64octeon | mips64octeonel \
pk/scripts/config.sub:274:	| mips64orion | mips64orionel \
pk/scripts/config.sub:275:	| mips64r5900 | mips64r5900el \
pk/scripts/config.sub:276:	| mips64vr | mips64vrel \
pk/scripts/config.sub:277:	| mips64vr4100 | mips64vr4100el \
pk/scripts/config.sub:278:	| mips64vr4300 | mips64vr4300el \
pk/scripts/config.sub:279:	| mips64vr5000 | mips64vr5000el \
pk/scripts/config.sub:280:	| mips64vr5900 | mips64vr5900el \
pk/scripts/config.sub:281:	| mipsisa32 | mipsisa32el \
pk/scripts/config.sub:282:	| mipsisa32r2 | mipsisa32r2el \
pk/scripts/config.sub:283:	| mipsisa32r6 | mipsisa32r6el \
pk/scripts/config.sub:284:	| mipsisa64 | mipsisa64el \
pk/scripts/config.sub:285:	| mipsisa64r2 | mipsisa64r2el \
pk/scripts/config.sub:286:	| mipsisa64r6 | mipsisa64r6el \
pk/scripts/config.sub:287:	| mipsisa64sb1 | mipsisa64sb1el \
pk/scripts/config.sub:288:	| mipsisa64sr71k | mipsisa64sr71kel \
pk/scripts/config.sub:289:	| mipsr5900 | mipsr5900el \
pk/scripts/config.sub:290:	| mipstx39 | mipstx39el \
pk/scripts/config.sub:291:	| mn10200 | mn10300 \
pk/scripts/config.sub:295:	| nds32 | nds32le | nds32be \
pk/scripts/config.sub:296:	| nios | nios2 | nios2eb | nios2el \
pk/scripts/config.sub:297:	| ns16k | ns32k \
pk/scripts/config.sub:298:	| open8 | or1k | or1knd | or32 \
pk/scripts/config.sub:299:	| pdp10 | pj | pjl \
pk/scripts/config.sub:300:	| powerpc | powerpc64 | powerpc64le | powerpcle \
pk/scripts/config.sub:303:	| riscv32 | riscv64 \
pk/scripts/config.sub:304:	| rl78 | rx \
pk/scripts/config.sub:306:	| sh | sh[1234] | sh[24]a | sh[24]aeb | sh[23]e | sh[234]eb | sheb | shbe | shle | sh[1234]le | sh3ele \
pk/scripts/config.sub:307:	| sh64 | sh64le \
pk/scripts/config.sub:308:	| sparc | sparc64 | sparc64b | sparc64v | sparc86x | sparclet | sparclite \
pk/scripts/config.sub:309:	| sparcv8 | sparcv9 | sparcv9b | sparcv9v \
pk/scripts/config.sub:311:	| tahoe | tic4x | tic54x | tic55x | tic6x | tic80 | tron \
pk/scripts/config.sub:313:	| v850 | v850e | v850e1 | v850e2 | v850es | v850e2v3 \
pk/scripts/config.sub:316:	| x86 | xc16x | xstormy16 | xtensa \
pk/scripts/config.sub:317:	| z8k | z80)
pk/scripts/config.sub:329:	leon|leon[3-9])
pk/scripts/config.sub:332:	m6811 | m68hc11 | m6812 | m68hc12 | m68hcs12x | nvptx | picochip)
pk/scripts/config.sub:336:	m88110 | m680[12346]0 | m683?2 | m68360 | m5200 | v70 | w65)
pk/scripts/config.sub:342:	strongarm | thumb | xscale)
pk/scripts/config.sub:360:	i*86 | x86_64)
pk/scripts/config.sub:463:	3b1 | 7300 | 7300-att | att-7300 | pc7300 | safari | unixpc)
pk/scripts/config.sub:480:	alliant | fx80)
pk/scripts/config.sub:483:	altos | altos3068)
pk/scripts/config.sub:500:	amiga | amiga-*)
pk/scripts/config.sub:503:	amigaos | amigados)
pk/scripts/config.sub:507:	amigaunix | amix)
pk/scripts/config.sub:583:	cray | j90)
pk/scripts/config.sub:591:	cr16 | cr16-*)
pk/scripts/config.sub:595:	crds | unos)
pk/scripts/config.sub:598:	crisv32 | crisv32-* | etraxfs*)
pk/scripts/config.sub:601:	cris | cris-* | etrax*)
pk/scripts/config.sub:608:	da30 | da30-*)
pk/scripts/config.sub:611:	decstation | decstation-3100 | pmax | pmax-* | pmin | dec3100 | decstatn)
pk/scripts/config.sub:622:	delta | 3300 | motorola-3300 | motorola-delta \
pk/scripts/config.sub:623:	      | 3300-motorola | delta-motorola)
pk/scripts/config.sub:638:	dpx20 | dpx20-*)
pk/scripts/config.sub:662:	encore | umax | mmax)
pk/scripts/config.sub:665:	es1800 | OSE68k | ose68k | ose | OSE)
pk/scripts/config.sub:733:	hp9k8[67]1 | hp8[67]1 | hp9k80[24] | hp80[24] | hp9k8[78]9 | hp8[78]9 | hp9k893 | hp893)
pk/scripts/config.sub:778:	iris | iris4d)
pk/scripts/config.sub:788:	isi68 | isi)
pk/scripts/config.sub:803:	magnum | m3230)
pk/scripts/config.sub:829:	*mint | -mint[0-9]* | *MiNT | *MiNT[0-9]*)
pk/scripts/config.sub:882:	news | news700 | news800 | news900)
pk/scripts/config.sub:890:	news-3600 | risc-news)
pk/scripts/config.sub:898:	next | m*-next)
pk/scripts/config.sub:953:	openrisc | openrisc-*)
pk/scripts/config.sub:960:	OSE68000 | ose68000)
pk/scripts/config.sub:990:	pc532 | pc532-*)
pk/scripts/config.sub:999:	pentium | p5 | k5 | k6 | nexgen | viac3)
pk/scripts/config.sub:1002:	pentiumpro | p6 | 6x86 | athlon | athlon_*)
pk/scripts/config.sub:1005:	pentiumii | pentium2 | pentiumiii | pentium3)
pk/scripts/config.sub:1028:	ppc | ppcbe)	basic_machine=powerpc-unknown
pk/scripts/config.sub:1033:	ppcle | powerpclittle)
pk/scripts/config.sub:1043:	ppc64le | powerpc64little)
pk/scripts/config.sub:1056:	rdos | rdos64)
pk/scripts/config.sub:1071:	rtpc | rtpc-*)
pk/scripts/config.sub:1074:	s390 | s390-*)
pk/scripts/config.sub:1077:	s390x | s390x-*)
pk/scripts/config.sub:1156:	sun3 | sun3-*)
pk/scripts/config.sub:1162:	sun386 | sun386i | roadrunner)
pk/scripts/config.sub:1195:	tower | tower-32)
pk/scripts/config.sub:1210:	v810 | necv810)
pk/scripts/config.sub:1222:	vpp*|vx|vx-*)
pk/scripts/config.sub:1252:	xps | xps100)
pk/scripts/config.sub:1296:	sh[1234] | sh[24]a | sh[24]aeb | sh[34]eb | sh[1234]le | sh[23]ele)
pk/scripts/config.sub:1308:	mac | mpw | mac-mpw)
pk/scripts/config.sub:1311:	pmac | pmac-mpw)
pk/scripts/config.sub:1346:	-solaris1 | -solaris1.*)
pk/scripts/config.sub:1347:		os=`echo $os | sed -e 's|solaris1|sunos4|'`
pk/scripts/config.sub:1356:		os=`echo $os | sed -e 's|gnu/linux|linux-gnu|'`
pk/scripts/config.sub:1367:	      | -*vms* | -sco* | -esix* | -isc* | -aix* | -cnk* | -sunos | -sunos[34]*\
pk/scripts/config.sub:1390:	      | -powermax* | -dnix* | -nx6 | -nx7 | -sei* | -dragonfly* \
pk/scripts/config.sub:1408:		os=`echo $os | sed -e 's|nto|nto-qnx|'`
pk/scripts/config.sub:1410:	-sim | -xray | -os68k* | -v88r* \
pk/scripts/config.sub:1411:	      | -windows* | -osx | -abug | -netware* | -os9* \
pk/scripts/config.sub:1415:		os=`echo "$os" | sed -e 's|mac|macos|'`
pk/scripts/config.sub:1421:		os=`echo $os | sed -e 's|linux|linux-gnu|'`
pk/scripts/config.sub:1424:		os=`echo "$os" | sed -e 's|sunos5|solaris2|'`
pk/scripts/config.sub:1427:		os=`echo "$os" | sed -e 's|sunos6|solaris3|'`
pk/scripts/config.sub:1470:		os=`echo $os | sed -e 's|sinix|sysv|'`
pk/scripts/config.sub:1499:	-*mint | -mint[0-9]* | -*MiNT | -MiNT[0-9]*)
pk/scripts/config.sub:1529:		os=`echo $os | sed 's/[^-]*-//'`
pk/scripts/config.sub:1587:	*-dec | vax-*)
pk/scripts/config.sub:1698:	f30[01]-fujitsu | f700-fujitsu)
pk/scripts/config.sub:1782:			-*mint | -mint[0-9]* | -*MiNT | -MiNT[0-9]*)
pk/scripts/config.guess:64:    --time-stamp | --time* | -t )
pk/scripts/config.guess:66:    --version | -v )
pk/scripts/config.guess:68:    --help | --h* | -h )
pk/scripts/config.guess:136:Linux|GNU|GNU/*)
pk/scripts/config.guess:152:	eval "`$CC_FOR_BUILD -E "$dummy.c" 2>/dev/null | grep '^LIBC' | sed 's, ,,g'`"
pk/scripts/config.guess:156:		ldd --version 2>&1 | grep -q ^musl
pk/scripts/config.guess:201:	    arm*|i386|m68k|ns32k|sh3*|sparc|vax)
pk/scripts/config.guess:243:	UNAME_MACHINE_ARCH=`arch | sed 's/Bitrig.//'`
pk/scripts/config.guess:247:	UNAME_MACHINE_ARCH=`arch | sed 's/OpenBSD.//'`
pk/scripts/config.guess:251:	UNAME_MACHINE_ARCH=`arch | sed 's/^.*BSD\.//'`
pk/scripts/config.guess:281:		UNAME_RELEASE=`/usr/sbin/sizer -v | awk '{print $3}'`
pk/scripts/config.guess:284:		UNAME_RELEASE=`/usr/sbin/sizer -v | awk '{print $4}'`
pk/scripts/config.guess:291:	ALPHA_CPU_TYPE=`/usr/sbin/psrinfo -v | sed -n -e 's/^  The alpha \(.*\) processor.*$/\1/p' | head -n 1`
pk/scripts/config.guess:426:	UNAME_RELEASE=`(sed 1q /etc/motd | awk '{print substr($5,1,3)}') 2>/dev/null`
pk/scripts/config.guess:484:    mips:*:*:UMIPS | mips:*:*:RISCos)
pk/scripts/config.guess:519:    Night_Hawk:*:*:PowerMAX_OS | Synergy:PowerMAX_OS:*:*)
pk/scripts/config.guess:607:	IBM_CPU_ID=`/usr/sbin/lsdev -C -c processor -S available | sed 1q | awk '{ print $1 }'`
pk/scripts/config.guess:824:	FUJITSU_PROC=`uname -m | tr ABCDEFGHIJKLMNOPQRSTUVWXYZ abcdefghijklmnopqrstuvwxyz`
pk/scripts/config.guess:825:	FUJITSU_SYS=`uname -p | tr ABCDEFGHIJKLMNOPQRSTUVWXYZ abcdefghijklmnopqrstuvwxyz | sed -e 's/\///'`
pk/scripts/config.guess:830:	FUJITSU_SYS=`uname -p | tr ABCDEFGHIJKLMNOPQRSTUVWXYZ abcdefghijklmnopqrstuvwxyz | sed -e 's/\///'`
pk/scripts/config.guess:831:	FUJITSU_REL=`echo "$UNAME_RELEASE" | tr ABCDEFGHIJKLMNOPQRSTUVWXYZ abcdefghijklmnopqrstuvwxyz | sed -e 's/ /_/'`
pk/scripts/config.guess:873:	    authenticamd | genuineintel | EM64T)
pk/scripts/config.guess:917:	objdump --private-headers /bin/sh | grep -q ld.so.1
pk/scripts/config.guess:989:	eval "`$CC_FOR_BUILD -E "$dummy.c" 2>/dev/null | grep '^CPU'`"
pk/scripts/config.guess:1009:	case `grep '^cpu[^a-z]*:' /proc/cpuinfo 2>/dev/null | cut -d' ' -f2` in
pk/scripts/config.guess:1098:	case `/bin/uname -X | grep "^Machine"` in
pk/scripts/config.guess:1110:		UNAME_REL=`(/bin/uname -X|grep Release|sed -e 's/.*= //')`
pk/scripts/config.guess:1111:		(/bin/uname -X|grep i80486 >/dev/null) && UNAME_MACHINE=i486
pk/scripts/config.guess:1112:		(/bin/uname -X|grep '^Machine.*Pentium' >/dev/null) \
pk/scripts/config.guess:1114:		(/bin/uname -X|grep '^Machine.*Pent *II' >/dev/null) \
pk/scripts/config.guess:1116:		(/bin/uname -X|grep '^Machine.*Pentium Pro' >/dev/null) \
pk/scripts/config.guess:1157:    3[345]??:*:4.0:3.0 | 3[34]??A:*:4.0:3.0 | 3[34]??,*:*:4.0:3.0 | 3[34]??/*:*:4.0:3.0 | 4400:*:4.0:3.0 | 4850:*:4.0:3.0 | SKA40:*:4.0:3.0 | SDS2:*:4.0:3.0 | SHG2:*:4.0:3.0 | S7501*:*:4.0:3.0)
pk/scripts/config.guess:1161:	/bin/uname -p 2>/dev/null | grep 86 >/dev/null \
pk/scripts/config.guess:1166:	/bin/uname -p 2>/dev/null | grep 86 >/dev/null \
pk/scripts/config.guess:1172:	/bin/uname -p 2>/dev/null | grep 86 >/dev/null \
pk/scripts/config.guess:1422:    mips:Linux | mips64:Linux)
pk/scripts/vcs-version.sh:56:  sed -n '3p' $0 | sed -e 's/#//'
pk/scripts/vcs-version.sh:57:  sed -n '5,/^$/p' $0 | sed -e 's/#//'
pk/scripts/vcs-version.sh:96:  ver_commits=`git rev-list --all | wc -l | tr -d " "`
pk/pk/elf.c:23:  return (prot_x | prot_w | prot_r);
pk/pk/elf.c:85:  int flags = MAP_FIXED | MAP_PRIVATE;
pk/pk/elf.c:99:      if (__do_mmap(vaddr - prepad, ph[i].p_filesz + prepad, prot | PROT_WRITE, flags2, 0, 0) != vaddr - prepad)
pk/pk/elf.c:109:        if (__do_mmap(vaddr + mapped, ph[i].p_memsz - mapped, prot, flags|MAP_ANONYMOUS, 0, 0) != vaddr + mapped)
pk/pk/mmap.c:151:  if (prot & PROT_READ) pte |= PTE_R | PTE_A;
pk/pk/mmap.c:152:  if (prot & PROT_WRITE) pte |= PTE_W | PTE_D;
pk/pk/mmap.c:153:  if (prot & PROT_EXEC) pte |= PTE_X | PTE_A;
pk/pk/mmap.c:187:    *pte = pte_create(ppn, prot_to_type(PROT_READ|PROT_WRITE, 0));
pk/pk/mmap.c:315:    kassert(__do_mmap(current.brk, newbrk_page - current.brk, -1, MAP_FIXED|MAP_PRIVATE|MAP_ANONYMOUS, 0, 0) == current.brk);
pk/pk/mmap.c:412:  __map_kernel_range(DRAM_BASE, DRAM_BASE, first_free_paddr - DRAM_BASE, PROT_READ|PROT_WRITE|PROT_EXEC);
pk/pk/mmap.c:418:  size_t stack_bottom = __do_mmap(current.mmap_max - stack_size, stack_size, PROT_READ|PROT_WRITE|PROT_EXEC, MAP_PRIVATE|MAP_ANONYMOUS|MAP_FIXED, 0, 0);
pk/pk/pk.c:213:  set_csr(sstatus, SSTATUS_SUM | SSTATUS_FS | SSTATUS_VS);
pk/util/string.c:33:  if ((((uintptr_t)dest | len) & (sizeof(uintptr_t)-1)) == 0) {
pk/machine/vm.h:29:  return (ppn << PTE_PPN_SHIFT) | PTE_V | type;
pk/machine/minit.c:69:  uintptr_t interrupts = MIP_SSIP | MIP_STIP | MIP_SEIP;
pk/machine/minit.c:239:  uintptr_t pmpc0 = PMP_NAPOT | PMP_R | PMP_W | PMP_X;
pk/machine/minit.c:240:  uintptr_t pmpc1 = PMP_NAPOT | PMP_W | PMP_X;
pk/machine/minit.c:261:  uintptr_t cfg0 = PMP_NAPOT | PMP_R | PMP_X | PMP_L; // text + rodata
pk/machine/minit.c:262:  uintptr_t cfg1 = PMP_NAPOT | PMP_R | PMP_W | PMP_L; // data
pk/machine/minit.c:263:  uintptr_t cfg2 = PMP_NAPOT | PMP_R | PMP_W | PMP_X; // everything else
pk/machine/finisher.c:15:    *finisher = code << 16 | FINISHER_FAIL;
pk/machine/emulation.c:281:    case 2: new_csr_val = csr_val | rs1_val; break;
pk/machine/emulation.c:285:    case 6: new_csr_val = csr_val | rs1_num; break;
pk/machine/unprivileged_memory.h:71:  register uintptr_t __mstatus_adjust asm ("a1") = MSTATUS_MPRV | MSTATUS_MXR;
pk/machine/mtrap.c:580:  uintptr_t new_mstatus = mstatus & ~(MSTATUS_SPP | MSTATUS_SPIE | MSTATUS_SIE);
pk/machine/mtrap.c:600:  // a1 holds MPRV if emulating a load or store, or MPRV | MXR if loading
pk/machine/mtrap.c:604:    if (regs[11] == (MSTATUS_MPRV | MSTATUS_MXR)) {
pk/machine/encoding.h:174:#define PTE_TABLE(PTE) (((PTE) & (PTE_V | PTE_R | PTE_W | PTE_X)) == PTE_V)
README.md:10:-------|--------|-------
software/syscalls.c:480:  if ((((uintptr_t)dest | (uintptr_t)src | len) & (sizeof(uintptr_t)-1)) == 0) {
software/syscalls.c:496:  if ((((uintptr_t)dest | len) & (sizeof(uintptr_t)-1)) == 0) {
