Initializing CoreGen with the user repository list from
'C:\Users\sliu\AppData\Roaming\Xilinx\CoreGen\13.3\indexes\xil_index_map.xml'.
CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - 'C:\Xilinx\13.3\ISE_DS\ISE\coregen\' [reloaded]
INFO:sim - Generating component instance 'ccd_fifo' of
   'xilinx.com:ip:fifo_generator:8.3' from
   'C:\Xilinx\13.3\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\fifo_gener
   ator_v8_3\component.xml'.
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'ccd_fifo' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'ccd_fifo'...
WARNING:sim - A core named 'ccd_fifo' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'ccd_fifo'...
Delivering associated files for 'ccd_fifo'...
WARNING:sim - Can't find 'Verilog' synthesis view; using general synthesis view
Delivering EJava files for 'ccd_fifo'...
Generating implementation netlist for 'ccd_fifo'...
INFO:sim - Pre-processing HDL files for 'ccd_fifo'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'ccd_fifo'
Running ngcbuild...
Writing VEO instantiation template for 'ccd_fifo'...
Writing Verilog behavioral simulation model for 'ccd_fifo'...
Generating ASY schematic symbol...
INFO:sim - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'ccd_fifo'...
Generating metadata file...
Generating metadata file...
Generating ISE project...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'ccd_fifo'.
