	component arquitetura is
		port (
			clk_clk        : in std_logic := 'X'; -- clk
			resetn_reset_n : in std_logic := 'X'  -- reset_n
		);
	end component arquitetura;

