

================================================================
== Vitis HLS Report for 'conv2d'
================================================================
* Date:           Fri Dec 22 00:44:09 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.036 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   149633|   149633|  1.801 ms|  1.801 ms|  149633|  149633|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                      Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_71_1_VITIS_LOOP_74_2_VITIS_LOOP_77_3   |   149632|   149632|      1169|          -|          -|   128|        no|
        | + VITIS_LOOP_83_4_VITIS_LOOP_86_5_VITIS_LOOP_89_6  |     1157|     1157|        10|          4|          1|   288|       yes|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    444|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |       19|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    285|    -|
|Register         |        -|    -|     348|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       19|    0|     348|    761|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        4|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |         Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |layer_6_bias_U     |conv2d_layer_6_bias     |        1|  0|   0|    0|    32|   32|     1|         1024|
    |layer_6_weights_U  |conv2d_layer_6_weights  |       18|  0|   0|    0|  9216|   32|     1|       294912|
    +-------------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                        |       19|  0|   0|    0|  9248|   64|     2|       295936|
    +-------------------+------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln71_3_fu_337_p2              |         +|   0|  0|   9|           2|           1|
    |add_ln71_fu_293_p2                |         +|   0|  0|  15|           8|           1|
    |add_ln74_3_fu_763_p2              |         +|   0|  0|  15|           8|           1|
    |add_ln74_fu_389_p2                |         +|   0|  0|   9|           2|           1|
    |add_ln77_fu_758_p2                |         +|   0|  0|  13|           6|           1|
    |add_ln83_2_fu_538_p2              |         +|   0|  0|  13|           6|           1|
    |add_ln83_fu_474_p2                |         +|   0|  0|  16|           9|           1|
    |add_ln86_4_fu_741_p2              |         +|   0|  0|  12|           4|           1|
    |add_ln86_fu_626_p2                |         +|   0|  0|   9|           2|           2|
    |add_ln91_fu_685_p2                |         +|   0|  0|   9|           2|           2|
    |add_ln95_6_fu_512_p2              |         +|   0|  0|   2|           4|           1|
    |add_ln95_7_fu_704_p2              |         +|   0|  0|  12|           4|           4|
    |add_ln95_8_fu_659_p2              |         +|   0|  0|   2|           4|           1|
    |add_ln95_fu_747_p2                |         +|   0|  0|  10|           3|           1|
    |add_ln98_3_fu_731_p2              |         +|   0|  0|  21|          14|          14|
    |add_ln98_fu_720_p2                |         +|   0|  0|  16|           9|           9|
    |empty_74_fu_311_p2                |         +|   0|  0|   2|           2|           2|
    |indvars_iv_next34_dup_fu_594_p2   |         +|   0|  0|  10|           3|           1|
    |indvars_iv_next34_fu_484_p2       |         +|   0|  0|  10|           3|           1|
    |indvars_iv_next34_mid1_fu_631_p2  |         +|   0|  0|  10|           3|           2|
    |p_mid1_fu_415_p2                  |         +|   0|  0|   9|           2|           2|
    |sum19_fu_457_p2                   |         +|   0|  0|  14|           7|           7|
    |tmp_fu_305_p2                     |         +|   0|  0|   2|           2|           1|
    |sub_ln94_3_fu_653_p2              |         -|   0|  0|   2|           4|           4|
    |sub_ln94_fu_506_p2                |         -|   0|  0|   2|           4|           4|
    |and_ln49_fu_811_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln71_fu_375_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln83_fu_588_p2                |       and|   0|  0|   2|           1|           1|
    |icmp_ln49_9_fu_799_p2             |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln49_fu_793_p2               |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln71_fu_317_p2               |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln74_fu_323_p2               |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln77_fu_369_p2               |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln83_fu_518_p2               |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln86_fu_524_p2               |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln89_fu_582_p2               |      icmp|   0|  0|   8|           3|           2|
    |or_ln49_fu_805_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln74_fu_395_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln86_fu_600_p2                 |        or|   0|  0|   2|           1|           1|
    |output_r_d0                       |    select|   0|  0|  32|           1|          32|
    |select_ln71_7_fu_349_p3           |    select|   0|  0|   2|           1|           2|
    |select_ln71_8_fu_381_p3           |    select|   0|  0|   2|           1|           2|
    |select_ln71_9_fu_421_p3           |    select|   0|  0|   2|           1|           2|
    |select_ln71_fu_329_p3             |    select|   0|  0|   2|           1|           1|
    |select_ln74_1_fu_429_p3           |    select|   0|  0|   2|           1|           2|
    |select_ln74_2_fu_445_p3           |    select|   0|  0|   2|           1|           2|
    |select_ln74_3_fu_769_p3           |    select|   0|  0|   8|           1|           1|
    |select_ln74_fu_401_p3             |    select|   0|  0|   6|           1|           1|
    |select_ln83_7_fu_544_p3           |    select|   0|  0|   6|           1|           6|
    |select_ln83_8_fu_560_p3           |    select|   0|  0|   2|           1|           2|
    |select_ln83_9_fu_568_p3           |    select|   0|  0|   4|           1|           1|
    |select_ln83_fu_530_p3             |    select|   0|  0|   3|           1|           2|
    |select_ln86_10_fu_673_p3          |    select|   0|  0|   3|           1|           3|
    |select_ln86_11_fu_752_p3          |    select|   0|  0|   4|           1|           1|
    |select_ln86_8_fu_618_p3           |    select|   0|  0|   2|           1|           2|
    |select_ln86_9_fu_665_p3           |    select|   0|  0|   4|           1|           4|
    |select_ln86_fu_606_p3             |    select|   0|  0|   3|           1|           2|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |p_mid153_fu_357_p2                |       xor|   0|  0|   3|           2|           3|
    |tmp_mid1_fu_409_p2                |       xor|   0|  0|   3|           2|           3|
    |xor_ln71_fu_363_p2                |       xor|   0|  0|   2|           1|           2|
    |xor_ln83_fu_576_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 444|         217|         193|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |add4320_reg_267                            |   9|          2|   32|         64|
    |ap_NS_fsm                                  |  81|         17|    1|         17|
    |ap_enable_reg_pp0_iter2                    |   9|          2|    1|          2|
    |ap_phi_mux_add4320_phi_fu_270_p4           |   9|          2|   32|         64|
    |ap_phi_mux_indvar_flatten27_phi_fu_216_p4  |   9|          2|    9|         18|
    |ap_phi_mux_indvar_flatten_phi_fu_238_p4    |   9|          2|    4|          8|
    |ap_phi_mux_iv_phi_fu_227_p4                |   9|          2|    6|         12|
    |ap_phi_mux_v_phi_fu_249_p4                 |   9|          2|    3|          6|
    |ap_phi_mux_vi_phi_fu_260_p4                |   9|          2|    3|          6|
    |grp_fu_277_p0                              |  14|          3|   32|         96|
    |grp_fu_277_p1                              |  14|          3|   32|         96|
    |i_reg_167                                  |   9|          2|    2|          4|
    |ii_reg_190                                 |   9|          2|    2|          4|
    |iii_reg_201                                |   9|          2|    6|         12|
    |indvar_flatten27_reg_212                   |   9|          2|    9|         18|
    |indvar_flatten38_reg_178                   |   9|          2|    8|         16|
    |indvar_flatten61_reg_156                   |   9|          2|    8|         16|
    |indvar_flatten_reg_234                     |   9|          2|    4|          8|
    |iv_reg_223                                 |   9|          2|    6|         12|
    |output_r_address0                          |  14|          3|    7|         21|
    |v_reg_245                                  |   9|          2|    3|          6|
    |vi_reg_256                                 |   9|          2|    3|          6|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 285|         62|  213|        512|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add4320_reg_267            |  32|   0|   32|          0|
    |add_ln71_reg_825           |   8|   0|    8|          0|
    |add_ln77_reg_956           |   6|   0|    6|          0|
    |add_ln83_reg_877           |   9|   0|    9|          0|
    |add_ln86_4_reg_916         |   4|   0|    4|          0|
    |add_ln95_reg_931           |   3|   0|    3|          0|
    |add_reg_971                |  32|   0|   32|          0|
    |ap_CS_fsm                  |  16|   0|   16|          0|
    |ap_enable_reg_pp0_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |i_reg_167                  |   2|   0|    2|          0|
    |icmp_ln74_reg_833          |   1|   0|    1|          0|
    |icmp_ln83_reg_882          |   1|   0|    1|          0|
    |icmp_ln86_reg_886          |   1|   0|    1|          0|
    |ii_reg_190                 |   2|   0|    2|          0|
    |iii_reg_201                |   6|   0|    6|          0|
    |indvar_flatten27_reg_212   |   9|   0|    9|          0|
    |indvar_flatten38_reg_178   |   8|   0|    8|          0|
    |indvar_flatten61_reg_156   |   8|   0|    8|          0|
    |indvar_flatten_reg_234     |   4|   0|    4|          0|
    |iv_reg_223                 |   6|   0|    6|          0|
    |layer_6_bias_load_reg_966  |  32|   0|   32|          0|
    |mul_reg_941                |  32|   0|   32|          0|
    |output_addr_reg_857        |   7|   0|    7|          0|
    |select_ln71_8_reg_838      |   2|   0|    2|          0|
    |select_ln74_2_reg_851      |   2|   0|    2|          0|
    |select_ln74_3_reg_961      |   8|   0|    8|          0|
    |select_ln74_reg_844        |   6|   0|    6|          0|
    |select_ln83_7_reg_891      |   6|   0|    6|          0|
    |select_ln86_10_reg_901     |   3|   0|    3|          0|
    |select_ln86_11_reg_936     |   4|   0|    4|          0|
    |select_ln86_reg_896        |   3|   0|    3|          0|
    |v_reg_245                  |   3|   0|    3|          0|
    |vi_reg_256                 |   3|   0|    3|          0|
    |zext_ln77_5_reg_867        |   6|   0|   14|          8|
    |zext_ln77_reg_862          |   6|   0|   64|         58|
    |icmp_ln83_reg_882          |  64|  32|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 348|  32|  351|         66|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|        conv2d|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|        conv2d|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|        conv2d|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|        conv2d|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|        conv2d|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_763_p_din0    |  out|   32|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_763_p_din1    |  out|   32|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_763_p_opcode  |  out|    2|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_763_p_dout0   |   in|   32|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_763_p_ce      |  out|    1|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_770_p_din0    |  out|   32|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_770_p_din1    |  out|   32|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_770_p_dout0   |   in|   32|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_770_p_ce      |  out|    1|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_788_p_din0    |  out|   32|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_788_p_din1    |  out|   32|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_788_p_opcode  |  out|    5|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_788_p_dout0   |   in|    1|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_788_p_ce      |  out|    1|  ap_ctrl_hs|        conv2d|  return value|
|input_r_address0     |  out|    9|   ap_memory|       input_r|         array|
|input_r_ce0          |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0           |   in|   32|   ap_memory|       input_r|         array|
|output_r_address0    |  out|    7|   ap_memory|      output_r|         array|
|output_r_ce0         |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0         |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0          |  out|   32|   ap_memory|      output_r|         array|
|output_r_q0          |   in|   32|   ap_memory|      output_r|         array|
+---------------------+-----+-----+------------+--------------+--------------+

