Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: DEA.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DEA.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DEA"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : DEA
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/bluelabuser/temp/yoda/DEA/UART_Receiver.v" into library work
Parsing module <UART_Receiver>.
Analyzing Verilog file "/home/bluelabuser/temp/yoda/DEA/Debounce.v" into library work
Parsing module <Debounce>.
Analyzing Verilog file "/home/bluelabuser/temp/yoda/DEA/DEA.v" into library work
Parsing module <DEA>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <DEA>.

Elaborating module <UART_Receiver(N=14,Full=14'b10011100001111)>.

Elaborating module <Debounce>.
WARNING:Xst:2972 - "/home/bluelabuser/temp/yoda/DEA/DEA.v" line 98. All outputs of instance <debouncePrevBtn> of block <Debounce> are unconnected in block <DEA>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/bluelabuser/temp/yoda/DEA/DEA.v" line 104. All outputs of instance <debounceNextBtn> of block <Debounce> are unconnected in block <DEA>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <DEA>.
    Related source file is "/home/bluelabuser/temp/yoda/DEA/DEA.v".
INFO:Xst:3210 - "/home/bluelabuser/temp/yoda/DEA/DEA.v" line 98: Output port <NextState> of the instance <debouncePrevBtn> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/bluelabuser/temp/yoda/DEA/DEA.v" line 104: Output port <NextState> of the instance <debounceNextBtn> is unconnected or connected to loadless signal.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <userData>, simulation mismatch.
    Found 100x8-bit dual-port RAM <Mram_userData> for signal <userData>.
    Found 7-bit register for signal <charCount>.
    Found 1-bit register for signal <prevBusyState>.
    Found 1-bit register for signal <Rx_Ack>.
    Found 7-bit adder for signal <charCount[6]_GND_1_o_add_3_OUT> created at line 70.
    Found 7-bit subtractor for signal <GND_1_o_GND_1_o_sub_2_OUT<6:0>> created at line 69.
    Found 7-bit subtractor for signal <GND_1_o_GND_1_o_sub_17_OUT<6:0>> created at line 130.
WARNING:Xst:737 - Found 1-bit latch for signal <LEDs<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LEDs<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LEDs<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LEDs<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LEDs<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LEDs<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LEDs<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LEDs<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   2 Multiplexer(s).
Unit <DEA> synthesized.

Synthesizing Unit <UART_Receiver>.
    Related source file is "/home/bluelabuser/temp/yoda/DEA/UART_Receiver.v".
        N = 14
        Full = 14'b10011100001111
    Found 1-bit register for signal <tAck>.
    Found 1-bit register for signal <tReset>.
    Found 8-bit register for signal <Data>.
    Found 1-bit register for signal <Ready>.
    Found 1-bit register for signal <NewData>.
    Found 14-bit register for signal <Count>.
    Found 2-bit register for signal <State>.
    Found 3-bit register for signal <BitCount>.
    Found 8-bit register for signal <Temp>.
    Found 1-bit register for signal <tRx>.
    Found finite state machine <FSM_0> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | tReset_Ack_OR_1_o (positive)                   |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 14-bit subtractor for signal <Count[13]_GND_2_o_sub_27_OUT> created at line 128.
    Found 3-bit adder for signal <BitCount[2]_GND_2_o_add_18_OUT> created at line 122.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UART_Receiver> synthesized.

Synthesizing Unit <mod_7u_7u>.
    Related source file is "".
    Found 14-bit adder for signal <n0236> created at line 0.
    Found 14-bit adder for signal <GND_4_o_b[6]_add_1_OUT> created at line 0.
    Found 13-bit adder for signal <n0240> created at line 0.
    Found 13-bit adder for signal <GND_4_o_b[6]_add_3_OUT> created at line 0.
    Found 12-bit adder for signal <n0244> created at line 0.
    Found 12-bit adder for signal <GND_4_o_b[6]_add_5_OUT> created at line 0.
    Found 11-bit adder for signal <n0248> created at line 0.
    Found 11-bit adder for signal <GND_4_o_b[6]_add_7_OUT> created at line 0.
    Found 10-bit adder for signal <n0252> created at line 0.
    Found 10-bit adder for signal <GND_4_o_b[6]_add_9_OUT> created at line 0.
    Found 9-bit adder for signal <n0256> created at line 0.
    Found 9-bit adder for signal <GND_4_o_b[6]_add_11_OUT> created at line 0.
    Found 8-bit adder for signal <n0260> created at line 0.
    Found 8-bit adder for signal <GND_4_o_b[6]_add_13_OUT> created at line 0.
    Found 7-bit adder for signal <n0264> created at line 0.
    Found 7-bit adder for signal <a[6]_b[6]_add_15_OUT[6:0]> created at line 0.
    Found 14-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0008> created at line 0
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred   8 Comparator(s).
	inferred  44 Multiplexer(s).
Unit <mod_7u_7u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 100x8-bit dual-port RAM                               : 1
# Adders/Subtractors                                   : 21
 10-bit adder                                          : 2
 11-bit adder                                          : 2
 12-bit adder                                          : 2
 13-bit adder                                          : 2
 14-bit adder                                          : 2
 14-bit subtractor                                     : 1
 3-bit adder                                           : 1
 7-bit adder                                           : 3
 7-bit subtractor                                      : 2
 8-bit adder                                           : 2
 9-bit adder                                           : 2
# Registers                                            : 12
 1-bit register                                        : 7
 14-bit register                                       : 1
 3-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 2
# Latches                                              : 8
 1-bit latch                                           : 8
# Comparators                                          : 8
 10-bit comparator lessequal                           : 1
 11-bit comparator lessequal                           : 1
 12-bit comparator lessequal                           : 1
 13-bit comparator lessequal                           : 1
 14-bit comparator lessequal                           : 1
 7-bit comparator lessequal                            : 1
 8-bit comparator lessequal                            : 1
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 52
 1-bit 2-to-1 multiplexer                              : 43
 14-bit 2-to-1 multiplexer                             : 5
 3-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <DEA>.
The following registers are absorbed into counter <charCount>: 1 register on signal <charCount>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_userData> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 100-word x 8-bit                    |          |
    |     clkA           | connected to signal <Clk_100M>      | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <GND_1_o_GND_1_o_sub_2_OUT> |          |
    |     diA            | connected to signal <Rx_Data>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 100-word x 8-bit                    |          |
    |     addrB          | connected to signal <GND_1_o_GND_1_o_sub_17_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DEA> synthesized (advanced).

Synthesizing (advanced) Unit <UART_Receiver>.
The following registers are absorbed into counter <Count>: 1 register on signal <Count>.
Unit <UART_Receiver> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 100x8-bit dual-port distributed RAM                   : 1
# Adders/Subtractors                                   : 11
 3-bit adder                                           : 1
 7-bit adder carry in                                  : 8
 7-bit subtractor                                      : 2
# Counters                                             : 2
 14-bit down counter                                   : 1
 7-bit up counter                                      : 1
# Registers                                            : 26
 Flip-Flops                                            : 26
# Comparators                                          : 8
 10-bit comparator lessequal                           : 1
 11-bit comparator lessequal                           : 1
 12-bit comparator lessequal                           : 1
 13-bit comparator lessequal                           : 1
 14-bit comparator lessequal                           : 1
 7-bit comparator lessequal                            : 1
 8-bit comparator lessequal                            : 1
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 51
 1-bit 2-to-1 multiplexer                              : 43
 14-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <receiver/FSM_0> on signal <State[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 01
 01    | 11
 11    | 10
-------------------

Optimizing unit <DEA> ...

Optimizing unit <UART_Receiver> ...

Optimizing unit <mod_7u_7u> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DEA, actual ratio is 0.
FlipFlop charCount_0 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 50
 Flip-Flops                                            : 50

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : DEA.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 217
#      GND                         : 1
#      INV                         : 21
#      LUT1                        : 1
#      LUT2                        : 33
#      LUT3                        : 40
#      LUT4                        : 13
#      LUT5                        : 23
#      LUT6                        : 33
#      MUXCY                       : 24
#      VCC                         : 1
#      XORCY                       : 27
# FlipFlops/Latches                : 58
#      FD                          : 3
#      FDE                         : 20
#      FDR                         : 19
#      FDRE                        : 8
#      LD_1                        : 8
# RAMS                             : 8
#      RAM64M                      : 4
#      RAM64X1D                    : 4
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 2
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              50  out of  126800     0%  
 Number of Slice LUTs:                  188  out of  63400     0%  
    Number used as Logic:               164  out of  63400     0%  
    Number used as Memory:               24  out of  19000     0%  
       Number used as RAM:               24

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    201
   Number with an unused Flip Flop:     151  out of    201    75%  
   Number with an unused LUT:            13  out of    201     6%  
   Number of fully used LUT-FF pairs:    37  out of    201    18%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  11  out of    210     5%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk_100M                           | BUFGP                  | 58    |
Reset                              | IBUF+BUFG              | 8     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 31.099ns (Maximum Frequency: 32.155MHz)
   Minimum input arrival time before clock: 30.535ns
   Maximum output required time after clock: 0.754ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_100M'
  Clock period: 31.099ns (frequency: 32.155MHz)
  Total number of paths / destination ports: 1314085 / 197
-------------------------------------------------------------------------
Delay:               31.099ns (Levels of Logic = 64)
  Source:            charCount_0_1 (FF)
  Destination:       Mram_userData32 (RAM)
  Source Clock:      Clk_100M rising
  Destination Clock: Clk_100M rising

  Data Path: charCount_0_1 to Mram_userData32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.361   0.295  charCount_0_1 (charCount_0_1)
     LUT3:I2->O            1   0.097   0.000  currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_lut<0> (currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_lut<0>)
     XORCY:LI->O           1   0.173   0.295  currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_xor<0> (currentCharIndex[6]_charCount[6]_mod_15/a[6]_b[6]_add_15_OUT[6:0]<0>)
     LUT3:I2->O            2   0.097   0.299  currentCharIndex[6]_charCount[6]_mod_15/Mmux_o11 (currentCharIndex[6]_charCount[6]_mod_15_OUT<0>)
     LUT2:I1->O            3   0.097   0.289  Mmux_currentCharIndex11 (currentCharIndex<0>)
     MUXCY:DI->O           1   0.337   0.000  currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_cy<0> (currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_cy<0>)
     XORCY:CI->O           1   0.370   0.295  currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_xor<1> (currentCharIndex[6]_charCount[6]_mod_15/a[6]_b[6]_add_15_OUT[6:0]<1>)
     LUT3:I2->O            2   0.097   0.299  currentCharIndex[6]_charCount[6]_mod_15/Mmux_o21 (currentCharIndex[6]_charCount[6]_mod_15_OUT<1>)
     LUT2:I1->O            3   0.097   0.305  Mmux_currentCharIndex21 (currentCharIndex<1>)
     LUT3:I2->O            1   0.097   0.000  currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_13_OUT_Madd_Madd_lut<1> (currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_13_OUT_Madd_Madd_lut<1>)
     XORCY:LI->O           1   0.173   0.295  currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_13_OUT_Madd_Madd_xor<1> (currentCharIndex[6]_charCount[6]_mod_15/GND_4_o_b[6]_add_13_OUT<1>)
     LUT3:I2->O            3   0.097   0.289  currentCharIndex[6]_charCount[6]_mod_15/Mmux_n026221 (currentCharIndex[6]_charCount[6]_mod_15/n0262<1>)
     MUXCY:DI->O           1   0.337   0.000  currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_cy<1> (currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_cy<1>)
     XORCY:CI->O           1   0.370   0.295  currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_xor<2> (currentCharIndex[6]_charCount[6]_mod_15/a[6]_b[6]_add_15_OUT[6:0]<2>)
     LUT3:I2->O            5   0.097   0.314  currentCharIndex[6]_charCount[6]_mod_15/Mmux_o31 (currentCharIndex[6]_charCount[6]_mod_15_OUT<2>)
     LUT2:I1->O            9   0.097   0.548  Mmux_currentCharIndex31 (currentCharIndex<2>)
     LUT5:I2->O            3   0.097   0.305  currentCharIndex[6]_charCount[6]_mod_15/Mmux_a[0]_GND_4_o_MUX_212_o131 (currentCharIndex[6]_charCount[6]_mod_15/a[3]_GND_4_o_MUX_209_o)
     LUT2:I1->O            1   0.097   0.000  currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_13_OUT_Madd_Madd_lut<3> (currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_13_OUT_Madd_Madd_lut<3>)
     XORCY:LI->O           1   0.173   0.295  currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_13_OUT_Madd_Madd_xor<3> (currentCharIndex[6]_charCount[6]_mod_15/GND_4_o_b[6]_add_13_OUT<3>)
     LUT3:I2->O            4   0.097   0.393  currentCharIndex[6]_charCount[6]_mod_15/Mmux_n026241 (currentCharIndex[6]_charCount[6]_mod_15/n0262<3>)
     LUT2:I0->O            1   0.097   0.000  currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_lut<3> (currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_lut<3>)
     XORCY:LI->O           1   0.173   0.295  currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_xor<3> (currentCharIndex[6]_charCount[6]_mod_15/a[6]_b[6]_add_15_OUT[6:0]<3>)
     LUT3:I2->O            5   0.097   0.314  currentCharIndex[6]_charCount[6]_mod_15/Mmux_o41 (currentCharIndex[6]_charCount[6]_mod_15_OUT<3>)
     LUT2:I1->O            5   0.097   0.530  Mmux_currentCharIndex41 (currentCharIndex<3>)
     LUT5:I2->O            4   0.097   0.309  currentCharIndex[6]_charCount[6]_mod_15/Mmux_a[0]_GND_4_o_MUX_194_o141 (currentCharIndex[6]_charCount[6]_mod_15/a[4]_GND_4_o_MUX_190_o)
     LUT2:I1->O            1   0.097   0.683  currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_11_OUT_Madd_Madd_lut<4>1 (currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_11_OUT_Madd_Madd_lut<4>)
     LUT6:I1->O            3   0.097   0.305  currentCharIndex[6]_charCount[6]_mod_15/Mmux_a[0]_GND_4_o_MUX_212_o14 (currentCharIndex[6]_charCount[6]_mod_15/a[4]_GND_4_o_MUX_208_o)
     LUT2:I1->O            1   0.097   0.000  currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_13_OUT_Madd_Madd_lut<4> (currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_13_OUT_Madd_Madd_lut<4>)
     XORCY:LI->O           1   0.173   0.295  currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_13_OUT_Madd_Madd_xor<4> (currentCharIndex[6]_charCount[6]_mod_15/GND_4_o_b[6]_add_13_OUT<4>)
     LUT3:I2->O            4   0.097   0.393  currentCharIndex[6]_charCount[6]_mod_15/Mmux_n026251 (currentCharIndex[6]_charCount[6]_mod_15/n0262<4>)
     LUT2:I0->O            1   0.097   0.000  currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_lut<4> (currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_lut<4>)
     XORCY:LI->O           1   0.173   0.295  currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_xor<4> (currentCharIndex[6]_charCount[6]_mod_15/a[6]_b[6]_add_15_OUT[6:0]<4>)
     LUT3:I2->O            4   0.097   0.309  currentCharIndex[6]_charCount[6]_mod_15/Mmux_o51 (currentCharIndex[6]_charCount[6]_mod_15_OUT<4>)
     LUT2:I1->O            4   0.097   0.570  Mmux_currentCharIndex51 (currentCharIndex<4>)
     LUT4:I0->O            1   0.097   0.295  currentCharIndex[6]_charCount[6]_mod_15/BUS_0004_INV_85_o1_SW0 (N4)
     LUT5:I4->O            3   0.097   0.693  currentCharIndex[6]_charCount[6]_mod_15/BUS_0004_INV_85_o1 (currentCharIndex[6]_charCount[6]_mod_15/BUS_0004_INV_85_o)
     LUT5:I0->O            4   0.097   0.309  currentCharIndex[6]_charCount[6]_mod_15/Mmux_a[0]_GND_4_o_MUX_174_o151 (currentCharIndex[6]_charCount[6]_mod_15/a[5]_GND_4_o_MUX_169_o)
     LUT2:I1->O            2   0.097   0.698  currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_9_OUT_Madd_Madd_lut<5>1 (currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_9_OUT_Madd_Madd_lut<5>)
     LUT6:I0->O            1   0.097   0.511  currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_9_OUT_Madd_Madd_cy<5>11 (currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_9_OUT_Madd_Madd_cy<5>)
     LUT4:I1->O            3   0.097   0.693  currentCharIndex[6]_charCount[6]_mod_15/Mmux_a[0]_GND_4_o_MUX_194_o161 (currentCharIndex[6]_charCount[6]_mod_15/a[6]_GND_4_o_MUX_188_o)
     LUT6:I1->O            6   0.097   0.579  currentCharIndex[6]_charCount[6]_mod_15/BUS_0006_INV_108_o1 (currentCharIndex[6]_charCount[6]_mod_15/BUS_0006_INV_108_o)
     LUT4:I0->O            3   0.097   0.305  currentCharIndex[6]_charCount[6]_mod_15/Mmux_a[0]_GND_4_o_MUX_212_o151 (currentCharIndex[6]_charCount[6]_mod_15/a[5]_GND_4_o_MUX_207_o)
     LUT2:I1->O            1   0.097   0.000  currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_13_OUT_Madd_Madd_lut<5> (currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_13_OUT_Madd_Madd_lut<5>)
     XORCY:LI->O           1   0.173   0.295  currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_13_OUT_Madd_Madd_xor<5> (currentCharIndex[6]_charCount[6]_mod_15/GND_4_o_b[6]_add_13_OUT<5>)
     LUT3:I2->O            4   0.097   0.309  currentCharIndex[6]_charCount[6]_mod_15/Mmux_n026261 (currentCharIndex[6]_charCount[6]_mod_15/n0262<5>)
     LUT2:I1->O            1   0.097   0.000  currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_lut<5> (currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_lut<5>)
     MUXCY:S->O            0   0.353   0.000  currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_cy<5> (currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_cy<5>)
     XORCY:CI->O           1   0.370   0.295  currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_xor<6> (currentCharIndex[6]_charCount[6]_mod_15/a[6]_b[6]_add_15_OUT[6:0]<6>)
     LUT3:I2->O            2   0.097   0.299  currentCharIndex[6]_charCount[6]_mod_15/Mmux_o71 (currentCharIndex[6]_charCount[6]_mod_15_OUT<6>)
     LUT2:I1->O            2   0.097   0.300  Mmux_currentCharIndex71 (Msub_GND_1_o_GND_1_o_sub_17_OUT<6:0>_lut<6>)
     LUT6:I5->O            1   0.097   0.379  currentCharIndex[6]_charCount[6]_mod_15/BUS_0002_INV_58_o11 (currentCharIndex[6]_charCount[6]_mod_15/BUS_0002_INV_58_o)
     LUT3:I1->O            2   0.097   0.516  currentCharIndex[6]_charCount[6]_mod_15/Mmux_a[0]_GND_4_o_MUX_128_o161 (currentCharIndex[6]_charCount[6]_mod_15/a[6]_GND_4_o_MUX_122_o)
     LUT6:I3->O            2   0.097   0.384  currentCharIndex[6]_charCount[6]_mod_15/BUS_0003_INV_72_o11 (currentCharIndex[6]_charCount[6]_mod_15/BUS_0003_INV_72_o)
     LUT3:I1->O            4   0.097   0.393  currentCharIndex[6]_charCount[6]_mod_15/Mmux_a[0]_GND_4_o_MUX_152_o151 (currentCharIndex[6]_charCount[6]_mod_15/a[5]_GND_4_o_MUX_147_o)
     LUT2:I0->O            2   0.097   0.561  currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_7_OUT_Madd_Madd_lut<5>1 (currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_7_OUT_Madd_Madd_lut<5>)
     LUT4:I0->O            1   0.097   0.511  currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_7_OUT_Madd_Madd_cy<5>11 (currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_7_OUT_Madd_Madd_cy<5>)
     LUT4:I1->O            2   0.097   0.516  currentCharIndex[6]_charCount[6]_mod_15/Mmux_a[0]_GND_4_o_MUX_174_o161 (currentCharIndex[6]_charCount[6]_mod_15/a[6]_GND_4_o_MUX_168_o)
     LUT4:I1->O            4   0.097   0.707  currentCharIndex[6]_charCount[6]_mod_15/BUS_0005_INV_97_o11 (currentCharIndex[6]_charCount[6]_mod_15/BUS_0005_INV_97_o)
     LUT6:I0->O            5   0.097   0.702  currentCharIndex[6]_charCount[6]_mod_15/Mmux_a[0]_GND_4_o_MUX_194_o15 (currentCharIndex[6]_charCount[6]_mod_15/a[5]_GND_4_o_MUX_189_o)
     LUT6:I1->O            2   0.097   0.688  currentCharIndex[6]_charCount[6]_mod_15/Mmux_a[0]_GND_4_o_MUX_212_o161 (currentCharIndex[6]_charCount[6]_mod_15/a[6]_GND_4_o_MUX_206_o)
     LUT6:I1->O            6   0.097   0.534  currentCharIndex[6]_charCount[6]_mod_15/BUS_0007_INV_118_o1 (currentCharIndex[6]_charCount[6]_mod_15/BUS_0007_INV_118_o)
     LUT3:I0->O            3   0.097   0.566  currentCharIndex[6]_charCount[6]_mod_15/Mmux_n026271 (currentCharIndex[6]_charCount[6]_mod_15/n0262<6>)
     LUT4:I0->O            7   0.097   0.539  currentCharIndex[6]_charCount[6]_mod_15/BUS_0008_INV_127_o25 (currentCharIndex[6]_charCount[6]_mod_15/BUS_0008_INV_127_o)
     LUT3:I0->O            3   0.097   0.305  currentCharIndex[6]_charCount[6]_mod_15/Mmux_o61 (currentCharIndex[6]_charCount[6]_mod_15_OUT<5>)
     LUT5:I4->O            4   0.097   0.293  Msub_GND_1_o_GND_1_o_sub_17_OUT<6:0>_xor<5>11 (GND_1_o_GND_1_o_sub_17_OUT<5>)
     RAM64X1D:DPRA5            0.150          Mram_userData32
    ----------------------------------------
    Total                     31.099ns (8.806ns logic, 22.293ns route)
                                       (28.3% logic, 71.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk_100M'
  Total number of paths / destination ports: 518073 / 61
-------------------------------------------------------------------------
Offset:              29.940ns (Levels of Logic = 62)
  Source:            Reset (PAD)
  Destination:       Mram_userData32 (RAM)
  Destination Clock: Clk_100M rising

  Data Path: Reset to Mram_userData32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   0.001   0.458  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            3   0.097   0.289  Mmux_currentCharIndex11 (currentCharIndex<0>)
     MUXCY:DI->O           1   0.337   0.000  currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_cy<0> (currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_cy<0>)
     XORCY:CI->O           1   0.370   0.295  currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_xor<1> (currentCharIndex[6]_charCount[6]_mod_15/a[6]_b[6]_add_15_OUT[6:0]<1>)
     LUT3:I2->O            2   0.097   0.299  currentCharIndex[6]_charCount[6]_mod_15/Mmux_o21 (currentCharIndex[6]_charCount[6]_mod_15_OUT<1>)
     LUT2:I1->O            3   0.097   0.305  Mmux_currentCharIndex21 (currentCharIndex<1>)
     LUT3:I2->O            1   0.097   0.000  currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_13_OUT_Madd_Madd_lut<1> (currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_13_OUT_Madd_Madd_lut<1>)
     XORCY:LI->O           1   0.173   0.295  currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_13_OUT_Madd_Madd_xor<1> (currentCharIndex[6]_charCount[6]_mod_15/GND_4_o_b[6]_add_13_OUT<1>)
     LUT3:I2->O            3   0.097   0.289  currentCharIndex[6]_charCount[6]_mod_15/Mmux_n026221 (currentCharIndex[6]_charCount[6]_mod_15/n0262<1>)
     MUXCY:DI->O           1   0.337   0.000  currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_cy<1> (currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_cy<1>)
     XORCY:CI->O           1   0.370   0.295  currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_xor<2> (currentCharIndex[6]_charCount[6]_mod_15/a[6]_b[6]_add_15_OUT[6:0]<2>)
     LUT3:I2->O            5   0.097   0.314  currentCharIndex[6]_charCount[6]_mod_15/Mmux_o31 (currentCharIndex[6]_charCount[6]_mod_15_OUT<2>)
     LUT2:I1->O            9   0.097   0.548  Mmux_currentCharIndex31 (currentCharIndex<2>)
     LUT5:I2->O            3   0.097   0.305  currentCharIndex[6]_charCount[6]_mod_15/Mmux_a[0]_GND_4_o_MUX_212_o131 (currentCharIndex[6]_charCount[6]_mod_15/a[3]_GND_4_o_MUX_209_o)
     LUT2:I1->O            1   0.097   0.000  currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_13_OUT_Madd_Madd_lut<3> (currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_13_OUT_Madd_Madd_lut<3>)
     XORCY:LI->O           1   0.173   0.295  currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_13_OUT_Madd_Madd_xor<3> (currentCharIndex[6]_charCount[6]_mod_15/GND_4_o_b[6]_add_13_OUT<3>)
     LUT3:I2->O            4   0.097   0.393  currentCharIndex[6]_charCount[6]_mod_15/Mmux_n026241 (currentCharIndex[6]_charCount[6]_mod_15/n0262<3>)
     LUT2:I0->O            1   0.097   0.000  currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_lut<3> (currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_lut<3>)
     XORCY:LI->O           1   0.173   0.295  currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_xor<3> (currentCharIndex[6]_charCount[6]_mod_15/a[6]_b[6]_add_15_OUT[6:0]<3>)
     LUT3:I2->O            5   0.097   0.314  currentCharIndex[6]_charCount[6]_mod_15/Mmux_o41 (currentCharIndex[6]_charCount[6]_mod_15_OUT<3>)
     LUT2:I1->O            5   0.097   0.530  Mmux_currentCharIndex41 (currentCharIndex<3>)
     LUT5:I2->O            4   0.097   0.309  currentCharIndex[6]_charCount[6]_mod_15/Mmux_a[0]_GND_4_o_MUX_194_o141 (currentCharIndex[6]_charCount[6]_mod_15/a[4]_GND_4_o_MUX_190_o)
     LUT2:I1->O            1   0.097   0.683  currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_11_OUT_Madd_Madd_lut<4>1 (currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_11_OUT_Madd_Madd_lut<4>)
     LUT6:I1->O            3   0.097   0.305  currentCharIndex[6]_charCount[6]_mod_15/Mmux_a[0]_GND_4_o_MUX_212_o14 (currentCharIndex[6]_charCount[6]_mod_15/a[4]_GND_4_o_MUX_208_o)
     LUT2:I1->O            1   0.097   0.000  currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_13_OUT_Madd_Madd_lut<4> (currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_13_OUT_Madd_Madd_lut<4>)
     XORCY:LI->O           1   0.173   0.295  currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_13_OUT_Madd_Madd_xor<4> (currentCharIndex[6]_charCount[6]_mod_15/GND_4_o_b[6]_add_13_OUT<4>)
     LUT3:I2->O            4   0.097   0.393  currentCharIndex[6]_charCount[6]_mod_15/Mmux_n026251 (currentCharIndex[6]_charCount[6]_mod_15/n0262<4>)
     LUT2:I0->O            1   0.097   0.000  currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_lut<4> (currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_lut<4>)
     XORCY:LI->O           1   0.173   0.295  currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_xor<4> (currentCharIndex[6]_charCount[6]_mod_15/a[6]_b[6]_add_15_OUT[6:0]<4>)
     LUT3:I2->O            4   0.097   0.309  currentCharIndex[6]_charCount[6]_mod_15/Mmux_o51 (currentCharIndex[6]_charCount[6]_mod_15_OUT<4>)
     LUT2:I1->O            4   0.097   0.570  Mmux_currentCharIndex51 (currentCharIndex<4>)
     LUT4:I0->O            1   0.097   0.295  currentCharIndex[6]_charCount[6]_mod_15/BUS_0004_INV_85_o1_SW0 (N4)
     LUT5:I4->O            3   0.097   0.693  currentCharIndex[6]_charCount[6]_mod_15/BUS_0004_INV_85_o1 (currentCharIndex[6]_charCount[6]_mod_15/BUS_0004_INV_85_o)
     LUT5:I0->O            4   0.097   0.309  currentCharIndex[6]_charCount[6]_mod_15/Mmux_a[0]_GND_4_o_MUX_174_o151 (currentCharIndex[6]_charCount[6]_mod_15/a[5]_GND_4_o_MUX_169_o)
     LUT2:I1->O            2   0.097   0.698  currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_9_OUT_Madd_Madd_lut<5>1 (currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_9_OUT_Madd_Madd_lut<5>)
     LUT6:I0->O            1   0.097   0.511  currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_9_OUT_Madd_Madd_cy<5>11 (currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_9_OUT_Madd_Madd_cy<5>)
     LUT4:I1->O            3   0.097   0.693  currentCharIndex[6]_charCount[6]_mod_15/Mmux_a[0]_GND_4_o_MUX_194_o161 (currentCharIndex[6]_charCount[6]_mod_15/a[6]_GND_4_o_MUX_188_o)
     LUT6:I1->O            6   0.097   0.579  currentCharIndex[6]_charCount[6]_mod_15/BUS_0006_INV_108_o1 (currentCharIndex[6]_charCount[6]_mod_15/BUS_0006_INV_108_o)
     LUT4:I0->O            3   0.097   0.305  currentCharIndex[6]_charCount[6]_mod_15/Mmux_a[0]_GND_4_o_MUX_212_o151 (currentCharIndex[6]_charCount[6]_mod_15/a[5]_GND_4_o_MUX_207_o)
     LUT2:I1->O            1   0.097   0.000  currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_13_OUT_Madd_Madd_lut<5> (currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_13_OUT_Madd_Madd_lut<5>)
     XORCY:LI->O           1   0.173   0.295  currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_13_OUT_Madd_Madd_xor<5> (currentCharIndex[6]_charCount[6]_mod_15/GND_4_o_b[6]_add_13_OUT<5>)
     LUT3:I2->O            4   0.097   0.309  currentCharIndex[6]_charCount[6]_mod_15/Mmux_n026261 (currentCharIndex[6]_charCount[6]_mod_15/n0262<5>)
     LUT2:I1->O            1   0.097   0.000  currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_lut<5> (currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_lut<5>)
     MUXCY:S->O            0   0.353   0.000  currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_cy<5> (currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_cy<5>)
     XORCY:CI->O           1   0.370   0.295  currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_xor<6> (currentCharIndex[6]_charCount[6]_mod_15/a[6]_b[6]_add_15_OUT[6:0]<6>)
     LUT3:I2->O            2   0.097   0.299  currentCharIndex[6]_charCount[6]_mod_15/Mmux_o71 (currentCharIndex[6]_charCount[6]_mod_15_OUT<6>)
     LUT2:I1->O            2   0.097   0.300  Mmux_currentCharIndex71 (Msub_GND_1_o_GND_1_o_sub_17_OUT<6:0>_lut<6>)
     LUT6:I5->O            1   0.097   0.379  currentCharIndex[6]_charCount[6]_mod_15/BUS_0002_INV_58_o11 (currentCharIndex[6]_charCount[6]_mod_15/BUS_0002_INV_58_o)
     LUT3:I1->O            2   0.097   0.516  currentCharIndex[6]_charCount[6]_mod_15/Mmux_a[0]_GND_4_o_MUX_128_o161 (currentCharIndex[6]_charCount[6]_mod_15/a[6]_GND_4_o_MUX_122_o)
     LUT6:I3->O            2   0.097   0.384  currentCharIndex[6]_charCount[6]_mod_15/BUS_0003_INV_72_o11 (currentCharIndex[6]_charCount[6]_mod_15/BUS_0003_INV_72_o)
     LUT3:I1->O            4   0.097   0.393  currentCharIndex[6]_charCount[6]_mod_15/Mmux_a[0]_GND_4_o_MUX_152_o151 (currentCharIndex[6]_charCount[6]_mod_15/a[5]_GND_4_o_MUX_147_o)
     LUT2:I0->O            2   0.097   0.561  currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_7_OUT_Madd_Madd_lut<5>1 (currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_7_OUT_Madd_Madd_lut<5>)
     LUT4:I0->O            1   0.097   0.511  currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_7_OUT_Madd_Madd_cy<5>11 (currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_7_OUT_Madd_Madd_cy<5>)
     LUT4:I1->O            2   0.097   0.516  currentCharIndex[6]_charCount[6]_mod_15/Mmux_a[0]_GND_4_o_MUX_174_o161 (currentCharIndex[6]_charCount[6]_mod_15/a[6]_GND_4_o_MUX_168_o)
     LUT4:I1->O            4   0.097   0.707  currentCharIndex[6]_charCount[6]_mod_15/BUS_0005_INV_97_o11 (currentCharIndex[6]_charCount[6]_mod_15/BUS_0005_INV_97_o)
     LUT6:I0->O            5   0.097   0.702  currentCharIndex[6]_charCount[6]_mod_15/Mmux_a[0]_GND_4_o_MUX_194_o15 (currentCharIndex[6]_charCount[6]_mod_15/a[5]_GND_4_o_MUX_189_o)
     LUT6:I1->O            2   0.097   0.688  currentCharIndex[6]_charCount[6]_mod_15/Mmux_a[0]_GND_4_o_MUX_212_o161 (currentCharIndex[6]_charCount[6]_mod_15/a[6]_GND_4_o_MUX_206_o)
     LUT6:I1->O            6   0.097   0.534  currentCharIndex[6]_charCount[6]_mod_15/BUS_0007_INV_118_o1 (currentCharIndex[6]_charCount[6]_mod_15/BUS_0007_INV_118_o)
     LUT3:I0->O            3   0.097   0.566  currentCharIndex[6]_charCount[6]_mod_15/Mmux_n026271 (currentCharIndex[6]_charCount[6]_mod_15/n0262<6>)
     LUT4:I0->O            7   0.097   0.539  currentCharIndex[6]_charCount[6]_mod_15/BUS_0008_INV_127_o25 (currentCharIndex[6]_charCount[6]_mod_15/BUS_0008_INV_127_o)
     LUT3:I0->O            3   0.097   0.305  currentCharIndex[6]_charCount[6]_mod_15/Mmux_o61 (currentCharIndex[6]_charCount[6]_mod_15_OUT<5>)
     LUT5:I4->O            4   0.097   0.293  Msub_GND_1_o_GND_1_o_sub_17_OUT<6:0>_xor<5>11 (GND_1_o_GND_1_o_sub_17_OUT<5>)
     RAM64X1D:DPRA5            0.150          Mram_userData32
    ----------------------------------------
    Total                     29.940ns (8.079ns logic, 21.861ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Reset'
  Total number of paths / destination ports: 1611932 / 8
-------------------------------------------------------------------------
Offset:              30.535ns (Levels of Logic = 63)
  Source:            Reset (PAD)
  Destination:       LEDs_7 (LATCH)
  Destination Clock: Reset rising

  Data Path: Reset to LEDs_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   0.001   0.458  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            3   0.097   0.289  Mmux_currentCharIndex11 (currentCharIndex<0>)
     MUXCY:DI->O           1   0.337   0.000  currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_cy<0> (currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_cy<0>)
     XORCY:CI->O           1   0.370   0.295  currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_xor<1> (currentCharIndex[6]_charCount[6]_mod_15/a[6]_b[6]_add_15_OUT[6:0]<1>)
     LUT3:I2->O            2   0.097   0.299  currentCharIndex[6]_charCount[6]_mod_15/Mmux_o21 (currentCharIndex[6]_charCount[6]_mod_15_OUT<1>)
     LUT2:I1->O            3   0.097   0.305  Mmux_currentCharIndex21 (currentCharIndex<1>)
     LUT3:I2->O            1   0.097   0.000  currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_13_OUT_Madd_Madd_lut<1> (currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_13_OUT_Madd_Madd_lut<1>)
     XORCY:LI->O           1   0.173   0.295  currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_13_OUT_Madd_Madd_xor<1> (currentCharIndex[6]_charCount[6]_mod_15/GND_4_o_b[6]_add_13_OUT<1>)
     LUT3:I2->O            3   0.097   0.289  currentCharIndex[6]_charCount[6]_mod_15/Mmux_n026221 (currentCharIndex[6]_charCount[6]_mod_15/n0262<1>)
     MUXCY:DI->O           1   0.337   0.000  currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_cy<1> (currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_cy<1>)
     XORCY:CI->O           1   0.370   0.295  currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_xor<2> (currentCharIndex[6]_charCount[6]_mod_15/a[6]_b[6]_add_15_OUT[6:0]<2>)
     LUT3:I2->O            5   0.097   0.314  currentCharIndex[6]_charCount[6]_mod_15/Mmux_o31 (currentCharIndex[6]_charCount[6]_mod_15_OUT<2>)
     LUT2:I1->O            9   0.097   0.548  Mmux_currentCharIndex31 (currentCharIndex<2>)
     LUT5:I2->O            3   0.097   0.305  currentCharIndex[6]_charCount[6]_mod_15/Mmux_a[0]_GND_4_o_MUX_212_o131 (currentCharIndex[6]_charCount[6]_mod_15/a[3]_GND_4_o_MUX_209_o)
     LUT2:I1->O            1   0.097   0.000  currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_13_OUT_Madd_Madd_lut<3> (currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_13_OUT_Madd_Madd_lut<3>)
     XORCY:LI->O           1   0.173   0.295  currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_13_OUT_Madd_Madd_xor<3> (currentCharIndex[6]_charCount[6]_mod_15/GND_4_o_b[6]_add_13_OUT<3>)
     LUT3:I2->O            4   0.097   0.393  currentCharIndex[6]_charCount[6]_mod_15/Mmux_n026241 (currentCharIndex[6]_charCount[6]_mod_15/n0262<3>)
     LUT2:I0->O            1   0.097   0.000  currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_lut<3> (currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_lut<3>)
     XORCY:LI->O           1   0.173   0.295  currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_xor<3> (currentCharIndex[6]_charCount[6]_mod_15/a[6]_b[6]_add_15_OUT[6:0]<3>)
     LUT3:I2->O            5   0.097   0.314  currentCharIndex[6]_charCount[6]_mod_15/Mmux_o41 (currentCharIndex[6]_charCount[6]_mod_15_OUT<3>)
     LUT2:I1->O            5   0.097   0.530  Mmux_currentCharIndex41 (currentCharIndex<3>)
     LUT5:I2->O            4   0.097   0.309  currentCharIndex[6]_charCount[6]_mod_15/Mmux_a[0]_GND_4_o_MUX_194_o141 (currentCharIndex[6]_charCount[6]_mod_15/a[4]_GND_4_o_MUX_190_o)
     LUT2:I1->O            1   0.097   0.683  currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_11_OUT_Madd_Madd_lut<4>1 (currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_11_OUT_Madd_Madd_lut<4>)
     LUT6:I1->O            3   0.097   0.305  currentCharIndex[6]_charCount[6]_mod_15/Mmux_a[0]_GND_4_o_MUX_212_o14 (currentCharIndex[6]_charCount[6]_mod_15/a[4]_GND_4_o_MUX_208_o)
     LUT2:I1->O            1   0.097   0.000  currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_13_OUT_Madd_Madd_lut<4> (currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_13_OUT_Madd_Madd_lut<4>)
     XORCY:LI->O           1   0.173   0.295  currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_13_OUT_Madd_Madd_xor<4> (currentCharIndex[6]_charCount[6]_mod_15/GND_4_o_b[6]_add_13_OUT<4>)
     LUT3:I2->O            4   0.097   0.393  currentCharIndex[6]_charCount[6]_mod_15/Mmux_n026251 (currentCharIndex[6]_charCount[6]_mod_15/n0262<4>)
     LUT2:I0->O            1   0.097   0.000  currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_lut<4> (currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_lut<4>)
     XORCY:LI->O           1   0.173   0.295  currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_xor<4> (currentCharIndex[6]_charCount[6]_mod_15/a[6]_b[6]_add_15_OUT[6:0]<4>)
     LUT3:I2->O            4   0.097   0.309  currentCharIndex[6]_charCount[6]_mod_15/Mmux_o51 (currentCharIndex[6]_charCount[6]_mod_15_OUT<4>)
     LUT2:I1->O            4   0.097   0.570  Mmux_currentCharIndex51 (currentCharIndex<4>)
     LUT4:I0->O            1   0.097   0.295  currentCharIndex[6]_charCount[6]_mod_15/BUS_0004_INV_85_o1_SW0 (N4)
     LUT5:I4->O            3   0.097   0.693  currentCharIndex[6]_charCount[6]_mod_15/BUS_0004_INV_85_o1 (currentCharIndex[6]_charCount[6]_mod_15/BUS_0004_INV_85_o)
     LUT5:I0->O            4   0.097   0.309  currentCharIndex[6]_charCount[6]_mod_15/Mmux_a[0]_GND_4_o_MUX_174_o151 (currentCharIndex[6]_charCount[6]_mod_15/a[5]_GND_4_o_MUX_169_o)
     LUT2:I1->O            2   0.097   0.698  currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_9_OUT_Madd_Madd_lut<5>1 (currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_9_OUT_Madd_Madd_lut<5>)
     LUT6:I0->O            1   0.097   0.511  currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_9_OUT_Madd_Madd_cy<5>11 (currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_9_OUT_Madd_Madd_cy<5>)
     LUT4:I1->O            3   0.097   0.693  currentCharIndex[6]_charCount[6]_mod_15/Mmux_a[0]_GND_4_o_MUX_194_o161 (currentCharIndex[6]_charCount[6]_mod_15/a[6]_GND_4_o_MUX_188_o)
     LUT6:I1->O            6   0.097   0.579  currentCharIndex[6]_charCount[6]_mod_15/BUS_0006_INV_108_o1 (currentCharIndex[6]_charCount[6]_mod_15/BUS_0006_INV_108_o)
     LUT4:I0->O            3   0.097   0.305  currentCharIndex[6]_charCount[6]_mod_15/Mmux_a[0]_GND_4_o_MUX_212_o151 (currentCharIndex[6]_charCount[6]_mod_15/a[5]_GND_4_o_MUX_207_o)
     LUT2:I1->O            1   0.097   0.000  currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_13_OUT_Madd_Madd_lut<5> (currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_13_OUT_Madd_Madd_lut<5>)
     XORCY:LI->O           1   0.173   0.295  currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_13_OUT_Madd_Madd_xor<5> (currentCharIndex[6]_charCount[6]_mod_15/GND_4_o_b[6]_add_13_OUT<5>)
     LUT3:I2->O            4   0.097   0.309  currentCharIndex[6]_charCount[6]_mod_15/Mmux_n026261 (currentCharIndex[6]_charCount[6]_mod_15/n0262<5>)
     LUT2:I1->O            1   0.097   0.000  currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_lut<5> (currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_lut<5>)
     MUXCY:S->O            0   0.353   0.000  currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_cy<5> (currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_cy<5>)
     XORCY:CI->O           1   0.370   0.295  currentCharIndex[6]_charCount[6]_mod_15/Madd_a[6]_b[6]_add_15_OUT[6:0]_Madd_xor<6> (currentCharIndex[6]_charCount[6]_mod_15/a[6]_b[6]_add_15_OUT[6:0]<6>)
     LUT3:I2->O            2   0.097   0.299  currentCharIndex[6]_charCount[6]_mod_15/Mmux_o71 (currentCharIndex[6]_charCount[6]_mod_15_OUT<6>)
     LUT2:I1->O            2   0.097   0.299  Mmux_currentCharIndex71 (Msub_GND_1_o_GND_1_o_sub_17_OUT<6:0>_lut<6>)
     LUT6:I5->O            1   0.097   0.379  currentCharIndex[6]_charCount[6]_mod_15/BUS_0002_INV_58_o11 (currentCharIndex[6]_charCount[6]_mod_15/BUS_0002_INV_58_o)
     LUT3:I1->O            2   0.097   0.516  currentCharIndex[6]_charCount[6]_mod_15/Mmux_a[0]_GND_4_o_MUX_128_o161 (currentCharIndex[6]_charCount[6]_mod_15/a[6]_GND_4_o_MUX_122_o)
     LUT6:I3->O            2   0.097   0.384  currentCharIndex[6]_charCount[6]_mod_15/BUS_0003_INV_72_o11 (currentCharIndex[6]_charCount[6]_mod_15/BUS_0003_INV_72_o)
     LUT3:I1->O            4   0.097   0.393  currentCharIndex[6]_charCount[6]_mod_15/Mmux_a[0]_GND_4_o_MUX_152_o151 (currentCharIndex[6]_charCount[6]_mod_15/a[5]_GND_4_o_MUX_147_o)
     LUT2:I0->O            2   0.097   0.561  currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_7_OUT_Madd_Madd_lut<5>1 (currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_7_OUT_Madd_Madd_lut<5>)
     LUT4:I0->O            1   0.097   0.511  currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_7_OUT_Madd_Madd_cy<5>11 (currentCharIndex[6]_charCount[6]_mod_15/Madd_GND_4_o_b[6]_add_7_OUT_Madd_Madd_cy<5>)
     LUT4:I1->O            2   0.097   0.516  currentCharIndex[6]_charCount[6]_mod_15/Mmux_a[0]_GND_4_o_MUX_174_o161 (currentCharIndex[6]_charCount[6]_mod_15/a[6]_GND_4_o_MUX_168_o)
     LUT4:I1->O            4   0.097   0.707  currentCharIndex[6]_charCount[6]_mod_15/BUS_0005_INV_97_o11 (currentCharIndex[6]_charCount[6]_mod_15/BUS_0005_INV_97_o)
     LUT6:I0->O            5   0.097   0.702  currentCharIndex[6]_charCount[6]_mod_15/Mmux_a[0]_GND_4_o_MUX_194_o15 (currentCharIndex[6]_charCount[6]_mod_15/a[5]_GND_4_o_MUX_189_o)
     LUT6:I1->O            2   0.097   0.688  currentCharIndex[6]_charCount[6]_mod_15/Mmux_a[0]_GND_4_o_MUX_212_o161 (currentCharIndex[6]_charCount[6]_mod_15/a[6]_GND_4_o_MUX_206_o)
     LUT6:I1->O            6   0.097   0.534  currentCharIndex[6]_charCount[6]_mod_15/BUS_0007_INV_118_o1 (currentCharIndex[6]_charCount[6]_mod_15/BUS_0007_INV_118_o)
     LUT3:I0->O            3   0.097   0.566  currentCharIndex[6]_charCount[6]_mod_15/Mmux_n026271 (currentCharIndex[6]_charCount[6]_mod_15/n0262<6>)
     LUT4:I0->O            7   0.097   0.539  currentCharIndex[6]_charCount[6]_mod_15/BUS_0008_INV_127_o25 (currentCharIndex[6]_charCount[6]_mod_15/BUS_0008_INV_127_o)
     LUT3:I0->O            3   0.097   0.703  currentCharIndex[6]_charCount[6]_mod_15/Mmux_o61 (currentCharIndex[6]_charCount[6]_mod_15_OUT<5>)
     LUT6:I0->O            8   0.097   0.543  Msub_GND_1_o_GND_1_o_sub_17_OUT<6:0>_xor<6>11 (GND_1_o_GND_1_o_sub_17_OUT<6>)
     LUT3:I0->O            1   0.097   0.000  inst_LPM_MUX112 (_n0044<0>)
     LD_1:D                   -0.028          LEDs_0
    ----------------------------------------
    Total                     30.535ns (8.026ns logic, 22.509ns route)
                                       (26.3% logic, 73.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Reset'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.754ns (Levels of Logic = 1)
  Source:            LEDs_7 (LATCH)
  Destination:       LEDs<7> (PAD)
  Source Clock:      Reset rising

  Data Path: LEDs_7 to LEDs<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             1   0.475   0.279  LEDs_7 (LEDs_7)
     OBUF:I->O                 0.000          LEDs_7_OBUF (LEDs<7>)
    ----------------------------------------
    Total                      0.754ns (0.475ns logic, 0.279ns route)
                                       (63.0% logic, 37.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk_100M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_100M       |   31.099|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Reset
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_100M       |   31.694|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.62 secs
 
--> 


Total memory usage is 507404 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :    3 (   0 filtered)

