<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>FlashFreeze_SB</name><vendor/><library/><version/><fileSets><fileSet fileSetId="OTHER_FILESET"><file fileid="0"><name>./FlashFreeze_SB.sdb</name><userFileType>SDB</userFileType></file><file fileid="1"><name>./FlashFreeze_SB_cfg.sdb</name><userFileType>SDB</userFileType></file><file fileid="2"><name>./CCC_0/FlashFreeze_SB_CCC_0_configuration.xml</name><userFileType>LOG</userFileType></file><file fileid="3"><name>./FlashFreeze_SB_manifest.txt</name><userFileType>LOG</userFileType></file></fileSet><fileSet fileSetId="COMPONENT_FILESET"><file fileid="4"><name>./CCC_0/FlashFreeze_SB_CCC_0_FCCC.cxf</name><userFileType>CXF</userFileType></file><file fileid="5"><name>../../Actel/SgCore/FCCC/2.0.201/FCCC.cxf</name><userFileType>CXF</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="6"><name>./FlashFreeze_SB.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>OTHER_FILESET</fileSetRef><fileSetRef>COMPONENT_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><category>SmartCoreDesign</category><function>SmartDesign</function><variation>SmartDesign</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SmartCoreDesign</type></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtensions><previousType>SystemBuilder</previousType><preDesignInGoodState>false</preDesignInGoodState><componentRef library="SystemBuilder" name="SystemBuilder" vendor="Actel" version="1.0"/><dependentModules><module id_library="SgCore" id_name="FCCC" id_vendor="Actel" id_version="2.0.201" module_class="SpiritModule" name="FCCC" state="GOOD" type="3"/><module file="hdl\CORERESETP_0.v" module_class="HdlModule" name="CORERESET_FF_0" state="GOOD" type="2"/><module module_class="ComponentModule" name="FlashFreeze_SB_MSS::work" state="GOOD" type="1"/></dependentModules></vendorExtensions><busInterfaces><busInterface><name>RCOSC_25_50MHZ_CCC_IN</name><busType library="busdef.clock" name="RCOSC_25_50MHZ_CCC" vendor="Actel" version="1.0"/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>RCOSC_25_50MHZ</componentSignalName><busSignalName>RCOSC_25_50MHZ_CCC</busSignalName></signal></signalMap></busInterface><busInterface><name>FIC_0_APB_MASTER</name><busType library="AMBA2" name="APB" vendor="AMBA" version="r0p0"/><master/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>FIC_0_APB_M_PADDR</componentSignalName><busSignalName>PADDR</busSignalName></signal><signal><componentSignalName>FIC_0_APB_M_PSEL</componentSignalName><busSignalName>PSELx</busSignalName></signal><signal><componentSignalName>FIC_0_APB_M_PENABLE</componentSignalName><busSignalName>PENABLE</busSignalName></signal><signal><componentSignalName>FIC_0_APB_M_PWRITE</componentSignalName><busSignalName>PWRITE</busSignalName></signal><signal><componentSignalName>FIC_0_APB_M_PRDATA</componentSignalName><busSignalName>PRDATA</busSignalName></signal><signal><componentSignalName>FIC_0_APB_M_PWDATA</componentSignalName><busSignalName>PWDATA</busSignalName></signal><signal><componentSignalName>FIC_0_APB_M_PREADY</componentSignalName><busSignalName>PREADY</busSignalName></signal><signal><componentSignalName>FIC_0_APB_M_PSLVERR</componentSignalName><busSignalName>PSLVERR</busSignalName></signal></signalMap></busInterface><busInterface><name>FIC_0_PINS</name><busType library="Internal" name="Group" vendor="Actel" version=""/><slave/><vendorExtensions><used>true</used></vendorExtensions></busInterface><busInterface><name>INIT_PINS</name><busType library="Internal" name="Group" vendor="Actel" version=""/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>INIT_DONE</componentSignalName><busSignalName>INIT_DONE</busSignalName></signal></signalMap></busInterface></busInterfaces><model><signals><signal><name>FAB_RESET_N</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>INIT_DONE</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>POWER_ON_RESET_N</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>RCOSC_25_50MHZ_0</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Wake_On_Change_SW</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FF_Entry_SW</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FF_DONE</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>RCOSC_25_50MHZ</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>GL1_XCLK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDA</name><direction>inout</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro>BIBUF</padMacro><padMacroPin>PAD</padMacroPin><used>true</used></vendorExtensions></signal><signal><name>SCL</name><direction>inout</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro>BIBUF</padMacro><padMacroPin>PAD</padMacroPin><used>true</used></vendorExtensions></signal><signal><name>GL0</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_APB_M_PSEL</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_APB_M_PENABLE</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_APB_M_PWRITE</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_APB_M_PREADY</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_APB_M_PSLVERR</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SW_output</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FF_TO_START</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>LOCK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_APB_M_PADDR</name><direction>out</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_APB_M_PRDATA</name><direction>in</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_APB_M_PWDATA</name><direction>out</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>