// Seed: 1477861267
module module_0;
  logic id_1;
  wire  id_2;
  always @(id_2 or posedge 1'd0) begin : LABEL_0
    id_1 <= -1 == id_2;
  end
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    input supply0 id_2,
    output wor id_3,
    input wire id_4,
    output wand id_5,
    output tri id_6,
    output supply1 id_7,
    output supply0 id_8
);
  always @(posedge id_0 < 1 or -1'h0) begin : LABEL_0
    $clog2(39);
    ;
  end
  logic id_10;
  module_0 modCall_1 ();
  assign id_3 = -1'b0;
endmodule
