

================================================================
== Vivado HLS Report for 'Linear_layer_qkv'
================================================================
* Date:           Thu Aug 31 04:11:01 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  42522699|  42522699| 0.425 sec | 0.425 sec |  42522699|  42522699|   none  |
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+----------+----------+----------+-----------+-----------+------+----------+
        |                |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+----------+----------+----------+-----------+-----------+------+----------+
        |- Loop 1        |      9240|      9240|       770|          -|          -|    12|    no    |
        | + Loop 1.1     |       768|       768|         1|          -|          -|   768|    no    |
        |- l_gemm_i      |  42485784|  42485784|   3540482|          -|          -|    12|    no    |
        | + l_j          |   3540480|   3540480|      4610|          -|          -|   768|    no    |
        |  ++ l_S_k_0_k  |      4608|      4608|         6|          -|          -|   768|    no    |
        |- l_bias_i1     |     27672|     27672|      2306|          -|          -|    12|    no    |
        | + l_j1         |      2304|      2304|         3|          -|          -|   768|    no    |
        +----------------+----------+----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 5 12 
5 --> 6 4 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 6 
12 --> 13 
13 --> 14 12 
14 --> 15 
15 --> 13 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %.loopexit" [kernel.cpp:23]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.81>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%v5_0 = phi i4 [ 0, %_ZN8ap_fixedILi24ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %v5, %.loopexit.loopexit ]"   --->   Operation 17 'phi' 'v5_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.30ns)   --->   "%icmp_ln23 = icmp eq i4 %v5_0, -4" [kernel.cpp:23]   --->   Operation 18 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.73ns)   --->   "%v5 = add i4 %v5_0, 1" [kernel.cpp:23]   --->   Operation 20 'add' 'v5' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %.preheader366.preheader, label %.preheader367.preheader" [kernel.cpp:23]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_26 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %v5_0, i10 0)" [kernel.cpp:25]   --->   Operation 22 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i14 %tmp_26 to i15" [kernel.cpp:25]   --->   Operation 23 'zext' 'zext_ln203' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_27 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %v5_0, i8 0)" [kernel.cpp:25]   --->   Operation 24 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln203_5 = zext i12 %tmp_27 to i15" [kernel.cpp:25]   --->   Operation 25 'zext' 'zext_ln203_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.81ns)   --->   "%sub_ln203 = sub i15 %zext_ln203, %zext_ln203_5" [kernel.cpp:25]   --->   Operation 26 'sub' 'sub_ln203' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.76ns)   --->   "br label %.preheader367" [kernel.cpp:24]   --->   Operation 27 'br' <Predicate = (!icmp_ln23)> <Delay = 1.76>
ST_2 : Operation 28 [1/1] (1.76ns)   --->   "br label %.preheader366" [kernel.cpp:28]   --->   Operation 28 'br' <Predicate = (icmp_ln23)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 5.19>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%v6_0 = phi i10 [ %v6, %0 ], [ 0, %.preheader367.preheader ]"   --->   Operation 29 'phi' 'v6_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.77ns)   --->   "%icmp_ln24 = icmp eq i10 %v6_0, -256" [kernel.cpp:24]   --->   Operation 30 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_381 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 31 'speclooptripcount' 'empty_381' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.73ns)   --->   "%v6 = add i10 %v6_0, 1" [kernel.cpp:24]   --->   Operation 32 'add' 'v6' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %.loopexit.loopexit, label %0" [kernel.cpp:24]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln203_6 = zext i10 %v6_0 to i15" [kernel.cpp:25]   --->   Operation 34 'zext' 'zext_ln203_6' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.94ns)   --->   "%add_ln203 = add i15 %sub_ln203, %zext_ln203_6" [kernel.cpp:25]   --->   Operation 35 'add' 'add_ln203' <Predicate = (!icmp_ln24)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i15 %add_ln203 to i64" [kernel.cpp:25]   --->   Operation 36 'sext' 'sext_ln203' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%v3_V_addr = getelementptr [9216 x i24]* %v3_V, i64 0, i64 %sext_ln203" [kernel.cpp:25]   --->   Operation 37 'getelementptr' 'v3_V_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (3.25ns)   --->   "store i24 0, i24* %v3_V_addr, align 4" [kernel.cpp:25]   --->   Operation 38 'store' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br label %.preheader367" [kernel.cpp:24]   --->   Operation 39 'br' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 40 'br' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.81>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ %i, %l_gemm_i_end ], [ 0, %.preheader366.preheader ]"   --->   Operation 41 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.30ns)   --->   "%icmp_ln28 = icmp eq i4 %i_0, -4" [kernel.cpp:28]   --->   Operation 42 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%empty_382 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 43 'speclooptripcount' 'empty_382' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [kernel.cpp:28]   --->   Operation 44 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln28, label %.preheader.preheader, label %l_gemm_i_begin" [kernel.cpp:28]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [kernel.cpp:28]   --->   Operation 46 'specloopname' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str)" [kernel.cpp:28]   --->   Operation 47 'specregionbegin' 'tmp' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_28 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i_0, i10 0)" [kernel.cpp:31]   --->   Operation 48 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i14 %tmp_28 to i15" [kernel.cpp:31]   --->   Operation 49 'zext' 'zext_ln31' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_29 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i_0, i8 0)" [kernel.cpp:31]   --->   Operation 50 'bitconcatenate' 'tmp_29' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i12 %tmp_29 to i15" [kernel.cpp:31]   --->   Operation 51 'zext' 'zext_ln31_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.81ns)   --->   "%sub_ln31 = sub i15 %zext_ln31, %zext_ln31_1" [kernel.cpp:31]   --->   Operation 52 'sub' 'sub_ln31' <Predicate = (!icmp_ln28)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:29]   --->   Operation 53 'br' <Predicate = (!icmp_ln28)> <Delay = 1.76>
ST_4 : Operation 54 [1/1] (1.76ns)   --->   "br label %.preheader" [kernel.cpp:43]   --->   Operation 54 'br' <Predicate = (icmp_ln28)> <Delay = 1.76>

State 5 <SV = 3> <Delay = 2.19>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%j_0 = phi i10 [ 0, %l_gemm_i_begin ], [ %j, %l_j_end ]"   --->   Operation 55 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.77ns)   --->   "%icmp_ln29 = icmp eq i10 %j_0, -256" [kernel.cpp:29]   --->   Operation 56 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%empty_383 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 57 'speclooptripcount' 'empty_383' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.73ns)   --->   "%j = add i10 %j_0, 1" [kernel.cpp:29]   --->   Operation 58 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29, label %l_gemm_i_end, label %l_j_begin" [kernel.cpp:29]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind" [kernel.cpp:29]   --->   Operation 60 'specloopname' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1)" [kernel.cpp:29]   --->   Operation 61 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i10 %j_0 to i15" [kernel.cpp:32]   --->   Operation 62 'zext' 'zext_ln32' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_32 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j_0, i10 0)" [kernel.cpp:32]   --->   Operation 63 'bitconcatenate' 'tmp_32' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i20 %tmp_32 to i21" [kernel.cpp:32]   --->   Operation 64 'zext' 'zext_ln32_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_33 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %j_0, i8 0)" [kernel.cpp:32]   --->   Operation 65 'bitconcatenate' 'tmp_33' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln32_2 = zext i18 %tmp_33 to i21" [kernel.cpp:32]   --->   Operation 66 'zext' 'zext_ln32_2' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (2.19ns)   --->   "%sub_ln32 = sub i21 %zext_ln32_1, %zext_ln32_2" [kernel.cpp:32]   --->   Operation 67 'sub' 'sub_ln32' <Predicate = (!icmp_ln29)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (1.94ns)   --->   "%add_ln36 = add i15 %sub_ln31, %zext_ln32" [kernel.cpp:36]   --->   Operation 68 'add' 'add_ln36' <Predicate = (!icmp_ln29)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i15 %add_ln36 to i64" [kernel.cpp:36]   --->   Operation 69 'sext' 'sext_ln36' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%v3_V_addr_1 = getelementptr [9216 x i24]* %v3_V, i64 0, i64 %sext_ln36" [kernel.cpp:36]   --->   Operation 70 'getelementptr' 'v3_V_addr_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:30]   --->   Operation 71 'br' <Predicate = (!icmp_ln29)> <Delay = 1.76>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%empty_386 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp)" [kernel.cpp:42]   --->   Operation 72 'specregionend' 'empty_386' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "br label %.preheader366" [kernel.cpp:28]   --->   Operation 73 'br' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 5.47>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%k_0 = phi i10 [ 0, %l_j_begin ], [ %k, %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit83 ]"   --->   Operation 74 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (1.77ns)   --->   "%icmp_ln30 = icmp eq i10 %k_0, -256" [kernel.cpp:30]   --->   Operation 75 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%empty_384 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 76 'speclooptripcount' 'empty_384' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (1.73ns)   --->   "%k = add i10 %k_0, 1" [kernel.cpp:30]   --->   Operation 77 'add' 'k' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %l_j_end, label %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit83" [kernel.cpp:30]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln31_2 = zext i10 %k_0 to i21" [kernel.cpp:31]   --->   Operation 79 'zext' 'zext_ln31_2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln31_3 = zext i10 %k_0 to i15" [kernel.cpp:31]   --->   Operation 80 'zext' 'zext_ln31_3' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (1.94ns)   --->   "%add_ln31 = add i15 %zext_ln31_3, %sub_ln31" [kernel.cpp:31]   --->   Operation 81 'add' 'add_ln31' <Predicate = (!icmp_ln30)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (2.22ns)   --->   "%add_ln32 = add i21 %zext_ln31_2, %sub_ln32" [kernel.cpp:32]   --->   Operation 82 'add' 'add_ln32' <Predicate = (!icmp_ln30)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i21 %add_ln32 to i64" [kernel.cpp:32]   --->   Operation 83 'sext' 'sext_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%v1_V_addr = getelementptr [589824 x i24]* %v1_V, i64 0, i64 %sext_ln32" [kernel.cpp:32]   --->   Operation 84 'getelementptr' 'v1_V_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 85 [4/4] (3.25ns)   --->   "%v11_V = load i24* %v1_V_addr, align 4" [kernel.cpp:32]   --->   Operation 85 'load' 'v11_V' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%empty_385 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_8)" [kernel.cpp:41]   --->   Operation 86 'specregionend' 'empty_385' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:29]   --->   Operation 87 'br' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 3.25>
ST_7 : Operation 88 [3/4] (3.25ns)   --->   "%v11_V = load i24* %v1_V_addr, align 4" [kernel.cpp:32]   --->   Operation 88 'load' 'v11_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>

State 8 <SV = 6> <Delay = 3.25>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i15 %add_ln31 to i64" [kernel.cpp:31]   --->   Operation 89 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%v0_V_addr = getelementptr [9216 x i24]* %v0_V, i64 0, i64 %sext_ln31" [kernel.cpp:31]   --->   Operation 90 'getelementptr' 'v0_V_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [2/2] (3.25ns)   --->   "%v10_V = load i24* %v0_V_addr, align 4" [kernel.cpp:31]   --->   Operation 91 'load' 'v10_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_8 : Operation 92 [2/4] (3.25ns)   --->   "%v11_V = load i24* %v1_V_addr, align 4" [kernel.cpp:32]   --->   Operation 92 'load' 'v11_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>

State 9 <SV = 7> <Delay = 3.25>
ST_9 : Operation 93 [1/2] (3.25ns)   --->   "%v10_V = load i24* %v0_V_addr, align 4" [kernel.cpp:31]   --->   Operation 93 'load' 'v10_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_9 : Operation 94 [1/4] (3.25ns)   --->   "%v11_V = load i24* %v1_V_addr, align 4" [kernel.cpp:32]   --->   Operation 94 'load' 'v11_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_9 : Operation 95 [2/2] (3.25ns)   --->   "%v15_V = load i24* %v3_V_addr_1, align 4" [kernel.cpp:36]   --->   Operation 95 'load' 'v15_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>

State 10 <SV = 8> <Delay = 8.51>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%v12_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v10_V, i16 0)" [kernel.cpp:33]   --->   Operation 96 'bitconcatenate' 'v12_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%v13_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v11_V, i16 0)" [kernel.cpp:34]   --->   Operation 97 'bitconcatenate' 'v13_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i40 %v12_V to i72" [kernel.cpp:35]   --->   Operation 98 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i40 %v13_V to i72" [kernel.cpp:35]   --->   Operation 99 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (8.51ns)   --->   "%r_V = mul i72 %sext_ln1116, %sext_ln1118" [kernel.cpp:35]   --->   Operation 100 'mul' 'r_V' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [1/2] (3.25ns)   --->   "%v15_V = load i24* %v3_V_addr_1, align 4" [kernel.cpp:36]   --->   Operation 101 'load' 'v15_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%v16_V = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %r_V, i32 48, i32 71)" [kernel.cpp:37]   --->   Operation 102 'partselect' 'v16_V' <Predicate = true> <Delay = 0.00>

State 11 <SV = 9> <Delay = 5.56>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str2) nounwind" [kernel.cpp:30]   --->   Operation 103 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (2.31ns)   --->   "%v17_V = add i24 %v15_V, %v16_V" [kernel.cpp:38]   --->   Operation 104 'add' 'v17_V' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 105 [1/1] (3.25ns)   --->   "store i24 %v17_V, i24* %v3_V_addr_1, align 4" [kernel.cpp:39]   --->   Operation 105 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:30]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 3> <Delay = 1.81>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%i1_0 = phi i4 [ %i1, %l_bias_i1_end ], [ 0, %.preheader.preheader ]"   --->   Operation 107 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (1.30ns)   --->   "%icmp_ln43 = icmp eq i4 %i1_0, -4" [kernel.cpp:43]   --->   Operation 108 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%empty_387 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 109 'speclooptripcount' 'empty_387' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (1.73ns)   --->   "%i1 = add i4 %i1_0, 1" [kernel.cpp:43]   --->   Operation 110 'add' 'i1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %icmp_ln43, label %4, label %l_bias_i1_begin" [kernel.cpp:43]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str3) nounwind" [kernel.cpp:43]   --->   Operation 112 'specloopname' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str3)" [kernel.cpp:43]   --->   Operation 113 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_30 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i1_0, i10 0)" [kernel.cpp:46]   --->   Operation 114 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i14 %tmp_30 to i15" [kernel.cpp:46]   --->   Operation 115 'zext' 'zext_ln46' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_31 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i1_0, i8 0)" [kernel.cpp:46]   --->   Operation 116 'bitconcatenate' 'tmp_31' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i12 %tmp_31 to i15" [kernel.cpp:46]   --->   Operation 117 'zext' 'zext_ln46_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (1.81ns)   --->   "%sub_ln46 = sub i15 %zext_ln46, %zext_ln46_1" [kernel.cpp:46]   --->   Operation 118 'sub' 'sub_ln46' <Predicate = (!icmp_ln43)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 119 [1/1] (1.76ns)   --->   "br label %3" [kernel.cpp:44]   --->   Operation 119 'br' <Predicate = (!icmp_ln43)> <Delay = 1.76>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:51]   --->   Operation 120 'ret' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 13 <SV = 4> <Delay = 5.19>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%j1_0 = phi i10 [ 0, %l_bias_i1_begin ], [ %j1, %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i ]"   --->   Operation 121 'phi' 'j1_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (1.77ns)   --->   "%icmp_ln44 = icmp eq i10 %j1_0, -256" [kernel.cpp:44]   --->   Operation 122 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%empty_388 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 123 'speclooptripcount' 'empty_388' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (1.73ns)   --->   "%j1 = add i10 %j1_0, 1" [kernel.cpp:44]   --->   Operation 124 'add' 'j1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %icmp_ln44, label %l_bias_i1_end, label %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i" [kernel.cpp:44]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i10 %j1_0 to i64" [kernel.cpp:45]   --->   Operation 126 'zext' 'zext_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln46_2 = zext i10 %j1_0 to i15" [kernel.cpp:46]   --->   Operation 127 'zext' 'zext_ln46_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (1.94ns)   --->   "%add_ln46 = add i15 %sub_ln46, %zext_ln46_2" [kernel.cpp:46]   --->   Operation 128 'add' 'add_ln46' <Predicate = (!icmp_ln44)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i15 %add_ln46 to i64" [kernel.cpp:46]   --->   Operation 129 'sext' 'sext_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%v3_V_addr_2 = getelementptr [9216 x i24]* %v3_V, i64 0, i64 %sext_ln46" [kernel.cpp:46]   --->   Operation 130 'getelementptr' 'v3_V_addr_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%v2_V_addr = getelementptr [768 x i24]* %v2_V, i64 0, i64 %zext_ln45" [kernel.cpp:45]   --->   Operation 131 'getelementptr' 'v2_V_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_13 : Operation 132 [2/2] (3.25ns)   --->   "%v20_V = load i24* %v2_V_addr, align 4" [kernel.cpp:45]   --->   Operation 132 'load' 'v20_V' <Predicate = (!icmp_ln44)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_13 : Operation 133 [2/2] (3.25ns)   --->   "%v21_V = load i24* %v3_V_addr_2, align 4" [kernel.cpp:46]   --->   Operation 133 'load' 'v21_V' <Predicate = (!icmp_ln44)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%empty_389 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str3, i32 %tmp_s)" [kernel.cpp:50]   --->   Operation 134 'specregionend' 'empty_389' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel.cpp:43]   --->   Operation 135 'br' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 14 <SV = 5> <Delay = 5.56>
ST_14 : Operation 136 [1/2] (3.25ns)   --->   "%v20_V = load i24* %v2_V_addr, align 4" [kernel.cpp:45]   --->   Operation 136 'load' 'v20_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_14 : Operation 137 [1/2] (3.25ns)   --->   "%v21_V = load i24* %v3_V_addr_2, align 4" [kernel.cpp:46]   --->   Operation 137 'load' 'v21_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_14 : Operation 138 [1/1] (2.31ns)   --->   "%v22_V = add i24 %v21_V, %v20_V" [kernel.cpp:47]   --->   Operation 138 'add' 'v22_V' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 6> <Delay = 3.25>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str4) nounwind" [kernel.cpp:44]   --->   Operation 139 'specloopname' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (3.25ns)   --->   "store i24 %v22_V, i24* %v3_V_addr_2, align 4" [kernel.cpp:48]   --->   Operation 140 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "br label %3" [kernel.cpp:44]   --->   Operation 141 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v5') with incoming values : ('v5', kernel.cpp:23) [7]  (1.77 ns)

 <State 2>: 1.81ns
The critical path consists of the following:
	'phi' operation ('v5') with incoming values : ('v5', kernel.cpp:23) [7]  (0 ns)
	'sub' operation ('sub_ln203', kernel.cpp:25) [17]  (1.81 ns)

 <State 3>: 5.2ns
The critical path consists of the following:
	'phi' operation ('v6') with incoming values : ('v6', kernel.cpp:24) [20]  (0 ns)
	'add' operation ('add_ln203', kernel.cpp:25) [27]  (1.94 ns)
	'getelementptr' operation ('v3_V_addr', kernel.cpp:25) [29]  (0 ns)
	'store' operation ('store_ln25', kernel.cpp:25) of constant 0 on array 'v3_V' [30]  (3.25 ns)

 <State 4>: 1.81ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', kernel.cpp:28) [37]  (0 ns)
	'sub' operation ('sub_ln31', kernel.cpp:31) [49]  (1.81 ns)

 <State 5>: 2.2ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', kernel.cpp:29) [52]  (0 ns)
	'sub' operation ('sub_ln32', kernel.cpp:32) [65]  (2.2 ns)

 <State 6>: 5.48ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', kernel.cpp:30) [71]  (0 ns)
	'add' operation ('add_ln32', kernel.cpp:32) [83]  (2.23 ns)
	'getelementptr' operation ('v1_V_addr', kernel.cpp:32) [85]  (0 ns)
	'load' operation ('v11.V', kernel.cpp:32) on array 'v1_V' [87]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('v11.V', kernel.cpp:32) on array 'v1_V' [87]  (3.25 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v0_V_addr', kernel.cpp:31) [82]  (0 ns)
	'load' operation ('v10.V', kernel.cpp:31) on array 'v0_V' [86]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'load' operation ('v10.V', kernel.cpp:31) on array 'v0_V' [86]  (3.25 ns)

 <State 10>: 8.51ns
The critical path consists of the following:
	'mul' operation ('r.V', kernel.cpp:35) [92]  (8.51 ns)

 <State 11>: 5.57ns
The critical path consists of the following:
	'add' operation ('v17.V', kernel.cpp:38) [95]  (2.31 ns)
	'store' operation ('store_ln39', kernel.cpp:39) of variable 'v17.V', kernel.cpp:38 on array 'v3_V' [96]  (3.25 ns)

 <State 12>: 1.81ns
The critical path consists of the following:
	'phi' operation ('i1') with incoming values : ('i1', kernel.cpp:43) [107]  (0 ns)
	'sub' operation ('sub_ln46', kernel.cpp:46) [119]  (1.81 ns)

 <State 13>: 5.2ns
The critical path consists of the following:
	'phi' operation ('j1') with incoming values : ('j1', kernel.cpp:44) [122]  (0 ns)
	'add' operation ('add_ln46', kernel.cpp:46) [131]  (1.94 ns)
	'getelementptr' operation ('v3_V_addr_2', kernel.cpp:46) [133]  (0 ns)
	'load' operation ('v21.V', kernel.cpp:46) on array 'v3_V' [136]  (3.25 ns)

 <State 14>: 5.57ns
The critical path consists of the following:
	'load' operation ('v20.V', kernel.cpp:45) on array 'v2_V' [135]  (3.25 ns)
	'add' operation ('v22.V', kernel.cpp:47) [137]  (2.31 ns)

 <State 15>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln48', kernel.cpp:48) of variable 'v22.V', kernel.cpp:47 on array 'v3_V' [138]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
