===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.1412 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2927 ( 19.5%)    0.2927 ( 25.6%)  FIR Parser
    0.9434 ( 62.8%)    0.5826 ( 51.1%)  'firrtl.circuit' Pipeline
    0.1263 (  8.4%)    0.0693 (  6.1%)    'firrtl.module' Pipeline
    0.1262 (  8.4%)    0.0693 (  6.1%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0156 (  1.0%)    0.0156 (  1.4%)    InferWidths
    0.1326 (  8.8%)    0.1326 ( 11.6%)    LowerFIRRTLTypes
    0.6206 ( 41.3%)    0.3168 ( 27.8%)    'firrtl.module' Pipeline
    0.0915 (  6.1%)    0.0500 (  4.4%)      ExpandWhens
    0.5291 ( 35.2%)    0.2668 ( 23.4%)      Canonicalizer
    0.0199 (  1.3%)    0.0199 (  1.7%)    Inliner
    0.0282 (  1.9%)    0.0282 (  2.5%)    IMConstProp
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.0902 (  6.0%)    0.0902 (  7.9%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1014 (  6.8%)    0.1014 (  8.9%)  'hw.module' Pipeline
    0.0011 (  0.1%)    0.0011 (  0.1%)    HWCleanup
    0.0505 (  3.4%)    0.0505 (  4.4%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0498 (  3.3%)    0.0498 (  4.4%)    Canonicalizer
    0.0054 (  0.4%)    0.0054 (  0.5%)  HWLegalizeNames
    0.0136 (  0.9%)    0.0136 (  1.2%)  'hw.module' Pipeline
    0.0136 (  0.9%)    0.0136 (  1.2%)    PrettifyVerilog
    0.0542 (  3.6%)    0.0542 (  4.7%)  Output
    0.0009 (  0.1%)    0.0009 (  0.1%)  Rest
    1.5020 (100.0%)    1.1412 (100.0%)  Total

{
  totalTime: 1.151,
  maxMemory: 71577600
}
