#!/bin/bash -f
#*********************************************************************************************************
# Vivado (TM) v2022.2 (64-bit)
#
# Filename    : sys_design.sh
# Simulator   : Synopsys Verilog Compiler Simulator
# Description : Simulation script for compiling, elaborating and verifying the project source files.
#               The script will automatically create the design libraries sub-directories in the run
#               directory, add the library logical mappings in the simulator setup file, create default
#               'do/prj' file, execute compilation, elaboration and simulation steps.
#
# Generated by Vivado on Sun Apr 09 14:24:21 +0800 2023
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
#
# Tool Version Limit: 2022.10 
#
# usage: sys_design.sh [-help]
# usage: sys_design.sh [-lib_map_path]
# usage: sys_design.sh [-noclean_files]
# usage: sys_design.sh [-reset_run]
#
# Prerequisite:- To compile and run simulation, you must compile the Xilinx simulation libraries using the
# 'compile_simlib' TCL command. For more information about this command, run 'compile_simlib -help' in the
# Vivado Tcl Shell. Once the libraries have been compiled successfully, specify the -lib_map_path switch
# that points to these libraries and rerun export_simulation. For more information about this switch please
# type 'export_simulation -help' in the Tcl shell.
#
# You can also point to the simulation libraries by either replacing the <SPECIFY_COMPILED_LIB_PATH> in this
# script with the compiled library directory path or specify this path with the '-lib_map_path' switch when
# executing this script. Please type 'sys_design.sh -help' for more information.
#
# Additional references - 'Xilinx Vivado Design Suite User Guide:Logic simulation (UG900)'
#
#*********************************************************************************************************

# Directory path for design sources and include directories (if any) wrt this path
ref_dir="."

# Override directory with 'export_sim_ref_dir' env path value if set in the shell
if [[ (! -z "$export_sim_ref_dir") && ($export_sim_ref_dir != "") ]]; then
  ref_dir="$export_sim_ref_dir"
fi

# Set vlogan compile options
vlogan_opts="-full64 "

# Set vhdlan compile options
vhdlan_opts="-full64 "

# Set vcs elaboration options
vcs_elab_opts="-full64 -debug_acc+pp+dmptf -t ps -licqueue -l elaborate.log "

# Set vcs simulation options
vcs_sim_opts="-ucli -licqueue -l simulate.log "

# Design libraries
design_libs=(xilinx_vip xpm xil_defaultlib xlconstant_v1_1_7 lib_cdc_v1_0_2 proc_sys_reset_v5_0_13 smartconnect_v1_0 axi_infrastructure_v1_1_0 axi_register_slice_v2_1_27 axi_vip_v1_1_13 lib_pkg_v1_0_2 fifo_generator_v13_2_7 lib_fifo_v1_0_16 blk_mem_gen_v8_4_5 lib_bmg_v1_0_14 lib_srl_fifo_v1_0_2 axi_datamover_v5_1_29 axi_vdma_v6_3_15 processing_system7_vip_v1_0_15 generic_baseblocks_v2_1_0 axi_data_fifo_v2_1_26 axi_crossbar_v2_1_28 axi_lite_ipif_v3_0_4 v_tc_v6_1_13 v_vid_in_axi4s_v4_0_9 v_axi4s_vid_out_v4_0_15 v_tc_v6_2_5 v_vid_in_axi4s_v5_0_2 axi_bram_ctrl_v4_1_7 xbip_utils_v3_0_10 axi_utils_v2_0_6 xbip_pipe_v3_0_6 xbip_dsp48_wrapper_v3_0_4 xbip_dsp48_addsub_v3_0_6 xbip_dsp48_multadd_v3_0_6 xbip_bram18k_v3_0_6 mult_gen_v12_0_18 floating_point_v7_1_15 axi_protocol_converter_v2_1_27 axi_mmu_v2_1_25)

# Simulation root library directory
sim_lib_dir="vcs_lib"

# Script info
echo -e "sys_design.sh - Script generated by export_simulation (Vivado v2022.2 (64-bit)-id)\n"

# Main steps
run()
{
  check_args $# $1
  setup $1 $2
  compile
  elaborate
  simulate
}

# RUN_STEP: <compile>
compile()
{
  vlogan -work xilinx_vip $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
    "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
    "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
    "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
    "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
    "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
    "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_if.sv" \
    "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/clk_vip_if.sv" \
    "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/rst_vip_if.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xpm $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
    "C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
    "C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
  2>&1 | tee -a vlogan.log

  vhdlan -work xpm $vhdlan_opts \
    "C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_VCOMP.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ab26/src/mmcme2_drp.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ab26/src/axi_dynclk_S00_AXI.vhd" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ab26/src/axi_dynclk.vhd" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_axi_dynclk_0_0/sim/sys_design_axi_dynclk_0_0.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/sys_design/ipshared/31a1/src/asyn_rst_syn.v" \
    "$ref_dir/../../../bd/sys_design/ipshared/31a1/src/dvi_encoder.v" \
    "$ref_dir/../../../bd/sys_design/ipshared/31a1/src/serializer_10_to_1.v" \
    "$ref_dir/../../../bd/sys_design/ipshared/31a1/src/dvi_transmitter_top.v" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_DVI_Transmitter_0_0/sim/sys_design_DVI_Transmitter_0_0.v" \
    "$ref_dir/../../../bd/sys_design/ipshared/015f/src/capture_rgb565_data.v" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_capture_rgb565_data_0_0/sim/sys_design_capture_rgb565_data_0_0.v" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/sim/bd_ce02.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xlconstant_v1_1_7 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_0/sim/bd_ce02_one_0.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work lib_cdc_v1_0_2 $vhdlan_opts \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work proc_sys_reset_v5_0_13 $vhdlan_opts \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_1/sim/bd_ce02_psr_aclk_0.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/c012/hdl/sc_switchboard_v1_0_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_2/sim/bd_ce02_arsw_0.sv" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_3/sim/bd_ce02_rsw_0.sv" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_4/sim/bd_ce02_awsw_0.sv" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_5/sim/bd_ce02_wsw_0.sv" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_6/sim/bd_ce02_bsw_0.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/be1f/hdl/sc_mmu_v1_0_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_7/sim/bd_ce02_s00mmu_0.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/4fd2/hdl/sc_transaction_regulator_v1_0_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_8/sim/bd_ce02_s00tr_0.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/637d/hdl/sc_si_converter_v1_0_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_9/sim/bd_ce02_s00sic_0.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f38e/hdl/sc_axi2sc_v1_0_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_10/sim/bd_ce02_s00a2s_0.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/sc_node_v1_0_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_11/sim/bd_ce02_sarn_0.sv" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_12/sim/bd_ce02_srn_0.sv" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_13/sim/bd_ce02_s01mmu_0.sv" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_14/sim/bd_ce02_s01tr_0.sv" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_15/sim/bd_ce02_s01sic_0.sv" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_16/sim/bd_ce02_s01a2s_0.sv" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_17/sim/bd_ce02_sawn_0.sv" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_18/sim/bd_ce02_swn_0.sv" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_19/sim/bd_ce02_sbn_0.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/9cc5/hdl/sc_sc2axi_v1_0_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_20/sim/bd_ce02_m00s2a_0.sv" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_21/sim/bd_ce02_m00arn_0.sv" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_22/sim/bd_ce02_m00rn_0.sv" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_23/sim/bd_ce02_m00awn_0.sv" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_24/sim/bd_ce02_m00wn_0.sv" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_25/sim/bd_ce02_m00bn_0.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/6bba/hdl/sc_exit_v1_0_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_26/sim/bd_ce02_m00e_0.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work axi_infrastructure_v1_1_0 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work axi_register_slice_v2_1_27 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work axi_vip_v1_1_13 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ffc2/hdl/axi_vip_v1_1_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_axi_smc_0/sim/sys_design_axi_smc_0.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work lib_pkg_v1_0_2 $vhdlan_opts \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work fifo_generator_v13_2_7 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/83df/simulation/fifo_generator_vlog_beh.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work fifo_generator_v13_2_7 $vhdlan_opts \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/83df/hdl/fifo_generator_v13_2_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work fifo_generator_v13_2_7 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/83df/hdl/fifo_generator_v13_2_rfs.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work lib_fifo_v1_0_16 $vhdlan_opts \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work blk_mem_gen_v8_4_5 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/25a8/simulation/blk_mem_gen_v8_4.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work lib_bmg_v1_0_14 $vhdlan_opts \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/3a3e/hdl/lib_bmg_v1_0_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work lib_srl_fifo_v1_0_2 $vhdlan_opts \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work axi_datamover_v5_1_29 $vhdlan_opts \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work axi_vdma_v6_3_15 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work axi_vdma_v6_3_15 $vhdlan_opts \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_axi_vdma_0_0/sim/sys_design_axi_vdma_0_0.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work processing_system7_vip_v1_0_15 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl/processing_system7_vip_v1_0_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_processing_system7_0_0/sim/sys_design_processing_system7_0_0.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work generic_baseblocks_v2_1_0 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work axi_data_fifo_v2_1_26 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work axi_crossbar_v2_1_28 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_xbar_0/sim/sys_design_xbar_0.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_rst_ps7_0_100M_0/sim/sys_design_rst_ps7_0_100M_0.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work axi_lite_ipif_v3_0_4 $vhdlan_opts \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work v_tc_v6_1_13 $vhdlan_opts \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b92e/hdl/v_tc_v6_1_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work v_vid_in_axi4s_v4_0_9 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b2aa/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work v_axi4s_vid_out_v4_0_15 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/1b6c/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_v_axi4s_vid_out_0_0/sim/sys_design_v_axi4s_vid_out_0_0.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work v_tc_v6_2_5 $vhdlan_opts \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/399a/hdl/v_tc_v6_2_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_v_tc_0_0/sim/sys_design_v_tc_0_0.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work v_vid_in_axi4s_v5_0_2 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/9649/hdl/v_vid_in_axi4s_v5_0_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_v_vid_in_axi4s_0_0/sim/sys_design_v_vid_in_axi4s_0_0.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_AXIvideo2xfMat_24_9_600_1024_1_2_Pipeline_loop_col_zxi2mat.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_AXIvideo2xfMat_24_9_600_1024_1_2_Pipeline_loop_last_hunt.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_AXIvideo2xfMat_24_9_600_1024_1_2_Pipeline_loop_start_hunt.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_AXIvideo2xfMat_24_9_600_1024_1_2_s.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_Block_entry1_proc.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_CONTROL_BUS_s_axi.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_dilate_0_0_600_1024_0_3_3_1_1_2_2_s.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_duplicateMat_0_600_1024_1_2_2_2_Pipeline_Col_Loop.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_duplicateMat_0_600_1024_1_2_2_2_s.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_entry_proc.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_erode_0_0_600_1024_0_3_3_1_1_2_2_s.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_fifo_w8_d2_S.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_fifo_w24_d2_S.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_fifo_w32_d2_S.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_fifo_w32_d4_S.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_fifo_w32_d5_S.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_fifo_w32_d6_S.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_fifo_w32_d7_S.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_fifo_w32_d8_S.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_fifo_w32_d9_S.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_flow_control_loop_pipe_sequential_init.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_gray2rgb_0_9_600_1024_1_2_2_1.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_gray2rgb_0_9_600_1024_1_2_2_1_Pipeline_columnloop.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_gray2rgb_0_9_600_1024_1_2_2_Pipeline_columnloop.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_gray2rgb_0_9_600_1024_1_2_2_s.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_hls_deadlock_detection_unit.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_hls_deadlock_idx0_monitor.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_hls_deadlock_idx1_monitor.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_ImgProcess_9_0_600_1024_1_2_s.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_mac_mulsub_8ns_5ns_16ns_16_4_1.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_mac_mulsub_8ns_7ns_15ns_16_4_1.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_mac_mulsub_8ns_7ns_15s_16_4_1.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_medianBlur_3_1_9_600_1024_1_2_2_s.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_mul_8ns_7s_15_1_1.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_mul_32ns_32ns_64_2_1.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_mux_32_8_1_1.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_mux_32_13_1_1.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_mux_32_24_1_1.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_regslice_both.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_start_for_medianBlur_3_1_9_600_1024_1_2_2_U0.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_279_1.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_283_1.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_298_2.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s_buf_V_RAM_S2P_BRAM_1R1W.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xfExtractPixels_1_1_0_s.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xfMat2AXIvideo_24_9_600_1024_1_2_2.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xfMat2AXIvideo_24_9_600_1024_1_2_2_Pipeline_loop_col_mat2axi.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xfMat2AXIvideo_24_9_600_1024_1_2_Pipeline_loop_col_mat2axi.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xfMat2AXIvideo_24_9_600_1024_1_2_s.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_buf_V_RAM_S2P_BRAM_1R1W.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xFMedianProc_3_1_9_3_9_s.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis.v" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_color_analysis_0_0/sim/sys_design_color_analysis_0_0.v" \
    "$ref_dir/../../../bd/sys_design/sim/sys_design.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work axi_bram_ctrl_v4_1_7 $vhdlan_opts \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_axi_bram_ctrl_0_0/sim/sys_design_axi_bram_ctrl_0_0.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_blk_mem_gen_0_0/sim/sys_design_blk_mem_gen_0_0.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_addWeighted_0_0_600_1024_1_2_2_2_s.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_AddWeightedKernel_0_0_600_1024_1_2_2_2_1_0_0_1_1_1024_s.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_AddWeightedKernel_Pipeline_ColLoop.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_AXIvideo2xfMat_24_9_600_1024_1_2_Pipeline_loop_col_zxi2mat.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_AXIvideo2xfMat_24_9_600_1024_1_2_Pipeline_loop_last_hunt.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_AXIvideo2xfMat_24_9_600_1024_1_2_Pipeline_loop_start_hunt.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_AXIvideo2xfMat_24_9_600_1024_1_2_s.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_CONTROL_BUS_s_axi.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_fifo_w8_d2_S.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_fifo_w9_d2_S.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_fifo_w10_d2_S.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_fifo_w11_d2_S.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_fifo_w24_d2_S.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_flow_control_loop_pipe_sequential_init.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_gray2rgb_0_9_300_512_1_2_2_Pipeline_columnloop.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_gray2rgb_0_9_300_512_1_2_2_s.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_hls_deadlock_detection_unit.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_hls_deadlock_idx0_monitor.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_hls_deadlock_idx1_monitor.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_mac_muladd_8ns_12ns_22ns_22_4_1.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_mac_muladd_8ns_15ns_22ns_23_4_1.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_mac_muladd_16ns_8ns_8ns_24_4_1.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_mac_muladd_16ns_16ns_16ns_32_4_1.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_mac_muladd_16ns_17ns_16ns_32_4_1.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_mul_mul_8ns_14ns_22_4_1.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_mul_mul_16ns_8ns_24_4_1.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_mul_mul_16ns_16ns_32_4_1.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_mul_mul_16ns_17ns_32_4_1.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_mux_32_8_1_1.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_regslice_both.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_resize_2_0_600_1024_300_512_1_2_2_2_s.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_rgb2gray_9_0_600_1024_1_2_2_s.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_Sobel_0_3_0_0_600_1024_1_false_2_2_2_s.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_start_for_addWeighted_0_0_600_1024_1_2_2_2_U0.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_start_for_gray2rgb_0_9_300_512_1_2_2_U0.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_start_for_resize_2_0_600_1024_300_512_1_2_2_2_U0.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_start_for_rgb2gray_9_0_600_1024_1_2_2_U0.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_start_for_Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_start_for_xfMat2AXIvideo_24_9_300_512_1_2_U0.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xFGradientX3x3_0_0_s.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xFGradientY3x3_0_0_s.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xfMat2AXIvideo_24_9_300_512_1_2_Pipeline_loop_col_mat2axi.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xfMat2AXIvideo_24_9_300_512_1_2_s.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_ouput_buffer_V_eOg.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xFResizeAreaDownScale_Pipeline_VITIS_LOOP_660_4.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xFSobel3x3_1_1_0_0_s.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s_buf_V_RAM_S2P_BRbkb.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xFSobelFilter3x3_Pipeline_Clear_Row_Loop.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xFSobelFilter3x3_Pipeline_Col_Loop.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu.v" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_test_Hu_0_0/sim/sys_design_test_Hu_0_0.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work xbip_utils_v3_0_10 $vhdlan_opts \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/364f/hdl/xbip_utils_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work axi_utils_v2_0_6 $vhdlan_opts \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/1971/hdl/axi_utils_v2_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xbip_pipe_v3_0_6 $vhdlan_opts \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xbip_dsp48_wrapper_v3_0_4 $vhdlan_opts \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cdbf/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xbip_dsp48_addsub_v3_0_6 $vhdlan_opts \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/910d/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xbip_dsp48_multadd_v3_0_6 $vhdlan_opts \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b0ac/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xbip_bram18k_v3_0_6 $vhdlan_opts \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/d367/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work mult_gen_v12_0_18 $vhdlan_opts \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ab19/hdl/mult_gen_v12_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work floating_point_v7_1_15 $vhdlan_opts \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/22f8/hdl/floating_point_v7_1_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work floating_point_v7_1_15 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/22f8/hdl/floating_point_v7_1_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_last_hunt.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_start_hunt.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_AXIvideo2xfMat_24_9_300_512_1_2_s.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_CONTROL_BUS_s_axi.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_control_s_axi.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_entry_proc.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fadd_32ns_32ns_32_5_full_dsp_1.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_faddfsub_32ns_32ns_32_5_full_dsp_1.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fifo_w8_d2_S.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fifo_w9_d2_S.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fifo_w10_d2_S.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fifo_w24_d2_S.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fifo_w64_d6_S.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_flow_control_loop_pipe_sequential_init.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fpext_32ns_64_2_no_dsp_1.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_hls_deadlock_detection_unit.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_hls_deadlock_idx0_monitor.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_hls_deadlock_idx1_monitor.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_HuMoment_0_300_512_1_2_s.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_HuMoment_0_300_512_1_2_s_pBmpBuf_RAM_AUTO_1R1W.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_Loop_1_proc.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_Loop_1_proc_Pipeline_1.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_M2int_RAM_AUTO_1R1W.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_M2int_RAM_AUTO_1R1W_memcore.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_mac_muladd_8ns_12ns_22ns_22_4_1.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_mac_muladd_8ns_15ns_22ns_23_4_1.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_mul_9ns_8ns_17_1_1.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_mul_mul_8ns_14ns_22_4_1.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_regslice_both.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_rgb2gray_9_0_300_512_1_2_2_Pipeline_columnloop.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_rgb2gray_9_0_300_512_1_2_2_s.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_sitofp_32ns_32_6_no_dsp_1.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_start_for_HuMoment_0_300_512_1_2_U0.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_start_for_rgb2gray_9_0_300_512_1_2_2_U0.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/ip/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/ip/CAL_Hu_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/ip/CAL_Hu_fadd_32ns_32ns_32_5_full_dsp_1_ip.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/ip/CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1_ip.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/ip/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/ip/CAL_Hu_fpext_32ns_64_2_no_dsp_1_ip.v" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/ip/CAL_Hu_sitofp_32ns_32_6_no_dsp_1_ip.v" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_CAL_Hu_0_0/sim/sys_design_CAL_Hu_0_0.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work axi_protocol_converter_v2_1_27 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_auto_pc_7/sim/sys_design_auto_pc_7.v" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_auto_pc_0/sim/sys_design_auto_pc_0.v" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_auto_pc_1/sim/sys_design_auto_pc_1.v" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_auto_pc_2/sim/sys_design_auto_pc_2.v" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_auto_pc_3/sim/sys_design_auto_pc_3.v" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_auto_pc_4/sim/sys_design_auto_pc_4.v" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_auto_pc_5/sim/sys_design_auto_pc_5.v" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_auto_pc_6/sim/sys_design_auto_pc_6.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work axi_mmu_v2_1_25 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/182d/hdl/axi_mmu_v2_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ee60/hdl" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_color_analysis_0_0/drivers/color_analysis_v1_5/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_test_Hu_0_0/drivers/test_Hu_v1_4/src" +incdir+"$ref_dir/../../../../cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/drivers/CAL_Hu_v1_3/src" +incdir+"C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/sys_design/ip/sys_design_s01_mmu_0/sim/sys_design_s01_mmu_0.v" \
  2>&1 | tee -a vlogan.log


  vlogan -work xil_defaultlib $vlogan_opts +v2k \
    glbl.v \
  2>&1 | tee -a vlogan.log
}

# RUN_STEP: <elaborate>
elaborate()
{
  vcs $vcs_elab_opts xil_defaultlib.sys_design xil_defaultlib.glbl -o sys_design_simv
}

# RUN_STEP: <simulate>
simulate()
{
  ./sys_design_simv $vcs_sim_opts -do simulate.do
}

# STEP: setup
setup()
{
  case $1 in
    "-lib_map_path" )
      if [[ ($2 == "") ]]; then
        echo -e "ERROR: Simulation library directory path not specified (type \"./sys_design.sh -help\" for more information)\n"
        exit 1
      fi
      create_lib_mappings $2
    ;;
    "-reset_run" )
      reset_run
      echo -e "INFO: Simulation run files deleted.\n"
      exit 0
    ;;
    "-noclean_files" )
      # do not remove previous data
    ;;
    * )
      create_lib_mappings $2
  esac

  create_lib_dir

  # Add any setup/initialization commands here:-

  # <user specific commands>

}

# Define design library mappings
create_lib_mappings()
{
  file="synopsys_sim.setup"
  if [[ -e $file ]]; then
    if [[ ($1 == "") ]]; then
      return
    else
      rm -rf $file
    fi
  fi

  touch $file

  lib_map_path=""
  if [[ ($1 != "") ]]; then
    lib_map_path="$1"
  fi

  for (( i=0; i<${#design_libs[*]}; i++ )); do
    lib="${design_libs[i]}"
    mapping="$lib:$sim_lib_dir/$lib"
    echo $mapping >> $file
  done

  if [[ ($lib_map_path != "") ]]; then
    incl_ref="OTHERS=$lib_map_path/synopsys_sim.setup"
    echo $incl_ref >> $file
  fi
}

# Create design library directory paths
create_lib_dir()
{
  if [[ -e $sim_lib_dir ]]; then
    rm -rf $sim_lib_dir
  fi

  for (( i=0; i<${#design_libs[*]}; i++ )); do
    lib="${design_libs[i]}"
    lib_dir="$sim_lib_dir/$lib"
    if [[ ! -e $lib_dir ]]; then
      mkdir -p $lib_dir
    fi
  done
}

# Delete generated data from the previous run
reset_run()
{
  files_to_remove=(ucli.key sys_design_simv vlogan.log vhdlan.log compile.log elaborate.log simulate.log .vlogansetup.env .vlogansetup.args .vcs_lib_lock scirocco_command.log 64 AN.DB csrc sys_design_simv.daidir)
  for (( i=0; i<${#files_to_remove[*]}; i++ )); do
    file="${files_to_remove[i]}"
    if [[ -e $file ]]; then
      rm -rf $file
    fi
  done

  create_lib_dir
}

# Check command line arguments
check_args()
{
  if [[ ($1 == 1 ) && ($2 != "-lib_map_path" && $2 != "-noclean_files" && $2 != "-reset_run" && $2 != "-help" && $2 != "-h") ]]; then
    echo -e "ERROR: Unknown option specified '$2' (type \"./sys_design.sh -help\" for more information)\n"
    exit 1
  fi

  if [[ ($2 == "-help" || $2 == "-h") ]]; then
    usage
  fi
}

# Script usage
usage()
{
  msg="Usage: sys_design.sh [-help]\n\
Usage: sys_design.sh [-lib_map_path]\n\
Usage: sys_design.sh [-reset_run]\n\
Usage: sys_design.sh [-noclean_files]\n\n\
[-help] -- Print help information for this script\n\n\
[-lib_map_path <path>] -- Compiled simulation library directory path. The simulation library is compiled\n\
using the compile_simlib tcl command. Please see 'compile_simlib -help' for more information.\n\n\
[-reset_run] -- Recreate simulator setup files and library mappings for a clean run. The generated files\n\
from the previous run will be removed. If you don't want to remove the simulator generated files, use the\n\
-noclean_files switch.\n\n\
[-noclean_files] -- Reset previous run, but do not remove simulator generated files from the previous run.\n\n"
  echo -e $msg
  exit 1
}

# Launch script
run $1 $2
