<h1 align="center">Hi ðŸ‘‹, I'm Harish Panga</h1>
<h3 align="center">A passionate VLSI Engineer</h3>

<p align="left"> <img src="https://upload.wikimedia.org/wikipedia/commons/4/4f/IIT_Roorkee_logo.png" alt="harishpanga" /> </p>

- ðŸ”­ Iâ€™m currently working on **VLSI Design, FMCW Radar Signal Processing, and FPGA Projects**
- ðŸŒ± Iâ€™m currently learning **System-on-Chip (SoC) Design** and **RTL Verification Techniques**
- ðŸ’¬ Ask me about **Verilog HDL, SystemVerilog, UMV, Digital System Design, Computer Architecture, Signal Processing, Radar Systems, Python, C, MATLAB**
- ðŸ“« How to reach me: **harisharish75@gmail.com**

<h3 align="left">Connect with me:</h3>
<p align="left">
<a href="https://linkedin.com/in/harish-panga" target="blank"><img align="center" src="https://upload.wikimedia.org/wikipedia/commons/0/01/LinkedIn_Logo_2013.png" alt="www.linkedin.com/in/harish-panga" height="30" width="40" /></a>
<a href="https://kaggle.com/harishpanga" target="blank"><img align="center" src="https://upload.wikimedia.org/wikipedia/commons/d/d3/Kaggle_logo.png" alt="https://www.kaggle.com/harishpanga" height="30" width="40" /></a>
</p>

<h3 align="left">Languages and Tools:</h3>
<p align="left"> 
  <a href="https://www.xilinx.com/" target="_blank" rel="noreferrer"> <img src="https://upload.wikimedia.org/wikipedia/commons/4/47/Xilinx_logo.svg" alt="xilinx" width="40" height="40"/> </a>
  <a href="https://www.intel.com/content/www/us/en/programmable/fpga.html" target="_blank" rel="noreferrer"> <img src="https://upload.wikimedia.org/wikipedia/commons/d/d2/Intel_logo_2020.svg" alt="intel" width="40" height="40"/> </a>
  <a href="https://www.mathworks.com/" target="_blank" rel="noreferrer"> <img src="https://upload.wikimedia.org/wikipedia/commons/2/21/Matlab_Logo.png" alt="matlab" width="40" height="40"/> </a> 
  <a href="https://www.verilog.com/" target="_blank" rel="noreferrer"> <img src="https://upload.wikimedia.org/wikipedia/commons/3/36/Verilog_logo.svg" alt="verilog" width="40" height="40"/> </a>
  <a href="https://www.systemverilog.org/" target="_blank" rel="noreferrer"> <img src="https://upload.wikimedia.org/wikipedia/commons/a/a2/SystemVerilog_logo.svg" alt="systemverilog" width="40" height="40"/> </a>
  <a href="https://www.python.org" target="_blank" rel="noreferrer"> <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/python/python-original.svg" alt="python" width="40" height="40"/> </a>
  <a href="https://www.cprogramming.com/" target="_blank" rel="noreferrer"> <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/c/c-original.svg" alt="c" width="40" height="40"/> </a>
  <a href="https://www.arduino.cc/" target="_blank" rel="noreferrer"> <img src="https://cdn.worldvectorlogo.com/logos/arduino-1.svg" alt="arduino" width="40" height="40"/> </a>
</p>

<p><img align="left" src="https://github-readme-stats.vercel.app/api/top-langs?username=pangaharish&show_icons=true&locale=en&layout=compact" alt="pangaharish" /></p>

<p>&nbsp;<img align="center" src="https://github-readme-stats.vercel.app/api?username=pangaharish&show_icons=true&locale=en" alt="pangaharish" /></p>
