<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-10054-8937</identifier><datestamp>2011-12-27T05:41:27Z</datestamp><dc:title>Weighted resistor current digital-to-analog converters</dc:title><dc:creator>RATHORE, TS</dc:creator><dc:subject>cdac</dc:subject><dc:subject>digital-to-analog current converter</dc:subject><dc:description>A family of weighted-resistor digital-to-analog converters (DACs) which give current as the analog output is proposed. The design proposed yields a DAC which has the minimum possible spread and the reduced total resistance. The DACs are suitable for high rate of conversion and also for economical fabrication.</dc:description><dc:publisher>INST ELECTRONICS TELECOMMUNICATION ENGINEERS</dc:publisher><dc:date>2011-08-03T07:00:53Z</dc:date><dc:date>2011-12-26T12:54:05Z</dc:date><dc:date>2011-12-27T05:41:27Z</dc:date><dc:date>2011-08-03T07:00:53Z</dc:date><dc:date>2011-12-26T12:54:05Z</dc:date><dc:date>2011-12-27T05:41:27Z</dc:date><dc:date>2005</dc:date><dc:type>Article</dc:type><dc:identifier>IETE JOURNAL OF RESEARCH, 51(4), 267-272</dc:identifier><dc:identifier>0377-2063</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/8937</dc:identifier><dc:identifier>http://hdl.handle.net/10054/8937</dc:identifier><dc:language>en</dc:language></oai_dc:dc>