module wideexpr_00365(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = !(($signed(s1))!=(~&(+((s5)+((ctrl[0]?3'sb111:s2))))));
  assign y1 = $signed((s7)&((ctrl[7]?-(s1):-(($signed(^(1'sb1)))!=(s0)))));
  assign y2 = s6;
  assign y3 = (ctrl[5]?(ctrl[3]?(~|($signed(s2)))^~((|(2'sb10))>>>(4'b0100)):$unsigned(u7)):4'b1001);
  assign y4 = ((ctrl[0]?{3{{2{+((ctrl[0]?(4'sb0001)>>>(5'sb10101):(ctrl[7]?$signed((s1)|(2'sb11)):-(+(s5)))))}}}}:(ctrl[1]?(2'sb10)^~({4{s7}}):(4'sb0100)==($signed(-($signed(($signed(2'sb01))^(5'sb10100))))))))&(s3);
  assign y5 = (s2)<<((~|(6'sb000001))<<<({1{(s6)+({(ctrl[6]?2'sb01:s5),+(1'b0)})}}));
  assign y6 = $signed((({3'sb010,(ctrl[6]?~&((s2)>>>(3'sb010)):(s5)==({1{1'sb1}})),&(5'b00101),-(s0)})<<<((+((ctrl[3]?s2:(3'sb111)<<<(3'sb110))))+((ctrl[4]?(-(3'sb000))+($signed(2'sb10)):(3'sb011)>>>($unsigned(s0))))))<<(((ctrl[1]?{(ctrl[7]?(s1)!=(s0):!(s4)),4'sb0011,{3{(s0)<<<(s5)}},(+(s4))>>((s1)>>(u4))}:(ctrl[3]?{~(2'sb00),(s5)^~(u0),u4,-(1'sb0)}:{2'sb01,+(u1),s5})))<<<((ctrl[1]?((ctrl[4]?(4'sb0100)+(3'sb001):(ctrl[1]?s2:6'sb111001)))+(5'sb01000):+((6'b111001)<=((2'sb01)>>>(2'sb10)))))));
  assign y7 = {($unsigned(((ctrl[6]?(s1)<<<(~(({1{s7}})>>>({1{3'sb001}}))):((ctrl[0]?$signed(4'sb1001):((4'sb0110)<<<(1'sb0))^~((1'sb0)<<<(s2))))<<<($signed((6'sb010011)>>(s3)))))&(s7)))|(4'b1011)};
endmodule
