# do LAB1_210104004228.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:05:02 on Mar 20,2023
# vlog -work work LAB1_210104004228.vo 
# -- Compiling module LAB1_210104004228_1
# 
# Top level modules:
# 	LAB1_210104004228_1
# End time: 14:05:02 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:05:02 on Mar 20,2023
# vlog -work work Waveform.vwf.vt 
# -- Compiling module LAB1_210104004228_1_vlg_vec_tst
# 
# Top level modules:
# 	LAB1_210104004228_1_vlg_vec_tst
# End time: 14:05:02 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.LAB1_210104004228_vlg_vec_tst 
# Start time: 14:05:02 on Mar 20,2023
# ** Error: (vsim-3170) Could not find 'LAB1_210104004228_vlg_vec_tst'.
#         Searched libraries:
#             c:/intelfpga_lite/18.1/modelsim_ase/altera/verilog/cyclonev
#             c:/intelfpga_lite/18.1/modelsim_ase/altera/verilog/altera
#             c:/intelfpga_lite/18.1/modelsim_ase/altera/verilog/altera_mf
#             c:/intelfpga_lite/18.1/modelsim_ase/altera/verilog/220model
#             c:/intelfpga_lite/18.1/modelsim_ase/altera/verilog/sgate
#             c:/intelfpga_lite/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/Users/zktok/Desktop/QUARTUS_CSE234/LAB1_210104004228/simulation/qsim/work
# Error loading design
# End time: 14:05:02 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
