{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622842488701 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622842488713 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 05 06:34:48 2021 " "Processing started: Sat Jun 05 06:34:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622842488713 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622842488713 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622842488713 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622842489379 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622842489380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file digital_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_clock " "Found entity 1: digital_clock" {  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622842499254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622842499254 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "date.v " "Can't analyze file -- file date.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622842499262 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "watch_date.v " "Can't analyze file -- file watch_date.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622842499270 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bin2bcd.v(17) " "Verilog HDL information at bin2bcd.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "bin2bcd.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/bin2bcd.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622842499275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/bin2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622842499276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622842499276 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "fsm.v " "Can't analyze file -- file fsm.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622842499284 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mode_aram.v " "Can't analyze file -- file mode_aram.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622842499291 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "stopwatch.v " "Can't analyze file -- file stopwatch.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622842499299 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mode_stopwatch.v(116) " "Verilog HDL warning at mode_stopwatch.v(116): extended using \"x\" or \"z\"" {  } { { "mode_stopwatch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch.v" 116 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622842499304 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mode_stopwatch.v(121) " "Verilog HDL warning at mode_stopwatch.v(121): extended using \"x\" or \"z\"" {  } { { "mode_stopwatch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch.v" 121 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622842499304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mode_stopwatch.v 1 1 " "Found 1 design units, including 1 entities, in source file mode_stopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 mode_stopwatch " "Found entity 1: mode_stopwatch" {  } { { "mode_stopwatch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622842499306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622842499306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "en_clk_100hz.v 1 1 " "Found 1 design units, including 1 entities, in source file en_clk_100hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 en_clk_100hz " "Found entity 1: en_clk_100hz" {  } { { "en_clk_100hz.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/en_clk_100hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622842499311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622842499311 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bin3bcd.v(19) " "Verilog HDL information at bin3bcd.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "bin3bcd.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/bin3bcd.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622842499316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin3bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin3bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin3bcd " "Found entity 1: bin3bcd" {  } { { "bin3bcd.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/bin3bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622842499318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622842499318 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "MUX.v " "Can't analyze file -- file MUX.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622842499326 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DEMUX.v " "Can't analyze file -- file DEMUX.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622842499334 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rstn digital_clock.v(40) " "Verilog HDL Implicit Net warning at digital_clock.v(40): created implicit net for \"rstn\"" {  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622842499334 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "max_d digital_clock.v(99) " "Verilog HDL Implicit Net warning at digital_clock.v(99): created implicit net for \"max_d\"" {  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622842499335 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_alarm digital_clock.v(119) " "Verilog HDL Implicit Net warning at digital_clock.v(119): created implicit net for \"rst_alarm\"" {  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 119 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622842499335 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_clock " "Elaborating entity \"digital_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622842499575 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sw_mux.v 1 1 " "Using design file sw_mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sw_mux " "Found entity 1: sw_mux" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622842499609 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622842499609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw_mux sw_mux:M0 " "Elaborating entity \"sw_mux\" for hierarchy \"sw_mux:M0\"" {  } { { "digital_clock.v" "M0" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622842499611 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sw_mux.v(19) " "Verilog HDL Case Statement information at sw_mux.v(19): all case item expressions in this case statement are onehot" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 19 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1622842499612 "|digital_clock|sw_mux:M0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out0 sw_mux.v(18) " "Verilog HDL Always Construct warning at sw_mux.v(18): inferring latch(es) for variable \"out0\", which holds its previous value in one or more paths through the always construct" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1622842499612 "|digital_clock|sw_mux:M0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out4 sw_mux.v(18) " "Verilog HDL Always Construct warning at sw_mux.v(18): inferring latch(es) for variable \"out4\", which holds its previous value in one or more paths through the always construct" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1622842499612 "|digital_clock|sw_mux:M0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out3 sw_mux.v(18) " "Verilog HDL Always Construct warning at sw_mux.v(18): inferring latch(es) for variable \"out3\", which holds its previous value in one or more paths through the always construct" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1622842499612 "|digital_clock|sw_mux:M0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out2 sw_mux.v(18) " "Verilog HDL Always Construct warning at sw_mux.v(18): inferring latch(es) for variable \"out2\", which holds its previous value in one or more paths through the always construct" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1622842499612 "|digital_clock|sw_mux:M0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out1 sw_mux.v(18) " "Verilog HDL Always Construct warning at sw_mux.v(18): inferring latch(es) for variable \"out1\", which holds its previous value in one or more paths through the always construct" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1622842499612 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[0\] sw_mux.v(18) " "Inferred latch for \"out1\[0\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622842499612 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[1\] sw_mux.v(18) " "Inferred latch for \"out1\[1\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622842499612 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[2\] sw_mux.v(18) " "Inferred latch for \"out1\[2\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622842499612 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[3\] sw_mux.v(18) " "Inferred latch for \"out1\[3\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622842499612 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[0\] sw_mux.v(18) " "Inferred latch for \"out2\[0\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622842499612 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[1\] sw_mux.v(18) " "Inferred latch for \"out2\[1\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622842499612 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[2\] sw_mux.v(18) " "Inferred latch for \"out2\[2\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622842499612 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[3\] sw_mux.v(18) " "Inferred latch for \"out2\[3\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622842499612 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[0\] sw_mux.v(18) " "Inferred latch for \"out3\[0\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622842499612 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[1\] sw_mux.v(18) " "Inferred latch for \"out3\[1\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622842499612 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[2\] sw_mux.v(18) " "Inferred latch for \"out3\[2\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622842499612 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[3\] sw_mux.v(18) " "Inferred latch for \"out3\[3\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622842499612 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[0\] sw_mux.v(18) " "Inferred latch for \"out4\[0\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622842499612 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[1\] sw_mux.v(18) " "Inferred latch for \"out4\[1\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622842499612 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[2\] sw_mux.v(18) " "Inferred latch for \"out4\[2\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622842499612 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[3\] sw_mux.v(18) " "Inferred latch for \"out4\[3\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622842499612 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[0\] sw_mux.v(18) " "Inferred latch for \"out0\[0\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622842499612 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[1\] sw_mux.v(18) " "Inferred latch for \"out0\[1\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622842499612 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[2\] sw_mux.v(18) " "Inferred latch for \"out0\[2\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622842499613 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[3\] sw_mux.v(18) " "Inferred latch for \"out0\[3\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622842499613 "|digital_clock|sw_mux:M0"}
{ "Warning" "WSGN_SEARCH_FILE" "data_demux.v 1 1 " "Using design file data_demux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 data_demux " "Found entity 1: data_demux" {  } { { "data_demux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/data_demux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622842499634 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622842499634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_demux data_demux:M1 " "Elaborating entity \"data_demux\" for hierarchy \"data_demux:M1\"" {  } { { "digital_clock.v" "M1" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622842499635 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "data_demux.v(19) " "Verilog HDL Case Statement information at data_demux.v(19): all case item expressions in this case statement are onehot" {  } { { "data_demux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/data_demux.v" 19 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1622842499636 "|digital_clock|data_demux:M1"}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer_clk.v 1 1 " "Using design file debouncer_clk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer_clk " "Found entity 1: debouncer_clk" {  } { { "debouncer_clk.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/debouncer_clk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622842499659 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622842499659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer_clk debouncer_clk:sw0 " "Elaborating entity \"debouncer_clk\" for hierarchy \"debouncer_clk:sw0\"" {  } { { "digital_clock.v" "sw0" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622842499660 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_div.v 1 1 " "Using design file clk_div.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622842499683 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622842499683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div debouncer_clk:sw0\|clk_div:U0 " "Elaborating entity \"clk_div\" for hierarchy \"debouncer_clk:sw0\|clk_div:U0\"" {  } { { "debouncer_clk.v" "U0" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/debouncer_clk.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622842499684 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d_ff.v 1 1 " "Using design file d_ff.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/d_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622842499708 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622842499708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff debouncer_clk:sw0\|d_ff:U1 " "Elaborating entity \"d_ff\" for hierarchy \"debouncer_clk:sw0\|d_ff:U1\"" {  } { { "debouncer_clk.v" "U1" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/debouncer_clk.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622842499710 ""}
{ "Warning" "WSGN_SEARCH_FILE" "en_clk.v 1 1 " "Using design file en_clk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 en_clk " "Found entity 1: en_clk" {  } { { "en_clk.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/en_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622842499765 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622842499765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "en_clk en_clk:U0 " "Elaborating entity \"en_clk\" for hierarchy \"en_clk:U0\"" {  } { { "digital_clock.v" "U0" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622842499767 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(103) " "Verilog HDL warning at watch_time.v(103): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 103 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622842499790 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(112) " "Verilog HDL warning at watch_time.v(112): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 112 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622842499790 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(121) " "Verilog HDL warning at watch_time.v(121): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 121 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622842499790 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(130) " "Verilog HDL warning at watch_time.v(130): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 130 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622842499790 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(139) " "Verilog HDL warning at watch_time.v(139): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 139 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622842499790 ""}
{ "Warning" "WSGN_SEARCH_FILE" "watch_time.v 1 1 " "Using design file watch_time.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 watch_time " "Found entity 1: watch_time" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622842499792 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622842499792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "watch_time watch_time:TIME " "Elaborating entity \"watch_time\" for hierarchy \"watch_time:TIME\"" {  } { { "digital_clock.v" "TIME" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622842499794 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "max_date watch_time.v(28) " "Verilog HDL warning at watch_time.v(28): the port and data declarations for array port \"max_date\" do not specify the same range for each dimension" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 28 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Analysis & Synthesis" 0 -1 1622842499796 "|digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "max_date watch_time.v(40) " "HDL warning at watch_time.v(40): see declaration for object \"max_date\"" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 40 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622842499796 "|digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 watch_time.v(50) " "Verilog HDL assignment warning at watch_time.v(50): truncated value with size 32 to match size of target (3)" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622842499796 "|digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 watch_time.v(52) " "Verilog HDL assignment warning at watch_time.v(52): truncated value with size 32 to match size of target (3)" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622842499796 "|digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "watch_time.v(93) " "Verilog HDL Case Statement warning at watch_time.v(93): can't check case statement for completeness because the case expression has too many possible states" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 93 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1622842499796 "|digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "watch_time.v(130) " "Verilog HDL Casex/Casez warning at watch_time.v(130): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 130 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1622842499796 "|digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "watch_time.v(139) " "Verilog HDL Casex/Casez warning at watch_time.v(139): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 139 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1622842499796 "|digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mode_watch.v(118) " "Verilog HDL information at mode_watch.v(118): always construct contains both blocking and non-blocking assignments" {  } { { "mode_watch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch.v" 118 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622842499819 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mode_watch.v 1 1 " "Using design file mode_watch.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mode_watch " "Found entity 1: mode_watch" {  } { { "mode_watch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622842499823 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622842499823 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "rst_alatm mode_watch.v(16) " "Verilog HDL error at mode_watch.v(16): object \"rst_alatm\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "mode_watch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch.v" 16 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1622842499825 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "rst_alarm mode_watch.v(35) " "Verilog HDL Module Declaration error at mode_watch.v(35): top module port \"rst_alarm\" is not found in the port list" {  } { { "mode_watch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch.v" 35 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1622842499826 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/output_files/digital_clock.map.smsg " "Generated suppressed messages file C:/Users/cube_/OneDrive/Github/Verilog_watch_second/output_files/digital_clock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622842499878 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 31 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622842499933 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun 05 06:34:59 2021 " "Processing ended: Sat Jun 05 06:34:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622842499933 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622842499933 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622842499933 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622842499933 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 31 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 31 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622842500556 ""}
