{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573940128826 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573940128826 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 16 16:35:28 2019 " "Processing started: Sat Nov 16 16:35:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573940128826 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573940128826 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map SISTEMA -c SISTEMA --generate_functional_sim_netlist " "Command: quartus_map SISTEMA -c SISTEMA --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573940128826 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1573940129227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sistema.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sistema-SistemaArch " "Found design unit 1: Sistema-SistemaArch" {  } { { "SISTEMA.vhd" "" { Text "C:/Users/estudiante/Downloads/VHDLs_16_11_19/SISTEMA.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573940130025 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sistema " "Found entity 1: Sistema" {  } { { "SISTEMA.vhd" "" { Text "C:/Users/estudiante/Downloads/VHDLs_16_11_19/SISTEMA.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573940130025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573940130025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrido.vhd 2 1 " "Found 2 design units, including 1 entities, in source file barrido.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BARRIDO-BARRIDOArch " "Found design unit 1: BARRIDO-BARRIDOArch" {  } { { "BARRIDO.vhd" "" { Text "C:/Users/estudiante/Downloads/VHDLs_16_11_19/BARRIDO.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573940130029 ""} { "Info" "ISGN_ENTITY_NAME" "1 BARRIDO " "Found entity 1: BARRIDO" {  } { { "BARRIDO.vhd" "" { Text "C:/Users/estudiante/Downloads/VHDLs_16_11_19/BARRIDO.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573940130029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573940130029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTADOR-CONTADORArch " "Found design unit 1: CONTADOR-CONTADORArch" {  } { { "CONTADOR.vhd" "" { Text "C:/Users/estudiante/Downloads/VHDLs_16_11_19/CONTADOR.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573940130033 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTADOR " "Found entity 1: CONTADOR" {  } { { "CONTADOR.vhd" "" { Text "C:/Users/estudiante/Downloads/VHDLs_16_11_19/CONTADOR.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573940130033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573940130033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROL-CONTROLArch " "Found design unit 1: CONTROL-CONTROLArch" {  } { { "CONTROL.vhd" "" { Text "C:/Users/estudiante/Downloads/VHDLs_16_11_19/CONTROL.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573940130038 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Found entity 1: CONTROL" {  } { { "CONTROL.vhd" "" { Text "C:/Users/estudiante/Downloads/VHDLs_16_11_19/CONTROL.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573940130038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573940130038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dato.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dato.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATO-DATOArch " "Found design unit 1: DATO-DATOArch" {  } { { "DATO.vhd" "" { Text "C:/Users/estudiante/Downloads/VHDLs_16_11_19/DATO.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573940130043 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATO " "Found entity 1: DATO" {  } { { "DATO.vhd" "" { Text "C:/Users/estudiante/Downloads/VHDLs_16_11_19/DATO.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573940130043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573940130043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deco_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco_c-deco_cArch " "Found design unit 1: deco_c-deco_cArch" {  } { { "deco_c.vhd" "" { Text "C:/Users/estudiante/Downloads/VHDLs_16_11_19/deco_c.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573940130048 ""} { "Info" "ISGN_ENTITY_NAME" "1 deco_c " "Found entity 1: deco_c" {  } { { "deco_c.vhd" "" { Text "C:/Users/estudiante/Downloads/VHDLs_16_11_19/deco_c.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573940130048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573940130048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deco_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco_d-deco_dArch " "Found design unit 1: deco_d-deco_dArch" {  } { { "deco_d.vhd" "" { Text "C:/Users/estudiante/Downloads/VHDLs_16_11_19/deco_d.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573940130053 ""} { "Info" "ISGN_ENTITY_NAME" "1 deco_d " "Found entity 1: deco_d" {  } { { "deco_d.vhd" "" { Text "C:/Users/estudiante/Downloads/VHDLs_16_11_19/deco_d.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573940130053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573940130053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deco_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco_m-deco_mArch " "Found design unit 1: deco_m-deco_mArch" {  } { { "deco_m.vhd" "" { Text "C:/Users/estudiante/Downloads/VHDLs_16_11_19/deco_m.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573940130057 ""} { "Info" "ISGN_ENTITY_NAME" "1 deco_m " "Found entity 1: deco_m" {  } { { "deco_m.vhd" "" { Text "C:/Users/estudiante/Downloads/VHDLs_16_11_19/deco_m.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573940130057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573940130057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_u.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deco_u.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco_u-deco_uArch " "Found design unit 1: deco_u-deco_uArch" {  } { { "deco_u.vhd" "" { Text "C:/Users/estudiante/Downloads/VHDLs_16_11_19/deco_u.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573940130062 ""} { "Info" "ISGN_ENTITY_NAME" "1 deco_u " "Found entity 1: deco_u" {  } { { "deco_u.vhd" "" { Text "C:/Users/estudiante/Downloads/VHDLs_16_11_19/deco_u.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573940130062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573940130062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEER-LEERArch " "Found design unit 1: LEER-LEERArch" {  } { { "LEER.vhd" "" { Text "C:/Users/estudiante/Downloads/VHDLs_16_11_19/LEER.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573940130067 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEER " "Found entity 1: LEER" {  } { { "LEER.vhd" "" { Text "C:/Users/estudiante/Downloads/VHDLs_16_11_19/LEER.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573940130067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573940130067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selector_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SELECTOR_1-SELECTOR_1Arch " "Found design unit 1: SELECTOR_1-SELECTOR_1Arch" {  } { { "SELECTOR_1.vhd" "" { Text "C:/Users/estudiante/Downloads/VHDLs_16_11_19/SELECTOR_1.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573940130071 ""} { "Info" "ISGN_ENTITY_NAME" "1 SELECTOR_1 " "Found entity 1: SELECTOR_1" {  } { { "SELECTOR_1.vhd" "" { Text "C:/Users/estudiante/Downloads/VHDLs_16_11_19/SELECTOR_1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573940130071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573940130071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selector_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SELECTOR_2-SELECTOR_2Arch " "Found design unit 1: SELECTOR_2-SELECTOR_2Arch" {  } { { "SELECTOR_2.vhd" "" { Text "C:/Users/estudiante/Downloads/VHDLs_16_11_19/SELECTOR_2.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573940130076 ""} { "Info" "ISGN_ENTITY_NAME" "1 SELECTOR_2 " "Found entity 1: SELECTOR_2" {  } { { "SELECTOR_2.vhd" "" { Text "C:/Users/estudiante/Downloads/VHDLs_16_11_19/SELECTOR_2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573940130076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573940130076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selector_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SELECTOR_3-SELECTOR_3Arch " "Found design unit 1: SELECTOR_3-SELECTOR_3Arch" {  } { { "SELECTOR_3.vhd" "" { Text "C:/Users/estudiante/Downloads/VHDLs_16_11_19/SELECTOR_3.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573940130080 ""} { "Info" "ISGN_ENTITY_NAME" "1 SELECTOR_3 " "Found entity 1: SELECTOR_3" {  } { { "SELECTOR_3.vhd" "" { Text "C:/Users/estudiante/Downloads/VHDLs_16_11_19/SELECTOR_3.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573940130080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573940130080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-fulladderArch " "Found design unit 1: fulladder-fulladderArch" {  } { { "fulladder.vhd" "" { Text "C:/Users/estudiante/Downloads/VHDLs_16_11_19/fulladder.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573940130083 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "C:/Users/estudiante/Downloads/VHDLs_16_11_19/fulladder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573940130083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573940130083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUMADOR-SUMADORArch " "Found design unit 1: SUMADOR-SUMADORArch" {  } { { "SUMADOR.vhd" "" { Text "C:/Users/estudiante/Downloads/VHDLs_16_11_19/SUMADOR.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573940130088 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUMADOR " "Found entity 1: SUMADOR" {  } { { "SUMADOR.vhd" "" { Text "C:/Users/estudiante/Downloads/VHDLs_16_11_19/SUMADOR.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573940130088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573940130088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "big_contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file big_contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Big_Contador-Big_ContadorArch " "Found design unit 1: Big_Contador-Big_ContadorArch" {  } { { "Big_Contador.vhd" "" { Text "C:/Users/estudiante/Downloads/VHDLs_16_11_19/Big_Contador.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573940130094 ""} { "Info" "ISGN_ENTITY_NAME" "1 Big_Contador " "Found entity 1: Big_Contador" {  } { { "Big_Contador.vhd" "" { Text "C:/Users/estudiante/Downloads/VHDLs_16_11_19/Big_Contador.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573940130094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573940130094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversor-conversorarch " "Found design unit 1: conversor-conversorarch" {  } { { "conversor.vhd" "" { Text "C:/Users/estudiante/Downloads/VHDLs_16_11_19/conversor.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573940130098 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversor " "Found entity 1: conversor" {  } { { "conversor.vhd" "" { Text "C:/Users/estudiante/Downloads/VHDLs_16_11_19/conversor.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573940130098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573940130098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file transmisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Transmisor-TransmisorArch " "Found design unit 1: Transmisor-TransmisorArch" {  } { { "Transmisor.vhd" "" { Text "C:/Users/estudiante/Downloads/VHDLs_16_11_19/Transmisor.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573940130103 ""} { "Info" "ISGN_ENTITY_NAME" "1 Transmisor " "Found entity 1: Transmisor" {  } { { "Transmisor.vhd" "" { Text "C:/Users/estudiante/Downloads/VHDLs_16_11_19/Transmisor.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573940130103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573940130103 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Transmisor " "Elaborating entity \"Transmisor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1573940130167 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q0 Transmisor.vhd(47) " "Verilog HDL or VHDL warning at Transmisor.vhd(47): object \"q0\" assigned a value but never read" {  } { { "Transmisor.vhd" "" { Text "C:/Users/estudiante/Downloads/VHDLs_16_11_19/Transmisor.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1573940130184 "|Transmisor"}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4643 " "Peak virtual memory: 4643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573940130438 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 16 16:35:30 2019 " "Processing ended: Sat Nov 16 16:35:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573940130438 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573940130438 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573940130438 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573940130438 ""}
