Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov 16 22:22:08 2018
| Host         : DESKTOP-0OSJ4OS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file High_Level_Nano_Processor_control_sets_placed.rpt
| Design       : High_Level_Nano_Processor
| Device       : xc7a35t
------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |     4 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |            1 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             184 |           33 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------+---------------+------------------+------------------+----------------+
|                             Clock Signal                             | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------+---------------+------------------+------------------+----------------+
|  an_OBUF_BUFG[2]                                                     |               |                  |                1 |              4 |
| ~Slow_Clk_0/Clk_out                                                  |               | CLR_IBUF         |                3 |              8 |
| ~Nano_Processor_0/Program_Counter_0/D_Flip_Flop_3/Clk_With_Enabled_0 |               | CLR_IBUF         |                3 |             16 |
| ~Nano_Processor_0/Program_Counter_0/D_Flip_Flop_3/Clk_With_Enabled_2 |               | CLR_IBUF         |                4 |             16 |
| ~Nano_Processor_0/Program_Counter_0/D_Flip_Flop_3/Clk_With_Enabled_3 |               | CLR_IBUF         |                4 |             16 |
| ~Nano_Processor_0/Program_Counter_0/D_Flip_Flop_3/Clk_With_Enabled   |               | CLR_IBUF         |                3 |             16 |
| ~Nano_Processor_0/Program_Counter_0/D_Flip_Flop_3/Clk_With_Enabled_1 |               | CLR_IBUF         |                3 |             16 |
| ~Nano_Processor_0/Program_Counter_0/D_Flip_Flop_3/Clk_With_Enabled_4 |               | CLR_IBUF         |                5 |             32 |
|  an_OBUF_BUFG[2]                                                     |               | Slow_Clk_0/clear |                8 |             64 |
+----------------------------------------------------------------------+---------------+------------------+------------------+----------------+


