vendor_name = ModelSim
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/nios_hps_system.qip
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/nios_hps_system.vhd
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/nios_hps_system_rst_controller.vhd
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/nios_hps_system_rst_controller_001.vhd
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_reset_controller.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_irq_clock_crosser.sv
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_irq_mapper.sv
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_avalon_st_adapter_004.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_st_clock_crosser.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_std_synchronizer_nocut.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_width_adapter.sv
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_address_alignment.sv
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_rsp_mux_001.sv
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_rsp_mux.sv
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_rsp_demux.sv
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_cmd_mux_003.sv
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_cmd_mux.sv
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_cmd_demux_001.sv
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_cmd_demux.sv
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter.sv
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_incr_burst_converter.sv
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_wrap_burst_converter.sv
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_default_burst_converter.sv
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_006.sv
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_005.sv
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_002.sv
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_001.sv
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router.sv
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_uart_0.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_timer_0.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_sysid_qsys_0.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_spi_0.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_sdram_controller_0.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_pll_0.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_pll_0.qip
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios_uartrx.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios_switches.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios_leds.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios_i2cdat.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios_i2cclk.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios_header_conn.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios_buttons.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios_7seg.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.sdc
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_jtag_debug_module_tck.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_ociram_default_contents.mif
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_oci_test_bench.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_rf_ram_a.mif
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_rf_ram_b.mif
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_test_bench.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_jtag_uart_0.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_csr.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_clk_cnt.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_det.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_gen.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_fifo.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_mstfsm.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_rxshifter.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_txshifter.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_spksupp.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_txout.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_hps_0.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_hps_0_hps_io.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_AC_ROM.hex
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_inst_ROM.hex
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0.ppf
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0.sdc
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0.sv
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_iss_probe.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_parameters.tcl
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_pin_map.tcl
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_report_timing.tcl
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_reset.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_reset_sync.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_timing.tcl
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_pll.sv
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_hps_0_hps_io_border.sv
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_hps_0_hps_io_border.sdc
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_hps_0_fpga_interfaces.sv
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/hexdisp7seg.vhd
source_file = 1, e:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, e:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, e:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, e:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf
source_file = 1, e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ddio.inc
source_file = 1, e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cyclone_ddio.inc
source_file = 1, e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_lcell.inc
source_file = 1, e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/db/ddio_out_uqe.tdf
source_file = 1, e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/db/altsyncram_tuh1.tdf
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/db/altsyncram_bsh1.tdf
source_file = 1, e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/db/scfifo_3291.tdf
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/db/a_dpfifo_5771.tdf
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/db/a_fefifo_7cf.tdf
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/db/cntr_vg7.tdf
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/db/altsyncram_7pu1.tdf
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/db/cntr_jgb.tdf
source_file = 1, e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v
source_file = 1, e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd
source_file = 1, e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/db/altsyncram_p2o1.tdf
source_file = 1, nios_hps_system_nios2_qsys_0_rf_ram_a.mif
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/db/altsyncram_q2o1.tdf
source_file = 1, nios_hps_system_nios2_qsys_0_rf_ram_b.mif
source_file = 1, e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/db/altsyncram_c9g1.tdf
source_file = 1, nios_hps_system_nios2_qsys_0_ociram_default_contents.mif
source_file = 1, e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v
source_file = 1, e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v
source_file = 1, e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v
source_file = 1, e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/db/ip/sld9cba3cc9/alt_sld_fab.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/db/ip/sld9cba3cc9/submodules/alt_sld_fab_alt_sld_fab.v
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/db/ip/sld9cba3cc9/submodules/alt_sld_fab_alt_sld_fab_ident.sv
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/db/ip/sld9cba3cc9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/db/ip/sld9cba3cc9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/db/ip/sld9cba3cc9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
source_file = 1, e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, E:/intelFPGA_lite/projects_DE1-SoC/uartsw/db/altsyncram_40n1.tdf
design_name = uartsw
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0, uartsw, 1
instance = comp, \DRAM_ADDR[0]~output\, DRAM_ADDR[0]~output, uartsw, 1
instance = comp, \DRAM_ADDR[1]~output\, DRAM_ADDR[1]~output, uartsw, 1
instance = comp, \DRAM_ADDR[2]~output\, DRAM_ADDR[2]~output, uartsw, 1
instance = comp, \DRAM_ADDR[3]~output\, DRAM_ADDR[3]~output, uartsw, 1
instance = comp, \DRAM_ADDR[4]~output\, DRAM_ADDR[4]~output, uartsw, 1
instance = comp, \DRAM_ADDR[5]~output\, DRAM_ADDR[5]~output, uartsw, 1
instance = comp, \DRAM_ADDR[6]~output\, DRAM_ADDR[6]~output, uartsw, 1
instance = comp, \DRAM_ADDR[7]~output\, DRAM_ADDR[7]~output, uartsw, 1
instance = comp, \DRAM_ADDR[8]~output\, DRAM_ADDR[8]~output, uartsw, 1
instance = comp, \DRAM_ADDR[9]~output\, DRAM_ADDR[9]~output, uartsw, 1
instance = comp, \DRAM_ADDR[10]~output\, DRAM_ADDR[10]~output, uartsw, 1
instance = comp, \DRAM_ADDR[11]~output\, DRAM_ADDR[11]~output, uartsw, 1
instance = comp, \DRAM_ADDR[12]~output\, DRAM_ADDR[12]~output, uartsw, 1
instance = comp, \DRAM_BA[0]~output\, DRAM_BA[0]~output, uartsw, 1
instance = comp, \DRAM_BA[1]~output\, DRAM_BA[1]~output, uartsw, 1
instance = comp, \DRAM_CAS_N~output\, DRAM_CAS_N~output, uartsw, 1
instance = comp, \DRAM_CKE~output\, DRAM_CKE~output, uartsw, 1
instance = comp, \DRAM_CLK~output\, DRAM_CLK~output, uartsw, 1
instance = comp, \DRAM_CS_N~output\, DRAM_CS_N~output, uartsw, 1
instance = comp, \DRAM_LDQM~output\, DRAM_LDQM~output, uartsw, 1
instance = comp, \DRAM_RAS_N~output\, DRAM_RAS_N~output, uartsw, 1
instance = comp, \DRAM_UDQM~output\, DRAM_UDQM~output, uartsw, 1
instance = comp, \DRAM_WE_N~output\, DRAM_WE_N~output, uartsw, 1
instance = comp, \HEX0_N[0]~output\, HEX0_N[0]~output, uartsw, 1
instance = comp, \HEX0_N[1]~output\, HEX0_N[1]~output, uartsw, 1
instance = comp, \HEX0_N[2]~output\, HEX0_N[2]~output, uartsw, 1
instance = comp, \HEX0_N[3]~output\, HEX0_N[3]~output, uartsw, 1
instance = comp, \HEX0_N[4]~output\, HEX0_N[4]~output, uartsw, 1
instance = comp, \HEX0_N[5]~output\, HEX0_N[5]~output, uartsw, 1
instance = comp, \HEX0_N[6]~output\, HEX0_N[6]~output, uartsw, 1
instance = comp, \HEX1_N[0]~output\, HEX1_N[0]~output, uartsw, 1
instance = comp, \HEX1_N[1]~output\, HEX1_N[1]~output, uartsw, 1
instance = comp, \HEX1_N[2]~output\, HEX1_N[2]~output, uartsw, 1
instance = comp, \HEX1_N[3]~output\, HEX1_N[3]~output, uartsw, 1
instance = comp, \HEX1_N[4]~output\, HEX1_N[4]~output, uartsw, 1
instance = comp, \HEX1_N[5]~output\, HEX1_N[5]~output, uartsw, 1
instance = comp, \HEX1_N[6]~output\, HEX1_N[6]~output, uartsw, 1
instance = comp, \HEX2_N[0]~output\, HEX2_N[0]~output, uartsw, 1
instance = comp, \HEX2_N[1]~output\, HEX2_N[1]~output, uartsw, 1
instance = comp, \HEX2_N[2]~output\, HEX2_N[2]~output, uartsw, 1
instance = comp, \HEX2_N[3]~output\, HEX2_N[3]~output, uartsw, 1
instance = comp, \HEX2_N[4]~output\, HEX2_N[4]~output, uartsw, 1
instance = comp, \HEX2_N[5]~output\, HEX2_N[5]~output, uartsw, 1
instance = comp, \HEX2_N[6]~output\, HEX2_N[6]~output, uartsw, 1
instance = comp, \HEX3_N[0]~output\, HEX3_N[0]~output, uartsw, 1
instance = comp, \HEX3_N[1]~output\, HEX3_N[1]~output, uartsw, 1
instance = comp, \HEX3_N[2]~output\, HEX3_N[2]~output, uartsw, 1
instance = comp, \HEX3_N[3]~output\, HEX3_N[3]~output, uartsw, 1
instance = comp, \HEX3_N[4]~output\, HEX3_N[4]~output, uartsw, 1
instance = comp, \HEX3_N[5]~output\, HEX3_N[5]~output, uartsw, 1
instance = comp, \HEX3_N[6]~output\, HEX3_N[6]~output, uartsw, 1
instance = comp, \HEX4_N[0]~output\, HEX4_N[0]~output, uartsw, 1
instance = comp, \HEX4_N[1]~output\, HEX4_N[1]~output, uartsw, 1
instance = comp, \HEX4_N[2]~output\, HEX4_N[2]~output, uartsw, 1
instance = comp, \HEX4_N[3]~output\, HEX4_N[3]~output, uartsw, 1
instance = comp, \HEX4_N[4]~output\, HEX4_N[4]~output, uartsw, 1
instance = comp, \HEX4_N[5]~output\, HEX4_N[5]~output, uartsw, 1
instance = comp, \HEX4_N[6]~output\, HEX4_N[6]~output, uartsw, 1
instance = comp, \HEX5_N[0]~output\, HEX5_N[0]~output, uartsw, 1
instance = comp, \HEX5_N[1]~output\, HEX5_N[1]~output, uartsw, 1
instance = comp, \HEX5_N[2]~output\, HEX5_N[2]~output, uartsw, 1
instance = comp, \HEX5_N[3]~output\, HEX5_N[3]~output, uartsw, 1
instance = comp, \HEX5_N[4]~output\, HEX5_N[4]~output, uartsw, 1
instance = comp, \HEX5_N[5]~output\, HEX5_N[5]~output, uartsw, 1
instance = comp, \HEX5_N[6]~output\, HEX5_N[6]~output, uartsw, 1
instance = comp, \LEDR[0]~output\, LEDR[0]~output, uartsw, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, uartsw, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, uartsw, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, uartsw, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, uartsw, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, uartsw, 1
instance = comp, \LEDR[6]~output\, LEDR[6]~output, uartsw, 1
instance = comp, \LEDR[7]~output\, LEDR[7]~output, uartsw, 1
instance = comp, \LEDR[8]~output\, LEDR[8]~output, uartsw, 1
instance = comp, \LEDR[9]~output\, LEDR[9]~output, uartsw, 1
instance = comp, \HPS_DDR3_ADDR[0]~output\, HPS_DDR3_ADDR[0]~output, uartsw, 1
instance = comp, \HPS_DDR3_ADDR[1]~output\, HPS_DDR3_ADDR[1]~output, uartsw, 1
instance = comp, \HPS_DDR3_ADDR[2]~output\, HPS_DDR3_ADDR[2]~output, uartsw, 1
instance = comp, \HPS_DDR3_ADDR[3]~output\, HPS_DDR3_ADDR[3]~output, uartsw, 1
instance = comp, \HPS_DDR3_ADDR[4]~output\, HPS_DDR3_ADDR[4]~output, uartsw, 1
instance = comp, \HPS_DDR3_ADDR[5]~output\, HPS_DDR3_ADDR[5]~output, uartsw, 1
instance = comp, \HPS_DDR3_ADDR[6]~output\, HPS_DDR3_ADDR[6]~output, uartsw, 1
instance = comp, \HPS_DDR3_ADDR[7]~output\, HPS_DDR3_ADDR[7]~output, uartsw, 1
instance = comp, \HPS_DDR3_ADDR[8]~output\, HPS_DDR3_ADDR[8]~output, uartsw, 1
instance = comp, \HPS_DDR3_ADDR[9]~output\, HPS_DDR3_ADDR[9]~output, uartsw, 1
instance = comp, \HPS_DDR3_ADDR[10]~output\, HPS_DDR3_ADDR[10]~output, uartsw, 1
instance = comp, \HPS_DDR3_ADDR[11]~output\, HPS_DDR3_ADDR[11]~output, uartsw, 1
instance = comp, \HPS_DDR3_ADDR[12]~output\, HPS_DDR3_ADDR[12]~output, uartsw, 1
instance = comp, \HPS_DDR3_ADDR[13]~output\, HPS_DDR3_ADDR[13]~output, uartsw, 1
instance = comp, \HPS_DDR3_ADDR[14]~output\, HPS_DDR3_ADDR[14]~output, uartsw, 1
instance = comp, \HPS_DDR3_BA[0]~output\, HPS_DDR3_BA[0]~output, uartsw, 1
instance = comp, \HPS_DDR3_BA[1]~output\, HPS_DDR3_BA[1]~output, uartsw, 1
instance = comp, \HPS_DDR3_BA[2]~output\, HPS_DDR3_BA[2]~output, uartsw, 1
instance = comp, \HPS_DDR3_CAS_N~output\, HPS_DDR3_CAS_N~output, uartsw, 1
instance = comp, \HPS_DDR3_CKE~output\, HPS_DDR3_CKE~output, uartsw, 1
instance = comp, \HPS_DDR3_CS_N~output\, HPS_DDR3_CS_N~output, uartsw, 1
instance = comp, \HPS_DDR3_ODT~output\, HPS_DDR3_ODT~output, uartsw, 1
instance = comp, \HPS_DDR3_RAS_N~output\, HPS_DDR3_RAS_N~output, uartsw, 1
instance = comp, \HPS_DDR3_RESET_N~output\, HPS_DDR3_RESET_N~output, uartsw, 1
instance = comp, \HPS_DDR3_WE_N~output\, HPS_DDR3_WE_N~output, uartsw, 1
instance = comp, \HPS_SD_CLK~output\, HPS_SD_CLK~output, uartsw, 1
instance = comp, \GPIO_0[8]~output\, GPIO_0[8]~output, uartsw, 1
instance = comp, \GPIO_0[9]~output\, GPIO_0[9]~output, uartsw, 1
instance = comp, \GPIO_0[10]~output\, GPIO_0[10]~output, uartsw, 1
instance = comp, \GPIO_0[11]~output\, GPIO_0[11]~output, uartsw, 1
instance = comp, \GPIO_0[12]~output\, GPIO_0[12]~output, uartsw, 1
instance = comp, \GPIO_0[13]~output\, GPIO_0[13]~output, uartsw, 1
instance = comp, \GPIO_0[14]~output\, GPIO_0[14]~output, uartsw, 1
instance = comp, \GPIO_0[15]~output\, GPIO_0[15]~output, uartsw, 1
instance = comp, \GPIO_0[16]~output\, GPIO_0[16]~output, uartsw, 1
instance = comp, \GPIO_0[17]~output\, GPIO_0[17]~output, uartsw, 1
instance = comp, \GPIO_0[18]~output\, GPIO_0[18]~output, uartsw, 1
instance = comp, \GPIO_0[19]~output\, GPIO_0[19]~output, uartsw, 1
instance = comp, \GPIO_0[20]~output\, GPIO_0[20]~output, uartsw, 1
instance = comp, \GPIO_0[21]~output\, GPIO_0[21]~output, uartsw, 1
instance = comp, \GPIO_0[22]~output\, GPIO_0[22]~output, uartsw, 1
instance = comp, \GPIO_0[23]~output\, GPIO_0[23]~output, uartsw, 1
instance = comp, \GPIO_0[24]~output\, GPIO_0[24]~output, uartsw, 1
instance = comp, \GPIO_0[25]~output\, GPIO_0[25]~output, uartsw, 1
instance = comp, \GPIO_0[26]~output\, GPIO_0[26]~output, uartsw, 1
instance = comp, \GPIO_0[27]~output\, GPIO_0[27]~output, uartsw, 1
instance = comp, \GPIO_0[28]~output\, GPIO_0[28]~output, uartsw, 1
instance = comp, \GPIO_0[29]~output\, GPIO_0[29]~output, uartsw, 1
instance = comp, \GPIO_0[30]~output\, GPIO_0[30]~output, uartsw, 1
instance = comp, \GPIO_0[31]~output\, GPIO_0[31]~output, uartsw, 1
instance = comp, \GPIO_0[32]~output\, GPIO_0[32]~output, uartsw, 1
instance = comp, \GPIO_0[33]~output\, GPIO_0[33]~output, uartsw, 1
instance = comp, \GPIO_0[34]~output\, GPIO_0[34]~output, uartsw, 1
instance = comp, \GPIO_0[35]~output\, GPIO_0[35]~output, uartsw, 1
instance = comp, \GPIO_1[32]~output\, GPIO_1[32]~output, uartsw, 1
instance = comp, \GPIO_1[33]~output\, GPIO_1[33]~output, uartsw, 1
instance = comp, \GPIO_1[34]~output\, GPIO_1[34]~output, uartsw, 1
instance = comp, \GPIO_1[35]~output\, GPIO_1[35]~output, uartsw, 1
instance = comp, \DRAM_DQ[0]~output\, DRAM_DQ[0]~output, uartsw, 1
instance = comp, \DRAM_DQ[1]~output\, DRAM_DQ[1]~output, uartsw, 1
instance = comp, \DRAM_DQ[2]~output\, DRAM_DQ[2]~output, uartsw, 1
instance = comp, \DRAM_DQ[3]~output\, DRAM_DQ[3]~output, uartsw, 1
instance = comp, \DRAM_DQ[4]~output\, DRAM_DQ[4]~output, uartsw, 1
instance = comp, \DRAM_DQ[5]~output\, DRAM_DQ[5]~output, uartsw, 1
instance = comp, \DRAM_DQ[6]~output\, DRAM_DQ[6]~output, uartsw, 1
instance = comp, \DRAM_DQ[7]~output\, DRAM_DQ[7]~output, uartsw, 1
instance = comp, \DRAM_DQ[8]~output\, DRAM_DQ[8]~output, uartsw, 1
instance = comp, \DRAM_DQ[9]~output\, DRAM_DQ[9]~output, uartsw, 1
instance = comp, \DRAM_DQ[10]~output\, DRAM_DQ[10]~output, uartsw, 1
instance = comp, \DRAM_DQ[11]~output\, DRAM_DQ[11]~output, uartsw, 1
instance = comp, \DRAM_DQ[12]~output\, DRAM_DQ[12]~output, uartsw, 1
instance = comp, \DRAM_DQ[13]~output\, DRAM_DQ[13]~output, uartsw, 1
instance = comp, \DRAM_DQ[14]~output\, DRAM_DQ[14]~output, uartsw, 1
instance = comp, \DRAM_DQ[15]~output\, DRAM_DQ[15]~output, uartsw, 1
instance = comp, \GPIO_0[0]~output\, GPIO_0[0]~output, uartsw, 1
instance = comp, \GPIO_0[1]~output\, GPIO_0[1]~output, uartsw, 1
instance = comp, \GPIO_0[2]~output\, GPIO_0[2]~output, uartsw, 1
instance = comp, \GPIO_0[3]~output\, GPIO_0[3]~output, uartsw, 1
instance = comp, \GPIO_0[4]~output\, GPIO_0[4]~output, uartsw, 1
instance = comp, \GPIO_0[5]~output\, GPIO_0[5]~output, uartsw, 1
instance = comp, \GPIO_0[6]~output\, GPIO_0[6]~output, uartsw, 1
instance = comp, \GPIO_0[7]~output\, GPIO_0[7]~output, uartsw, 1
instance = comp, \GPIO_1[0]~output\, GPIO_1[0]~output, uartsw, 1
instance = comp, \GPIO_1[1]~output\, GPIO_1[1]~output, uartsw, 1
instance = comp, \GPIO_1[2]~output\, GPIO_1[2]~output, uartsw, 1
instance = comp, \GPIO_1[3]~output\, GPIO_1[3]~output, uartsw, 1
instance = comp, \GPIO_1[4]~output\, GPIO_1[4]~output, uartsw, 1
instance = comp, \GPIO_1[5]~output\, GPIO_1[5]~output, uartsw, 1
instance = comp, \GPIO_1[6]~output\, GPIO_1[6]~output, uartsw, 1
instance = comp, \GPIO_1[7]~output\, GPIO_1[7]~output, uartsw, 1
instance = comp, \GPIO_1[8]~output\, GPIO_1[8]~output, uartsw, 1
instance = comp, \GPIO_1[9]~output\, GPIO_1[9]~output, uartsw, 1
instance = comp, \GPIO_1[10]~output\, GPIO_1[10]~output, uartsw, 1
instance = comp, \GPIO_1[11]~output\, GPIO_1[11]~output, uartsw, 1
instance = comp, \GPIO_1[12]~output\, GPIO_1[12]~output, uartsw, 1
instance = comp, \GPIO_1[13]~output\, GPIO_1[13]~output, uartsw, 1
instance = comp, \GPIO_1[14]~output\, GPIO_1[14]~output, uartsw, 1
instance = comp, \GPIO_1[15]~output\, GPIO_1[15]~output, uartsw, 1
instance = comp, \GPIO_1[16]~output\, GPIO_1[16]~output, uartsw, 1
instance = comp, \GPIO_1[17]~output\, GPIO_1[17]~output, uartsw, 1
instance = comp, \GPIO_1[18]~output\, GPIO_1[18]~output, uartsw, 1
instance = comp, \GPIO_1[19]~output\, GPIO_1[19]~output, uartsw, 1
instance = comp, \GPIO_1[20]~output\, GPIO_1[20]~output, uartsw, 1
instance = comp, \GPIO_1[21]~output\, GPIO_1[21]~output, uartsw, 1
instance = comp, \GPIO_1[22]~output\, GPIO_1[22]~output, uartsw, 1
instance = comp, \GPIO_1[23]~output\, GPIO_1[23]~output, uartsw, 1
instance = comp, \GPIO_1[24]~output\, GPIO_1[24]~output, uartsw, 1
instance = comp, \GPIO_1[25]~output\, GPIO_1[25]~output, uartsw, 1
instance = comp, \GPIO_1[26]~output\, GPIO_1[26]~output, uartsw, 1
instance = comp, \GPIO_1[27]~output\, GPIO_1[27]~output, uartsw, 1
instance = comp, \GPIO_1[28]~output\, GPIO_1[28]~output, uartsw, 1
instance = comp, \GPIO_1[29]~output\, GPIO_1[29]~output, uartsw, 1
instance = comp, \GPIO_1[30]~output\, GPIO_1[30]~output, uartsw, 1
instance = comp, \GPIO_1[31]~output\, GPIO_1[31]~output, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_LOANIO56[0]~output\, u0|hps_0|hps_io|border|hps_io_gpio_inst_LOANIO56[0]~output, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_LOANIO55[0]~output\, u0|hps_0|hps_io|border|hps_io_gpio_inst_LOANIO55[0]~output, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~output\, u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~output, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~output\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~output, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~output\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~output, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~output\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~output, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~output\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~output, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_LOANIO49[0]~output\, u0|hps_0|hps_io|border|hps_io_gpio_inst_LOANIO49[0]~output, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_LOANIO50[0]~output\, u0|hps_0|hps_io|border|hps_io_gpio_inst_LOANIO50[0]~output, uartsw, 1
instance = comp, \altera_reserved_tdo~output\, altera_reserved_tdo~output, uartsw, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, uartsw, 1
instance = comp, \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT\, u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT, uartsw, 1
instance = comp, \KEY_N[0]~input\, KEY_N[0]~input, uartsw, 1
instance = comp, \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL\, u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL, uartsw, 1
instance = comp, \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG\, u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG, uartsw, 1
instance = comp, \u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER\, u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER, uartsw, 1
instance = comp, \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0\, u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0, uartsw, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, u0|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, uartsw, 1
instance = comp, \altera_reserved_tms~input\, altera_reserved_tms~input, uartsw, 1
instance = comp, \altera_reserved_tck~input\, altera_reserved_tck~input, uartsw, 1
instance = comp, \altera_reserved_tdi~input\, altera_reserved_tdi~input, uartsw, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0\, u0|rst_controller_001|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~0, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal1~0, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_ctrl_shift_rot_right~0\, u0|nios2_qsys_0|D_ctrl_shift_rot_right~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_ctrl_shift_rot_right~DUPLICATE\, u0|nios2_qsys_0|R_ctrl_shift_rot_right~DUPLICATE, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_ctrl_shift_rot_right\, u0|nios2_qsys_0|R_ctrl_shift_rot_right, uartsw, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[6]~DUPLICATE\, u0|sdram_controller_0|refresh_counter[6]~DUPLICATE, uartsw, 1
instance = comp, \u0|sdram_controller_0|Add0~13\, u0|sdram_controller_0|Add0~13, uartsw, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[0]\, u0|sdram_controller_0|refresh_counter[0], uartsw, 1
instance = comp, \u0|sdram_controller_0|Add0~9\, u0|sdram_controller_0|Add0~9, uartsw, 1
instance = comp, \u0|sdram_controller_0|refresh_counter~0\, u0|sdram_controller_0|refresh_counter~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[1]\, u0|sdram_controller_0|refresh_counter[1], uartsw, 1
instance = comp, \u0|sdram_controller_0|Add0~5\, u0|sdram_controller_0|Add0~5, uartsw, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[2]\, u0|sdram_controller_0|refresh_counter[2], uartsw, 1
instance = comp, \u0|sdram_controller_0|Add0~53\, u0|sdram_controller_0|Add0~53, uartsw, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[3]\, u0|sdram_controller_0|refresh_counter[3], uartsw, 1
instance = comp, \u0|sdram_controller_0|Add0~49\, u0|sdram_controller_0|Add0~49, uartsw, 1
instance = comp, \u0|sdram_controller_0|refresh_counter~8\, u0|sdram_controller_0|refresh_counter~8, uartsw, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[4]\, u0|sdram_controller_0|refresh_counter[4], uartsw, 1
instance = comp, \u0|sdram_controller_0|Add0~45\, u0|sdram_controller_0|Add0~45, uartsw, 1
instance = comp, \u0|sdram_controller_0|refresh_counter~7\, u0|sdram_controller_0|refresh_counter~7, uartsw, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[5]\, u0|sdram_controller_0|refresh_counter[5], uartsw, 1
instance = comp, \u0|sdram_controller_0|Add0~41\, u0|sdram_controller_0|Add0~41, uartsw, 1
instance = comp, \u0|sdram_controller_0|refresh_counter~6\, u0|sdram_controller_0|refresh_counter~6, uartsw, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[6]\, u0|sdram_controller_0|refresh_counter[6], uartsw, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[7]~DUPLICATE\, u0|sdram_controller_0|refresh_counter[7]~DUPLICATE, uartsw, 1
instance = comp, \u0|sdram_controller_0|Add0~37\, u0|sdram_controller_0|Add0~37, uartsw, 1
instance = comp, \u0|sdram_controller_0|refresh_counter~5\, u0|sdram_controller_0|refresh_counter~5, uartsw, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[7]\, u0|sdram_controller_0|refresh_counter[7], uartsw, 1
instance = comp, \u0|sdram_controller_0|Equal0~1\, u0|sdram_controller_0|Equal0~1, uartsw, 1
instance = comp, \u0|sdram_controller_0|Add0~1\, u0|sdram_controller_0|Add0~1, uartsw, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[8]~9\, u0|sdram_controller_0|refresh_counter[8]~9, uartsw, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[8]\, u0|sdram_controller_0|refresh_counter[8], uartsw, 1
instance = comp, \u0|sdram_controller_0|Add0~33\, u0|sdram_controller_0|Add0~33, uartsw, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[9]~12\, u0|sdram_controller_0|refresh_counter[9]~12, uartsw, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[9]\, u0|sdram_controller_0|refresh_counter[9], uartsw, 1
instance = comp, \u0|sdram_controller_0|Add0~29\, u0|sdram_controller_0|Add0~29, uartsw, 1
instance = comp, \u0|sdram_controller_0|refresh_counter~4\, u0|sdram_controller_0|refresh_counter~4, uartsw, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[10]\, u0|sdram_controller_0|refresh_counter[10], uartsw, 1
instance = comp, \u0|sdram_controller_0|Add0~25\, u0|sdram_controller_0|Add0~25, uartsw, 1
instance = comp, \u0|sdram_controller_0|refresh_counter~3\, u0|sdram_controller_0|refresh_counter~3, uartsw, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[11]\, u0|sdram_controller_0|refresh_counter[11], uartsw, 1
instance = comp, \u0|sdram_controller_0|Add0~21\, u0|sdram_controller_0|Add0~21, uartsw, 1
instance = comp, \u0|sdram_controller_0|refresh_counter~2\, u0|sdram_controller_0|refresh_counter~2, uartsw, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[12]\, u0|sdram_controller_0|refresh_counter[12], uartsw, 1
instance = comp, \u0|sdram_controller_0|Add0~17\, u0|sdram_controller_0|Add0~17, uartsw, 1
instance = comp, \u0|sdram_controller_0|refresh_counter~1\, u0|sdram_controller_0|refresh_counter~1, uartsw, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[13]\, u0|sdram_controller_0|refresh_counter[13], uartsw, 1
instance = comp, \u0|sdram_controller_0|Equal0~0\, u0|sdram_controller_0|Equal0~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|Equal0~2\, u0|sdram_controller_0|Equal0~2, uartsw, 1
instance = comp, \u0|sdram_controller_0|WideOr6\, u0|sdram_controller_0|WideOr6, uartsw, 1
instance = comp, \u0|sdram_controller_0|i_next.000~0\, u0|sdram_controller_0|i_next.000~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|i_next.000\, u0|sdram_controller_0|i_next.000, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector6~0\, u0|sdram_controller_0|Selector6~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|i_refs[0]\, u0|sdram_controller_0|i_refs[0], uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector5~0\, u0|sdram_controller_0|Selector5~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|i_refs[1]\, u0|sdram_controller_0|i_refs[1], uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector4~0\, u0|sdram_controller_0|Selector4~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|i_refs[2]\, u0|sdram_controller_0|i_refs[2], uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector18~0\, u0|sdram_controller_0|Selector18~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector16~0\, u0|sdram_controller_0|Selector16~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|i_next.010\, u0|sdram_controller_0|i_next.010, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector9~0\, u0|sdram_controller_0|Selector9~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|i_state.010\, u0|sdram_controller_0|i_state.010, uartsw, 1
instance = comp, \u0|sdram_controller_0|i_state.101\, u0|sdram_controller_0|i_state.101, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector15~0\, u0|sdram_controller_0|Selector15~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector15~1\, u0|sdram_controller_0|Selector15~1, uartsw, 1
instance = comp, \u0|sdram_controller_0|i_count[0]\, u0|sdram_controller_0|i_count[0], uartsw, 1
instance = comp, \u0|sdram_controller_0|i_count[1]~DUPLICATE\, u0|sdram_controller_0|i_count[1]~DUPLICATE, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector13~0\, u0|sdram_controller_0|Selector13~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|i_state.011\, u0|sdram_controller_0|i_state.011, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector18~1\, u0|sdram_controller_0|Selector18~1, uartsw, 1
instance = comp, \u0|sdram_controller_0|i_next.111\, u0|sdram_controller_0|i_next.111, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector12~0\, u0|sdram_controller_0|Selector12~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|i_state.111\, u0|sdram_controller_0|i_state.111, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector13~1\, u0|sdram_controller_0|Selector13~1, uartsw, 1
instance = comp, \u0|sdram_controller_0|i_count[2]\, u0|sdram_controller_0|i_count[2], uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector14~0\, u0|sdram_controller_0|Selector14~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|i_count[1]\, u0|sdram_controller_0|i_count[1], uartsw, 1
instance = comp, \u0|sdram_controller_0|LessThan0~0\, u0|sdram_controller_0|LessThan0~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector7~0\, u0|sdram_controller_0|Selector7~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|i_state.000\, u0|sdram_controller_0|i_state.000, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector8~0\, u0|sdram_controller_0|Selector8~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|i_state.001\, u0|sdram_controller_0|i_state.001, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector10~0\, u0|sdram_controller_0|Selector10~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|i_state.011~DUPLICATE\, u0|sdram_controller_0|i_state.011~DUPLICATE, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector17~0\, u0|sdram_controller_0|Selector17~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|i_next.101\, u0|sdram_controller_0|i_next.101, uartsw, 1
instance = comp, \u0|sdram_controller_0|i_state.101~0\, u0|sdram_controller_0|i_state.101~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|i_state.101~DUPLICATE\, u0|sdram_controller_0|i_state.101~DUPLICATE, uartsw, 1
instance = comp, \u0|sdram_controller_0|init_done~0\, u0|sdram_controller_0|init_done~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|init_done\, u0|sdram_controller_0|init_done, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[6]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[6]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~1\, u0|mm_interconnect_0|cmd_mux_003|src_payload~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|debugaccess\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|debugaccess, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[12]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[12]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|jtag_ram_access~DUPLICATE\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|jtag_ram_access~DUPLICATE, uartsw, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller_001|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1], uartsw, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\, u0|rst_controller_001|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, uartsw, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller_001|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0], uartsw, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\, u0|rst_controller_001|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, uartsw, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out\, u0|rst_controller_001|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out, uartsw, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|always2~0\, u0|rst_controller_001|rst_controller_001|always2~0, uartsw, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|r_early_rst\, u0|rst_controller_001|rst_controller_001|r_early_rst, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_reset_req\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_reset_req, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~0, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~3, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~1, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~2, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_hps_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_hps_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_iw[1]~DUPLICATE\, u0|nios2_qsys_0|D_iw[1]~DUPLICATE, uartsw, 1
instance = comp, \u0|nios2_qsys_0|hbreak_pending_nxt~0\, u0|nios2_qsys_0|hbreak_pending_nxt~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|hbreak_pending\, u0|nios2_qsys_0|hbreak_pending, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~21\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~21, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~3, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[36]~20\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[36]~20, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[37]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[37], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~19\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~19, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[36]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[36], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_hps_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_hps_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_hps_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_hps_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jxuir\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jxuir, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|ir[0]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|ir[0], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[10]~0\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[10]~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[10]~1\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[10]~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[20]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[20], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[25]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[25]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[25]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[25], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[27]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[27], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~37\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~37, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[30]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[30]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[30]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[30], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|Mux37~0\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|Mux37~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|DRsize.100\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|DRsize.100, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~17\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~17, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_hps_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_hps_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~56\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~56, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[35]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[35], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[35]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[35], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[23]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[23]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[5]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[5]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|Add0~5\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|Add0~5, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonAReg[2]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonAReg[2], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add0~69\, u0|nios2_qsys_0|Add0~69, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add0~73\, u0|nios2_qsys_0|Add0~73, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_dst_regnum[1]\, u0|nios2_qsys_0|R_dst_regnum[1], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[15]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[15]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|Add0~9\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|Add0~9, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonAReg[3]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonAReg[3], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|Add0~13\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|Add0~13, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonAReg[4]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonAReg[4], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|Add0~17\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|Add0~17, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[28]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[28]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|Add0~21\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|Add0~21, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonAReg[6]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonAReg[6], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[10]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[10]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|Add0~25\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|Add0~25, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonAReg[7]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonAReg[7], uartsw, 1
instance = comp, \u0|nios2_qsys_0|Equal101~0\, u0|nios2_qsys_0|Equal101~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_ctrl_logic~0\, u0|nios2_qsys_0|D_ctrl_logic~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Equal2~1\, u0|nios2_qsys_0|Equal2~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_ctrl_logic\, u0|nios2_qsys_0|D_ctrl_logic, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_ctrl_logic\, u0|nios2_qsys_0|R_ctrl_logic, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_ctrl_alu_force_xor~1\, u0|nios2_qsys_0|D_ctrl_alu_force_xor~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Equal2~6\, u0|nios2_qsys_0|Equal2~6, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_ctrl_alu_force_xor~3\, u0|nios2_qsys_0|D_ctrl_alu_force_xor~3, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_ctrl_alu_force_xor~4\, u0|nios2_qsys_0|D_ctrl_alu_force_xor~4, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_ctrl_alu_force_xor~0\, u0|nios2_qsys_0|D_ctrl_alu_force_xor~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Equal2~5\, u0|nios2_qsys_0|Equal2~5, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_ctrl_alu_force_xor~2\, u0|nios2_qsys_0|D_ctrl_alu_force_xor~2, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_logic_op_raw[0]~1\, u0|nios2_qsys_0|D_logic_op_raw[0]~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_logic_op[0]~1\, u0|nios2_qsys_0|D_logic_op[0]~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_logic_op[0]\, u0|nios2_qsys_0|R_logic_op[0], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[7]~feeder\, u0|nios2_qsys_0|E_src2[7]~feeder, uartsw, 1
instance = comp, \DRAM_DQ[0]~input\, DRAM_DQ[0]~input, uartsw, 1
instance = comp, \u0|sdram_controller_0|za_data[0]\, u0|sdram_controller_0|za_data[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0]~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Add0~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Add0~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Add0~1\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Add0~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[2]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[1], uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc[16]\, u0|nios2_qsys_0|F_pc[16], uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_ctrl_hi_imm16~0\, u0|nios2_qsys_0|D_ctrl_hi_imm16~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_ctrl_hi_imm16\, u0|nios2_qsys_0|R_ctrl_hi_imm16, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[21]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[21]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|Add0~29\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|Add0~29, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[31]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[31], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[31]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[31]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|Add0~33\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|Add0~33, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonAReg[9]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonAReg[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[2]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2, uartsw, 1
instance = comp, \DRAM_DQ[1]~input\, DRAM_DQ[1]~input, uartsw, 1
instance = comp, \u0|sdram_controller_0|za_data[1]\, u0|sdram_controller_0|za_data[1], uartsw, 1
instance = comp, \DRAM_DQ[2]~input\, DRAM_DQ[2]~input, uartsw, 1
instance = comp, \u0|sdram_controller_0|za_data[2]\, u0|sdram_controller_0|za_data[2], uartsw, 1
instance = comp, \DRAM_DQ[3]~input\, DRAM_DQ[3]~input, uartsw, 1
instance = comp, \u0|sdram_controller_0|za_data[3]\, u0|sdram_controller_0|za_data[3], uartsw, 1
instance = comp, \DRAM_DQ[4]~input\, DRAM_DQ[4]~input, uartsw, 1
instance = comp, \u0|sdram_controller_0|za_data[4]\, u0|sdram_controller_0|za_data[4], uartsw, 1
instance = comp, \DRAM_DQ[5]~input\, DRAM_DQ[5]~input, uartsw, 1
instance = comp, \u0|sdram_controller_0|za_data[5]\, u0|sdram_controller_0|za_data[5], uartsw, 1
instance = comp, \DRAM_DQ[6]~input\, DRAM_DQ[6]~input, uartsw, 1
instance = comp, \u0|sdram_controller_0|za_data[6]\, u0|sdram_controller_0|za_data[6], uartsw, 1
instance = comp, \DRAM_DQ[7]~input\, DRAM_DQ[7]~input, uartsw, 1
instance = comp, \u0|sdram_controller_0|za_data[7]\, u0|sdram_controller_0|za_data[7], uartsw, 1
instance = comp, \DRAM_DQ[8]~input\, DRAM_DQ[8]~input, uartsw, 1
instance = comp, \u0|sdram_controller_0|za_data[8]\, u0|sdram_controller_0|za_data[8], uartsw, 1
instance = comp, \DRAM_DQ[9]~input\, DRAM_DQ[9]~input, uartsw, 1
instance = comp, \u0|sdram_controller_0|za_data[9]\, u0|sdram_controller_0|za_data[9], uartsw, 1
instance = comp, \DRAM_DQ[10]~input\, DRAM_DQ[10]~input, uartsw, 1
instance = comp, \u0|sdram_controller_0|za_data[10]\, u0|sdram_controller_0|za_data[10], uartsw, 1
instance = comp, \DRAM_DQ[11]~input\, DRAM_DQ[11]~input, uartsw, 1
instance = comp, \u0|sdram_controller_0|za_data[11]\, u0|sdram_controller_0|za_data[11], uartsw, 1
instance = comp, \DRAM_DQ[12]~input\, DRAM_DQ[12]~input, uartsw, 1
instance = comp, \u0|sdram_controller_0|za_data[12]\, u0|sdram_controller_0|za_data[12], uartsw, 1
instance = comp, \DRAM_DQ[13]~input\, DRAM_DQ[13]~input, uartsw, 1
instance = comp, \u0|sdram_controller_0|za_data[13]\, u0|sdram_controller_0|za_data[13], uartsw, 1
instance = comp, \DRAM_DQ[14]~input\, DRAM_DQ[14]~input, uartsw, 1
instance = comp, \u0|sdram_controller_0|za_data[14]\, u0|sdram_controller_0|za_data[14], uartsw, 1
instance = comp, \DRAM_DQ[15]~input\, DRAM_DQ[15]~input, uartsw, 1
instance = comp, \u0|sdram_controller_0|za_data[15]\, u0|sdram_controller_0|za_data[15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[26]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[26]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[7]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[7]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[27]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[27]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg~2\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg~2, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[15]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[15], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[15]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[15]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[13]~0\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[13]~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|jtag_rd~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|jtag_rd~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|jtag_rd\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|jtag_rd, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|jtag_rd_d1\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|jtag_rd_d1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~1\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[15]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[15], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[16]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[16], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[18]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[18]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[18]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[18], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[22]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[22]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[23]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[23]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[23]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[23], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[23]~feeder\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[23]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[23]\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[23], uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_iw[23]~27\, u0|nios2_qsys_0|F_iw[23]~27, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_iw[23]\, u0|nios2_qsys_0|D_iw[23], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[24]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[24]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[10]~feeder\, u0|nios2_qsys_0|d_writedata[10]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][85]\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][85], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted\, u0|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read\, u0|mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|waitrequest_reset_override~feeder\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|waitrequest_reset_override~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|waitrequest_reset_override~DUPLICATE\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|waitrequest_reset_override~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~5\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~5, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][90]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][90]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][90]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][90]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][90]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][90]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][90]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][90]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][90]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][90]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~1\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_mem_byte_en[2]~3\, u0|nios2_qsys_0|E_mem_byte_en[2]~3, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_byteenable[2]\, u0|nios2_qsys_0|d_byteenable[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[34]\, u0|mm_interconnect_0|cmd_mux_004|src_data[34], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[17]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[17]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[7]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[7], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[8]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[8]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[8]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[8], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~47\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~47, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[10]~9\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[10]~9, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[10]~10\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[10]~10, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[9]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[9], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[9]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[9]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[9]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[9], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~54\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~54, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[10]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[10], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[7]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[7]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[7]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[7], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~45\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~45, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[8]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[8], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg~23\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg~23, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[5]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[5], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[4]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[4], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~24\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~24, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[5]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[5], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[5]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[5]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[5]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[5], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~30\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~30, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[6]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[6], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[6]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[6]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[6]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[6], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[6]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[6]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[6]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[6], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~43\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~43, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~44\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~44, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[7]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[7], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7], uartsw, 1
instance = comp, \u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER\, u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER, uartsw, 1
instance = comp, \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0\, u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_020|clock_xer|out_data_toggle_flopped~feeder\, u0|mm_interconnect_0|crosser_020|clock_xer|out_data_toggle_flopped~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_020|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_020|clock_xer|out_data_toggle_flopped, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_020|clock_xer|out_to_in_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_020|clock_xer|out_to_in_synchronizer|din_s1~feeder, uartsw, 1
instance = comp, \u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, uartsw, 1
instance = comp, \u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], uartsw, 1
instance = comp, \u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], uartsw, 1
instance = comp, \u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_020|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_020|clock_xer|out_to_in_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_020|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_020|clock_xer|out_to_in_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[6]~feeder\, u0|nios2_qsys_0|E_src2[6]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[3]~DUPLICATE\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[3]~DUPLICATE, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Equal2~14\, u0|nios2_qsys_0|Equal2~14, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_iw[5]\, u0|nios2_qsys_0|D_iw[5], uartsw, 1
instance = comp, \u0|nios2_qsys_0|Equal2~15\, u0|nios2_qsys_0|Equal2~15, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_iw[0]\, u0|nios2_qsys_0|D_iw[0], uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_ctrl_b_is_dst~0\, u0|nios2_qsys_0|D_ctrl_b_is_dst~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src2_use_imm~0\, u0|nios2_qsys_0|R_src2_use_imm~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_wr_dst_reg~1\, u0|nios2_qsys_0|D_wr_dst_reg~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src2_use_imm~1\, u0|nios2_qsys_0|R_src2_use_imm~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src2_use_imm\, u0|nios2_qsys_0|R_src2_use_imm, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Equal2~7\, u0|nios2_qsys_0|Equal2~7, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Equal2~9\, u0|nios2_qsys_0|Equal2~9, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Equal2~11\, u0|nios2_qsys_0|Equal2~11, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_ctrl_br_cmp~0\, u0|nios2_qsys_0|D_ctrl_br_cmp~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Equal2~10\, u0|nios2_qsys_0|Equal2~10, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_ctrl_br_cmp~1\, u0|nios2_qsys_0|D_ctrl_br_cmp~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_ctrl_br_cmp\, u0|nios2_qsys_0|R_ctrl_br_cmp, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg~0\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[19]~15\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[19]~15, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][19]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][19]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][19]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][19]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][19]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][19]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][19]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][19]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][19]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][19]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][19]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][19]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][19]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][19], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~8\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~8, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][19]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][19]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always6~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always6~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][19]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][19], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always5~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always5~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][19]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][19], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always4~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always4~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][19]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][19], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always3~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always3~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][19]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][19], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always2~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always2~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][19]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][19], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always1~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always1~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][19]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][19], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always0~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always0~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][19]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][19], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[73]\, u0|mm_interconnect_0|cmd_mux_004|src_data[73], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][55]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][55]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][55]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][55]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][55]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][55]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][55]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][55]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][55]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][55]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][55]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][55]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][88]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][88], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~7\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~7, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][55]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][55]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][55]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][55], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][55]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][55], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][55]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][55], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][55]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][55], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][55]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][55], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][55]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][55], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][55]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][55], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_base~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_base~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_base[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_base[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][58]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][58], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~13\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~13, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][58]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][58], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][58]~12\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][58]~12, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][58]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][58], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][58]~9\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][58]~9, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][58]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][58], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][58]~4\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][58]~4, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][58]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][58], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][58]~3\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][58]~3, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][58]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][58], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][58]~2\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][58]~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][58]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][58], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][58]~1\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][58]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][58]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][58], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][58]~DUPLICATE\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][58]~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add2~5\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add2~5, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_offset[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_offset[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add2~1\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add2~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_offset[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_offset[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~12\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~12, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|endofpacket_reg\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|endofpacket_reg, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|count[0]~0\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|count[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|count[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|count[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_endofpacket~0\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_endofpacket~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][91]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][91]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][91]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][91]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][91]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][91]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][91]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][91]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][91]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][91]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][91]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][91]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][91]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][91], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~6\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~6, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][91]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][91]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][91]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][91], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][91]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][91], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][91]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][91], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][91]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][91], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][91]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][91], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][91]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][91], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][91]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][91], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~0\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rp_valid\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|rp_valid, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[8]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~12\, u0|mm_interconnect_0|rsp_mux|src_data[8]~12, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[8]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[8]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[11]~feeder\, u0|nios2_qsys_0|d_writedata[11]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Equal101~1\, u0|nios2_qsys_0|Equal101~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_ctrl_rdctl_inst\, u0|nios2_qsys_0|R_ctrl_rdctl_inst, uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_004|src0_valid~0\, u0|mm_interconnect_0|rsp_demux_004|src0_valid~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~5\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~5, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[5]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~5\, u0|mm_interconnect_0|rsp_mux|src_data[5]~5, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[5]~DUPLICATE\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[5]~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~0\, u0|mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_ctrl_st~0\, u0|nios2_qsys_0|D_ctrl_st~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_ctrl_st\, u0|nios2_qsys_0|R_ctrl_st, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_write_nxt~0\, u0|nios2_qsys_0|d_write_nxt~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_toggle_flopped~DUPLICATE\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_toggle_flopped~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_016|clock_xer|out_to_in_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_016|clock_xer|out_to_in_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|waitrequest_reset_override~feeder\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|waitrequest_reset_override~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|waitrequest_reset_override\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|waitrequest_reset_override, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[67]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[67]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~13\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~13, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[9]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~13\, u0|mm_interconnect_0|rsp_mux|src_data[9]~13, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[9]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[9]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|out_data_toggle_flopped~DUPLICATE\, u0|mm_interconnect_0|crosser_031|clock_xer|out_data_toggle_flopped~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_031|clock_xer|out_to_in_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_031|clock_xer|out_to_in_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_toggle~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_toggle, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_to_out_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|in_to_out_synchronizer|din_s1~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_015|clock_xer|in_to_out_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_to_out_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[108]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[108]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[108]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[108]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[108]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[108]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[65]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[65], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[65]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[65], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[66]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[66], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[66]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[66], uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|write~0\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|write~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~1\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~DUPLICATE, uartsw, 1
instance = comp, \u0|spi_0|p1_rd_strobe~0\, u0|spi_0|p1_rd_strobe~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[0]~0\, u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~2\, u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~1\, u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_taken~0\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_taken~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_toggle_flopped~0\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_toggle_flopped~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_toggle_flopped, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_to_in_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|out_to_in_synchronizer|din_s1~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_015|clock_xer|out_to_in_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_to_in_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_ready~0\, u0|mm_interconnect_0|crosser_015|clock_xer|in_ready~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_015|clock_xer|take_in_data, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[67]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[67], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[67]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[67], uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[1][108]\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[1][108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[0][108]~2\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[0][108]~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[0][108]\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[0][108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|read~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem_used[1]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem_used[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem_used[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem_used[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent|uncompressor|sink_ready~0\, u0|mm_interconnect_0|spi_0_spi_control_port_agent|uncompressor|sink_ready~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[0]~0\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent|rp_valid\, u0|mm_interconnect_0|spi_0_spi_control_port_agent|rp_valid, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_031|clock_xer|in_data_toggle~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_031|clock_xer|in_data_toggle, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|in_to_out_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_031|clock_xer|in_to_out_synchronizer|din_s1~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_031|clock_xer|in_to_out_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_031|clock_xer|in_to_out_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_031|clock_xer|out_data_toggle_flopped, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|out_valid\, u0|mm_interconnect_0|crosser_031|clock_xer|out_valid, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle, uartsw, 1
instance = comp, \u0|mm_interconnect_0|router|Equal15~2\, u0|mm_interconnect_0|router|Equal15~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[67]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[67], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[67]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[67], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[108]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[108]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[108]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[108]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[108]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[108]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[66]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[66], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[66]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[66]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[66]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[66], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[65]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[65], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[65]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[65], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem_used[0]~0\, u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem_used[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_019|clock_xer|in_to_out_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_019|clock_xer|in_to_out_synchronizer|din_s1~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_019|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_019|clock_xer|in_to_out_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_019|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_019|clock_xer|in_to_out_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_019|clock_xer|out_data_toggle_flopped~feeder\, u0|mm_interconnect_0|crosser_019|clock_xer|out_data_toggle_flopped~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_019|clock_xer|out_data_toggle_flopped~DUPLICATE\, u0|mm_interconnect_0|crosser_019|clock_xer|out_data_toggle_flopped~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_019|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_019|clock_xer|out_to_in_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_019|clock_xer|out_to_in_synchronizer|dreg[0]~feeder\, u0|mm_interconnect_0|crosser_019|clock_xer|out_to_in_synchronizer|dreg[0]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_019|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_019|clock_xer|out_to_in_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|nios_leds_s1_translator|read_latency_shift_reg~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|nios_leds_s1_translator|read_latency_shift_reg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem_used[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem_used[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem_used[0]~2\, u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem_used[0]~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem_used[0], uartsw, 1
instance = comp, \u0|nios_leds|always0~2\, u0|nios_leds|always0~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem[1][108]\, u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem[1][108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem[0][108]~2\, u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem[0][108]~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem[0][108]\, u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem[0][108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|read~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem_used[1]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem_used[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem_used[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent|rp_valid\, u0|mm_interconnect_0|nios_leds_s1_agent|rp_valid, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_019|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_019|clock_xer|in_data_toggle~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_019|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_019|clock_xer|in_data_toggle, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent|uncompressor|sink_ready~0\, u0|mm_interconnect_0|nios_leds_s1_agent|uncompressor|sink_ready~0, uartsw, 1
instance = comp, \u0|nios_leds|always0~0\, u0|nios_leds|always0~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_translator|wait_latency_counter[1]~0\, u0|mm_interconnect_0|nios_leds_s1_translator|wait_latency_counter[1]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_translator|wait_latency_counter~2\, u0|mm_interconnect_0|nios_leds_s1_translator|wait_latency_counter~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|nios_leds_s1_translator|wait_latency_counter[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_translator|wait_latency_counter~1\, u0|mm_interconnect_0|nios_leds_s1_translator|wait_latency_counter~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|nios_leds_s1_translator|wait_latency_counter[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_translator|av_waitrequest_generated~0\, u0|mm_interconnect_0|nios_leds_s1_translator|av_waitrequest_generated~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_taken~0\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_taken~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem_used[1]~1\, u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem_used[1]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_taken~1\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_taken~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped~0\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped~DUPLICATE\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_003|clock_xer|take_in_data, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[39]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[39], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[39]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[39]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[39]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[39], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[2]~feeder\, u0|nios2_qsys_0|E_src2[2]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_ctrl_retaddr~0\, u0|nios2_qsys_0|D_ctrl_retaddr~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_ctrl_break~0\, u0|nios2_qsys_0|D_ctrl_break~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_ctrl_retaddr~1\, u0|nios2_qsys_0|D_ctrl_retaddr~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_ctrl_force_src2_zero~0\, u0|nios2_qsys_0|D_ctrl_force_src2_zero~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Equal2~13\, u0|nios2_qsys_0|Equal2~13, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_ctrl_force_src2_zero~1\, u0|nios2_qsys_0|D_ctrl_force_src2_zero~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_ctrl_force_src2_zero~2\, u0|nios2_qsys_0|D_ctrl_force_src2_zero~2, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_ctrl_force_src2_zero\, u0|nios2_qsys_0|R_ctrl_force_src2_zero, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src2_lo~0\, u0|nios2_qsys_0|R_src2_lo~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[2]\, u0|nios2_qsys_0|E_src2[2], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[28]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[28]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[28]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[28], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[28]~feeder\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[28]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[28]\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[28], uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_iw[28]~22\, u0|nios2_qsys_0|F_iw[28]~22, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_iw[28]\, u0|nios2_qsys_0|D_iw[28], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[29]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[29]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[13]~feeder\, u0|nios2_qsys_0|d_writedata[13]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[7]\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~14\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~14, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[7]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~14\, u0|mm_interconnect_0|rsp_mux|src_data[7]~14, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|out_to_in_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_029|clock_xer|out_to_in_synchronizer|din_s1~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_029|clock_xer|out_to_in_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_029|clock_xer|out_to_in_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[108]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[108]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_toggle, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_toggle~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_toggle~DUPLICATE\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_toggle~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_013|clock_xer|in_to_out_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_to_out_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[67]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[67]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[67]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[67], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[67]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[67]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[67]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[67], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|nios_header_conn_s1_translator|read_latency_shift_reg~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|nios_header_conn_s1_translator|read_latency_shift_reg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|read~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem_used[1]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem_used[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem_used[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem_used[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent|uncompressor|sink_ready~0\, u0|mm_interconnect_0|nios_header_conn_s1_agent|uncompressor|sink_ready~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_taken~0\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_taken~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rsp_fifo|mem_used[1]~1\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rsp_fifo|mem_used[1]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rsp_fifo|mem_used[1], uartsw, 1
instance = comp, \u0|nios_header_conn|always1~2\, u0|nios_header_conn|always1~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[66]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[66]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[66]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[66], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[66]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[66], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_translator|wait_latency_counter[1]~0\, u0|mm_interconnect_0|nios_header_conn_s1_translator|wait_latency_counter[1]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_translator|wait_latency_counter~2\, u0|mm_interconnect_0|nios_header_conn_s1_translator|wait_latency_counter~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|nios_header_conn_s1_translator|wait_latency_counter[0], uartsw, 1
instance = comp, \u0|nios_header_conn|always1~0\, u0|nios_header_conn|always1~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_translator|wait_latency_counter~1\, u0|mm_interconnect_0|nios_header_conn_s1_translator|wait_latency_counter~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|nios_header_conn_s1_translator|wait_latency_counter[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_translator|av_waitrequest_generated~0\, u0|mm_interconnect_0|nios_header_conn_s1_translator|av_waitrequest_generated~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_taken~1\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_taken~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_toggle_flopped~0\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_toggle_flopped~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_toggle_flopped, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_to_in_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|out_to_in_synchronizer|din_s1~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_013|clock_xer|out_to_in_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_to_in_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_ready~0\, u0|mm_interconnect_0|crosser_013|clock_xer|in_ready~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_013|clock_xer|take_in_data, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[108]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[108]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[108]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[108]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[65]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[65]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[65]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[65], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[65]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[65], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rsp_fifo|mem~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rsp_fifo|mem_used[0]~0\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rsp_fifo|mem_used[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rsp_fifo|mem_used[0]~2\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rsp_fifo|mem_used[0]~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rsp_fifo|mem_used[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rsp_fifo|mem[1][108]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rsp_fifo|mem[1][108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rsp_fifo|mem~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rsp_fifo|mem[0][108]~2\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rsp_fifo|mem[0][108]~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rsp_fifo|mem[0][108]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rsp_fifo|mem[0][108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent|rp_valid\, u0|mm_interconnect_0|nios_header_conn_s1_agent|rp_valid, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_toggle~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_toggle, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_to_out_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_029|clock_xer|in_to_out_synchronizer|din_s1~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_029|clock_xer|in_to_out_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_to_out_synchronizer|dreg[0]~feeder\, u0|mm_interconnect_0|crosser_029|clock_xer|in_to_out_synchronizer|dreg[0]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_029|clock_xer|in_to_out_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_029|clock_xer|out_data_toggle_flopped, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_toggle, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|out_to_in_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_028|clock_xer|out_to_in_synchronizer|din_s1~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_028|clock_xer|out_to_in_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_028|clock_xer|out_to_in_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem_used[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_toggle_flopped~0\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_toggle_flopped~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_toggle_flopped, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_012|clock_xer|out_to_in_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_to_in_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_ready~0\, u0|mm_interconnect_0|crosser_012|clock_xer|in_ready~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_012|clock_xer|take_in_data, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_toggle~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_toggle, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_012|clock_xer|in_to_out_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_to_out_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|nios_7seg|always0~2\, u0|nios_7seg|always0~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[66]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[66], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[66]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[66]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[66]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[66], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[65]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[65], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[65]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[65], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[108]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[108]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[108]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[108]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|nios_7seg_s1_agent_rsp_fifo|mem~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rsp_fifo|mem[1][108]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rsp_fifo|mem[1][108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_0|nios_7seg_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|nios_7seg_s1_agent_rsp_fifo|mem~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rsp_fifo|mem[0][108]~2\, u0|mm_interconnect_0|nios_7seg_s1_agent_rsp_fifo|mem[0][108]~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rsp_fifo|mem[0][108]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rsp_fifo|mem[0][108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent|uncompressor|sink_ready~0\, u0|mm_interconnect_0|nios_7seg_s1_agent|uncompressor|sink_ready~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[67]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[67], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[67]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[67], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rsp_fifo|mem_used[0]~0\, u0|mm_interconnect_0|nios_7seg_s1_agent_rsp_fifo|mem_used[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rsp_fifo|mem_used[0]~2\, u0|mm_interconnect_0|nios_7seg_s1_agent_rsp_fifo|mem_used[0]~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rsp_fifo|mem_used[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_translator|wait_latency_counter[0]~0\, u0|mm_interconnect_0|nios_7seg_s1_translator|wait_latency_counter[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_translator|wait_latency_counter~2\, u0|mm_interconnect_0|nios_7seg_s1_translator|wait_latency_counter~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|nios_7seg_s1_translator|wait_latency_counter[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_translator|wait_latency_counter~1\, u0|mm_interconnect_0|nios_7seg_s1_translator|wait_latency_counter~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|nios_7seg_s1_translator|wait_latency_counter[1], uartsw, 1
instance = comp, \u0|nios_7seg|always0~0\, u0|nios_7seg|always0~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_translator|av_waitrequest_generated~0\, u0|mm_interconnect_0|nios_7seg_s1_translator|av_waitrequest_generated~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_taken~0\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_taken~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rsp_fifo|mem_used[1]~1\, u0|mm_interconnect_0|nios_7seg_s1_agent_rsp_fifo|mem_used[1]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rsp_fifo|mem_used[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_taken~1\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_taken~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|nios_7seg_s1_translator|read_latency_shift_reg~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|nios_7seg_s1_translator|read_latency_shift_reg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rsp_fifo|mem[0][108]~DUPLICATE\, u0|mm_interconnect_0|nios_7seg_s1_agent_rsp_fifo|mem[0][108]~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|read~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem_used[1]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem_used[1]~feeder\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem_used[1]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem_used[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem_used[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent|rp_valid\, u0|mm_interconnect_0|nios_7seg_s1_agent|rp_valid, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_toggle~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_toggle~DUPLICATE\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_toggle~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_to_out_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_028|clock_xer|in_to_out_synchronizer|din_s1~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_028|clock_xer|in_to_out_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_028|clock_xer|in_to_out_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_028|clock_xer|out_data_toggle_flopped, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[7]\, u0|nios2_qsys_0|d_writedata[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[7]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[38]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[38], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[38]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[38]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[38]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[38], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[39]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[39], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[39]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[39], uartsw, 1
instance = comp, \u0|nios_7seg|always0~1\, u0|nios_7seg|always0~1, uartsw, 1
instance = comp, \u0|nios_7seg|data_out[7]\, u0|nios_7seg|data_out[7], uartsw, 1
instance = comp, \u0|nios_7seg|readdata[7]\, u0|nios_7seg|readdata[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[7]\, u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[7]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][7]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~4\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~4, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][7]~feeder\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][7]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|always0~0\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|always0~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][7]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|always4~0\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|always4~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_028|clock_xer|take_in_data, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[38]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[38]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[38]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[38], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[38]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[38], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[39]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[39], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[39]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[39]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[39]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[39], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[7]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[7], uartsw, 1
instance = comp, \u0|nios_header_conn|always1~1\, u0|nios_header_conn|always1~1, uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[7]\, u0|nios_header_conn|data_out[7], uartsw, 1
instance = comp, \u0|nios_header_conn|read_mux_out[7]\, u0|nios_header_conn|read_mux_out[7], uartsw, 1
instance = comp, \u0|nios_header_conn|readdata[7]\, u0|nios_header_conn|readdata[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[7]\, u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[7]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][7]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~4\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~4, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][7]~feeder\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][7]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|always0~0\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|always0~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][7]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|always4~0\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|always4~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_029|clock_xer|take_in_data, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~43\, u0|mm_interconnect_0|rsp_mux|src_data[7]~43, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_018|clock_xer|out_to_in_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_018|clock_xer|out_to_in_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_ready~0\, u0|mm_interconnect_0|crosser_002|clock_xer|in_ready~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_002|clock_xer|take_in_data, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[67]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[67], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[67]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[67]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[67]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[67], uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|write~0\, u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|write~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[108]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[108]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[108]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[108]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[66]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[66]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[66]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[66], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[66]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[66], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[65]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[65], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[65]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[65], uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent|nonposted_write_endofpacket~0\, u0|mm_interconnect_0|i2c_0_csr_agent|nonposted_write_endofpacket~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|write~1\, u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|write~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem_used[1]~3\, u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem_used[1]~3, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem_used[0]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem_used[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem_used[0]~0\, u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem_used[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem_used[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|read~0\, u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|read~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem_used[2]~2\, u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem_used[2]~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem_used[2]\, u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem_used[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped~0\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent|m0_read~0\, u0|mm_interconnect_0|i2c_0_csr_agent|m0_read~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|i2c_0_csr_translator|read_latency_shift_reg~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|i2c_0_csr_translator|read_latency_shift_reg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_translator|read_latency_shift_reg[1]\, u0|mm_interconnect_0|i2c_0_csr_translator|read_latency_shift_reg[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|read~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem_used[1]~2\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem_used[1]~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem_used[0]~1\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem_used[0]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem_used[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem_used[2]~3\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem_used[2]~3, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem_used[2]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem_used[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem_used[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem_used[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem[2][108]\, u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem[2][108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem~2\, u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem[1][108]~3\, u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem[1][108]~3, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem[1][108]\, u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem[1][108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem[0][108]~0\, u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem[0][108]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|in_ready~0\, u0|mm_interconnect_0|crosser_018|clock_xer|in_ready~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem[0][108]~1\, u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem[0][108]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem[0][108]\, u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem[0][108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_018|clock_xer|in_data_toggle~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_018|clock_xer|in_data_toggle, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|in_to_out_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_018|clock_xer|in_to_out_synchronizer|din_s1~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_018|clock_xer|in_to_out_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_018|clock_xer|in_to_out_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|out_data_toggle_flopped~DUPLICATE\, u0|mm_interconnect_0|crosser_018|clock_xer|out_data_toggle_flopped~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[38]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[38], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[38]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[38], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|isr_wren~0\, u0|i2c_0|u_csr|isr_wren~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[40]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[40]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[40]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[40], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[40]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[40], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[41]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[41]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[41]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[41], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[41]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[41]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[41]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[41], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[3]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[39]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[39], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[39]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[39], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|arblost_det~0\, u0|i2c_0|u_csr|arblost_det~0, uartsw, 1
instance = comp, \u0|i2c_0|u_txfifo|read_address~0\, u0|i2c_0|u_txfifo|read_address~0, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|start_hold_cnt_complete_nxt\, u0|i2c_0|u_clk_cnt|start_hold_cnt_complete_nxt, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|start_hold_cnt_complete\, u0|i2c_0|u_clk_cnt|start_hold_cnt_complete, uartsw, 1
instance = comp, \u0|i2c_0|u_txfifo|internal_used~2\, u0|i2c_0|u_txfifo|internal_used~2, uartsw, 1
instance = comp, \u0|i2c_0|u_txfifo|empty_d1~0\, u0|i2c_0|u_txfifo|empty_d1~0, uartsw, 1
instance = comp, \u0|i2c_0|u_txfifo|empty_d1\, u0|i2c_0|u_txfifo|empty_d1, uartsw, 1
instance = comp, \u0|i2c_0|u_txfifo|empty_d2\, u0|i2c_0|u_txfifo|empty_d2, uartsw, 1
instance = comp, \u0|i2c_0|u_txfifo|empty_dly~0\, u0|i2c_0|u_txfifo|empty_dly~0, uartsw, 1
instance = comp, \u0|i2c_0|u_txfifo|empty_dly\, u0|i2c_0|u_txfifo|empty_dly, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[0]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0], uartsw, 1
instance = comp, \u0|i2c_0|u_txfifo|write_address[0]~0\, u0|i2c_0|u_txfifo|write_address[0]~0, uartsw, 1
instance = comp, \u0|i2c_0|u_txfifo|write_address[0]\, u0|i2c_0|u_txfifo|write_address[0], uartsw, 1
instance = comp, \u0|i2c_0|u_txfifo|write_address[1]~1\, u0|i2c_0|u_txfifo|write_address[1]~1, uartsw, 1
instance = comp, \u0|i2c_0|u_txfifo|write_address[1]\, u0|i2c_0|u_txfifo|write_address[1], uartsw, 1
instance = comp, \u0|i2c_0|u_txfifo|read_address~2\, u0|i2c_0|u_txfifo|read_address~2, uartsw, 1
instance = comp, \u0|i2c_0|u_txfifo|read_address[1]\, u0|i2c_0|u_txfifo|read_address[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[1]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[2]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[2], uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[4]~feeder\, u0|nios2_qsys_0|d_writedata[4]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[4]\, u0|nios2_qsys_0|d_writedata[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[4]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[5], uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[6]\, u0|nios2_qsys_0|d_writedata[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[6]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[7], uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[8]~feeder\, u0|nios2_qsys_0|d_writedata[8]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[8]~feeder\, u0|nios2_qsys_0|E_src2[8]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[8]~DUPLICATE\, u0|nios2_qsys_0|E_src2[8]~DUPLICATE, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[30]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[30]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[17]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[17]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[17]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[17], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[14]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[14]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[15]~feeder\, u0|nios2_qsys_0|d_writedata[15]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[31]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[31]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[31]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[31], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[31]\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[31], uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_iw[31]~21\, u0|nios2_qsys_0|F_iw[31]~21, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_iw[31]\, u0|nios2_qsys_0|D_iw[31], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~8\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~8, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[11]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[11], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~8\, u0|mm_interconnect_0|rsp_mux|src_data[11]~8, uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1\, u0|mm_interconnect_0|rsp_mux|WideOr1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_align_cycle_nxt[0]~1\, u0|nios2_qsys_0|av_ld_align_cycle_nxt[0]~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_align_cycle[0]\, u0|nios2_qsys_0|av_ld_align_cycle[0], uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_align_cycle_nxt[1]~0\, u0|nios2_qsys_0|av_ld_align_cycle_nxt[1]~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_align_cycle[1]\, u0|nios2_qsys_0|av_ld_align_cycle[1], uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_aligning_data_nxt~0\, u0|nios2_qsys_0|av_ld_aligning_data_nxt~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_aligning_data_nxt~1\, u0|nios2_qsys_0|av_ld_aligning_data_nxt~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_aligning_data\, u0|nios2_qsys_0|av_ld_aligning_data, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[38]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[38], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[38]~DUPLICATE\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[38]~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[15]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[15]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[67]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[67], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[67]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[67], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[66]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[66], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[66]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[66], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_taken~0\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_taken~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_toggle_flopped~0\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_toggle_flopped~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_toggle_flopped, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[108]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[108]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[108]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[108]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[65]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[65], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[65]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[65], uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent|rf_source_valid~0\, u0|mm_interconnect_0|timer_0_s1_agent|rf_source_valid~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~0\, u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1\, u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1], uartsw, 1
instance = comp, \u0|timer_0|period_l_wr_strobe~0\, u0|timer_0|period_l_wr_strobe~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0\, u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2\, u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1\, u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1], uartsw, 1
instance = comp, \u0|timer_0|period_l_wr_strobe~1\, u0|timer_0|period_l_wr_strobe~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[39]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[39], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[39]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[39], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[40]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[40]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[40]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[40], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[40]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[40], uartsw, 1
instance = comp, \u0|timer_0|Equal6~0\, u0|timer_0|Equal6~0, uartsw, 1
instance = comp, \u0|timer_0|period_h_wr_strobe\, u0|timer_0|period_h_wr_strobe, uartsw, 1
instance = comp, \u0|timer_0|period_h_register[15]\, u0|timer_0|period_h_register[15], uartsw, 1
instance = comp, \u0|timer_0|period_l_register[15]~2\, u0|timer_0|period_l_register[15]~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[38]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[38], uartsw, 1
instance = comp, \u0|timer_0|Equal6~1\, u0|timer_0|Equal6~1, uartsw, 1
instance = comp, \u0|timer_0|period_l_wr_strobe\, u0|timer_0|period_l_wr_strobe, uartsw, 1
instance = comp, \u0|timer_0|period_l_register[15]\, u0|timer_0|period_l_register[15], uartsw, 1
instance = comp, \u0|timer_0|force_reload~0\, u0|timer_0|force_reload~0, uartsw, 1
instance = comp, \u0|timer_0|force_reload\, u0|timer_0|force_reload, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[2]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[2], uartsw, 1
instance = comp, \u0|timer_0|period_l_register[2]~6\, u0|timer_0|period_l_register[2]~6, uartsw, 1
instance = comp, \u0|timer_0|period_l_register[2]\, u0|timer_0|period_l_register[2], uartsw, 1
instance = comp, \u0|timer_0|Add0~113\, u0|timer_0|Add0~113, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[0]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[0]~DUPLICATE\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[0]~DUPLICATE, uartsw, 1
instance = comp, \u0|timer_0|period_l_register[0]~8\, u0|timer_0|period_l_register[0]~8, uartsw, 1
instance = comp, \u0|timer_0|period_l_register[0]\, u0|timer_0|period_l_register[0], uartsw, 1
instance = comp, \u0|timer_0|internal_counter~8\, u0|timer_0|internal_counter~8, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[1]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[1]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[1], uartsw, 1
instance = comp, \u0|timer_0|control_wr_strobe\, u0|timer_0|control_wr_strobe, uartsw, 1
instance = comp, \u0|timer_0|control_register[1]\, u0|timer_0|control_register[1], uartsw, 1
instance = comp, \u0|timer_0|counter_is_running~0\, u0|timer_0|counter_is_running~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[3]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[3], uartsw, 1
instance = comp, \u0|timer_0|Equal0~0\, u0|timer_0|Equal0~0, uartsw, 1
instance = comp, \u0|timer_0|Add0~97\, u0|timer_0|Add0~97, uartsw, 1
instance = comp, \u0|timer_0|Add0~117\, u0|timer_0|Add0~117, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[7]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[7], uartsw, 1
instance = comp, \u0|timer_0|period_l_register[7]~feeder\, u0|timer_0|period_l_register[7]~feeder, uartsw, 1
instance = comp, \u0|timer_0|period_l_register[7]\, u0|timer_0|period_l_register[7], uartsw, 1
instance = comp, \u0|timer_0|internal_counter[7]\, u0|timer_0|internal_counter[7], uartsw, 1
instance = comp, \u0|timer_0|Add0~93\, u0|timer_0|Add0~93, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[8]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[8]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[8]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[8]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[8]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[8]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[8], uartsw, 1
instance = comp, \u0|timer_0|period_l_register[8]~1\, u0|timer_0|period_l_register[8]~1, uartsw, 1
instance = comp, \u0|timer_0|period_l_register[8]\, u0|timer_0|period_l_register[8], uartsw, 1
instance = comp, \u0|timer_0|internal_counter~3\, u0|timer_0|internal_counter~3, uartsw, 1
instance = comp, \u0|timer_0|internal_counter[8]\, u0|timer_0|internal_counter[8], uartsw, 1
instance = comp, \u0|timer_0|Add0~89\, u0|timer_0|Add0~89, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[9]~feeder\, u0|nios2_qsys_0|d_writedata[9]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_toggle_flopped, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_valid\, u0|mm_interconnect_0|crosser_016|clock_xer|out_valid, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, uartsw, 1
instance = comp, \u0|jtag_uart_0|wr_rfifo\, u0|jtag_uart_0|wr_rfifo, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[66]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[66], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[66]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[66], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[65]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[65], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[65]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[65], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[108]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[108]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[108]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[108]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~0\, u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~DUPLICATE\, u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38], uartsw, 1
instance = comp, \u0|jtag_uart_0|fifo_rd~0\, u0|jtag_uart_0|fifo_rd~0, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], uartsw, 1
instance = comp, \u0|jtag_uart_0|fifo_rd~1\, u0|jtag_uart_0|fifo_rd~1, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full, uartsw, 1
instance = comp, \u0|jtag_uart_0|t_dav\, u0|jtag_uart_0|t_dav, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~1, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3], uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10], uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~feeder\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~feeder, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|count[2]\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|count[2], uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|count[3]\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|count[3], uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|count[4]\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|count[4], uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|count[5]\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|count[5], uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|count[6]~feeder\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|count[6]~feeder, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|count[6]\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|count[6], uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|count[7]~feeder\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|count[7]~feeder, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|count[7]\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|count[7], uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|count[8]\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|count[8], uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|state~1\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|state~1, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|state\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|state, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|count[9]\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|count[9], uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|count[0]~DUPLICATE\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|count[0]~DUPLICATE, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|count[1]\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|count[1], uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|write_stalled\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|write_stalled, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|write~1\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|write~1, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|write~0\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|write~0, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|write\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|write, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|write1\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|write1, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|write2\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|write2, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|always2~0\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|always2~0, uartsw, 1
instance = comp, \u0|i2c_0|u_spksupp|scl_in_synced~DUPLICATE\, u0|i2c_0|u_spksupp|scl_in_synced~DUPLICATE, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|write_valid\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|write_valid, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[12]~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[12]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][12]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~15\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~15, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][12]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][12]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|always0~0\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|always0~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][12]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|always4~0\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|always4~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_016|clock_xer|take_in_data, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[12]\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[12]~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[12]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[12]\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[12], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|read_rxfifo~0\, u0|i2c_0|u_csr|read_rxfifo~0, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|read_rxfifo\, u0|i2c_0|u_csr|read_rxfifo, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|rx_data_rden_dly\, u0|i2c_0|u_csr|rx_data_rden_dly, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|rx_data_rden_dly2\, u0|i2c_0|u_csr|rx_data_rden_dly2, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|ctrl_rden~0\, u0|i2c_0|u_csr|ctrl_rden~0, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_low_rden~0\, u0|i2c_0|u_csr|scl_low_rden~0, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_low_rden_dly\, u0|i2c_0|u_csr|scl_low_rden_dly, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[12]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[12]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[12]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[12]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[12]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[12]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[12], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold_wren~0\, u0|i2c_0|u_csr|sda_hold_wren~0, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold[12]\, u0|i2c_0|u_csr|sda_hold[12], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|iser_wren~0\, u0|i2c_0|u_csr|iser_wren~0, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_high_wren~0\, u0|i2c_0|u_csr|scl_high_wren~0, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_high[12]\, u0|i2c_0|u_csr|scl_high[12], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold_rden~0\, u0|i2c_0|u_csr|sda_hold_rden~0, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold_rden_dly\, u0|i2c_0|u_csr|sda_hold_rden_dly, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_high_rden~0\, u0|i2c_0|u_csr|scl_high_rden~0, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_high_rden_dly\, u0|i2c_0|u_csr|scl_high_rden_dly, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_low_wren~0\, u0|i2c_0|u_csr|scl_low_wren~0, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_low[12]\, u0|i2c_0|u_csr|scl_low[12], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[12]\, u0|i2c_0|u_csr|readdata_nxt[12], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata_dly2[12]\, u0|i2c_0|u_csr|readdata_dly2[12], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata[12]~8\, u0|i2c_0|u_csr|readdata[12]~8, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[12]~feeder\, u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[12]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem_used[2]~DUPLICATE\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem_used[2]~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[2][12]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[2][12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem~8\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem~8, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][12]~feeder\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][12]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|always1~0\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|always1~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][12]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|always0~0\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|always0~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[0][12]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[0][12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|always6~0\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|always6~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_018|clock_xer|take_in_data, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[12]\, u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[12]\, u0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|out_valid\, u0|mm_interconnect_0|crosser_018|clock_xer|out_valid, uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~61\, u0|mm_interconnect_0|rsp_mux|src_data[12]~61, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|out_valid\, u0|mm_interconnect_0|crosser_028|clock_xer|out_valid, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|out_valid\, u0|mm_interconnect_0|crosser_027|clock_xer|out_valid, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[12]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[12]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[12], uartsw, 1
instance = comp, \u0|nios_7seg|data_out[12]\, u0|nios_7seg|data_out[12], uartsw, 1
instance = comp, \u0|nios_7seg|readdata[12]\, u0|nios_7seg|readdata[12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[12]\, u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[12]~feeder\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[12]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][12]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~16\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~16, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][12]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[12]\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[12]\, u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[12], uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[28]~feeder\, u0|timer_0|counter_snapshot[28]~feeder, uartsw, 1
instance = comp, \u0|timer_0|snap_strobe~0\, u0|timer_0|snap_strobe~0, uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[28]\, u0|timer_0|counter_snapshot[28], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[12]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[12]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[12]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[12]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[12]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[12]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[12], uartsw, 1
instance = comp, \u0|timer_0|period_h_register[12]\, u0|timer_0|period_h_register[12], uartsw, 1
instance = comp, \u0|timer_0|period_l_register[12]~feeder\, u0|timer_0|period_l_register[12]~feeder, uartsw, 1
instance = comp, \u0|timer_0|period_l_register[12]\, u0|timer_0|period_l_register[12], uartsw, 1
instance = comp, \u0|timer_0|internal_counter[12]~DUPLICATE\, u0|timer_0|internal_counter[12]~DUPLICATE, uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[12]\, u0|timer_0|counter_snapshot[12], uartsw, 1
instance = comp, \u0|timer_0|read_mux_out[12]~32\, u0|timer_0|read_mux_out[12]~32, uartsw, 1
instance = comp, \u0|timer_0|readdata[12]\, u0|timer_0|readdata[12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[12]~feeder\, u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[12]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem_used[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_027|clock_xer|out_to_in_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|out_to_in_synchronizer|dreg[0]~feeder\, u0|mm_interconnect_0|crosser_027|clock_xer|out_to_in_synchronizer|dreg[0]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_027|clock_xer|out_to_in_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|read~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem_used[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem_used[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem_used[1]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][12]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~8\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~8, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|always0~0\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|always0~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][12]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|always4~0\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|always4~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_027|clock_xer|take_in_data, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[12]\, u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|out_data_buffer[12]~feeder\, u0|mm_interconnect_0|crosser_027|clock_xer|out_data_buffer[12]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|out_data_buffer[12]\, u0|mm_interconnect_0|crosser_027|clock_xer|out_data_buffer[12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~62\, u0|mm_interconnect_0|rsp_mux|src_data[12]~62, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[40]~feeder\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[40]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_toggle~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_toggle~feeder\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_toggle~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_toggle, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_014|clock_xer|in_to_out_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_to_out_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[66]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[66], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[66]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[66], uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter~1\, u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[1]~1\, u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[1]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[67]~feeder\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[67]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[67]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[67], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[67]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[67], uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg~1\, u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[65]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[65], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[65]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[65], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[108]~feeder\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[108]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[108]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[108]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[0]~0\, u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[0]~3\, u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[0]~3, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem[1][108]\, u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem[1][108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem[0][108]~1\, u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem[0][108]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem[0][108]\, u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem[0][108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_030|clock_xer|in_to_out_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_030|clock_xer|in_to_out_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_030|clock_xer|out_data_toggle_flopped, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|out_to_in_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_030|clock_xer|out_to_in_synchronizer|din_s1~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_030|clock_xer|out_to_in_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|out_to_in_synchronizer|dreg[0]~feeder\, u0|mm_interconnect_0|crosser_030|clock_xer|out_to_in_synchronizer|dreg[0]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_030|clock_xer|out_to_in_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|read~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem_used[1]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem_used[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem_used[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem_used[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent|rp_valid\, u0|mm_interconnect_0|uart_0_s1_agent|rp_valid, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_030|clock_xer|in_data_toggle~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_030|clock_xer|in_data_toggle, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent|uncompressor|sink_ready~0\, u0|mm_interconnect_0|uart_0_s1_agent|uncompressor|sink_ready~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[1]~2\, u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[1]~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|divisor_wr_strobe~0\, u0|uart_0|the_nios_hps_system_uart_0_regs|divisor_wr_strobe~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter[1]~0\, u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter[1]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter~2\, u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_toggle_flopped~0\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_toggle_flopped~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_toggle_flopped, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_014|clock_xer|out_to_in_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_to_in_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_ready~0\, u0|mm_interconnect_0|crosser_014|clock_xer|in_ready~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_014|clock_xer|take_in_data, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[40]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[40], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[40]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[40], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[39]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[39], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[39]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[39], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[38]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[38], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[38]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[38], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[12]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[12]~feeder\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[12]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[12]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[12], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[12]~feeder\, u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[12]~feeder, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|divisor_wr_strobe\, u0|uart_0|the_nios_hps_system_uart_0_regs|divisor_wr_strobe, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[12]\, u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[12], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data~4\, u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data~4, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|readdata[12]\, u0|uart_0|the_nios_hps_system_uart_0_regs|readdata[12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[12]\, u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[12]~feeder\, u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[12]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[1][12]\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[1][12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem~8\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem~8, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|always0~0\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|always0~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[0][12]\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[0][12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|always4~0\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|always4~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_030|clock_xer|take_in_data, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[12]\, u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|out_data_buffer[12]\, u0|mm_interconnect_0|crosser_030|clock_xer|out_data_buffer[12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|out_valid\, u0|mm_interconnect_0|crosser_029|clock_xer|out_valid, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[12]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[12]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[12], uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[12]\, u0|nios_header_conn|data_out[12], uartsw, 1
instance = comp, \u0|nios_header_conn|read_mux_out[12]\, u0|nios_header_conn|read_mux_out[12], uartsw, 1
instance = comp, \u0|nios_header_conn|readdata[12]\, u0|nios_header_conn|readdata[12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[12]\, u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[12]~feeder\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[12]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][12]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~20\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~20, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][12]~feeder\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][12]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][12]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[12]\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[12]\, u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|out_valid\, u0|mm_interconnect_0|crosser_030|clock_xer|out_valid, uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~60\, u0|mm_interconnect_0|rsp_mux|src_data[12]~60, uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~63\, u0|mm_interconnect_0|rsp_mux|src_data[12]~63, uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~0\, u0|mm_interconnect_0|rsp_mux|src_payload~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[20]~feeder\, u0|nios2_qsys_0|d_writedata[20]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[21]~feeder\, u0|nios2_qsys_0|d_writedata[21]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_alu_result~1\, u0|nios2_qsys_0|E_alu_result~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_alu_result[14]~DUPLICATE\, u0|nios2_qsys_0|W_alu_result[14]~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[40]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[40]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[40]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[40], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[40]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[40], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[38]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[38], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[38]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[38]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[38]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[38], uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[14]~feeder\, u0|nios2_qsys_0|d_writedata[14]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[19]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[19]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~32\, u0|mm_interconnect_0|cmd_mux_003|src_payload~32, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[6]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[6], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~31\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~31, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~31\, u0|mm_interconnect_0|cmd_mux_003|src_payload~31, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[7]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[7], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~30\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~30, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[16]~feeder\, u0|nios2_qsys_0|d_writedata[16]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[16]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[16]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[17]~feeder\, u0|nios2_qsys_0|d_writedata[17]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[15]~feeder\, u0|nios2_qsys_0|E_src2[15]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[15]\, u0|nios2_qsys_0|E_src2[15], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[20]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[20]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[18]~feeder\, u0|nios2_qsys_0|d_writedata[18]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[18]\, u0|nios2_qsys_0|d_writedata[18], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~19\, u0|mm_interconnect_0|cmd_mux_003|src_payload~19, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[18]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[18], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~18\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~18, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[19]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[19]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[19]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[19], uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[19]~feeder\, u0|nios2_qsys_0|d_writedata[19]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_valid\, u0|mm_interconnect_0|crosser_017|clock_xer|out_valid, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~DUPLICATE\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_ready~0\, u0|mm_interconnect_0|crosser_001|clock_xer|in_ready~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|router|Equal8~0\, u0|mm_interconnect_0|router|Equal8~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|router|Equal15~0\, u0|mm_interconnect_0|router|Equal15~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|router|always1~0\, u0|mm_interconnect_0|router|always1~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_001|clock_xer|take_in_data, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~0\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[108]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[108]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[108]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[108]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[108]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[108]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[67]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[67], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[67]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[67], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[65]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[65], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[65]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[65]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[65]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[65], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|rf_source_valid~0\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|rf_source_valid~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_017|clock_xer|out_to_in_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_017|clock_xer|out_to_in_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|sink_ready~0\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|sink_ready~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~0\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~1\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~3\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~3, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~2\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_taken~0\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_taken~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem_used[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|read~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem_used[1]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem_used[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem_used[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[30]\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[30], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]~1\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|out_data[0]~0\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|out_data[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_017|clock_xer|take_in_data, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[26]\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[26], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[26]\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[26], uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src2_hi[3]~8\, u0|nios2_qsys_0|R_src2_hi[3]~8, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Equal2~4\, u0|nios2_qsys_0|Equal2~4, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0\, u0|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Equal2~2\, u0|nios2_qsys_0|Equal2~2, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Equal2~3\, u0|nios2_qsys_0|Equal2~3, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_ctrl_unsigned_lo_imm16\, u0|nios2_qsys_0|D_ctrl_unsigned_lo_imm16, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_ctrl_unsigned_lo_imm16\, u0|nios2_qsys_0|R_ctrl_unsigned_lo_imm16, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src2_hi~1\, u0|nios2_qsys_0|R_src2_hi~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[19]\, u0|nios2_qsys_0|E_src2[19], uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc_no_crst_nxt[18]~7\, u0|nios2_qsys_0|F_pc_no_crst_nxt[18]~7, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc[18]\, u0|nios2_qsys_0|F_pc[18], uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add0~41\, u0|nios2_qsys_0|Add0~41, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add0~37\, u0|nios2_qsys_0|Add0~37, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc_no_crst_nxt[17]~9\, u0|nios2_qsys_0|F_pc_no_crst_nxt[17]~9, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc[17]~DUPLICATE\, u0|nios2_qsys_0|F_pc[17]~DUPLICATE, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add0~29\, u0|nios2_qsys_0|Add0~29, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src2_hi[5]~6\, u0|nios2_qsys_0|R_src2_hi[5]~6, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[21]\, u0|nios2_qsys_0|E_src2[21], uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src2_hi[4]~7\, u0|nios2_qsys_0|R_src2_hi[4]~7, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[20]\, u0|nios2_qsys_0|E_src2[20], uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src2_hi[0]~12\, u0|nios2_qsys_0|R_src2_hi[0]~12, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[16]\, u0|nios2_qsys_0|E_src2[16], uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src2_hi[10]~0\, u0|nios2_qsys_0|R_src2_hi[10]~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[26]\, u0|nios2_qsys_0|E_src2[26], uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_alu_result[27]~DUPLICATE\, u0|nios2_qsys_0|W_alu_result[27]~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[27]\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[27], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[27]\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[27], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[28]~feeder\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[28]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[28]\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[28], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[28]\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[28], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[30]\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[30], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[30]~feeder\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[30]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[30]\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[30], uartsw, 1
instance = comp, \u0|nios2_qsys_0|nios_hps_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\, u0|nios2_qsys_0|nios_hps_system_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src1[31]~29\, u0|nios2_qsys_0|R_src1[31]~29, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src1[31]\, u0|nios2_qsys_0|E_src1[31], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result[31]~DUPLICATE\, u0|nios2_qsys_0|E_shift_rot_result[31]~DUPLICATE, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src2_hi[15]~14\, u0|nios2_qsys_0|R_src2_hi[15]~14, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[31]\, u0|nios2_qsys_0|E_src2[31], uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src2_hi[14]~15\, u0|nios2_qsys_0|R_src2_hi[14]~15, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[30]\, u0|nios2_qsys_0|E_src2[30], uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src1[30]~30\, u0|nios2_qsys_0|R_src1[30]~30, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src1[30]\, u0|nios2_qsys_0|E_src1[30], uartsw, 1
instance = comp, \u0|nios2_qsys_0|nios_hps_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\, u0|nios2_qsys_0|nios_hps_system_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src2_hi[13]~16\, u0|nios2_qsys_0|R_src2_hi[13]~16, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[29]\, u0|nios2_qsys_0|E_src2[29], uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src1[28]~28\, u0|nios2_qsys_0|R_src1[28]~28, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src1[28]\, u0|nios2_qsys_0|E_src1[28], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[18]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[18]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[18]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[18], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[18]\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[18], uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_iw[18]~18\, u0|nios2_qsys_0|F_iw[18]~18, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_iw[18]\, u0|nios2_qsys_0|D_iw[18], uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src2_hi[12]~13\, u0|nios2_qsys_0|R_src2_hi[12]~13, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[28]\, u0|nios2_qsys_0|E_src2[28], uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src2_hi[11]~2\, u0|nios2_qsys_0|R_src2_hi[11]~2, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[27]\, u0|nios2_qsys_0|E_src2[27], uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src2_hi[6]~5\, u0|nios2_qsys_0|R_src2_hi[6]~5, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[22]\, u0|nios2_qsys_0|E_src2[22], uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add2~53\, u0|nios2_qsys_0|Add2~53, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add2~49\, u0|nios2_qsys_0|Add2~49, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add0~61\, u0|nios2_qsys_0|Add0~61, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add0~53\, u0|nios2_qsys_0|Add0~53, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc_no_crst_nxt[20]~13\, u0|nios2_qsys_0|F_pc_no_crst_nxt[20]~13, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc[20]\, u0|nios2_qsys_0|F_pc[20], uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add0~9\, u0|nios2_qsys_0|Add0~9, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src1[23]~13\, u0|nios2_qsys_0|R_src1[23]~13, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src1[23]\, u0|nios2_qsys_0|E_src1[23], uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src2_hi[7]~4\, u0|nios2_qsys_0|R_src2_hi[7]~4, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[23]\, u0|nios2_qsys_0|E_src2[23], uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add2~45\, u0|nios2_qsys_0|Add2~45, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc_no_crst_nxt[21]~2\, u0|nios2_qsys_0|F_pc_no_crst_nxt[21]~2, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc[21]\, u0|nios2_qsys_0|F_pc[21], uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add0~5\, u0|nios2_qsys_0|Add0~5, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src1[24]~12\, u0|nios2_qsys_0|R_src1[24]~12, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src1[24]\, u0|nios2_qsys_0|E_src1[24], uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src2_hi[8]~3\, u0|nios2_qsys_0|R_src2_hi[8]~3, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[24]\, u0|nios2_qsys_0|E_src2[24], uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add2~41\, u0|nios2_qsys_0|Add2~41, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add2~65\, u0|nios2_qsys_0|Add2~65, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add2~33\, u0|nios2_qsys_0|Add2~33, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add2~37\, u0|nios2_qsys_0|Add2~37, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc_no_crst_nxt[25]~3\, u0|nios2_qsys_0|F_pc_no_crst_nxt[25]~3, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc[25]\, u0|nios2_qsys_0|F_pc[25], uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_ctrl_break~1\, u0|nios2_qsys_0|D_ctrl_break~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_ctrl_break\, u0|nios2_qsys_0|R_ctrl_break, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add0~1\, u0|nios2_qsys_0|Add0~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add0~25\, u0|nios2_qsys_0|Add0~25, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc_no_crst_nxt[24]~6\, u0|nios2_qsys_0|F_pc_no_crst_nxt[24]~6, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc[24]\, u0|nios2_qsys_0|F_pc[24], uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add0~13\, u0|nios2_qsys_0|Add0~13, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src1[27]~11\, u0|nios2_qsys_0|R_src1[27]~11, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src1[27]\, u0|nios2_qsys_0|E_src1[27], uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add2~133\, u0|nios2_qsys_0|Add2~133, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add2~129\, u0|nios2_qsys_0|Add2~129, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add2~125\, u0|nios2_qsys_0|Add2~125, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add2~121\, u0|nios2_qsys_0|Add2~121, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_logic_result[31]~27\, u0|nios2_qsys_0|E_logic_result[31]~27, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_alu_result[31]~30\, u0|nios2_qsys_0|E_alu_result[31]~30, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_alu_result[31]\, u0|nios2_qsys_0|W_alu_result[31], uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_rf_wr_data[31]~28\, u0|nios2_qsys_0|W_rf_wr_data[31]~28, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_st_data[30]~6\, u0|nios2_qsys_0|E_st_data[30]~6, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[30]\, u0|nios2_qsys_0|d_writedata[30], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[30]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[30], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[30]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[30], uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[30]\, u0|nios_header_conn|data_out[30], uartsw, 1
instance = comp, \u0|nios_header_conn|read_mux_out[30]\, u0|nios_header_conn|read_mux_out[30], uartsw, 1
instance = comp, \u0|nios_header_conn|readdata[30]\, u0|nios_header_conn|readdata[30], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[30]~feeder\, u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[30]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[30]\, u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[30], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[30]~feeder\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[30]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][30]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][30], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~29\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~29, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][30]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][30], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[30]\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[30], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[30]\, u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[30], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~12\, u0|mm_interconnect_0|rsp_mux|src_payload~12, uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~13\, u0|mm_interconnect_0|rsp_mux|src_payload~13, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_logic_result[0]~30\, u0|nios2_qsys_0|E_logic_result[0]~30, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_alu_result[0]~27\, u0|nios2_qsys_0|E_alu_result[0]~27, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_alu_result[0]\, u0|nios2_qsys_0|W_alu_result[0], uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_rshift8~0\, u0|nios2_qsys_0|av_ld_rshift8~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte3_data[6]~DUPLICATE\, u0|nios2_qsys_0|av_ld_byte3_data[6]~DUPLICATE, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_logic_result[30]~28\, u0|nios2_qsys_0|E_logic_result[30]~28, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result[30]~DUPLICATE\, u0|nios2_qsys_0|E_shift_rot_result[30]~DUPLICATE, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_alu_result[30]~31\, u0|nios2_qsys_0|E_alu_result[30]~31, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_alu_result[30]\, u0|nios2_qsys_0|W_alu_result[30], uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_rf_wr_data[30]~29\, u0|nios2_qsys_0|W_rf_wr_data[30]~29, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src1[29]~31\, u0|nios2_qsys_0|R_src1[29]~31, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src1[29]\, u0|nios2_qsys_0|E_src1[29], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_logic_result[29]~29\, u0|nios2_qsys_0|E_logic_result[29]~29, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_alu_result[29]~32\, u0|nios2_qsys_0|E_alu_result[29]~32, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_alu_result[29]\, u0|nios2_qsys_0|W_alu_result[29], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_st_data[29]~5\, u0|nios2_qsys_0|E_st_data[29]~5, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[29]\, u0|nios2_qsys_0|d_writedata[29], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[29]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[29], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[29]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[29], uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[29]~feeder\, u0|nios_header_conn|data_out[29]~feeder, uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[29]\, u0|nios_header_conn|data_out[29], uartsw, 1
instance = comp, \u0|nios_header_conn|read_mux_out[29]\, u0|nios_header_conn|read_mux_out[29], uartsw, 1
instance = comp, \u0|nios_header_conn|readdata[29]\, u0|nios_header_conn|readdata[29], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[29]\, u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[29], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[29]~feeder\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[29]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][29]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][29], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~30\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~30, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][29]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][29], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[29]\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[29], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[29]\, u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[29], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~14\, u0|mm_interconnect_0|rsp_mux|src_payload~14, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte3_data[5]\, u0|nios2_qsys_0|av_ld_byte3_data[5], uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_rf_wr_data[29]~30\, u0|nios2_qsys_0|W_rf_wr_data[29]~30, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_st_data[28]~4\, u0|nios2_qsys_0|E_st_data[28]~4, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[28]\, u0|nios2_qsys_0|d_writedata[28], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[28]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[28]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[28]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[28], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[28]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[28]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[28]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[28], uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[28]~feeder\, u0|nios_header_conn|data_out[28]~feeder, uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[28]\, u0|nios_header_conn|data_out[28], uartsw, 1
instance = comp, \u0|nios_header_conn|read_mux_out[28]\, u0|nios_header_conn|read_mux_out[28], uartsw, 1
instance = comp, \u0|nios_header_conn|readdata[28]\, u0|nios_header_conn|readdata[28], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[28]~feeder\, u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[28]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[28]\, u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[28], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[28]~feeder\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[28]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][28]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][28], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~31\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~31, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][28]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][28], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[28]\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[28], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[28]\, u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[28], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~15\, u0|mm_interconnect_0|rsp_mux|src_payload~15, uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~16\, u0|mm_interconnect_0|rsp_mux|src_payload~16, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte3_data[4]~DUPLICATE\, u0|nios2_qsys_0|av_ld_byte3_data[4]~DUPLICATE, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_logic_result[28]~26\, u0|nios2_qsys_0|E_logic_result[28]~26, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_alu_result[28]~29\, u0|nios2_qsys_0|E_alu_result[28]~29, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_alu_result[28]\, u0|nios2_qsys_0|W_alu_result[28], uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_rf_wr_data[28]~27\, u0|nios2_qsys_0|W_rf_wr_data[28]~27, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_st_data[27]~3\, u0|nios2_qsys_0|E_st_data[27]~3, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[27]\, u0|nios2_qsys_0|d_writedata[27], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[27]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[27]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[27]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[27], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[27]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[27]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[27]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[27], uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[27]\, u0|nios_header_conn|data_out[27], uartsw, 1
instance = comp, \u0|nios_header_conn|read_mux_out[27]\, u0|nios_header_conn|read_mux_out[27], uartsw, 1
instance = comp, \u0|nios_header_conn|readdata[27]\, u0|nios_header_conn|readdata[27], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[27]~DUPLICATE\, u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[27]~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[27]~feeder\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[27]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[27]\, u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[27], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][27]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][27], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~9\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~9, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][27]~feeder\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][27]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][27]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][27], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[27]\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[27], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[27]\, u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[27], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~3\, u0|mm_interconnect_0|rsp_mux|src_payload~3, uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~4\, u0|mm_interconnect_0|rsp_mux|src_payload~4, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte3_data[3]~DUPLICATE\, u0|nios2_qsys_0|av_ld_byte3_data[3]~DUPLICATE, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_rf_wr_data[27]~9\, u0|nios2_qsys_0|W_rf_wr_data[27]~9, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src1[26]~10\, u0|nios2_qsys_0|R_src1[26]~10, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src1[26]\, u0|nios2_qsys_0|E_src1[26], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_logic_result[26]~8\, u0|nios2_qsys_0|E_logic_result[26]~8, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_alu_result[26]~9\, u0|nios2_qsys_0|E_alu_result[26]~9, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_alu_result[26]~DUPLICATE\, u0|nios2_qsys_0|W_alu_result[26]~DUPLICATE, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_rf_wr_data[26]~8\, u0|nios2_qsys_0|W_rf_wr_data[26]~8, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src2_hi[9]~9\, u0|nios2_qsys_0|R_src2_hi[9]~9, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[25]\, u0|nios2_qsys_0|E_src2[25], uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc_no_crst_nxt[23]~0\, u0|nios2_qsys_0|F_pc_no_crst_nxt[23]~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc[23]\, u0|nios2_qsys_0|F_pc[23], uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src1[25]~18\, u0|nios2_qsys_0|R_src1[25]~18, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src1[25]\, u0|nios2_qsys_0|E_src1[25], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_logic_result[25]~16\, u0|nios2_qsys_0|E_logic_result[25]~16, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_alu_result[25]~17\, u0|nios2_qsys_0|E_alu_result[25]~17, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_alu_result[25]\, u0|nios2_qsys_0|W_alu_result[25], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[25]\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[25], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[25]\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[25], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[25]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[25]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~27\, u0|mm_interconnect_0|cmd_mux_003|src_payload~27, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[24]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[24], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[24]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[24], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~26\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~26, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_st_data[25]~1\, u0|nios2_qsys_0|E_st_data[25]~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[25]~DUPLICATE\, u0|nios2_qsys_0|d_writedata[25]~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~26\, u0|mm_interconnect_0|cmd_mux_003|src_payload~26, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[25]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[25], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~25\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~25, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~25\, u0|mm_interconnect_0|cmd_mux_003|src_payload~25, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[26]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[26], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonAReg[3]~DUPLICATE\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonAReg[3]~DUPLICATE, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg~6\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg~6, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg~7\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg~7, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[26]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[26], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~24\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~24, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~24\, u0|mm_interconnect_0|cmd_mux_003|src_payload~24, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[27]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[27], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~23\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~23, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~23\, u0|mm_interconnect_0|cmd_mux_003|src_payload~23, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[28]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[28], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~22\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~22, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg~19\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg~19, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[29]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[29], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~29\, u0|mm_interconnect_0|cmd_mux_003|src_payload~29, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[29]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[29], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~28\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~28, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~21\, u0|mm_interconnect_0|cmd_mux_003|src_payload~21, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[30]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[30], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~20\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~20, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[31]~DUPLICATE\, u0|nios2_qsys_0|d_writedata[31]~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~22\, u0|mm_interconnect_0|cmd_mux_003|src_payload~22, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[31]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[31], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~21\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~21, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_mem_byte_en[3]~2\, u0|nios2_qsys_0|E_mem_byte_en[3]~2, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_byteenable[3]\, u0|nios2_qsys_0|d_byteenable[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[35]\, u0|mm_interconnect_0|cmd_mux_003|src_data[35], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|byteenable[3]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|byteenable[3], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~3\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~3, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|nios_hps_system_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|nios_hps_system_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[25]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[25], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[25]~feeder\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[25]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[25]\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[25], uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[25]\, u0|nios2_qsys_0|d_writedata[25], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[25]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[25]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[25]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[25], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[25]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[25], uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[25]~feeder\, u0|nios_header_conn|data_out[25]~feeder, uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[25]\, u0|nios_header_conn|data_out[25], uartsw, 1
instance = comp, \u0|nios_header_conn|read_mux_out[25]\, u0|nios_header_conn|read_mux_out[25], uartsw, 1
instance = comp, \u0|nios_header_conn|readdata[25]\, u0|nios_header_conn|readdata[25], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[25]~feeder\, u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[25]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[25]\, u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[25], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[25]~feeder\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[25]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][25]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][25], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~16\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~16, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][25]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][25], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[25]\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[25], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[25]\, u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[25], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~7\, u0|mm_interconnect_0|rsp_mux|src_payload~7, uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~8\, u0|mm_interconnect_0|rsp_mux|src_payload~8, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte3_data[1]\, u0|nios2_qsys_0|av_ld_byte3_data[1], uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_rf_wr_data[25]~16\, u0|nios2_qsys_0|W_rf_wr_data[25]~16, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_st_data[24]~0\, u0|nios2_qsys_0|E_st_data[24]~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[24]\, u0|nios2_qsys_0|d_writedata[24], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[24]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[24]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[24]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[24], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[24]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[24], uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[24]~feeder\, u0|nios_header_conn|data_out[24]~feeder, uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[24]\, u0|nios_header_conn|data_out[24], uartsw, 1
instance = comp, \u0|nios_header_conn|read_mux_out[24]\, u0|nios_header_conn|read_mux_out[24], uartsw, 1
instance = comp, \u0|nios_header_conn|readdata[24]\, u0|nios_header_conn|readdata[24], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[24]~DUPLICATE\, u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[24]~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[24]~feeder\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[24]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][24]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][24], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[24]\, u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[24], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~10\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~10, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][24]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][24], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[24]\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[24], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[24]\, u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[24], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[24]\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[24], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[24]\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[24], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~5\, u0|mm_interconnect_0|rsp_mux|src_payload~5, uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~6\, u0|mm_interconnect_0|rsp_mux|src_payload~6, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte3_data[0]\, u0|nios2_qsys_0|av_ld_byte3_data[0], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_logic_result[24]~10\, u0|nios2_qsys_0|E_logic_result[24]~10, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result[24]~DUPLICATE\, u0|nios2_qsys_0|E_shift_rot_result[24]~DUPLICATE, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_alu_result[24]~11\, u0|nios2_qsys_0|E_alu_result[24]~11, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_alu_result[24]\, u0|nios2_qsys_0|W_alu_result[24], uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_rf_wr_data[24]~10\, u0|nios2_qsys_0|W_rf_wr_data[24]~10, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_st_data[31]~7\, u0|nios2_qsys_0|E_st_data[31]~7, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[31]\, u0|nios2_qsys_0|d_writedata[31], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[31]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[31]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[31]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[31], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[31]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[31]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[31]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[31], uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[31]~feeder\, u0|nios_header_conn|data_out[31]~feeder, uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[31]\, u0|nios_header_conn|data_out[31], uartsw, 1
instance = comp, \u0|nios_header_conn|read_mux_out[31]\, u0|nios_header_conn|read_mux_out[31], uartsw, 1
instance = comp, \u0|nios_header_conn|readdata[31]\, u0|nios_header_conn|readdata[31], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[31]\, u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[31], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[31]~feeder\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[31]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][31]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][31], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~28\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~28, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][31]~feeder\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][31]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][31]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][31], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[31]\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[31], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[31]\, u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[31], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~11\, u0|mm_interconnect_0|rsp_mux|src_payload~11, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte3_data[7]\, u0|nios2_qsys_0|av_ld_byte3_data[7], uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[23]~feeder\, u0|nios2_qsys_0|d_writedata[23]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[23]\, u0|nios2_qsys_0|d_writedata[23], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[23]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[23]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[23]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[23], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[23]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[23]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[23]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[23], uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[23]\, u0|nios_header_conn|data_out[23], uartsw, 1
instance = comp, \u0|nios_header_conn|read_mux_out[23]\, u0|nios_header_conn|read_mux_out[23], uartsw, 1
instance = comp, \u0|nios_header_conn|readdata[23]\, u0|nios_header_conn|readdata[23], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[23]\, u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[23], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[23]~feeder\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[23]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][23]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][23], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~11\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~11, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][23]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][23], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[23]\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[23], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[23]\, u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[23], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[23]~feeder\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[23]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[23]\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[23], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[23]~feeder\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[23]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[23]\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[23], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[23]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[23]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[23]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[23], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[23]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[23]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[23]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[23], uartsw, 1
instance = comp, \u0|nios_7seg|data_out[23]\, u0|nios_7seg|data_out[23], uartsw, 1
instance = comp, \u0|nios_7seg|readdata[23]\, u0|nios_7seg|readdata[23], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[23]\, u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[23], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[23]~feeder\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[23]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][23]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][23], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~8\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~8, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][23]~feeder\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][23]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][23]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][23], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[23]\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[23], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[23]\, u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[23], uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte2_data_nxt[7]~0\, u0|nios2_qsys_0|av_ld_byte2_data_nxt[7]~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte2_data_nxt[7]~1\, u0|nios2_qsys_0|av_ld_byte2_data_nxt[7]~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte2_data_nxt[7]~2\, u0|nios2_qsys_0|av_ld_byte2_data_nxt[7]~2, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte2_data[7]\, u0|nios2_qsys_0|av_ld_byte2_data[7], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_logic_result[23]~11\, u0|nios2_qsys_0|E_logic_result[23]~11, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_alu_result[23]~12\, u0|nios2_qsys_0|E_alu_result[23]~12, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_alu_result[23]\, u0|nios2_qsys_0|W_alu_result[23], uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_rf_wr_data[23]~11\, u0|nios2_qsys_0|W_rf_wr_data[23]~11, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src1[22]~14\, u0|nios2_qsys_0|R_src1[22]~14, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src1[22]\, u0|nios2_qsys_0|E_src1[22], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result[22]~DUPLICATE\, u0|nios2_qsys_0|E_shift_rot_result[22]~DUPLICATE, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_logic_result[22]~12\, u0|nios2_qsys_0|E_logic_result[22]~12, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_alu_result[22]~13\, u0|nios2_qsys_0|E_alu_result[22]~13, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_alu_result[22]~DUPLICATE\, u0|nios2_qsys_0|W_alu_result[22]~DUPLICATE, uartsw, 1
instance = comp, \u0|jtag_uart_0|always2~0\, u0|jtag_uart_0|always2~0, uartsw, 1
instance = comp, \u0|jtag_uart_0|fifo_wr~0\, u0|jtag_uart_0|fifo_wr~0, uartsw, 1
instance = comp, \u0|jtag_uart_0|fifo_wr\, u0|jtag_uart_0|fifo_wr, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|read~DUPLICATE\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|read~DUPLICATE, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|read~0\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|read~0, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|read\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|read, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|read1\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|read1, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|read2\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|read2, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE, uartsw, 1
instance = comp, \u0|jtag_uart_0|r_val~0\, u0|jtag_uart_0|r_val~0, uartsw, 1
instance = comp, \u0|jtag_uart_0|r_val\, u0|jtag_uart_0|r_val, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|r_ena1\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|r_ena1, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0], uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[2]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[3]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[6]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[7]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7], uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9], uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|read_req\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|read_req, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|state~0\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|state~0, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|count[0]\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|count[0], uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift~4\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift~4, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8], uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7], uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6], uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5], uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4], uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3], uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2], uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1], uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|rvalid\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|rvalid, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0], uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|rvalid0\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|rvalid0, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE, uartsw, 1
instance = comp, \u0|jtag_uart_0|Add1~25\, u0|jtag_uart_0|Add1~25, uartsw, 1
instance = comp, \u0|jtag_uart_0|Add1~21\, u0|jtag_uart_0|Add1~21, uartsw, 1
instance = comp, \u0|jtag_uart_0|Add1~17\, u0|jtag_uart_0|Add1~17, uartsw, 1
instance = comp, \u0|jtag_uart_0|Add1~13\, u0|jtag_uart_0|Add1~13, uartsw, 1
instance = comp, \u0|jtag_uart_0|Add1~9\, u0|jtag_uart_0|Add1~9, uartsw, 1
instance = comp, \u0|jtag_uart_0|Add1~5\, u0|jtag_uart_0|Add1~5, uartsw, 1
instance = comp, \u0|jtag_uart_0|Add1~1\, u0|jtag_uart_0|Add1~1, uartsw, 1
instance = comp, \u0|jtag_uart_0|read_0\, u0|jtag_uart_0|read_0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[22]~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[22]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][22]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][22], uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~8\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~8, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][22]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][22], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[22]\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[22], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[22]~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[22]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[22]\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[22], uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[22]~feeder\, u0|nios2_qsys_0|d_writedata[22]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[22]\, u0|nios2_qsys_0|d_writedata[22], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[22]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[22], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[22]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[22]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[22]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[22], uartsw, 1
instance = comp, \u0|nios_7seg|data_out[22]\, u0|nios_7seg|data_out[22], uartsw, 1
instance = comp, \u0|nios_7seg|readdata[22]\, u0|nios_7seg|readdata[22], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[22]\, u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[22], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[22]~feeder\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[22]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][22]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][22], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~9\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~9, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][22]~feeder\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][22]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][22]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][22], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[22]\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[22], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[22]\, u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[22], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[22]\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[22], uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte2_data_nxt[6]~3\, u0|nios2_qsys_0|av_ld_byte2_data_nxt[6]~3, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[22]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[22]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[22]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[22], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[22]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[22], uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[22]\, u0|nios_header_conn|data_out[22], uartsw, 1
instance = comp, \u0|nios_header_conn|read_mux_out[22]\, u0|nios_header_conn|read_mux_out[22], uartsw, 1
instance = comp, \u0|nios_header_conn|readdata[22]\, u0|nios_header_conn|readdata[22], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[22]\, u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[22], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[22]~feeder\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[22]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][22]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][22], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~12\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~12, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][22]~feeder\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][22]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][22]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][22], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[22]\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[22], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[22]\, u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[22], uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte2_data_nxt[6]~4\, u0|nios2_qsys_0|av_ld_byte2_data_nxt[6]~4, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte3_data[6]\, u0|nios2_qsys_0|av_ld_byte3_data[6], uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte2_data_nxt[6]~5\, u0|nios2_qsys_0|av_ld_byte2_data_nxt[6]~5, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte2_data[6]\, u0|nios2_qsys_0|av_ld_byte2_data[6], uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_rf_wr_data[22]~12\, u0|nios2_qsys_0|W_rf_wr_data[22]~12, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src1[16]~21\, u0|nios2_qsys_0|R_src1[16]~21, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src1[16]\, u0|nios2_qsys_0|E_src1[16], uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add2~21\, u0|nios2_qsys_0|Add2~21, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add2~77\, u0|nios2_qsys_0|Add2~77, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add2~73\, u0|nios2_qsys_0|Add2~73, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add2~69\, u0|nios2_qsys_0|Add2~69, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add2~61\, u0|nios2_qsys_0|Add2~61, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add2~57\, u0|nios2_qsys_0|Add2~57, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc_no_crst_nxt[19]~15\, u0|nios2_qsys_0|F_pc_no_crst_nxt[19]~15, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc[19]\, u0|nios2_qsys_0|F_pc[19], uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src1[21]~15\, u0|nios2_qsys_0|R_src1[21]~15, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src1[21]\, u0|nios2_qsys_0|E_src1[21], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_logic_result[21]~13\, u0|nios2_qsys_0|E_logic_result[21]~13, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result[21]~DUPLICATE\, u0|nios2_qsys_0|E_shift_rot_result[21]~DUPLICATE, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_alu_result[21]~14\, u0|nios2_qsys_0|E_alu_result[21]~14, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_alu_result[21]\, u0|nios2_qsys_0|W_alu_result[21], uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_rf_wr_data[21]~13\, u0|nios2_qsys_0|W_rf_wr_data[21]~13, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src1[20]~16\, u0|nios2_qsys_0|R_src1[20]~16, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src1[20]\, u0|nios2_qsys_0|E_src1[20], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_logic_result[20]~14\, u0|nios2_qsys_0|E_logic_result[20]~14, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_alu_result[20]~15\, u0|nios2_qsys_0|E_alu_result[20]~15, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_alu_result[20]\, u0|nios2_qsys_0|W_alu_result[20], uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_rf_wr_data[20]~14\, u0|nios2_qsys_0|W_rf_wr_data[20]~14, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src1[19]~17\, u0|nios2_qsys_0|R_src1[19]~17, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src1[19]\, u0|nios2_qsys_0|E_src1[19], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_logic_result[19]~15\, u0|nios2_qsys_0|E_logic_result[19]~15, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_alu_result[19]~16\, u0|nios2_qsys_0|E_alu_result[19]~16, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_alu_result[19]~DUPLICATE\, u0|nios2_qsys_0|W_alu_result[19]~DUPLICATE, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_rf_wr_data[19]~15\, u0|nios2_qsys_0|W_rf_wr_data[19]~15, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_st_data[26]~2\, u0|nios2_qsys_0|E_st_data[26]~2, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[26]\, u0|nios2_qsys_0|d_writedata[26], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[26]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[26], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[26]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[26], uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[26]\, u0|nios_header_conn|data_out[26], uartsw, 1
instance = comp, \u0|nios_header_conn|read_mux_out[26]\, u0|nios_header_conn|read_mux_out[26], uartsw, 1
instance = comp, \u0|nios_header_conn|readdata[26]\, u0|nios_header_conn|readdata[26], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[26]\, u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[26], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[26]~feeder\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[26]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][26]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][26], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~8\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~8, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][26]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][26], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[26]\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[26], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[26]\, u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[26], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~1\, u0|mm_interconnect_0|rsp_mux|src_payload~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~2\, u0|mm_interconnect_0|rsp_mux|src_payload~2, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte3_data[2]\, u0|nios2_qsys_0|av_ld_byte3_data[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[18]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[18], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[18]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[18]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[18]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[18], uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[18]~feeder\, u0|nios_header_conn|data_out[18]~feeder, uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[18]\, u0|nios_header_conn|data_out[18], uartsw, 1
instance = comp, \u0|nios_header_conn|read_mux_out[18]\, u0|nios_header_conn|read_mux_out[18], uartsw, 1
instance = comp, \u0|nios_header_conn|readdata[18]\, u0|nios_header_conn|readdata[18], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[18]\, u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[18], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[18]~feeder\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[18]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][18]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][18], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~17\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~17, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][18]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][18], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[18]\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[18], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[18]\, u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[18], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[18]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[18]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[18]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[18], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[18]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[18]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[18]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[18], uartsw, 1
instance = comp, \u0|nios_7seg|data_out[18]\, u0|nios_7seg|data_out[18], uartsw, 1
instance = comp, \u0|nios_7seg|readdata[18]\, u0|nios_7seg|readdata[18], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[18]\, u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[18], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[18]~feeder\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[18]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][18]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][18], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~13\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~13, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][18]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][18], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[18]\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[18], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[18]\, u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[18], uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[18]~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[18]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][18]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][18], uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~12\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~12, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][18]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][18]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][18]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][18], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[18]\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[18], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[18]\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[18], uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte2_data_nxt[2]~16\, u0|nios2_qsys_0|av_ld_byte2_data_nxt[2]~16, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte2_data_nxt[2]~17\, u0|nios2_qsys_0|av_ld_byte2_data_nxt[2]~17, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte2_data_nxt[2]~18\, u0|nios2_qsys_0|av_ld_byte2_data_nxt[2]~18, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte2_data[2]~DUPLICATE\, u0|nios2_qsys_0|av_ld_byte2_data[2]~DUPLICATE, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_alu_result[18]~DUPLICATE\, u0|nios2_qsys_0|W_alu_result[18]~DUPLICATE, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_rf_wr_data[18]~17\, u0|nios2_qsys_0|W_rf_wr_data[18]~17, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[19]\, u0|nios2_qsys_0|d_writedata[19], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~17\, u0|mm_interconnect_0|cmd_mux_003|src_payload~17, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[19]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[19], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~16\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~16, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~18\, u0|mm_interconnect_0|cmd_mux_003|src_payload~18, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[20]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[20], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~17\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~17, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~6\, u0|mm_interconnect_0|cmd_mux_003|src_payload~6, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[21]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[21], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[21]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[21]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[21]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[21], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~5\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~5, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~30\, u0|mm_interconnect_0|cmd_mux_003|src_payload~30, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[22]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[22], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[22]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[22], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~29\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~29, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~28\, u0|mm_interconnect_0|cmd_mux_003|src_payload~28, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[23]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[23], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~27\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~27, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[34]\, u0|mm_interconnect_0|cmd_mux_003|src_data[34], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|byteenable[2]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|byteenable[2], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~1\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|nios_hps_system_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|nios_hps_system_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[20]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[20], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[20]\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[20], uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_iw[20]~17\, u0|nios2_qsys_0|F_iw[20]~17, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_iw[20]\, u0|nios2_qsys_0|D_iw[20], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[14]~feeder\, u0|nios2_qsys_0|E_src2[14]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[14]\, u0|nios2_qsys_0|E_src2[14], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[13]~feeder\, u0|nios2_qsys_0|E_src2[13]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[13]\, u0|nios2_qsys_0|E_src2[13], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[12]~feeder\, u0|nios2_qsys_0|E_src2[12]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[12]\, u0|nios2_qsys_0|E_src2[12], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[10]~feeder\, u0|nios2_qsys_0|E_src2[10]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[10]~DUPLICATE\, u0|nios2_qsys_0|E_src2[10]~DUPLICATE, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[9]~feeder\, u0|nios2_qsys_0|E_src2[9]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[9]\, u0|nios2_qsys_0|E_src2[9], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[5]~feeder\, u0|nios2_qsys_0|E_src2[5]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[5]\, u0|nios2_qsys_0|E_src2[5], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[4]~feeder\, u0|nios2_qsys_0|E_src2[4]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[4]\, u0|nios2_qsys_0|E_src2[4], uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add2~118\, u0|nios2_qsys_0|Add2~118, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add2~105\, u0|nios2_qsys_0|Add2~105, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add2~101\, u0|nios2_qsys_0|Add2~101, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add2~109\, u0|nios2_qsys_0|Add2~109, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add2~97\, u0|nios2_qsys_0|Add2~97, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add2~1\, u0|nios2_qsys_0|Add2~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add2~5\, u0|nios2_qsys_0|Add2~5, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add2~9\, u0|nios2_qsys_0|Add2~9, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add2~17\, u0|nios2_qsys_0|Add2~17, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add2~13\, u0|nios2_qsys_0|Add2~13, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add2~93\, u0|nios2_qsys_0|Add2~93, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add2~89\, u0|nios2_qsys_0|Add2~89, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add2~85\, u0|nios2_qsys_0|Add2~85, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc_no_crst_nxt[9]~16\, u0|nios2_qsys_0|F_pc_no_crst_nxt[9]~16, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc[9]\, u0|nios2_qsys_0|F_pc[9], uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add0~101\, u0|nios2_qsys_0|Add0~101, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add0~65\, u0|nios2_qsys_0|Add0~65, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src1[11]~23\, u0|nios2_qsys_0|R_src1[11]~23, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src1[11]\, u0|nios2_qsys_0|E_src1[11], uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add2~81\, u0|nios2_qsys_0|Add2~81, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc_no_crst_nxt[10]~4\, u0|nios2_qsys_0|F_pc_no_crst_nxt[10]~4, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc[10]\, u0|nios2_qsys_0|F_pc[10], uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add0~17\, u0|nios2_qsys_0|Add0~17, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src1[12]~22\, u0|nios2_qsys_0|R_src1[12]~22, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src1[12]\, u0|nios2_qsys_0|E_src1[12], uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add2~29\, u0|nios2_qsys_0|Add2~29, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc_no_crst_nxt[11]~14\, u0|nios2_qsys_0|F_pc_no_crst_nxt[11]~14, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc[11]\, u0|nios2_qsys_0|F_pc[11], uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add0~57\, u0|nios2_qsys_0|Add0~57, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src1[13]~9\, u0|nios2_qsys_0|R_src1[13]~9, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src1[13]\, u0|nios2_qsys_0|E_src1[13], uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add2~25\, u0|nios2_qsys_0|Add2~25, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc_no_crst_nxt[12]~12\, u0|nios2_qsys_0|F_pc_no_crst_nxt[12]~12, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc[12]\, u0|nios2_qsys_0|F_pc[12], uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add0~49\, u0|nios2_qsys_0|Add0~49, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src1[14]~8\, u0|nios2_qsys_0|R_src1[14]~8, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src1[14]\, u0|nios2_qsys_0|E_src1[14], uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add0~21\, u0|nios2_qsys_0|Add0~21, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc_no_crst_nxt[13]~5\, u0|nios2_qsys_0|F_pc_no_crst_nxt[13]~5, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc[13]\, u0|nios2_qsys_0|F_pc[13], uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add0~33\, u0|nios2_qsys_0|Add0~33, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc_no_crst_nxt[14]~8\, u0|nios2_qsys_0|F_pc_no_crst_nxt[14]~8, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc[14]\, u0|nios2_qsys_0|F_pc[14], uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add0~45\, u0|nios2_qsys_0|Add0~45, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src1[17]~20\, u0|nios2_qsys_0|R_src1[17]~20, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src1[17]\, u0|nios2_qsys_0|E_src1[17], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_logic_result[17]~18\, u0|nios2_qsys_0|E_logic_result[17]~18, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_alu_result[17]~19\, u0|nios2_qsys_0|E_alu_result[17]~19, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_alu_result[17]~DUPLICATE\, u0|nios2_qsys_0|W_alu_result[17]~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[17]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[17], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[17]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[17], uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[17]~feeder\, u0|nios_header_conn|data_out[17]~feeder, uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[17]\, u0|nios_header_conn|data_out[17], uartsw, 1
instance = comp, \u0|nios_header_conn|read_mux_out[17]\, u0|nios_header_conn|read_mux_out[17], uartsw, 1
instance = comp, \u0|nios_header_conn|readdata[17]\, u0|nios_header_conn|readdata[17], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[17]\, u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[17], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[17]~feeder\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[17]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][17]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][17], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~18\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~18, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][17]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][17], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[17]\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[17], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[17]~feeder\, u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[17]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[17]\, u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[17], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[17]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[17]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[17]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[17], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[17]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[17], uartsw, 1
instance = comp, \u0|nios_7seg|data_out[17]\, u0|nios_7seg|data_out[17], uartsw, 1
instance = comp, \u0|nios_7seg|readdata[17]\, u0|nios_7seg|readdata[17], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[17]\, u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[17], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[17]~feeder\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[17]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][17]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][17], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~14\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~14, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][17]~feeder\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][17]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][17]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][17], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[17]\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[17], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[17]\, u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[17], uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[17]~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[17]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][17]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][17], uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~13\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~13, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][17]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][17], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[17]\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[17], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[17]~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[17]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[17]\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[17], uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte2_data_nxt[1]~19\, u0|nios2_qsys_0|av_ld_byte2_data_nxt[1]~19, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte2_data_nxt[1]~20\, u0|nios2_qsys_0|av_ld_byte2_data_nxt[1]~20, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte2_data_nxt[1]~21\, u0|nios2_qsys_0|av_ld_byte2_data_nxt[1]~21, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte2_data[1]~DUPLICATE\, u0|nios2_qsys_0|av_ld_byte2_data[1]~DUPLICATE, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_rf_wr_data[17]~18\, u0|nios2_qsys_0|W_rf_wr_data[17]~18, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[17]\, u0|nios2_qsys_0|d_writedata[17], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~20\, u0|mm_interconnect_0|cmd_mux_003|src_payload~20, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[17]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[17], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~19\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~19, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[16]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[16], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[16]\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[16], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[16]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[16]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[16]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[16], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[16]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[16]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[16]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[16], uartsw, 1
instance = comp, \u0|nios_7seg|data_out[16]\, u0|nios_7seg|data_out[16], uartsw, 1
instance = comp, \u0|nios_7seg|readdata[16]\, u0|nios_7seg|readdata[16], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[16]\, u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[16], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[16]~feeder\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[16]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][16]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][16], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~15\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~15, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][16]~feeder\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][16]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][16]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][16], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[16]\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[16], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[16]~feeder\, u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[16]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[16]\, u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[16], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[16]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[16]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[16]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[16], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[16]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[16], uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[16]~feeder\, u0|nios_header_conn|data_out[16]~feeder, uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[16]\, u0|nios_header_conn|data_out[16], uartsw, 1
instance = comp, \u0|nios_header_conn|read_mux_out[16]\, u0|nios_header_conn|read_mux_out[16], uartsw, 1
instance = comp, \u0|nios_header_conn|readdata[16]\, u0|nios_header_conn|readdata[16], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[16]~feeder\, u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[16]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[16]\, u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[16], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[16]~feeder\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[16]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][16]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][16], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~19\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~19, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][16]~feeder\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][16]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][16]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][16], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[16]\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[16], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[16]\, u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[16], uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte2_data_nxt[0]~23\, u0|nios2_qsys_0|av_ld_byte2_data_nxt[0]~23, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[16]~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[16]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][16]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][16], uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~14\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~14, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][16]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][16]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][16]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][16], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[16]\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[16], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[16]\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[16], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[16]\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[16], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[16]\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[16], uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte2_data_nxt[0]~22\, u0|nios2_qsys_0|av_ld_byte2_data_nxt[0]~22, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte2_data_nxt[0]~24\, u0|nios2_qsys_0|av_ld_byte2_data_nxt[0]~24, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte2_data_nxt[0]~25\, u0|nios2_qsys_0|av_ld_byte2_data_nxt[0]~25, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte2_data[0]\, u0|nios2_qsys_0|av_ld_byte2_data[0], uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_rf_wr_data[16]~19\, u0|nios2_qsys_0|W_rf_wr_data[16]~19, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[16]\, u0|nios2_qsys_0|d_writedata[16], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~10\, u0|mm_interconnect_0|cmd_mux_003|src_payload~10, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[16]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[16], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~9\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~9, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[19]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[19], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[19]~feeder\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[19]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[19]\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[19], uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_iw[19]~16\, u0|nios2_qsys_0|F_iw[19]~16, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_iw[19]\, u0|nios2_qsys_0|D_iw[19], uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src1[15]~7\, u0|nios2_qsys_0|R_src1[15]~7, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src1[15]\, u0|nios2_qsys_0|E_src1[15], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result[15]~DUPLICATE\, u0|nios2_qsys_0|E_shift_rot_result[15]~DUPLICATE, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_logic_result[15]~5\, u0|nios2_qsys_0|E_logic_result[15]~5, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_alu_result[15]~6\, u0|nios2_qsys_0|E_alu_result[15]~6, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_alu_result[15]~DUPLICATE\, u0|nios2_qsys_0|W_alu_result[15]~DUPLICATE, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_rf_wr_data[15]~5\, u0|nios2_qsys_0|W_rf_wr_data[15]~5, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[14]\, u0|nios2_qsys_0|d_writedata[14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[14]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[14]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[14]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[14]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[14], uartsw, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[14]~feeder\, u0|spi_0|endofpacketvalue_reg[14]~feeder, uartsw, 1
instance = comp, \u0|spi_0|p1_wr_strobe~0\, u0|spi_0|p1_wr_strobe~0, uartsw, 1
instance = comp, \u0|spi_0|wr_strobe\, u0|spi_0|wr_strobe, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[39]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[39], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[39]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[39], uartsw, 1
instance = comp, \u0|spi_0|endofpacketvalue_wr_strobe\, u0|spi_0|endofpacketvalue_wr_strobe, uartsw, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[14]\, u0|spi_0|endofpacketvalue_reg[14], uartsw, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[14]~feeder\, u0|spi_0|spi_slave_select_holding_reg[14]~feeder, uartsw, 1
instance = comp, \u0|spi_0|slaveselect_wr_strobe\, u0|spi_0|slaveselect_wr_strobe, uartsw, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[14]\, u0|spi_0|spi_slave_select_holding_reg[14], uartsw, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[14]~feeder\, u0|spi_0|spi_slave_select_reg[14]~feeder, uartsw, 1
instance = comp, \u0|spi_0|TRDY~0\, u0|spi_0|TRDY~0, uartsw, 1
instance = comp, \u0|spi_0|p1_data_wr_strobe~0\, u0|spi_0|p1_data_wr_strobe~0, uartsw, 1
instance = comp, \u0|spi_0|p1_data_wr_strobe\, u0|spi_0|p1_data_wr_strobe, uartsw, 1
instance = comp, \u0|spi_0|data_wr_strobe\, u0|spi_0|data_wr_strobe, uartsw, 1
instance = comp, \u0|spi_0|tx_holding_primed~0\, u0|spi_0|tx_holding_primed~0, uartsw, 1
instance = comp, \u0|spi_0|tx_holding_primed\, u0|spi_0|tx_holding_primed, uartsw, 1
instance = comp, \u0|spi_0|slowcount[0]~_wirecell\, u0|spi_0|slowcount[0]~_wirecell, uartsw, 1
instance = comp, \u0|spi_0|transmitting~DUPLICATE\, u0|spi_0|transmitting~DUPLICATE, uartsw, 1
instance = comp, \u0|spi_0|Add0~25\, u0|spi_0|Add0~25, uartsw, 1
instance = comp, \u0|spi_0|slowcount[1]\, u0|spi_0|slowcount[1], uartsw, 1
instance = comp, \u0|spi_0|Equal2~1\, u0|spi_0|Equal2~1, uartsw, 1
instance = comp, \u0|spi_0|Add0~1\, u0|spi_0|Add0~1, uartsw, 1
instance = comp, \u0|spi_0|Add0~21\, u0|spi_0|Add0~21, uartsw, 1
instance = comp, \u0|spi_0|slowcount[3]\, u0|spi_0|slowcount[3], uartsw, 1
instance = comp, \u0|spi_0|Add0~17\, u0|spi_0|Add0~17, uartsw, 1
instance = comp, \u0|spi_0|slowcount[4]\, u0|spi_0|slowcount[4], uartsw, 1
instance = comp, \u0|spi_0|Add0~13\, u0|spi_0|Add0~13, uartsw, 1
instance = comp, \u0|spi_0|slowcount[5]\, u0|spi_0|slowcount[5], uartsw, 1
instance = comp, \u0|spi_0|Add0~9\, u0|spi_0|Add0~9, uartsw, 1
instance = comp, \u0|spi_0|slowcount[6]\, u0|spi_0|slowcount[6], uartsw, 1
instance = comp, \u0|spi_0|Add0~5\, u0|spi_0|Add0~5, uartsw, 1
instance = comp, \u0|spi_0|slowcount[7]\, u0|spi_0|slowcount[7], uartsw, 1
instance = comp, \u0|spi_0|Equal2~0\, u0|spi_0|Equal2~0, uartsw, 1
instance = comp, \u0|spi_0|p1_slowcount~0\, u0|spi_0|p1_slowcount~0, uartsw, 1
instance = comp, \u0|spi_0|slowcount[0]\, u0|spi_0|slowcount[0], uartsw, 1
instance = comp, \u0|spi_0|slowcount[2]\, u0|spi_0|slowcount[2], uartsw, 1
instance = comp, \u0|spi_0|always11~0\, u0|spi_0|always11~0, uartsw, 1
instance = comp, \u0|spi_0|state[0]~4\, u0|spi_0|state[0]~4, uartsw, 1
instance = comp, \u0|spi_0|state[0]\, u0|spi_0|state[0], uartsw, 1
instance = comp, \u0|spi_0|state[2]~2\, u0|spi_0|state[2]~2, uartsw, 1
instance = comp, \u0|spi_0|state[2]\, u0|spi_0|state[2], uartsw, 1
instance = comp, \u0|spi_0|state[3]~1\, u0|spi_0|state[3]~1, uartsw, 1
instance = comp, \u0|spi_0|state[3]\, u0|spi_0|state[3], uartsw, 1
instance = comp, \u0|spi_0|state~0\, u0|spi_0|state~0, uartsw, 1
instance = comp, \u0|spi_0|state[4]\, u0|spi_0|state[4], uartsw, 1
instance = comp, \u0|spi_0|state~3\, u0|spi_0|state~3, uartsw, 1
instance = comp, \u0|spi_0|state[1]\, u0|spi_0|state[1], uartsw, 1
instance = comp, \u0|spi_0|Equal9~0\, u0|spi_0|Equal9~0, uartsw, 1
instance = comp, \u0|spi_0|rx_holding_reg[0]~0\, u0|spi_0|rx_holding_reg[0]~0, uartsw, 1
instance = comp, \u0|spi_0|transmitting~0\, u0|spi_0|transmitting~0, uartsw, 1
instance = comp, \u0|spi_0|transmitting\, u0|spi_0|transmitting, uartsw, 1
instance = comp, \u0|spi_0|control_wr_strobe\, u0|spi_0|control_wr_strobe, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[10]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[10]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[10], uartsw, 1
instance = comp, \u0|spi_0|SSO_reg\, u0|spi_0|SSO_reg, uartsw, 1
instance = comp, \u0|spi_0|always6~0\, u0|spi_0|always6~0, uartsw, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[14]\, u0|spi_0|spi_slave_select_reg[14], uartsw, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[14]~11\, u0|spi_0|p1_data_to_cpu[14]~11, uartsw, 1
instance = comp, \u0|spi_0|data_to_cpu[14]\, u0|spi_0|data_to_cpu[14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[14]\, u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[14]~feeder\, u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[14]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem_used[1]~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[1][14]\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[1][14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem~6\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem~6, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|always0~0\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|always0~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][14]\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|always4~0\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|always4~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_031|clock_xer|take_in_data, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[14]\, u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|out_data_buffer[14]~feeder\, u0|mm_interconnect_0|crosser_031|clock_xer|out_data_buffer[14]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|out_data_buffer[14]\, u0|mm_interconnect_0|crosser_031|clock_xer|out_data_buffer[14], uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte1_data_nxt[6]~2\, u0|nios2_qsys_0|av_ld_byte1_data_nxt[6]~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[14]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[14]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[14]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[14]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[14]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[14]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[14], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold[14]\, u0|i2c_0|u_csr|sda_hold[14], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_low[14]~feeder\, u0|i2c_0|u_csr|scl_low[14]~feeder, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_low[14]\, u0|i2c_0|u_csr|scl_low[14], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_high[14]\, u0|i2c_0|u_csr|scl_high[14], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[14]\, u0|i2c_0|u_csr|readdata_nxt[14], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata_dly2[14]\, u0|i2c_0|u_csr|readdata_dly2[14], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata[14]~6\, u0|i2c_0|u_csr|readdata[14]~6, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[14]~feeder\, u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[14]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[2][14]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[2][14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem~6\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem~6, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][14]~feeder\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][14]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][14]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[0][14]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[0][14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[14]\, u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[14]\, u0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[14], uartsw, 1
instance = comp, \u0|jtag_uart_0|woverflow~0\, u0|jtag_uart_0|woverflow~0, uartsw, 1
instance = comp, \u0|jtag_uart_0|woverflow\, u0|jtag_uart_0|woverflow, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[14]~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[14]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][14]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~6\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~6, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][14]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[14]\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[14]\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~52\, u0|mm_interconnect_0|rsp_mux|src_data[14]~52, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[14]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[14]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[14]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[14]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[14]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[14]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[14], uartsw, 1
instance = comp, \u0|timer_0|period_h_register[14]~feeder\, u0|timer_0|period_h_register[14]~feeder, uartsw, 1
instance = comp, \u0|timer_0|period_h_register[14]\, u0|timer_0|period_h_register[14], uartsw, 1
instance = comp, \u0|timer_0|period_l_register[14]~3\, u0|timer_0|period_l_register[14]~3, uartsw, 1
instance = comp, \u0|timer_0|period_l_register[14]\, u0|timer_0|period_l_register[14], uartsw, 1
instance = comp, \u0|timer_0|Add0~29\, u0|timer_0|Add0~29, uartsw, 1
instance = comp, \u0|timer_0|Add0~57\, u0|timer_0|Add0~57, uartsw, 1
instance = comp, \u0|timer_0|internal_counter[30]\, u0|timer_0|internal_counter[30], uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[30]\, u0|timer_0|counter_snapshot[30], uartsw, 1
instance = comp, \u0|timer_0|internal_counter[14]\, u0|timer_0|internal_counter[14], uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[14]~3\, u0|timer_0|counter_snapshot[14]~3, uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[14]\, u0|timer_0|counter_snapshot[14], uartsw, 1
instance = comp, \u0|timer_0|read_mux_out[14]~40\, u0|timer_0|read_mux_out[14]~40, uartsw, 1
instance = comp, \u0|timer_0|readdata[14]\, u0|timer_0|readdata[14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[14]~feeder\, u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[14]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][14]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~6\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~6, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][14]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[14]\, u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|out_data_buffer[14]~feeder\, u0|mm_interconnect_0|crosser_027|clock_xer|out_data_buffer[14]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|out_data_buffer[14]\, u0|mm_interconnect_0|crosser_027|clock_xer|out_data_buffer[14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[14]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[14]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[14], uartsw, 1
instance = comp, \u0|nios_7seg|data_out[14]\, u0|nios_7seg|data_out[14], uartsw, 1
instance = comp, \u0|nios_7seg|readdata[14]\, u0|nios_7seg|readdata[14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[14]\, u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[14]~feeder\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[14]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][14]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~6\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~6, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][14]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[14]\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[14]\, u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~53\, u0|mm_interconnect_0|rsp_mux|src_data[14]~53, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[14]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[14]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[14]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[14]\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[14]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[14]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[14]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[14]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[14], uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[14]~feeder\, u0|nios_header_conn|data_out[14]~feeder, uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[14]\, u0|nios_header_conn|data_out[14], uartsw, 1
instance = comp, \u0|nios_header_conn|read_mux_out[14]\, u0|nios_header_conn|read_mux_out[14], uartsw, 1
instance = comp, \u0|nios_header_conn|readdata[14]\, u0|nios_header_conn|readdata[14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[14]\, u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[14]~feeder\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[14]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][14]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~6\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~6, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][14]~feeder\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][14]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][14]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[14]\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[14]\, u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[14]~feeder\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[14]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[14]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[14]~feeder\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[14]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[14]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[14], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[14]\, u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[14], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data[14]\, u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data[14], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|readdata[14]\, u0|uart_0|the_nios_hps_system_uart_0_regs|readdata[14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[14]\, u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[14]~feeder\, u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[14]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[1][14]\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[1][14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem~6\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem~6, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[0][14]~feeder\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[0][14]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[0][14]\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[0][14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[14]\, u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|out_data_buffer[14]\, u0|mm_interconnect_0|crosser_030|clock_xer|out_data_buffer[14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~51\, u0|mm_interconnect_0|rsp_mux|src_data[14]~51, uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~54\, u0|mm_interconnect_0|rsp_mux|src_data[14]~54, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~10\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~10, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[14]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~10\, u0|mm_interconnect_0|rsp_mux|src_data[14]~10, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte1_data_nxt[6]~26\, u0|nios2_qsys_0|av_ld_byte1_data_nxt[6]~26, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte0_data[2]~0\, u0|nios2_qsys_0|av_ld_byte0_data[2]~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte1_data_en~0\, u0|nios2_qsys_0|av_ld_byte1_data_en~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte1_data[6]\, u0|nios2_qsys_0|av_ld_byte1_data[6], uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_rf_wr_data[14]~6\, u0|nios2_qsys_0|W_rf_wr_data[14]~6, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[21]\, u0|nios2_qsys_0|d_writedata[21], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[21]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[21], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[21]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[21], uartsw, 1
instance = comp, \u0|nios_7seg|data_out[21]\, u0|nios_7seg|data_out[21], uartsw, 1
instance = comp, \u0|nios_7seg|readdata[21]\, u0|nios_7seg|readdata[21], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[21]\, u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[21], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[21]~feeder\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[21]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][21]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][21], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~10\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~10, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][21]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][21], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[21]\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[21], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[21]~feeder\, u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[21]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[21]\, u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[21], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[21]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[21], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[21]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[21]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[21]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[21], uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[21]~feeder\, u0|nios_header_conn|data_out[21]~feeder, uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[21]\, u0|nios_header_conn|data_out[21], uartsw, 1
instance = comp, \u0|nios_header_conn|read_mux_out[21]\, u0|nios_header_conn|read_mux_out[21], uartsw, 1
instance = comp, \u0|nios_header_conn|readdata[21]\, u0|nios_header_conn|readdata[21], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[21]\, u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[21], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[21]~feeder\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[21]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][21]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][21], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~13\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~13, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][21]~feeder\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][21]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][21]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][21], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[21]\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[21], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[21]\, u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[21], uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte2_data_nxt[5]~7\, u0|nios2_qsys_0|av_ld_byte2_data_nxt[5]~7, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[21]\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[21], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[21]\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[21], uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[21]~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[21]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][21]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][21], uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~9\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~9, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][21]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][21], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[21]\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[21], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[21]~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[21]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[21]\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[21], uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte2_data_nxt[5]~6\, u0|nios2_qsys_0|av_ld_byte2_data_nxt[5]~6, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte2_data_nxt[5]~8\, u0|nios2_qsys_0|av_ld_byte2_data_nxt[5]~8, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte2_data_nxt[5]~9\, u0|nios2_qsys_0|av_ld_byte2_data_nxt[5]~9, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte2_data[5]\, u0|nios2_qsys_0|av_ld_byte2_data[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[13]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[13]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[13]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[13]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[13]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[13]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[13], uartsw, 1
instance = comp, \u0|nios_7seg|data_out[13]~feeder\, u0|nios_7seg|data_out[13]~feeder, uartsw, 1
instance = comp, \u0|nios_7seg|data_out[13]~DUPLICATE\, u0|nios_7seg|data_out[13]~DUPLICATE, uartsw, 1
instance = comp, \u0|nios_7seg|readdata[13]\, u0|nios_7seg|readdata[13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[13]\, u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[13]~feeder\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[13]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][13]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~7\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~7, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][13]~feeder\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][13]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][13]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[13]\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[13]\, u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[13]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[13]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[13]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[13]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[13], uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[13]\, u0|nios_header_conn|data_out[13], uartsw, 1
instance = comp, \u0|nios_header_conn|read_mux_out[13]\, u0|nios_header_conn|read_mux_out[13], uartsw, 1
instance = comp, \u0|nios_header_conn|readdata[13]\, u0|nios_header_conn|readdata[13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[13]\, u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[13]~feeder\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[13]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][13]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~7\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~7, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][13]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[13]\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[13]\, u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~56\, u0|mm_interconnect_0|rsp_mux|src_data[13]~56, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[13]~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[13]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][13]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~7\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~7, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][13]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[13]\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[13]\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[13]~feeder\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[13]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[13]\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[13]\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~57\, u0|mm_interconnect_0|rsp_mux|src_data[13]~57, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[13]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[13]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[13]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[13]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[13], uartsw, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[13]\, u0|spi_0|spi_slave_select_holding_reg[13], uartsw, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[13]\, u0|spi_0|spi_slave_select_reg[13], uartsw, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[13]\, u0|spi_0|endofpacketvalue_reg[13], uartsw, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[13]~12\, u0|spi_0|p1_data_to_cpu[13]~12, uartsw, 1
instance = comp, \u0|spi_0|data_to_cpu[13]\, u0|spi_0|data_to_cpu[13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[13]\, u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[13]~feeder\, u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[13]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[1][13]\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[1][13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem~7\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem~7, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][13]~feeder\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][13]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][13]\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[13]\, u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|out_data_buffer[13]\, u0|mm_interconnect_0|crosser_031|clock_xer|out_data_buffer[13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[13]~feeder\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[13]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[13]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[13]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[13], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[13]~feeder\, u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[13]~feeder, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[13]\, u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[13], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data[13]\, u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data[13], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|readdata[13]\, u0|uart_0|the_nios_hps_system_uart_0_regs|readdata[13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[13]\, u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[13]~feeder\, u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[13]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[1][13]\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[1][13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem~7\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem~7, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[0][13]~feeder\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[0][13]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[0][13]\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[0][13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[13]\, u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|out_data_buffer[13]~feeder\, u0|mm_interconnect_0|crosser_030|clock_xer|out_data_buffer[13]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|out_data_buffer[13]\, u0|mm_interconnect_0|crosser_030|clock_xer|out_data_buffer[13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~55\, u0|mm_interconnect_0|rsp_mux|src_data[13]~55, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[13]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[13]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[13]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[13]\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[13]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[13]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[13]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[13]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[13], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_low[13]~feeder\, u0|i2c_0|u_csr|scl_low[13]~feeder, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_low[13]\, u0|i2c_0|u_csr|scl_low[13], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_high[13]\, u0|i2c_0|u_csr|scl_high[13], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold[13]\, u0|i2c_0|u_csr|sda_hold[13], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[13]\, u0|i2c_0|u_csr|readdata_nxt[13], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata_dly2[13]\, u0|i2c_0|u_csr|readdata_dly2[13], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata[13]~7\, u0|i2c_0|u_csr|readdata[13]~7, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[13]~feeder\, u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[13]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[2][13]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[2][13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem~7\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem~7, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][13]~feeder\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][13]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][13]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[0][13]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[0][13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[13]\, u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[13]\, u0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[13]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[13]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[13]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[13]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[13], uartsw, 1
instance = comp, \u0|timer_0|period_h_register[13]\, u0|timer_0|period_h_register[13], uartsw, 1
instance = comp, \u0|timer_0|period_l_register[13]~feeder\, u0|timer_0|period_l_register[13]~feeder, uartsw, 1
instance = comp, \u0|timer_0|period_l_register[13]\, u0|timer_0|period_l_register[13], uartsw, 1
instance = comp, \u0|timer_0|internal_counter[29]~DUPLICATE\, u0|timer_0|internal_counter[29]~DUPLICATE, uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[29]\, u0|timer_0|counter_snapshot[29], uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[13]\, u0|timer_0|counter_snapshot[13], uartsw, 1
instance = comp, \u0|timer_0|read_mux_out[13]~36\, u0|timer_0|read_mux_out[13]~36, uartsw, 1
instance = comp, \u0|timer_0|readdata[13]\, u0|timer_0|readdata[13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[13]~DUPLICATE\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[13]~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[13]~feeder\, u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[13]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[13]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][13]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~7\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~7, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][13]~feeder\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][13]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][13]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[13]\, u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|out_data_buffer[13]\, u0|mm_interconnect_0|crosser_027|clock_xer|out_data_buffer[13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~58\, u0|mm_interconnect_0|rsp_mux|src_data[13]~58, uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~59\, u0|mm_interconnect_0|rsp_mux|src_data[13]~59, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~6\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~6, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[13]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~6\, u0|mm_interconnect_0|rsp_mux|src_data[13]~6, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte1_data_nxt[5]~22\, u0|nios2_qsys_0|av_ld_byte1_data_nxt[5]~22, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte1_data[5]\, u0|nios2_qsys_0|av_ld_byte1_data[5], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_logic_result[13]~7\, u0|nios2_qsys_0|E_logic_result[13]~7, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result[13]\, u0|nios2_qsys_0|E_shift_rot_result[13], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_alu_result[13]~8\, u0|nios2_qsys_0|E_alu_result[13]~8, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_alu_result[13]~DUPLICATE\, u0|nios2_qsys_0|W_alu_result[13]~DUPLICATE, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_rf_wr_data[13]~7\, u0|nios2_qsys_0|W_rf_wr_data[13]~7, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[20]\, u0|nios2_qsys_0|d_writedata[20], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[20]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[20]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[20]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[20], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[20]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[20]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[20]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[20], uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[20]\, u0|nios_header_conn|data_out[20], uartsw, 1
instance = comp, \u0|nios_header_conn|read_mux_out[20]\, u0|nios_header_conn|read_mux_out[20], uartsw, 1
instance = comp, \u0|nios_header_conn|readdata[20]\, u0|nios_header_conn|readdata[20], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[20]\, u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[20], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[20]~feeder\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[20]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][20]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][20], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~14\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~14, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][20]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][20], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[20]\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[20], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[20]\, u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[20], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[20]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[20]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[20]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[20], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[20]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[20]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[20]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[20], uartsw, 1
instance = comp, \u0|nios_7seg|data_out[20]\, u0|nios_7seg|data_out[20], uartsw, 1
instance = comp, \u0|nios_7seg|readdata[20]\, u0|nios_7seg|readdata[20], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[20]\, u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[20], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[20]~feeder\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[20]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][20]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][20], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~11\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~11, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][20]~feeder\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][20]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][20]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][20], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[20]\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[20], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[20]\, u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[20], uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[20]~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[20]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][20], uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~10\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~10, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][20]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][20], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[20]\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[20], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[20]~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[20]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[20]\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[20], uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte2_data_nxt[4]~10\, u0|nios2_qsys_0|av_ld_byte2_data_nxt[4]~10, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte2_data_nxt[4]~11\, u0|nios2_qsys_0|av_ld_byte2_data_nxt[4]~11, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte3_data[4]\, u0|nios2_qsys_0|av_ld_byte3_data[4], uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte2_data_nxt[4]~12\, u0|nios2_qsys_0|av_ld_byte2_data_nxt[4]~12, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte2_data[4]\, u0|nios2_qsys_0|av_ld_byte2_data[4], uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte1_data_nxt[4]~3\, u0|nios2_qsys_0|av_ld_byte1_data_nxt[4]~3, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[12]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[12]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[12]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[12]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[12], uartsw, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[12]\, u0|spi_0|endofpacketvalue_reg[12], uartsw, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[12]~feeder\, u0|spi_0|spi_slave_select_holding_reg[12]~feeder, uartsw, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[12]\, u0|spi_0|spi_slave_select_holding_reg[12], uartsw, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[12]~feeder\, u0|spi_0|spi_slave_select_reg[12]~feeder, uartsw, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[12]\, u0|spi_0|spi_slave_select_reg[12], uartsw, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[12]~13\, u0|spi_0|p1_data_to_cpu[12]~13, uartsw, 1
instance = comp, \u0|spi_0|data_to_cpu[12]\, u0|spi_0|data_to_cpu[12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[12]\, u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[12]~feeder\, u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[12]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[1][12]\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[1][12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem~8\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem~8, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][12]~feeder\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][12]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][12]\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[12]\, u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|out_data_buffer[12]~feeder\, u0|mm_interconnect_0|crosser_031|clock_xer|out_data_buffer[12]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|out_data_buffer[12]\, u0|mm_interconnect_0|crosser_031|clock_xer|out_data_buffer[12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~7\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~7, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[12]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~7\, u0|mm_interconnect_0|rsp_mux|src_data[12]~7, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte1_data_nxt[4]~18\, u0|nios2_qsys_0|av_ld_byte1_data_nxt[4]~18, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte1_data[4]\, u0|nios2_qsys_0|av_ld_byte1_data[4], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_logic_result[12]~20\, u0|nios2_qsys_0|E_logic_result[12]~20, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_alu_result[12]~21\, u0|nios2_qsys_0|E_alu_result[12]~21, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_alu_result[12]\, u0|nios2_qsys_0|W_alu_result[12], uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_rf_wr_data[12]~20\, u0|nios2_qsys_0|W_rf_wr_data[12]~20, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[9]\, u0|nios2_qsys_0|d_writedata[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[9]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[9]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[9]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[9]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[9], uartsw, 1
instance = comp, \u0|timer_0|period_l_register[9]~4\, u0|timer_0|period_l_register[9]~4, uartsw, 1
instance = comp, \u0|timer_0|period_l_register[9]\, u0|timer_0|period_l_register[9], uartsw, 1
instance = comp, \u0|timer_0|internal_counter~2\, u0|timer_0|internal_counter~2, uartsw, 1
instance = comp, \u0|timer_0|internal_counter[9]\, u0|timer_0|internal_counter[9], uartsw, 1
instance = comp, \u0|timer_0|Add0~121\, u0|timer_0|Add0~121, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[10]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[10]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[10]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[10]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[10], uartsw, 1
instance = comp, \u0|timer_0|period_l_register[10]\, u0|timer_0|period_l_register[10], uartsw, 1
instance = comp, \u0|timer_0|internal_counter[10]\, u0|timer_0|internal_counter[10], uartsw, 1
instance = comp, \u0|timer_0|Add0~125\, u0|timer_0|Add0~125, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[11]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[11]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[11]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[11], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[11]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[11]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[11]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[11], uartsw, 1
instance = comp, \u0|timer_0|period_l_register[11]\, u0|timer_0|period_l_register[11], uartsw, 1
instance = comp, \u0|timer_0|internal_counter[11]\, u0|timer_0|internal_counter[11], uartsw, 1
instance = comp, \u0|timer_0|Add0~61\, u0|timer_0|Add0~61, uartsw, 1
instance = comp, \u0|timer_0|internal_counter[12]\, u0|timer_0|internal_counter[12], uartsw, 1
instance = comp, \u0|timer_0|Add0~65\, u0|timer_0|Add0~65, uartsw, 1
instance = comp, \u0|timer_0|internal_counter[13]\, u0|timer_0|internal_counter[13], uartsw, 1
instance = comp, \u0|timer_0|Add0~85\, u0|timer_0|Add0~85, uartsw, 1
instance = comp, \u0|timer_0|internal_counter~1\, u0|timer_0|internal_counter~1, uartsw, 1
instance = comp, \u0|timer_0|internal_counter[14]~DUPLICATE\, u0|timer_0|internal_counter[14]~DUPLICATE, uartsw, 1
instance = comp, \u0|timer_0|Add0~81\, u0|timer_0|Add0~81, uartsw, 1
instance = comp, \u0|timer_0|internal_counter~0\, u0|timer_0|internal_counter~0, uartsw, 1
instance = comp, \u0|timer_0|internal_counter[15]~DUPLICATE\, u0|timer_0|internal_counter[15]~DUPLICATE, uartsw, 1
instance = comp, \u0|timer_0|Add0~69\, u0|timer_0|Add0~69, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[0], uartsw, 1
instance = comp, \u0|timer_0|period_h_register[0]\, u0|timer_0|period_h_register[0], uartsw, 1
instance = comp, \u0|timer_0|internal_counter[16]\, u0|timer_0|internal_counter[16], uartsw, 1
instance = comp, \u0|timer_0|Add0~73\, u0|timer_0|Add0~73, uartsw, 1
instance = comp, \u0|timer_0|period_h_register[1]\, u0|timer_0|period_h_register[1], uartsw, 1
instance = comp, \u0|timer_0|internal_counter[17]\, u0|timer_0|internal_counter[17], uartsw, 1
instance = comp, \u0|timer_0|Add0~77\, u0|timer_0|Add0~77, uartsw, 1
instance = comp, \u0|timer_0|period_h_register[2]~feeder\, u0|timer_0|period_h_register[2]~feeder, uartsw, 1
instance = comp, \u0|timer_0|period_h_register[2]~DUPLICATE\, u0|timer_0|period_h_register[2]~DUPLICATE, uartsw, 1
instance = comp, \u0|timer_0|internal_counter[18]\, u0|timer_0|internal_counter[18], uartsw, 1
instance = comp, \u0|timer_0|Add0~37\, u0|timer_0|Add0~37, uartsw, 1
instance = comp, \u0|timer_0|period_h_register[3]\, u0|timer_0|period_h_register[3], uartsw, 1
instance = comp, \u0|timer_0|internal_counter[19]\, u0|timer_0|internal_counter[19], uartsw, 1
instance = comp, \u0|timer_0|Add0~33\, u0|timer_0|Add0~33, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[4]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[4]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[4], uartsw, 1
instance = comp, \u0|timer_0|period_h_register[4]\, u0|timer_0|period_h_register[4], uartsw, 1
instance = comp, \u0|timer_0|internal_counter[20]\, u0|timer_0|internal_counter[20], uartsw, 1
instance = comp, \u0|timer_0|Add0~41\, u0|timer_0|Add0~41, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[5], uartsw, 1
instance = comp, \u0|timer_0|period_h_register[5]~feeder\, u0|timer_0|period_h_register[5]~feeder, uartsw, 1
instance = comp, \u0|timer_0|period_h_register[5]\, u0|timer_0|period_h_register[5], uartsw, 1
instance = comp, \u0|timer_0|internal_counter[21]\, u0|timer_0|internal_counter[21], uartsw, 1
instance = comp, \u0|timer_0|Add0~45\, u0|timer_0|Add0~45, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[6]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[6], uartsw, 1
instance = comp, \u0|timer_0|period_h_register[6]~feeder\, u0|timer_0|period_h_register[6]~feeder, uartsw, 1
instance = comp, \u0|timer_0|period_h_register[6]\, u0|timer_0|period_h_register[6], uartsw, 1
instance = comp, \u0|timer_0|internal_counter[22]\, u0|timer_0|internal_counter[22], uartsw, 1
instance = comp, \u0|timer_0|Add0~49\, u0|timer_0|Add0~49, uartsw, 1
instance = comp, \u0|timer_0|period_h_register[7]~feeder\, u0|timer_0|period_h_register[7]~feeder, uartsw, 1
instance = comp, \u0|timer_0|period_h_register[7]\, u0|timer_0|period_h_register[7], uartsw, 1
instance = comp, \u0|timer_0|internal_counter[23]~DUPLICATE\, u0|timer_0|internal_counter[23]~DUPLICATE, uartsw, 1
instance = comp, \u0|timer_0|Add0~53\, u0|timer_0|Add0~53, uartsw, 1
instance = comp, \u0|timer_0|period_h_register[8]~feeder\, u0|timer_0|period_h_register[8]~feeder, uartsw, 1
instance = comp, \u0|timer_0|period_h_register[8]\, u0|timer_0|period_h_register[8], uartsw, 1
instance = comp, \u0|timer_0|internal_counter[24]\, u0|timer_0|internal_counter[24], uartsw, 1
instance = comp, \u0|timer_0|Add0~9\, u0|timer_0|Add0~9, uartsw, 1
instance = comp, \u0|timer_0|period_h_register[9]~feeder\, u0|timer_0|period_h_register[9]~feeder, uartsw, 1
instance = comp, \u0|timer_0|period_h_register[9]\, u0|timer_0|period_h_register[9], uartsw, 1
instance = comp, \u0|timer_0|internal_counter[25]\, u0|timer_0|internal_counter[25], uartsw, 1
instance = comp, \u0|timer_0|Add0~17\, u0|timer_0|Add0~17, uartsw, 1
instance = comp, \u0|timer_0|period_h_register[10]\, u0|timer_0|period_h_register[10], uartsw, 1
instance = comp, \u0|timer_0|internal_counter[26]\, u0|timer_0|internal_counter[26], uartsw, 1
instance = comp, \u0|timer_0|Add0~21\, u0|timer_0|Add0~21, uartsw, 1
instance = comp, \u0|timer_0|period_h_register[11]\, u0|timer_0|period_h_register[11], uartsw, 1
instance = comp, \u0|timer_0|internal_counter[27]\, u0|timer_0|internal_counter[27], uartsw, 1
instance = comp, \u0|timer_0|Add0~25\, u0|timer_0|Add0~25, uartsw, 1
instance = comp, \u0|timer_0|internal_counter[28]\, u0|timer_0|internal_counter[28], uartsw, 1
instance = comp, \u0|timer_0|internal_counter[29]\, u0|timer_0|internal_counter[29], uartsw, 1
instance = comp, \u0|timer_0|Equal0~1\, u0|timer_0|Equal0~1, uartsw, 1
instance = comp, \u0|timer_0|internal_counter[10]~DUPLICATE\, u0|timer_0|internal_counter[10]~DUPLICATE, uartsw, 1
instance = comp, \u0|timer_0|Equal0~5\, u0|timer_0|Equal0~5, uartsw, 1
instance = comp, \u0|timer_0|internal_counter[16]~DUPLICATE\, u0|timer_0|internal_counter[16]~DUPLICATE, uartsw, 1
instance = comp, \u0|timer_0|internal_counter[18]~DUPLICATE\, u0|timer_0|internal_counter[18]~DUPLICATE, uartsw, 1
instance = comp, \u0|timer_0|Equal0~3\, u0|timer_0|Equal0~3, uartsw, 1
instance = comp, \u0|timer_0|internal_counter[23]\, u0|timer_0|internal_counter[23], uartsw, 1
instance = comp, \u0|timer_0|Equal0~2\, u0|timer_0|Equal0~2, uartsw, 1
instance = comp, \u0|timer_0|Equal0~6\, u0|timer_0|Equal0~6, uartsw, 1
instance = comp, \u0|timer_0|counter_is_running~1\, u0|timer_0|counter_is_running~1, uartsw, 1
instance = comp, \u0|timer_0|counter_is_running\, u0|timer_0|counter_is_running, uartsw, 1
instance = comp, \u0|timer_0|always0~1\, u0|timer_0|always0~1, uartsw, 1
instance = comp, \u0|timer_0|internal_counter[0]\, u0|timer_0|internal_counter[0], uartsw, 1
instance = comp, \u0|timer_0|Add0~109\, u0|timer_0|Add0~109, uartsw, 1
instance = comp, \u0|timer_0|period_l_register[1]~7\, u0|timer_0|period_l_register[1]~7, uartsw, 1
instance = comp, \u0|timer_0|period_l_register[1]\, u0|timer_0|period_l_register[1], uartsw, 1
instance = comp, \u0|timer_0|internal_counter~7\, u0|timer_0|internal_counter~7, uartsw, 1
instance = comp, \u0|timer_0|internal_counter[1]\, u0|timer_0|internal_counter[1], uartsw, 1
instance = comp, \u0|timer_0|Add0~105\, u0|timer_0|Add0~105, uartsw, 1
instance = comp, \u0|timer_0|internal_counter~6\, u0|timer_0|internal_counter~6, uartsw, 1
instance = comp, \u0|timer_0|internal_counter[2]\, u0|timer_0|internal_counter[2], uartsw, 1
instance = comp, \u0|timer_0|Add0~101\, u0|timer_0|Add0~101, uartsw, 1
instance = comp, \u0|timer_0|period_l_register[3]~5\, u0|timer_0|period_l_register[3]~5, uartsw, 1
instance = comp, \u0|timer_0|period_l_register[3]\, u0|timer_0|period_l_register[3], uartsw, 1
instance = comp, \u0|timer_0|internal_counter~5\, u0|timer_0|internal_counter~5, uartsw, 1
instance = comp, \u0|timer_0|internal_counter[3]\, u0|timer_0|internal_counter[3], uartsw, 1
instance = comp, \u0|timer_0|Add0~5\, u0|timer_0|Add0~5, uartsw, 1
instance = comp, \u0|timer_0|period_l_register[4]\, u0|timer_0|period_l_register[4], uartsw, 1
instance = comp, \u0|timer_0|internal_counter[4]\, u0|timer_0|internal_counter[4], uartsw, 1
instance = comp, \u0|timer_0|Add0~1\, u0|timer_0|Add0~1, uartsw, 1
instance = comp, \u0|timer_0|period_l_register[5]\, u0|timer_0|period_l_register[5], uartsw, 1
instance = comp, \u0|timer_0|internal_counter[5]\, u0|timer_0|internal_counter[5], uartsw, 1
instance = comp, \u0|timer_0|period_l_register[6]~0\, u0|timer_0|period_l_register[6]~0, uartsw, 1
instance = comp, \u0|timer_0|period_l_register[6]\, u0|timer_0|period_l_register[6], uartsw, 1
instance = comp, \u0|timer_0|internal_counter~4\, u0|timer_0|internal_counter~4, uartsw, 1
instance = comp, \u0|timer_0|internal_counter[6]\, u0|timer_0|internal_counter[6], uartsw, 1
instance = comp, \u0|timer_0|internal_counter[8]~DUPLICATE\, u0|timer_0|internal_counter[8]~DUPLICATE, uartsw, 1
instance = comp, \u0|timer_0|internal_counter[9]~DUPLICATE\, u0|timer_0|internal_counter[9]~DUPLICATE, uartsw, 1
instance = comp, \u0|timer_0|Equal0~4\, u0|timer_0|Equal0~4, uartsw, 1
instance = comp, \u0|timer_0|Equal0~7\, u0|timer_0|Equal0~7, uartsw, 1
instance = comp, \u0|timer_0|Equal0~8\, u0|timer_0|Equal0~8, uartsw, 1
instance = comp, \u0|timer_0|always0~0\, u0|timer_0|always0~0, uartsw, 1
instance = comp, \u0|timer_0|internal_counter[31]~DUPLICATE\, u0|timer_0|internal_counter[31]~DUPLICATE, uartsw, 1
instance = comp, \u0|timer_0|Add0~13\, u0|timer_0|Add0~13, uartsw, 1
instance = comp, \u0|timer_0|internal_counter[31]\, u0|timer_0|internal_counter[31], uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[31]\, u0|timer_0|counter_snapshot[31], uartsw, 1
instance = comp, \u0|timer_0|internal_counter[15]\, u0|timer_0|internal_counter[15], uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[15]~2\, u0|timer_0|counter_snapshot[15]~2, uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[15]\, u0|timer_0|counter_snapshot[15], uartsw, 1
instance = comp, \u0|timer_0|read_mux_out[15]~44\, u0|timer_0|read_mux_out[15]~44, uartsw, 1
instance = comp, \u0|timer_0|readdata[15]\, u0|timer_0|readdata[15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15]~DUPLICATE\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15]~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[15]~feeder\, u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[15]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][15]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~5\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~5, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][15]~feeder\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][15]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][15]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[15]\, u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|out_data_buffer[15]~feeder\, u0|mm_interconnect_0|crosser_027|clock_xer|out_data_buffer[15]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|out_data_buffer[15]\, u0|mm_interconnect_0|crosser_027|clock_xer|out_data_buffer[15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[15]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[15]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[15]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[15]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[15], uartsw, 1
instance = comp, \u0|nios_7seg|data_out[15]\, u0|nios_7seg|data_out[15], uartsw, 1
instance = comp, \u0|nios_7seg|readdata[15]\, u0|nios_7seg|readdata[15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[15]\, u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[15]~feeder\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[15]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][15]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~5\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~5, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][15]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[15]\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[15]\, u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~49\, u0|mm_interconnect_0|rsp_mux|src_data[15]~49, uartsw, 1
instance = comp, \u0|jtag_uart_0|rvalid~0\, u0|jtag_uart_0|rvalid~0, uartsw, 1
instance = comp, \u0|jtag_uart_0|rvalid\, u0|jtag_uart_0|rvalid, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[15]~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[15]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][15]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~5\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~5, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][15]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[15]\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[15]~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[15]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[15]\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[15]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[15]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[15]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[15]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[15], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_high[15]\, u0|i2c_0|u_csr|scl_high[15], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold[15]\, u0|i2c_0|u_csr|sda_hold[15], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_low[15]\, u0|i2c_0|u_csr|scl_low[15], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[15]\, u0|i2c_0|u_csr|readdata_nxt[15], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata_dly2[15]\, u0|i2c_0|u_csr|readdata_dly2[15], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata[15]~5\, u0|i2c_0|u_csr|readdata[15]~5, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[15]~feeder\, u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[15]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[2][15]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[2][15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem~5\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem~5, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][15]~feeder\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][15]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][15]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[0][15]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[0][15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[15]\, u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[15]\, u0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~48\, u0|mm_interconnect_0|rsp_mux|src_data[15]~48, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[15]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[15]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[15], uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[15]\, u0|nios_header_conn|data_out[15], uartsw, 1
instance = comp, \u0|nios_header_conn|read_mux_out[15]\, u0|nios_header_conn|read_mux_out[15], uartsw, 1
instance = comp, \u0|nios_header_conn|readdata[15]\, u0|nios_header_conn|readdata[15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[15]\, u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[15]~feeder\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[15]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][15]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~5\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~5, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][15]~feeder\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][15]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][15]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[15]\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[15]\, u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[15]~feeder\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[15]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[15]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[15]~feeder\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[15]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[15]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[15], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[15]~feeder\, u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[15]~feeder, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[15]\, u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[15], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data[15]\, u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data[15], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|readdata[15]\, u0|uart_0|the_nios_hps_system_uart_0_regs|readdata[15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[15]\, u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[15]~feeder\, u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[15]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[1][15]\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[1][15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem~5\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem~5, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[0][15]~feeder\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[0][15]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[0][15]\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[0][15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[15]\, u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|out_data_buffer[15]\, u0|mm_interconnect_0|crosser_030|clock_xer|out_data_buffer[15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~47\, u0|mm_interconnect_0|rsp_mux|src_data[15]~47, uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~50\, u0|mm_interconnect_0|rsp_mux|src_data[15]~50, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~9\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~9, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[15]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~9\, u0|mm_interconnect_0|rsp_mux|src_data[15]~9, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte1_data_nxt[7]~1\, u0|nios2_qsys_0|av_ld_byte1_data_nxt[7]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[15]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[15]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[15]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[15]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[15], uartsw, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[15]\, u0|spi_0|endofpacketvalue_reg[15], uartsw, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[15]~feeder\, u0|spi_0|spi_slave_select_holding_reg[15]~feeder, uartsw, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[15]\, u0|spi_0|spi_slave_select_holding_reg[15], uartsw, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[15]\, u0|spi_0|spi_slave_select_reg[15], uartsw, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[15]~10\, u0|spi_0|p1_data_to_cpu[15]~10, uartsw, 1
instance = comp, \u0|spi_0|data_to_cpu[15]\, u0|spi_0|data_to_cpu[15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[15]\, u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[15]~feeder\, u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[15]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[1][15]\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[1][15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem~5\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem~5, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][15]\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[15]\, u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|out_data_buffer[15]\, u0|mm_interconnect_0|crosser_031|clock_xer|out_data_buffer[15], uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte1_data_nxt[7]~30\, u0|nios2_qsys_0|av_ld_byte1_data_nxt[7]~30, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte1_data[7]\, u0|nios2_qsys_0|av_ld_byte1_data[7], uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte0_data[7]\, u0|nios2_qsys_0|av_ld_byte0_data[7], uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_ctrl_ld_signed~0\, u0|nios2_qsys_0|D_ctrl_ld_signed~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_ctrl_ld_signed\, u0|nios2_qsys_0|R_ctrl_ld_signed, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_fill_bit~0\, u0|nios2_qsys_0|av_fill_bit~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[19]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[19], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[19]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[19]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[19]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[19], uartsw, 1
instance = comp, \u0|nios_7seg|data_out[19]\, u0|nios_7seg|data_out[19], uartsw, 1
instance = comp, \u0|nios_7seg|readdata[19]\, u0|nios_7seg|readdata[19], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[19]\, u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[19], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[19]~feeder\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[19]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][19]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][19], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~12\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~12, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][19]~feeder\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][19]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][19]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][19], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[19]\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[19], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[19]\, u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[19], uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[19]~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[19]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][19]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][19], uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~11\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~11, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][19]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][19]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][19]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][19], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[19]\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[19], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[19]~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[19]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[19]\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[19], uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte2_data_nxt[3]~13\, u0|nios2_qsys_0|av_ld_byte2_data_nxt[3]~13, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[19]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[19]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[19]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[19], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[19]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[19]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[19]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[19], uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[19]\, u0|nios_header_conn|data_out[19], uartsw, 1
instance = comp, \u0|nios_header_conn|read_mux_out[19]\, u0|nios_header_conn|read_mux_out[19], uartsw, 1
instance = comp, \u0|nios_header_conn|readdata[19]\, u0|nios_header_conn|readdata[19], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[19]\, u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[19], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[19]~feeder\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[19]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][19]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][19], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~15\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~15, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][19]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][19], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[19]\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[19], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[19]\, u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[19], uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte2_data_nxt[3]~14\, u0|nios2_qsys_0|av_ld_byte2_data_nxt[3]~14, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte3_data[3]\, u0|nios2_qsys_0|av_ld_byte3_data[3], uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte2_data_nxt[3]~15\, u0|nios2_qsys_0|av_ld_byte2_data_nxt[3]~15, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte2_data[3]\, u0|nios2_qsys_0|av_ld_byte2_data[3], uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[27]\, u0|timer_0|counter_snapshot[27], uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[11]~feeder\, u0|timer_0|counter_snapshot[11]~feeder, uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[11]\, u0|timer_0|counter_snapshot[11], uartsw, 1
instance = comp, \u0|timer_0|read_mux_out[11]~28\, u0|timer_0|read_mux_out[11]~28, uartsw, 1
instance = comp, \u0|timer_0|readdata[11]\, u0|timer_0|readdata[11], uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[11]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[11], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[11]~feeder\, u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[11]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][11]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][11], uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~9\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~9, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][11]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][11], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[11]\, u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[11], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|out_data_buffer[11]\, u0|mm_interconnect_0|crosser_027|clock_xer|out_data_buffer[11], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[11]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[11]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[11]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[11], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[11]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[11]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[11]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[11], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_high[11]\, u0|i2c_0|u_csr|scl_high[11], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_low[11]\, u0|i2c_0|u_csr|scl_low[11], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold[11]~feeder\, u0|i2c_0|u_csr|sda_hold[11]~feeder, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold[11]\, u0|i2c_0|u_csr|sda_hold[11], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[11]\, u0|i2c_0|u_csr|readdata_nxt[11], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata_dly2[11]\, u0|i2c_0|u_csr|readdata_dly2[11], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata[11]~9\, u0|i2c_0|u_csr|readdata[11]~9, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[11]~feeder\, u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[11]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[2][11]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[2][11], uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem~9\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem~9, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][11]~feeder\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][11]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][11]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][11], uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[0][11]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[0][11], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[11]\, u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[11], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[11]~feeder\, u0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[11]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[11]\, u0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[11], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~65\, u0|mm_interconnect_0|rsp_mux|src_data[11]~65, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[11]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[11]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[11]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[11], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[11]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[11]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[11]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[11], uartsw, 1
instance = comp, \u0|nios_7seg|data_out[11]\, u0|nios_7seg|data_out[11], uartsw, 1
instance = comp, \u0|nios_7seg|readdata[11]\, u0|nios_7seg|readdata[11], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[11]\, u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[11], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[11]~feeder\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[11]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][11]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][11], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~17\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~17, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][11]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][11], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[11]\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[11], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[11]~feeder\, u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[11]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[11]\, u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[11], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[11]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[11], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[11]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[11], uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[11]~feeder\, u0|nios_header_conn|data_out[11]~feeder, uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[11]\, u0|nios_header_conn|data_out[11], uartsw, 1
instance = comp, \u0|nios_header_conn|read_mux_out[11]\, u0|nios_header_conn|read_mux_out[11], uartsw, 1
instance = comp, \u0|nios_header_conn|readdata[11]\, u0|nios_header_conn|readdata[11], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[11]\, u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[11], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[11]~feeder\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[11]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][11]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][11], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~21\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~21, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][11]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][11], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[11]\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[11], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[11]\, u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[11], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~66\, u0|mm_interconnect_0|rsp_mux|src_data[11]~66, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[11]~feeder\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[11]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[11]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[11], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[11]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[11], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[11]\, u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[11], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data~5\, u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data~5, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|readdata[11]\, u0|uart_0|the_nios_hps_system_uart_0_regs|readdata[11], uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[11]\, u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[11], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[11]~feeder\, u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[11]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[1][11]\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[1][11], uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem~9\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem~9, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[0][11]~feeder\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[0][11]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[0][11]\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[0][11], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[11]\, u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[11], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|out_data_buffer[11]\, u0|mm_interconnect_0|crosser_030|clock_xer|out_data_buffer[11], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[11]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[11]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[11]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[11], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[11]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[11], uartsw, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[11]~feeder\, u0|spi_0|endofpacketvalue_reg[11]~feeder, uartsw, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[11]\, u0|spi_0|endofpacketvalue_reg[11], uartsw, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[11]\, u0|spi_0|spi_slave_select_holding_reg[11], uartsw, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[11]~feeder\, u0|spi_0|spi_slave_select_reg[11]~feeder, uartsw, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[11]\, u0|spi_0|spi_slave_select_reg[11], uartsw, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[11]~14\, u0|spi_0|p1_data_to_cpu[11]~14, uartsw, 1
instance = comp, \u0|spi_0|data_to_cpu[11]\, u0|spi_0|data_to_cpu[11], uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[11]\, u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[11], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[11]~feeder\, u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[11]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[1][11]\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[1][11], uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem~9\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem~9, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][11]~feeder\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][11]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][11]\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][11], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[11]\, u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[11], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|out_data_buffer[11]\, u0|mm_interconnect_0|crosser_031|clock_xer|out_data_buffer[11], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~64\, u0|mm_interconnect_0|rsp_mux|src_data[11]~64, uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~67\, u0|mm_interconnect_0|rsp_mux|src_data[11]~67, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte1_data_nxt[3]~14\, u0|nios2_qsys_0|av_ld_byte1_data_nxt[3]~14, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte1_data[3]\, u0|nios2_qsys_0|av_ld_byte1_data[3], uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_rf_wr_data[11]~21\, u0|nios2_qsys_0|W_rf_wr_data[11]~21, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src1[10]~24\, u0|nios2_qsys_0|R_src1[10]~24, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src1[10]\, u0|nios2_qsys_0|E_src1[10], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result[10]~DUPLICATE\, u0|nios2_qsys_0|E_shift_rot_result[10]~DUPLICATE, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[10]\, u0|nios2_qsys_0|E_src2[10], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_logic_result[10]~22\, u0|nios2_qsys_0|E_logic_result[10]~22, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_alu_result[10]~23\, u0|nios2_qsys_0|E_alu_result[10]~23, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_alu_result[10]\, u0|nios2_qsys_0|W_alu_result[10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~11\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~11, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[10]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~11\, u0|mm_interconnect_0|rsp_mux|src_data[10]~11, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte2_data[2]\, u0|nios2_qsys_0|av_ld_byte2_data[2], uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte1_data_nxt[2]~4\, u0|nios2_qsys_0|av_ld_byte1_data_nxt[2]~4, uartsw, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[10]~feeder\, u0|spi_0|endofpacketvalue_reg[10]~feeder, uartsw, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[10]\, u0|spi_0|endofpacketvalue_reg[10], uartsw, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[10]\, u0|spi_0|spi_slave_select_holding_reg[10], uartsw, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[10]\, u0|spi_0|spi_slave_select_reg[10], uartsw, 1
instance = comp, \u0|spi_0|p1_data_to_cpu~15\, u0|spi_0|p1_data_to_cpu~15, uartsw, 1
instance = comp, \u0|spi_0|data_to_cpu[10]\, u0|spi_0|data_to_cpu[10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[10]\, u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[10]~feeder\, u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[10]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[1][10]\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[1][10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem~10\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem~10, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][10]~feeder\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][10]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][10]\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[10]\, u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|out_data_buffer[10]\, u0|mm_interconnect_0|crosser_031|clock_xer|out_data_buffer[10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[10]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[10]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[10]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[10]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[10]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[10]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[10], uartsw, 1
instance = comp, \u0|nios_7seg|data_out[10]~DUPLICATE\, u0|nios_7seg|data_out[10]~DUPLICATE, uartsw, 1
instance = comp, \u0|nios_7seg|readdata[10]\, u0|nios_7seg|readdata[10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[10]\, u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[10]~feeder\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[10]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][10]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~18\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~18, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][10]~feeder\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][10]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][10]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[10]\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[10]\, u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[10], uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[26]\, u0|timer_0|counter_snapshot[26], uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[10]\, u0|timer_0|counter_snapshot[10], uartsw, 1
instance = comp, \u0|timer_0|read_mux_out[10]~24\, u0|timer_0|read_mux_out[10]~24, uartsw, 1
instance = comp, \u0|timer_0|readdata[10]\, u0|timer_0|readdata[10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[10]~feeder\, u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[10]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][10]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~10\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~10, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][10]~feeder\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][10]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][10]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[10]\, u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|out_data_buffer[10]\, u0|mm_interconnect_0|crosser_027|clock_xer|out_data_buffer[10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~70\, u0|mm_interconnect_0|rsp_mux|src_data[10]~70, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[10]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[10]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[10]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[10]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[10], uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[10]~feeder\, u0|nios_header_conn|data_out[10]~feeder, uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[10]\, u0|nios_header_conn|data_out[10], uartsw, 1
instance = comp, \u0|nios_header_conn|read_mux_out[10]\, u0|nios_header_conn|read_mux_out[10], uartsw, 1
instance = comp, \u0|nios_header_conn|readdata[10]\, u0|nios_header_conn|readdata[10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[10]\, u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[10]~feeder\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[10]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][10]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~22\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~22, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][10]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[10]\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[10]\, u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[10]~feeder\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[10]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[10]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[10]~feeder\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[10]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[10]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[10], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[10]\, u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[10], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data~6\, u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data~6, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|readdata[10]\, u0|uart_0|the_nios_hps_system_uart_0_regs|readdata[10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[10]\, u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[10]~feeder\, u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[10]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[1][10]\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[1][10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem~10\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem~10, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[0][10]\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[0][10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[10]\, u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|out_data_buffer[10]\, u0|mm_interconnect_0|crosser_030|clock_xer|out_data_buffer[10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~68\, u0|mm_interconnect_0|rsp_mux|src_data[10]~68, uartsw, 1
instance = comp, \u0|jtag_uart_0|ien_AE~0\, u0|jtag_uart_0|ien_AE~0, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|jupdate\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|jupdate, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|jupdate1\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|jupdate1, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|jupdate2\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|jupdate2, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|always2~1\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|always2~1, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10], uartsw, 1
instance = comp, \u0|jtag_uart_0|ac~0\, u0|jtag_uart_0|ac~0, uartsw, 1
instance = comp, \u0|jtag_uart_0|ac\, u0|jtag_uart_0|ac, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[10]~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[10]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][10]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~16\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~16, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][10]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[10]\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[10]~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[10]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[10]\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[10]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[10]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[10]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[10]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[10]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[10]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[10], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold[10]\, u0|i2c_0|u_csr|sda_hold[10], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_high[10]\, u0|i2c_0|u_csr|scl_high[10], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_low[10]~DUPLICATE\, u0|i2c_0|u_csr|scl_low[10]~DUPLICATE, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[10]\, u0|i2c_0|u_csr|readdata_nxt[10], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata_dly2[10]\, u0|i2c_0|u_csr|readdata_dly2[10], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata[10]~10\, u0|i2c_0|u_csr|readdata[10]~10, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[10]~feeder\, u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[10]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[2][10]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[2][10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem~10\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem~10, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][10]~feeder\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][10]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][10]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[0][10]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[0][10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[10]\, u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[10]\, u0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~69\, u0|mm_interconnect_0|rsp_mux|src_data[10]~69, uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~71\, u0|mm_interconnect_0|rsp_mux|src_data[10]~71, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte1_data_nxt[2]~10\, u0|nios2_qsys_0|av_ld_byte1_data_nxt[2]~10, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte1_data[2]\, u0|nios2_qsys_0|av_ld_byte1_data[2], uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_rf_wr_data[10]~22\, u0|nios2_qsys_0|W_rf_wr_data[10]~22, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src1[1]~33\, u0|nios2_qsys_0|R_src1[1]~33, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src1[1]\, u0|nios2_qsys_0|E_src1[1], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_logic_result[1]~31\, u0|nios2_qsys_0|E_logic_result[1]~31, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result[1]\, u0|nios2_qsys_0|E_shift_rot_result[1], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_alu_result[1]~28\, u0|nios2_qsys_0|E_alu_result[1]~28, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_alu_result[1]\, u0|nios2_qsys_0|W_alu_result[1], uartsw, 1
instance = comp, \u0|nios2_qsys_0|LessThan0~0\, u0|nios2_qsys_0|LessThan0~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte2_data[1]\, u0|nios2_qsys_0|av_ld_byte2_data[1], uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte1_data_nxt[1]~5\, u0|nios2_qsys_0|av_ld_byte1_data_nxt[1]~5, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[9]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[9]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[9]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[9]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[9], uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[9]\, u0|nios_header_conn|data_out[9], uartsw, 1
instance = comp, \u0|nios_header_conn|read_mux_out[9]\, u0|nios_header_conn|read_mux_out[9], uartsw, 1
instance = comp, \u0|nios_header_conn|readdata[9]\, u0|nios_header_conn|readdata[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[9]\, u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[9]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][9]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~23\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~23, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][9]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[9]\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[9]\, u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[9]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[9]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[9]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[9]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[9], uartsw, 1
instance = comp, \u0|nios_7seg|data_out[9]\, u0|nios_7seg|data_out[9], uartsw, 1
instance = comp, \u0|nios_7seg|readdata[9]\, u0|nios_7seg|readdata[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[9]\, u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[9]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][9]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~19\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~19, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][9]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[9]\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[9]\, u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~73\, u0|mm_interconnect_0|rsp_mux|src_data[9]~73, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[9]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[9]\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[9]\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[9], uartsw, 1
instance = comp, \u0|jtag_uart_0|ien_AE\, u0|jtag_uart_0|ien_AE, uartsw, 1
instance = comp, \u0|jtag_uart_0|LessThan0~0\, u0|jtag_uart_0|LessThan0~0, uartsw, 1
instance = comp, \u0|jtag_uart_0|LessThan0~1\, u0|jtag_uart_0|LessThan0~1, uartsw, 1
instance = comp, \u0|jtag_uart_0|fifo_AE\, u0|jtag_uart_0|fifo_AE, uartsw, 1
instance = comp, \u0|jtag_uart_0|av_readdata[9]\, u0|jtag_uart_0|av_readdata[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[9]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][9]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~17\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~17, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][9]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][9]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][9]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[9]\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[9]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[9]\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~75\, u0|mm_interconnect_0|rsp_mux|src_data[9]~75, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[9]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[9]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[9]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[9], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold[9]\, u0|i2c_0|u_csr|sda_hold[9], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_high[9]\, u0|i2c_0|u_csr|scl_high[9], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_low[9]\, u0|i2c_0|u_csr|scl_low[9], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[9]\, u0|i2c_0|u_csr|readdata_nxt[9], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata_dly2[9]\, u0|i2c_0|u_csr|readdata_dly2[9], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata[9]~11\, u0|i2c_0|u_csr|readdata[9]~11, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[9]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[2][9]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[2][9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem~11\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem~11, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][9]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[0][9]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[0][9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[9]\, u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[9]\, u0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[9]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[9]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[9], uartsw, 1
instance = comp, \u0|nios_leds|data_out[9]~feeder\, u0|nios_leds|data_out[9]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_translator|wait_latency_counter[1]~DUPLICATE\, u0|mm_interconnect_0|nios_leds_s1_translator|wait_latency_counter[1]~DUPLICATE, uartsw, 1
instance = comp, \u0|nios_leds|always0~1\, u0|nios_leds|always0~1, uartsw, 1
instance = comp, \u0|nios_leds|data_out[9]\, u0|nios_leds|data_out[9], uartsw, 1
instance = comp, \u0|nios_leds|readdata[9]\, u0|nios_leds|readdata[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_translator|av_readdata_pre[9]\, u0|mm_interconnect_0|nios_leds_s1_translator|av_readdata_pre[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[9]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[1][9]\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[1][9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem~5\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem~5, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][9]~feeder\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][9]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|always0~0\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|always0~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][9]\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|always4~0\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|always4~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_019|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_019|clock_xer|take_in_data, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[9]\, u0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_019|clock_xer|out_data_buffer[9]\, u0|mm_interconnect_0|crosser_019|clock_xer|out_data_buffer[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~76\, u0|mm_interconnect_0|rsp_mux|src_data[9]~76, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[7]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[7], uartsw, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[7]\, u0|spi_0|endofpacketvalue_reg[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[6]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[6], uartsw, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[6]\, u0|spi_0|endofpacketvalue_reg[6], uartsw, 1
instance = comp, \u0|spi_0|EOP~4\, u0|spi_0|EOP~4, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[1]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[1]~DUPLICATE\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[1]~DUPLICATE, uartsw, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[1]~feeder\, u0|spi_0|endofpacketvalue_reg[1]~feeder, uartsw, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[1]\, u0|spi_0|endofpacketvalue_reg[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[0]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[0], uartsw, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[0]~feeder\, u0|spi_0|endofpacketvalue_reg[0]~feeder, uartsw, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[0]\, u0|spi_0|endofpacketvalue_reg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[2], uartsw, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[2]\, u0|spi_0|endofpacketvalue_reg[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[1], uartsw, 1
instance = comp, \u0|spi_0|EOP~6\, u0|spi_0|EOP~6, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[4]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[4], uartsw, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[4]~feeder\, u0|spi_0|endofpacketvalue_reg[4]~feeder, uartsw, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[4]\, u0|spi_0|endofpacketvalue_reg[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[5], uartsw, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[5]\, u0|spi_0|endofpacketvalue_reg[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[3], uartsw, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[3]\, u0|spi_0|endofpacketvalue_reg[3], uartsw, 1
instance = comp, \u0|spi_0|EOP~5\, u0|spi_0|EOP~5, uartsw, 1
instance = comp, \u0|spi_0|EOP~7\, u0|spi_0|EOP~7, uartsw, 1
instance = comp, \u0|spi_0|Equal0~0\, u0|spi_0|Equal0~0, uartsw, 1
instance = comp, \u0|spi_0|status_wr_strobe\, u0|spi_0|status_wr_strobe, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[8]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[8]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[8]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[8]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[8], uartsw, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[8]~feeder\, u0|spi_0|endofpacketvalue_reg[8]~feeder, uartsw, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[8]\, u0|spi_0|endofpacketvalue_reg[8], uartsw, 1
instance = comp, \u0|spi_0|EOP~8\, u0|spi_0|EOP~8, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[9]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[9]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[9]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[9], uartsw, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[9]\, u0|spi_0|endofpacketvalue_reg[9], uartsw, 1
instance = comp, \u0|spi_0|EOP~9\, u0|spi_0|EOP~9, uartsw, 1
instance = comp, \~GND\, ~GND, uartsw, 1
instance = comp, \u0|spi_0|shift_reg[0]~feeder\, u0|spi_0|shift_reg[0]~feeder, uartsw, 1
instance = comp, \u0|spi_0|tx_holding_reg[0]~feeder\, u0|spi_0|tx_holding_reg[0]~feeder, uartsw, 1
instance = comp, \u0|spi_0|write_tx_holding\, u0|spi_0|write_tx_holding, uartsw, 1
instance = comp, \u0|spi_0|tx_holding_reg[0]\, u0|spi_0|tx_holding_reg[0], uartsw, 1
instance = comp, \u0|spi_0|Equal2~2\, u0|spi_0|Equal2~2, uartsw, 1
instance = comp, \u0|spi_0|SCLK_reg~0\, u0|spi_0|SCLK_reg~0, uartsw, 1
instance = comp, \u0|spi_0|SCLK_reg\, u0|spi_0|SCLK_reg, uartsw, 1
instance = comp, \u0|spi_0|shift_reg~0\, u0|spi_0|shift_reg~0, uartsw, 1
instance = comp, \u0|spi_0|shift_reg[6]~1\, u0|spi_0|shift_reg[6]~1, uartsw, 1
instance = comp, \u0|spi_0|shift_reg[0]~DUPLICATE\, u0|spi_0|shift_reg[0]~DUPLICATE, uartsw, 1
instance = comp, \u0|spi_0|shift_reg[1]~feeder\, u0|spi_0|shift_reg[1]~feeder, uartsw, 1
instance = comp, \u0|spi_0|tx_holding_reg[1]~feeder\, u0|spi_0|tx_holding_reg[1]~feeder, uartsw, 1
instance = comp, \u0|spi_0|tx_holding_reg[1]\, u0|spi_0|tx_holding_reg[1], uartsw, 1
instance = comp, \u0|spi_0|shift_reg[1]\, u0|spi_0|shift_reg[1], uartsw, 1
instance = comp, \u0|spi_0|shift_reg[2]~feeder\, u0|spi_0|shift_reg[2]~feeder, uartsw, 1
instance = comp, \u0|spi_0|tx_holding_reg[2]\, u0|spi_0|tx_holding_reg[2], uartsw, 1
instance = comp, \u0|spi_0|shift_reg[2]\, u0|spi_0|shift_reg[2], uartsw, 1
instance = comp, \u0|spi_0|shift_reg[3]~feeder\, u0|spi_0|shift_reg[3]~feeder, uartsw, 1
instance = comp, \u0|spi_0|tx_holding_reg[3]~feeder\, u0|spi_0|tx_holding_reg[3]~feeder, uartsw, 1
instance = comp, \u0|spi_0|tx_holding_reg[3]\, u0|spi_0|tx_holding_reg[3], uartsw, 1
instance = comp, \u0|spi_0|shift_reg[3]\, u0|spi_0|shift_reg[3], uartsw, 1
instance = comp, \u0|spi_0|shift_reg[4]~feeder\, u0|spi_0|shift_reg[4]~feeder, uartsw, 1
instance = comp, \u0|spi_0|tx_holding_reg[4]~feeder\, u0|spi_0|tx_holding_reg[4]~feeder, uartsw, 1
instance = comp, \u0|spi_0|tx_holding_reg[4]\, u0|spi_0|tx_holding_reg[4], uartsw, 1
instance = comp, \u0|spi_0|shift_reg[4]\, u0|spi_0|shift_reg[4], uartsw, 1
instance = comp, \u0|spi_0|shift_reg[5]~feeder\, u0|spi_0|shift_reg[5]~feeder, uartsw, 1
instance = comp, \u0|spi_0|tx_holding_reg[5]\, u0|spi_0|tx_holding_reg[5], uartsw, 1
instance = comp, \u0|spi_0|shift_reg[5]\, u0|spi_0|shift_reg[5], uartsw, 1
instance = comp, \u0|spi_0|shift_reg[6]~feeder\, u0|spi_0|shift_reg[6]~feeder, uartsw, 1
instance = comp, \u0|spi_0|tx_holding_reg[6]~feeder\, u0|spi_0|tx_holding_reg[6]~feeder, uartsw, 1
instance = comp, \u0|spi_0|tx_holding_reg[6]\, u0|spi_0|tx_holding_reg[6], uartsw, 1
instance = comp, \u0|spi_0|shift_reg[6]\, u0|spi_0|shift_reg[6], uartsw, 1
instance = comp, \u0|spi_0|rx_holding_reg[6]~feeder\, u0|spi_0|rx_holding_reg[6]~feeder, uartsw, 1
instance = comp, \u0|spi_0|rx_holding_reg[6]\, u0|spi_0|rx_holding_reg[6], uartsw, 1
instance = comp, \u0|spi_0|shift_reg[7]~feeder\, u0|spi_0|shift_reg[7]~feeder, uartsw, 1
instance = comp, \u0|spi_0|tx_holding_reg[7]~feeder\, u0|spi_0|tx_holding_reg[7]~feeder, uartsw, 1
instance = comp, \u0|spi_0|tx_holding_reg[7]\, u0|spi_0|tx_holding_reg[7], uartsw, 1
instance = comp, \u0|spi_0|shift_reg[7]\, u0|spi_0|shift_reg[7], uartsw, 1
instance = comp, \u0|spi_0|rx_holding_reg[7]~feeder\, u0|spi_0|rx_holding_reg[7]~feeder, uartsw, 1
instance = comp, \u0|spi_0|rx_holding_reg[7]\, u0|spi_0|rx_holding_reg[7], uartsw, 1
instance = comp, \u0|spi_0|EOP~0\, u0|spi_0|EOP~0, uartsw, 1
instance = comp, \u0|spi_0|rx_holding_reg[3]~feeder\, u0|spi_0|rx_holding_reg[3]~feeder, uartsw, 1
instance = comp, \u0|spi_0|rx_holding_reg[3]\, u0|spi_0|rx_holding_reg[3], uartsw, 1
instance = comp, \u0|spi_0|rx_holding_reg[4]\, u0|spi_0|rx_holding_reg[4], uartsw, 1
instance = comp, \u0|spi_0|EOP~2\, u0|spi_0|EOP~2, uartsw, 1
instance = comp, \u0|spi_0|shift_reg[0]\, u0|spi_0|shift_reg[0], uartsw, 1
instance = comp, \u0|spi_0|rx_holding_reg[0]\, u0|spi_0|rx_holding_reg[0], uartsw, 1
instance = comp, \u0|spi_0|rx_holding_reg[1]\, u0|spi_0|rx_holding_reg[1], uartsw, 1
instance = comp, \u0|spi_0|rx_holding_reg[2]\, u0|spi_0|rx_holding_reg[2], uartsw, 1
instance = comp, \u0|spi_0|EOP~1\, u0|spi_0|EOP~1, uartsw, 1
instance = comp, \u0|spi_0|rx_holding_reg[5]\, u0|spi_0|rx_holding_reg[5], uartsw, 1
instance = comp, \u0|spi_0|EOP~3\, u0|spi_0|EOP~3, uartsw, 1
instance = comp, \u0|spi_0|rd_strobe\, u0|spi_0|rd_strobe, uartsw, 1
instance = comp, \u0|spi_0|p1_rd_strobe~1\, u0|spi_0|p1_rd_strobe~1, uartsw, 1
instance = comp, \u0|spi_0|p1_data_rd_strobe~0\, u0|spi_0|p1_data_rd_strobe~0, uartsw, 1
instance = comp, \u0|spi_0|EOP~10\, u0|spi_0|EOP~10, uartsw, 1
instance = comp, \u0|spi_0|EOP\, u0|spi_0|EOP, uartsw, 1
instance = comp, \u0|spi_0|iEOP_reg~feeder\, u0|spi_0|iEOP_reg~feeder, uartsw, 1
instance = comp, \u0|spi_0|iEOP_reg\, u0|spi_0|iEOP_reg, uartsw, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[9]~feeder\, u0|spi_0|spi_slave_select_holding_reg[9]~feeder, uartsw, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[9]\, u0|spi_0|spi_slave_select_holding_reg[9], uartsw, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[9]\, u0|spi_0|spi_slave_select_reg[9], uartsw, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[9]~21\, u0|spi_0|p1_data_to_cpu[9]~21, uartsw, 1
instance = comp, \u0|spi_0|data_to_cpu[9]\, u0|spi_0|data_to_cpu[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[9]\, u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[9]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[1][9]\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[1][9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem~11\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem~11, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][9]~feeder\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][9]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][9]\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[9]\, u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|out_data_buffer[9]\, u0|mm_interconnect_0|crosser_031|clock_xer|out_data_buffer[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[9]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[9]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[9]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[9], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[9]\, u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[9], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|Equal0~0\, u0|uart_0|the_nios_hps_system_uart_0_regs|Equal0~0, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|control_wr_strobe\, u0|uart_0|the_nios_hps_system_uart_0_regs|control_wr_strobe, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|control_reg[9]\, u0|uart_0|the_nios_hps_system_uart_0_regs|control_reg[9], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data[9]\, u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data[9], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|readdata[9]\, u0|uart_0|the_nios_hps_system_uart_0_regs|readdata[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[9]~feeder\, u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[9]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[9]\, u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[9]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[1][9]\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[1][9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem~11\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem~11, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[0][9]\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[0][9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[9]\, u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|out_data_buffer[9]\, u0|mm_interconnect_0|crosser_030|clock_xer|out_data_buffer[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~72\, u0|mm_interconnect_0|rsp_mux|src_data[9]~72, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[38]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[38]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[38]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[38], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[38]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[38]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[38]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[38], uartsw, 1
instance = comp, \SW[9]~input\, SW[9]~input, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[39]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[39], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[39]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[39], uartsw, 1
instance = comp, \u0|nios_switches|read_mux_out[9]\, u0|nios_switches|read_mux_out[9], uartsw, 1
instance = comp, \u0|nios_switches|readdata[9]\, u0|nios_switches|readdata[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_translator|av_readdata_pre[9]\, u0|mm_interconnect_0|nios_switches_s1_translator|av_readdata_pre[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_020|clock_xer|in_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_020|clock_xer|in_data_buffer[9]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem_used[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem_used[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE\, u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[67]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[67]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[67]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[67], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[67]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[67], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[66]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[66]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[66]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[66], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[66]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[66]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[66]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[66], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[65]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[65], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[65]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[65], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[108]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[108]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[108]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[108]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent|rf_source_valid~0\, u0|mm_interconnect_0|nios_switches_s1_agent|rf_source_valid~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent|m0_write~0\, u0|mm_interconnect_0|nios_switches_s1_agent|m0_write~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rsp_fifo|mem[1][108]\, u0|mm_interconnect_0|nios_switches_s1_agent_rsp_fifo|mem[1][108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|nios_switches_s1_agent_rsp_fifo|mem~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rsp_fifo|mem[0][108]~1\, u0|mm_interconnect_0|nios_switches_s1_agent_rsp_fifo|mem[0][108]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rsp_fifo|mem[0][108]\, u0|mm_interconnect_0|nios_switches_s1_agent_rsp_fifo|mem[0][108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent|uncompressor|sink_ready~0\, u0|mm_interconnect_0|nios_switches_s1_agent|uncompressor|sink_ready~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rsp_fifo|mem_used[1]~1\, u0|mm_interconnect_0|nios_switches_s1_agent_rsp_fifo|mem_used[1]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|nios_switches_s1_agent_rsp_fifo|mem_used[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped~0\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_translator|wait_latency_counter[1]~0\, u0|mm_interconnect_0|nios_switches_s1_translator|wait_latency_counter[1]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_translator|wait_latency_counter~2\, u0|mm_interconnect_0|nios_switches_s1_translator|wait_latency_counter~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|nios_switches_s1_translator|wait_latency_counter[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_translator|wait_latency_counter[1]~1\, u0|mm_interconnect_0|nios_switches_s1_translator|wait_latency_counter[1]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_translator|wait_latency_counter~3\, u0|mm_interconnect_0|nios_switches_s1_translator|wait_latency_counter~3, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|nios_switches_s1_translator|wait_latency_counter[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_taken~0\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_taken~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rsp_fifo|mem_used[0]~0\, u0|mm_interconnect_0|nios_switches_s1_agent_rsp_fifo|mem_used[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|nios_switches_s1_agent_rsp_fifo|mem_used[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|read~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem_used[1]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem_used[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[1][9]\, u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[1][9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem~5\, u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem~5, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[0][9]~feeder\, u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[0][9]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|always0~0\, u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|always0~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[0][9]\, u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[0][9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|always4~0\, u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|always4~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_020|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_020|clock_xer|take_in_data, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_020|clock_xer|in_data_buffer[9]\, u0|mm_interconnect_0|crosser_020|clock_xer|in_data_buffer[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_020|clock_xer|out_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_020|clock_xer|out_data_buffer[9]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_020|clock_xer|out_data_buffer[9]\, u0|mm_interconnect_0|crosser_020|clock_xer|out_data_buffer[9], uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[25]~feeder\, u0|timer_0|counter_snapshot[25]~feeder, uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[25]\, u0|timer_0|counter_snapshot[25], uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[9]~4\, u0|timer_0|counter_snapshot[9]~4, uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[9]\, u0|timer_0|counter_snapshot[9], uartsw, 1
instance = comp, \u0|timer_0|read_mux_out[9]~20\, u0|timer_0|read_mux_out[9]~20, uartsw, 1
instance = comp, \u0|timer_0|readdata[9]\, u0|timer_0|readdata[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[9]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][9]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~11\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~11, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][9]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[9]\, u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|out_data_buffer[9]\, u0|mm_interconnect_0|crosser_027|clock_xer|out_data_buffer[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~74\, u0|mm_interconnect_0|rsp_mux|src_data[9]~74, uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~77\, u0|mm_interconnect_0|rsp_mux|src_data[9]~77, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte1_data_nxt[1]~6\, u0|nios2_qsys_0|av_ld_byte1_data_nxt[1]~6, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte1_data[1]\, u0|nios2_qsys_0|av_ld_byte1_data[1], uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_rf_wr_data[9]~23\, u0|nios2_qsys_0|W_rf_wr_data[9]~23, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[15]\, u0|nios2_qsys_0|d_writedata[15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~12\, u0|mm_interconnect_0|cmd_mux_003|src_payload~12, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[15]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[15], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~11\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~11, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[14]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~13\, u0|mm_interconnect_0|cmd_mux_003|src_payload~13, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[14]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[14], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~12\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~12, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[30]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[30], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[30]~feeder\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[30]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[30]\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[30], uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_iw[30]~20\, u0|nios2_qsys_0|F_iw[30]~20, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_iw[30]\, u0|nios2_qsys_0|D_iw[30], uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src1[8]~5\, u0|nios2_qsys_0|R_src1[8]~5, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src1[8]\, u0|nios2_qsys_0|E_src1[8], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[8]\, u0|nios2_qsys_0|E_src2[8], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_logic_result[8]~3\, u0|nios2_qsys_0|E_logic_result[8]~3, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_alu_result[8]~4\, u0|nios2_qsys_0|E_alu_result[8]~4, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_alu_result[8]\, u0|nios2_qsys_0|W_alu_result[8], uartsw, 1
instance = comp, \u0|spi_0|iE_reg\, u0|spi_0|iE_reg, uartsw, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[8]\, u0|spi_0|spi_slave_select_holding_reg[8], uartsw, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[8]\, u0|spi_0|spi_slave_select_reg[8], uartsw, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[8]~6\, u0|spi_0|p1_data_to_cpu[8]~6, uartsw, 1
instance = comp, \u0|spi_0|TOE~0\, u0|spi_0|TOE~0, uartsw, 1
instance = comp, \u0|spi_0|TOE\, u0|spi_0|TOE, uartsw, 1
instance = comp, \u0|spi_0|data_rd_strobe\, u0|spi_0|data_rd_strobe, uartsw, 1
instance = comp, \u0|spi_0|RRDY~0\, u0|spi_0|RRDY~0, uartsw, 1
instance = comp, \u0|spi_0|RRDY\, u0|spi_0|RRDY, uartsw, 1
instance = comp, \u0|spi_0|ROE~0\, u0|spi_0|ROE~0, uartsw, 1
instance = comp, \u0|spi_0|ROE\, u0|spi_0|ROE, uartsw, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[8]~7\, u0|spi_0|p1_data_to_cpu[8]~7, uartsw, 1
instance = comp, \u0|spi_0|data_to_cpu[8]\, u0|spi_0|data_to_cpu[8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[8]\, u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[8]~feeder\, u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[8]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[1][8]\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[1][8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem~3\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem~3, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][8]\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[8]\, u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|out_data_buffer[8]~feeder\, u0|mm_interconnect_0|crosser_031|clock_xer|out_data_buffer[8]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|out_data_buffer[8]\, u0|mm_interconnect_0|crosser_031|clock_xer|out_data_buffer[8], uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte1_data_nxt[0]~0\, u0|nios2_qsys_0|av_ld_byte1_data_nxt[0]~0, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE, uartsw, 1
instance = comp, \u0|jtag_uart_0|Add0~21\, u0|jtag_uart_0|Add0~21, uartsw, 1
instance = comp, \u0|jtag_uart_0|Add0~25\, u0|jtag_uart_0|Add0~25, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE, uartsw, 1
instance = comp, \u0|jtag_uart_0|Add0~17\, u0|jtag_uart_0|Add0~17, uartsw, 1
instance = comp, \u0|jtag_uart_0|LessThan1~0\, u0|jtag_uart_0|LessThan1~0, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE, uartsw, 1
instance = comp, \u0|jtag_uart_0|Add0~1\, u0|jtag_uart_0|Add0~1, uartsw, 1
instance = comp, \u0|jtag_uart_0|Add0~5\, u0|jtag_uart_0|Add0~5, uartsw, 1
instance = comp, \u0|jtag_uart_0|Add0~9\, u0|jtag_uart_0|Add0~9, uartsw, 1
instance = comp, \u0|jtag_uart_0|Add0~13\, u0|jtag_uart_0|Add0~13, uartsw, 1
instance = comp, \u0|jtag_uart_0|LessThan1~1\, u0|jtag_uart_0|LessThan1~1, uartsw, 1
instance = comp, \u0|jtag_uart_0|fifo_AF\, u0|jtag_uart_0|fifo_AF, uartsw, 1
instance = comp, \u0|jtag_uart_0|pause_irq~0\, u0|jtag_uart_0|pause_irq~0, uartsw, 1
instance = comp, \u0|jtag_uart_0|pause_irq\, u0|jtag_uart_0|pause_irq, uartsw, 1
instance = comp, \u0|jtag_uart_0|ien_AF~feeder\, u0|jtag_uart_0|ien_AF~feeder, uartsw, 1
instance = comp, \u0|jtag_uart_0|ien_AF\, u0|jtag_uart_0|ien_AF, uartsw, 1
instance = comp, \u0|jtag_uart_0|av_readdata[8]~0\, u0|jtag_uart_0|av_readdata[8]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[8]~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[8]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][8]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~3\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~3, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][8]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][8]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][8]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[8]\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[8]\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[8], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_low[8]~feeder\, u0|i2c_0|u_csr|scl_low[8]~feeder, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_low[8]\, u0|i2c_0|u_csr|scl_low[8], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_high[8]\, u0|i2c_0|u_csr|scl_high[8], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold[8]~feeder\, u0|i2c_0|u_csr|sda_hold[8]~feeder, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold[8]\, u0|i2c_0|u_csr|sda_hold[8], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[8]\, u0|i2c_0|u_csr|readdata_nxt[8], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata_dly2[8]\, u0|i2c_0|u_csr|readdata_dly2[8], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata[8]~3\, u0|i2c_0|u_csr|readdata[8]~3, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[8]~feeder\, u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[8]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[2][8]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[2][8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem~3\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem~3, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][8]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[0][8]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[0][8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[8]\, u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[8]\, u0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_019|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_019|clock_xer|out_data_toggle_flopped, uartsw, 1
instance = comp, \SW[8]~input\, SW[8]~input, uartsw, 1
instance = comp, \u0|nios_switches|read_mux_out[8]\, u0|nios_switches|read_mux_out[8], uartsw, 1
instance = comp, \u0|nios_switches|readdata[8]\, u0|nios_switches|readdata[8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_translator|av_readdata_pre[8]~feeder\, u0|mm_interconnect_0|nios_switches_s1_translator|av_readdata_pre[8]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_translator|av_readdata_pre[8]\, u0|mm_interconnect_0|nios_switches_s1_translator|av_readdata_pre[8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_020|clock_xer|in_data_buffer[8]~feeder\, u0|mm_interconnect_0|crosser_020|clock_xer|in_data_buffer[8]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[1][8]\, u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[1][8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem~3\, u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem~3, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[0][8]~feeder\, u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[0][8]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[0][8]\, u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[0][8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_020|clock_xer|in_data_buffer[8]\, u0|mm_interconnect_0|crosser_020|clock_xer|in_data_buffer[8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_020|clock_xer|out_data_buffer[8]\, u0|mm_interconnect_0|crosser_020|clock_xer|out_data_buffer[8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[8]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[8]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[8], uartsw, 1
instance = comp, \u0|nios_leds|data_out[8]~feeder\, u0|nios_leds|data_out[8]~feeder, uartsw, 1
instance = comp, \u0|nios_leds|data_out[8]\, u0|nios_leds|data_out[8], uartsw, 1
instance = comp, \u0|nios_leds|readdata[8]\, u0|nios_leds|readdata[8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_translator|av_readdata_pre[8]\, u0|mm_interconnect_0|nios_leds_s1_translator|av_readdata_pre[8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[8]~feeder\, u0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[8]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[1][8]\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[1][8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem~3\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem~3, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][8]~feeder\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][8]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][8]\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[8]\, u0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_019|clock_xer|out_data_buffer[8]\, u0|mm_interconnect_0|crosser_019|clock_xer|out_data_buffer[8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~37\, u0|mm_interconnect_0|rsp_mux|src_data[8]~37, uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~38\, u0|mm_interconnect_0|rsp_mux|src_data[8]~38, uartsw, 1
instance = comp, \u0|timer_0|internal_counter[24]~DUPLICATE\, u0|timer_0|internal_counter[24]~DUPLICATE, uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[24]\, u0|timer_0|counter_snapshot[24], uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[8]~1\, u0|timer_0|counter_snapshot[8]~1, uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[8]\, u0|timer_0|counter_snapshot[8], uartsw, 1
instance = comp, \u0|timer_0|read_mux_out[8]~52\, u0|timer_0|read_mux_out[8]~52, uartsw, 1
instance = comp, \u0|timer_0|readdata[8]\, u0|timer_0|readdata[8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[8]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[8]~feeder\, u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[8]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][8]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~3\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~3, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][8]~feeder\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][8]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][8]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[8]\, u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|out_data_buffer[8]~feeder\, u0|mm_interconnect_0|crosser_027|clock_xer|out_data_buffer[8]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|out_data_buffer[8]\, u0|mm_interconnect_0|crosser_027|clock_xer|out_data_buffer[8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[8]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[8]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[8]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[8]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[8]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[8]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[8], uartsw, 1
instance = comp, \u0|nios_7seg|data_out[8]\, u0|nios_7seg|data_out[8], uartsw, 1
instance = comp, \u0|nios_7seg|readdata[8]\, u0|nios_7seg|readdata[8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[8]\, u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[8]~feeder\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[8]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][8]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~3\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~3, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][8]~feeder\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][8]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][8]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[8]\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[8]\, u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~36\, u0|mm_interconnect_0|rsp_mux|src_data[8]~36, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[8]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[8]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[8], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[8]~4\, u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[8]~4, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[8]\, u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[8], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|Equal4~0\, u0|uart_0|the_nios_hps_system_uart_0_regs|Equal4~0, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|status_wr_strobe\, u0|uart_0|the_nios_hps_system_uart_0_regs|status_wr_strobe, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|the_altera_std_synchronizer|din_s1~0\, u0|uart_0|the_nios_hps_system_uart_0_rx|the_altera_std_synchronizer|din_s1~0, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|the_altera_std_synchronizer|din_s1~feeder\, u0|uart_0|the_nios_hps_system_uart_0_rx|the_altera_std_synchronizer|din_s1~feeder, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|the_altera_std_synchronizer|din_s1\, u0|uart_0|the_nios_hps_system_uart_0_rx|the_altera_std_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|the_altera_std_synchronizer|dreg[0]\, u0|uart_0|the_nios_hps_system_uart_0_rx|the_altera_std_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|delayed_unxsync_rxdxx1\, u0|uart_0|the_nios_hps_system_uart_0_rx|delayed_unxsync_rxdxx1, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|always4~0\, u0|uart_0|the_nios_hps_system_uart_0_rx|always4~0, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|do_start_rx\, u0|uart_0|the_nios_hps_system_uart_0_rx|do_start_rx, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[10]~4\, u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[10]~4, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|rxd_edge\, u0|uart_0|the_nios_hps_system_uart_0_rx|rxd_edge, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[4]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[4], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[4]~2\, u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[4]~2, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[4]\, u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[5]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[5], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[5]~1\, u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[5]~1, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[5]\, u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[5], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[4]~DUPLICATE\, u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[4]~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[3]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[3]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[3], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[3]\, u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[1]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[1], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[1]~3\, u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[1]~3, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[1]\, u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[1], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|Add0~21\, u0|uart_0|the_nios_hps_system_uart_0_rx|Add0~21, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[0]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[0], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[0]\, u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[0], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter~5\, u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter~5, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[0]~DUPLICATE\, u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[0]~DUPLICATE, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|Add0~17\, u0|uart_0|the_nios_hps_system_uart_0_rx|Add0~17, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[2]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[2]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[2], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[2]\, u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[2], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter~4\, u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter~4, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[1]\, u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[1], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|Add0~13\, u0|uart_0|the_nios_hps_system_uart_0_rx|Add0~13, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter~3\, u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter~3, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[2]\, u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[2], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|Add0~9\, u0|uart_0|the_nios_hps_system_uart_0_rx|Add0~9, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter~2\, u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter~2, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[3]\, u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[3], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|Add0~5\, u0|uart_0|the_nios_hps_system_uart_0_rx|Add0~5, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter~1\, u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter~1, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[4]\, u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[7], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[7]~0\, u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[7]~0, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[7]\, u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[7], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[6]~DUPLICATE\, u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[6]~DUPLICATE, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|Add0~61\, u0|uart_0|the_nios_hps_system_uart_0_rx|Add0~61, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[6]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[6], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[6]\, u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[6], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter~15\, u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter~15, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[5]\, u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[5], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|Add0~57\, u0|uart_0|the_nios_hps_system_uart_0_rx|Add0~57, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter~14\, u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter~14, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[6]\, u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[6], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[9]~DUPLICATE\, u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[9]~DUPLICATE, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|Add0~53\, u0|uart_0|the_nios_hps_system_uart_0_rx|Add0~53, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter~13\, u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter~13, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[7]~DUPLICATE\, u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[7]~DUPLICATE, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|Add0~49\, u0|uart_0|the_nios_hps_system_uart_0_rx|Add0~49, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter~12\, u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter~12, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[8]~DUPLICATE\, u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[8]~DUPLICATE, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|Add0~45\, u0|uart_0|the_nios_hps_system_uart_0_rx|Add0~45, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter~11\, u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter~11, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[9]\, u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[9], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[8]\, u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[8], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[7]\, u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[7], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|Equal0~2\, u0|uart_0|the_nios_hps_system_uart_0_rx|Equal0~2, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[0]\, u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[0], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|Equal0~0\, u0|uart_0|the_nios_hps_system_uart_0_rx|Equal0~0, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[11]~DUPLICATE\, u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[11]~DUPLICATE, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|Add0~1\, u0|uart_0|the_nios_hps_system_uart_0_rx|Add0~1, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter~0\, u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter~0, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[10]~DUPLICATE\, u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[10]~DUPLICATE, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|Add0~41\, u0|uart_0|the_nios_hps_system_uart_0_rx|Add0~41, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter~10\, u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter~10, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[11]\, u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[11], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[14]~DUPLICATE\, u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[14]~DUPLICATE, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|Add0~37\, u0|uart_0|the_nios_hps_system_uart_0_rx|Add0~37, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter~9\, u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter~9, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[12]\, u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[12], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|Add0~33\, u0|uart_0|the_nios_hps_system_uart_0_rx|Add0~33, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter~8\, u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter~8, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[13]~DUPLICATE\, u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[13]~DUPLICATE, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|Add0~29\, u0|uart_0|the_nios_hps_system_uart_0_rx|Add0~29, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter~7\, u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter~7, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[14]\, u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[14], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[15]~DUPLICATE\, u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[15]~DUPLICATE, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|Add0~25\, u0|uart_0|the_nios_hps_system_uart_0_rx|Add0~25, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter~6\, u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter~6, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[15]\, u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[15], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[13]\, u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[13], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|Equal0~1\, u0|uart_0|the_nios_hps_system_uart_0_rx|Equal0~1, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[10]\, u0|uart_0|the_nios_hps_system_uart_0_rx|baud_rate_counter[10], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|Equal0~3\, u0|uart_0|the_nios_hps_system_uart_0_rx|Equal0~3, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|baud_clk_en~0\, u0|uart_0|the_nios_hps_system_uart_0_rx|baud_clk_en~0, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|baud_clk_en\, u0|uart_0|the_nios_hps_system_uart_0_rx|baud_clk_en, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]~0\, u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]~0, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[10]\, u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[10], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~5\, u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~5, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]\, u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~6\, u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~6, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]\, u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~1\, u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~1, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]\, u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~2\, u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~2, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]\, u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~7\, u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~7, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]\, u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~8\, u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~8, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]\, u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~9\, u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~9, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]\, u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~10\, u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~10, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]\, u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~3\, u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~3, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]\, u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~0\, u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~0, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]\, u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|delayed_unxrx_in_processxx3\, u0|uart_0|the_nios_hps_system_uart_0_rx|delayed_unxrx_in_processxx3, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|got_new_char\, u0|uart_0|the_nios_hps_system_uart_0_rx|got_new_char, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|WideOr0~0\, u0|uart_0|the_nios_hps_system_uart_0_rx|WideOr0~0, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]~DUPLICATE\, u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]~DUPLICATE, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]~DUPLICATE\, u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]~DUPLICATE, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]~DUPLICATE\, u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]~DUPLICATE, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|WideOr0~1\, u0|uart_0|the_nios_hps_system_uart_0_rx|WideOr0~1, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|WideOr0\, u0|uart_0|the_nios_hps_system_uart_0_rx|WideOr0, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|framing_error~0\, u0|uart_0|the_nios_hps_system_uart_0_rx|framing_error~0, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|is_parity_error~0\, u0|uart_0|the_nios_hps_system_uart_0_rx|is_parity_error~0, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|is_parity_error~1\, u0|uart_0|the_nios_hps_system_uart_0_rx|is_parity_error~1, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|parity_error~0\, u0|uart_0|the_nios_hps_system_uart_0_rx|parity_error~0, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|parity_error\, u0|uart_0|the_nios_hps_system_uart_0_rx|parity_error, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|break_detect~0\, u0|uart_0|the_nios_hps_system_uart_0_rx|break_detect~0, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|break_detect\, u0|uart_0|the_nios_hps_system_uart_0_rx|break_detect, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|tx_wr_strobe_onset~0\, u0|uart_0|the_nios_hps_system_uart_0_tx|tx_wr_strobe_onset~0, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|tx_data[7]~feeder\, u0|uart_0|the_nios_hps_system_uart_0_regs|tx_data[7]~feeder, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|tx_data[7]\, u0|uart_0|the_nios_hps_system_uart_0_regs|tx_data[7], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8]~feeder\, u0|uart_0|the_nios_hps_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8]~feeder, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|tx_data[3]\, u0|uart_0|the_nios_hps_system_uart_0_regs|tx_data[3], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|tx_data[0]\, u0|uart_0|the_nios_hps_system_uart_0_regs|tx_data[0], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|tx_data[1]\, u0|uart_0|the_nios_hps_system_uart_0_regs|tx_data[1], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|tx_data[2]\, u0|uart_0|the_nios_hps_system_uart_0_regs|tx_data[2], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|tx_data[5]~feeder\, u0|uart_0|the_nios_hps_system_uart_0_regs|tx_data[5]~feeder, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|tx_data[5]\, u0|uart_0|the_nios_hps_system_uart_0_regs|tx_data[5], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|tx_data[4]\, u0|uart_0|the_nios_hps_system_uart_0_regs|tx_data[4], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|tx_data[6]~feeder\, u0|uart_0|the_nios_hps_system_uart_0_regs|tx_data[6]~feeder, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|tx_data[6]\, u0|uart_0|the_nios_hps_system_uart_0_regs|tx_data[6], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|WideXor0~0\, u0|uart_0|the_nios_hps_system_uart_0_tx|WideXor0~0, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|WideXor0\, u0|uart_0|the_nios_hps_system_uart_0_tx|WideXor0, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]\, u0|uart_0|the_nios_hps_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]~feeder\, u0|uart_0|the_nios_hps_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]~feeder, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2]~feeder\, u0|uart_0|the_nios_hps_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2]~feeder, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3]~feeder\, u0|uart_0|the_nios_hps_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3]~feeder, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]~feeder\, u0|uart_0|the_nios_hps_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]~feeder, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5]~feeder\, u0|uart_0|the_nios_hps_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5]~feeder, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6]~feeder\, u0|uart_0|the_nios_hps_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6]~feeder, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7]~feeder\, u0|uart_0|the_nios_hps_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7]~feeder, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7]\, u0|uart_0|the_nios_hps_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6]\, u0|uart_0|the_nios_hps_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5]\, u0|uart_0|the_nios_hps_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]\, u0|uart_0|the_nios_hps_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3]\, u0|uart_0|the_nios_hps_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2]\, u0|uart_0|the_nios_hps_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]\, u0|uart_0|the_nios_hps_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0\, u0|uart_0|the_nios_hps_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]\, u0|uart_0|the_nios_hps_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|WideOr0~0\, u0|uart_0|the_nios_hps_system_uart_0_tx|WideOr0~0, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|Add0~21\, u0|uart_0|the_nios_hps_system_uart_0_tx|Add0~21, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|Equal0~0\, u0|uart_0|the_nios_hps_system_uart_0_tx|Equal0~0, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|Add0~5\, u0|uart_0|the_nios_hps_system_uart_0_tx|Add0~5, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|Add0~61\, u0|uart_0|the_nios_hps_system_uart_0_tx|Add0~61, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[8]~_wirecell\, u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[8]~_wirecell, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|baud_rate_counter[8]\, u0|uart_0|the_nios_hps_system_uart_0_tx|baud_rate_counter[8], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|Add0~53\, u0|uart_0|the_nios_hps_system_uart_0_tx|Add0~53, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|baud_rate_counter[9]\, u0|uart_0|the_nios_hps_system_uart_0_tx|baud_rate_counter[9], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|Add0~49\, u0|uart_0|the_nios_hps_system_uart_0_tx|Add0~49, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|baud_rate_counter[10]\, u0|uart_0|the_nios_hps_system_uart_0_tx|baud_rate_counter[10], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|Add0~1\, u0|uart_0|the_nios_hps_system_uart_0_tx|Add0~1, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|baud_rate_counter[11]\, u0|uart_0|the_nios_hps_system_uart_0_tx|baud_rate_counter[11], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|Add0~41\, u0|uart_0|the_nios_hps_system_uart_0_tx|Add0~41, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|baud_rate_counter[12]\, u0|uart_0|the_nios_hps_system_uart_0_tx|baud_rate_counter[12], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|Add0~37\, u0|uart_0|the_nios_hps_system_uart_0_tx|Add0~37, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|baud_rate_counter[13]\, u0|uart_0|the_nios_hps_system_uart_0_tx|baud_rate_counter[13], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|Add0~33\, u0|uart_0|the_nios_hps_system_uart_0_tx|Add0~33, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|baud_rate_counter[14]\, u0|uart_0|the_nios_hps_system_uart_0_tx|baud_rate_counter[14], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|Add0~29\, u0|uart_0|the_nios_hps_system_uart_0_tx|Add0~29, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|baud_rate_counter[15]\, u0|uart_0|the_nios_hps_system_uart_0_tx|baud_rate_counter[15], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|Equal0~1\, u0|uart_0|the_nios_hps_system_uart_0_tx|Equal0~1, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|baud_rate_counter[11]~DUPLICATE\, u0|uart_0|the_nios_hps_system_uart_0_tx|baud_rate_counter[11]~DUPLICATE, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|Equal0~2\, u0|uart_0|the_nios_hps_system_uart_0_tx|Equal0~2, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|always4~0\, u0|uart_0|the_nios_hps_system_uart_0_tx|always4~0, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|baud_rate_counter[0]\, u0|uart_0|the_nios_hps_system_uart_0_tx|baud_rate_counter[0], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|Add0~45\, u0|uart_0|the_nios_hps_system_uart_0_tx|Add0~45, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[1]~_wirecell\, u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[1]~_wirecell, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|baud_rate_counter[1]\, u0|uart_0|the_nios_hps_system_uart_0_tx|baud_rate_counter[1], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|Add0~25\, u0|uart_0|the_nios_hps_system_uart_0_tx|Add0~25, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|baud_rate_counter[2]\, u0|uart_0|the_nios_hps_system_uart_0_tx|baud_rate_counter[2], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|Add0~57\, u0|uart_0|the_nios_hps_system_uart_0_tx|Add0~57, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|baud_rate_counter[3]\, u0|uart_0|the_nios_hps_system_uart_0_tx|baud_rate_counter[3], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|Add0~17\, u0|uart_0|the_nios_hps_system_uart_0_tx|Add0~17, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[4]~_wirecell\, u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[4]~_wirecell, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|baud_rate_counter[4]\, u0|uart_0|the_nios_hps_system_uart_0_tx|baud_rate_counter[4], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|Add0~9\, u0|uart_0|the_nios_hps_system_uart_0_tx|Add0~9, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[5]~_wirecell\, u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[5]~_wirecell, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|baud_rate_counter[5]\, u0|uart_0|the_nios_hps_system_uart_0_tx|baud_rate_counter[5], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|Add0~13\, u0|uart_0|the_nios_hps_system_uart_0_tx|Add0~13, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|baud_rate_counter[6]\, u0|uart_0|the_nios_hps_system_uart_0_tx|baud_rate_counter[6], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[7]~_wirecell\, u0|uart_0|the_nios_hps_system_uart_0_regs|baud_divisor[7]~_wirecell, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|baud_rate_counter[7]\, u0|uart_0|the_nios_hps_system_uart_0_tx|baud_rate_counter[7], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|Equal0~3\, u0|uart_0|the_nios_hps_system_uart_0_tx|Equal0~3, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|baud_clk_en\, u0|uart_0|the_nios_hps_system_uart_0_tx|baud_clk_en, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3]~DUPLICATE\, u0|uart_0|the_nios_hps_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3]~DUPLICATE, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|WideOr0~1\, u0|uart_0|the_nios_hps_system_uart_0_tx|WideOr0~1, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1\, u0|uart_0|the_nios_hps_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[10]\, u0|uart_0|the_nios_hps_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[10], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]~DUPLICATE\, u0|uart_0|the_nios_hps_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]~DUPLICATE, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8]\, u0|uart_0|the_nios_hps_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|WideOr0\, u0|uart_0|the_nios_hps_system_uart_0_tx|WideOr0, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|tx_ready\, u0|uart_0|the_nios_hps_system_uart_0_tx|tx_ready, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|do_load_shifter~0\, u0|uart_0|the_nios_hps_system_uart_0_tx|do_load_shifter~0, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|do_load_shifter\, u0|uart_0|the_nios_hps_system_uart_0_tx|do_load_shifter, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|end_begintransfer~0\, u0|mm_interconnect_0|uart_0_s1_translator|end_begintransfer~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|end_begintransfer\, u0|mm_interconnect_0|uart_0_s1_translator|end_begintransfer, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|tx_ready~0\, u0|uart_0|the_nios_hps_system_uart_0_tx|tx_ready~0, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|tx_ready~DUPLICATE\, u0|uart_0|the_nios_hps_system_uart_0_tx|tx_ready~DUPLICATE, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|tx_overrun~0\, u0|uart_0|the_nios_hps_system_uart_0_tx|tx_overrun~0, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|tx_overrun\, u0|uart_0|the_nios_hps_system_uart_0_tx|tx_overrun, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|framing_error~1\, u0|uart_0|the_nios_hps_system_uart_0_rx|framing_error~1, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|framing_error\, u0|uart_0|the_nios_hps_system_uart_0_rx|framing_error, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|Equal2~0\, u0|uart_0|the_nios_hps_system_uart_0_regs|Equal2~0, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|rx_char_ready\, u0|uart_0|the_nios_hps_system_uart_0_rx|rx_char_ready, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|rx_char_ready~0\, u0|uart_0|the_nios_hps_system_uart_0_rx|rx_char_ready~0, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|rx_char_ready~DUPLICATE\, u0|uart_0|the_nios_hps_system_uart_0_rx|rx_char_ready~DUPLICATE, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|rx_overrun~0\, u0|uart_0|the_nios_hps_system_uart_0_rx|rx_overrun~0, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|rx_overrun\, u0|uart_0|the_nios_hps_system_uart_0_rx|rx_overrun, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|status_reg[8]\, u0|uart_0|the_nios_hps_system_uart_0_regs|status_reg[8], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|control_reg[8]\, u0|uart_0|the_nios_hps_system_uart_0_regs|control_reg[8], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data[8]\, u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data[8], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|readdata[8]\, u0|uart_0|the_nios_hps_system_uart_0_regs|readdata[8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[8]\, u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[8]~feeder\, u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[8]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[1][8]\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[1][8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem~3\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem~3, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[0][8]\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[0][8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[8]\, u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|out_data_buffer[8]\, u0|mm_interconnect_0|crosser_030|clock_xer|out_data_buffer[8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[8]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[8]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[8], uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[8]\, u0|nios_header_conn|data_out[8], uartsw, 1
instance = comp, \u0|nios_header_conn|read_mux_out[8]\, u0|nios_header_conn|read_mux_out[8], uartsw, 1
instance = comp, \u0|nios_header_conn|readdata[8]\, u0|nios_header_conn|readdata[8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[8]\, u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[8]~feeder\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[8]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][8]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~3\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~3, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][8]~feeder\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][8]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][8]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[8]\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[8]\, u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~35\, u0|mm_interconnect_0|rsp_mux|src_data[8]~35, uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~39\, u0|mm_interconnect_0|rsp_mux|src_data[8]~39, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte1_data_nxt[0]~34\, u0|nios2_qsys_0|av_ld_byte1_data_nxt[0]~34, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte1_data[0]\, u0|nios2_qsys_0|av_ld_byte1_data[0], uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_rf_wr_data[8]~3\, u0|nios2_qsys_0|W_rf_wr_data[8]~3, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[8]\, u0|nios2_qsys_0|d_writedata[8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[8]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[8]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[8]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[8]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[8], uartsw, 1
instance = comp, \u0|i2c_0|u_txfifo|the_dp_ram|auto_generated|ram_block1a0\, u0|i2c_0|u_txfifo|the_dp_ram|auto_generated|ram_block1a0, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector3~3\, u0|i2c_0|u_mstfsm|Selector3~3, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shifter[8]\, u0|i2c_0|u_txshifter|tx_shifter[8], uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|Selector0~0\, u0|i2c_0|u_rxshifter|Selector0~0, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shiftfsm_state.IDLE\, u0|i2c_0|u_rxshifter|rx_shiftfsm_state.IDLE, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector5~0\, u0|i2c_0|u_mstfsm|Selector5~0, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|mst_fsm_state.POP_TX_FIFO~DUPLICATE\, u0|i2c_0|u_mstfsm|mst_fsm_state.POP_TX_FIFO~DUPLICATE, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|stop_state.STOP_IDLE\, u0|i2c_0|u_condt_gen|stop_state.STOP_IDLE, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|Selector9~0\, u0|i2c_0|u_condt_gen|Selector9~0, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|stop_state.STOP_LOAD\, u0|i2c_0|u_condt_gen|stop_state.STOP_LOAD, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|Selector10~0\, u0|i2c_0|u_condt_gen|Selector10~0, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|stop_scl_low_cnt_en\, u0|i2c_0|u_condt_gen|stop_scl_low_cnt_en, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|stop_scl_low_cnt_complete_nxt\, u0|i2c_0|u_clk_cnt|stop_scl_low_cnt_complete_nxt, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|stop_scl_low_cnt_complete\, u0|i2c_0|u_clk_cnt|stop_scl_low_cnt_complete, uartsw, 1
instance = comp, \u0|i2c_0|u_spksupp|Add0~9\, u0|i2c_0|u_spksupp|Add0~9, uartsw, 1
instance = comp, \u0|i2c_0|u_spksupp|Add0~13\, u0|i2c_0|u_spksupp|Add0~13, uartsw, 1
instance = comp, \u0|i2c_0|u_spksupp|Add0~17\, u0|i2c_0|u_spksupp|Add0~17, uartsw, 1
instance = comp, \u0|i2c_0|u_spksupp|scl_spike_cnt[2]\, u0|i2c_0|u_spksupp|scl_spike_cnt[2], uartsw, 1
instance = comp, \u0|i2c_0|u_spksupp|Add0~21\, u0|i2c_0|u_spksupp|Add0~21, uartsw, 1
instance = comp, \u0|i2c_0|u_spksupp|scl_spike_cnt[3]\, u0|i2c_0|u_spksupp|scl_spike_cnt[3], uartsw, 1
instance = comp, \u0|i2c_0|u_spksupp|Add0~25\, u0|i2c_0|u_spksupp|Add0~25, uartsw, 1
instance = comp, \u0|i2c_0|u_spksupp|scl_spike_cnt[4]\, u0|i2c_0|u_spksupp|scl_spike_cnt[4], uartsw, 1
instance = comp, \u0|i2c_0|u_spksupp|Add0~29\, u0|i2c_0|u_spksupp|Add0~29, uartsw, 1
instance = comp, \u0|i2c_0|u_spksupp|scl_spike_cnt[5]\, u0|i2c_0|u_spksupp|scl_spike_cnt[5], uartsw, 1
instance = comp, \u0|i2c_0|u_spksupp|Add0~5\, u0|i2c_0|u_spksupp|Add0~5, uartsw, 1
instance = comp, \u0|i2c_0|u_spksupp|scl_spike_cnt[6]\, u0|i2c_0|u_spksupp|scl_spike_cnt[6], uartsw, 1
instance = comp, \u0|i2c_0|u_spksupp|scl_in_synced\, u0|i2c_0|u_spksupp|scl_in_synced, uartsw, 1
instance = comp, \u0|i2c_0|u_spksupp|Add0~1\, u0|i2c_0|u_spksupp|Add0~1, uartsw, 1
instance = comp, \u0|i2c_0|u_spksupp|scl_spike_cnt[7]\, u0|i2c_0|u_spksupp|scl_spike_cnt[7], uartsw, 1
instance = comp, \u0|i2c_0|u_spksupp|scl_clear_cnt~0\, u0|i2c_0|u_spksupp|scl_clear_cnt~0, uartsw, 1
instance = comp, \u0|i2c_0|u_spksupp|scl_spike_cnt[0]\, u0|i2c_0|u_spksupp|scl_spike_cnt[0], uartsw, 1
instance = comp, \u0|i2c_0|u_spksupp|scl_spike_cnt[1]\, u0|i2c_0|u_spksupp|scl_spike_cnt[1], uartsw, 1
instance = comp, \u0|i2c_0|u_spksupp|LessThan0~0\, u0|i2c_0|u_spksupp|LessThan0~0, uartsw, 1
instance = comp, \u0|i2c_0|u_spksupp|scl_int_next~0\, u0|i2c_0|u_spksupp|scl_int_next~0, uartsw, 1
instance = comp, \u0|i2c_0|u_spksupp|scl_int_reg\, u0|i2c_0|u_spksupp|scl_int_reg, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|stop_setup_cnt_en~0\, u0|i2c_0|u_condt_gen|stop_setup_cnt_en~0, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|stop_setup_cnt_en\, u0|i2c_0|u_condt_gen|stop_setup_cnt_en, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|stop_setup_cnt_complete_nxt\, u0|i2c_0|u_clk_cnt|stop_setup_cnt_complete_nxt, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|stop_setup_cnt_complete\, u0|i2c_0|u_clk_cnt|stop_setup_cnt_complete, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|Selector11~0\, u0|i2c_0|u_condt_gen|Selector11~0, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|stop_state.STOP_SETUP\, u0|i2c_0|u_condt_gen|stop_state.STOP_SETUP, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|Selector12~0\, u0|i2c_0|u_condt_gen|Selector12~0, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|stop_done\, u0|i2c_0|u_condt_gen|stop_done, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector9~1\, u0|i2c_0|u_mstfsm|Selector9~1, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|mst_tx_shift_done_gen_dly\, u0|i2c_0|u_txshifter|mst_tx_shift_done_gen_dly, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|mst_fsm_state.TX_BYTE\, u0|i2c_0|u_mstfsm|mst_fsm_state.TX_BYTE, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector4~0\, u0|i2c_0|u_mstfsm|Selector4~0, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector4~1\, u0|i2c_0|u_mstfsm|Selector4~1, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector11~0\, u0|i2c_0|u_mstfsm|Selector11~0, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|mst_tx_en\, u0|i2c_0|u_mstfsm|mst_tx_en, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shiftfsm_state.TX_IDLE\, u0|i2c_0|u_txshifter|tx_shiftfsm_state.TX_IDLE, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|Selector0~3\, u0|i2c_0|u_txshifter|Selector0~3, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shiftfsm_state.TX_CLK_LOAD\, u0|i2c_0|u_txshifter|tx_shiftfsm_state.TX_CLK_LOAD, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|Selector1~0\, u0|i2c_0|u_txshifter|Selector1~0, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|mst_tx_scl_low_cnt_en\, u0|i2c_0|u_txshifter|mst_tx_scl_low_cnt_en, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|Selector0~2\, u0|i2c_0|u_txshifter|Selector0~2, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shiftfsm_state.TX_CLK_HIGH\, u0|i2c_0|u_txshifter|tx_shiftfsm_state.TX_CLK_HIGH, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shiftbit_counter_nxt[2]~1\, u0|i2c_0|u_txshifter|tx_shiftbit_counter_nxt[2]~1, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shiftbit_counter[2]\, u0|i2c_0|u_txshifter|tx_shiftbit_counter[2], uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|decr_cnt~0\, u0|i2c_0|u_txshifter|decr_cnt~0, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shiftbit_counter_nxt[0]~3\, u0|i2c_0|u_txshifter|tx_shiftbit_counter_nxt[0]~3, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shiftbit_counter[0]\, u0|i2c_0|u_txshifter|tx_shiftbit_counter[0], uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|LessThan0~0\, u0|i2c_0|u_txshifter|LessThan0~0, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|always4~2\, u0|i2c_0|u_rxshifter|always4~2, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|Selector4~0\, u0|i2c_0|u_txshifter|Selector4~0, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|Selector4~1\, u0|i2c_0|u_txshifter|Selector4~1, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|mst_tx_shift_done_gen\, u0|i2c_0|u_txshifter|mst_tx_shift_done_gen, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector9~0\, u0|i2c_0|u_mstfsm|Selector9~0, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector9~2\, u0|i2c_0|u_mstfsm|Selector9~2, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|mst_fsm_state.GEN_STOP\, u0|i2c_0|u_mstfsm|mst_fsm_state.GEN_STOP, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector10~0\, u0|i2c_0|u_mstfsm|Selector10~0, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|ctrl_wren~0\, u0|i2c_0|u_csr|ctrl_wren~0, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|ctrl[0]\, u0|i2c_0|u_csr|ctrl[0], uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector10~1\, u0|i2c_0|u_mstfsm|Selector10~1, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|mst_fsm_state.PRE_IDLE\, u0|i2c_0|u_mstfsm|mst_fsm_state.PRE_IDLE, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|ctrl_en_dly\, u0|i2c_0|u_mstfsm|ctrl_en_dly, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector0~0\, u0|i2c_0|u_mstfsm|Selector0~0, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|idle_state\, u0|i2c_0|u_mstfsm|idle_state, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|sent_7bit_addr~0\, u0|i2c_0|u_mstfsm|sent_7bit_addr~0, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|sent_7bit_addr~1\, u0|i2c_0|u_mstfsm|sent_7bit_addr~1, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|sent_7bit_addr\, u0|i2c_0|u_mstfsm|sent_7bit_addr, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|restart_state.RESTART_LOAD\, u0|i2c_0|u_condt_gen|restart_state.RESTART_LOAD, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|restart_setup_cnt_complete\, u0|i2c_0|u_clk_cnt|restart_setup_cnt_complete, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|restart_state.RESTART_SETUP\, u0|i2c_0|u_condt_gen|restart_state.RESTART_SETUP, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|Selector3~0\, u0|i2c_0|u_condt_gen|Selector3~0, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|restart_scl_low_cnt_en\, u0|i2c_0|u_condt_gen|restart_scl_low_cnt_en, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|restart_scl_low_cnt_complete_nxt\, u0|i2c_0|u_clk_cnt|restart_scl_low_cnt_complete_nxt, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|restart_scl_low_cnt_complete\, u0|i2c_0|u_clk_cnt|restart_scl_low_cnt_complete, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|Selector4~0\, u0|i2c_0|u_condt_gen|Selector4~0, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|restart_setup_cnt_en~0\, u0|i2c_0|u_condt_gen|restart_setup_cnt_en~0, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|restart_setup_cnt_en\, u0|i2c_0|u_condt_gen|restart_setup_cnt_en, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|restart_setup_cnt_complete_nxt\, u0|i2c_0|u_clk_cnt|restart_setup_cnt_complete_nxt, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|restart_setup_cnt_complete~DUPLICATE\, u0|i2c_0|u_clk_cnt|restart_setup_cnt_complete~DUPLICATE, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|Selector5~0\, u0|i2c_0|u_condt_gen|Selector5~0, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|Selector5~1\, u0|i2c_0|u_condt_gen|Selector5~1, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|restart_hold_cnt_en\, u0|i2c_0|u_condt_gen|restart_hold_cnt_en, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|restart_hold_cnt_complete_nxt\, u0|i2c_0|u_clk_cnt|restart_hold_cnt_complete_nxt, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|restart_hold_cnt_complete\, u0|i2c_0|u_clk_cnt|restart_hold_cnt_complete, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|Selector6~0\, u0|i2c_0|u_condt_gen|Selector6~0, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|restart_done\, u0|i2c_0|u_condt_gen|restart_done, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector6~0\, u0|i2c_0|u_mstfsm|Selector6~0, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector6~1\, u0|i2c_0|u_mstfsm|Selector6~1, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|gen_7bit_addr_state~DUPLICATE\, u0|i2c_0|u_mstfsm|gen_7bit_addr_state~DUPLICATE, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shifter[0]\, u0|i2c_0|u_txshifter|tx_shifter[0], uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|rw_cmd~0\, u0|i2c_0|u_mstfsm|rw_cmd~0, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|rw_cmd\, u0|i2c_0|u_mstfsm|rw_cmd, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector5~1\, u0|i2c_0|u_mstfsm|Selector5~1, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|mstfsm_b2b_rxshift_pre_flp\, u0|i2c_0|u_mstfsm|mstfsm_b2b_rxshift_pre_flp, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|mstfsm_b2b_rxshift\, u0|i2c_0|u_mstfsm|mstfsm_b2b_rxshift, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shiftbit_counter_nxt[0]~0\, u0|i2c_0|u_rxshifter|rx_shiftbit_counter_nxt[0]~0, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shiftbit_counter_nxt[0]~4\, u0|i2c_0|u_rxshifter|rx_shiftbit_counter_nxt[0]~4, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shiftbit_counter[0]\, u0|i2c_0|u_rxshifter|rx_shiftbit_counter[0], uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shifter[3]~5\, u0|i2c_0|u_rxshifter|rx_shifter[3]~5, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shiftbit_counter[2]\, u0|i2c_0|u_rxshifter|rx_shiftbit_counter[2], uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shiftbit_counter_nxt[2]~2\, u0|i2c_0|u_rxshifter|rx_shiftbit_counter_nxt[2]~2, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shiftbit_counter[2]~DUPLICATE\, u0|i2c_0|u_rxshifter|rx_shiftbit_counter[2]~DUPLICATE, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shiftbit_counter_nxt[3]~1\, u0|i2c_0|u_rxshifter|rx_shiftbit_counter_nxt[3]~1, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shiftbit_counter[3]\, u0|i2c_0|u_rxshifter|rx_shiftbit_counter[3], uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|always4~1\, u0|i2c_0|u_rxshifter|always4~1, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shiftfsm_state.RX_CLK_HIGH\, u0|i2c_0|u_rxshifter|rx_shiftfsm_state.RX_CLK_HIGH, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|Selector1~3\, u0|i2c_0|u_rxshifter|Selector1~3, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|Selector4~1\, u0|i2c_0|u_rxshifter|Selector4~1, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|Selector1~1\, u0|i2c_0|u_rxshifter|Selector1~1, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|Selector1~2\, u0|i2c_0|u_rxshifter|Selector1~2, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shiftfsm_state.RX_CLK_LOAD\, u0|i2c_0|u_rxshifter|rx_shiftfsm_state.RX_CLK_LOAD, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|Selector2~0\, u0|i2c_0|u_rxshifter|Selector2~0, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|mst_rx_scl_low_cnt_en\, u0|i2c_0|u_rxshifter|mst_rx_scl_low_cnt_en, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|mst_rx_scl_low_cnt_complete_nxt\, u0|i2c_0|u_clk_cnt|mst_rx_scl_low_cnt_complete_nxt, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|mst_rx_scl_low_cnt_complete\, u0|i2c_0|u_clk_cnt|mst_rx_scl_low_cnt_complete, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|Selector3~0\, u0|i2c_0|u_rxshifter|Selector3~0, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|mst_rx_scl_high_cnt_en~0\, u0|i2c_0|u_rxshifter|mst_rx_scl_high_cnt_en~0, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|mst_rx_scl_high_cnt_en\, u0|i2c_0|u_rxshifter|mst_rx_scl_high_cnt_en, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|mst_rx_scl_high_cnt_complete_nxt\, u0|i2c_0|u_clk_cnt|mst_rx_scl_high_cnt_complete_nxt, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|mst_rx_scl_high_cnt_complete\, u0|i2c_0|u_clk_cnt|mst_rx_scl_high_cnt_complete, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|always4~0\, u0|i2c_0|u_rxshifter|always4~0, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|always4~3\, u0|i2c_0|u_rxshifter|always4~3, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|Selector4~2\, u0|i2c_0|u_rxshifter|Selector4~2, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shiftfsm_state.RX_HOLD\, u0|i2c_0|u_rxshifter|rx_shiftfsm_state.RX_HOLD, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|mst_fsm_state.BUS_HOLD\, u0|i2c_0|u_mstfsm|mst_fsm_state.BUS_HOLD, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector8~0\, u0|i2c_0|u_mstfsm|Selector8~0, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|mst_rx_shift_done_gen_dly\, u0|i2c_0|u_rxshifter|mst_rx_shift_done_gen_dly, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|rx_hold_flag~0\, u0|i2c_0|u_mstfsm|rx_hold_flag~0, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|rx_hold_flag\, u0|i2c_0|u_mstfsm|rx_hold_flag, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|mst_fsm_state_nxt~0\, u0|i2c_0|u_mstfsm|mst_fsm_state_nxt~0, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector5~2\, u0|i2c_0|u_mstfsm|Selector5~2, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|mst_fsm_state.RX_BYTE\, u0|i2c_0|u_mstfsm|mst_fsm_state.RX_BYTE, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector12~0\, u0|i2c_0|u_mstfsm|Selector12~0, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|mst_rx_en\, u0|i2c_0|u_mstfsm|mst_rx_en, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|Selector4~0\, u0|i2c_0|u_rxshifter|Selector4~0, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|decr_cnt~0\, u0|i2c_0|u_rxshifter|decr_cnt~0, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|decr_cnt~1\, u0|i2c_0|u_rxshifter|decr_cnt~1, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shiftbit_counter_nxt[1]~3\, u0|i2c_0|u_rxshifter|rx_shiftbit_counter_nxt[1]~3, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shiftbit_counter[1]\, u0|i2c_0|u_rxshifter|rx_shiftbit_counter[1], uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|LessThan0~0\, u0|i2c_0|u_rxshifter|LessThan0~0, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|Selector5~0\, u0|i2c_0|u_rxshifter|Selector5~0, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|Selector5~1\, u0|i2c_0|u_rxshifter|Selector5~1, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|mst_rx_shift_done_gen\, u0|i2c_0|u_rxshifter|mst_rx_shift_done_gen, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|mst_rx_shift_done_gen_dly~DUPLICATE\, u0|i2c_0|u_rxshifter|mst_rx_shift_done_gen_dly~DUPLICATE, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector3~1\, u0|i2c_0|u_mstfsm|Selector3~1, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector3~2\, u0|i2c_0|u_mstfsm|Selector3~2, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|isr_wren~1\, u0|i2c_0|u_csr|isr_wren~1, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|nack_det\, u0|i2c_0|u_csr|nack_det, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|nack_det~0\, u0|i2c_0|u_csr|nack_det~0, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|nack_det~DUPLICATE\, u0|i2c_0|u_csr|nack_det~DUPLICATE, uartsw, 1
instance = comp, \u0|i2c_0|u_txfifo|internal_used[1]~1\, u0|i2c_0|u_txfifo|internal_used[1]~1, uartsw, 1
instance = comp, \u0|i2c_0|u_txfifo|internal_used[0]\, u0|i2c_0|u_txfifo|internal_used[0], uartsw, 1
instance = comp, \u0|i2c_0|u_txfifo|internal_used~3\, u0|i2c_0|u_txfifo|internal_used~3, uartsw, 1
instance = comp, \u0|i2c_0|u_txfifo|internal_used[1]\, u0|i2c_0|u_txfifo|internal_used[1], uartsw, 1
instance = comp, \u0|i2c_0|u_txfifo|internal_used~0\, u0|i2c_0|u_txfifo|internal_used~0, uartsw, 1
instance = comp, \u0|i2c_0|u_txfifo|internal_used[2]\, u0|i2c_0|u_txfifo|internal_used[2], uartsw, 1
instance = comp, \u0|i2c_0|u_txfifo|internal_empty~0\, u0|i2c_0|u_txfifo|internal_empty~0, uartsw, 1
instance = comp, \u0|i2c_0|u_txfifo|internal_empty~2\, u0|i2c_0|u_txfifo|internal_empty~2, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector1~0\, u0|i2c_0|u_mstfsm|Selector1~0, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector1~1\, u0|i2c_0|u_mstfsm|Selector1~1, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector1~2\, u0|i2c_0|u_mstfsm|Selector1~2, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|mst_fsm_state.PRE_START\, u0|i2c_0|u_mstfsm|mst_fsm_state.PRE_START, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|mst_fsm_state.GEN_START\, u0|i2c_0|u_mstfsm|mst_fsm_state.GEN_START, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|start_done~DUPLICATE\, u0|i2c_0|u_condt_gen|start_done~DUPLICATE, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector2~0\, u0|i2c_0|u_mstfsm|Selector2~0, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|mst_fsm_state.GEN_START~DUPLICATE\, u0|i2c_0|u_mstfsm|mst_fsm_state.GEN_START~DUPLICATE, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|start_sda_out\, u0|i2c_0|u_condt_gen|start_sda_out, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|start_nx_state.START_LOAD~0\, u0|i2c_0|u_condt_gen|start_nx_state.START_LOAD~0, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|load_start_hold_cnt\, u0|i2c_0|u_condt_gen|load_start_hold_cnt, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|Selector0~0\, u0|i2c_0|u_condt_gen|Selector0~0, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|start_hold_cnt_en\, u0|i2c_0|u_condt_gen|start_hold_cnt_en, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|Selector1~0\, u0|i2c_0|u_condt_gen|Selector1~0, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|start_done\, u0|i2c_0|u_condt_gen|start_done, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector3~0\, u0|i2c_0|u_mstfsm|Selector3~0, uartsw, 1
instance = comp, \u0|i2c_0|u_txfifo|read_address[1]~1\, u0|i2c_0|u_txfifo|read_address[1]~1, uartsw, 1
instance = comp, \u0|i2c_0|u_txfifo|read_address[0]\, u0|i2c_0|u_txfifo|read_address[0], uartsw, 1
instance = comp, \u0|i2c_0|u_txfifo|internal_empty~1\, u0|i2c_0|u_txfifo|internal_empty~1, uartsw, 1
instance = comp, \u0|i2c_0|put_txfifo~0\, u0|i2c_0|put_txfifo~0, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shifter[9]\, u0|i2c_0|u_txshifter|tx_shifter[9], uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector7~0\, u0|i2c_0|u_mstfsm|Selector7~0, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector7~1\, u0|i2c_0|u_mstfsm|Selector7~1, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|mst_fsm_state.GEN_RESTART_7BIT\, u0|i2c_0|u_mstfsm|mst_fsm_state.GEN_RESTART_7BIT, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|restart_state.RESTART_IDLE\, u0|i2c_0|u_condt_gen|restart_state.RESTART_IDLE, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|Selector2~0\, u0|i2c_0|u_condt_gen|Selector2~0, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|load_restart_hold_cnt~0\, u0|i2c_0|u_condt_gen|load_restart_hold_cnt~0, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|load_restart_hold_cnt\, u0|i2c_0|u_condt_gen|load_restart_hold_cnt, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|load_mst_tx_scl_high_cnt~0\, u0|i2c_0|u_txshifter|load_mst_tx_scl_high_cnt~0, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|load_mst_tx_scl_high_cnt\, u0|i2c_0|u_txshifter|load_mst_tx_scl_high_cnt, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|load_mst_rx_scl_high_cnt~0\, u0|i2c_0|u_rxshifter|load_mst_rx_scl_high_cnt~0, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|load_mst_rx_scl_high_cnt\, u0|i2c_0|u_rxshifter|load_mst_rx_scl_high_cnt, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|load_high~0\, u0|i2c_0|u_clk_cnt|load_high~0, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|load_restart_setup_cnt~0\, u0|i2c_0|u_condt_gen|load_restart_setup_cnt~0, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|load_restart_setup_cnt\, u0|i2c_0|u_condt_gen|load_restart_setup_cnt, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|Selector13~0\, u0|i2c_0|u_condt_gen|Selector13~0, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|load_stop_setup_cnt\, u0|i2c_0|u_condt_gen|load_stop_setup_cnt, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|ctrl[1]\, u0|i2c_0|u_csr|ctrl[1], uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|load_high~1\, u0|i2c_0|u_clk_cnt|load_high~1, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|load_high\, u0|i2c_0|u_clk_cnt|load_high, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|load_stop_scl_low_cnt~0\, u0|i2c_0|u_condt_gen|load_stop_scl_low_cnt~0, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|load_stop_scl_low_cnt\, u0|i2c_0|u_condt_gen|load_stop_scl_low_cnt, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|load_restart_scl_low_cnt~0\, u0|i2c_0|u_condt_gen|load_restart_scl_low_cnt~0, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|load_restart_scl_low_cnt\, u0|i2c_0|u_condt_gen|load_restart_scl_low_cnt, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|load_mst_tx_scl_low_cnt~0\, u0|i2c_0|u_txshifter|load_mst_tx_scl_low_cnt~0, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|load_mst_tx_scl_low_cnt\, u0|i2c_0|u_txshifter|load_mst_tx_scl_low_cnt, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|load_mst_rx_scl_low_cnt~0\, u0|i2c_0|u_rxshifter|load_mst_rx_scl_low_cnt~0, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|load_mst_rx_scl_low_cnt\, u0|i2c_0|u_rxshifter|load_mst_rx_scl_low_cnt, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|load_cnt~0\, u0|i2c_0|u_clk_cnt|load_cnt~0, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt[3]~0\, u0|i2c_0|u_clk_cnt|clk_cnt[3]~0, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_low[4]\, u0|i2c_0|u_csr|scl_low[4], uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt[3]~2\, u0|i2c_0|u_clk_cnt|clk_cnt[3]~2, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|start_hold_cnt_en~DUPLICATE\, u0|i2c_0|u_condt_gen|start_hold_cnt_en~DUPLICATE, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|mst_tx_scl_high_cnt_en~0\, u0|i2c_0|u_txshifter|mst_tx_scl_high_cnt_en~0, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|mst_tx_scl_high_cnt_en~DUPLICATE\, u0|i2c_0|u_txshifter|mst_tx_scl_high_cnt_en~DUPLICATE, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt[3]~1\, u0|i2c_0|u_clk_cnt|clk_cnt[3]~1, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|load_cnt\, u0|i2c_0|u_clk_cnt|load_cnt, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt[3]~3\, u0|i2c_0|u_clk_cnt|clk_cnt[3]~3, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt[4]\, u0|i2c_0|u_clk_cnt|clk_cnt[4], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_high[4]\, u0|i2c_0|u_csr|scl_high[4], uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~68\, u0|i2c_0|u_clk_cnt|Add1~68, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_high[3]\, u0|i2c_0|u_csr|scl_high[3], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_low[3]\, u0|i2c_0|u_csr|scl_low[3], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_low[2]\, u0|i2c_0|u_csr|scl_low[2], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_high[2]\, u0|i2c_0|u_csr|scl_high[2], uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~12\, u0|i2c_0|u_clk_cnt|Add1~12, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_high[1]\, u0|i2c_0|u_csr|scl_high[1], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_low[1]\, u0|i2c_0|u_csr|scl_low[1], uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~17\, u0|i2c_0|u_clk_cnt|Add1~17, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_low[0]~0\, u0|i2c_0|u_csr|scl_low[0]~0, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_low[0]\, u0|i2c_0|u_csr|scl_low[0], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_high[0]~0\, u0|i2c_0|u_csr|scl_high[0]~0, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_high[0]\, u0|i2c_0|u_csr|scl_high[0], uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~22\, u0|i2c_0|u_clk_cnt|Add1~22, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~24\, u0|i2c_0|u_clk_cnt|Add1~24, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt_nxt[0]~5\, u0|i2c_0|u_clk_cnt|clk_cnt_nxt[0]~5, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt[0]\, u0|i2c_0|u_clk_cnt|clk_cnt[0], uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~19\, u0|i2c_0|u_clk_cnt|Add1~19, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt_nxt[1]~4\, u0|i2c_0|u_clk_cnt|clk_cnt_nxt[1]~4, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt[1]\, u0|i2c_0|u_clk_cnt|clk_cnt[1], uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~14\, u0|i2c_0|u_clk_cnt|Add1~14, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt_nxt[2]~3\, u0|i2c_0|u_clk_cnt|clk_cnt_nxt[2]~3, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt[2]\, u0|i2c_0|u_clk_cnt|clk_cnt[2], uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~9\, u0|i2c_0|u_clk_cnt|Add1~9, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt_nxt[3]~2\, u0|i2c_0|u_clk_cnt|clk_cnt_nxt[3]~2, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt[3]\, u0|i2c_0|u_clk_cnt|clk_cnt[3], uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~69\, u0|i2c_0|u_clk_cnt|Add1~69, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~5\, u0|i2c_0|u_clk_cnt|Add1~5, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt_nxt[4]~1\, u0|i2c_0|u_clk_cnt|clk_cnt_nxt[4]~1, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt[4]~DUPLICATE\, u0|i2c_0|u_clk_cnt|clk_cnt[4]~DUPLICATE, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~73\, u0|i2c_0|u_clk_cnt|Add1~73, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_low[10]\, u0|i2c_0|u_csr|scl_low[10], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_high[7]\, u0|i2c_0|u_csr|scl_high[7], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_high[7]~DUPLICATE\, u0|i2c_0|u_csr|scl_high[7]~DUPLICATE, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_low[7]\, u0|i2c_0|u_csr|scl_low[7], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_high[6]\, u0|i2c_0|u_csr|scl_high[6], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_high[6]~DUPLICATE\, u0|i2c_0|u_csr|scl_high[6]~DUPLICATE, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_high[5]\, u0|i2c_0|u_csr|scl_high[5], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_low[5]\, u0|i2c_0|u_csr|scl_low[5], uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~64\, u0|i2c_0|u_clk_cnt|Add1~64, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt_nxt[5]~15\, u0|i2c_0|u_clk_cnt|clk_cnt_nxt[5]~15, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt[5]\, u0|i2c_0|u_clk_cnt|clk_cnt[5], uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~79\, u0|i2c_0|u_clk_cnt|Add1~79, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~60\, u0|i2c_0|u_clk_cnt|Add1~60, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_low[6]\, u0|i2c_0|u_csr|scl_low[6], uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt_nxt[6]~14\, u0|i2c_0|u_clk_cnt|clk_cnt_nxt[6]~14, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt[6]\, u0|i2c_0|u_clk_cnt|clk_cnt[6], uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~78\, u0|i2c_0|u_clk_cnt|Add1~78, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~56\, u0|i2c_0|u_clk_cnt|Add1~56, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt_nxt[7]~13\, u0|i2c_0|u_clk_cnt|clk_cnt_nxt[7]~13, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt[7]\, u0|i2c_0|u_clk_cnt|clk_cnt[7], uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~77\, u0|i2c_0|u_clk_cnt|Add1~77, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~52\, u0|i2c_0|u_clk_cnt|Add1~52, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt_nxt[8]~12\, u0|i2c_0|u_clk_cnt|clk_cnt_nxt[8]~12, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt[8]\, u0|i2c_0|u_clk_cnt|clk_cnt[8], uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~76\, u0|i2c_0|u_clk_cnt|Add1~76, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~48\, u0|i2c_0|u_clk_cnt|Add1~48, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt_nxt[9]~11\, u0|i2c_0|u_clk_cnt|clk_cnt_nxt[9]~11, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt[9]\, u0|i2c_0|u_clk_cnt|clk_cnt[9], uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~75\, u0|i2c_0|u_clk_cnt|Add1~75, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~1\, u0|i2c_0|u_clk_cnt|Add1~1, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt_nxt[10]~0\, u0|i2c_0|u_clk_cnt|clk_cnt_nxt[10]~0, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt[10]~DUPLICATE\, u0|i2c_0|u_clk_cnt|clk_cnt[10]~DUPLICATE, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~67\, u0|i2c_0|u_clk_cnt|Add1~67, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~44\, u0|i2c_0|u_clk_cnt|Add1~44, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_high[11]~DUPLICATE\, u0|i2c_0|u_csr|scl_high[11]~DUPLICATE, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt_nxt[11]~10\, u0|i2c_0|u_clk_cnt|clk_cnt_nxt[11]~10, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt[11]\, u0|i2c_0|u_clk_cnt|clk_cnt[11], uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~74\, u0|i2c_0|u_clk_cnt|Add1~74, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~40\, u0|i2c_0|u_clk_cnt|Add1~40, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt_nxt[12]~9\, u0|i2c_0|u_clk_cnt|clk_cnt_nxt[12]~9, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt[12]\, u0|i2c_0|u_clk_cnt|clk_cnt[12], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_high[14]~DUPLICATE\, u0|i2c_0|u_csr|scl_high[14]~DUPLICATE, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~71\, u0|i2c_0|u_clk_cnt|Add1~71, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~36\, u0|i2c_0|u_clk_cnt|Add1~36, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt_nxt[13]~8\, u0|i2c_0|u_clk_cnt|clk_cnt_nxt[13]~8, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt[13]\, u0|i2c_0|u_clk_cnt|clk_cnt[13], uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~72\, u0|i2c_0|u_clk_cnt|Add1~72, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~32\, u0|i2c_0|u_clk_cnt|Add1~32, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt_nxt[14]~7\, u0|i2c_0|u_clk_cnt|clk_cnt_nxt[14]~7, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt[14]\, u0|i2c_0|u_clk_cnt|clk_cnt[14], uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt[13]~DUPLICATE\, u0|i2c_0|u_clk_cnt|clk_cnt[13]~DUPLICATE, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|scl_high[15]~DUPLICATE\, u0|i2c_0|u_csr|scl_high[15]~DUPLICATE, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~70\, u0|i2c_0|u_clk_cnt|Add1~70, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~28\, u0|i2c_0|u_clk_cnt|Add1~28, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt_nxt[15]~6\, u0|i2c_0|u_clk_cnt|clk_cnt_nxt[15]~6, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt[15]\, u0|i2c_0|u_clk_cnt|clk_cnt[15], uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|WideOr0~1\, u0|i2c_0|u_clk_cnt|WideOr0~1, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|WideOr0~2\, u0|i2c_0|u_clk_cnt|WideOr0~2, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt[10]\, u0|i2c_0|u_clk_cnt|clk_cnt[10], uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|WideOr0~0\, u0|i2c_0|u_clk_cnt|WideOr0~0, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|WideOr0\, u0|i2c_0|u_clk_cnt|WideOr0, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|mst_tx_scl_low_cnt_complete_nxt\, u0|i2c_0|u_clk_cnt|mst_tx_scl_low_cnt_complete_nxt, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|mst_tx_scl_low_cnt_complete\, u0|i2c_0|u_clk_cnt|mst_tx_scl_low_cnt_complete, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|mst_tx_scl_high_cnt_en\, u0|i2c_0|u_txshifter|mst_tx_scl_high_cnt_en, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|mst_tx_scl_high_cnt_complete_nxt\, u0|i2c_0|u_clk_cnt|mst_tx_scl_high_cnt_complete_nxt, uartsw, 1
instance = comp, \u0|i2c_0|u_clk_cnt|mst_tx_scl_high_cnt_complete\, u0|i2c_0|u_clk_cnt|mst_tx_scl_high_cnt_complete, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|Selector2~0\, u0|i2c_0|u_txshifter|Selector2~0, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|Selector2~1\, u0|i2c_0|u_txshifter|Selector2~1, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shiftfsm_state.TX_CLK_HIGH~DUPLICATE\, u0|i2c_0|u_txshifter|tx_shiftfsm_state.TX_CLK_HIGH~DUPLICATE, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|Selector0~1\, u0|i2c_0|u_txshifter|Selector0~1, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|decr_cnt\, u0|i2c_0|u_txshifter|decr_cnt, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shiftbit_counter_nxt[1]~2\, u0|i2c_0|u_txshifter|tx_shiftbit_counter_nxt[1]~2, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shiftbit_counter[1]\, u0|i2c_0|u_txshifter|tx_shiftbit_counter[1], uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shiftbit_counter_nxt[3]~0\, u0|i2c_0|u_txshifter|tx_shiftbit_counter_nxt[3]~0, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shiftbit_counter[3]\, u0|i2c_0|u_txshifter|tx_shiftbit_counter[3], uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|Selector0~0\, u0|i2c_0|u_txshifter|Selector0~0, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_det|scl_int_edge_reg\, u0|i2c_0|u_condt_det|scl_int_edge_reg, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold[7]\, u0|i2c_0|u_csr|sda_hold[7], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold[6]\, u0|i2c_0|u_csr|sda_hold[6], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold[5]~feeder\, u0|i2c_0|u_csr|sda_hold[5]~feeder, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold[5]\, u0|i2c_0|u_csr|sda_hold[5], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold[4]~feeder\, u0|i2c_0|u_csr|sda_hold[4]~feeder, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold[4]\, u0|i2c_0|u_csr|sda_hold[4], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold[3]~feeder\, u0|i2c_0|u_csr|sda_hold[3]~feeder, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold[3]\, u0|i2c_0|u_csr|sda_hold[3], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold[2]\, u0|i2c_0|u_csr|sda_hold[2], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold[1]~feeder\, u0|i2c_0|u_csr|sda_hold[1]~feeder, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold[1]\, u0|i2c_0|u_csr|sda_hold[1], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold[0]~0\, u0|i2c_0|u_csr|sda_hold[0]~0, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold[0]\, u0|i2c_0|u_csr|sda_hold[0], uartsw, 1
instance = comp, \u0|i2c_0|u_txout|Add0~49\, u0|i2c_0|u_txout|Add0~49, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|Add0~53\, u0|i2c_0|u_txout|Add0~53, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|Add0~57\, u0|i2c_0|u_txout|Add0~57, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|Add0~45\, u0|i2c_0|u_txout|Add0~45, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|Add0~5\, u0|i2c_0|u_txout|Add0~5, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|Add0~37\, u0|i2c_0|u_txout|Add0~37, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|Add0~29\, u0|i2c_0|u_txout|Add0~29, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|Add0~21\, u0|i2c_0|u_txout|Add0~21, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|Add0~25\, u0|i2c_0|u_txout|Add0~25, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|Add0~33\, u0|i2c_0|u_txout|Add0~33, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|Add0~9\, u0|i2c_0|u_txout|Add0~9, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|Add0~1\, u0|i2c_0|u_txout|Add0~1, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|Add1~17\, u0|i2c_0|u_txout|Add1~17, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt_nxt[0]~7\, u0|i2c_0|u_txout|sda_hold_cnt_nxt[0]~7, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|stop_sda_out~0\, u0|i2c_0|u_condt_gen|stop_sda_out~0, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|Selector13~1\, u0|i2c_0|u_condt_gen|Selector13~1, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|stop_scl_out\, u0|i2c_0|u_condt_gen|stop_scl_out, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|Selector6~0\, u0|i2c_0|u_txshifter|Selector6~0, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|mst_tx_scl_out\, u0|i2c_0|u_txshifter|mst_tx_scl_out, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|Selector6~0\, u0|i2c_0|u_rxshifter|Selector6~0, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|mst_rx_scl_out\, u0|i2c_0|u_rxshifter|mst_rx_scl_out, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|Selector8~0\, u0|i2c_0|u_condt_gen|Selector8~0, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|Selector8~1\, u0|i2c_0|u_condt_gen|Selector8~1, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|restart_scl_out\, u0|i2c_0|u_condt_gen|restart_scl_out, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|clk_oe_nxt\, u0|i2c_0|u_txout|clk_oe_nxt, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|clk_oe_nxt_dly\, u0|i2c_0|u_txout|clk_oe_nxt_dly, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|clk_oe_nxt_hl\, u0|i2c_0|u_txout|clk_oe_nxt_hl, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt[0]\, u0|i2c_0|u_txout|sda_hold_cnt[0], uartsw, 1
instance = comp, \u0|i2c_0|u_txout|Add0~41\, u0|i2c_0|u_txout|Add0~41, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|Add0~17\, u0|i2c_0|u_txout|Add0~17, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|Add1~9\, u0|i2c_0|u_txout|Add1~9, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|Add1~53\, u0|i2c_0|u_txout|Add1~53, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt_nxt[12]~11\, u0|i2c_0|u_txout|sda_hold_cnt_nxt[12]~11, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt[12]\, u0|i2c_0|u_txout|sda_hold_cnt[12], uartsw, 1
instance = comp, \u0|i2c_0|u_txout|Add1~5\, u0|i2c_0|u_txout|Add1~5, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt_nxt[13]~10\, u0|i2c_0|u_txout|sda_hold_cnt_nxt[13]~10, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt[13]\, u0|i2c_0|u_txout|sda_hold_cnt[13], uartsw, 1
instance = comp, \u0|i2c_0|u_txout|Add0~61\, u0|i2c_0|u_txout|Add0~61, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|Add0~13\, u0|i2c_0|u_txout|Add0~13, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|Add1~61\, u0|i2c_0|u_txout|Add1~61, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt_nxt[14]~9\, u0|i2c_0|u_txout|sda_hold_cnt_nxt[14]~9, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt[14]\, u0|i2c_0|u_txout|sda_hold_cnt[14], uartsw, 1
instance = comp, \u0|i2c_0|u_txout|Add1~57\, u0|i2c_0|u_txout|Add1~57, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt_nxt[15]~8\, u0|i2c_0|u_txout|sda_hold_cnt_nxt[15]~8, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt[15]\, u0|i2c_0|u_txout|sda_hold_cnt[15], uartsw, 1
instance = comp, \u0|i2c_0|u_txout|Equal1~1\, u0|i2c_0|u_txout|Equal1~1, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|Add1~21\, u0|i2c_0|u_txout|Add1~21, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt_nxt[1]~6\, u0|i2c_0|u_txout|sda_hold_cnt_nxt[1]~6, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt[1]\, u0|i2c_0|u_txout|sda_hold_cnt[1], uartsw, 1
instance = comp, \u0|i2c_0|u_txout|Add1~45\, u0|i2c_0|u_txout|Add1~45, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|Add1~49\, u0|i2c_0|u_txout|Add1~49, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt_nxt[3]~4\, u0|i2c_0|u_txout|sda_hold_cnt_nxt[3]~4, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt[3]\, u0|i2c_0|u_txout|sda_hold_cnt[3], uartsw, 1
instance = comp, \u0|i2c_0|u_txout|Add1~13\, u0|i2c_0|u_txout|Add1~13, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt_nxt[4]~3\, u0|i2c_0|u_txout|sda_hold_cnt_nxt[4]~3, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt[4]\, u0|i2c_0|u_txout|sda_hold_cnt[4], uartsw, 1
instance = comp, \u0|i2c_0|u_txout|Add1~41\, u0|i2c_0|u_txout|Add1~41, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|Add1~33\, u0|i2c_0|u_txout|Add1~33, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt_nxt[6]~15\, u0|i2c_0|u_txout|sda_hold_cnt_nxt[6]~15, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt[6]\, u0|i2c_0|u_txout|sda_hold_cnt[6], uartsw, 1
instance = comp, \u0|i2c_0|u_txout|Add1~25\, u0|i2c_0|u_txout|Add1~25, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|Add1~29\, u0|i2c_0|u_txout|Add1~29, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt_nxt[8]~13\, u0|i2c_0|u_txout|sda_hold_cnt_nxt[8]~13, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt[8]\, u0|i2c_0|u_txout|sda_hold_cnt[8], uartsw, 1
instance = comp, \u0|i2c_0|u_txout|Add1~37\, u0|i2c_0|u_txout|Add1~37, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt_nxt[9]~12\, u0|i2c_0|u_txout|sda_hold_cnt_nxt[9]~12, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt[9]\, u0|i2c_0|u_txout|sda_hold_cnt[9], uartsw, 1
instance = comp, \u0|i2c_0|u_txout|Add1~1\, u0|i2c_0|u_txout|Add1~1, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt_nxt[10]~0\, u0|i2c_0|u_txout|sda_hold_cnt_nxt[10]~0, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt[10]\, u0|i2c_0|u_txout|sda_hold_cnt[10], uartsw, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt_nxt[11]~1\, u0|i2c_0|u_txout|sda_hold_cnt_nxt[11]~1, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt[11]\, u0|i2c_0|u_txout|sda_hold_cnt[11], uartsw, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt_nxt[2]~5\, u0|i2c_0|u_txout|sda_hold_cnt_nxt[2]~5, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt[2]\, u0|i2c_0|u_txout|sda_hold_cnt[2], uartsw, 1
instance = comp, \u0|i2c_0|u_txout|Equal1~0\, u0|i2c_0|u_txout|Equal1~0, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt_nxt[5]~2\, u0|i2c_0|u_txout|sda_hold_cnt_nxt[5]~2, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt[5]\, u0|i2c_0|u_txout|sda_hold_cnt[5], uartsw, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt_nxt[7]~14\, u0|i2c_0|u_txout|sda_hold_cnt_nxt[7]~14, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt[7]\, u0|i2c_0|u_txout|sda_hold_cnt[7], uartsw, 1
instance = comp, \u0|i2c_0|u_txout|Equal1~2\, u0|i2c_0|u_txout|Equal1~2, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|Equal1~3\, u0|i2c_0|u_txout|Equal1~3, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_en~9\, u0|i2c_0|u_txout|sda_hold_en~9, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|Selector5~0\, u0|i2c_0|u_txshifter|Selector5~0, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|gen_7bit_addr_state\, u0|i2c_0|u_mstfsm|gen_7bit_addr_state, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shift_data[0]~1\, u0|i2c_0|u_txshifter|tx_shift_data[0]~1, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shifter[2]\, u0|i2c_0|u_txshifter|tx_shifter[2], uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shift_data[2]~0\, u0|i2c_0|u_txshifter|tx_shift_data[2]~0, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shifter[1]\, u0|i2c_0|u_txshifter|tx_shifter[1], uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shift_data[1]~3\, u0|i2c_0|u_txshifter|tx_shift_data[1]~3, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|Add1~0\, u0|i2c_0|u_txshifter|Add1~0, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shifter[5]\, u0|i2c_0|u_txshifter|tx_shifter[5], uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shift_data[5]~7\, u0|i2c_0|u_txshifter|tx_shift_data[5]~7, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shifter[4]\, u0|i2c_0|u_txshifter|tx_shifter[4], uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shift_data[4]~5\, u0|i2c_0|u_txshifter|tx_shift_data[4]~5, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|Add1~1\, u0|i2c_0|u_txshifter|Add1~1, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shifter[6]\, u0|i2c_0|u_txshifter|tx_shifter[6], uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shift_data[6]~4\, u0|i2c_0|u_txshifter|tx_shift_data[6]~4, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shifter[7]\, u0|i2c_0|u_txshifter|tx_shifter[7], uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shift_data[7]~6\, u0|i2c_0|u_txshifter|tx_shift_data[7]~6, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|Mux0~4\, u0|i2c_0|u_txshifter|Mux0~4, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shifter[3]\, u0|i2c_0|u_txshifter|tx_shifter[3], uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shift_data[3]~2\, u0|i2c_0|u_txshifter|tx_shift_data[3]~2, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|Mux0~0\, u0|i2c_0|u_txshifter|Mux0~0, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|Selector5~1\, u0|i2c_0|u_txshifter|Selector5~1, uartsw, 1
instance = comp, \u0|i2c_0|u_txshifter|mst_tx_sda_out\, u0|i2c_0|u_txshifter|mst_tx_sda_out, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|Selector7~0\, u0|i2c_0|u_condt_gen|Selector7~0, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|restart_sda_out\, u0|i2c_0|u_condt_gen|restart_sda_out, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_gen|stop_sda_out\, u0|i2c_0|u_condt_gen|stop_sda_out, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|push_rx_fifo_en~1\, u0|i2c_0|u_rxshifter|push_rx_fifo_en~1, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|Selector7~0\, u0|i2c_0|u_rxshifter|Selector7~0, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|Selector7~1\, u0|i2c_0|u_rxshifter|Selector7~1, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|mst_rx_sda_out\, u0|i2c_0|u_rxshifter|mst_rx_sda_out, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|data_oe~0\, u0|i2c_0|u_txout|data_oe~0, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|mst_fsm_state.POP_TX_FIFO\, u0|i2c_0|u_mstfsm|mst_fsm_state.POP_TX_FIFO, uartsw, 1
instance = comp, \u0|i2c_0|u_mstfsm|pop_tx_fifo_state_dly\, u0|i2c_0|u_mstfsm|pop_tx_fifo_state_dly, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_en~7\, u0|i2c_0|u_txout|sda_hold_en~7, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_en~8\, u0|i2c_0|u_txout|sda_hold_en~8, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_en~3\, u0|i2c_0|u_txout|sda_hold_en~3, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_en~4\, u0|i2c_0|u_txout|sda_hold_en~4, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_en~5\, u0|i2c_0|u_txout|sda_hold_en~5, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_en~6\, u0|i2c_0|u_txout|sda_hold_en~6, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_en~1\, u0|i2c_0|u_txout|sda_hold_en~1, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_en~0\, u0|i2c_0|u_txout|sda_hold_en~0, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_en~2\, u0|i2c_0|u_txout|sda_hold_en~2, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|data_oe~1\, u0|i2c_0|u_txout|data_oe~1, uartsw, 1
instance = comp, \u0|i2c_0|u_txout|data_oe\, u0|i2c_0|u_txout|data_oe, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_det|mst_arb_lost_comb~0\, u0|i2c_0|u_condt_det|mst_arb_lost_comb~0, uartsw, 1
instance = comp, \u0|i2c_0|u_condt_det|mst_arb_lost_reg\, u0|i2c_0|u_condt_det|mst_arb_lost_reg, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|arblost_det\, u0|i2c_0|u_csr|arblost_det, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|flush_txfifo\, u0|i2c_0|u_csr|flush_txfifo, uartsw, 1
instance = comp, \u0|i2c_0|u_rxfifo|internal_used~3\, u0|i2c_0|u_rxfifo|internal_used~3, uartsw, 1
instance = comp, \u0|i2c_0|u_rxfifo|empty_d1\, u0|i2c_0|u_rxfifo|empty_d1, uartsw, 1
instance = comp, \u0|i2c_0|u_rxfifo|empty_d2\, u0|i2c_0|u_rxfifo|empty_d2, uartsw, 1
instance = comp, \u0|i2c_0|get_rxfifo~0\, u0|i2c_0|get_rxfifo~0, uartsw, 1
instance = comp, \u0|i2c_0|u_rxfifo|internal_used[2]~1\, u0|i2c_0|u_rxfifo|internal_used[2]~1, uartsw, 1
instance = comp, \u0|i2c_0|u_rxfifo|internal_used[0]\, u0|i2c_0|u_rxfifo|internal_used[0], uartsw, 1
instance = comp, \u0|i2c_0|u_rxfifo|Equal0~0\, u0|i2c_0|u_rxfifo|Equal0~0, uartsw, 1
instance = comp, \u0|i2c_0|u_rxfifo|internal_used~2\, u0|i2c_0|u_rxfifo|internal_used~2, uartsw, 1
instance = comp, \u0|i2c_0|u_rxfifo|internal_used[1]\, u0|i2c_0|u_rxfifo|internal_used[1], uartsw, 1
instance = comp, \u0|i2c_0|u_rxfifo|internal_used~0\, u0|i2c_0|u_rxfifo|internal_used~0, uartsw, 1
instance = comp, \u0|i2c_0|u_rxfifo|internal_used[2]\, u0|i2c_0|u_rxfifo|internal_used[2], uartsw, 1
instance = comp, \u0|i2c_0|u_rxfifo|Equal4~0\, u0|i2c_0|u_rxfifo|Equal4~0, uartsw, 1
instance = comp, \u0|i2c_0|u_rxfifo|internal_empty\, u0|i2c_0|u_rxfifo|internal_empty, uartsw, 1
instance = comp, \u0|i2c_0|u_rxfifo|read_address[0]~0\, u0|i2c_0|u_rxfifo|read_address[0]~0, uartsw, 1
instance = comp, \u0|i2c_0|u_rxfifo|read_address[0]\, u0|i2c_0|u_rxfifo|read_address[0], uartsw, 1
instance = comp, \u0|i2c_0|u_rxfifo|read_address[1]~1\, u0|i2c_0|u_rxfifo|read_address[1]~1, uartsw, 1
instance = comp, \u0|i2c_0|u_rxfifo|read_address[1]\, u0|i2c_0|u_rxfifo|read_address[1], uartsw, 1
instance = comp, \u0|i2c_0|u_rxfifo|write_address[0]~0\, u0|i2c_0|u_rxfifo|write_address[0]~0, uartsw, 1
instance = comp, \u0|i2c_0|u_rxfifo|write_address[0]\, u0|i2c_0|u_rxfifo|write_address[0], uartsw, 1
instance = comp, \u0|i2c_0|u_rxfifo|write_address[1]~1\, u0|i2c_0|u_rxfifo|write_address[1]~1, uartsw, 1
instance = comp, \u0|i2c_0|u_rxfifo|write_address[1]\, u0|i2c_0|u_rxfifo|write_address[1], uartsw, 1
instance = comp, \u0|i2c_0|u_rxfifo|internal_empty~0\, u0|i2c_0|u_rxfifo|internal_empty~0, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|push_rx_fifo_en~0\, u0|i2c_0|u_rxshifter|push_rx_fifo_en~0, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|push_rx_fifo_en_flp\, u0|i2c_0|u_rxshifter|push_rx_fifo_en_flp, uartsw, 1
instance = comp, \u0|i2c_0|put_rxfifo\, u0|i2c_0|put_rxfifo, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shifter[6]~0\, u0|i2c_0|u_rxshifter|rx_shifter[6]~0, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shifter[0]~10\, u0|i2c_0|u_rxshifter|rx_shifter[0]~10, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shifter[0]\, u0|i2c_0|u_rxshifter|rx_shifter[0], uartsw, 1
instance = comp, \u0|i2c_0|u_rxfifo|read_address[0]~DUPLICATE\, u0|i2c_0|u_rxfifo|read_address[0]~DUPLICATE, uartsw, 1
instance = comp, \u0|i2c_0|u_rxfifo|read_address[1]~DUPLICATE\, u0|i2c_0|u_rxfifo|read_address[1]~DUPLICATE, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shifter[1]~11\, u0|i2c_0|u_rxshifter|rx_shifter[1]~11, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shifter[1]\, u0|i2c_0|u_rxshifter|rx_shifter[1], uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shifter[2]~9\, u0|i2c_0|u_rxshifter|rx_shifter[2]~9, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shifter[2]\, u0|i2c_0|u_rxshifter|rx_shifter[2], uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shifter[6]~1\, u0|i2c_0|u_rxshifter|rx_shifter[6]~1, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shifter[3]~8\, u0|i2c_0|u_rxshifter|rx_shifter[3]~8, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shifter[3]\, u0|i2c_0|u_rxshifter|rx_shifter[3], uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shifter[4]~2\, u0|i2c_0|u_rxshifter|rx_shifter[4]~2, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shifter[4]\, u0|i2c_0|u_rxshifter|rx_shifter[4], uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shifter[5]~3\, u0|i2c_0|u_rxshifter|rx_shifter[5]~3, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shifter[5]\, u0|i2c_0|u_rxshifter|rx_shifter[5], uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shifter[6]~4\, u0|i2c_0|u_rxshifter|rx_shifter[6]~4, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shifter[6]\, u0|i2c_0|u_rxshifter|rx_shifter[6], uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shifter[7]~6\, u0|i2c_0|u_rxshifter|rx_shifter[7]~6, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shifter[7]~7\, u0|i2c_0|u_rxshifter|rx_shifter[7]~7, uartsw, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shifter[7]\, u0|i2c_0|u_rxshifter|rx_shifter[7], uartsw, 1
instance = comp, \u0|i2c_0|u_rxfifo|the_dp_ram|auto_generated|ram_block1a0\, u0|i2c_0|u_rxfifo|the_dp_ram|auto_generated|ram_block1a0, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[7]\, u0|i2c_0|u_csr|readdata_nxt[7], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata_dly2[7]\, u0|i2c_0|u_csr|readdata_dly2[7], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata[7]~4\, u0|i2c_0|u_csr|readdata[7]~4, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[7]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[0][7]~feeder\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[0][7]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[2][7]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[2][7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem~4\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem~4, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][7]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[0][7]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[0][7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[7]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[7]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[7], uartsw, 1
instance = comp, \u0|nios_leds|data_out[7]~feeder\, u0|nios_leds|data_out[7]~feeder, uartsw, 1
instance = comp, \u0|nios_leds|data_out[7]\, u0|nios_leds|data_out[7], uartsw, 1
instance = comp, \u0|nios_leds|readdata[7]\, u0|nios_leds|readdata[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_translator|av_readdata_pre[7]\, u0|mm_interconnect_0|nios_leds_s1_translator|av_readdata_pre[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[7]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[1][7]\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[1][7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem~4\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem~4, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][7]~feeder\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][7]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][7]\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_019|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_019|clock_xer|out_data_buffer[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~41\, u0|mm_interconnect_0|rsp_mux|src_data[7]~41, uartsw, 1
instance = comp, \SW[7]~input\, SW[7]~input, uartsw, 1
instance = comp, \u0|nios_switches|read_mux_out[7]\, u0|nios_switches|read_mux_out[7], uartsw, 1
instance = comp, \u0|nios_switches|readdata[7]\, u0|nios_switches|readdata[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_translator|av_readdata_pre[7]\, u0|mm_interconnect_0|nios_switches_s1_translator|av_readdata_pre[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_020|clock_xer|in_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_020|clock_xer|in_data_buffer[7]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[1][7]\, u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[1][7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem~4\, u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem~4, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[0][7]~feeder\, u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[0][7]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[0][7]\, u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[0][7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_020|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_020|clock_xer|in_data_buffer[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_020|clock_xer|out_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_020|clock_xer|out_data_buffer[7]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_020|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_020|clock_xer|out_data_buffer[7], uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[23]\, u0|timer_0|counter_snapshot[23], uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[7]\, u0|timer_0|counter_snapshot[7], uartsw, 1
instance = comp, \u0|timer_0|read_mux_out[7]~48\, u0|timer_0|read_mux_out[7]~48, uartsw, 1
instance = comp, \u0|timer_0|readdata[7]\, u0|timer_0|readdata[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[7]~feeder\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[7]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[7]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[7]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][7]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~4\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~4, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][7]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_027|clock_xer|out_data_buffer[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~42\, u0|mm_interconnect_0|rsp_mux|src_data[7]~42, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[7]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|wdata[0], uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|wdata[1], uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|wdata[2], uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|wdata[3], uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|wdata[4], uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|wdata[5], uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|wdata[6], uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|wdata[7], uartsw, 1
instance = comp, \u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|jtag_uart_0|the_nios_hps_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[7]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~4\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~4, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][7]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[7]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~40\, u0|mm_interconnect_0|rsp_mux|src_data[7]~40, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|control_reg[7]~feeder\, u0|uart_0|the_nios_hps_system_uart_0_regs|control_reg[7]~feeder, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|control_reg[7]\, u0|uart_0|the_nios_hps_system_uart_0_regs|control_reg[7], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|rx_data[7]\, u0|uart_0|the_nios_hps_system_uart_0_rx|rx_data[7], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data[7]~3\, u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data[7]~3, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data[7]\, u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data[7], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|readdata[7]\, u0|uart_0|the_nios_hps_system_uart_0_regs|readdata[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[7]\, u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[7]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[1][7]\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[1][7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem~4\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem~4, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[0][7]\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[0][7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_030|clock_xer|out_data_buffer[7], uartsw, 1
instance = comp, \u0|spi_0|data_to_cpu[3]~2\, u0|spi_0|data_to_cpu[3]~2, uartsw, 1
instance = comp, \u0|spi_0|data_to_cpu[2]~1\, u0|spi_0|data_to_cpu[2]~1, uartsw, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[7]\, u0|spi_0|spi_slave_select_holding_reg[7], uartsw, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[7]\, u0|spi_0|spi_slave_select_reg[7], uartsw, 1
instance = comp, \u0|spi_0|iRRDY_reg\, u0|spi_0|iRRDY_reg, uartsw, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[7]~8\, u0|spi_0|p1_data_to_cpu[7]~8, uartsw, 1
instance = comp, \u0|spi_0|data_to_cpu[3]~0\, u0|spi_0|data_to_cpu[3]~0, uartsw, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[7]~9\, u0|spi_0|p1_data_to_cpu[7]~9, uartsw, 1
instance = comp, \u0|spi_0|data_to_cpu[7]\, u0|spi_0|data_to_cpu[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[7]~feeder\, u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[7]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[7]\, u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[7]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[1][7]\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[1][7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem~4\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem~4, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][7]~feeder\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][7]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][7]\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_031|clock_xer|out_data_buffer[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~44\, u0|mm_interconnect_0|rsp_mux|src_data[7]~44, uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~45\, u0|mm_interconnect_0|rsp_mux|src_data[7]~45, uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~46\, u0|mm_interconnect_0|rsp_mux|src_data[7]~46, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte0_data[7]~DUPLICATE\, u0|nios2_qsys_0|av_ld_byte0_data[7]~DUPLICATE, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_rf_wr_data[7]~4\, u0|nios2_qsys_0|W_rf_wr_data[7]~4, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[13]\, u0|nios2_qsys_0|d_writedata[13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~8\, u0|mm_interconnect_0|cmd_mux_003|src_payload~8, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[13]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[13], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[13]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[13]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[13]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[13], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~7\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~7, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[29]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[29], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29]~feeder\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29]\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29], uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_iw[29]~28\, u0|nios2_qsys_0|F_iw[29]~28, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_iw[29]\, u0|nios2_qsys_0|D_iw[29], uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src1[2]~27\, u0|nios2_qsys_0|R_src1[2]~27, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src1[2]\, u0|nios2_qsys_0|E_src1[2], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_logic_result[2]~25\, u0|nios2_qsys_0|E_logic_result[2]~25, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_alu_result[2]~26\, u0|nios2_qsys_0|E_alu_result[2]~26, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_alu_result[2]\, u0|nios2_qsys_0|W_alu_result[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[38]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[38]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[38]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[38], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[38]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[38], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[6], uartsw, 1
instance = comp, \u0|nios_leds|data_out[6]\, u0|nios_leds|data_out[6], uartsw, 1
instance = comp, \u0|nios_leds|readdata[6]\, u0|nios_leds|readdata[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_translator|av_readdata_pre[6]\, u0|mm_interconnect_0|nios_leds_s1_translator|av_readdata_pre[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[6]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[1][6]\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[1][6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem~2\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][6]\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_019|clock_xer|out_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_019|clock_xer|out_data_buffer[6]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_019|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser_019|clock_xer|out_data_buffer[6], uartsw, 1
instance = comp, \SW[6]~input\, SW[6]~input, uartsw, 1
instance = comp, \u0|nios_switches|read_mux_out[6]\, u0|nios_switches|read_mux_out[6], uartsw, 1
instance = comp, \u0|nios_switches|readdata[6]\, u0|nios_switches|readdata[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_translator|av_readdata_pre[6]\, u0|mm_interconnect_0|nios_switches_s1_translator|av_readdata_pre[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_020|clock_xer|in_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_020|clock_xer|in_data_buffer[6]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[1][6]\, u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[1][6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem~2\, u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[0][6]~feeder\, u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[0][6]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[0][6]\, u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[0][6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_020|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser_020|clock_xer|in_data_buffer[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_020|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser_020|clock_xer|out_data_buffer[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~30\, u0|mm_interconnect_0|rsp_mux|src_data[6]~30, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[6]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[6]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[6], uartsw, 1
instance = comp, \u0|nios_7seg|data_out[6]\, u0|nios_7seg|data_out[6], uartsw, 1
instance = comp, \u0|nios_7seg|readdata[6]\, u0|nios_7seg|readdata[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[6]\, u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[6]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][6]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~2\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][6]~feeder\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][6]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][6]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[6], uartsw, 1
instance = comp, \u0|timer_0|internal_counter[22]~DUPLICATE\, u0|timer_0|internal_counter[22]~DUPLICATE, uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[22]\, u0|timer_0|counter_snapshot[22], uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[6]~0\, u0|timer_0|counter_snapshot[6]~0, uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[6]\, u0|timer_0|counter_snapshot[6], uartsw, 1
instance = comp, \u0|timer_0|read_mux_out[6]~8\, u0|timer_0|read_mux_out[6]~8, uartsw, 1
instance = comp, \u0|timer_0|readdata[6]\, u0|timer_0|readdata[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[6]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[6]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][6]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~2\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][6]~feeder\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][6]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][6]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser_027|clock_xer|out_data_buffer[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~31\, u0|mm_interconnect_0|rsp_mux|src_data[6]~31, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|rx_data[6]\, u0|uart_0|the_nios_hps_system_uart_0_rx|rx_data[6], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data[6]~2\, u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data[6]~2, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|control_reg[6]\, u0|uart_0|the_nios_hps_system_uart_0_regs|control_reg[6], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data[6]\, u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data[6], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|readdata[6]\, u0|uart_0|the_nios_hps_system_uart_0_regs|readdata[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[6]\, u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[6]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[1][6]\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[1][6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem~2\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[0][6]\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[0][6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser_030|clock_xer|out_data_buffer[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[6]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[6], uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[6]~feeder\, u0|nios_header_conn|data_out[6]~feeder, uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[6]\, u0|nios_header_conn|data_out[6], uartsw, 1
instance = comp, \u0|nios_header_conn|read_mux_out[6]\, u0|nios_header_conn|read_mux_out[6], uartsw, 1
instance = comp, \u0|nios_header_conn|readdata[6]\, u0|nios_header_conn|readdata[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[6]\, u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[6]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][6]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~2\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][6]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~32\, u0|mm_interconnect_0|rsp_mux|src_data[6]~32, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[6]\, u0|i2c_0|u_csr|readdata_nxt[6], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata_dly2[6]\, u0|i2c_0|u_csr|readdata_dly2[6], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata[6]~2\, u0|i2c_0|u_csr|readdata[6]~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[6]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[0][6]~feeder\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[0][6]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[2][6]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[2][6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem~2\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][6]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[0][6]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[0][6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~DUPLICATE\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[6]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][6]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~2\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][6]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][6]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][6]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~29\, u0|mm_interconnect_0|rsp_mux|src_data[6]~29, uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~33\, u0|mm_interconnect_0|rsp_mux|src_data[6]~33, uartsw, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[6]~feeder\, u0|spi_0|spi_slave_select_holding_reg[6]~feeder, uartsw, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[6]\, u0|spi_0|spi_slave_select_holding_reg[6], uartsw, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[6]\, u0|spi_0|spi_slave_select_reg[6], uartsw, 1
instance = comp, \u0|spi_0|iTRDY_reg~feeder\, u0|spi_0|iTRDY_reg~feeder, uartsw, 1
instance = comp, \u0|spi_0|iTRDY_reg\, u0|spi_0|iTRDY_reg, uartsw, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[6]~4\, u0|spi_0|p1_data_to_cpu[6]~4, uartsw, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[6]~5\, u0|spi_0|p1_data_to_cpu[6]~5, uartsw, 1
instance = comp, \u0|spi_0|data_to_cpu[6]\, u0|spi_0|data_to_cpu[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[6]\, u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[6]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[1][6]\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[1][6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem~2\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][6]\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|out_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_031|clock_xer|out_data_buffer[6]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser_031|clock_xer|out_data_buffer[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~15\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~15, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[6]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~15\, u0|mm_interconnect_0|rsp_mux|src_data[6]~15, uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~34\, u0|mm_interconnect_0|rsp_mux|src_data[6]~34, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte0_data[6]\, u0|nios2_qsys_0|av_ld_byte0_data[6], uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_rf_wr_data[6]~2\, u0|nios2_qsys_0|W_rf_wr_data[6]~2, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[12]~feeder\, u0|nios2_qsys_0|d_writedata[12]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[12]\, u0|nios2_qsys_0|d_writedata[12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~9\, u0|mm_interconnect_0|cmd_mux_003|src_payload~9, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[12]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[12], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg~8\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg~8, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[12]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[12], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~8\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~8, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[9]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[9]\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[9], uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_iw[9]~14\, u0|nios2_qsys_0|F_iw[9]~14, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_iw[9]\, u0|nios2_qsys_0|D_iw[9], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[3]~feeder\, u0|nios2_qsys_0|E_src2[3]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[3]\, u0|nios2_qsys_0|E_src2[3], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_logic_result[3]~24\, u0|nios2_qsys_0|E_logic_result[3]~24, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_alu_result[3]~25\, u0|nios2_qsys_0|E_alu_result[3]~25, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_alu_result[3]\, u0|nios2_qsys_0|W_alu_result[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|router|Equal17~0\, u0|mm_interconnect_0|router|Equal17~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser|clock_xer|take_in_data, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[67]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[67], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[67]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[67], uartsw, 1
instance = comp, \u0|jtag_uart_0|av_waitrequest~0\, u0|jtag_uart_0|av_waitrequest~0, uartsw, 1
instance = comp, \u0|jtag_uart_0|av_waitrequest\, u0|jtag_uart_0|av_waitrequest, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|read~0\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|read~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]~2\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|read~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|rp_valid\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|rp_valid, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_toggle~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_toggle, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_to_out_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|in_to_out_synchronizer|din_s1~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_016|clock_xer|in_to_out_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_016|clock_xer|in_to_out_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~4\, u0|mm_interconnect_0|rsp_mux|WideOr1~4, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[65]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[65], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[65]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[65], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[67]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[67], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[67]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[67], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[108]~feeder\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[108]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[108]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[108]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|din_s1~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent|rf_source_valid~0\, u0|mm_interconnect_0|nios_buttons_s1_agent|rf_source_valid~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|mem_used[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_translator|wait_latency_counter[0]~0\, u0|mm_interconnect_0|nios_buttons_s1_translator|wait_latency_counter[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent|m0_write~0\, u0|mm_interconnect_0|nios_buttons_s1_agent|m0_write~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|mem[1][108]\, u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|mem[1][108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|mem~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|mem[0][108]~1\, u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|mem[0][108]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|mem[0][108]~feeder\, u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|mem[0][108]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|mem[0][108]\, u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|mem[0][108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_021|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_021|clock_xer|out_to_in_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_021|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_021|clock_xer|out_to_in_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent|uncompressor|sink_ready~0\, u0|mm_interconnect_0|nios_buttons_s1_agent|uncompressor|sink_ready~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|mem_used[0]~0\, u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|mem_used[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|mem_used[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|mem_used[1]~1\, u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|mem_used[1]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_toggle_flopped~0\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_toggle_flopped~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_toggle_flopped, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_ready~0\, u0|mm_interconnect_0|crosser_005|clock_xer|in_ready~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_005|clock_xer|take_in_data, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[66]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[66], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[66]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[66], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_translator|wait_latency_counter~2\, u0|mm_interconnect_0|nios_buttons_s1_translator|wait_latency_counter~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|nios_buttons_s1_translator|wait_latency_counter[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_translator|wait_latency_counter[0]~1\, u0|mm_interconnect_0|nios_buttons_s1_translator|wait_latency_counter[0]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_translator|wait_latency_counter~3\, u0|mm_interconnect_0|nios_buttons_s1_translator|wait_latency_counter~3, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|nios_buttons_s1_translator|wait_latency_counter[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_taken~0\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_taken~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|nios_buttons_s1_translator|read_latency_shift_reg~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|nios_buttons_s1_translator|read_latency_shift_reg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|read~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem_used[1]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem_used[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem_used[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem_used[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_021|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_021|clock_xer|in_data_toggle~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_021|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_021|clock_xer|in_data_toggle, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_021|clock_xer|in_to_out_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_021|clock_xer|in_to_out_synchronizer|din_s1~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_021|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_021|clock_xer|in_to_out_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_021|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_021|clock_xer|in_to_out_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_021|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_021|clock_xer|out_data_toggle_flopped, uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~5\, u0|mm_interconnect_0|rsp_mux|WideOr1~5, uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~0\, u0|mm_interconnect_0|rsp_mux|WideOr1~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_010|clock_xer|out_to_in_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_to_in_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_ready~0\, u0|mm_interconnect_0|crosser_010|clock_xer|in_ready~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_010|clock_xer|take_in_data, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_toggle~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_toggle~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_toggle~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_toggle, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_010|clock_xer|in_to_out_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_to_out_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_toggle_flopped~0\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_toggle_flopped~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_toggle_flopped, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[66]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[66], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[66]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[66], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[108]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[108]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[108]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[108]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[108]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[108]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[65]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[65], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[65]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[65], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2crw_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|nios_i2crw_s1_agent_rsp_fifo|mem~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[67]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[67], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[67]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[67], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2crw_s1_agent_rsp_fifo|mem_used[0]~0\, u0|mm_interconnect_0|nios_i2crw_s1_agent_rsp_fifo|mem_used[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2crw_s1_agent_rsp_fifo|mem[1][108]\, u0|mm_interconnect_0|nios_i2crw_s1_agent_rsp_fifo|mem[1][108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2crw_s1_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|nios_i2crw_s1_agent_rsp_fifo|mem~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2crw_s1_agent_rsp_fifo|mem_used[0]~2\, u0|mm_interconnect_0|nios_i2crw_s1_agent_rsp_fifo|mem_used[0]~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2crw_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|nios_i2crw_s1_agent_rsp_fifo|mem_used[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2crw_s1_agent_rsp_fifo|mem[0][108]~2\, u0|mm_interconnect_0|nios_i2crw_s1_agent_rsp_fifo|mem[0][108]~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2crw_s1_agent_rsp_fifo|mem[0][108]\, u0|mm_interconnect_0|nios_i2crw_s1_agent_rsp_fifo|mem[0][108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2crw_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|nios_i2crw_s1_translator|read_latency_shift_reg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_026|clock_xer|out_to_in_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_026|clock_xer|out_to_in_synchronizer|din_s1~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_026|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_026|clock_xer|out_to_in_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_026|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_026|clock_xer|out_to_in_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2crw_s1_agent|uncompressor|sink_ready~0\, u0|mm_interconnect_0|nios_i2crw_s1_agent|uncompressor|sink_ready~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_taken~0\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_taken~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2crw_s1_agent_rsp_fifo|mem_used[1]~1\, u0|mm_interconnect_0|nios_i2crw_s1_agent_rsp_fifo|mem_used[1]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2crw_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|nios_i2crw_s1_agent_rsp_fifo|mem_used[1], uartsw, 1
instance = comp, \u0|nios_i2crw|always0~0\, u0|nios_i2crw|always0~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2crw_s1_translator|wait_latency_counter[0]~0\, u0|mm_interconnect_0|nios_i2crw_s1_translator|wait_latency_counter[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2crw_s1_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|nios_i2crw_s1_translator|wait_latency_counter[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2crw_s1_translator|wait_latency_counter~2\, u0|mm_interconnect_0|nios_i2crw_s1_translator|wait_latency_counter~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2crw_s1_translator|wait_latency_counter[0]~DUPLICATE\, u0|mm_interconnect_0|nios_i2crw_s1_translator|wait_latency_counter[0]~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2crw_s1_translator|wait_latency_counter~1\, u0|mm_interconnect_0|nios_i2crw_s1_translator|wait_latency_counter~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2crw_s1_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|nios_i2crw_s1_translator|wait_latency_counter[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2crw_s1_translator|av_waitrequest_generated~0\, u0|mm_interconnect_0|nios_i2crw_s1_translator|av_waitrequest_generated~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_taken~1\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_taken~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2crw_s1_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|nios_i2crw_s1_translator|read_latency_shift_reg~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2crw_s1_translator|read_latency_shift_reg[0]~DUPLICATE\, u0|mm_interconnect_0|nios_i2crw_s1_translator|read_latency_shift_reg[0]~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2crw_s1_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|nios_i2crw_s1_agent_rdata_fifo|read~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2crw_s1_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|nios_i2crw_s1_agent_rdata_fifo|mem_used[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2crw_s1_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|nios_i2crw_s1_agent_rdata_fifo|mem_used[1]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2crw_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_0|nios_i2crw_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2crw_s1_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|nios_i2crw_s1_agent_rdata_fifo|mem_used[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2crw_s1_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|nios_i2crw_s1_agent_rdata_fifo|mem_used[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2crw_s1_agent|rp_valid\, u0|mm_interconnect_0|nios_i2crw_s1_agent|rp_valid, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_026|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_026|clock_xer|in_data_toggle~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_026|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_026|clock_xer|in_data_toggle, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_026|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_026|clock_xer|in_to_out_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_026|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_026|clock_xer|in_to_out_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_026|clock_xer|out_data_toggle_flopped~feeder\, u0|mm_interconnect_0|crosser_026|clock_xer|out_data_toggle_flopped~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_026|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_026|clock_xer|out_data_toggle_flopped, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_025|clock_xer|out_data_toggle_flopped~DUPLICATE\, u0|mm_interconnect_0|crosser_025|clock_xer|out_data_toggle_flopped~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_025|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_025|clock_xer|out_to_in_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_025|clock_xer|out_to_in_synchronizer|dreg[0]~feeder\, u0|mm_interconnect_0|crosser_025|clock_xer|out_to_in_synchronizer|dreg[0]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_025|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_025|clock_xer|out_to_in_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|router|Equal11~0\, u0|mm_interconnect_0|router|Equal11~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_toggle~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_toggle, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_009|clock_xer|in_to_out_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_to_out_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[66]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[66], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[66]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[66], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[65]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[65]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[65]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[65], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[65]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[65], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[108]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[108]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[108]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[108]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[108]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[108]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cdat_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|nios_i2cdat_s1_agent_rsp_fifo|mem~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cdat_s1_agent_rsp_fifo|mem_used[0]~0\, u0|mm_interconnect_0|nios_i2cdat_s1_agent_rsp_fifo|mem_used[0]~0, uartsw, 1
instance = comp, \u0|nios_i2cdat|always1~0\, u0|nios_i2cdat|always1~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cdat_s1_translator|wait_latency_counter[0]~0\, u0|mm_interconnect_0|nios_i2cdat_s1_translator|wait_latency_counter[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cdat_s1_translator|wait_latency_counter~2\, u0|mm_interconnect_0|nios_i2cdat_s1_translator|wait_latency_counter~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cdat_s1_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|nios_i2cdat_s1_translator|wait_latency_counter[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cdat_s1_translator|wait_latency_counter~1\, u0|mm_interconnect_0|nios_i2cdat_s1_translator|wait_latency_counter~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cdat_s1_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|nios_i2cdat_s1_translator|wait_latency_counter[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cdat_s1_translator|av_waitrequest_generated~0\, u0|mm_interconnect_0|nios_i2cdat_s1_translator|av_waitrequest_generated~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_taken~0\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_taken~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cdat_s1_agent_rsp_fifo|mem_used[1]~1\, u0|mm_interconnect_0|nios_i2cdat_s1_agent_rsp_fifo|mem_used[1]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cdat_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|nios_i2cdat_s1_agent_rsp_fifo|mem_used[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_taken~1\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_taken~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_toggle_flopped~0\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_toggle_flopped~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_toggle_flopped, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_009|clock_xer|out_to_in_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_to_in_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_009|clock_xer|take_in_data, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[67]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[67], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[67]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[67], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cdat_s1_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|nios_i2cdat_s1_translator|read_latency_shift_reg~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cdat_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|nios_i2cdat_s1_translator|read_latency_shift_reg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cdat_s1_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|nios_i2cdat_s1_agent_rdata_fifo|read~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cdat_s1_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|nios_i2cdat_s1_agent_rdata_fifo|mem_used[1]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cdat_s1_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|nios_i2cdat_s1_agent_rdata_fifo|mem_used[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cdat_s1_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|nios_i2cdat_s1_agent_rdata_fifo|mem_used[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cdat_s1_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|nios_i2cdat_s1_agent_rdata_fifo|mem_used[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cdat_s1_agent|uncompressor|sink_ready~0\, u0|mm_interconnect_0|nios_i2cdat_s1_agent|uncompressor|sink_ready~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cdat_s1_agent_rsp_fifo|mem_used[0]~2\, u0|mm_interconnect_0|nios_i2cdat_s1_agent_rsp_fifo|mem_used[0]~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cdat_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|nios_i2cdat_s1_agent_rsp_fifo|mem_used[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cdat_s1_agent_rsp_fifo|mem[1][108]\, u0|mm_interconnect_0|nios_i2cdat_s1_agent_rsp_fifo|mem[1][108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cdat_s1_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|nios_i2cdat_s1_agent_rsp_fifo|mem~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cdat_s1_agent_rsp_fifo|mem[0][108]~2\, u0|mm_interconnect_0|nios_i2cdat_s1_agent_rsp_fifo|mem[0][108]~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cdat_s1_agent_rsp_fifo|mem[0][108]\, u0|mm_interconnect_0|nios_i2cdat_s1_agent_rsp_fifo|mem[0][108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cdat_s1_agent|rp_valid\, u0|mm_interconnect_0|nios_i2cdat_s1_agent|rp_valid, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_025|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_025|clock_xer|in_data_toggle~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_025|clock_xer|in_data_toggle~feeder\, u0|mm_interconnect_0|crosser_025|clock_xer|in_data_toggle~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_025|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_025|clock_xer|in_data_toggle, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_025|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_025|clock_xer|in_to_out_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_025|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_025|clock_xer|in_to_out_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_025|clock_xer|out_data_toggle_flopped~feeder\, u0|mm_interconnect_0|crosser_025|clock_xer|out_data_toggle_flopped~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_025|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_025|clock_xer|out_data_toggle_flopped, uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~2\, u0|mm_interconnect_0|rsp_mux|WideOr1~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~1\, u0|mm_interconnect_0|rsp_mux|WideOr1~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_023|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_023|clock_xer|out_to_in_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_023|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_023|clock_xer|out_to_in_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_toggle_flopped~0\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_toggle_flopped~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_toggle_flopped, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_to_in_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|out_to_in_synchronizer|din_s1~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_007|clock_xer|out_to_in_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_to_in_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_ready~0\, u0|mm_interconnect_0|crosser_007|clock_xer|in_ready~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_007|clock_xer|take_in_data, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_toggle~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_toggle, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_taken~0\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_taken~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[108]~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[108]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[108]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[108]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[65]~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[65]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[65]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[65], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[65]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[65], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[66]~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[66]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[66]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[66], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[66]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[66], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cclk_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|nios_i2cclk_s1_agent_rsp_fifo|mem~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[67]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[67], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[67]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[67], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cclk_s1_agent_rsp_fifo|mem_used[0]~0\, u0|mm_interconnect_0|nios_i2cclk_s1_agent_rsp_fifo|mem_used[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cclk_s1_agent_rsp_fifo|mem[1][108]\, u0|mm_interconnect_0|nios_i2cclk_s1_agent_rsp_fifo|mem[1][108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cclk_s1_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|nios_i2cclk_s1_agent_rsp_fifo|mem~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cclk_s1_agent_rsp_fifo|mem[0][108]~2\, u0|mm_interconnect_0|nios_i2cclk_s1_agent_rsp_fifo|mem[0][108]~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cclk_s1_agent_rsp_fifo|mem[0][108]\, u0|mm_interconnect_0|nios_i2cclk_s1_agent_rsp_fifo|mem[0][108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cclk_s1_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|nios_i2cclk_s1_translator|read_latency_shift_reg~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cclk_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|nios_i2cclk_s1_translator|read_latency_shift_reg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cclk_s1_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|nios_i2cclk_s1_agent_rdata_fifo|read~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cclk_s1_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|nios_i2cclk_s1_agent_rdata_fifo|mem_used[1]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cclk_s1_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|nios_i2cclk_s1_agent_rdata_fifo|mem_used[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cclk_s1_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|nios_i2cclk_s1_agent_rdata_fifo|mem_used[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cclk_s1_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|nios_i2cclk_s1_agent_rdata_fifo|mem_used[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cclk_s1_agent|uncompressor|sink_ready~0\, u0|mm_interconnect_0|nios_i2cclk_s1_agent|uncompressor|sink_ready~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cclk_s1_agent_rsp_fifo|mem_used[1]~1\, u0|mm_interconnect_0|nios_i2cclk_s1_agent_rsp_fifo|mem_used[1]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cclk_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|nios_i2cclk_s1_agent_rsp_fifo|mem_used[1], uartsw, 1
instance = comp, \u0|nios_i2cclk|always0~0\, u0|nios_i2cclk|always0~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cclk_s1_translator|wait_latency_counter[0]~0\, u0|mm_interconnect_0|nios_i2cclk_s1_translator|wait_latency_counter[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cclk_s1_translator|wait_latency_counter~2\, u0|mm_interconnect_0|nios_i2cclk_s1_translator|wait_latency_counter~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cclk_s1_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|nios_i2cclk_s1_translator|wait_latency_counter[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cclk_s1_translator|wait_latency_counter~1\, u0|mm_interconnect_0|nios_i2cclk_s1_translator|wait_latency_counter~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cclk_s1_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|nios_i2cclk_s1_translator|wait_latency_counter[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cclk_s1_translator|av_waitrequest_generated~0\, u0|mm_interconnect_0|nios_i2cclk_s1_translator|av_waitrequest_generated~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_taken~1\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_taken~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cclk_s1_agent_rsp_fifo|mem_used[0]~2\, u0|mm_interconnect_0|nios_i2cclk_s1_agent_rsp_fifo|mem_used[0]~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cclk_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|nios_i2cclk_s1_agent_rsp_fifo|mem_used[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cclk_s1_agent|rp_valid\, u0|mm_interconnect_0|nios_i2cclk_s1_agent|rp_valid, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_023|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_023|clock_xer|in_data_toggle~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_023|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_023|clock_xer|in_data_toggle, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_023|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_023|clock_xer|in_to_out_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_023|clock_xer|in_to_out_synchronizer|dreg[0]~feeder\, u0|mm_interconnect_0|crosser_023|clock_xer|in_to_out_synchronizer|dreg[0]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_023|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_023|clock_xer|in_to_out_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_023|clock_xer|out_data_toggle_flopped~feeder\, u0|mm_interconnect_0|crosser_023|clock_xer|out_data_toggle_flopped~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_023|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_023|clock_xer|out_data_toggle_flopped, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_022|clock_xer|out_data_toggle_flopped~DUPLICATE\, u0|mm_interconnect_0|crosser_022|clock_xer|out_data_toggle_flopped~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_022|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_022|clock_xer|out_to_in_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_022|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_022|clock_xer|out_to_in_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[67]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[67], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[67]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[67], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uartrx_s1_translator|wait_latency_counter[0]~0\, u0|mm_interconnect_0|nios_uartrx_s1_translator|wait_latency_counter[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[66]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[66]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[66]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[66], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[66]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[66], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uartrx_s1_translator|wait_latency_counter~2\, u0|mm_interconnect_0|nios_uartrx_s1_translator|wait_latency_counter~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uartrx_s1_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|nios_uartrx_s1_translator|wait_latency_counter[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uartrx_s1_translator|wait_latency_counter[0]~1\, u0|mm_interconnect_0|nios_uartrx_s1_translator|wait_latency_counter[0]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uartrx_s1_translator|wait_latency_counter~3\, u0|mm_interconnect_0|nios_uartrx_s1_translator|wait_latency_counter~3, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uartrx_s1_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|nios_uartrx_s1_translator|wait_latency_counter[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uartrx_s1_agent|m0_write~0\, u0|mm_interconnect_0|nios_uartrx_s1_agent|m0_write~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_taken~0\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_taken~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_toggle_flopped~0\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_toggle_flopped~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_toggle_flopped, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_006|clock_xer|out_to_in_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_to_in_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_ready~0\, u0|mm_interconnect_0|crosser_006|clock_xer|in_ready~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_006|clock_xer|take_in_data, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_toggle~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_toggle~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_toggle~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_toggle, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_to_out_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_to_out_synchronizer|din_s1~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_006|clock_xer|in_to_out_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_to_out_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[108]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[108]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[108]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[108]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[65]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[65], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[65]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[65], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uartrx_s1_agent|rf_source_valid~0\, u0|mm_interconnect_0|nios_uartrx_s1_agent|rf_source_valid~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uartrx_s1_agent_rsp_fifo|mem_used[0]~0\, u0|mm_interconnect_0|nios_uartrx_s1_agent_rsp_fifo|mem_used[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uartrx_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|nios_uartrx_s1_agent_rsp_fifo|mem_used[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uartrx_s1_agent_rsp_fifo|mem[1][108]\, u0|mm_interconnect_0|nios_uartrx_s1_agent_rsp_fifo|mem[1][108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uartrx_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|nios_uartrx_s1_agent_rsp_fifo|mem~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uartrx_s1_agent_rsp_fifo|mem[0][108]~1\, u0|mm_interconnect_0|nios_uartrx_s1_agent_rsp_fifo|mem[0][108]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uartrx_s1_agent_rsp_fifo|mem[0][108]\, u0|mm_interconnect_0|nios_uartrx_s1_agent_rsp_fifo|mem[0][108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uartrx_s1_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|nios_uartrx_s1_agent_rdata_fifo|read~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uartrx_s1_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|nios_uartrx_s1_agent_rdata_fifo|mem_used[1]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uartrx_s1_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|nios_uartrx_s1_agent_rdata_fifo|mem_used[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uartrx_s1_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|nios_uartrx_s1_agent_rdata_fifo|mem_used[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uartrx_s1_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|nios_uartrx_s1_agent_rdata_fifo|mem_used[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uartrx_s1_agent|uncompressor|sink_ready~0\, u0|mm_interconnect_0|nios_uartrx_s1_agent|uncompressor|sink_ready~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uartrx_s1_agent_rsp_fifo|mem_used[1]~1\, u0|mm_interconnect_0|nios_uartrx_s1_agent_rsp_fifo|mem_used[1]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uartrx_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|nios_uartrx_s1_agent_rsp_fifo|mem_used[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uartrx_s1_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|nios_uartrx_s1_translator|read_latency_shift_reg~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uartrx_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|nios_uartrx_s1_translator|read_latency_shift_reg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uartrx_s1_agent|rp_valid\, u0|mm_interconnect_0|nios_uartrx_s1_agent|rp_valid, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_022|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_022|clock_xer|in_data_toggle~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_022|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_022|clock_xer|in_data_toggle, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_022|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_022|clock_xer|in_to_out_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_022|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_022|clock_xer|in_to_out_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_022|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_022|clock_xer|out_data_toggle_flopped, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[67]~feeder\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[67]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_toggle~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_toggle~feeder\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_toggle~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_toggle, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_008|clock_xer|in_to_out_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_to_out_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[108]~feeder\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[108]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[108]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[108]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[65]~feeder\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[65]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[65]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[65], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[65]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[65], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[66]~feeder\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[66]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[66]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[66], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[66]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[66], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uarttx_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|nios_uarttx_s1_agent_rsp_fifo|mem~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uarttx_s1_agent_rsp_fifo|mem_used[0]~0\, u0|mm_interconnect_0|nios_uarttx_s1_agent_rsp_fifo|mem_used[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_024|clock_xer|out_to_in_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_024|clock_xer|out_to_in_synchronizer|din_s1~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_024|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_024|clock_xer|out_to_in_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_024|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_024|clock_xer|out_to_in_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uarttx_s1_agent_rsp_fifo|mem[1][108]\, u0|mm_interconnect_0|nios_uarttx_s1_agent_rsp_fifo|mem[1][108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uarttx_s1_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|nios_uarttx_s1_agent_rsp_fifo|mem~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uarttx_s1_agent_rsp_fifo|mem[0][108]\, u0|mm_interconnect_0|nios_uarttx_s1_agent_rsp_fifo|mem[0][108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uarttx_s1_agent_rsp_fifo|mem_used[0]~2\, u0|mm_interconnect_0|nios_uarttx_s1_agent_rsp_fifo|mem_used[0]~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uarttx_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|nios_uarttx_s1_agent_rsp_fifo|mem_used[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uarttx_s1_agent_rsp_fifo|mem[0][108]~2\, u0|mm_interconnect_0|nios_uarttx_s1_agent_rsp_fifo|mem[0][108]~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uarttx_s1_agent_rsp_fifo|mem[0][108]~DUPLICATE\, u0|mm_interconnect_0|nios_uarttx_s1_agent_rsp_fifo|mem[0][108]~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uarttx_s1_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|nios_uarttx_s1_agent_rdata_fifo|read~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uarttx_s1_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|nios_uarttx_s1_agent_rdata_fifo|mem_used[1]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uarttx_s1_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|nios_uarttx_s1_agent_rdata_fifo|mem_used[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uarttx_s1_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|nios_uarttx_s1_agent_rdata_fifo|mem_used[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uarttx_s1_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|nios_uarttx_s1_agent_rdata_fifo|mem_used[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uarttx_s1_agent|uncompressor|sink_ready~0\, u0|mm_interconnect_0|nios_uarttx_s1_agent|uncompressor|sink_ready~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_taken~0\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_taken~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uarttx_s1_agent_rsp_fifo|mem_used[1]~1\, u0|mm_interconnect_0|nios_uarttx_s1_agent_rsp_fifo|mem_used[1]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uarttx_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|nios_uarttx_s1_agent_rsp_fifo|mem_used[1], uartsw, 1
instance = comp, \u0|nios_uarttx|always0~0\, u0|nios_uarttx|always0~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uarttx_s1_translator|wait_latency_counter[0]~0\, u0|mm_interconnect_0|nios_uarttx_s1_translator|wait_latency_counter[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uarttx_s1_translator|wait_latency_counter~2\, u0|mm_interconnect_0|nios_uarttx_s1_translator|wait_latency_counter~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uarttx_s1_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|nios_uarttx_s1_translator|wait_latency_counter[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uarttx_s1_translator|wait_latency_counter~1\, u0|mm_interconnect_0|nios_uarttx_s1_translator|wait_latency_counter~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uarttx_s1_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|nios_uarttx_s1_translator|wait_latency_counter[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uarttx_s1_translator|av_waitrequest_generated~0\, u0|mm_interconnect_0|nios_uarttx_s1_translator|av_waitrequest_generated~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_taken~1\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_taken~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_toggle_flopped~0\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_toggle_flopped~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_toggle_flopped, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_to_in_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_008|clock_xer|out_to_in_synchronizer|din_s1~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_008|clock_xer|out_to_in_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_to_in_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_ready~0\, u0|mm_interconnect_0|crosser_008|clock_xer|in_ready~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_008|clock_xer|take_in_data, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[67]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[67], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[67]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[67], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uarttx_s1_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|nios_uarttx_s1_translator|read_latency_shift_reg~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uarttx_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|nios_uarttx_s1_translator|read_latency_shift_reg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uarttx_s1_agent|rp_valid\, u0|mm_interconnect_0|nios_uarttx_s1_agent|rp_valid, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_024|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_024|clock_xer|in_data_toggle~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_024|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_024|clock_xer|in_data_toggle, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_024|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_024|clock_xer|in_to_out_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_024|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_024|clock_xer|in_to_out_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_024|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_024|clock_xer|out_data_toggle_flopped, uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~3\, u0|mm_interconnect_0|rsp_mux|WideOr1~3, uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~6\, u0|mm_interconnect_0|rsp_mux|WideOr1~6, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|write~0\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|write~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|write\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|write, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|waitrequest~0\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|waitrequest~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|read~0\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|read~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|read\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|read, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|waitrequest~1\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|waitrequest~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|waitrequest\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|waitrequest, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|write~0\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|write~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~0\, u0|mm_interconnect_0|cmd_demux|WideOr0~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~1\, u0|mm_interconnect_0|cmd_demux|WideOr0~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~3\, u0|mm_interconnect_0|cmd_demux|WideOr0~3, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~2\, u0|mm_interconnect_0|cmd_demux|WideOr0~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~4\, u0|mm_interconnect_0|cmd_demux|WideOr0~4, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer~0\, u0|mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer\, u0|mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~1\, u0|mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_st_stall\, u0|nios2_qsys_0|E_st_stall, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_write\, u0|nios2_qsys_0|d_write, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_write\, u0|mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_write, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[66]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[66], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[66]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[66], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][108]\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][108]~1\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][108]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][108]\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_toggle~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_toggle, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_017|clock_xer|in_to_out_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_017|clock_xer|in_to_out_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_toggle_flopped, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[5]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[5]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~1\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][5]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][5]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][5]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[5]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~22\, u0|mm_interconnect_0|rsp_mux|src_data[5]~22, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|control_reg[5]\, u0|uart_0|the_nios_hps_system_uart_0_regs|control_reg[5], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]~DUPLICATE\, u0|uart_0|the_nios_hps_system_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]~DUPLICATE, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|rx_data[5]\, u0|uart_0|the_nios_hps_system_uart_0_rx|rx_data[5], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data[5]~1\, u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data[5]~1, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|tx_shift_empty~0\, u0|uart_0|the_nios_hps_system_uart_0_tx|tx_shift_empty~0, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|tx_shift_empty\, u0|uart_0|the_nios_hps_system_uart_0_tx|tx_shift_empty, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data[5]\, u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data[5], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|readdata[5]\, u0|uart_0|the_nios_hps_system_uart_0_regs|readdata[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[5]\, u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[5]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[1][5]\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[1][5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem~1\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[0][5]\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[0][5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|out_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_030|clock_xer|out_data_buffer[5]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser_030|clock_xer|out_data_buffer[5], uartsw, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[5]\, u0|spi_0|spi_slave_select_holding_reg[5], uartsw, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[5]\, u0|spi_0|spi_slave_select_reg[5], uartsw, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[5]~2\, u0|spi_0|p1_data_to_cpu[5]~2, uartsw, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[5]~3\, u0|spi_0|p1_data_to_cpu[5]~3, uartsw, 1
instance = comp, \u0|spi_0|data_to_cpu[5]\, u0|spi_0|data_to_cpu[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[5]\, u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[5]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[1][5]\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[1][5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem~1\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][5]~feeder\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][5]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][5]\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|out_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_031|clock_xer|out_data_buffer[5]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser_031|clock_xer|out_data_buffer[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~26\, u0|mm_interconnect_0|rsp_mux|src_data[5]~26, uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[21]\, u0|timer_0|counter_snapshot[21], uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[5]~feeder\, u0|timer_0|counter_snapshot[5]~feeder, uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[5]\, u0|timer_0|counter_snapshot[5], uartsw, 1
instance = comp, \u0|timer_0|read_mux_out[5]~12\, u0|timer_0|read_mux_out[5]~12, uartsw, 1
instance = comp, \u0|timer_0|readdata[5]\, u0|timer_0|readdata[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[5]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[5]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][5]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~1\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][5]~feeder\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][5]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][5]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser_027|clock_xer|out_data_buffer[5], uartsw, 1
instance = comp, \SW[5]~input\, SW[5]~input, uartsw, 1
instance = comp, \u0|nios_switches|read_mux_out[5]\, u0|nios_switches|read_mux_out[5], uartsw, 1
instance = comp, \u0|nios_switches|readdata[5]\, u0|nios_switches|readdata[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_translator|av_readdata_pre[5]\, u0|mm_interconnect_0|nios_switches_s1_translator|av_readdata_pre[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_020|clock_xer|in_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_020|clock_xer|in_data_buffer[5]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[1][5]\, u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[1][5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem~1\, u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[0][5]~feeder\, u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[0][5]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[0][5]\, u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[0][5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_020|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser_020|clock_xer|in_data_buffer[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_020|clock_xer|out_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_020|clock_xer|out_data_buffer[5]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_020|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser_020|clock_xer|out_data_buffer[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~24\, u0|mm_interconnect_0|rsp_mux|src_data[5]~24, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_018|clock_xer|out_data_toggle_flopped, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[5]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[5], uartsw, 1
instance = comp, \u0|nios_leds|data_out[5]~feeder\, u0|nios_leds|data_out[5]~feeder, uartsw, 1
instance = comp, \u0|nios_leds|data_out[5]\, u0|nios_leds|data_out[5], uartsw, 1
instance = comp, \u0|nios_leds|readdata[5]\, u0|nios_leds|readdata[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_translator|av_readdata_pre[5]\, u0|mm_interconnect_0|nios_leds_s1_translator|av_readdata_pre[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[5]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[1][5]\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[1][5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem~1\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][5]\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_019|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser_019|clock_xer|out_data_buffer[5], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|ctrl_rden~1\, u0|i2c_0|u_csr|ctrl_rden~1, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|ctrl_rden_dly\, u0|i2c_0|u_csr|ctrl_rden_dly, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|ctrl[5]\, u0|i2c_0|u_csr|ctrl[5], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[5]~2\, u0|i2c_0|u_csr|readdata_nxt[5]~2, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[5]\, u0|i2c_0|u_csr|readdata_nxt[5], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata_dly2[5]\, u0|i2c_0|u_csr|readdata_dly2[5], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata[5]~1\, u0|i2c_0|u_csr|readdata[5]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[5]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[0][5]~feeder\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[0][5]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[2][5]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[2][5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem~1\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][5]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[0][5]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[0][5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~23\, u0|mm_interconnect_0|rsp_mux|src_data[5]~23, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[5]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[5], uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[5]~feeder\, u0|nios_header_conn|data_out[5]~feeder, uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[5]\, u0|nios_header_conn|data_out[5], uartsw, 1
instance = comp, \u0|nios_header_conn|read_mux_out[5]\, u0|nios_header_conn|read_mux_out[5], uartsw, 1
instance = comp, \u0|nios_header_conn|readdata[5]\, u0|nios_header_conn|readdata[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[5]\, u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[5]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][5]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~1\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][5]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[5], uartsw, 1
instance = comp, \u0|nios_7seg|data_out[5]~feeder\, u0|nios_7seg|data_out[5]~feeder, uartsw, 1
instance = comp, \u0|nios_7seg|data_out[5]\, u0|nios_7seg|data_out[5], uartsw, 1
instance = comp, \u0|nios_7seg|readdata[5]\, u0|nios_7seg|readdata[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[5]\, u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[5]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][5]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~1\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][5]~feeder\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][5]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][5]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~25\, u0|mm_interconnect_0|rsp_mux|src_data[5]~25, uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~27\, u0|mm_interconnect_0|rsp_mux|src_data[5]~27, uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~28\, u0|mm_interconnect_0|rsp_mux|src_data[5]~28, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte0_data[5]\, u0|nios2_qsys_0|av_ld_byte0_data[5], uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_rf_wr_data[5]~1\, u0|nios2_qsys_0|W_rf_wr_data[5]~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[11]\, u0|nios2_qsys_0|d_writedata[11], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~11\, u0|mm_interconnect_0|cmd_mux_003|src_payload~11, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[11]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[11], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~10\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~10, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[8]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[8]\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[8], uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_iw[8]~13\, u0|nios2_qsys_0|F_iw[8]~13, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_iw[8]\, u0|nios2_qsys_0|D_iw[8], uartsw, 1
instance = comp, \u0|nios2_qsys_0|Equal101~9\, u0|nios2_qsys_0|Equal101~9, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_ctrl_wrctl_inst\, u0|nios2_qsys_0|R_ctrl_wrctl_inst, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_ienable_reg_nxt~0\, u0|nios2_qsys_0|W_ienable_reg_nxt~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_ienable_reg[4]\, u0|nios2_qsys_0|W_ienable_reg[4], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[4]~DUPLICATE\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[4]~DUPLICATE, uartsw, 1
instance = comp, \u0|spi_0|iROE_reg\, u0|spi_0|iROE_reg, uartsw, 1
instance = comp, \u0|spi_0|irq_reg~0\, u0|spi_0|irq_reg~0, uartsw, 1
instance = comp, \u0|spi_0|iTOE_reg\, u0|spi_0|iTOE_reg, uartsw, 1
instance = comp, \u0|spi_0|irq_reg~1\, u0|spi_0|irq_reg~1, uartsw, 1
instance = comp, \u0|spi_0|irq_reg~2\, u0|spi_0|irq_reg~2, uartsw, 1
instance = comp, \u0|spi_0|irq_reg\, u0|spi_0|irq_reg, uartsw, 1
instance = comp, \u0|irq_synchronizer_004|sync|sync[0].u|din_s1~feeder\, u0|irq_synchronizer_004|sync|sync[0].u|din_s1~feeder, uartsw, 1
instance = comp, \u0|irq_synchronizer_004|sync|sync[0].u|din_s1\, u0|irq_synchronizer_004|sync|sync[0].u|din_s1, uartsw, 1
instance = comp, \u0|irq_synchronizer_004|sync|sync[0].u|dreg[0]~feeder\, u0|irq_synchronizer_004|sync|sync[0].u|dreg[0]~feeder, uartsw, 1
instance = comp, \u0|irq_synchronizer_004|sync|sync[0].u|dreg[0]\, u0|irq_synchronizer_004|sync|sync[0].u|dreg[0], uartsw, 1
instance = comp, \u0|irq_synchronizer_004|sync|sync[0].u|dreg[1]~feeder\, u0|irq_synchronizer_004|sync|sync[0].u|dreg[1]~feeder, uartsw, 1
instance = comp, \u0|irq_synchronizer_004|sync|sync[0].u|dreg[1]\, u0|irq_synchronizer_004|sync|sync[0].u|dreg[1], uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_ipending_reg_nxt[4]\, u0|nios2_qsys_0|W_ipending_reg_nxt[4], uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_ipending_reg[4]~DUPLICATE\, u0|nios2_qsys_0|W_ipending_reg[4]~DUPLICATE, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_control_rd_data[4]~0\, u0|nios2_qsys_0|E_control_rd_data[4]~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_control_rd_data[4]\, u0|nios2_qsys_0|W_control_rd_data[4], uartsw, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[4]\, u0|spi_0|spi_slave_select_holding_reg[4], uartsw, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[4]\, u0|spi_0|spi_slave_select_reg[4], uartsw, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[4]~0\, u0|spi_0|p1_data_to_cpu[4]~0, uartsw, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[4]~1\, u0|spi_0|p1_data_to_cpu[4]~1, uartsw, 1
instance = comp, \u0|spi_0|data_to_cpu[4]\, u0|spi_0|data_to_cpu[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[4]\, u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[4]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[1][4]\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[1][4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][4]~feeder\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][4]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][4]\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser_031|clock_xer|out_data_buffer[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~0\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[4]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~0\, u0|mm_interconnect_0|rsp_mux|src_data[4]~0, uartsw, 1
instance = comp, \SW[4]~input\, SW[4]~input, uartsw, 1
instance = comp, \u0|nios_switches|read_mux_out[4]\, u0|nios_switches|read_mux_out[4], uartsw, 1
instance = comp, \u0|nios_switches|readdata[4]\, u0|nios_switches|readdata[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_translator|av_readdata_pre[4]\, u0|mm_interconnect_0|nios_switches_s1_translator|av_readdata_pre[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_020|clock_xer|in_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_020|clock_xer|in_data_buffer[4]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[1][4]\, u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[1][4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[0][4]~feeder\, u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[0][4]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[0][4]\, u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[0][4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_020|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser_020|clock_xer|in_data_buffer[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_020|clock_xer|out_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_020|clock_xer|out_data_buffer[4]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_020|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser_020|clock_xer|out_data_buffer[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[4], uartsw, 1
instance = comp, \u0|nios_leds|data_out[4]\, u0|nios_leds|data_out[4], uartsw, 1
instance = comp, \u0|nios_leds|readdata[4]\, u0|nios_leds|readdata[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_translator|av_readdata_pre[4]\, u0|mm_interconnect_0|nios_leds_s1_translator|av_readdata_pre[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[4]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[1][4]\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[1][4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][4]\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_019|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser_019|clock_xer|out_data_buffer[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~17\, u0|mm_interconnect_0|rsp_mux|src_data[4]~17, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[4]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[4]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[4], uartsw, 1
instance = comp, \u0|nios_7seg|data_out[4]\, u0|nios_7seg|data_out[4], uartsw, 1
instance = comp, \u0|nios_7seg|readdata[4]\, u0|nios_7seg|readdata[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[4]\, u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[4]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][4]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][4]~feeder\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][4]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][4]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[4], uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[20]\, u0|timer_0|counter_snapshot[20], uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[4]~feeder\, u0|timer_0|counter_snapshot[4]~feeder, uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[4]\, u0|timer_0|counter_snapshot[4], uartsw, 1
instance = comp, \u0|timer_0|read_mux_out[4]~16\, u0|timer_0|read_mux_out[4]~16, uartsw, 1
instance = comp, \u0|timer_0|readdata[4]\, u0|timer_0|readdata[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[4]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[4]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][4]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][4]~feeder\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][4]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][4]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser_027|clock_xer|out_data_buffer[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~18\, u0|mm_interconnect_0|rsp_mux|src_data[4]~18, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|always2~0\, u0|i2c_0|u_csr|always2~0, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|rx_over~0\, u0|i2c_0|u_csr|rx_over~0, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|rx_over\, u0|i2c_0|u_csr|rx_over, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|iser_rden~0\, u0|i2c_0|u_csr|iser_rden~0, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|iser_rden_dly\, u0|i2c_0|u_csr|iser_rden_dly, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|ctrl[4]\, u0|i2c_0|u_csr|ctrl[4], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|iser_wren~1\, u0|i2c_0|u_csr|iser_wren~1, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|iser[4]\, u0|i2c_0|u_csr|iser[4], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[4]~0\, u0|i2c_0|u_csr|readdata_nxt[4]~0, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[4]~1\, u0|i2c_0|u_csr|readdata_nxt[4]~1, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|isr_rden~0\, u0|i2c_0|u_csr|isr_rden~0, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|isr_rden_dly\, u0|i2c_0|u_csr|isr_rden_dly, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[4]\, u0|i2c_0|u_csr|readdata_nxt[4], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata_dly2[4]\, u0|i2c_0|u_csr|readdata_dly2[4], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata[4]~0\, u0|i2c_0|u_csr|readdata[4]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[4]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[2][4]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[2][4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][4]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[0][4]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[0][4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[4]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][4]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][4]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][4]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][4]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~16\, u0|mm_interconnect_0|rsp_mux|src_data[4]~16, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|rx_data[4]\, u0|uart_0|the_nios_hps_system_uart_0_rx|rx_data[4], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data[4]~0\, u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data[4]~0, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|control_reg[4]\, u0|uart_0|the_nios_hps_system_uart_0_regs|control_reg[4], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data[4]\, u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data[4], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|readdata[4]\, u0|uart_0|the_nios_hps_system_uart_0_regs|readdata[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[4]\, u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[4]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[1][4]\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[1][4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[0][4]\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[0][4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser_030|clock_xer|out_data_buffer[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[4]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[4], uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[4]\, u0|nios_header_conn|data_out[4], uartsw, 1
instance = comp, \u0|nios_header_conn|read_mux_out[4]\, u0|nios_header_conn|read_mux_out[4], uartsw, 1
instance = comp, \u0|nios_header_conn|readdata[4]\, u0|nios_header_conn|readdata[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[4]\, u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[4]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][4]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][4]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~19\, u0|mm_interconnect_0|rsp_mux|src_data[4]~19, uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~20\, u0|mm_interconnect_0|rsp_mux|src_data[4]~20, uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~21\, u0|mm_interconnect_0|rsp_mux|src_data[4]~21, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte0_data[4]\, u0|nios2_qsys_0|av_ld_byte0_data[4], uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_rf_wr_data[4]~0\, u0|nios2_qsys_0|W_rf_wr_data[4]~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src2_hi[2]~10\, u0|nios2_qsys_0|R_src2_hi[2]~10, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[18]\, u0|nios2_qsys_0|E_src2[18], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_logic_result[18]~17\, u0|nios2_qsys_0|E_logic_result[18]~17, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result[18]~DUPLICATE\, u0|nios2_qsys_0|E_shift_rot_result[18]~DUPLICATE, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_alu_result[18]~18\, u0|nios2_qsys_0|E_alu_result[18]~18, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_alu_result[18]\, u0|nios2_qsys_0|W_alu_result[18], uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_alu_result[17]\, u0|nios2_qsys_0|W_alu_result[17], uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_alu_result[16]\, u0|nios2_qsys_0|W_alu_result[16], uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_alu_result[19]\, u0|nios2_qsys_0|W_alu_result[19], uartsw, 1
instance = comp, \u0|mm_interconnect_0|router|Equal1~2\, u0|mm_interconnect_0|router|Equal1~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|router|Equal5~0\, u0|mm_interconnect_0|router|Equal5~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_toggle_flopped~DUPLICATE\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_toggle_flopped~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_to_in_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|out_to_in_synchronizer|din_s1~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_011|clock_xer|out_to_in_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_to_in_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_ready~0\, u0|mm_interconnect_0|crosser_011|clock_xer|in_ready~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_011|clock_xer|take_in_data, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_toggle~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_toggle~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_toggle~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_toggle, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_011|clock_xer|in_to_out_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_to_out_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent|uncompressor|sink_ready~0\, u0|mm_interconnect_0|timer_0_s1_agent|uncompressor|sink_ready~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][108]\, u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][108]~2\, u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][108]~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][108]\, u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][108], uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent|rp_valid\, u0|mm_interconnect_0|timer_0_s1_agent|rp_valid, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_027|clock_xer|in_data_toggle~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_027|clock_xer|in_data_toggle, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|in_to_out_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_027|clock_xer|in_to_out_synchronizer|din_s1~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_027|clock_xer|in_to_out_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_027|clock_xer|in_to_out_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_027|clock_xer|out_data_toggle_flopped, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[3]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[3]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[3], uartsw, 1
instance = comp, \u0|nios_7seg|data_out[3]\, u0|nios_7seg|data_out[3], uartsw, 1
instance = comp, \u0|nios_7seg|readdata[3]\, u0|nios_7seg|readdata[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[3]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][3]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~20\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~20, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][3]~feeder\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][3]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][3]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[3], uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[19]~feeder\, u0|timer_0|counter_snapshot[19]~feeder, uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[19]\, u0|timer_0|counter_snapshot[19], uartsw, 1
instance = comp, \u0|timer_0|control_register[3]\, u0|timer_0|control_register[3], uartsw, 1
instance = comp, \u0|timer_0|read_mux_out[3]~1\, u0|timer_0|read_mux_out[3]~1, uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[3]~5\, u0|timer_0|counter_snapshot[3]~5, uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[3]\, u0|timer_0|counter_snapshot[3], uartsw, 1
instance = comp, \u0|timer_0|Equal6~2\, u0|timer_0|Equal6~2, uartsw, 1
instance = comp, \u0|timer_0|read_mux_out[3]~0\, u0|timer_0|read_mux_out[3]~0, uartsw, 1
instance = comp, \u0|timer_0|read_mux_out[3]\, u0|timer_0|read_mux_out[3], uartsw, 1
instance = comp, \u0|timer_0|readdata[3]\, u0|timer_0|readdata[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[3]~feeder\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[3]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[3]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][3]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~12\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~12, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][3]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_027|clock_xer|out_data_buffer[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~81\, u0|mm_interconnect_0|rsp_mux|src_data[3]~81, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[3]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[3], uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[3]~feeder\, u0|nios_header_conn|data_out[3]~feeder, uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[3]\, u0|nios_header_conn|data_out[3], uartsw, 1
instance = comp, \u0|nios_header_conn|read_mux_out[3]\, u0|nios_header_conn|read_mux_out[3], uartsw, 1
instance = comp, \u0|nios_header_conn|readdata[3]\, u0|nios_header_conn|readdata[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[3]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][3]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~24\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~24, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][3]~feeder\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][3]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][3]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[3], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|control_reg[3]\, u0|uart_0|the_nios_hps_system_uart_0_regs|control_reg[3], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|rx_data[3]\, u0|uart_0|the_nios_hps_system_uart_0_rx|rx_data[3], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data[3]~7\, u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data[3]~7, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data[3]\, u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data[3], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|readdata[3]\, u0|uart_0|the_nios_hps_system_uart_0_regs|readdata[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[3]~feeder\, u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[3]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[3]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[1][3]\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[1][3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem~12\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem~12, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[0][3]~feeder\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[0][3]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[0][3]\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[0][3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_030|clock_xer|out_data_buffer[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~82\, u0|mm_interconnect_0|rsp_mux|src_data[3]~82, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[3]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[3]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~18\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~18, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][3]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][3]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][3]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[3]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~78\, u0|mm_interconnect_0|rsp_mux|src_data[3]~78, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem[1][3]\, u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem[1][3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[39]~feeder\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[39]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[39]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[39], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[39]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[39], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[38]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[38], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[38]~feeder\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[38]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[38]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[38], uartsw, 1
instance = comp, \KEY_N[3]~input\, KEY_N[3]~input, uartsw, 1
instance = comp, \u0|nios_buttons|read_mux_out[3]~0\, u0|nios_buttons|read_mux_out[3]~0, uartsw, 1
instance = comp, \u0|nios_buttons|readdata[3]\, u0|nios_buttons|readdata[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|nios_buttons_s1_translator|av_readdata_pre[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem[0][3]~feeder\, u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem[0][3]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|always0~0\, u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|always0~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem[0][3]\, u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem[0][3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|out_data[3]~0\, u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|out_data[3]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_021|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_021|clock_xer|take_in_data, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[3], uartsw, 1
instance = comp, \SW[3]~input\, SW[3]~input, uartsw, 1
instance = comp, \u0|nios_switches|read_mux_out[3]\, u0|nios_switches|read_mux_out[3], uartsw, 1
instance = comp, \u0|nios_switches|readdata[3]\, u0|nios_switches|readdata[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|nios_switches_s1_translator|av_readdata_pre[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_020|clock_xer|in_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_020|clock_xer|in_data_buffer[3]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[1][3]\, u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[1][3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem~6\, u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem~6, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[0][3]~feeder\, u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[0][3]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[0][3]\, u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[0][3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_020|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_020|clock_xer|in_data_buffer[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_020|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_020|clock_xer|out_data_buffer[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~80\, u0|mm_interconnect_0|rsp_mux|src_data[3]~80, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[3]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[3]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[3], uartsw, 1
instance = comp, \u0|nios_leds|data_out[3]~feeder\, u0|nios_leds|data_out[3]~feeder, uartsw, 1
instance = comp, \u0|nios_leds|data_out[3]\, u0|nios_leds|data_out[3], uartsw, 1
instance = comp, \u0|nios_leds|readdata[3]\, u0|nios_leds|readdata[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|nios_leds_s1_translator|av_readdata_pre[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[3]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[1][3]\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[1][3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem~6\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem~6, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][3]\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_019|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_019|clock_xer|out_data_buffer[3], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[3]~4\, u0|i2c_0|u_csr|readdata_nxt[3]~4, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|iser[3]\, u0|i2c_0|u_csr|iser[3], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|ctrl[3]\, u0|i2c_0|u_csr|ctrl[3], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[3]~3\, u0|i2c_0|u_csr|readdata_nxt[3]~3, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[3]\, u0|i2c_0|u_csr|readdata_nxt[3], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata_dly2[3]\, u0|i2c_0|u_csr|readdata_dly2[3], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata[3]~12\, u0|i2c_0|u_csr|readdata[3]~12, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[3]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[2][3]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[2][3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem~12\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem~12, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][3]~feeder\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][3]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][3]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[0][3]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[0][3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~79\, u0|mm_interconnect_0|rsp_mux|src_data[3]~79, uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~83\, u0|mm_interconnect_0|rsp_mux|src_data[3]~83, uartsw, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[3]\, u0|spi_0|spi_slave_select_holding_reg[3], uartsw, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[3]\, u0|spi_0|spi_slave_select_reg[3], uartsw, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[3]~16\, u0|spi_0|p1_data_to_cpu[3]~16, uartsw, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[3]~17\, u0|spi_0|p1_data_to_cpu[3]~17, uartsw, 1
instance = comp, \u0|spi_0|data_to_cpu[3]\, u0|spi_0|data_to_cpu[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[3]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[1][3]\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[1][3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem~12\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem~12, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][3]~feeder\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][3]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][3]\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_031|clock_xer|out_data_buffer[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~9\, u0|mm_interconnect_0|rsp_mux|src_payload~9, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~1\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[3]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[3]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[3]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~1\, u0|mm_interconnect_0|rsp_mux|src_data[3]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~84\, u0|mm_interconnect_0|rsp_mux|src_data[3]~84, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte0_data[3]\, u0|nios2_qsys_0|av_ld_byte0_data[3], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|ctrl[2]\, u0|i2c_0|u_csr|ctrl[2], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|isr_internal[0]~0\, u0|i2c_0|u_csr|isr_internal[0]~0, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|iser[2]\, u0|i2c_0|u_csr|iser[2], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|intr_nxt~0\, u0|i2c_0|u_csr|intr_nxt~0, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|LessThan0~0\, u0|i2c_0|u_csr|LessThan0~0, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|iser[1]\, u0|i2c_0|u_csr|iser[1], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|iser[0]\, u0|i2c_0|u_csr|iser[0], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|intr_nxt\, u0|i2c_0|u_csr|intr_nxt, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|intr\, u0|i2c_0|u_csr|intr, uartsw, 1
instance = comp, \u0|irq_synchronizer|sync|sync[0].u|din_s1\, u0|irq_synchronizer|sync|sync[0].u|din_s1, uartsw, 1
instance = comp, \u0|irq_synchronizer|sync|sync[0].u|dreg[0]\, u0|irq_synchronizer|sync|sync[0].u|dreg[0], uartsw, 1
instance = comp, \u0|irq_synchronizer|sync|sync[0].u|dreg[1]\, u0|irq_synchronizer|sync|sync[0].u|dreg[1], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[3]~1\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[3]~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[3]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[3], uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_ienable_reg[3]\, u0|nios2_qsys_0|W_ienable_reg[3], uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_ipending_reg_nxt[3]\, u0|nios2_qsys_0|W_ipending_reg_nxt[3], uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_ipending_reg[3]\, u0|nios2_qsys_0|W_ipending_reg[3], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_control_rd_data[3]~1\, u0|nios2_qsys_0|E_control_rd_data[3]~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_control_rd_data[3]\, u0|nios2_qsys_0|W_control_rd_data[3], uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_rf_wr_data[3]~24\, u0|nios2_qsys_0|W_rf_wr_data[3]~24, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[6]\, u0|nios2_qsys_0|E_src2[6], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_logic_result[6]~2\, u0|nios2_qsys_0|E_logic_result[6]~2, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_alu_result[6]~3\, u0|nios2_qsys_0|E_alu_result[6]~3, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_alu_result[6]\, u0|nios2_qsys_0|W_alu_result[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_ready~0\, u0|mm_interconnect_0|crosser_004|clock_xer|in_ready~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_004|clock_xer|take_in_data, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|din_s1~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|nios_switches_s1_translator|read_latency_shift_reg~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|nios_switches_s1_translator|read_latency_shift_reg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rsp_fifo|mem[0][108]~DUPLICATE\, u0|mm_interconnect_0|nios_switches_s1_agent_rsp_fifo|mem[0][108]~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent|rp_valid\, u0|mm_interconnect_0|nios_switches_s1_agent|rp_valid, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_020|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_020|clock_xer|in_data_toggle~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_020|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_020|clock_xer|in_data_toggle, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_020|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_020|clock_xer|in_to_out_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_020|clock_xer|in_to_out_synchronizer|dreg[0]~feeder\, u0|mm_interconnect_0|crosser_020|clock_xer|in_to_out_synchronizer|dreg[0]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_020|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_020|clock_xer|in_to_out_synchronizer|dreg[0], uartsw, 1
instance = comp, \SW[2]~input\, SW[2]~input, uartsw, 1
instance = comp, \u0|nios_switches|read_mux_out[2]\, u0|nios_switches|read_mux_out[2], uartsw, 1
instance = comp, \u0|nios_switches|readdata[2]\, u0|nios_switches|readdata[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_translator|av_readdata_pre[2]~feeder\, u0|mm_interconnect_0|nios_switches_s1_translator|av_readdata_pre[2]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|nios_switches_s1_translator|av_readdata_pre[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_020|clock_xer|in_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_020|clock_xer|in_data_buffer[2]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[1][2]\, u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[1][2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem~7\, u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem~7, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[0][2]~feeder\, u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[0][2]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[0][2]\, u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[0][2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_020|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_020|clock_xer|in_data_buffer[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_020|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_020|clock_xer|out_data_buffer[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[2]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[2], uartsw, 1
instance = comp, \u0|nios_leds|data_out[2]~feeder\, u0|nios_leds|data_out[2]~feeder, uartsw, 1
instance = comp, \u0|nios_leds|data_out[2]\, u0|nios_leds|data_out[2], uartsw, 1
instance = comp, \u0|nios_leds|readdata[2]\, u0|nios_leds|readdata[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|nios_leds_s1_translator|av_readdata_pre[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[2]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[1][2]\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[1][2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem~7\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem~7, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][2]\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_019|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_019|clock_xer|out_data_buffer[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~86\, u0|mm_interconnect_0|rsp_mux|src_data[2]~86, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[2], uartsw, 1
instance = comp, \u0|nios_7seg|data_out[2]\, u0|nios_7seg|data_out[2], uartsw, 1
instance = comp, \u0|nios_7seg|readdata[2]\, u0|nios_7seg|readdata[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[2]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][2]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~21\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~21, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][2]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[2]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[2], uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[2]~feeder\, u0|nios_header_conn|data_out[2]~feeder, uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[2]\, u0|nios_header_conn|data_out[2], uartsw, 1
instance = comp, \u0|nios_header_conn|read_mux_out[2]\, u0|nios_header_conn|read_mux_out[2], uartsw, 1
instance = comp, \u0|nios_header_conn|readdata[2]\, u0|nios_header_conn|readdata[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[2]~feeder\, u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[2]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[2]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][2]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~25\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~25, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][2]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~88\, u0|mm_interconnect_0|rsp_mux|src_data[2]~88, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[2]~7\, u0|i2c_0|u_csr|readdata_nxt[2]~7, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[2]~5\, u0|i2c_0|u_csr|readdata_nxt[2]~5, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|tfr_cmd_fifo_lvl_rden\, u0|i2c_0|u_csr|tfr_cmd_fifo_lvl_rden, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|tfr_cmd_fifo_lvl_rden_dly\, u0|i2c_0|u_csr|tfr_cmd_fifo_lvl_rden_dly, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|rx_data_fifo_lvl_rden\, u0|i2c_0|u_csr|rx_data_fifo_lvl_rden, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|rx_data_fifo_lvl_rden_dly\, u0|i2c_0|u_csr|rx_data_fifo_lvl_rden_dly, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[2]~6\, u0|i2c_0|u_csr|readdata_nxt[2]~6, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[2]\, u0|i2c_0|u_csr|readdata_nxt[2], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata_dly2[2]\, u0|i2c_0|u_csr|readdata_dly2[2], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata[2]~13\, u0|i2c_0|u_csr|readdata[2]~13, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[2]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[2][2]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[2][2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem~13\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem~13, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][2]~feeder\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][2]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][2]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[0][2]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[0][2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[2]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~19\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~19, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][2]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][2]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][2]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[2]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~85\, u0|mm_interconnect_0|rsp_mux|src_data[2]~85, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|control_reg[2]\, u0|uart_0|the_nios_hps_system_uart_0_regs|control_reg[2], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|rx_data[2]\, u0|uart_0|the_nios_hps_system_uart_0_rx|rx_data[2], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data[2]~8\, u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data[2]~8, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data[2]\, u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data[2], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|readdata[2]\, u0|uart_0|the_nios_hps_system_uart_0_regs|readdata[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[2]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[1][2]\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[1][2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem~13\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem~13, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[0][2]\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[0][2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|out_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_030|clock_xer|out_data_buffer[2]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_030|clock_xer|out_data_buffer[2], uartsw, 1
instance = comp, \u0|spi_0|data_to_cpu[2]~3\, u0|spi_0|data_to_cpu[2]~3, uartsw, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[2]\, u0|spi_0|spi_slave_select_holding_reg[2], uartsw, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[2]\, u0|spi_0|spi_slave_select_reg[2], uartsw, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[2]~18\, u0|spi_0|p1_data_to_cpu[2]~18, uartsw, 1
instance = comp, \u0|spi_0|data_to_cpu[2]\, u0|spi_0|data_to_cpu[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[2]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[1][2]\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[1][2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem~13\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem~13, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][2]\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_031|clock_xer|out_data_buffer[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~89\, u0|mm_interconnect_0|rsp_mux|src_data[2]~89, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem[1][2]\, u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem[1][2], uartsw, 1
instance = comp, \KEY_N[2]~input\, KEY_N[2]~input, uartsw, 1
instance = comp, \u0|nios_buttons|read_mux_out[2]~1\, u0|nios_buttons|read_mux_out[2]~1, uartsw, 1
instance = comp, \u0|nios_buttons|readdata[2]\, u0|nios_buttons|readdata[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|nios_buttons_s1_translator|av_readdata_pre[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem~1\, u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem[0][2]\, u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem[0][2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|out_data[2]~1\, u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|out_data[2]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[2], uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[2]~6\, u0|timer_0|counter_snapshot[2]~6, uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[2]\, u0|timer_0|counter_snapshot[2], uartsw, 1
instance = comp, \u0|timer_0|read_mux_out[2]~2\, u0|timer_0|read_mux_out[2]~2, uartsw, 1
instance = comp, \u0|timer_0|period_h_register[2]\, u0|timer_0|period_h_register[2], uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[18]~feeder\, u0|timer_0|counter_snapshot[18]~feeder, uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[18]\, u0|timer_0|counter_snapshot[18], uartsw, 1
instance = comp, \u0|timer_0|control_register[2]\, u0|timer_0|control_register[2], uartsw, 1
instance = comp, \u0|timer_0|read_mux_out[2]~3\, u0|timer_0|read_mux_out[2]~3, uartsw, 1
instance = comp, \u0|timer_0|read_mux_out[2]\, u0|timer_0|read_mux_out[2], uartsw, 1
instance = comp, \u0|timer_0|readdata[2]\, u0|timer_0|readdata[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[2]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][2]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~13\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~13, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][2]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_027|clock_xer|out_data_buffer[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~87\, u0|mm_interconnect_0|rsp_mux|src_data[2]~87, uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~90\, u0|mm_interconnect_0|rsp_mux|src_data[2]~90, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~3\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~3, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[2]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~3\, u0|mm_interconnect_0|rsp_mux|src_data[2]~3, uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~91\, u0|mm_interconnect_0|rsp_mux|src_data[2]~91, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte0_data[2]\, u0|nios2_qsys_0|av_ld_byte0_data[2], uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_ienable_reg[2]\, u0|nios2_qsys_0|W_ienable_reg[2], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[2]~2\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[2]~2, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[2]~DUPLICATE\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[2]~DUPLICATE, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|qualified_irq~1\, u0|uart_0|the_nios_hps_system_uart_0_regs|qualified_irq~1, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|control_reg[1]\, u0|uart_0|the_nios_hps_system_uart_0_regs|control_reg[1], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|qualified_irq~2\, u0|uart_0|the_nios_hps_system_uart_0_regs|qualified_irq~2, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|control_reg[0]\, u0|uart_0|the_nios_hps_system_uart_0_regs|control_reg[0], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|qualified_irq~3\, u0|uart_0|the_nios_hps_system_uart_0_regs|qualified_irq~3, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|qualified_irq~0\, u0|uart_0|the_nios_hps_system_uart_0_regs|qualified_irq~0, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|qualified_irq\, u0|uart_0|the_nios_hps_system_uart_0_regs|qualified_irq, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|irq\, u0|uart_0|the_nios_hps_system_uart_0_regs|irq, uartsw, 1
instance = comp, \u0|irq_synchronizer_003|sync|sync[0].u|din_s1\, u0|irq_synchronizer_003|sync|sync[0].u|din_s1, uartsw, 1
instance = comp, \u0|irq_synchronizer_003|sync|sync[0].u|dreg[0]\, u0|irq_synchronizer_003|sync|sync[0].u|dreg[0], uartsw, 1
instance = comp, \u0|irq_synchronizer_003|sync|sync[0].u|dreg[1]\, u0|irq_synchronizer_003|sync|sync[0].u|dreg[1], uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_ipending_reg_nxt[2]\, u0|nios2_qsys_0|W_ipending_reg_nxt[2], uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_ipending_reg[2]\, u0|nios2_qsys_0|W_ipending_reg[2], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_control_rd_data[2]~2\, u0|nios2_qsys_0|E_control_rd_data[2]~2, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_control_rd_data[2]\, u0|nios2_qsys_0|W_control_rd_data[2], uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_rf_wr_data[2]~25\, u0|nios2_qsys_0|W_rf_wr_data[2]~25, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[5]~feeder\, u0|nios2_qsys_0|d_writedata[5]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[5]\, u0|nios2_qsys_0|d_writedata[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~7\, u0|mm_interconnect_0|cmd_mux_003|src_payload~7, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[5]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[5], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~6\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~6, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg~5\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg~5, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[4]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[4], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~3\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~3, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[17]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[17], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[17]~feeder\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[17]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[17]\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[17], uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_iw[17]~19\, u0|nios2_qsys_0|F_iw[17]~19, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_iw[17]\, u0|nios2_qsys_0|D_iw[17], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[11]~feeder\, u0|nios2_qsys_0|E_src2[11]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[11]\, u0|nios2_qsys_0|E_src2[11], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_logic_result[11]~21\, u0|nios2_qsys_0|E_logic_result[11]~21, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result[11]~DUPLICATE\, u0|nios2_qsys_0|E_shift_rot_result[11]~DUPLICATE, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_alu_result[11]~22\, u0|nios2_qsys_0|E_alu_result[11]~22, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_alu_result[11]\, u0|nios2_qsys_0|W_alu_result[11], uartsw, 1
instance = comp, \u0|mm_interconnect_0|router|Equal2~0\, u0|mm_interconnect_0|router|Equal2~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|router|Equal2~1\, u0|mm_interconnect_0|router|Equal2~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[4]~0\, u0|mm_interconnect_0|router|src_channel[4]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[4]~2\, u0|mm_interconnect_0|router|src_channel[4]~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~1\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~1, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entries[1]~0\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entries[1]~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entries[1]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entries[1], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|Equal0~0\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|Equal0~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[3]~0\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[3]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byteen_reg[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byteen_reg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[35]\, u0|mm_interconnect_0|cmd_mux_004|src_data[35], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byteen_reg[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byteen_reg[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rf_source_data[90]~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|rf_source_data[90]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][90]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][90], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~5\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~5, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][90]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][90], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][90]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][90], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][90]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][90], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][90]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][90], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][90]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][90], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][90]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][90], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][90]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][90], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|comb~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|comb~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[1]~4\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[1]~4, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~7\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~7, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[2]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~9\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~9, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[3]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~8\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~8, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[4]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~6\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~6, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[5]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~3\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~3, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[6]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[7]~1\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[7]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[7]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|last_cycle~0\, u0|mm_interconnect_0|cmd_mux_004|last_cycle~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc[11]~DUPLICATE\, u0|nios2_qsys_0|F_pc[11]~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~2\, u0|mm_interconnect_0|router_001|Equal1~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~3\, u0|mm_interconnect_0|router_001|Equal1~3, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~0\, u0|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~1\, u0|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted\, u0|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|waitrequest_reset_override\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|waitrequest_reset_override, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][85]\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][85], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0\, u0|mm_interconnect_0|rsp_demux_003|src0_valid~0, uartsw, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[1]~feeder\, u0|spi_0|spi_slave_select_holding_reg[1]~feeder, uartsw, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[1]\, u0|spi_0|spi_slave_select_holding_reg[1], uartsw, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[1]\, u0|spi_0|spi_slave_select_reg[1], uartsw, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[1]~20\, u0|spi_0|p1_data_to_cpu[1]~20, uartsw, 1
instance = comp, \u0|spi_0|data_to_cpu[1]\, u0|spi_0|data_to_cpu[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[1]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[1][1]\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[1][1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem~15\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem~15, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][1]~feeder\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][1]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][1]\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_031|clock_xer|out_data_buffer[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~10\, u0|mm_interconnect_0|rsp_mux|src_payload~10, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[1]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[1]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[1], uartsw, 1
instance = comp, \u0|nios_7seg|data_out[1]~feeder\, u0|nios_7seg|data_out[1]~feeder, uartsw, 1
instance = comp, \u0|nios_7seg|data_out[1]\, u0|nios_7seg|data_out[1], uartsw, 1
instance = comp, \u0|nios_7seg|readdata[1]\, u0|nios_7seg|readdata[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[1]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][1]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~23\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~23, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][1]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[1], uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[1]~8\, u0|timer_0|counter_snapshot[1]~8, uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[1]\, u0|timer_0|counter_snapshot[1], uartsw, 1
instance = comp, \u0|timer_0|read_mux_out[1]~6\, u0|timer_0|read_mux_out[1]~6, uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[17]\, u0|timer_0|counter_snapshot[17], uartsw, 1
instance = comp, \u0|timer_0|read_mux_out[1]~7\, u0|timer_0|read_mux_out[1]~7, uartsw, 1
instance = comp, \u0|timer_0|read_mux_out[1]\, u0|timer_0|read_mux_out[1], uartsw, 1
instance = comp, \u0|timer_0|readdata[1]\, u0|timer_0|readdata[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[1]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][1]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~15\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~15, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][1]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_027|clock_xer|out_data_buffer[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~105\, u0|mm_interconnect_0|rsp_mux|src_data[1]~105, uartsw, 1
instance = comp, \KEY_N[1]~input\, KEY_N[1]~input, uartsw, 1
instance = comp, \u0|nios_buttons|read_mux_out[1]~3\, u0|nios_buttons|read_mux_out[1]~3, uartsw, 1
instance = comp, \u0|nios_buttons|readdata[1]\, u0|nios_buttons|readdata[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|nios_buttons_s1_translator|av_readdata_pre[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem[1][1]\, u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem[1][1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem~3\, u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem~3, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem[0][1]~feeder\, u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem[0][1]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem[0][1]\, u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem[0][1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|out_data[1]~3\, u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|out_data[1]~3, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[1], uartsw, 1
instance = comp, \SW[1]~input\, SW[1]~input, uartsw, 1
instance = comp, \u0|nios_switches|read_mux_out[1]\, u0|nios_switches|read_mux_out[1], uartsw, 1
instance = comp, \u0|nios_switches|readdata[1]\, u0|nios_switches|readdata[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|nios_switches_s1_translator|av_readdata_pre[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_020|clock_xer|in_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_020|clock_xer|in_data_buffer[1]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[1][1]\, u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[1][1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem~9\, u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem~9, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[0][1]~feeder\, u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[0][1]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[0][1]\, u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[0][1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_020|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_020|clock_xer|in_data_buffer[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_020|clock_xer|out_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_020|clock_xer|out_data_buffer[1]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_020|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_020|clock_xer|out_data_buffer[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~104\, u0|mm_interconnect_0|rsp_mux|src_data[1]~104, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|rx_data[1]\, u0|uart_0|the_nios_hps_system_uart_0_rx|rx_data[1], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data[1]~10\, u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data[1]~10, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data[1]\, u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data[1], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|readdata[1]\, u0|uart_0|the_nios_hps_system_uart_0_regs|readdata[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[1]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[1][1]\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[1][1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem~15\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem~15, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[0][1]~feeder\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[0][1]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[0][1]\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[0][1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_030|clock_xer|out_data_buffer[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[1]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[1]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[1], uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[1]\, u0|nios_header_conn|data_out[1], uartsw, 1
instance = comp, \u0|nios_header_conn|read_mux_out[1]\, u0|nios_header_conn|read_mux_out[1], uartsw, 1
instance = comp, \u0|nios_header_conn|readdata[1]\, u0|nios_header_conn|readdata[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[1]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][1]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~27\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~27, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][1]~feeder\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][1]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][1]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~106\, u0|mm_interconnect_0|rsp_mux|src_data[1]~106, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[1]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][1]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~21\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~21, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][1]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][1]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][1]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[1]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[1]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~102\, u0|mm_interconnect_0|rsp_mux|src_data[1]~102, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[1]~13\, u0|i2c_0|u_csr|readdata_nxt[1]~13, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[1]~12\, u0|i2c_0|u_csr|readdata_nxt[1]~12, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[1]~14\, u0|i2c_0|u_csr|readdata_nxt[1]~14, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[1]\, u0|i2c_0|u_csr|readdata_nxt[1], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata_dly2[1]\, u0|i2c_0|u_csr|readdata_dly2[1], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata[1]~15\, u0|i2c_0|u_csr|readdata[1]~15, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[1]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[2][1]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[2][1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem~15\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem~15, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][1]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[0][1]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[0][1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1], uartsw, 1
instance = comp, \u0|nios_leds|data_out[1]~feeder\, u0|nios_leds|data_out[1]~feeder, uartsw, 1
instance = comp, \u0|nios_leds|data_out[1]\, u0|nios_leds|data_out[1], uartsw, 1
instance = comp, \u0|nios_leds|readdata[1]\, u0|nios_leds|readdata[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|nios_leds_s1_translator|av_readdata_pre[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[1]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[1][1]\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[1][1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem~9\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem~9, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][1]\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_019|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_019|clock_xer|out_data_buffer[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~103\, u0|mm_interconnect_0|rsp_mux|src_data[1]~103, uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~107\, u0|mm_interconnect_0|rsp_mux|src_data[1]~107, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[1]~3\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[1]~3, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[1]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[1], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata~3\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata~3, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[1]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~108\, u0|mm_interconnect_0|rsp_mux|src_data[1]~108, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte0_data[1]\, u0|nios2_qsys_0|av_ld_byte0_data[1], uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_ienable_reg[1]\, u0|nios2_qsys_0|W_ienable_reg[1], uartsw, 1
instance = comp, \u0|timer_0|control_register[0]\, u0|timer_0|control_register[0], uartsw, 1
instance = comp, \u0|timer_0|delayed_unxcounter_is_zeroxx0\, u0|timer_0|delayed_unxcounter_is_zeroxx0, uartsw, 1
instance = comp, \u0|timer_0|status_wr_strobe~0\, u0|timer_0|status_wr_strobe~0, uartsw, 1
instance = comp, \u0|timer_0|timeout_occurred~0\, u0|timer_0|timeout_occurred~0, uartsw, 1
instance = comp, \u0|timer_0|timeout_occurred\, u0|timer_0|timeout_occurred, uartsw, 1
instance = comp, \u0|timer_0|irq\, u0|timer_0|irq, uartsw, 1
instance = comp, \u0|irq_synchronizer_002|sync|sync[0].u|din_s1\, u0|irq_synchronizer_002|sync|sync[0].u|din_s1, uartsw, 1
instance = comp, \u0|irq_synchronizer_002|sync|sync[0].u|dreg[0]\, u0|irq_synchronizer_002|sync|sync[0].u|dreg[0], uartsw, 1
instance = comp, \u0|irq_synchronizer_002|sync|sync[0].u|dreg[1]~feeder\, u0|irq_synchronizer_002|sync|sync[0].u|dreg[1]~feeder, uartsw, 1
instance = comp, \u0|irq_synchronizer_002|sync|sync[0].u|dreg[1]\, u0|irq_synchronizer_002|sync|sync[0].u|dreg[1], uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_ipending_reg_nxt[1]\, u0|nios2_qsys_0|W_ipending_reg_nxt[1], uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_ipending_reg[1]\, u0|nios2_qsys_0|W_ipending_reg[1], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_control_rd_data[1]~5\, u0|nios2_qsys_0|E_control_rd_data[1]~5, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_control_rd_data[1]\, u0|nios2_qsys_0|W_control_rd_data[1], uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_rf_wr_data[1]~26\, u0|nios2_qsys_0|W_rf_wr_data[1]~26, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[10]\, u0|nios2_qsys_0|d_writedata[10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~14\, u0|mm_interconnect_0|cmd_mux_003|src_payload~14, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[10]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[10], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~13\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~13, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[24]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[24], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[24]\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[24], uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_iw[24]~26\, u0|nios2_qsys_0|F_iw[24]~26, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_iw[24]\, u0|nios2_qsys_0|D_iw[24], uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[3]~feeder\, u0|nios2_qsys_0|d_writedata[3]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[3]\, u0|nios2_qsys_0|d_writedata[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~4\, u0|mm_interconnect_0|cmd_mux_003|src_payload~4, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[3]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[3], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~4\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~4, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[22]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[22], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[22]~DUPLICATE\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[22]~DUPLICATE, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_iw[22]~29\, u0|nios2_qsys_0|F_iw[22]~29, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_iw[22]\, u0|nios2_qsys_0|D_iw[22], uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[2]\, u0|nios2_qsys_0|d_writedata[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~5\, u0|mm_interconnect_0|cmd_mux_003|src_payload~5, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[2]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[2], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg~3\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg~3, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[2]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[2], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg~4\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg~4, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[3]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[3], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[0], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|DRsize.000\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|DRsize.000, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~6\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~6, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~5\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~5, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~7\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~7, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[0]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[0], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[0]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[0], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~8\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~8, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[1]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[1], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[1]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[1], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~11\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~11, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[2]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[2], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[2]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[2]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[2]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[2], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~12\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~12, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[3]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[3], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[3]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[3]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[3]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[3], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~18\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~18, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[4]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[4], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[1]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[1]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[1]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[1], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg~15\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg~15, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[18]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[18], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~42\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~42, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[30]~14\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[30]~14, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[30]~15\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[30]~15, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[19]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[19], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[16]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[16]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[16]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[16], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~25\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~25, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[17]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[17], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~46\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~46, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[16]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[16], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[30]~55\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[30]~55, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|DRsize.010\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|DRsize.010, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[14]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[14]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[14]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[14], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~48\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~48, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~49\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~49, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[15]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[15], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[12]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[12], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~51\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~51, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[13]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[13], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[13]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[13]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[13]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[13], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~50\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~50, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[14]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[14], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg~9\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg~9, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[11]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[11], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[11]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[11]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[11]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[11], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~53\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~53, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[12]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[12], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[9]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[9]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[9]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~16\, u0|mm_interconnect_0|cmd_mux_003|src_payload~16, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[9]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[9], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~15\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~15, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[27]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[27], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[27]\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[27], uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_iw[27]~23\, u0|nios2_qsys_0|F_iw[27]~23, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_iw[27]\, u0|nios2_qsys_0|D_iw[27], uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src1[0]~32\, u0|nios2_qsys_0|R_src1[0]~32, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src1[0]\, u0|nios2_qsys_0|E_src1[0], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_mem_byte_en~1\, u0|nios2_qsys_0|E_mem_byte_en~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_byteenable[0]\, u0|nios2_qsys_0|d_byteenable[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[32]\, u0|mm_interconnect_0|cmd_mux_003|src_data[32], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|byteenable[0]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|byteenable[0], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[7]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[7]~DUPLICATE\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[7]~DUPLICATE, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_iw[7]~30\, u0|nios2_qsys_0|F_iw[7]~30, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_iw[7]\, u0|nios2_qsys_0|D_iw[7], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[1]~feeder\, u0|nios2_qsys_0|E_src2[1]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[1]\, u0|nios2_qsys_0|E_src2[1], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_mem_byte_en[1]~0\, u0|nios2_qsys_0|E_mem_byte_en[1]~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_byteenable[1]\, u0|nios2_qsys_0|d_byteenable[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[33]\, u0|mm_interconnect_0|cmd_mux_003|src_data[33], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|byteenable[1]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|byteenable[1], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~2\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~2, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[26]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[26], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[26]~feeder\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[26]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[26]\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[26], uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_iw[26]~24\, u0|nios2_qsys_0|F_iw[26]~24, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_iw[26]\, u0|nios2_qsys_0|D_iw[26], uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_dst_regnum[4]~6\, u0|nios2_qsys_0|D_dst_regnum[4]~6, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_dst_regnum[4]~7\, u0|nios2_qsys_0|D_dst_regnum[4]~7, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_dst_regnum[4]\, u0|nios2_qsys_0|R_dst_regnum[4], uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src1[9]~25\, u0|nios2_qsys_0|R_src1[9]~25, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src1[9]\, u0|nios2_qsys_0|E_src1[9], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_logic_result[9]~23\, u0|nios2_qsys_0|E_logic_result[9]~23, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_alu_result[9]~24\, u0|nios2_qsys_0|E_alu_result[9]~24, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_alu_result[9]\, u0|nios2_qsys_0|W_alu_result[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[45]\, u0|mm_interconnect_0|cmd_mux_003|src_data[45], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|address[7]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|address[7], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[31]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[31], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~39\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~39, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[32]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[32], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonAReg[8]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonAReg[8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[44]\, u0|mm_interconnect_0|cmd_mux_003|src_data[44], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|address[6]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|address[6], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[21]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[21], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[21]\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[21], uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_iw[21]~15\, u0|nios2_qsys_0|F_iw[21]~15, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_iw[21]\, u0|nios2_qsys_0|D_iw[21], uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src2_hi[1]~11\, u0|nios2_qsys_0|R_src2_hi[1]~11, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[17]\, u0|nios2_qsys_0|E_src2[17], uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc_no_crst_nxt[15]~11\, u0|nios2_qsys_0|F_pc_no_crst_nxt[15]~11, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc[15]\, u0|nios2_qsys_0|F_pc[15], uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src1[18]~19\, u0|nios2_qsys_0|R_src1[18]~19, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src1[18]\, u0|nios2_qsys_0|E_src1[18], uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc_no_crst_nxt[16]~10\, u0|nios2_qsys_0|F_pc_no_crst_nxt[16]~10, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc[16]~DUPLICATE\, u0|nios2_qsys_0|F_pc[16]~DUPLICATE, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc[17]\, u0|nios2_qsys_0|F_pc[17], uartsw, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~1\, u0|mm_interconnect_0|router_001|Equal1~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_instruction_master_agent|cp_valid~0\, u0|mm_interconnect_0|nios2_qsys_0_instruction_master_agent|cp_valid~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_valid~0\, u0|mm_interconnect_0|cmd_mux_004|src_valid~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|WideOr1\, u0|mm_interconnect_0|cmd_mux_004|WideOr1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~0\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~2\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_iw[25]~25\, u0|nios2_qsys_0|F_iw[25]~25, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_iw[25]\, u0|nios2_qsys_0|D_iw[25], uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_dst_regnum[3]~4\, u0|nios2_qsys_0|D_dst_regnum[3]~4, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_dst_regnum[3]~5\, u0|nios2_qsys_0|D_dst_regnum[3]~5, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_dst_regnum[3]\, u0|nios2_qsys_0|R_dst_regnum[3], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[7]\, u0|nios2_qsys_0|E_src2[7], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_logic_result[7]~4\, u0|nios2_qsys_0|E_logic_result[7]~4, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_alu_result[7]~5\, u0|nios2_qsys_0|E_alu_result[7]~5, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_alu_result[7]\, u0|nios2_qsys_0|W_alu_result[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[43]\, u0|mm_interconnect_0|cmd_mux_003|src_data[43], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|address[5]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|address[5], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[10]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[10]\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[10], uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_iw[10]~12\, u0|nios2_qsys_0|F_iw[10]~12, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_iw[10]\, u0|nios2_qsys_0|D_iw[10], uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add0~77\, u0|nios2_qsys_0|Add0~77, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add0~81\, u0|nios2_qsys_0|Add0~81, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc_no_crst_nxt~20\, u0|nios2_qsys_0|F_pc_no_crst_nxt~20, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc[3]\, u0|nios2_qsys_0|F_pc[3], uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add0~85\, u0|nios2_qsys_0|Add0~85, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src1[6]~4\, u0|nios2_qsys_0|R_src1[6]~4, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src1[6]\, u0|nios2_qsys_0|E_src1[6], uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc_no_crst_nxt[4]~21\, u0|nios2_qsys_0|F_pc_no_crst_nxt[4]~21, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc[4]\, u0|nios2_qsys_0|F_pc[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[42]\, u0|mm_interconnect_0|cmd_mux_003|src_data[42], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|address[4]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|address[4], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[28]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[28], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[28]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[28]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[28]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[28], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~33\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~33, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[29]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[29], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonAReg[5]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonAReg[5], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[15]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[15]\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[15], uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_iw[15]~10\, u0|nios2_qsys_0|F_iw[15]~10, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_iw[15]\, u0|nios2_qsys_0|D_iw[15], uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~2\, u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~2, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~3\, u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~3, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_dst_regnum[2]~8\, u0|nios2_qsys_0|D_dst_regnum[2]~8, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_dst_regnum[2]~9\, u0|nios2_qsys_0|D_dst_regnum[2]~9, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_dst_regnum[2]\, u0|nios2_qsys_0|R_dst_regnum[2], uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src1[3]~26\, u0|nios2_qsys_0|R_src1[3]~26, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src1[3]\, u0|nios2_qsys_0|E_src1[3], uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc_no_crst_nxt[1]~18\, u0|nios2_qsys_0|F_pc_no_crst_nxt[1]~18, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc[1]\, u0|nios2_qsys_0|F_pc[1], uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc_no_crst_nxt[2]~19\, u0|nios2_qsys_0|F_pc_no_crst_nxt[2]~19, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc[2]\, u0|nios2_qsys_0|F_pc[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[40]\, u0|mm_interconnect_0|cmd_mux_003|src_data[40], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|address[2]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|address[2], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg|Equal0~0\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg|Equal0~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg|Equal0~1\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg|Equal0~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[1]~1\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[1]~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata~2\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata~2, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[3]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[3], uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_iw[3]~1\, u0|nios2_qsys_0|F_iw[3]~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_iw[3]\, u0|nios2_qsys_0|D_iw[3], uartsw, 1
instance = comp, \u0|nios2_qsys_0|Equal0~0\, u0|nios2_qsys_0|Equal0~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_ctrl_jmp_direct~0\, u0|nios2_qsys_0|D_ctrl_jmp_direct~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_ctrl_uncond_cti_non_br~0\, u0|nios2_qsys_0|D_ctrl_uncond_cti_non_br~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_ctrl_uncond_cti_non_br\, u0|nios2_qsys_0|R_ctrl_uncond_cti_non_br, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc_sel_nxt~0\, u0|nios2_qsys_0|F_pc_sel_nxt~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc_sel_nxt.10~0\, u0|nios2_qsys_0|F_pc_sel_nxt.10~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc_no_crst_nxt[22]~1\, u0|nios2_qsys_0|F_pc_no_crst_nxt[22]~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc[22]\, u0|nios2_qsys_0|F_pc[22], uartsw, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~0\, u0|mm_interconnect_0|router_001|Equal1~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0\, u0|mm_interconnect_0|cmd_demux_001|src0_valid~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1\, u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|update_grant~0\, u0|mm_interconnect_0|cmd_mux_003|update_grant~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0\, u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress\, u0|mm_interconnect_0|cmd_mux_003|packet_in_progress, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src3_valid~0\, u0|mm_interconnect_0|cmd_demux|src3_valid~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0\, u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]\, u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1]\, u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~2\, u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|saved_grant[1]\, u0|mm_interconnect_0|cmd_mux_003|saved_grant[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[39]\, u0|mm_interconnect_0|cmd_mux_003|src_data[39], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|address[1]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|address[1], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[5]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[5]\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[5], uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_iw[5]~5\, u0|nios2_qsys_0|F_iw[5]~5, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_iw[5]~DUPLICATE\, u0|nios2_qsys_0|D_iw[5]~DUPLICATE, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Equal2~0\, u0|nios2_qsys_0|Equal2~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Equal101~3\, u0|nios2_qsys_0|Equal101~3, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_dst_regnum[0]~2\, u0|nios2_qsys_0|D_dst_regnum[0]~2, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_dst_regnum[0]~3\, u0|nios2_qsys_0|D_dst_regnum[0]~3, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_dst_regnum[0]\, u0|nios2_qsys_0|R_dst_regnum[0], uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[0]\, u0|nios2_qsys_0|d_writedata[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~0\, u0|mm_interconnect_0|cmd_mux_003|src_payload~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[0]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[0], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[23]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[23], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[23]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[23], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~28\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~28, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[24]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[24], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_debug|resetlatch~0\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_debug|resetlatch~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_debug|resetlatch\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_debug|resetlatch, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~40\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~40, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[33]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[33], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[30]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[30]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[30]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[30], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~36\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~36, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[30]~35\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[30]~35, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~38\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~38, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[31]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[31]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[31]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[31], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[29]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[29]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[29]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[29], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~34\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~34, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[30]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[30], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[27]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[27]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[27]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[27], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~32\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~32, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[28]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[28], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[25]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[25]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[25]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[25], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~29\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~29, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[26]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[26], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[26]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[26]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[26]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[26], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~31\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~31, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[27]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[27], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[24]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[24]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[24]~DUPLICATE\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[24]~DUPLICATE, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[24]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[24]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[24]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[24], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~23\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~23, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[25]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[25], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[25]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[25]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[25]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[25], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[22]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[22]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[22]~DUPLICATE\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[22]~DUPLICATE, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[22]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[22], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~22\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~22, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[23]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[23], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[20]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[20]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[20]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[20], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~26\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~26, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[21]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[21], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[19]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[19]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[19]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[19], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~27\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~27, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[20]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[20], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[17]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[17]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[17]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[17], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[17]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[17]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[17]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[17], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~41\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~41, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[18]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[18], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_debug|break_on_reset~0\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_debug|break_on_reset~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_debug|break_on_reset\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_debug|break_on_reset, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_debug|jtag_break~0\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_debug|jtag_break~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_debug|jtag_break\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_debug|jtag_break, uartsw, 1
instance = comp, \u0|nios2_qsys_0|wait_for_one_post_bret_inst~0\, u0|nios2_qsys_0|wait_for_one_post_bret_inst~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|wait_for_one_post_bret_inst\, u0|nios2_qsys_0|wait_for_one_post_bret_inst, uartsw, 1
instance = comp, \u0|nios2_qsys_0|hbreak_req~0\, u0|nios2_qsys_0|hbreak_req~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_iw[2]~DUPLICATE\, u0|nios2_qsys_0|D_iw[2]~DUPLICATE, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_ctrl_br_nxt~0\, u0|nios2_qsys_0|R_ctrl_br_nxt~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_ctrl_br\, u0|nios2_qsys_0|R_ctrl_br, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_ctrl_retaddr~2\, u0|nios2_qsys_0|D_ctrl_retaddr~2, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_ctrl_retaddr~3\, u0|nios2_qsys_0|D_ctrl_retaddr~3, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_ctrl_retaddr\, u0|nios2_qsys_0|R_ctrl_retaddr, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src1~0\, u0|nios2_qsys_0|R_src1~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add0~89\, u0|nios2_qsys_0|Add0~89, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src1[7]~6\, u0|nios2_qsys_0|R_src1[7]~6, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src1[7]\, u0|nios2_qsys_0|E_src1[7], uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc_no_crst_nxt[5]~22\, u0|nios2_qsys_0|F_pc_no_crst_nxt[5]~22, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc[5]\, u0|nios2_qsys_0|F_pc[5], uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add0~93\, u0|nios2_qsys_0|Add0~93, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc_no_crst_nxt[6]~23\, u0|nios2_qsys_0|F_pc_no_crst_nxt[6]~23, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc[6]\, u0|nios2_qsys_0|F_pc[6], uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add0~97\, u0|nios2_qsys_0|Add0~97, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc_no_crst_nxt[7]~24\, u0|nios2_qsys_0|F_pc_no_crst_nxt[7]~24, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc[7]\, u0|nios2_qsys_0|F_pc[7], uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc_no_crst_nxt[8]~25\, u0|nios2_qsys_0|F_pc_no_crst_nxt[8]~25, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc[8]\, u0|nios2_qsys_0|F_pc[8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[46]\, u0|mm_interconnect_0|cmd_mux_003|src_data[46], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|address[8]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|address[8], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[1]~0\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[1]~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[2]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[2], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_debug|monitor_go~0\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_debug|monitor_go~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_debug|monitor_go\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_debug|monitor_go, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata~4\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata~4, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[2]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[2], uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_iw[2]~3\, u0|nios2_qsys_0|F_iw[2]~3, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_iw[2]\, u0|nios2_qsys_0|D_iw[2], uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_ctrl_ld~0\, u0|nios2_qsys_0|D_ctrl_ld~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_ctrl_ld\, u0|nios2_qsys_0|R_ctrl_ld, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_waiting_for_data\, u0|nios2_qsys_0|av_ld_waiting_for_data, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~0\, u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_stall~0\, u0|nios2_qsys_0|E_stall~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_valid~0\, u0|nios2_qsys_0|W_valid~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_valid\, u0|nios2_qsys_0|W_valid, uartsw, 1
instance = comp, \u0|nios2_qsys_0|i_read\, u0|nios2_qsys_0|i_read, uartsw, 1
instance = comp, \u0|nios2_qsys_0|i_read_nxt~0\, u0|nios2_qsys_0|i_read_nxt~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|i_read~DUPLICATE\, u0|nios2_qsys_0|i_read~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~DUPLICATE\, u0|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[67]\, u0|mm_interconnect_0|cmd_mux_004|src_data[67], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][49]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][49]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][49]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][49]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][49]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][49]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][49]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][49]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][49]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][49]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][49]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][49]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][49]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][49], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~11\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~11, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][49]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][49]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][49]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][49], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][49]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][49], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][49]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][49], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][49]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][49], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][49]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][49], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][49]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][49], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][49]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][49], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~0\, u0|mm_interconnect_0|rsp_mux_001|src_payload~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_iw[16]~8\, u0|nios2_qsys_0|F_iw[16]~8, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_iw[16]\, u0|nios2_qsys_0|D_iw[16], uartsw, 1
instance = comp, \u0|nios2_qsys_0|Equal2~16\, u0|nios2_qsys_0|Equal2~16, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Equal2~8\, u0|nios2_qsys_0|Equal2~8, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_invert_arith_src_msb~0\, u0|nios2_qsys_0|E_invert_arith_src_msb~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_invert_arith_src_msb~1\, u0|nios2_qsys_0|E_invert_arith_src_msb~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_invert_arith_src_msb\, u0|nios2_qsys_0|E_invert_arith_src_msb, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add2~113\, u0|nios2_qsys_0|Add2~113, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_compare_op[0]\, u0|nios2_qsys_0|R_compare_op[0], uartsw, 1
instance = comp, \u0|nios2_qsys_0|Equal122~0\, u0|nios2_qsys_0|Equal122~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Equal122~1\, u0|nios2_qsys_0|Equal122~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Equal122~6\, u0|nios2_qsys_0|Equal122~6, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_logic_result[5]~1\, u0|nios2_qsys_0|E_logic_result[5]~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_logic_result[4]~0\, u0|nios2_qsys_0|E_logic_result[4]~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Equal122~5\, u0|nios2_qsys_0|Equal122~5, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Equal122~7\, u0|nios2_qsys_0|Equal122~7, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_compare_op[1]\, u0|nios2_qsys_0|R_compare_op[1], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_logic_result[16]~19\, u0|nios2_qsys_0|E_logic_result[16]~19, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Equal122~2\, u0|nios2_qsys_0|Equal122~2, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_logic_result[27]~9\, u0|nios2_qsys_0|E_logic_result[27]~9, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Equal122~3\, u0|nios2_qsys_0|Equal122~3, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Equal122~4\, u0|nios2_qsys_0|Equal122~4, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_cmp_result~0\, u0|nios2_qsys_0|E_cmp_result~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_cmp_result\, u0|nios2_qsys_0|W_cmp_result, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Equal127~0\, u0|nios2_qsys_0|Equal127~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_ctrl_crst~0\, u0|nios2_qsys_0|D_ctrl_crst~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_ctrl_crst\, u0|nios2_qsys_0|R_ctrl_crst, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_estatus_reg_inst_nxt~0\, u0|nios2_qsys_0|W_estatus_reg_inst_nxt~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_estatus_reg\, u0|nios2_qsys_0|W_estatus_reg, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Equal127~1\, u0|nios2_qsys_0|Equal127~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_bstatus_reg_inst_nxt~0\, u0|nios2_qsys_0|W_bstatus_reg_inst_nxt~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_bstatus_reg\, u0|nios2_qsys_0|W_bstatus_reg, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_ienable_reg[0]\, u0|nios2_qsys_0|W_ienable_reg[0], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_control_rd_data[0]~3\, u0|nios2_qsys_0|E_control_rd_data[0]~3, uartsw, 1
instance = comp, \u0|jtag_uart_0|av_irq\, u0|jtag_uart_0|av_irq, uartsw, 1
instance = comp, \u0|irq_synchronizer_001|sync|sync[0].u|din_s1\, u0|irq_synchronizer_001|sync|sync[0].u|din_s1, uartsw, 1
instance = comp, \u0|irq_synchronizer_001|sync|sync[0].u|dreg[0]\, u0|irq_synchronizer_001|sync|sync[0].u|dreg[0], uartsw, 1
instance = comp, \u0|irq_synchronizer_001|sync|sync[0].u|dreg[1]\, u0|irq_synchronizer_001|sync|sync[0].u|dreg[1], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]~4\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]~4, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0], uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_ipending_reg_nxt[0]\, u0|nios2_qsys_0|W_ipending_reg_nxt[0], uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_ipending_reg[0]\, u0|nios2_qsys_0|W_ipending_reg[0], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_control_rd_data[0]~4\, u0|nios2_qsys_0|E_control_rd_data[0]~4, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_control_rd_data[0]\, u0|nios2_qsys_0|W_control_rd_data[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[39]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[39], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[39]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[39], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[38]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[38]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[38]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[38], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[38]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[38], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[0], uartsw, 1
instance = comp, \u0|nios_i2crw|always0~1\, u0|nios_i2crw|always0~1, uartsw, 1
instance = comp, \u0|nios_i2crw|data_out~0\, u0|nios_i2crw|data_out~0, uartsw, 1
instance = comp, \u0|nios_i2crw|data_out\, u0|nios_i2crw|data_out, uartsw, 1
instance = comp, \u0|nios_i2crw|readdata[0]~0\, u0|nios_i2crw|readdata[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2crw_s1_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|nios_i2crw_s1_translator|av_readdata_pre[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2crw_s1_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_0|nios_i2crw_s1_agent_rdata_fifo|mem[1][0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2crw_s1_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|nios_i2crw_s1_agent_rdata_fifo|mem~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2crw_s1_agent_rdata_fifo|mem[0][0]~1\, u0|mm_interconnect_0|nios_i2crw_s1_agent_rdata_fifo|mem[0][0]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2crw_s1_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|nios_i2crw_s1_agent_rdata_fifo|mem[0][0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_026|clock_xer|in_data_buffer[0]~0\, u0|mm_interconnect_0|crosser_026|clock_xer|in_data_buffer[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_026|clock_xer|in_data_buffer[0]~1\, u0|mm_interconnect_0|crosser_026|clock_xer|in_data_buffer[0]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_026|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_026|clock_xer|in_data_buffer[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_026|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_026|clock_xer|out_data_buffer[0], uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[0]~7\, u0|timer_0|counter_snapshot[0]~7, uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[0]\, u0|timer_0|counter_snapshot[0], uartsw, 1
instance = comp, \u0|timer_0|read_mux_out[0]~4\, u0|timer_0|read_mux_out[0]~4, uartsw, 1
instance = comp, \u0|timer_0|counter_snapshot[16]\, u0|timer_0|counter_snapshot[16], uartsw, 1
instance = comp, \u0|timer_0|read_mux_out[0]~5\, u0|timer_0|read_mux_out[0]~5, uartsw, 1
instance = comp, \u0|timer_0|read_mux_out[0]\, u0|timer_0|read_mux_out[0], uartsw, 1
instance = comp, \u0|timer_0|readdata[0]\, u0|timer_0|readdata[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[0]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~14\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~14, uartsw, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_027|clock_xer|in_data_buffer[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_027|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_027|clock_xer|out_data_buffer[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~92\, u0|mm_interconnect_0|rsp_mux|src_data[0]~92, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[0]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[0]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~20\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~20, uartsw, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[0]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~94\, u0|mm_interconnect_0|rsp_mux|src_data[0]~94, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[39]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[39], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[39]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[39], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[38]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[38], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[38]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[38], uartsw, 1
instance = comp, \u0|nios_uarttx|always0~1\, u0|nios_uarttx|always0~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[0]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[0], uartsw, 1
instance = comp, \u0|nios_uarttx|data_out~0\, u0|nios_uarttx|data_out~0, uartsw, 1
instance = comp, \u0|nios_uarttx|data_out\, u0|nios_uarttx|data_out, uartsw, 1
instance = comp, \u0|nios_uarttx|readdata[0]~0\, u0|nios_uarttx|readdata[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uarttx_s1_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|nios_uarttx_s1_translator|av_readdata_pre[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uarttx_s1_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_0|nios_uarttx_s1_agent_rdata_fifo|mem[1][0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uarttx_s1_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|nios_uarttx_s1_agent_rdata_fifo|mem~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uarttx_s1_agent_rdata_fifo|mem[0][0]~1\, u0|mm_interconnect_0|nios_uarttx_s1_agent_rdata_fifo|mem[0][0]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uarttx_s1_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|nios_uarttx_s1_agent_rdata_fifo|mem[0][0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[0]~0\, u0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[0]~1\, u0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[0]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_024|clock_xer|in_data_buffer[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_024|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_024|clock_xer|out_data_buffer[0], uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_LOANIO49[0]~input\, u0|hps_0|hps_io|border|hps_io_gpio_inst_LOANIO49[0]~input, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_LOANIO50[0]~input\, u0|hps_0|hps_io|border|hps_io_gpio_inst_LOANIO50[0]~input, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_LOANIO55[0]~input\, u0|hps_0|hps_io|border|hps_io_gpio_inst_LOANIO55[0]~input, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_LOANIO56[0]~input\, u0|hps_0|hps_io|border|hps_io_gpio_inst_LOANIO56[0]~input, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[38]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[38], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[38]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[38], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[39]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[39]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[39]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[39], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[39]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[39], uartsw, 1
instance = comp, \u0|nios_i2cdat|always1~1\, u0|nios_i2cdat|always1~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[0]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[0], uartsw, 1
instance = comp, \u0|nios_i2cdat|data_out~0\, u0|nios_i2cdat|data_out~0, uartsw, 1
instance = comp, \u0|nios_i2cdat|data_out\, u0|nios_i2cdat|data_out, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[39]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[39], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[39]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[39], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[38]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[38], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[38]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[38], uartsw, 1
instance = comp, \u0|nios_i2cclk|always0~1\, u0|nios_i2cclk|always0~1, uartsw, 1
instance = comp, \u0|nios_i2cclk|data_out~0\, u0|nios_i2cclk|data_out~0, uartsw, 1
instance = comp, \u0|nios_i2cclk|data_out\, u0|nios_i2cclk|data_out, uartsw, 1
instance = comp, \u0|hps_0|fpga_interfaces|loan_io_inst\, u0|hps_0|fpga_interfaces|loan_io_inst, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|gpio_inst\, u0|hps_0|hps_io|border|gpio_inst, uartsw, 1
instance = comp, \u0|nios_i2cdat|read_mux_out~0\, u0|nios_i2cdat|read_mux_out~0, uartsw, 1
instance = comp, \u0|nios_i2cdat|readdata[0]\, u0|nios_i2cdat|readdata[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cdat_s1_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|nios_i2cdat_s1_translator|av_readdata_pre[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cdat_s1_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_0|nios_i2cdat_s1_agent_rdata_fifo|mem[1][0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cdat_s1_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|nios_i2cdat_s1_agent_rdata_fifo|mem~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cdat_s1_agent_rdata_fifo|mem[0][0]~1\, u0|mm_interconnect_0|nios_i2cdat_s1_agent_rdata_fifo|mem[0][0]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cdat_s1_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|nios_i2cdat_s1_agent_rdata_fifo|mem[0][0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[0]~0\, u0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[0]~1\, u0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[0]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_025|clock_xer|in_data_buffer[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_025|clock_xer|out_data_buffer[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~98\, u0|mm_interconnect_0|rsp_mux|src_data[0]~98, uartsw, 1
instance = comp, \SW[0]~input\, SW[0]~input, uartsw, 1
instance = comp, \u0|nios_switches|read_mux_out[0]\, u0|nios_switches|read_mux_out[0], uartsw, 1
instance = comp, \u0|nios_switches|readdata[0]\, u0|nios_switches|readdata[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|nios_switches_s1_translator|av_readdata_pre[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_020|clock_xer|in_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_020|clock_xer|in_data_buffer[0]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[1][0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem~8\, u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem~8, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|nios_switches_s1_agent_rdata_fifo|mem[0][0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_020|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_020|clock_xer|in_data_buffer[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_020|clock_xer|out_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_020|clock_xer|out_data_buffer[0]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_020|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_020|clock_xer|out_data_buffer[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem[1][0], uartsw, 1
instance = comp, \u0|nios_buttons|read_mux_out[0]~2\, u0|nios_buttons|read_mux_out[0]~2, uartsw, 1
instance = comp, \u0|nios_buttons|readdata[0]\, u0|nios_buttons|readdata[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|nios_buttons_s1_translator|av_readdata_pre[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem~2\, u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem[0][0]~feeder\, u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem[0][0]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem[0][0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|out_data[0]~2\, u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|out_data[0]~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_021|clock_xer|in_data_buffer[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_021|clock_xer|out_data_buffer[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~96\, u0|mm_interconnect_0|rsp_mux|src_data[0]~96, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[0]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[0], uartsw, 1
instance = comp, \u0|nios_leds|data_out[0]\, u0|nios_leds|data_out[0], uartsw, 1
instance = comp, \u0|nios_leds|readdata[0]\, u0|nios_leds|readdata[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|nios_leds_s1_translator|av_readdata_pre[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[0]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[1][0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem~8\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem~8, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_019|clock_xer|in_data_buffer[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_019|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_019|clock_xer|out_data_buffer[0], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|status_rden\, u0|i2c_0|u_csr|status_rden, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|status_rden_dly\, u0|i2c_0|u_csr|status_rden_dly, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[0]~8\, u0|i2c_0|u_csr|readdata_nxt[0]~8, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[0]~9\, u0|i2c_0|u_csr|readdata_nxt[0]~9, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[0]~10\, u0|i2c_0|u_csr|readdata_nxt[0]~10, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[0]~11\, u0|i2c_0|u_csr|readdata_nxt[0]~11, uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[0]\, u0|i2c_0|u_csr|readdata_nxt[0], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata_dly2[0]\, u0|i2c_0|u_csr|readdata_dly2[0], uartsw, 1
instance = comp, \u0|i2c_0|u_csr|readdata[0]~14\, u0|i2c_0|u_csr|readdata[0]~14, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[0]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[2][0]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[2][0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem~14\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem~14, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][0]~feeder\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][0]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[1][0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|i2c_0_csr_agent_rdata_fifo|mem[0][0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_018|clock_xer|in_data_buffer[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_018|clock_xer|out_data_buffer[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~95\, u0|mm_interconnect_0|rsp_mux|src_data[0]~95, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[39]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[39]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[39]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[39], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[39]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[39]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[39]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[39], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[38]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[38], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[38]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[38]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[38]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[38], uartsw, 1
instance = comp, \u0|nios_uartrx|read_mux_out\, u0|nios_uartrx|read_mux_out, uartsw, 1
instance = comp, \u0|nios_uartrx|readdata[0]\, u0|nios_uartrx|readdata[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uartrx_s1_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|nios_uartrx_s1_translator|av_readdata_pre[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uartrx_s1_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_0|nios_uartrx_s1_agent_rdata_fifo|mem[1][0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uartrx_s1_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|nios_uartrx_s1_agent_rdata_fifo|mem~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uartrx_s1_agent_rdata_fifo|mem[0][0]~1\, u0|mm_interconnect_0|nios_uartrx_s1_agent_rdata_fifo|mem[0][0]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_uartrx_s1_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|nios_uartrx_s1_agent_rdata_fifo|mem[0][0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[0]~0\, u0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[0]~1\, u0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[0]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_022|clock_xer|in_data_buffer[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_022|clock_xer|out_data_buffer[0], uartsw, 1
instance = comp, \u0|nios_i2cclk|readdata[0]~0\, u0|nios_i2cclk|readdata[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cclk_s1_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|nios_i2cclk_s1_translator|av_readdata_pre[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cclk_s1_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_0|nios_i2cclk_s1_agent_rdata_fifo|mem[1][0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cclk_s1_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|nios_i2cclk_s1_agent_rdata_fifo|mem~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cclk_s1_agent_rdata_fifo|mem[0][0]~1\, u0|mm_interconnect_0|nios_i2cclk_s1_agent_rdata_fifo|mem[0][0]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_i2cclk_s1_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|nios_i2cclk_s1_agent_rdata_fifo|mem[0][0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[0]~0\, u0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[0]~1\, u0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[0]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_023|clock_xer|in_data_buffer[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_023|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_023|clock_xer|out_data_buffer[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~97\, u0|mm_interconnect_0|rsp_mux|src_data[0]~97, uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~99\, u0|mm_interconnect_0|rsp_mux|src_data[0]~99, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata~5\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata~5, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[0]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[0]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[0]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[0], uartsw, 1
instance = comp, \u0|nios_7seg|data_out[0]~feeder\, u0|nios_7seg|data_out[0]~feeder, uartsw, 1
instance = comp, \u0|nios_7seg|data_out[0]\, u0|nios_7seg|data_out[0], uartsw, 1
instance = comp, \u0|nios_7seg|readdata[0]\, u0|nios_7seg|readdata[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|nios_7seg_s1_translator|av_readdata_pre[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[0]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[1][0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~22\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem~22, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][0]~feeder\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][0]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|nios_7seg_s1_agent_rdata_fifo|mem[0][0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_028|clock_xer|in_data_buffer[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[0]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_028|clock_xer|out_data_buffer[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[0]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[0], uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[0]~feeder\, u0|nios_header_conn|data_out[0]~feeder, uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[0]\, u0|nios_header_conn|data_out[0], uartsw, 1
instance = comp, \u0|nios_header_conn|read_mux_out[0]\, u0|nios_header_conn|read_mux_out[0], uartsw, 1
instance = comp, \u0|nios_header_conn|readdata[0]\, u0|nios_header_conn|readdata[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|nios_header_conn_s1_translator|av_readdata_pre[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[0]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[1][0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~26\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem~26, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][0]~feeder\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][0]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|nios_header_conn_s1_agent_rdata_fifo|mem[0][0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_029|clock_xer|in_data_buffer[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_029|clock_xer|out_data_buffer[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~100\, u0|mm_interconnect_0|rsp_mux|src_data[0]~100, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_rx|rx_data[0]\, u0|uart_0|the_nios_hps_system_uart_0_rx|rx_data[0], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data[0]~9\, u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data[0]~9, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data[0]\, u0|uart_0|the_nios_hps_system_uart_0_regs|selected_read_data[0], uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_regs|readdata[0]\, u0|uart_0|the_nios_hps_system_uart_0_regs|readdata[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[0]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[1][0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem~14\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem~14, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[0][0]~feeder\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[0][0]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|uart_0_s1_agent_rdata_fifo|mem[0][0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_030|clock_xer|in_data_buffer[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_030|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_030|clock_xer|out_data_buffer[0], uartsw, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[0]~0\, u0|spi_0|spi_slave_select_holding_reg[0]~0, uartsw, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[0]\, u0|spi_0|spi_slave_select_holding_reg[0], uartsw, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[0]~feeder\, u0|spi_0|spi_slave_select_reg[0]~feeder, uartsw, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[0]\, u0|spi_0|spi_slave_select_reg[0], uartsw, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[0]~19\, u0|spi_0|p1_data_to_cpu[0]~19, uartsw, 1
instance = comp, \u0|spi_0|data_to_cpu[0]\, u0|spi_0|data_to_cpu[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[0]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[1][0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem~14\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem~14, uartsw, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|spi_0_spi_control_port_agent_rdata_fifo|mem[0][0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_031|clock_xer|in_data_buffer[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_031|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_031|clock_xer|out_data_buffer[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~93\, u0|mm_interconnect_0|rsp_mux|src_data[0]~93, uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~101\, u0|mm_interconnect_0|rsp_mux|src_data[0]~101, uartsw, 1
instance = comp, \u0|nios2_qsys_0|av_ld_byte0_data[0]\, u0|nios2_qsys_0|av_ld_byte0_data[0], uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_rf_wr_data[0]~31\, u0|nios2_qsys_0|W_rf_wr_data[0]~31, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_writedata[1]\, u0|nios2_qsys_0|d_writedata[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~2\, u0|mm_interconnect_0|cmd_mux_003|src_payload~2, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[1]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[1], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_debug|monitor_error~0\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_debug|monitor_error~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_debug|monitor_error\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_debug|monitor_error, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~16\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~16, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[34]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[34], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[34]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[34]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[34]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[34], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|Add0~1_wirecell\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|Add0~1_wirecell, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonAReg[10]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonAReg[10], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|Add0~1\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|Add0~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|jtag_ram_rd\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|jtag_ram_rd, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg~10\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg~10, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[10]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[10], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[10]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[10]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[10]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[10], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~52\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~52, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[11]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[11], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg~11\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg~11, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[8]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|MonDReg[8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~15\, u0|mm_interconnect_0|cmd_mux_003|src_payload~15, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[8]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[8], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~14\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~14, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[12]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[12]\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[12], uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_iw[12]~7\, u0|nios2_qsys_0|F_iw[12]~7, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_iw[12]\, u0|nios2_qsys_0|D_iw[12], uartsw, 1
instance = comp, \u0|nios2_qsys_0|Equal2~12\, u0|nios2_qsys_0|Equal2~12, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Equal101~5\, u0|nios2_qsys_0|Equal101~5, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0\, u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~1\, u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_ctrl_exception~0\, u0|nios2_qsys_0|D_ctrl_exception~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_ctrl_exception~1\, u0|nios2_qsys_0|D_ctrl_exception~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_ctrl_exception\, u0|nios2_qsys_0|D_ctrl_exception, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_ctrl_exception\, u0|nios2_qsys_0|R_ctrl_exception, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc_sel_nxt.01~0\, u0|nios2_qsys_0|F_pc_sel_nxt.01~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc_no_crst_nxt[0]~17\, u0|nios2_qsys_0|F_pc_no_crst_nxt[0]~17, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_pc[0]\, u0|nios2_qsys_0|F_pc[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[38]\, u0|mm_interconnect_0|cmd_mux_003|src_data[38], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|address[0]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|address[0], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_debug|monitor_ready~0\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_debug|monitor_ready~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_debug|monitor_ready\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_debug|monitor_ready, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|ir_out[0], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal11~0, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~6, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|ir[1]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|ir[1], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|jtag_ram_access\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|jtag_ram_access, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|jtag_ram_wr\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|jtag_ram_wr, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[6]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[6]\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[6], uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_iw[6]~31\, u0|nios2_qsys_0|F_iw[6]~31, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_iw[6]\, u0|nios2_qsys_0|D_iw[6], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[0]~feeder\, u0|nios2_qsys_0|E_src2[0]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src2[0]\, u0|nios2_qsys_0|E_src2[0], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_cnt[0]~feeder\, u0|nios2_qsys_0|E_shift_rot_cnt[0]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_cnt[0]\, u0|nios2_qsys_0|E_shift_rot_cnt[0], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_cnt[0]~_wirecell\, u0|nios2_qsys_0|E_shift_rot_cnt[0]~_wirecell, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_cnt[0]~DUPLICATE\, u0|nios2_qsys_0|E_shift_rot_cnt[0]~DUPLICATE, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add3~3\, u0|nios2_qsys_0|Add3~3, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_cnt[1]\, u0|nios2_qsys_0|E_shift_rot_cnt[1], uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add3~2\, u0|nios2_qsys_0|Add3~2, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_cnt[2]\, u0|nios2_qsys_0|E_shift_rot_cnt[2], uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add3~1\, u0|nios2_qsys_0|Add3~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_cnt[3]\, u0|nios2_qsys_0|E_shift_rot_cnt[3], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_stall~1\, u0|nios2_qsys_0|E_stall~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Add3~0\, u0|nios2_qsys_0|Add3~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_cnt[4]\, u0|nios2_qsys_0|E_shift_rot_cnt[4], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_stall~2\, u0|nios2_qsys_0|E_stall~2, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_valid~0\, u0|nios2_qsys_0|E_valid~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_valid\, u0|nios2_qsys_0|E_valid, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_ctrl_jmp_direct\, u0|nios2_qsys_0|R_ctrl_jmp_direct, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src1~1\, u0|nios2_qsys_0|R_src1~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src1[4]~2\, u0|nios2_qsys_0|R_src1[4]~2, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src1[4]\, u0|nios2_qsys_0|E_src1[4], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result[4]~DUPLICATE\, u0|nios2_qsys_0|E_shift_rot_result[4]~DUPLICATE, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_alu_result[4]~0\, u0|nios2_qsys_0|E_alu_result[4]~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_alu_result[4]\, u0|nios2_qsys_0|W_alu_result[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[4]~3\, u0|mm_interconnect_0|router|src_channel[4]~3, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0\, u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~1\, u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]\, u0|mm_interconnect_0|cmd_mux_003|saved_grant[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~3\, u0|mm_interconnect_0|cmd_mux_003|src_payload~3, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[4]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|writedata[4], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[4]~0\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[4]~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[4]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[4], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[4]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[4]\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[4], uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_iw[4]~0\, u0|nios2_qsys_0|F_iw[4]~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_iw[4]\, u0|nios2_qsys_0|D_iw[4], uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_logic_op_raw[1]~0\, u0|nios2_qsys_0|D_logic_op_raw[1]~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_logic_op[1]~0\, u0|nios2_qsys_0|D_logic_op[1]~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_logic_op[1]\, u0|nios2_qsys_0|R_logic_op[1], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_logic_result[14]~6\, u0|nios2_qsys_0|E_logic_result[14]~6, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_alu_result[14]~7\, u0|nios2_qsys_0|E_alu_result[14]~7, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_alu_result[14]\, u0|nios2_qsys_0|W_alu_result[14], uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_alu_result[15]\, u0|nios2_qsys_0|W_alu_result[15], uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_alu_result[13]\, u0|nios2_qsys_0|W_alu_result[13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|router|Equal1~0\, u0|mm_interconnect_0|router|Equal1~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|router|Equal1~3\, u0|mm_interconnect_0|router|Equal1~3, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rf_source_data[90]~1\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|rf_source_data[90]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][90]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][90]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][90]~DUPLICATE\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][90]~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~1\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_empty~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_empty~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|empty\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|empty, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~2\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~DUPLICATE\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_valid\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_valid, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~2\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~2\, u0|mm_interconnect_0|rsp_mux|src_data[1]~2, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_iw[1]~2\, u0|nios2_qsys_0|F_iw[1]~2, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_iw[1]\, u0|nios2_qsys_0|D_iw[1], uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_ctrl_alu_subtract~1\, u0|nios2_qsys_0|D_ctrl_alu_subtract~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Equal101~6\, u0|nios2_qsys_0|Equal101~6, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_ctrl_alu_subtract~0\, u0|nios2_qsys_0|D_ctrl_alu_subtract~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_alu_sub~0\, u0|nios2_qsys_0|E_alu_sub~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_alu_sub\, u0|nios2_qsys_0|E_alu_sub, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_alu_result[16]~20\, u0|nios2_qsys_0|E_alu_result[16]~20, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_alu_result[16]~DUPLICATE\, u0|nios2_qsys_0|W_alu_result[16]~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[52]\, u0|mm_interconnect_0|cmd_mux_004|src_data[52], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[16]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[16], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[34]~10\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[34]~10, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|wr_address~0\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|wr_address~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|wr_address\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|wr_address, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[43]~0\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[43]~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[33]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[33], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[43]~0\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[43]~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[33]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[33], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[33]~23\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[33]~23, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector25~0\, u0|sdram_controller_0|Selector25~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_state.000000010\, u0|sdram_controller_0|m_state.000000010, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector24~3\, u0|sdram_controller_0|Selector24~3, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[57]\, u0|mm_interconnect_0|cmd_mux_004|src_data[57], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[21]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[21], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[39]~0\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[39]~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[38]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[38], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[38]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[38], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[38]~0\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[38]~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_addr[20]\, u0|sdram_controller_0|active_addr[20], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[58]\, u0|mm_interconnect_0|cmd_mux_004|src_data[58], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[22]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[22], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[40]~1\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[40]~1, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[39]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[39], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[39]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[39], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[39]~1\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[39]~1, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_addr[21]\, u0|sdram_controller_0|active_addr[21], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[60]\, u0|mm_interconnect_0|cmd_mux_004|src_data[60], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[24]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[24], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[42]~3\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[42]~3, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[41]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[41], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[41]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[41], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[41]~19\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[41]~19, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_addr[23]\, u0|sdram_controller_0|active_addr[23], uartsw, 1
instance = comp, \u0|sdram_controller_0|Equal3~1\, u0|sdram_controller_0|Equal3~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[59]\, u0|mm_interconnect_0|cmd_mux_004|src_data[59], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[23]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[23], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[41]~2\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[41]~2, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[40]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[40], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[40]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[40], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[40]~18\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[40]~18, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_addr[22]\, u0|sdram_controller_0|active_addr[22], uartsw, 1
instance = comp, \u0|sdram_controller_0|Equal3~0\, u0|sdram_controller_0|Equal3~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|pending~0\, u0|sdram_controller_0|pending~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector35~0\, u0|sdram_controller_0|Selector35~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector24~0\, u0|sdram_controller_0|Selector24~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|refresh_request\, u0|sdram_controller_0|refresh_request, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector36~1\, u0|sdram_controller_0|Selector36~1, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector29~0\, u0|sdram_controller_0|Selector29~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector36~0\, u0|sdram_controller_0|Selector36~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_next~17\, u0|sdram_controller_0|m_next~17, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector36~2\, u0|sdram_controller_0|Selector36~2, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_next.010000000\, u0|sdram_controller_0|m_next.010000000, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector39~0\, u0|sdram_controller_0|Selector39~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector39~2\, u0|sdram_controller_0|Selector39~2, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector39~3\, u0|sdram_controller_0|Selector39~3, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector39~1\, u0|sdram_controller_0|Selector39~1, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector39~4\, u0|sdram_controller_0|Selector39~4, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_count[0]\, u0|sdram_controller_0|m_count[0], uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector19~1\, u0|sdram_controller_0|Selector19~1, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector37~0\, u0|sdram_controller_0|Selector37~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector37~1\, u0|sdram_controller_0|Selector37~1, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_count[2]\, u0|sdram_controller_0|m_count[2], uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector24~1\, u0|sdram_controller_0|Selector24~1, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector24~2\, u0|sdram_controller_0|Selector24~2, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector31~0\, u0|sdram_controller_0|Selector31~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_state.010000000\, u0|sdram_controller_0|m_state.010000000, uartsw, 1
instance = comp, \u0|sdram_controller_0|WideOr8~0\, u0|sdram_controller_0|WideOr8~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector26~0\, u0|sdram_controller_0|Selector26~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_state.000000100\, u0|sdram_controller_0|m_state.000000100, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_addr[2]~1\, u0|sdram_controller_0|m_addr[2]~1, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector33~1\, u0|sdram_controller_0|Selector33~1, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector33~2\, u0|sdram_controller_0|Selector33~2, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector33~0\, u0|sdram_controller_0|Selector33~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector33~3\, u0|sdram_controller_0|Selector33~3, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_next.000000001\, u0|sdram_controller_0|m_next.000000001, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector24~4\, u0|sdram_controller_0|Selector24~4, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector24~5\, u0|sdram_controller_0|Selector24~5, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_state.000000001\, u0|sdram_controller_0|m_state.000000001, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector23~0\, u0|sdram_controller_0|Selector23~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|ack_refresh_request\, u0|sdram_controller_0|ack_refresh_request, uartsw, 1
instance = comp, \u0|sdram_controller_0|refresh_request~0\, u0|sdram_controller_0|refresh_request~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|refresh_request~DUPLICATE\, u0|sdram_controller_0|refresh_request~DUPLICATE, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector35~2\, u0|sdram_controller_0|Selector35~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[43]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[43], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[43]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[43], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[43]~17\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[43]~17, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_rnw~feeder\, u0|sdram_controller_0|active_rnw~feeder, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_rnw\, u0|sdram_controller_0|active_rnw, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector35~1\, u0|sdram_controller_0|Selector35~1, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector35~3\, u0|sdram_controller_0|Selector35~3, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_next.000010000\, u0|sdram_controller_0|m_next.000010000, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector28~0\, u0|sdram_controller_0|Selector28~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector28~1\, u0|sdram_controller_0|Selector28~1, uartsw, 1
instance = comp, \u0|sdram_controller_0|pending~4\, u0|sdram_controller_0|pending~4, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector28~2\, u0|sdram_controller_0|Selector28~2, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector28~3\, u0|sdram_controller_0|Selector28~3, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector28~4\, u0|sdram_controller_0|Selector28~4, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_state.000010000\, u0|sdram_controller_0|m_state.000010000, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector34~0\, u0|sdram_controller_0|Selector34~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_next.000001000\, u0|sdram_controller_0|m_next.000001000, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector27~0\, u0|sdram_controller_0|Selector27~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_state.000001000\, u0|sdram_controller_0|m_state.000001000, uartsw, 1
instance = comp, \u0|sdram_controller_0|WideOr9~0\, u0|sdram_controller_0|WideOr9~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_rnw~0\, u0|sdram_controller_0|active_rnw~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_rnw~1\, u0|sdram_controller_0|active_rnw~1, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_rnw~2\, u0|sdram_controller_0|active_rnw~2, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_addr[15]\, u0|sdram_controller_0|active_addr[15], uartsw, 1
instance = comp, \u0|sdram_controller_0|Equal3~6\, u0|sdram_controller_0|Equal3~6, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[54]\, u0|mm_interconnect_0|cmd_mux_004|src_data[54], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[18]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[18], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[36]~12\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[36]~12, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[35]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[35], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[35]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[35], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[35]~25\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[35]~25, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_addr[17]\, u0|sdram_controller_0|active_addr[17], uartsw, 1
instance = comp, \u0|sdram_controller_0|Equal3~8\, u0|sdram_controller_0|Equal3~8, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[55]\, u0|mm_interconnect_0|cmd_mux_004|src_data[55], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[19]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[19], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[37]~13\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[37]~13, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[36]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[36], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[36]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[36], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[36]~26\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[36]~26, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_addr[18]\, u0|sdram_controller_0|active_addr[18], uartsw, 1
instance = comp, \u0|sdram_controller_0|Equal3~9\, u0|sdram_controller_0|Equal3~9, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[56]\, u0|mm_interconnect_0|cmd_mux_004|src_data[56], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[20]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[20], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[38]~14\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[38]~14, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[37]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[37], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[37]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[37], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[37]~27\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[37]~27, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_addr[19]\, u0|sdram_controller_0|active_addr[19], uartsw, 1
instance = comp, \u0|sdram_controller_0|Equal3~10\, u0|sdram_controller_0|Equal3~10, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[53]\, u0|mm_interconnect_0|cmd_mux_004|src_data[53], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[17]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[17], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[35]~11\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[35]~11, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[34]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[34], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[34]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[34], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[34]~24\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[34]~24, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_addr[16]\, u0|sdram_controller_0|active_addr[16], uartsw, 1
instance = comp, \u0|sdram_controller_0|Equal3~7\, u0|sdram_controller_0|Equal3~7, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[51]\, u0|mm_interconnect_0|cmd_mux_004|src_data[51], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[15]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[33]~9\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[33]~9, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[32]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[32], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[32]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[32], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[32]~22\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[32]~22, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_addr[14]\, u0|sdram_controller_0|active_addr[14], uartsw, 1
instance = comp, \u0|sdram_controller_0|Equal3~5\, u0|sdram_controller_0|Equal3~5, uartsw, 1
instance = comp, \u0|sdram_controller_0|pending~3\, u0|sdram_controller_0|pending~3, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector41~1\, u0|sdram_controller_0|Selector41~1, uartsw, 1
instance = comp, \u0|sdram_controller_0|f_pop\, u0|sdram_controller_0|f_pop, uartsw, 1
instance = comp, \u0|sdram_controller_0|f_select\, u0|sdram_controller_0|f_select, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_address\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_address, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_address~0\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_address~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[48]\, u0|mm_interconnect_0|cmd_mux_004|src_data[48], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[12]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[30]~6\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[30]~6, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[29]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[29], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[29]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[29], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[29]~16\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[29]~16, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_addr[11]\, u0|sdram_controller_0|active_addr[11], uartsw, 1
instance = comp, \u0|sdram_controller_0|Equal3~2\, u0|sdram_controller_0|Equal3~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[47]\, u0|mm_interconnect_0|cmd_mux_004|src_data[47], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[11]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[11], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[29]~4\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[29]~4, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[28]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[28], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[28]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[28], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[28]~12\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[28]~12, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_addr[10]\, u0|sdram_controller_0|active_addr[10], uartsw, 1
instance = comp, \u0|sdram_controller_0|Equal2~0\, u0|sdram_controller_0|Equal2~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[61]\, u0|mm_interconnect_0|cmd_mux_004|src_data[61], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[25]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[25], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[43]~5\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[43]~5, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[42]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[42], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[42]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[42], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[42]~13\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[42]~13, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_addr[24]\, u0|sdram_controller_0|active_addr[24], uartsw, 1
instance = comp, \u0|sdram_controller_0|Equal2~1\, u0|sdram_controller_0|Equal2~1, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_cs_n~0\, u0|sdram_controller_0|active_cs_n~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_cs_n\, u0|sdram_controller_0|active_cs_n, uartsw, 1
instance = comp, \u0|sdram_controller_0|pending~1\, u0|sdram_controller_0|pending~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[50]\, u0|mm_interconnect_0|cmd_mux_004|src_data[50], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[14]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[32]~8\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[32]~8, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[31]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[31], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[31]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[31], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[31]~21\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[31]~21, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_addr[13]\, u0|sdram_controller_0|active_addr[13], uartsw, 1
instance = comp, \u0|sdram_controller_0|Equal3~4\, u0|sdram_controller_0|Equal3~4, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[49]\, u0|mm_interconnect_0|cmd_mux_004|src_data[49], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[13]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[31]~7\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[31]~7, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[30]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[30], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[30]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[30], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[30]~20\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[30]~20, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_addr[12]\, u0|sdram_controller_0|active_addr[12], uartsw, 1
instance = comp, \u0|sdram_controller_0|Equal3~3\, u0|sdram_controller_0|Equal3~3, uartsw, 1
instance = comp, \u0|sdram_controller_0|pending~2\, u0|sdram_controller_0|pending~2, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector41~0\, u0|sdram_controller_0|Selector41~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector32~0\, u0|sdram_controller_0|Selector32~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_state.100000000\, u0|sdram_controller_0|m_state.100000000, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector38~0\, u0|sdram_controller_0|Selector38~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector38~1\, u0|sdram_controller_0|Selector38~1, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector38~2\, u0|sdram_controller_0|Selector38~2, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector38~3\, u0|sdram_controller_0|Selector38~3, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector38~4\, u0|sdram_controller_0|Selector38~4, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_count[1]\, u0|sdram_controller_0|m_count[1], uartsw, 1
instance = comp, \u0|sdram_controller_0|LessThan1~0\, u0|sdram_controller_0|LessThan1~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector29~1\, u0|sdram_controller_0|Selector29~1, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_state.000100000\, u0|sdram_controller_0|m_state.000100000, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector30~0\, u0|sdram_controller_0|Selector30~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_state.001000000\, u0|sdram_controller_0|m_state.001000000, uartsw, 1
instance = comp, \u0|sdram_controller_0|always5~0\, u0|sdram_controller_0|always5~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector3~0\, u0|sdram_controller_0|Selector3~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|i_cmd[0]\, u0|sdram_controller_0|i_cmd[0], uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector22~0\, u0|sdram_controller_0|Selector22~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_cmd[0]~_Duplicate_1\, u0|sdram_controller_0|m_cmd[0]~_Duplicate_1, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector1~0\, u0|sdram_controller_0|Selector1~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|i_cmd[2]\, u0|sdram_controller_0|i_cmd[2], uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector20~0\, u0|sdram_controller_0|Selector20~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_cmd[2]~_Duplicate_1\, u0|sdram_controller_0|m_cmd[2]~_Duplicate_1, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector2~0\, u0|sdram_controller_0|Selector2~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|i_cmd[1]\, u0|sdram_controller_0|i_cmd[1], uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector21~0\, u0|sdram_controller_0|Selector21~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_cmd[1]~_Duplicate_1\, u0|sdram_controller_0|m_cmd[1]~_Duplicate_1, uartsw, 1
instance = comp, \u0|sdram_controller_0|Equal4~0\, u0|sdram_controller_0|Equal4~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|rd_valid[0]\, u0|sdram_controller_0|rd_valid[0], uartsw, 1
instance = comp, \u0|sdram_controller_0|rd_valid[1]\, u0|sdram_controller_0|rd_valid[1], uartsw, 1
instance = comp, \u0|sdram_controller_0|rd_valid[2]\, u0|sdram_controller_0|rd_valid[2], uartsw, 1
instance = comp, \u0|sdram_controller_0|za_valid\, u0|sdram_controller_0|za_valid, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_full~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_full~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_full~1\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_full~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|full\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|full, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|write\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|write, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~4\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~4, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~4\, u0|mm_interconnect_0|rsp_mux|src_data[0]~4, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_iw[0]~4\, u0|nios2_qsys_0|F_iw[0]~4, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_iw[0]~DUPLICATE\, u0|nios2_qsys_0|D_iw[0]~DUPLICATE, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0\, u0|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_dst_regnum[1]~0\, u0|nios2_qsys_0|D_dst_regnum[1]~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_dst_regnum[1]~1\, u0|nios2_qsys_0|D_dst_regnum[1]~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_wr_dst_reg~0\, u0|nios2_qsys_0|D_wr_dst_reg~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_wr_dst_reg\, u0|nios2_qsys_0|D_wr_dst_reg, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_wr_dst_reg\, u0|nios2_qsys_0|R_wr_dst_reg, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_rf_wren\, u0|nios2_qsys_0|W_rf_wren, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_src1[5]~3\, u0|nios2_qsys_0|R_src1[5]~3, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_src1[5]\, u0|nios2_qsys_0|E_src1[5], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result[5]\, u0|nios2_qsys_0|E_shift_rot_result[5], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result_nxt[4]~0\, u0|nios2_qsys_0|E_shift_rot_result_nxt[4]~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result[4]\, u0|nios2_qsys_0|E_shift_rot_result[4], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result_nxt[3]~24\, u0|nios2_qsys_0|E_shift_rot_result_nxt[3]~24, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result[3]\, u0|nios2_qsys_0|E_shift_rot_result[3], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result_nxt[2]~25\, u0|nios2_qsys_0|E_shift_rot_result_nxt[2]~25, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result[2]\, u0|nios2_qsys_0|E_shift_rot_result[2], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result_nxt[1]~27\, u0|nios2_qsys_0|E_shift_rot_result_nxt[1]~27, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result[1]~DUPLICATE\, u0|nios2_qsys_0|E_shift_rot_result[1]~DUPLICATE, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result_nxt[0]~29\, u0|nios2_qsys_0|E_shift_rot_result_nxt[0]~29, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result[0]\, u0|nios2_qsys_0|E_shift_rot_result[0], uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_ctrl_rot_right~0\, u0|nios2_qsys_0|D_ctrl_rot_right~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_ctrl_rot_right\, u0|nios2_qsys_0|R_ctrl_rot_right, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_ctrl_shift_logical~1\, u0|nios2_qsys_0|D_ctrl_shift_logical~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_ctrl_shift_logical\, u0|nios2_qsys_0|R_ctrl_shift_logical, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_fill_bit~0\, u0|nios2_qsys_0|E_shift_rot_fill_bit~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result_nxt[31]~31\, u0|nios2_qsys_0|E_shift_rot_result_nxt[31]~31, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result[31]\, u0|nios2_qsys_0|E_shift_rot_result[31], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result_nxt[30]~30\, u0|nios2_qsys_0|E_shift_rot_result_nxt[30]~30, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result[30]\, u0|nios2_qsys_0|E_shift_rot_result[30], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result_nxt[29]~28\, u0|nios2_qsys_0|E_shift_rot_result_nxt[29]~28, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result[29]\, u0|nios2_qsys_0|E_shift_rot_result[29], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result_nxt[28]~26\, u0|nios2_qsys_0|E_shift_rot_result_nxt[28]~26, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result[28]\, u0|nios2_qsys_0|E_shift_rot_result[28], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result_nxt[27]~9\, u0|nios2_qsys_0|E_shift_rot_result_nxt[27]~9, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result[27]\, u0|nios2_qsys_0|E_shift_rot_result[27], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result_nxt[26]~8\, u0|nios2_qsys_0|E_shift_rot_result_nxt[26]~8, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result[26]\, u0|nios2_qsys_0|E_shift_rot_result[26], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result_nxt[25]~16\, u0|nios2_qsys_0|E_shift_rot_result_nxt[25]~16, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result[25]\, u0|nios2_qsys_0|E_shift_rot_result[25], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result_nxt[24]~10\, u0|nios2_qsys_0|E_shift_rot_result_nxt[24]~10, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result[24]\, u0|nios2_qsys_0|E_shift_rot_result[24], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result_nxt[23]~11\, u0|nios2_qsys_0|E_shift_rot_result_nxt[23]~11, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result[23]\, u0|nios2_qsys_0|E_shift_rot_result[23], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result_nxt[22]~12\, u0|nios2_qsys_0|E_shift_rot_result_nxt[22]~12, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result[22]\, u0|nios2_qsys_0|E_shift_rot_result[22], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result_nxt[21]~13\, u0|nios2_qsys_0|E_shift_rot_result_nxt[21]~13, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result[21]\, u0|nios2_qsys_0|E_shift_rot_result[21], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result_nxt[20]~14\, u0|nios2_qsys_0|E_shift_rot_result_nxt[20]~14, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result[20]\, u0|nios2_qsys_0|E_shift_rot_result[20], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result_nxt[19]~15\, u0|nios2_qsys_0|E_shift_rot_result_nxt[19]~15, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result[19]\, u0|nios2_qsys_0|E_shift_rot_result[19], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result_nxt[18]~17\, u0|nios2_qsys_0|E_shift_rot_result_nxt[18]~17, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result[18]\, u0|nios2_qsys_0|E_shift_rot_result[18], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result_nxt[17]~18\, u0|nios2_qsys_0|E_shift_rot_result_nxt[17]~18, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result[17]\, u0|nios2_qsys_0|E_shift_rot_result[17], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result_nxt[16]~19\, u0|nios2_qsys_0|E_shift_rot_result_nxt[16]~19, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result[16]\, u0|nios2_qsys_0|E_shift_rot_result[16], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result_nxt[15]~5\, u0|nios2_qsys_0|E_shift_rot_result_nxt[15]~5, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result[15]\, u0|nios2_qsys_0|E_shift_rot_result[15], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result_nxt[14]~6\, u0|nios2_qsys_0|E_shift_rot_result_nxt[14]~6, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result[14]\, u0|nios2_qsys_0|E_shift_rot_result[14], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result_nxt[13]~7\, u0|nios2_qsys_0|E_shift_rot_result_nxt[13]~7, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result[13]~DUPLICATE\, u0|nios2_qsys_0|E_shift_rot_result[13]~DUPLICATE, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result_nxt[12]~20\, u0|nios2_qsys_0|E_shift_rot_result_nxt[12]~20, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result[12]\, u0|nios2_qsys_0|E_shift_rot_result[12], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result_nxt[11]~21\, u0|nios2_qsys_0|E_shift_rot_result_nxt[11]~21, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result[11]\, u0|nios2_qsys_0|E_shift_rot_result[11], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result_nxt[10]~22\, u0|nios2_qsys_0|E_shift_rot_result_nxt[10]~22, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result[10]\, u0|nios2_qsys_0|E_shift_rot_result[10], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result_nxt[9]~23\, u0|nios2_qsys_0|E_shift_rot_result_nxt[9]~23, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result[9]\, u0|nios2_qsys_0|E_shift_rot_result[9], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result_nxt[8]~3\, u0|nios2_qsys_0|E_shift_rot_result_nxt[8]~3, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result[8]\, u0|nios2_qsys_0|E_shift_rot_result[8], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result_nxt[7]~4\, u0|nios2_qsys_0|E_shift_rot_result_nxt[7]~4, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result[7]\, u0|nios2_qsys_0|E_shift_rot_result[7], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result_nxt[6]~2\, u0|nios2_qsys_0|E_shift_rot_result_nxt[6]~2, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result[6]\, u0|nios2_qsys_0|E_shift_rot_result[6], uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result_nxt[5]~1\, u0|nios2_qsys_0|E_shift_rot_result_nxt[5]~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_shift_rot_result[5]~DUPLICATE\, u0|nios2_qsys_0|E_shift_rot_result[5]~DUPLICATE, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_alu_result[5]~2\, u0|nios2_qsys_0|E_alu_result[5]~2, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_alu_result[5]\, u0|nios2_qsys_0|W_alu_result[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[41]\, u0|mm_interconnect_0|cmd_mux_003|src_data[41], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|address[3]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|address[3], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg|Equal1~0\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg|Equal1~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[5]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[5]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[5]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg|oci_ienable[5], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~1\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[11]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[11]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[11]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|readdata[11], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[11]\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[11], uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_iw[11]~9\, u0|nios2_qsys_0|F_iw[11]~9, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_iw[11]\, u0|nios2_qsys_0|D_iw[11], uartsw, 1
instance = comp, \u0|nios2_qsys_0|Equal101~2\, u0|nios2_qsys_0|Equal101~2, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Equal101~7\, u0|nios2_qsys_0|Equal101~7, uartsw, 1
instance = comp, \u0|nios2_qsys_0|hbreak_enabled~0\, u0|nios2_qsys_0|hbreak_enabled~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|hbreak_enabled\, u0|nios2_qsys_0|hbreak_enabled, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|ir_out[1], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1], uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder, uartsw, 1
instance = comp, \u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo\, u0|jtag_uart_0|nios_hps_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~1, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~feeder, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~feeder, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal8~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal8~0, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~4, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0], uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[21]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[21]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[21]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_break|break_readreg[21], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~13\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr~13, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[22]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck|sr[22], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]~feeder\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper|the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22], uartsw, 1
instance = comp, \u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_debug|resetrequest\, u0|nios2_qsys_0|the_nios_hps_system_nios2_qsys_0_nios2_oci|the_nios_hps_system_nios2_qsys_0_nios2_oci_debug|resetrequest, uartsw, 1
instance = comp, \u0|rst_controller|rst_controller|merged_reset~0\, u0|rst_controller|rst_controller|merged_reset~0, uartsw, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], uartsw, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\, u0|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, uartsw, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], uartsw, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, u0|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, uartsw, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[0], uartsw, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[1]~feeder\, u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[1]~feeder, uartsw, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[1], uartsw, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[2]\, u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[2], uartsw, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|r_sync_rst_chain[3]\, u0|rst_controller_001|rst_controller_001|r_sync_rst_chain[3], uartsw, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|r_sync_rst_chain~1\, u0|rst_controller_001|rst_controller_001|r_sync_rst_chain~1, uartsw, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|r_sync_rst_chain[2]\, u0|rst_controller_001|rst_controller_001|r_sync_rst_chain[2], uartsw, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|r_sync_rst_chain~0\, u0|rst_controller_001|rst_controller_001|r_sync_rst_chain~0, uartsw, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|r_sync_rst_chain[1]\, u0|rst_controller_001|rst_controller_001|r_sync_rst_chain[1], uartsw, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[3]\, u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[3], uartsw, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[4]~0\, u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[4]~0, uartsw, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[4]\, u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[4], uartsw, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|WideOr0~0\, u0|rst_controller_001|rst_controller_001|WideOr0~0, uartsw, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|r_sync_rst\, u0|rst_controller_001|rst_controller_001|r_sync_rst, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0\, u0|mm_interconnect_0|cmd_demux_001|src1_valid~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0\, u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|update_grant~0\, u0|mm_interconnect_0|cmd_mux_004|update_grant~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|packet_in_progress~0\, u0|mm_interconnect_0|cmd_mux_004|packet_in_progress~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|packet_in_progress\, u0|mm_interconnect_0|cmd_mux_004|packet_in_progress, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1\, u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1]\, u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~2\, u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]\, u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|grant[1]~2\, u0|mm_interconnect_0|cmd_mux_004|arb|grant[1]~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|saved_grant[1]\, u0|mm_interconnect_0|cmd_mux_004|saved_grant[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][67]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][67]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][67]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][67]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][67]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][67]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][67]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][67]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][67]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][67]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][67]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][67]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][67]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][67], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~10\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~10, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][67]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][67]~feeder, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][67]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][67], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][67]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][67], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][67]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][67], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][67]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][67], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][67]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][67], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][67]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][67], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][67]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][67], uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_004|src1_valid~0\, u0|mm_interconnect_0|rsp_demux_004|src1_valid~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_iw[14]~11\, u0|nios2_qsys_0|F_iw[14]~11, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_iw[14]\, u0|nios2_qsys_0|D_iw[14], uartsw, 1
instance = comp, \u0|nios2_qsys_0|Equal101~4\, u0|nios2_qsys_0|Equal101~4, uartsw, 1
instance = comp, \u0|nios2_qsys_0|Equal101~8\, u0|nios2_qsys_0|Equal101~8, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0\, u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~1\, u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~1, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~2\, u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~2, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_status_reg_pie\, u0|nios2_qsys_0|W_status_reg_pie, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_ipending_reg[4]\, u0|nios2_qsys_0|W_ipending_reg[4], uartsw, 1
instance = comp, \u0|nios2_qsys_0|intr_req~0\, u0|nios2_qsys_0|intr_req~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_iw[21]~0\, u0|nios2_qsys_0|D_iw[21]~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_iw[13]~6\, u0|nios2_qsys_0|F_iw[13]~6, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_iw[13]\, u0|nios2_qsys_0|D_iw[13], uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_ctrl_shift_logical~0\, u0|nios2_qsys_0|D_ctrl_shift_logical~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_ctrl_shift_rot\, u0|nios2_qsys_0|R_ctrl_shift_rot, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_alu_result[27]~10\, u0|nios2_qsys_0|E_alu_result[27]~10, uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_alu_result[27]\, u0|nios2_qsys_0|W_alu_result[27], uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_alu_result[22]\, u0|nios2_qsys_0|W_alu_result[22], uartsw, 1
instance = comp, \u0|nios2_qsys_0|W_alu_result[26]\, u0|nios2_qsys_0|W_alu_result[26], uartsw, 1
instance = comp, \u0|mm_interconnect_0|router|Equal1~1\, u0|mm_interconnect_0|router|Equal1~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|router|Equal15~1\, u0|mm_interconnect_0|router|Equal15~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|take_in_data~0\, u0|mm_interconnect_0|crosser|clock_xer|take_in_data~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~6\, u0|mm_interconnect_0|cmd_demux|WideOr0~6, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~5\, u0|mm_interconnect_0|cmd_demux|WideOr0~5, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~7\, u0|mm_interconnect_0|cmd_demux|WideOr0~7, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|take_in_data~0\, u0|mm_interconnect_0|crosser_003|clock_xer|take_in_data~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|take_in_data~0\, u0|mm_interconnect_0|crosser_006|clock_xer|take_in_data~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~8\, u0|mm_interconnect_0|cmd_demux|WideOr0~8, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~0\, u0|mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted\, u0|mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_data_master_agent|cp_valid~0\, u0|mm_interconnect_0|nios2_qsys_0_data_master_agent|cp_valid~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_valid~0\, u0|mm_interconnect_0|cmd_mux_003|src_valid~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|WideOr1\, u0|mm_interconnect_0|cmd_mux_003|WideOr1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[0]~2\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[0]~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~1\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][67]\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][67], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~2\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][67]\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][67], uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][85]~DUPLICATE\, u0|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][85]~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0\, u0|mm_interconnect_0|rsp_demux_003|src1_valid~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|F_valid~0\, u0|nios2_qsys_0|F_valid~0, uartsw, 1
instance = comp, \u0|nios2_qsys_0|D_valid\, u0|nios2_qsys_0|D_valid, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_valid~feeder\, u0|nios2_qsys_0|R_valid~feeder, uartsw, 1
instance = comp, \u0|nios2_qsys_0|R_valid\, u0|nios2_qsys_0|R_valid, uartsw, 1
instance = comp, \u0|nios2_qsys_0|E_new_inst\, u0|nios2_qsys_0|E_new_inst, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_read_nxt\, u0|nios2_qsys_0|d_read_nxt, uartsw, 1
instance = comp, \u0|nios2_qsys_0|d_read\, u0|nios2_qsys_0|d_read, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~0\, u0|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~DUPLICATE\, u0|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[4]~1\, u0|mm_interconnect_0|router|src_channel[4]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|grant[0]~0\, u0|mm_interconnect_0|cmd_mux_004|arb|grant[0]~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|grant[0]~1\, u0|mm_interconnect_0|cmd_mux_004|arb|grant[0]~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|saved_grant[0]\, u0|mm_interconnect_0|cmd_mux_004|saved_grant[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~2\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~2, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entries[0]~1\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entries[0]~1, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entries[0]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entries[0], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|Equal1~0\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|Equal1~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_data[14]~0\, u0|sdram_controller_0|m_data[14]~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|WideOr17~0\, u0|sdram_controller_0|WideOr17~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~0\, u0|mm_interconnect_0|cmd_mux_004|src_payload~0, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[0]~25\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[0]~25, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[0]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[0], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[0]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[0], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[0]~28\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[0]~28, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_data[0]~_Duplicate_1\, u0|sdram_controller_0|m_data[0]~_Duplicate_1, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_data[0]\, u0|sdram_controller_0|active_data[0], uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector116~0\, u0|sdram_controller_0|Selector116~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_data[0]\, u0|sdram_controller_0|m_data[0], uartsw, 1
instance = comp, \u0|sdram_controller_0|oe\, u0|sdram_controller_0|oe, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~1\, u0|mm_interconnect_0|cmd_mux_004|src_payload~1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[1]~26\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[1]~26, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[1]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[1], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[1]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[1], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[1]~29\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[1]~29, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_data[1]~_Duplicate_1\, u0|sdram_controller_0|m_data[1]~_Duplicate_1, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_data[1]\, u0|sdram_controller_0|active_data[1], uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector115~0\, u0|sdram_controller_0|Selector115~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_data[1]\, u0|sdram_controller_0|m_data[1], uartsw, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_1\, u0|sdram_controller_0|oe~_Duplicate_1, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~2\, u0|mm_interconnect_0|cmd_mux_004|src_payload~2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[2]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[2]~27\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[2]~27, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[2]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[2], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[2]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[2], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[2]~30\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[2]~30, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_data[2]\, u0|sdram_controller_0|active_data[2], uartsw, 1
instance = comp, \u0|sdram_controller_0|m_data[2]~_Duplicate_1\, u0|sdram_controller_0|m_data[2]~_Duplicate_1, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector114~0\, u0|sdram_controller_0|Selector114~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_data[2]\, u0|sdram_controller_0|m_data[2], uartsw, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_2\, u0|sdram_controller_0|oe~_Duplicate_2, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~3\, u0|mm_interconnect_0|cmd_mux_004|src_payload~3, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[3]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[3]~28\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[3]~28, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[3]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[3], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[3]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[3], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[3]~31\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[3]~31, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_data[3]\, u0|sdram_controller_0|active_data[3], uartsw, 1
instance = comp, \u0|sdram_controller_0|m_data[3]~_Duplicate_1\, u0|sdram_controller_0|m_data[3]~_Duplicate_1, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector113~0\, u0|sdram_controller_0|Selector113~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_data[3]\, u0|sdram_controller_0|m_data[3], uartsw, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_3\, u0|sdram_controller_0|oe~_Duplicate_3, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~4\, u0|mm_interconnect_0|cmd_mux_004|src_payload~4, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[4]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[4]~29\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[4]~29, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[4]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[4], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[4]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[4], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[4]~32\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[4]~32, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_data[4]\, u0|sdram_controller_0|active_data[4], uartsw, 1
instance = comp, \u0|sdram_controller_0|m_data[4]~_Duplicate_1\, u0|sdram_controller_0|m_data[4]~_Duplicate_1, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector112~0\, u0|sdram_controller_0|Selector112~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_data[4]\, u0|sdram_controller_0|m_data[4], uartsw, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_4\, u0|sdram_controller_0|oe~_Duplicate_4, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~5\, u0|mm_interconnect_0|cmd_mux_004|src_payload~5, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[5]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[5]~30\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[5]~30, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[5]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[5], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[5]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[5], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[5]~33\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[5]~33, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_data[5]~_Duplicate_1\, u0|sdram_controller_0|m_data[5]~_Duplicate_1, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_data[5]\, u0|sdram_controller_0|active_data[5], uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector111~0\, u0|sdram_controller_0|Selector111~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_data[5]\, u0|sdram_controller_0|m_data[5], uartsw, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_5\, u0|sdram_controller_0|oe~_Duplicate_5, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~6\, u0|mm_interconnect_0|cmd_mux_004|src_payload~6, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[6]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[6]~31\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[6]~31, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[6]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[6], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[6]~feeder\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[6]~feeder, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[6]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[6], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[6]~34\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[6]~34, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_data[6]\, u0|sdram_controller_0|active_data[6], uartsw, 1
instance = comp, \u0|sdram_controller_0|m_data[6]~_Duplicate_1\, u0|sdram_controller_0|m_data[6]~_Duplicate_1, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector110~0\, u0|sdram_controller_0|Selector110~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_data[6]\, u0|sdram_controller_0|m_data[6], uartsw, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_6\, u0|sdram_controller_0|oe~_Duplicate_6, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~7\, u0|mm_interconnect_0|cmd_mux_004|src_payload~7, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[7]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[7]~32\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[7]~32, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[7]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[7], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[7]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[7], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[7]~35\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[7]~35, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_data[7]\, u0|sdram_controller_0|active_data[7], uartsw, 1
instance = comp, \u0|sdram_controller_0|m_data[7]~_Duplicate_1\, u0|sdram_controller_0|m_data[7]~_Duplicate_1, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector109~0\, u0|sdram_controller_0|Selector109~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_data[7]\, u0|sdram_controller_0|m_data[7], uartsw, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_7\, u0|sdram_controller_0|oe~_Duplicate_7, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~8\, u0|mm_interconnect_0|cmd_mux_004|src_payload~8, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[8]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[8]~33\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[8]~33, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[8]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[8], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[8]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[8], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[8]~36\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[8]~36, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_data[8]\, u0|sdram_controller_0|active_data[8], uartsw, 1
instance = comp, \u0|sdram_controller_0|m_data[8]~_Duplicate_1\, u0|sdram_controller_0|m_data[8]~_Duplicate_1, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector108~0\, u0|sdram_controller_0|Selector108~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_data[8]\, u0|sdram_controller_0|m_data[8], uartsw, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_8\, u0|sdram_controller_0|oe~_Duplicate_8, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~9\, u0|mm_interconnect_0|cmd_mux_004|src_payload~9, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[9]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[9]~34\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[9]~34, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[9]~feeder\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[9]~feeder, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[9]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[9], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[9]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[9], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[9]~37\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[9]~37, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_data[9]\, u0|sdram_controller_0|active_data[9], uartsw, 1
instance = comp, \u0|sdram_controller_0|m_data[9]~_Duplicate_1\, u0|sdram_controller_0|m_data[9]~_Duplicate_1, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector107~0\, u0|sdram_controller_0|Selector107~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_data[9]\, u0|sdram_controller_0|m_data[9], uartsw, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_9\, u0|sdram_controller_0|oe~_Duplicate_9, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~10\, u0|mm_interconnect_0|cmd_mux_004|src_payload~10, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[10]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[10]~35\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[10]~35, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[10]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[10], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[10]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[10], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[10]~38\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[10]~38, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_data[10]\, u0|sdram_controller_0|active_data[10], uartsw, 1
instance = comp, \u0|sdram_controller_0|m_data[10]~_Duplicate_1\, u0|sdram_controller_0|m_data[10]~_Duplicate_1, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector106~0\, u0|sdram_controller_0|Selector106~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_data[10]\, u0|sdram_controller_0|m_data[10], uartsw, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_10\, u0|sdram_controller_0|oe~_Duplicate_10, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~11\, u0|mm_interconnect_0|cmd_mux_004|src_payload~11, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[11]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[11], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[11]~36\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[11]~36, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[11]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[11], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[11]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[11], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[11]~39\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[11]~39, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_data[11]\, u0|sdram_controller_0|active_data[11], uartsw, 1
instance = comp, \u0|sdram_controller_0|m_data[11]~_Duplicate_1\, u0|sdram_controller_0|m_data[11]~_Duplicate_1, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector105~0\, u0|sdram_controller_0|Selector105~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_data[11]\, u0|sdram_controller_0|m_data[11], uartsw, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_11\, u0|sdram_controller_0|oe~_Duplicate_11, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~12\, u0|mm_interconnect_0|cmd_mux_004|src_payload~12, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[12]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[12], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[12]~37\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[12]~37, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[12]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[12], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[12]~feeder\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[12]~feeder, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[12]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[12], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[12]~40\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[12]~40, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_data[12]~_Duplicate_1\, u0|sdram_controller_0|m_data[12]~_Duplicate_1, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_data[12]\, u0|sdram_controller_0|active_data[12], uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector104~0\, u0|sdram_controller_0|Selector104~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_data[12]\, u0|sdram_controller_0|m_data[12], uartsw, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_12\, u0|sdram_controller_0|oe~_Duplicate_12, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~13\, u0|mm_interconnect_0|cmd_mux_004|src_payload~13, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[13]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[13], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[13]~38\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[13]~38, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[13]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[13], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[13]~feeder\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[13]~feeder, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[13]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[13], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[13]~41\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[13]~41, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_data[13]~_Duplicate_1\, u0|sdram_controller_0|m_data[13]~_Duplicate_1, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_data[13]\, u0|sdram_controller_0|active_data[13], uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector103~0\, u0|sdram_controller_0|Selector103~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_data[13]\, u0|sdram_controller_0|m_data[13], uartsw, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_13\, u0|sdram_controller_0|oe~_Duplicate_13, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~14\, u0|mm_interconnect_0|cmd_mux_004|src_payload~14, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[14]~39\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[14]~39, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[14]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[14], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[14]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[14], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[14]~42\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[14]~42, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_data[14]\, u0|sdram_controller_0|active_data[14], uartsw, 1
instance = comp, \u0|sdram_controller_0|m_data[14]~_Duplicate_1\, u0|sdram_controller_0|m_data[14]~_Duplicate_1, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector102~0\, u0|sdram_controller_0|Selector102~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_data[14]\, u0|sdram_controller_0|m_data[14], uartsw, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_14\, u0|sdram_controller_0|oe~_Duplicate_14, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~15\, u0|mm_interconnect_0|cmd_mux_004|src_payload~15, uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[15]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[15], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[15]~40\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[15]~40, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[15]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[15], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[15]~feeder\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[15]~feeder, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[15]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[15], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[15]~43\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[15]~43, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_data[15]\, u0|sdram_controller_0|active_data[15], uartsw, 1
instance = comp, \u0|sdram_controller_0|m_data[15]~_Duplicate_1\, u0|sdram_controller_0|m_data[15]~_Duplicate_1, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector101~0\, u0|sdram_controller_0|Selector101~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_data[15]\, u0|sdram_controller_0|m_data[15], uartsw, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_15\, u0|sdram_controller_0|oe~_Duplicate_15, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|pre_txd~0\, u0|uart_0|the_nios_hps_system_uart_0_tx|pre_txd~0, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|pre_txd\, u0|uart_0|the_nios_hps_system_uart_0_tx|pre_txd, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|txd~0\, u0|uart_0|the_nios_hps_system_uart_0_tx|txd~0, uartsw, 1
instance = comp, \u0|uart_0|the_nios_hps_system_uart_0_tx|txd\, u0|uart_0|the_nios_hps_system_uart_0_tx|txd, uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[3]~DUPLICATE\, u0|nios_header_conn|data_out[3]~DUPLICATE, uartsw, 1
instance = comp, \u0|nios_header_conn|data_out[10]~DUPLICATE\, u0|nios_header_conn|data_out[10]~DUPLICATE, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll\, u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m\, u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst\, u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, uartsw, 1
instance = comp, \HPS_DDR3_RZQ~input\, HPS_DDR3_RZQ~input, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0\, u0|hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0, uartsw, 1
instance = comp, \HPS_DDR3_DM[2]~_s2p_logic_blk\, HPS_DDR3_DM[2]~_s2p_logic_blk, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, uartsw, 1
instance = comp, \HPS_DDR3_DM[0]~_s2p_logic_blk\, HPS_DDR3_DM[0]~_s2p_logic_blk, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0], uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~input\, u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~input, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~input\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~input, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~input\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~input, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~input\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~input, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~input\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~input, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|sdio_inst\, u0|hps_0|hps_io|border|sdio_inst, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[18]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[18], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[18]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[18], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[18]~2\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[18]~2, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_addr[0]\, u0|sdram_controller_0|active_addr[0], uartsw, 1
instance = comp, \u0|sdram_controller_0|i_state.111~DUPLICATE\, u0|sdram_controller_0|i_state.111~DUPLICATE, uartsw, 1
instance = comp, \u0|sdram_controller_0|i_addr[12]\, u0|sdram_controller_0|i_addr[12], uartsw, 1
instance = comp, \u0|sdram_controller_0|m_addr[2]~0\, u0|sdram_controller_0|m_addr[2]~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector98~0\, u0|sdram_controller_0|Selector98~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_addr[2]~2\, u0|sdram_controller_0|m_addr[2]~2, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_addr[0]\, u0|sdram_controller_0|m_addr[0], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[38]\, u0|mm_interconnect_0|cmd_mux_004|src_data[38], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[2]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[2], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[20]~16\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[20]~16, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[19]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[19], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[19]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[19], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[19]~3\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[19]~3, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_addr[1]\, u0|sdram_controller_0|active_addr[1], uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector97~0\, u0|sdram_controller_0|Selector97~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_addr[1]\, u0|sdram_controller_0|m_addr[1], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[39]\, u0|mm_interconnect_0|cmd_mux_004|src_data[39], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[3]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[21]~17\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[21]~17, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[20]~feeder\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[20]~feeder, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[20]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[20], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[20]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[20], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[20]~4\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[20]~4, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_addr[2]\, u0|sdram_controller_0|active_addr[2], uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector96~0\, u0|sdram_controller_0|Selector96~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_addr[2]\, u0|sdram_controller_0|m_addr[2], uartsw, 1
instance = comp, \u0|sdram_controller_0|active_addr[14]~DUPLICATE\, u0|sdram_controller_0|active_addr[14]~DUPLICATE, uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[40]\, u0|mm_interconnect_0|cmd_mux_004|src_data[40], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[4]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[22]~18\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[22]~18, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[21]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[21], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[21]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[21], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[21]~5\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[21]~5, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_addr[3]\, u0|sdram_controller_0|active_addr[3], uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector95~0\, u0|sdram_controller_0|Selector95~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_addr[3]\, u0|sdram_controller_0|m_addr[3], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[41]\, u0|mm_interconnect_0|cmd_mux_004|src_data[41], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[5]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[23]~19\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[23]~19, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[22]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[22], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[22]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[22], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[22]~6\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[22]~6, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_addr[4]\, u0|sdram_controller_0|active_addr[4], uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector94~0\, u0|sdram_controller_0|Selector94~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector94~1\, u0|sdram_controller_0|Selector94~1, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_addr[4]\, u0|sdram_controller_0|m_addr[4], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[42]\, u0|mm_interconnect_0|cmd_mux_004|src_data[42], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[6]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[24]~20\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[24]~20, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[23]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[23], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[23]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[23], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[23]~7\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[23]~7, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_addr[5]\, u0|sdram_controller_0|active_addr[5], uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector93~0\, u0|sdram_controller_0|Selector93~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_addr[5]\, u0|sdram_controller_0|m_addr[5], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[43]\, u0|mm_interconnect_0|cmd_mux_004|src_data[43], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[7]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[25]~21\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[25]~21, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[24]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[24], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[24]~feeder\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[24]~feeder, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[24]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[24], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[24]~8\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[24]~8, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_addr[6]\, u0|sdram_controller_0|active_addr[6], uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector92~0\, u0|sdram_controller_0|Selector92~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_addr[6]\, u0|sdram_controller_0|m_addr[6], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[44]\, u0|mm_interconnect_0|cmd_mux_004|src_data[44], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[8]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[26]~22\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[26]~22, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[25]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[25], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[25]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[25], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[25]~9\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[25]~9, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_addr[7]\, u0|sdram_controller_0|active_addr[7], uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector91~0\, u0|sdram_controller_0|Selector91~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_addr[7]\, u0|sdram_controller_0|m_addr[7], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[45]\, u0|mm_interconnect_0|cmd_mux_004|src_data[45], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[9]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[9], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[27]~23\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[27]~23, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[26]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[26], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[26]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[26], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[26]~10\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[26]~10, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_addr[8]\, u0|sdram_controller_0|active_addr[8], uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector90~0\, u0|sdram_controller_0|Selector90~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_addr[8]\, u0|sdram_controller_0|m_addr[8], uartsw, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[46]\, u0|mm_interconnect_0|cmd_mux_004|src_data[46], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[10]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[10], uartsw, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[28]~24\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[28]~24, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[27]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[27], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[27]~feeder\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[27]~feeder, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[27]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[27], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[27]~11\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[27]~11, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_addr[9]\, u0|sdram_controller_0|active_addr[9], uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector89~0\, u0|sdram_controller_0|Selector89~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_addr[9]\, u0|sdram_controller_0|m_addr[9], uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector88~0\, u0|sdram_controller_0|Selector88~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_addr[10]\, u0|sdram_controller_0|m_addr[10], uartsw, 1
instance = comp, \u0|sdram_controller_0|active_addr[22]~DUPLICATE\, u0|sdram_controller_0|active_addr[22]~DUPLICATE, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector87~0\, u0|sdram_controller_0|Selector87~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_addr[11]\, u0|sdram_controller_0|m_addr[11], uartsw, 1
instance = comp, \u0|sdram_controller_0|active_addr[23]~DUPLICATE\, u0|sdram_controller_0|active_addr[23]~DUPLICATE, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector86~0\, u0|sdram_controller_0|Selector86~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_addr[12]\, u0|sdram_controller_0|m_addr[12], uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector100~0\, u0|sdram_controller_0|Selector100~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|WideOr16~0\, u0|sdram_controller_0|WideOr16~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_bank[0]\, u0|sdram_controller_0|m_bank[0], uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector99~0\, u0|sdram_controller_0|Selector99~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_bank[1]\, u0|sdram_controller_0|m_bank[1], uartsw, 1
instance = comp, \u0|sdram_controller_0|m_cmd[1]\, u0|sdram_controller_0|m_cmd[1], uartsw, 1
instance = comp, \u0|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER\, u0|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER, uartsw, 1
instance = comp, \u0|pll_0|altera_pll_i|outclk_wire[2]~CLKENA0\, u0|pll_0|altera_pll_i|outclk_wire[2]~CLKENA0, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector19~0\, u0|sdram_controller_0|Selector19~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector0~0\, u0|sdram_controller_0|Selector0~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|i_cmd[3]\, u0|sdram_controller_0|i_cmd[3], uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector19~2\, u0|sdram_controller_0|Selector19~2, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_cmd[3]\, u0|sdram_controller_0|m_cmd[3], uartsw, 1
instance = comp, \u0|sdram_controller_0|comb~0\, u0|sdram_controller_0|comb~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|comb~1\, u0|sdram_controller_0|comb~1, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[16]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[16], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[16]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[16], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[16]~14\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[16]~14, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_dqm[0]\, u0|sdram_controller_0|active_dqm[0], uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector118~0\, u0|sdram_controller_0|Selector118~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_dqm[0]\, u0|sdram_controller_0|m_dqm[0], uartsw, 1
instance = comp, \u0|sdram_controller_0|m_cmd[2]\, u0|sdram_controller_0|m_cmd[2], uartsw, 1
instance = comp, \u0|sdram_controller_0|comb~2\, u0|sdram_controller_0|comb~2, uartsw, 1
instance = comp, \u0|sdram_controller_0|comb~3\, u0|sdram_controller_0|comb~3, uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[17]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_1[17], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[17]\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|entry_0[17], uartsw, 1
instance = comp, \u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[17]~15\, u0|sdram_controller_0|the_nios_hps_system_sdram_controller_0_input_efifo_module|rd_data[17]~15, uartsw, 1
instance = comp, \u0|sdram_controller_0|active_dqm[1]\, u0|sdram_controller_0|active_dqm[1], uartsw, 1
instance = comp, \u0|sdram_controller_0|Selector117~0\, u0|sdram_controller_0|Selector117~0, uartsw, 1
instance = comp, \u0|sdram_controller_0|m_dqm[1]\, u0|sdram_controller_0|m_dqm[1], uartsw, 1
instance = comp, \u0|sdram_controller_0|m_cmd[0]\, u0|sdram_controller_0|m_cmd[0], uartsw, 1
instance = comp, \hd0|Mux6~0\, hd0|Mux6~0, uartsw, 1
instance = comp, \hd0|Mux5~0\, hd0|Mux5~0, uartsw, 1
instance = comp, \hd0|Mux4~0\, hd0|Mux4~0, uartsw, 1
instance = comp, \hd0|Mux3~0\, hd0|Mux3~0, uartsw, 1
instance = comp, \hd0|Mux2~0\, hd0|Mux2~0, uartsw, 1
instance = comp, \hd0|Mux1~0\, hd0|Mux1~0, uartsw, 1
instance = comp, \hd0|Mux0~0\, hd0|Mux0~0, uartsw, 1
instance = comp, \hd1|Mux6~0\, hd1|Mux6~0, uartsw, 1
instance = comp, \hd1|Mux5~0\, hd1|Mux5~0, uartsw, 1
instance = comp, \hd1|Mux4~0\, hd1|Mux4~0, uartsw, 1
instance = comp, \hd1|Mux3~0\, hd1|Mux3~0, uartsw, 1
instance = comp, \hd1|Mux2~0\, hd1|Mux2~0, uartsw, 1
instance = comp, \hd1|Mux1~0\, hd1|Mux1~0, uartsw, 1
instance = comp, \hd1|Mux0~0\, hd1|Mux0~0, uartsw, 1
instance = comp, \u0|nios_7seg|data_out[10]\, u0|nios_7seg|data_out[10], uartsw, 1
instance = comp, \hd2|Mux6~0\, hd2|Mux6~0, uartsw, 1
instance = comp, \hd2|Mux5~0\, hd2|Mux5~0, uartsw, 1
instance = comp, \hd2|Mux4~0\, hd2|Mux4~0, uartsw, 1
instance = comp, \hd2|Mux3~0\, hd2|Mux3~0, uartsw, 1
instance = comp, \hd2|Mux2~0\, hd2|Mux2~0, uartsw, 1
instance = comp, \hd2|Mux1~0\, hd2|Mux1~0, uartsw, 1
instance = comp, \hd2|Mux0~0\, hd2|Mux0~0, uartsw, 1
instance = comp, \u0|nios_7seg|data_out[13]\, u0|nios_7seg|data_out[13], uartsw, 1
instance = comp, \hd3|Mux6~0\, hd3|Mux6~0, uartsw, 1
instance = comp, \hd3|Mux5~0\, hd3|Mux5~0, uartsw, 1
instance = comp, \hd3|Mux4~0\, hd3|Mux4~0, uartsw, 1
instance = comp, \hd3|Mux3~0\, hd3|Mux3~0, uartsw, 1
instance = comp, \hd3|Mux2~0\, hd3|Mux2~0, uartsw, 1
instance = comp, \hd3|Mux1~0\, hd3|Mux1~0, uartsw, 1
instance = comp, \hd3|Mux0~0\, hd3|Mux0~0, uartsw, 1
instance = comp, \hd4|Mux6~0\, hd4|Mux6~0, uartsw, 1
instance = comp, \hd4|Mux5~0\, hd4|Mux5~0, uartsw, 1
instance = comp, \hd4|Mux4~0\, hd4|Mux4~0, uartsw, 1
instance = comp, \hd4|Mux3~0\, hd4|Mux3~0, uartsw, 1
instance = comp, \hd4|Mux2~0\, hd4|Mux2~0, uartsw, 1
instance = comp, \hd4|Mux1~0\, hd4|Mux1~0, uartsw, 1
instance = comp, \hd4|Mux0~0\, hd4|Mux0~0, uartsw, 1
instance = comp, \hd5|Mux6~0\, hd5|Mux6~0, uartsw, 1
instance = comp, \hd5|Mux5~0\, hd5|Mux5~0, uartsw, 1
instance = comp, \hd5|Mux4~0\, hd5|Mux4~0, uartsw, 1
instance = comp, \hd5|Mux3~0\, hd5|Mux3~0, uartsw, 1
instance = comp, \hd5|Mux2~0\, hd5|Mux2~0, uartsw, 1
instance = comp, \hd5|Mux1~0\, hd5|Mux1~0, uartsw, 1
instance = comp, \hd5|Mux0~0\, hd5|Mux0~0, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi, uartsw, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out, uartsw, 1
instance = comp, \u0|hps_0|fpga_interfaces|clocks_resets\, u0|hps_0|fpga_interfaces|clocks_resets, uartsw, 1
instance = comp, \u0|hps_0|fpga_interfaces|debug_apb\, u0|hps_0|fpga_interfaces|debug_apb, uartsw, 1
instance = comp, \u0|hps_0|fpga_interfaces|tpiu\, u0|hps_0|fpga_interfaces|tpiu, uartsw, 1
instance = comp, \u0|hps_0|fpga_interfaces|boot_from_fpga\, u0|hps_0|fpga_interfaces|boot_from_fpga, uartsw, 1
instance = comp, \u0|hps_0|fpga_interfaces|fpga2hps\, u0|hps_0|fpga_interfaces|fpga2hps, uartsw, 1
instance = comp, \u0|hps_0|fpga_interfaces|hps2fpga_light_weight\, u0|hps_0|fpga_interfaces|hps2fpga_light_weight, uartsw, 1
instance = comp, \u0|hps_0|fpga_interfaces|hps2fpga\, u0|hps_0|fpga_interfaces|hps2fpga, uartsw, 1
instance = comp, \u0|hps_0|fpga_interfaces|f2sdram\, u0|hps_0|fpga_interfaces|f2sdram, uartsw, 1
instance = comp, \auto_hub|~GND\, auto_hub|~GND, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell, uartsw, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell, uartsw, 1
instance = comp, \GPIO_0[8]~input\, GPIO_0[8]~input, uartsw, 1
instance = comp, \GPIO_0[9]~input\, GPIO_0[9]~input, uartsw, 1
instance = comp, \GPIO_0[10]~input\, GPIO_0[10]~input, uartsw, 1
instance = comp, \GPIO_0[11]~input\, GPIO_0[11]~input, uartsw, 1
instance = comp, \GPIO_0[12]~input\, GPIO_0[12]~input, uartsw, 1
instance = comp, \GPIO_0[13]~input\, GPIO_0[13]~input, uartsw, 1
instance = comp, \GPIO_0[14]~input\, GPIO_0[14]~input, uartsw, 1
instance = comp, \GPIO_0[15]~input\, GPIO_0[15]~input, uartsw, 1
instance = comp, \GPIO_0[16]~input\, GPIO_0[16]~input, uartsw, 1
instance = comp, \GPIO_0[17]~input\, GPIO_0[17]~input, uartsw, 1
instance = comp, \GPIO_0[18]~input\, GPIO_0[18]~input, uartsw, 1
instance = comp, \GPIO_0[19]~input\, GPIO_0[19]~input, uartsw, 1
instance = comp, \GPIO_0[20]~input\, GPIO_0[20]~input, uartsw, 1
instance = comp, \GPIO_0[21]~input\, GPIO_0[21]~input, uartsw, 1
instance = comp, \GPIO_0[22]~input\, GPIO_0[22]~input, uartsw, 1
instance = comp, \GPIO_0[23]~input\, GPIO_0[23]~input, uartsw, 1
instance = comp, \GPIO_0[24]~input\, GPIO_0[24]~input, uartsw, 1
instance = comp, \GPIO_0[25]~input\, GPIO_0[25]~input, uartsw, 1
instance = comp, \GPIO_0[26]~input\, GPIO_0[26]~input, uartsw, 1
instance = comp, \GPIO_0[27]~input\, GPIO_0[27]~input, uartsw, 1
instance = comp, \GPIO_0[28]~input\, GPIO_0[28]~input, uartsw, 1
instance = comp, \GPIO_0[29]~input\, GPIO_0[29]~input, uartsw, 1
instance = comp, \GPIO_0[30]~input\, GPIO_0[30]~input, uartsw, 1
instance = comp, \GPIO_0[31]~input\, GPIO_0[31]~input, uartsw, 1
instance = comp, \GPIO_0[32]~input\, GPIO_0[32]~input, uartsw, 1
instance = comp, \GPIO_0[33]~input\, GPIO_0[33]~input, uartsw, 1
instance = comp, \GPIO_0[34]~input\, GPIO_0[34]~input, uartsw, 1
instance = comp, \GPIO_0[35]~input\, GPIO_0[35]~input, uartsw, 1
instance = comp, \GPIO_1[32]~input\, GPIO_1[32]~input, uartsw, 1
instance = comp, \GPIO_1[33]~input\, GPIO_1[33]~input, uartsw, 1
instance = comp, \GPIO_1[34]~input\, GPIO_1[34]~input, uartsw, 1
instance = comp, \GPIO_1[35]~input\, GPIO_1[35]~input, uartsw, 1
instance = comp, \GPIO_0[0]~input\, GPIO_0[0]~input, uartsw, 1
instance = comp, \GPIO_0[1]~input\, GPIO_0[1]~input, uartsw, 1
instance = comp, \GPIO_0[2]~input\, GPIO_0[2]~input, uartsw, 1
instance = comp, \GPIO_0[3]~input\, GPIO_0[3]~input, uartsw, 1
instance = comp, \GPIO_0[4]~input\, GPIO_0[4]~input, uartsw, 1
instance = comp, \GPIO_0[5]~input\, GPIO_0[5]~input, uartsw, 1
instance = comp, \GPIO_0[6]~input\, GPIO_0[6]~input, uartsw, 1
instance = comp, \GPIO_0[7]~input\, GPIO_0[7]~input, uartsw, 1
instance = comp, \GPIO_1[0]~input\, GPIO_1[0]~input, uartsw, 1
instance = comp, \GPIO_1[1]~input\, GPIO_1[1]~input, uartsw, 1
instance = comp, \GPIO_1[2]~input\, GPIO_1[2]~input, uartsw, 1
instance = comp, \GPIO_1[3]~input\, GPIO_1[3]~input, uartsw, 1
instance = comp, \GPIO_1[4]~input\, GPIO_1[4]~input, uartsw, 1
instance = comp, \GPIO_1[5]~input\, GPIO_1[5]~input, uartsw, 1
instance = comp, \GPIO_1[6]~input\, GPIO_1[6]~input, uartsw, 1
instance = comp, \GPIO_1[7]~input\, GPIO_1[7]~input, uartsw, 1
instance = comp, \GPIO_1[8]~input\, GPIO_1[8]~input, uartsw, 1
instance = comp, \GPIO_1[9]~input\, GPIO_1[9]~input, uartsw, 1
instance = comp, \GPIO_1[10]~input\, GPIO_1[10]~input, uartsw, 1
instance = comp, \GPIO_1[11]~input\, GPIO_1[11]~input, uartsw, 1
instance = comp, \GPIO_1[12]~input\, GPIO_1[12]~input, uartsw, 1
instance = comp, \GPIO_1[13]~input\, GPIO_1[13]~input, uartsw, 1
instance = comp, \GPIO_1[14]~input\, GPIO_1[14]~input, uartsw, 1
instance = comp, \GPIO_1[15]~input\, GPIO_1[15]~input, uartsw, 1
instance = comp, \GPIO_1[16]~input\, GPIO_1[16]~input, uartsw, 1
instance = comp, \GPIO_1[17]~input\, GPIO_1[17]~input, uartsw, 1
instance = comp, \GPIO_1[18]~input\, GPIO_1[18]~input, uartsw, 1
instance = comp, \GPIO_1[19]~input\, GPIO_1[19]~input, uartsw, 1
instance = comp, \GPIO_1[20]~input\, GPIO_1[20]~input, uartsw, 1
instance = comp, \GPIO_1[21]~input\, GPIO_1[21]~input, uartsw, 1
instance = comp, \GPIO_1[22]~input\, GPIO_1[22]~input, uartsw, 1
instance = comp, \GPIO_1[23]~input\, GPIO_1[23]~input, uartsw, 1
instance = comp, \GPIO_1[24]~input\, GPIO_1[24]~input, uartsw, 1
instance = comp, \GPIO_1[25]~input\, GPIO_1[25]~input, uartsw, 1
instance = comp, \GPIO_1[26]~input\, GPIO_1[26]~input, uartsw, 1
instance = comp, \GPIO_1[27]~input\, GPIO_1[27]~input, uartsw, 1
instance = comp, \GPIO_1[28]~input\, GPIO_1[28]~input, uartsw, 1
instance = comp, \GPIO_1[29]~input\, GPIO_1[29]~input, uartsw, 1
instance = comp, \GPIO_1[30]~input\, GPIO_1[30]~input, uartsw, 1
instance = comp, \GPIO_1[31]~input\, GPIO_1[31]~input, uartsw, 1
