// Simple up-counter, used by the cocotb (Verilog) examples.
module counter #(
    parameter WIDTH = 8
) (
    input  wire             clk,
    input  wire             rst,
    output reg  [WIDTH-1:0] count
);
  always @(posedge clk) begin
    if (rst) count <= {WIDTH{1'b0}};
    else count <= count + 1'b1;
  end
endmodule
