

================================================================
== Vitis HLS Report for 'mpd_data_processor_main'
================================================================
* Date:           Fri Jun 28 16:03:23 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        mpd_data_processor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku035-ffva1156-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  8.00 ns|  10.668 ns|     1.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      114|      114|  1.216 us|  1.216 us|   64|   64|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                |                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |            Instance            |        Module       |   min   |   max   |    min    |    max    | min | max |   Type   |
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_frame_decoder_fu_188        |frame_decoder        |        3|        3|  24.000 ns|  24.000 ns|    2|    2|  yes(flp)|
        |grp_avgHeaderDiv_fu_218         |avgHeaderDiv         |       88|       88|   0.704 us|   0.704 us|   64|   64|  yes(flp)|
        |grp_avgB_fu_232                 |avgB                 |        2|        2|  16.000 ns|  16.000 ns|    2|    2|  yes(flp)|
        |grp_avgBSamplesFifoProc_fu_260  |avgBSamplesFifoProc  |       17|       17|   0.136 us|   0.136 us|    7|    7|  yes(flp)|
        |grp_event_writer_fu_284         |event_writer         |        2|        2|  21.337 ns|  21.337 ns|    2|    2|  yes(flp)|
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 117
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 117, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 118 [4/4] (0.00ns)   --->   "%call_ln477 = call void @frame_decoder, i33 %s_evIn, i26 %m_offset, i2 %ps, i20 %avg_pre_header_sum, i8 %avg_pre_header_cnt, i5 %mpd_id, i1 %avg_pre_header_tag, i64 %s_avgAPreHeader, i4 %apv_id, i6 %adc_word_cnt, i13 %minmax_min, i13 %minmax_max, i13 %s_avgASamples" [../mpd_data_processor.cpp:477]   --->   Operation 118 'call' 'call_ln477' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 119 [3/4] (0.00ns)   --->   "%call_ln477 = call void @frame_decoder, i33 %s_evIn, i26 %m_offset, i2 %ps, i20 %avg_pre_header_sum, i8 %avg_pre_header_cnt, i5 %mpd_id, i1 %avg_pre_header_tag, i64 %s_avgAPreHeader, i4 %apv_id, i6 %adc_word_cnt, i13 %minmax_min, i13 %minmax_max, i13 %s_avgASamples" [../mpd_data_processor.cpp:477]   --->   Operation 119 'call' 'call_ln477' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 120 [2/4] (0.00ns)   --->   "%call_ln477 = call void @frame_decoder, i33 %s_evIn, i26 %m_offset, i2 %ps, i20 %avg_pre_header_sum, i8 %avg_pre_header_cnt, i5 %mpd_id, i1 %avg_pre_header_tag, i64 %s_avgAPreHeader, i4 %apv_id, i6 %adc_word_cnt, i13 %minmax_min, i13 %minmax_max, i13 %s_avgASamples" [../mpd_data_processor.cpp:477]   --->   Operation 120 'call' 'call_ln477' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 121 [1/4] (0.00ns)   --->   "%call_ln477 = call void @frame_decoder, i33 %s_evIn, i26 %m_offset, i2 %ps, i20 %avg_pre_header_sum, i8 %avg_pre_header_cnt, i5 %mpd_id, i1 %avg_pre_header_tag, i64 %s_avgAPreHeader, i4 %apv_id, i6 %adc_word_cnt, i13 %minmax_min, i13 %minmax_max, i13 %s_avgASamples" [../mpd_data_processor.cpp:477]   --->   Operation 121 'call' 'call_ln477' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 122 [89/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 122 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 123 [88/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 123 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 124 [87/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 124 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 125 [86/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 125 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 126 [85/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 126 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 127 [84/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 127 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 128 [83/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 128 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 129 [82/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 129 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 130 [81/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 130 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 131 [80/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 131 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 132 [79/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 132 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 133 [78/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 133 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 134 [77/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 134 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 135 [76/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 135 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 136 [75/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 136 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 137 [74/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 137 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 138 [73/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 138 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 139 [72/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 139 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 140 [71/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 140 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 141 [70/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 141 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 142 [69/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 142 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 143 [68/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 143 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 144 [67/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 144 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 145 [66/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 145 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 146 [65/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 146 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 147 [64/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 147 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 148 [63/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 148 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 149 [62/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 149 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 150 [61/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 150 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 151 [60/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 151 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 0.00>
ST_35 : Operation 152 [59/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 152 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 0.00>
ST_36 : Operation 153 [58/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 153 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 0.00>
ST_37 : Operation 154 [57/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 154 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 0.00>
ST_38 : Operation 155 [56/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 155 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 0.00>
ST_39 : Operation 156 [55/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 156 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 0.00>
ST_40 : Operation 157 [54/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 157 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 0.00>
ST_41 : Operation 158 [53/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 158 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 0.00>
ST_42 : Operation 159 [52/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 159 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 0.00>
ST_43 : Operation 160 [51/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 160 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 0.00>
ST_44 : Operation 161 [50/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 161 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 44> <Delay = 0.00>
ST_45 : Operation 162 [49/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 162 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 0.00>
ST_46 : Operation 163 [48/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 163 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 0.00>
ST_47 : Operation 164 [47/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 164 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 0.00>
ST_48 : Operation 165 [46/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 165 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 48> <Delay = 0.00>
ST_49 : Operation 166 [45/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 166 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 0.00>
ST_50 : Operation 167 [44/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 167 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 50> <Delay = 0.00>
ST_51 : Operation 168 [43/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 168 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 51> <Delay = 0.00>
ST_52 : Operation 169 [42/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 169 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 52> <Delay = 0.00>
ST_53 : Operation 170 [41/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 170 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 53> <Delay = 0.00>
ST_54 : Operation 171 [40/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 171 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 54> <Delay = 0.00>
ST_55 : Operation 172 [39/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 172 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 55> <Delay = 0.00>
ST_56 : Operation 173 [38/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 173 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 56> <Delay = 0.00>
ST_57 : Operation 174 [37/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 174 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 57> <Delay = 0.00>
ST_58 : Operation 175 [36/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 175 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 58> <Delay = 0.00>
ST_59 : Operation 176 [35/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 176 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 59> <Delay = 0.00>
ST_60 : Operation 177 [34/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 177 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 60> <Delay = 0.00>
ST_61 : Operation 178 [33/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 178 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 61> <Delay = 0.00>
ST_62 : Operation 179 [32/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 179 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 62> <Delay = 0.00>
ST_63 : Operation 180 [31/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 180 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 63> <Delay = 0.00>
ST_64 : Operation 181 [30/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 181 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 64> <Delay = 0.00>
ST_65 : Operation 182 [29/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 182 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 65> <Delay = 0.00>
ST_66 : Operation 183 [28/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 183 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 66> <Delay = 0.00>
ST_67 : Operation 184 [27/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 184 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 67> <Delay = 0.00>
ST_68 : Operation 185 [26/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 185 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 68> <Delay = 0.00>
ST_69 : Operation 186 [25/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 186 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 70 <SV = 69> <Delay = 0.00>
ST_70 : Operation 187 [24/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 187 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 71 <SV = 70> <Delay = 0.00>
ST_71 : Operation 188 [23/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 188 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 72 <SV = 71> <Delay = 0.00>
ST_72 : Operation 189 [22/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 189 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 72> <Delay = 0.00>
ST_73 : Operation 190 [21/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 190 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 73> <Delay = 0.00>
ST_74 : Operation 191 [20/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 191 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 74> <Delay = 0.00>
ST_75 : Operation 192 [19/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 192 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 75> <Delay = 0.00>
ST_76 : Operation 193 [18/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 193 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 76> <Delay = 0.00>
ST_77 : Operation 194 [17/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 194 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 78 <SV = 77> <Delay = 0.00>
ST_78 : Operation 195 [16/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 195 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 79 <SV = 78> <Delay = 0.00>
ST_79 : Operation 196 [15/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 196 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 80 <SV = 79> <Delay = 0.00>
ST_80 : Operation 197 [14/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 197 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 81 <SV = 80> <Delay = 0.00>
ST_81 : Operation 198 [13/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 198 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 82 <SV = 81> <Delay = 0.00>
ST_82 : Operation 199 [12/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 199 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 83 <SV = 82> <Delay = 0.00>
ST_83 : Operation 200 [11/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 200 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 84 <SV = 83> <Delay = 0.00>
ST_84 : Operation 201 [10/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 201 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 85 <SV = 84> <Delay = 0.00>
ST_85 : Operation 202 [9/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 202 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 86 <SV = 85> <Delay = 0.00>
ST_86 : Operation 203 [8/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 203 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 87 <SV = 86> <Delay = 0.00>
ST_87 : Operation 204 [7/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 204 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 88 <SV = 87> <Delay = 0.00>
ST_88 : Operation 205 [6/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 205 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 89 <SV = 88> <Delay = 0.00>
ST_89 : Operation 206 [5/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 206 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 90 <SV = 89> <Delay = 0.00>
ST_90 : Operation 207 [4/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 207 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 91 <SV = 90> <Delay = 0.00>
ST_91 : Operation 208 [3/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 208 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 92 <SV = 91> <Delay = 0.00>
ST_92 : Operation 209 [2/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 209 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 93 <SV = 92> <Delay = 0.00>
ST_93 : Operation 210 [1/89] (0.00ns)   --->   "%call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader" [../mpd_data_processor.cpp:479]   --->   Operation 210 'call' 'call_ln479' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 94 <SV = 93> <Delay = 0.00>
ST_94 : Operation 211 [3/3] (0.00ns)   --->   "%call_ln481 = call void @avgB, i13 %m_apvThrB, i3 %ps_2, i20 %avg_pre_header_sum_1, i8 %avg_pre_header_cnt_1, i32 %s_avgAHeader, i4 %apv_id_2, i64 %s_avgBPreHeader, i1 %avg_pre_header_tag_1, i8 %n, i13 %avg, i13 %s_avgASamples, i13 %s_avgBSamplesOut" [../mpd_data_processor.cpp:481]   --->   Operation 211 'call' 'call_ln481' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 95 <SV = 94> <Delay = 0.00>
ST_95 : Operation 212 [2/3] (0.00ns)   --->   "%call_ln481 = call void @avgB, i13 %m_apvThrB, i3 %ps_2, i20 %avg_pre_header_sum_1, i8 %avg_pre_header_cnt_1, i32 %s_avgAHeader, i4 %apv_id_2, i64 %s_avgBPreHeader, i1 %avg_pre_header_tag_1, i8 %n, i13 %avg, i13 %s_avgASamples, i13 %s_avgBSamplesOut" [../mpd_data_processor.cpp:481]   --->   Operation 212 'call' 'call_ln481' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 96 <SV = 95> <Delay = 0.00>
ST_96 : Operation 213 [1/3] (0.00ns)   --->   "%call_ln481 = call void @avgB, i13 %m_apvThrB, i3 %ps_2, i20 %avg_pre_header_sum_1, i8 %avg_pre_header_cnt_1, i32 %s_avgAHeader, i4 %apv_id_2, i64 %s_avgBPreHeader, i1 %avg_pre_header_tag_1, i8 %n, i13 %avg, i13 %s_avgASamples, i13 %s_avgBSamplesOut" [../mpd_data_processor.cpp:481]   --->   Operation 213 'call' 'call_ln481' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 97 <SV = 96> <Delay = 0.00>
ST_97 : Operation 214 [18/18] (0.00ns)   --->   "%call_ln483 = call void @avgBSamplesFifoProc, i13 %s_avgBSamplesOut, i4 %wr_idx, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples, i32 %s_avgBSamplesIn, i8 %wr_pos" [../mpd_data_processor.cpp:483]   --->   Operation 214 'call' 'call_ln483' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 98 <SV = 97> <Delay = 0.00>
ST_98 : Operation 215 [17/18] (0.00ns)   --->   "%call_ln483 = call void @avgBSamplesFifoProc, i13 %s_avgBSamplesOut, i4 %wr_idx, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples, i32 %s_avgBSamplesIn, i8 %wr_pos" [../mpd_data_processor.cpp:483]   --->   Operation 215 'call' 'call_ln483' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 99 <SV = 98> <Delay = 0.00>
ST_99 : Operation 216 [16/18] (0.00ns)   --->   "%call_ln483 = call void @avgBSamplesFifoProc, i13 %s_avgBSamplesOut, i4 %wr_idx, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples, i32 %s_avgBSamplesIn, i8 %wr_pos" [../mpd_data_processor.cpp:483]   --->   Operation 216 'call' 'call_ln483' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 100 <SV = 99> <Delay = 0.00>
ST_100 : Operation 217 [15/18] (0.00ns)   --->   "%call_ln483 = call void @avgBSamplesFifoProc, i13 %s_avgBSamplesOut, i4 %wr_idx, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples, i32 %s_avgBSamplesIn, i8 %wr_pos" [../mpd_data_processor.cpp:483]   --->   Operation 217 'call' 'call_ln483' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 101 <SV = 100> <Delay = 0.00>
ST_101 : Operation 218 [14/18] (0.00ns)   --->   "%call_ln483 = call void @avgBSamplesFifoProc, i13 %s_avgBSamplesOut, i4 %wr_idx, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples, i32 %s_avgBSamplesIn, i8 %wr_pos" [../mpd_data_processor.cpp:483]   --->   Operation 218 'call' 'call_ln483' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 102 <SV = 101> <Delay = 0.00>
ST_102 : Operation 219 [13/18] (0.00ns)   --->   "%call_ln483 = call void @avgBSamplesFifoProc, i13 %s_avgBSamplesOut, i4 %wr_idx, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples, i32 %s_avgBSamplesIn, i8 %wr_pos" [../mpd_data_processor.cpp:483]   --->   Operation 219 'call' 'call_ln483' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 103 <SV = 102> <Delay = 0.00>
ST_103 : Operation 220 [12/18] (0.00ns)   --->   "%call_ln483 = call void @avgBSamplesFifoProc, i13 %s_avgBSamplesOut, i4 %wr_idx, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples, i32 %s_avgBSamplesIn, i8 %wr_pos" [../mpd_data_processor.cpp:483]   --->   Operation 220 'call' 'call_ln483' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 104 <SV = 103> <Delay = 0.00>
ST_104 : Operation 221 [11/18] (0.00ns)   --->   "%call_ln483 = call void @avgBSamplesFifoProc, i13 %s_avgBSamplesOut, i4 %wr_idx, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples, i32 %s_avgBSamplesIn, i8 %wr_pos" [../mpd_data_processor.cpp:483]   --->   Operation 221 'call' 'call_ln483' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 105 <SV = 104> <Delay = 0.00>
ST_105 : Operation 222 [10/18] (0.00ns)   --->   "%call_ln483 = call void @avgBSamplesFifoProc, i13 %s_avgBSamplesOut, i4 %wr_idx, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples, i32 %s_avgBSamplesIn, i8 %wr_pos" [../mpd_data_processor.cpp:483]   --->   Operation 222 'call' 'call_ln483' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 106 <SV = 105> <Delay = 0.00>
ST_106 : Operation 223 [9/18] (0.00ns)   --->   "%call_ln483 = call void @avgBSamplesFifoProc, i13 %s_avgBSamplesOut, i4 %wr_idx, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples, i32 %s_avgBSamplesIn, i8 %wr_pos" [../mpd_data_processor.cpp:483]   --->   Operation 223 'call' 'call_ln483' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 107 <SV = 106> <Delay = 0.00>
ST_107 : Operation 224 [8/18] (0.00ns)   --->   "%call_ln483 = call void @avgBSamplesFifoProc, i13 %s_avgBSamplesOut, i4 %wr_idx, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples, i32 %s_avgBSamplesIn, i8 %wr_pos" [../mpd_data_processor.cpp:483]   --->   Operation 224 'call' 'call_ln483' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 108 <SV = 107> <Delay = 0.00>
ST_108 : Operation 225 [7/18] (0.00ns)   --->   "%call_ln483 = call void @avgBSamplesFifoProc, i13 %s_avgBSamplesOut, i4 %wr_idx, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples, i32 %s_avgBSamplesIn, i8 %wr_pos" [../mpd_data_processor.cpp:483]   --->   Operation 225 'call' 'call_ln483' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 109 <SV = 108> <Delay = 0.00>
ST_109 : Operation 226 [6/18] (0.00ns)   --->   "%call_ln483 = call void @avgBSamplesFifoProc, i13 %s_avgBSamplesOut, i4 %wr_idx, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples, i32 %s_avgBSamplesIn, i8 %wr_pos" [../mpd_data_processor.cpp:483]   --->   Operation 226 'call' 'call_ln483' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 110 <SV = 109> <Delay = 0.00>
ST_110 : Operation 227 [5/18] (0.00ns)   --->   "%call_ln483 = call void @avgBSamplesFifoProc, i13 %s_avgBSamplesOut, i4 %wr_idx, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples, i32 %s_avgBSamplesIn, i8 %wr_pos" [../mpd_data_processor.cpp:483]   --->   Operation 227 'call' 'call_ln483' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 111 <SV = 110> <Delay = 0.00>
ST_111 : Operation 228 [4/18] (0.00ns)   --->   "%call_ln483 = call void @avgBSamplesFifoProc, i13 %s_avgBSamplesOut, i4 %wr_idx, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples, i32 %s_avgBSamplesIn, i8 %wr_pos" [../mpd_data_processor.cpp:483]   --->   Operation 228 'call' 'call_ln483' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 112 <SV = 111> <Delay = 0.00>
ST_112 : Operation 229 [3/18] (0.00ns)   --->   "%call_ln483 = call void @avgBSamplesFifoProc, i13 %s_avgBSamplesOut, i4 %wr_idx, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples, i32 %s_avgBSamplesIn, i8 %wr_pos" [../mpd_data_processor.cpp:483]   --->   Operation 229 'call' 'call_ln483' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 113 <SV = 112> <Delay = 0.00>
ST_113 : Operation 230 [2/18] (0.00ns)   --->   "%call_ln483 = call void @avgBSamplesFifoProc, i13 %s_avgBSamplesOut, i4 %wr_idx, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples, i32 %s_avgBSamplesIn, i8 %wr_pos" [../mpd_data_processor.cpp:483]   --->   Operation 230 'call' 'call_ln483' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 114 <SV = 113> <Delay = 0.00>
ST_114 : Operation 231 [1/18] (0.00ns)   --->   "%call_ln483 = call void @avgBSamplesFifoProc, i13 %s_avgBSamplesOut, i4 %wr_idx, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples, i32 %s_avgBSamplesIn, i8 %wr_pos" [../mpd_data_processor.cpp:483]   --->   Operation 231 'call' 'call_ln483' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 115 <SV = 114> <Delay = 7.56>
ST_115 : Operation 232 [1/1] (0.00ns)   --->   "%fiber_read = read i5 @_ssdm_op_Read.ap_stable.i5, i5 %fiber" [../mpd_data_processor.cpp:460]   --->   Operation 232 'read' 'fiber_read' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 233 [1/1] (0.00ns)   --->   "%enable_cm_read = read i1 @_ssdm_op_Read.ap_stable.i1, i1 %enable_cm" [../mpd_data_processor.cpp:460]   --->   Operation 233 'read' 'enable_cm_read' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 234 [1/1] (0.00ns)   --->   "%build_all_samples_read = read i1 @_ssdm_op_Read.ap_stable.i1, i1 %build_all_samples" [../mpd_data_processor.cpp:460]   --->   Operation 234 'read' 'build_all_samples_read' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 235 [3/3] (7.56ns)   --->   "%call_ln485 = call void @event_writer, i33 %s_evOut, i1 %build_all_samples_read, i1 %enable_cm_read, i5 %fiber_read, i13 %m_apvThr, i3 %ps_1, i4 %apv_id_1, i7 %sample_n, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_4, i16 %sum, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_3, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_2, i32 %s_avgBHeader, i3 %cnt, i13 %avgB_1, i32 %s_avgBSamplesIn, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_1, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s" [../mpd_data_processor.cpp:485]   --->   Operation 235 'call' 'call_ln485' <Predicate = true> <Delay = 7.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 116 <SV = 115> <Delay = 0.00>
ST_116 : Operation 236 [2/3] (0.00ns)   --->   "%call_ln485 = call void @event_writer, i33 %s_evOut, i1 %build_all_samples_read, i1 %enable_cm_read, i5 %fiber_read, i13 %m_apvThr, i3 %ps_1, i4 %apv_id_1, i7 %sample_n, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_4, i16 %sum, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_3, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_2, i32 %s_avgBHeader, i3 %cnt, i13 %avgB_1, i32 %s_avgBSamplesIn, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_1, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s" [../mpd_data_processor.cpp:485]   --->   Operation 236 'call' 'call_ln485' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 117 <SV = 116> <Delay = 0.00>
ST_117 : Operation 237 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln7 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_2" [C:/Users/theen/OneDrive/Desktop/JLab24/Trigger/Evio/sbs-online-gem-evioprocessor/hls_project/mpd_data_processor/solution1/directives.tcl:7]   --->   Operation 237 'specdataflowpipeline' 'specdataflowpipeline_ln7' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 238 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @s_avgAHeader_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %s_avgAHeader, i32 %s_avgAHeader"   --->   Operation 238 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 239 [1/1] (0.00ns)   --->   "%empty_27 = specchannel i32 @_ssdm_op_SpecChannel, void @s_avgAPreHeader_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %s_avgAPreHeader, i64 %s_avgAPreHeader"   --->   Operation 239 'specchannel' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 240 [1/1] (0.00ns)   --->   "%empty_28 = specchannel i32 @_ssdm_op_SpecChannel, void @s_avgASamples_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i13 %s_avgASamples, i13 %s_avgASamples"   --->   Operation 240 'specchannel' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 241 [1/1] (0.00ns)   --->   "%empty_29 = specchannel i32 @_ssdm_op_SpecChannel, void @s_avgBHeader_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i32 %s_avgBHeader, i32 %s_avgBHeader"   --->   Operation 241 'specchannel' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 242 [1/1] (0.00ns)   --->   "%empty_30 = specchannel i32 @_ssdm_op_SpecChannel, void @s_avgBPreHeader_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %s_avgBPreHeader, i64 %s_avgBPreHeader"   --->   Operation 242 'specchannel' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 243 [1/1] (0.00ns)   --->   "%empty_31 = specchannel i32 @_ssdm_op_SpecChannel, void @s_avgBSamplesIn_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %s_avgBSamplesIn, i32 %s_avgBSamplesIn"   --->   Operation 243 'specchannel' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 244 [1/1] (0.00ns)   --->   "%empty_32 = specchannel i32 @_ssdm_op_SpecChannel, void @s_avgBSamplesOut_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i13 %s_avgBSamplesOut, i13 %s_avgBSamplesOut"   --->   Operation 244 'specchannel' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 245 [1/1] (0.00ns)   --->   "%spectopmodule_ln457 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0" [../mpd_data_processor.cpp:457]   --->   Operation 245 'spectopmodule' 'spectopmodule_ln457' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 246 [1/1] (0.00ns)   --->   "%specinterface_ln457 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0" [../mpd_data_processor.cpp:457]   --->   Operation 246 'specinterface' 'specinterface_ln457' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 247 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %s_evIn, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 247 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 248 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %s_evIn"   --->   Operation 248 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 249 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %s_evOut, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 249 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 250 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %s_evOut"   --->   Operation 250 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 251 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %build_all_samples"   --->   Operation 251 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 252 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %build_all_samples, void @empty_4, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 252 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 253 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %build_debug_headers"   --->   Operation 253 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 254 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %build_debug_headers, void @empty_4, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 254 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 255 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %enable_cm"   --->   Operation 255 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 256 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %enable_cm, void @empty_4, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 256 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 257 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %fiber"   --->   Operation 257 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 258 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %fiber, void @empty_4, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 258 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 259 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i26 %m_offset, void @empty, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 259 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 260 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i26 %m_offset"   --->   Operation 260 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 261 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %m_apvThr, void @empty, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 261 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 262 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i13 %m_apvThr"   --->   Operation 262 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 263 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %m_apvThrB, void @empty, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 263 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 264 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i13 %m_apvThrB"   --->   Operation 264 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 265 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_avgAPreHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 265 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 266 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgASamples, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 266 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 267 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_avgBPreHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 267 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 268 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgAHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 268 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 269 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 269 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 270 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgBSamplesOut, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 270 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 271 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 271 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 272 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 272 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 273 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 273 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 274 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 274 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 275 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 275 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 276 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 276 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 277 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBSamplesIn, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 277 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 278 [1/3] (0.00ns)   --->   "%call_ln485 = call void @event_writer, i33 %s_evOut, i1 %build_all_samples_read, i1 %enable_cm_read, i5 %fiber_read, i13 %m_apvThr, i3 %ps_1, i4 %apv_id_1, i7 %sample_n, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_4, i16 %sum, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_3, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_2, i32 %s_avgBHeader, i3 %cnt, i13 %avgB_1, i32 %s_avgBSamplesIn, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_1, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s" [../mpd_data_processor.cpp:485]   --->   Operation 278 'call' 'call_ln485' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_117 : Operation 279 [1/1] (0.00ns)   --->   "%ret_ln486 = ret" [../mpd_data_processor.cpp:486]   --->   Operation 279 'ret' 'ret_ln486' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ s_evIn]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s_evOut]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ build_all_samples]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ build_debug_headers]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ enable_cm]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ fiber]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ m_offset]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ m_apvThr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ m_apvThrB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ps]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ avg_pre_header_sum]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ avg_pre_header_cnt]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ mpd_id]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ avg_pre_header_tag]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ s_avgAPreHeader]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ apv_id]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ adc_word_cnt]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ minmax_min]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ minmax_max]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ s_avgASamples]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ last]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ s_avgBPreHeader]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ s_avgAHeader]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ s_avgBHeader]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ ps_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ avg_pre_header_sum_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ avg_pre_header_cnt_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ apv_id_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ avg_pre_header_tag_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ n]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ avg]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ s_avgBSamplesOut]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ wr_idx]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ s_avgBSamplesIn]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ wr_pos]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ ps_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ apv_id_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sample_n]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sum]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ cnt]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ avgB_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ln477               (call                ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln479               (call                ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln481               (call                ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln483               (call                ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
fiber_read               (read                ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010]
enable_cm_read           (read                ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010]
build_all_samples_read   (read                ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specdataflowpipeline_ln7 (specdataflowpipeline) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty                    (specchannel         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_27                 (specchannel         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_28                 (specchannel         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_29                 (specchannel         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_30                 (specchannel         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_31                 (specchannel         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_32                 (specchannel         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln457      (spectopmodule       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln457      (specinterface       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln485               (call                ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln486                (ret                 ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_evIn">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_evIn"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_evOut">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_evOut"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="build_all_samples">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="build_all_samples"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="build_debug_headers">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="build_debug_headers"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="enable_cm">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="enable_cm"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fiber">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fiber"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="m_offset">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_offset"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="m_apvThr">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_apvThr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="m_apvThrB">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_apvThrB"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ps">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="avg_pre_header_sum">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avg_pre_header_sum"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="avg_pre_header_cnt">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avg_pre_header_cnt"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="mpd_id">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mpd_id"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="avg_pre_header_tag">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avg_pre_header_tag"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="s_avgAPreHeader">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_avgAPreHeader"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="apv_id">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="apv_id"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="adc_word_cnt">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="adc_word_cnt"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="minmax_min">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="minmax_min"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="minmax_max">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="minmax_max"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="s_avgASamples">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_avgASamples"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="last">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="s_avgBPreHeader">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_avgBPreHeader"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="s_avgAHeader">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_avgAHeader"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="s_avgBHeader">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_avgBHeader"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="ps_2">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="avg_pre_header_sum_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avg_pre_header_sum_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="avg_pre_header_cnt_1">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avg_pre_header_cnt_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="apv_id_2">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="apv_id_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="avg_pre_header_tag_1">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avg_pre_header_tag_1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="n">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="avg">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avg"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="s_avgBSamplesOut">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_avgBSamplesOut"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="wr_idx">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_idx"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="s_avgBSamplesIn">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_avgBSamplesIn"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="wr_pos">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_pos"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="ps_1">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps_1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="apv_id_1">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="apv_id_1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="sample_n">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_n"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_4">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_4"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="sum">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_3">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_2">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="cnt">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnt"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="avgB_1">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avgB_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_1">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_1"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_decoder"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avgHeaderDiv"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avgB"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avgBSamplesFifoProc"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_stable.i5"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_stable.i1"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="event_writer"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_avgAHeader_str"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_avgAPreHeader_str"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_avgASamples_str"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_avgBHeader_str"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_avgBPreHeader_str"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_avgBSamplesIn_str"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_avgBSamplesOut_str"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="170" class="1004" name="fiber_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="5" slack="0"/>
<pin id="172" dir="0" index="1" bw="5" slack="0"/>
<pin id="173" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fiber_read/115 "/>
</bind>
</comp>

<comp id="176" class="1004" name="enable_cm_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="enable_cm_read/115 "/>
</bind>
</comp>

<comp id="182" class="1004" name="build_all_samples_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="build_all_samples_read/115 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_frame_decoder_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="33" slack="0"/>
<pin id="191" dir="0" index="2" bw="26" slack="0"/>
<pin id="192" dir="0" index="3" bw="2" slack="0"/>
<pin id="193" dir="0" index="4" bw="20" slack="0"/>
<pin id="194" dir="0" index="5" bw="8" slack="0"/>
<pin id="195" dir="0" index="6" bw="5" slack="0"/>
<pin id="196" dir="0" index="7" bw="1" slack="0"/>
<pin id="197" dir="0" index="8" bw="64" slack="0"/>
<pin id="198" dir="0" index="9" bw="4" slack="0"/>
<pin id="199" dir="0" index="10" bw="6" slack="0"/>
<pin id="200" dir="0" index="11" bw="13" slack="0"/>
<pin id="201" dir="0" index="12" bw="13" slack="0"/>
<pin id="202" dir="0" index="13" bw="13" slack="0"/>
<pin id="203" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln477/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_avgHeaderDiv_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="0" slack="0"/>
<pin id="220" dir="0" index="1" bw="64" slack="0"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="0" index="3" bw="64" slack="0"/>
<pin id="223" dir="0" index="4" bw="32" slack="0"/>
<pin id="224" dir="0" index="5" bw="32" slack="0"/>
<pin id="225" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln479/5 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_avgB_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="0" slack="0"/>
<pin id="234" dir="0" index="1" bw="13" slack="0"/>
<pin id="235" dir="0" index="2" bw="3" slack="0"/>
<pin id="236" dir="0" index="3" bw="20" slack="0"/>
<pin id="237" dir="0" index="4" bw="8" slack="0"/>
<pin id="238" dir="0" index="5" bw="32" slack="0"/>
<pin id="239" dir="0" index="6" bw="4" slack="0"/>
<pin id="240" dir="0" index="7" bw="64" slack="0"/>
<pin id="241" dir="0" index="8" bw="1" slack="0"/>
<pin id="242" dir="0" index="9" bw="8" slack="0"/>
<pin id="243" dir="0" index="10" bw="13" slack="0"/>
<pin id="244" dir="0" index="11" bw="13" slack="0"/>
<pin id="245" dir="0" index="12" bw="13" slack="0"/>
<pin id="246" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln481/94 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_avgBSamplesFifoProc_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="0" slack="0"/>
<pin id="262" dir="0" index="1" bw="13" slack="0"/>
<pin id="263" dir="0" index="2" bw="4" slack="0"/>
<pin id="264" dir="0" index="3" bw="13" slack="0"/>
<pin id="265" dir="0" index="4" bw="13" slack="0"/>
<pin id="266" dir="0" index="5" bw="13" slack="0"/>
<pin id="267" dir="0" index="6" bw="13" slack="0"/>
<pin id="268" dir="0" index="7" bw="13" slack="0"/>
<pin id="269" dir="0" index="8" bw="13" slack="0"/>
<pin id="270" dir="0" index="9" bw="32" slack="0"/>
<pin id="271" dir="0" index="10" bw="8" slack="0"/>
<pin id="272" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln483/97 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_event_writer_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="0" slack="0"/>
<pin id="286" dir="0" index="1" bw="33" slack="0"/>
<pin id="287" dir="0" index="2" bw="1" slack="0"/>
<pin id="288" dir="0" index="3" bw="1" slack="0"/>
<pin id="289" dir="0" index="4" bw="5" slack="0"/>
<pin id="290" dir="0" index="5" bw="13" slack="0"/>
<pin id="291" dir="0" index="6" bw="3" slack="0"/>
<pin id="292" dir="0" index="7" bw="4" slack="0"/>
<pin id="293" dir="0" index="8" bw="7" slack="0"/>
<pin id="294" dir="0" index="9" bw="13" slack="0"/>
<pin id="295" dir="0" index="10" bw="13" slack="0"/>
<pin id="296" dir="0" index="11" bw="16" slack="0"/>
<pin id="297" dir="0" index="12" bw="13" slack="0"/>
<pin id="298" dir="0" index="13" bw="13" slack="0"/>
<pin id="299" dir="0" index="14" bw="32" slack="0"/>
<pin id="300" dir="0" index="15" bw="3" slack="0"/>
<pin id="301" dir="0" index="16" bw="13" slack="0"/>
<pin id="302" dir="0" index="17" bw="32" slack="0"/>
<pin id="303" dir="0" index="18" bw="13" slack="0"/>
<pin id="304" dir="0" index="19" bw="13" slack="0"/>
<pin id="305" dir="1" index="20" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln485/115 "/>
</bind>
</comp>

<comp id="326" class="1005" name="fiber_read_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="5" slack="1"/>
<pin id="328" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="fiber_read "/>
</bind>
</comp>

<comp id="331" class="1005" name="enable_cm_read_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="1"/>
<pin id="333" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="enable_cm_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="174"><net_src comp="114" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="10" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="116" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="8" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="116" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="4" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="204"><net_src comp="106" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="205"><net_src comp="0" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="206"><net_src comp="12" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="207"><net_src comp="18" pin="0"/><net_sink comp="188" pin=3"/></net>

<net id="208"><net_src comp="20" pin="0"/><net_sink comp="188" pin=4"/></net>

<net id="209"><net_src comp="22" pin="0"/><net_sink comp="188" pin=5"/></net>

<net id="210"><net_src comp="24" pin="0"/><net_sink comp="188" pin=6"/></net>

<net id="211"><net_src comp="26" pin="0"/><net_sink comp="188" pin=7"/></net>

<net id="212"><net_src comp="28" pin="0"/><net_sink comp="188" pin=8"/></net>

<net id="213"><net_src comp="30" pin="0"/><net_sink comp="188" pin=9"/></net>

<net id="214"><net_src comp="32" pin="0"/><net_sink comp="188" pin=10"/></net>

<net id="215"><net_src comp="34" pin="0"/><net_sink comp="188" pin=11"/></net>

<net id="216"><net_src comp="36" pin="0"/><net_sink comp="188" pin=12"/></net>

<net id="217"><net_src comp="38" pin="0"/><net_sink comp="188" pin=13"/></net>

<net id="226"><net_src comp="108" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="28" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="40" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="229"><net_src comp="42" pin="0"/><net_sink comp="218" pin=3"/></net>

<net id="230"><net_src comp="44" pin="0"/><net_sink comp="218" pin=4"/></net>

<net id="231"><net_src comp="46" pin="0"/><net_sink comp="218" pin=5"/></net>

<net id="247"><net_src comp="110" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="248"><net_src comp="16" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="249"><net_src comp="48" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="250"><net_src comp="50" pin="0"/><net_sink comp="232" pin=3"/></net>

<net id="251"><net_src comp="52" pin="0"/><net_sink comp="232" pin=4"/></net>

<net id="252"><net_src comp="44" pin="0"/><net_sink comp="232" pin=5"/></net>

<net id="253"><net_src comp="54" pin="0"/><net_sink comp="232" pin=6"/></net>

<net id="254"><net_src comp="42" pin="0"/><net_sink comp="232" pin=7"/></net>

<net id="255"><net_src comp="56" pin="0"/><net_sink comp="232" pin=8"/></net>

<net id="256"><net_src comp="58" pin="0"/><net_sink comp="232" pin=9"/></net>

<net id="257"><net_src comp="60" pin="0"/><net_sink comp="232" pin=10"/></net>

<net id="258"><net_src comp="38" pin="0"/><net_sink comp="232" pin=11"/></net>

<net id="259"><net_src comp="62" pin="0"/><net_sink comp="232" pin=12"/></net>

<net id="273"><net_src comp="112" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="274"><net_src comp="62" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="275"><net_src comp="64" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="276"><net_src comp="66" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="277"><net_src comp="68" pin="0"/><net_sink comp="260" pin=4"/></net>

<net id="278"><net_src comp="70" pin="0"/><net_sink comp="260" pin=5"/></net>

<net id="279"><net_src comp="72" pin="0"/><net_sink comp="260" pin=6"/></net>

<net id="280"><net_src comp="74" pin="0"/><net_sink comp="260" pin=7"/></net>

<net id="281"><net_src comp="76" pin="0"/><net_sink comp="260" pin=8"/></net>

<net id="282"><net_src comp="78" pin="0"/><net_sink comp="260" pin=9"/></net>

<net id="283"><net_src comp="80" pin="0"/><net_sink comp="260" pin=10"/></net>

<net id="306"><net_src comp="118" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="307"><net_src comp="2" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="308"><net_src comp="182" pin="2"/><net_sink comp="284" pin=2"/></net>

<net id="309"><net_src comp="176" pin="2"/><net_sink comp="284" pin=3"/></net>

<net id="310"><net_src comp="170" pin="2"/><net_sink comp="284" pin=4"/></net>

<net id="311"><net_src comp="14" pin="0"/><net_sink comp="284" pin=5"/></net>

<net id="312"><net_src comp="82" pin="0"/><net_sink comp="284" pin=6"/></net>

<net id="313"><net_src comp="84" pin="0"/><net_sink comp="284" pin=7"/></net>

<net id="314"><net_src comp="86" pin="0"/><net_sink comp="284" pin=8"/></net>

<net id="315"><net_src comp="88" pin="0"/><net_sink comp="284" pin=9"/></net>

<net id="316"><net_src comp="90" pin="0"/><net_sink comp="284" pin=10"/></net>

<net id="317"><net_src comp="92" pin="0"/><net_sink comp="284" pin=11"/></net>

<net id="318"><net_src comp="94" pin="0"/><net_sink comp="284" pin=12"/></net>

<net id="319"><net_src comp="96" pin="0"/><net_sink comp="284" pin=13"/></net>

<net id="320"><net_src comp="46" pin="0"/><net_sink comp="284" pin=14"/></net>

<net id="321"><net_src comp="98" pin="0"/><net_sink comp="284" pin=15"/></net>

<net id="322"><net_src comp="100" pin="0"/><net_sink comp="284" pin=16"/></net>

<net id="323"><net_src comp="78" pin="0"/><net_sink comp="284" pin=17"/></net>

<net id="324"><net_src comp="102" pin="0"/><net_sink comp="284" pin=18"/></net>

<net id="325"><net_src comp="104" pin="0"/><net_sink comp="284" pin=19"/></net>

<net id="329"><net_src comp="170" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="284" pin=4"/></net>

<net id="334"><net_src comp="176" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="284" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_evOut | {116 117 }
	Port: ps | {2 }
	Port: avg_pre_header_sum | {4 }
	Port: avg_pre_header_cnt | {4 }
	Port: mpd_id | {2 }
	Port: avg_pre_header_tag | {2 }
	Port: s_avgAPreHeader | {3 }
	Port: apv_id | {2 }
	Port: adc_word_cnt | {2 }
	Port: minmax_min | {3 }
	Port: minmax_max | {3 }
	Port: s_avgASamples | {3 4 }
	Port: last | {68 }
	Port: s_avgBPreHeader | {96 }
	Port: s_avgAHeader | {93 }
	Port: s_avgBHeader | {93 }
	Port: ps_2 | {95 }
	Port: avg_pre_header_sum_1 | {96 }
	Port: avg_pre_header_cnt_1 | {96 }
	Port: apv_id_2 | {95 }
	Port: avg_pre_header_tag_1 | {95 }
	Port: n | {95 }
	Port: avg | {95 }
	Port: s_avgBSamplesOut | {95 }
	Port: wr_idx | {111 }
	Port: avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5 | {111 }
	Port: avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4 | {111 }
	Port: avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3 | {111 }
	Port: avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2 | {111 }
	Port: avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1 | {111 }
	Port: avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples | {111 }
	Port: s_avgBSamplesIn | {112 113 114 }
	Port: wr_pos | {104 }
	Port: ps_1 | {115 116 }
	Port: apv_id_1 | {116 }
	Port: sample_n | {116 }
	Port: event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5 | {116 }
	Port: event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_4 | {116 }
	Port: sum | {116 117 }
	Port: event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_3 | {116 }
	Port: event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_2 | {116 }
	Port: cnt | {117 }
	Port: avgB_1 | {116 }
	Port: event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_1 | {116 }
	Port: event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s | {116 }
 - Input state : 
	Port: mpd_data_processor_main : s_evIn | {1 2 }
	Port: mpd_data_processor_main : build_all_samples | {115 }
	Port: mpd_data_processor_main : enable_cm | {115 }
	Port: mpd_data_processor_main : fiber | {115 }
	Port: mpd_data_processor_main : m_offset | {1 2 3 }
	Port: mpd_data_processor_main : m_apvThr | {115 116 }
	Port: mpd_data_processor_main : m_apvThrB | {94 95 }
	Port: mpd_data_processor_main : ps | {1 }
	Port: mpd_data_processor_main : avg_pre_header_sum | {3 }
	Port: mpd_data_processor_main : avg_pre_header_cnt | {3 }
	Port: mpd_data_processor_main : mpd_id | {3 }
	Port: mpd_data_processor_main : avg_pre_header_tag | {3 }
	Port: mpd_data_processor_main : s_avgAPreHeader | {5 6 68 }
	Port: mpd_data_processor_main : apv_id | {1 }
	Port: mpd_data_processor_main : adc_word_cnt | {1 }
	Port: mpd_data_processor_main : minmax_min | {3 }
	Port: mpd_data_processor_main : minmax_max | {3 }
	Port: mpd_data_processor_main : s_avgASamples | {94 95 }
	Port: mpd_data_processor_main : last | {6 }
	Port: mpd_data_processor_main : s_avgBPreHeader | {6 68 }
	Port: mpd_data_processor_main : s_avgAHeader | {94 95 }
	Port: mpd_data_processor_main : s_avgBHeader | {115 116 }
	Port: mpd_data_processor_main : ps_2 | {94 }
	Port: mpd_data_processor_main : avg_pre_header_sum_1 | {96 }
	Port: mpd_data_processor_main : avg_pre_header_cnt_1 | {96 }
	Port: mpd_data_processor_main : apv_id_2 | {94 }
	Port: mpd_data_processor_main : avg_pre_header_tag_1 | {96 }
	Port: mpd_data_processor_main : n | {94 }
	Port: mpd_data_processor_main : avg | {96 }
	Port: mpd_data_processor_main : s_avgBSamplesOut | {97 103 }
	Port: mpd_data_processor_main : wr_idx | {104 }
	Port: mpd_data_processor_main : avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5 | {112 }
	Port: mpd_data_processor_main : avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4 | {112 }
	Port: mpd_data_processor_main : avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3 | {112 }
	Port: mpd_data_processor_main : avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2 | {112 }
	Port: mpd_data_processor_main : avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1 | {112 }
	Port: mpd_data_processor_main : avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples | {112 }
	Port: mpd_data_processor_main : s_avgBSamplesIn | {115 116 }
	Port: mpd_data_processor_main : wr_pos | {104 }
	Port: mpd_data_processor_main : ps_1 | {115 }
	Port: mpd_data_processor_main : apv_id_1 | {115 }
	Port: mpd_data_processor_main : sample_n | {115 }
	Port: mpd_data_processor_main : event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5 | {116 }
	Port: mpd_data_processor_main : event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_4 | {116 }
	Port: mpd_data_processor_main : sum | {116 }
	Port: mpd_data_processor_main : event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_3 | {116 }
	Port: mpd_data_processor_main : event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_2 | {116 }
	Port: mpd_data_processor_main : cnt | {116 }
	Port: mpd_data_processor_main : avgB_1 | {115 116 }
	Port: mpd_data_processor_main : event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_1 | {117 }
	Port: mpd_data_processor_main : event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s | {117 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |  Delay  |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|          |      grp_frame_decoder_fu_188      | 4.77057 |   147   |   449   |
|          |       grp_avgHeaderDiv_fu_218      | 3.26486 |   1369  |   834   |
|   call   |           grp_avgB_fu_232          | 1.31843 |    89   |   205   |
|          |   grp_avgBSamplesFifoProc_fu_260   | 1.31843 |   143   |   138   |
|          |       grp_event_writer_fu_284      | 2.88657 |   147   |   872   |
|----------|------------------------------------|---------|---------|---------|
|          |       fiber_read_read_fu_170       |    0    |    0    |    0    |
|   read   |     enable_cm_read_read_fu_176     |    0    |    0    |    0    |
|          | build_all_samples_read_read_fu_182 |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    | 13.5589 |   1895  |   2498  |
|----------|------------------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |  URAM  |
+------+--------+--------+--------+--------+
|avgB_1|    0   |   26   |    2   |    0   |
+------+--------+--------+--------+--------+
| Total|    0   |   26   |    2   |    0   |
+------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|enable_cm_read_reg_331|    1   |
|  fiber_read_reg_326  |    5   |
+----------------------+--------+
|         Total        |    6   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
| grp_event_writer_fu_284 |  p3  |   2  |   1  |    2   ||    9    |
| grp_event_writer_fu_284 |  p4  |   2  |   5  |   10   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   12   ||  1.256  ||    18   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   13   |  1895  |  2498  |    -   |
|   Memory  |    0   |    -   |   26   |    2   |    0   |
|Multiplexer|    -   |    1   |    -   |   18   |    -   |
|  Register |    -   |    -   |    6   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   14   |  1927  |  2518  |    0   |
+-----------+--------+--------+--------+--------+--------+
