<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ATV: uart_tx.behavioral Architecture Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ATV
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "../../search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../d6/d43/classuart__tx.html">uart_tx</a></li><li class="navelem"><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html">behavioral</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#Components">Components</a> &#124;
<a href="#Constants">Constants</a> &#124;
<a href="#Instantiations">Instantiations</a> &#124;
<a href="#Processes">Processes</a> &#124;
<a href="#Signals">Signals</a> &#124;
<a href="#Types">Types</a>  </div>
  <div class="headertitle"><div class="title">uart_tx.behavioral Architecture Reference</div></div>
</div><!--header-->
<div class="contents">
<b>Architecture &gt;&gt; </b><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html">uart_tx::behavioral</a><br />
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Processes" name="Processes"></a>
Processes</h2></td></tr>
 <tr class="memitem:afdaa07d90c755f194c0f33572274bd27" id="r_afdaa07d90c755f194c0f33572274bd27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#afdaa07d90c755f194c0f33572274bd27">tx_fsm</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="../../d6/d43/classuart__tx.html#ac7d2714e799fc3b1af36d5ebbc3c3564">clock</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="../../d6/d43/classuart__tx.html#a108f6801ba4104063b9d5f9286194302">reset</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a320198a7fd0405eea9be12058bac7ad9" id="r_a320198a7fd0405eea9be12058bac7ad9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#a320198a7fd0405eea9be12058bac7ad9">next_state_logic</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#afc6f53276d3a8115dc25018bc38e1693">state_reg</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#a9406e2cc7eb14d8c65f91e3e889c1b61">s_counter</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#af01771b2c0a0c1666ea76172b0bc9f3c">n_counter</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#a6ee3b51e919d55ef8ab60869f1c0bb5e">b_reg</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="../../d6/d43/classuart__tx.html#a5cfe37324afa344b92c021bb19f4fb1c">tx_start</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="../../d6/d43/classuart__tx.html#a1c65b18b938fe10f12d04183444195f8">s_tick</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="../../d6/d43/classuart__tx.html#a4596e1d8eea8676cb4bd7ca35b486bc6">din</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Components" name="Components"></a>
Components</h2></td></tr>
 <tr class="memitem:a91db294fcb9fcb66fc8d9ca0f821c4a6" id="r_a91db294fcb9fcb66fc8d9ca0f821c4a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#a91db294fcb9fcb66fc8d9ca0f821c4a6">sync_par_counter</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="../../d9/db8/classsync__par__counter.html">&lt;Entity sync_par_counter&gt; </a></em></td></tr>
<tr class="memdesc:a91db294fcb9fcb66fc8d9ca0f821c4a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Modulus of the counter.  <a href="#a91db294fcb9fcb66fc8d9ca0f821c4a6"></a><br /></td></tr>
<tr class="memitem:abb1f4b1077fed42215491ace6164cf2c" id="r_abb1f4b1077fed42215491ace6164cf2c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#abb1f4b1077fed42215491ace6164cf2c">register_d</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="../../d1/df2/classregister__d.html">&lt;Entity register_d&gt; </a></em></td></tr>
<tr class="memdesc:abb1f4b1077fed42215491ace6164cf2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter output.  <a href="#abb1f4b1077fed42215491ace6164cf2c"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Constants" name="Constants"></a>
Constants</h2></td></tr>
 <tr class="memitem:a6a880a0d780cd5e4e54fb5d6081f2e21" id="r_a6a880a0d780cd5e4e54fb5d6081f2e21"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#a6a880a0d780cd5e4e54fb5d6081f2e21">n_counter_max</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ceil</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">log2</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">real</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d6/d43/classuart__tx.html#ac809a502575df941b823c2b93a2ce447">DBIT</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d6/d43/classuart__tx.html#ac809a502575df941b823c2b93a2ce447">DBIT</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ceil</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">log2</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">real</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d6/d43/classuart__tx.html#ac809a502575df941b823c2b93a2ce447">DBIT</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a6a880a0d780cd5e4e54fb5d6081f2e21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data output.  <a href="#a6a880a0d780cd5e4e54fb5d6081f2e21"></a><br /></td></tr>
<tr class="memitem:ac543b0cc8640c12134f9fbca868dac33" id="r_ac543b0cc8640c12134f9fbca868dac33"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#ac543b0cc8640c12134f9fbca868dac33">s_counter_max</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ceil</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">log2</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">real</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d6/d43/classuart__tx.html#ae74a9b328cac9ecf06f54be731e2023c">SB_TICK</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d6/d43/classuart__tx.html#ae74a9b328cac9ecf06f54be731e2023c">SB_TICK</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ceil</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">log2</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">real</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d6/d43/classuart__tx.html#ae74a9b328cac9ecf06f54be731e2023c">SB_TICK</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Types" name="Types"></a>
Types</h2></td></tr>
 <tr class="memitem:a388af42806a937e3770b88bb4030d765" id="r_a388af42806a937e3770b88bb4030d765"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#a388af42806a937e3770b88bb4030d765">state_type</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">idle</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">start</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">data</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">stop</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a388af42806a937e3770b88bb4030d765"><td class="mdescLeft">&#160;</td><td class="mdescRight">State type for the UART transmitter state machine.  <a href="#a388af42806a937e3770b88bb4030d765"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Signals" name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:afc6f53276d3a8115dc25018bc38e1693" id="r_afc6f53276d3a8115dc25018bc38e1693"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#afc6f53276d3a8115dc25018bc38e1693">state_reg</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#a388af42806a937e3770b88bb4030d765">state_type</a></b> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:afc6f53276d3a8115dc25018bc38e1693"><td class="mdescLeft">&#160;</td><td class="mdescRight">State machine registers.  <a href="#afc6f53276d3a8115dc25018bc38e1693"></a><br /></td></tr>
<tr class="memitem:a084d1595c6fe2784ec4e3ce5ef9bc9df" id="r_a084d1595c6fe2784ec4e3ce5ef9bc9df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#a084d1595c6fe2784ec4e3ce5ef9bc9df">state_next</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#a388af42806a937e3770b88bb4030d765">state_type</a></b> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a084d1595c6fe2784ec4e3ce5ef9bc9df"><td class="mdescLeft">&#160;</td><td class="mdescRight">State machine registers.  <a href="#a084d1595c6fe2784ec4e3ce5ef9bc9df"></a><br /></td></tr>
<tr class="memitem:a9406e2cc7eb14d8c65f91e3e889c1b61" id="r_a9406e2cc7eb14d8c65f91e3e889c1b61"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#a9406e2cc7eb14d8c65f91e3e889c1b61">s_counter</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#ac543b0cc8640c12134f9fbca868dac33">s_counter_max</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlkeyword">LENGTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a9406e2cc7eb14d8c65f91e3e889c1b61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sampling counter.  <a href="#a9406e2cc7eb14d8c65f91e3e889c1b61"></a><br /></td></tr>
<tr class="memitem:ab3bf7c3f54431e9d1867afadcb21ae42" id="r_ab3bf7c3f54431e9d1867afadcb21ae42"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#ab3bf7c3f54431e9d1867afadcb21ae42">s_counter_clear</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ab3bf7c3f54431e9d1867afadcb21ae42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sampling counter clear signal.  <a href="#ab3bf7c3f54431e9d1867afadcb21ae42"></a><br /></td></tr>
<tr class="memitem:ac89afc9e76e927097c89e9a56f89725e" id="r_ac89afc9e76e927097c89e9a56f89725e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#ac89afc9e76e927097c89e9a56f89725e">s_counter_en</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ac89afc9e76e927097c89e9a56f89725e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sampling counter enable signal.  <a href="#ac89afc9e76e927097c89e9a56f89725e"></a><br /></td></tr>
<tr class="memitem:af01771b2c0a0c1666ea76172b0bc9f3c" id="r_af01771b2c0a0c1666ea76172b0bc9f3c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#af01771b2c0a0c1666ea76172b0bc9f3c">n_counter</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#a6a880a0d780cd5e4e54fb5d6081f2e21">n_counter_max</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlkeyword">LENGTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:af01771b2c0a0c1666ea76172b0bc9f3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit counter.  <a href="#af01771b2c0a0c1666ea76172b0bc9f3c"></a><br /></td></tr>
<tr class="memitem:accefd7b21d6ec3015cd9133b07a9bd98" id="r_accefd7b21d6ec3015cd9133b07a9bd98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#accefd7b21d6ec3015cd9133b07a9bd98">n_counter_clear</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:accefd7b21d6ec3015cd9133b07a9bd98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit counter clear signal.  <a href="#accefd7b21d6ec3015cd9133b07a9bd98"></a><br /></td></tr>
<tr class="memitem:afed406c0dd36eecaf5662b1549ba7c9d" id="r_afed406c0dd36eecaf5662b1549ba7c9d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#afed406c0dd36eecaf5662b1549ba7c9d">n_counter_en</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:afed406c0dd36eecaf5662b1549ba7c9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit counter enable signal.  <a href="#afed406c0dd36eecaf5662b1549ba7c9d"></a><br /></td></tr>
<tr class="memitem:a6ee3b51e919d55ef8ab60869f1c0bb5e" id="r_a6ee3b51e919d55ef8ab60869f1c0bb5e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#a6ee3b51e919d55ef8ab60869f1c0bb5e">b_reg</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d6/d43/classuart__tx.html#ac809a502575df941b823c2b93a2ce447">DBIT</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a6ee3b51e919d55ef8ab60869f1c0bb5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data buffer registers.  <a href="#a6ee3b51e919d55ef8ab60869f1c0bb5e"></a><br /></td></tr>
<tr class="memitem:a757f0d75ed95c24df2727e6b83bec575" id="r_a757f0d75ed95c24df2727e6b83bec575"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#a757f0d75ed95c24df2727e6b83bec575">b_next</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d6/d43/classuart__tx.html#ac809a502575df941b823c2b93a2ce447">DBIT</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a757f0d75ed95c24df2727e6b83bec575"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data buffer registers.  <a href="#a757f0d75ed95c24df2727e6b83bec575"></a><br /></td></tr>
<tr class="memitem:a7818427633ec5ff09b42f572088bc43e" id="r_a7818427633ec5ff09b42f572088bc43e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#a7818427633ec5ff09b42f572088bc43e">b_reg_en</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a7818427633ec5ff09b42f572088bc43e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data buffer register enable signal.  <a href="#a7818427633ec5ff09b42f572088bc43e"></a><br /></td></tr>
<tr class="memitem:aeb2d0d603c130ce669d3c467b9d6a47a" id="r_aeb2d0d603c130ce669d3c467b9d6a47a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#aeb2d0d603c130ce669d3c467b9d6a47a">tx_reg</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aeb2d0d603c130ce669d3c467b9d6a47a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmission buffer registers.  <a href="#aeb2d0d603c130ce669d3c467b9d6a47a"></a><br /></td></tr>
<tr class="memitem:a7f798c124e0f32700ee11c792129d332" id="r_a7f798c124e0f32700ee11c792129d332"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#a7f798c124e0f32700ee11c792129d332">tx_next</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a7f798c124e0f32700ee11c792129d332"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmission buffer registers.  <a href="#a7f798c124e0f32700ee11c792129d332"></a><br /></td></tr>
<tr class="memitem:ab8125305bcd36d9f803adef9a738bc26" id="r_ab8125305bcd36d9f803adef9a738bc26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#ab8125305bcd36d9f803adef9a738bc26">tx_reg_en</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ab8125305bcd36d9f803adef9a738bc26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmission buffer register enable signal.  <a href="#ab8125305bcd36d9f803adef9a738bc26"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Instantiations" name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:ac0ccce8655a5458b3e8e18b35488141c" id="r_ac0ccce8655a5458b3e8e18b35488141c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#ac0ccce8655a5458b3e8e18b35488141c">s_counter_inst</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>sync_par_counter</b>  <em><a class="el" href="../../d9/db8/classsync__par__counter.html">&lt;Entity sync_par_counter&gt;</a></em></td></tr>
<tr class="memitem:ab06ac258659a9c8da38d7e664fb265a6" id="r_ab06ac258659a9c8da38d7e664fb265a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#ab06ac258659a9c8da38d7e664fb265a6">n_counter_inst</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>sync_par_counter</b>  <em><a class="el" href="../../d9/db8/classsync__par__counter.html">&lt;Entity sync_par_counter&gt;</a></em></td></tr>
<tr class="memitem:a6cc99f0b0490d6a6e6de22bbcbe6a28f" id="r_a6cc99f0b0490d6a6e6de22bbcbe6a28f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#a6cc99f0b0490d6a6e6de22bbcbe6a28f">b_reg_inst</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>register_d</b>  <em><a class="el" href="../../d1/df2/classregister__d.html">&lt;Entity register_d&gt;</a></em></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>\architecture behavioral Behavioral Architecture of UART Transmitter</p>
<p>This architecture implements the state machine and logic for the UART transmitter. </p>
</div><h2 class="groupheader">Member Function/Procedure/Process Documentation</h2>
<a id="a320198a7fd0405eea9be12058bac7ad9" name="a320198a7fd0405eea9be12058bac7ad9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a320198a7fd0405eea9be12058bac7ad9">&#9670;&#160;</a></span>next_state_logic()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><span class="vhdlchar"> </span></b> next_state_logic</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#afc6f53276d3a8115dc25018bc38e1693">state_reg</a></b> <span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#a9406e2cc7eb14d8c65f91e3e889c1b61">s_counter</a></b> <span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#af01771b2c0a0c1666ea76172b0bc9f3c">n_counter</a></b> <span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#a6ee3b51e919d55ef8ab60869f1c0bb5e">b_reg</a></b> <span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="../../d6/d43/classuart__tx.html#a5cfe37324afa344b92c021bb19f4fb1c">tx_start</a></b> <span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="../../d6/d43/classuart__tx.html#a1c65b18b938fe10f12d04183444195f8">s_tick</a></b> <span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="../../d6/d43/classuart__tx.html#a4596e1d8eea8676cb4bd7ca35b486bc6">din</a></b> <span class="vhdlchar"> </span></b> <em></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Process</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="afdaa07d90c755f194c0f33572274bd27" name="afdaa07d90c755f194c0f33572274bd27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdaa07d90c755f194c0f33572274bd27">&#9670;&#160;</a></span>tx_fsm()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tx_fsm </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>clock</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>reset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a757f0d75ed95c24df2727e6b83bec575" name="a757f0d75ed95c24df2727e6b83bec575"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a757f0d75ed95c24df2727e6b83bec575">&#9670;&#160;</a></span>b_next</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#a757f0d75ed95c24df2727e6b83bec575">b_next</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d6/d43/classuart__tx.html#ac809a502575df941b823c2b93a2ce447">DBIT</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Data buffer registers. </p>

</div>
</div>
<a id="a6ee3b51e919d55ef8ab60869f1c0bb5e" name="a6ee3b51e919d55ef8ab60869f1c0bb5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ee3b51e919d55ef8ab60869f1c0bb5e">&#9670;&#160;</a></span>b_reg</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#a6ee3b51e919d55ef8ab60869f1c0bb5e">b_reg</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d6/d43/classuart__tx.html#ac809a502575df941b823c2b93a2ce447">DBIT</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Data buffer registers. </p>

</div>
</div>
<a id="a7818427633ec5ff09b42f572088bc43e" name="a7818427633ec5ff09b42f572088bc43e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7818427633ec5ff09b42f572088bc43e">&#9670;&#160;</a></span>b_reg_en</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#a7818427633ec5ff09b42f572088bc43e">b_reg_en</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Data buffer register enable signal. </p>

</div>
</div>
<a id="a6cc99f0b0490d6a6e6de22bbcbe6a28f" name="a6cc99f0b0490d6a6e6de22bbcbe6a28f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cc99f0b0490d6a6e6de22bbcbe6a28f">&#9670;&#160;</a></span>b_reg_inst</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#a6cc99f0b0490d6a6e6de22bbcbe6a28f">b_reg_inst</a> <b><span class="vhdlchar">register_d</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="af01771b2c0a0c1666ea76172b0bc9f3c" name="af01771b2c0a0c1666ea76172b0bc9f3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af01771b2c0a0c1666ea76172b0bc9f3c">&#9670;&#160;</a></span>n_counter</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#af01771b2c0a0c1666ea76172b0bc9f3c">n_counter</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#a6a880a0d780cd5e4e54fb5d6081f2e21">n_counter_max</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlkeyword">LENGTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Bit counter. </p>

</div>
</div>
<a id="accefd7b21d6ec3015cd9133b07a9bd98" name="accefd7b21d6ec3015cd9133b07a9bd98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accefd7b21d6ec3015cd9133b07a9bd98">&#9670;&#160;</a></span>n_counter_clear</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#accefd7b21d6ec3015cd9133b07a9bd98">n_counter_clear</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Bit counter clear signal. </p>

</div>
</div>
<a id="afed406c0dd36eecaf5662b1549ba7c9d" name="afed406c0dd36eecaf5662b1549ba7c9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afed406c0dd36eecaf5662b1549ba7c9d">&#9670;&#160;</a></span>n_counter_en</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#afed406c0dd36eecaf5662b1549ba7c9d">n_counter_en</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Bit counter enable signal. </p>

</div>
</div>
<a id="ab06ac258659a9c8da38d7e664fb265a6" name="ab06ac258659a9c8da38d7e664fb265a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab06ac258659a9c8da38d7e664fb265a6">&#9670;&#160;</a></span>n_counter_inst</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#ab06ac258659a9c8da38d7e664fb265a6">n_counter_inst</a> <b><span class="vhdlchar">sync_par_counter</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a880a0d780cd5e4e54fb5d6081f2e21" name="a6a880a0d780cd5e4e54fb5d6081f2e21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a880a0d780cd5e4e54fb5d6081f2e21">&#9670;&#160;</a></span>n_counter_max</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#a6a880a0d780cd5e4e54fb5d6081f2e21">n_counter_max</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ceil</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">log2</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">real</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d6/d43/classuart__tx.html#ac809a502575df941b823c2b93a2ce447">DBIT</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d6/d43/classuart__tx.html#ac809a502575df941b823c2b93a2ce447">DBIT</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ceil</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">log2</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">real</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d6/d43/classuart__tx.html#ac809a502575df941b823c2b93a2ce447">DBIT</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Data output. </p>

</div>
</div>
<a id="abb1f4b1077fed42215491ace6164cf2c" name="abb1f4b1077fed42215491ace6164cf2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb1f4b1077fed42215491ace6164cf2c">&#9670;&#160;</a></span>register_d</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#abb1f4b1077fed42215491ace6164cf2c">register_d</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Counter output. </p>

</div>
</div>
<a id="a9406e2cc7eb14d8c65f91e3e889c1b61" name="a9406e2cc7eb14d8c65f91e3e889c1b61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9406e2cc7eb14d8c65f91e3e889c1b61">&#9670;&#160;</a></span>s_counter</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#a9406e2cc7eb14d8c65f91e3e889c1b61">s_counter</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#ac543b0cc8640c12134f9fbca868dac33">s_counter_max</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlkeyword">LENGTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Sampling counter. </p>

</div>
</div>
<a id="ab3bf7c3f54431e9d1867afadcb21ae42" name="ab3bf7c3f54431e9d1867afadcb21ae42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3bf7c3f54431e9d1867afadcb21ae42">&#9670;&#160;</a></span>s_counter_clear</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#ab3bf7c3f54431e9d1867afadcb21ae42">s_counter_clear</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Sampling counter clear signal. </p>

</div>
</div>
<a id="ac89afc9e76e927097c89e9a56f89725e" name="ac89afc9e76e927097c89e9a56f89725e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac89afc9e76e927097c89e9a56f89725e">&#9670;&#160;</a></span>s_counter_en</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#ac89afc9e76e927097c89e9a56f89725e">s_counter_en</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Sampling counter enable signal. </p>

</div>
</div>
<a id="ac0ccce8655a5458b3e8e18b35488141c" name="ac0ccce8655a5458b3e8e18b35488141c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0ccce8655a5458b3e8e18b35488141c">&#9670;&#160;</a></span>s_counter_inst</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#ac0ccce8655a5458b3e8e18b35488141c">s_counter_inst</a> <b><span class="vhdlchar">sync_par_counter</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac543b0cc8640c12134f9fbca868dac33" name="ac543b0cc8640c12134f9fbca868dac33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac543b0cc8640c12134f9fbca868dac33">&#9670;&#160;</a></span>s_counter_max</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#ac543b0cc8640c12134f9fbca868dac33">s_counter_max</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ceil</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">log2</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">real</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d6/d43/classuart__tx.html#ae74a9b328cac9ecf06f54be731e2023c">SB_TICK</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d6/d43/classuart__tx.html#ae74a9b328cac9ecf06f54be731e2023c">SB_TICK</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ceil</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">log2</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">real</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d6/d43/classuart__tx.html#ae74a9b328cac9ecf06f54be731e2023c">SB_TICK</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a084d1595c6fe2784ec4e3ce5ef9bc9df" name="a084d1595c6fe2784ec4e3ce5ef9bc9df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a084d1595c6fe2784ec4e3ce5ef9bc9df">&#9670;&#160;</a></span>state_next</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#a084d1595c6fe2784ec4e3ce5ef9bc9df">state_next</a> <b><b><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#a388af42806a937e3770b88bb4030d765">state_type</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>State machine registers. </p>

</div>
</div>
<a id="afc6f53276d3a8115dc25018bc38e1693" name="afc6f53276d3a8115dc25018bc38e1693"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc6f53276d3a8115dc25018bc38e1693">&#9670;&#160;</a></span>state_reg</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#afc6f53276d3a8115dc25018bc38e1693">state_reg</a> <b><b><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#a388af42806a937e3770b88bb4030d765">state_type</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>State machine registers. </p>

</div>
</div>
<a id="a388af42806a937e3770b88bb4030d765" name="a388af42806a937e3770b88bb4030d765"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a388af42806a937e3770b88bb4030d765">&#9670;&#160;</a></span>state_type</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#a388af42806a937e3770b88bb4030d765">state_type</a> <b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">idle</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">start</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">data</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">stop</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Type</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>State type for the UART transmitter state machine. </p>

</div>
</div>
<a id="a91db294fcb9fcb66fc8d9ca0f821c4a6" name="a91db294fcb9fcb66fc8d9ca0f821c4a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91db294fcb9fcb66fc8d9ca0f821c4a6">&#9670;&#160;</a></span>sync_par_counter</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#a91db294fcb9fcb66fc8d9ca0f821c4a6">sync_par_counter</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Modulus of the counter. </p>

</div>
</div>
<a id="a7f798c124e0f32700ee11c792129d332" name="a7f798c124e0f32700ee11c792129d332"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f798c124e0f32700ee11c792129d332">&#9670;&#160;</a></span>tx_next</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#a7f798c124e0f32700ee11c792129d332">tx_next</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transmission buffer registers. </p>

</div>
</div>
<a id="aeb2d0d603c130ce669d3c467b9d6a47a" name="aeb2d0d603c130ce669d3c467b9d6a47a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb2d0d603c130ce669d3c467b9d6a47a">&#9670;&#160;</a></span>tx_reg</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#aeb2d0d603c130ce669d3c467b9d6a47a">tx_reg</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transmission buffer registers. </p>

</div>
</div>
<a id="ab8125305bcd36d9f803adef9a738bc26" name="ab8125305bcd36d9f803adef9a738bc26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8125305bcd36d9f803adef9a738bc26">&#9670;&#160;</a></span>tx_reg_en</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d88/classuart__tx_1_1behavioral.html#ab8125305bcd36d9f803adef9a738bc26">tx_reg_en</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transmission buffer register enable signal. </p>

</div>
</div>
<hr/>The documentation for this design unit was generated from the following file:<ul>
<li>components/uart/<a class="el" href="../../df/dfc/uart__tx_8vhdl.html">uart_tx.vhdl</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
