// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject_axi_decision_function_16 (
        ap_ready,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        ap_return
);


output   ap_ready;
input  [31:0] p_read1;
input  [31:0] p_read2;
input  [31:0] p_read3;
input  [31:0] p_read4;
output  [31:0] ap_return;

wire   [0:0] comparison_fu_80_p2;
wire   [0:0] comparison_216_fu_86_p2;
wire   [0:0] comparison_217_fu_92_p2;
wire   [0:0] activation_268_fu_110_p2;
wire   [0:0] comparison_218_fu_98_p2;
wire   [0:0] and_ln193_fu_128_p2;
wire   [0:0] comparison_219_fu_104_p2;
wire   [0:0] xor_ln195_fu_116_p2;
wire   [0:0] and_ln193_49_fu_140_p2;
wire   [0:0] activation_269_fu_134_p2;
wire   [0:0] activation_fu_122_p2;
wire   [0:0] or_ln208_55_fu_166_p2;
wire   [1:0] select_ln208_fu_158_p3;
wire   [0:0] or_ln208_fu_152_p2;
wire   [1:0] select_ln208_71_fu_172_p3;
wire   [1:0] select_ln208_72_fu_186_p3;
wire   [0:0] or_ln208_53_fu_180_p2;
wire   [0:0] activation_270_fu_146_p2;
wire   [2:0] zext_ln208_fu_194_p1;
wire   [0:0] or_ln208_54_fu_198_p2;
wire   [2:0] select_ln208_73_fu_204_p3;
wire   [2:0] agg_result_fu_220_p7;
wire   [31:0] agg_result_fu_220_p8;
wire    ap_ce_reg;

myproject_axi_mux_63_32_1_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_63_32_1_1_x_U269(
    .din0(32'd17445),
    .din1(32'd52599),
    .din2(32'd36157),
    .din3(32'd4294966560),
    .din4(32'd21542),
    .din5(32'd4294960784),
    .din6(agg_result_fu_220_p7),
    .dout(agg_result_fu_220_p8)
);

assign activation_268_fu_110_p2 = (comparison_fu_80_p2 ^ 1'd1);

assign activation_269_fu_134_p2 = (comparison_216_fu_86_p2 & and_ln193_fu_128_p2);

assign activation_270_fu_146_p2 = (comparison_fu_80_p2 & and_ln193_49_fu_140_p2);

assign activation_fu_122_p2 = (comparison_217_fu_92_p2 & activation_268_fu_110_p2);

assign agg_result_fu_220_p7 = ((or_ln208_54_fu_198_p2[0:0] == 1'b1) ? select_ln208_73_fu_204_p3 : 3'd5);

assign and_ln193_49_fu_140_p2 = (xor_ln195_fu_116_p2 & comparison_219_fu_104_p2);

assign and_ln193_fu_128_p2 = (comparison_fu_80_p2 & comparison_218_fu_98_p2);

assign ap_ready = 1'b1;

assign ap_return = agg_result_fu_220_p8;

assign comparison_216_fu_86_p2 = (($signed(p_read1) < $signed(32'd4294874183)) ? 1'b1 : 1'b0);

assign comparison_217_fu_92_p2 = (($signed(p_read4) < $signed(32'd17057)) ? 1'b1 : 1'b0);

assign comparison_218_fu_98_p2 = (($signed(p_read3) < $signed(32'd52230)) ? 1'b1 : 1'b0);

assign comparison_219_fu_104_p2 = (($signed(p_read2) < $signed(32'd4294885911)) ? 1'b1 : 1'b0);

assign comparison_fu_80_p2 = (($signed(p_read2) < $signed(32'd118429)) ? 1'b1 : 1'b0);

assign or_ln208_53_fu_180_p2 = (comparison_216_fu_86_p2 | activation_268_fu_110_p2);

assign or_ln208_54_fu_198_p2 = (or_ln208_53_fu_180_p2 | activation_270_fu_146_p2);

assign or_ln208_55_fu_166_p2 = (comparison_fu_80_p2 | activation_fu_122_p2);

assign or_ln208_fu_152_p2 = (activation_269_fu_134_p2 | activation_268_fu_110_p2);

assign select_ln208_71_fu_172_p3 = ((or_ln208_55_fu_166_p2[0:0] == 1'b1) ? select_ln208_fu_158_p3 : 2'd1);

assign select_ln208_72_fu_186_p3 = ((or_ln208_fu_152_p2[0:0] == 1'b1) ? select_ln208_71_fu_172_p3 : 2'd3);

assign select_ln208_73_fu_204_p3 = ((or_ln208_53_fu_180_p2[0:0] == 1'b1) ? zext_ln208_fu_194_p1 : 3'd4);

assign select_ln208_fu_158_p3 = ((comparison_fu_80_p2[0:0] == 1'b1) ? 2'd2 : 2'd0);

assign xor_ln195_fu_116_p2 = (comparison_216_fu_86_p2 ^ 1'd1);

assign zext_ln208_fu_194_p1 = select_ln208_72_fu_186_p3;

endmodule //myproject_axi_decision_function_16
