# Module 


Like Verilog, PyHGL support module level design. 

- module is not necessary if no need to generate final verilog file 
- module io can be infered automatically 
- existing signals can be accessed anywhere inside same Session 


## Session 



## Config 


## Timing Config 