
[Simulation User Guide]:  /hw//f2000x/user_guides/ug_sim_ofs/ug_sim_ofs.md

[OFS f2000x FIM Github Branch]: https://github.com/OFS/ofs-f2000x-pl
[OFS FIM_COMMON Github Branch]: https://github.com/OFS/ofs-fim-common
[OPAE SDK Repo]: https://github.com/OFS/opae-sdk/
[opae-sim]: https://github.com/OFS/opae-sim
[OPAE SDK Branch]: https://github.com/OFS/opae-sdk/tree/2.8.0-1
[OPAE SDK Tag]: https://github.com/OFS/opae-sdk/releases/tag/2.8.0-1
[OPAE SDK SIM Branch]: https://github.com/OFS/opae-sim/tree/2.8.0-1
[OPAE SDK SIM Tag]: https://github.com/OFS/opae-sim/releases/tag/2.8.0-1
[Linux DFL]: https://github.com/OFS/linux-dfl
[Kernel Driver Branch]: https://github.com/OFS/linux-dfl/tree/ofs-2023.1-5.15-1
[Kernel Driver Tag]: https://github.com/OFS/linux-dfl/releases/tag/ofs-2023.1-5.15-1
[OFS Release]: https://github.com/OFS/ofs-f2000x-pl/releases/
[ofs-platform-afu-bbb]: https://github.com/OFS/ofs-platform-afu-bbb

[intel-fpga-bbb]: https://github.com/OPAE/intel-fpga-bbb.git
[examples AFU]: https://github.com/OFS/examples-afu.git
[Intel® Quartus® Prime Pro Edition Linux]: https://www.intel.com/content/www/us/en/software-kit/782411/intel-quartus-prime-pro-edition-design-software-version-23-2-for-linux.html
[evaluation script]: https://github.com/OFS/ofs-f2000x-pl/tree/release/ofs-2023.2-1

[FPGA Interface Manager Developer's Guide]: /hw//f2000x/dev_guides/fim_dev/ug_dev_fim_ofs.md


[OFS]: https://github.com/OFS
[OFS GitHub page]: https://ofs.github.io
[DFL Wiki]: https://github.com/OPAE/linux-dfl/wiki
[Intel FPGA IP Subsystem for PCI Express IP User Guide]: https://github.com/OFS/ofs.github.io/blob/main/docs/hw/common/user_guides/ug_qs_pcie_ss.pdf
[FPGA Device Feature List Framework Overview]: https://github.com/OFS/linux-dfl/blob/fpga-ofs-dev/Documentation/fpga/dfl.rst
[FME_CSR.xls]: https://github.com/OFS/ofs-fim-common/blob/release/ofs-2023.1/src/common/fme/xls/osc/FME_CSR.xls
[fme_csr.sv]: https://github.com/OFS/ofs-fim-common/blob/release/ofs-2023.1/src/common/fme/fme_csr.sv
[Ethernet Subsystem Intel FPGA IP User Guide]: https://cdrdv2-public.intel.com/773414/intelofs-773413-773414.pdf

[Getting Started Guide: Intel® Open FPGA Stack for Intel FPGA]: /hw/f2000x/user_guides/ug_qs_ofs_f2000x/ug_qs_ofs_f2000x/


[FPGA Device Feature List (DFL) Framework Overview]: https://github.com/OPAE/linux-dfl/blob/fpga-ofs-dev/Documentation/fpga/dfl.rst#fpga-device-feature-list-dfl-framework-overview
[BMC User Guide: Section 15 Single Event Upset Reporting]: https://github.com/otcshare/intel-ofs-docs/blob/main/f2000x/user_guides/ug_bmc_ofs_f2000x/ug_dev_bmc_ofs_f2000x.md#150-single-event-upset-reporting
[Intel Agilex 7 SEU Mitigation User Guide]: https://www.intel.com/content/www/us/en/docs/programmable/683128/23-1/seu-mitigation-overview.html
[Operating System Support]: https://www.intel.com/content/www/us/en/support/programmable/support-resources/design-software/os-support.html

[Open FPGA Stack Reference Manual - MMIO Regions section]: ../../reference_manuals/ofs_fim/mnl_fim_ofs.md#6-mmio-regions
[Device Feature Header (DFH) structure]: ../../reference_manuals/ofs_fim/mnl_fim_ofs.md#611-device-feature-header-dfh-structure


[Token authentication requirements for Git operations]: https://github.blog/2020-12-15-token-authentication-requirements-for-git-operations/
[Creating a personal access token]: https://docs.github.com/en/authentication/keeping-your-account-and-data-secure/creating-a-personal-access-token#creating-a-personal-access-token-classic

[Analyzing and Optimizing the Design Floorplan]: https://www.intel.com/content/www/us/en/docs/programmable/683641/23-1/analyzing-and-optimizing-the-design-03170.html
[Partial Reconfiguration Design Flow - Step 3: Floorplan the Design]: https://www.intel.com/content/www/us/en/docs/programmable/683834/23-1/step-3-floorplan-the-design.html
[PCI-SIG]: http://www.pcisig.com
[Quartus Prime Pro Edition User Guide: Debug Tools]: https://www.intel.com/content/www/us/en/docs/programmable/683819/22-4/faq.html
[Intel FPGA Download Cable II]: https://www.intel.com/content/www/us/en/products/sku/215664/intel-fpga-download-cable-ii/specifications.html
[Intel FPGA Download Cable (formerly USB-Blaster) Driver for Linux]: (https://www.intel.com/content/www/us/en/support/programmable/support-resources/download/dri-usb-b-lnx.html)
[Software Reference Manual: Intel Open FPGA Stack]: ../../../common/reference_manual/ofs_sw/mnl_sw_ofs.md
[Open FPGA Stack Technical Reference Manual]: ../../reference_manuals/ofs_fim/mnl_fim_ofs.md

[Compiling the FIM in preparation for designing your AFU]: #6-compiling-the-fim-in-preparation-for-designing-your-afu

[AFU Development Guide: OFS for Intel® Agilex® SoC Attach FPGAs]: /hw/f2000x/dev_guides/afu_dev/ug_dev_afu_f2000x
[FPGA Interface Manager Developer Guide: OFS for Intel® Agilex® SoC Attach FPGAs]: /hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs
[Getting Started User Guide: OFS for Intel® Agilex® SoC Attach FPGAs]: /hw/f2000x/user_guides/ug_qs_ofs_f2000x/ug_qs_ofs_f2000x


[Connecting an AFU to a Platform using PIM]: https://github.com/OPAE/ofs-platform-afu-bbb/blob/master/plat_if_develop/ofs_plat_if/docs/PIM_AFU_interface.md
[Signal Tap Logic Analyzer: Introduction & Getting Started]: https://www.intel.com/content/www/us/en/programmable/support/training/course/odsw1164.html
[Quartus Pro Prime Download]: https://www.intel.com/content/www/us/en/software-kit/782411/intel-quartus-prime-pro-edition-design-software-version-23-2-for-linux.html

[6.2 Installing the OPAE SDK On the Host]: /hw/f2000x/user_guides/ug_qs_ofs_f2000x/ug_qs_ofs_f2000x/#62-installing-the-opae-sdk-on-the-host

[PIM Tutorial]: https://github.com/OFS/examples-afu/tree/main/tutorial
[Non-PIM AFU Development]: https://github.com/OFS/examples-afu/tree/main/tutorial



[FIM Technical Reference Manual: Interconnect Fabric]: /hw/f2000x/reference_manuals/ofs_fim/mnl_fim_ofs/#5-interconnect-fabric


[Intel FPGA PCI Express Subsystem IP User Guide]: https://github.com/OFS/ofs.github.io/blob/main/docs/hw/common/user_guides/ug_qs_pcie_ss.pdf

[Intel FPGA Memory Subsystem IP User Guide]: https://github.com/OFS/ofs.github.io/docs/hw/common/user_guides/ug_qs_mem_ss.pdf

[Intel FPGA Ethernet Subsystem IP User Guide]: https://www.intel.com/content/www/us/en/docs/programmable/773413/23-1-22-5-0/introduction.html


[Clone the OFS Git Repo]: /hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#421-clone-the-ofs-git-repo
[Setting Up Required Environment Variables]: /hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#441-setting-up-required-environment-variables
[How to Resize the Partial Reconfiguration Region]: /hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#54-how-to-resize-the-partial-reconfiguration-region
[Compiling the FIM]: /hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#442-compiling-the-fim
[High Level Development Flow]: /hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#4-high-level-development-flow
[Custom FIM Development Flow]: /hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#5-custom-fim-development-flow
[Create a Relocatable PR Directory Tree]: /hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#443-create-a-relocatable-pr-directory-tree-from-the-base_x16-fim
[Pre-Requisites for Adding Hello FIM]: /hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#515-pre-requisites-for-adding-hello-fim
[How to add a new module to the FIM]: /hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#51-how-to-add-a-new-module-to-the-fim
[Installation of OFS]: /hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#42-installation-of-ofs
[How to compile the FIM in preparation for designing your AFU]: /hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#53-how-to-compile-the-fim-in-preparation-for-designing-your-afu
[Compiling the OFS FIM Using Quartus GUI]: /hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#444-compiling-the-ofs-fim-using-quartus-gui

[Configuring the FPGA with a SOF Image via JTAG]: /hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/#522-configuring-the-fpga-with-a-sof-image-via-jtag

[OFS-F2000X-PL release]: https://github.com/OFS/ofs-f2000x-pl/releases/ofs-2023.2-1


