

================================================================
== Vitis HLS Report for 'cnn_Pipeline_pad_for_rows_pad_for_cols'
================================================================
* Date:           Thu Apr 20 17:57:19 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.241 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      920|      920|  9.200 us|  9.200 us|  920|  920|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- pad_for_rows_pad_for_cols  |      918|      918|        20|          1|          1|   900|       yes|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 1, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.11>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 23 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 24 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 25 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_in, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.61ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 28 [1/1] (1.61ns)   --->   "%store_ln0 = store i5 0, i5 %r"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 29 [1/1] (1.61ns)   --->   "%store_ln0 = store i5 0, i5 %c"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [utils.cc:16]   --->   Operation 31 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 32 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.70ns)   --->   "%icmp_ln16 = icmp_eq  i10 %indvar_flatten_load, i10 900" [utils.cc:16]   --->   Operation 33 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.12ns)   --->   "%add_ln16_1 = add i10 %indvar_flatten_load, i10 1" [utils.cc:16]   --->   Operation 34 'add' 'add_ln16_1' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.inc29.i, void %for.inc.preheader.exitStub" [utils.cc:16]   --->   Operation 35 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%c_load = load i5 %c" [utils.cc:18]   --->   Operation 36 'load' 'c_load' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%r_load = load i5 %r" [utils.cc:16]   --->   Operation 37 'load' 'r_load' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.86ns)   --->   "%add_ln16 = add i5 %r_load, i5 1" [utils.cc:16]   --->   Operation 38 'add' 'add_ln16' <Predicate = (!icmp_ln16)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.44ns)   --->   "%icmp_ln18 = icmp_eq  i5 %c_load, i5 30" [utils.cc:18]   --->   Operation 39 'icmp' 'icmp_ln18' <Predicate = (!icmp_ln16)> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.21ns)   --->   "%select_ln16 = select i1 %icmp_ln18, i5 0, i5 %c_load" [utils.cc:16]   --->   Operation 40 'select' 'select_ln16' <Predicate = (!icmp_ln16)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.21ns)   --->   "%select_ln16_1 = select i1 %icmp_ln18, i5 %add_ln16, i5 %r_load" [utils.cc:16]   --->   Operation 41 'select' 'select_ln16_1' <Predicate = (!icmp_ln16)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.86ns)   --->   "%empty_110 = add i5 %r_load, i5 31" [utils.cc:16]   --->   Operation 42 'add' 'empty_110' <Predicate = (!icmp_ln16)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.21ns)   --->   "%select_ln16_2 = select i1 %icmp_ln18, i5 %r_load, i5 %empty_110" [utils.cc:16]   --->   Operation 43 'select' 'select_ln16_2' <Predicate = (!icmp_ln16)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_51 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln16_2, i5 0" [utils.cc:33]   --->   Operation 44 'bitconcatenate' 'tmp_51' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_52 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln16_2, i2 0" [utils.cc:33]   --->   Operation 45 'bitconcatenate' 'tmp_52' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i7 %tmp_52" [utils.cc:33]   --->   Operation 46 'zext' 'zext_ln33' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (2.12ns)   --->   "%sub_ln33 = sub i10 %tmp_51, i10 %zext_ln33" [utils.cc:33]   --->   Operation 47 'sub' 'sub_ln33' <Predicate = (!icmp_ln16)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.44ns)   --->   "%empty_111 = icmp_eq  i5 %select_ln16_1, i5 29" [utils.cc:16]   --->   Operation 48 'icmp' 'empty_111' <Predicate = (!icmp_ln16)> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.44ns)   --->   "%empty_112 = icmp_eq  i5 %select_ln16_1, i5 0" [utils.cc:16]   --->   Operation 49 'icmp' 'empty_112' <Predicate = (!icmp_ln16)> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.97ns)   --->   "%empty_113 = or i1 %empty_112, i1 %empty_111" [utils.cc:16]   --->   Operation 50 'or' 'empty_113' <Predicate = (!icmp_ln16)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.61ns)   --->   "%br_ln16 = br i1 %empty_113, void %if.else.i, void %for.inc.i" [utils.cc:16]   --->   Operation 51 'br' 'br_ln16' <Predicate = (!icmp_ln16)> <Delay = 1.61>
ST_1 : Operation 52 [1/1] (1.44ns)   --->   "%empty_114 = icmp_eq  i5 %select_ln16, i5 29" [utils.cc:16]   --->   Operation 52 'icmp' 'empty_114' <Predicate = (!icmp_ln16 & !empty_113)> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (1.44ns)   --->   "%empty_115 = icmp_eq  i5 %select_ln16, i5 0" [utils.cc:16]   --->   Operation 53 'icmp' 'empty_115' <Predicate = (!icmp_ln16 & !empty_113)> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.97ns)   --->   "%empty_116 = or i1 %empty_115, i1 %empty_114" [utils.cc:16]   --->   Operation 54 'or' 'empty_116' <Predicate = (!icmp_ln16 & !empty_113)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %empty_116, void %if.else17.i, void %if.then12.i" [utils.cc:16]   --->   Operation 55 'br' 'br_ln16' <Predicate = (!icmp_ln16 & !empty_113)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.61ns)   --->   "%br_ln29 = br void %for.inc.i" [utils.cc:29]   --->   Operation 56 'br' 'br_ln29' <Predicate = (!icmp_ln16 & !empty_113 & empty_116)> <Delay = 1.61>
ST_1 : Operation 57 [1/1] (1.86ns)   --->   "%add_ln18 = add i5 %select_ln16, i5 1" [utils.cc:18]   --->   Operation 57 'add' 'add_ln18' <Predicate = (!icmp_ln16)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (1.61ns)   --->   "%store_ln18 = store i10 %add_ln16_1, i10 %indvar_flatten" [utils.cc:18]   --->   Operation 58 'store' 'store_ln18' <Predicate = (!icmp_ln16)> <Delay = 1.61>
ST_1 : Operation 59 [1/1] (1.61ns)   --->   "%store_ln18 = store i5 %select_ln16_1, i5 %r" [utils.cc:18]   --->   Operation 59 'store' 'store_ln18' <Predicate = (!icmp_ln16)> <Delay = 1.61>
ST_1 : Operation 60 [1/1] (1.61ns)   --->   "%store_ln18 = store i5 %add_ln18, i5 %c" [utils.cc:18]   --->   Operation 60 'store' 'store_ln18' <Predicate = (!icmp_ln16)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 7.24>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @pad_for_rows_pad_for_cols_str"   --->   Operation 61 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 900, i64 900, i64 900"   --->   Operation 62 'speclooptripcount' 'empty' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_49 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln16_1, i5 0" [utils.cc:23]   --->   Operation 63 'bitconcatenate' 'tmp_49' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_50 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln16_1, i1 0" [utils.cc:23]   --->   Operation 64 'bitconcatenate' 'tmp_50' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i6 %tmp_50" [utils.cc:23]   --->   Operation 65 'zext' 'zext_ln23' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln23 = sub i10 %tmp_49, i10 %zext_ln23" [utils.cc:23]   --->   Operation 66 'sub' 'sub_ln23' <Predicate = (!icmp_ln16)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.88> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 67 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i5 %select_ln16" [utils.cc:23]   --->   Operation 68 'zext' 'zext_ln23_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (3.76ns) (root node of TernaryAdder)   --->   "%add_ln23 = add i10 %sub_ln23, i10 %zext_ln23_1" [utils.cc:23]   --->   Operation 69 'add' 'add_ln23' <Predicate = (!icmp_ln16)> <Delay = 3.76> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.88> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i10 %add_ln23" [utils.cc:23]   --->   Operation 70 'zext' 'zext_ln23_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%pad_img_addr = getelementptr i32 %pad_img, i64 0, i64 %zext_ln23_2" [utils.cc:23]   --->   Operation 71 'getelementptr' 'pad_img_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln25_cast = zext i5 %select_ln16" [utils.cc:16]   --->   Operation 72 'zext' 'trunc_ln25_cast' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [utils.cc:18]   --->   Operation 73 'specloopname' 'specloopname_ln18' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.86ns)   --->   "%add_ln33 = add i6 %trunc_ln25_cast, i6 63" [utils.cc:33]   --->   Operation 74 'add' 'add_ln33' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i6 %add_ln33" [utils.cc:33]   --->   Operation 75 'sext' 'sext_ln33' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (2.12ns)   --->   "%add_ln33_1 = add i10 %sub_ln33, i10 %sext_ln33" [utils.cc:33]   --->   Operation 76 'add' 'add_ln33_1' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i10 %add_ln33_1" [utils.cc:33]   --->   Operation 77 'zext' 'zext_ln33_1' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%img_in_addr = getelementptr i32 %img_in, i64 0, i64 %zext_ln33_1" [utils.cc:33]   --->   Operation 78 'getelementptr' 'img_in_addr' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 0.00>
ST_2 : Operation 79 [2/2] (3.25ns)   --->   "%img_in_load = load i10 %img_in_addr" [utils.cc:33]   --->   Operation 79 'load' 'img_in_load' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 80 [1/2] (3.25ns)   --->   "%img_in_load = load i10 %img_in_addr" [utils.cc:33]   --->   Operation 80 'load' 'img_in_load' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>

State 4 <SV = 3> <Delay = 6.30>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast i32 %img_in_load" [utils.cc:33]   --->   Operation 81 'bitcast' 'bitcast_ln33' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 0.00>
ST_4 : Operation 82 [16/16] (6.30ns)   --->   "%conv23_i = fdiv i32 %bitcast_ln33, i32 255" [utils.cc:33]   --->   Operation 82 'fdiv' 'conv23_i' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.30>
ST_5 : Operation 83 [15/16] (6.30ns)   --->   "%conv23_i = fdiv i32 %bitcast_ln33, i32 255" [utils.cc:33]   --->   Operation 83 'fdiv' 'conv23_i' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.30>
ST_6 : Operation 84 [14/16] (6.30ns)   --->   "%conv23_i = fdiv i32 %bitcast_ln33, i32 255" [utils.cc:33]   --->   Operation 84 'fdiv' 'conv23_i' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.30>
ST_7 : Operation 85 [13/16] (6.30ns)   --->   "%conv23_i = fdiv i32 %bitcast_ln33, i32 255" [utils.cc:33]   --->   Operation 85 'fdiv' 'conv23_i' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.30>
ST_8 : Operation 86 [12/16] (6.30ns)   --->   "%conv23_i = fdiv i32 %bitcast_ln33, i32 255" [utils.cc:33]   --->   Operation 86 'fdiv' 'conv23_i' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.30>
ST_9 : Operation 87 [11/16] (6.30ns)   --->   "%conv23_i = fdiv i32 %bitcast_ln33, i32 255" [utils.cc:33]   --->   Operation 87 'fdiv' 'conv23_i' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.30>
ST_10 : Operation 88 [10/16] (6.30ns)   --->   "%conv23_i = fdiv i32 %bitcast_ln33, i32 255" [utils.cc:33]   --->   Operation 88 'fdiv' 'conv23_i' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.30>
ST_11 : Operation 89 [9/16] (6.30ns)   --->   "%conv23_i = fdiv i32 %bitcast_ln33, i32 255" [utils.cc:33]   --->   Operation 89 'fdiv' 'conv23_i' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.30>
ST_12 : Operation 90 [8/16] (6.30ns)   --->   "%conv23_i = fdiv i32 %bitcast_ln33, i32 255" [utils.cc:33]   --->   Operation 90 'fdiv' 'conv23_i' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.30>
ST_13 : Operation 91 [7/16] (6.30ns)   --->   "%conv23_i = fdiv i32 %bitcast_ln33, i32 255" [utils.cc:33]   --->   Operation 91 'fdiv' 'conv23_i' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.30>
ST_14 : Operation 92 [6/16] (6.30ns)   --->   "%conv23_i = fdiv i32 %bitcast_ln33, i32 255" [utils.cc:33]   --->   Operation 92 'fdiv' 'conv23_i' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.30>
ST_15 : Operation 93 [5/16] (6.30ns)   --->   "%conv23_i = fdiv i32 %bitcast_ln33, i32 255" [utils.cc:33]   --->   Operation 93 'fdiv' 'conv23_i' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.30>
ST_16 : Operation 94 [4/16] (6.30ns)   --->   "%conv23_i = fdiv i32 %bitcast_ln33, i32 255" [utils.cc:33]   --->   Operation 94 'fdiv' 'conv23_i' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.30>
ST_17 : Operation 95 [3/16] (6.30ns)   --->   "%conv23_i = fdiv i32 %bitcast_ln33, i32 255" [utils.cc:33]   --->   Operation 95 'fdiv' 'conv23_i' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.30>
ST_18 : Operation 96 [2/16] (6.30ns)   --->   "%conv23_i = fdiv i32 %bitcast_ln33, i32 255" [utils.cc:33]   --->   Operation 96 'fdiv' 'conv23_i' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.30>
ST_19 : Operation 97 [1/16] (6.30ns)   --->   "%conv23_i = fdiv i32 %bitcast_ln33, i32 255" [utils.cc:33]   --->   Operation 97 'fdiv' 'conv23_i' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 102 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 102 'ret' 'ret_ln0' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 4.86>
ST_20 : Operation 98 [1/1] (1.61ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 98 'br' 'br_ln0' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 1.61>
ST_20 : Operation 99 [1/1] (0.00ns)   --->   "%storemerge1 = phi i32 0, void %if.then12.i, i32 %conv23_i, void %if.else17.i, i32 0, void %for.inc29.i" [utils.cc:33]   --->   Operation 99 'phi' 'storemerge1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 100 [1/1] (3.25ns)   --->   "%store_ln23 = store i32 %storemerge1, i10 %pad_img_addr" [utils.cc:23]   --->   Operation 100 'store' 'store_ln23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 900> <RAM>
ST_20 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.body4.i" [utils.cc:18]   --->   Operation 101 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.12ns
The critical path consists of the following:
	'alloca' operation ('r') [4]  (0 ns)
	'load' operation ('r_load', utils.cc:16) on local variable 'r' [19]  (0 ns)
	'add' operation ('add_ln16', utils.cc:16) [20]  (1.86 ns)
	'select' operation ('select_ln16_1', utils.cc:16) [25]  (1.22 ns)
	'icmp' operation ('empty_111', utils.cc:16) [43]  (1.45 ns)
	'or' operation ('empty_113', utils.cc:16) [45]  (0.978 ns)
	multiplexor before 'phi' operation ('storemerge1', utils.cc:33) with incoming values : ('conv23_i', utils.cc:33) [65]  (1.61 ns)

 <State 2>: 7.24ns
The critical path consists of the following:
	'add' operation ('add_ln33', utils.cc:33) [53]  (1.86 ns)
	'add' operation ('add_ln33_1', utils.cc:33) [55]  (2.12 ns)
	'getelementptr' operation ('img_in_addr', utils.cc:33) [57]  (0 ns)
	'load' operation ('img_in_load', utils.cc:33) on array 'img_in' [58]  (3.26 ns)

 <State 3>: 3.26ns
The critical path consists of the following:
	'load' operation ('img_in_load', utils.cc:33) on array 'img_in' [58]  (3.26 ns)

 <State 4>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('conv23_i', utils.cc:33) [60]  (6.3 ns)

 <State 5>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('conv23_i', utils.cc:33) [60]  (6.3 ns)

 <State 6>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('conv23_i', utils.cc:33) [60]  (6.3 ns)

 <State 7>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('conv23_i', utils.cc:33) [60]  (6.3 ns)

 <State 8>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('conv23_i', utils.cc:33) [60]  (6.3 ns)

 <State 9>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('conv23_i', utils.cc:33) [60]  (6.3 ns)

 <State 10>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('conv23_i', utils.cc:33) [60]  (6.3 ns)

 <State 11>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('conv23_i', utils.cc:33) [60]  (6.3 ns)

 <State 12>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('conv23_i', utils.cc:33) [60]  (6.3 ns)

 <State 13>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('conv23_i', utils.cc:33) [60]  (6.3 ns)

 <State 14>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('conv23_i', utils.cc:33) [60]  (6.3 ns)

 <State 15>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('conv23_i', utils.cc:33) [60]  (6.3 ns)

 <State 16>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('conv23_i', utils.cc:33) [60]  (6.3 ns)

 <State 17>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('conv23_i', utils.cc:33) [60]  (6.3 ns)

 <State 18>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('conv23_i', utils.cc:33) [60]  (6.3 ns)

 <State 19>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('conv23_i', utils.cc:33) [60]  (6.3 ns)

 <State 20>: 4.87ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('storemerge1', utils.cc:33) with incoming values : ('conv23_i', utils.cc:33) [65]  (1.61 ns)
	'phi' operation ('storemerge1', utils.cc:33) with incoming values : ('conv23_i', utils.cc:33) [65]  (0 ns)
	'store' operation ('store_ln23', utils.cc:23) of variable 'storemerge1', utils.cc:33 on array 'pad_img' [66]  (3.26 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
