m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/escou64/Projects/RISC-V-Core-32-bits/CORE
Ealu
Z1 w1512497707
Z2 DPx8 lib_core 17 riscv_core_config 0 22 ibb;>MinE;hYh^5oW>F5z1
Z3 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z4 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z5 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z6 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z7 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z8 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/alu.vhd
Z9 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/alu.vhd
l0
L9
VYajDfY:m8Gj2;8<^Kb?iK2
!s100 TYS<N^L1dUOi8Y>J4a0ld0
Z10 OV;C;10.5b;63
33
Z11 !s110 1512499745
!i10b 1
Z12 !s108 1512499745.000000
Z13 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/alu.vhd|
Z14 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/alu.vhd|
!i113 1
Z15 o-quiet -2008 -work LIB_CORE
Z16 tExplicit 1 CvgOpt 0
Aalu_arch
R2
R3
R4
R5
R6
R7
DEx4 work 3 alu 0 22 YajDfY:m8Gj2;8<^Kb?iK2
l21
L17
VMQ=aM3nTdidD]D?TUXXM61
!s100 DWW@_>D;TzBf3UHJ>EF1S1
R10
33
R11
!i10b 1
R12
R13
R14
!i113 1
R15
R16
Ecore
Z17 w1512502206
R2
R3
R4
R5
R6
R7
R0
Z18 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/core.vhd
Z19 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/core.vhd
l0
L9
Vj7I_QoYX8YORknk<M]OOJ3
!s100 gYh3G0If`6hTm_zURX8Ak2
R10
33
Z20 !s110 1512502289
!i10b 1
Z21 !s108 1512502289.000000
Z22 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/core.vhd|
Z23 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/core.vhd|
!i113 1
R15
R16
Acore_arch
R2
R3
R4
R5
R6
R7
Z24 DEx4 work 4 core 0 22 j7I_QoYX8YORknk<M]OOJ3
l101
L18
Vi4bbOBdMi;Q=jn9cbAXoW0
!s100 AES`heLG;MXjF5IaX@5eh2
R10
33
R20
!i10b 1
R21
R22
R23
!i113 1
R15
R16
Ecounter_calculation
Z25 w1512502037
R2
R3
R4
R5
R6
R7
R0
Z26 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/counter_calculation.vhd
Z27 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/counter_calculation.vhd
l0
L9
V:POaOJh;NnMFa39]HoLKP3
!s100 3;Un:1OAFoaWOkiIjcP]K1
R10
33
Z28 !s110 1512502041
!i10b 1
Z29 !s108 1512502041.000000
Z30 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/counter_calculation.vhd|
Z31 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/counter_calculation.vhd|
!i113 1
R15
R16
Acounter_calculation_arch
R2
R3
R4
R5
R6
R7
DEx4 work 19 counter_calculation 0 22 :POaOJh;NnMFa39]HoLKP3
l20
L15
V@eA1gT31d[YzcR2JIMCi70
!s100 e_H>4dF1]WKM[lY06Ed1b0
R10
33
R28
!i10b 1
R29
R30
R31
!i113 1
R15
R16
Edecode
R1
R2
R3
R4
R5
R6
R7
R0
Z32 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/decode.vhd
Z33 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/decode.vhd
l0
L9
VGB3cBlC?^JClTz_X::5K32
!s100 9K1YMG8Y9Lng_Ne1>3RaX0
R10
33
R11
!i10b 1
R12
Z34 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/decode.vhd|
Z35 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/decode.vhd|
!i113 1
R15
R16
Adecode_arch
R2
R3
R4
R5
R6
R7
DEx4 work 6 decode 0 22 GB3cBlC?^JClTz_X::5K32
l43
L29
VQlK[o@J8e^Ok@VG>2L_411
!s100 3n<R9D;ZL0idn5n8z[SJJ2
R10
33
R11
!i10b 1
R12
R34
R35
!i113 1
R15
R16
Eexecute
Z36 w1512502177
R2
R3
R4
R5
R6
R7
R0
Z37 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/execute.vhd
Z38 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/execute.vhd
l0
L9
V9hOP^]470ATF]5mMme4Oj1
!s100 PHdg623H;z2A4mj<dcbGM1
R10
33
R20
!i10b 1
R21
Z39 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/execute.vhd|
Z40 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/execute.vhd|
!i113 1
R15
R16
Aexecute_arch
R2
R3
R4
R5
R6
R7
DEx4 work 7 execute 0 22 9hOP^]470ATF]5mMme4Oj1
l51
L27
V442;FbNijPP4Rmm4zOF0c3
!s100 YbCkJZEWW46bhAM5EE[Sf2
R10
33
R20
!i10b 1
R21
R39
R40
!i113 1
R15
R16
Efetch
Z41 w1512501140
R2
R3
R4
R5
R6
R7
R0
Z42 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/fetch.vhd
Z43 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/fetch.vhd
l0
L9
V9f1VY;<[Fdf?PC_fT6MDT3
!s100 QRfDNj3==N7mSXiOIgIJh0
R10
33
Z44 !s110 1512501848
!i10b 1
Z45 !s108 1512501848.000000
Z46 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/fetch.vhd|
Z47 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/fetch.vhd|
!i113 1
R15
R16
Afetch_arch
R2
R3
R4
R5
R6
R7
DEx4 work 5 fetch 0 22 9f1VY;<[Fdf?PC_fT6MDT3
l25
L20
V=MjM0^TohV0VXHheD_Q3o1
!s100 [?0WW92AmnG^lS5_6CNHZ0
R10
33
R44
!i10b 1
R45
R46
R47
!i113 1
R15
R16
Ememory_access
R41
R2
R3
R4
R5
R6
R7
R0
Z48 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/memory_access.vhd
Z49 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/memory_access.vhd
l0
L9
V=CV69Wdcn7W;YiYIf0L5M0
!s100 9Az6P=>7YhNZaAElbM;Qh1
R10
33
R44
!i10b 1
R45
Z50 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/memory_access.vhd|
Z51 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/memory_access.vhd|
!i113 1
R15
R16
Amemory_access_arch
R2
R3
R4
R5
R6
R7
DEx4 work 13 memory_access 0 22 =CV69Wdcn7W;YiYIf0L5M0
l28
L22
V[_AHK88T]A_egK>5lnIhP0
!s100 TzjKIcXd453Ri3A;Q8ioR1
R10
33
R44
!i10b 1
R45
R50
R51
!i113 1
R15
R16
Eregisterfile
R1
R2
R3
R4
R5
R6
R7
R0
Z52 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd
Z53 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd
l0
L9
V1L<hIm:I5OB<l6U62fQ_C0
!s100 PGCH^F?7EWaf6_`TbecFl2
R10
33
R11
!i10b 1
R12
Z54 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd|
Z55 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd|
!i113 1
R15
R16
Aregisterfile_arch
R2
R3
R4
R5
R6
R7
DEx4 work 12 registerfile 0 22 1L<hIm:I5OB<l6U62fQ_C0
l24
L20
VoEahZ`8d^R5P`g?C4gIol3
!s100 ;g7Rla4?olj3?VWWnF81@0
R10
33
R11
!i10b 1
R12
R54
R55
!i113 1
R15
R16
Priscv_core_config
R3
R4
R5
R6
R7
w1512499568
R0
8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd
F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd
l0
L6
Vibb;>MinE;hYh^5oW>F5z1
!s100 [K[gA9JM=kIJSz<kLefkR0
R10
33
R11
!i10b 1
R12
!s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd|
!s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd|
!i113 1
R15
R16
Ewriteback
R1
R2
R3
R4
R5
R6
R7
R0
Z56 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/writeback.vhd
Z57 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/writeback.vhd
l0
L9
VViVd;13jz1UVWUQl9zo_m0
!s100 EnS;AD^lb493keRoTUf5Y3
R10
33
R11
!i10b 1
R12
Z58 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/writeback.vhd|
Z59 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/writeback.vhd|
!i113 1
R15
R16
Awriteback_arch
R2
R3
R4
R5
R6
R7
DEx4 work 9 writeback 0 22 ViVd;13jz1UVWUQl9zo_m0
l23
L22
V=hgKNgSXT=0O16HP?3[FM3
!s100 N8RCO7K[mMI5a=FaFoo^a3
R10
33
R11
!i10b 1
R12
R58
R59
!i113 1
R15
R16
