// Seed: 995534762
module module_0 (
    output supply1 id_0,
    input tri id_1,
    output supply0 id_2
);
  wire id_4;
  assign module_1.id_0 = 0;
  assign id_2 = id_1;
  always @(posedge id_4 or posedge 1 - id_4) $signed(72);
  ;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    output supply0 id_2,
    output supply1 id_3,
    input supply0 id_4,
    output wor id_5,
    output wire id_6,
    output wand id_7,
    output supply1 id_8
);
  always @(posedge -1) begin : LABEL_0
    wait (id_4.id_4);
  end
  module_0 modCall_1 (
      id_3,
      id_0,
      id_1
  );
endmodule
