Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Aug  2 15:12:51 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -file ./report/operator_int_div5_timing_routed.rpt
| Design       : operator_int_div5
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     19.343        0.000                      0                   54        0.194        0.000                      0                   54       12.100        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             19.343        0.000                      0                   54        0.194        0.000                      0                   54       12.100        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack       19.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.343ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_V_ret3_3_i_i_reg_317_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (ap_clk rise@25.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.571ns  (logic 0.797ns (14.305%)  route 4.774ns (85.695%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 25.638 - 25.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.672     0.672    ap_clk
    SLICE_X28Y55         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  ap_CS_fsm_reg[1]/Q
                         net (fo=26, routed)          1.216     2.134    ap_done
    SLICE_X27Y53         LUT2 (Prop_lut2_I1_O)        0.169     2.303 r  ap_return[15]_INST_0_i_2/O
                         net (fo=4, routed)           0.591     2.894    r_in_V[1]
    SLICE_X24Y53         LUT6 (Prop_lut6_I1_O)        0.170     3.064 r  ap_return[14]_INST_0_i_3/O
                         net (fo=6, routed)           0.582     3.646    grp_lut_div5_chunk_fu_68_ap_return_1[0]
    SLICE_X25Y54         LUT6 (Prop_lut6_I2_O)        0.053     3.699 r  ap_return[11]_INST_0_i_2/O
                         net (fo=6, routed)           0.693     4.392    grp_lut_div5_chunk_fu_75_ap_return_1[1]
    SLICE_X26Y55         LUT6 (Prop_lut6_I1_O)        0.053     4.445 r  ap_return[8]_INST_0_i_3/O
                         net (fo=6, routed)           0.726     5.171    grp_lut_div5_chunk_fu_81_ap_return_1[0]
    SLICE_X26Y54         LUT6 (Prop_lut6_I2_O)        0.053     5.224 r  ap_return[5]_INST_0_i_2/O
                         net (fo=6, routed)           0.587     5.811    grp_lut_div5_chunk_fu_87_ap_return_1[1]
    SLICE_X28Y54         LUT6 (Prop_lut6_I1_O)        0.053     5.864 r  ap_return[2]_INST_0_i_2/O
                         net (fo=4, routed)           0.379     6.243    grp_lut_div5_chunk_fu_93_ap_return_1[1]
    SLICE_X27Y53         FDRE                                         r  r_V_ret3_3_i_i_reg_317_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    25.000    25.000 r  
                                                      0.000    25.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.638    25.638    ap_clk
    SLICE_X27Y53         FDRE                                         r  r_V_ret3_3_i_i_reg_317_reg[1]/C
                         clock pessimism              0.000    25.638    
                         clock uncertainty           -0.035    25.603    
    SLICE_X27Y53         FDRE (Setup_fdre_C_D)       -0.017    25.586    r_V_ret3_3_i_i_reg_317_reg[1]
  -------------------------------------------------------------------
                         required time                         25.586    
                         arrival time                          -6.243    
  -------------------------------------------------------------------
                         slack                                 19.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 p_Result_19_4_i_i_reg_322_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tmp_reg_292_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.128ns (47.467%)  route 0.142ns (52.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.283     0.283    ap_clk
    SLICE_X26Y53         FDRE                                         r  p_Result_19_4_i_i_reg_322_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y53         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Result_19_4_i_i_reg_322_reg[2]/Q
                         net (fo=3, routed)           0.142     0.525    p_Result_19_4_i_i_reg_322[2]
    SLICE_X27Y53         LUT6 (Prop_lut6_I5_O)        0.028     0.553 r  ap_return[16]_INST_0/O
                         net (fo=1, routed)           0.000     0.553    ap_return[16]
    SLICE_X27Y53         FDRE                                         r  tmp_reg_292_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.298     0.298    ap_clk
    SLICE_X27Y53         FDRE                                         r  tmp_reg_292_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X27Y53         FDRE (Hold_fdre_C_D)         0.061     0.359    tmp_reg_292_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.553    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.750         25.000      24.250     SLICE_X28Y55  ap_CS_fsm_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         12.500      12.100     SLICE_X28Y55  ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         12.500      12.150     SLICE_X28Y55  ap_CS_fsm_reg[0]/C



