<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v</a>
defines: 
time_elapsed: 0.205s
ram usage: 11500 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter_tb.v</a>
module arbiter (
	clk,
	rst,
	req3,
	req2,
	req1,
	req0,
	gnt3,
	gnt2,
	gnt1,
	gnt0
);
	input clk;
	input rst;
	input req3;
	input req2;
	input req1;
	input req0;
	output gnt3;
	output gnt2;
	output gnt1;
	output gnt0;
	wire [1:0] gnt;
	wire comreq;
	wire beg;
	wire [1:0] lgnt;
	wire lcomreq;
	reg lgnt0;
	reg lgnt1;
	reg lgnt2;
	reg lgnt3;
	reg lasmask;
	reg lmask0;
	reg lmask1;
	reg ledge;
	always @(posedge clk)
		if (rst) begin
			lgnt0 &lt;= 0;
			lgnt1 &lt;= 0;
			lgnt2 &lt;= 0;
			lgnt3 &lt;= 0;
		end
		else begin
			lgnt0 &lt;= (((((((((~lcomreq &amp; ~lmask1) &amp; ~lmask0) &amp; ~req3) &amp; ~req2) &amp; ~req1) &amp; req0) | (((((~lcomreq &amp; ~lmask1) &amp; lmask0) &amp; ~req3) &amp; ~req2) &amp; req0)) | ((((~lcomreq &amp; lmask1) &amp; ~lmask0) &amp; ~req3) &amp; req0)) | (((~lcomreq &amp; lmask1) &amp; lmask0) &amp; req0)) | (lcomreq &amp; lgnt0);
			lgnt1 &lt;= ((((((~lcomreq &amp; ~lmask1) &amp; ~lmask0) &amp; req1) | ((((((~lcomreq &amp; ~lmask1) &amp; lmask0) &amp; ~req3) &amp; ~req2) &amp; req1) &amp; ~req0)) | (((((~lcomreq &amp; lmask1) &amp; ~lmask0) &amp; ~req3) &amp; req1) &amp; ~req0)) | ((((~lcomreq &amp; lmask1) &amp; lmask0) &amp; req1) &amp; ~req0)) | (lcomreq &amp; lgnt1);
			lgnt2 &lt;= (((((((~lcomreq &amp; ~lmask1) &amp; ~lmask0) &amp; req2) &amp; ~req1) | (((~lcomreq &amp; ~lmask1) &amp; lmask0) &amp; req2)) | ((((((~lcomreq &amp; lmask1) &amp; ~lmask0) &amp; ~req3) &amp; req2) &amp; ~req1) &amp; ~req0)) | (((((~lcomreq &amp; lmask1) &amp; lmask0) &amp; req2) &amp; ~req1) &amp; ~req0)) | (lcomreq &amp; lgnt2);
			lgnt3 &lt;= ((((((((~lcomreq &amp; ~lmask1) &amp; ~lmask0) &amp; req3) &amp; ~req2) &amp; ~req1) | ((((~lcomreq &amp; ~lmask1) &amp; lmask0) &amp; req3) &amp; ~req2)) | (((~lcomreq &amp; lmask1) &amp; ~lmask0) &amp; req3)) | ((((((~lcomreq &amp; lmask1) &amp; lmask0) &amp; req3) &amp; ~req2) &amp; ~req1) &amp; ~req0)) | (lcomreq &amp; lgnt3);
		end
	assign beg = (((req3 | req2) | req1) | req0) &amp; ~lcomreq;
	always @(posedge clk) begin
		lasmask &lt;= (beg &amp; ~ledge) &amp; ~lasmask;
		ledge &lt;= ((beg &amp; ~ledge) &amp; lasmask) | ((beg &amp; ledge) &amp; ~lasmask);
	end
	assign lcomreq = (((req3 &amp; lgnt3) | (req2 &amp; lgnt2)) | (req1 &amp; lgnt1)) | (req0 &amp; lgnt0);
	assign lgnt = {lgnt3 | lgnt2, lgnt3 | lgnt1};
	always @(posedge clk)
		if (rst) begin
			lmask1 &lt;= 0;
			lmask0 &lt;= 0;
		end
		else if (lasmask) begin
			lmask1 &lt;= lgnt[1];
			lmask0 &lt;= lgnt[0];
		end
		else begin
			lmask1 &lt;= lmask1;
			lmask0 &lt;= lmask0;
		end
	assign comreq = lcomreq;
	assign gnt = lgnt;
	assign gnt3 = lgnt3;
	assign gnt2 = lgnt2;
	assign gnt1 = lgnt1;
	assign gnt0 = lgnt0;
endmodule
module top;
	reg clk;
	reg rst;
	reg req3;
	reg req2;
	reg req1;
	reg req0;
	wire gnt3;
	wire gnt2;
	wire gnt1;
	wire gnt0;
	always #(1) clk = ~clk;
	initial begin
		$dumpfile(&#34;arbiter.vcd&#34;);
		$dumpvars;
		clk = 0;
		rst = 1;
		req0 = 0;
		req1 = 0;
		req2 = 0;
		req3 = 0;
		#(10) rst = 0;
		repeat (1) @(posedge clk)
			;
		req0 &lt;= 1;
		repeat (1) @(posedge clk)
			;
		req0 &lt;= 0;
		repeat (1) @(posedge clk)
			;
		req0 &lt;= 1;
		req1 &lt;= 1;
		repeat (1) @(posedge clk)
			;
		req2 &lt;= 1;
		req1 &lt;= 0;
		repeat (1) @(posedge clk)
			;
		req3 &lt;= 1;
		req2 &lt;= 0;
		repeat (1) @(posedge clk)
			;
		req3 &lt;= 0;
		repeat (1) @(posedge clk)
			;
		req0 &lt;= 0;
		repeat (1) @(posedge clk)
			;
		#(10)
			$finish;
	end
	arbiter U(
		clk,
		rst,
		req3,
		req2,
		req1,
		req0,
		gnt3,
		gnt2,
		gnt1,
		gnt0
	);
endmodule

</pre>
</body>