// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "12/03/2017 20:00:01"

// 
// Device: Altera EP4CE115F29I7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module nstalls_count (
	nstalls,
	clk,
	stall_bit,
	adder_mux_out);
input 	[2:0] nstalls;
input 	clk;
input 	stall_bit;
output 	[2:0] adder_mux_out;

// Design Ports Information
// adder_mux_out[0]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adder_mux_out[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adder_mux_out[2]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nstalls[0]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nstalls[1]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nstalls[2]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stall_bit	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("test_v.sdo");
// synopsys translate_on

wire \adder_mux_out[0]~output_o ;
wire \adder_mux_out[1]~output_o ;
wire \adder_mux_out[2]~output_o ;
wire \stall_bit~input_o ;
wire \mux_select~feeder_combout ;
wire \mux_select~q ;
wire \nstalls[0]~input_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \dreg|dout[0]~0_combout ;
wire \mux1_1|output[0]~0_combout ;
wire \nstalls[1]~input_o ;
wire \Add0~5_combout ;
wire \mux1_1|output[1]~1_combout ;
wire \nstalls[2]~input_o ;
wire \Add0~4_combout ;
wire \mux1_1|output[2]~2_combout ;
wire [2:0] \dreg|dout ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \adder_mux_out[0]~output (
	.i(\mux1_1|output[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\adder_mux_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \adder_mux_out[0]~output .bus_hold = "false";
defparam \adder_mux_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \adder_mux_out[1]~output (
	.i(\mux1_1|output[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\adder_mux_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \adder_mux_out[1]~output .bus_hold = "false";
defparam \adder_mux_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \adder_mux_out[2]~output (
	.i(\mux1_1|output[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\adder_mux_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \adder_mux_out[2]~output .bus_hold = "false";
defparam \adder_mux_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X25_Y73_N22
cycloneive_io_ibuf \stall_bit~input (
	.i(stall_bit),
	.ibar(gnd),
	.o(\stall_bit~input_o ));
// synopsys translate_off
defparam \stall_bit~input .bus_hold = "false";
defparam \stall_bit~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y72_N22
cycloneive_lcell_comb \mux_select~feeder (
// Equation(s):
// \mux_select~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mux_select~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mux_select~feeder .lut_mask = 16'hFFFF;
defparam \mux_select~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y72_N23
dffeas mux_select(
	.clk(\stall_bit~input_o ),
	.d(\mux_select~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mux_select~q ),
	.prn(vcc));
// synopsys translate_off
defparam mux_select.is_wysiwyg = "true";
defparam mux_select.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y73_N22
cycloneive_io_ibuf \nstalls[0]~input (
	.i(nstalls[0]),
	.ibar(gnd),
	.o(\nstalls[0]~input_o ));
// synopsys translate_off
defparam \nstalls[0]~input .bus_hold = "false";
defparam \nstalls[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y72_N16
cycloneive_lcell_comb \dreg|dout[0]~0 (
// Equation(s):
// \dreg|dout[0]~0_combout  = !\mux1_1|output[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux1_1|output[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dreg|dout[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dreg|dout[0]~0 .lut_mask = 16'h0F0F;
defparam \dreg|dout[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y72_N17
dffeas \dreg|dout[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dreg|dout[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dreg|dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dreg|dout[0] .is_wysiwyg = "true";
defparam \dreg|dout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y72_N8
cycloneive_lcell_comb \mux1_1|output[0]~0 (
// Equation(s):
// \mux1_1|output[0]~0_combout  = (\mux_select~q  & (\nstalls[0]~input_o )) # (!\mux_select~q  & ((\dreg|dout [0])))

	.dataa(gnd),
	.datab(\mux_select~q ),
	.datac(\nstalls[0]~input_o ),
	.datad(\dreg|dout [0]),
	.cin(gnd),
	.combout(\mux1_1|output[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux1_1|output[0]~0 .lut_mask = 16'hF3C0;
defparam \mux1_1|output[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y73_N15
cycloneive_io_ibuf \nstalls[1]~input (
	.i(nstalls[1]),
	.ibar(gnd),
	.o(\nstalls[1]~input_o ));
// synopsys translate_off
defparam \nstalls[1]~input .bus_hold = "false";
defparam \nstalls[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y72_N18
cycloneive_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_combout  = \mux1_1|output[1]~1_combout  $ (((\mux_select~q  & (\nstalls[0]~input_o )) # (!\mux_select~q  & ((\dreg|dout [0])))))

	.dataa(\nstalls[0]~input_o ),
	.datab(\mux1_1|output[1]~1_combout ),
	.datac(\mux_select~q ),
	.datad(\dreg|dout [0]),
	.cin(gnd),
	.combout(\Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~5 .lut_mask = 16'h636C;
defparam \Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y72_N19
dffeas \dreg|dout[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dreg|dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dreg|dout[1] .is_wysiwyg = "true";
defparam \dreg|dout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y72_N28
cycloneive_lcell_comb \mux1_1|output[1]~1 (
// Equation(s):
// \mux1_1|output[1]~1_combout  = (\mux_select~q  & (\nstalls[1]~input_o )) # (!\mux_select~q  & ((\dreg|dout [1])))

	.dataa(gnd),
	.datab(\mux_select~q ),
	.datac(\nstalls[1]~input_o ),
	.datad(\dreg|dout [1]),
	.cin(gnd),
	.combout(\mux1_1|output[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux1_1|output[1]~1 .lut_mask = 16'hF3C0;
defparam \mux1_1|output[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X25_Y73_N15
cycloneive_io_ibuf \nstalls[2]~input (
	.i(nstalls[2]),
	.ibar(gnd),
	.o(\nstalls[2]~input_o ));
// synopsys translate_off
defparam \nstalls[2]~input .bus_hold = "false";
defparam \nstalls[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y72_N6
cycloneive_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = \mux1_1|output[2]~2_combout  $ (((\mux1_1|output[0]~0_combout  & \mux1_1|output[1]~1_combout )))

	.dataa(\mux1_1|output[0]~0_combout ),
	.datab(\mux1_1|output[1]~1_combout ),
	.datac(\mux1_1|output[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'h7878;
defparam \Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y72_N7
dffeas \dreg|dout[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dreg|dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dreg|dout[2] .is_wysiwyg = "true";
defparam \dreg|dout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y72_N20
cycloneive_lcell_comb \mux1_1|output[2]~2 (
// Equation(s):
// \mux1_1|output[2]~2_combout  = (\mux_select~q  & (\nstalls[2]~input_o )) # (!\mux_select~q  & ((\dreg|dout [2])))

	.dataa(gnd),
	.datab(\mux_select~q ),
	.datac(\nstalls[2]~input_o ),
	.datad(\dreg|dout [2]),
	.cin(gnd),
	.combout(\mux1_1|output[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux1_1|output[2]~2 .lut_mask = 16'hF3C0;
defparam \mux1_1|output[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

assign adder_mux_out[0] = \adder_mux_out[0]~output_o ;

assign adder_mux_out[1] = \adder_mux_out[1]~output_o ;

assign adder_mux_out[2] = \adder_mux_out[2]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
