{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528315358184 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528315358184 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun  6 17:02:37 2018 " "Processing started: Wed Jun  6 17:02:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528315358184 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315358184 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315358184 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1528315358239 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315358870 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315358870 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315358986 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315358986 ""}
{ "Info" "ISTA_SDC_FOUND" "adderchain.sdc " "Reading SDC File: 'adderchain.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315361477 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "adderchain.sdc 2 clk2x port " "Ignored filter at adderchain.sdc(2): clk2x could not be matched with a port" {  } { { "/home/leandro/makethemsuffer/scaling/adderchain/pipeline3/adderchain.sdc" "" { Text "/home/leandro/makethemsuffer/scaling/adderchain/pipeline3/adderchain.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315361502 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock adderchain.sdc 2 Argument <targets> is an empty collection " "Ignored create_clock at adderchain.sdc(2): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 1 -name clk2x \[get_ports clk2x\] " "create_clock -period 1 -name clk2x \[get_ports clk2x\]" {  } { { "/home/leandro/makethemsuffer/scaling/adderchain/pipeline3/adderchain.sdc" "" { Text "/home/leandro/makethemsuffer/scaling/adderchain/pipeline3/adderchain.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1528315361502 ""}  } { { "/home/leandro/makethemsuffer/scaling/adderchain/pipeline3/adderchain.sdc" "" { Text "/home/leandro/makethemsuffer/scaling/adderchain/pipeline3/adderchain.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315361502 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "adderchain.sdc 3 OSC_50_BANK2 port " "Ignored filter at adderchain.sdc(3): OSC_50_BANK2 could not be matched with a port" {  } { { "/home/leandro/makethemsuffer/scaling/adderchain/pipeline3/adderchain.sdc" "" { Text "/home/leandro/makethemsuffer/scaling/adderchain/pipeline3/adderchain.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315361503 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock adderchain.sdc 3 Argument <targets> is an empty collection " "Ignored create_clock at adderchain.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 2 -name OSC_50_BANK2 \[get_ports OSC_50_BANK2\] " "create_clock -period 2 -name OSC_50_BANK2 \[get_ports OSC_50_BANK2\]" {  } { { "/home/leandro/makethemsuffer/scaling/adderchain/pipeline3/adderchain.sdc" "" { Text "/home/leandro/makethemsuffer/scaling/adderchain/pipeline3/adderchain.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1528315361503 ""}  } { { "/home/leandro/makethemsuffer/scaling/adderchain/pipeline3/adderchain.sdc" "" { Text "/home/leandro/makethemsuffer/scaling/adderchain/pipeline3/adderchain.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315361503 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315361503 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315361592 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1528315361593 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 85C Model" {  } {  } 0 0 "Analyzing Slow 900mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528315361605 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528315363196 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315363196 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.917 " "Worst-case setup slack is -2.917" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315363197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315363197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.917           -4167.383 clk  " "   -2.917           -4167.383 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315363197 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315363197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.117 " "Worst-case hold slack is 0.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315363283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315363283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 clk  " "    0.117               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315363283 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315363283 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315363284 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315363285 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.183 " "Worst-case minimum pulse width slack is 0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315363289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315363289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 clk  " "    0.183               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315363289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315363289 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.917 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.917" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363406 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315363406 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -2.917 (VIOLATED) " "Path #1: Setup slack is -2.917 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|loop_1_ii_state.000001 " "From Node    : main:main_inst\|loop_1_ii_state.000001" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : memory_controller:memory_controller_inst\|ram_dual_port:g\|altsyncram:ram_rtl_0\|altsyncram_hr22:auto_generated\|ram_block1a20~portb_we_reg " "To Node      : memory_controller:memory_controller_inst\|ram_dual_port:g\|altsyncram:ram_rtl_0\|altsyncram_hr22:auto_generated\|ram_block1a20~portb_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.307      2.307  R                    clock network delay " "     2.307      2.307  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.307      0.000     uTco              main:main_inst\|loop_1_ii_state.000001 " "     2.307      0.000     uTco              main:main_inst\|loop_1_ii_state.000001" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.307      0.000 FF  CELL  High Speed  main_inst\|loop_1_ii_state.000001\|q " "     2.307      0.000 FF  CELL  High Speed  main_inst\|loop_1_ii_state.000001\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.815      0.508 FF    IC  High Speed  main_inst\|always514~33\|datad " "     2.815      0.508 FF    IC  High Speed  main_inst\|always514~33\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.932      0.117 FF  CELL  High Speed  main_inst\|always514~33\|combout " "     2.932      0.117 FF  CELL  High Speed  main_inst\|always514~33\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.563      0.631 FF    IC  High Speed  main_inst\|memory_controller_address_b\[30\]~256\|dataf " "     3.563      0.631 FF    IC  High Speed  main_inst\|memory_controller_address_b\[30\]~256\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.607      0.044 FR  CELL  High Speed  main_inst\|memory_controller_address_b\[30\]~256\|combout " "     3.607      0.044 FR  CELL  High Speed  main_inst\|memory_controller_address_b\[30\]~256\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.087      0.480 RR    IC  High Speed  main_inst\|memory_controller_address_b\[30\]~82\|datae " "     4.087      0.480 RR    IC  High Speed  main_inst\|memory_controller_address_b\[30\]~82\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.172      0.085 RR  CELL  High Speed  main_inst\|memory_controller_address_b\[30\]~82\|combout " "     4.172      0.085 RR  CELL  High Speed  main_inst\|memory_controller_address_b\[30\]~82\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.270      0.098 RR    IC  High Speed  main_inst\|memory_controller_address_b\[30\]~83\|datae " "     4.270      0.098 RR    IC  High Speed  main_inst\|memory_controller_address_b\[30\]~83\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.354      0.084 RR  CELL  High Speed  main_inst\|memory_controller_address_b\[30\]~83\|combout " "     4.354      0.084 RR  CELL  High Speed  main_inst\|memory_controller_address_b\[30\]~83\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.005      0.651 RR    IC  High Speed  memory_controller_inst\|Equal13~2\|datad " "     5.005      0.651 RR    IC  High Speed  memory_controller_inst\|Equal13~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.143      0.138 RF  CELL  High Speed  memory_controller_inst\|Equal13~2\|combout " "     5.143      0.138 RF  CELL  High Speed  memory_controller_inst\|Equal13~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.705      0.562 FF    IC  High Speed  memory_controller_inst\|g_write_enable_b\|dataa " "     5.705      0.562 FF    IC  High Speed  memory_controller_inst\|g_write_enable_b\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.926      0.221 FF  CELL  High Speed  memory_controller_inst\|g_write_enable_b\|combout " "     5.926      0.221 FF  CELL  High Speed  memory_controller_inst\|g_write_enable_b\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.724      0.798 FF    IC  High Speed  memory_controller_inst\|g\|ram_rtl_0\|auto_generated\|ram_block1a20\|portbwe " "     6.724      0.798 FF    IC  High Speed  memory_controller_inst\|g\|ram_rtl_0\|auto_generated\|ram_block1a20\|portbwe" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.580      0.856 FF  CELL  High Speed  memory_controller:memory_controller_inst\|ram_dual_port:g\|altsyncram:ram_rtl_0\|altsyncram_hr22:auto_generated\|ram_block1a20~portb_we_reg " "     7.580      0.856 FF  CELL  High Speed  memory_controller:memory_controller_inst\|ram_dual_port:g\|altsyncram:ram_rtl_0\|altsyncram_hr22:auto_generated\|ram_block1a20~portb_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.000      2.000                       latch edge time " "     2.000      2.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.693      2.693  R                    clock network delay " "     4.693      2.693  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.663     -0.030                       clock uncertainty " "     4.663     -0.030                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.663      0.000     uTsu              memory_controller:memory_controller_inst\|ram_dual_port:g\|altsyncram:ram_rtl_0\|altsyncram_hr22:auto_generated\|ram_block1a20~portb_we_reg " "     4.663      0.000     uTsu              memory_controller:memory_controller_inst\|ram_dual_port:g\|altsyncram:ram_rtl_0\|altsyncram_hr22:auto_generated\|ram_block1a20~portb_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.580 " "Data Arrival Time  :     7.580" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.663 " "Data Required Time :     4.663" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -2.917 (VIOLATED) " "Slack              :    -2.917 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363406 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315363406 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.117 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.117" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363473 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315363473 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.117  " "Path #1: Hold slack is 0.117 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|main_1_66_reg_stage0\[18\] " "From Node    : main:main_inst\|main_1_66_reg_stage0\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : main:main_inst\|main_1_69_reg_stage0\[20\] " "To Node      : main:main_inst\|main_1_69_reg_stage0\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.885      1.885  R                    clock network delay " "     1.885      1.885  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.885      0.000     uTco              main:main_inst\|main_1_66_reg_stage0\[18\] " "     1.885      0.000     uTco              main:main_inst\|main_1_66_reg_stage0\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.885      0.000 FF  CELL  High Speed  main_inst\|main_1_66_reg_stage0\[18\]\|q " "     1.885      0.000 FF  CELL  High Speed  main_inst\|main_1_66_reg_stage0\[18\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.029      0.144 FF    IC  High Speed  main_inst\|Add96~73\|dataa " "     2.029      0.144 FF    IC  High Speed  main_inst\|Add96~73\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.285      0.256 FF  CELL  High Speed  main_inst\|Add96~73\|cout " "     2.285      0.256 FF  CELL  High Speed  main_inst\|Add96~73\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.285      0.000 FF    IC  High Speed  main_inst\|Add96~77\|cin " "     2.285      0.000 FF    IC  High Speed  main_inst\|Add96~77\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.285      0.000 FF  CELL  High Speed  main_inst\|Add96~77\|cout " "     2.285      0.000 FF  CELL  High Speed  main_inst\|Add96~77\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.285      0.000 FF    IC  High Speed  main_inst\|Add96~81\|cin " "     2.285      0.000 FF    IC  High Speed  main_inst\|Add96~81\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.389      0.104 FF  CELL  High Speed  main_inst\|Add96~81\|sumout " "     2.389      0.104 FF  CELL  High Speed  main_inst\|Add96~81\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.389      0.000 FF    IC  High Speed  main_inst\|main_1_69_reg_stage0\[20\]\|d " "     2.389      0.000 FF    IC  High Speed  main_inst\|main_1_69_reg_stage0\[20\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.487      0.098 FF  CELL  High Speed  main:main_inst\|main_1_69_reg_stage0\[20\] " "     2.487      0.098 FF  CELL  High Speed  main:main_inst\|main_1_69_reg_stage0\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.306      2.306  R                    clock network delay " "     2.306      2.306  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.214     -0.092                       clock pessimism removed " "     2.214     -0.092                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.370      0.156      uTh              main:main_inst\|main_1_69_reg_stage0\[20\] " "     2.370      0.156      uTh              main:main_inst\|main_1_69_reg_stage0\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.487 " "Data Arrival Time  :     2.487" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.370 " "Data Required Time :     2.370" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.117  " "Slack              :     0.117 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315363474 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315363474 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 0C Model" {  } {  } 0 0 "Analyzing Slow 900mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528315363475 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315363551 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315365448 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315365921 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528315366135 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315366135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.690 " "Worst-case setup slack is -2.690" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315366135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315366135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.690           -3626.324 clk  " "   -2.690           -3626.324 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315366135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315366135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.112 " "Worst-case hold slack is 0.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315366202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315366202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 clk  " "    0.112               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315366202 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315366202 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315366203 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315366204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.297 " "Worst-case minimum pulse width slack is 0.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315366207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315366207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 clk  " "    0.297               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315366207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315366207 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.690 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.690" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366315 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315366315 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -2.690 (VIOLATED) " "Path #1: Setup slack is -2.690 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|main_1_12_reg_stage0\[25\] " "From Node    : main:main_inst\|main_1_12_reg_stage0\[25\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : memory_controller:memory_controller_inst\|ram_dual_port:g\|altsyncram:ram_rtl_0\|altsyncram_hr22:auto_generated\|ram_block1a20~portb_we_reg " "To Node      : memory_controller:memory_controller_inst\|ram_dual_port:g\|altsyncram:ram_rtl_0\|altsyncram_hr22:auto_generated\|ram_block1a20~portb_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.356      2.356  R                    clock network delay " "     2.356      2.356  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.356      0.000     uTco              main:main_inst\|main_1_12_reg_stage0\[25\] " "     2.356      0.000     uTco              main:main_inst\|main_1_12_reg_stage0\[25\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.356      0.000 RR  CELL  High Speed  main_inst\|main_1_12_reg_stage0\[25\]\|q " "     2.356      0.000 RR  CELL  High Speed  main_inst\|main_1_12_reg_stage0\[25\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.712      0.356 RR    IC  High Speed  main_inst\|Add59~21\|dataf " "     2.712      0.356 RR    IC  High Speed  main_inst\|Add59~21\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.035      0.323 RR  CELL  High Speed  main_inst\|Add59~21\|cout " "     3.035      0.323 RR  CELL  High Speed  main_inst\|Add59~21\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.035      0.000 RR    IC  High Speed  main_inst\|Add59~25\|cin " "     3.035      0.000 RR    IC  High Speed  main_inst\|Add59~25\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.059      0.024 RR  CELL  High Speed  main_inst\|Add59~25\|cout " "     3.059      0.024 RR  CELL  High Speed  main_inst\|Add59~25\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.059      0.000 RR    IC  High Speed  main_inst\|Add59~17\|cin " "     3.059      0.000 RR    IC  High Speed  main_inst\|Add59~17\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.059      0.000 RR  CELL  High Speed  main_inst\|Add59~17\|cout " "     3.059      0.000 RR  CELL  High Speed  main_inst\|Add59~17\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.059      0.000 RR    IC  High Speed  main_inst\|Add59~13\|cin " "     3.059      0.000 RR    IC  High Speed  main_inst\|Add59~13\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.142      0.083 RR  CELL  High Speed  main_inst\|Add59~13\|sumout " "     3.142      0.083 RR  CELL  High Speed  main_inst\|Add59~13\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.657      0.515 RR    IC  High Speed  main_inst\|memory_controller_address_b\[30\]~256\|datae " "     3.657      0.515 RR    IC  High Speed  main_inst\|memory_controller_address_b\[30\]~256\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.744      0.087 RR  CELL  High Speed  main_inst\|memory_controller_address_b\[30\]~256\|combout " "     3.744      0.087 RR  CELL  High Speed  main_inst\|memory_controller_address_b\[30\]~256\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.191      0.447 RR    IC  High Speed  main_inst\|memory_controller_address_b\[30\]~82\|datae " "     4.191      0.447 RR    IC  High Speed  main_inst\|memory_controller_address_b\[30\]~82\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.277      0.086 RR  CELL  High Speed  main_inst\|memory_controller_address_b\[30\]~82\|combout " "     4.277      0.086 RR  CELL  High Speed  main_inst\|memory_controller_address_b\[30\]~82\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.364      0.087 RR    IC  High Speed  main_inst\|memory_controller_address_b\[30\]~83\|datae " "     4.364      0.087 RR    IC  High Speed  main_inst\|memory_controller_address_b\[30\]~83\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.449      0.085 RR  CELL  High Speed  main_inst\|memory_controller_address_b\[30\]~83\|combout " "     4.449      0.085 RR  CELL  High Speed  main_inst\|memory_controller_address_b\[30\]~83\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.060      0.611 RR    IC  High Speed  memory_controller_inst\|Equal13~2\|datad " "     5.060      0.611 RR    IC  High Speed  memory_controller_inst\|Equal13~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.202      0.142 RF  CELL  High Speed  memory_controller_inst\|Equal13~2\|combout " "     5.202      0.142 RF  CELL  High Speed  memory_controller_inst\|Equal13~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.721      0.519 FF    IC  High Speed  memory_controller_inst\|g_write_enable_b\|dataa " "     5.721      0.519 FF    IC  High Speed  memory_controller_inst\|g_write_enable_b\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.955      0.234 FF  CELL  High Speed  memory_controller_inst\|g_write_enable_b\|combout " "     5.955      0.234 FF  CELL  High Speed  memory_controller_inst\|g_write_enable_b\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.675      0.720 FF    IC  High Speed  memory_controller_inst\|g\|ram_rtl_0\|auto_generated\|ram_block1a20\|portbwe " "     6.675      0.720 FF    IC  High Speed  memory_controller_inst\|g\|ram_rtl_0\|auto_generated\|ram_block1a20\|portbwe" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.584      0.909 FF  CELL  High Speed  memory_controller:memory_controller_inst\|ram_dual_port:g\|altsyncram:ram_rtl_0\|altsyncram_hr22:auto_generated\|ram_block1a20~portb_we_reg " "     7.584      0.909 FF  CELL  High Speed  memory_controller:memory_controller_inst\|ram_dual_port:g\|altsyncram:ram_rtl_0\|altsyncram_hr22:auto_generated\|ram_block1a20~portb_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.000      2.000                       latch edge time " "     2.000      2.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.847      2.847  R                    clock network delay " "     4.847      2.847  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.924      0.077                       clock pessimism removed " "     4.924      0.077                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.894     -0.030                       clock uncertainty " "     4.894     -0.030                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.894      0.000     uTsu              memory_controller:memory_controller_inst\|ram_dual_port:g\|altsyncram:ram_rtl_0\|altsyncram_hr22:auto_generated\|ram_block1a20~portb_we_reg " "     4.894      0.000     uTsu              memory_controller:memory_controller_inst\|ram_dual_port:g\|altsyncram:ram_rtl_0\|altsyncram_hr22:auto_generated\|ram_block1a20~portb_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.584 " "Data Arrival Time  :     7.584" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.894 " "Data Required Time :     4.894" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -2.690 (VIOLATED) " "Slack              :    -2.690 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366316 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315366316 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.112 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.112" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366379 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315366379 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.112  " "Path #1: Hold slack is 0.112 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|main_1_scevgep30_reg_stage1\[23\] " "From Node    : main:main_inst\|main_1_scevgep30_reg_stage1\[23\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : main:main_inst\|main_1_scevgep30_reg_stage2\[23\] " "To Node      : main:main_inst\|main_1_scevgep30_reg_stage2\[23\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.957      1.957  R                    clock network delay " "     1.957      1.957  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.957      0.000     uTco              main:main_inst\|main_1_scevgep30_reg_stage1\[23\] " "     1.957      0.000     uTco              main:main_inst\|main_1_scevgep30_reg_stage1\[23\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.957      0.000 FF  CELL  High Speed  main_inst\|main_1_scevgep30_reg_stage1\[23\]\|q " "     1.957      0.000 FF  CELL  High Speed  main_inst\|main_1_scevgep30_reg_stage1\[23\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.347      0.390 FF    IC  High Speed  main_inst\|main_1_scevgep30_reg_stage2\[23\]\|asdata " "     2.347      0.390 FF    IC  High Speed  main_inst\|main_1_scevgep30_reg_stage2\[23\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.546      0.199 FF  CELL  High Speed  main:main_inst\|main_1_scevgep30_reg_stage2\[23\] " "     2.546      0.199 FF  CELL  High Speed  main:main_inst\|main_1_scevgep30_reg_stage2\[23\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.352      2.352  R                    clock network delay " "     2.352      2.352  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.279     -0.073                       clock pessimism removed " "     2.279     -0.073                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.434      0.155      uTh              main:main_inst\|main_1_scevgep30_reg_stage2\[23\] " "     2.434      0.155      uTh              main:main_inst\|main_1_scevgep30_reg_stage2\[23\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.546 " "Data Arrival Time  :     2.546" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.434 " "Data Required Time :     2.434" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.112  " "Slack              :     0.112 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315366380 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315366380 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 85C Model" {  } {  } 0 0 "Analyzing Fast 900mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528315366381 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315366550 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315368457 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315368914 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528315369018 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315369018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.359 " "Worst-case setup slack is -1.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315369019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315369019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.359           -1216.872 clk  " "   -1.359           -1216.872 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315369019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315369019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.006 " "Worst-case hold slack is -0.006" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315369089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315369089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.006              -0.006 clk  " "   -0.006              -0.006 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315369089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315369089 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315369090 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315369091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.025 " "Worst-case minimum pulse width slack is -0.025" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315369094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315369094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.025             -10.394 clk  " "   -0.025             -10.394 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315369094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315369094 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.359 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.359" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369203 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315369203 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -1.359 (VIOLATED) " "Path #1: Setup slack is -1.359 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|loop_1_ii_state.000001 " "From Node    : main:main_inst\|loop_1_ii_state.000001" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : memory_controller:memory_controller_inst\|ram_dual_port:g\|altsyncram:ram_rtl_0\|altsyncram_hr22:auto_generated\|ram_block1a20~portb_we_reg " "To Node      : memory_controller:memory_controller_inst\|ram_dual_port:g\|altsyncram:ram_rtl_0\|altsyncram_hr22:auto_generated\|ram_block1a20~portb_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.471      1.471  R                    clock network delay " "     1.471      1.471  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.471      0.000     uTco              main:main_inst\|loop_1_ii_state.000001 " "     1.471      0.000     uTco              main:main_inst\|loop_1_ii_state.000001" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.471      0.000 FF  CELL  High Speed  main_inst\|loop_1_ii_state.000001\|q " "     1.471      0.000 FF  CELL  High Speed  main_inst\|loop_1_ii_state.000001\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.817      0.346 FF    IC  High Speed  main_inst\|always514~33\|datad " "     1.817      0.346 FF    IC  High Speed  main_inst\|always514~33\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.887      0.070 FF  CELL  High Speed  main_inst\|always514~33\|combout " "     1.887      0.070 FF  CELL  High Speed  main_inst\|always514~33\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.317      0.430 FF    IC  High Speed  main_inst\|memory_controller_address_b\[30\]~256\|dataf " "     2.317      0.430 FF    IC  High Speed  main_inst\|memory_controller_address_b\[30\]~256\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.346      0.029 FR  CELL  High Speed  main_inst\|memory_controller_address_b\[30\]~256\|combout " "     2.346      0.029 FR  CELL  High Speed  main_inst\|memory_controller_address_b\[30\]~256\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.688      0.342 RR    IC  High Speed  main_inst\|memory_controller_address_b\[30\]~82\|datae " "     2.688      0.342 RR    IC  High Speed  main_inst\|memory_controller_address_b\[30\]~82\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.742      0.054 RR  CELL  High Speed  main_inst\|memory_controller_address_b\[30\]~82\|combout " "     2.742      0.054 RR  CELL  High Speed  main_inst\|memory_controller_address_b\[30\]~82\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.815      0.073 RR    IC  High Speed  main_inst\|memory_controller_address_b\[30\]~83\|datae " "     2.815      0.073 RR    IC  High Speed  main_inst\|memory_controller_address_b\[30\]~83\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.868      0.053 RR  CELL  High Speed  main_inst\|memory_controller_address_b\[30\]~83\|combout " "     2.868      0.053 RR  CELL  High Speed  main_inst\|memory_controller_address_b\[30\]~83\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.318      0.450 RR    IC  High Speed  memory_controller_inst\|Equal13~2\|datad " "     3.318      0.450 RR    IC  High Speed  memory_controller_inst\|Equal13~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.401      0.083 RF  CELL  High Speed  memory_controller_inst\|Equal13~2\|combout " "     3.401      0.083 RF  CELL  High Speed  memory_controller_inst\|Equal13~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.792      0.391 FF    IC  High Speed  memory_controller_inst\|g_write_enable_b\|dataa " "     3.792      0.391 FF    IC  High Speed  memory_controller_inst\|g_write_enable_b\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.919      0.127 FF  CELL  High Speed  memory_controller_inst\|g_write_enable_b\|combout " "     3.919      0.127 FF  CELL  High Speed  memory_controller_inst\|g_write_enable_b\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.486      0.567 FF    IC  High Speed  memory_controller_inst\|g\|ram_rtl_0\|auto_generated\|ram_block1a20\|portbwe " "     4.486      0.567 FF    IC  High Speed  memory_controller_inst\|g\|ram_rtl_0\|auto_generated\|ram_block1a20\|portbwe" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.981      0.495 FF  CELL  High Speed  memory_controller:memory_controller_inst\|ram_dual_port:g\|altsyncram:ram_rtl_0\|altsyncram_hr22:auto_generated\|ram_block1a20~portb_we_reg " "     4.981      0.495 FF  CELL  High Speed  memory_controller:memory_controller_inst\|ram_dual_port:g\|altsyncram:ram_rtl_0\|altsyncram_hr22:auto_generated\|ram_block1a20~portb_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.000      2.000                       latch edge time " "     2.000      2.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.652      1.652  R                    clock network delay " "     3.652      1.652  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.622     -0.030                       clock uncertainty " "     3.622     -0.030                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.622      0.000     uTsu              memory_controller:memory_controller_inst\|ram_dual_port:g\|altsyncram:ram_rtl_0\|altsyncram_hr22:auto_generated\|ram_block1a20~portb_we_reg " "     3.622      0.000     uTsu              memory_controller:memory_controller_inst\|ram_dual_port:g\|altsyncram:ram_rtl_0\|altsyncram_hr22:auto_generated\|ram_block1a20~portb_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.981 " "Data Arrival Time  :     4.981" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.622 " "Data Required Time :     3.622" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -1.359 (VIOLATED) " "Slack              :    -1.359 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369203 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315369203 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (1 violated).  Worst case slack is -0.006 " "Report Timing: Found 1 hold paths (1 violated).  Worst case slack is -0.006" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369267 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315369267 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is -0.006 (VIOLATED) " "Path #1: Hold slack is -0.006 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|main_1_66_reg_stage0\[18\] " "From Node    : main:main_inst\|main_1_66_reg_stage0\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : main:main_inst\|main_1_69_reg_stage0\[20\] " "To Node      : main:main_inst\|main_1_69_reg_stage0\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.111      1.111  R                    clock network delay " "     1.111      1.111  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.111      0.000     uTco              main:main_inst\|main_1_66_reg_stage0\[18\] " "     1.111      0.000     uTco              main:main_inst\|main_1_66_reg_stage0\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.111      0.000 FF  CELL  High Speed  main_inst\|main_1_66_reg_stage0\[18\]\|q " "     1.111      0.000 FF  CELL  High Speed  main_inst\|main_1_66_reg_stage0\[18\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.205      0.094 FF    IC  High Speed  main_inst\|Add96~73\|dataa " "     1.205      0.094 FF    IC  High Speed  main_inst\|Add96~73\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.350      0.145 FF  CELL  High Speed  main_inst\|Add96~73\|cout " "     1.350      0.145 FF  CELL  High Speed  main_inst\|Add96~73\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.350      0.000 FF    IC  High Speed  main_inst\|Add96~77\|cin " "     1.350      0.000 FF    IC  High Speed  main_inst\|Add96~77\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.350      0.000 FF  CELL  High Speed  main_inst\|Add96~77\|cout " "     1.350      0.000 FF  CELL  High Speed  main_inst\|Add96~77\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.350      0.000 FF    IC  High Speed  main_inst\|Add96~81\|cin " "     1.350      0.000 FF    IC  High Speed  main_inst\|Add96~81\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.417      0.067 FF  CELL  High Speed  main_inst\|Add96~81\|sumout " "     1.417      0.067 FF  CELL  High Speed  main_inst\|Add96~81\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.417      0.000 FF    IC  High Speed  main_inst\|main_1_69_reg_stage0\[20\]\|d " "     1.417      0.000 FF    IC  High Speed  main_inst\|main_1_69_reg_stage0\[20\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.473      0.056 FF  CELL  High Speed  main:main_inst\|main_1_69_reg_stage0\[20\] " "     1.473      0.056 FF  CELL  High Speed  main:main_inst\|main_1_69_reg_stage0\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.459      1.459  R                    clock network delay " "     1.459      1.459  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.398     -0.061                       clock pessimism removed " "     1.398     -0.061                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.479      0.081      uTh              main:main_inst\|main_1_69_reg_stage0\[20\] " "     1.479      0.081      uTh              main:main_inst\|main_1_69_reg_stage0\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.473 " "Data Arrival Time  :     1.473" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.479 " "Data Required Time :     1.479" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.006 (VIOLATED) " "Slack              :    -0.006 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315369267 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315369267 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 0C Model" {  } {  } 0 0 "Analyzing Fast 900mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528315369268 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315369740 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528315369835 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315369835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.116 " "Worst-case setup slack is -1.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315369836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315369836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.116            -948.020 clk  " "   -1.116            -948.020 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315369836 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315369836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.013 " "Worst-case hold slack is -0.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315369915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315369915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.013              -0.013 clk  " "   -0.013              -0.013 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315369915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315369915 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315369916 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315369917 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.029 " "Worst-case minimum pulse width slack is -0.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315369921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315369921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.029             -13.082 clk  " "   -0.029             -13.082 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315369921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315369921 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.116 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.116" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315370028 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -1.116 (VIOLATED) " "Path #1: Setup slack is -1.116 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|loop_1_valid_bit_20 " "From Node    : main:main_inst\|loop_1_valid_bit_20" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : memory_controller:memory_controller_inst\|ram_dual_port:g\|altsyncram:ram_rtl_0\|altsyncram_hr22:auto_generated\|ram_block1a20~porta_address_reg2 " "To Node      : memory_controller:memory_controller_inst\|ram_dual_port:g\|altsyncram:ram_rtl_0\|altsyncram_hr22:auto_generated\|ram_block1a20~porta_address_reg2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.358      1.358  R                    clock network delay " "     1.358      1.358  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.358      0.000     uTco              main:main_inst\|loop_1_valid_bit_20 " "     1.358      0.000     uTco              main:main_inst\|loop_1_valid_bit_20" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.358      0.000 FF  CELL  High Speed  main_inst\|loop_1_valid_bit_20\|q " "     1.358      0.000 FF  CELL  High Speed  main_inst\|loop_1_valid_bit_20\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.717      0.359 FF    IC  High Speed  main_inst\|always514~20\|dataf " "     1.717      0.359 FF    IC  High Speed  main_inst\|always514~20\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.741      0.024 FF  CELL  High Speed  main_inst\|always514~20\|combout " "     1.741      0.024 FF  CELL  High Speed  main_inst\|always514~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.149      0.408 FF    IC  High Speed  main_inst\|memory_controller_address_a\[4\]~214\|dataf " "     2.149      0.408 FF    IC  High Speed  main_inst\|memory_controller_address_a\[4\]~214\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.176      0.027 FR  CELL  High Speed  main_inst\|memory_controller_address_a\[4\]~214\|combout " "     2.176      0.027 FR  CELL  High Speed  main_inst\|memory_controller_address_a\[4\]~214\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.492      0.316 RR    IC  High Speed  main_inst\|memory_controller_address_a\[4\]~217\|datad " "     2.492      0.316 RR    IC  High Speed  main_inst\|memory_controller_address_a\[4\]~217\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.586      0.094 RF  CELL  High Speed  main_inst\|memory_controller_address_a\[4\]~217\|combout " "     2.586      0.094 RF  CELL  High Speed  main_inst\|memory_controller_address_a\[4\]~217\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.844      0.258 FF    IC  High Speed  main_inst\|memory_controller_address_a\[4\]~222\|datac " "     2.844      0.258 FF    IC  High Speed  main_inst\|memory_controller_address_a\[4\]~222\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.919      0.075 FR  CELL  High Speed  main_inst\|memory_controller_address_a\[4\]~222\|combout " "     2.919      0.075 FR  CELL  High Speed  main_inst\|memory_controller_address_a\[4\]~222\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.180      0.261 RR    IC  High Speed  main_inst\|memory_controller_address_a\[4\]~223\|dataf " "     3.180      0.261 RR    IC  High Speed  main_inst\|memory_controller_address_a\[4\]~223\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.208      0.028 RF  CELL  High Speed  main_inst\|memory_controller_address_a\[4\]~223\|combout " "     3.208      0.028 RF  CELL  High Speed  main_inst\|memory_controller_address_a\[4\]~223\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.281      0.073 FF    IC  High Speed  main_inst\|memory_controller_address_a\[4\]~238\|datab " "     3.281      0.073 FF    IC  High Speed  main_inst\|memory_controller_address_a\[4\]~238\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.417      0.136 FF  CELL  High Speed  main_inst\|memory_controller_address_a\[4\]~238\|combout " "     3.417      0.136 FF  CELL  High Speed  main_inst\|memory_controller_address_a\[4\]~238\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.738      0.321 FF    IC  High Speed  memory_controller_inst\|g_address_a\[2\]\|dataf " "     3.738      0.321 FF    IC  High Speed  memory_controller_inst\|g_address_a\[2\]\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.762      0.024 FF  CELL  High Speed  memory_controller_inst\|g_address_a\[2\]\|combout " "     3.762      0.024 FF  CELL  High Speed  memory_controller_inst\|g_address_a\[2\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.338      0.576 FF    IC       Mixed  memory_controller_inst\|g\|ram_rtl_0\|auto_generated\|ram_block1a20\|portaaddr\[2\] " "     4.338      0.576 FF    IC       Mixed  memory_controller_inst\|g\|ram_rtl_0\|auto_generated\|ram_block1a20\|portaaddr\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.410      0.072 FF  CELL  High Speed  memory_controller:memory_controller_inst\|ram_dual_port:g\|altsyncram:ram_rtl_0\|altsyncram_hr22:auto_generated\|ram_block1a20~porta_address_reg2 " "     4.410      0.072 FF  CELL  High Speed  memory_controller:memory_controller_inst\|ram_dual_port:g\|altsyncram:ram_rtl_0\|altsyncram_hr22:auto_generated\|ram_block1a20~porta_address_reg2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.000      2.000                       latch edge time " "     2.000      2.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.324      1.324  R                    clock network delay " "     3.324      1.324  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.294     -0.030                       clock uncertainty " "     3.294     -0.030                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.294      0.000     uTsu              memory_controller:memory_controller_inst\|ram_dual_port:g\|altsyncram:ram_rtl_0\|altsyncram_hr22:auto_generated\|ram_block1a20~porta_address_reg2 " "     3.294      0.000     uTsu              memory_controller:memory_controller_inst\|ram_dual_port:g\|altsyncram:ram_rtl_0\|altsyncram_hr22:auto_generated\|ram_block1a20~porta_address_reg2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.410 " "Data Arrival Time  :     4.410" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.294 " "Data Required Time :     3.294" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -1.116 (VIOLATED) " "Slack              :    -1.116 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370028 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315370028 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (1 violated).  Worst case slack is -0.013 " "Report Timing: Found 1 hold paths (1 violated).  Worst case slack is -0.013" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370091 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370091 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370091 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315370091 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is -0.013 (VIOLATED) " "Path #1: Hold slack is -0.013 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|main_1_66_reg_stage0\[18\] " "From Node    : main:main_inst\|main_1_66_reg_stage0\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : main:main_inst\|main_1_69_reg_stage0\[20\] " "To Node      : main:main_inst\|main_1_69_reg_stage0\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.057      1.057  R                    clock network delay " "     1.057      1.057  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.057      0.000     uTco              main:main_inst\|main_1_66_reg_stage0\[18\] " "     1.057      0.000     uTco              main:main_inst\|main_1_66_reg_stage0\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.057      0.000 FF  CELL  High Speed  main_inst\|main_1_66_reg_stage0\[18\]\|q " "     1.057      0.000 FF  CELL  High Speed  main_inst\|main_1_66_reg_stage0\[18\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.149      0.092 FF    IC  High Speed  main_inst\|Add96~73\|dataa " "     1.149      0.092 FF    IC  High Speed  main_inst\|Add96~73\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.296      0.147 FF  CELL  High Speed  main_inst\|Add96~73\|cout " "     1.296      0.147 FF  CELL  High Speed  main_inst\|Add96~73\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.296      0.000 FF    IC  High Speed  main_inst\|Add96~77\|cin " "     1.296      0.000 FF    IC  High Speed  main_inst\|Add96~77\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.296      0.000 FF  CELL  High Speed  main_inst\|Add96~77\|cout " "     1.296      0.000 FF  CELL  High Speed  main_inst\|Add96~77\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.296      0.000 FF    IC  High Speed  main_inst\|Add96~81\|cin " "     1.296      0.000 FF    IC  High Speed  main_inst\|Add96~81\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.353      0.057 FF  CELL  High Speed  main_inst\|Add96~81\|sumout " "     1.353      0.057 FF  CELL  High Speed  main_inst\|Add96~81\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.353      0.000 FF    IC  High Speed  main_inst\|main_1_69_reg_stage0\[20\]\|d " "     1.353      0.000 FF    IC  High Speed  main_inst\|main_1_69_reg_stage0\[20\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.410      0.057 FF  CELL  High Speed  main:main_inst\|main_1_69_reg_stage0\[20\] " "     1.410      0.057 FF  CELL  High Speed  main:main_inst\|main_1_69_reg_stage0\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.391      1.391  R                    clock network delay " "     1.391      1.391  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.342     -0.049                       clock pessimism removed " "     1.342     -0.049                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.423      0.081      uTh              main:main_inst\|main_1_69_reg_stage0\[20\] " "     1.423      0.081      uTh              main:main_inst\|main_1_69_reg_stage0\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.410 " "Data Arrival Time  :     1.410" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.423 " "Data Required Time :     1.423" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.013 (VIOLATED) " "Slack              :    -0.013 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315370092 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315370092 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315371107 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315371108 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1678 " "Peak virtual memory: 1678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528315371189 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun  6 17:02:51 2018 " "Processing ended: Wed Jun  6 17:02:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528315371189 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528315371189 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528315371189 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315371189 ""}
