============================================================
  Generated by:           Genus(TM) Synthesis Solution 25.11-s095_1
  Generated on:           Dec 21 2025  04:14:22 pm
  Module:                 average
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (786 ps) Late External Delay Assertion at pin done
          Group: reg2out
     Startpoint: (R) done_reg/clk
          Clock: (R) clk
       Endpoint: (R) done
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     660                  
       Uncertainty:-     125                  
     Required Time:=    1215                  
      Launch Clock:-       0                  
         Data Path:-     429                  
             Slack:=     786                  

Exceptions/Constraints:
  output_delay             660             average.sdc_line_27_69_1   

#--------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge      Cell        Fanout Trans Delay Arrival 
#                                                             (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------
  done_reg/clk   -       -      R     (arrival)          288   250     0       0 
  done_reg/q     (u)     clk->q R     unmapped_d_flop      1     0   429     429 
  done           -       -      R     (port)               -     -     0     429 
#--------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

