wiseconnect3_sdk_3.5.0/components/device/silabs/si91x/mcu/core/chip/src/startup_si91x.o: \
 ../wiseconnect3_sdk_3.5.0/components/device/silabs/si91x/mcu/core/chip/src/startup_si91x.c \
 D:\Cat_collar\yq-catcollar-mainboard\wiseconnect3_sdk_3.5.0\components\device\silabs\si91x\mcu\core\chip\inc/system_si91x.h \
 D:\Cat_collar\yq-catcollar-mainboard\wiseconnect3_sdk_3.5.0\components\device\silabs\si91x\mcu\core\chip\inc/rsi_error.h \
 D:\Cat_collar\yq-catcollar-mainboard\wiseconnect3_sdk_3.5.0\components\device\silabs\si91x\mcu\core\config/rsi_ccp_user_config.h \
 D:\Cat_collar\yq-catcollar-mainboard\wiseconnect3_sdk_3.5.0\components\device\silabs\si91x\mcu\core\chip\inc/rsi_ps_ram_func.h \
 D:\Cat_collar\yq-catcollar-mainboard\wiseconnect3_sdk_3.5.0\components\device\silabs\si91x\mcu\core\chip\inc/si91x_device.h \
 D:\Cat_collar\yq-catcollar-mainboard\wiseconnect3_sdk_3.5.0\components\device\silabs\si91x\mcu\core\chip\inc/base_types.h \
 D:\Cat_collar\yq-catcollar-mainboard\simplicity_sdk_2025.6.0\platform\CMSIS\Core\Include/core_cm4.h \
 D:\Cat_collar\yq-catcollar-mainboard\simplicity_sdk_2025.6.0\platform\CMSIS\Core\Include/cmsis_version.h \
 D:\Cat_collar\yq-catcollar-mainboard\simplicity_sdk_2025.6.0\platform\CMSIS\Core\Include/cmsis_compiler.h \
 D:\Cat_collar\yq-catcollar-mainboard\simplicity_sdk_2025.6.0\platform\CMSIS\Core\Include/cmsis_gcc.h \
 D:\Cat_collar\yq-catcollar-mainboard\simplicity_sdk_2025.6.0\platform\CMSIS\Core\Include/mpu_armv7.h \
 D:\Cat_collar\yq-catcollar-mainboard\wiseconnect3_sdk_3.5.0\components\device\silabs\si91x\mcu\core\chip\inc/system_si91x.h \
 D:\Cat_collar\yq-catcollar-mainboard\wiseconnect3_sdk_3.5.0\components\device\silabs\si91x\mcu\core\chip\inc/si91x_mvp.h
D:\Cat_collar\yq-catcollar-mainboard\wiseconnect3_sdk_3.5.0\components\device\silabs\si91x\mcu\core\chip\inc/system_si91x.h:
D:\Cat_collar\yq-catcollar-mainboard\wiseconnect3_sdk_3.5.0\components\device\silabs\si91x\mcu\core\chip\inc/rsi_error.h:
D:\Cat_collar\yq-catcollar-mainboard\wiseconnect3_sdk_3.5.0\components\device\silabs\si91x\mcu\core\config/rsi_ccp_user_config.h:
D:\Cat_collar\yq-catcollar-mainboard\wiseconnect3_sdk_3.5.0\components\device\silabs\si91x\mcu\core\chip\inc/rsi_ps_ram_func.h:
D:\Cat_collar\yq-catcollar-mainboard\wiseconnect3_sdk_3.5.0\components\device\silabs\si91x\mcu\core\chip\inc/si91x_device.h:
D:\Cat_collar\yq-catcollar-mainboard\wiseconnect3_sdk_3.5.0\components\device\silabs\si91x\mcu\core\chip\inc/base_types.h:
D:\Cat_collar\yq-catcollar-mainboard\simplicity_sdk_2025.6.0\platform\CMSIS\Core\Include/core_cm4.h:
D:\Cat_collar\yq-catcollar-mainboard\simplicity_sdk_2025.6.0\platform\CMSIS\Core\Include/cmsis_version.h:
D:\Cat_collar\yq-catcollar-mainboard\simplicity_sdk_2025.6.0\platform\CMSIS\Core\Include/cmsis_compiler.h:
D:\Cat_collar\yq-catcollar-mainboard\simplicity_sdk_2025.6.0\platform\CMSIS\Core\Include/cmsis_gcc.h:
D:\Cat_collar\yq-catcollar-mainboard\simplicity_sdk_2025.6.0\platform\CMSIS\Core\Include/mpu_armv7.h:
D:\Cat_collar\yq-catcollar-mainboard\wiseconnect3_sdk_3.5.0\components\device\silabs\si91x\mcu\core\chip\inc/system_si91x.h:
D:\Cat_collar\yq-catcollar-mainboard\wiseconnect3_sdk_3.5.0\components\device\silabs\si91x\mcu\core\chip\inc/si91x_mvp.h:
