/*
 * Copyright (C) 2022-2024, Xiaohua Semiconductor Co., Ltd.
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_INTERRUPT_CONTROLLER_HC32F460_INTC_H_
#define ZEPHYR_INCLUDE_DT_BINDINGS_INTERRUPT_CONTROLLER_HC32F460_INTC_H_

/**
 * @brief INTC Interrupt Number Definition
 */
#define INTC_IRQ_INT000                 (0)
#define INTC_IRQ_INT001                 (1)
#define INTC_IRQ_INT002                 (2)
#define INTC_IRQ_INT003                 (3)
#define INTC_IRQ_INT004                 (4)
#define INTC_IRQ_INT005                 (5)
#define INTC_IRQ_INT006                 (6)
#define INTC_IRQ_INT007                 (7)
#define INTC_IRQ_INT008                 (8)
#define INTC_IRQ_INT009                 (9)
#define INTC_IRQ_INT010                 (10)
#define INTC_IRQ_INT011                 (11)
#define INTC_IRQ_INT012                 (12)
#define INTC_IRQ_INT013                 (13)
#define INTC_IRQ_INT014                 (14)
#define INTC_IRQ_INT015                 (15)
#define INTC_IRQ_INT016                 (16)
#define INTC_IRQ_INT017                 (17)
#define INTC_IRQ_INT018                 (18)
#define INTC_IRQ_INT019                 (19)
#define INTC_IRQ_INT020                 (20)
#define INTC_IRQ_INT021                 (21)
#define INTC_IRQ_INT022                 (22)
#define INTC_IRQ_INT023                 (23)
#define INTC_IRQ_INT024                 (24)
#define INTC_IRQ_INT025                 (25)
#define INTC_IRQ_INT026                 (26)
#define INTC_IRQ_INT027                 (27)
#define INTC_IRQ_INT028                 (28)
#define INTC_IRQ_INT029                 (29)
#define INTC_IRQ_INT030                 (30)
#define INTC_IRQ_INT031                 (31)
#define INTC_IRQ_INT032                 (32)
#define INTC_IRQ_INT033                 (33)
#define INTC_IRQ_INT034                 (34)
#define INTC_IRQ_INT035                 (35)
#define INTC_IRQ_INT036                 (36)
#define INTC_IRQ_INT037                 (37)
#define INTC_IRQ_INT038                 (38)
#define INTC_IRQ_INT039                 (39)
#define INTC_IRQ_INT040                 (40)
#define INTC_IRQ_INT041                 (41)
#define INTC_IRQ_INT042                 (42)
#define INTC_IRQ_INT043                 (43)
#define INTC_IRQ_INT044                 (44)
#define INTC_IRQ_INT045                 (45)
#define INTC_IRQ_INT046                 (46)
#define INTC_IRQ_INT047                 (47)
#define INTC_IRQ_INT048                 (48)
#define INTC_IRQ_INT049                 (49)
#define INTC_IRQ_INT050                 (50)
#define INTC_IRQ_INT051                 (51)
#define INTC_IRQ_INT052                 (52)
#define INTC_IRQ_INT053                 (53)
#define INTC_IRQ_INT054                 (54)
#define INTC_IRQ_INT055                 (55)
#define INTC_IRQ_INT056                 (56)
#define INTC_IRQ_INT057                 (57)
#define INTC_IRQ_INT058                 (58)
#define INTC_IRQ_INT059                 (59)
#define INTC_IRQ_INT060                 (60)
#define INTC_IRQ_INT061                 (61)
#define INTC_IRQ_INT062                 (62)
#define INTC_IRQ_INT063                 (63)
#define INTC_IRQ_INT064                 (64)
#define INTC_IRQ_INT065                 (65)
#define INTC_IRQ_INT066                 (66)
#define INTC_IRQ_INT067                 (67)
#define INTC_IRQ_INT068                 (68)
#define INTC_IRQ_INT069                 (69)
#define INTC_IRQ_INT070                 (70)
#define INTC_IRQ_INT071                 (71)
#define INTC_IRQ_INT072                 (72)
#define INTC_IRQ_INT073                 (73)
#define INTC_IRQ_INT074                 (74)
#define INTC_IRQ_INT075                 (75)
#define INTC_IRQ_INT076                 (76)
#define INTC_IRQ_INT077                 (77)
#define INTC_IRQ_INT078                 (78)
#define INTC_IRQ_INT079                 (79)
#define INTC_IRQ_INT080                 (80)
#define INTC_IRQ_INT081                 (81)
#define INTC_IRQ_INT082                 (82)
#define INTC_IRQ_INT083                 (83)
#define INTC_IRQ_INT084                 (84)
#define INTC_IRQ_INT085                 (85)
#define INTC_IRQ_INT086                 (86)
#define INTC_IRQ_INT087                 (87)
#define INTC_IRQ_INT088                 (88)
#define INTC_IRQ_INT089                 (89)
#define INTC_IRQ_INT090                 (90)
#define INTC_IRQ_INT091                 (91)
#define INTC_IRQ_INT092                 (92)
#define INTC_IRQ_INT093                 (93)
#define INTC_IRQ_INT094                 (94)
#define INTC_IRQ_INT095                 (95)
#define INTC_IRQ_INT096                 (96)
#define INTC_IRQ_INT097                 (97)
#define INTC_IRQ_INT098                 (98)
#define INTC_IRQ_INT099                 (99)
#define INTC_IRQ_INT100                 (100)
#define INTC_IRQ_INT101                 (101)
#define INTC_IRQ_INT102                 (102)
#define INTC_IRQ_INT103                 (103)
#define INTC_IRQ_INT104                 (104)
#define INTC_IRQ_INT105                 (105)
#define INTC_IRQ_INT106                 (106)
#define INTC_IRQ_INT107                 (107)
#define INTC_IRQ_INT108                 (108)
#define INTC_IRQ_INT109                 (109)
#define INTC_IRQ_INT110                 (110)
#define INTC_IRQ_INT111                 (111)
#define INTC_IRQ_INT112                 (112)
#define INTC_IRQ_INT113                 (113)
#define INTC_IRQ_INT114                 (114)
#define INTC_IRQ_INT115                 (115)
#define INTC_IRQ_INT116                 (116)
#define INTC_IRQ_INT117                 (117)
#define INTC_IRQ_INT118                 (118)
#define INTC_IRQ_INT119                 (119)
#define INTC_IRQ_INT120                 (120)
#define INTC_IRQ_INT121                 (121)
#define INTC_IRQ_INT122                 (122)
#define INTC_IRQ_INT123                 (123)
#define INTC_IRQ_INT124                 (124)
#define INTC_IRQ_INT125                 (125)
#define INTC_IRQ_INT126                 (126)
#define INTC_IRQ_INT127                 (127)
#define INTC_IRQ_INT128                 (128)
#define INTC_IRQ_INT129                 (129)
#define INTC_IRQ_INT130                 (130)
#define INTC_IRQ_INT131                 (131)
#define INTC_IRQ_INT132                 (132)
#define INTC_IRQ_INT133                 (133)
#define INTC_IRQ_INT134                 (134)
#define INTC_IRQ_INT135                 (135)
#define INTC_IRQ_INT136                 (136)
#define INTC_IRQ_INT137                 (137)
#define INTC_IRQ_INT138                 (138)
#define INTC_IRQ_INT139                 (139)
#define INTC_IRQ_INT140                 (140)
#define INTC_IRQ_INT141                 (141)
#define INTC_IRQ_INT142                 (142)
#define INTC_IRQ_INT143                 (143)

/**
 * @brief INTC Interrupt Priority Definition
 */
#define INTC_IRQ_PRIO_00                (0)
#define INTC_IRQ_PRIO_01                (1)
#define INTC_IRQ_PRIO_02                (2)
#define INTC_IRQ_PRIO_03                (3)
#define INTC_IRQ_PRIO_04                (4)
#define INTC_IRQ_PRIO_05                (5)
#define INTC_IRQ_PRIO_06                (6)
#define INTC_IRQ_PRIO_07                (7)
#define INTC_IRQ_PRIO_08                (8)
#define INTC_IRQ_PRIO_09                (9)
#define INTC_IRQ_PRIO_10                (10)
#define INTC_IRQ_PRIO_11                (11)
#define INTC_IRQ_PRIO_12                (12)
#define INTC_IRQ_PRIO_13                (13)
#define INTC_IRQ_PRIO_14                (14)
#define INTC_IRQ_PRIO_15                (15)
#define INTC_IRQ_PRIO_DEFAULT           (INTC_IRQ_PRIO_15)

/**
 * @brief INTC Interrupt Source Definition
 */
#define INTC_SRC_SWI_IRQ0               (0)
#define INTC_SRC_SWI_IRQ1               (1)
#define INTC_SRC_SWI_IRQ2               (2)
#define INTC_SRC_SWI_IRQ3               (3)
#define INTC_SRC_SWI_IRQ4               (4)
#define INTC_SRC_SWI_IRQ5               (5)
#define INTC_SRC_SWI_IRQ6               (6)
#define INTC_SRC_SWI_IRQ7               (7)
#define INTC_SRC_SWI_IRQ8               (8)
#define INTC_SRC_SWI_IRQ9               (9)
#define INTC_SRC_SWI_IRQ10              (10)
#define INTC_SRC_SWI_IRQ11              (11)
#define INTC_SRC_SWI_IRQ12              (12)
#define INTC_SRC_SWI_IRQ13              (13)
#define INTC_SRC_SWI_IRQ14              (14)
#define INTC_SRC_SWI_IRQ15              (15)
#define INTC_SRC_SWI_IRQ16              (16)
#define INTC_SRC_SWI_IRQ17              (17)
#define INTC_SRC_SWI_IRQ18              (18)
#define INTC_SRC_SWI_IRQ19              (19)
#define INTC_SRC_SWI_IRQ20              (20)
#define INTC_SRC_SWI_IRQ21              (21)
#define INTC_SRC_SWI_IRQ22              (22)
#define INTC_SRC_SWI_IRQ23              (23)
#define INTC_SRC_SWI_IRQ24              (24)
#define INTC_SRC_SWI_IRQ25              (25)
#define INTC_SRC_SWI_IRQ26              (26)
#define INTC_SRC_SWI_IRQ27              (27)
#define INTC_SRC_SWI_IRQ28              (28)
#define INTC_SRC_SWI_IRQ29              (29)
#define INTC_SRC_SWI_IRQ30              (30)
#define INTC_SRC_SWI_IRQ31              (31)
#define INTC_SRC_PORT_EIRQ0             (0)
#define INTC_SRC_PORT_EIRQ1             (1)
#define INTC_SRC_PORT_EIRQ2             (2)
#define INTC_SRC_PORT_EIRQ3             (3)
#define INTC_SRC_PORT_EIRQ4             (4)
#define INTC_SRC_PORT_EIRQ5             (5)
#define INTC_SRC_PORT_EIRQ6             (6)
#define INTC_SRC_PORT_EIRQ7             (7)
#define INTC_SRC_PORT_EIRQ8             (8)
#define INTC_SRC_PORT_EIRQ9             (9)
#define INTC_SRC_PORT_EIRQ10            (10)
#define INTC_SRC_PORT_EIRQ11            (11)
#define INTC_SRC_PORT_EIRQ12            (12)
#define INTC_SRC_PORT_EIRQ13            (13)
#define INTC_SRC_PORT_EIRQ14            (14)
#define INTC_SRC_PORT_EIRQ15            (15)
#define INTC_SRC_DMA1_TC0               (32)
#define INTC_SRC_DMA1_TC1               (33)
#define INTC_SRC_DMA1_TC2               (34)
#define INTC_SRC_DMA1_TC3               (35)
#define INTC_SRC_DMA2_TC0               (36)
#define INTC_SRC_DMA2_TC1               (37)
#define INTC_SRC_DMA2_TC2               (38)
#define INTC_SRC_DMA2_TC3               (39)
#define INTC_SRC_DMA1_BTC0              (40)
#define INTC_SRC_DMA1_BTC1              (41)
#define INTC_SRC_DMA1_BTC2              (42)
#define INTC_SRC_DMA1_BTC3              (43)
#define INTC_SRC_DMA2_BTC0              (44)
#define INTC_SRC_DMA2_BTC1              (45)
#define INTC_SRC_DMA2_BTC2              (46)
#define INTC_SRC_DMA2_BTC3              (47)
#define INTC_SRC_DMA1_ERR               (48)
#define INTC_SRC_DMA2_ERR               (49)
#define INTC_SRC_EFM_PEERR              (50)
#define INTC_SRC_EFM_COLERR             (51)
#define INTC_SRC_EFM_OPTEND             (52)
#define INTC_SRC_QSPI_INTR              (54)
#define INTC_SRC_DCU1                   (55)
#define INTC_SRC_DCU2                   (56)
#define INTC_SRC_DCU3                   (57)
#define INTC_SRC_DCU4                   (58)
#define INTC_SRC_TMR0_1_CMP             (64)
#define INTC_SRC_TMR0_1_CMP_B           (65)
#define INTC_SRC_TMR0_2_CMP_A           (66)
#define INTC_SRC_TMR0_2_CMP_B           (67)
#define INTC_SRC_RTC_ALM                (81)
#define INTC_SRC_RTC_PRD                (82)
#define INTC_SRC_XTAL32_ST              (84)
#define INTC_SRC_XTAL_ST                (85)
#define INTC_SRC_WKTM_PRD               (86)
#define INTC_SRC_SWDT_REFUDF            (87)
#define INTC_SRC_TMR6_1_GCMP            (96)
#define INTC_SRC_TMR6_1_GCMP_B          (97)
#define INTC_SRC_TMR6_1_GCMP_C          (98)
#define INTC_SRC_TMR6_1_GCMP_D          (99)
#define INTC_SRC_TMR6_1_GCMP_E          (100)
#define INTC_SRC_TMR6_1_GCMP_F          (101)
#define INTC_SRC_TMR6_1_OVF             (102)
#define INTC_SRC_TMR6_1_UDF             (103)
#define INTC_SRC_TMR6_1_DTE             (104)
#define INTC_SRC_TMR6_1_SCMP_A          (107)
#define INTC_SRC_TMR6_1_SCMP_B          (108)
#define INTC_SRC_TMR6_2_GCMP_A          (112)
#define INTC_SRC_TMR6_2_GCMP_B          (113)
#define INTC_SRC_TMR6_2_GCMP_C          (114)
#define INTC_SRC_TMR6_2_GCMP_D          (115)
#define INTC_SRC_TMR6_2_GCMP_E          (116)
#define INTC_SRC_TMR6_2_GCMP_F          (117)
#define INTC_SRC_TMR6_2_OVF             (118)
#define INTC_SRC_TMR6_2_UDF             (119)
#define INTC_SRC_TMR6_2_DTE             (120)
#define INTC_SRC_TMR6_2_SCMP_A          (123)
#define INTC_SRC_TMR6_2_SCMP_B          (124)
#define INTC_SRC_TMR6_3_GCMP_A          (128)
#define INTC_SRC_TMR6_3_GCMP_B          (129)
#define INTC_SRC_TMR6_3_GCMP_C          (130)
#define INTC_SRC_TMR6_3_GCMP_D          (131)
#define INTC_SRC_TMR6_3_GCMP_E          (132)
#define INTC_SRC_TMR6_3_GCMP_F          (133)
#define INTC_SRC_TMR6_3_OVF             (134)
#define INTC_SRC_TMR6_3_UDF             (135)
#define INTC_SRC_TMR6_3_DTE             (136)
#define INTC_SRC_TMR6_3_SCMP_A          (139)
#define INTC_SRC_TMR6_3_SCMP_B          (140)
#define INTC_SRC_TMRA_1_O               (256)
#define INTC_SRC_TMRA_1_UDF             (257)
#define INTC_SRC_TMRA_1_CMP             (258)
#define INTC_SRC_TMRA_2_OVF             (259)
#define INTC_SRC_TMRA_2_UDF             (260)
#define INTC_SRC_TMRA_2_CMP             (261)
#define INTC_SRC_TMRA_3_OVF             (262)
#define INTC_SRC_TMRA_3_UDF             (263)
#define INTC_SRC_TMRA_3_CMP             (264)
#define INTC_SRC_TMRA_4_OVF             (265)
#define INTC_SRC_TMRA_4_UDF             (266)
#define INTC_SRC_TMRA_4_CMP             (267)
#define INTC_SRC_TMRA_5_OVF             (268)
#define INTC_SRC_TMRA_5_UDF             (269)
#define INTC_SRC_TMRA_5_CMP             (270)
#define INTC_SRC_TMRA_6_OVF             (272)
#define INTC_SRC_TMRA_6_UDF             (273)
#define INTC_SRC_TMRA_6_CMP             (274)
#define INTC_SRC_USBFS_G                (275)
#define INTC_SRC_USART1_EI              (278)
#define INTC_SRC_USART1_RI              (279)
#define INTC_SRC_USART1_TI              (280)
#define INTC_SRC_USART1_TCI             (281)
#define INTC_SRC_USART1_RTO             (282)
#define INTC_SRC_USART1_WUPI            (432)
#define INTC_SRC_USART2_EI              (283)
#define INTC_SRC_USART2_RI              (284)
#define INTC_SRC_USART2_TI              (285)
#define INTC_SRC_USART2_TCI             (286)
#define INTC_SRC_USART2_RTO             (287)
#define INTC_SRC_USART3_EI              (288)
#define INTC_SRC_USART3_RI              (289)
#define INTC_SRC_USART3_TI              (290)
#define INTC_SRC_USART3_TCI             (291)
#define INTC_SRC_USART3_RTO             (292)
#define INTC_SRC_USART4_EI              (293)
#define INTC_SRC_USART4_RI              (294)
#define INTC_SRC_USART4_TI              (295)
#define INTC_SRC_USART4_TCI             (296)
#define INTC_SRC_USART4_RTO             (297)
#define INTC_SRC_SPI1_SPRI              (299)
#define INTC_SRC_SPI1_SPTI              (300)
#define INTC_SRC_SPI1_SPII              (301)
#define INTC_SRC_SPI1_SPEI              (302)
#define INTC_SRC_SPI2_SPRI              (304)
#define INTC_SRC_SPI2_SPTI              (305)
#define INTC_SRC_SPI2_SPII              (306)
#define INTC_SRC_SPI2_SPEI              (307)
#define INTC_SRC_SPI3_SPRI              (309)
#define INTC_SRC_SPI3_SPTI              (310)
#define INTC_SRC_SPI3_SPII              (311)
#define INTC_SRC_SPI3_SPEI              (312)
#define INTC_SRC_SPI4_SPRI              (314)
#define INTC_SRC_SPI4_SPTI              (315)
#define INTC_SRC_SPI4_SPII              (316)
#define INTC_SRC_SPI4_SPEI              (317)
#define INTC_SRC_TMR4_1_GCMP_           (320)
#define INTC_SRC_TMR4_1_GCMP_UL         (321)
#define INTC_SRC_TMR4_1_GCMP_VH         (322)
#define INTC_SRC_TMR4_1_GCMP_VL         (323)
#define INTC_SRC_TMR4_1_GCMP_WH         (324)
#define INTC_SRC_TMR4_1_GCMP_WL         (325)
#define INTC_SRC_TMR4_1_OVF             (326)
#define INTC_SRC_TMR4_1_UDF             (327)
#define INTC_SRC_TMR4_1_RELOAD_U        (328)
#define INTC_SRC_TMR4_1_RELOAD_V        (329)
#define INTC_SRC_TMR4_1_RELOAD_W        (330)
#define INTC_SRC_TMR4_2_GCMP_UH         (336)
#define INTC_SRC_TMR4_2_GCMP_UL         (337)
#define INTC_SRC_TMR4_2_GCMP_VH         (338)
#define INTC_SRC_TMR4_2_GCMP_VL         (339)
#define INTC_SRC_TMR4_2_GCMP_WH         (340)
#define INTC_SRC_TMR4_2_GCMP_WL         (341)
#define INTC_SRC_TMR4_2_OVF             (342)
#define INTC_SRC_TMR4_2_UDF             (343)
#define INTC_SRC_TMR4_2_RELOAD_U        (344)
#define INTC_SRC_TMR4_2_RELOAD_V        (345)
#define INTC_SRC_TMR4_2_RELOAD_W        (346)
#define INTC_SRC_TMR4_3_GCMP_UH         (352)
#define INTC_SRC_TMR4_3_GCMP_UL         (353)
#define INTC_SRC_TMR4_3_GCMP_VH         (354)
#define INTC_SRC_TMR4_3_GCMP_VL         (355)
#define INTC_SRC_TMR4_3_GCMP_WH         (356)
#define INTC_SRC_TMR4_3_GCMP_WL         (357)
#define INTC_SRC_TMR4_3_OVF             (358)
#define INTC_SRC_TMR4_3_UDF             (359)
#define INTC_SRC_TMR4_3_RELOAD_U        (360)
#define INTC_SRC_TMR4_3_RELOAD_V        (361)
#define INTC_SRC_TMR4_3_RELOAD_W        (362)
#define INTC_SRC_EMB_GR0                (390)
#define INTC_SRC_EMB_GR1                (391)
#define INTC_SRC_EMB_GR2                (392)
#define INTC_SRC_EMB_GR3                (393)
#define INTC_SRC_EVENT_POR              (394)
#define INTC_SRC_EVENT_PORT2            (395)
#define INTC_SRC_EVENT_PORT3            (396)
#define INTC_SRC_EVENT_PORT4            (397)
#define INTC_SRC_I2S1_TXIRQOUT          (400)
#define INTC_SRC_I2S1_RXIRQOUT          (401)
#define INTC_SRC_I2S1_ERRIRQOUT         (402)
#define INTC_SRC_I2S2_TXIRQOUT          (403)
#define INTC_SRC_I2S2_RXIRQOUT          (404)
#define INTC_SRC_I2S2_ERRIRQOUT         (405)
#define INTC_SRC_I2S3_TXIRQOUT          (406)
#define INTC_SRC_I2S3_RXIRQOUT          (407)
#define INTC_SRC_I2S3_ERRIRQOUT         (408)
#define INTC_SRC_I2S4_TXIRQOUT          (409)
#define INTC_SRC_I2S4_RXIRQOUT          (410)
#define INTC_SRC_I2S4_ERRIRQOUT         (411)
#define INTC_SRC_CMP1                   (416)
#define INTC_SRC_CMP2                   (417)
#define INTC_SRC_CMP3                   (418)
#define INTC_SRC_I2C1_RXI               (420)
#define INTC_SRC_I2C1_TXI               (421)
#define INTC_SRC_I2C1_TEI               (422)
#define INTC_SRC_I2C1_EEI               (423)
#define INTC_SRC_I2C2_RXI               (424)
#define INTC_SRC_I2C2_TXI               (425)
#define INTC_SRC_I2C2_TEI               (426)
#define INTC_SRC_I2C2_EEI               (427)
#define INTC_SRC_I2C3_RXI               (428)
#define INTC_SRC_I2C3_TXI               (429)
#define INTC_SRC_I2C3_TEI               (430)
#define INTC_SRC_I2C3_EEI               (431)
#define INTC_SRC_LVD1                   (433)
#define INTC_SRC_LVD2                   (434)
#define INTC_SRC_OTS                    (435)
#define INTC_SRC_FCMFERRI               (436)
#define INTC_SRC_FCMMENDI               (437)
#define INTC_SRC_FCMCOVFI               (438)
#define INTC_SRC_WDT_REFUDF             (439)
#define INTC_SRC_ADC1_EOCA              (448)
#define INTC_SRC_ADC1_EOCB              (449)
#define INTC_SRC_ADC1_CHCMP             (450)
#define INTC_SRC_ADC1_SEQCMP            (451)
#define INTC_SRC_ADC2_EOCA              (452)
#define INTC_SRC_ADC2_EOCB              (453)
#define INTC_SRC_ADC2_CHCMP             (454)
#define INTC_SRC_ADC2_SEQCMP            (455)
#define INTC_SRC_TRNG_END               (456)
#define INTC_SRC_SDIOC1_SD              (482)
#define INTC_SRC_SDIOC2_SD              (485)
#define INTC_SRC_CAN_INT                (486)
#define INTC_SRC_MAX                    (511)


#endif /* ZEPHYR_INCLUDE_DT_BINDINGS_INTERRUPT_CONTROLLER_HC32F460_INTC_H_ */
