INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 00:36:06 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.306ns  (required time - arrival time)
  Source:                 buffer16/outs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            load0/addr_tehb/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.700ns  (clk rise@5.700ns - clk rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 1.011ns (24.925%)  route 3.045ns (75.075%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.183 - 5.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=529, unset)          0.508     0.508    buffer16/clk
    SLICE_X8Y124         FDRE                                         r  buffer16/outs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y124         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer16/outs_reg[4]/Q
                         net (fo=6, routed)           0.492     1.254    buffer16/control/Q[2]
    SLICE_X8Y121         LUT2 (Prop_lut2_I0_O)        0.043     1.297 r  buffer16/control/result0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.297    cmpi1/S[1]
    SLICE_X8Y121         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.277     1.574 r  cmpi1/result0_carry/CO[2]
                         net (fo=22, routed)          0.419     1.993    buffer16/control/CO[0]
    SLICE_X2Y122         LUT6 (Prop_lut6_I1_O)        0.122     2.115 f  buffer16/control/dataReg[0]_i_3/O
                         net (fo=5, routed)           0.286     2.402    control_merge0/fork_valid/generateBlocks[0].regblock/transmitValue_reg_29
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.043     2.445 f  control_merge0/fork_valid/generateBlocks[0].regblock/transmitValue_i_3__11/O
                         net (fo=9, routed)           0.345     2.789    control_merge1/tehb/control/dataReg_reg[0]_0
    SLICE_X3Y125         LUT4 (Prop_lut4_I3_O)        0.043     2.832 f  control_merge1/tehb/control/fullReg_i_4__4/O
                         net (fo=11, routed)          0.249     3.081    control_merge0/tehb/control/dataReg_reg[5]_2
    SLICE_X2Y126         LUT5 (Prop_lut5_I4_O)        0.043     3.124 f  control_merge0/tehb/control/row_loadEn_INST_0_i_3/O
                         net (fo=2, routed)           0.564     3.688    control_merge0/fork_valid/generateBlocks[0].regblock/valid_reg[0]
    SLICE_X9Y127         LUT3 (Prop_lut3_I2_O)        0.053     3.741 f  control_merge0/fork_valid/generateBlocks[0].regblock/row_loadEn_INST_0_i_1/O
                         net (fo=33, routed)          0.358     4.099    load0/data_tehb/control/valid_reg[0]_0
    SLICE_X14Y126        LUT4 (Prop_lut4_I2_O)        0.133     4.232 r  load0/data_tehb/control/dataReg[4]_i_1__2/O
                         net (fo=5, routed)           0.332     4.564    load0/addr_tehb/E[0]
    SLICE_X15Y126        FDRE                                         r  load0/addr_tehb/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.700     5.700 r  
                                                      0.000     5.700 r  clk (IN)
                         net (fo=529, unset)          0.483     6.183    load0/addr_tehb/clk
    SLICE_X15Y126        FDRE                                         r  load0/addr_tehb/dataReg_reg[0]/C
                         clock pessimism              0.000     6.183    
                         clock uncertainty           -0.035     6.147    
    SLICE_X15Y126        FDRE (Setup_fdre_C_CE)      -0.277     5.870    load0/addr_tehb/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.870    
                         arrival time                          -4.564    
  -------------------------------------------------------------------
                         slack                                  1.306    




