#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x556358b0ff40 .scope module, "cpu15_sim" "cpu15_sim" 2 2;
 .timescale 0 0;
v0x556358b7ef90_0 .var "CLK", 0 0;
v0x556358b7f0a0_0 .net "IO64_OUT", 15 0, v0x556358b7beb0_0;  1 drivers
v0x556358b7f1b0_0 .var "IO65_IN", 15 0;
v0x556358b7f2a0_0 .var "RESET_N", 0 0;
S_0x556358b100c0 .scope module, "C0" "cpu15" 2 9, 3 3 0, S_0x556358b0ff40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RESET_N"
    .port_info 2 /INPUT 16 "IO65_IN"
    .port_info 3 /OUTPUT 16 "IO64_OUT"
v0x556358b7c9e0_0 .net "CLK", 0 0, v0x556358b7ef90_0;  1 drivers
v0x556358b7cad0_0 .net "CLK_DC", 0 0, v0x556358b4ce50_0;  1 drivers
v0x556358b7cb70_0 .net "CLK_EX", 0 0, v0x556358b4b4e0_0;  1 drivers
v0x556358b7cc40_0 .net "CLK_FT", 0 0, v0x556358b49f40_0;  1 drivers
v0x556358b7cd30_0 .net "CLK_WB", 0 0, v0x556358b75c20_0;  1 drivers
v0x556358b7ce20_0 .net "IO64_OUT", 15 0, v0x556358b7beb0_0;  alias, 1 drivers
v0x556358b7cec0_0 .net "IO65_IN", 15 0, v0x556358b7f1b0_0;  1 drivers
v0x556358b7cf60_0 .net "N_REG_A", 2 0, v0x556358b76fe0_0;  1 drivers
v0x556358b7d050_0 .net "N_REG_B", 2 0, v0x556358b77ef0_0;  1 drivers
v0x556358b7d180_0 .net "OP_CODE", 3 0, v0x556358b767c0_0;  1 drivers
v0x556358b7d220_0 .net "OP_DATA", 7 0, v0x556358b76880_0;  1 drivers
v0x556358b7d330_0 .net "PROM_OUT", 14 0, v0x556358b761f0_0;  1 drivers
v0x556358b7d440_0 .net "P_COUNT", 7 0, v0x556358b79f20_0;  1 drivers
v0x556358b7d550_0 .net "RAM_0", 15 0, v0x556358b7bf90_0;  1 drivers
v0x556358b7d660_0 .net "RAM_1", 15 0, v0x556358b7c030_0;  1 drivers
v0x556358b7d770_0 .net "RAM_2", 15 0, v0x556358b7c0d0_0;  1 drivers
v0x556358b7d880_0 .net "RAM_3", 15 0, v0x556358b7c1c0_0;  1 drivers
v0x556358b7d990_0 .net "RAM_4", 15 0, v0x556358b7c260_0;  1 drivers
v0x556358b7daa0_0 .net "RAM_5", 15 0, v0x556358b7c300_0;  1 drivers
v0x556358b7dbb0_0 .net "RAM_6", 15 0, v0x556358b7c3a0_0;  1 drivers
v0x556358b7dcc0_0 .net "RAM_7", 15 0, v0x556358b7c4d0_0;  1 drivers
v0x556358b7ddd0_0 .net "RAM_ADDR", 7 0, v0x556358b79530_0;  1 drivers
v0x556358b7dee0_0 .net "RAM_IN", 15 0, v0x556358b7a010_0;  1 drivers
v0x556358b7dff0_0 .net "RAM_OUT", 15 0, v0x556358b79610_0;  1 drivers
v0x556358b7e100_0 .net "RAM_WEN", 0 0, v0x556358b7a1c0_0;  1 drivers
v0x556358b7e1f0_0 .net "REG_0", 15 0, v0x556358b7ada0_0;  1 drivers
v0x556358b7e2b0_0 .net "REG_1", 15 0, v0x556358b7aec0_0;  1 drivers
v0x556358b7e370_0 .net "REG_2", 15 0, v0x556358b7afb0_0;  1 drivers
v0x556358b7e430_0 .net "REG_3", 15 0, v0x556358b7b110_0;  1 drivers
v0x556358b7e4f0_0 .net "REG_4", 15 0, v0x556358b7b220_0;  1 drivers
v0x556358b7e5b0_0 .net "REG_5", 15 0, v0x556358b7b330_0;  1 drivers
v0x556358b7e670_0 .net "REG_6", 15 0, v0x556358b7b440_0;  1 drivers
v0x556358b7e730_0 .net "REG_7", 15 0, v0x556358b7b590_0;  1 drivers
v0x556358b7ea00_0 .net "REG_A", 15 0, v0x556358b777f0_0;  1 drivers
v0x556358b7eb10_0 .net "REG_B", 15 0, v0x556358b78610_0;  1 drivers
v0x556358b7ec20_0 .net "REG_IN", 15 0, v0x556358b7a4b0_0;  1 drivers
v0x556358b7ed30_0 .net "REG_WEN", 0 0, v0x556358b7a570_0;  1 drivers
v0x556358b7ee20_0 .net "RESET_N", 0 0, v0x556358b7f2a0_0;  1 drivers
L_0x556358b7f340 .part v0x556358b761f0_0, 8, 3;
L_0x556358b7f3e0 .part v0x556358b761f0_0, 5, 3;
L_0x556358b7f480 .part v0x556358b761f0_0, 0, 8;
S_0x556358ad4030 .scope module, "C1" "clock_gen" 3 45, 4 3 0, S_0x556358b100c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /OUTPUT 1 "CLK_FT"
    .port_info 2 /OUTPUT 1 "CLK_DC"
    .port_info 3 /OUTPUT 1 "CLK_EX"
    .port_info 4 /OUTPUT 1 "CLK_WB"
v0x556358b58240_0 .net "CLK", 0 0, v0x556358b7ef90_0;  alias, 1 drivers
v0x556358b4ce50_0 .var "CLK_DC", 0 0;
v0x556358b4b4e0_0 .var "CLK_EX", 0 0;
v0x556358b49f40_0 .var "CLK_FT", 0 0;
v0x556358b75c20_0 .var "CLK_WB", 0 0;
v0x556358b75d30_0 .var "COUNT", 1 0;
E_0x556358b0bd40 .event posedge, v0x556358b58240_0;
S_0x556358b75eb0 .scope module, "C2" "fetch" 3 47, 5 3 0, S_0x556358b100c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK_FT"
    .port_info 1 /INPUT 8 "P_COUNT"
    .port_info 2 /OUTPUT 15 "PROM_OUT"
v0x556358b76130_0 .net "CLK_FT", 0 0, v0x556358b49f40_0;  alias, 1 drivers
v0x556358b761f0_0 .var "PROM_OUT", 14 0;
v0x556358b762b0_0 .net "P_COUNT", 7 0, v0x556358b79f20_0;  alias, 1 drivers
v0x556358b76370_0 .var "mem", 239 0;
E_0x556358b0bb20 .event posedge, v0x556358b49f40_0;
S_0x556358b764d0 .scope module, "C3" "decode" 3 49, 6 3 0, S_0x556358b100c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK_DC"
    .port_info 1 /INPUT 15 "PROM_OUT"
    .port_info 2 /OUTPUT 4 "OP_CODE"
    .port_info 3 /OUTPUT 8 "OP_DATA"
v0x556358b766f0_0 .net "CLK_DC", 0 0, v0x556358b4ce50_0;  alias, 1 drivers
v0x556358b767c0_0 .var "OP_CODE", 3 0;
v0x556358b76880_0 .var "OP_DATA", 7 0;
v0x556358b76970_0 .net "PROM_OUT", 14 0, v0x556358b761f0_0;  alias, 1 drivers
E_0x556358b0be50 .event posedge, v0x556358b4ce50_0;
S_0x556358b76af0 .scope module, "C4" "reg_dc" 3 51, 7 3 0, S_0x556358b100c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK_DC"
    .port_info 1 /INPUT 3 "N_REG_IN"
    .port_info 2 /INPUT 16 "REG_0"
    .port_info 3 /INPUT 16 "REG_1"
    .port_info 4 /INPUT 16 "REG_2"
    .port_info 5 /INPUT 16 "REG_3"
    .port_info 6 /INPUT 16 "REG_4"
    .port_info 7 /INPUT 16 "REG_5"
    .port_info 8 /INPUT 16 "REG_6"
    .port_info 9 /INPUT 16 "REG_7"
    .port_info 10 /OUTPUT 3 "N_REG_OUT"
    .port_info 11 /OUTPUT 16 "REG_OUT"
v0x556358b76df0_0 .net "CLK_DC", 0 0, v0x556358b4ce50_0;  alias, 1 drivers
v0x556358b76f00_0 .net "N_REG_IN", 2 0, L_0x556358b7f340;  1 drivers
v0x556358b76fe0_0 .var "N_REG_OUT", 2 0;
v0x556358b770a0_0 .net "REG_0", 15 0, v0x556358b7ada0_0;  alias, 1 drivers
v0x556358b77180_0 .net "REG_1", 15 0, v0x556358b7aec0_0;  alias, 1 drivers
v0x556358b772b0_0 .net "REG_2", 15 0, v0x556358b7afb0_0;  alias, 1 drivers
v0x556358b77390_0 .net "REG_3", 15 0, v0x556358b7b110_0;  alias, 1 drivers
v0x556358b77470_0 .net "REG_4", 15 0, v0x556358b7b220_0;  alias, 1 drivers
v0x556358b77550_0 .net "REG_5", 15 0, v0x556358b7b330_0;  alias, 1 drivers
v0x556358b77630_0 .net "REG_6", 15 0, v0x556358b7b440_0;  alias, 1 drivers
v0x556358b77710_0 .net "REG_7", 15 0, v0x556358b7b590_0;  alias, 1 drivers
v0x556358b777f0_0 .var "REG_OUT", 15 0;
S_0x556358b77a50 .scope module, "C5" "reg_dc" 3 54, 7 3 0, S_0x556358b100c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK_DC"
    .port_info 1 /INPUT 3 "N_REG_IN"
    .port_info 2 /INPUT 16 "REG_0"
    .port_info 3 /INPUT 16 "REG_1"
    .port_info 4 /INPUT 16 "REG_2"
    .port_info 5 /INPUT 16 "REG_3"
    .port_info 6 /INPUT 16 "REG_4"
    .port_info 7 /INPUT 16 "REG_5"
    .port_info 8 /INPUT 16 "REG_6"
    .port_info 9 /INPUT 16 "REG_7"
    .port_info 10 /OUTPUT 3 "N_REG_OUT"
    .port_info 11 /OUTPUT 16 "REG_OUT"
v0x556358b77d50_0 .net "CLK_DC", 0 0, v0x556358b4ce50_0;  alias, 1 drivers
v0x556358b77e10_0 .net "N_REG_IN", 2 0, L_0x556358b7f3e0;  1 drivers
v0x556358b77ef0_0 .var "N_REG_OUT", 2 0;
v0x556358b77fb0_0 .net "REG_0", 15 0, v0x556358b7ada0_0;  alias, 1 drivers
v0x556358b78070_0 .net "REG_1", 15 0, v0x556358b7aec0_0;  alias, 1 drivers
v0x556358b78160_0 .net "REG_2", 15 0, v0x556358b7afb0_0;  alias, 1 drivers
v0x556358b78200_0 .net "REG_3", 15 0, v0x556358b7b110_0;  alias, 1 drivers
v0x556358b782d0_0 .net "REG_4", 15 0, v0x556358b7b220_0;  alias, 1 drivers
v0x556358b783a0_0 .net "REG_5", 15 0, v0x556358b7b330_0;  alias, 1 drivers
v0x556358b78470_0 .net "REG_6", 15 0, v0x556358b7b440_0;  alias, 1 drivers
v0x556358b78540_0 .net "REG_7", 15 0, v0x556358b7b590_0;  alias, 1 drivers
v0x556358b78610_0 .var "REG_OUT", 15 0;
S_0x556358b78850 .scope module, "C6" "ram_dc" 3 57, 8 3 0, S_0x556358b100c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK_DC"
    .port_info 1 /INPUT 8 "RAM_AD_IN"
    .port_info 2 /INPUT 16 "RAM_0"
    .port_info 3 /INPUT 16 "RAM_1"
    .port_info 4 /INPUT 16 "RAM_2"
    .port_info 5 /INPUT 16 "RAM_3"
    .port_info 6 /INPUT 16 "RAM_4"
    .port_info 7 /INPUT 16 "RAM_5"
    .port_info 8 /INPUT 16 "RAM_6"
    .port_info 9 /INPUT 16 "RAM_7"
    .port_info 10 /INPUT 16 "IO65_IN"
    .port_info 11 /OUTPUT 8 "RAM_AD_OUT"
    .port_info 12 /OUTPUT 16 "RAM_OUT"
v0x556358b78b10_0 .net "CLK_DC", 0 0, v0x556358b4ce50_0;  alias, 1 drivers
v0x556358b78bd0_0 .net "IO65_IN", 15 0, v0x556358b7f1b0_0;  alias, 1 drivers
v0x556358b78cb0_0 .net "RAM_0", 15 0, v0x556358b7bf90_0;  alias, 1 drivers
v0x556358b78da0_0 .net "RAM_1", 15 0, v0x556358b7c030_0;  alias, 1 drivers
v0x556358b78e80_0 .net "RAM_2", 15 0, v0x556358b7c0d0_0;  alias, 1 drivers
v0x556358b78f60_0 .net "RAM_3", 15 0, v0x556358b7c1c0_0;  alias, 1 drivers
v0x556358b79040_0 .net "RAM_4", 15 0, v0x556358b7c260_0;  alias, 1 drivers
v0x556358b79120_0 .net "RAM_5", 15 0, v0x556358b7c300_0;  alias, 1 drivers
v0x556358b79200_0 .net "RAM_6", 15 0, v0x556358b7c3a0_0;  alias, 1 drivers
v0x556358b79370_0 .net "RAM_7", 15 0, v0x556358b7c4d0_0;  alias, 1 drivers
v0x556358b79450_0 .net "RAM_AD_IN", 7 0, L_0x556358b7f480;  1 drivers
v0x556358b79530_0 .var "RAM_AD_OUT", 7 0;
v0x556358b79610_0 .var "RAM_OUT", 15 0;
S_0x556358b79900 .scope module, "C7" "exec" 3 60, 9 3 0, S_0x556358b100c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK_EX"
    .port_info 1 /INPUT 1 "RESET_N"
    .port_info 2 /INPUT 4 "OP_CODE"
    .port_info 3 /INPUT 16 "REG_A"
    .port_info 4 /INPUT 16 "REG_B"
    .port_info 5 /INPUT 8 "OP_DATA"
    .port_info 6 /INPUT 16 "RAM_OUT"
    .port_info 7 /OUTPUT 8 "P_COUNT"
    .port_info 8 /OUTPUT 16 "REG_IN"
    .port_info 9 /OUTPUT 16 "RAM_IN"
    .port_info 10 /OUTPUT 1 "REG_WEN"
    .port_info 11 /OUTPUT 1 "RAM_WEN"
v0x556358b79bf0_0 .net "CLK_EX", 0 0, v0x556358b4b4e0_0;  alias, 1 drivers
v0x556358b79cb0_0 .var "CMP_FLAG", 0 0;
v0x556358b79d50_0 .net "OP_CODE", 3 0, v0x556358b767c0_0;  alias, 1 drivers
v0x556358b79e50_0 .net "OP_DATA", 7 0, v0x556358b76880_0;  alias, 1 drivers
v0x556358b79f20_0 .var "P_COUNT", 7 0;
v0x556358b7a010_0 .var "RAM_IN", 15 0;
v0x556358b7a0d0_0 .net "RAM_OUT", 15 0, v0x556358b79610_0;  alias, 1 drivers
v0x556358b7a1c0_0 .var "RAM_WEN", 0 0;
v0x556358b7a260_0 .net "REG_A", 15 0, v0x556358b777f0_0;  alias, 1 drivers
v0x556358b7a3e0_0 .net "REG_B", 15 0, v0x556358b78610_0;  alias, 1 drivers
v0x556358b7a4b0_0 .var "REG_IN", 15 0;
v0x556358b7a570_0 .var "REG_WEN", 0 0;
v0x556358b7a630_0 .net "RESET_N", 0 0, v0x556358b7f2a0_0;  alias, 1 drivers
E_0x556358b0c9f0 .event posedge, v0x556358b4b4e0_0;
S_0x556358b7a8e0 .scope module, "C8" "reg_wb" 3 63, 10 3 0, S_0x556358b100c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK_WB"
    .port_info 1 /INPUT 1 "RESET_N"
    .port_info 2 /INPUT 3 "N_REG"
    .port_info 3 /INPUT 16 "REG_IN"
    .port_info 4 /INPUT 1 "REG_WEN"
    .port_info 5 /OUTPUT 16 "REG_0"
    .port_info 6 /OUTPUT 16 "REG_1"
    .port_info 7 /OUTPUT 16 "REG_2"
    .port_info 8 /OUTPUT 16 "REG_3"
    .port_info 9 /OUTPUT 16 "REG_4"
    .port_info 10 /OUTPUT 16 "REG_5"
    .port_info 11 /OUTPUT 16 "REG_6"
    .port_info 12 /OUTPUT 16 "REG_7"
v0x556358b7abe0_0 .net "CLK_WB", 0 0, v0x556358b75c20_0;  alias, 1 drivers
v0x556358b7acd0_0 .net "N_REG", 2 0, v0x556358b76fe0_0;  alias, 1 drivers
v0x556358b7ada0_0 .var "REG_0", 15 0;
v0x556358b7aec0_0 .var "REG_1", 15 0;
v0x556358b7afb0_0 .var "REG_2", 15 0;
v0x556358b7b110_0 .var "REG_3", 15 0;
v0x556358b7b220_0 .var "REG_4", 15 0;
v0x556358b7b330_0 .var "REG_5", 15 0;
v0x556358b7b440_0 .var "REG_6", 15 0;
v0x556358b7b590_0 .var "REG_7", 15 0;
v0x556358b7b6a0_0 .net "REG_IN", 15 0, v0x556358b7a4b0_0;  alias, 1 drivers
v0x556358b7b760_0 .net "REG_WEN", 0 0, v0x556358b7a570_0;  alias, 1 drivers
v0x556358b7b800_0 .net "RESET_N", 0 0, v0x556358b7f2a0_0;  alias, 1 drivers
E_0x556358b590b0 .event posedge, v0x556358b75c20_0;
S_0x556358b7ba50 .scope module, "C9" "ram_wb" 3 66, 11 3 0, S_0x556358b100c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK_WB"
    .port_info 1 /INPUT 8 "RAM_ADDR"
    .port_info 2 /INPUT 16 "RAM_IN"
    .port_info 3 /INPUT 1 "RAM_WEN"
    .port_info 4 /OUTPUT 16 "RAM_0"
    .port_info 5 /OUTPUT 16 "RAM_1"
    .port_info 6 /OUTPUT 16 "RAM_2"
    .port_info 7 /OUTPUT 16 "RAM_3"
    .port_info 8 /OUTPUT 16 "RAM_4"
    .port_info 9 /OUTPUT 16 "RAM_5"
    .port_info 10 /OUTPUT 16 "RAM_6"
    .port_info 11 /OUTPUT 16 "RAM_7"
    .port_info 12 /OUTPUT 16 "IO64_OUT"
v0x556358b7bdf0_0 .net "CLK_WB", 0 0, v0x556358b75c20_0;  alias, 1 drivers
v0x556358b7beb0_0 .var "IO64_OUT", 15 0;
v0x556358b7bf90_0 .var "RAM_0", 15 0;
v0x556358b7c030_0 .var "RAM_1", 15 0;
v0x556358b7c0d0_0 .var "RAM_2", 15 0;
v0x556358b7c1c0_0 .var "RAM_3", 15 0;
v0x556358b7c260_0 .var "RAM_4", 15 0;
v0x556358b7c300_0 .var "RAM_5", 15 0;
v0x556358b7c3a0_0 .var "RAM_6", 15 0;
v0x556358b7c4d0_0 .var "RAM_7", 15 0;
v0x556358b7c5a0_0 .net "RAM_ADDR", 7 0, v0x556358b79530_0;  alias, 1 drivers
v0x556358b7c670_0 .net "RAM_IN", 15 0, v0x556358b7a010_0;  alias, 1 drivers
v0x556358b7c740_0 .net "RAM_WEN", 0 0, v0x556358b7a1c0_0;  alias, 1 drivers
    .scope S_0x556358ad4030;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556358b49f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556358b4ce50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556358b4b4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556358b75c20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x556358b75d30_0, 0, 2;
    %end;
    .thread T_0;
    .scope S_0x556358ad4030;
T_1 ;
    %wait E_0x556358b0bd40;
    %load/vec4 v0x556358b75d30_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x556358b75d30_0, 0;
    %load/vec4 v0x556358b75d30_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556358b49f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556358b4ce50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556358b4b4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556358b75c20_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x556358b75d30_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556358b49f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556358b4ce50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556358b4b4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556358b75c20_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x556358b75d30_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556358b49f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556358b4ce50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556358b4b4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556358b75c20_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x556358b75d30_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556358b49f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556358b4ce50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556358b4b4e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556358b75c20_0, 0;
T_1.6 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x556358b75eb0;
T_2 ;
    %pushi/vec4 2415984642, 0, 32;
    %concati/vec4 2416451634, 0, 33;
    %concati/vec4 2149646411, 0, 32;
    %concati/vec4 2249468032, 0, 40;
    %concati/vec4 2215512084, 0, 33;
    %concati/vec4 2553022304, 0, 32;
    %concati/vec4 2399141888, 0, 36;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x556358b76370_0, 0, 240;
    %end;
    .thread T_2;
    .scope S_0x556358b75eb0;
T_3 ;
    %wait E_0x556358b0bb20;
    %load/vec4 v0x556358b76370_0;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x556358b762b0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %sub;
    %muli 15, 0, 32;
    %part/u 15;
    %assign/vec4 v0x556358b761f0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x556358b764d0;
T_4 ;
    %wait E_0x556358b0be50;
    %load/vec4 v0x556358b76970_0;
    %parti/s 4, 11, 5;
    %assign/vec4 v0x556358b767c0_0, 0;
    %load/vec4 v0x556358b76970_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x556358b76880_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x556358b76af0;
T_5 ;
    %wait E_0x556358b0be50;
    %load/vec4 v0x556358b76f00_0;
    %assign/vec4 v0x556358b76fe0_0, 0;
    %load/vec4 v0x556358b76f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %jmp T_5.8;
T_5.0 ;
    %load/vec4 v0x556358b770a0_0;
    %assign/vec4 v0x556358b777f0_0, 0;
    %jmp T_5.8;
T_5.1 ;
    %load/vec4 v0x556358b77180_0;
    %assign/vec4 v0x556358b777f0_0, 0;
    %jmp T_5.8;
T_5.2 ;
    %load/vec4 v0x556358b772b0_0;
    %assign/vec4 v0x556358b777f0_0, 0;
    %jmp T_5.8;
T_5.3 ;
    %load/vec4 v0x556358b77390_0;
    %assign/vec4 v0x556358b777f0_0, 0;
    %jmp T_5.8;
T_5.4 ;
    %load/vec4 v0x556358b77470_0;
    %assign/vec4 v0x556358b777f0_0, 0;
    %jmp T_5.8;
T_5.5 ;
    %load/vec4 v0x556358b77550_0;
    %assign/vec4 v0x556358b777f0_0, 0;
    %jmp T_5.8;
T_5.6 ;
    %load/vec4 v0x556358b77630_0;
    %assign/vec4 v0x556358b777f0_0, 0;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0x556358b77710_0;
    %assign/vec4 v0x556358b777f0_0, 0;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x556358b77a50;
T_6 ;
    %wait E_0x556358b0be50;
    %load/vec4 v0x556358b77e10_0;
    %assign/vec4 v0x556358b77ef0_0, 0;
    %load/vec4 v0x556358b77e10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.0 ;
    %load/vec4 v0x556358b77fb0_0;
    %assign/vec4 v0x556358b78610_0, 0;
    %jmp T_6.8;
T_6.1 ;
    %load/vec4 v0x556358b78070_0;
    %assign/vec4 v0x556358b78610_0, 0;
    %jmp T_6.8;
T_6.2 ;
    %load/vec4 v0x556358b78160_0;
    %assign/vec4 v0x556358b78610_0, 0;
    %jmp T_6.8;
T_6.3 ;
    %load/vec4 v0x556358b78200_0;
    %assign/vec4 v0x556358b78610_0, 0;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x556358b782d0_0;
    %assign/vec4 v0x556358b78610_0, 0;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x556358b783a0_0;
    %assign/vec4 v0x556358b78610_0, 0;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x556358b78470_0;
    %assign/vec4 v0x556358b78610_0, 0;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x556358b78540_0;
    %assign/vec4 v0x556358b78610_0, 0;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x556358b78850;
T_7 ;
    %wait E_0x556358b0be50;
    %load/vec4 v0x556358b79450_0;
    %assign/vec4 v0x556358b79530_0, 0;
    %load/vec4 v0x556358b79450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v0x556358b79610_0, 0;
    %jmp T_7.10;
T_7.0 ;
    %load/vec4 v0x556358b78cb0_0;
    %assign/vec4 v0x556358b79610_0, 0;
    %jmp T_7.10;
T_7.1 ;
    %load/vec4 v0x556358b78da0_0;
    %assign/vec4 v0x556358b79610_0, 0;
    %jmp T_7.10;
T_7.2 ;
    %load/vec4 v0x556358b78e80_0;
    %assign/vec4 v0x556358b79610_0, 0;
    %jmp T_7.10;
T_7.3 ;
    %load/vec4 v0x556358b78f60_0;
    %assign/vec4 v0x556358b79610_0, 0;
    %jmp T_7.10;
T_7.4 ;
    %load/vec4 v0x556358b79040_0;
    %assign/vec4 v0x556358b79610_0, 0;
    %jmp T_7.10;
T_7.5 ;
    %load/vec4 v0x556358b79120_0;
    %assign/vec4 v0x556358b79610_0, 0;
    %jmp T_7.10;
T_7.6 ;
    %load/vec4 v0x556358b79200_0;
    %assign/vec4 v0x556358b79610_0, 0;
    %jmp T_7.10;
T_7.7 ;
    %load/vec4 v0x556358b79370_0;
    %assign/vec4 v0x556358b79610_0, 0;
    %jmp T_7.10;
T_7.8 ;
    %load/vec4 v0x556358b78bd0_0;
    %assign/vec4 v0x556358b79610_0, 0;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x556358b79900;
T_8 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556358b79f20_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x556358b7a4b0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x556358b7a010_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556358b7a570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556358b7a1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556358b79cb0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x556358b79900;
T_9 ;
    %wait E_0x556358b0c9f0;
    %load/vec4 v0x556358b7a630_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x556358b79f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556358b79cb0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x556358b79d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %jmp T_9.18;
T_9.2 ;
    %load/vec4 v0x556358b7a3e0_0;
    %assign/vec4 v0x556358b7a4b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556358b7a570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556358b7a1c0_0, 0;
    %load/vec4 v0x556358b79f20_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x556358b79f20_0, 0;
    %jmp T_9.18;
T_9.3 ;
    %load/vec4 v0x556358b7a260_0;
    %load/vec4 v0x556358b7a3e0_0;
    %add;
    %assign/vec4 v0x556358b7a4b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556358b7a570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556358b7a1c0_0, 0;
    %load/vec4 v0x556358b79f20_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x556358b79f20_0, 0;
    %jmp T_9.18;
T_9.4 ;
    %load/vec4 v0x556358b7a260_0;
    %load/vec4 v0x556358b7a3e0_0;
    %sub;
    %assign/vec4 v0x556358b7a4b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556358b7a570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556358b7a1c0_0, 0;
    %load/vec4 v0x556358b79f20_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x556358b79f20_0, 0;
    %jmp T_9.18;
T_9.5 ;
    %load/vec4 v0x556358b7a260_0;
    %load/vec4 v0x556358b7a3e0_0;
    %and;
    %assign/vec4 v0x556358b7a4b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556358b7a570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556358b7a1c0_0, 0;
    %load/vec4 v0x556358b79f20_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x556358b79f20_0, 0;
    %jmp T_9.18;
T_9.6 ;
    %load/vec4 v0x556358b7a260_0;
    %load/vec4 v0x556358b7a3e0_0;
    %or;
    %assign/vec4 v0x556358b7a4b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556358b7a570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556358b7a1c0_0, 0;
    %load/vec4 v0x556358b79f20_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x556358b79f20_0, 0;
    %jmp T_9.18;
T_9.7 ;
    %load/vec4 v0x556358b7a260_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x556358b7a4b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556358b7a570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556358b7a1c0_0, 0;
    %load/vec4 v0x556358b79f20_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x556358b79f20_0, 0;
    %jmp T_9.18;
T_9.8 ;
    %load/vec4 v0x556358b7a260_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x556358b7a4b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556358b7a570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556358b7a1c0_0, 0;
    %load/vec4 v0x556358b79f20_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x556358b79f20_0, 0;
    %jmp T_9.18;
T_9.9 ;
    %load/vec4 v0x556358b7a260_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x556358b7a260_0;
    %pushi/vec4 32768, 0, 16;
    %and;
    %or;
    %assign/vec4 v0x556358b7a4b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556358b7a570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556358b7a1c0_0, 0;
    %load/vec4 v0x556358b79f20_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x556358b79f20_0, 0;
    %jmp T_9.18;
T_9.10 ;
    %load/vec4 v0x556358b7a260_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x556358b79e50_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x556358b7a4b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556358b7a570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556358b7a1c0_0, 0;
    %load/vec4 v0x556358b79f20_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x556358b79f20_0, 0;
    %jmp T_9.18;
T_9.11 ;
    %load/vec4 v0x556358b79e50_0;
    %load/vec4 v0x556358b7a260_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x556358b7a4b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556358b7a570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556358b7a1c0_0, 0;
    %load/vec4 v0x556358b79f20_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x556358b79f20_0, 0;
    %jmp T_9.18;
T_9.12 ;
    %load/vec4 v0x556358b7a260_0;
    %load/vec4 v0x556358b7a3e0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_9.19, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_9.20, 8;
T_9.19 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_9.20, 8;
 ; End of false expr.
    %blend;
T_9.20;
    %assign/vec4 v0x556358b79cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556358b7a570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556358b7a1c0_0, 0;
    %load/vec4 v0x556358b79f20_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x556358b79f20_0, 0;
    %jmp T_9.18;
T_9.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556358b7a570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556358b7a1c0_0, 0;
    %load/vec4 v0x556358b79cb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.21, 8;
    %load/vec4 v0x556358b79e50_0;
    %jmp/1 T_9.22, 8;
T_9.21 ; End of true expr.
    %load/vec4 v0x556358b79f20_0;
    %addi 1, 0, 8;
    %jmp/0 T_9.22, 8;
 ; End of false expr.
    %blend;
T_9.22;
    %assign/vec4 v0x556358b79f20_0, 0;
    %jmp T_9.18;
T_9.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556358b7a570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556358b7a1c0_0, 0;
    %load/vec4 v0x556358b79e50_0;
    %assign/vec4 v0x556358b79f20_0, 0;
    %jmp T_9.18;
T_9.15 ;
    %load/vec4 v0x556358b7a0d0_0;
    %assign/vec4 v0x556358b7a4b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556358b7a570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556358b7a1c0_0, 0;
    %load/vec4 v0x556358b79f20_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x556358b79f20_0, 0;
    %jmp T_9.18;
T_9.16 ;
    %load/vec4 v0x556358b7a260_0;
    %assign/vec4 v0x556358b7a010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556358b7a570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556358b7a1c0_0, 0;
    %load/vec4 v0x556358b79f20_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x556358b79f20_0, 0;
    %jmp T_9.18;
T_9.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556358b7a570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556358b7a1c0_0, 0;
    %jmp T_9.18;
T_9.18 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x556358b7a8e0;
T_10 ;
    %wait E_0x556358b590b0;
    %load/vec4 v0x556358b7b800_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x556358b7ada0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x556358b7aec0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x556358b7afb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x556358b7b110_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x556358b7b220_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x556358b7b330_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x556358b7b440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x556358b7b590_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x556358b7b760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x556358b7acd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %jmp T_10.12;
T_10.4 ;
    %load/vec4 v0x556358b7b6a0_0;
    %assign/vec4 v0x556358b7ada0_0, 0;
    %jmp T_10.12;
T_10.5 ;
    %load/vec4 v0x556358b7b6a0_0;
    %assign/vec4 v0x556358b7aec0_0, 0;
    %jmp T_10.12;
T_10.6 ;
    %load/vec4 v0x556358b7b6a0_0;
    %assign/vec4 v0x556358b7afb0_0, 0;
    %jmp T_10.12;
T_10.7 ;
    %load/vec4 v0x556358b7b6a0_0;
    %assign/vec4 v0x556358b7b110_0, 0;
    %jmp T_10.12;
T_10.8 ;
    %load/vec4 v0x556358b7b6a0_0;
    %assign/vec4 v0x556358b7b220_0, 0;
    %jmp T_10.12;
T_10.9 ;
    %load/vec4 v0x556358b7b6a0_0;
    %assign/vec4 v0x556358b7b330_0, 0;
    %jmp T_10.12;
T_10.10 ;
    %load/vec4 v0x556358b7b6a0_0;
    %assign/vec4 v0x556358b7b440_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %load/vec4 v0x556358b7b6a0_0;
    %assign/vec4 v0x556358b7b590_0, 0;
    %jmp T_10.12;
T_10.12 ;
    %pop/vec4 1;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x556358b7ba50;
T_11 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x556358b7bf90_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x556358b7c030_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x556358b7c0d0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x556358b7c1c0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x556358b7c260_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x556358b7c300_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x556358b7c3a0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x556358b7c4d0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x556358b7beb0_0, 0, 16;
    %end;
    .thread T_11;
    .scope S_0x556358b7ba50;
T_12 ;
    %wait E_0x556358b590b0;
    %load/vec4 v0x556358b7c740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x556358b7c5a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %jmp T_12.11;
T_12.2 ;
    %load/vec4 v0x556358b7c670_0;
    %assign/vec4 v0x556358b7bf90_0, 0;
    %jmp T_12.11;
T_12.3 ;
    %load/vec4 v0x556358b7c670_0;
    %assign/vec4 v0x556358b7c030_0, 0;
    %jmp T_12.11;
T_12.4 ;
    %load/vec4 v0x556358b7c670_0;
    %assign/vec4 v0x556358b7c0d0_0, 0;
    %jmp T_12.11;
T_12.5 ;
    %load/vec4 v0x556358b7c670_0;
    %assign/vec4 v0x556358b7c1c0_0, 0;
    %jmp T_12.11;
T_12.6 ;
    %load/vec4 v0x556358b7c670_0;
    %assign/vec4 v0x556358b7c260_0, 0;
    %jmp T_12.11;
T_12.7 ;
    %load/vec4 v0x556358b7c670_0;
    %assign/vec4 v0x556358b7c300_0, 0;
    %jmp T_12.11;
T_12.8 ;
    %load/vec4 v0x556358b7c670_0;
    %assign/vec4 v0x556358b7c3a0_0, 0;
    %jmp T_12.11;
T_12.9 ;
    %load/vec4 v0x556358b7c670_0;
    %assign/vec4 v0x556358b7c4d0_0, 0;
    %jmp T_12.11;
T_12.10 ;
    %load/vec4 v0x556358b7c670_0;
    %assign/vec4 v0x556358b7beb0_0, 0;
    %jmp T_12.11;
T_12.11 ;
    %pop/vec4 1;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x556358b0ff40;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556358b7ef90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556358b7f2a0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x556358b7f1b0_0, 0, 16;
    %end;
    .thread T_13;
    .scope S_0x556358b0ff40;
T_14 ;
    %vpi_call 2 12 "$dumpfile", "cpu15_sim.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x556358b100c0 {0 0 0};
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556358b7f2a0_0, 0;
    %delay 10000, 0;
    %vpi_call 2 15 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x556358b0ff40;
T_15 ;
    %delay 10, 0;
    %load/vec4 v0x556358b7ef90_0;
    %inv;
    %assign/vec4 v0x556358b7ef90_0, 0;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "cpu15_sim.v";
    "../verilog/cpu15.v";
    "../verilog/clock_gen.v";
    "../verilog/fetch.v";
    "../verilog/decode.v";
    "../verilog/reg_dc.v";
    "../verilog/ram_dc.v";
    "../verilog/exec.v";
    "../verilog/reg_wb.v";
    "../verilog/ram_wb.v";
