   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"portserial.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.NVIC_EnableIRQ,"ax",%progbits
  19              		.align	2
  20              		.thumb
  21              		.thumb_func
  23              	NVIC_EnableIRQ:
  24              	.LFB14:
  25              		.file 1 "/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h"
   1:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**************************************************************************//**
   2:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @file     core_cm3.h
   3:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @version  V1.30
   5:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @date     30. October 2009
   6:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
   7:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @note
   8:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Copyright (C) 2009 ARM Limited. All rights reserved.
   9:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
  10:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @par
  11:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M 
  12:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * processor based microcontrollers.  This file can be freely distributed 
  13:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * within development tools that are supporting such ARM based processors. 
  14:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
  15:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @par
  16:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
  22:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  ******************************************************************************/
  23:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
  24:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #ifndef __CM3_CORE_H__
  25:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define __CM3_CORE_H__
  26:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
  27:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_LintCinfiguration CMSIS CM3 Core Lint Configuration
  28:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
  29:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * List of Lint messages which will be suppressed and not shown:
  30:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *   - Error 10: \n
  31:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *     register uint32_t __regBasePri         __asm("basepri"); \n
  32:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *     Error 10: Expecting ';'
  33:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * .
  34:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *   - Error 530: \n
  35:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *     return(__regBasePri); \n
  36:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *     Warning 530: Symbol '__regBasePri' (line 264) not initialized
  37:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * . 
  38:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *   - Error 550: \n
  39:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *     __regBasePri = (basePri & 0x1ff); \n
  40:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *     Warning 550: Symbol '__regBasePri' (line 271) not accessed
  41:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * .
  42:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *   - Error 754: \n
  43:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *     uint32_t RESERVED0[24]; \n
  44:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *     Info 754: local structure member '<some, not used in the HAL>' (line 109, file ./cm3_core.h)
  45:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * .
  46:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *   - Error 750: \n
  47:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *     #define __CM3_CORE_H__ \n
  48:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *     Info 750: local macro '__CM3_CORE_H__' (line 43, file./cm3_core.h) not referenced
  49:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * .
  50:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *   - Error 528: \n
  51:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *     static __INLINE void NVIC_DisableIRQ(uint32_t IRQn) \n
  52:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *     Warning 528: Symbol 'NVIC_DisableIRQ(unsigned int)' (line 419, file ./cm3_core.h) not refere
  53:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * .
  54:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *   - Error 751: \n
  55:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *     } InterruptType_Type; \n
  56:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *     Info 751: local typedef 'InterruptType_Type' (line 170, file ./cm3_core.h) not referenced
  57:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * .
  58:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Note:  To re-enable a Message, insert a space before 'lint' *
  59:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
  60:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
  61:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
  62:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /*lint -save */
  63:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /*lint -e10  */
  64:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /*lint -e530 */
  65:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /*lint -e550 */
  66:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /*lint -e754 */
  67:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /*lint -e750 */
  68:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /*lint -e528 */
  69:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /*lint -e751 */
  70:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
  71:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
  72:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_definitions CM3 Core Definitions
  73:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   This file defines all structures and symbols for CMSIS core:
  74:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****     - CMSIS version number
  75:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****     - Cortex-M core registers and bitfields
  76:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****     - Cortex-M core peripheral base address
  77:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   @{
  78:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
  79:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
  80:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #ifdef __cplusplus
  81:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  extern "C" {
  82:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #endif 
  83:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
  84:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x01)                                                       /*!<
  85:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x30)                                                       /*!<
  86:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16) | __CM3_CMSIS_VERSION_SUB) /*!<
  87:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
  88:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define __CORTEX_M                (0x03)                                                       /*!<
  89:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
  90:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #include <stdint.h>                           /* Include standard types */
  91:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
  92:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #if defined (__ICCARM__)
  93:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   #include <intrinsics.h>                     /* IAR Intrinsics   */
  94:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #endif
  95:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
  96:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
  97:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #ifndef __NVIC_PRIO_BITS
  98:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   #define __NVIC_PRIO_BITS    4               /*!< standard definition for NVIC Priority Bits */
  99:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #endif
 100:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 101:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 102:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 103:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 104:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
 105:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * IO definitions
 106:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
 107:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * define access restrictions to peripheral registers
 108:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
 109:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 110:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #ifdef __cplusplus
 111:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   #define     __I     volatile                /*!< defines 'read only' permissions      */
 112:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #else
 113:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   #define     __I     volatile const          /*!< defines 'read only' permissions      */
 114:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #endif
 115:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define     __O     volatile                  /*!< defines 'write only' permissions     */
 116:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define     __IO    volatile                  /*!< defines 'read / write' permissions   */
 117:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 118:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 119:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 120:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /*******************************************************************************
 121:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *                 Register Abstraction
 122:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  ******************************************************************************/
 123:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_register CMSIS CM3 Core Register
 124:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  @{
 125:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** */
 126:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 127:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 128:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_NVIC CMSIS CM3 NVIC
 129:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   memory mapped structure for Nested Vectored Interrupt Controller (NVIC)
 130:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   @{
 131:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
 132:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** typedef struct
 133:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** {
 134:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __IO uint32_t ISER[8];                      /*!< Offset: 0x000  Interrupt Set Enable Register    
 135:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****        uint32_t RESERVED0[24];                                   
 136:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __IO uint32_t ICER[8];                      /*!< Offset: 0x080  Interrupt Clear Enable Register  
 137:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****        uint32_t RSERVED1[24];                                    
 138:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __IO uint32_t ISPR[8];                      /*!< Offset: 0x100  Interrupt Set Pending Register   
 139:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****        uint32_t RESERVED2[24];                                   
 140:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __IO uint32_t ICPR[8];                      /*!< Offset: 0x180  Interrupt Clear Pending Register 
 141:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****        uint32_t RESERVED3[24];                                   
 142:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __IO uint32_t IABR[8];                      /*!< Offset: 0x200  Interrupt Active bit Register    
 143:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****        uint32_t RESERVED4[56];                                   
 144:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __IO uint8_t  IP[240];                      /*!< Offset: 0x300  Interrupt Priority Register (8Bit
 145:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****        uint32_t RESERVED5[644];                                  
 146:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __O  uint32_t STIR;                         /*!< Offset: 0xE00  Software Trigger Interrupt Regist
 147:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** }  NVIC_Type;                                               
 148:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_NVIC */
 149:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 150:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 151:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_SCB CMSIS CM3 SCB
 152:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   memory mapped structure for System Control Block (SCB)
 153:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   @{
 154:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
 155:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** typedef struct
 156:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** {
 157:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __I  uint32_t CPUID;                        /*!< Offset: 0x00  CPU ID Base Register              
 158:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __IO uint32_t ICSR;                         /*!< Offset: 0x04  Interrupt Control State Register  
 159:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __IO uint32_t VTOR;                         /*!< Offset: 0x08  Vector Table Offset Register      
 160:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __IO uint32_t AIRCR;                        /*!< Offset: 0x0C  Application Interrupt / Reset Cont
 161:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __IO uint32_t SCR;                          /*!< Offset: 0x10  System Control Register           
 162:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __IO uint32_t CCR;                          /*!< Offset: 0x14  Configuration Control Register    
 163:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __IO uint8_t  SHP[12];                      /*!< Offset: 0x18  System Handlers Priority Registers
 164:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __IO uint32_t SHCSR;                        /*!< Offset: 0x24  System Handler Control and State R
 165:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __IO uint32_t CFSR;                         /*!< Offset: 0x28  Configurable Fault Status Register
 166:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __IO uint32_t HFSR;                         /*!< Offset: 0x2C  Hard Fault Status Register        
 167:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __IO uint32_t DFSR;                         /*!< Offset: 0x30  Debug Fault Status Register       
 168:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __IO uint32_t MMFAR;                        /*!< Offset: 0x34  Mem Manage Address Register       
 169:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __IO uint32_t BFAR;                         /*!< Offset: 0x38  Bus Fault Address Register        
 170:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __IO uint32_t AFSR;                         /*!< Offset: 0x3C  Auxiliary Fault Status Register   
 171:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __I  uint32_t PFR[2];                       /*!< Offset: 0x40  Processor Feature Register        
 172:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __I  uint32_t DFR;                          /*!< Offset: 0x48  Debug Feature Register            
 173:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __I  uint32_t ADR;                          /*!< Offset: 0x4C  Auxiliary Feature Register        
 174:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __I  uint32_t MMFR[4];                      /*!< Offset: 0x50  Memory Model Feature Register     
 175:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __I  uint32_t ISAR[5];                      /*!< Offset: 0x60  ISA Feature Register              
 176:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** } SCB_Type;                                                
 177:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 178:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* SCB CPUID Register Definitions */
 179:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 180:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFul << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 181:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 182:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 183:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFul << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 184:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 185:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 186:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFul << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 187:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 188:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 189:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFul << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 190:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 191:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 192:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 193:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1ul << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 194:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 195:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 196:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1ul << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 197:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 198:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 199:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1ul << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 200:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 201:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 202:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1ul << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 203:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 204:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 205:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1ul << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 206:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 207:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 208:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1ul << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 209:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 210:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 211:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1ul << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 212:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 213:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 214:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFul << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 215:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 216:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 217:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1ul << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 218:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 219:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 220:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFul << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 221:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 222:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 223:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29                                             /*!< SCB 
 224:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (0x1FFul << SCB_VTOR_TBLBASE_Pos)              /*!< SCB 
 225:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 226:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 227:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFul << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 228:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 229:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 230:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 231:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFul << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 232:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 233:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 234:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFul << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 235:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 236:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 237:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1ul << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 238:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 239:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 240:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7ul << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 241:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 242:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 243:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1ul << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 244:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 245:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 246:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1ul << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 247:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 248:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 249:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1ul << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 250:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 251:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* SCB System Control Register Definitions */
 252:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 253:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1ul << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 254:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 255:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 256:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1ul << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 257:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 258:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 259:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1ul << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 260:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 261:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 262:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 263:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1ul << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 264:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 265:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 266:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1ul << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 267:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 268:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 269:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1ul << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 270:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 271:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 272:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1ul << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 273:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 274:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 275:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1ul << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 276:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 277:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 278:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1ul << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 279:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 280:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 281:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 282:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1ul << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 283:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 284:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 285:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1ul << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 286:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 287:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 288:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1ul << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 289:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 290:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 291:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1ul << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 292:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 293:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 294:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1ul << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 295:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 296:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 297:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1ul << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 298:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 299:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 300:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1ul << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 301:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 302:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 303:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1ul << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 304:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 305:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 306:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1ul << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 307:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 308:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 309:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1ul << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 310:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 311:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 312:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1ul << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 313:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****                                      
 314:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 315:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1ul << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 316:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 317:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 318:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1ul << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 319:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 320:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 321:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1ul << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 322:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 323:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* SCB Configurable Fault Status Registers Definitions */
 324:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 325:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFul << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 326:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 327:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 328:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFul << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 329:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 330:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 331:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFul << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 332:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 333:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* SCB Hard Fault Status Registers Definitions */
 334:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 335:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1ul << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 336:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 337:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 338:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1ul << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 339:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 340:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 341:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1ul << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 342:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 343:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 344:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 345:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1ul << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 346:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 347:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 348:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1ul << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 349:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 350:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 351:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1ul << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 352:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 353:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 354:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1ul << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 355:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 356:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 357:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1ul << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 358:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SCB */
 359:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 360:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 361:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_SysTick CMSIS CM3 SysTick
 362:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   memory mapped structure for SysTick
 363:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   @{
 364:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
 365:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** typedef struct
 366:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** {
 367:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x00  SysTick Control and Status Registe
 368:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __IO uint32_t LOAD;                         /*!< Offset: 0x04  SysTick Reload Value Register     
 369:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __IO uint32_t VAL;                          /*!< Offset: 0x08  SysTick Current Value Register    
 370:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __I  uint32_t CALIB;                        /*!< Offset: 0x0C  SysTick Calibration Register      
 371:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** } SysTick_Type;
 372:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 373:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 374:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 375:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1ul << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 376:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 377:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 378:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1ul << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 379:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 380:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 381:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1ul << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 382:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 383:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 384:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1ul << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 385:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 386:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* SysTick Reload Register Definitions */
 387:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 388:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFul << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 389:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 390:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* SysTick Current Register Definitions */
 391:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 392:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 393:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 394:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* SysTick Calibration Register Definitions */
 395:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 396:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1ul << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 397:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 398:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 399:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1ul << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 400:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 401:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 402:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 403:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SysTick */
 404:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 405:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 406:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_ITM CMSIS CM3 ITM
 407:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   memory mapped structure for Instrumentation Trace Macrocell (ITM)
 408:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   @{
 409:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
 410:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** typedef struct
 411:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** {
 412:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __O  union  
 413:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   {
 414:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****     __O  uint8_t    u8;                       /*!< Offset:       ITM Stimulus Port 8-bit           
 415:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****     __O  uint16_t   u16;                      /*!< Offset:       ITM Stimulus Port 16-bit          
 416:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****     __O  uint32_t   u32;                      /*!< Offset:       ITM Stimulus Port 32-bit          
 417:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   }  PORT [32];                               /*!< Offset: 0x00  ITM Stimulus Port Registers       
 418:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****        uint32_t RESERVED0[864];                                 
 419:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __IO uint32_t TER;                          /*!< Offset:       ITM Trace Enable Register         
 420:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****        uint32_t RESERVED1[15];                                  
 421:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __IO uint32_t TPR;                          /*!< Offset:       ITM Trace Privilege Register      
 422:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****        uint32_t RESERVED2[15];                                  
 423:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __IO uint32_t TCR;                          /*!< Offset:       ITM Trace Control Register        
 424:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****        uint32_t RESERVED3[29];                                  
 425:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __IO uint32_t IWR;                          /*!< Offset:       ITM Integration Write Register    
 426:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __IO uint32_t IRR;                          /*!< Offset:       ITM Integration Read Register     
 427:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __IO uint32_t IMCR;                         /*!< Offset:       ITM Integration Mode Control Regis
 428:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****        uint32_t RESERVED4[43];                                  
 429:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __IO uint32_t LAR;                          /*!< Offset:       ITM Lock Access Register          
 430:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __IO uint32_t LSR;                          /*!< Offset:       ITM Lock Status Register          
 431:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****        uint32_t RESERVED5[6];                                   
 432:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __I  uint32_t PID4;                         /*!< Offset:       ITM Peripheral Identification Regi
 433:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __I  uint32_t PID5;                         /*!< Offset:       ITM Peripheral Identification Regi
 434:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __I  uint32_t PID6;                         /*!< Offset:       ITM Peripheral Identification Regi
 435:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __I  uint32_t PID7;                         /*!< Offset:       ITM Peripheral Identification Regi
 436:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __I  uint32_t PID0;                         /*!< Offset:       ITM Peripheral Identification Regi
 437:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __I  uint32_t PID1;                         /*!< Offset:       ITM Peripheral Identification Regi
 438:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __I  uint32_t PID2;                         /*!< Offset:       ITM Peripheral Identification Regi
 439:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __I  uint32_t PID3;                         /*!< Offset:       ITM Peripheral Identification Regi
 440:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __I  uint32_t CID0;                         /*!< Offset:       ITM Component  Identification Regi
 441:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __I  uint32_t CID1;                         /*!< Offset:       ITM Component  Identification Regi
 442:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __I  uint32_t CID2;                         /*!< Offset:       ITM Component  Identification Regi
 443:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __I  uint32_t CID3;                         /*!< Offset:       ITM Component  Identification Regi
 444:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** } ITM_Type;                                                
 445:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 446:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 447:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 448:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFul << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 449:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 450:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* ITM Trace Control Register Definitions */
 451:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 452:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1ul << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 453:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 454:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define ITM_TCR_ATBID_Pos                  16                                             /*!< ITM 
 455:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define ITM_TCR_ATBID_Msk                  (0x7Ful << ITM_TCR_ATBID_Pos)                  /*!< ITM 
 456:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 457:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 458:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3ul << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 459:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 460:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 461:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1ul << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 462:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 463:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 464:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1ul << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 465:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 466:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 467:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1ul << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 468:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 469:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 470:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1ul << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 471:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 472:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 473:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1ul << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 474:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 475:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* ITM Integration Write Register Definitions */
 476:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 477:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1ul << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 478:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 479:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* ITM Integration Read Register Definitions */
 480:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 481:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1ul << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 482:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 483:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 484:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 485:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1ul << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 486:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 487:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* ITM Lock Status Register Definitions */
 488:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 489:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1ul << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 490:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 491:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 492:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1ul << ITM_LSR_Access_Pos)                    /*!< ITM 
 493:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 494:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 495:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define ITM_LSR_Present_Msk                (1ul << ITM_LSR_Present_Pos)                   /*!< ITM 
 496:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_ITM */
 497:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 498:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 499:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_InterruptType CMSIS CM3 Interrupt Type
 500:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   memory mapped structure for Interrupt Type
 501:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   @{
 502:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
 503:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** typedef struct
 504:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** {
 505:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****        uint32_t RESERVED0;
 506:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __I  uint32_t ICTR;                         /*!< Offset: 0x04  Interrupt Control Type Register */
 507:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
 508:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __IO uint32_t ACTLR;                        /*!< Offset: 0x08  Auxiliary Control Register      */
 509:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #else
 510:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****        uint32_t RESERVED1;
 511:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #endif
 512:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** } InterruptType_Type;
 513:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 514:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 515:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Pos  0                                             /*!< Inte
 516:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Msk (0x1Ful << InterruptType_ICTR_INTLINESNUM_Pos) /*!< Inte
 517:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 518:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* Auxiliary Control Register Definitions */
 519:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Pos     2                                             /*!< Inte
 520:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Msk    (1ul << InterruptType_ACTLR_DISFOLD_Pos)       /*!< Inte
 521:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 522:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Pos  1                                             /*!< Inte
 523:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Msk (1ul << InterruptType_ACTLR_DISDEFWBUF_Pos)    /*!< Inte
 524:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 525:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Pos  0                                             /*!< Inte
 526:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Msk (1ul << InterruptType_ACTLR_DISMCYCINT_Pos)    /*!< Inte
 527:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_InterruptType */
 528:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 529:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 530:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 531:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_MPU CMSIS CM3 MPU
 532:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   memory mapped structure for Memory Protection Unit (MPU)
 533:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   @{
 534:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
 535:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** typedef struct
 536:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** {
 537:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __I  uint32_t TYPE;                         /*!< Offset: 0x00  MPU Type Register                 
 538:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x04  MPU Control Register              
 539:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __IO uint32_t RNR;                          /*!< Offset: 0x08  MPU Region RNRber Register        
 540:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __IO uint32_t RBAR;                         /*!< Offset: 0x0C  MPU Region Base Address Register  
 541:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __IO uint32_t RASR;                         /*!< Offset: 0x10  MPU Region Attribute and Size Regi
 542:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __IO uint32_t RBAR_A1;                      /*!< Offset: 0x14  MPU Alias 1 Region Base Address Re
 543:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __IO uint32_t RASR_A1;                      /*!< Offset: 0x18  MPU Alias 1 Region Attribute and S
 544:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __IO uint32_t RBAR_A2;                      /*!< Offset: 0x1C  MPU Alias 2 Region Base Address Re
 545:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __IO uint32_t RASR_A2;                      /*!< Offset: 0x20  MPU Alias 2 Region Attribute and S
 546:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __IO uint32_t RBAR_A3;                      /*!< Offset: 0x24  MPU Alias 3 Region Base Address Re
 547:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __IO uint32_t RASR_A3;                      /*!< Offset: 0x28  MPU Alias 3 Region Attribute and S
 548:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** } MPU_Type;                                                
 549:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 550:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* MPU Type Register */
 551:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
 552:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFul << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 553:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 554:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
 555:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFul << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 556:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 557:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
 558:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1ul << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
 559:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 560:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* MPU Control Register */
 561:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
 562:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1ul << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 563:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 564:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
 565:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1ul << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 566:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 567:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
 568:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1ul << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
 569:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 570:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* MPU Region Number Register */
 571:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
 572:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFul << MPU_RNR_REGION_Pos)                 /*!< MPU 
 573:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 574:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* MPU Region Base Address Register */
 575:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
 576:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFul << MPU_RBAR_ADDR_Pos)             /*!< MPU 
 577:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 578:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
 579:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1ul << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 580:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 581:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
 582:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFul << MPU_RBAR_REGION_Pos)                 /*!< MPU 
 583:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 584:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* MPU Region Attribute and Size Register */
 585:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
 586:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1ul << MPU_RASR_XN_Pos)                       /*!< MPU 
 587:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 588:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
 589:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define MPU_RASR_AP_Msk                    (7ul << MPU_RASR_AP_Pos)                       /*!< MPU 
 590:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 591:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
 592:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (7ul << MPU_RASR_TEX_Pos)                      /*!< MPU 
 593:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 594:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
 595:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define MPU_RASR_S_Msk                     (1ul << MPU_RASR_S_Pos)                        /*!< MPU 
 596:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 597:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
 598:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define MPU_RASR_C_Msk                     (1ul << MPU_RASR_C_Pos)                        /*!< MPU 
 599:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 600:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
 601:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define MPU_RASR_B_Msk                     (1ul << MPU_RASR_B_Pos)                        /*!< MPU 
 602:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 603:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
 604:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFul << MPU_RASR_SRD_Pos)                   /*!< MPU 
 605:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 606:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
 607:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1Ful << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 608:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 609:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define MPU_RASR_ENA_Pos                     0                                            /*!< MPU 
 610:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define MPU_RASR_ENA_Msk                    (0x1Ful << MPU_RASR_ENA_Pos)                  /*!< MPU 
 611:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 612:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_MPU */
 613:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #endif
 614:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 615:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 616:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_CoreDebug CMSIS CM3 Core Debug
 617:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   memory mapped structure for Core Debug Register
 618:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   @{
 619:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
 620:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** typedef struct
 621:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** {
 622:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __IO uint32_t DHCSR;                        /*!< Offset: 0x00  Debug Halting Control and Status R
 623:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __O  uint32_t DCRSR;                        /*!< Offset: 0x04  Debug Core Register Selector Regis
 624:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __IO uint32_t DCRDR;                        /*!< Offset: 0x08  Debug Core Register Data Register 
 625:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __IO uint32_t DEMCR;                        /*!< Offset: 0x0C  Debug Exception and Monitor Contro
 626:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** } CoreDebug_Type;
 627:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 628:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* Debug Halting Control and Status Register */
 629:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
 630:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFul << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
 631:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 632:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
 633:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1ul << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
 634:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 635:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
 636:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1ul << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
 637:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 638:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
 639:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1ul << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
 640:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 641:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
 642:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1ul << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
 643:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 644:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
 645:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1ul << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
 646:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 647:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
 648:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1ul << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
 649:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 650:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
 651:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1ul << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
 652:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 653:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
 654:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1ul << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
 655:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 656:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
 657:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1ul << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
 658:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 659:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
 660:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1ul << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
 661:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 662:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
 663:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1ul << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
 664:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 665:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* Debug Core Register Selector Register */
 666:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
 667:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1ul << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
 668:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 669:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
 670:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1Ful << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
 671:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 672:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* Debug Exception and Monitor Control Register */
 673:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
 674:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1ul << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
 675:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 676:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
 677:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1ul << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
 678:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 679:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
 680:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1ul << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
 681:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 682:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
 683:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1ul << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
 684:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 685:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
 686:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1ul << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
 687:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 688:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
 689:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1ul << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
 690:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 691:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
 692:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1ul << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
 693:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 694:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
 695:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1ul << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
 696:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 697:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
 698:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1ul << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
 699:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 700:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
 701:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1ul << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
 702:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 703:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
 704:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1ul << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
 705:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 706:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
 707:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1ul << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
 708:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 709:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
 710:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1ul << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
 711:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_CoreDebug */
 712:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 713:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 714:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
 715:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCS_BASE            (0xE000E000)                              /*!< System Control Space Bas
 716:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define ITM_BASE            (0xE0000000)                              /*!< ITM Base Address        
 717:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0)                              /*!< Core Debug Base Address 
 718:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010)                      /*!< SysTick Base Address    
 719:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100)                      /*!< NVIC Base Address       
 720:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00)                      /*!< System Control Block Bas
 721:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 722:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define InterruptType       ((InterruptType_Type *) SCS_BASE)         /*!< Interrupt Type Register 
 723:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SCB                 ((SCB_Type *)           SCB_BASE)         /*!< SCB configuration struct
 724:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define SysTick             ((SysTick_Type *)       SysTick_BASE)     /*!< SysTick configuration st
 725:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define NVIC                ((NVIC_Type *)          NVIC_BASE)        /*!< NVIC configuration struc
 726:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define ITM                 ((ITM_Type *)           ITM_BASE)         /*!< ITM configuration struct
 727:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
 728:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 729:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 730:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90)                      /*!< Memory Protection Unit  
 731:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   #define MPU               ((MPU_Type*)            MPU_BASE)         /*!< Memory Protection Unit  
 732:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #endif
 733:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 734:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_core_register */
 735:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 736:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 737:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /*******************************************************************************
 738:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *                Hardware Abstraction Layer
 739:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  ******************************************************************************/
 740:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 741:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #if defined ( __CC_ARM   )
 742:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
 743:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
 744:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 745:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #elif defined ( __ICCARM__ )
 746:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
 747:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
 748:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 749:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #elif defined   (  __GNUC__  )
 750:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
 751:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
 752:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 753:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #elif defined   (  __TASKING__  )
 754:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 755:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 756:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 757:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #endif
 758:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 759:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 760:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* ###################  Compiler specific Intrinsics  ########################### */
 761:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 762:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #if defined ( __CC_ARM   ) /*------------------RealView Compiler -----------------*/
 763:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* ARM armcc specific functions */
 764:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 765:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define __enable_fault_irq                __enable_fiq
 766:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define __disable_fault_irq               __disable_fiq
 767:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 768:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define __NOP                             __nop
 769:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define __WFI                             __wfi
 770:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define __WFE                             __wfe
 771:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define __SEV                             __sev
 772:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define __ISB()                           __isb(0)
 773:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define __DSB()                           __dsb(0)
 774:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define __DMB()                           __dmb(0)
 775:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define __REV                             __rev
 776:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define __RBIT                            __rbit
 777:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define __LDREXB(ptr)                     ((unsigned char ) __ldrex(ptr))
 778:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define __LDREXH(ptr)                     ((unsigned short) __ldrex(ptr))
 779:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define __LDREXW(ptr)                     ((unsigned int  ) __ldrex(ptr))
 780:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 781:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 782:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 783:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 784:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 785:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* intrinsic unsigned long long __ldrexd(volatile void *ptr) */
 786:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* intrinsic int __strexd(unsigned long long val, volatile void *ptr) */
 787:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* intrinsic void __enable_irq();     */
 788:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* intrinsic void __disable_irq();    */
 789:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 790:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 791:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
 792:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Return the Process Stack Pointer
 793:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
 794:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @return ProcessStackPointer
 795:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
 796:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Return the actual process stack pointer
 797:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
 798:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern uint32_t __get_PSP(void);
 799:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 800:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
 801:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Set the Process Stack Pointer
 802:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
 803:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
 804:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
 805:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
 806:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * (process stack pointer) Cortex processor register
 807:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
 808:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
 809:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 810:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
 811:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Return the Main Stack Pointer
 812:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
 813:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @return Main Stack Pointer
 814:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
 815:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
 816:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Cortex processor register
 817:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
 818:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern uint32_t __get_MSP(void);
 819:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 820:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
 821:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Set the Main Stack Pointer
 822:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
 823:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
 824:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
 825:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
 826:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * (main stack pointer) Cortex processor register
 827:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
 828:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
 829:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 830:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
 831:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
 832:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
 833:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @param   value  value to reverse
 834:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @return         reversed value
 835:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
 836:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Reverse byte order in unsigned short value
 837:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
 838:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
 839:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 840:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
 841:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Reverse byte order in signed short value with sign extension to integer
 842:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
 843:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @param   value  value to reverse
 844:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @return         reversed value
 845:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
 846:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Reverse byte order in signed short value with sign extension to integer
 847:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
 848:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern int32_t __REVSH(int16_t value);
 849:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 850:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 851:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #if (__ARMCC_VERSION < 400000)
 852:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 853:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
 854:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 855:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
 856:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 857:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
 858:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern void __CLREX(void);
 859:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 860:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
 861:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Return the Base Priority value
 862:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
 863:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @return BasePriority
 864:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
 865:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Return the content of the base priority register
 866:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
 867:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern uint32_t __get_BASEPRI(void);
 868:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 869:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
 870:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Set the Base Priority value
 871:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
 872:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @param  basePri  BasePriority
 873:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
 874:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Set the base priority register
 875:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
 876:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern void __set_BASEPRI(uint32_t basePri);
 877:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 878:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
 879:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Return the Priority Mask value
 880:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
 881:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @return PriMask
 882:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
 883:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 884:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
 885:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern uint32_t __get_PRIMASK(void);
 886:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 887:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
 888:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Set the Priority Mask value
 889:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
 890:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @param   priMask  PriMask
 891:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
 892:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Set the priority mask bit in the priority mask register
 893:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
 894:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern void __set_PRIMASK(uint32_t priMask);
 895:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 896:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
 897:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Return the Fault Mask value
 898:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
 899:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @return FaultMask
 900:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
 901:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Return the content of the fault mask register
 902:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
 903:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern uint32_t __get_FAULTMASK(void);
 904:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 905:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
 906:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Set the Fault Mask value
 907:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
 908:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @param  faultMask faultMask value
 909:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
 910:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Set the fault mask register
 911:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
 912:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern void __set_FAULTMASK(uint32_t faultMask);
 913:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 914:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
 915:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Return the Control Register value
 916:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * 
 917:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @return Control value
 918:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
 919:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Return the content of the control register
 920:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
 921:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern uint32_t __get_CONTROL(void);
 922:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 923:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
 924:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Set the Control Register value
 925:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
 926:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @param  control  Control value
 927:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
 928:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Set the control register
 929:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
 930:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern void __set_CONTROL(uint32_t control);
 931:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 932:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #else  /* (__ARMCC_VERSION >= 400000)  */
 933:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 934:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
 935:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 936:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
 937:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 938:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
 939:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define __CLREX                           __clrex
 940:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 941:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
 942:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Return the Base Priority value
 943:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
 944:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @return BasePriority
 945:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
 946:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Return the content of the base priority register
 947:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
 948:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** static __INLINE uint32_t  __get_BASEPRI(void)
 949:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** {
 950:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 951:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   return(__regBasePri);
 952:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** }
 953:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 954:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
 955:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Set the Base Priority value
 956:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
 957:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @param  basePri  BasePriority
 958:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
 959:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Set the base priority register
 960:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
 961:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** static __INLINE void __set_BASEPRI(uint32_t basePri)
 962:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** {
 963:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 964:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __regBasePri = (basePri & 0xff);
 965:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** }
 966:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 967:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
 968:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Return the Priority Mask value
 969:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
 970:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @return PriMask
 971:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
 972:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 973:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
 974:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** static __INLINE uint32_t __get_PRIMASK(void)
 975:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** {
 976:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 977:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   return(__regPriMask);
 978:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** }
 979:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 980:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
 981:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Set the Priority Mask value
 982:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
 983:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @param  priMask  PriMask
 984:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
 985:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Set the priority mask bit in the priority mask register
 986:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
 987:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** static __INLINE void __set_PRIMASK(uint32_t priMask)
 988:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** {
 989:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 990:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __regPriMask = (priMask);
 991:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** }
 992:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
 993:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
 994:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Return the Fault Mask value
 995:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
 996:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @return FaultMask
 997:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
 998:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Return the content of the fault mask register
 999:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
1000:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** static __INLINE uint32_t __get_FAULTMASK(void)
1001:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** {
1002:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1003:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   return(__regFaultMask);
1004:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** }
1005:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1006:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
1007:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Set the Fault Mask value
1008:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1009:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @param  faultMask  faultMask value
1010:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1011:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Set the fault mask register
1012:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
1013:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** static __INLINE void __set_FAULTMASK(uint32_t faultMask)
1014:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** {
1015:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1016:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __regFaultMask = (faultMask & 1);
1017:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** }
1018:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1019:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
1020:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Return the Control Register value
1021:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * 
1022:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @return Control value
1023:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1024:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Return the content of the control register
1025:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
1026:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** static __INLINE uint32_t __get_CONTROL(void)
1027:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** {
1028:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1029:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   return(__regControl);
1030:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** }
1031:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1032:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
1033:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Set the Control Register value
1034:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1035:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @param  control  Control value
1036:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1037:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Set the control register
1038:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
1039:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** static __INLINE void __set_CONTROL(uint32_t control)
1040:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** {
1041:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1042:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   __regControl = control;
1043:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** }
1044:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1045:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #endif /* __ARMCC_VERSION  */ 
1046:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1047:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1048:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1049:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #elif (defined (__ICCARM__)) /*------------------ ICC Compiler -------------------*/
1050:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* IAR iccarm specific functions */
1051:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1052:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define __enable_irq                              __enable_interrupt        /*!< global Interrupt e
1053:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define __disable_irq                             __disable_interrupt       /*!< global Interrupt d
1054:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1055:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM ("cpsie f"); }
1056:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM ("cpsid f"); }
1057:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1058:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #define __NOP                                     __no_operation            /*!< no operation intri
1059:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** static __INLINE  void __WFI()                     { __ASM ("wfi"); }
1060:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** static __INLINE  void __WFE()                     { __ASM ("wfe"); }
1061:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** static __INLINE  void __SEV()                     { __ASM ("sev"); }
1062:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** static __INLINE  void __CLREX()                   { __ASM ("clrex"); }
1063:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1064:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* intrinsic void __ISB(void)                                     */
1065:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* intrinsic void __DSB(void)                                     */
1066:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* intrinsic void __DMB(void)                                     */
1067:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* intrinsic void __set_PRIMASK();                                */
1068:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* intrinsic void __get_PRIMASK();                                */
1069:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* intrinsic void __set_FAULTMASK();                              */
1070:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* intrinsic void __get_FAULTMASK();                              */
1071:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* intrinsic uint32_t __REV(uint32_t value);                      */
1072:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* intrinsic uint32_t __REVSH(uint32_t value);                    */
1073:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* intrinsic unsigned long __STREX(unsigned long, unsigned long); */
1074:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* intrinsic unsigned long __LDREX(unsigned long *);              */
1075:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1076:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1077:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
1078:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Return the Process Stack Pointer
1079:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1080:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @return ProcessStackPointer
1081:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1082:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Return the actual process stack pointer
1083:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
1084:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern uint32_t __get_PSP(void);
1085:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1086:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
1087:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Set the Process Stack Pointer
1088:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1089:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
1090:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1091:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
1092:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * (process stack pointer) Cortex processor register
1093:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
1094:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
1095:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1096:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
1097:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Return the Main Stack Pointer
1098:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1099:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @return Main Stack Pointer
1100:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1101:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
1102:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Cortex processor register
1103:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
1104:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern uint32_t __get_MSP(void);
1105:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1106:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
1107:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Set the Main Stack Pointer
1108:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1109:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
1110:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1111:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
1112:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * (main stack pointer) Cortex processor register
1113:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
1114:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
1115:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1116:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
1117:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
1118:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1119:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @param  value  value to reverse
1120:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @return        reversed value
1121:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1122:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Reverse byte order in unsigned short value
1123:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
1124:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
1125:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1126:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
1127:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Reverse bit order of value
1128:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1129:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @param  value  value to reverse
1130:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @return        reversed value
1131:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1132:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Reverse bit order of value
1133:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
1134:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern uint32_t __RBIT(uint32_t value);
1135:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1136:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
1137:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  LDR Exclusive (8 bit)
1138:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1139:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1140:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @return        value of (*address)
1141:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1142:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Exclusive LDR command for 8 bit values)
1143:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
1144:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern uint8_t __LDREXB(uint8_t *addr);
1145:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1146:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
1147:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  LDR Exclusive (16 bit)
1148:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1149:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1150:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @return        value of (*address)
1151:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1152:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Exclusive LDR command for 16 bit values
1153:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
1154:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern uint16_t __LDREXH(uint16_t *addr);
1155:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1156:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
1157:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  LDR Exclusive (32 bit)
1158:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1159:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1160:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @return        value of (*address)
1161:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1162:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Exclusive LDR command for 32 bit values
1163:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
1164:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern uint32_t __LDREXW(uint32_t *addr);
1165:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1166:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
1167:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  STR Exclusive (8 bit)
1168:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1169:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @param  value  value to store
1170:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1171:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @return        successful / failed
1172:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1173:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Exclusive STR command for 8 bit values
1174:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
1175:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern uint32_t __STREXB(uint8_t value, uint8_t *addr);
1176:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1177:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
1178:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  STR Exclusive (16 bit)
1179:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1180:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @param  value  value to store
1181:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1182:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @return        successful / failed
1183:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1184:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Exclusive STR command for 16 bit values
1185:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
1186:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern uint32_t __STREXH(uint16_t value, uint16_t *addr);
1187:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1188:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
1189:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  STR Exclusive (32 bit)
1190:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1191:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @param  value  value to store
1192:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1193:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @return        successful / failed
1194:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1195:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Exclusive STR command for 32 bit values
1196:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
1197:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern uint32_t __STREXW(uint32_t value, uint32_t *addr);
1198:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1199:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1200:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1201:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #elif (defined (__GNUC__)) /*------------------ GNU Compiler ---------------------*/
1202:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* GNU gcc specific functions */
1203:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1204:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** static __INLINE void __enable_irq()               { __ASM volatile ("cpsie i"); }
1205:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** static __INLINE void __disable_irq()              { __ASM volatile ("cpsid i"); }
1206:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1207:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM volatile ("cpsie f"); }
1208:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM volatile ("cpsid f"); }
1209:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1210:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** static __INLINE void __NOP()                      { __ASM volatile ("nop"); }
1211:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** static __INLINE void __WFI()                      { __ASM volatile ("wfi"); }
1212:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** static __INLINE void __WFE()                      { __ASM volatile ("wfe"); }
1213:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** static __INLINE void __SEV()                      { __ASM volatile ("sev"); }
1214:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** static __INLINE void __ISB()                      { __ASM volatile ("isb"); }
1215:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** static __INLINE void __DSB()                      { __ASM volatile ("dsb"); }
1216:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** static __INLINE void __DMB()                      { __ASM volatile ("dmb"); }
1217:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** static __INLINE void __CLREX()                    { __ASM volatile ("clrex"); }
1218:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1219:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1220:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
1221:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Return the Process Stack Pointer
1222:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1223:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @return ProcessStackPointer
1224:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1225:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Return the actual process stack pointer
1226:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
1227:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern uint32_t __get_PSP(void);
1228:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1229:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
1230:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Set the Process Stack Pointer
1231:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1232:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
1233:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1234:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
1235:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * (process stack pointer) Cortex processor register
1236:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
1237:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
1238:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1239:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
1240:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Return the Main Stack Pointer
1241:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1242:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @return Main Stack Pointer
1243:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1244:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
1245:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Cortex processor register
1246:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
1247:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern uint32_t __get_MSP(void);
1248:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1249:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
1250:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Set the Main Stack Pointer
1251:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1252:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
1253:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1254:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
1255:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * (main stack pointer) Cortex processor register
1256:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
1257:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
1258:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1259:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
1260:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Return the Base Priority value
1261:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1262:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @return BasePriority
1263:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1264:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Return the content of the base priority register
1265:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
1266:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern uint32_t __get_BASEPRI(void);
1267:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1268:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
1269:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Set the Base Priority value
1270:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1271:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @param  basePri  BasePriority
1272:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1273:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Set the base priority register
1274:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
1275:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern void __set_BASEPRI(uint32_t basePri);
1276:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1277:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
1278:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Return the Priority Mask value
1279:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1280:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @return PriMask
1281:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1282:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
1283:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
1284:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern uint32_t  __get_PRIMASK(void);
1285:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1286:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
1287:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Set the Priority Mask value
1288:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1289:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @param  priMask  PriMask
1290:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1291:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Set the priority mask bit in the priority mask register
1292:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
1293:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern void __set_PRIMASK(uint32_t priMask);
1294:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1295:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
1296:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Return the Fault Mask value
1297:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1298:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @return FaultMask
1299:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1300:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Return the content of the fault mask register
1301:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
1302:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern uint32_t __get_FAULTMASK(void);
1303:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1304:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
1305:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Set the Fault Mask value
1306:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1307:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @param  faultMask  faultMask value
1308:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1309:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Set the fault mask register
1310:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
1311:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern void __set_FAULTMASK(uint32_t faultMask);
1312:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1313:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
1314:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Return the Control Register value
1315:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** * 
1316:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** *  @return Control value
1317:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1318:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Return the content of the control register
1319:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
1320:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern uint32_t __get_CONTROL(void);
1321:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1322:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
1323:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Set the Control Register value
1324:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1325:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @param  control  Control value
1326:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1327:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Set the control register
1328:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
1329:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern void __set_CONTROL(uint32_t control);
1330:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1331:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
1332:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Reverse byte order in integer value
1333:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1334:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @param  value  value to reverse
1335:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @return        reversed value
1336:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1337:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Reverse byte order in integer value
1338:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
1339:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern uint32_t __REV(uint32_t value);
1340:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1341:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
1342:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
1343:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1344:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @param  value  value to reverse
1345:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @return        reversed value
1346:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1347:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Reverse byte order in unsigned short value
1348:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
1349:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
1350:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1351:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
1352:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Reverse byte order in signed short value with sign extension to integer
1353:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1354:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @param  value  value to reverse
1355:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @return        reversed value
1356:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1357:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Reverse byte order in signed short value with sign extension to integer
1358:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
1359:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern int32_t __REVSH(int16_t value);
1360:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1361:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
1362:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Reverse bit order of value
1363:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1364:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @param  value  value to reverse
1365:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @return        reversed value
1366:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1367:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Reverse bit order of value
1368:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
1369:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern uint32_t __RBIT(uint32_t value);
1370:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1371:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
1372:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  LDR Exclusive (8 bit)
1373:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1374:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1375:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @return        value of (*address)
1376:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1377:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Exclusive LDR command for 8 bit value
1378:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
1379:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern uint8_t __LDREXB(uint8_t *addr);
1380:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1381:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
1382:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  LDR Exclusive (16 bit)
1383:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1384:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1385:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @return        value of (*address)
1386:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1387:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Exclusive LDR command for 16 bit values
1388:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
1389:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern uint16_t __LDREXH(uint16_t *addr);
1390:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1391:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
1392:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  LDR Exclusive (32 bit)
1393:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1394:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1395:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @return        value of (*address)
1396:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1397:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Exclusive LDR command for 32 bit values
1398:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
1399:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern uint32_t __LDREXW(uint32_t *addr);
1400:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1401:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
1402:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  STR Exclusive (8 bit)
1403:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1404:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @param  value  value to store
1405:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1406:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @return        successful / failed
1407:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1408:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Exclusive STR command for 8 bit values
1409:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
1410:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern uint32_t __STREXB(uint8_t value, uint8_t *addr);
1411:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1412:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
1413:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  STR Exclusive (16 bit)
1414:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1415:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @param  value  value to store
1416:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1417:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @return        successful / failed
1418:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1419:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Exclusive STR command for 16 bit values
1420:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
1421:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern uint32_t __STREXH(uint16_t value, uint16_t *addr);
1422:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1423:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
1424:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  STR Exclusive (32 bit)
1425:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1426:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @param  value  value to store
1427:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1428:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @return        successful / failed
1429:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1430:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Exclusive STR command for 32 bit values
1431:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
1432:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** extern uint32_t __STREXW(uint32_t value, uint32_t *addr);
1433:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1434:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1435:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #elif (defined (__TASKING__)) /*------------------ TASKING Compiler ---------------------*/
1436:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* TASKING carm specific functions */
1437:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1438:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /*
1439:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * The CMSIS functions have been implemented as intrinsics in the compiler.
1440:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Please use "carm -?i" to get an up to date list of all instrinsics,
1441:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Including the CMSIS ones.
1442:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
1443:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1444:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** #endif
1445:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1446:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1447:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_Core_FunctionInterface CMSIS CM3 Core Function Interface
1448:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   Core  Function Interface containing:
1449:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   - Core NVIC Functions
1450:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   - Core SysTick Functions
1451:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   - Core Reset Functions
1452:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** */
1453:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /*@{*/
1454:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1455:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1456:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1457:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
1458:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Set the Priority Grouping in NVIC Interrupt Controller
1459:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1460:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @param  PriorityGroup is priority grouping field
1461:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1462:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Set the priority grouping field using the required unlock sequence.
1463:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * The parameter priority_grouping is assigned to the field 
1464:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * SCB->AIRCR [10:8] PRIGROUP field. Only values from 0..7 are used.
1465:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * In case of a conflict between priority grouping and available
1466:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1467:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
1468:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1469:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** {
1470:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   uint32_t reg_value;
1471:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);                         /* only values 0..7 a
1472:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   
1473:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1474:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1475:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   reg_value  =  (reg_value                       |
1476:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****                 (0x5FA << SCB_AIRCR_VECTKEY_Pos) | 
1477:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1478:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   SCB->AIRCR =  reg_value;
1479:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** }
1480:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1481:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
1482:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Get the Priority Grouping from NVIC Interrupt Controller
1483:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1484:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @return priority grouping field 
1485:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1486:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Get the priority grouping from NVIC Interrupt Controller.
1487:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * priority grouping is SCB->AIRCR [10:8] PRIGROUP field.
1488:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
1489:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** static __INLINE uint32_t NVIC_GetPriorityGrouping(void)
1490:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** {
1491:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
1492:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** }
1493:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** 
1494:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** /**
1495:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @brief  Enable Interrupt in NVIC Interrupt Controller
1496:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1497:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * @param  IRQn   The positive number of the external interrupt to enable
1498:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  *
1499:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * Enable a device specific interupt in the NVIC interrupt controller.
1500:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  * The interrupt number cannot be a negative value.
1501:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****  */
1502:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1503:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** {
  26              		.loc 1 1503 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 1, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 80B4     		push	{r7}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 7, -4
  35 0002 83B0     		sub	sp, sp, #12
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 16
  38 0004 00AF     		add	r7, sp, #0
  39              	.LCFI2:
  40              		.cfi_def_cfa_register 7
  41 0006 0346     		mov	r3, r0
  42 0008 FB71     		strb	r3, [r7, #7]
1504:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h ****   NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  43              		.loc 1 1504 0
  44 000a 4FF46143 		mov	r3, #57600
  45 000e CEF20003 		movt	r3, 57344
  46 0012 97F90720 		ldrsb	r2, [r7, #7]
  47 0016 4FEA5212 		lsr	r2, r2, #5
  48 001a F979     		ldrb	r1, [r7, #7]	@ zero_extendqisi2
  49 001c 01F01F01 		and	r1, r1, #31
  50 0020 4FF00100 		mov	r0, #1
  51 0024 00FA01F1 		lsl	r1, r0, r1
  52 0028 43F82210 		str	r1, [r3, r2, lsl #2]
1505:/home/frolls/ARM/stm32vld_template/CMSIS/core_cm3.h **** }
  53              		.loc 1 1505 0
  54 002c 07F10C07 		add	r7, r7, #12
  55 0030 BD46     		mov	sp, r7
  56 0032 80BC     		pop	{r7}
  57 0034 7047     		bx	lr
  58              		.cfi_endproc
  59              	.LFE14:
  61 0036 00BF     		.section	.text.vMBPortSerialEnable,"ax",%progbits
  62              		.align	2
  63              		.global	vMBPortSerialEnable
  64              		.thumb
  65              		.thumb_func
  67              	vMBPortSerialEnable:
  68              	.LFB29:
  69              		.file 2 "../FreeModbus/STM32/port/portserial.c"
   1:../FreeModbus/STM32/port/portserial.c **** /*
   2:../FreeModbus/STM32/port/portserial.c ****  * FreeModbus Libary: BARE Port
   3:../FreeModbus/STM32/port/portserial.c ****  * Copyright (C) 2006 Christian Walter <wolti@sil.at>
   4:../FreeModbus/STM32/port/portserial.c ****  *
   5:../FreeModbus/STM32/port/portserial.c ****  * This library is free software; you can redistribute it and/or
   6:../FreeModbus/STM32/port/portserial.c ****  * modify it under the terms of the GNU Lesser General Public
   7:../FreeModbus/STM32/port/portserial.c ****  * License as published by the Free Software Foundation; either
   8:../FreeModbus/STM32/port/portserial.c ****  * version 2.1 of the License, or (at your option) any later version.
   9:../FreeModbus/STM32/port/portserial.c ****  *
  10:../FreeModbus/STM32/port/portserial.c ****  * This library is distributed in the hope that it will be useful,
  11:../FreeModbus/STM32/port/portserial.c ****  * but WITHOUT ANY WARRANTY; without even the implied warranty of
  12:../FreeModbus/STM32/port/portserial.c ****  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
  13:../FreeModbus/STM32/port/portserial.c ****  * Lesser General Public License for more details.
  14:../FreeModbus/STM32/port/portserial.c ****  *
  15:../FreeModbus/STM32/port/portserial.c ****  * You should have received a copy of the GNU Lesser General Public
  16:../FreeModbus/STM32/port/portserial.c ****  * License along with this library; if not, write to the Free Software
  17:../FreeModbus/STM32/port/portserial.c ****  * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA  02110-1301  USA
  18:../FreeModbus/STM32/port/portserial.c ****  *
  19:../FreeModbus/STM32/port/portserial.c ****  * File: $Id: portserial.c,v 1.1 2006/08/22 21:35:13 wolti Exp $
  20:../FreeModbus/STM32/port/portserial.c ****  */
  21:../FreeModbus/STM32/port/portserial.c **** 
  22:../FreeModbus/STM32/port/portserial.c **** #include "port.h"
  23:../FreeModbus/STM32/port/portserial.c **** 
  24:../FreeModbus/STM32/port/portserial.c **** /* ----------------------- Modbus includes ----------------------------------*/
  25:../FreeModbus/STM32/port/portserial.c **** #include "mb.h"
  26:../FreeModbus/STM32/port/portserial.c **** #include "mbport.h"
  27:../FreeModbus/STM32/port/portserial.c **** 
  28:../FreeModbus/STM32/port/portserial.c **** /* ----------------------- Start implementation -----------------------------*/
  29:../FreeModbus/STM32/port/portserial.c **** void
  30:../FreeModbus/STM32/port/portserial.c **** vMBPortSerialEnable( BOOL xRxEnable, BOOL xTxEnable )
  31:../FreeModbus/STM32/port/portserial.c **** {
  70              		.loc 2 31 0
  71              		.cfi_startproc
  72              		@ args = 0, pretend = 0, frame = 8
  73              		@ frame_needed = 1, uses_anonymous_args = 0
  74 0000 80B5     		push	{r7, lr}
  75              	.LCFI3:
  76              		.cfi_def_cfa_offset 8
  77              		.cfi_offset 7, -8
  78              		.cfi_offset 14, -4
  79 0002 82B0     		sub	sp, sp, #8
  80              	.LCFI4:
  81              		.cfi_def_cfa_offset 16
  82 0004 00AF     		add	r7, sp, #0
  83              	.LCFI5:
  84              		.cfi_def_cfa_register 7
  85 0006 0246     		mov	r2, r0
  86 0008 0B46     		mov	r3, r1
  87 000a FA71     		strb	r2, [r7, #7]
  88 000c BB71     		strb	r3, [r7, #6]
  32:../FreeModbus/STM32/port/portserial.c **** 	/* If xRXEnable enable serial receive interrupts. If xTxENable enable
  33:../FreeModbus/STM32/port/portserial.c **** 	  * transmitter empty interrupts.
  34:../FreeModbus/STM32/port/portserial.c **** 	  */
  35:../FreeModbus/STM32/port/portserial.c **** 	  if(xRxEnable == TRUE)
  89              		.loc 2 35 0
  90 000e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
  91 0010 012B     		cmp	r3, #1
  92 0012 0AD1     		bne	.L3
  36:../FreeModbus/STM32/port/portserial.c **** 	  {
  37:../FreeModbus/STM32/port/portserial.c **** 	    USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);//   
  93              		.loc 2 37 0
  94 0014 4FF46050 		mov	r0, #14336
  95 0018 C4F20100 		movt	r0, 16385
  96 001c 40F22551 		movw	r1, #1317
  97 0020 4FF00102 		mov	r2, #1
  98 0024 FFF7FEFF 		bl	USART_ITConfig
  99 0028 09E0     		b	.L4
 100              	.L3:
  38:../FreeModbus/STM32/port/portserial.c **** 	  }
  39:../FreeModbus/STM32/port/portserial.c **** 	  else
  40:../FreeModbus/STM32/port/portserial.c **** 	  {
  41:../FreeModbus/STM32/port/portserial.c **** 	    USART_ITConfig(USART1, USART_IT_RXNE, DISABLE);//  
 101              		.loc 2 41 0
 102 002a 4FF46050 		mov	r0, #14336
 103 002e C4F20100 		movt	r0, 16385
 104 0032 40F22551 		movw	r1, #1317
 105 0036 4FF00002 		mov	r2, #0
 106 003a FFF7FEFF 		bl	USART_ITConfig
 107              	.L4:
  42:../FreeModbus/STM32/port/portserial.c **** 	  }
  43:../FreeModbus/STM32/port/portserial.c **** 
  44:../FreeModbus/STM32/port/portserial.c **** 	  if(xTxEnable == TRUE)
 108              		.loc 2 44 0
 109 003e BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 110 0040 012B     		cmp	r3, #1
 111 0042 0AD1     		bne	.L5
  45:../FreeModbus/STM32/port/portserial.c **** 	  {
  46:../FreeModbus/STM32/port/portserial.c **** 	    USART_ITConfig(USART1, USART_IT_TXE, ENABLE);//   
 112              		.loc 2 46 0
 113 0044 4FF46050 		mov	r0, #14336
 114 0048 C4F20100 		movt	r0, 16385
 115 004c 40F22771 		movw	r1, #1831
 116 0050 4FF00102 		mov	r2, #1
 117 0054 FFF7FEFF 		bl	USART_ITConfig
 118 0058 09E0     		b	.L2
 119              	.L5:
  47:../FreeModbus/STM32/port/portserial.c **** 	  }
  48:../FreeModbus/STM32/port/portserial.c **** 	  else
  49:../FreeModbus/STM32/port/portserial.c **** 	  {
  50:../FreeModbus/STM32/port/portserial.c **** 	    USART_ITConfig(USART1, USART_IT_TXE, DISABLE);//  
 120              		.loc 2 50 0
 121 005a 4FF46050 		mov	r0, #14336
 122 005e C4F20100 		movt	r0, 16385
 123 0062 40F22771 		movw	r1, #1831
 124 0066 4FF00002 		mov	r2, #0
 125 006a FFF7FEFF 		bl	USART_ITConfig
 126              	.L2:
  51:../FreeModbus/STM32/port/portserial.c **** 	  }
  52:../FreeModbus/STM32/port/portserial.c **** }
 127              		.loc 2 52 0
 128 006e 07F10807 		add	r7, r7, #8
 129 0072 BD46     		mov	sp, r7
 130 0074 80BD     		pop	{r7, pc}
 131              		.cfi_endproc
 132              	.LFE29:
 134 0076 00BF     		.section	.text.xMBPortSerialInit,"ax",%progbits
 135              		.align	2
 136              		.global	xMBPortSerialInit
 137              		.thumb
 138              		.thumb_func
 140              	xMBPortSerialInit:
 141              	.LFB30:
  53:../FreeModbus/STM32/port/portserial.c **** 
  54:../FreeModbus/STM32/port/portserial.c **** BOOL
  55:../FreeModbus/STM32/port/portserial.c **** xMBPortSerialInit( UCHAR ucPORT, ULONG ulBaudRate, UCHAR ucDataBits, eMBParity eParity )
  56:../FreeModbus/STM32/port/portserial.c **** {
 142              		.loc 2 56 0
 143              		.cfi_startproc
 144              		@ args = 0, pretend = 0, frame = 24
 145              		@ frame_needed = 1, uses_anonymous_args = 0
 146 0000 80B5     		push	{r7, lr}
 147              	.LCFI6:
 148              		.cfi_def_cfa_offset 8
 149              		.cfi_offset 7, -8
 150              		.cfi_offset 14, -4
 151 0002 86B0     		sub	sp, sp, #24
 152              	.LCFI7:
 153              		.cfi_def_cfa_offset 32
 154 0004 00AF     		add	r7, sp, #0
 155              	.LCFI8:
 156              		.cfi_def_cfa_register 7
 157 0006 3960     		str	r1, [r7, #0]
 158 0008 0146     		mov	r1, r0
 159 000a F971     		strb	r1, [r7, #7]
 160 000c BA71     		strb	r2, [r7, #6]
 161 000e 7B71     		strb	r3, [r7, #5]
  57:../FreeModbus/STM32/port/portserial.c **** 	USART_InitTypeDef USART_InitStructure;
  58:../FreeModbus/STM32/port/portserial.c **** 
  59:../FreeModbus/STM32/port/portserial.c **** 	//  USART1
  60:../FreeModbus/STM32/port/portserial.c **** 	USART_InitStructure.USART_BaudRate = 19200;
 162              		.loc 2 60 0
 163 0010 4FF49643 		mov	r3, #19200
 164 0014 BB60     		str	r3, [r7, #8]
  61:../FreeModbus/STM32/port/portserial.c **** 	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 165              		.loc 2 61 0
 166 0016 4FF00003 		mov	r3, #0
 167 001a BB81     		strh	r3, [r7, #12]	@ movhi
  62:../FreeModbus/STM32/port/portserial.c **** 	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 168              		.loc 2 62 0
 169 001c 4FF00003 		mov	r3, #0
 170 0020 FB81     		strh	r3, [r7, #14]	@ movhi
  63:../FreeModbus/STM32/port/portserial.c **** 	USART_InitStructure.USART_Parity = USART_Parity_No;
 171              		.loc 2 63 0
 172 0022 4FF00003 		mov	r3, #0
 173 0026 3B82     		strh	r3, [r7, #16]	@ movhi
  64:../FreeModbus/STM32/port/portserial.c **** 	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 174              		.loc 2 64 0
 175 0028 4FF00C03 		mov	r3, #12
 176 002c 7B82     		strh	r3, [r7, #18]	@ movhi
  65:../FreeModbus/STM32/port/portserial.c **** 	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 177              		.loc 2 65 0
 178 002e 4FF00003 		mov	r3, #0
 179 0032 BB82     		strh	r3, [r7, #20]	@ movhi
  66:../FreeModbus/STM32/port/portserial.c **** 
  67:../FreeModbus/STM32/port/portserial.c **** 	NVIC_EnableIRQ(USART1_IRQn);
 180              		.loc 2 67 0
 181 0034 4FF02500 		mov	r0, #37
 182 0038 FFF7FEFF 		bl	NVIC_EnableIRQ
  68:../FreeModbus/STM32/port/portserial.c **** 	USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 183              		.loc 2 68 0
 184 003c 4FF46050 		mov	r0, #14336
 185 0040 C4F20100 		movt	r0, 16385
 186 0044 40F22551 		movw	r1, #1317
 187 0048 4FF00102 		mov	r2, #1
 188 004c FFF7FEFF 		bl	USART_ITConfig
  69:../FreeModbus/STM32/port/portserial.c **** 
  70:../FreeModbus/STM32/port/portserial.c **** 	USART_Init(USART1, &USART_InitStructure);
 189              		.loc 2 70 0
 190 0050 07F10803 		add	r3, r7, #8
 191 0054 4FF46050 		mov	r0, #14336
 192 0058 C4F20100 		movt	r0, 16385
 193 005c 1946     		mov	r1, r3
 194 005e FFF7FEFF 		bl	USART_Init
  71:../FreeModbus/STM32/port/portserial.c **** 	USART_Cmd(USART1, ENABLE);
 195              		.loc 2 71 0
 196 0062 4FF46050 		mov	r0, #14336
 197 0066 C4F20100 		movt	r0, 16385
 198 006a 4FF00101 		mov	r1, #1
 199 006e FFF7FEFF 		bl	USART_Cmd
  72:../FreeModbus/STM32/port/portserial.c **** 
  73:../FreeModbus/STM32/port/portserial.c **** 		    return TRUE;
 200              		.loc 2 73 0
 201 0072 4FF00103 		mov	r3, #1
  74:../FreeModbus/STM32/port/portserial.c **** }
 202              		.loc 2 74 0
 203 0076 1846     		mov	r0, r3
 204 0078 07F11807 		add	r7, r7, #24
 205 007c BD46     		mov	sp, r7
 206 007e 80BD     		pop	{r7, pc}
 207              		.cfi_endproc
 208              	.LFE30:
 210              		.section	.text.xMBPortSerialPutByte,"ax",%progbits
 211              		.align	2
 212              		.global	xMBPortSerialPutByte
 213              		.thumb
 214              		.thumb_func
 216              	xMBPortSerialPutByte:
 217              	.LFB31:
  75:../FreeModbus/STM32/port/portserial.c **** 
  76:../FreeModbus/STM32/port/portserial.c **** BOOL
  77:../FreeModbus/STM32/port/portserial.c **** xMBPortSerialPutByte( CHAR ucByte )
  78:../FreeModbus/STM32/port/portserial.c **** {
 218              		.loc 2 78 0
 219              		.cfi_startproc
 220              		@ args = 0, pretend = 0, frame = 8
 221              		@ frame_needed = 1, uses_anonymous_args = 0
 222 0000 80B5     		push	{r7, lr}
 223              	.LCFI9:
 224              		.cfi_def_cfa_offset 8
 225              		.cfi_offset 7, -8
 226              		.cfi_offset 14, -4
 227 0002 82B0     		sub	sp, sp, #8
 228              	.LCFI10:
 229              		.cfi_def_cfa_offset 16
 230 0004 00AF     		add	r7, sp, #0
 231              	.LCFI11:
 232              		.cfi_def_cfa_register 7
 233 0006 0346     		mov	r3, r0
 234 0008 FB71     		strb	r3, [r7, #7]
  79:../FreeModbus/STM32/port/portserial.c **** 	USART_SendData(USART1, ucByte);
 235              		.loc 2 79 0
 236 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 237 000c 9BB2     		uxth	r3, r3
 238 000e 4FF46050 		mov	r0, #14336
 239 0012 C4F20100 		movt	r0, 16385
 240 0016 1946     		mov	r1, r3
 241 0018 FFF7FEFF 		bl	USART_SendData
  80:../FreeModbus/STM32/port/portserial.c **** 	  return TRUE;
 242              		.loc 2 80 0
 243 001c 4FF00103 		mov	r3, #1
  81:../FreeModbus/STM32/port/portserial.c **** }
 244              		.loc 2 81 0
 245 0020 1846     		mov	r0, r3
 246 0022 07F10807 		add	r7, r7, #8
 247 0026 BD46     		mov	sp, r7
 248 0028 80BD     		pop	{r7, pc}
 249              		.cfi_endproc
 250              	.LFE31:
 252 002a 00BF     		.section	.text.xMBPortSerialGetByte,"ax",%progbits
 253              		.align	2
 254              		.global	xMBPortSerialGetByte
 255              		.thumb
 256              		.thumb_func
 258              	xMBPortSerialGetByte:
 259              	.LFB32:
  82:../FreeModbus/STM32/port/portserial.c **** 
  83:../FreeModbus/STM32/port/portserial.c **** BOOL
  84:../FreeModbus/STM32/port/portserial.c **** xMBPortSerialGetByte( CHAR * pucByte )
  85:../FreeModbus/STM32/port/portserial.c **** {
 260              		.loc 2 85 0
 261              		.cfi_startproc
 262              		@ args = 0, pretend = 0, frame = 8
 263              		@ frame_needed = 1, uses_anonymous_args = 0
 264 0000 80B5     		push	{r7, lr}
 265              	.LCFI12:
 266              		.cfi_def_cfa_offset 8
 267              		.cfi_offset 7, -8
 268              		.cfi_offset 14, -4
 269 0002 82B0     		sub	sp, sp, #8
 270              	.LCFI13:
 271              		.cfi_def_cfa_offset 16
 272 0004 00AF     		add	r7, sp, #0
 273              	.LCFI14:
 274              		.cfi_def_cfa_register 7
 275 0006 7860     		str	r0, [r7, #4]
  86:../FreeModbus/STM32/port/portserial.c ****     /* Return the byte in the UARTs receive buffer. This function is called
  87:../FreeModbus/STM32/port/portserial.c ****      * by the protocol stack after pxMBFrameCBByteReceived( ) has been called.
  88:../FreeModbus/STM32/port/portserial.c ****      */
  89:../FreeModbus/STM32/port/portserial.c **** 	*pucByte = (CHAR)USART_ReceiveData(USART1);
 276              		.loc 2 89 0
 277 0008 4FF46050 		mov	r0, #14336
 278 000c C4F20100 		movt	r0, 16385
 279 0010 FFF7FEFF 		bl	USART_ReceiveData
 280 0014 0346     		mov	r3, r0
 281 0016 DAB2     		uxtb	r2, r3
 282 0018 7B68     		ldr	r3, [r7, #4]
 283 001a 1A70     		strb	r2, [r3, #0]
  90:../FreeModbus/STM32/port/portserial.c **** 	return TRUE;
 284              		.loc 2 90 0
 285 001c 4FF00103 		mov	r3, #1
  91:../FreeModbus/STM32/port/portserial.c **** }
 286              		.loc 2 91 0
 287 0020 1846     		mov	r0, r3
 288 0022 07F10807 		add	r7, r7, #8
 289 0026 BD46     		mov	sp, r7
 290 0028 80BD     		pop	{r7, pc}
 291              		.cfi_endproc
 292              	.LFE32:
 294 002a 00BF     		.section	.text.USART1_IRQHandler,"ax",%progbits
 295              		.align	2
 296              		.global	USART1_IRQHandler
 297              		.thumb
 298              		.thumb_func
 300              	USART1_IRQHandler:
 301              	.LFB33:
  92:../FreeModbus/STM32/port/portserial.c **** 
  93:../FreeModbus/STM32/port/portserial.c **** void USART1_IRQHandler(void)
  94:../FreeModbus/STM32/port/portserial.c **** {
 302              		.loc 2 94 0
 303              		.cfi_startproc
 304              		@ args = 0, pretend = 0, frame = 0
 305              		@ frame_needed = 1, uses_anonymous_args = 0
 306 0000 80B5     		push	{r7, lr}
 307              	.LCFI15:
 308              		.cfi_def_cfa_offset 8
 309              		.cfi_offset 7, -8
 310              		.cfi_offset 14, -4
 311 0002 00AF     		add	r7, sp, #0
 312              	.LCFI16:
 313              		.cfi_def_cfa_register 7
  95:../FreeModbus/STM32/port/portserial.c **** //   RXNE
  96:../FreeModbus/STM32/port/portserial.c **** if ( USART_GetITStatus(USART1, USART_IT_RXNE) )
 314              		.loc 2 96 0
 315 0004 4FF46050 		mov	r0, #14336
 316 0008 C4F20100 		movt	r0, 16385
 317 000c 40F22551 		movw	r1, #1317
 318 0010 FFF7FEFF 		bl	USART_GetITStatus
 319 0014 0346     		mov	r3, r0
 320 0016 002B     		cmp	r3, #0
 321 0018 0DD0     		beq	.L14
  97:../FreeModbus/STM32/port/portserial.c **** {
  98:../FreeModbus/STM32/port/portserial.c **** USART_ClearITPendingBit(USART1, USART_IT_RXNE);
 322              		.loc 2 98 0
 323 001a 4FF46050 		mov	r0, #14336
 324 001e C4F20100 		movt	r0, 16385
 325 0022 40F22551 		movw	r1, #1317
 326 0026 FFF7FEFF 		bl	USART_ClearITPendingBit
  99:../FreeModbus/STM32/port/portserial.c **** 
 100:../FreeModbus/STM32/port/portserial.c **** // ,      
 101:../FreeModbus/STM32/port/portserial.c **** //USART_SendData(USART1, USART_ReceiveData(USART1));
 102:../FreeModbus/STM32/port/portserial.c **** pxMBFrameCBByteReceived(  );
 327              		.loc 2 102 0
 328 002a 40F20003 		movw	r3, #:lower16:pxMBFrameCBByteReceived
 329 002e C0F20003 		movt	r3, #:upper16:pxMBFrameCBByteReceived
 330 0032 1B68     		ldr	r3, [r3, #0]
 331 0034 9847     		blx	r3
 332              	.L14:
 103:../FreeModbus/STM32/port/portserial.c **** };
 104:../FreeModbus/STM32/port/portserial.c **** 
 105:../FreeModbus/STM32/port/portserial.c **** //   TXE
 106:../FreeModbus/STM32/port/portserial.c **** if ( USART_GetITStatus(USART1, USART_IT_TXE) )
 333              		.loc 2 106 0
 334 0036 4FF46050 		mov	r0, #14336
 335 003a C4F20100 		movt	r0, 16385
 336 003e 40F22771 		movw	r1, #1831
 337 0042 FFF7FEFF 		bl	USART_GetITStatus
 338 0046 0346     		mov	r3, r0
 339 0048 002B     		cmp	r3, #0
 340 004a 0DD0     		beq	.L13
 107:../FreeModbus/STM32/port/portserial.c **** {
 108:../FreeModbus/STM32/port/portserial.c **** USART_ClearITPendingBit(USART1, USART_IT_TXE);
 341              		.loc 2 108 0
 342 004c 4FF46050 		mov	r0, #14336
 343 0050 C4F20100 		movt	r0, 16385
 344 0054 40F22771 		movw	r1, #1831
 345 0058 FFF7FEFF 		bl	USART_ClearITPendingBit
 109:../FreeModbus/STM32/port/portserial.c **** 
 110:../FreeModbus/STM32/port/portserial.c **** pxMBFrameCBTransmitterEmpty(  );
 346              		.loc 2 110 0
 347 005c 40F20003 		movw	r3, #:lower16:pxMBFrameCBTransmitterEmpty
 348 0060 C0F20003 		movt	r3, #:upper16:pxMBFrameCBTransmitterEmpty
 349 0064 1B68     		ldr	r3, [r3, #0]
 350 0066 9847     		blx	r3
 351              	.L13:
 111:../FreeModbus/STM32/port/portserial.c **** 
 112:../FreeModbus/STM32/port/portserial.c **** };
 113:../FreeModbus/STM32/port/portserial.c **** 
 114:../FreeModbus/STM32/port/portserial.c **** }
 352              		.loc 2 114 0
 353 0068 80BD     		pop	{r7, pc}
 354              		.cfi_endproc
 355              	.LFE33:
 357 006a 00BF     		.text
 358              	.Letext0:
 359              		.file 3 "/home/frolls/ARM/stm32vld_template/CMSIS/stm32f10x.h"
 360              		.file 4 "/home/frolls/ARM/gcc-arm-none-eabi-4_7-2012q4/bin/../lib/gcc/arm-none-eabi/4.7.3/../../..
 361              		.file 5 "/home/frolls/ARM/stm32vld_template/StdPeripheralDriver/inc/stm32f10x_usart.h"
 362              		.file 6 "../FreeModbus/STM32/port/port.h"
 363              		.file 7 "/home/frolls/ARM/stm32vld_template/FreeModbus/include/mbport.h"
DEFINED SYMBOLS
                            *ABS*:00000000 portserial.c
     /tmp/ccWJwnIE.s:19     .text.NVIC_EnableIRQ:00000000 $t
     /tmp/ccWJwnIE.s:23     .text.NVIC_EnableIRQ:00000000 NVIC_EnableIRQ
     /tmp/ccWJwnIE.s:62     .text.vMBPortSerialEnable:00000000 $t
     /tmp/ccWJwnIE.s:67     .text.vMBPortSerialEnable:00000000 vMBPortSerialEnable
     /tmp/ccWJwnIE.s:135    .text.xMBPortSerialInit:00000000 $t
     /tmp/ccWJwnIE.s:140    .text.xMBPortSerialInit:00000000 xMBPortSerialInit
     /tmp/ccWJwnIE.s:211    .text.xMBPortSerialPutByte:00000000 $t
     /tmp/ccWJwnIE.s:216    .text.xMBPortSerialPutByte:00000000 xMBPortSerialPutByte
     /tmp/ccWJwnIE.s:253    .text.xMBPortSerialGetByte:00000000 $t
     /tmp/ccWJwnIE.s:258    .text.xMBPortSerialGetByte:00000000 xMBPortSerialGetByte
     /tmp/ccWJwnIE.s:295    .text.USART1_IRQHandler:00000000 $t
     /tmp/ccWJwnIE.s:300    .text.USART1_IRQHandler:00000000 USART1_IRQHandler
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.3f2d2167d278fc96c4a7439609634148
                           .group:00000000 wm4.newlib.h.8.a9901dc52d1357e3e94003403d43f8b5
                           .group:00000000 wm4.config.h.193.5fb8ef056cdff92dec3dee9552839d8c
                           .group:00000000 wm4._ansi.h.23.95dee4059009fe3ab635a191bb73dc66
                           .group:00000000 wm4.assert.h.11.f9b6feb3ce5083ec030f5895cd9c4353
                           .group:00000000 wm4.stm32f10x.h.51.b859cb68ed44ee02c916b41cb8c68f1c
                           .group:00000000 wm4.core_cm3.h.25.d35e9a9b04ec4aaebae9bf79fff061f9
                           .group:00000000 wm4.stdint.h.10.90b695f550ca6cc3fb08fa83baf01e05
                           .group:00000000 wm4.core_cm3.h.113.b286929a54d33b4c8909a7132437b244
                           .group:00000000 wm4.stm32f10x.h.522.a925aafc848b1f088438cf0e9b167b78
                           .group:00000000 wm4.stm32f10x_conf.h.9.3838e46d9de2be24c7ed73296c5ae8b5
                           .group:00000000 wm4.stm32f10x.h.8304.f7d8ad90959e99679b3257267c3aadfe
                           .group:00000000 wm4.stm32f10x_rcc.h.25.fe8897e7491f2eb0cff54551d08eb765
                           .group:00000000 wm4.stm32f10x_tim.h.25.21c6ec062f1e74898cb96a57da276fec
                           .group:00000000 wm4.stm32f10x_usart.h.25.29629c699b65db3f3efd3561f66b0bf6
                           .group:00000000 wm4.port.h.31.c65f7045ab74541fcd8cda05fe501502
                           .group:00000000 wm4.mbproto.h.32.da85c2bdd9bdb84e975a92c999a4b490

UNDEFINED SYMBOLS
USART_ITConfig
USART_Init
USART_Cmd
USART_SendData
USART_ReceiveData
USART_GetITStatus
USART_ClearITPendingBit
pxMBFrameCBByteReceived
pxMBFrameCBTransmitterEmpty
