// Seed: 3447827296
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5, id_6;
  wire id_7;
  wire id_8;
  supply0 id_9;
  id_10(
      .id_0(id_9), .id_1(id_7), .id_2(1), .id_3(1'h0)
  ); id_11(
      .id_0(), .id_1({id_9, id_7, 1, 1}), .id_2(id_3)
  );
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3 = id_3;
  id_4(
      .id_0(1), .id_1(id_2), .id_2(id_2)
  ); module_0(
      id_3, id_3, id_1, id_3
  );
  assign id_4 = id_4;
endmodule
