| R02 ISA![img](./R02 Instruction Set Architecture.jpg)        |                                                              |                 |
| ------------------------------------------------------------ | ------------------------------------------------------------ | --------------- |
| R02A Computational INSTs; R02B Control Transfer INSTs; R02C Data Transfer INSTs; R02D Float-Point INSTs; R02E Memory Ordering INSTs; R02F Environment Call & Breakpoints INSTs; R02G HINT INSTs; R02H Atomic INSTs; R02I Control & Status Register (CSR) INSTs; R02J Compressed INSTs; R02K Bit Manipulation INSTs; R02L Language Translated INSTs; R02M Transactional Memory INSTs; R02N Packed-SIMD INSTs; R02O Vector INSTs; R02P Debug INSTs; R02Q Privileged INSTs |                                                              |                 |
| R02A Computational INSTs                                     |                                                              |                 |
| R02A01 Arithmetic Operation INSTs                            |                                                              | US10768930B2    |
| (1) Add, subtract, multiply, or divide the values of two registers, placing the result in a register, possibly setting one or more condition codes in a status register. | (1) 将两个寄存器的值加、减、乘或除，将结果放在一个寄存器中，可能在一个状态寄存器中设置一个或多个条件代码。 |                 |
| R02A02 Logical Operation INSTs                               |                                                              | US10846089B2    |
| (1) Perform bitwise operations, e.g., taking the conjunction and disjunction of corresponding bits in a pair of registers, taking the negation of each bit in a register. Compare two values in registers (for example, to see if one is less, or if they are equal) . | (1) 执行按位操作，例如，取一对寄存器中对应位进行位与(conjunction)、位或(disjunction)，寄存器中的每位取反。比较寄存器中的两个值(例如，查看其中一个值是否较小，或者它们是否相等) 。 |                 |
| R02A03 Shift Operation INSTs                                 |                                                              |                 |
| (1) Shift operation instructions are used to execute Shift Logical operations and Shift Arithmetic operations. | (1) 移位操作指令用于执行移位逻辑运算和移位算术运算。         |                 |
| R02B Control Transfer INSTs                                  |                                                              |                 |
| R02B01 Jump & Branch INSTs                                   |                                                              | US20150227371A1 |
| (1) Jump and branch instructions change the control flow of a program.  (2) Branch to another location in the program and execute instructions there; Conditionally branch to another location if a certain condition holds. | (1) 跳转和分支指令改变程序的控制流。 (2) 分支到程序中的另一个位置并在那里执行指令；如果某个条件成立，则有条件地分支到另一个位置。 |                 |
| R02C Data Transfer INSTs                                     |                                                              |                 |
| R01C01 Load/Store INSTs                                      |                                                              | US10649773B2    |
| (1) Load and store instructions are used to move data between memory and the general registers.  (2) Copy data from a memory location or a register to a memory location or a register, which are used to store the contents of a register, the contents of another memory location or the result of a computation, or to retrieve stored data to perform a computation on it later. | (1) 加载和存储指令用于在内存和一般寄存器之间移动数据。 (2) 将数据从一个内存位置或寄存器复制到另一个内存位置或寄存器，这些数据用于存储寄存器的内容、另一个内存位置的内容或计算结果，或检索存储的数据以便后续对其执行计算。 |                 |
| R02D Float-Point INSTs                                       |                                                              |                 |
| R02D01 FP Load/Store INSTs                                   |                                                              |                 |
| (1) Floating-point instructions extend the CPU instruction set to to perform arithmetic operations on floating-point values (numbers).  (2) FP Load/Store Instructions perform load and store operations on floating-point values (numbers). | (1) 浮点指令扩展CPU指令集，以执行浮点值(数字)的算术操作。 (2) 浮点加载/存储指令对浮点值(数字)执行加载和存储操作。 |                 |
| R02D02 FP Computational INSTs                                |                                                              | US5450607A      |
| (1) FP Computational Instructions perform computing operations on floating-point values (numbers). | (1) 浮点计算指令执行浮点值(数字)的计算操作。                 |                 |
| R02D03 FP Conversion & Move INSTs                            |                                                              |                 |
| (1) FP Conversion & Move Instructions perform conversion and move operations on floating-point values (numbers). | (1) 浮点转换 & 移动指令对浮点值(数字)执行转换和移动操作。    |                 |
| R02D04 FP Compare INSTs                                      |                                                              |                 |
| (1) FP Compare Instructions perform comparison operations on floating-point values (numbers). | (1) 浮点比较指令执行浮点值(数字)的比较操作。                 |                 |
| R02D05 FP Classify INSTs                                     |                                                              |                 |
| (1) FP Classify Instructions perform classify operations on floating-point values (numbers). | (1) 浮点分类指令对浮点值(数字)执行分类操作。                 |                 |
| R02E Memory Ordering INSTs                                   |                                                              |                 |
| (1) The FENCE instruction of Memory Ordering Instructions is used to order device I/O and memory accesses as viewed by other RISC-V harts and external devices or coprocessors. | (1) 内存排序指令中的FENCE指令用于对设备I/O和内存访问进行排序，作为其他RISC-V hart和外部设备或协处理器。 |                 |
| R02F Environment Call & Breakpoints INSTs                    |                                                              |                 |
| (1) Environment Call and Breakpoints Instructions are used to access system functionality that might require privileged access (allowing simpler implementations to always trap to a single software trap handler), or used to make a service request to the execution environment, or used to return control to a debugging environment. | (1) 环境调用和断点指令用于访问可能需要特权访问的系统功能(允许更简单的实现总是捕获到单个软件捕获处理程序)，或用于向执行环境发出服务请求，或用于将控制权返回到调试环境。 |                 |
| R02G HINT INSTs                                              |                                                              |                 |
| (1) Hint instructions are usually used to communicate performance hints to the microarchitecture. This HINT encoding has been chosen so that simple implementations can ignore HINTs altogether, and instead execute a HINT as a regular computational instruction that happens not to mutate the architectural state. | (1) 提示指令通常用于向微架构传递性能提示。选择这种HINT编码是为了让简单的实现可以完全忽略HINT，将HINT作为常规的计算指令执行，而不会改变体系结构状态。 |                 |
| R02H Atomic INSTs                                            |                                                              |                 |
| R02H01 Atomic memory Operation INSTs                         |                                                              | US10649773B2    |
| (1) The atomic memory operation (AMO) instructions perform read-modify-write operations for multiprocessor synchronization. | (1) 原子存储器操作(AMO)指令执行多处理器同步的读-修改-写操作。 |                 |
| R02H02 Load reserved/store conditional INSTs (for RVWMO)     |                                                              |                 |
| (1) The Load reserved/store conditional instructions can be used to build lock-free data structures. | (1) 保留加载/条件存储指令可用于构建无锁数据结构.             |                 |
| R02I Control & Status Register (CSR) INSTs                   |                                                              |                 |
| (1) CSR instructions are used to atomically read-modify-write a single CSR. | (1) 控制状态寄存器指令用于原子地读-修改-写单个控制状态寄存器CSR。 |                 |
| R02J Compressed INSTs                                        |                                                              | US6651160B1     |
| (1) The compressed instructions are used to reduce static and dynamic code size by adding short 16-bit instruction encodings for common operations. | (1) 压缩指令用于减少静态和动态代码大小，通过为常用操作添加简短的16位指令编码。 |                 |
| R02K Bit Manipulation INSTs                                  |                                                              |                 |
| (1) Bit manipulation instructions include instructions to insert, extract, and test bit fields, and for rotations, funnel shifts, and bit and byte permutations. | (1) 位操作指令包括插入、提取和测试位域的指令，以及旋转、funnel移位、位和字节排列的指令。 |                 |
| R02L Language Translated INSTs                               |                                                              |                 |
| (1) Language Translated Instructions are used to support dynamically translated languages. | (1) 语言翻译指令用于支持动态翻译语言。                       |                 |
| R02M Transactional Memory INSTs                              |                                                              |                 |
| (1) Transactional Memory Instructions are used to support atomic operations involving multiple addresses by providing a small limited-capacity transactional memory buffer. | (1) 事务性内存指令通过提供一个小的有限容量的事务性内存缓冲区来支持涉及多个地址的原子操作。 |                 |
| R02N Packed-SIMD INSTs                                       |                                                              |                 |
| (1) Packed-SIMD Instructions are used for large floating-point SIMD operations. | (1) Packed -SIMD指令用于大型浮点SIMD操作。                   |                 |
| R02O Vector INSTs                                            |                                                              |                 |
| (1) The vector instructions are used to provide general support for data-parallel execution within the 32-bit (even more) instruction encoding space. | (1) 向量指令用于为内部的数据并行执行提供32位(或更多)指令编码空间的支持。 |                 |
| R02P Debug INSTs                                             |                                                              |                 |
| (1) The debug instructions are used to detect references to a selected physical address, load and store operations to the location. | (1) 调试指令用于检测对选定物理地址的引用，以及加载和存储操作到该位置的引用。 |                 |
| R02Q Privileged INSTs                                        |                                                              |                 |
| R02Q01 Environment Call & Breakpoint INSTs                   |                                                              |                 |
| (1) The environment call instruction generates a different exception for each originating privilege mode so that environment call exceptions can be selectively delegated. The breakpoint instruction is used by debuggers to cause control to be transferred back to a debugging environment. It generates a breakpoint exception and performs no other operation.  (2) A breakpoint instruction is used to transfer control to the exception handler immediately and unconditionally when a breakpoint trap occurs. | (1) 环境调用指令为每个初始特权模式生成不同的异常，以便可以有选择地指定环境调用异常。调试器使用断点指令将控制转移回调试环境。它生成一个断点异常，并且不执行其他操作。 (2) 断点指令用于在发生断点陷阱时立即无条件地将控制转移给异常处理程序。 |                 |
| R02Q02 Trap-Return INSTs                                     |                                                              |                 |
| (1) The trap-return instruction is used to return after handling a trap, there are separate trap return instructions per privilege level. | (1) Trap返回指令为了在处理一个trap之后返回，存在不同的trap返回指令。 |                 |
| R02Q03 Wait for Interrupt INSTs                              |                                                              |                 |
| (1) The Wait for Interrupt instruction (WFI) provides a hint to the implementation that the current hart can be stalled until an interrupt might need servicing. Execution of the WFI instruction can also be used to inform the hardware platform that suitable interrupts should preferentially be routed to this hart. The purpose of the WFI instruction is to provide a hint to the implementation, and so a legal implementation is to simply implement WFI as a NOP. | (1) 等待中断指令(WFI)为执行提供了一个hint，在中断需要处理之前，当前hart会一直处于停顿状态。执行WFI指令也可以用来通知硬件平台应该优先使用合适的中断路由至hart。WFI指令的目的是为执行提供一个提示，因此，合法的执行就是将WFI作为NOP来执行。 |                 |
| R02Q04 Custom SYSTEM INSTs                                   |                                                              |                 |
| (1) The Custom SYSTEM Instruction is designated for custom use to designate the minimum required privilege mode. | (1) 自定义系统指令被指定用于自定义使用，以指定所需的最低权限模式。 |                 |
| R02Q05 Supervisor INSTs                                      |                                                              |                 |
| (1) The Supervisor Instruction includes Supervisor Memory-Management Fence Instruction, which is used to synchronize updates to in-memory memory-management data structures with current execution. | (1) Supervisor指令包括Supervisor Memory-Management Fence指令，用于同步当前执行的内存管理数据结构的更新。 |                 |
| R02Q06 Hypervisor INSTs                                      |                                                              |                 |
| (1) The Hypervisor Instructions include Hypervisor Virtual-Machine Load and Store Instructions and Hypervisor Memory-Management Fence Instructions. | (1) Hypervisor指令包括Hypervisor虚拟机加载和存储指令、及Hypervisor内存管理防护指令。 |                 |
| R02Q07 Exception INSTs (e.g., Trap INSTs)                    |                                                              |                 |
| (1) Exception instructions cause a branch to the general exception handling vector based upon the result of a comparison.  (2) A trap instruction is used to handle a trap exception. | (1) 异常指令会导致基于比较结果的通用异常处理向量的分支。 (2) Trap指令用于处理trap异常。 |                 |

注释: R02 ISA分类来源于: (1) RISC-V非特权指令集(RISC-V Instruction Set Manual Volume I: Unprivileged ISA Document Version 20191213)(简称为“RISC-V Unprivileged ISA”)，网址：https://riscv.org/technical/specifications/；(2) RISC-V特权指令集(RISC-V Instruction Set Manual Volume II: Privileged Architecture 20211203)(简称为“RISC-V Privileged ISA”)，网址: https://riscv.org/technical/specifications/；(3) MIPS指令集手册(MIPS R4000 Microprocessor User’s Manual Second Edition)（简称为"MIPS User's Manual"）。