{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1513020053332 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513020053333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 14:20:53 2017 " "Processing started: Mon Dec 11 14:20:53 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513020053333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020053333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GUTIERREZ_JETER_LAB_8_FALL_2017 -c GUTIERREZ_JETER_LAB_8_FALL_2017 " "Command: quartus_map --read_settings_files=on --write_settings_files=off GUTIERREZ_JETER_LAB_8_FALL_2017 -c GUTIERREZ_JETER_LAB_8_FALL_2017" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020053333 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1513020053531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTI_HEX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTI_HEX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTI_HEX-ARCH " "Found design unit 1: GUTI_HEX-ARCH" {  } { { "GUTI_HEX.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_HEX.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513020065134 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTI_HEX " "Found entity 1: GUTI_HEX" {  } { { "GUTI_HEX.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_HEX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513020065134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020065134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTI_3_PORT_MEMORY.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTI_3_PORT_MEMORY.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTI_3_PORT_MEMORY-SYN " "Found design unit 1: GUTI_3_PORT_MEMORY-SYN" {  } { { "GUTI_3_PORT_MEMORY.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_3_PORT_MEMORY.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513020065135 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTI_3_PORT_MEMORY " "Found entity 1: GUTI_3_PORT_MEMORY" {  } { { "GUTI_3_PORT_MEMORY.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_3_PORT_MEMORY.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513020065135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020065135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTI_INSTRUCTION_INTERPRETATION.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTI_INSTRUCTION_INTERPRETATION.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTI_INSTRUCTION_INTERPRETATION-ARCH " "Found design unit 1: GUTI_INSTRUCTION_INTERPRETATION-ARCH" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513020065135 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTI_INSTRUCTION_INTERPRETATION " "Found entity 1: GUTI_INSTRUCTION_INTERPRETATION" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513020065135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020065135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTI_ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTI_ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTI_ALU-DESIGN " "Found design unit 1: GUTI_ALU-DESIGN" {  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513020065136 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTI_ALU " "Found entity 1: GUTI_ALU" {  } { { "GUTI_ALU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_ALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513020065136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020065136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTI_SINGLE_CYCLE_CPU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTI_SINGLE_CYCLE_CPU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTI_SINGLE_CYCLE_CPU-ARCH " "Found design unit 1: GUTI_SINGLE_CYCLE_CPU-ARCH" {  } { { "GUTI_SINGLE_CYCLE_CPU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_SINGLE_CYCLE_CPU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513020065136 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTI_SINGLE_CYCLE_CPU " "Found entity 1: GUTI_SINGLE_CYCLE_CPU" {  } { { "GUTI_SINGLE_CYCLE_CPU.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_SINGLE_CYCLE_CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513020065136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020065136 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GUTI_INSTRUCTION_INTERPRETATION " "Elaborating entity \"GUTI_INSTRUCTION_INTERPRETATION\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1513020065193 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WORDONE GUTI_INSTRUCTION_INTERPRETATION.vhd(19) " "VHDL Process Statement warning at GUTI_INSTRUCTION_INTERPRETATION.vhd(19): signal \"WORDONE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513020065194 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WORDTWO GUTI_INSTRUCTION_INTERPRETATION.vhd(19) " "VHDL Process Statement warning at GUTI_INSTRUCTION_INTERPRETATION.vhd(19): signal \"WORDTWO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513020065194 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WORDONE GUTI_INSTRUCTION_INTERPRETATION.vhd(21) " "VHDL Process Statement warning at GUTI_INSTRUCTION_INTERPRETATION.vhd(21): signal \"WORDONE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513020065195 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WORDTWO GUTI_INSTRUCTION_INTERPRETATION.vhd(21) " "VHDL Process Statement warning at GUTI_INSTRUCTION_INTERPRETATION.vhd(21): signal \"WORDTWO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513020065195 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WORDONE GUTI_INSTRUCTION_INTERPRETATION.vhd(23) " "VHDL Process Statement warning at GUTI_INSTRUCTION_INTERPRETATION.vhd(23): signal \"WORDONE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513020065195 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WORDTWO GUTI_INSTRUCTION_INTERPRETATION.vhd(23) " "VHDL Process Statement warning at GUTI_INSTRUCTION_INTERPRETATION.vhd(23): signal \"WORDTWO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513020065195 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WORDONE GUTI_INSTRUCTION_INTERPRETATION.vhd(25) " "VHDL Process Statement warning at GUTI_INSTRUCTION_INTERPRETATION.vhd(25): signal \"WORDONE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513020065195 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WORDONE GUTI_INSTRUCTION_INTERPRETATION.vhd(27) " "VHDL Process Statement warning at GUTI_INSTRUCTION_INTERPRETATION.vhd(27): signal \"WORDONE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513020065195 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WORDONE GUTI_INSTRUCTION_INTERPRETATION.vhd(29) " "VHDL Process Statement warning at GUTI_INSTRUCTION_INTERPRETATION.vhd(29): signal \"WORDONE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513020065195 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WORDONE GUTI_INSTRUCTION_INTERPRETATION.vhd(31) " "VHDL Process Statement warning at GUTI_INSTRUCTION_INTERPRETATION.vhd(31): signal \"WORDONE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513020065195 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WORDONE GUTI_INSTRUCTION_INTERPRETATION.vhd(33) " "VHDL Process Statement warning at GUTI_INSTRUCTION_INTERPRETATION.vhd(33): signal \"WORDONE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513020065195 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WORDONE GUTI_INSTRUCTION_INTERPRETATION.vhd(34) " "VHDL Process Statement warning at GUTI_INSTRUCTION_INTERPRETATION.vhd(34): signal \"WORDONE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513020065195 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WORDTWO GUTI_INSTRUCTION_INTERPRETATION.vhd(34) " "VHDL Process Statement warning at GUTI_INSTRUCTION_INTERPRETATION.vhd(34): signal \"WORDTWO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513020065195 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WORDONE GUTI_INSTRUCTION_INTERPRETATION.vhd(35) " "VHDL Process Statement warning at GUTI_INSTRUCTION_INTERPRETATION.vhd(35): signal \"WORDONE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513020065196 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WORDTWO GUTI_INSTRUCTION_INTERPRETATION.vhd(35) " "VHDL Process Statement warning at GUTI_INSTRUCTION_INTERPRETATION.vhd(35): signal \"WORDTWO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513020065196 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WORDONE GUTI_INSTRUCTION_INTERPRETATION.vhd(36) " "VHDL Process Statement warning at GUTI_INSTRUCTION_INTERPRETATION.vhd(36): signal \"WORDONE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513020065196 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WORDTWO GUTI_INSTRUCTION_INTERPRETATION.vhd(36) " "VHDL Process Statement warning at GUTI_INSTRUCTION_INTERPRETATION.vhd(36): signal \"WORDTWO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513020065196 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WORDONE GUTI_INSTRUCTION_INTERPRETATION.vhd(37) " "VHDL Process Statement warning at GUTI_INSTRUCTION_INTERPRETATION.vhd(37): signal \"WORDONE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513020065196 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WORDTWO GUTI_INSTRUCTION_INTERPRETATION.vhd(37) " "VHDL Process Statement warning at GUTI_INSTRUCTION_INTERPRETATION.vhd(37): signal \"WORDTWO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513020065196 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WORDONE GUTI_INSTRUCTION_INTERPRETATION.vhd(38) " "VHDL Process Statement warning at GUTI_INSTRUCTION_INTERPRETATION.vhd(38): signal \"WORDONE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513020065196 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WORDTWO GUTI_INSTRUCTION_INTERPRETATION.vhd(38) " "VHDL Process Statement warning at GUTI_INSTRUCTION_INTERPRETATION.vhd(38): signal \"WORDTWO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513020065196 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "COMPUTATION GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "VHDL Process Statement warning at GUTI_INSTRUCTION_INTERPRETATION.vhd(14): inferring latch(es) for signal or variable \"COMPUTATION\", which holds its previous value in one or more paths through the process" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1513020065197 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[0\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[0\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020065199 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[1\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[1\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020065199 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[2\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[2\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020065199 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[3\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[3\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020065199 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[4\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[4\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020065199 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[5\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[5\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020065199 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[6\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[6\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020065199 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[7\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[7\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020065199 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[8\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[8\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020065200 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[9\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[9\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020065200 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[10\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[10\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020065200 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[11\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[11\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020065200 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[12\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[12\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020065200 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[13\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[13\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020065200 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[14\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[14\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020065200 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[15\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[15\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020065200 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[16\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[16\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020065200 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[17\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[17\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020065201 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[18\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[18\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020065201 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[19\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[19\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020065201 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[20\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[20\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020065201 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[21\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[21\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020065201 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[22\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[22\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020065201 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[23\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[23\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020065201 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[24\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[24\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020065201 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[25\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[25\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020065201 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[26\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[26\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020065202 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[27\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[27\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020065202 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[28\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[28\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020065202 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[29\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[29\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020065202 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[30\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[30\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020065202 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMPUTATION\[31\] GUTI_INSTRUCTION_INTERPRETATION.vhd(14) " "Inferred latch for \"COMPUTATION\[31\]\" at GUTI_INSTRUCTION_INTERPRETATION.vhd(14)" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020065202 "|GUTI_INSTRUCTION_INTERPRETATION"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "/home/jgutierrez/QUARTUS/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513020065452 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1513020065452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/jgutierrez/QUARTUS/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513020065486 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513020065486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513020065486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513020065486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513020065486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513020065486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513020065486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513020065486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513020065486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513020065486 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/jgutierrez/QUARTUS/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513020065486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/db/mult_7dt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513020065520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020065520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "COMPUTATION\[0\]\$latch " "Latch COMPUTATION\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OPERATION\[4\] " "Ports D and ENA on the latch are fed by the same signal OPERATION\[4\]" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020065727 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020065727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "COMPUTATION\[1\]\$latch " "Latch COMPUTATION\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OPERATION\[3\] " "Ports D and ENA on the latch are fed by the same signal OPERATION\[3\]" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020065727 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020065727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "COMPUTATION\[2\]\$latch " "Latch COMPUTATION\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OPERATION\[2\] " "Ports D and ENA on the latch are fed by the same signal OPERATION\[2\]" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020065727 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020065727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "COMPUTATION\[3\]\$latch " "Latch COMPUTATION\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OPERATION\[3\] " "Ports D and ENA on the latch are fed by the same signal OPERATION\[3\]" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020065727 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020065727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "COMPUTATION\[4\]\$latch " "Latch COMPUTATION\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OPERATION\[2\] " "Ports D and ENA on the latch are fed by the same signal OPERATION\[2\]" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020065727 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020065727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "COMPUTATION\[5\]\$latch " "Latch COMPUTATION\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OPERATION\[3\] " "Ports D and ENA on the latch are fed by the same signal OPERATION\[3\]" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020065727 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020065727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "COMPUTATION\[6\]\$latch " "Latch COMPUTATION\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OPERATION\[2\] " "Ports D and ENA on the latch are fed by the same signal OPERATION\[2\]" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020065727 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020065727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "COMPUTATION\[7\]\$latch " "Latch COMPUTATION\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OPERATION\[3\] " "Ports D and ENA on the latch are fed by the same signal OPERATION\[3\]" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020065727 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020065727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "COMPUTATION\[8\]\$latch " "Latch COMPUTATION\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OPERATION\[2\] " "Ports D and ENA on the latch are fed by the same signal OPERATION\[2\]" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020065727 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020065727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "COMPUTATION\[9\]\$latch " "Latch COMPUTATION\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OPERATION\[3\] " "Ports D and ENA on the latch are fed by the same signal OPERATION\[3\]" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020065727 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020065727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "COMPUTATION\[10\]\$latch " "Latch COMPUTATION\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OPERATION\[2\] " "Ports D and ENA on the latch are fed by the same signal OPERATION\[2\]" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020065727 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020065727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "COMPUTATION\[11\]\$latch " "Latch COMPUTATION\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OPERATION\[3\] " "Ports D and ENA on the latch are fed by the same signal OPERATION\[3\]" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020065727 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020065727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "COMPUTATION\[12\]\$latch " "Latch COMPUTATION\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OPERATION\[2\] " "Ports D and ENA on the latch are fed by the same signal OPERATION\[2\]" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020065727 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020065727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "COMPUTATION\[13\]\$latch " "Latch COMPUTATION\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OPERATION\[3\] " "Ports D and ENA on the latch are fed by the same signal OPERATION\[3\]" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020065728 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020065728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "COMPUTATION\[14\]\$latch " "Latch COMPUTATION\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OPERATION\[2\] " "Ports D and ENA on the latch are fed by the same signal OPERATION\[2\]" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020065728 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020065728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "COMPUTATION\[15\]\$latch " "Latch COMPUTATION\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OPERATION\[3\] " "Ports D and ENA on the latch are fed by the same signal OPERATION\[3\]" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020065728 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020065728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "COMPUTATION\[16\]\$latch " "Latch COMPUTATION\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OPERATION\[2\] " "Ports D and ENA on the latch are fed by the same signal OPERATION\[2\]" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020065728 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020065728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "COMPUTATION\[17\]\$latch " "Latch COMPUTATION\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OPERATION\[3\] " "Ports D and ENA on the latch are fed by the same signal OPERATION\[3\]" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020065728 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020065728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "COMPUTATION\[18\]\$latch " "Latch COMPUTATION\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OPERATION\[2\] " "Ports D and ENA on the latch are fed by the same signal OPERATION\[2\]" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020065728 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020065728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "COMPUTATION\[19\]\$latch " "Latch COMPUTATION\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OPERATION\[3\] " "Ports D and ENA on the latch are fed by the same signal OPERATION\[3\]" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020065728 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020065728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "COMPUTATION\[20\]\$latch " "Latch COMPUTATION\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OPERATION\[2\] " "Ports D and ENA on the latch are fed by the same signal OPERATION\[2\]" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020065728 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020065728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "COMPUTATION\[21\]\$latch " "Latch COMPUTATION\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OPERATION\[3\] " "Ports D and ENA on the latch are fed by the same signal OPERATION\[3\]" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020065728 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020065728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "COMPUTATION\[22\]\$latch " "Latch COMPUTATION\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OPERATION\[2\] " "Ports D and ENA on the latch are fed by the same signal OPERATION\[2\]" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020065728 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020065728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "COMPUTATION\[23\]\$latch " "Latch COMPUTATION\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OPERATION\[3\] " "Ports D and ENA on the latch are fed by the same signal OPERATION\[3\]" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020065728 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020065728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "COMPUTATION\[24\]\$latch " "Latch COMPUTATION\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OPERATION\[2\] " "Ports D and ENA on the latch are fed by the same signal OPERATION\[2\]" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020065728 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020065728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "COMPUTATION\[25\]\$latch " "Latch COMPUTATION\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OPERATION\[3\] " "Ports D and ENA on the latch are fed by the same signal OPERATION\[3\]" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020065728 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020065728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "COMPUTATION\[26\]\$latch " "Latch COMPUTATION\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OPERATION\[2\] " "Ports D and ENA on the latch are fed by the same signal OPERATION\[2\]" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020065728 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020065728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "COMPUTATION\[27\]\$latch " "Latch COMPUTATION\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OPERATION\[3\] " "Ports D and ENA on the latch are fed by the same signal OPERATION\[3\]" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020065728 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020065728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "COMPUTATION\[28\]\$latch " "Latch COMPUTATION\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OPERATION\[2\] " "Ports D and ENA on the latch are fed by the same signal OPERATION\[2\]" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020065728 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020065728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "COMPUTATION\[29\]\$latch " "Latch COMPUTATION\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OPERATION\[3\] " "Ports D and ENA on the latch are fed by the same signal OPERATION\[3\]" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020065728 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020065728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "COMPUTATION\[30\]\$latch " "Latch COMPUTATION\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OPERATION\[2\] " "Ports D and ENA on the latch are fed by the same signal OPERATION\[2\]" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020065729 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020065729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "COMPUTATION\[31\]\$latch " "Latch COMPUTATION\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OPERATION\[4\] " "Ports D and ENA on the latch are fed by the same signal OPERATION\[4\]" {  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513020065729 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513020065729 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1513020065832 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1513020066722 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513020066722 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "445 " "Implemented 445 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "71 " "Implemented 71 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1513020066772 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1513020066772 ""} { "Info" "ICUT_CUT_TM_LCELLS" "340 " "Implemented 340 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1513020066772 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1513020066772 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1513020066772 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 87 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1275 " "Peak virtual memory: 1275 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513020066779 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 14:21:06 2017 " "Processing ended: Mon Dec 11 14:21:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513020066779 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513020066779 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513020066779 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1513020066779 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1513020067539 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513020067539 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 14:21:07 2017 " "Processing started: Mon Dec 11 14:21:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513020067539 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1513020067539 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off GUTIERREZ_JETER_LAB_8_FALL_2017 -c GUTIERREZ_JETER_LAB_8_FALL_2017 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off GUTIERREZ_JETER_LAB_8_FALL_2017 -c GUTIERREZ_JETER_LAB_8_FALL_2017" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1513020067539 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1513020067579 ""}
{ "Info" "0" "" "Project  = GUTIERREZ_JETER_LAB_8_FALL_2017" {  } {  } 0 0 "Project  = GUTIERREZ_JETER_LAB_8_FALL_2017" 0 0 "Fitter" 0 0 1513020067579 ""}
{ "Info" "0" "" "Revision = GUTIERREZ_JETER_LAB_8_FALL_2017" {  } {  } 0 0 "Revision = GUTIERREZ_JETER_LAB_8_FALL_2017" 0 0 "Fitter" 0 0 1513020067580 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1513020067628 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "GUTIERREZ_JETER_LAB_8_FALL_2017 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"GUTIERREZ_JETER_LAB_8_FALL_2017\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1513020067637 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513020067677 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513020067677 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1513020068012 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1513020068017 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513020068071 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513020068071 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513020068071 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513020068071 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513020068071 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513020068071 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513020068071 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513020068071 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513020068071 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1513020068071 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/" { { 0 { 0 ""} 0 886 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513020068076 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/" { { 0 { 0 ""} 0 888 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513020068076 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/" { { 0 { 0 ""} 0 890 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513020068076 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/" { { 0 { 0 ""} 0 892 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513020068076 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/" { { 0 { 0 ""} 0 894 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513020068076 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1513020068076 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1513020068079 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "103 103 " "No exact pin location assignment(s) for 103 pins of 103 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1513020068651 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1513020068881 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "GUTIERREZ_JETER_LAB_8_FALL_2017.sdc " "Synopsys Design Constraints File file not found: 'GUTIERREZ_JETER_LAB_8_FALL_2017.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1513020068882 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1513020068882 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1513020068886 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1513020068886 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1513020068886 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "COMPUTATION\[31\]~1  " "Automatically promoted node COMPUTATION\[31\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513020068915 ""}  } { { "GUTI_INSTRUCTION_INTERPRETATION.vhd" "" { Text "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/GUTI_INSTRUCTION_INTERPRETATION.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/" { { 0 { 0 ""} 0 518 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513020068915 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1513020069119 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513020069119 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513020069119 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513020069120 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513020069121 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1513020069121 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1513020069121 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1513020069122 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1513020069122 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "103 unused 2.5V 71 32 0 " "Number of I/O pins in group: 103 (unused VREF, 2.5V VCCIO, 71 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1513020069125 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1513020069125 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1513020069125 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513020069126 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513020069126 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513020069126 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513020069126 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513020069126 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513020069126 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513020069126 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513020069126 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1513020069126 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1513020069126 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCKFORREGISTGERS " "Node \"CLOCKFORREGISTGERS\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCKFORREGISTGERS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCKFORRUNNING " "Node \"CLOCKFORRUNNING\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCKFORRUNNING" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCKFORSAVING " "Node \"CLOCKFORSAVING\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCKFORSAVING" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EIGHTHEX\[0\] " "Node \"EIGHTHEX\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EIGHTHEX\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EIGHTHEX\[1\] " "Node \"EIGHTHEX\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EIGHTHEX\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EIGHTHEX\[2\] " "Node \"EIGHTHEX\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EIGHTHEX\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EIGHTHEX\[3\] " "Node \"EIGHTHEX\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EIGHTHEX\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EIGHTHEX\[4\] " "Node \"EIGHTHEX\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EIGHTHEX\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EIGHTHEX\[5\] " "Node \"EIGHTHEX\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EIGHTHEX\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EIGHTHEX\[6\] " "Node \"EIGHTHEX\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EIGHTHEX\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FIFTHHEX\[0\] " "Node \"FIFTHHEX\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FIFTHHEX\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FIFTHHEX\[1\] " "Node \"FIFTHHEX\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FIFTHHEX\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FIFTHHEX\[2\] " "Node \"FIFTHHEX\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FIFTHHEX\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FIFTHHEX\[3\] " "Node \"FIFTHHEX\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FIFTHHEX\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FIFTHHEX\[4\] " "Node \"FIFTHHEX\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FIFTHHEX\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FIFTHHEX\[5\] " "Node \"FIFTHHEX\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FIFTHHEX\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FIFTHHEX\[6\] " "Node \"FIFTHHEX\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FIFTHHEX\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FIRSTHEX\[0\] " "Node \"FIRSTHEX\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FIRSTHEX\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FIRSTHEX\[1\] " "Node \"FIRSTHEX\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FIRSTHEX\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FIRSTHEX\[2\] " "Node \"FIRSTHEX\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FIRSTHEX\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FIRSTHEX\[3\] " "Node \"FIRSTHEX\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FIRSTHEX\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FIRSTHEX\[4\] " "Node \"FIRSTHEX\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FIRSTHEX\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FIRSTHEX\[5\] " "Node \"FIRSTHEX\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FIRSTHEX\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FIRSTHEX\[6\] " "Node \"FIRSTHEX\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FIRSTHEX\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FOURTHHEX\[0\] " "Node \"FOURTHHEX\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FOURTHHEX\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FOURTHHEX\[1\] " "Node \"FOURTHHEX\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FOURTHHEX\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FOURTHHEX\[2\] " "Node \"FOURTHHEX\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FOURTHHEX\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FOURTHHEX\[3\] " "Node \"FOURTHHEX\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FOURTHHEX\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FOURTHHEX\[4\] " "Node \"FOURTHHEX\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FOURTHHEX\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FOURTHHEX\[5\] " "Node \"FOURTHHEX\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FOURTHHEX\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FOURTHHEX\[6\] " "Node \"FOURTHHEX\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FOURTHHEX\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "INPUT_WE " "Node \"INPUT_WE\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "INPUT_WE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "INSTRUCTIONSTORECLOCK " "Node \"INSTRUCTIONSTORECLOCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "INSTRUCTIONSTORECLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PERFORMENABLE " "Node \"PERFORMENABLE\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PERFORMENABLE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAMWRITE " "Node \"RAMWRITE\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RAMWRITE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SECONDHEX\[0\] " "Node \"SECONDHEX\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SECONDHEX\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SECONDHEX\[1\] " "Node \"SECONDHEX\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SECONDHEX\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SECONDHEX\[2\] " "Node \"SECONDHEX\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SECONDHEX\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SECONDHEX\[3\] " "Node \"SECONDHEX\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SECONDHEX\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SECONDHEX\[4\] " "Node \"SECONDHEX\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SECONDHEX\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SECONDHEX\[5\] " "Node \"SECONDHEX\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SECONDHEX\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SECONDHEX\[6\] " "Node \"SECONDHEX\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SECONDHEX\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEVENHEX\[0\] " "Node \"SEVENHEX\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEVENHEX\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEVENHEX\[1\] " "Node \"SEVENHEX\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEVENHEX\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEVENHEX\[2\] " "Node \"SEVENHEX\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEVENHEX\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEVENHEX\[3\] " "Node \"SEVENHEX\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEVENHEX\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEVENHEX\[4\] " "Node \"SEVENHEX\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEVENHEX\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEVENHEX\[5\] " "Node \"SEVENHEX\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEVENHEX\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEVENHEX\[6\] " "Node \"SEVENHEX\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEVENHEX\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SIXHEX\[0\] " "Node \"SIXHEX\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SIXHEX\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SIXHEX\[1\] " "Node \"SIXHEX\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SIXHEX\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SIXHEX\[2\] " "Node \"SIXHEX\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SIXHEX\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SIXHEX\[3\] " "Node \"SIXHEX\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SIXHEX\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SIXHEX\[4\] " "Node \"SIXHEX\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SIXHEX\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SIXHEX\[5\] " "Node \"SIXHEX\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SIXHEX\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SIXHEX\[6\] " "Node \"SIXHEX\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SIXHEX\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S\[0\] " "Node \"S\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S\[1\] " "Node \"S\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S\[2\] " "Node \"S\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S\[3\] " "Node \"S\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "THIRDHEX\[0\] " "Node \"THIRDHEX\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "THIRDHEX\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "THIRDHEX\[1\] " "Node \"THIRDHEX\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "THIRDHEX\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "THIRDHEX\[2\] " "Node \"THIRDHEX\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "THIRDHEX\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "THIRDHEX\[3\] " "Node \"THIRDHEX\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "THIRDHEX\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "THIRDHEX\[4\] " "Node \"THIRDHEX\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "THIRDHEX\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "THIRDHEX\[5\] " "Node \"THIRDHEX\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "THIRDHEX\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "THIRDHEX\[6\] " "Node \"THIRDHEX\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "THIRDHEX\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UPPER_HALF " "Node \"UPPER_HALF\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UPPER_HALF" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VALUES\[0\] " "Node \"VALUES\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VALUES\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VALUES\[1\] " "Node \"VALUES\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VALUES\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VALUES\[2\] " "Node \"VALUES\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VALUES\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VALUES\[3\] " "Node \"VALUES\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VALUES\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VALUES\[4\] " "Node \"VALUES\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VALUES\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VALUES\[5\] " "Node \"VALUES\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VALUES\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VALUES\[6\] " "Node \"VALUES\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VALUES\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VALUES\[7\] " "Node \"VALUES\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VALUES\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ZORR " "Node \"ZORR\" is assigned to location or region, but does not exist in design" {  } { { "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jgutierrez/QUARTUS/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ZORR" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513020069290 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1513020069290 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513020069294 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1513020069298 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1513020071996 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513020072149 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1513020072189 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1513020077253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513020077253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1513020077489 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X69_Y61 X80_Y73 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X69_Y61 to location X80_Y73" {  } { { "loc" "" { Generic "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X69_Y61 to location X80_Y73"} { { 12 { 0 ""} 69 61 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1513020081037 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1513020081037 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1513020083838 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1513020083838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513020083839 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1513020083949 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1513020083957 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1513020084272 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1513020084273 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1513020084580 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513020085150 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1513020085401 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/output_files/GUTIERREZ_JETER_LAB_8_FALL_2017.fit.smsg " "Generated suppressed messages file /home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/output_files/GUTIERREZ_JETER_LAB_8_FALL_2017.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1513020085461 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 126 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 126 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1570 " "Peak virtual memory: 1570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513020085690 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 14:21:25 2017 " "Processing ended: Mon Dec 11 14:21:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513020085690 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513020085690 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513020085690 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1513020085690 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1513020086531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513020086532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 14:21:26 2017 " "Processing started: Mon Dec 11 14:21:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513020086532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1513020086532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off GUTIERREZ_JETER_LAB_8_FALL_2017 -c GUTIERREZ_JETER_LAB_8_FALL_2017 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off GUTIERREZ_JETER_LAB_8_FALL_2017 -c GUTIERREZ_JETER_LAB_8_FALL_2017" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1513020086532 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1513020089195 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1513020089312 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1082 " "Peak virtual memory: 1082 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513020089565 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 14:21:29 2017 " "Processing ended: Mon Dec 11 14:21:29 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513020089565 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513020089565 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513020089565 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1513020089565 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1513020089690 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1513020090309 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513020090309 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 14:21:30 2017 " "Processing started: Mon Dec 11 14:21:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513020090309 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513020090309 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta GUTIERREZ_JETER_LAB_8_FALL_2017 -c GUTIERREZ_JETER_LAB_8_FALL_2017 " "Command: quartus_sta GUTIERREZ_JETER_LAB_8_FALL_2017 -c GUTIERREZ_JETER_LAB_8_FALL_2017" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513020090309 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1513020090377 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513020090451 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513020090488 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513020090488 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513020090897 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "GUTIERREZ_JETER_LAB_8_FALL_2017.sdc " "Synopsys Design Constraints File file not found: 'GUTIERREZ_JETER_LAB_8_FALL_2017.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513020090907 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513020090907 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name OPERATION\[0\] OPERATION\[0\] " "create_clock -period 1.000 -name OPERATION\[0\] OPERATION\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1513020090908 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513020090908 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513020090909 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513020090910 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1513020090910 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1513020090916 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1513020090926 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513020090926 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.106 " "Worst-case setup slack is -4.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513020090927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513020090927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.106            -104.429 OPERATION\[0\]  " "   -4.106            -104.429 OPERATION\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513020090927 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513020090927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.395 " "Worst-case hold slack is -0.395" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513020090928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513020090928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.395              -0.840 OPERATION\[0\]  " "   -0.395              -0.840 OPERATION\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513020090928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513020090928 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513020090928 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513020090929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513020090929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513020090929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 OPERATION\[0\]  " "   -3.000              -3.000 OPERATION\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513020090929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513020090929 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1513020090950 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513020090968 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513020091290 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513020091327 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1513020091329 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513020091329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.021 " "Worst-case setup slack is -4.021" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513020091330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513020091330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.021            -103.196 OPERATION\[0\]  " "   -4.021            -103.196 OPERATION\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513020091330 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513020091330 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.327 " "Worst-case hold slack is -0.327" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513020091332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513020091332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.327              -0.674 OPERATION\[0\]  " "   -0.327              -0.674 OPERATION\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513020091332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513020091332 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513020091333 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513020091334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513020091335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513020091335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 OPERATION\[0\]  " "   -3.000              -3.000 OPERATION\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513020091335 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513020091335 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1513020091356 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513020091424 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1513020091425 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513020091425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.265 " "Worst-case setup slack is -1.265" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513020091426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513020091426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.265             -25.793 OPERATION\[0\]  " "   -1.265             -25.793 OPERATION\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513020091426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513020091426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.445 " "Worst-case hold slack is -0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513020091427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513020091427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.445              -4.996 OPERATION\[0\]  " "   -0.445              -4.996 OPERATION\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513020091427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513020091427 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513020091428 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513020091429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513020091430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513020091430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.266 OPERATION\[0\]  " "   -3.000              -6.266 OPERATION\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513020091430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513020091430 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513020091767 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513020091770 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1164 " "Peak virtual memory: 1164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513020091801 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 14:21:31 2017 " "Processing ended: Mon Dec 11 14:21:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513020091801 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513020091801 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513020091801 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513020091801 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513020092637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513020092637 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 14:21:32 2017 " "Processing started: Mon Dec 11 14:21:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513020092637 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1513020092637 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off GUTIERREZ_JETER_LAB_8_FALL_2017 -c GUTIERREZ_JETER_LAB_8_FALL_2017 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off GUTIERREZ_JETER_LAB_8_FALL_2017 -c GUTIERREZ_JETER_LAB_8_FALL_2017" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1513020092638 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GUTIERREZ_JETER_LAB_8_FALL_2017_7_1200mv_85c_slow.vo /home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/simulation/modelsim/ simulation " "Generated file GUTIERREZ_JETER_LAB_8_FALL_2017_7_1200mv_85c_slow.vo in folder \"/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513020093021 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GUTIERREZ_JETER_LAB_8_FALL_2017_7_1200mv_0c_slow.vo /home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/simulation/modelsim/ simulation " "Generated file GUTIERREZ_JETER_LAB_8_FALL_2017_7_1200mv_0c_slow.vo in folder \"/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513020093085 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GUTIERREZ_JETER_LAB_8_FALL_2017_min_1200mv_0c_fast.vo /home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/simulation/modelsim/ simulation " "Generated file GUTIERREZ_JETER_LAB_8_FALL_2017_min_1200mv_0c_fast.vo in folder \"/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513020093146 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GUTIERREZ_JETER_LAB_8_FALL_2017.vo /home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/simulation/modelsim/ simulation " "Generated file GUTIERREZ_JETER_LAB_8_FALL_2017.vo in folder \"/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513020093201 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GUTIERREZ_JETER_LAB_8_FALL_2017_7_1200mv_85c_v_slow.sdo /home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/simulation/modelsim/ simulation " "Generated file GUTIERREZ_JETER_LAB_8_FALL_2017_7_1200mv_85c_v_slow.sdo in folder \"/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513020093241 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GUTIERREZ_JETER_LAB_8_FALL_2017_7_1200mv_0c_v_slow.sdo /home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/simulation/modelsim/ simulation " "Generated file GUTIERREZ_JETER_LAB_8_FALL_2017_7_1200mv_0c_v_slow.sdo in folder \"/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513020093281 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GUTIERREZ_JETER_LAB_8_FALL_2017_min_1200mv_0c_v_fast.sdo /home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/simulation/modelsim/ simulation " "Generated file GUTIERREZ_JETER_LAB_8_FALL_2017_min_1200mv_0c_v_fast.sdo in folder \"/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513020093318 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GUTIERREZ_JETER_LAB_8_FALL_2017_v.sdo /home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/simulation/modelsim/ simulation " "Generated file GUTIERREZ_JETER_LAB_8_FALL_2017_v.sdo in folder \"/home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB_8_SINGLE_CYCLE_COU_FALL_2017/GUTIERREZ_JETER_LAB_8_FALL_2017/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513020093357 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1327 " "Peak virtual memory: 1327 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513020093387 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 14:21:33 2017 " "Processing ended: Mon Dec 11 14:21:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513020093387 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513020093387 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513020093387 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1513020093387 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 219 s " "Quartus Prime Full Compilation was successful. 0 errors, 219 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1513020093500 ""}
