{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649338593993 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 Patches 0.02i SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 Patches 0.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649338593993 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 07 09:36:33 2022 " "Processing started: Thu Apr 07 09:36:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649338593993 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649338593993 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649338593993 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649338594834 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649338594834 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vgaSync.v(20) " "Verilog HDL information at vgaSync.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "vgaSync.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1649338612164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgasync.v 2 2 " "Found 2 design units, including 2 entities, in source file vgasync.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaSync " "Found entity 1: vgaSync" {  } { { "vgaSync.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649338612168 ""} { "Info" "ISGN_ENTITY_NAME" "2 clkdiv25 " "Found entity 2: clkdiv25" {  } { { "vgaSync.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649338612168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649338612168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649338612173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649338612173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssdriver.v 1 1 " "Found 1 design units, including 1 entities, in source file ssdriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 SSDriver " "Found entity 1: SSDriver" {  } { { "SSDriver.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/SSDriver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649338612177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649338612177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "space.v 1 1 " "Found 1 design units, including 1 entities, in source file space.v" { { "Info" "ISGN_ENTITY_NAME" "1 space " "Found entity 1: space" {  } { { "space.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/space.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649338612183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649338612183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "renderer.v 1 1 " "Found 1 design units, including 1 entities, in source file renderer.v" { { "Info" "ISGN_ENTITY_NAME" "1 renderer " "Found entity 1: renderer" {  } { { "renderer.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/renderer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649338612185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649338612185 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "game.v(66) " "Verilog HDL information at game.v(66): always construct contains both blocking and non-blocking assignments" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 66 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1649338612194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game.v 2 2 " "Found 2 design units, including 2 entities, in source file game.v" { { "Info" "ISGN_ENTITY_NAME" "1 game " "Found entity 1: game" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649338612196 ""} { "Info" "ISGN_ENTITY_NAME" "2 msclock " "Found entity 2: msclock" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649338612196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649338612196 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649338612300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaSync vgaSync:vs1 " "Elaborating entity \"vgaSync\" for hierarchy \"vgaSync:vs1\"" {  } { { "top.v" "vs1" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649338612305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv25 vgaSync:vs1\|clkdiv25:cd0 " "Elaborating entity \"clkdiv25\" for hierarchy \"vgaSync:vs1\|clkdiv25:cd0\"" {  } { { "vgaSync.v" "cd0" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649338612307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game game:g1 " "Elaborating entity \"game\" for hierarchy \"game:g1\"" {  } { { "top.v" "g1" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649338612307 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "modes game.v(39) " "Verilog HDL Always Construct warning at game.v(39): variable \"modes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649338612307 "|top|game:g1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msclock game:g1\|msclock:cl1 " "Elaborating entity \"msclock\" for hierarchy \"game:g1\|msclock:cl1\"" {  } { { "game.v" "cl1" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649338612378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "space game:g1\|space:sq1 " "Elaborating entity \"space\" for hierarchy \"game:g1\|space:sq1\"" {  } { { "game.v" "sq1" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649338612403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSDriver SSDriver:ssd1 " "Elaborating entity \"SSDriver\" for hierarchy \"SSDriver:ssd1\"" {  } { { "top.v" "ssd1" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649338612414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "renderer renderer:r1 " "Elaborating entity \"renderer\" for hierarchy \"renderer:r1\"" {  } { { "top.v" "r1" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649338612418 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blanking renderer.v(8) " "Verilog HDL Always Construct warning at renderer.v(8): variable \"blanking\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "renderer.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/renderer.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649338612420 "|top|renderer:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "render renderer.v(9) " "Verilog HDL Always Construct warning at renderer.v(9): variable \"render\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "renderer.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/renderer.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649338612420 "|top|renderer:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode renderer.v(10) " "Verilog HDL Always Construct warning at renderer.v(10): variable \"mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "renderer.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/renderer.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649338612420 "|top|renderer:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode renderer.v(16) " "Verilog HDL Always Construct warning at renderer.v(16): variable \"mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "renderer.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/renderer.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649338612420 "|top|renderer:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode renderer.v(22) " "Verilog HDL Always Construct warning at renderer.v(22): variable \"mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "renderer.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/renderer.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649338612420 "|top|renderer:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode renderer.v(28) " "Verilog HDL Always Construct warning at renderer.v(28): variable \"mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "renderer.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/renderer.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649338612420 "|top|renderer:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "highlight renderer.v(41) " "Verilog HDL Always Construct warning at renderer.v(41): variable \"highlight\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "renderer.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/renderer.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649338612420 "|top|renderer:r1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1649338613477 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 74 -1 0 } } { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 4 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1649338613500 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1649338613500 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ssd\[5\] GND " "Pin \"ssd\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649338613740 "|top|ssd[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1649338613740 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1649338613881 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/liude/projects/Git/Verilog-TicTacToe/output_files/project.map.smsg " "Generated suppressed messages file C:/Users/liude/projects/Git/Verilog-TicTacToe/output_files/project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649338614989 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649338615630 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649338615630 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "231 " "Implemented 231 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649338615742 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649338615742 ""} { "Info" "ICUT_CUT_TM_LCELLS" "198 " "Implemented 198 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649338615742 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649338615742 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649338615791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 07 09:36:55 2022 " "Processing ended: Thu Apr 07 09:36:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649338615791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649338615791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649338615791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649338615791 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1649338617753 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 Patches 0.02i SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 Patches 0.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649338617753 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 07 09:36:57 2022 " "Processing started: Thu Apr 07 09:36:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649338617753 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1649338617753 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off project -c project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1649338617753 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1649338617997 ""}
{ "Info" "0" "" "Project  = project" {  } {  } 0 0 "Project  = project" 0 0 "Fitter" 0 0 1649338617997 ""}
{ "Info" "0" "" "Revision = project" {  } {  } 0 0 "Revision = project" 0 0 "Fitter" 0 0 1649338617997 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1649338618109 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1649338618110 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "project 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1649338618121 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649338618182 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649338618182 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1649338618457 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1649338618468 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1649338618735 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649338618737 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649338618737 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649338618737 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649338618737 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649338618737 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649338618737 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649338618737 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649338618737 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1649338618737 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1649338618737 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1649338618737 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1649338618737 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1649338618737 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1649338618744 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project.sdc " "Synopsys Design Constraints File file not found: 'project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1649338619932 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1649338619939 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1649338619955 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1649338619961 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1649338619961 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649338620043 ""}  } { { "top.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649338620043 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vgaSync:vs1\|clkdiv25:cd0\|cout  " "Automatically promoted node vgaSync:vs1\|clkdiv25:cd0\|cout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649338620044 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vgaSync:vs1\|clkdiv25:cd0\|cout~0 " "Destination node vgaSync:vs1\|clkdiv25:cd0\|cout~0" {  } { { "vgaSync.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649338620044 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1649338620044 ""}  } { { "vgaSync.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649338620044 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "game:g1\|msclock:cl1\|cout  " "Automatically promoted node game:g1\|msclock:cl1\|cout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649338620044 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "game:g1\|msclock:cl1\|cout~0 " "Destination node game:g1\|msclock:cl1\|cout~0" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 136 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649338620044 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1649338620044 ""}  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 136 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649338620044 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "game:g1\|change\[0\]  " "Automatically promoted node game:g1\|change\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649338620044 ""}  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649338620044 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "game:g1\|change\[1\]  " "Automatically promoted node game:g1\|change\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649338620044 ""}  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649338620044 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "game:g1\|change\[2\]  " "Automatically promoted node game:g1\|change\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649338620044 ""}  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649338620044 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "game:g1\|change\[3\]  " "Automatically promoted node game:g1\|change\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649338620044 ""}  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649338620044 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "game:g1\|change\[4\]  " "Automatically promoted node game:g1\|change\[4\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649338620045 ""}  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649338620045 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "game:g1\|change\[5\]  " "Automatically promoted node game:g1\|change\[5\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649338620046 ""}  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649338620046 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "game:g1\|change\[6\]  " "Automatically promoted node game:g1\|change\[6\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649338620046 ""}  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649338620046 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "game:g1\|change\[7\]  " "Automatically promoted node game:g1\|change\[7\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649338620046 ""}  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649338620046 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "game:g1\|change\[8\]  " "Automatically promoted node game:g1\|change\[8\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649338620046 ""}  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649338620046 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1649338620953 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1649338620953 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1649338620959 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649338620960 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649338620960 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1649338620960 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1649338620960 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1649338620965 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1649338621017 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1649338621018 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1649338621018 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649338621299 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1649338621310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1649338624751 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649338625080 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1649338625175 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1649338629745 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649338629745 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1649338630933 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1649338634481 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1649338634481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1649338636221 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1649338636221 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649338636227 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.07 " "Total time spent on timing analysis during the Fitter is 1.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1649338636707 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649338636717 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1649338636717 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649338637324 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649338637324 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1649338637324 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649338637733 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649338638293 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1649338638717 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/liude/projects/Git/Verilog-TicTacToe/output_files/project.fit.smsg " "Generated suppressed messages file C:/Users/liude/projects/Git/Verilog-TicTacToe/output_files/project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1649338638813 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5646 " "Peak virtual memory: 5646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649338639319 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 07 09:37:19 2022 " "Processing ended: Thu Apr 07 09:37:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649338639319 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649338639319 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649338639319 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1649338639319 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1649338640780 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 Patches 0.02i SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 Patches 0.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649338640781 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 07 09:37:20 2022 " "Processing started: Thu Apr 07 09:37:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649338640781 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1649338640781 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off project -c project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1649338640781 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1649338641298 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1649338643572 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1649338643780 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649338645276 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 07 09:37:25 2022 " "Processing ended: Thu Apr 07 09:37:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649338645276 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649338645276 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649338645276 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1649338645276 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1649338646125 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1649338647196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 Patches 0.02i SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 Patches 0.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649338647199 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 07 09:37:26 2022 " "Processing started: Thu Apr 07 09:37:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649338647199 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1649338647199 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta project -c project " "Command: quartus_sta project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1649338647199 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1649338647375 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1649338647654 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1649338647654 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649338647720 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649338647720 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project.sdc " "Synopsys Design Constraints File file not found: 'project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1649338648098 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1649338648098 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vgaSync:vs1\|clkdiv25:cd0\|cout vgaSync:vs1\|clkdiv25:cd0\|cout " "create_clock -period 1.000 -name vgaSync:vs1\|clkdiv25:cd0\|cout vgaSync:vs1\|clkdiv25:cd0\|cout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649338648099 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649338648099 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name game:g1\|msclock:cl1\|cout game:g1\|msclock:cl1\|cout " "create_clock -period 1.000 -name game:g1\|msclock:cl1\|cout game:g1\|msclock:cl1\|cout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649338648099 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name game:g1\|change\[6\] game:g1\|change\[6\] " "create_clock -period 1.000 -name game:g1\|change\[6\] game:g1\|change\[6\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649338648099 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name game:g1\|change\[7\] game:g1\|change\[7\] " "create_clock -period 1.000 -name game:g1\|change\[7\] game:g1\|change\[7\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649338648099 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name game:g1\|change\[8\] game:g1\|change\[8\] " "create_clock -period 1.000 -name game:g1\|change\[8\] game:g1\|change\[8\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649338648099 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name game:g1\|change\[5\] game:g1\|change\[5\] " "create_clock -period 1.000 -name game:g1\|change\[5\] game:g1\|change\[5\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649338648099 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name game:g1\|change\[4\] game:g1\|change\[4\] " "create_clock -period 1.000 -name game:g1\|change\[4\] game:g1\|change\[4\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649338648099 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name game:g1\|change\[0\] game:g1\|change\[0\] " "create_clock -period 1.000 -name game:g1\|change\[0\] game:g1\|change\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649338648099 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name game:g1\|change\[1\] game:g1\|change\[1\] " "create_clock -period 1.000 -name game:g1\|change\[1\] game:g1\|change\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649338648099 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name game:g1\|change\[3\] game:g1\|change\[3\] " "create_clock -period 1.000 -name game:g1\|change\[3\] game:g1\|change\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649338648099 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name game:g1\|change\[2\] game:g1\|change\[2\] " "create_clock -period 1.000 -name game:g1\|change\[2\] game:g1\|change\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649338648099 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649338648099 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1649338648102 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649338648118 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1649338648120 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1649338648137 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1649338648146 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1649338648152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.586 " "Worst-case setup slack is -3.586" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.586             -89.176 clk  " "   -3.586             -89.176 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.791             -30.632 game:g1\|msclock:cl1\|cout  " "   -2.791             -30.632 game:g1\|msclock:cl1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.335             -28.044 vgaSync:vs1\|clkdiv25:cd0\|cout  " "   -1.335             -28.044 vgaSync:vs1\|clkdiv25:cd0\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.120              -2.221 game:g1\|change\[4\]  " "   -1.120              -2.221 game:g1\|change\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.113              -2.224 game:g1\|change\[5\]  " "   -1.113              -2.224 game:g1\|change\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.886              -1.649 game:g1\|change\[7\]  " "   -0.886              -1.649 game:g1\|change\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.833              -1.502 game:g1\|change\[0\]  " "   -0.833              -1.502 game:g1\|change\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.705              -1.404 game:g1\|change\[1\]  " "   -0.705              -1.404 game:g1\|change\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.344              -0.496 game:g1\|change\[8\]  " "   -0.344              -0.496 game:g1\|change\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.311              -0.466 game:g1\|change\[2\]  " "   -0.311              -0.466 game:g1\|change\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.204              -0.384 game:g1\|change\[6\]  " "   -0.204              -0.384 game:g1\|change\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.028               0.000 game:g1\|change\[3\]  " "    0.028               0.000 game:g1\|change\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649338648156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.328 " "Worst-case hold slack is 0.328" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 game:g1\|change\[3\]  " "    0.328               0.000 game:g1\|change\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 game:g1\|msclock:cl1\|cout  " "    0.330               0.000 game:g1\|msclock:cl1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 vgaSync:vs1\|clkdiv25:cd0\|cout  " "    0.382               0.000 vgaSync:vs1\|clkdiv25:cd0\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.492               0.000 game:g1\|change\[8\]  " "    0.492               0.000 game:g1\|change\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.512               0.000 game:g1\|change\[6\]  " "    0.512               0.000 game:g1\|change\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.515               0.000 game:g1\|change\[2\]  " "    0.515               0.000 game:g1\|change\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.548               0.000 clk  " "    0.548               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.062               0.000 game:g1\|change\[0\]  " "    1.062               0.000 game:g1\|change\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.092               0.000 game:g1\|change\[1\]  " "    1.092               0.000 game:g1\|change\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.161               0.000 game:g1\|change\[7\]  " "    1.161               0.000 game:g1\|change\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.471               0.000 game:g1\|change\[4\]  " "    1.471               0.000 game:g1\|change\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.493               0.000 game:g1\|change\[5\]  " "    1.493               0.000 game:g1\|change\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649338648166 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649338648176 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649338648181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -44.548 clk  " "   -3.000             -44.548 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -28.106 vgaSync:vs1\|clkdiv25:cd0\|cout  " "   -1.222             -28.106 vgaSync:vs1\|clkdiv25:cd0\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -15.886 game:g1\|msclock:cl1\|cout  " "   -1.222             -15.886 game:g1\|msclock:cl1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -2.444 game:g1\|change\[0\]  " "   -1.222              -2.444 game:g1\|change\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -2.444 game:g1\|change\[1\]  " "   -1.222              -2.444 game:g1\|change\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -2.444 game:g1\|change\[2\]  " "   -1.222              -2.444 game:g1\|change\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -2.444 game:g1\|change\[3\]  " "   -1.222              -2.444 game:g1\|change\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -2.444 game:g1\|change\[4\]  " "   -1.222              -2.444 game:g1\|change\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -2.444 game:g1\|change\[5\]  " "   -1.222              -2.444 game:g1\|change\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -2.444 game:g1\|change\[6\]  " "   -1.222              -2.444 game:g1\|change\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -2.444 game:g1\|change\[7\]  " "   -1.222              -2.444 game:g1\|change\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -2.444 game:g1\|change\[8\]  " "   -1.222              -2.444 game:g1\|change\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648190 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649338648190 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1649338648212 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1649338648250 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1649338648250 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1649338648706 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649338648764 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1649338648774 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.223 " "Worst-case setup slack is -3.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.223             -79.474 clk  " "   -3.223             -79.474 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.514             -27.428 game:g1\|msclock:cl1\|cout  " "   -2.514             -27.428 game:g1\|msclock:cl1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.151             -24.065 vgaSync:vs1\|clkdiv25:cd0\|cout  " "   -1.151             -24.065 vgaSync:vs1\|clkdiv25:cd0\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.927              -1.832 game:g1\|change\[4\]  " "   -0.927              -1.832 game:g1\|change\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.924              -1.847 game:g1\|change\[5\]  " "   -0.924              -1.847 game:g1\|change\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.727              -1.340 game:g1\|change\[7\]  " "   -0.727              -1.340 game:g1\|change\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.680              -1.206 game:g1\|change\[0\]  " "   -0.680              -1.206 game:g1\|change\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.545              -1.084 game:g1\|change\[1\]  " "   -0.545              -1.084 game:g1\|change\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.207              -0.238 game:g1\|change\[8\]  " "   -0.207              -0.238 game:g1\|change\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.186              -0.233 game:g1\|change\[2\]  " "   -0.186              -0.233 game:g1\|change\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.075              -0.126 game:g1\|change\[6\]  " "   -0.075              -0.126 game:g1\|change\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123               0.000 game:g1\|change\[3\]  " "    0.123               0.000 game:g1\|change\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649338648777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.299 " "Worst-case hold slack is 0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 game:g1\|msclock:cl1\|cout  " "    0.299               0.000 game:g1\|msclock:cl1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 game:g1\|change\[3\]  " "    0.303               0.000 game:g1\|change\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 vgaSync:vs1\|clkdiv25:cd0\|cout  " "    0.350               0.000 vgaSync:vs1\|clkdiv25:cd0\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 game:g1\|change\[8\]  " "    0.447               0.000 game:g1\|change\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.463               0.000 game:g1\|change\[6\]  " "    0.463               0.000 game:g1\|change\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.464               0.000 game:g1\|change\[2\]  " "    0.464               0.000 game:g1\|change\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.504               0.000 clk  " "    0.504               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.972               0.000 game:g1\|change\[0\]  " "    0.972               0.000 game:g1\|change\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 game:g1\|change\[1\]  " "    1.000               0.000 game:g1\|change\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.067               0.000 game:g1\|change\[7\]  " "    1.067               0.000 game:g1\|change\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.352               0.000 game:g1\|change\[4\]  " "    1.352               0.000 game:g1\|change\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.376               0.000 game:g1\|change\[5\]  " "    1.376               0.000 game:g1\|change\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648803 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649338648803 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649338648808 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649338648861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -44.548 clk  " "   -3.000             -44.548 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -28.106 vgaSync:vs1\|clkdiv25:cd0\|cout  " "   -1.222             -28.106 vgaSync:vs1\|clkdiv25:cd0\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -15.886 game:g1\|msclock:cl1\|cout  " "   -1.222             -15.886 game:g1\|msclock:cl1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -2.444 game:g1\|change\[0\]  " "   -1.222              -2.444 game:g1\|change\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -2.444 game:g1\|change\[1\]  " "   -1.222              -2.444 game:g1\|change\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -2.444 game:g1\|change\[2\]  " "   -1.222              -2.444 game:g1\|change\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -2.444 game:g1\|change\[3\]  " "   -1.222              -2.444 game:g1\|change\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -2.444 game:g1\|change\[4\]  " "   -1.222              -2.444 game:g1\|change\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -2.444 game:g1\|change\[5\]  " "   -1.222              -2.444 game:g1\|change\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -2.444 game:g1\|change\[6\]  " "   -1.222              -2.444 game:g1\|change\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -2.444 game:g1\|change\[7\]  " "   -1.222              -2.444 game:g1\|change\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -2.444 game:g1\|change\[8\]  " "   -1.222              -2.444 game:g1\|change\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338648867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649338648867 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1649338648891 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649338649079 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1649338649083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.234 " "Worst-case setup slack is -1.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338649088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338649088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.234             -24.324 clk  " "   -1.234             -24.324 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338649088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.818              -8.501 game:g1\|msclock:cl1\|cout  " "   -0.818              -8.501 game:g1\|msclock:cl1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338649088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090              -0.960 vgaSync:vs1\|clkdiv25:cd0\|cout  " "   -0.090              -0.960 vgaSync:vs1\|clkdiv25:cd0\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338649088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.066              -0.123 game:g1\|change\[5\]  " "   -0.066              -0.123 game:g1\|change\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338649088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.060              -0.103 game:g1\|change\[4\]  " "   -0.060              -0.103 game:g1\|change\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338649088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.071               0.000 game:g1\|change\[7\]  " "    0.071               0.000 game:g1\|change\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338649088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111               0.000 game:g1\|change\[0\]  " "    0.111               0.000 game:g1\|change\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338649088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 game:g1\|change\[1\]  " "    0.153               0.000 game:g1\|change\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338649088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 game:g1\|change\[2\]  " "    0.334               0.000 game:g1\|change\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338649088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 game:g1\|change\[8\]  " "    0.354               0.000 game:g1\|change\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338649088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 game:g1\|change\[6\]  " "    0.397               0.000 game:g1\|change\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338649088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.548               0.000 game:g1\|change\[3\]  " "    0.548               0.000 game:g1\|change\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338649088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649338649088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.105 " "Worst-case hold slack is 0.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338649095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338649095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105               0.000 game:g1\|change\[3\]  " "    0.105               0.000 game:g1\|change\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338649095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 game:g1\|msclock:cl1\|cout  " "    0.152               0.000 game:g1\|msclock:cl1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338649095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 vgaSync:vs1\|clkdiv25:cd0\|cout  " "    0.175               0.000 vgaSync:vs1\|clkdiv25:cd0\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338649095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196               0.000 game:g1\|change\[8\]  " "    0.196               0.000 game:g1\|change\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338649095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.211               0.000 game:g1\|change\[6\]  " "    0.211               0.000 game:g1\|change\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338649095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237               0.000 game:g1\|change\[2\]  " "    0.237               0.000 game:g1\|change\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338649095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248               0.000 clk  " "    0.248               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338649095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.507               0.000 game:g1\|change\[0\]  " "    0.507               0.000 game:g1\|change\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338649095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.510               0.000 game:g1\|change\[1\]  " "    0.510               0.000 game:g1\|change\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338649095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.539               0.000 game:g1\|change\[7\]  " "    0.539               0.000 game:g1\|change\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338649095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.688               0.000 game:g1\|change\[4\]  " "    0.688               0.000 game:g1\|change\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338649095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.710               0.000 game:g1\|change\[5\]  " "    0.710               0.000 game:g1\|change\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338649095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649338649095 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649338649102 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649338649108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338649256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338649256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.158 clk  " "   -3.000             -38.158 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338649256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -23.000 vgaSync:vs1\|clkdiv25:cd0\|cout  " "   -1.000             -23.000 vgaSync:vs1\|clkdiv25:cd0\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338649256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -13.000 game:g1\|msclock:cl1\|cout  " "   -1.000             -13.000 game:g1\|msclock:cl1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338649256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 game:g1\|change\[0\]  " "   -1.000              -2.000 game:g1\|change\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338649256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 game:g1\|change\[1\]  " "   -1.000              -2.000 game:g1\|change\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338649256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 game:g1\|change\[2\]  " "   -1.000              -2.000 game:g1\|change\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338649256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 game:g1\|change\[3\]  " "   -1.000              -2.000 game:g1\|change\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338649256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 game:g1\|change\[4\]  " "   -1.000              -2.000 game:g1\|change\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338649256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 game:g1\|change\[5\]  " "   -1.000              -2.000 game:g1\|change\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338649256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 game:g1\|change\[6\]  " "   -1.000              -2.000 game:g1\|change\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338649256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 game:g1\|change\[7\]  " "   -1.000              -2.000 game:g1\|change\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338649256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 game:g1\|change\[8\]  " "   -1.000              -2.000 game:g1\|change\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649338649256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649338649256 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1649338650513 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1649338650516 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649338650656 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 07 09:37:30 2022 " "Processing ended: Thu Apr 07 09:37:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649338650656 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649338650656 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649338650656 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1649338650656 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Quartus Prime Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1649338651618 ""}
