{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1717060405992 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717060405992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 17:13:25 2024 " "Processing started: Thu May 30 17:13:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717060405992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1717060405992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EDA3 -c EDA3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off EDA3 -c EDA3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1717060405992 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1717060406901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eda3_divider_250hz.v 1 1 " "Found 1 design units, including 1 entities, in source file eda3_divider_250hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 EDA3_divider_250Hz " "Found entity 1: EDA3_divider_250Hz" {  } { { "EDA3_divider_250Hz.v" "" { Text "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/EDA3_divider_250Hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717060406952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717060406952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eda3_keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file eda3_keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 EDA3_keyboard " "Found entity 1: EDA3_keyboard" {  } { { "EDA3_keyboard.v" "" { Text "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/EDA3_keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717060406953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717060406953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eda3_display.v 1 1 " "Found 1 design units, including 1 entities, in source file eda3_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 EDA3_display " "Found entity 1: EDA3_display" {  } { { "EDA3_display.v" "" { Text "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/EDA3_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717060406963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717060406963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eda3_coincharger.bdf 1 1 " "Found 1 design units, including 1 entities, in source file eda3_coincharger.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EDA3_coincharger " "Found entity 1: EDA3_coincharger" {  } { { "EDA3_coincharger.bdf" "" { Schematic "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/EDA3_coincharger.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717060406972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717060406972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eda3_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file eda3_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 EDA3_testbench " "Found entity 1: EDA3_testbench" {  } { { "EDA3_testbench.v" "" { Text "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/EDA3_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717060406974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717060406974 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EDA3_keyboard " "Elaborating entity \"EDA3_keyboard\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1717060407036 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 EDA3_keyboard.v(93) " "Verilog HDL assignment warning at EDA3_keyboard.v(93): truncated value with size 32 to match size of target (4)" {  } { { "EDA3_keyboard.v" "" { Text "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/EDA3_keyboard.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1717060407053 "|EDA3_keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 EDA3_keyboard.v(98) " "Verilog HDL assignment warning at EDA3_keyboard.v(98): truncated value with size 32 to match size of target (4)" {  } { { "EDA3_keyboard.v" "" { Text "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/EDA3_keyboard.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1717060407053 "|EDA3_keyboard"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1717060407763 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717060407763 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1717060407803 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1717060407803 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1717060407803 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1717060407803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4611 " "Peak virtual memory: 4611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717060407821 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 17:13:27 2024 " "Processing ended: Thu May 30 17:13:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717060407821 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717060407821 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717060407821 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1717060407821 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1717060408912 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717060408912 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 17:13:28 2024 " "Processing started: Thu May 30 17:13:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717060408912 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1717060408912 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off EDA3 -c EDA3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off EDA3 -c EDA3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1717060408913 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1717060408985 ""}
{ "Info" "0" "" "Project  = EDA3" {  } {  } 0 0 "Project  = EDA3" 0 0 "Fitter" 0 0 1717060408985 ""}
{ "Info" "0" "" "Revision = EDA3" {  } {  } 0 0 "Revision = EDA3" 0 0 "Fitter" 0 0 1717060408985 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1717060409039 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "EDA3 EP2C5Q208C8 " "Selected device EP2C5Q208C8 for design \"EDA3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1717060409050 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717060409073 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717060409073 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1717060409117 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Device EP2C5Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1717060409257 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208C8 " "Device EP2C8Q208C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1717060409257 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Device EP2C8Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1717060409257 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1717060409257 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "w:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "w:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1717060409260 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "w:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "w:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1717060409260 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 108 " "Pin ~LVDS41p/nCEO~ is reserved at location 108" {  } { { "w:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "w:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1717060409260 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1717060409260 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "14 14 " "No exact pin location assignment(s) for 14 pins of 14 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "row0 " "Pin row0 not assigned to an exact location on the device" {  } { { "w:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "w:/altera/13.0/quartus/bin64/pin_planner.ppl" { row0 } } } { "EDA3_keyboard.v" "" { Text "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/EDA3_keyboard.v" 5 0 0 } } { "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { row0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717060409274 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "row1 " "Pin row1 not assigned to an exact location on the device" {  } { { "w:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "w:/altera/13.0/quartus/bin64/pin_planner.ppl" { row1 } } } { "EDA3_keyboard.v" "" { Text "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/EDA3_keyboard.v" 5 0 0 } } { "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { row1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717060409274 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "row2 " "Pin row2 not assigned to an exact location on the device" {  } { { "w:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "w:/altera/13.0/quartus/bin64/pin_planner.ppl" { row2 } } } { "EDA3_keyboard.v" "" { Text "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/EDA3_keyboard.v" 5 0 0 } } { "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { row2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717060409274 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "row3 " "Pin row3 not assigned to an exact location on the device" {  } { { "w:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "w:/altera/13.0/quartus/bin64/pin_planner.ppl" { row3 } } } { "EDA3_keyboard.v" "" { Text "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/EDA3_keyboard.v" 5 0 0 } } { "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { row3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717060409274 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ispressed " "Pin ispressed not assigned to an exact location on the device" {  } { { "w:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "w:/altera/13.0/quartus/bin64/pin_planner.ppl" { ispressed } } } { "EDA3_keyboard.v" "" { Text "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/EDA3_keyboard.v" 6 0 0 } } { "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ispressed } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717060409274 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputbottom\[0\] " "Pin inputbottom\[0\] not assigned to an exact location on the device" {  } { { "w:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "w:/altera/13.0/quartus/bin64/pin_planner.ppl" { inputbottom[0] } } } { "EDA3_keyboard.v" "" { Text "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/EDA3_keyboard.v" 103 0 0 } } { "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputbottom[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717060409274 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputbottom\[1\] " "Pin inputbottom\[1\] not assigned to an exact location on the device" {  } { { "w:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "w:/altera/13.0/quartus/bin64/pin_planner.ppl" { inputbottom[1] } } } { "EDA3_keyboard.v" "" { Text "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/EDA3_keyboard.v" 103 0 0 } } { "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputbottom[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717060409274 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputbottom\[2\] " "Pin inputbottom\[2\] not assigned to an exact location on the device" {  } { { "w:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "w:/altera/13.0/quartus/bin64/pin_planner.ppl" { inputbottom[2] } } } { "EDA3_keyboard.v" "" { Text "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/EDA3_keyboard.v" 103 0 0 } } { "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputbottom[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717060409274 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputbottom\[3\] " "Pin inputbottom\[3\] not assigned to an exact location on the device" {  } { { "w:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "w:/altera/13.0/quartus/bin64/pin_planner.ppl" { inputbottom[3] } } } { "EDA3_keyboard.v" "" { Text "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/EDA3_keyboard.v" 103 0 0 } } { "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputbottom[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/" { { 0 { 0 ""} 0 5 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717060409274 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "w:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "w:/altera/13.0/quartus/bin64/pin_planner.ppl" { clk } } } { "EDA3_keyboard.v" "" { Text "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/EDA3_keyboard.v" 2 0 0 } } { "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717060409274 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "column\[0\] " "Pin column\[0\] not assigned to an exact location on the device" {  } { { "w:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "w:/altera/13.0/quartus/bin64/pin_planner.ppl" { column[0] } } } { "EDA3_keyboard.v" "" { Text "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/EDA3_keyboard.v" 3 0 0 } } { "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { column[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717060409274 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "column\[1\] " "Pin column\[1\] not assigned to an exact location on the device" {  } { { "w:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "w:/altera/13.0/quartus/bin64/pin_planner.ppl" { column[1] } } } { "EDA3_keyboard.v" "" { Text "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/EDA3_keyboard.v" 3 0 0 } } { "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { column[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717060409274 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "column\[2\] " "Pin column\[2\] not assigned to an exact location on the device" {  } { { "w:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "w:/altera/13.0/quartus/bin64/pin_planner.ppl" { column[2] } } } { "EDA3_keyboard.v" "" { Text "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/EDA3_keyboard.v" 3 0 0 } } { "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { column[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717060409274 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "column\[3\] " "Pin column\[3\] not assigned to an exact location on the device" {  } { { "w:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "w:/altera/13.0/quartus/bin64/pin_planner.ppl" { column[3] } } } { "EDA3_keyboard.v" "" { Text "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/EDA3_keyboard.v" 3 0 0 } } { "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { column[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717060409274 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1717060409274 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "EDA3.sdc " "Synopsys Design Constraints File file not found: 'EDA3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1717060409358 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1717060409358 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1717060409360 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1717060409371 ""}  } { { "w:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "w:/altera/13.0/quartus/bin64/pin_planner.ppl" { clk } } } { "EDA3_keyboard.v" "" { Text "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/EDA3_keyboard.v" 2 0 0 } } { "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717060409371 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1717060409404 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1717060409405 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1717060409405 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1717060409406 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1717060409407 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1717060409407 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1717060409408 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1717060409408 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1717060409426 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1717060409426 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1717060409426 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "13 unused 3.3V 4 9 0 " "Number of I/O pins in group: 13 (unused VREF, 3.3V VCCIO, 4 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1717060409427 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1717060409427 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1717060409427 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 31 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1717060409427 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1717060409427 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 36 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1717060409427 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1717060409427 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1717060409427 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1717060409427 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK " "Node \"CLK\" is assigned to location or region, but does not exist in design" {  } { { "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717060409431 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIG0 " "Node \"DIG0\" is assigned to location or region, but does not exist in design" {  } { { "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717060409431 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIG1 " "Node \"DIG1\" is assigned to location or region, but does not exist in design" {  } { { "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717060409431 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIG2 " "Node \"DIG2\" is assigned to location or region, but does not exist in design" {  } { { "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717060409431 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIG3 " "Node \"DIG3\" is assigned to location or region, but does not exist in design" {  } { { "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717060409431 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OA " "Node \"OA\" is assigned to location or region, but does not exist in design" {  } { { "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717060409431 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OB " "Node \"OB\" is assigned to location or region, but does not exist in design" {  } { { "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OB" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717060409431 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OC " "Node \"OC\" is assigned to location or region, but does not exist in design" {  } { { "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717060409431 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OD " "Node \"OD\" is assigned to location or region, but does not exist in design" {  } { { "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717060409431 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OE " "Node \"OE\" is assigned to location or region, but does not exist in design" {  } { { "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717060409431 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OF " "Node \"OF\" is assigned to location or region, but does not exist in design" {  } { { "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OF" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717060409431 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OG " "Node \"OG\" is assigned to location or region, but does not exist in design" {  } { { "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OG" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717060409431 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "c0 " "Node \"c0\" is assigned to location or region, but does not exist in design" {  } { { "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717060409431 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "c1 " "Node \"c1\" is assigned to location or region, but does not exist in design" {  } { { "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717060409431 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "c2 " "Node \"c2\" is assigned to location or region, but does not exist in design" {  } { { "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717060409431 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "c3 " "Node \"c3\" is assigned to location or region, but does not exist in design" {  } { { "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717060409431 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "r\[0\] " "Node \"r\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717060409431 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "r\[1\] " "Node \"r\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717060409431 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "r\[2\] " "Node \"r\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717060409431 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "r\[3\] " "Node \"r\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717060409431 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1717060409431 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717060409432 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1717060409641 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717060409708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1717060409719 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1717060409966 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717060409966 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1717060410006 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1717060412238 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1717060412238 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717060412355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1717060412357 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1717060412357 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1717060412362 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1717060412364 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "9 " "Found 9 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "row0 0 " "Pin \"row0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1717060412367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "row1 0 " "Pin \"row1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1717060412367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "row2 0 " "Pin \"row2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1717060412367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "row3 0 " "Pin \"row3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1717060412367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ispressed 0 " "Pin \"ispressed\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1717060412367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inputbottom\[0\] 0 " "Pin \"inputbottom\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1717060412367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inputbottom\[1\] 0 " "Pin \"inputbottom\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1717060412367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inputbottom\[2\] 0 " "Pin \"inputbottom\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1717060412367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inputbottom\[3\] 0 " "Pin \"inputbottom\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1717060412367 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1717060412367 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1717060412414 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1717060412431 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1717060412470 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717060412588 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1717060412611 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1717060412612 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/output_files/EDA3.fit.smsg " "Generated suppressed messages file W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/output_files/EDA3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1717060412680 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5514 " "Peak virtual memory: 5514 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717060412783 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 17:13:32 2024 " "Processing ended: Thu May 30 17:13:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717060412783 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717060412783 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717060412783 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1717060412783 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1717060413748 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717060413748 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 17:13:33 2024 " "Processing started: Thu May 30 17:13:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717060413748 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1717060413748 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off EDA3 -c EDA3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off EDA3 -c EDA3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1717060413749 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1717060414143 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1717060414155 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4571 " "Peak virtual memory: 4571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717060414325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 17:13:34 2024 " "Processing ended: Thu May 30 17:13:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717060414325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717060414325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717060414325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1717060414325 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1717060414889 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1717060415355 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717060415357 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 17:13:35 2024 " "Processing started: Thu May 30 17:13:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717060415357 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1717060415357 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta EDA3 -c EDA3 " "Command: quartus_sta EDA3 -c EDA3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1717060415357 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1717060415433 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1717060415938 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1717060415969 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1717060415969 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "EDA3.sdc " "Synopsys Design Constraints File file not found: 'EDA3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1717060416026 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1717060416027 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1717060416027 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1717060416027 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1717060416029 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1717060416041 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1717060416047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.904 " "Worst-case setup slack is -2.904" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717060416049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717060416049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.904       -38.049 clk  " "   -2.904       -38.049 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717060416049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717060416049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.499 " "Worst-case hold slack is 0.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717060416052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717060416052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 clk  " "    0.499         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717060416052 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717060416052 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1717060416055 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1717060416058 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.941 " "Worst-case minimum pulse width slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717060416061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717060416061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941       -34.589 clk  " "   -1.941       -34.589 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717060416061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717060416061 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1717060416089 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1717060416090 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1717060416100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.716 " "Worst-case setup slack is -0.716" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717060416102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717060416102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.716        -3.810 clk  " "   -0.716        -3.810 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717060416102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717060416102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717060416105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717060416105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clk  " "    0.215         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717060416105 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717060416105 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1717060416108 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1717060416112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717060416116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717060416116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -23.380 clk  " "   -1.380       -23.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717060416116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717060416116 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1717060416142 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1717060416158 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1717060416158 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4587 " "Peak virtual memory: 4587 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717060416209 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 17:13:36 2024 " "Processing ended: Thu May 30 17:13:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717060416209 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717060416209 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717060416209 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1717060416209 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1717060417125 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717060417125 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 17:13:36 2024 " "Processing started: Thu May 30 17:13:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717060417125 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1717060417125 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off EDA3 -c EDA3 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off EDA3 -c EDA3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1717060417125 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "EDA3.vo W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/simulation/modelsim/ simulation " "Generated file EDA3.vo in folder \"W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1717060417421 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4543 " "Peak virtual memory: 4543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717060417455 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 17:13:37 2024 " "Processing ended: Thu May 30 17:13:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717060417455 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717060417455 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717060417455 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1717060417455 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1717060418345 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus II 64-Bit " "Running Quartus II 64-Bit Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717060418345 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 17:13:38 2024 " "Processing started: Thu May 30 17:13:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717060418345 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1717060418345 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t w:/altera/13.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui EDA3 EDA3 " "Command: quartus_sh -t w:/altera/13.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui EDA3 EDA3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1717060418345 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui EDA3 EDA3 " "Quartus(args): --block_on_gui EDA3 EDA3" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Quartus II" 0 -1 1717060418345 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Quartus II" 0 0 1717060418412 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Quartus II" 0 0 1717060418480 ""}
{ "Warning" "0" "" "Warning: File EDA3_run_msim_gate_verilog.do already exists - backing up current file as EDA3_run_msim_gate_verilog.do.bak11" {  } {  } 0 0 "Warning: File EDA3_run_msim_gate_verilog.do already exists - backing up current file as EDA3_run_msim_gate_verilog.do.bak11" 0 0 "Quartus II" 0 0 1717060418630 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/simulation/modelsim/EDA3_run_msim_gate_verilog.do" {  } { { "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/simulation/modelsim/EDA3_run_msim_gate_verilog.do" "0" { Text "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/simulation/modelsim/EDA3_run_msim_gate_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/simulation/modelsim/EDA3_run_msim_gate_verilog.do" 0 0 "Quartus II" 0 0 1717060418637 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Quartus II" 0 0 1717060616414 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Reading W:/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl " {  } {  } 0 0 "ModelSim-Altera Info: # Reading W:/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl " 0 0 "Quartus II" 0 0 1717060616414 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # do EDA3_run_msim_gate_verilog.do " {  } {  } 0 0 "ModelSim-Altera Info: # do EDA3_run_msim_gate_verilog.do " 0 0 "Quartus II" 0 0 1717060616414 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Quartus II" 0 0 1717060616414 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim-Altera Info: #     vdel -lib gate_work -all" 0 0 "Quartus II" 0 0 1717060616414 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \}" {  } {  } 0 0 "ModelSim-Altera Info: # \}" 0 0 "Quartus II" 0 0 1717060616414 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlib gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vlib gate_work" 0 0 "Quartus II" 0 0 1717060616414 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work" 0 0 "Quartus II" 0 0 1717060616414 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Copying W:\\altera\\13.0\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Copying W:\\altera\\13.0\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini" 0 0 "Quartus II" 0 0 1717060616414 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Modifying modelsim.ini" 0 0 "Quartus II" 0 0 1717060616414 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: Copied W:\\altera\\13.0\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: Copied W:\\altera\\13.0\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini." 0 0 "Quartus II" 0 0 1717060616414 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #          Updated modelsim.ini." {  } {  } 0 0 "ModelSim-Altera Info: #          Updated modelsim.ini." 0 0 "Quartus II" 0 0 1717060616414 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1717060616414 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. \{EDA3.vo\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. \{EDA3.vo\}" 0 0 "Quartus II" 0 0 1717060616414 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012" 0 0 "Quartus II" 0 0 1717060616415 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module EDA3_keyboard" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module EDA3_keyboard" 0 0 "Quartus II" 0 0 1717060616415 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1717060616415 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Quartus II" 0 0 1717060616415 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     EDA3_keyboard" {  } {  } 0 0 "ModelSim-Altera Info: #     EDA3_keyboard" 0 0 "Quartus II" 0 0 1717060616415 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1717060616415 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+W:/altera/13.0/Digital\\ Electronics/EDA3/EDA3_week13 \{W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/EDA3_testbench.v\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+W:/altera/13.0/Digital\\ Electronics/EDA3/EDA3_week13 \{W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/EDA3_testbench.v\}" 0 0 "Quartus II" 0 0 1717060616415 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012" 0 0 "Quartus II" 0 0 1717060616416 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module EDA3_testbench" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module EDA3_testbench" 0 0 "Quartus II" 0 0 1717060616416 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1717060616416 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Quartus II" 0 0 1717060616416 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     EDA3_testbench" {  } {  } 0 0 "ModelSim-Altera Info: #     EDA3_testbench" 0 0 "Quartus II" 0 0 1717060616416 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1717060616417 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps -L cycloneii_ver -L gate_work -L work -voptargs=\"+acc\"  EDA3_testbench" {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps -L cycloneii_ver -L gate_work -L work -voptargs=\"+acc\"  EDA3_testbench" 0 0 "Quartus II" 0 0 1717060616417 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -L cycloneii_ver -L gate_work -L work -voptargs=\\\"+acc\\\" -t 1ps EDA3_testbench " {  } {  } 0 0 "ModelSim-Altera Info: # vsim -L cycloneii_ver -L gate_work -L work -voptargs=\\\"+acc\\\" -t 1ps EDA3_testbench " 0 0 "Quartus II" 0 0 1717060616417 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.EDA3_testbench" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.EDA3_testbench" 0 0 "Quartus II" 0 0 1717060616417 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.EDA3_keyboard" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.EDA3_keyboard" 0 0 "Quartus II" 0 0 1717060616417 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii_ver.cycloneii_lcell_ff" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii_ver.cycloneii_lcell_ff" 0 0 "Quartus II" 0 0 1717060616417 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii_ver.cycloneii_lcell_comb" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii_ver.cycloneii_lcell_comb" 0 0 "Quartus II" 0 0 1717060616417 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii_ver.cycloneii_io" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii_ver.cycloneii_io" 0 0 "Quartus II" 0 0 1717060616417 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii_ver.cycloneii_mux21" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii_ver.cycloneii_mux21" 0 0 "Quartus II" 0 0 1717060616417 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii_ver.cycloneii_dffe" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii_ver.cycloneii_dffe" 0 0 "Quartus II" 0 0 1717060616417 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii_ver.cycloneii_asynch_io" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii_ver.cycloneii_asynch_io" 0 0 "Quartus II" 0 0 1717060616417 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii_ver.cycloneii_clkctrl" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii_ver.cycloneii_clkctrl" 0 0 "Quartus II" 0 0 1717060616417 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii_ver.cycloneii_mux41" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii_ver.cycloneii_mux41" 0 0 "Quartus II" 0 0 1717060616417 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii_ver.cycloneii_ena_reg" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii_ver.cycloneii_ena_reg" 0 0 "Quartus II" 0 0 1717060616417 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii_ver.CYCLONEII_PRIM_DFFE" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii_ver.CYCLONEII_PRIM_DFFE" 0 0 "Quartus II" 0 0 1717060616417 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1717060616417 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # add wave *" {  } {  } 0 0 "ModelSim-Altera Info: # add wave *" 0 0 "Quartus II" 0 0 1717060616417 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf" 0 0 "Quartus II" 0 0 1717060616417 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1717060616417 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #           File in use by: Ngsanchong  Hostname: NGSANCHONG  ProcessID: 47108" {  } {  } 0 0 "ModelSim-Altera Info: #           File in use by: Ngsanchong  Hostname: NGSANCHONG  ProcessID: 47108" 0 0 "Quartus II" 0 0 1717060616417 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1717060616418 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #           Attempting to use alternate WLF file \"./wlftaa2jtm\"." {  } {  } 0 0 "ModelSim-Altera Info: #           Attempting to use alternate WLF file \"./wlftaa2jtm\"." 0 0 "Quartus II" 0 0 1717060616418 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf" 0 0 "Quartus II" 0 0 1717060616418 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1717060616418 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #           Using alternate file: ./wlftaa2jtm" {  } {  } 0 0 "ModelSim-Altera Info: #           Using alternate file: ./wlftaa2jtm" 0 0 "Quartus II" 0 0 1717060616418 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1717060616418 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # view structure" {  } {  } 0 0 "ModelSim-Altera Info: # view structure" 0 0 "Quartus II" 0 0 1717060616418 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" 0 0 "Quartus II" 0 0 1717060616419 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # view signals" {  } {  } 0 0 "ModelSim-Altera Info: # view signals" 0 0 "Quartus II" 0 0 1717060616419 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" 0 0 "Quartus II" 0 0 1717060616419 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # run -all" {  } {  } 0 0 "ModelSim-Altera Info: # run -all" 0 0 "Quartus II" 0 0 1717060616419 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Quartus II" 0 0 1717060616534 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/EDA3_nativelink_simulation.rpt" {  } { { "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/EDA3_nativelink_simulation.rpt" "0" { Text "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/EDA3_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/EDA3_nativelink_simulation.rpt" 0 0 "Quartus II" 0 0 1717060616534 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 35 s " "Quartus II Full Compilation was successful. 0 errors, 35 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1717060617098 ""}
