# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus II License Agreement,
# the Altera MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Altera and sold by Altera or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
# Date created = 14:50:03  October 10, 2022
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		ProjetoRotacao_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY neorv32_test_setup_bootloader
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 14.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "14:50:03  OCTOBER 10, 2022"
set_global_assignment -name LAST_QUARTUS_VERSION "20.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_Y2 -to clk_i
set_location_assignment PIN_G12 -to uart0_rxd_i
set_location_assignment PIN_G9 -to uart0_txd_o
set_location_assignment PIN_R24 -to rstn_i
set_location_assignment PIN_G19 -to gpio_o[7]
set_location_assignment PIN_E19 -to gpio_o[5]
set_location_assignment PIN_F19 -to gpio_o[6]
set_location_assignment PIN_F21 -to gpio_o[4]
set_location_assignment PIN_F18 -to gpio_o[3]
set_location_assignment PIN_E18 -to gpio_o[2]
set_location_assignment PIN_J19 -to gpio_o[1]
set_location_assignment PIN_H19 -to gpio_o[0]
set_global_assignment -name VHDL_FILE "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd"
set_global_assignment -name VHDL_FILE "neorv32-main/neorv32-main/rtl/test_setups/neorv32_test_setup_bootloader.vhd"
set_global_assignment -name VHDL_FILE "neorv32-main/neorv32-main/rtl/core/mem/neorv32_imem.default.vhd"
set_global_assignment -name VHDL_FILE "neorv32-main/neorv32-main/rtl/core/mem/neorv32_dmem.default.vhd"
set_global_assignment -name VHDL_FILE "neorv32-main/neorv32-main/rtl/core/neorv32_xirq.vhd"
set_global_assignment -name VHDL_FILE "neorv32-main/neorv32-main/rtl/core/neorv32_xip.vhd"
set_global_assignment -name VHDL_FILE "neorv32-main/neorv32-main/rtl/core/neorv32_wishbone.vhd"
set_global_assignment -name VHDL_FILE "neorv32-main/neorv32-main/rtl/core/neorv32_wdt.vhd"
set_global_assignment -name VHDL_FILE "neorv32-main/neorv32-main/rtl/core/neorv32_uart.vhd"
set_global_assignment -name VHDL_FILE "neorv32-main/neorv32-main/rtl/core/neorv32_twi.vhd"
set_global_assignment -name VHDL_FILE "neorv32-main/neorv32-main/rtl/core/neorv32_trng.vhd"
set_global_assignment -name VHDL_FILE "neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd"
set_global_assignment -name VHDL_FILE "neorv32-main/neorv32-main/rtl/core/neorv32_sysinfo.vhd"
set_global_assignment -name VHDL_FILE "neorv32-main/neorv32-main/rtl/core/neorv32_spi.vhd"
set_global_assignment -name VHDL_FILE "neorv32-main/neorv32-main/rtl/core/neorv32_slink.vhd"
set_global_assignment -name VHDL_FILE "neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd"
set_global_assignment -name VHDL_FILE "neorv32-main/neorv32-main/rtl/core/neorv32_onewire.vhd"
set_global_assignment -name VHDL_FILE "neorv32-main/neorv32-main/rtl/core/neorv32_neoled.vhd"
set_global_assignment -name VHDL_FILE "neorv32-main/neorv32-main/rtl/core/neorv32_mtime.vhd"
set_global_assignment -name VHDL_FILE "neorv32-main/neorv32-main/rtl/core/neorv32_imem.entity.vhd"
set_global_assignment -name VHDL_FILE "neorv32-main/neorv32-main/rtl/core/neorv32_icache.vhd"
set_global_assignment -name VHDL_FILE "neorv32-main/neorv32-main/rtl/core/neorv32_gptmr.vhd"
set_global_assignment -name VHDL_FILE "neorv32-main/neorv32-main/rtl/core/neorv32_gpio.vhd"
set_global_assignment -name VHDL_FILE "neorv32-main/neorv32-main/rtl/core/neorv32_fifo.vhd"
set_global_assignment -name VHDL_FILE "neorv32-main/neorv32-main/rtl/core/neorv32_dmem.entity.vhd"
set_global_assignment -name VHDL_FILE "neorv32-main/neorv32-main/rtl/core/neorv32_debug_dtm.vhd"
set_global_assignment -name VHDL_FILE "neorv32-main/neorv32-main/rtl/core/neorv32_debug_dm.vhd"
set_global_assignment -name VHDL_FILE "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd"
set_global_assignment -name VHDL_FILE "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd"
set_global_assignment -name VHDL_FILE "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_shifter.vhd"
set_global_assignment -name VHDL_FILE "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_muldiv.vhd"
set_global_assignment -name VHDL_FILE "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd"
set_global_assignment -name VHDL_FILE "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cfu.vhd"
set_global_assignment -name VHDL_FILE "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_bitmanip.vhd"
set_global_assignment -name VHDL_FILE "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd"
set_global_assignment -name VHDL_FILE "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd"
set_global_assignment -name VHDL_FILE "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd"
set_global_assignment -name VHDL_FILE "neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd"
set_global_assignment -name VHDL_FILE "neorv32-main/neorv32-main/rtl/core/neorv32_cfs.vhd"
set_global_assignment -name VHDL_FILE "neorv32-main/neorv32-main/rtl/core/neorv32_busswitch.vhd"
set_global_assignment -name VHDL_FILE "neorv32-main/neorv32-main/rtl/core/neorv32_bus_keeper.vhd"
set_global_assignment -name VHDL_FILE "neorv32-main/neorv32-main/rtl/core/neorv32_bootloader_image.vhd"
set_global_assignment -name VHDL_FILE "neorv32-main/neorv32-main/rtl/core/neorv32_boot_rom.vhd"
set_global_assignment -name VHDL_FILE "neorv32-main/neorv32-main/rtl/core/neorv32_application_image.vhd"
set_global_assignment -name SOURCE_FILE db/ProjetoRotacao.cmp.rdb
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top