Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,2
design__inferred_latch__count,0
design__instance__count,4298
design__instance__area,29886.2
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,22
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,19
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0006976677686907351
power__switching__total,0.00031415375997312367
power__leakage__total,3.6307593376250225e-08
power__total,0.0010118578793480992
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.267531
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.267531
timing__hold__ws__corner:nom_tt_025C_1v80,0.317288
timing__setup__ws__corner:nom_tt_025C_1v80,12.434546
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.317288
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,12.434546
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,431
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,19
design__max_cap_violation__count__corner:nom_ss_100C_1v60,2
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.456035
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.456035
timing__hold__ws__corner:nom_ss_100C_1v60,0.869153
timing__setup__ws__corner:nom_ss_100C_1v60,4.722736
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.869153
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,4.722736
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,19
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.18703
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.18703
timing__hold__ws__corner:nom_ff_n40C_1v95,0.118675
timing__setup__ws__corner:nom_ff_n40C_1v95,14.07754
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.118675
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,17.842918
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,519
design__max_fanout_violation__count,19
design__max_cap_violation__count,2
clock__skew__worst_hold,0.475414
clock__skew__worst_setup,0.179962
timing__hold__ws,0.114559
timing__setup__ws,4.566518
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0.0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.114559
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,4.566518
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 334.88 225.76
design__core__bbox,2.76 2.72 332.12 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,75602.5
design__core__area,72564.6
design__instance__count__stdcell,4298
design__instance__area__stdcell,29886.2
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.411856
design__instance__utilization__stdcell,0.411856
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,156733
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,131
antenna__violating__nets,24
antenna__violating__pins,30
route__antenna_violation__count,24
route__net,3280
route__net__special,2
route__drc_errors__iter:1,5789
route__wirelength__iter:1,207034
route__drc_errors__iter:2,3584
route__wirelength__iter:2,205335
route__drc_errors__iter:3,3039
route__wirelength__iter:3,204961
route__drc_errors__iter:4,1037
route__wirelength__iter:4,204808
route__drc_errors__iter:5,240
route__wirelength__iter:5,204839
route__drc_errors__iter:6,42
route__wirelength__iter:6,204821
route__drc_errors__iter:7,12
route__wirelength__iter:7,204829
route__drc_errors__iter:8,6
route__wirelength__iter:8,204840
route__drc_errors__iter:9,2
route__wirelength__iter:9,204847
route__drc_errors__iter:10,1
route__wirelength__iter:10,204847
route__drc_errors__iter:11,1
route__wirelength__iter:11,204847
route__drc_errors__iter:12,1
route__wirelength__iter:12,204848
route__drc_errors__iter:13,1
route__wirelength__iter:13,204847
route__drc_errors__iter:14,1
route__wirelength__iter:14,204847
route__drc_errors__iter:15,1
route__wirelength__iter:15,204847
route__drc_errors__iter:16,1
route__wirelength__iter:16,204847
route__drc_errors__iter:17,1
route__wirelength__iter:17,204847
route__drc_errors__iter:18,1
route__wirelength__iter:18,204847
route__drc_errors__iter:19,1
route__wirelength__iter:19,204847
route__drc_errors__iter:20,1
route__wirelength__iter:20,204847
route__drc_errors__iter:21,1
route__wirelength__iter:21,204847
route__drc_errors__iter:22,1
route__wirelength__iter:22,204847
route__drc_errors__iter:23,1
route__wirelength__iter:23,204847
route__drc_errors__iter:24,0
route__wirelength__iter:24,204846
route__drc_errors,0
route__wirelength,204846
route__vias,33347
route__vias__singlecut,33347
route__vias__multicut,0
design__disconnected_pin__count,13
design__critical_disconnected_pin__count,0
route__wirelength__max,811.28
timing__unannotated_net__count__corner:nom_tt_025C_1v80,29
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,29
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,29
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,8
design__max_fanout_violation__count__corner:min_tt_025C_1v80,19
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.258316
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.258316
timing__hold__ws__corner:min_tt_025C_1v80,0.310878
timing__setup__ws__corner:min_tt_025C_1v80,12.555399
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.310878
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,12.555399
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,29
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,350
design__max_fanout_violation__count__corner:min_ss_100C_1v60,19
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.440921
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.440921
timing__hold__ws__corner:min_ss_100C_1v60,0.855861
timing__setup__ws__corner:min_ss_100C_1v60,4.879924
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.855861
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,4.879924
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,29
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,19
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.179962
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.179962
timing__hold__ws__corner:min_ff_n40C_1v95,0.114559
timing__setup__ws__corner:min_ff_n40C_1v95,14.133668
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.114559
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,17.945625
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,29
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,59
design__max_fanout_violation__count__corner:max_tt_025C_1v80,19
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.27969
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.27969
timing__hold__ws__corner:max_tt_025C_1v80,0.323304
timing__setup__ws__corner:max_tt_025C_1v80,12.318354
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.323304
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,12.318354
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,29
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,519
design__max_fanout_violation__count__corner:max_ss_100C_1v60,19
design__max_cap_violation__count__corner:max_ss_100C_1v60,2
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.475414
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.475414
timing__hold__ws__corner:max_ss_100C_1v60,0.881299
timing__setup__ws__corner:max_ss_100C_1v60,4.566518
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.881299
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,4.566518
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,29
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,6
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,19
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.195046
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.195046
timing__hold__ws__corner:max_ff_n40C_1v95,0.123398
timing__setup__ws__corner:max_ff_n40C_1v95,14.023325
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.123398
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,17.747021
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,29
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,29
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000727027
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000664371
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000400367
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000664371
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000038199999999999998483136108562430166557533084414899349212646484375
ir__drop__worst,0.00007270000000000000528639632069172193951089866459369659423828125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
