INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/UdeS_S4_APP4/laboratoire/labo3/mips32_labo3_pipeline.srcs/sources_1/imports/MIPS32_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/UdeS_S4_APP4/laboratoire/labo3/mips32_labo3_pipeline.srcs/sources_1/imports/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/UdeS_S4_APP4/laboratoire/labo3/mips32_labo3_pipeline.srcs/sources_1/imports/controleur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controleur'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/UdeS_S4_APP4/laboratoire/labo3/mips32_labo3_pipeline.srcs/sources_1/imports/MemInstructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemInstructions'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/UdeS_S4_APP4/laboratoire/labo3/mips32_labo3_pipeline.srcs/sources_1/imports/MemDonnees.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemDonnees'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/UdeS_S4_APP4/laboratoire/labo3/mips32_labo3_pipeline.srcs/sources_1/imports/registres_pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BancRegistres'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/UdeS_S4_APP4/laboratoire/labo3/mips32_labo3_pipeline.srcs/sources_1/imports/mips_datapath_pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_datapath_pipeline'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/UdeS_S4_APP4/laboratoire/labo3/mips32_labo3_pipeline.srcs/sources_1/imports/mips_pipeline_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_pipeline_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/UdeS_S4_APP4/laboratoire/labo3/mips32_labo3_pipeline.srcs/sim_1/imports/verif/mips_pipeline_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_pipeline_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/UdeS_S4_APP4/laboratoire/labo3/mips32_labo3_pipeline.srcs/sim_1/imports/verif/monitor_pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'monitor_pipeline'
