HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:m2s010_som
Implementation;Synthesis|| CL240 ||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(737);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/737||m2s010_som_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(738);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/738||m2s010_som_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(739);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/739||m2s010_som_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_25_50MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(740);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/740||m2s010_som_sb_FABOSC_0_OSC.vhd(11);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/11
Implementation;Synthesis|| CD434 ||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(742);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/742||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis|| CD434 ||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(743);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/743||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis|| CD434 ||@W:Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(744);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/744||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis|| CD434 ||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(745);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/745||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis|| CD434 ||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(746);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/746||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(747);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/747||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(748);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/748||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(749);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/749||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(750);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/750||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/751||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(752);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/752||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(753);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/753||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(754);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/754||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(755);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/755||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(756);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/756||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(758);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/758||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(759);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/759||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(760);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/760||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_2(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(761);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/761||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(762);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/762||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(763);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/763||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(764);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/764||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(765);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/765||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(766);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/766||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(767);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/767||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(768);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/768||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(769);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/769||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(770);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/770||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(771);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/771||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(772);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/772||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(773);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/773||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(774);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/774||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/775||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(776);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/776||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(777);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/777||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(778);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/778||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CD434 ||@W:Signal infill in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(792);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/792||coreapb3.vhd(1453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/1453
Implementation;Synthesis|| CD638 ||@W:Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(793);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/793||coreapb3.vhd(616);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/616
Implementation;Synthesis|| CD638 ||@W:Signal rx_s2p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(799);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/799||CommsFPGA_top.vhd(151);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/151
Implementation;Synthesis|| CD638 ||@W:Signal mii_tx_clk is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(800);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/800||CommsFPGA_top.vhd(157);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/157
Implementation;Synthesis|| CD638 ||@W:Signal control_reg_6 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(801);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/801||CommsFPGA_top.vhd(159);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/159
Implementation;Synthesis|| CD638 ||@W:Signal f_crs is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(802);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/802||CommsFPGA_top.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/186
Implementation;Synthesis|| CD638 ||@W:Signal i_f_txd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(803);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/803||CommsFPGA_top.vhd(192);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/192
Implementation;Synthesis|| CD638 ||@W:Signal i_f_txen is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(804);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/804||CommsFPGA_top.vhd(193);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/193
Implementation;Synthesis|| CD638 ||@W:Signal t_f_txd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(805);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/805||CommsFPGA_top.vhd(194);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/194
Implementation;Synthesis|| CD638 ||@W:Signal t_f_txen is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(806);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/806||CommsFPGA_top.vhd(195);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/195
Implementation;Synthesis|| CD638 ||@W:Signal mii_tx_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(807);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/807||CommsFPGA_top.vhd(199);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/199
Implementation;Synthesis|| CD638 ||@W:Signal mii_tx_d is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(808);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/808||CommsFPGA_top.vhd(200);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/200
Implementation;Synthesis|| CD638 ||@W:Signal mii_error is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(809);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/809||CommsFPGA_top.vhd(201);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/201
Implementation;Synthesis|| CD638 ||@W:Signal mii_rx_clk is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(810);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/810||CommsFPGA_top.vhd(205);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/205
Implementation;Synthesis|| CD638 ||@W:Signal mii_rx_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(811);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/811||CommsFPGA_top.vhd(206);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/206
Implementation;Synthesis|| CD638 ||@W:Signal mii_rx_d is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(812);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/812||CommsFPGA_top.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/207
Implementation;Synthesis|| CD638 ||@W:Signal maninvec is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(813);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/813||CommsFPGA_top.vhd(234);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/234
Implementation;Synthesis|| CD638 ||@W:Signal force_error is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(814);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/814||CommsFPGA_top.vhd(238);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/238
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(817);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/817||mdio_slave_interface.vhd(166);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/166
Implementation;Synthesis|| CG290 ||@W:Referenced variable pmad_rst_in is not in sensitivity list.||m2s010_som.srr(818);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/818||mdio_slave_interface.vhd(168);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/168
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(820);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/820||mdio_slave_interface.vhd(452);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/452
Implementation;Synthesis|| CG290 ||@W:Referenced variable register_bus_out is not in sensitivity list.||m2s010_som.srr(821);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/821||mdio_slave_interface.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal status_bit15_9 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(822);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/822||mdio_slave_interface.vhd(69);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/69
Implementation;Synthesis|| CD638 ||@W:Signal status_bit8 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(823);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/823||mdio_slave_interface.vhd(70);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/70
Implementation;Synthesis|| CD638 ||@W:Signal status_bit6_0 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(824);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/824||mdio_slave_interface.vhd(71);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/71
Implementation;Synthesis|| CD638 ||@W:Signal phy_id1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(825);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/825||mdio_slave_interface.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal phy_id2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(826);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/826||mdio_slave_interface.vhd(75);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/75
Implementation;Synthesis|| CD638 ||@W:Signal phy_addr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(827);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/827||mdio_slave_interface.vhd(76);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/76
Implementation;Synthesis|| CL169 ||@W:Pruning unused register respond_to_all_phy_addr_1. Make sure that there are no unused intermediate registers.||m2s010_som.srr(829);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/829||mdio_slave_interface.vhd(296);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/296
Implementation;Synthesis|| CL169 ||@W:Pruning unused register reg_data_out_1(15 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(830);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/830||mdio_slave_interface.vhd(239);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/239
Implementation;Synthesis|| CL169 ||@W:Pruning unused register status_regClear_d_8(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(831);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/831||mdio_slave_interface.vhd(222);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/222
Implementation;Synthesis|| CL169 ||@W:Pruning unused register PMAD_link_status_d_1. Make sure that there are no unused intermediate registers.||m2s010_som.srr(832);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/832||mdio_slave_interface.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/208
Implementation;Synthesis|| CL169 ||@W:Pruning unused register PMAD_jabber_det_d_1. Make sure that there are no unused intermediate registers.||m2s010_som.srr(833);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/833||mdio_slave_interface.vhd(194);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/194
Implementation;Synthesis|| CL169 ||@W:Pruning unused register PMAD_fault_status_d_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(834);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/834||mdio_slave_interface.vhd(180);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/180
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit Register0(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(835);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/835||mdio_slave_interface.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/568
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit Register0(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(836);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/836||mdio_slave_interface.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/568
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit Register0(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(837);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/837||mdio_slave_interface.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/568
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit Register0(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(838);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/838||mdio_slave_interface.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/568
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit Register0(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(839);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/839||mdio_slave_interface.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/568
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit Register0(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(840);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/840||mdio_slave_interface.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/568
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit Register0(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(841);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/841||mdio_slave_interface.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/568
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit Register0(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(842);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/842||mdio_slave_interface.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/568
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit Register0(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(843);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/843||mdio_slave_interface.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/568
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit Register0(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/844||mdio_slave_interface.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/568
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit Register0(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(845);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/845||mdio_slave_interface.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/568
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 13 to 12 of Register0(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(846);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/846||mdio_slave_interface.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/568
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 10 of Register0(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(847);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/847||mdio_slave_interface.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/568
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 8 of Register0(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(848);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/848||mdio_slave_interface.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/568
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 6 to 0 of Register0(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(849);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/849||mdio_slave_interface.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/568
Implementation;Synthesis|| CD434 ||@W:Signal clk_25mhz in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(851);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/851||Phy_Mux.vhd(140);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/140
Implementation;Synthesis|| CL240 ||@W:Signal H_RXER is floating; a simulation mismatch is possible.||m2s010_som.srr(853);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/853||Phy_Mux.vhd(65);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/65
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal H_RXD(3 downto 0); possible missing assignment in an if or case statement.||m2s010_som.srr(854);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/854||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal H_TXC; possible missing assignment in an if or case statement.||m2s010_som.srr(855);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/855||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal H_RXDV; possible missing assignment in an if or case statement.||m2s010_som.srr(856);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/856||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal H_RXC; possible missing assignment in an if or case statement.||m2s010_som.srr(857);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/857||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal H_CRS; possible missing assignment in an if or case statement.||m2s010_som.srr(858);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/858||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal H_COL; possible missing assignment in an if or case statement.||m2s010_som.srr(859);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/859||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal MAC_MII_RXD(3 downto 0); possible missing assignment in an if or case statement.||m2s010_som.srr(860);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/860||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal D_TXD(3 downto 0); possible missing assignment in an if or case statement.||m2s010_som.srr(861);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/861||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal MAC_MII_TX_CLK; possible missing assignment in an if or case statement.||m2s010_som.srr(862);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/862||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal MAC_MII_RX_DV; possible missing assignment in an if or case statement.||m2s010_som.srr(863);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/863||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal MAC_MII_RX_CLK; possible missing assignment in an if or case statement.||m2s010_som.srr(864);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/864||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal MAC_MII_MDI; possible missing assignment in an if or case statement.||m2s010_som.srr(865);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/865||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal MAC_MII_CRS; possible missing assignment in an if or case statement.||m2s010_som.srr(866);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/866||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal H_MDO_EN; possible missing assignment in an if or case statement.||m2s010_som.srr(867);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/867||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal H_MDO; possible missing assignment in an if or case statement.||m2s010_som.srr(868);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/868||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal F_MDC; possible missing assignment in an if or case statement.||m2s010_som.srr(869);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/869||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal D_TXEN; possible missing assignment in an if or case statement.||m2s010_som.srr(870);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/870||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal D_MDO_EN; possible missing assignment in an if or case statement.||m2s010_som.srr(871);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/871||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal D_MDO; possible missing assignment in an if or case statement.||m2s010_som.srr(872);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/872||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal D_MDC; possible missing assignment in an if or case statement.||m2s010_som.srr(873);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/873||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal F_TXD(3 downto 0); possible missing assignment in an if or case statement.||m2s010_som.srr(874);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/874||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal MAC_MII_RX_ER; possible missing assignment in an if or case statement.||m2s010_som.srr(875);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/875||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal MAC_MII_COL; possible missing assignment in an if or case statement.||m2s010_som.srr(876);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/876||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal F_TXEN; possible missing assignment in an if or case statement.||m2s010_som.srr(877);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/877||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal F_MDI; possible missing assignment in an if or case statement.||m2s010_som.srr(878);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/878||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal T_RXD(3 downto 0); possible missing assignment in an if or case statement.||m2s010_som.srr(879);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/879||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal T_TXC; possible missing assignment in an if or case statement.||m2s010_som.srr(880);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/880||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal T_RXER; possible missing assignment in an if or case statement.||m2s010_som.srr(881);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/881||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal T_RXDV; possible missing assignment in an if or case statement.||m2s010_som.srr(882);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/882||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal T_RXC; possible missing assignment in an if or case statement.||m2s010_som.srr(883);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/883||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal T_CRS; possible missing assignment in an if or case statement.||m2s010_som.srr(884);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/884||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal T_COL; possible missing assignment in an if or case statement.||m2s010_som.srr(885);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/885||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL238 ||@W:Latch T_COL enable evaluates to constant 0, optimized||m2s010_som.srr(886);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/886||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL238 ||@W:Latch T_CRS enable evaluates to constant 0, optimized||m2s010_som.srr(887);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/887||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL238 ||@W:Latch T_RXC enable evaluates to constant 0, optimized||m2s010_som.srr(888);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/888||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL238 ||@W:Latch T_RXDV enable evaluates to constant 0, optimized||m2s010_som.srr(889);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/889||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL238 ||@W:Latch T_RXER enable evaluates to constant 0, optimized||m2s010_som.srr(890);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/890||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL238 ||@W:Latch T_TXC enable evaluates to constant 0, optimized||m2s010_som.srr(891);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/891||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL238 ||@W:Latch T_RXD(3 downto 0) enable evaluates to constant 0, optimized||m2s010_som.srr(892);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/892||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL239 ||@W:Latch F_MDI enable evaluates to constant 1, optimized||m2s010_som.srr(893);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/893||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL239 ||@W:Latch F_TXEN enable evaluates to constant 1, optimized||m2s010_som.srr(894);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/894||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL239 ||@W:Latch F_TXD(3 downto 0) enable evaluates to constant 1, optimized||m2s010_som.srr(895);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/895||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL239 ||@W:Latch D_MDC enable evaluates to constant 1, optimized||m2s010_som.srr(896);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/896||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL239 ||@W:Latch D_TXEN enable evaluates to constant 1, optimized||m2s010_som.srr(897);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/897||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL239 ||@W:Latch F_MDC enable evaluates to constant 1, optimized||m2s010_som.srr(898);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/898||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL239 ||@W:Latch MAC_MII_CRS enable evaluates to constant 1, optimized||m2s010_som.srr(899);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/899||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL239 ||@W:Latch MAC_MII_MDI enable evaluates to constant 1, optimized||m2s010_som.srr(900);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/900||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL239 ||@W:Latch MAC_MII_RX_CLK enable evaluates to constant 1, optimized||m2s010_som.srr(901);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/901||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL239 ||@W:Latch MAC_MII_RX_DV enable evaluates to constant 1, optimized||m2s010_som.srr(902);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/902||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL239 ||@W:Latch MAC_MII_TX_CLK enable evaluates to constant 1, optimized||m2s010_som.srr(903);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/903||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL239 ||@W:Latch D_TXD(3 downto 0) enable evaluates to constant 1, optimized||m2s010_som.srr(904);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/904||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL239 ||@W:Latch MAC_MII_RXD(3 downto 0) enable evaluates to constant 1, optimized||m2s010_som.srr(905);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/905||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL239 ||@W:Latch H_COL enable evaluates to constant 1, optimized||m2s010_som.srr(906);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/906||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL239 ||@W:Latch H_CRS enable evaluates to constant 1, optimized||m2s010_som.srr(907);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/907||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL239 ||@W:Latch H_RXC enable evaluates to constant 1, optimized||m2s010_som.srr(908);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/908||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL239 ||@W:Latch H_RXDV enable evaluates to constant 1, optimized||m2s010_som.srr(909);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/909||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL239 ||@W:Latch H_TXC enable evaluates to constant 1, optimized||m2s010_som.srr(910);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/910||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CL239 ||@W:Latch H_RXD(3 downto 0) enable evaluates to constant 1, optimized||m2s010_som.srr(911);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/911||Phy_Mux.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/148
Implementation;Synthesis|| CD638 ||@W:Signal packetlength_bytes is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(915);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/915||ManchesDecoder2.vhd(96);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder2.vhd'/linenumber/96
Implementation;Synthesis|| CD638 ||@W:Signal mii_rx_d_fail is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(916);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/916||ManchesDecoder2.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder2.vhd'/linenumber/97
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(919);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/919||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(920);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/920||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(921);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/921||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(922);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/922||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(923);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/923||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(924);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/924||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(925);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/925||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(926);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/926||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(927);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/927||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(928);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/928||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(929);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/929||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(930);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/930||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(931);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/931||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(932);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/932||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(933);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/933||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(934);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/934||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(935);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/935||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/936||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(937);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/937||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(938);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/938||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(939);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/939||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(940);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/940||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(941);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/941||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(942);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/942||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(943);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/943||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(944);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/944||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(953);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/953||CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(954);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/954||CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(955);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/955||CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(956);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/956||CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(958);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/958||corefifo_async.vhd(730);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/730
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(961);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/961||corefifo_async.vhd(179);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(962);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/962||corefifo_async.vhd(182);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/182
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(963);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/963||corefifo_async.vhd(190);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/190
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(964);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/964||corefifo_async.vhd(191);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/191
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(966);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/966||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(967);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/967||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(972);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/972||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(973);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/973||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(978);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/978||corefifo_async.vhd(191);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/191
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(979);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/979||corefifo_async.vhd(179);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/179
Implementation;Synthesis|| CL169 ||@W:Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(980);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/980||corefifo_async.vhd(876);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/876
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_r_fwft_5. Make sure that there are no unused intermediate registers.||m2s010_som.srr(981);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/981||corefifo_async.vhd(876);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/876
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_gray_fwft_3(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(982);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/982||corefifo_async.vhd(852);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/852
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_fwft_3(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(983);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/983||corefifo_async.vhd(852);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/852
Implementation;Synthesis|| CL169 ||@W:Pruning unused register we_p_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(984);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/984||corefifo_async.vhd(774);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/774
Implementation;Synthesis|| CL169 ||@W:Pruning unused register full_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(985);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/985||corefifo_async.vhd(774);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/774
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(986);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/986||corefifo_async.vhd(759);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/759
Implementation;Synthesis|| CL169 ||@W:Pruning unused register dvld_r2_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(987);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/987||corefifo_async.vhd(759);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/759
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_p_d1_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(988);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/988||corefifo_async.vhd(746);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/746
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_bin_sync2_fwft_3(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(989);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/989||corefifo_async.vhd(696);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/696
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(990);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/990||corefifo_async.vhd(683);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/683
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(991);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/991||corefifo_async.vhd(669);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/669
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(992);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/992||corefifo_async.vhd(945);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/945
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(993);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/993||corefifo_async.vhd(945);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/945
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(994);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/994||corefifo_async.vhd(945);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/945
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(995);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/995||corefifo_async.vhd(945);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/945
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(996);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/996||corefifo_async.vhd(945);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/945
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(997);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/997||corefifo_async.vhd(945);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/945
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(998);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/998||corefifo_async.vhd(945);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/945
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(999);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/999||corefifo_async.vhd(945);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/945
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1000);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1000||corefifo_async.vhd(876);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/876
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1001);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1001||corefifo_async.vhd(876);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/876
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1002);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1002||corefifo_async.vhd(876);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/876
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1003);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1003||corefifo_async.vhd(876);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/876
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1004);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1004||corefifo_async.vhd(876);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/876
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1005);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1005||corefifo_async.vhd(876);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/876
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1006);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1006||corefifo_async.vhd(876);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/876
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1007);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1007||corefifo_async.vhd(876);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/876
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of rptr_bin_sync2(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(1008);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1008||corefifo_async.vhd(655);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/655
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(1010);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1010||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(1011);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1011||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1012);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1012||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1013);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1013||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1014);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1014||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1015);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1015||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(1016);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1016||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(1017);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1017||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r1_2(3 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1018);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1018||COREFIFO.vhd(1241);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1241
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r_2(3 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1019);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1019||COREFIFO.vhd(1227);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1227
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1020);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1020||COREFIFO.vhd(1143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1143
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1021);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1021||COREFIFO.vhd(1143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1143
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1022);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1022||COREFIFO.vhd(1143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1143
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1023);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1023||COREFIFO.vhd(1143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1143
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1024);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1024||COREFIFO.vhd(1143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1143
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1025);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1025||COREFIFO.vhd(1143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1143
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fwft_Q_r_2(3 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1026);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1026||COREFIFO.vhd(1130);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1130
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r2_2(3 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1027);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1027||COREFIFO.vhd(1115);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1115
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r1_2(3 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1028);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1028||COREFIFO.vhd(1101);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1101
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r_pre_3(3 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1029);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1029||COREFIFO.vhd(1088);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1088
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r1_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1030);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1030||COREFIFO.vhd(1043);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1043
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1031);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1031||COREFIFO.vhd(1043);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1043
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_scntr_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1032);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1032||COREFIFO.vhd(643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/643
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_sync_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1033);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1033||COREFIFO.vhd(643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/643
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_async_ecc_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1034);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1034||COREFIFO.vhd(643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/643
Implementation;Synthesis|| CD434 ||@W:Signal i_rx_packet_end_all in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1039);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1039||RX_SM.vhd(134);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\RX_SM.vhd'/linenumber/134
Implementation;Synthesis|| CL169 ||@W:Pruning unused register cnt_pkt_to_wait_7(15 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1047);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1047||RX_SM.vhd(175);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\RX_SM.vhd'/linenumber/175
Implementation;Synthesis|| CL169 ||@W:Pruning unused register cnt_pkt_to_idle_7(15 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1048);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1048||RX_SM.vhd(175);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\RX_SM.vhd'/linenumber/175
Implementation;Synthesis|| CL169 ||@W:Pruning unused register cnt_non_idle_rail_6(15 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1049);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1049||RX_SM.vhd(175);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\RX_SM.vhd'/linenumber/175
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(1054);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1054||ManchesDecoder_Adapter.vhd(209);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder_Adapter.vhd'/linenumber/209
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(1055);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1055||ManchesDecoder_Adapter.vhd(213);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder_Adapter.vhd'/linenumber/213
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(1056);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1056||ManchesDecoder_Adapter.vhd(221);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder_Adapter.vhd'/linenumber/221
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(1057);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1057||ManchesDecoder_Adapter.vhd(225);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder_Adapter.vhd'/linenumber/225
Implementation;Synthesis|| CD638 ||@W:Signal imanches_in is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1058);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1058||ManchesDecoder_Adapter.vhd(85);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder_Adapter.vhd'/linenumber/85
Implementation;Synthesis|| CD638 ||@W:Signal inrz_data_n is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1059);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1059||ManchesDecoder_Adapter.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder_Adapter.vhd'/linenumber/86
Implementation;Synthesis|| CL169 ||@W:Pruning unused register prbs_gen_reg_4(15 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1063);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1063||IdleLineDetector.vhd(103);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\IdleLineDetector.vhd'/linenumber/103
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal irx_center_sample. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1065);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1065||ManchesDecoder_Adapter.vhd(223);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder_Adapter.vhd'/linenumber/223
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal isampler_clk1x_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1066);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1066||ManchesDecoder_Adapter.vhd(211);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder_Adapter.vhd'/linenumber/211
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal clkdiv[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1067);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1067||ManchesDecoder_Adapter.vhd(187);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder_Adapter.vhd'/linenumber/187
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(1073);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1073||Edge_Detect.vhd(88);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Edge_Detect.vhd'/linenumber/88
Implementation;Synthesis|| CG290 ||@W:Referenced variable clk_en is not in sensitivity list.||m2s010_som.srr(1074);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1074||Edge_Detect.vhd(93);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Edge_Detect.vhd'/linenumber/93
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 4 of sig_out_d_3(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(1076);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1076||Edge_Detect.vhd(90);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Edge_Detect.vhd'/linenumber/90
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal sig_out_d[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1077);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1077||Edge_Detect.vhd(90);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Edge_Detect.vhd'/linenumber/90
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal sig_clr_sync[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1078);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1078||Edge_Detect.vhd(90);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Edge_Detect.vhd'/linenumber/90
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 3 to 2 of sig_clr_sync(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(1079);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1079||Edge_Detect.vhd(90);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Edge_Detect.vhd'/linenumber/90
Implementation;Synthesis|| CD638 ||@W:Signal reset_all_pkt_cntrs_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1086);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1086||Nib2Ser_SM.vhd(83);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Nib2Ser_SM.vhd'/linenumber/83
Implementation;Synthesis|| CL169 ||@W:Pruning unused register cnt_tx_pkt_7(15 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1088);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1088||Nib2Ser_SM.vhd(131);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Nib2Ser_SM.vhd'/linenumber/131
Implementation;Synthesis|| CL169 ||@W:Pruning unused register nibble_cntr_11(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1089);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1089||Nib2Ser_SM.vhd(131);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Nib2Ser_SM.vhd'/linenumber/131
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rs_pkt_reg; possible missing assignment in an if or case statement.||m2s010_som.srr(1090);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1090||Nib2Ser_SM.vhd(114);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Nib2Ser_SM.vhd'/linenumber/114
Implementation;Synthesis|| CL168 ||@W:Removing instance COLLISION_DETECT_INT_SYNC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(1092);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1092||ManchesEncoder2.vhd(114);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesEncoder2.vhd'/linenumber/114
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 2 of Jabber_detect_2MII_clr_d_2(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(1093);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1093||ManchesEncoder2.vhd(232);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesEncoder2.vhd'/linenumber/232
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 2 of col_detect_2MII_clr_d_3(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(1094);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1094||ManchesEncoder2.vhd(198);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesEncoder2.vhd'/linenumber/198
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(1106);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1106||uP_if.vhd(274);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\uP_if.vhd'/linenumber/274
Implementation;Synthesis|| CG290 ||@W:Referenced variable i_mii_mux_control_reg is not in sensitivity list.||m2s010_som.srr(1107);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1107||uP_if.vhd(298);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\uP_if.vhd'/linenumber/298
Implementation;Synthesis|| CG290 ||@W:Referenced variable i_int_mask_reg is not in sensitivity list.||m2s010_som.srr(1108);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1108||uP_if.vhd(291);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\uP_if.vhd'/linenumber/291
Implementation;Synthesis|| CG290 ||@W:Referenced variable status_reg is not in sensitivity list.||m2s010_som.srr(1109);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1109||uP_if.vhd(293);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\uP_if.vhd'/linenumber/293
Implementation;Synthesis|| CG290 ||@W:Referenced variable control_reg is not in sensitivity list.||m2s010_som.srr(1110);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1110||uP_if.vhd(287);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\uP_if.vhd'/linenumber/287
Implementation;Synthesis|| CL169 ||@W:Pruning unused register iINT_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1113);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1113||Interrupts.vhd(191);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Interrupts.vhd'/linenumber/191
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to iint_reg(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1114);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1114||Interrupts.vhd(191);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Interrupts.vhd'/linenumber/191
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to iint_reg(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1115);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1115||Interrupts.vhd(191);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Interrupts.vhd'/linenumber/191
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to iint_reg(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1116);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1116||Interrupts.vhd(191);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Interrupts.vhd'/linenumber/191
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal APB3_RDATA(7 downto 0); possible missing assignment in an if or case statement.||m2s010_som.srr(1118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1118||uP_if.vhd(277);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\uP_if.vhd'/linenumber/277
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal reset_all_pkt_cntrs; possible missing assignment in an if or case statement.||m2s010_som.srr(1120);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1120||uP_if.vhd(277);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\uP_if.vhd'/linenumber/277
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal lfsr_q[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1161||CRC16x4_Generator.vhd(53);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CRC16x4_Generator.vhd'/linenumber/53
Implementation;Synthesis|| CL169 ||@W:Pruning unused register crc_gen_13. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1163);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1163||MII_DataCheck.vhd(100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd'/linenumber/100
Implementation;Synthesis|| CL169 ||@W:Pruning unused register crc_gen_reset_15. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1164);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1164||MII_DataCheck.vhd(100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd'/linenumber/100
Implementation;Synthesis|| CL169 ||@W:Pruning unused register Compare_nibble_29(3 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1165);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1165||MII_DataCheck.vhd(100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd'/linenumber/100
Implementation;Synthesis|| CL168 ||@W:Removing instance CRC_GEN_INST because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(1166);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1166||MII_DataCheck.vhd(71);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd'/linenumber/71
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 9 of byte_cntr_13(9 downto 0). Either assign all bits or reduce the width of the signal.||m2s010_som.srr(1167);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1167||MII_DataCheck.vhd(100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd'/linenumber/100
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(0) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1168);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1168||MII_DataCheck.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd'/linenumber/86
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(1) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1169);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1169||MII_DataCheck.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd'/linenumber/86
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(2) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1170);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1170||MII_DataCheck.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd'/linenumber/86
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1171);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1171||MII_DataCheck.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd'/linenumber/86
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1172);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1172||MII_DataCheck.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd'/linenumber/86
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1173);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1173||MII_DataCheck.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd'/linenumber/86
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1174||MII_DataCheck.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd'/linenumber/86
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1175);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1175||MII_DataCheck.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd'/linenumber/86
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1176);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1176||MII_DataCheck.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd'/linenumber/86
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1177||MII_DataCheck.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd'/linenumber/86
Implementation;Synthesis|| CL169 ||@W:Pruning unused register crc_gen_8. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1183);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1183||MII_DataGen.vhd(112);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd'/linenumber/112
Implementation;Synthesis|| CL169 ||@W:Pruning unused register crc_gen_reset_9. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1184||MII_DataGen.vhd(112);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd'/linenumber/112
Implementation;Synthesis|| CL168 ||@W:Removing instance CRC_GEN_INST because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(1185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1185||MII_DataGen.vhd(82);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd'/linenumber/82
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 9 of byte_cntr_10(9 downto 0). Either assign all bits or reduce the width of the signal.||m2s010_som.srr(1186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1186||MII_DataGen.vhd(112);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd'/linenumber/112
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(0) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1187);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1187||MII_DataGen.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd'/linenumber/97
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(1) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1188);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1188||MII_DataGen.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd'/linenumber/97
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(2) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1189);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1189||MII_DataGen.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd'/linenumber/97
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1190);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1190||MII_DataGen.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd'/linenumber/97
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1191);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1191||MII_DataGen.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd'/linenumber/97
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1192);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1192||MII_DataGen.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd'/linenumber/97
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1193);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1193||MII_DataGen.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd'/linenumber/97
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1194);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1194||MII_DataGen.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd'/linenumber/97
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1195);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1195||MII_DataGen.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd'/linenumber/97
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1196);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1196||MII_DataGen.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd'/linenumber/97
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(1199);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1199||Debounce.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Debounce.vhd'/linenumber/47
Implementation;Synthesis|| CG290 ||@W:Referenced variable debounce_in is not in sensitivity list.||m2s010_som.srr(1200);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1200||Debounce.vhd(52);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Debounce.vhd'/linenumber/52
Implementation;Synthesis|| CL240 ||@W:Signal SIMonly_force_jabber is floating; a simulation mismatch is possible.||m2s010_som.srr(1204);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1204||CommsFPGA_top.vhd(56);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/56
Implementation;Synthesis|| CL168 ||@W:Removing instance TRIPLE_DEBOUNCE_INST because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(1205);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1205||CommsFPGA_top.vhd(359);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/359
Implementation;Synthesis|| CL169 ||@W:Pruning unused register random_data_bit_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1206);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1206||CommsFPGA_top.vhd(309);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/309
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 2 of ClkDivider(2 downto 0). Either assign all bits or reduce the width of the signal.||m2s010_som.srr(1207);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1207||CommsFPGA_top.vhd(347);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/347
Implementation;Synthesis|| CL247 ||@W:Input port bit 7 of apb3_wdata(7 downto 0) is unused ||m2s010_som.srr(1236);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1236||Interrupts.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Interrupts.vhd'/linenumber/47
Implementation;Synthesis|| CL246 ||@W:Input port bits 5 to 4 of apb3_wdata(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||m2s010_som.srr(1237);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1237||Interrupts.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Interrupts.vhd'/linenumber/47
Implementation;Synthesis|| CL247 ||@W:Input port bit 7 of int_mask_reg(7 downto 0) is unused ||m2s010_som.srr(1238);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1238||Interrupts.vhd(53);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Interrupts.vhd'/linenumber/53
Implementation;Synthesis|| CL246 ||@W:Input port bits 5 to 4 of int_mask_reg(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||m2s010_som.srr(1239);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1239||Interrupts.vhd(53);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Interrupts.vhd'/linenumber/53
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit prbs_gen_hold(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1258);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1258||IdleLineDetector.vhd(118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\IdleLineDetector.vhd'/linenumber/118
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 15 of prbs_gen_hold(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(1259);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1259||IdleLineDetector.vhd(118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\IdleLineDetector.vhd'/linenumber/118
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit prbs_gen_hold(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1260);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1260||IdleLineDetector.vhd(118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\IdleLineDetector.vhd'/linenumber/118
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 14 of prbs_gen_hold(14 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(1261);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1261||IdleLineDetector.vhd(118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\IdleLineDetector.vhd'/linenumber/118
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit prbs_gen_hold(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1262||IdleLineDetector.vhd(118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\IdleLineDetector.vhd'/linenumber/118
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 13 of prbs_gen_hold(13 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(1263);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1263||IdleLineDetector.vhd(118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\IdleLineDetector.vhd'/linenumber/118
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit prbs_gen_hold(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1272);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1272||IdleLineDetector.vhd(118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\IdleLineDetector.vhd'/linenumber/118
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 12 of prbs_gen_hold(12 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(1273);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1273||IdleLineDetector.vhd(118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\IdleLineDetector.vhd'/linenumber/118
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit gen_data_delay(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1317);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1317||CommsFPGA_top.vhd(388);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/388
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit gen_data_delay(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1318);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1318||CommsFPGA_top.vhd(388);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/388
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit gen_data_delay(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1319);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1319||CommsFPGA_top.vhd(388);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/388
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit gen_data_delay(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1320);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1320||CommsFPGA_top.vhd(388);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/388
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit gen_data_delay(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1321);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1321||CommsFPGA_top.vhd(388);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/388
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit gen_data_delay(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1322);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1322||CommsFPGA_top.vhd(388);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/388
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit gen_data_delay(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1323);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1323||CommsFPGA_top.vhd(388);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/388
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit gen_data_delay(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1324);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1324||CommsFPGA_top.vhd(388);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/388
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit gen_data_delay(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1325);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1325||CommsFPGA_top.vhd(388);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/388
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit gen_data_delay(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1326);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1326||CommsFPGA_top.vhd(388);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/388
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit gen_data_delay(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1327);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1327||CommsFPGA_top.vhd(388);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/388
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit gen_data_delay(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1328);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1328||CommsFPGA_top.vhd(388);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/388
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit gen_data_delay(22) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1329);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1329||CommsFPGA_top.vhd(388);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/388
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit gen_data_delay(23) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1330);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1330||CommsFPGA_top.vhd(388);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/388
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 23 to 10 of gen_data_delay(23 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(1331);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1331||CommsFPGA_top.vhd(388);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/388
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1387);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1387||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1388);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1388||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1389);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1389||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1390||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL158 ||@W:Inout GPIO_1_BIDI is unused||m2s010_som.srr(1470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1470||m2s010_som.vhd(105);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\m2s010_som\m2s010_som.vhd'/linenumber/105
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_ext_reset because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.SDIF_READY_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1540);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1540||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1541);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1541||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| MO129 ||@W:Sequential instance CommsFPGA_top_0.TEST_DATA_GENERATER_INST.i_MII_TX_EN is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1586);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1586||mii_datagen.vhd(112);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\mii_datagen.vhd'/linenumber/112
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1587);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1587||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1588);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1588||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1589);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1589||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1590);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1590||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1591);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1591||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance CommsFPGA_top_0.Phy_Mux_Inst.D_MDO is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1592);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1592||phy_mux.vhd(148);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\phy_mux.vhd'/linenumber/148
Implementation;Synthesis|| MO129 ||@W:Sequential instance CommsFPGA_top_0.Phy_Mux_Inst.D_MDO_EN is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1593);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1593||phy_mux.vhd(148);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\phy_mux.vhd'/linenumber/148
Implementation;Synthesis|| MO129 ||@W:Sequential instance CommsFPGA_top_0.Phy_Mux_Inst.H_MDO is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1594);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1594||phy_mux.vhd(148);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\phy_mux.vhd'/linenumber/148
Implementation;Synthesis|| MO129 ||@W:Sequential instance CommsFPGA_top_0.Phy_Mux_Inst.H_MDO_EN is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1595||phy_mux.vhd(148);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\phy_mux.vhd'/linenumber/148
Implementation;Synthesis|| MO129 ||@W:Sequential instance CommsFPGA_top_0.Phy_Mux_Inst.MAC_MII_COL is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1596);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1596||phy_mux.vhd(148);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\phy_mux.vhd'/linenumber/148
Implementation;Synthesis|| MO129 ||@W:Sequential instance CommsFPGA_top_0.Phy_Mux_Inst.MAC_MII_RX_ER is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1597);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1597||phy_mux.vhd(148);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\phy_mux.vhd'/linenumber/148
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1598);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1598||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1599);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1599||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1600);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1600||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1601);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1601||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1602);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1602||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1603);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1603||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1604);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1604||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1605);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1605||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1606);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1606||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1607);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1607||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| MO129 ||@W:Sequential instance CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.MII_RX_DATA_FAIL_INT_SYNC.sig_edge_detect is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1608);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1608||edge_detect.vhd(78);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\edge_detect.vhd'/linenumber/78
Implementation;Synthesis|| MT532 ||@W:Found signal identified as System clock which controls 16 sequential elements including CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.COLLISION_DETECT_INT_SYNC.sig_edge_detect.  Using this clock, which has no specified timing constraint, can adversely impact design performance. ||m2s010_som.srr(1681);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1681||edge_detect.vhd(78);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\edge_detect.vhd'/linenumber/78
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock which controls 622 sequential elements including CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr[15:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1682);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1682||idlelinedetector.vhd(78);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\idlelinedetector.vhd'/linenumber/78
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock which controls 31 sequential elements including CommsFPGA_top_0.COLLISION_DETECTOR_INST.clk_count[15:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1683);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1683||tx_collision_detector2.vhd(110);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\tx_collision_detector2.vhd'/linenumber/110
Implementation;Synthesis|| MT530 ||@W:Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock which controls 204 sequential elements including CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.JABBER_DETECT_inst.Jabber_TX_Disable. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1684);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1684||jabber_sm.vhd(91);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\jabber_sm.vhd'/linenumber/91
Implementation;Synthesis|| MT530 ||@W:Found inferred clock CommsFPGA_top|ClkDivider_inferred_clock[1] which controls 91 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1685);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1685||m2s010_som_sb_mss.vhd(2240);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2240
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_MSS|MAC_MII_MDC_inferred_clock which controls 302 sequential elements including CommsFPGA_top_0.MDIO_SLAVE_INST.md_transfer_cnt_reset. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1686);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1686||mdio_slave_interface.vhd(296);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\mdio_slave_interface.vhd'/linenumber/296
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 113 sequential elements including m2s010_som_sb_0.CORERESETP_0.sm0_state[0:6]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1687);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1687||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock which controls 109 sequential elements including m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY_0. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1688);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1688||coreconfigp.vhd(517);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/517
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som|I2C_0_SCL_F2M which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1689);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1689||m2s010_som_sb_mss.vhd(2240);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2240
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 31 sequential elements including m2s010_som_sb_0.CORERESETP_0.count_ddr[13:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1690);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1690||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock which controls 685 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.iclksync.dout[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1691);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1691||syn_dics.v(4572);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/4572
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX which controls 8 sequential elements including ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1692);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1692||syn_dics.v(344);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/344
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|b9_nv_oQwfYF which controls 19 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.genblk3\.b8_vABZ3qsY. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1693);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1693||syn_dics.v(4980);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/4980
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb|BIBUF_1_Y_inferred_clock which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1694);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1694||m2s010_som_sb_mss.vhd(2240);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2240
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1839);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1839||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1840);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1840||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1841);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1841||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1842);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1842||coreresetp.vhd(850);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/850
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1843);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1843||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1844||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1845);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1845||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1846);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1846||coreresetp.vhd(861);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/861
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif3_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1847);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1847||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif1_core. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1848);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1848||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| BN401 ||@W:Missing syn_hyper_source with tag ujtag_wrapper_utdo. Connecting to default value '0'||m2s010_som.srr(1905);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1905||syn_dics.v(212);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/212
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[31] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1942);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1942||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[30] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1943);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1943||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[29] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1944);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1944||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[28] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1945);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1945||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[27] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1946);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1946||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[26] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1947);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1947||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[25] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1948);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1948||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[24] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1949);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1949||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[23] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1950);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1950||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[22] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1951);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1951||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[21] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1952);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1952||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[20] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1953);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1953||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[19] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1954);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1954||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit paddr[16] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1955);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1955||coreconfigp.vhd(341);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/341
Implementation;Synthesis|| MO129 ||@W:Sequential instance CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.MII_RX_DATA_FAIL_INT_SYNC.sig_out_d[0] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1967);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1967||edge_detect.vhd(90);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\edge_detect.vhd'/linenumber/90
Implementation;Synthesis|| MO160 ||@W:Register bit iclksync.int_data[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2052);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2052||syn_dics.v(4544);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/4544
Implementation;Synthesis|| MO160 ||@W:Register bit iclksync.dout[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2053);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2053||syn_dics.v(4572);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/4572
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[74] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2054);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2054||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[75] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2055);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2055||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[76] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2056);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2056||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[77] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2057);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2057||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[78] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2058);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2058||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[79] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2059);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2059||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| FX107 ||@W:RAM b3_SoW.b3_SoW[73:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||m2s010_som.srr(2061);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2061||syn_dics.v(2649);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/2649
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[80] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2064);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2064||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[79] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2065);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2065||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[78] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2066);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2066||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[77] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2067);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2067||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[76] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2068);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2068||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[75] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2069);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2069||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MT246 ||@W:Blackbox XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||m2s010_som.srr(2240);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2240||m2s010_som_sb_fabosc_0_osc.vhd(66);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\work\m2s010_som_sb\fabosc_0\m2s010_som_sb_fabosc_0_osc.vhd'/linenumber/66
Implementation;Synthesis|| MT246 ||@W:Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||m2s010_som.srr(2241);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2241||m2s010_som_sb_ccc_0_fccc.vhd(106);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\work\m2s010_som_sb\ccc_0\m2s010_som_sb_ccc_0_fccc.vhd'/linenumber/106
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som|I2C_0_SCL_F2M with period 10.00ns. Please declare a user-defined clock on object "p:I2C_0_SCL_F2M"||m2s010_som.srr(2243);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2243||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.identify_clk_int"||m2s010_som.srr(2245);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2245||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX"||m2s010_som.srr(2246);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2246||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|b9_nv_oQwfYF with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF"||m2s010_som.srr(2247);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2247||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock CommsFPGA_top|ClkDivider_inferred_clock[1] with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_top_0.ClkDivider[1]"||m2s010_som.srr(2248);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2248||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_top_0.BIT_CLK"||m2s010_som.srr(2249);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2249||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb|BIBUF_1_Y_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.BIBUF_1_Y"||m2s010_som.srr(2250);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2250||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.m2s010_som_sb_MSS_0.FIC_2_APB_M_PCLK"||m2s010_som.srr(2251);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2251||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_MSS|MAC_MII_MDC_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.m2s010_som_sb_MSS_0.MAC_MII_MDC"||m2s010_som.srr(2252);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2252||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.FABOSC_0.N_RCOSC_25_50MHZ_CLKOUT"||m2s010_som.srr(2253);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2253||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CCC_0.GL0_net"||m2s010_som.srr(2254);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2254||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL1_net"||m2s010_som.srr(2255);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2255||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL0_net"||m2s010_som.srr(2256);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2256||null;null
Implementation;Compile;RootName:m2s010_som
Implementation;Compile||(null)||Please refer to the log file for details about 18 Warning(s) , 8 Info(s)||m2s010_som_compile_log.log;liberoaction://open_report/file/m2s010_som_compile_log.log||(null);(null)
Implementation;Place and Route;RootName:m2s010_som
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||m2s010_som_layout_log.log;liberoaction://open_report/file/m2s010_som_layout_log.log||(null);(null)
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||m2s010_som_generateBitstream.log;liberoaction://open_report/file/m2s010_som_generateBitstream.log||(null);(null)
Implementation;Generate Bitstream;RootName:m2s010_som
