INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MOD777/Desktop/LDG/DigitalLogicCircuit/vivado/projects/8waymux/8waymux.srcs/sources_1/new/Mux8_1_assign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MOD777/Desktop/LDG/DigitalLogicCircuit/vivado/projects/8waymux/8waymux.srcs/sim_1/new/Mux8_1_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux8_1_top
