{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "<module 'hls_utils' from '/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/hls_utils.py'>"
      ]
     },
     "execution_count": 6,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import hls_utils\n",
    "import importlib\n",
    "importlib.reload(hls_utils)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [],
   "source": [
    "n_in, n_out = 16, 8\n",
    "batch = 8\n",
    "bits, int_bits = 16, 2"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Epoch 1/10\n",
      "4/4 [==============================] - 0s 34ms/step - loss: 27.2718 - val_loss: 24.9062\n",
      "Epoch 2/10\n",
      "4/4 [==============================] - 0s 9ms/step - loss: 27.1874 - val_loss: 24.8307\n",
      "Epoch 3/10\n",
      "4/4 [==============================] - 0s 8ms/step - loss: 27.1082 - val_loss: 24.7559\n",
      "Epoch 4/10\n",
      "4/4 [==============================] - 0s 8ms/step - loss: 27.0270 - val_loss: 24.6818\n",
      "Epoch 5/10\n",
      "4/4 [==============================] - 0s 8ms/step - loss: 26.9480 - val_loss: 24.6081\n",
      "Epoch 6/10\n",
      "4/4 [==============================] - 0s 8ms/step - loss: 26.8702 - val_loss: 24.5345\n",
      "Epoch 7/10\n",
      "4/4 [==============================] - 0s 8ms/step - loss: 26.7917 - val_loss: 24.4615\n",
      "Epoch 8/10\n",
      "4/4 [==============================] - 0s 9ms/step - loss: 26.7146 - val_loss: 24.3888\n",
      "Epoch 9/10\n",
      "4/4 [==============================] - 0s 8ms/step - loss: 26.6370 - val_loss: 24.3169\n",
      "Epoch 10/10\n",
      "4/4 [==============================] - 0s 9ms/step - loss: 26.5595 - val_loss: 24.2460\n",
      "Interpreting Sequential\n",
      "Topology:\n",
      "Layer name: fc1_input, layer type: InputLayer, input shapes: [[None, 16]], output shape: [None, 16]\n",
      "Layer name: fc1, layer type: QDense, input shapes: [[None, 16]], output shape: [None, 8]\n",
      "Layer name: relu1, layer type: Activation, input shapes: [[None, 8]], output shape: [None, 8]\n",
      "-----------------------------------\n",
      "Model\n",
      "  Precision:         ap_fixed<16,2>\n",
      "  ReuseFactor:       1\n",
      "  Strategy:          Latency\n",
      "  BramFactor:        1000000000\n",
      "  TraceOutput:       False\n",
      "-----------------------------------\n",
      "Interpreting Sequential\n",
      "Topology:\n",
      "Layer name: fc1_input, layer type: InputLayer, input shapes: [[None, 16]], output shape: [None, 16]\n",
      "Layer name: fc1, layer type: QDense, input shapes: [[None, 16]], output shape: [None, 8]\n",
      "Layer name: relu1, layer type: Activation, input shapes: [[None, 8]], output shape: [None, 8]\n",
      "Creating HLS model\n",
      "Writing HLS project\n",
      "Done\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/z.ma/.local/lib/python3.10/site-packages/keras/src/constraints.py:365: UserWarning: The `keras.constraints.serialize()` API should only be used for objects of type `keras.constraints.Constraint`. Found an instance of type <class 'qkeras.quantizers.quantized_bits'>, which may lead to improper serialization.\n",
      "  warnings.warn(\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)\n",
      "  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020\n",
      "  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020\n",
      "    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'z.ma' on host 'waiter' (Linux_x86_64 version 5.15.0-134-generic) on Thu Apr 17 16:24:12 PDT 2025\n",
      "INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/dense_prj/dense_in16_out8_16_2_reuse_1'\n",
      "Sourcing Tcl script 'build_prj.tcl'\n",
      "INFO: [HLS 200-10] Creating and opening project '/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/dense_prj/dense_in16_out8_16_2_reuse_1/myproject_prj'.\n",
      "INFO: [HLS 200-10] Adding design file 'firmware/myproject_axi.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project\n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/dense_prj/dense_in16_out8_16_2_reuse_1/myproject_prj/solution1'.\n",
      "INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set into 80.\n",
      "INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.5ns.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.562ns.\n",
      "***** C/RTL SYNTHESIS *****\n",
      "INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.\n",
      "INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... \n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:32:65\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:32:69\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file firmware/myproject.cpp\n",
      "INFO: [HLS 200-10] Analyzing design file 'firmware/myproject_axi.cpp' ... \n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:17:2\n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:29:5\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file firmware/myproject_axi.cpp\n",
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1501.277 ; gain = 1097.754 ; free physical = 12600 ; free virtual = 176998\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1501.277 ; gain = 1097.754 ; free physical = 12600 ; free virtual = 176998\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'myproject_axi' (firmware/myproject_axi.cpp:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_dense_stream.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::DenseLatency<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>::dense' into 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_stream.h:20).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense_stream.h:20).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense_stream.h:20).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'myproject_axi' (firmware/myproject_axi.cpp:33).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:54).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:51).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_dense_stream.h:58).\n",
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1501.277 ; gain = 1097.754 ; free physical = 12577 ; free virtual = 176978\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "WARNING: [SYNCHK 200-23] firmware/myproject_axi.cpp:33: variable-indexed range selection may cause suboptimal QoR.\n",
      "INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1501.277 ; gain = 1097.754 ; free physical = 12563 ; free virtual = 176966\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'data_stream.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:13:1) on argument 'fc1_input.V.data.V' (firmware/myproject.cpp:8). This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:13:96) on argument 'layer4_out.V.data.V' (firmware/myproject.cpp:9). This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data' (firmware/myproject_axi.cpp:3).\n",
      "WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data' (firmware/myproject_axi.cpp:3).\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 128-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:53) into a 128-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'ctype.data.V' (firmware/myproject_axi.cpp:18) into a 256-bit variable.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:41:42).\n",
      "INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (firmware/myproject_axi.cpp:17) in function 'myproject_axi' automatically.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config4>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:40) in function 'nnet::dense<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:56) in function 'nnet::dense<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/myproject_axi.cpp:17) in function 'myproject_axi' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 8.\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:30) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_local.V.data.V' (firmware/myproject_axi.cpp:12) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_local.V.data.V' .\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:27) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:30) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'out_local.V.data.V' (firmware/myproject_axi.cpp:12) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'in_local.V.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (firmware/myproject_axi.cpp:31) to a process function for dataflow in function 'myproject_axi'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 2 process function(s): \n",
      "\t 'nnet::dense<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config4>'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'myproject_axi', detected/extracted 4 process function(s): \n",
      "\t 'Block_codeRepl319_proc72'\n",
      "\t 'myproject'\n",
      "\t 'Block_myproject_axi_.exit321_proc'\n",
      "\t 'Loop_2_proc'.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:59:1) in function 'nnet::relu<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config4>'... converting 25 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:32:90) to (firmware/myproject_axi.cpp:31:49) in function 'Loop_2_proc'... converting 10 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:22:25) to (firmware/myproject_axi.cpp:20:41) in function 'Block_codeRepl319_proc72'... converting 10 basic blocks.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_mult.h:17:9)...128 expression(s) balanced.\n",
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1501.277 ; gain = 1097.754 ; free physical = 12526 ; free virtual = 176931\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config4>' to 'relu<array<ap_fixed,8u>,array<ap_fixed<16,2,5,3,0>,8u>,relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:41:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'dense_wrapper<ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, config2>' (firmware/nnet_utils/nnet_dense_stream.h:13)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' to 'dense<array<ap_fixed,16u>,array<ap_fixed<16,2,5,3,0>,8u>,config2>' (firmware/nnet_utils/nnet_dense_stream.h:34:1)\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1501.277 ; gain = 1097.754 ; free physical = 12464 ; free virtual = 176870\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'myproject_axi' ...\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, config2>' to 'dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,16u>,array<ap_fixed<16,2,5,3,0>,8u>,config2>' to 'dense_array_ap_fixed_16u_array_ap_fixed_16_2_5_3_0_8u_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,8u>,array<ap_fixed<16,2,5,3,0>,8u>,relu_config4>' to 'relu_array_ap_fixed_8u_array_ap_fixed_16_2_5_3_0_8u_relu_config4_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'Block_myproject_axi_.exit321_proc' to 'Block_myproject_axi_exit321_proc'.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl319_proc72' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 18.57 seconds; current allocated memory: 228.782 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 229.412 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, config2>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 231.844 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 235.342 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_16u_array_ap_fixed_16_2_5_3_0_8u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 235.834 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 236.226 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_8u_array_ap_fixed_16_2_5_3_0_8u_relu_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'relu<array<ap_fixed,8u>,array<ap_fixed<16,2,5,3,0>,8u>,relu_config4>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 236.660 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 236.919 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 237.102 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 237.663 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Block_myproject_axi_exit321_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 238.025 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 238.168 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 238.434 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 238.760 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject_axi' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 239.002 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 239.954 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl319_proc72' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_fpext_32ns_64_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl319_proc72'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 241.332 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config2_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 247.097 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_16u_array_ap_fixed_16_2_5_3_0_8u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_16u_array_ap_fixed_16_2_5_3_0_8u_config2_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 258.277 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_8u_array_ap_fixed_16_2_5_3_0_8u_relu_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_8u_array_ap_fixed_16_2_5_3_0_8u_relu_config4_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 259.807 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 261.401 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Block_myproject_axi_exit321_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_myproject_axi_exit321_proc'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 262.626 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_83_16_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 263.614 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject_axi' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_data' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_last_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_data' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_last_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'myproject_axi' to 'ap_ctrl_none'.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d1_A' is changed to 'fifo_w16_d1_A_x' due to conflict.\n",
      "WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for myproject_axi due to Block_myproject_axi_.exit321_proc with non-FIFO I/O\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_axi'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 266.356 MB.\n",
      "INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 255.10 MHz\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_2_5_3_0_8u_relu_config4_U0_U(start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_2_5_3_0_8u_relu_config4_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'is_last_1_i_0_loc_channel_U(fifo_w1_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_0_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_1_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_2_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_3300_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_4_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_5_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_6_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_7_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_myproject_U0_U(start_for_myproject_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_myproject_axi_exit321_proc_U0_U(start_for_Block_myproject_axi_exit321_proc_U0)' using Shift Registers.\n",
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1501.277 ; gain = 1097.754 ; free physical = 12389 ; free virtual = 176814\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for myproject_axi.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for myproject_axi.\n",
      "***** C/RTL SYNTHESIS COMPLETED IN 0h0m23s *****\n",
      "***** EXPORT IP *****\n",
      "INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.\n",
      "\n",
      "****** Vivado v2020.1 (64-bit)\n",
      "  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020\n",
      "  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020\n",
      "    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source run_ippack.tcl -notrace\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.\n",
      "WARNING: [IP_Flow 19-4832] The IP name 'myproject_axi_ap_fpext_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.\n",
      "INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'myproject_axi_ap_fpext_0_no_dsp_32'...\n",
      "INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'myproject_axi_ap_fpext_0_no_dsp_32'...\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.\n",
      "INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 16:24:49 2025...\n",
      "***** EXPORT IP COMPLETED IN 0h0m22s *****\n",
      "INFO: [HLS 200-112] Total elapsed time: 46.91 seconds; peak allocated memory: 266.356 MB.\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Thu Apr 17 16:24:59 2025...\n",
      "Vivado synthesis report not found.\n",
      "Cosim report not found.\n",
      "Timing report not found.\n",
      "Vivado synthesis report not found.\n",
      "Cosim report not found.\n",
      "Timing report not found.\n",
      "Found 1 solution(s) in dense_prj/dense_in16_out8_16_2_reuse_1/myproject_prj.\n",
      "Reports for solution \"solution1\":\n",
      "\n",
      "C simulation report not found.\n",
      "SYNTHESIS REPORT:\n",
      "================================================================\n",
      "== Vivado HLS Report for 'myproject_axi'\n",
      "================================================================\n",
      "* Date:           Thu Apr 17 16:24:35 2025\n",
      "\n",
      "* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)\n",
      "* Project:        myproject_prj\n",
      "* Solution:       solution1\n",
      "* Product family: zynquplus\n",
      "* Target device:  xczu9eg-ffvb1156-2-e\n",
      "\n",
      "\n",
      "================================================================\n",
      "== Performance Estimates\n",
      "================================================================\n",
      "+ Timing: \n",
      "    * Summary: \n",
      "    +--------+---------+----------+------------+\n",
      "    |  Clock |  Target | Estimated| Uncertainty|\n",
      "    +--------+---------+----------+------------+\n",
      "    |ap_clk  | 4.50 ns | 3.920 ns |   0.56 ns  |\n",
      "    +--------+---------+----------+------------+\n",
      "\n",
      "+ Latency: \n",
      "    * Summary: \n",
      "    +---------+---------+----------+----------+-----+-----+----------+\n",
      "    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |\n",
      "    |   min   |   max   |    min   |    max   | min | max |   Type   |\n",
      "    +---------+---------+----------+----------+-----+-----+----------+\n",
      "    |       65|       65| 0.292 us | 0.292 us |   66|   66| dataflow |\n",
      "    +---------+---------+----------+----------+-----+-----+----------+\n",
      "\n",
      "    + Detail: \n",
      "        * Instance: \n",
      "        +-------------------------------------+----------------------------------+---------+---------+-----------+-----------+-----+-----+----------+\n",
      "        |                                     |                                  |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |\n",
      "        |               Instance              |              Module              |   min   |   max   |    min    |    max    | min | max |   Type   |\n",
      "        +-------------------------------------+----------------------------------+---------+---------+-----------+-----------+-----+-----+----------+\n",
      "        |myproject_U0                         |myproject                         |        5|        5| 22.500 ns | 22.500 ns |    4|    4| dataflow |\n",
      "        |Block_codeRepl319_proc72_U0          |Block_codeRepl319_proc72          |       65|       65|  0.292 us |  0.292 us |   65|   65|   none   |\n",
      "        |Loop_2_proc_U0                       |Loop_2_proc                       |       33|       33|  0.148 us |  0.148 us |   33|   33|   none   |\n",
      "        |Block_myproject_axi_exit321_proc_U0  |Block_myproject_axi_exit321_proc  |        0|        0|    0 ns   |    0 ns   |    0|    0|   none   |\n",
      "        +-------------------------------------+----------------------------------+---------+---------+-----------+-----------+-----+-----+----------+\n",
      "\n",
      "        * Loop: \n",
      "        N/A\n",
      "\n",
      "\n",
      "\n",
      "================================================================\n",
      "== Utilization Estimates\n",
      "================================================================\n",
      "* Summary: \n",
      "+-----------------+---------+-------+--------+--------+-----+\n",
      "|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|\n",
      "+-----------------+---------+-------+--------+--------+-----+\n",
      "|DSP              |        -|      -|       -|       -|    -|\n",
      "|Expression       |        -|      -|       0|      36|    -|\n",
      "|FIFO             |        0|      -|     165|     912|    -|\n",
      "|Instance         |        0|    126|    2295|   10749|    -|\n",
      "|Memory           |        -|      -|       -|       -|    -|\n",
      "|Multiplexer      |        -|      -|       -|      72|    -|\n",
      "|Register         |        -|      -|       8|       -|    -|\n",
      "+-----------------+---------+-------+--------+--------+-----+\n",
      "|Total            |        0|    126|    2468|   11769|    0|\n",
      "+-----------------+---------+-------+--------+--------+-----+\n",
      "|Available        |     1824|   2520|  548160|  274080|    0|\n",
      "+-----------------+---------+-------+--------+--------+-----+\n",
      "|Utilization (%)  |        0|      5|   ~0   |       4|    0|\n",
      "+-----------------+---------+-------+--------+--------+-----+\n",
      "\n",
      "+ Detail: \n",
      "    * Instance: \n",
      "    +-------------------------------------+----------------------------------+---------+-------+------+------+-----+\n",
      "    |               Instance              |              Module              | BRAM_18K| DSP48E|  FF  |  LUT | URAM|\n",
      "    +-------------------------------------+----------------------------------+---------+-------+------+------+-----+\n",
      "    |Block_codeRepl319_proc72_U0          |Block_codeRepl319_proc72          |        0|      0|   578|  5362|    0|\n",
      "    |Block_myproject_axi_exit321_proc_U0  |Block_myproject_axi_exit321_proc  |        0|      0|   130|   157|    0|\n",
      "    |Loop_2_proc_U0                       |Loop_2_proc                       |        0|      0|   198|  1011|    0|\n",
      "    |myproject_U0                         |myproject                         |        0|    126|  1389|  4219|    0|\n",
      "    +-------------------------------------+----------------------------------+---------+-------+------+------+-----+\n",
      "    |Total                                |                                  |        0|    126|  2295| 10749|    0|\n",
      "    +-------------------------------------+----------------------------------+---------+-------+------+------+-----+\n",
      "\n",
      "Co-simulation report not found.\n",
      "Model summary:\n",
      "Model: \"sequential_1\"\n",
      "_________________________________________________________________\n",
      " Layer (type)                Output Shape              Param #   \n",
      "=================================================================\n",
      " fc1 (QDense)                (None, 8)                 136       \n",
      "                                                                 \n",
      " relu1 (QActivation)         (None, 8)                 0         \n",
      "                                                                 \n",
      "=================================================================\n",
      "Total params: 136 (544.00 Byte)\n",
      "Trainable params: 136 (544.00 Byte)\n",
      "Non-trainable params: 0 (0.00 Byte)\n",
      "_________________________________________________________________\n"
     ]
    }
   ],
   "source": [
    "hls_utils.HLS_run_single_layer(n_in, n_out, bits, int_bits, reuse_factor=1)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "rm -rf run/work*\n",
      "rm comp elab xsim\n",
      "mkdir -p run/work\n",
      "mkdir -p run/work/data\n",
      "python run/golden_hls4ml.py --B 8 --I 16 --O 8 --DIR /home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/run/work/data\n",
      "cd run/work && xsc ../../c/sim.c --gcc_compile_options -DSIM --gcc_compile_options -DDIR=/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/run/work/data/ --gcc_compile_options -I/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/run/work/data\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "rm: cannot remove 'comp': No such file or directory\n",
      "rm: cannot remove 'elab': No such file or directory\n",
      "rm: cannot remove 'xsim': No such file or directory\n",
      "make: [Makefile:55: clean] Error 1 (ignored)\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Multi-threading is on. Using 126 slave threads.\n",
      "Running compilation flow\n",
      "Done compilation\n",
      "Running command : /tools/Xilinx/Vivado/2020.1/lib/lnx64.o/../../tps/lnx64/gcc-6.2.0/bin/g++ -Wa,-W  -O -fPIC  -m64  -shared  -o \"xsim.dir/work/xsc/dpi.so\" \"xsim.dir/work/xsc/sim.lnx64.o\"   -DSIM -DDIR=/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/run/work/data/ -I/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/run/work/data   -L/tools/Xilinx/Vivado/2020.1/lib/lnx64.o -lrdi_simulator_kernel  -lrdi_xsim_systemc  -B/tools/Xilinx/Vivado/2020.1/lib/lnx64.o/../../tps/lnx64/gcc-6.2.0/bin/../../binutils-2.26/bin/  > /dev/null 2>&1\n",
      "Done linking: \"xsim.dir/work/xsc/dpi.so\"\n",
      "cd run/work && xvlog -f ../sources.txt -sv -d \"DIR=/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/run/work/data/\" -d \"R=8\" -d \"C=16\" -d \"VALID_PROB=50\" -d \"READY_PROB=50\" -i /home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/run && xvhdl -f ../sources_vhdl.txt\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/rtl/hdl/verilog/myproject_axi_fpext_32ns_64_2_1.v\" into library work\n",
      "INFO: [VRFC 10-311] analyzing module myproject_axi_fpext_32ns_64_2_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/rtl/hdl/verilog/regslice_core.v\" into library work\n",
      "INFO: [VRFC 10-311] analyzing module regslice_both\n",
      "INFO: [VRFC 10-311] analyzing module regslice_forward\n",
      "INFO: [VRFC 10-311] analyzing module regslice_reverse\n",
      "INFO: [VRFC 10-311] analyzing module regslice_both_w1\n",
      "INFO: [VRFC 10-311] analyzing module regslice_forward_w1\n",
      "INFO: [VRFC 10-311] analyzing module regslice_reverse_w1\n",
      "INFO: [VRFC 10-311] analyzing module ibuf\n",
      "INFO: [VRFC 10-311] analyzing module obuf\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/rtl/hdl/verilog/fifo_w16_d1_A.v\" into library work\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d1_A_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d1_A\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/rtl/hdl/verilog/start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_2_5_3_0_8u_relu_config4_U0.v\" into library work\n",
      "INFO: [VRFC 10-311] analyzing module start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_2_5_3_0_8u_relu_config4_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_2_5_3_0_8u_relu_config4_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/rtl/hdl/verilog/myproject_axi_mux_83_16_1_1.v\" into library work\n",
      "INFO: [VRFC 10-311] analyzing module myproject_axi_mux_83_16_1_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/rtl/hdl/verilog/fifo_w16_d1_A_x.v\" into library work\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d1_A_x_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d1_A_x\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/rtl/hdl/verilog/fifo_w1_d2_A.v\" into library work\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w1_d2_A_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w1_d2_A\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/rtl/hdl/verilog/fifo_w16_d2_A.v\" into library work\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/rtl/hdl/verilog/start_for_myproject_U0.v\" into library work\n",
      "INFO: [VRFC 10-311] analyzing module start_for_myproject_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_myproject_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/rtl/hdl/verilog/start_for_Block_myproject_axi_exit321_proc_U0.v\" into library work\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Block_myproject_axi_exit321_proc_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Block_myproject_axi_exit321_proc_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/rtl/hdl/verilog/Block_codeRepl319_proc72.v\" into library work\n",
      "INFO: [VRFC 10-311] analyzing module Block_codeRepl319_proc72\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/rtl/hdl/verilog/dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config2_s.v\" into library work\n",
      "INFO: [VRFC 10-311] analyzing module dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config2_s\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/rtl/hdl/verilog/dense_array_ap_fixed_16u_array_ap_fixed_16_2_5_3_0_8u_config2_s.v\" into library work\n",
      "INFO: [VRFC 10-311] analyzing module dense_array_ap_fixed_16u_array_ap_fixed_16_2_5_3_0_8u_config2_s\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/rtl/hdl/verilog/relu_array_ap_fixed_8u_array_ap_fixed_16_2_5_3_0_8u_relu_config4_s.v\" into library work\n",
      "INFO: [VRFC 10-311] analyzing module relu_array_ap_fixed_8u_array_ap_fixed_16_2_5_3_0_8u_relu_config4_s\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/rtl/hdl/verilog/myproject.v\" into library work\n",
      "INFO: [VRFC 10-311] analyzing module myproject\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/rtl/hdl/verilog/Block_myproject_axi_exit321_proc.v\" into library work\n",
      "INFO: [VRFC 10-311] analyzing module Block_myproject_axi_exit321_proc\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/rtl/hdl/verilog/Loop_2_proc.v\" into library work\n",
      "INFO: [VRFC 10-311] analyzing module Loop_2_proc\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/rtl/hdl/verilog/myproject_axi.v\" into library work\n",
      "INFO: [VRFC 10-311] analyzing module myproject_axi\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/rtl/ext/alex_axi_dma_rd.sv\" into library work\n",
      "INFO: [VRFC 10-311] analyzing module alex_axi_dma_rd\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/rtl/ext/alex_axi_dma_wr.sv\" into library work\n",
      "INFO: [VRFC 10-311] analyzing module alex_axi_dma_wr\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/rtl/ext/alex_axilite_ram.sv\" into library work\n",
      "INFO: [VRFC 10-311] analyzing module alex_axilite_ram\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/rtl/ext/alex_axilite_rd.sv\" into library work\n",
      "INFO: [VRFC 10-311] analyzing module alex_axilite_rd\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/rtl/ext/alex_axilite_wr.sv\" into library work\n",
      "INFO: [VRFC 10-311] analyzing module alex_axilite_wr\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/rtl/ext/alex_axis_adapter.sv\" into library work\n",
      "INFO: [VRFC 10-311] analyzing module axis_adapter\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/rtl/ext/alex_axis_adapter_any.sv\" into library work\n",
      "INFO: [VRFC 10-311] analyzing module alex_axis_adapter_any\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/rtl/sys/dma_controller.sv\" into library work\n",
      "INFO: [VRFC 10-311] analyzing module dma_controller\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/rtl/sys/top.v\" into library work\n",
      "INFO: [VRFC 10-311] analyzing module top\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/tb/ext/axi_addr.v\" into library work\n",
      "INFO: [VRFC 10-311] analyzing module axi_addr\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/tb/ext/skidbuffer.v\" into library work\n",
      "INFO: [VRFC 10-311] analyzing module skidbuffer\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/tb/ext/zipcpu_axi2ram.v\" into library work\n",
      "INFO: [VRFC 10-311] analyzing module zipcpu_axi2ram\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/tb/top_tb.sv\" into library work\n",
      "INFO: [VRFC 10-311] analyzing module top_tb\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/tb/top_ram.sv\" into library work\n",
      "INFO: [VRFC 10-311] analyzing module top_ram\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/tb/ext/axi_addr.v\" into library work\n",
      "INFO: [VRFC 10-311] analyzing module axi_addr\n",
      "WARNING: [VRFC 10-3609] overwriting previous definition of module 'axi_addr' [/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/tb/ext/axi_addr.v:47]\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/tb/ext/skidbuffer.v\" into library work\n",
      "INFO: [VRFC 10-311] analyzing module skidbuffer\n",
      "WARNING: [VRFC 10-3609] overwriting previous definition of module 'skidbuffer' [/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/tb/ext/skidbuffer.v:83]\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/tb/ext/zipcpu_axi2ram.v\" into library work\n",
      "INFO: [VRFC 10-311] analyzing module zipcpu_axi2ram\n",
      "WARNING: [VRFC 10-3609] overwriting previous definition of module 'zipcpu_axi2ram' [/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/tb/ext/zipcpu_axi2ram.v:45]\n",
      "INFO: [VRFC 10-163] Analyzing VHDL file \"/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/rtl/hdl/ip/myproject_axi_ap_fpext_0_no_dsp_32.vhd\" into library work\n",
      "INFO: [VRFC 10-3107] analyzing entity 'myproject_axi_ap_fpext_0_no_dsp_32'\n",
      "touch comp\n",
      "cd run/work && xelab top_tb --snapshot top_tb -log elaborate.log --debug typical -sv_lib dpi \n",
      "Vivado Simulator 2020.1\n",
      "Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.\n",
      "Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab top_tb --snapshot top_tb -log elaborate.log --debug typical -sv_lib dpi \n",
      "Multi-threading is on. Using 126 slave threads.\n",
      "Starting static elaboration\n",
      "Pass Through NonSizing Optimizer\n",
      "WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_10' of instantiated unit conflicts with visible identifier [/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/rtl/hdl/ip/myproject_axi_ap_fpext_0_no_dsp_32.vhd:200]\n",
      "Completed static elaboration\n",
      "Starting simulation data flow analysis\n",
      "Completed simulation data flow analysis\n",
      "Time Resolution for simulation is 1ps\n",
      "Compiling package std.standard\n",
      "Compiling package std.textio\n",
      "Compiling package ieee.std_logic_1164\n",
      "Compiling package ieee.numeric_std\n",
      "Compiling package floating_point_v7_1_10.floating_point_v7_1_10_viv_comp\n",
      "Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg\n",
      "Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg\n",
      "Compiling package floating_point_v7_1_10.floating_point_v7_1_10_consts\n",
      "Compiling package ieee.math_real\n",
      "Compiling package floating_point_v7_1_10.floating_point_v7_1_10_exp_table...\n",
      "Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg\n",
      "Compiling package ieee.std_logic_arith\n",
      "Compiling package ieee.std_logic_signed\n",
      "Compiling package floating_point_v7_1_10.floating_point_v7_1_10_pkg\n",
      "Compiling package floating_point_v7_1_10.flt_utils\n",
      "Compiling package unisim.vcomponents\n",
      "Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp\n",
      "Compiling module work.skidbuffer(OPT_LOWPOWER=1'b0,OPT...\n",
      "Compiling module work.axi_addr(DW=128)\n",
      "Compiling module work.skidbuffer(OPT_LOWPOWER=1'b0,DW=...\n",
      "Compiling module work.zipcpu_axi2ram(C_S_AXI_ADDR_WIDT...\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_has_ce=1...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_10.delay [\\delay(width=23,length=0)\\]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_has_ce=1...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_10.delay [\\delay(width=8,length=0)\\]\n",
      "Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_has_ce=1...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_10.delay [\\delay(width=4,length=0)\\]\n",
      "Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\\carry_chain(c_xdevicefamily=\"ki...]\n",
      "Compiling architecture synth of entity floating_point_v7_1_10.compare_eq_im [\\compare_eq_im(c_xdevicefamily=\"...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_10.delay [\\delay(length=0,fast_input=true)...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_10.special_detect [\\special_detect(a_fw=24,op_delay...]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_has_ce=1...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_10.delay [\\delay(length=0)\\]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_has_ce=1...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_10.delay [\\delay(width=2,length=0)\\]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_has_ce=1...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_10.delay [\\delay(width=4,length=0,fast_inp...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_10.flt_to_flt_conv_exp [\\flt_to_flt_conv_exp(r_w=64,r_ew...]\n",
      "Compiling architecture synth of entity floating_point_v7_1_10.flt_dec_op [\\flt_dec_op(c_xdevicefamily=\"zyn...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_10.flt_to_flt_conv [\\flt_to_flt_conv(c_xdevicefamily...]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_has_ce=1...]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_has_ce=1...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_10.delay [\\delay(width=64,length=0)\\]\n",
      "Compiling architecture xilinx of entity floating_point_v7_1_10.floating_point_v7_1_10_viv [\\floating_point_v7_1_10_viv(c_xd...]\n",
      "Compiling architecture xilinx of entity floating_point_v7_1_10.floating_point_v7_1_10 [\\floating_point_v7_1_10(c_xdevic...]\n",
      "Compiling architecture myproject_axi_ap_fpext_0_no_dsp_32_arch of entity work.myproject_axi_ap_fpext_0_no_dsp_32 [myproject_axi_ap_fpext_0_no_dsp_...]\n",
      "Compiling module work.myproject_axi_fpext_32ns_64_2_1\n",
      "Compiling module work.ibuf(W=2)\n",
      "Compiling module work.obuf(W=2)\n",
      "Compiling module work.regslice_both(DataWidth=1)\n",
      "Compiling module work.ibuf(W=33)\n",
      "Compiling module work.obuf(W=33)\n",
      "Compiling module work.regslice_both_default\n",
      "Compiling module work.Block_codeRepl319_proc72\n",
      "Compiling module work.dense_wrapper_ap_fixed_16_2_5_3_...\n",
      "Compiling module work.dense_array_ap_fixed_16u_array_a...\n",
      "Compiling module work.relu_array_ap_fixed_8u_array_ap_...\n",
      "Compiling module work.fifo_w16_d1_A_shiftReg\n",
      "Compiling module work.fifo_w16_d1_A\n",
      "Compiling module work.start_for_relu_array_ap_fixed_8u...\n",
      "Compiling module work.start_for_relu_array_ap_fixed_8u...\n",
      "Compiling module work.myproject\n",
      "Compiling module work.Block_myproject_axi_exit321_proc\n",
      "Compiling module work.myproject_axi_mux_83_16_1_1(ID=1...\n",
      "Compiling module work.Loop_2_proc\n",
      "Compiling module work.fifo_w16_d1_A_x_shiftReg\n",
      "Compiling module work.fifo_w16_d1_A_x\n",
      "Compiling module work.fifo_w1_d2_A_shiftReg\n",
      "Compiling module work.fifo_w1_d2_A\n",
      "Compiling module work.fifo_w16_d2_A_shiftReg\n",
      "Compiling module work.fifo_w16_d2_A\n",
      "Compiling module work.start_for_myproject_U0_shiftReg\n",
      "Compiling module work.start_for_myproject_U0\n",
      "Compiling module work.start_for_Block_myproject_axi_ex...\n",
      "Compiling module work.start_for_Block_myproject_axi_ex...\n",
      "Compiling module work.myproject_axi\n",
      "Compiling module work.axis_adapter(S_DATA_WIDTH=128,S_...\n",
      "Compiling module work.alex_axis_adapter_any(S_DATA_WID...\n",
      "Compiling module work.axis_adapter(S_DATA_WIDTH=32,S_K...\n",
      "Compiling module work.alex_axis_adapter_any(S_DATA_WID...\n",
      "Compiling module work.alex_axilite_wr_default\n",
      "Compiling module work.alex_axilite_rd_default\n",
      "Compiling module work.alex_axilite_ram(TIMEOUT=2)\n",
      "Compiling module work.dma_controller(AXIS_USER_WIDTH=8...\n",
      "Compiling module work.alex_axi_dma_rd(AXI_MAX_BURST_LE...\n",
      "Compiling module work.alex_axi_dma_wr(AXI_MAX_BURST_LE...\n",
      "Compiling module work.top(C=16,WA=32,WY=32,AXI_STRB_WI...\n",
      "Compiling module work.top_ram(C=16,WA=32,WY=32,AXI_STR...\n",
      "Compiling module work.top_tb\n",
      "Built simulation snapshot top_tb\n",
      "\n",
      "****** Webtalk v2020.1 (64-bit)\n",
      "  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020\n",
      "  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020\n",
      "    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/run/work/xsim.dir/top_tb/webtalk/xsim_webtalk.tcl -notrace\n",
      "INFO: [Common 17-206] Exiting Webtalk at Thu Apr 17 16:25:21 2025...\n",
      "touch elab\n",
      "cd run/work && xsim top_tb --tclbatch ../xsim_cfg.tcl \n",
      "\n",
      "****** xsim v2020.1 (64-bit)\n",
      "  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020\n",
      "  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020\n",
      "    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source xsim.dir/top_tb/xsim_script.tcl\n",
      "# xsim {top_tb} -autoloadwcfg -tclbatch {../xsim_cfg.tcl}\n",
      "Vivado Simulator 2020.1\n",
      "Time resolution is 1 ps\n",
      "source ../xsim_cfg.tcl\n",
      "## log_wave -recursive * \n",
      "WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).\n",
      "## run -all\n",
      "DEBUG: Reading from file /home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/run/work/data/x.bin \n",
      "DEBUG: Writing to file /home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/run/work/data/y.bin \n",
      "$finish called at time : 4815010 ps : File \"/home/z.ma/hetero-verification/soc-verify-experiments/hls4ml/dense_in16_out16_16_2_reuse_1/tb/top_tb.sv\" Line 166\n",
      "## exit\n",
      "INFO: [Common 17-206] Exiting xsim at Thu Apr 17 16:25:28 2025...\n",
      "touch xsim\n"
     ]
    }
   ],
   "source": [
    "hls_utils.SIM_run_single_layer(batch, n_in, n_out, bits, int_bits, reuse_factor=1)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "hls4ml-ori",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.16"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
