<profile>

<section name = "Vivado HLS Report for 'global_memory'" level="0">
<item name = "Date">Sun Dec 16 15:45:59 2018
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">global_memory</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.59, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">7, 13, 8, 14, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">6, 12, 3 ~ 6, -, -, 2, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 112, 225</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">2, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 69</column>
<column name="Register">-, -, 155, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="global_memory_1_U">global_memory_globkb, 2, 0, 0, 1024, 32, 1, 32768</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_157_p2">+, 0, 11, 8, 2, 1</column>
<column name="result_fu_213_p2">+, 0, 101, 37, 32, 32</column>
<column name="exitcond1_fu_151_p2">icmp, 0, 0, 1, 2, 3</column>
<column name="sel_tmp2_fu_201_p2">icmp, 0, 0, 1, 2, 3</column>
<column name="sel_tmp4_fu_207_p2">icmp, 0, 0, 1, 2, 1</column>
<column name="sel_tmp_fu_187_p2">icmp, 0, 0, 1, 2, 2</column>
<column name="tmp_6_fu_173_p2">icmp, 0, 0, 16, 32, 32</column>
<column name="global_memory_1_d0">select, 0, 0, 32, 1, 32</column>
<column name="request_data_2_fu_217_p3">select, 0, 0, 32, 1, 32</column>
<column name="result_2_fu_179_p3">select, 0, 0, 32, 1, 32</column>
<column name="result_4_fu_193_p3">select, 0, 0, 32, 1, 32</column>
<column name="result_5_fu_222_p3">select, 0, 0, 32, 1, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">45, 8, 1, 8</column>
<column name="global_memory_1_address0">15, 3, 10, 30</column>
<column name="i_reg_140">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="global_memory_addr_reg_277">10, 0, 10, 0</column>
<column name="i_1_reg_239">2, 0, 2, 0</column>
<column name="i_reg_140">2, 0, 2, 0</column>
<column name="mem_interfaces_req_V_2_reg_258">1, 0, 1, 0</column>
<column name="request_data_reg_282">32, 0, 32, 0</column>
<column name="result_4_reg_299">32, 0, 32, 0</column>
<column name="result_6_reg_314">32, 0, 32, 0</column>
<column name="result_7_reg_288">32, 0, 32, 0</column>
<column name="sel_tmp2_reg_304">1, 0, 1, 0</column>
<column name="sel_tmp4_reg_309">1, 0, 1, 0</column>
<column name="tmp_6_reg_294">1, 0, 1, 0</column>
<column name="tmp_reg_244">2, 0, 64, 62</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, global_memory, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, global_memory, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, global_memory, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, global_memory, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, global_memory, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, global_memory, return value</column>
<column name="mem_interfaces_request_address_address0">out, 1, ap_memory, mem_interfaces_request_address, array</column>
<column name="mem_interfaces_request_address_ce0">out, 1, ap_memory, mem_interfaces_request_address, array</column>
<column name="mem_interfaces_request_address_q0">in, 32, ap_memory, mem_interfaces_request_address, array</column>
<column name="mem_interfaces_request_data_address0">out, 1, ap_memory, mem_interfaces_request_data, array</column>
<column name="mem_interfaces_request_data_ce0">out, 1, ap_memory, mem_interfaces_request_data, array</column>
<column name="mem_interfaces_request_data_q0">in, 32, ap_memory, mem_interfaces_request_data, array</column>
<column name="mem_interfaces_request_op_V_address0">out, 1, ap_memory, mem_interfaces_request_op_V, array</column>
<column name="mem_interfaces_request_op_V_ce0">out, 1, ap_memory, mem_interfaces_request_op_V, array</column>
<column name="mem_interfaces_request_op_V_q0">in, 2, ap_memory, mem_interfaces_request_op_V, array</column>
<column name="mem_interfaces_result_address0">out, 1, ap_memory, mem_interfaces_result, array</column>
<column name="mem_interfaces_result_ce0">out, 1, ap_memory, mem_interfaces_result, array</column>
<column name="mem_interfaces_result_we0">out, 1, ap_memory, mem_interfaces_result, array</column>
<column name="mem_interfaces_result_d0">out, 32, ap_memory, mem_interfaces_result, array</column>
<column name="mem_interfaces_ack_V_address0">out, 1, ap_memory, mem_interfaces_ack_V, array</column>
<column name="mem_interfaces_ack_V_ce0">out, 1, ap_memory, mem_interfaces_ack_V, array</column>
<column name="mem_interfaces_ack_V_we0">out, 1, ap_memory, mem_interfaces_ack_V, array</column>
<column name="mem_interfaces_ack_V_d0">out, 1, ap_memory, mem_interfaces_ack_V, array</column>
<column name="mem_interfaces_req_V_address0">out, 1, ap_memory, mem_interfaces_req_V, array</column>
<column name="mem_interfaces_req_V_ce0">out, 1, ap_memory, mem_interfaces_req_V, array</column>
<column name="mem_interfaces_req_V_q0">in, 1, ap_memory, mem_interfaces_req_V, array</column>
</table>
</item>
</section>
</profile>
