C51 COMPILER V9.59.0.0   SIN                                                               10/16/2018 18:20:54 PAGE 1   


C51 COMPILER V9.59.0.0, COMPILATION OF MODULE SIN
OBJECT MODULE PLACED IN .\Objects\sin.obj
COMPILER INVOKED BY: C:\Keil_v5\C51\BIN\C51.EXE ADSR\sin.c OPTIMIZE(8,SPEED) BROWSE DEBUG OBJECTEXTEND PRINT(.\Listings\
                    -sin.lst) TABS(2) OBJECT(.\Objects\sin.obj)

line level    source

   1          #include <at89c5131.h>
   2          #include <stdio.h>
   3          #include <math.h>
   4          
   5          void delay(int delay_in_ms);
   6          void SPI_init();
   7          void SPI_send(char onebyte);
   8          void SPI_send2(char hbyte, char lbyte);
   9          void Timer_Init();
  10          
  11          unsigned char low,high,serial_data;
  12          float theta,sin_theta = 0;
  13          
  14          sbit csb = P3^4;
  15          sbit fs = P3^5;
  16          
  17          bit k = 0;
  18          bit transmit_completed = 0;
  19          
  20          unsigned int t=0;
  21          unsigned int c=0;
  22          
  23          void main(void)
  24          {
  25   1        Timer_Init();
  26   1        SPI_init();
  27   1        while(1)
  28   1        {
  29   2          SPI_send2(high,low);
  30   2          delay(10);
  31   2        }
  32   1      }
  33          
  34          void delay(int delay_in_ms)
  35          {
  36   1        int d=0;
  37   1        while(delay_in_ms>0)
  38   1        {
  39   2          for(d=0;d<382;d++);
  40   2          delay_in_ms--;
  41   2        }
  42   1        return; 
  43   1      }
  44          
  45          void SPI_init()
  46          {
  47   1        csb = 1;
  48   1        fs = 1;                     // DISABLE ADC SLAVE SELECT-CS 
  49   1        SPCON |= 0x20;                  // P1.1(SSBAR) is available as standard I/O pin 
  50   1        SPCON |= 0x01;                  // Fclk Periph/4 AND Fclk Periph=12MHz ,HENCE SCK IE. BAUD RATE=3000KHz 
  51   1        SPCON |= 0x10;                  // Master mode 
  52   1        SPCON |= 0x08;                // CPOL=1; transmit mode example|| SCK is 0 at idle state
  53   1        SPCON &= ~0x04;                 // CPHA=0; transmit mode example 
  54   1        IEN1 |= 0x04;                   // enable spi interrupt 
C51 COMPILER V9.59.0.0   SIN                                                               10/16/2018 18:20:54 PAGE 2   

  55   1        EA=1;                           // enable interrupts 
  56   1        SPCON |= 0x40;                  // run spi;ENABLE SPI INTERFACE SPEN= 1 
  57   1      //  IPH0 |=0x10;
  58   1      //  IPL0 |=0x10;
  59   1      }
  60          
  61          void SPI_send(char onebyte)   
  62          {
  63   1        transmit_completed = 0;
  64   1        SPDAT = onebyte;
  65   1        while(!transmit_completed);
  66   1        return;
  67   1      }
  68          
  69          void SPI_send2(char hbyte,char lbyte)
  70          {
  71   1        fs = 1;
  72   1        csb = 0;
  73   1        fs = 0;
  74   1        SPI_send(hbyte);
  75   1        SPI_send(lbyte);
  76   1        fs = 1;
  77   1        csb = 1;
  78   1        return;
  79   1      }
  80          
  81          void it_SPI(void) interrupt 9 /* interrupt address is 0x004B, (Address -3)/8 = interrupt no.*/
  82          {
  83   1        switch  ( SPSTA )         /* read and clear spi status register */
  84   1        {
  85   2          case 0x80:  
  86   2            serial_data=SPDAT;   /* read receive data */    //needs to be read to clear the trigger
  87   2            transmit_completed=1;/* set software flag */
  88   2          break;
  89   2      
  90   2          case 0x10:
  91   2            
  92   2          break;
  93   2        
  94   2          case 0x40:
  95   2          break;
  96   2        }
  97   1      }
  98          
  99          void Timer_Init()
 100          {
 101   1        // Set Timer0 to work in up counting 16 bit mode. Counts upto 
 102   1        // 65536 depending upon the calues of TH0 and TL0
 103   1        // The timer counts 65536 processor cycles. A processor cycle is 
 104   1        // 12 clocks. FOr 24 MHz, it takes 65536/2 uS to overflow
 105   1          
 106   1        TH0 = 0xFE;//Initialize TH0
 107   1        TL0 = 0x5F;//Initialize TL0
 108   1        TMOD = 0x01;//Configure TMOD 
 109   1        ET0 = 1;//Set ET0
 110   1        TR0 = 1;//Set TR0
 111   1      }
 112          
 113          
 114          
 115          void Timer0_ISR(void) interrupt 1
 116          {
C51 COMPILER V9.59.0.0   SIN                                                               10/16/2018 18:20:54 PAGE 3   

 117   1        TR0 = 0;
 118   1        TH0 = 0xFE;
 119   1        TL0 = 0x5F;
 120   1        //t=t+1;
 121   1        k = ~k;
 122   1      /*  if(t<20)
 123   1        {
 124   1          theta = t*3.14/20;
 125   1          sin_theta = (1+sin(theta))/2;
 126   1          c = 4095*sin_theta;
 127   1          high = c/256;
 128   1          low = c%256;
 129   1        }
 130   1        else
 131   1        {
 132   1          t = 0;
 133   1        } */
 134   1        TR0 = 1;
 135   1      }


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =    167    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =   ----    ----
   PDATA SIZE       =   ----    ----
   DATA SIZE        =     15    ----
   IDATA SIZE       =   ----    ----
   BIT SIZE         =      2    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
