
*** Running vivado
    with args -log top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a75tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16680 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 304.203 ; gain = 96.676
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/study/COD/lab/lab5/lab5/lab5.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-638] synthesizing module 'ins_mem' [D:/study/COD/lab/lab5/lab5/lab5.runs/synth_1/.Xil/Vivado-3524-DESKTOP-RONFFCB/realtime/ins_mem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ins_mem' (1#1) [D:/study/COD/lab/lab5/lab5/lab5.runs/synth_1/.Xil/Vivado-3524-DESKTOP-RONFFCB/realtime/ins_mem_stub.v:6]
WARNING: [Synth 8-350] instance 'u_ins_mem' of module 'ins_mem' requires 5 connections, but only 2 given [D:/study/COD/lab/lab5/lab5/lab5.srcs/sources_1/new/top.v:54]
INFO: [Synth 8-638] synthesizing module 'data_mem' [D:/study/COD/lab/lab5/lab5/lab5.runs/synth_1/.Xil/Vivado-3524-DESKTOP-RONFFCB/realtime/data_mem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'data_mem' (2#1) [D:/study/COD/lab/lab5/lab5/lab5.runs/synth_1/.Xil/Vivado-3524-DESKTOP-RONFFCB/realtime/data_mem_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (8) of module 'data_mem' [D:/study/COD/lab/lab5/lab5/lab5.srcs/sources_1/new/top.v:63]
WARNING: [Synth 8-689] width (32) of port connection 'dpra' does not match port width (8) of module 'data_mem' [D:/study/COD/lab/lab5/lab5/lab5.srcs/sources_1/new/top.v:65]
INFO: [Synth 8-638] synthesizing module 'REG_FILE' [D:/study/COD/lab/lab5/lab5/lab5.srcs/sources_1/new/REG_FILE.v:23]
INFO: [Synth 8-256] done synthesizing module 'REG_FILE' (3#1) [D:/study/COD/lab/lab5/lab5/lab5.srcs/sources_1/new/REG_FILE.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/study/COD/lab/lab5/lab5/lab5.srcs/sources_1/new/alu.v:23]
	Parameter A_NOP bound to: 5'b00000 
	Parameter A_ADD bound to: 5'b00001 
	Parameter A_SUB bound to: 5'b00010 
	Parameter A_AND bound to: 5'b00011 
	Parameter A_OR bound to: 5'b00100 
	Parameter A_XOR bound to: 5'b00101 
	Parameter A_NOR bound to: 5'b00110 
INFO: [Synth 8-256] done synthesizing module 'ALU' (4#1) [D:/study/COD/lab/lab5/lab5/lab5.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-638] synthesizing module 'control' [D:/study/COD/lab/lab5/lab5/lab5.srcs/sources_1/new/control.v:23]
	Parameter A_NOP bound to: 5'b00000 
	Parameter A_ADD bound to: 5'b00001 
	Parameter A_SUB bound to: 5'b00010 
	Parameter A_AND bound to: 5'b00011 
	Parameter A_OR bound to: 5'b00100 
	Parameter A_XOR bound to: 5'b00101 
	Parameter A_NOR bound to: 5'b00110 
	Parameter LW bound to: 35 - type: integer 
	Parameter SW bound to: 43 - type: integer 
	Parameter RTYPE bound to: 35 - type: integer 
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000100011 is unreachable [D:/study/COD/lab/lab5/lab5/lab5.srcs/sources_1/new/control.v:48]
INFO: [Synth 8-256] done synthesizing module 'control' (5#1) [D:/study/COD/lab/lab5/lab5/lab5.srcs/sources_1/new/control.v:23]
WARNING: [Synth 8-3848] Net mem_write_data in module/entity top does not have driver. [D:/study/COD/lab/lab5/lab5/lab5.srcs/sources_1/new/top.v:48]
INFO: [Synth 8-256] done synthesizing module 'top' (6#1) [D:/study/COD/lab/lab5/lab5/lab5.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design control has unconnected port Funct[5]
WARNING: [Synth 8-3331] design control has unconnected port Funct[4]
WARNING: [Synth 8-3331] design control has unconnected port Funct[3]
WARNING: [Synth 8-3331] design control has unconnected port Funct[2]
WARNING: [Synth 8-3331] design control has unconnected port Funct[1]
WARNING: [Synth 8-3331] design control has unconnected port Funct[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 341.574 ; gain = 134.047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 341.574 ; gain = 134.047
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'data_mem' instantiated as 'u_data_mem' [D:/study/COD/lab/lab5/lab5/lab5.srcs/sources_1/new/top.v:62]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ins_mem' instantiated as 'u_ins_mem' [D:/study/COD/lab/lab5/lab5/lab5.srcs/sources_1/new/top.v:54]
INFO: [Device 21-403] Loading part xc7a75tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/study/COD/lab/lab5/lab5/lab5.runs/synth_1/.Xil/Vivado-3524-DESKTOP-RONFFCB/dcp/data_mem_in_context.xdc] for cell 'u_data_mem'
Finished Parsing XDC File [D:/study/COD/lab/lab5/lab5/lab5.runs/synth_1/.Xil/Vivado-3524-DESKTOP-RONFFCB/dcp/data_mem_in_context.xdc] for cell 'u_data_mem'
Parsing XDC File [D:/study/COD/lab/lab5/lab5/lab5.runs/synth_1/.Xil/Vivado-3524-DESKTOP-RONFFCB/dcp_2/ins_mem_in_context.xdc] for cell 'u_ins_mem'
Finished Parsing XDC File [D:/study/COD/lab/lab5/lab5/lab5.runs/synth_1/.Xil/Vivado-3524-DESKTOP-RONFFCB/dcp_2/ins_mem_in_context.xdc] for cell 'u_ins_mem'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 640.246 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 640.246 ; gain = 432.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a75tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 640.246 ; gain = 432.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 640.246 ; gain = 432.719
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "regfile_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/study/COD/lab/lab5/lab5/lab5.srcs/sources_1/new/alu.v:38]
INFO: [Synth 8-5546] ROM "MemtoReg" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'MemtoReg_reg' [D:/study/COD/lab/lab5/lab5/lab5.srcs/sources_1/new/control.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [D:/study/COD/lab/lab5/lab5/lab5.srcs/sources_1/new/control.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'ALUControl_reg' [D:/study/COD/lab/lab5/lab5/lab5.srcs/sources_1/new/control.v:54]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 640.246 ; gain = 432.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
Module REG_FILE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 1     
Module control 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 180 (col length:80)
BRAMs: 210 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 640.246 ; gain = 432.719
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 640.246 ; gain = 432.719
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 640.246 ; gain = 432.719

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[0][31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[0][30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[0][29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[0][28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[0][27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[0][26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[0][25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[0][24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[0][23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[0][22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[0][21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[0][20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[0][19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[0][18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[0][17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[0][16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[0][15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[0][14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[0][13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[0][12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[0][11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[0][10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[0][9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[0][8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[1][31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[1][30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[1][29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[1][28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[1][27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[1][26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[1][25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[1][24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[1][23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[1][22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[1][21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[1][20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[1][19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[1][18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[1][17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[1][16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[1][15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[1][14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[1][13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[1][12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[1][11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[1][10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[1][9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[1][8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[2][31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[2][30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[2][29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[2][28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[2][27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[2][26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[2][25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[2][24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[2][23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[2][22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[2][21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[2][20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[2][19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[2][18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[2][17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[2][16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[2][15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[2][14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[2][13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[2][12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[2][11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[2][10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[2][9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[2][8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[3][31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[3][30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[3][29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[3][28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[3][27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[3][26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[3][25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[3][24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[3][23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[3][22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[3][21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[3][20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[3][19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[3][18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[3][17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[3][16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[3][15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[3][14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[3][13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[3][12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[3][11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[3][10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[3][9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[3][8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[4][31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[4][30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[4][29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_REG_FILE/regfile_reg[4][28]) is unused and will be removed from module top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 640.246 ; gain = 432.719
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 640.246 ; gain = 432.719

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 689.555 ; gain = 482.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 689.555 ; gain = 482.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 713.918 ; gain = 506.391
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 713.918 ; gain = 506.391

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 713.918 ; gain = 506.391
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_ins_mem has unconnected pin d[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_ins_mem has unconnected pin d[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_ins_mem has unconnected pin d[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_ins_mem has unconnected pin d[28]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_ins_mem has unconnected pin d[27]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_ins_mem has unconnected pin d[26]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_ins_mem has unconnected pin d[25]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_ins_mem has unconnected pin d[24]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_ins_mem has unconnected pin d[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_ins_mem has unconnected pin d[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_ins_mem has unconnected pin d[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_ins_mem has unconnected pin d[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_ins_mem has unconnected pin d[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_ins_mem has unconnected pin d[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_ins_mem has unconnected pin d[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_ins_mem has unconnected pin d[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_ins_mem has unconnected pin d[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_ins_mem has unconnected pin d[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_ins_mem has unconnected pin d[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_ins_mem has unconnected pin d[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_ins_mem has unconnected pin d[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_ins_mem has unconnected pin d[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_ins_mem has unconnected pin d[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_ins_mem has unconnected pin d[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_ins_mem has unconnected pin d[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_ins_mem has unconnected pin d[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_ins_mem has unconnected pin d[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_ins_mem has unconnected pin d[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_ins_mem has unconnected pin d[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_ins_mem has unconnected pin d[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_ins_mem has unconnected pin d[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_ins_mem has unconnected pin d[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_ins_mem has unconnected pin clk
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_ins_mem has unconnected pin we
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_data_mem has unconnected pin d[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_data_mem has unconnected pin d[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_data_mem has unconnected pin d[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_data_mem has unconnected pin d[28]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_data_mem has unconnected pin d[27]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_data_mem has unconnected pin d[26]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_data_mem has unconnected pin d[25]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_data_mem has unconnected pin d[24]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_data_mem has unconnected pin d[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_data_mem has unconnected pin d[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_data_mem has unconnected pin d[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_data_mem has unconnected pin d[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_data_mem has unconnected pin d[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_data_mem has unconnected pin d[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_data_mem has unconnected pin d[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_data_mem has unconnected pin d[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_data_mem has unconnected pin d[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_data_mem has unconnected pin d[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_data_mem has unconnected pin d[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_data_mem has unconnected pin d[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_data_mem has unconnected pin d[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_data_mem has unconnected pin d[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_data_mem has unconnected pin d[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_data_mem has unconnected pin d[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_data_mem has unconnected pin d[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_data_mem has unconnected pin d[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_data_mem has unconnected pin d[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_data_mem has unconnected pin d[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_data_mem has unconnected pin d[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_data_mem has unconnected pin d[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_data_mem has unconnected pin d[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_data_mem has unconnected pin d[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 713.918 ; gain = 506.391
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 713.918 ; gain = 506.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 713.918 ; gain = 506.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 713.918 ; gain = 506.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 713.918 ; gain = 506.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 713.918 ; gain = 506.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ins_mem       |         1|
|2     |data_mem      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |data_mem |     1|
|2     |ins_mem  |     1|
|3     |BUFG     |     1|
|4     |CARRY4   |     6|
|5     |LUT1     |    15|
|6     |LUT3     |     7|
|7     |LUT5     |    32|
|8     |LUT6     |    72|
|9     |MUXF7    |    32|
|10    |MUXF8    |    14|
|11    |FDCE     |     6|
|12    |FDRE     |   224|
|13    |FDSE     |    32|
|14    |IBUF     |     2|
+------+---------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   507|
|2     |  u_ALU      |ALU      |    19|
|3     |  u_REG_FILE |REG_FILE |   407|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 713.918 ; gain = 506.391
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 66 critical warnings and 805 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 713.918 ; gain = 179.738
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 713.918 ; gain = 506.391
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 116 Warnings, 66 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 713.918 ; gain = 482.719
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 713.918 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 26 18:34:11 2018...
