Release 10.1.03 - xst K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex5/data/virtex5.acd> with local file </opt/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "microblaze_mb5_wrapper_xst.prj"

---- Target Parameters
Target Device                      : xc5vfx70tff1136-1
Output File Name                   : "../implementation/microblaze_mb5_wrapper.ngc"

---- Source Options
Top Module Name                    : microblaze_mb5_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation/microblaze_mb5_wrapper}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/microblaze_types_pkg.vhd" in Library microblaze_v7_10_d.
Package <MicroBlaze_Types> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/microblaze_types_pkg_body.vhd" in Library microblaze_v7_10_d.
Package body <MicroBlaze_Types> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/microblaze_isa_be_pkg.vhd" in Library microblaze_v7_10_d.
Package <MicroBlaze_ISA> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/carry_and.vhd" in Library microblaze_v7_10_d.
Entity <carry_and> compiled.
Entity <carry_and> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/dsp_module.vhd" in Library microblaze_v7_10_d.
Entity <dsp_module> compiled.
Entity <dsp_module> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/find_first_bit.vhd" in Library microblaze_v7_10_d.
Entity <find_first_bit> compiled.
Entity <find_first_bit> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mmu_types_pkg.vhd" in Library microblaze_v7_10_d.
Package <MMU_Types> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/carry_compare_mask.vhd" in Library microblaze_v7_10_d.
Entity <carry_compare_mask> compiled.
Entity <carry_compare_mask> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/carry_compare.vhd" in Library microblaze_v7_10_d.
Entity <carry_compare> compiled.
Entity <carry_compare> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mmu_utlb_ram.vhd" in Library microblaze_v7_10_d.
Entity <MMU_UTLB_RAM> compiled.
Entity <MMU_UTLB_RAM> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/carry_compare_const.vhd" in Library microblaze_v7_10_d.
Entity <carry_compare_const> compiled.
Entity <carry_compare_const> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/fpu_addsub.vhd" in Library microblaze_v7_10_d.
Entity <FPU_ADDSUB> compiled.
Entity <FPU_ADDSUB> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/fpu_mul.vhd" in Library microblaze_v7_10_d.
Entity <FPU_MUL> compiled.
Entity <FPU_MUL> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/fpu_div.vhd" in Library microblaze_v7_10_d.
Entity <FPU_DIV> compiled.
Entity <FPU_DIV> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/fpu_sqrt.vhd" in Library microblaze_v7_10_d.
Entity <fpu_sqrt> compiled.
Entity <fpu_sqrt> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/fpu_conv.vhd" in Library microblaze_v7_10_d.
Entity <fpu_conv> compiled.
Entity <fpu_conv> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/wb_mux_bit_gti.vhd" in Library microblaze_v7_10_d.
Entity <WB_Mux_Bit> compiled.
Entity <WB_Mux_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/carry_equal.vhd" in Library microblaze_v7_10_d.
Entity <carry_equal> compiled.
Entity <carry_equal> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/alu_bit.vhd" in Library microblaze_v7_10_d.
Entity <ALU_Bit> compiled.
Entity <ALU_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" in Library microblaze_v7_10_d.
Entity <mux4> compiled.
Entity <mux4> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/pc_bit.vhd" in Library microblaze_v7_10_d.
Entity <PC_Bit> compiled.
Entity <PC_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/msr_reg_bit.vhd" in Library microblaze_v7_10_d.
Entity <MSR_Reg_Bit> compiled.
Entity <MSR_Reg_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/result_mux_bit.vhd" in Library microblaze_v7_10_d.
Entity <Result_Mux_Bit> compiled.
Entity <Result_Mux_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/shift_logic_bit.vhd" in Library microblaze_v7_10_d.
Entity <Shift_Logic_Bit> compiled.
Entity <Shift_Logic_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/operand_select_bit.vhd" in Library microblaze_v7_10_d.
Entity <Operand_Select_Bit> compiled.
Entity <Operand_Select_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/register_file_bit.vhd" in Library microblaze_v7_10_d.
Entity <Register_File_Bit> compiled.
Entity <Register_File_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mmu_utlb.vhd" in Library microblaze_v7_10_d.
Entity <MMU_UTLB> compiled.
Entity <MMU_UTLB> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mmu_tlb.vhd" in Library microblaze_v7_10_d.
Entity <MMU_TLB> compiled.
Entity <MMU_TLB> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/address_hit.vhd" in Library microblaze_v7_10_d.
Entity <address_hit> compiled.
Entity <address_hit> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/address_data_hit.vhd" in Library microblaze_v7_10_d.
Entity <address_data_hit> compiled.
Entity <address_data_hit> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/comparator.vhd" in Library microblaze_v7_10_d.
Entity <comparator> compiled.
Entity <comparator> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/carry_or.vhd" in Library microblaze_v7_10_d.
Entity <carry_or> compiled.
Entity <carry_or> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/ram_module.vhd" in Library microblaze_v7_10_d.
Entity <RAM_Module> compiled.
Entity <RAM_Module> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/register_file_gti.vhd" in Library microblaze_v7_10_d.
Entity <Register_File_gti> compiled.
Entity <Register_File_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/operand_select_gti.vhd" in Library microblaze_v7_10_d.
Entity <Operand_Select_gti> compiled.
Entity <Operand_Select_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/alu.vhd" in Library microblaze_v7_10_d.
Entity <ALU> compiled.
Entity <ALU> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/shift_logic_gti.vhd" in Library microblaze_v7_10_d.
Entity <Shift_Logic_Module_gti> compiled.
Entity <Shift_Logic_Module_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mul_unit.vhd" in Library microblaze_v7_10_d.
Entity <mul_unit> compiled.
Entity <mul_unit> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/barrel_shifter_gti.vhd" in Library microblaze_v7_10_d.
Entity <Barrel_Shifter_gti> compiled.
Entity <Barrel_Shifter_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/wb_mux_gti.vhd" in Library microblaze_v7_10_d.
Entity <WB_Mux> compiled.
Entity <WB_Mux> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/zero_detect_gti.vhd" in Library microblaze_v7_10_d.
Entity <Zero_Detect_gti> compiled.
Entity <Zero_Detect_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/byte_doublet_handle_gti.vhd" in Library microblaze_v7_10_d.
Entity <Byte_Doublet_Handle_gti> compiled.
Entity <Byte_Doublet_Handle_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/data_flow_logic_gti.vhd" in Library microblaze_v7_10_d.
Entity <Data_Flow_Logic> compiled.
Entity <Data_Flow_Logic> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/msr_reg_gti.vhd" in Library microblaze_v7_10_d.
Entity <msr_reg_gti> compiled.
Entity <msr_reg_gti> (Architecture <msr_reg>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/exception_registers_gti.vhd" in Library microblaze_v7_10_d.
Entity <exception_registers_gti> compiled.
Entity <exception_registers_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/div_unit_gti.vhd" in Library microblaze_v7_10_d.
Entity <Div_unit_gti> compiled.
Entity <Div_unit_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/fpu.vhd" in Library microblaze_v7_10_d.
Entity <Fpu> compiled.
Entity <Fpu> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/pvr.vhd" in Library microblaze_v7_10_d.
Entity <PVR> compiled.
Entity <PVR> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/pc_module_gti.vhd" in Library microblaze_v7_10_d.
Entity <PC_Module_gti> compiled.
Entity <PC_Module_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/prefetch_buffer_gti.vhd" in Library microblaze_v7_10_d.
Entity <PreFetch_Buffer_gti> compiled.
Entity <PreFetch_Buffer_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/jump_logic_gti.vhd" in Library microblaze_v7_10_d.
Entity <jump_logic> compiled.
Entity <jump_logic> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/data_read_steering.vhd" in Library microblaze_v7_10_d.
Entity <Data_Read_Steering> compiled.
Entity <Data_Read_Steering> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4_8.vhd" in Library microblaze_v7_10_d.
Entity <mux4_8> compiled.
Entity <mux4_8> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/register_file.vhd" in Library microblaze_v7_10_d.
Entity <Register_File> compiled.
Entity <Register_File> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/operand_select.vhd" in Library microblaze_v7_10_d.
Entity <Operand_Select> compiled.
Entity <Operand_Select> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/shift_logic.vhd" in Library microblaze_v7_10_d.
Entity <Shift_Logic_Module> compiled.
Entity <Shift_Logic_Module> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/barrel_shifter.vhd" in Library microblaze_v7_10_d.
Entity <barrel_shift> compiled.
Entity <barrel_shift> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/div_unit.vhd" in Library microblaze_v7_10_d.
Entity <Div_unit> compiled.
Entity <Div_unit> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/result_mux.vhd" in Library microblaze_v7_10_d.
Entity <Result_Mux> compiled.
Entity <Result_Mux> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/zero_detect.vhd" in Library microblaze_v7_10_d.
Entity <Zero_Detect> compiled.
Entity <Zero_Detect> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/msr_reg.vhd" in Library microblaze_v7_10_d.
Entity <MSR_Reg> compiled.
Entity <MSR_Reg> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/pc_module.vhd" in Library microblaze_v7_10_d.
Entity <PC_Module> compiled.
Entity <PC_Module> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/prefetch_buffer.vhd" in Library microblaze_v7_10_d.
Entity <PreFetch_Buffer> compiled.
Entity <PreFetch_Buffer> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/fsl_module.vhd" in Library microblaze_v7_10_d.
Entity <FSL_Module> compiled.
Entity <FSL_Module> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/interrupt_mode_converter.vhd" in Library microblaze_v7_10_d.
Entity <interrupt_mode_converter> compiled.
Entity <interrupt_mode_converter> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/decode.vhd" in Library microblaze_v7_10_d.
Entity <Decode> compiled.
Entity <Decode> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/data_flow.vhd" in Library microblaze_v7_10_d.
Entity <Data_Flow> compiled.
Entity <Data_Flow> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/byte_doublet_handle.vhd" in Library microblaze_v7_10_d.
Entity <Byte_Doublet_Handle> compiled.
Entity <Byte_Doublet_Handle> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/dopb_interface.vhd" in Library microblaze_v7_10_d.
Entity <DOPB_Interface> compiled.
Entity <DOPB_Interface> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/dplb_interface.vhd" in Library microblaze_v7_10_d.
Entity <DPLB_Interface> compiled.
Entity <DPLB_Interface> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/iopb_interface.vhd" in Library microblaze_v7_10_d.
Entity <IOPB_Interface> compiled.
Entity <IOPB_Interface> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/iplb_interface.vhd" in Library microblaze_v7_10_d.
Entity <IPLB_Interface> compiled.
Entity <IPLB_Interface> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/debug.vhd" in Library microblaze_v7_10_d.
Entity <Debug> compiled.
Entity <Debug> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/icache.vhd" in Library microblaze_v7_10_d.
Entity <ICache> compiled.
Entity <ICache> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/dcache.vhd" in Library microblaze_v7_10_d.
Entity <DCache> compiled.
Entity <DCache> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/exception_registers.vhd" in Library microblaze_v7_10_d.
Entity <exception_registers> compiled.
Entity <exception_registers> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" in Library microblaze_v7_10_d.
Entity <instr_mux> compiled.
Entity <instr_mux> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/decode_gti.vhd" in Library microblaze_v7_10_d.
Entity <Decode_gti> compiled.
Entity <Decode_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/data_flow_gti.vhd" in Library microblaze_v7_10_d.
Entity <Data_Flow_gti> compiled.
Entity <Data_Flow_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/read_data_mux_gti.vhd" in Library microblaze_v7_10_d.
Entity <read_data_mux> compiled.
Entity <read_data_mux> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/dcache_gti.vhd" in Library microblaze_v7_10_d.
Entity <DCache_gti> compiled.
Entity <DCache_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/icache_gti.vhd" in Library microblaze_v7_10_d.
Entity <ICache_gti> compiled.
Entity <ICache_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/debug_gti.vhd" in Library microblaze_v7_10_d.
Entity <Debug_gti> compiled.
Entity <Debug_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mmu.vhd" in Library microblaze_v7_10_d.
Entity <MMU> compiled.
Entity <MMU> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/microblaze.vhd" in Library microblaze_v7_10_d.
Entity <MicroBlaze> compiled.
Entity <MicroBlaze> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/microblaze_mb5_wrapper.vhd" in Library work.
Entity <microblaze_mb5_wrapper> compiled.
Entity <microblaze_mb5_wrapper> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <microblaze_mb5_wrapper> in library <work> (architecture <STRUCTURE>).

Analyzing hierarchy for entity <microblaze> in library <microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ADDR_TAG_BITS = 15
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_AREA_OPTIMIZED = 1
	C_CACHE_BYTE_SIZE = 8192
	C_DATA_SIZE = 32
	C_DCACHE_ADDR_TAG = 0
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 8192
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 1
	C_DEBUG_ENABLED = 0
	C_DIV_ZERO_EXCEPTION = 0
	C_DOPB_BUS_EXCEPTION = 0
	C_DPLB_BURST_EN = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_DPLB_DWIDTH = 32
	C_DPLB_NATIVE_DWIDTH = 32
	C_DPLB_P2P = 0
	C_DYNAMIC_BUS_SIZING = 1
	C_D_LMB = 1
	C_D_OPB = 0
	C_D_PLB = 1
	C_EDGE_IS_POSITIVE = 1
	C_FAMILY = "virtex5"
	C_FPU_EXCEPTION = 0
	C_FSL_DATA_SIZE = 32
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ICACHE_ALWAYS_USED = 1
	C_ICACHE_BASEADDR = "10100000000000000000000000000000"
	C_ICACHE_HIGHADDR = "10101111111111111111111111111111"
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_USE_FSL = 1
	C_ILL_OPCODE_EXCEPTION = 0
	C_INSTANCE = "microblaze_mb5"
	C_INTERCONNECT = 1
	C_INTERRUPT_IS_EDGE = 0
	C_IOPB_BUS_EXCEPTION = 0
	C_IPLB_BURST_EN = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_IPLB_DWIDTH = 32
	C_IPLB_NATIVE_DWIDTH = 32
	C_IPLB_P2P = 0
	C_I_LMB = 1
	C_I_OPB = 0
	C_I_PLB = 1
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_PVR = 2
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "10110000000000000000010100000000"
	C_RESET_MSR = "00000000000000000000000000000000"
	C_SCO = 0
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = 0
	C_USE_DCACHE = 0
	C_USE_DIV = 0
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_EXT_BRK = 1
	C_USE_EXT_NM_BRK = 1
	C_USE_FPU = 1
	C_USE_HW_MUL = 1
	C_USE_ICACHE = 1
	C_USE_INTERRUPT = 0
	C_USE_MMU = 0
	C_USE_MSR_INSTR = 0
	C_USE_PCMP_INSTR = 0

Analyzing hierarchy for entity <interrupt_mode_converter> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_EDGE_IS_POSITIVE = true
	C_INTERRUPT_IS_EDGE = false

Analyzing hierarchy for entity <Decode> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_ALLOW_LUT6 = true
	C_DATA_SIZE = 32
	C_DEBUG_ENABLED = 0
	C_DETECT_OPCODE_0x0 = false
	C_DIV_ZERO_EXCEPTION = 0
	C_DOPB_BUS_EXCEPTION = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_FPU_EXCEPTION = 0
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ILL_OPCODE_EXCEPTION = 0
	C_IOPB_BUS_EXCEPTION = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_PVR = 2
	C_TARGET = "virtex5"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = 0
	C_USE_DCACHE = 0
	C_USE_DIV = 0
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_EXT_BRK = true
	C_USE_EXT_NM_BRK = true
	C_USE_FPU = 1
	C_USE_ICACHE = 1
	C_USE_INTERRUPT = false
	C_USE_MSR_INSTR = 0
	C_USE_MUL64 = false
	C_USE_MUL_INSTR = true
	C_USE_PCMP_INSTR = false

Analyzing hierarchy for entity <Data_Flow> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ADDR_TAG_BITS = 15
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_ALLOW_LUT6 = true
	C_AREA_OPTIMIZED = 1
	C_BUFFER_SIZE = 16
	C_CACHE_BYTE_SIZE = 8192
	C_DATA_SIZE = 32
	C_DCACHE_ADDR_TAG = 0
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 8192
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 1
	C_DEBUG_ENABLED = 0
	C_DIV_ZERO_EXCEPTION = 0
	C_DOPB_BUS_EXCEPTION = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_D_LMB = 1
	C_D_OPB = 0
	C_D_PLB = 1
	C_EDGE_IS_POSITIVE = 1
	C_EXCEPTION_ADDR = "00000020"
	C_EXT_BRK_ADDR = "00000018"
	C_FPU_EXCEPTION = 0
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ICACHE_ALWAYS_USED = 1
	C_ICACHE_BASEADDR = "10100000000000000000000000000000"
	C_ICACHE_HIGHADDR = "10101111111111111111111111111111"
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_USE_FSL = 1
	C_ILL_OPCODE_EXCEPTION = 0
	C_INTERCONNECT = 1
	C_INTERRUPT_ADDR = "00000010"
	C_INTERRUPT_IS_EDGE = 0
	C_IOPB_BUS_EXCEPTION = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_I_LMB = 1
	C_I_OPB = 0
	C_I_PLB = 1
	C_MAX_FSL_LINKS = 16
	C_MB_VERSION = "00001011"
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_PC_START_ADDR = "00000000"
	C_PVR = 2
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "10110000000000000000010100000000"
	C_RESET_MSR = "000000000000000"
	C_TARGET = "virtex5"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = 0
	C_USE_DCACHE = 0
	C_USE_DIV = 0
	C_USE_EXCEPTIONS = false
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_FPU = 1
	C_USE_HW_MUL = true
	C_USE_ICACHE = 1
	C_USE_MMU = 0
	C_USE_MSR_INSTR = 0
	C_USE_MUL64 = false
	C_USE_PCMP_INSTR = false

Analyzing hierarchy for entity <Byte_Doublet_Handle> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_DATA_SIZE = 32
	C_OPB_WIDTH = 32
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <DPLB_Interface> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DELAYED_DATA_STROBE = false
	C_DPLB_WIDTH = 32
	C_OUTPUT_DFFS = true

Analyzing hierarchy for entity <IPLB_Interface> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_IPLB_DWIDTH = 32

Analyzing hierarchy for entity <ICache> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ADDR_TAG_BITS = 15
	C_ALLOW_ICACHE_WR = 1
	C_ALLOW_LUT6 = true
	C_CACHELINE_SIZE = 4
	C_CACHE_BYTE_SIZE = 8192
	C_DATA_SIZE = 32
	C_DEBUG_ENABLED = 0
	C_ICACHE_ALWAYS_USED = 1
	C_ICACHE_BASEADDR = "10100000000000000000000000000000"
	C_ICACHE_HIGHADDR = "10101111111111111111111111111111"
	C_OPB_WIDTH = 32
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <instr_mux> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DEBUG_ENABLED = false
	C_USE_ICACHE = true
	C_USE_I_EXT = true
	C_USE_I_LMB = true

Analyzing hierarchy for entity <PreFetch_Buffer> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_FSL_ATOMIC = 0
	C_IEXT_BUS_EXCEPTION = 0
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <Register_File> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DATA_SIZE = 32
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <Operand_Select> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DATA_SIZE = 32
	C_DEBUG_ENABLED = 0
	C_EXCEPTION_ADDR = "00000020"
	C_EXT_BRK_ADDR = "00000018"
	C_FSL_EXCEPTION = false
	C_INTERRUPT_ADDR = "00000010"
	C_PVR = 2
	C_TARGET = "virtex5"
	C_USE_EXCEPTIONS = false
	C_USE_FPU_bool = true

Analyzing hierarchy for entity <ALU> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_AREA_OPTIMIZED = 1
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <Shift_Logic_Module> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DATA_SIZE = 32
	C_TARGET = "virtex5"
	C_USE_PCMP_INSTR = false

Analyzing hierarchy for entity <FPU> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_FPU_EXCEPTION = 0
	C_TARGET = "virtex5"
	C_USE_FPU = 1

Analyzing hierarchy for entity <mul_unit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_TARGET = "virtex5"
	C_USE_HW_MUL = true
	C_USE_MUL64 = false

Analyzing hierarchy for entity <Result_Mux> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DATA_SIZE = 32
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <Zero_Detect> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DATA_SIZE = 32
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <MSR_Reg> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DATA_SIZE = 32
	C_FSL_LINKS = 0
	C_PVR = 2
	C_RESET_MSR = "000000000000000"
	C_TARGET = "virtex5"
	C_USE_DCACHE = false
	C_USE_DIV = false
	C_USE_D_OPB = false
	C_USE_EXCEPTIONS = false
	C_USE_ICACHE = true
	C_USE_MSR_INSTR = 0

Analyzing hierarchy for entity <PC_Module> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DATA_SIZE = 32
	C_PC_START_ADDR = "00000000"
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <PVR> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ADDR_TAG_BITS = 15
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_AREA_OPTIMIZED = true
	C_CACHE_BYTE_SIZE = 8192
	C_DCACHE_ADDR_TAG = 0
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 8192
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 1
	C_DEBUG_ENABLED = 0
	C_DIV_ZERO_EXCEPTION = 0
	C_DOPB_BUS_EXCEPTION = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_D_LMB = 1
	C_D_OPB = 0
	C_D_PLB = 1
	C_EDGE_IS_POSITIVE = 1
	C_FPU_EXCEPTION = 0
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ICACHE_ALWAYS_USED = 1
	C_ICACHE_BASEADDR = "10100000000000000000000000000000"
	C_ICACHE_HIGHADDR = "10101111111111111111111111111111"
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_USE_FSL = 1
	C_ILL_OPCODE_EXCEPTION = 0
	C_INTERCONNECT = 1
	C_INTERRUPT_IS_EDGE = 0
	C_IOPB_BUS_EXCEPTION = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_I_LMB = 1
	C_I_OPB = 0
	C_I_PLB = 1
	C_MB_VERSION = "00001011"
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_PVR = 2
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "10110000000000000000010100000000"
	C_RESET_MSR = "000000000000000"
	C_TARGET = "virtex5"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = false
	C_USE_DCACHE = 0
	C_USE_DIV = false
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_FPU = 1
	C_USE_HW_MUL = true
	C_USE_ICACHE = 1
	C_USE_MMU = 0
	C_USE_MSR_INSTR = false
	C_USE_MUL64 = false
	C_USE_PCMP_INSTR = false

Analyzing hierarchy for entity <Data_Read_Steering> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <mux4_8> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_BE = true
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <comparator> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_IS_FIRST = true
	C_SIZE = 16
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <carry_or> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <RAM_Module> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ADDR_WIDTH = 9
	C_DATA_WIDTH = 20
	C_FORCE_BRAM = true
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <RAM_Module> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ADDR_WIDTH = 11
	C_DATA_WIDTH = 32
	C_FORCE_BRAM = false
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <Register_File_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <Operand_Select_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DEBUG_ENABLED = 0
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = true
	C_ONLY_PC = false
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <Operand_Select_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DEBUG_ENABLED = 0
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = false
	C_ONLY_PC = false
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <Operand_Select_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DEBUG_ENABLED = 0
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '1'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = false
	C_ONLY_PC = false
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <Operand_Select_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DEBUG_ENABLED = 0
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '1'
	C_INTERRUPT_ADDR_BIT = '1'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = false
	C_ONLY_PC = false
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <Operand_Select_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DEBUG_ENABLED = 0
	C_EXCEPTION_ADDR_BIT = '1'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = false
	C_ONLY_PC = false
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <Operand_Select_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DEBUG_ENABLED = 0
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = false
	C_ONLY_PC = true
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <Operand_Select_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DEBUG_ENABLED = 0
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = false
	C_LSB_BIT = false
	C_ONLY_PC = true
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <Operand_Select_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DEBUG_ENABLED = 0
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = false
	C_LSB_BIT = false
	C_ONLY_PC = false
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <ALU_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_LAST_BIT = false
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <ALU_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_LAST_BIT = true
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <Shift_Logic_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <carry_compare_const> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	B_Vec = "00000000000000000000000"
	C_TARGET = "virtex5"
	Size = 23

Analyzing hierarchy for entity <carry_compare> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_TARGET = "virtex5"
	Size = 8

Analyzing hierarchy for entity <carry_compare> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_TARGET = "virtex5"
	Size = 23

Analyzing hierarchy for entity <FPU_ADDSUB> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <FPU_MUL> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <FPU_DIV> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <dsp_module> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_AB_REG = 0
	C_A_WIDTH = 18
	C_B_WIDTH = 18
	C_MASK = "111111111111111111111111111111111111111111111111"
	C_M_REG = 0
	C_OPMODE = "0000101"
	C_PATTERN = "111111111111111111111111111111111111111111111111"
	C_P_REG = 1
	C_P_WIDTH = 48
	C_TARGET = "virtex5"
	C_USE_PATTERN = "NO_PATDET"

Analyzing hierarchy for entity <dsp_module> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_AB_REG = 0
	C_A_WIDTH = 18
	C_B_WIDTH = 18
	C_MASK = "111111111111111111111111111111111111111111111111"
	C_M_REG = 1
	C_OPMODE = "1010101"
	C_PATTERN = "111111111111111111111111111111111111111111111111"
	C_P_REG = 1
	C_P_WIDTH = 48
	C_TARGET = "virtex5"
	C_USE_PATTERN = "NO_PATDET"

Analyzing hierarchy for entity <dsp_module> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_AB_REG = 1
	C_A_WIDTH = 18
	C_B_WIDTH = 18
	C_MASK = "111111111111111111111111111111111111111111111111"
	C_M_REG = 1
	C_OPMODE = "0010101"
	C_PATTERN = "111111111111111111111111111111111111111111111111"
	C_P_REG = 0
	C_P_WIDTH = 48
	C_TARGET = "virtex5"
	C_USE_PATTERN = "NO_PATDET"

Analyzing hierarchy for entity <Result_Mux_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <MSR_Reg_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <PC_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_RESET_VALUE = '0'
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <PC_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_RESET_VALUE = '1'
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <carry_and> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <find_first_bit> in library <Microblaze_v7_10_d> (architecture <IMP>).

Analyzing hierarchy for entity <dsp_module> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_AB_REG = 0
	C_A_WIDTH = 25
	C_B_WIDTH = 18
	C_MASK = "111111111111111111111111111111100000000000000000"
	C_M_REG = 1
	C_OPMODE = "0000101"
	C_PATTERN = "000000000000000000000000000000000000000000000000"
	C_P_REG = 0
	C_P_WIDTH = 48
	C_TARGET = "virtex5"
	C_USE_PATTERN = "PATDET"

Analyzing hierarchy for entity <dsp_module> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_AB_REG = 0
	C_A_WIDTH = 25
	C_B_WIDTH = 18
	C_MASK = "111111111111111111111111111111111111111111110000"
	C_M_REG = 1
	C_OPMODE = "1010101"
	C_PATTERN = "000000000000000000000000000000000000000000000000"
	C_P_REG = 1
	C_P_WIDTH = 48
	C_TARGET = "virtex5"
	C_USE_PATTERN = "PATDET"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <microblaze_mb5_wrapper> in library <work> (Architecture <STRUCTURE>).
Entity <microblaze_mb5_wrapper> analyzed. Unit <microblaze_mb5_wrapper> generated.

Analyzing generic Entity <microblaze> in library <microblaze_v7_10_d> (Architecture <IMP>).
	C_ADDR_TAG_BITS = 15
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_AREA_OPTIMIZED = 1
	C_CACHE_BYTE_SIZE = 8192
	C_DATA_SIZE = 32
	C_DCACHE_ADDR_TAG = 0
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 8192
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 1
	C_DEBUG_ENABLED = 0
	C_DIV_ZERO_EXCEPTION = 0
	C_DOPB_BUS_EXCEPTION = 0
	C_DPLB_BURST_EN = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_DPLB_DWIDTH = 32
	C_DPLB_NATIVE_DWIDTH = 32
	C_DPLB_P2P = 0
	C_DYNAMIC_BUS_SIZING = 1
	C_D_LMB = 1
	C_D_OPB = 0
	C_D_PLB = 1
	C_EDGE_IS_POSITIVE = 1
	C_FAMILY = "virtex5"
	C_FPU_EXCEPTION = 0
	C_FSL_DATA_SIZE = 32
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ICACHE_ALWAYS_USED = 1
	C_ICACHE_BASEADDR = "10100000000000000000000000000000"
	C_ICACHE_HIGHADDR = "10101111111111111111111111111111"
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_USE_FSL = 1
	C_ILL_OPCODE_EXCEPTION = 0
	C_INSTANCE = "microblaze_mb5"
	C_INTERCONNECT = 1
	C_INTERRUPT_IS_EDGE = 0
	C_IOPB_BUS_EXCEPTION = 0
	C_IPLB_BURST_EN = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_IPLB_DWIDTH = 32
	C_IPLB_NATIVE_DWIDTH = 32
	C_IPLB_P2P = 0
	C_I_LMB = 1
	C_I_OPB = 0
	C_I_PLB = 1
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_PVR = 2
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "10110000000000000000010100000000"
	C_RESET_MSR = "00000000000000000000000000000000"
	C_SCO = 0
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = 0
	C_USE_DCACHE = 0
	C_USE_DIV = 0
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_EXT_BRK = 1
	C_USE_EXT_NM_BRK = 1
	C_USE_FPU = 1
	C_USE_HW_MUL = 1
	C_USE_ICACHE = 1
	C_USE_INTERRUPT = 0
	C_USE_MMU = 0
	C_USE_MSR_INSTR = 0
	C_USE_PCMP_INSTR = 0
    Set property "syn_keep = TRUE" for signal <alu_Op>.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/microblaze.vhd" line 3290: Unconnected output port 'Branch_Instr' of component 'Decode'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/microblaze.vhd" line 3503: Unconnected output port 'Op2' of component 'Data_Flow'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/microblaze.vhd" line 3774: Unconnected output port 'WB_DPLB_Data_Strobe' of component 'DPLB_Interface'.
INFO:Xst:2679 - Register <Trace_EX_PipeRun> in unit <microblaze> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Trace_MEM_PipeRun> in unit <microblaze> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Trace_MSR_Reg<0>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Trace_MSR_Reg<1>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Trace_MSR_Reg<2>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Trace_MSR_Reg<3>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <microblaze> analyzed. Unit <microblaze> generated.

Analyzing generic Entity <interrupt_mode_converter> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_EDGE_IS_POSITIVE = true
	C_INTERRUPT_IS_EDGE = false
Entity <interrupt_mode_converter> analyzed. Unit <interrupt_mode_converter> generated.

Analyzing generic Entity <Decode> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_ALLOW_LUT6 = true
	C_DATA_SIZE = 32
	C_DEBUG_ENABLED = 0
	C_DETECT_OPCODE_0x0 = false
	C_DIV_ZERO_EXCEPTION = 0
	C_DOPB_BUS_EXCEPTION = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_FPU_EXCEPTION = 0
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ILL_OPCODE_EXCEPTION = 0
	C_IOPB_BUS_EXCEPTION = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_PVR = 2
	C_TARGET = "virtex5"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = 0
	C_USE_DCACHE = 0
	C_USE_DIV = 0
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_EXT_BRK = true
	C_USE_EXT_NM_BRK = true
	C_USE_FPU = 1
	C_USE_ICACHE = 1
	C_USE_INTERRUPT = false
	C_USE_MSR_INSTR = 0
	C_USE_MUL64 = false
	C_USE_MUL_INSTR = true
	C_USE_PCMP_INSTR = false
    Set user-defined property "INIT =  F800" for instance <write_Reg_I_LUT> in unit <Decode>.
    Set user-defined property "INIT =  0040" for instance <Using_FPGA.of_PipeRun_Select_LUT4> in unit <Decode>.
    Set user-defined property "INIT =  0004" for instance <Using_FPGA.of_PipeRun_without_dready_LUT4> in unit <Decode>.
    Set user-defined property "INIT =  2000" for instance <Using_FPGA.OpSel1_SPR_Select_LUT_1> in unit <Decode>.
    Set user-defined property "INIT =  0200" for instance <Using_FPGA.OpSel1_SPR_Select_LUT_2> in unit <Decode>.
    Set user-defined property "INIT =  04" for instance <Using_FPGA.OpSel1_SPR_Select_LUT_3> in unit <Decode>.
    Set user-defined property "INIT =  15" for instance <Using_FPGA.OpSel1_SPR_Select_LUT_4> in unit <Decode>.
    Set user-defined property "INIT =  8421" for instance <Using_FPGA.Res_Forward1_LUT1> in unit <Decode>.
    Set user-defined property "INIT =  8421" for instance <Using_FPGA.Res_Forward1_LUT2> in unit <Decode>.
    Set user-defined property "INIT =  90" for instance <Using_FPGA.Res_Forward1_LUT3> in unit <Decode>.
    Set user-defined property "INIT =  8000" for instance <Using_FPGA.Res_Forward1_LUT4> in unit <Decode>.
    Set user-defined property "INIT =  8421" for instance <Using_FPGA.Res_Forward2_LUT1> in unit <Decode>.
    Set user-defined property "INIT =  8421" for instance <Using_FPGA.Res_Forward2_LUT2> in unit <Decode>.
    Set user-defined property "INIT =  90" for instance <Using_FPGA.Res_Forward2_LUT3> in unit <Decode>.
    Set user-defined property "INIT =  8000" for instance <Using_FPGA.Res_Forward2_LUT4> in unit <Decode>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.ALU_OP0_FDE> in unit <Decode>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.ALU_OP1_FDE> in unit <Decode>.
    Set user-defined property "INIT =  00F0" for instance <Using_FPGA.I_correct_Carry_Select> in unit <Decode>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.ALU_Carry_FDE> in unit <Decode>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Force1_FDRE> in unit <Decode>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Force2_FDRE> in unit <Decode>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Force_Val1_FDRE> in unit <Decode>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Force_Val2_FDRSE> in unit <Decode>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Use_Reg_Neg_S_FDRE> in unit <Decode>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Use_Reg_Neg_DI_FDRE> in unit <Decode>.
    Set user-defined property "INIT =  1" for instance <Using_FPGA.Reg_Test_Equal_FDSE> in unit <Decode>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Reg_Test_Equal_N_FDRE> in unit <Decode>.
    Set user-defined property "INIT =  B4" for instance <Using_FPGA.force_jump1_LUT3> in unit <Decode>.
    Set user-defined property "INIT =  B4" for instance <Using_FPGA.force_di1_LUT3> in unit <Decode>.
    Set user-defined property "INIT =  0200" for instance <Using_FPGA.force_jump2_LUT4> in unit <Decode>.
    Set user-defined property "INIT =  AABA" for instance <Using_FPGA.force_di2_LUT4> in unit <Decode>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Ext_NM_BRK_FDRSE> in unit <Decode>.
INFO:Xst:2679 - Register <Write_DCache_I> in unit <Decode> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <take_intr> in unit <Decode> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <take_intr_2nd_cycle> in unit <Decode> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Take_Exc_2nd_cycle> in unit <Decode> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <enable_Interrupts_I> in unit <Decode> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Interrupt_Taken> in unit <Decode> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <Decode> analyzed. Unit <Decode> generated.

Analyzing generic Entity <PreFetch_Buffer> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_FSL_ATOMIC = 0
	C_IEXT_BUS_EXCEPTION = 0
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[0].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[1].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[2].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[3].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[4].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[5].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[6].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[7].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[8].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[9].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[10].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[11].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[12].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[13].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[14].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[15].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[16].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[17].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[18].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[19].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[20].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[21].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[22].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[23].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[24].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[25].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[26].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[27].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[28].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[29].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[30].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[31].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  1" for instance <Using_FPGA.Buffer_DFFs[1].FDS_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  1" for instance <Using_FPGA.Buffer_DFFs[2].FDS_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  1" for instance <Using_FPGA.Buffer_DFFs[3].FDS_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.of_valid_FDR_I> in unit <PreFetch_Buffer>.
Entity <PreFetch_Buffer> analyzed. Unit <PreFetch_Buffer> generated.

Analyzing generic Entity <Data_Flow> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_ADDR_TAG_BITS = 15
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_ALLOW_LUT6 = true
	C_AREA_OPTIMIZED = 1
	C_BUFFER_SIZE = 16
	C_CACHE_BYTE_SIZE = 8192
	C_DATA_SIZE = 32
	C_DCACHE_ADDR_TAG = 0
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 8192
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 1
	C_DEBUG_ENABLED = 0
	C_DIV_ZERO_EXCEPTION = 0
	C_DOPB_BUS_EXCEPTION = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_D_LMB = 1
	C_D_OPB = 0
	C_D_PLB = 1
	C_EDGE_IS_POSITIVE = 1
	C_EXCEPTION_ADDR = "00000020"
	C_EXT_BRK_ADDR = "00000018"
	C_FPU_EXCEPTION = 0
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ICACHE_ALWAYS_USED = 1
	C_ICACHE_BASEADDR = "10100000000000000000000000000000"
	C_ICACHE_HIGHADDR = "10101111111111111111111111111111"
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_USE_FSL = 1
	C_ILL_OPCODE_EXCEPTION = 0
	C_INTERCONNECT = 1
	C_INTERRUPT_ADDR = "00000010"
	C_INTERRUPT_IS_EDGE = 0
	C_IOPB_BUS_EXCEPTION = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_I_LMB = 1
	C_I_OPB = 0
	C_I_PLB = 1
	C_MAX_FSL_LINKS = 16
	C_MB_VERSION = "00001011"
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_PC_START_ADDR = "00000000"
	C_PVR = 2
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "10110000000000000000010100000000"
	C_RESET_MSR = "000000000000000"
	C_TARGET = "virtex5"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = 0
	C_USE_DCACHE = 0
	C_USE_DIV = 0
	C_USE_EXCEPTIONS = false
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_FPU = 1
	C_USE_HW_MUL = true
	C_USE_ICACHE = 1
	C_USE_MMU = 0
	C_USE_MSR_INSTR = 0
	C_USE_MUL64 = false
	C_USE_PCMP_INSTR = false
    Set property "syn_keep = TRUE" for signal <op2_i>.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/data_flow.vhd" line 1066: Unconnected output port 'MEM_FPU_Stall' of component 'FPU'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/data_flow.vhd" line 1066: Unconnected output port 'WB_FPU_Excep' of component 'FPU'.
Entity <Data_Flow> analyzed. Unit <Data_Flow> generated.

Analyzing generic Entity <Register_File> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DATA_SIZE = 32
	C_TARGET = "virtex5"
Entity <Register_File> analyzed. Unit <Register_File> generated.

Analyzing generic Entity <Register_File_Bit> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  00000000" for instance <Using_Virtex2.RegFile_X1> in unit <Register_File_Bit>.
    Set user-defined property "INIT =  00000000" for instance <Using_Virtex2.RegFile_X2> in unit <Register_File_Bit>.
Entity <Register_File_Bit> analyzed. Unit <Register_File_Bit> generated.

Analyzing generic Entity <Operand_Select> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DATA_SIZE = 32
	C_DEBUG_ENABLED = 0
	C_EXCEPTION_ADDR = "00000020"
	C_EXT_BRK_ADDR = "00000018"
	C_FSL_EXCEPTION = false
	C_INTERRUPT_ADDR = "00000010"
	C_PVR = 2
	C_TARGET = "virtex5"
	C_USE_EXCEPTIONS = false
	C_USE_FPU_bool = true
Entity <Operand_Select> analyzed. Unit <Operand_Select> generated.

Analyzing generic Entity <Operand_Select_Bit.1> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DEBUG_ENABLED = 0
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = true
	C_ONLY_PC = false
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  CA" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.1>.
    Set user-defined property "INIT =  CAC0" for instance <Both_PC_and_MSR.Op1_Mux2_2> in unit <Operand_Select_Bit.1>.
    Set user-defined property "INIT =  0" for instance <Op1_DFF> in unit <Operand_Select_Bit.1>.
    Set user-defined property "INIT =  0" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.1>.
    Set user-defined property "INIT =  00CA" for instance <Intr_Addr_bit_is_0.Op2_Mux2_1> in unit <Operand_Select_Bit.1>.
    Set user-defined property "INIT =  10" for instance <Lower_Part.Op2_Mux2_2> in unit <Operand_Select_Bit.1>.
    Set user-defined property "INIT =  0" for instance <LSB_DFF.Op2_DFF> in unit <Operand_Select_Bit.1>.
Entity <Operand_Select_Bit.1> analyzed. Unit <Operand_Select_Bit.1> generated.

Analyzing generic Entity <Operand_Select_Bit.2> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DEBUG_ENABLED = 0
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = false
	C_ONLY_PC = false
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  CA" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.2>.
    Set user-defined property "INIT =  CAC0" for instance <Both_PC_and_MSR.Op1_Mux2_2> in unit <Operand_Select_Bit.2>.
    Set user-defined property "INIT =  0" for instance <Op1_DFF> in unit <Operand_Select_Bit.2>.
    Set user-defined property "INIT =  0" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.2>.
    Set user-defined property "INIT =  00CA" for instance <Intr_Addr_bit_is_0.Op2_Mux2_1> in unit <Operand_Select_Bit.2>.
    Set user-defined property "INIT =  10" for instance <Lower_Part.Op2_Mux2_2> in unit <Operand_Select_Bit.2>.
    Set user-defined property "INIT =  0" for instance <MSB_DFF.Op2_DFF> in unit <Operand_Select_Bit.2>.
Entity <Operand_Select_Bit.2> analyzed. Unit <Operand_Select_Bit.2> generated.

Analyzing generic Entity <Operand_Select_Bit.3> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DEBUG_ENABLED = 0
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '1'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = false
	C_ONLY_PC = false
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  CA" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.3>.
    Set user-defined property "INIT =  CAC0" for instance <Both_PC_and_MSR.Op1_Mux2_2> in unit <Operand_Select_Bit.3>.
    Set user-defined property "INIT =  0" for instance <Op1_DFF> in unit <Operand_Select_Bit.3>.
    Set user-defined property "INIT =  0" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.3>.
    Set user-defined property "INIT =  00CA" for instance <Intr_Addr_bit_is_0.Op2_Mux2_1> in unit <Operand_Select_Bit.3>.
    Set user-defined property "INIT =  54" for instance <Lower_Part.Op2_Mux2_2> in unit <Operand_Select_Bit.3>.
    Set user-defined property "INIT =  0" for instance <MSB_DFF.Op2_DFF> in unit <Operand_Select_Bit.3>.
Entity <Operand_Select_Bit.3> analyzed. Unit <Operand_Select_Bit.3> generated.

Analyzing generic Entity <Operand_Select_Bit.4> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DEBUG_ENABLED = 0
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '1'
	C_INTERRUPT_ADDR_BIT = '1'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = false
	C_ONLY_PC = false
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  CA" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.4>.
    Set user-defined property "INIT =  CAC0" for instance <Both_PC_and_MSR.Op1_Mux2_2> in unit <Operand_Select_Bit.4>.
    Set user-defined property "INIT =  0" for instance <Op1_DFF> in unit <Operand_Select_Bit.4>.
    Set user-defined property "INIT =  0" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.4>.
    Set user-defined property "INIT =  FFCA" for instance <Intr_Addr_bit_is_1.Op2_Mux2_1> in unit <Operand_Select_Bit.4>.
    Set user-defined property "INIT =  54" for instance <Lower_Part.Op2_Mux2_2> in unit <Operand_Select_Bit.4>.
    Set user-defined property "INIT =  0" for instance <MSB_DFF.Op2_DFF> in unit <Operand_Select_Bit.4>.
Entity <Operand_Select_Bit.4> analyzed. Unit <Operand_Select_Bit.4> generated.

Analyzing generic Entity <Operand_Select_Bit.5> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DEBUG_ENABLED = 0
	C_EXCEPTION_ADDR_BIT = '1'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = false
	C_ONLY_PC = false
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  CA" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.5>.
    Set user-defined property "INIT =  CAC0" for instance <Both_PC_and_MSR.Op1_Mux2_2> in unit <Operand_Select_Bit.5>.
    Set user-defined property "INIT =  0" for instance <Op1_DFF> in unit <Operand_Select_Bit.5>.
    Set user-defined property "INIT =  0" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.5>.
    Set user-defined property "INIT =  00CA" for instance <Intr_Addr_bit_is_0.Op2_Mux2_1> in unit <Operand_Select_Bit.5>.
    Set user-defined property "INIT =  BA" for instance <Lower_Part.Op2_Mux2_2> in unit <Operand_Select_Bit.5>.
    Set user-defined property "INIT =  0" for instance <MSB_DFF.Op2_DFF> in unit <Operand_Select_Bit.5>.
Entity <Operand_Select_Bit.5> analyzed. Unit <Operand_Select_Bit.5> generated.

Analyzing generic Entity <Operand_Select_Bit.6> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DEBUG_ENABLED = 0
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = false
	C_ONLY_PC = true
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  CA" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.6>.
    Set user-defined property "INIT =  8" for instance <Only_PC.Op1_Mux2_2> in unit <Operand_Select_Bit.6>.
    Set user-defined property "INIT =  0" for instance <Op1_DFF> in unit <Operand_Select_Bit.6>.
    Set user-defined property "INIT =  0" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.6>.
    Set user-defined property "INIT =  00CA" for instance <Intr_Addr_bit_is_0.Op2_Mux2_1> in unit <Operand_Select_Bit.6>.
    Set user-defined property "INIT =  10" for instance <Lower_Part.Op2_Mux2_2> in unit <Operand_Select_Bit.6>.
    Set user-defined property "INIT =  0" for instance <MSB_DFF.Op2_DFF> in unit <Operand_Select_Bit.6>.
Entity <Operand_Select_Bit.6> analyzed. Unit <Operand_Select_Bit.6> generated.

Analyzing generic Entity <Operand_Select_Bit.7> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DEBUG_ENABLED = 0
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = false
	C_LSB_BIT = false
	C_ONLY_PC = true
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  CA" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.7>.
    Set user-defined property "INIT =  8" for instance <Only_PC.Op1_Mux2_2> in unit <Operand_Select_Bit.7>.
    Set user-defined property "INIT =  0" for instance <Op1_DFF> in unit <Operand_Select_Bit.7>.
    Set user-defined property "INIT =  0" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.7>.
    Set user-defined property "INIT =  00CA" for instance <Intr_Addr_bit_is_0.Op2_Mux2_1> in unit <Operand_Select_Bit.7>.
    Set user-defined property "INIT =  00CA" for instance <Upper_Part.Exc_Addr_Bit_Is_0.Op2_Mux2_2> in unit <Operand_Select_Bit.7>.
    Set user-defined property "INIT =  0" for instance <MSB_DFF.Op2_DFF> in unit <Operand_Select_Bit.7>.
Entity <Operand_Select_Bit.7> analyzed. Unit <Operand_Select_Bit.7> generated.

Analyzing generic Entity <Operand_Select_Bit.8> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DEBUG_ENABLED = 0
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = false
	C_LSB_BIT = false
	C_ONLY_PC = false
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  CA" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.8>.
    Set user-defined property "INIT =  CAC0" for instance <Both_PC_and_MSR.Op1_Mux2_2> in unit <Operand_Select_Bit.8>.
    Set user-defined property "INIT =  0" for instance <Op1_DFF> in unit <Operand_Select_Bit.8>.
    Set user-defined property "INIT =  0" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.8>.
    Set user-defined property "INIT =  00CA" for instance <Intr_Addr_bit_is_0.Op2_Mux2_1> in unit <Operand_Select_Bit.8>.
    Set user-defined property "INIT =  00CA" for instance <Upper_Part.Exc_Addr_Bit_Is_0.Op2_Mux2_2> in unit <Operand_Select_Bit.8>.
    Set user-defined property "INIT =  0" for instance <MSB_DFF.Op2_DFF> in unit <Operand_Select_Bit.8>.
Entity <Operand_Select_Bit.8> analyzed. Unit <Operand_Select_Bit.8> generated.

Analyzing generic Entity <ALU> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_AREA_OPTIMIZED = 1
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  00" for instance <FPGA_Target.No_Carry_Decoding.alu_carry_select_LUT> in unit <ALU>.
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing generic Entity <ALU_Bit.1> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_LAST_BIT = false
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  607AA67800008888" for instance <Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5> in unit <ALU_Bit.1>.
Entity <ALU_Bit.1> analyzed. Unit <ALU_Bit.1> generated.

Analyzing generic Entity <ALU_Bit.2> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_LAST_BIT = true
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  607AA67800008888" for instance <Using_FPGA_LUT6.Last_Bit.I_ALU_LUT_V5> in unit <ALU_Bit.2>.
    Set user-defined property "INIT =  FA0A" for instance <Using_FPGA_LUT6.Last_Bit.I_ALU_LUT_2> in unit <ALU_Bit.2>.
Entity <ALU_Bit.2> analyzed. Unit <ALU_Bit.2> generated.

Analyzing generic Entity <Shift_Logic_Module> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DATA_SIZE = 32
	C_TARGET = "virtex5"
	C_USE_PCMP_INSTR = false
Entity <Shift_Logic_Module> analyzed. Unit <Shift_Logic_Module> generated.

Analyzing generic Entity <Shift_Logic_Bit> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  468E" for instance <Logic_LUT> in unit <Shift_Logic_Bit>.
    Set user-defined property "INIT =  FCAA" for instance <Shift_LUT> in unit <Shift_Logic_Bit>.
Entity <Shift_Logic_Bit> analyzed. Unit <Shift_Logic_Bit> generated.

Analyzing generic Entity <FPU> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_FPU_EXCEPTION = 0
	C_TARGET = "virtex5"
	C_USE_FPU = 1
    Set user-defined property "INIT =  6AA6" for instance <Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[10].I_ALU_LUT> in unit <FPU>.
    Set user-defined property "INIT =  6AA6" for instance <Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[9].I_ALU_LUT> in unit <FPU>.
    Set user-defined property "INIT =  6AA6" for instance <Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[8].I_ALU_LUT> in unit <FPU>.
    Set user-defined property "INIT =  6AA6" for instance <Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[7].I_ALU_LUT> in unit <FPU>.
    Set user-defined property "INIT =  6AA6" for instance <Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[6].I_ALU_LUT> in unit <FPU>.
    Set user-defined property "INIT =  6AA6" for instance <Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[5].I_ALU_LUT> in unit <FPU>.
    Set user-defined property "INIT =  6AA6" for instance <Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[4].I_ALU_LUT> in unit <FPU>.
    Set user-defined property "INIT =  6AA6" for instance <Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[3].I_ALU_LUT> in unit <FPU>.
    Set user-defined property "INIT =  6AA6" for instance <Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[2].I_ALU_LUT> in unit <FPU>.
    Set user-defined property "INIT =  6AA6" for instance <Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[1].I_ALU_LUT> in unit <FPU>.
INFO:Xst:2679 - Register <mem_sqrt_op_2> in unit <FPU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_flt_op_2> in unit <FPU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_int_op_2> in unit <FPU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_sqrt_op_3> in unit <FPU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_flt_op_3> in unit <FPU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_int_op_3> in unit <FPU> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <FPU> analyzed. Unit <FPU> generated.

Analyzing generic Entity <carry_compare_const> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	B_Vec = "00000000000000000000000"
	C_TARGET = "virtex5"
	Size = 23
Entity <carry_compare_const> analyzed. Unit <carry_compare_const> generated.

Analyzing generic Entity <carry_and> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_TARGET = "virtex5"
Entity <carry_and> analyzed. Unit <carry_and> generated.

Analyzing generic Entity <carry_compare.1> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_TARGET = "virtex5"
	Size = 8
Entity <carry_compare.1> analyzed. Unit <carry_compare.1> generated.

Analyzing generic Entity <carry_compare.2> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_TARGET = "virtex5"
	Size = 23
Entity <carry_compare.2> analyzed. Unit <carry_compare.2> generated.

Analyzing generic Entity <FPU_ADDSUB> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_TARGET = "virtex5"
INFO:Xst:2679 - Register <mem_MantA_3<32>> in unit <FPU_ADDSUB> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_MantA_3<33>> in unit <FPU_ADDSUB> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_MantA_3<34>> in unit <FPU_ADDSUB> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <FPU_ADDSUB> analyzed. Unit <FPU_ADDSUB> generated.

Analyzing Entity <find_first_bit> in library <Microblaze_v7_10_d> (Architecture <IMP>).
Entity <find_first_bit> analyzed. Unit <find_first_bit> generated.

Analyzing generic Entity <FPU_MUL> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_TARGET = "virtex5"
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/fpu_mul.vhd" line 215: Unconnected output port 'PCOUT' of component 'dsp_module'.
Entity <FPU_MUL> analyzed. Unit <FPU_MUL> generated.

Analyzing generic Entity <dsp_module.4> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_AB_REG = 0
	C_A_WIDTH = 25
	C_B_WIDTH = 18
	C_MASK = "111111111111111111111111111111100000000000000000"
	C_M_REG = 1
	C_OPMODE = "0000101"
	C_PATTERN = "000000000000000000000000000000000000000000000000"
	C_P_REG = 0
	C_P_WIDTH = 48
	C_TARGET = "virtex5"
	C_USE_PATTERN = "PATDET"
    Set user-defined property "ACASCREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.4>.
    Set user-defined property "ALUMODEREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.4>.
    Set user-defined property "AREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.4>.
    Set user-defined property "AUTORESET_PATTERN_DETECT =  FALSE" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.4>.
    Set user-defined property "AUTORESET_PATTERN_DETECT_OPTINV =  MATCH" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.4>.
    Set user-defined property "A_INPUT =  DIRECT" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.4>.
    Set user-defined property "BCASCREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.4>.
    Set user-defined property "BREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.4>.
    Set user-defined property "B_INPUT =  DIRECT" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.4>.
    Set user-defined property "CARRYINREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.4>.
    Set user-defined property "CARRYINSELREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.4>.
    Set user-defined property "CREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.4>.
    Set user-defined property "MASK =  FFFFFFFE0000" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.4>.
    Set user-defined property "MREG =  1" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.4>.
    Set user-defined property "MULTCARRYINREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.4>.
    Set user-defined property "OPMODEREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.4>.
    Set user-defined property "PATTERN =  000000000000" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.4>.
    Set user-defined property "PREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.4>.
    Set user-defined property "SEL_MASK =  MASK" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.4>.
    Set user-defined property "SEL_PATTERN =  PATTERN" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.4>.
    Set user-defined property "SEL_ROUNDING_MASK =  SEL_MASK" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.4>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.4>.
    Set user-defined property "USE_MULT =  MULT_S" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.4>.
    Set user-defined property "USE_PATTERN_DETECT =  PATDET" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.4>.
    Set user-defined property "USE_SIMD =  ONE48" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.4>.
Entity <dsp_module.4> analyzed. Unit <dsp_module.4> generated.

Analyzing generic Entity <dsp_module.5> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_AB_REG = 0
	C_A_WIDTH = 25
	C_B_WIDTH = 18
	C_MASK = "111111111111111111111111111111111111111111110000"
	C_M_REG = 1
	C_OPMODE = "1010101"
	C_PATTERN = "000000000000000000000000000000000000000000000000"
	C_P_REG = 1
	C_P_WIDTH = 48
	C_TARGET = "virtex5"
	C_USE_PATTERN = "PATDET"
    Set user-defined property "ACASCREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.5>.
    Set user-defined property "ALUMODEREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.5>.
    Set user-defined property "AREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.5>.
    Set user-defined property "AUTORESET_PATTERN_DETECT =  FALSE" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.5>.
    Set user-defined property "AUTORESET_PATTERN_DETECT_OPTINV =  MATCH" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.5>.
    Set user-defined property "A_INPUT =  DIRECT" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.5>.
    Set user-defined property "BCASCREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.5>.
    Set user-defined property "BREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.5>.
    Set user-defined property "B_INPUT =  DIRECT" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.5>.
    Set user-defined property "CARRYINREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.5>.
    Set user-defined property "CARRYINSELREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.5>.
    Set user-defined property "CREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.5>.
    Set user-defined property "MASK =  FFFFFFFFFFF0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.5>.
    Set user-defined property "MREG =  1" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.5>.
    Set user-defined property "MULTCARRYINREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.5>.
    Set user-defined property "OPMODEREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.5>.
    Set user-defined property "PATTERN =  000000000000" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.5>.
    Set user-defined property "PREG =  1" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.5>.
    Set user-defined property "SEL_MASK =  MASK" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.5>.
    Set user-defined property "SEL_PATTERN =  PATTERN" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.5>.
    Set user-defined property "SEL_ROUNDING_MASK =  SEL_MASK" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.5>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.5>.
    Set user-defined property "USE_MULT =  MULT_S" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.5>.
    Set user-defined property "USE_PATTERN_DETECT =  PATDET" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.5>.
    Set user-defined property "USE_SIMD =  ONE48" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.5>.
Entity <dsp_module.5> analyzed. Unit <dsp_module.5> generated.

Analyzing generic Entity <FPU_DIV> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_TARGET = "virtex5"
Entity <FPU_DIV> analyzed. Unit <FPU_DIV> generated.

Analyzing generic Entity <mul_unit> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_TARGET = "virtex5"
	C_USE_HW_MUL = true
	C_USE_MUL64 = false
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mul_unit.vhd" line 632: Unconnected output port 'DETECT' of component 'dsp_module'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mul_unit.vhd" line 665: Unconnected output port 'DETECT' of component 'dsp_module'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mul_unit.vhd" line 695: Unconnected output port 'PCOUT' of component 'dsp_module'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mul_unit.vhd" line 695: Unconnected output port 'DETECT' of component 'dsp_module'.
Entity <mul_unit> analyzed. Unit <mul_unit> generated.

Analyzing generic Entity <dsp_module.1> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_AB_REG = 0
	C_A_WIDTH = 18
	C_B_WIDTH = 18
	C_MASK = "111111111111111111111111111111111111111111111111"
	C_M_REG = 0
	C_OPMODE = "0000101"
	C_PATTERN = "111111111111111111111111111111111111111111111111"
	C_P_REG = 1
	C_P_WIDTH = 48
	C_TARGET = "virtex5"
	C_USE_PATTERN = "NO_PATDET"
    Set user-defined property "ACASCREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "ALUMODEREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "AREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "AUTORESET_PATTERN_DETECT =  FALSE" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "AUTORESET_PATTERN_DETECT_OPTINV =  MATCH" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "A_INPUT =  DIRECT" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "BCASCREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "BREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "B_INPUT =  DIRECT" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "CARRYINREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "CARRYINSELREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "CREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "MASK =  FFFFFFFFFFFF" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "MREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "MULTCARRYINREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "OPMODEREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "PATTERN =  FFFFFFFFFFFF" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "PREG =  1" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "SEL_MASK =  MASK" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "SEL_PATTERN =  PATTERN" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "SEL_ROUNDING_MASK =  SEL_MASK" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "USE_MULT =  MULT" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "USE_PATTERN_DETECT =  NO_PATDET" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "USE_SIMD =  ONE48" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
Entity <dsp_module.1> analyzed. Unit <dsp_module.1> generated.

Analyzing generic Entity <dsp_module.2> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_AB_REG = 0
	C_A_WIDTH = 18
	C_B_WIDTH = 18
	C_MASK = "111111111111111111111111111111111111111111111111"
	C_M_REG = 1
	C_OPMODE = "1010101"
	C_PATTERN = "111111111111111111111111111111111111111111111111"
	C_P_REG = 1
	C_P_WIDTH = 48
	C_TARGET = "virtex5"
	C_USE_PATTERN = "NO_PATDET"
    Set user-defined property "ACASCREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "ALUMODEREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "AREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "AUTORESET_PATTERN_DETECT =  FALSE" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "AUTORESET_PATTERN_DETECT_OPTINV =  MATCH" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "A_INPUT =  DIRECT" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "BCASCREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "BREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "B_INPUT =  DIRECT" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "CARRYINREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "CARRYINSELREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "CREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "MASK =  FFFFFFFFFFFF" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "MREG =  1" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "MULTCARRYINREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "OPMODEREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "PATTERN =  FFFFFFFFFFFF" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "PREG =  1" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "SEL_MASK =  MASK" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "SEL_PATTERN =  PATTERN" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "SEL_ROUNDING_MASK =  SEL_MASK" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "USE_MULT =  MULT_S" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "USE_PATTERN_DETECT =  NO_PATDET" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "USE_SIMD =  ONE48" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
Entity <dsp_module.2> analyzed. Unit <dsp_module.2> generated.

Analyzing generic Entity <dsp_module.3> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_AB_REG = 1
	C_A_WIDTH = 18
	C_B_WIDTH = 18
	C_MASK = "111111111111111111111111111111111111111111111111"
	C_M_REG = 1
	C_OPMODE = "0010101"
	C_PATTERN = "111111111111111111111111111111111111111111111111"
	C_P_REG = 0
	C_P_WIDTH = 48
	C_TARGET = "virtex5"
	C_USE_PATTERN = "NO_PATDET"
    Set user-defined property "ACASCREG =  1" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "ALUMODEREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "AREG =  1" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "AUTORESET_PATTERN_DETECT =  FALSE" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "AUTORESET_PATTERN_DETECT_OPTINV =  MATCH" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "A_INPUT =  DIRECT" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "BCASCREG =  1" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "BREG =  1" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "B_INPUT =  DIRECT" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "CARRYINREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "CARRYINSELREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "CREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "MASK =  FFFFFFFFFFFF" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "MREG =  1" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "MULTCARRYINREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "OPMODEREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "PATTERN =  FFFFFFFFFFFF" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "PREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "SEL_MASK =  MASK" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "SEL_PATTERN =  PATTERN" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "SEL_ROUNDING_MASK =  SEL_MASK" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "USE_MULT =  MULT_S" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "USE_PATTERN_DETECT =  NO_PATDET" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "USE_SIMD =  ONE48" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
Entity <dsp_module.3> analyzed. Unit <dsp_module.3> generated.

Analyzing generic Entity <Result_Mux> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DATA_SIZE = 32
	C_TARGET = "virtex5"
Entity <Result_Mux> analyzed. Unit <Result_Mux> generated.

Analyzing generic Entity <Result_Mux_Bit> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  EFE0" for instance <Mul_ALU_Mux> in unit <Result_Mux_Bit>.
    Set user-defined property "INIT =  E040" for instance <Data_Shift_Mux> in unit <Result_Mux_Bit>.
    Set user-defined property "INIT =  0" for instance <EX_Result_DFF> in unit <Result_Mux_Bit>.
Entity <Result_Mux_Bit> analyzed. Unit <Result_Mux_Bit> generated.

Analyzing generic Entity <Zero_Detect> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DATA_SIZE = 32
	C_TARGET = "virtex5"
Entity <Zero_Detect> analyzed. Unit <Zero_Detect> generated.

Analyzing generic Entity <MSR_Reg> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DATA_SIZE = 32
	C_FSL_LINKS = 0
	C_PVR = 2
	C_RESET_MSR = "000000000000000"
	C_TARGET = "virtex5"
	C_USE_DCACHE = false
	C_USE_DIV = false
	C_USE_D_OPB = false
	C_USE_EXCEPTIONS = false
	C_USE_ICACHE = true
	C_USE_MSR_INSTR = 0
Entity <MSR_Reg> analyzed. Unit <MSR_Reg> generated.

Analyzing generic Entity <MSR_Reg_Bit> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  0" for instance <MSR_I> in unit <MSR_Reg_Bit>.
Entity <MSR_Reg_Bit> analyzed. Unit <MSR_Reg_Bit> generated.

Analyzing generic Entity <PC_Module> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DATA_SIZE = 32
	C_PC_START_ADDR = "00000000"
	C_TARGET = "virtex5"
    Set property "MAX_FANOUT = 1000" for signal <normal_piperun>.
    Set user-defined property "USELOWSKEWLINES =  yes" for signal <pc_write_I>.
    Set property "MAX_FANOUT = 1000" for signal <pc_write_I>.
Entity <PC_Module> analyzed. Unit <PC_Module> generated.

Analyzing generic Entity <PC_Bit.1> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_RESET_VALUE = '0'
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  F066" for instance <SUM_I> in unit <PC_Bit.1>.
    Set user-defined property "INIT =  AACA" for instance <NewPC_Mux> in unit <PC_Bit.1>.
    Set user-defined property "INIT =  0" for instance <Reset_DFF.PC_IF_DFF> in unit <PC_Bit.1>.
    Set user-defined property "INIT =  0000" for instance <PC_OF_Buffer> in unit <PC_Bit.1>.
    Set user-defined property "INIT =  0" for instance <PC_EX_DFF> in unit <PC_Bit.1>.
Entity <PC_Bit.1> analyzed. Unit <PC_Bit.1> generated.

Analyzing generic Entity <PC_Bit.2> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_RESET_VALUE = '1'
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  F066" for instance <SUM_I> in unit <PC_Bit.2>.
    Set user-defined property "INIT =  AACA" for instance <NewPC_Mux> in unit <PC_Bit.2>.
    Set user-defined property "INIT =  1" for instance <Set_DFF.PC_IF_DFF> in unit <PC_Bit.2>.
    Set user-defined property "INIT =  0000" for instance <PC_OF_Buffer> in unit <PC_Bit.2>.
    Set user-defined property "INIT =  0" for instance <PC_EX_DFF> in unit <PC_Bit.2>.
Entity <PC_Bit.2> analyzed. Unit <PC_Bit.2> generated.

Analyzing generic Entity <PVR> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_ADDR_TAG_BITS = 15
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_AREA_OPTIMIZED = true
	C_CACHE_BYTE_SIZE = 8192
	C_DCACHE_ADDR_TAG = 0
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 8192
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 1
	C_DEBUG_ENABLED = 0
	C_DIV_ZERO_EXCEPTION = 0
	C_DOPB_BUS_EXCEPTION = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_D_LMB = 1
	C_D_OPB = 0
	C_D_PLB = 1
	C_EDGE_IS_POSITIVE = 1
	C_FPU_EXCEPTION = 0
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ICACHE_ALWAYS_USED = 1
	C_ICACHE_BASEADDR = "10100000000000000000000000000000"
	C_ICACHE_HIGHADDR = "10101111111111111111111111111111"
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_USE_FSL = 1
	C_ILL_OPCODE_EXCEPTION = 0
	C_INTERCONNECT = 1
	C_INTERRUPT_IS_EDGE = 0
	C_IOPB_BUS_EXCEPTION = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_I_LMB = 1
	C_I_OPB = 0
	C_I_PLB = 1
	C_MB_VERSION = "00001011"
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_PVR = 2
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "10110000000000000000010100000000"
	C_RESET_MSR = "000000000000000"
	C_TARGET = "virtex5"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = false
	C_USE_DCACHE = 0
	C_USE_DIV = false
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_FPU = 1
	C_USE_HW_MUL = true
	C_USE_ICACHE = 1
	C_USE_MMU = 0
	C_USE_MSR_INSTR = false
	C_USE_MUL64 = false
	C_USE_PCMP_INSTR = false
    Set property "rom_style = distributed" for signal <WB_PVR_I>.
Entity <PVR> analyzed. Unit <PVR> generated.

Analyzing generic Entity <Byte_Doublet_Handle> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_DATA_SIZE = 32
	C_OPB_WIDTH = 32
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  8778877866666666" for instance <Using_FPGA.FPGA_LUT6_Target.Low_Addr_I> in unit <Byte_Doublet_Handle>.
    Set user-defined property "INIT =  2A2F2A2F8A8F8A8F" for instance <Using_FPGA.Data_Size_Is_32.FPGA_LUT6_Target_BE.BYTE_0_1_I> in unit <Byte_Doublet_Handle>.
    Set user-defined property "INIT =  151F151F454F454F" for instance <Using_FPGA.Data_Size_Is_32.FPGA_LUT6_Target_BE.BYTE_2_3_I> in unit <Byte_Doublet_Handle>.
    Set user-defined property "INIT =  03300330FFAFFFAF" for instance <Using_FPGA.Data_Size_Is_32.Use_Dynamic_Bus_Sizing.FPGA_LUT6_Target_ReadSel.READ_SEL_I> in unit <Byte_Doublet_Handle>.
    Set user-defined property "INIT =  1111111155555555" for instance <Using_FPGA.Data_Size_Is_32.Use_Dynamic_Bus_Sizing.FPGA_LUT6_Target_WriteSel.WRITE_MSB_SEL_I> in unit <Byte_Doublet_Handle>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <Using_FPGA.Data_Size_Is_32.Use_Dynamic_Bus_Sizing.FPGA_LUT6_Target_WD_1.GEN4_LOOP[0].BYTESTEER_LUT6> in unit <Byte_Doublet_Handle>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <Using_FPGA.Data_Size_Is_32.Use_Dynamic_Bus_Sizing.FPGA_LUT6_Target_WD_1.GEN4_LOOP[1].BYTESTEER_LUT6> in unit <Byte_Doublet_Handle>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <Using_FPGA.Data_Size_Is_32.Use_Dynamic_Bus_Sizing.FPGA_LUT6_Target_WD_1.GEN4_LOOP[2].BYTESTEER_LUT6> in unit <Byte_Doublet_Handle>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <Using_FPGA.Data_Size_Is_32.Use_Dynamic_Bus_Sizing.FPGA_LUT6_Target_WD_1.GEN4_LOOP[3].BYTESTEER_LUT6> in unit <Byte_Doublet_Handle>.
    Set user-defined property "INIT =  0CC00CC000A000A0" for instance <Using_FPGA.Data_Size_Is_32.FPGA_LUT6_Target_ADDR.LOW_ADDR_OUT_LUT6> in unit <Byte_Doublet_Handle>.
Entity <Byte_Doublet_Handle> analyzed. Unit <Byte_Doublet_Handle> generated.

Analyzing generic Entity <Data_Read_Steering> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <FPGA_LUT6_Target.GEN_LOOP[0].BYTESTEER_LUT6> in unit <Data_Read_Steering>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <FPGA_LUT6_Target.GEN_LOOP[1].BYTESTEER_LUT6> in unit <Data_Read_Steering>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <FPGA_LUT6_Target.GEN_LOOP[2].BYTESTEER_LUT6> in unit <Data_Read_Steering>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <FPGA_LUT6_Target.GEN_LOOP[3].BYTESTEER_LUT6> in unit <Data_Read_Steering>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <FPGA_LUT6_Target.GEN_LOOP[4].BYTESTEER_LUT6> in unit <Data_Read_Steering>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <FPGA_LUT6_Target.GEN_LOOP[5].BYTESTEER_LUT6> in unit <Data_Read_Steering>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <FPGA_LUT6_Target.GEN_LOOP[6].BYTESTEER_LUT6> in unit <Data_Read_Steering>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <FPGA_LUT6_Target.GEN_LOOP[7].BYTESTEER_LUT6> in unit <Data_Read_Steering>.
Entity <Data_Read_Steering> analyzed. Unit <Data_Read_Steering> generated.

Analyzing generic Entity <mux4_8> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_BE = true
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <FPGA_LUT6_Target.GEN4_LOOP[0].BYTESTEER_LUT6> in unit <mux4_8>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <FPGA_LUT6_Target.GEN4_LOOP[1].BYTESTEER_LUT6> in unit <mux4_8>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <FPGA_LUT6_Target.GEN4_LOOP[2].BYTESTEER_LUT6> in unit <mux4_8>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <FPGA_LUT6_Target.GEN4_LOOP[3].BYTESTEER_LUT6> in unit <mux4_8>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <FPGA_LUT6_Target.GEN4_LOOP[4].BYTESTEER_LUT6> in unit <mux4_8>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <FPGA_LUT6_Target.GEN4_LOOP[5].BYTESTEER_LUT6> in unit <mux4_8>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <FPGA_LUT6_Target.GEN4_LOOP[6].BYTESTEER_LUT6> in unit <mux4_8>.
    Set user-defined property "INIT =  FF00F0F0CCCCAAAA" for instance <FPGA_LUT6_Target.GEN4_LOOP[7].BYTESTEER_LUT6> in unit <mux4_8>.
Entity <mux4_8> analyzed. Unit <mux4_8> generated.

Analyzing generic Entity <DPLB_Interface> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DELAYED_DATA_STROBE = false
	C_DPLB_WIDTH = 32
	C_OUTPUT_DFFS = true
Entity <DPLB_Interface> analyzed. Unit <DPLB_Interface> generated.

Analyzing generic Entity <IPLB_Interface> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_IPLB_DWIDTH = 32
Entity <IPLB_Interface> analyzed. Unit <IPLB_Interface> generated.

Analyzing generic Entity <ICache> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_ADDR_TAG_BITS = 15
	C_ALLOW_ICACHE_WR = 1
	C_ALLOW_LUT6 = true
	C_CACHELINE_SIZE = 4
	C_CACHE_BYTE_SIZE = 8192
	C_DATA_SIZE = 32
	C_DEBUG_ENABLED = 0
	C_ICACHE_ALWAYS_USED = 1
	C_ICACHE_BASEADDR = "10100000000000000000000000000000"
	C_ICACHE_HIGHADDR = "10101111111111111111111111111111"
	C_OPB_WIDTH = 32
	C_TARGET = "virtex5"
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/icache.vhd" line 833: Unconnected output port 'DATA_OUTB' of component 'RAM_Module'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/icache.vhd" line 877: Unconnected output port 'DATA_OUTB' of component 'RAM_Module'.
Entity <ICache> analyzed. Unit <ICache> generated.

Analyzing generic Entity <comparator> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_IS_FIRST = true
	C_SIZE = 16
	C_TARGET = "virtex5"
Entity <comparator> analyzed. Unit <comparator> generated.

Analyzing generic Entity <carry_or> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_TARGET = "virtex5"
Entity <carry_or> analyzed. Unit <carry_or> generated.

Analyzing generic Entity <RAM_Module.1> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_ADDR_WIDTH = 9
	C_DATA_WIDTH = 20
	C_FORCE_BRAM = true
	C_TARGET = "virtex5"
    Set user-defined property "DOA_REG =  0" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "DOB_REG =  0" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INITP_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INITP_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INITP_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INITP_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INITP_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INITP_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INITP_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INITP_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_40 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_41 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_42 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_43 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_44 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_45 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_46 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_47 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_48 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_49 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_4A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_4B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_4C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_4D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_4E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_4F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_50 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_51 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_52 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_53 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_54 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_55 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_56 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_57 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_58 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_59 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_5A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_5B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_5C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_5D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_5E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_5F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_60 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_61 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_62 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_63 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_64 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_65 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_66 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_67 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_68 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_69 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_6A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_6B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_6C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_6D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_6E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_6F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_70 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_71 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_72 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_73 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_74 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_75 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_76 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_77 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_78 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_79 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_7A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_7B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_7C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_7D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_7E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_7F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_A =  000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_B =  000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_FILE =  NONE" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "RAM_EXTENSION_A =  NONE" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "RAM_EXTENSION_B =  NONE" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "READ_WIDTH_A =  36" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "READ_WIDTH_B =  36" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "SIM_COLLISION_CHECK =  NONE" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "SRVAL_A =  000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "SRVAL_B =  000000000" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "WRITE_WIDTH_A =  36" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
    Set user-defined property "WRITE_WIDTH_B =  36" for instance <Using_B16_S36.Using_S36_Virtex5.RAMB36_I1> in unit <RAM_Module.1>.
Entity <RAM_Module.1> analyzed. Unit <RAM_Module.1> generated.

Analyzing generic Entity <RAM_Module.2> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_ADDR_WIDTH = 11
	C_DATA_WIDTH = 32
	C_FORCE_BRAM = false
	C_TARGET = "virtex5"
    Set user-defined property "DOA_REG =  0" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "DOB_REG =  0" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INITP_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INITP_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INITP_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INITP_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INITP_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INITP_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INITP_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INITP_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_40 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_41 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_42 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_43 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_44 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_45 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_46 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_47 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_48 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_49 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_4A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_4B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_4C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_4D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_4E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_4F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_50 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_51 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_52 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_53 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_54 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_55 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_56 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_57 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_58 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_59 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_5A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_5B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_5C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_5D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_5E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_5F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_60 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_61 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_62 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_63 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_64 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_65 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_66 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_67 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_68 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_69 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_6A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_6B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_6C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_6D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_6E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_6F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_70 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_71 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_72 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_73 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_74 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_75 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_76 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_77 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_78 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_79 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_7A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_7B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_7C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_7D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_7E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_7F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_A =  000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_B =  000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_FILE =  NONE" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "RAM_EXTENSION_A =  NONE" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "RAM_EXTENSION_B =  NONE" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "READ_WIDTH_A =  18" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "READ_WIDTH_B =  18" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "SIM_COLLISION_CHECK =  NONE" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "SRVAL_A =  000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "SRVAL_B =  000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "WRITE_WIDTH_A =  18" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "WRITE_WIDTH_B =  18" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "DOA_REG =  0" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "DOB_REG =  0" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INITP_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INITP_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INITP_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INITP_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INITP_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INITP_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INITP_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INITP_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_40 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_41 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_42 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_43 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_44 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_45 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_46 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_47 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_48 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_49 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_4A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_4B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_4C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_4D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_4E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_4F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_50 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_51 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_52 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_53 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_54 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_55 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_56 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_57 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_58 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_59 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_5A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_5B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_5C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_5D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_5E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_5F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_60 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_61 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_62 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_63 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_64 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_65 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_66 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_67 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_68 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_69 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_6A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_6B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_6C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_6D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_6E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_6F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_70 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_71 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_72 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_73 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_74 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_75 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_76 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_77 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_78 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_79 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_7A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_7B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_7C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_7D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_7E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_7F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_A =  000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_B =  000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_FILE =  NONE" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "RAM_EXTENSION_A =  NONE" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "RAM_EXTENSION_B =  NONE" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "READ_WIDTH_A =  18" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "READ_WIDTH_B =  18" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "SIM_COLLISION_CHECK =  NONE" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "SRVAL_A =  000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "SRVAL_B =  000000000" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "WRITE_WIDTH_A =  18" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
    Set user-defined property "WRITE_WIDTH_B =  18" for instance <Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1> in unit <RAM_Module.2>.
Entity <RAM_Module.2> analyzed. Unit <RAM_Module.2> generated.

Analyzing generic Entity <instr_mux> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DEBUG_ENABLED = false
	C_USE_ICACHE = true
	C_USE_I_EXT = true
	C_USE_I_LMB = true
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
Entity <instr_mux> analyzed. Unit <instr_mux> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <mem_flt_op_4> in unit <FPU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_sqrt_op_4> in unit <FPU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_int_op_4> in unit <FPU> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <interrupt_mode_converter>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/interrupt_mode_converter.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_taken> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <interrupt_mode_converter> synthesized.


Synthesizing Unit <DPLB_Interface>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/dplb_interface.vhd".
WARNING:Xst:647 - Input <DPLB_MWrBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MRearbitrate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MBusy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MRdBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MRdWdAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DataBus_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MSSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DataBus_Enable_BusLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MIRQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <active_access_d2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <MEM_DPLB_Exception>.
    Found 32-bit register for signal <DPLB_M_ABus>.
    Found 1-bit register for signal <DPLB_M_request>.
    Found 1-bit register for signal <DPLB_M_RNW>.
    Found 1-bit register for signal <WB_DPLB_Data_Strobe>.
    Found 32-bit register for signal <WB_DPLB_Read_Data>.
    Found 1-bit register for signal <active_access>.
    Found 1-bit register for signal <active_access_d1>.
    Found 4-bit register for signal <dplb_m_be_i>.
    Found 32-bit register for signal <dplb_m_wrdbus_i>.
    Found 1-bit register for signal <mem_access_completed>.
    Summary:
	inferred 107 D-type flip-flop(s).
Unit <DPLB_Interface> synthesized.


Synthesizing Unit <IPLB_Interface>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/iplb_interface.vhd".
WARNING:Xst:647 - Input <IPLB_MWrBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MBusy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MSSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MRdBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IB_Fetch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MRdWdAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MRearbitrate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MIRQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <IPLB_Exception>.
    Found 1-bit register for signal <IPLB_M_request>.
    Found 32-bit register for signal <IPLB_Data>.
    Found 1-bit register for signal <ib_addr_strobe_d1>.
    Found 32-bit register for signal <instr_addr>.
    Found 1-bit register for signal <mem_access_completed>.
    Summary:
	inferred  68 D-type flip-flop(s).
Unit <IPLB_Interface> synthesized.


Synthesizing Unit <PVR>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/pvr.vhd".
WARNING:Xst:647 - Input <WB_Sel_SPR_PVR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16x32-bit ROM for signal <WB_PVR_I$rom0000> created at line 349.
    Found 32-bit register for signal <WB_PVR_I>.
    Summary:
	inferred   1 ROM(s).
	inferred  32 D-type flip-flop(s).
Unit <PVR> synthesized.


Synthesizing Unit <FPU_DIV>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/fpu_div.vhd".
    Found 27-bit register for signal <MEM_Div_Res_4>.
    Found 1-bit register for signal <MEM_Div_Dec_Exp_4<0>>.
    Found 25-bit register for signal <mem_D>.
    Found 25-bit addsub for signal <mem_diff_cmb>.
    Found 3-bit register for signal <mem_div_delay>.
    Found 1-bit register for signal <mem_div_end<0>>.
    Found 1-bit register for signal <mem_div_iterate<0>>.
    Found 1-bit register for signal <mem_next_sub>.
    Found 25-bit register for signal <mem_Q>.
    Found 25-bit register for signal <mem_R>.
    Found 1-bit register for signal <mem_start_div<0>>.
    Summary:
	inferred 110 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FPU_DIV> synthesized.


Synthesizing Unit <find_first_bit>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/find_first_bit.vhd".
Unit <find_first_bit> synthesized.


Synthesizing Unit <instr_mux>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd".
WARNING:Xst:647 - Input <IDebug_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IDebug_data_strobe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <instr_mux> synthesized.


Synthesizing Unit <PreFetch_Buffer>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/prefetch_buffer.vhd".
WARNING:Xst:646 - Signal <buffer_Addr_Carry<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 3-bit xor2 for signal <buffer_Addr_Sum>.
Unit <PreFetch_Buffer> synthesized.


Synthesizing Unit <Zero_Detect>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/zero_detect.vhd".
Unit <Zero_Detect> synthesized.


Synthesizing Unit <Register_File_Bit>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/register_file_bit.vhd".
WARNING:Xst:647 - Input <Reg_Write_Low> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reg_Write_High> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <Register_File_Bit> synthesized.


Synthesizing Unit <Operand_Select_Bit_1>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Use_Imm_Reg<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Sign_Imm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <exception_or_brk_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Store_PC_For_Intr_NoImm_S> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Operand_Select_Bit_1> synthesized.


Synthesizing Unit <Operand_Select_Bit_2>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Use_Imm_Reg<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Sign_Imm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <exception_or_brk_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Operand_Select_Bit_2> synthesized.


Synthesizing Unit <Operand_Select_Bit_3>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Use_Imm_Reg<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Sign_Imm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <exception_or_brk_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Operand_Select_Bit_3> synthesized.


Synthesizing Unit <Operand_Select_Bit_4>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Use_Imm_Reg<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Sign_Imm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <exception_or_brk_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Operand_Select_Bit_4> synthesized.


Synthesizing Unit <Operand_Select_Bit_5>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Use_Imm_Reg<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Sign_Imm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <exception_or_brk_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Operand_Select_Bit_5> synthesized.


Synthesizing Unit <Operand_Select_Bit_6>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Use_Imm_Reg<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Sign_Imm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Enable_MSR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MSR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <exception_or_brk_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Operand_Select_Bit_6> synthesized.


Synthesizing Unit <Operand_Select_Bit_7>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Reset<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Take_Ext_BRK<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Enable_MSR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MSR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <take_Exception_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Operand_Select_Bit_7> synthesized.


Synthesizing Unit <Operand_Select_Bit_8>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Reset<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Take_Ext_BRK<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <take_Exception_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Operand_Select_Bit_8> synthesized.


Synthesizing Unit <ALU_Bit_1>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/alu_bit.vhd".
WARNING:Xst:647 - Input <EX_CMP_Op<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Unsigned_Op<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <ALU_Bit_1> synthesized.


Synthesizing Unit <ALU_Bit_2>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/alu_bit.vhd".
    Found 1-bit xor2 for signal <maintain_sign_n$xor0000> created at line 450.
Unit <ALU_Bit_2> synthesized.


Synthesizing Unit <Shift_Logic_Bit>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/shift_logic_bit.vhd".
Unit <Shift_Logic_Bit> synthesized.


Synthesizing Unit <FPU_ADDSUB>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/fpu_addsub.vhd".
    Found 32x48-bit ROM for signal <MEM_Exp_absAsubB_2_4_8$rom0000>.
    Found 1-bit register for signal <MEM_AddSub_Inc_Exp_4<0>>.
    Found 1-bit register for signal <mem_add_mant_3<0>>.
    Found 1-bit register for signal <mem_AddOrSub_3<0>>.
    Found 28-bit addsub for signal <mem_AddSub_Res_4_cmb>.
    Found 5-bit register for signal <mem_left_shift_4>.
    Found 24-bit register for signal <mem_MantA_3<8:31>>.
    Found 27-bit register for signal <mem_MantB_3>.
    Found 1-bit register for signal <mem_possible_zero_4<0>>.
    Found 27-bit register for signal <mem_res_4>.
    Summary:
	inferred   1 ROM(s).
	inferred  87 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FPU_ADDSUB> synthesized.


Synthesizing Unit <carry_and>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/carry_and.vhd".
Unit <carry_and> synthesized.


Synthesizing Unit <dsp_module_4>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/dsp_module.vhd".
WARNING:Xst:647 - Input <P_Copy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <P_CE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <AB_CE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <zero48> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ab_ce_v4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ab_ce_s3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <dsp_module_4> synthesized.


Synthesizing Unit <dsp_module_5>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/dsp_module.vhd".
WARNING:Xst:647 - Input <P_Copy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <AB_CE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <zero48> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ab_ce_v4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ab_ce_s3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <dsp_module_5> synthesized.


Synthesizing Unit <dsp_module_1>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/dsp_module.vhd".
WARNING:Xst:647 - Input <P_Copy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_CE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <AB_CE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <zero48> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ab_ce_v4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ab_ce_s3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <dsp_module_1> synthesized.


Synthesizing Unit <dsp_module_2>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/dsp_module.vhd".
WARNING:Xst:647 - Input <P_Copy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <AB_CE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <zero48> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ab_ce_v4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ab_ce_s3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <dsp_module_2> synthesized.


Synthesizing Unit <dsp_module_3>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/dsp_module.vhd".
WARNING:Xst:647 - Input <P_Copy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <P_CE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <zero48> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ab_ce_v4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ab_ce_s3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <dsp_module_3> synthesized.


Synthesizing Unit <Result_Mux_Bit>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/result_mux_bit.vhd".
Unit <Result_Mux_Bit> synthesized.


Synthesizing Unit <MSR_Reg_Bit>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/msr_reg_bit.vhd".
Unit <MSR_Reg_Bit> synthesized.


Synthesizing Unit <PC_Bit_1>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/pc_bit.vhd".
Unit <PC_Bit_1> synthesized.


Synthesizing Unit <PC_Bit_2>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/pc_bit.vhd".
Unit <PC_Bit_2> synthesized.


Synthesizing Unit <Data_Read_Steering>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/data_read_steering.vhd".
Unit <Data_Read_Steering> synthesized.


Synthesizing Unit <mux4_8>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4_8.vhd".
Unit <mux4_8> synthesized.


Synthesizing Unit <comparator>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/comparator.vhd".
    Found 1-bit xor2 for signal <carry_sel_0$xor0000>.
    Found 1-bit xor2 for signal <carry_sel_1$xor0000>.
    Found 1-bit xor2 for signal <carry_sel_1$xor0001>.
    Found 1-bit xor2 for signal <carry_sel_1$xor0002>.
    Found 1-bit xor2 for signal <carry_sel_2$xor0000>.
    Found 1-bit xor2 for signal <carry_sel_2$xor0001>.
    Found 1-bit xor2 for signal <carry_sel_2$xor0002>.
    Found 1-bit xor2 for signal <carry_sel_3$xor0000>.
    Found 1-bit xor2 for signal <carry_sel_3$xor0001>.
    Found 1-bit xor2 for signal <carry_sel_3$xor0002>.
    Found 1-bit xor2 for signal <carry_sel_4$xor0000>.
    Found 1-bit xor2 for signal <carry_sel_4$xor0001>.
    Found 1-bit xor2 for signal <carry_sel_4$xor0002>.
    Found 1-bit xor2 for signal <carry_sel_5$xor0000>.
    Found 1-bit xor2 for signal <carry_sel_5$xor0001>.
    Found 1-bit xor2 for signal <carry_sel_5$xor0002>.
Unit <comparator> synthesized.


Synthesizing Unit <carry_or>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/carry_or.vhd".
Unit <carry_or> synthesized.


Synthesizing Unit <RAM_Module_1>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/ram_module.vhd".
WARNING:Xst:646 - Signal <data_outpb_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_outpa_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_outb_i<20:31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_outa_i<20:31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addrb_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addra_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <RAM_Module_1> synthesized.


Synthesizing Unit <RAM_Module_2>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/ram_module.vhd".
WARNING:Xst:646 - Signal <dobp_i0<0:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dobp_i<0:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dob_i0<0:15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dob_i<0:15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <doap_i0<0:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <doap_i<0:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <doa_i0<0:15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <doa_i<0:15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_outpb_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_outpa_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_inpb_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_inpa_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addrb_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addra_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <RAM_Module_2> synthesized.


Synthesizing Unit <Decode>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/decode.vhd".
WARNING:Xst:647 - Input <Div_By_Zero> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <word_r1_r2_unalignment> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <D_Exception> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Enable_BusLock<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <word_r1_imm_unalignment> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_Stall> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Dbg_Want_To_Break_FSL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <halfword_unalignment> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ESR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_Put_Succesful> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <I_Exception> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCache_Read_Idle<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_Get_Succesful> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Enable_Interrupt<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_FSL_Control_Error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <write_load_result> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <write_MSR_I<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <unalignment_exc> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <take_Intr_Now_s> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <take_Intr_Now_EX<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <quadlet_i<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <opsel1_SPR_Select_II> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_test> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_put> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_get> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_exceptionable> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_control> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_blocking> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <msrxxx_carry> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <instr_exception> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <if_valid<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <if_fsl_atomic> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <MSRxxx_Instr_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Illegal_Opcode_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Illegal_Opcode_EX> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IExt_Exception_EX> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Exceptionable> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <EX_MSR_Load_FSL_C_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Div_Exception> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DExt_Exception> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <take_Break<0>> equivalent to <break_Pipe_i<0>> has been removed
    Found 1-bit register for signal <Valid_Instr>.
    Found 3-bit register for signal <FPU_Cond>.
    Found 32-bit register for signal <Instr_EX>.
    Found 1-bit register for signal <Use_Store_Instr_Addr>.
    Found 3-bit register for signal <FPU_Op>.
    Found 1-bit register for signal <Sext8<0>>.
    Found 1-bit register for signal <Branch_Instr>.
    Found 1-bit register for signal <Not_Div_Op>.
    Found 1-bit register for signal <Shift_Carry_In>.
    Found 1-bit register for signal <Sign_Extend<0>>.
    Found 1-bit register for signal <Compare_Instr>.
    Found 1-bit register for signal <Sext16<0>>.
    Found 2-bit register for signal <Shift_Oper>.
    Found 2-bit register for signal <Logic_Oper>.
    Found 1-bit register for signal <Select_Logic<0>>.
    Found 4-bit register for signal <MEM_PVR_Select>.
    Found 1-bit register for signal <Unsigned_Op>.
    Found 1-bit register for signal <Not_FPU_Op>.
    Found 2-bit register for signal <Result_Sel>.
    Found 1-bit register for signal <Blocked_Valid_Instr>.
    Found 1-bit register for signal <break_Pipe_i<0>>.
    Found 1-bit register for signal <bs_first<0>>.
    Found 1-bit register for signal <byte_i<0>>.
    Found 1-bit register for signal <d_AS_I>.
    Found 1-bit register for signal <div_first<0>>.
    Found 1-bit register for signal <div_started>.
    Found 1-bit register for signal <doublet_i<0>>.
    Found 1-bit register for signal <doublet_Read_i<0>>.
    Found 1-bit register for signal <EX_delayslot_Instr_I<0>>.
    Found 1-bit register for signal <ex_not_mul_op_i<0>>.
    Found 1-bit register for signal <ex_Valid<0>>.
    Found 1-bit register for signal <ex_Valid_1st_cycle<0>>.
    Found 1-bit register for signal <fpu_first<0>>.
    Found 1-bit register for signal <fpu_started>.
    Found 1-bit register for signal <iFetch_In_Progress<0>>.
    Found 1-bit register for signal <inHibit_EX<0>>.
    Found 1-bit register for signal <jump2_I<0>>.
    Found 1-bit register for signal <jump2_I_1<0>>.
    Found 1-bit register for signal <load_Store_i<0>>.
    Found 1-bit register for signal <Load_Store_Instr_Addr_Stored>.
    Found 1-bit register for signal <mem_sel_spr_pvr_i<0>>.
    Found 1-bit register for signal <missed_IFetch<0>>.
    Found 1-bit register for signal <mtsmsr_write_i<0>>.
    Found 1-bit register for signal <mul_Executing<0>>.
    Found 1-bit register for signal <mul_Executing_delayed>.
    Found 1-bit register for signal <mul_Executing_done>.
    Found 1-bit register for signal <mul_first<0>>.
    Found 1-bit register for signal <nonvalid_IFetch_n>.
    Found 1-bit register for signal <quadlet_Read_i<0>>.
    Found 1-bit register for signal <reset_BIP_I<0>>.
    Found 1-bit register for signal <select_ALU_Carry<0>>.
    Found 1-bit register for signal <set_BIP_I<0>>.
    Found 1-bit register for signal <Start_Div_i>.
    Found 1-bit register for signal <Start_FPU_i>.
    Found 1-bit register for signal <take_Break_2nd_cycle<0>>.
    Found 1-bit register for signal <take_Intr_2nd_Phase<0>>.
    Found 1-bit register for signal <take_intr_Done<0>>.
    Found 1-bit register for signal <take_NM_Break<0>>.
    Found 1-bit register for signal <take_NM_Break_2nd_cycle<0>>.
    Found 1-bit register for signal <trace_valid_instr_part1>.
    Found 1-bit register for signal <using_Imm<0>>.
    Found 1-bit register for signal <wdc_first<0>>.
    Found 1-bit register for signal <wic_first<0>>.
    Found 5-bit register for signal <write_Addr_I>.
    Found 1-bit register for signal <write_Carry_I<0>>.
    Found 1-bit register for signal <Write_DIV_result<0>>.
    Found 1-bit register for signal <Write_FPU_result<0>>.
    Found 1-bit register for signal <write_FSR_I<0>>.
    Found 1-bit register for signal <Write_ICache_I<0>>.
    Found 1-bit register for signal <write_Reg<0>>.
    Found 1-bit register for signal <writing<0>>.
    Summary:
	inferred 116 D-type flip-flop(s).
Unit <Decode> synthesized.


Synthesizing Unit <Byte_Doublet_Handle>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/byte_doublet_handle.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <Byte_Doublet_Handle> synthesized.


Synthesizing Unit <ICache>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/icache.vhd".
WARNING:Xst:647 - Input <ICACHE_FSL_IN_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICACHE_FSL_OUT_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Op1<0:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Op1<28:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Op2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <null32> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cache_hit> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Update_Cache> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Sample_Lock> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Req_Addr<0:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Req_Addr<30:31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <New_Data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <New_Addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ICache_Enabled_1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Cache_Line_Locked> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <new_tag_addr> equivalent to <new_data_addr1> has been removed
    Found 1-bit register for signal <Trace_Cache_Req>.
    Found 1-bit register for signal <ICache_Read_Idle<0>>.
    Found 1-bit register for signal <Trace_Cache_Hit>.
    Found 15-bit register for signal <Addr_Tag_Bits>.
    Found 1-bit register for signal <cache_updated_allowed>.
    Found 2-bit up counter for signal <CacheLine_Cnt>.
    Found 2-bit up counter for signal <CacheLine_Cnt2>.
    Found 1-bit register for signal <ICACHE_FSL_OUT_Write_1>.
    Found 32-bit register for signal <Instr_Addr_1>.
    Found 32-bit register for signal <Last_Valid_Instr_Addr>.
    Found 9-bit register for signal <new_data_addr1>.
    Found 32-bit register for signal <Req_Addr>.
    Found 1-bit register for signal <Update_Idle_1>.
    Found 4-bit register for signal <Valid_Bits>.
    Found 1-bit register for signal <Valid_Req>.
    Found 1-bit register for signal <Valid_Req_1st_Cycle>.
    Found 1-bit register for signal <Valid_Req_1st_Cycle_XX>.
    Found 1-bit register for signal <Valid_Req_XX>.
    Found 1-bit register for signal <xx_access>.
    Found 1-bit register for signal <xx_access_done>.
    Found 32-bit register for signal <xx_data>.
    Found 1-bit register for signal <xx_req_with_update>.
    Found 1-bit register for signal <xx_valid_data>.
    Summary:
	inferred   2 Counter(s).
	inferred 170 D-type flip-flop(s).
Unit <ICache> synthesized.


Synthesizing Unit <Register_File>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/register_file.vhd".
WARNING:Xst:647 - Input <Reset<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <Register_File> synthesized.


Synthesizing Unit <Operand_Select>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/operand_select.vhd".
WARNING:Xst:647 - Input <EAR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EDR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BTR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ESR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <imm_Reg>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <Operand_Select> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/alu.vhd".
WARNING:Xst:647 - Input <EX_Use_Carry<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <select_carry_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_subtract_op> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_Use_Carry_stdl> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <ALU> synthesized.


Synthesizing Unit <Shift_Logic_Module>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/shift_logic.vhd".
WARNING:Xst:647 - Input <PCMP_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <Shift_Logic_Module> synthesized.


Synthesizing Unit <mul_unit>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mul_unit.vhd".
WARNING:Xst:647 - Input <Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Mulhsu_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Not_Mul_Op<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Mulh_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Mulhu_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <wb_prod_BD_plus_AD_plus_BC> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wb_prod_BD> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wb_prod_AD_plus_BC_high> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wb_prod_AC> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wb_mul64_result> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wb_mul32_result> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wb_bc_p<0:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wb_ac_p> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_upper48_p> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_prod_BD_plus_AD_plus_BC> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_prod_BD> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_prod_BC> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_prod_AD_plus_BC_high_I> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_prod_AD_plus_BC_I> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_prod_AD> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_prod_AC> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_mulhu_instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_mulh_instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_mul64_instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_bc_pout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_bc_p> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_ad_pout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_ad_p> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_ac_p> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_PipeRun_and_not_mul64_op> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_PipeRun_and_not_mul32_op> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 17-bit register for signal <WB_Mul_Result<15:31>>.
    Summary:
	inferred  17 D-type flip-flop(s).
Unit <mul_unit> synthesized.


Synthesizing Unit <Result_Mux>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/result_mux.vhd".
WARNING:Xst:647 - Input <Reset<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Op1<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Op1<17:23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Op1<25:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <Result_Mux> synthesized.


Synthesizing Unit <MSR_Reg>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/msr_reg.vhd".
WARNING:Xst:647 - Input <MSRclr_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Op1<21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Op2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MSRxxx_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <we_Bits<22:25>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <we_Bits<27>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <we_Bits<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <set_Values_I<22:25>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <set_Values_I<27>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <set_Values_I<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rst_Values_I<22:25>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rst_Values_I<27>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rst_Values_I<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rst_Values<29>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <new_Value_I<22:25>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <new_Value_I<27>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <new_Value_I<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <MSR_Reg> synthesized.


Synthesizing Unit <PC_Module>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/pc_module.vhd".
WARNING:Xst:646 - Signal <Carry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <PC_Module> synthesized.


Synthesizing Unit <carry_compare_const>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/carry_compare_const.vhd".
Unit <carry_compare_const> synthesized.


Synthesizing Unit <carry_compare_1>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/carry_compare.vhd".
    Found 1-bit xor2 for signal <sel_0$xor0000>.
    Found 1-bit xor2 for signal <sel_0$xor0001>.
    Found 1-bit xor2 for signal <sel_0$xor0002>.
    Found 1-bit xor2 for signal <sel_1$xor0000>.
    Found 1-bit xor2 for signal <sel_1$xor0001>.
    Found 1-bit xor2 for signal <sel_1$xor0002>.
    Found 1-bit xor2 for signal <sel_2$xor0000>.
    Found 1-bit xor2 for signal <sel_2$xor0001>.
Unit <carry_compare_1> synthesized.


Synthesizing Unit <carry_compare_2>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/carry_compare.vhd".
    Found 1-bit xor2 for signal <sel_0$xor0000>.
    Found 1-bit xor2 for signal <sel_0$xor0001>.
    Found 1-bit xor2 for signal <sel_0$xor0002>.
    Found 1-bit xor2 for signal <sel_1$xor0000>.
    Found 1-bit xor2 for signal <sel_1$xor0001>.
    Found 1-bit xor2 for signal <sel_1$xor0002>.
    Found 1-bit xor2 for signal <sel_2$xor0000>.
    Found 1-bit xor2 for signal <sel_2$xor0001>.
    Found 1-bit xor2 for signal <sel_2$xor0002>.
    Found 1-bit xor2 for signal <sel_3$xor0000>.
    Found 1-bit xor2 for signal <sel_3$xor0001>.
    Found 1-bit xor2 for signal <sel_3$xor0002>.
    Found 1-bit xor2 for signal <sel_4$xor0000>.
    Found 1-bit xor2 for signal <sel_4$xor0001>.
    Found 1-bit xor2 for signal <sel_4$xor0002>.
    Found 1-bit xor2 for signal <sel_5$xor0000>.
    Found 1-bit xor2 for signal <sel_5$xor0001>.
    Found 1-bit xor2 for signal <sel_5$xor0002>.
    Found 1-bit xor2 for signal <sel_6$xor0000>.
    Found 1-bit xor2 for signal <sel_6$xor0001>.
    Found 1-bit xor2 for signal <sel_6$xor0002>.
    Found 1-bit xor2 for signal <sel_7$xor0000>.
    Found 1-bit xor2 for signal <sel_7$xor0001>.
Unit <carry_compare_2> synthesized.


Synthesizing Unit <FPU_MUL>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/fpu_mul.vhd".
WARNING:Xst:647 - Input <Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <mem_result_upper<0:16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_result_upper<44:47>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <FPU_MUL> synthesized.


Synthesizing Unit <FPU>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/fpu.vhd".
WARNING:Xst:647 - Input <OF_PipeRun<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <wb_fpu_excep_i<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_sqrt_result_4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_sqrt_op_4<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_sqrt_exp_4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_not_sqrt_op<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_mant_res_5_cmb<8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_int_zero_3<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_int_result_5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_int_op_4<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_int_inv_3<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_fpu_excep_i<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_fpu_done_delay> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_flt_result_4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_flt_op_4<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_flt_exp_4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_exp_res_6_cmb<1:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_not_fpu_instr_1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_fpu_op_1<22:23>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_Exp_absAsubB_2_cmb_i<1:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_Exp_AsubB_2_cmb> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addsub_carry<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 5-bit register for signal <WB_FSR>.
    Found 32-bit register for signal <WB_FPU_Result>.
    Found 10-bit adder for signal <ex_Exp_absAsubB_2_cmb_i$addsub0000>.
    Found 10-bit subtractor for signal <ex_Exp_AsubB_2_i>.
    Found 23-bit comparator greater for signal <ex_Mant_BgtA_2_cmb<0>>.
    Found 1-bit register for signal <mem_absAgtB_2<0>>.
    Found 1-bit register for signal <mem_add_mant_2<0>>.
    Found 1-bit xor2 for signal <mem_add_mant_2_0$xor0000> created at line 1146.
    Found 1-bit register for signal <mem_add_op_2<0>>.
    Found 1-bit register for signal <mem_addsub_op_3<0>>.
    Found 1-bit register for signal <mem_addsub_op_4<0>>.
    Found 1-bit register for signal <mem_addsub_sel_2>.
    Found 1-bit register for signal <mem_addsub_zero_5<0>>.
    Found 3-bit register for signal <mem_cmp_cond_2>.
    Found 1-bit register for signal <mem_cmp_eq_2<0>>.
    Found 1-bit register for signal <mem_cmp_gt_2<0>>.
    Found 1-bit register for signal <mem_cmp_lt_2<0>>.
    Found 1-bit register for signal <mem_cmp_op_2<0>>.
    Found 1-bit register for signal <mem_cmp_un_2<0>>.
    Found 1-bit register for signal <mem_DeNormA_2<0>>.
    Found 1-bit register for signal <mem_DeNormB_2<0>>.
    Found 1-bit register for signal <mem_div_op_2<0>>.
    Found 1-bit register for signal <mem_div_op_3<0>>.
    Found 1-bit register for signal <mem_div_op_4<0>>.
    Found 8-bit register for signal <mem_Exp_absAsubB_2>.
    Found 10-bit register for signal <mem_Exp_Res_2>.
    Found 10-bit adder for signal <mem_Exp_Res_2$addsub0000> created at line 1122.
    Found 10-bit register for signal <mem_Exp_Res_3>.
    Found 10-bit register for signal <mem_Exp_Res_4>.
    Found 10-bit register for signal <mem_Exp_Res_5>.
    Found 10-bit subtractor for signal <mem_Exp_Res_5_cmb>.
    Found 10-bit adder for signal <mem_exp_res_6_cmb>.
    Found 1-bit register for signal <mem_float_operation_2<0>>.
    Found 1-bit register for signal <mem_fpu_cmp_done<0>>.
    Found 4-bit register for signal <mem_fpu_norm_delay>.
    Found 1-bit register for signal <mem_fpu_stall_i<0>>.
    Found 1-bit register for signal <mem_inc_exp_5<0>>.
    Found 1-bit register for signal <mem_InfA_2<0>>.
    Found 1-bit register for signal <mem_InfB_2<0>>.
    Found 23-bit register for signal <mem_mant_res_5>.
    Found 1-bit register for signal <mem_mant_res_5_ones<0>>.
    Found 23-bit adder for signal <mem_mant_res_6_cmb>.
    Found 24-bit register for signal <mem_MantA_2>.
    Found 24-bit register for signal <mem_MantB_2>.
    Found 1-bit register for signal <mem_mts_fsr>.
    Found 1-bit register for signal <mem_mul_op_2<0>>.
    Found 1-bit register for signal <mem_mul_op_3<0>>.
    Found 1-bit register for signal <mem_mul_op_4<0>>.
    Found 1-bit register for signal <mem_NanA_2<0>>.
    Found 1-bit register for signal <mem_NanB_2<0>>.
    Found 1-bit register for signal <mem_Normal_Res_3<0>>.
    Found 1-bit register for signal <mem_Normal_Res_4<0>>.
    Found 1-bit register for signal <mem_Normal_Res_5<0>>.
    Found 5-bit register for signal <mem_op1>.
    Found 1-bit register for signal <mem_QNanA_2<0>>.
    Found 1-bit register for signal <mem_QNanB_2<0>>.
    Found 1-bit register for signal <mem_Res_Sign_2>.
    Found 1-bit xor2 for signal <mem_Res_Sign_2$xor0000> created at line 1180.
    Found 1-bit xor2 for signal <mem_Res_Sign_2$xor0001> created at line 1171.
    Found 1-bit register for signal <mem_Res_Sign_3>.
    Found 1-bit xor2 for signal <mem_Res_Sign_3$xor0000> created at line 1456.
    Found 1-bit register for signal <mem_Res_Sign_4>.
    Found 1-bit register for signal <mem_Res_Sign_5>.
    Found 8-bit register for signal <mem_Res_Type_3>.
    Found 1-bit xor2 for signal <mem_Res_Type_3$xor0000> created at line 1530.
    Found 8-bit register for signal <mem_Res_Type_4>.
    Found 8-bit register for signal <mem_Res_Type_5>.
    Found 1-bit register for signal <mem_round_up_5<0>>.
    Found 1-bit register for signal <mem_SignA_2>.
    Found 1-bit register for signal <mem_SignB_2>.
    Found 1-bit register for signal <mem_SNanA_2<0>>.
    Found 1-bit register for signal <mem_SNanB_2<0>>.
    Found 1-bit register for signal <mem_sub_op_2<0>>.
    Found 1-bit register for signal <mem_ZeroA_2<0>>.
    Found 1-bit register for signal <mem_ZeroB_2<0>>.
    Found 5-bit register for signal <wb_fsr_i>.
    Summary:
	inferred 244 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <FPU> synthesized.


Synthesizing Unit <Data_Flow>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/data_flow.vhd".
WARNING:Xst:647 - Input <Left_Shift> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Dbg_Inhibit_EX> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Start_Div> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Arith_Shift> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <not_FPU_Op_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <not_Div_Op_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <not_Barrel_Op_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fpu_div_done> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PCMP_Result> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <EX_not_Mul_Op_i<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <hold_fpu_excep<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Data_Flow> synthesized.


Synthesizing Unit <microblaze>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/microblaze.vhd".
WARNING:Xst:647 - Input <FSL1_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DM_ABus> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:1305 - Output <DM_RNW> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL7_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL15_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL15_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DM_busLock> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <DM_BE> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <Dbg_Stop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <IM_BE> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <FSL12_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <IM_RNW> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <DCACHE_FSL_OUT_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL14_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DOPB_MGrant> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL13_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCACHE_FSL_IN_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL15_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL11_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL11_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL9_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL13_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IOPB_xferAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IOPB_MGrant> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IOPB_retry> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL14_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <IM_seqAddr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <DOPB_errAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL8_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL10_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL8_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL12_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL13_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DM_request> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <Dbg_Shift> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DWait> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DOPB_xferAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <IM_busLock> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <IOPB_DBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IWait> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCACHE_FSL_IN_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IOPB_errAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL12_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Dbg_Capture> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Dbg_TDI> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IOPB_timeout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL14_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Dbg_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL15_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DOPB_DBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL11_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL9_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCACHE_FSL_IN_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <IM_select> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL1_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL11_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL12_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <IM_DBus> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <DOPB_timeout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Dbg_Reg_En> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL9_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL14_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DM_select> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL10_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <IM_ABus> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <FSL2_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL8_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL10_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Dbg_Update> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL9_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL10_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL8_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <IM_request> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <DOPB_retry> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DM_DBus> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <FSL0_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DM_seqAddr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL5_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL13_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <valid_dcache_access> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reg_Write_dbg_S> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <raw_Data_Addr<30:31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <op2> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:1780 - Signal <intM_DBus> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <intM_ABus> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <iWrite_Strobe_No_Dbg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <iRead_Strobe_No_Dbg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_load_btr<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_Enable_Sext_Shift> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Write_DCache<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Word_Access> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Valid_Instr_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Unaligned_Exception> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SW_Instr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PC_OF> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Ok_To_Stop> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Not_MB_Get_Op> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MEM_EX_Result_Load<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Load_ESR<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Load_EDR<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Load_EAR<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Illegal_Opcode_Exception> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IExt_Bus_Exception> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Will_Dbg_Break> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FSL_S_Read> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_S_Exists> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_S_Data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_S_Control> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Test> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_No> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Inhibit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Control> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Break> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Blocking> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FSL_M_Write> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_M_Full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FSL_M_Data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FSL_M_Control> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_Test> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_No> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_Inhibit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_Control> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_Break> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_Blocking> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Exception0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FPU_Exception0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <EX_delayslot_Instr<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <EX_MSR_Load_FSL_C> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <EX_Enable_ALU> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <EX_ALU_Sel_Logic> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <EDR> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:646 - Signal <Div_Zero_Exception0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DExt_Bus_Exception> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DCache_Enabled<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Control_Reg_D> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Command_Reg_D> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Clr_ESR<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 5-bit register for signal <Trace_Reg_Addr>.
    Found 32-bit register for signal <Trace_Data_Write_Value>.
    Found 1-bit register for signal <Trace_Data_Write>.
    Found 1-bit register for signal <Trace_Data_Access>.
    Found 32-bit register for signal <Trace_PC>.
    Found 5-bit register for signal <Trace_Exception_Kind>.
    Found 1-bit register for signal <Trace_Delay_Slot>.
    Found 1-bit register for signal <Trace_Jump_Taken>.
    Found 1-bit register for signal <Trace_Data_Read>.
    Found 4-bit register for signal <Trace_Data_Byte_Enable>.
    Found 32-bit register for signal <Trace_Instruction>.
    Found 11-bit register for signal <Trace_MSR_Reg<4:14>>.
    Found 32-bit register for signal <Trace_Data_Address>.
    Found 1-bit register for signal <Trace_OF_PipeRun>.
    Found 1-bit register for signal <Trace_Exception_Taken>.
    Found 32-bit register for signal <Instr_Addr_Stored>.
    Found 32-bit register for signal <Instr_Addr_Stored_1>.
    Found 1-bit register for signal <mem_access>.
    Found 1-bit register for signal <reset_temp>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <Trace_Delay_Slot_early>.
    Found 1-bit register for signal <trace_reg_write_i>.
    Summary:
	inferred 229 D-type flip-flop(s).
Unit <microblaze> synthesized.


Synthesizing Unit <microblaze_mb5_wrapper>.
    Related source file is "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/microblaze_mb5_wrapper.vhd".
Unit <microblaze_mb5_wrapper> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x32-bit ROM                                         : 1
 32x48-bit ROM                                         : 1
# Adders/Subtractors                                   : 8
 10-bit adder                                          : 3
 10-bit subtractor                                     : 2
 23-bit adder                                          : 1
 25-bit addsub                                         : 1
 28-bit addsub                                         : 1
# Counters                                             : 2
 2-bit up counter                                      : 2
# Registers                                            : 448
 1-bit register                                        : 402
 10-bit register                                       : 4
 15-bit register                                       : 1
 16-bit register                                       : 1
 2-bit register                                        : 3
 23-bit register                                       : 1
 25-bit register                                       : 3
 27-bit register                                       : 1
 3-bit register                                        : 3
 32-bit register                                       : 16
 4-bit register                                        : 3
 5-bit register                                        : 7
 8-bit register                                        : 2
 9-bit register                                        : 1
# Comparators                                          : 1
 23-bit comparator greater                             : 1
# Xors                                                 : 56
 1-bit xor2                                            : 56

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '5vfx70t.nph' in environment /opt/Xilinx/10.1/ISE:/opt/Xilinx/10.1/EDK.

Synthesizing (advanced) Unit <PVR>.
INFO:Xst - HDL ADVISOR - LUT implementation is currently selected for the ROM <Mrom_WB_PVR_I_rom0000>. If you want the register to be removed and the ROM to be implemented as read-only block RAM, please change the ROM implementation style accordingly.
Unit <PVR> synthesized (advanced).
WARNING:Xst:2677 - Node <Req_Addr_31> of sequential type is unconnected in block <ICache>.
WARNING:Xst:2677 - Node <Req_Addr_30> of sequential type is unconnected in block <ICache>.
WARNING:Xst:2677 - Node <Req_Addr_3> of sequential type is unconnected in block <ICache>.
WARNING:Xst:2677 - Node <Req_Addr_2> of sequential type is unconnected in block <ICache>.
WARNING:Xst:2677 - Node <Req_Addr_1> of sequential type is unconnected in block <ICache>.
WARNING:Xst:2677 - Node <Req_Addr_0> of sequential type is unconnected in block <ICache>.
WARNING:Xst:2677 - Node <mem_Exp_Res_5_2> of sequential type is unconnected in block <FPU>.
WARNING:Xst:2677 - Node <mem_Exp_Res_5_1> of sequential type is unconnected in block <FPU>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x32-bit ROM                                         : 1
 32x48-bit ROM                                         : 1
# Adders/Subtractors                                   : 8
 10-bit adder                                          : 1
 10-bit subtractor                                     : 2
 23-bit adder                                          : 1
 25-bit addsub                                         : 1
 28-bit addsub                                         : 1
 8-bit adder                                           : 2
# Counters                                             : 2
 2-bit up counter                                      : 2
# Registers                                            : 1401
 Flip-Flops                                            : 1401
# Comparators                                          : 1
 23-bit comparator greater                             : 1
# Xors                                                 : 56
 1-bit xor2                                            : 56

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch mem_D_8 hinder the constant cleaning in the block FPU_DIV.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <mem_D_7> has a constant value of 0 in block <FPU_DIV>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <div_first_0> has a constant value of 0 in block <Decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wdc_first_0> has a constant value of 0 in block <Decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bs_first_0> has a constant value of 0 in block <Decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_Res_Type_3_3> (without init value) has a constant value of 0 in block <FPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_Res_Type_3_4> (without init value) has a constant value of 0 in block <FPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_Res_Type_4_4> (without init value) has a constant value of 0 in block <FPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_Res_Type_4_3> (without init value) has a constant value of 0 in block <FPU>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Instr_EX_26> in Unit <Decode> is equivalent to the following 2 FFs/Latches, which will be removed : <Shift_Oper_1> <FPU_Cond_1> 
INFO:Xst:2261 - The FF/Latch <Instr_EX_25> in Unit <Decode> is equivalent to the following 2 FFs/Latches, which will be removed : <Shift_Oper_0> <FPU_Cond_0> 
INFO:Xst:2261 - The FF/Latch <Instr_EX_24> in Unit <Decode> is equivalent to the following FF/Latch, which will be removed : <FPU_Op_2> 
INFO:Xst:2261 - The FF/Latch <Instr_EX_5> in Unit <Decode> is equivalent to the following FF/Latch, which will be removed : <Logic_Oper_1> 
INFO:Xst:2261 - The FF/Latch <Instr_EX_23> in Unit <Decode> is equivalent to the following FF/Latch, which will be removed : <FPU_Op_1> 
INFO:Xst:2261 - The FF/Latch <Instr_EX_4> in Unit <Decode> is equivalent to the following FF/Latch, which will be removed : <Logic_Oper_0> 
INFO:Xst:2261 - The FF/Latch <Instr_EX_27> in Unit <Decode> is equivalent to the following FF/Latch, which will be removed : <FPU_Cond_2> 
INFO:Xst:2261 - The FF/Latch <Instr_EX_22> in Unit <Decode> is equivalent to the following FF/Latch, which will be removed : <FPU_Op_0> 
INFO:Xst:2261 - The FF/Latch <mem_MantB_2_31> in Unit <FPU> is equivalent to the following FF/Latch, which will be removed : <mem_op1_31> 
INFO:Xst:2261 - The FF/Latch <mem_MantB_2_30> in Unit <FPU> is equivalent to the following FF/Latch, which will be removed : <mem_op1_30> 
INFO:Xst:2261 - The FF/Latch <mem_MantB_2_29> in Unit <FPU> is equivalent to the following FF/Latch, which will be removed : <mem_op1_29> 
INFO:Xst:2261 - The FF/Latch <mem_MantB_2_28> in Unit <FPU> is equivalent to the following FF/Latch, which will be removed : <mem_op1_28> 
INFO:Xst:2261 - The FF/Latch <mem_MantB_2_27> in Unit <FPU> is equivalent to the following FF/Latch, which will be removed : <mem_op1_27> 
INFO:Xst:1901 - Instance Tag_Memory/Using_B16_S36.Using_S36_Virtex5.RAMB36_I1 in unit ICache of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance Data_Memory/Using_B16_S18.Using_S36_Virtex5.The_BRAMs[1].RAMB36_I1 in unit ICache of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance Data_Memory/Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1 in unit ICache of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:2261 - The FF/Latch <WB_PVR_I_15> in Unit <PVR> is equivalent to the following 2 FFs/Latches, which will be removed : <WB_PVR_I_13> <WB_PVR_I_12> 
INFO:Xst:2261 - The FF/Latch <WB_PVR_I_16> in Unit <PVR> is equivalent to the following FF/Latch, which will be removed : <WB_PVR_I_5> 
INFO:Xst:2261 - The FF/Latch <WB_PVR_I_31> in Unit <PVR> is equivalent to the following 11 FFs/Latches, which will be removed : <WB_PVR_I_30> <WB_PVR_I_29> <WB_PVR_I_28> <WB_PVR_I_27> <WB_PVR_I_26> <WB_PVR_I_25> <WB_PVR_I_24> <WB_PVR_I_18> <WB_PVR_I_17> <WB_PVR_I_14> <WB_PVR_I_11> 

Optimizing unit <microblaze_mb5_wrapper> ...

Optimizing unit <DPLB_Interface> ...

Optimizing unit <IPLB_Interface> ...

Optimizing unit <PVR> ...

Optimizing unit <FPU_DIV> ...

Optimizing unit <instr_mux> ...

Optimizing unit <PreFetch_Buffer> ...

Optimizing unit <FPU_ADDSUB> ...

Optimizing unit <Decode> ...

Optimizing unit <ICache> ...

Optimizing unit <Register_File> ...

Optimizing unit <Operand_Select> ...

Optimizing unit <ALU> ...

Optimizing unit <Shift_Logic_Module> ...

Optimizing unit <mul_unit> ...

Optimizing unit <Result_Mux> ...

Optimizing unit <PC_Module> ...

Optimizing unit <carry_compare_2> ...

Optimizing unit <FPU_MUL> ...

Optimizing unit <FPU> ...

Optimizing unit <Data_Flow> ...

Optimizing unit <microblaze> ...
WARNING:Xst:1293 - FF/Latch <microblaze_mb5/Area.Data_Flow_I/hold_fpu_excep_0> has a constant value of 0 in block <microblaze_mb5_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <microblaze_mb5/Area.Decode_I/Write_DIV_result_0> has a constant value of 0 in block <microblaze_mb5_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_mb5/Trace_Exception_Kind_0> (without init value) has a constant value of 0 in block <microblaze_mb5_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_mb5/Trace_MSR_Reg_14> (without init value) has a constant value of 0 in block <microblaze_mb5_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_mb5/Trace_MSR_Reg_10> (without init value) has a constant value of 0 in block <microblaze_mb5_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_mb5/Trace_MSR_Reg_8> (without init value) has a constant value of 0 in block <microblaze_mb5_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_mb5/Trace_MSR_Reg_7> (without init value) has a constant value of 0 in block <microblaze_mb5_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_mb5/Trace_MSR_Reg_6> (without init value) has a constant value of 0 in block <microblaze_mb5_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_mb5/Trace_MSR_Reg_5> (without init value) has a constant value of 0 in block <microblaze_mb5_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_mb5/Trace_MSR_Reg_4> (without init value) has a constant value of 1 in block <microblaze_mb5_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <microblaze_mb5/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_8> of sequential type is unconnected in block <microblaze_mb5_wrapper>.
WARNING:Xst:2677 - Node <microblaze_mb5/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_Q_7> of sequential type is unconnected in block <microblaze_mb5_wrapper>.
WARNING:Xst:2677 - Node <microblaze_mb5/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_8> of sequential type is unconnected in block <microblaze_mb5_wrapper>.
WARNING:Xst:2677 - Node <microblaze_mb5/Area.Data_Flow_I/Using_FPU.FPU_I/mem_fpu_stall_i_0> of sequential type is unconnected in block <microblaze_mb5_wrapper>.
WARNING:Xst:2677 - Node <microblaze_mb5/Area.Decode_I/Valid_Instr> of sequential type is unconnected in block <microblaze_mb5_wrapper>.
WARNING:Xst:2677 - Node <microblaze_mb5/Area.Decode_I/Start_Div_i> of sequential type is unconnected in block <microblaze_mb5_wrapper>.
WARNING:Xst:2677 - Node <microblaze_mb5/Area.Decode_I/EX_delayslot_Instr_I_0> of sequential type is unconnected in block <microblaze_mb5_wrapper>.
WARNING:Xst:2677 - Node <microblaze_mb5/Area.Decode_I/Branch_Instr> of sequential type is unconnected in block <microblaze_mb5_wrapper>.
WARNING:Xst:2677 - Node <microblaze_mb5/Area.Decode_I/Not_Div_Op> of sequential type is unconnected in block <microblaze_mb5_wrapper>.
WARNING:Xst:2677 - Node <microblaze_mb5/Area.Decode_I/div_started> of sequential type is unconnected in block <microblaze_mb5_wrapper>.
WARNING:Xst:2677 - Node <microblaze_mb5/Area.Using_I_PLB.IPLB_Interface_I1/IPLB_Exception> of sequential type is unconnected in block <microblaze_mb5_wrapper>.
WARNING:Xst:2677 - Node <microblaze_mb5/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/MEM_DPLB_Exception> of sequential type is unconnected in block <microblaze_mb5_wrapper>.
WARNING:Xst:2677 - Node <microblaze_mb5/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/WB_DPLB_Data_Strobe> of sequential type is unconnected in block <microblaze_mb5_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <microblaze_mb5/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_10> in Unit <microblaze_mb5_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_mb5/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_10> <microblaze_mb5/Instr_Addr_Stored_10> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb5/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_11> in Unit <microblaze_mb5_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_mb5/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_11> <microblaze_mb5/Instr_Addr_Stored_11> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb5/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_12> in Unit <microblaze_mb5_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_mb5/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_12> <microblaze_mb5/Instr_Addr_Stored_12> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb5/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_13> in Unit <microblaze_mb5_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_mb5/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_13> <microblaze_mb5/Instr_Addr_Stored_13> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb5/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_14> in Unit <microblaze_mb5_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_mb5/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_14> <microblaze_mb5/Instr_Addr_Stored_14> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb5/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_15> in Unit <microblaze_mb5_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_mb5/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_15> <microblaze_mb5/Instr_Addr_Stored_15> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb5/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_20> in Unit <microblaze_mb5_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_mb5/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_20> <microblaze_mb5/Instr_Addr_Stored_20> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb5/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_21> in Unit <microblaze_mb5_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_mb5/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_21> <microblaze_mb5/Instr_Addr_Stored_21> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb5/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_16> in Unit <microblaze_mb5_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_mb5/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_16> <microblaze_mb5/Instr_Addr_Stored_16> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb5/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_22> in Unit <microblaze_mb5_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_mb5/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_22> <microblaze_mb5/Instr_Addr_Stored_22> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb5/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_17> in Unit <microblaze_mb5_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_mb5/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_17> <microblaze_mb5/Instr_Addr_Stored_17> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb5/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_23> in Unit <microblaze_mb5_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_mb5/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_23> <microblaze_mb5/Instr_Addr_Stored_23> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb5/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_18> in Unit <microblaze_mb5_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_mb5/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_18> <microblaze_mb5/Instr_Addr_Stored_18> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb5/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_19> in Unit <microblaze_mb5_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_mb5/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_19> <microblaze_mb5/Instr_Addr_Stored_19> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb5/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_24> in Unit <microblaze_mb5_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_mb5/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_24> <microblaze_mb5/Instr_Addr_Stored_24> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb5/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_30> in Unit <microblaze_mb5_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_mb5/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_30> <microblaze_mb5/Instr_Addr_Stored_30> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb5/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_25> in Unit <microblaze_mb5_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_mb5/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_25> <microblaze_mb5/Instr_Addr_Stored_25> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb5/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_31> in Unit <microblaze_mb5_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_mb5/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_31> <microblaze_mb5/Instr_Addr_Stored_31> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb5/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_26> in Unit <microblaze_mb5_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_mb5/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_26> <microblaze_mb5/Instr_Addr_Stored_26> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb5/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_27> in Unit <microblaze_mb5_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_mb5/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_27> <microblaze_mb5/Instr_Addr_Stored_27> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb5/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_28> in Unit <microblaze_mb5_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_mb5/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_28> <microblaze_mb5/Instr_Addr_Stored_28> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb5/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_29> in Unit <microblaze_mb5_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_mb5/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_29> <microblaze_mb5/Instr_Addr_Stored_29> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb5/Trace_Exception_Kind_3> in Unit <microblaze_mb5_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_mb5/Trace_Exception_Kind_4> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb5/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_0> in Unit <microblaze_mb5_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_mb5/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_0> <microblaze_mb5/Instr_Addr_Stored_0> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb5/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_1> in Unit <microblaze_mb5_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_mb5/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_1> <microblaze_mb5/Instr_Addr_Stored_110> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb5/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_2> in Unit <microblaze_mb5_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_mb5/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_2> <microblaze_mb5/Instr_Addr_Stored_2> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb5/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_3> in Unit <microblaze_mb5_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_mb5/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_3> <microblaze_mb5/Instr_Addr_Stored_3> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb5/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_4> in Unit <microblaze_mb5_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_mb5/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_4> <microblaze_mb5/Instr_Addr_Stored_4> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb5/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_5> in Unit <microblaze_mb5_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_mb5/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_5> <microblaze_mb5/Instr_Addr_Stored_5> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb5/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_6> in Unit <microblaze_mb5_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_mb5/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_6> <microblaze_mb5/Instr_Addr_Stored_6> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb5/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_7> in Unit <microblaze_mb5_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_mb5/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_7> <microblaze_mb5/Instr_Addr_Stored_7> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb5/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_8> in Unit <microblaze_mb5_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_mb5/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_8> <microblaze_mb5/Instr_Addr_Stored_8> 
INFO:Xst:2261 - The FF/Latch <microblaze_mb5/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_9> in Unit <microblaze_mb5_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_mb5/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_9> <microblaze_mb5/Instr_Addr_Stored_9> 

Final Macro Processing ...

Processing Unit <microblaze_mb5_wrapper> :
	Found 2-bit shift register for signal <microblaze_mb5/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_div_delay_2>.
	Found 3-bit shift register for signal <microblaze_mb5/Area.Data_Flow_I/Using_FPU.FPU_I/mem_fpu_norm_delay_3>.
	Found 2-bit shift register for signal <microblaze_mb5/Area.Data_Flow_I/Using_FPU.FPU_I/mem_Res_Type_5_7>.
	Found 2-bit shift register for signal <microblaze_mb5/Area.Data_Flow_I/Using_FPU.FPU_I/mem_Res_Type_5_6>.
	Found 2-bit shift register for signal <microblaze_mb5/Area.Data_Flow_I/Using_FPU.FPU_I/mem_Res_Type_5_5>.
	Found 2-bit shift register for signal <microblaze_mb5/Area.Data_Flow_I/Using_FPU.FPU_I/mem_Res_Type_5_2>.
	Found 2-bit shift register for signal <microblaze_mb5/Area.Data_Flow_I/Using_FPU.FPU_I/mem_Res_Type_5_1>.
	Found 2-bit shift register for signal <microblaze_mb5/Area.Data_Flow_I/Using_FPU.FPU_I/mem_Res_Type_5_0>.
	Found 2-bit shift register for signal <microblaze_mb5/Area.Data_Flow_I/Using_FPU.FPU_I/mem_Res_Sign_5>.
	Found 2-bit shift register for signal <microblaze_mb5/Area.Data_Flow_I/Using_FPU.FPU_I/mem_mul_op_4_0>.
	Found 2-bit shift register for signal <microblaze_mb5/Area.Data_Flow_I/Using_FPU.FPU_I/mem_div_op_4_0>.
	Found 2-bit shift register for signal <microblaze_mb5/Area.Data_Flow_I/Using_FPU.FPU_I/mem_addsub_op_4_0>.
Unit <microblaze_mb5_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1255
 Flip-Flops                                            : 1255
# Shift Registers                                      : 12
 2-bit shift register                                  : 11
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/microblaze_mb5_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 2296

Cell Usage :
# BELS                             : 2103
#      GND                         : 1
#      INV                         : 18
#      LUT1                        : 24
#      LUT2                        : 181
#      LUT3                        : 330
#      LUT4                        : 385
#      LUT5                        : 185
#      LUT6                        : 302
#      LUT6_2                      : 57
#      MULT_AND                    : 13
#      MUXCY                       : 111
#      MUXCY_L                     : 135
#      MUXF5                       : 160
#      MUXF7                       : 19
#      VCC                         : 1
#      XORCY                       : 181
# FlipFlops/Latches                : 1267
#      FD                          : 293
#      FDCE                        : 1
#      FDE                         : 260
#      FDR                         : 359
#      FDRE                        : 240
#      FDRS                        : 33
#      FDRSE                       : 38
#      FDS                         : 6
#      FDSE                        : 37
# RAMS                             : 67
#      RAM32X1D                    : 64
#      RAMB36_EXP                  : 3
# Shift Registers                  : 76
#      SRL16E                      : 64
#      SRLC16E                     : 12
# DSPs                             : 5
#      DSP48E                      : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vfx70tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1267  out of  44800     2%  
 Number of Slice LUTs:                 1686  out of  44800     3%  
    Number used as Logic:              1482  out of  44800     3%  
    Number used as Memory:              204  out of  13120     1%  
       Number used as RAM:              128
       Number used as SRL:               76

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2175
   Number with an unused Flip Flop:     908  out of   2175    41%  
   Number with an unused LUT:           489  out of   2175    22%  
   Number of fully used LUT-FF pairs:   778  out of   2175    35%  
   Number of unique control sets:       103

IO Utilization: 
 Number of IOs:                        2296
 Number of bonded IOBs:                   0  out of    640     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                3  out of    148     2%  
    Number using Block RAM only:          3
 Number of DSP48Es:                       5  out of    128     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                        | Load  |
-----------------------------------+--------------------------------------------------------------------------------------------------------------+-------+
DCACHE_FSL_OUT_CLK                 | NONE(microblaze_mb5/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[26].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I)| 1415  |
-----------------------------------+--------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------+
Control Signal                                        | Buffer(FF name)                                                                                      | Load  |
------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------+
DPLB_M_UABus<31>(XST_GND:G)                           | NONE(microblaze_mb5/Area.Using_ICache.ICache_I1/Tag_Memory/Using_B16_S36.Using_S36_Virtex5.RAMB36_I1)| 12    |
microblaze_mb5/sync_reset(microblaze_mb5/sync_reset:Q)| NONE(microblaze_mb5/Area.Decode_I/jump2_I_0)                                                         | 1     |
------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 6.003ns (Maximum Frequency: 166.583MHz)
   Minimum input arrival time before clock: 3.536ns
   Maximum output required time after clock: 4.509ns
   Maximum combinational path delay: 1.339ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'DCACHE_FSL_OUT_CLK'
  Clock period: 6.003ns (frequency: 166.583MHz)
  Total number of paths / destination ports: 148740 / 3999
-------------------------------------------------------------------------
Delay:               6.003ns (Levels of Logic = 6)
  Source:            microblaze_mb5/Area.Data_Flow_I/Using_FPU.FPU_I/mem_MantB_2_14 (FF)
  Destination:       microblaze_mb5/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_34 (FF)
  Source Clock:      DCACHE_FSL_OUT_CLK rising
  Destination Clock: DCACHE_FSL_OUT_CLK rising

  Data Path: microblaze_mb5/Area.Data_Flow_I/Using_FPU.FPU_I/mem_MantB_2_14 to microblaze_mb5/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_34
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.471   1.080  microblaze_mb5/Area.Data_Flow_I/Using_FPU.FPU_I/mem_MantB_2_14 (microblaze_mb5/Area.Data_Flow_I/Using_FPU.FPU_I/mem_MantB_2_14)
     LUT6:I0->O            4   0.094   0.805  microblaze_mb5/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_rot_mux1<15>1 (microblaze_mb5/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_rot_mux1<15>)
     LUT6:I2->O            7   0.094   0.743  microblaze_mb5/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_rot_mux2<19>1 (microblaze_mb5/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_rot_mux2<19>)
     LUT6:I3->O            2   0.094   0.794  microblaze_mb5/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_rot_mux3<27>1 (microblaze_mb5/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_rot_mux3<27>)
     LUT6:I2->O            1   0.094   0.000  microblaze_mb5/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_mant_sticky_3_cmb113_F (N267)
     MUXF7:I0->O           1   0.251   0.480  microblaze_mb5/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_mant_sticky_3_cmb113 (microblaze_mb5/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_mant_sticky_3_cmb113)
     LUT5:I4->O            1   0.094   0.336  microblaze_mb5/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_mant_sticky_3_cmb164 (microblaze_mb5/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_mant_sticky_3_cmb164)
     FDRS:S                    0.573          microblaze_mb5/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_34
    ----------------------------------------
    Total                      6.003ns (1.765ns logic, 4.238ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DCACHE_FSL_OUT_CLK'
  Total number of paths / destination ports: 2218 / 1175
-------------------------------------------------------------------------
Offset:              3.536ns (Levels of Logic = 8)
  Source:            DREADY (PAD)
  Destination:       microblaze_mb5/Area.Decode_I/mul_Executing_0 (FF)
  Destination Clock: DCACHE_FSL_OUT_CLK rising

  Data Path: DREADY to microblaze_mb5/Area.Decode_I/mul_Executing_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O            6   0.094   0.363  microblaze_mb5/combined_dready1 (microblaze_mb5/combined_dready)
     MUXCY_L:CI->LO      229   0.026   0.000  microblaze_mb5/Area.Decode_I/Using_FPGA.of_PipeRun_MuxCY_1 (microblaze_mb5/of_PipeRun)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb5/Area.Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_1 (microblaze_mb5/Area.Decode_I/take_Intr_Now_I)
     MUXCY_L:CI->LO        2   0.026   0.000  microblaze_mb5/Area.Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_2 (microblaze_mb5/Area.Decode_I/take_Intr_Now_II)
     MUXCY_L:CI->LO       41   0.026   0.918  microblaze_mb5/Area.Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3 (microblaze_mb5/Area.Decode_I/take_Intr_Now_III)
     LUT4:I0->O           15   0.094   1.050  microblaze_mb5/Area.Decode_I/mul_Executing_0_or000031 (microblaze_mb5/Area.Decode_I/N13)
     LUT5:I0->O            2   0.094   0.485  microblaze_mb5/Area.Decode_I/wic_first_mux00021 (microblaze_mb5/Area.Decode_I/wic_first_mux0002)
     LUT6:I5->O            1   0.094   0.000  microblaze_mb5/Area.Decode_I/mul_Executing_0_or0000471 (microblaze_mb5/Area.Decode_I/mul_Executing_0_or000047)
     FDRS:D                   -0.018          microblaze_mb5/Area.Decode_I/mul_Executing_0
    ----------------------------------------
    Total                      3.536ns (0.720ns logic, 2.816ns route)
                                       (20.4% logic, 79.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DCACHE_FSL_OUT_CLK'
  Total number of paths / destination ports: 12040 / 429
-------------------------------------------------------------------------
Offset:              4.509ns (Levels of Logic = 33)
  Source:            microblaze_mb5/Area.Decode_I/missed_IFetch_0 (FF)
  Destination:       INSTR_ADDR<0> (PAD)
  Source Clock:      DCACHE_FSL_OUT_CLK rising

  Data Path: microblaze_mb5/Area.Decode_I/missed_IFetch_0 to INSTR_ADDR<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.471   0.721  microblaze_mb5/Area.Decode_I/missed_IFetch_0 (microblaze_mb5/Area.Decode_I/missed_IFetch_0)
     LUT3:I0->O            1   0.094   0.789  microblaze_mb5/Area.Decode_I/PC_Incr_0_and00001 (microblaze_mb5/pc_Incr)
     LUT4:I0->O            1   0.094   0.000  microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I (microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[29].PC_Bit_I/xor_Sum)
     MUXCY_L:S->LO         1   0.372   0.000  microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[29].PC_Bit_I/MUXCY_X (microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Carry<29>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[28].PC_Bit_I/MUXCY_X (microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Carry<28>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[27].PC_Bit_I/MUXCY_X (microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Carry<27>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[26].PC_Bit_I/MUXCY_X (microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Carry<26>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[25].PC_Bit_I/MUXCY_X (microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Carry<25>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[24].PC_Bit_I/MUXCY_X (microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Carry<24>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[23].PC_Bit_I/MUXCY_X (microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Carry<23>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[22].PC_Bit_I/MUXCY_X (microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Carry<22>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[21].PC_Bit_I/MUXCY_X (microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Carry<21>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[20].PC_Bit_I/MUXCY_X (microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Carry<20>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[19].PC_Bit_I/MUXCY_X (microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Carry<19>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[18].PC_Bit_I/MUXCY_X (microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Carry<18>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[17].PC_Bit_I/MUXCY_X (microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Carry<17>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[16].PC_Bit_I/MUXCY_X (microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Carry<16>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[15].PC_Bit_I/MUXCY_X (microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Carry<15>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[14].PC_Bit_I/MUXCY_X (microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Carry<14>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[13].PC_Bit_I/MUXCY_X (microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Carry<13>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[12].PC_Bit_I/MUXCY_X (microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Carry<12>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[11].PC_Bit_I/MUXCY_X (microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Carry<11>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[10].PC_Bit_I/MUXCY_X (microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Carry<10>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[9].PC_Bit_I/MUXCY_X (microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Carry<9>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[8].PC_Bit_I/MUXCY_X (microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Carry<8>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[7].PC_Bit_I/MUXCY_X (microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Carry<7>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[6].PC_Bit_I/MUXCY_X (microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Carry<6>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[5].PC_Bit_I/MUXCY_X (microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Carry<5>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[4].PC_Bit_I/MUXCY_X (microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Carry<4>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[3].PC_Bit_I/MUXCY_X (microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Carry<3>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[2].PC_Bit_I/MUXCY_X (microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Carry<2>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[1].PC_Bit_I/MUXCY_X (microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Carry<1>)
     XORCY:CI->O           1   0.357   0.789  microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[0].PC_Bit_I/XOR_X (microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[0].PC_Bit_I/pc_Sum)
     LUT4:I0->O            5   0.094   0.000  microblaze_mb5/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[0].PC_Bit_I/NewPC_Mux (INSTR_ADDR<0>)
    ----------------------------------------
    Total                      4.509ns (2.210ns logic, 2.299ns route)
                                       (49.0% logic, 51.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Delay:               1.339ns (Levels of Logic = 4)
  Source:            IREADY (PAD)
  Destination:       I_AS (PAD)

  Data Path: IREADY to I_AS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I1->O            1   0.094   0.000  microblaze_mb5/Area.Using_ICache.ICache_I1/combined_iready_n1 (microblaze_mb5/Area.Using_ICache.ICache_I1/combined_iready_n)
     MUXCY_L:S->LO         1   0.372   0.000  microblaze_mb5/Area.Using_ICache.ICache_I1/Using_FPGA_FSL_2.Combined_IReady_MUXCY (microblaze_mb5/Area.Using_ICache.ICache_I1/IReady_II)
     MUXCY_L:CI->LO       42   0.026   0.609  microblaze_mb5/Area.Using_ICache.ICache_I1/Using_FPGA_FSL_2.Using_XX_Access_Part2.carry_or_I1/Using_FPGA.MUXCY_I (microblaze_mb5/complete_iready)
     LUT3:I2->O           36   0.094   0.000  microblaze_mb5/Area.Decode_I/i_AS_I_0_and00011 (I_AS)
    ----------------------------------------
    Total                      1.339ns (0.730ns logic, 0.609ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================


Total REAL time to Xst completion: 209.00 secs
Total CPU time to Xst completion: 155.00 secs
 
--> 


Total memory usage is 808136 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  517 (   0 filtered)
Number of infos    :   79 (   0 filtered)

