

================================================================
== Vitis HLS Report for 'lookup_and_insert'
================================================================
* Date:           Thu Nov 21 15:11:44 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        final_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.850 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_12_1  |       20|       20|         1|          1|          1|    20|       yes|
        |- VITIS_LOOP_99_1  |        ?|        ?|         1|          1|          1|     ?|       yes|
        |- VITIS_LOOP_12_1  |       20|       20|         1|          1|          1|    20|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 1, States = { 6 }
  Pipeline-2 : II = 1, D = 1, States = { 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 12 
5 --> 7 6 
6 --> 7 6 
7 --> 8 10 
8 --> 9 
9 --> 12 
10 --> 11 10 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%nextCode_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %nextCode" [Server/p3/lzw.cpp:145]   --->   Operation 13 'read' 'nextCode_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%key_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %key" [Server/p3/lzw.cpp:145]   --->   Operation 14 'read' 'key_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%assoc_mem_fill_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %assoc_mem_fill_read" [Server/p3/lzw.cpp:145]   --->   Operation 15 'read' 'assoc_mem_fill_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%key_quarter_0 = trunc i20 %key_read" [Server/p3/lzw.cpp:145]   --->   Operation 16 'trunc' 'key_quarter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i20 %key_read" [Server/p3/lzw.cpp:10]   --->   Operation 17 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.48ns)   --->   "%br_ln12 = br void" [Server/p3/lzw.cpp:12]   --->   Operation 18 'br' 'br_ln12' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.80>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i = phi i5 %add_ln12, void %.split2, i5 0, void" [Server/p3/lzw.cpp:12]   --->   Operation 19 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%hashed_2 = phi i32 %hashed_5, void %.split2, i32 0, void"   --->   Operation 20 'phi' 'hashed_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.87ns)   --->   "%add_ln12 = add i5 %i, i5 1" [Server/p3/lzw.cpp:12]   --->   Operation 21 'add' 'add_ln12' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.87ns)   --->   "%icmp_ln12 = icmp_eq  i5 %i, i5 20" [Server/p3/lzw.cpp:12]   --->   Operation 23 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %.split2, void %_Z7my_hashm.exit.i" [Server/p3/lzw.cpp:12]   --->   Operation 25 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node hashed_3)   --->   "%i_cast = zext i5 %i" [Server/p3/lzw.cpp:12]   --->   Operation 26 'zext' 'i_cast' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [Server/p3/lzw.cpp:12]   --->   Operation 27 'specloopname' 'specloopname_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node hashed_3)   --->   "%lshr_ln13 = lshr i64 %zext_ln10, i64 %i_cast" [Server/p3/lzw.cpp:13]   --->   Operation 28 'lshr' 'lshr_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node hashed_3)   --->   "%trunc_ln13 = trunc i64 %lshr_ln13" [Server/p3/lzw.cpp:13]   --->   Operation 29 'trunc' 'trunc_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node hashed_3)   --->   "%zext_ln13 = zext i1 %trunc_ln13" [Server/p3/lzw.cpp:13]   --->   Operation 30 'zext' 'zext_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.20ns) (out node of the LUT)   --->   "%hashed_3 = add i32 %hashed_2, i32 %zext_ln13" [Server/p3/lzw.cpp:13]   --->   Operation 31 'add' 'hashed_3' <Predicate = (!icmp_ln12)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node hashed_4)   --->   "%shl_ln14 = shl i32 %hashed_3, i32 10" [Server/p3/lzw.cpp:14]   --->   Operation 32 'shl' 'shl_ln14' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.20ns) (out node of the LUT)   --->   "%hashed_4 = add i32 %shl_ln14, i32 %hashed_3" [Server/p3/lzw.cpp:14]   --->   Operation 33 'add' 'hashed_4' <Predicate = (!icmp_ln12)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %hashed_4, i32 6, i32 31" [Server/p3/lzw.cpp:15]   --->   Operation 34 'partselect' 'lshr_ln' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i26 %lshr_ln" [Server/p3/lzw.cpp:15]   --->   Operation 35 'zext' 'zext_ln15' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.40ns)   --->   "%hashed_5 = xor i32 %zext_ln15, i32 %hashed_4" [Server/p3/lzw.cpp:15]   --->   Operation 36 'xor' 'hashed_5' <Predicate = (!icmp_ln12)> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 37 'br' 'br_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.90>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty_53 = trunc i32 %hashed_2" [Server/p3/lzw.cpp:15]   --->   Operation 38 'trunc' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i32 %hashed_2" [Server/p3/lzw.cpp:17]   --->   Operation 39 'trunc' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i23.i3, i23 %trunc_ln17, i3 0" [Server/p3/lzw.cpp:17]   --->   Operation 40 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln17_2 = trunc i32 %hashed_2" [Server/p3/lzw.cpp:17]   --->   Operation 41 'trunc' 'trunc_ln17_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln17_4 = trunc i32 %hashed_2" [Server/p3/lzw.cpp:17]   --->   Operation 42 'trunc' 'trunc_ln17_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln17_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln17_4, i3 0" [Server/p3/lzw.cpp:17]   --->   Operation 43 'bitconcatenate' 'trunc_ln17_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.13ns)   --->   "%hashed = add i26 %shl_ln, i26 %empty_53" [Server/p3/lzw.cpp:17]   --->   Operation 44 'add' 'hashed' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (1.00ns)   --->   "%add_ln11 = add i15 %trunc_ln17_1, i15 %trunc_ln17_2" [Server/p3/lzw.cpp:11]   --->   Operation 45 'add' 'add_ln11' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i15 @_ssdm_op_PartSelect.i15.i26.i32.i32, i26 %hashed, i32 11, i32 25" [Server/p3/lzw.cpp:18]   --->   Operation 46 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.42ns)   --->   "%hashed_12 = xor i15 %trunc_ln3, i15 %add_ln11" [Server/p3/lzw.cpp:18]   --->   Operation 47 'xor' 'hashed_12' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i15 %hashed_12" [Server/p3/lzw.cpp:42]   --->   Operation 48 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%hash_table_addr = getelementptr i33 %hash_table, i64 0, i64 %zext_ln42" [Server/p3/lzw.cpp:42]   --->   Operation 49 'getelementptr' 'hash_table_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [2/2] (1.35ns)   --->   "%lookup = load i15 %hash_table_addr" [Server/p3/lzw.cpp:42]   --->   Operation 50 'load' 'lookup' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 32768> <RAM>

State 4 <SV = 3> <Delay = 3.15>
ST_4 : Operation 51 [1/2] (1.35ns)   --->   "%lookup = load i15 %hash_table_addr" [Server/p3/lzw.cpp:42]   --->   Operation 51 'load' 'lookup' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 32768> <RAM>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%stored_key = trunc i33 %lookup" [Server/p3/lzw.cpp:43]   --->   Operation 52 'trunc' 'stored_key' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%value = partselect i12 @_ssdm_op_PartSelect.i12.i33.i32.i32, i33 %lookup, i32 20, i32 31" [Server/p3/lzw.cpp:44]   --->   Operation 53 'partselect' 'value' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%valid = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %lookup, i32 32" [Server/p3/lzw.cpp:45]   --->   Operation 54 'bitselect' 'valid' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.92ns)   --->   "%icmp_ln47 = icmp_eq  i20 %stored_key, i20 %key_read" [Server/p3/lzw.cpp:47]   --->   Operation 55 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.33ns)   --->   "%and_ln47 = and i1 %valid, i1 %icmp_ln47" [Server/p3/lzw.cpp:47]   --->   Operation 56 'and' 'and_ln47' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.54ns)   --->   "%br_ln47 = br i1 %and_ln47, void %_Z11hash_lookupPmjPbPj.exit, void %_Z12assoc_insertP11assoc_mem_tjjPb.exit" [Server/p3/lzw.cpp:47]   --->   Operation 57 'br' 'br_ln47' <Predicate = true> <Delay = 0.54>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%key_quarter_1 = partselect i5 @_ssdm_op_PartSelect.i5.i20.i32.i32, i20 %key_read, i32 5, i32 9" [Server/p3/lzw.cpp:112]   --->   Operation 58 'partselect' 'key_quarter_1' <Predicate = (!and_ln47)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%key_quarter_2 = partselect i5 @_ssdm_op_PartSelect.i5.i20.i32.i32, i20 %key_read, i32 10, i32 14" [Server/p3/lzw.cpp:113]   --->   Operation 59 'partselect' 'key_quarter_2' <Predicate = (!and_ln47)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%key_quarter_3 = partselect i5 @_ssdm_op_PartSelect.i5.i20.i32.i32, i20 %key_read, i32 15, i32 19" [Server/p3/lzw.cpp:114]   --->   Operation 60 'partselect' 'key_quarter_3' <Predicate = (!and_ln47)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i5 %key_quarter_0" [Server/p3/lzw.cpp:116]   --->   Operation 61 'zext' 'zext_ln116' <Predicate = (!and_ln47)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%assoc_mem_quarter_0_addr = getelementptr i64 %assoc_mem_quarter_0, i64 0, i64 %zext_ln116" [Server/p3/lzw.cpp:116]   --->   Operation 62 'getelementptr' 'assoc_mem_quarter_0_addr' <Predicate = (!and_ln47)> <Delay = 0.00>
ST_4 : Operation 63 [2/2] (1.35ns)   --->   "%match_quarter_0 = load i5 %assoc_mem_quarter_0_addr" [Server/p3/lzw.cpp:116]   --->   Operation 63 'load' 'match_quarter_0' <Predicate = (!and_ln47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i5 %key_quarter_1" [Server/p3/lzw.cpp:117]   --->   Operation 64 'zext' 'zext_ln117' <Predicate = (!and_ln47)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%assoc_mem_quarter_1_addr = getelementptr i64 %assoc_mem_quarter_1, i64 0, i64 %zext_ln117" [Server/p3/lzw.cpp:117]   --->   Operation 65 'getelementptr' 'assoc_mem_quarter_1_addr' <Predicate = (!and_ln47)> <Delay = 0.00>
ST_4 : Operation 66 [2/2] (1.35ns)   --->   "%match_quarter_1 = load i5 %assoc_mem_quarter_1_addr" [Server/p3/lzw.cpp:117]   --->   Operation 66 'load' 'match_quarter_1' <Predicate = (!and_ln47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i5 %key_quarter_2" [Server/p3/lzw.cpp:118]   --->   Operation 67 'zext' 'zext_ln118' <Predicate = (!and_ln47)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%assoc_mem_quarter_2_addr = getelementptr i64 %assoc_mem_quarter_2, i64 0, i64 %zext_ln118" [Server/p3/lzw.cpp:118]   --->   Operation 68 'getelementptr' 'assoc_mem_quarter_2_addr' <Predicate = (!and_ln47)> <Delay = 0.00>
ST_4 : Operation 69 [2/2] (1.35ns)   --->   "%match_quarter_2 = load i5 %assoc_mem_quarter_2_addr" [Server/p3/lzw.cpp:118]   --->   Operation 69 'load' 'match_quarter_2' <Predicate = (!and_ln47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i5 %key_quarter_3" [Server/p3/lzw.cpp:119]   --->   Operation 70 'zext' 'zext_ln119' <Predicate = (!and_ln47)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%assoc_mem_quarter_3_addr = getelementptr i64 %assoc_mem_quarter_3, i64 0, i64 %zext_ln119" [Server/p3/lzw.cpp:119]   --->   Operation 71 'getelementptr' 'assoc_mem_quarter_3_addr' <Predicate = (!and_ln47)> <Delay = 0.00>
ST_4 : Operation 72 [2/2] (1.35ns)   --->   "%match_quarter_3 = load i5 %assoc_mem_quarter_3_addr" [Server/p3/lzw.cpp:119]   --->   Operation 72 'load' 'match_quarter_3' <Predicate = (!and_ln47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 5 <SV = 4> <Delay = 3.27>
ST_5 : Operation 73 [1/2] (1.35ns)   --->   "%match_quarter_0 = load i5 %assoc_mem_quarter_0_addr" [Server/p3/lzw.cpp:116]   --->   Operation 73 'load' 'match_quarter_0' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_5 : Operation 74 [1/2] (1.35ns)   --->   "%match_quarter_1 = load i5 %assoc_mem_quarter_1_addr" [Server/p3/lzw.cpp:117]   --->   Operation 74 'load' 'match_quarter_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_5 : Operation 75 [1/2] (1.35ns)   --->   "%match_quarter_2 = load i5 %assoc_mem_quarter_2_addr" [Server/p3/lzw.cpp:118]   --->   Operation 75 'load' 'match_quarter_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_5 : Operation 76 [1/2] (1.35ns)   --->   "%match_quarter_3 = load i5 %assoc_mem_quarter_3_addr" [Server/p3/lzw.cpp:119]   --->   Operation 76 'load' 'match_quarter_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node match)   --->   "%and_ln121 = and i64 %match_quarter_0, i64 %match_quarter_2" [Server/p3/lzw.cpp:121]   --->   Operation 77 'and' 'and_ln121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node match)   --->   "%and_ln121_1 = and i64 %match_quarter_1, i64 %match_quarter_3" [Server/p3/lzw.cpp:121]   --->   Operation 78 'and' 'and_ln121_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.44ns) (out node of the LUT)   --->   "%match = and i64 %and_ln121_1, i64 %and_ln121" [Server/p3/lzw.cpp:121]   --->   Operation 79 'and' 'match' <Predicate = true> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (1.48ns)   --->   "%icmp_ln93 = icmp_eq  i64 %match, i64 0" [Server/p3/lzw.cpp:93]   --->   Operation 80 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93, void %.preheader.preheader, void %.critedge50" [Server/p3/lzw.cpp:93]   --->   Operation 81 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.48ns)   --->   "%br_ln99 = br void %.preheader" [Server/p3/lzw.cpp:99]   --->   Operation 82 'br' 'br_ln99' <Predicate = (!icmp_ln93)> <Delay = 0.48>

State 6 <SV = 5> <Delay = 5.85>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%upper_ptr = phi i32 %upper_ptr_1, void, i32 64, void %.preheader.preheader"   --->   Operation 83 'phi' 'upper_ptr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%lower_ptr = phi i32 %lower_ptr_2, void, i32 0, void %.preheader.preheader"   --->   Operation 84 'phi' 'lower_ptr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (1.11ns)   --->   "%icmp_ln99 = icmp_sgt  i32 %upper_ptr, i32 %lower_ptr" [Server/p3/lzw.cpp:99]   --->   Operation 85 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln99, void %_Z14one_hot_decodem.exit.i, void" [Server/p3/lzw.cpp:99]   --->   Operation 86 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%specpipeline_ln101 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_19" [Server/p3/lzw.cpp:101]   --->   Operation 87 'specpipeline' 'specpipeline_ln101' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [Server/p3/lzw.cpp:101]   --->   Operation 88 'specloopname' 'specloopname_ln101' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (1.20ns)   --->   "%add_ln101 = add i32 %lower_ptr, i32 %upper_ptr" [Server/p3/lzw.cpp:101]   --->   Operation 89 'add' 'add_ln101' <Predicate = (icmp_ln99)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln101, i32 31" [Server/p3/lzw.cpp:101]   --->   Operation 90 'bitselect' 'tmp' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (1.20ns)   --->   "%sub_ln101 = sub i32 0, i32 %add_ln101" [Server/p3/lzw.cpp:101]   --->   Operation 91 'sub' 'sub_ln101' <Predicate = (icmp_ln99)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%lshr_ln101_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln101, i32 1, i32 31" [Server/p3/lzw.cpp:101]   --->   Operation 92 'partselect' 'lshr_ln101_1' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i31 %lshr_ln101_1" [Server/p3/lzw.cpp:101]   --->   Operation 93 'zext' 'zext_ln101' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (1.19ns)   --->   "%sub_ln101_1 = sub i32 0, i32 %zext_ln101" [Server/p3/lzw.cpp:101]   --->   Operation 94 'sub' 'sub_ln101_1' <Predicate = (icmp_ln99)> <Delay = 1.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%lshr_ln101_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln101, i32 1, i32 31" [Server/p3/lzw.cpp:101]   --->   Operation 95 'partselect' 'lshr_ln101_2' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln101_1 = zext i31 %lshr_ln101_2" [Server/p3/lzw.cpp:101]   --->   Operation 96 'zext' 'zext_ln101_1' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.52ns)   --->   "%ptr = select i1 %tmp, i32 %sub_ln101_1, i32 %zext_ln101_1" [Server/p3/lzw.cpp:101]   --->   Operation 97 'select' 'ptr' <Predicate = (icmp_ln99)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%tobool_i_i = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %match, i32 %ptr" [Server/p3/lzw.cpp:102]   --->   Operation 98 'bitselect' 'tobool_i_i' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (1.20ns)   --->   "%lower_ptr_1 = add i32 %ptr, i32 1" [Server/p3/lzw.cpp:102]   --->   Operation 99 'add' 'lower_ptr_1' <Predicate = (icmp_ln99)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.52ns)   --->   "%upper_ptr_1 = select i1 %tobool_i_i, i32 %upper_ptr, i32 %ptr" [Server/p3/lzw.cpp:102]   --->   Operation 100 'select' 'upper_ptr_1' <Predicate = (icmp_ln99)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.52ns)   --->   "%lower_ptr_2 = select i1 %tobool_i_i, i32 %lower_ptr_1, i32 %lower_ptr" [Server/p3/lzw.cpp:102]   --->   Operation 101 'select' 'lower_ptr_2' <Predicate = (icmp_ln99)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln99 = br void %.preheader" [Server/p3/lzw.cpp:99]   --->   Operation 102 'br' 'br_ln99' <Predicate = (icmp_ln99)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.11>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln96 = trunc i32 %upper_ptr" [Server/p3/lzw.cpp:96]   --->   Operation 103 'trunc' 'trunc_ln96' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.88ns)   --->   "%addr = add i6 %trunc_ln96, i6 63" [Server/p3/lzw.cpp:105]   --->   Operation 104 'add' 'addr' <Predicate = (!icmp_ln93)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (1.11ns)   --->   "%icmp_ln124 = icmp_eq  i32 %upper_ptr, i32 0" [Server/p3/lzw.cpp:124]   --->   Operation 105 'icmp' 'icmp_ln124' <Predicate = (!icmp_ln93)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln124 = br i1 %icmp_ln124, void %_Z12assoc_lookupP11assoc_mem_tjPjPb.exit, void %.critedge50" [Server/p3/lzw.cpp:124]   --->   Operation 106 'br' 'br_ln124' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.48ns)   --->   "%br_ln12 = br void" [Server/p3/lzw.cpp:12]   --->   Operation 107 'br' 'br_ln12' <Predicate = (icmp_ln124) | (icmp_ln93)> <Delay = 0.48>

State 8 <SV = 7> <Delay = 0.79>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i6 %addr" [Server/p3/lzw.cpp:128]   --->   Operation 108 'zext' 'zext_ln128' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%assoc_mem_value_addr = getelementptr i12 %assoc_mem_value, i64 0, i64 %zext_ln128" [Server/p3/lzw.cpp:128]   --->   Operation 109 'getelementptr' 'assoc_mem_value_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [2/2] (0.79ns)   --->   "%assoc_mem_value_load = load i6 %assoc_mem_value_addr" [Server/p3/lzw.cpp:128]   --->   Operation 110 'load' 'assoc_mem_value_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>

State 9 <SV = 8> <Delay = 0.79>
ST_9 : Operation 111 [1/2] (0.79ns)   --->   "%assoc_mem_value_load = load i6 %assoc_mem_value_addr" [Server/p3/lzw.cpp:128]   --->   Operation 111 'load' 'assoc_mem_value_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_9 : Operation 112 [1/1] (0.54ns)   --->   "%br_ln151 = br void %_Z12assoc_insertP11assoc_mem_tjjPb.exit" [Server/p3/lzw.cpp:151]   --->   Operation 112 'br' 'br_ln151' <Predicate = true> <Delay = 0.54>

State 10 <SV = 7> <Delay = 2.80>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%i_1 = phi i5 %add_ln12_1, void %.split, i5 0, void %.critedge50" [Server/p3/lzw.cpp:12]   --->   Operation 113 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%hashed_8 = phi i32 %hashed_11, void %.split, i32 0, void %.critedge50"   --->   Operation 114 'phi' 'hashed_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.87ns)   --->   "%add_ln12_1 = add i5 %i_1, i5 1" [Server/p3/lzw.cpp:12]   --->   Operation 115 'add' 'add_ln12_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 116 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.87ns)   --->   "%icmp_ln12_1 = icmp_eq  i5 %i_1, i5 20" [Server/p3/lzw.cpp:12]   --->   Operation 117 'icmp' 'icmp_ln12_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%empty_54 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20"   --->   Operation 118 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12_1, void %.split, void %_Z7my_hashm.exit.i39" [Server/p3/lzw.cpp:12]   --->   Operation 119 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node hashed_9)   --->   "%i_1_cast = zext i5 %i_1" [Server/p3/lzw.cpp:12]   --->   Operation 120 'zext' 'i_1_cast' <Predicate = (!icmp_ln12_1)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [Server/p3/lzw.cpp:12]   --->   Operation 121 'specloopname' 'specloopname_ln12' <Predicate = (!icmp_ln12_1)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node hashed_9)   --->   "%lshr_ln13_1 = lshr i64 %zext_ln10, i64 %i_1_cast" [Server/p3/lzw.cpp:13]   --->   Operation 122 'lshr' 'lshr_ln13_1' <Predicate = (!icmp_ln12_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node hashed_9)   --->   "%trunc_ln13_1 = trunc i64 %lshr_ln13_1" [Server/p3/lzw.cpp:13]   --->   Operation 123 'trunc' 'trunc_ln13_1' <Predicate = (!icmp_ln12_1)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node hashed_9)   --->   "%zext_ln13_1 = zext i1 %trunc_ln13_1" [Server/p3/lzw.cpp:13]   --->   Operation 124 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln12_1)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (1.20ns) (out node of the LUT)   --->   "%hashed_9 = add i32 %hashed_8, i32 %zext_ln13_1" [Server/p3/lzw.cpp:13]   --->   Operation 125 'add' 'hashed_9' <Predicate = (!icmp_ln12_1)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node hashed_10)   --->   "%shl_ln14_1 = shl i32 %hashed_9, i32 10" [Server/p3/lzw.cpp:14]   --->   Operation 126 'shl' 'shl_ln14_1' <Predicate = (!icmp_ln12_1)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (1.20ns) (out node of the LUT)   --->   "%hashed_10 = add i32 %shl_ln14_1, i32 %hashed_9" [Server/p3/lzw.cpp:14]   --->   Operation 127 'add' 'hashed_10' <Predicate = (!icmp_ln12_1)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%lshr_ln15_1 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %hashed_10, i32 6, i32 31" [Server/p3/lzw.cpp:15]   --->   Operation 128 'partselect' 'lshr_ln15_1' <Predicate = (!icmp_ln12_1)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i26 %lshr_ln15_1" [Server/p3/lzw.cpp:15]   --->   Operation 129 'zext' 'zext_ln15_1' <Predicate = (!icmp_ln12_1)> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.40ns)   --->   "%hashed_11 = xor i32 %zext_ln15_1, i32 %hashed_10" [Server/p3/lzw.cpp:15]   --->   Operation 130 'xor' 'hashed_11' <Predicate = (!icmp_ln12_1)> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 131 'br' 'br_ln0' <Predicate = (!icmp_ln12_1)> <Delay = 0.00>

State 11 <SV = 8> <Delay = 2.90>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%empty_55 = trunc i32 %hashed_8" [Server/p3/lzw.cpp:15]   --->   Operation 132 'trunc' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln17_5 = trunc i32 %hashed_8" [Server/p3/lzw.cpp:17]   --->   Operation 133 'trunc' 'trunc_ln17_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%shl_ln17_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i23.i3, i23 %trunc_ln17_5, i3 0" [Server/p3/lzw.cpp:17]   --->   Operation 134 'bitconcatenate' 'shl_ln17_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln17_6 = trunc i32 %hashed_8" [Server/p3/lzw.cpp:17]   --->   Operation 135 'trunc' 'trunc_ln17_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln17_7 = trunc i32 %hashed_8" [Server/p3/lzw.cpp:17]   --->   Operation 136 'trunc' 'trunc_ln17_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln17_3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln17_7, i3 0" [Server/p3/lzw.cpp:17]   --->   Operation 137 'bitconcatenate' 'trunc_ln17_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (1.13ns)   --->   "%hashed_6 = add i26 %shl_ln17_1, i26 %empty_55" [Server/p3/lzw.cpp:17]   --->   Operation 138 'add' 'hashed_6' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 139 [1/1] (1.00ns)   --->   "%add_ln11_1 = add i15 %trunc_ln17_3, i15 %trunc_ln17_6" [Server/p3/lzw.cpp:11]   --->   Operation 139 'add' 'add_ln11_1' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln18_1 = partselect i15 @_ssdm_op_PartSelect.i15.i26.i32.i32, i26 %hashed_6, i32 11, i32 25" [Server/p3/lzw.cpp:18]   --->   Operation 140 'partselect' 'trunc_ln18_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.42ns)   --->   "%hashed_13 = xor i15 %trunc_ln18_1, i15 %add_ln11_1" [Server/p3/lzw.cpp:18]   --->   Operation 141 'xor' 'hashed_13' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i15 %hashed_13" [Server/p3/lzw.cpp:28]   --->   Operation 142 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%hash_table_addr_1 = getelementptr i33 %hash_table, i64 0, i64 %zext_ln28" [Server/p3/lzw.cpp:28]   --->   Operation 143 'getelementptr' 'hash_table_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [2/2] (1.35ns)   --->   "%lookup_1 = load i15 %hash_table_addr_1" [Server/p3/lzw.cpp:28]   --->   Operation 144 'load' 'lookup_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 32768> <RAM>

State 12 <SV = 9> <Delay = 3.24>
ST_12 : Operation 145 [1/2] (1.35ns)   --->   "%lookup_1 = load i15 %hash_table_addr_1" [Server/p3/lzw.cpp:28]   --->   Operation 145 'load' 'lookup_1' <Predicate = (!and_ln47 & icmp_ln124) | (!and_ln47 & icmp_ln93)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 32768> <RAM>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%valid_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %lookup_1, i32 32" [Server/p3/lzw.cpp:29]   --->   Operation 146 'bitselect' 'valid_1' <Predicate = (!and_ln47 & icmp_ln124) | (!and_ln47 & icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %valid_1, void %.critedge51, void %_Z11hash_insertPmjjPb.exit" [Server/p3/lzw.cpp:31]   --->   Operation 147 'br' 'br_ln31' <Predicate = (!and_ln47 & icmp_ln124) | (!and_ln47 & icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i12.i20, i1 1, i12 %nextCode_read, i20 %key_read" [Server/p3/lzw.cpp:34]   --->   Operation 148 'bitconcatenate' 'or_ln' <Predicate = (!and_ln47 & icmp_ln124 & !valid_1) | (!and_ln47 & icmp_ln93 & !valid_1)> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (1.35ns)   --->   "%store_ln34 = store i33 %or_ln, i15 %hash_table_addr_1" [Server/p3/lzw.cpp:34]   --->   Operation 149 'store' 'store_ln34' <Predicate = (!and_ln47 & icmp_ln124 & !valid_1) | (!and_ln47 & icmp_ln93 & !valid_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 32768> <RAM>
ST_12 : Operation 150 [1/1] (0.54ns)   --->   "%br_ln0 = br void %_Z12assoc_insertP11assoc_mem_tjjPb.exit"   --->   Operation 150 'br' 'br_ln0' <Predicate = (!and_ln47 & icmp_ln124 & !valid_1) | (!and_ln47 & icmp_ln93 & !valid_1)> <Delay = 0.54>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %assoc_mem_fill_read_1, i32 6, i32 31" [Server/p3/lzw.cpp:79]   --->   Operation 151 'partselect' 'tmp_4' <Predicate = (!and_ln47 & icmp_ln124 & valid_1) | (!and_ln47 & icmp_ln93 & valid_1)> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (1.01ns)   --->   "%icmp_ln79 = icmp_eq  i26 %tmp_4, i26 0" [Server/p3/lzw.cpp:79]   --->   Operation 152 'icmp' 'icmp_ln79' <Predicate = (!and_ln47 & icmp_ln124 & valid_1) | (!and_ln47 & icmp_ln93 & valid_1)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 153 [1/1] (0.54ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %_Z12assoc_insertP11assoc_mem_tjjPb.exit, void" [Server/p3/lzw.cpp:79]   --->   Operation 153 'br' 'br_ln79' <Predicate = (!and_ln47 & icmp_ln124 & valid_1) | (!and_ln47 & icmp_ln93 & valid_1)> <Delay = 0.54>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i32 %assoc_mem_fill_read_1" [Server/p3/lzw.cpp:80]   --->   Operation 154 'zext' 'zext_ln80' <Predicate = (!and_ln47 & icmp_ln124 & valid_1 & icmp_ln79) | (!and_ln47 & icmp_ln93 & valid_1 & icmp_ln79)> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (1.45ns)   --->   "%shl_ln80 = shl i64 1, i64 %zext_ln80" [Server/p3/lzw.cpp:80]   --->   Operation 155 'shl' 'shl_ln80' <Predicate = (!and_ln47 & icmp_ln124 & valid_1 & icmp_ln79) | (!and_ln47 & icmp_ln93 & valid_1 & icmp_ln79)> <Delay = 1.45> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 156 [1/1] (0.44ns)   --->   "%or_ln80 = or i64 %match_quarter_0, i64 %shl_ln80" [Server/p3/lzw.cpp:80]   --->   Operation 156 'or' 'or_ln80' <Predicate = (!and_ln47 & icmp_ln124 & valid_1 & icmp_ln79) | (!and_ln47 & icmp_ln93 & valid_1 & icmp_ln79)> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 157 [1/1] (1.35ns)   --->   "%store_ln80 = store i64 %or_ln80, i5 %assoc_mem_quarter_0_addr" [Server/p3/lzw.cpp:80]   --->   Operation 157 'store' 'store_ln80' <Predicate = (!and_ln47 & icmp_ln124 & valid_1 & icmp_ln79) | (!and_ln47 & icmp_ln93 & valid_1 & icmp_ln79)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_12 : Operation 158 [1/1] (0.44ns)   --->   "%or_ln81 = or i64 %match_quarter_1, i64 %shl_ln80" [Server/p3/lzw.cpp:81]   --->   Operation 158 'or' 'or_ln81' <Predicate = (!and_ln47 & icmp_ln124 & valid_1 & icmp_ln79) | (!and_ln47 & icmp_ln93 & valid_1 & icmp_ln79)> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 159 [1/1] (1.35ns)   --->   "%store_ln81 = store i64 %or_ln81, i5 %assoc_mem_quarter_1_addr" [Server/p3/lzw.cpp:81]   --->   Operation 159 'store' 'store_ln81' <Predicate = (!and_ln47 & icmp_ln124 & valid_1 & icmp_ln79) | (!and_ln47 & icmp_ln93 & valid_1 & icmp_ln79)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_12 : Operation 160 [1/1] (0.44ns)   --->   "%or_ln82 = or i64 %match_quarter_2, i64 %shl_ln80" [Server/p3/lzw.cpp:82]   --->   Operation 160 'or' 'or_ln82' <Predicate = (!and_ln47 & icmp_ln124 & valid_1 & icmp_ln79) | (!and_ln47 & icmp_ln93 & valid_1 & icmp_ln79)> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 161 [1/1] (1.35ns)   --->   "%store_ln82 = store i64 %or_ln82, i5 %assoc_mem_quarter_2_addr" [Server/p3/lzw.cpp:82]   --->   Operation 161 'store' 'store_ln82' <Predicate = (!and_ln47 & icmp_ln124 & valid_1 & icmp_ln79) | (!and_ln47 & icmp_ln93 & valid_1 & icmp_ln79)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_12 : Operation 162 [1/1] (0.44ns)   --->   "%or_ln83 = or i64 %match_quarter_3, i64 %shl_ln80" [Server/p3/lzw.cpp:83]   --->   Operation 162 'or' 'or_ln83' <Predicate = (!and_ln47 & icmp_ln124 & valid_1 & icmp_ln79) | (!and_ln47 & icmp_ln93 & valid_1 & icmp_ln79)> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 163 [1/1] (1.35ns)   --->   "%store_ln83 = store i64 %or_ln83, i5 %assoc_mem_quarter_3_addr" [Server/p3/lzw.cpp:83]   --->   Operation 163 'store' 'store_ln83' <Predicate = (!and_ln47 & icmp_ln124 & valid_1 & icmp_ln79) | (!and_ln47 & icmp_ln93 & valid_1 & icmp_ln79)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%assoc_mem_value_addr_1 = getelementptr i12 %assoc_mem_value, i64 0, i64 %zext_ln80" [Server/p3/lzw.cpp:84]   --->   Operation 164 'getelementptr' 'assoc_mem_value_addr_1' <Predicate = (!and_ln47 & icmp_ln124 & valid_1 & icmp_ln79) | (!and_ln47 & icmp_ln93 & valid_1 & icmp_ln79)> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (0.79ns)   --->   "%store_ln84 = store i12 %nextCode_read, i6 %assoc_mem_value_addr_1" [Server/p3/lzw.cpp:84]   --->   Operation 165 'store' 'store_ln84' <Predicate = (!and_ln47 & icmp_ln124 & valid_1 & icmp_ln79) | (!and_ln47 & icmp_ln93 & valid_1 & icmp_ln79)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_12 : Operation 166 [1/1] (1.20ns)   --->   "%add_ln85 = add i32 %assoc_mem_fill_read_1, i32 1" [Server/p3/lzw.cpp:85]   --->   Operation 166 'add' 'add_ln85' <Predicate = (!and_ln47 & icmp_ln124 & valid_1 & icmp_ln79) | (!and_ln47 & icmp_ln93 & valid_1 & icmp_ln79)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 167 [1/1] (0.54ns)   --->   "%br_ln87 = br void %_Z12assoc_insertP11assoc_mem_tjjPb.exit" [Server/p3/lzw.cpp:87]   --->   Operation 167 'br' 'br_ln87' <Predicate = (!and_ln47 & icmp_ln124 & valid_1 & icmp_ln79) | (!and_ln47 & icmp_ln93 & valid_1 & icmp_ln79)> <Delay = 0.54>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "%result_write_assign = phi i12 0, void %.critedge51, i12 0, void, i12 0, void %_Z11hash_insertPmjjPb.exit, i12 %assoc_mem_value_load, void %_Z12assoc_lookupP11assoc_mem_tjPjPb.exit, i12 %value, void %_Z7my_hashm.exit.i"   --->   Operation 168 'phi' 'result_write_assign' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%hit_write_assign = phi i1 0, void %.critedge51, i1 0, void, i1 0, void %_Z11hash_insertPmjjPb.exit, i1 1, void %_Z12assoc_lookupP11assoc_mem_tjPjPb.exit, i1 1, void %_Z7my_hashm.exit.i"   --->   Operation 169 'phi' 'hit_write_assign' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (0.00ns)   --->   "%phi_ln158 = phi i32 %assoc_mem_fill_read_1, void %.critedge51, i32 %add_ln85, void, i32 %assoc_mem_fill_read_1, void %_Z11hash_insertPmjjPb.exit, i32 %assoc_mem_fill_read_1, void %_Z12assoc_lookupP11assoc_mem_tjPjPb.exit, i32 %assoc_mem_fill_read_1, void %_Z7my_hashm.exit.i" [Server/p3/lzw.cpp:158]   --->   Operation 170 'phi' 'phi_ln158' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i12 %result_write_assign" [Server/p3/lzw.cpp:145]   --->   Operation 171 'zext' 'zext_ln145' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i65 <undef>, i32 %zext_ln145" [Server/p3/lzw.cpp:158]   --->   Operation 172 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i65 %mrv_s, i1 %hit_write_assign" [Server/p3/lzw.cpp:158]   --->   Operation 173 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i65 %mrv_1, i32 %phi_ln158" [Server/p3/lzw.cpp:158]   --->   Operation 174 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%ret_ln158 = ret i65 %mrv_2" [Server/p3/lzw.cpp:158]   --->   Operation 175 'ret' 'ret_ln158' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', Server/p3/lzw.cpp:12) with incoming values : ('add_ln12', Server/p3/lzw.cpp:12) [17]  (0.489 ns)

 <State 2>: 2.81ns
The critical path consists of the following:
	'phi' operation ('i', Server/p3/lzw.cpp:12) with incoming values : ('add_ln12', Server/p3/lzw.cpp:12) [17]  (0 ns)
	'lshr' operation ('lshr_ln13', Server/p3/lzw.cpp:13) [27]  (0 ns)
	'add' operation ('hashed', Server/p3/lzw.cpp:13) [30]  (1.2 ns)
	'add' operation ('hashed', Server/p3/lzw.cpp:14) [32]  (1.2 ns)
	'xor' operation ('hashed', Server/p3/lzw.cpp:15) [35]  (0.401 ns)

 <State 3>: 2.91ns
The critical path consists of the following:
	'add' operation ('hashed', Server/p3/lzw.cpp:17) [44]  (1.13 ns)
	'xor' operation ('hashed', Server/p3/lzw.cpp:18) [47]  (0.421 ns)
	'getelementptr' operation ('hash_table_addr', Server/p3/lzw.cpp:42) [49]  (0 ns)
	'load' operation ('lookup', Server/p3/lzw.cpp:42) on array 'hash_table' [50]  (1.35 ns)

 <State 4>: 3.16ns
The critical path consists of the following:
	'load' operation ('lookup', Server/p3/lzw.cpp:42) on array 'hash_table' [50]  (1.35 ns)
	'icmp' operation ('icmp_ln47', Server/p3/lzw.cpp:47) [54]  (0.927 ns)
	'and' operation ('and_ln47', Server/p3/lzw.cpp:47) [55]  (0.331 ns)
	multiplexor before 'phi' operation ('value') with incoming values : ('value', Server/p3/lzw.cpp:44) ('assoc_mem_value_load', Server/p3/lzw.cpp:128) [175]  (0.547 ns)

 <State 5>: 3.27ns
The critical path consists of the following:
	'load' operation ('match_quarter_0', Server/p3/lzw.cpp:116) on array 'assoc_mem_quarter_0' [63]  (1.35 ns)
	'and' operation ('and_ln121', Server/p3/lzw.cpp:121) [73]  (0 ns)
	'and' operation ('match', Server/p3/lzw.cpp:121) [75]  (0.441 ns)
	'icmp' operation ('icmp_ln93', Server/p3/lzw.cpp:93) [76]  (1.48 ns)

 <State 6>: 5.85ns
The critical path consists of the following:
	'phi' operation ('upper_ptr') with incoming values : ('upper_ptr', Server/p3/lzw.cpp:102) [81]  (0 ns)
	'add' operation ('add_ln101', Server/p3/lzw.cpp:101) [88]  (1.2 ns)
	'sub' operation ('sub_ln101', Server/p3/lzw.cpp:101) [90]  (1.2 ns)
	'sub' operation ('sub_ln101_1', Server/p3/lzw.cpp:101) [93]  (1.19 ns)
	'select' operation ('ptr', Server/p3/lzw.cpp:101) [96]  (0.525 ns)
	'add' operation ('lower_ptr', Server/p3/lzw.cpp:102) [98]  (1.2 ns)
	'select' operation ('lower_ptr', Server/p3/lzw.cpp:102) [100]  (0.525 ns)

 <State 7>: 1.11ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln124', Server/p3/lzw.cpp:124) [105]  (1.11 ns)

 <State 8>: 0.79ns
The critical path consists of the following:
	'getelementptr' operation ('assoc_mem_value_addr', Server/p3/lzw.cpp:128) [109]  (0 ns)
	'load' operation ('assoc_mem_value_load', Server/p3/lzw.cpp:128) on array 'assoc_mem_value' [110]  (0.79 ns)

 <State 9>: 0.79ns
The critical path consists of the following:
	'load' operation ('assoc_mem_value_load', Server/p3/lzw.cpp:128) on array 'assoc_mem_value' [110]  (0.79 ns)

 <State 10>: 2.81ns
The critical path consists of the following:
	'phi' operation ('i', Server/p3/lzw.cpp:12) with incoming values : ('add_ln12_1', Server/p3/lzw.cpp:12) [115]  (0 ns)
	'lshr' operation ('lshr_ln13_1', Server/p3/lzw.cpp:13) [125]  (0 ns)
	'add' operation ('hashed', Server/p3/lzw.cpp:13) [128]  (1.2 ns)
	'add' operation ('hashed', Server/p3/lzw.cpp:14) [130]  (1.2 ns)
	'xor' operation ('hashed', Server/p3/lzw.cpp:15) [133]  (0.401 ns)

 <State 11>: 2.91ns
The critical path consists of the following:
	'add' operation ('hashed', Server/p3/lzw.cpp:17) [142]  (1.13 ns)
	'xor' operation ('hashed', Server/p3/lzw.cpp:18) [145]  (0.421 ns)
	'getelementptr' operation ('hash_table_addr_1', Server/p3/lzw.cpp:28) [147]  (0 ns)
	'load' operation ('lookup', Server/p3/lzw.cpp:28) on array 'hash_table' [148]  (1.35 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'shl' operation ('shl_ln80', Server/p3/lzw.cpp:80) [161]  (1.45 ns)
	'or' operation ('or_ln80', Server/p3/lzw.cpp:80) [162]  (0.441 ns)
	'store' operation ('store_ln80', Server/p3/lzw.cpp:80) of variable 'or_ln80', Server/p3/lzw.cpp:80 on array 'assoc_mem_quarter_0' [163]  (1.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
