
*** Running vivado
    with args -log sdcard_led_switch_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source sdcard_led_switch_wrapper.tcl -notrace


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source sdcard_led_switch_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/XilinxSdk/verilog-miniproject/vivado/ip_repo/arbitor_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'e:/XilinxSdk/verilog-miniproject/vivado/ip_repo/arbitor_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/XilinxSdk/verilog-miniproject/vivado/ip_repo/arbitor_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'e:/XilinxSdk/verilog-miniproject/vivado/ip_repo/arbitor_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/XilinxSdk/verilog-miniproject/vivado/ip_repo/arbitor_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/XilinxSdk/verilog-miniproject/vivado/ip_repo/miniproject_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/XilinxSdk/verilog-miniproject/statemachine/core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/XilinxSdk/verilog-miniproject/vivado/ip_repo/statemachine_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/XilinxSdk/verilog-miniproject/vivado/ip_repo/miniproject_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/XilinxSdk/verilog-miniproject/vivado/ip_repo/miniprojectip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'sdcard_led_switch_auto_pc_0' generated file not found 'e:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.srcs/sources_1/bd/sdcard_led_switch/ip/sdcard_led_switch_auto_pc_0/stats.txt'. Please regenerate to continue.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'e:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.srcs/sources_1/bd/sdcard_led_switch/ip/sdcard_led_switch_arbitor_0_0/sdcard_led_switch_arbitor_0_0.dcp' for cell 'sdcard_led_switch_i/arbitor_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.srcs/sources_1/bd/sdcard_led_switch/ip/sdcard_led_switch_axi_gpio_0_1/sdcard_led_switch_axi_gpio_0_1.dcp' for cell 'sdcard_led_switch_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.srcs/sources_1/bd/sdcard_led_switch/ip/sdcard_led_switch_axi_gpio_1_0/sdcard_led_switch_axi_gpio_1_0.dcp' for cell 'sdcard_led_switch_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.srcs/sources_1/bd/sdcard_led_switch/ip/sdcard_led_switch_processing_system7_0_0/sdcard_led_switch_processing_system7_0_0.dcp' for cell 'sdcard_led_switch_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.srcs/sources_1/bd/sdcard_led_switch/ip/sdcard_led_switch_rst_ps7_0_100M_0/sdcard_led_switch_rst_ps7_0_100M_0.dcp' for cell 'sdcard_led_switch_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'e:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.srcs/sources_1/bd/sdcard_led_switch/ip/sdcard_led_switch_xbar_0/sdcard_led_switch_xbar_0.dcp' for cell 'sdcard_led_switch_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'e:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.srcs/sources_1/bd/sdcard_led_switch/ip/sdcard_led_switch_auto_pc_0/sdcard_led_switch_auto_pc_0.dcp' for cell 'sdcard_led_switch_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.srcs/sources_1/bd/sdcard_led_switch/ip/sdcard_led_switch_processing_system7_0_0/sdcard_led_switch_processing_system7_0_0.xdc] for cell 'sdcard_led_switch_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.srcs/sources_1/bd/sdcard_led_switch/ip/sdcard_led_switch_processing_system7_0_0/sdcard_led_switch_processing_system7_0_0.xdc] for cell 'sdcard_led_switch_i/processing_system7_0/inst'
Parsing XDC File [e:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.srcs/sources_1/bd/sdcard_led_switch/ip/sdcard_led_switch_axi_gpio_0_1/sdcard_led_switch_axi_gpio_0_1_board.xdc] for cell 'sdcard_led_switch_i/axi_gpio_0/U0'
Finished Parsing XDC File [e:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.srcs/sources_1/bd/sdcard_led_switch/ip/sdcard_led_switch_axi_gpio_0_1/sdcard_led_switch_axi_gpio_0_1_board.xdc] for cell 'sdcard_led_switch_i/axi_gpio_0/U0'
Parsing XDC File [e:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.srcs/sources_1/bd/sdcard_led_switch/ip/sdcard_led_switch_axi_gpio_0_1/sdcard_led_switch_axi_gpio_0_1.xdc] for cell 'sdcard_led_switch_i/axi_gpio_0/U0'
Finished Parsing XDC File [e:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.srcs/sources_1/bd/sdcard_led_switch/ip/sdcard_led_switch_axi_gpio_0_1/sdcard_led_switch_axi_gpio_0_1.xdc] for cell 'sdcard_led_switch_i/axi_gpio_0/U0'
Parsing XDC File [e:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.srcs/sources_1/bd/sdcard_led_switch/ip/sdcard_led_switch_rst_ps7_0_100M_0/sdcard_led_switch_rst_ps7_0_100M_0_board.xdc] for cell 'sdcard_led_switch_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [e:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.srcs/sources_1/bd/sdcard_led_switch/ip/sdcard_led_switch_rst_ps7_0_100M_0/sdcard_led_switch_rst_ps7_0_100M_0_board.xdc] for cell 'sdcard_led_switch_i/rst_ps7_0_100M/U0'
Parsing XDC File [e:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.srcs/sources_1/bd/sdcard_led_switch/ip/sdcard_led_switch_rst_ps7_0_100M_0/sdcard_led_switch_rst_ps7_0_100M_0.xdc] for cell 'sdcard_led_switch_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [e:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.srcs/sources_1/bd/sdcard_led_switch/ip/sdcard_led_switch_rst_ps7_0_100M_0/sdcard_led_switch_rst_ps7_0_100M_0.xdc] for cell 'sdcard_led_switch_i/rst_ps7_0_100M/U0'
Parsing XDC File [e:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.srcs/sources_1/bd/sdcard_led_switch/ip/sdcard_led_switch_axi_gpio_1_0/sdcard_led_switch_axi_gpio_1_0_board.xdc] for cell 'sdcard_led_switch_i/axi_gpio_1/U0'
Finished Parsing XDC File [e:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.srcs/sources_1/bd/sdcard_led_switch/ip/sdcard_led_switch_axi_gpio_1_0/sdcard_led_switch_axi_gpio_1_0_board.xdc] for cell 'sdcard_led_switch_i/axi_gpio_1/U0'
Parsing XDC File [e:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.srcs/sources_1/bd/sdcard_led_switch/ip/sdcard_led_switch_axi_gpio_1_0/sdcard_led_switch_axi_gpio_1_0.xdc] for cell 'sdcard_led_switch_i/axi_gpio_1/U0'
Finished Parsing XDC File [e:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.srcs/sources_1/bd/sdcard_led_switch/ip/sdcard_led_switch_axi_gpio_1_0/sdcard_led_switch_axi_gpio_1_0.xdc] for cell 'sdcard_led_switch_i/axi_gpio_1/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 557.461 ; gain = 289.457
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.359 . Memory (MB): peak = 568.105 ; gain = 10.645
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b9a93137

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 1052.051 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 60 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1b40e7754

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.235 . Memory (MB): peak = 1052.051 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 46 cells and removed 137 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 120cd90b2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.588 . Memory (MB): peak = 1052.051 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 204 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 120cd90b2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.643 . Memory (MB): peak = 1052.051 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 120cd90b2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.650 . Memory (MB): peak = 1052.051 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1052.051 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 120cd90b2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.664 . Memory (MB): peak = 1052.051 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 117996d32

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1052.051 ; gain = 0.000
38 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1052.051 ; gain = 494.590
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1052.051 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.runs/impl_1/sdcard_led_switch_wrapper_opt.dcp' has been generated.
Command: report_drc -file sdcard_led_switch_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.runs/impl_1/sdcard_led_switch_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1052.051 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c0e2ba7e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1052.051 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1052.051 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 649786e0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1052.051 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15a131d20

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1052.051 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15a131d20

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1052.051 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 15a131d20

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1052.051 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 18f881138

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1052.051 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18f881138

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1052.051 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2117a17a8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1052.051 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 179f27b3f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1052.051 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 23b629972

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1052.051 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1b3fc2481

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1052.051 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1c636fc92

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1052.051 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1c31d11c9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1052.051 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1c31d11c9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1052.051 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1c31d11c9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1052.051 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 21196ec32

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 21196ec32

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1052.719 ; gain = 0.668
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.911. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 217499df8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1052.719 ; gain = 0.668
Phase 4.1 Post Commit Optimization | Checksum: 217499df8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1052.719 ; gain = 0.668

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 217499df8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1052.719 ; gain = 0.668

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 217499df8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1052.719 ; gain = 0.668

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1da11c7cd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1052.719 ; gain = 0.668
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1da11c7cd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1052.719 ; gain = 0.668
Ending Placer Task | Checksum: ea2006cf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1052.719 ; gain = 0.668
57 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1052.719 ; gain = 0.668
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.160 . Memory (MB): peak = 1053.898 ; gain = 1.168
INFO: [Common 17-1381] The checkpoint 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.runs/impl_1/sdcard_led_switch_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1060.293 ; gain = 2.324
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1060.293 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1060.293 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: a8013c35 ConstDB: 0 ShapeSum: 421eca9a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15c55b337

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1144.484 ; gain = 84.137

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15c55b337

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1144.484 ; gain = 84.137

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 15c55b337

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1144.484 ; gain = 84.137

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 15c55b337

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1144.484 ; gain = 84.137
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a4ac8b5d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1144.484 ; gain = 84.137
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.958  | TNS=0.000  | WHS=-0.194 | THS=-16.794|

Phase 2 Router Initialization | Checksum: 19a7518ef

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1144.484 ; gain = 84.137

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 193fa68a6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1144.484 ; gain = 84.137

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 97
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.000  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d60a1c70

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1144.484 ; gain = 84.137

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.000  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 14edba938

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1144.484 ; gain = 84.137
Phase 4 Rip-up And Reroute | Checksum: 14edba938

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1144.484 ; gain = 84.137

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 14edba938

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1144.484 ; gain = 84.137

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14edba938

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1144.484 ; gain = 84.137
Phase 5 Delay and Skew Optimization | Checksum: 14edba938

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1144.484 ; gain = 84.137

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f1a1d5b4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1144.484 ; gain = 84.137
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.115  | TNS=0.000  | WHS=0.035  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 163b0d0ed

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1144.484 ; gain = 84.137
Phase 6 Post Hold Fix | Checksum: 163b0d0ed

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1144.484 ; gain = 84.137

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.523789 %
  Global Horizontal Routing Utilization  = 0.748851 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 10a175f22

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1144.484 ; gain = 84.137

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 10a175f22

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1144.484 ; gain = 84.137

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ccec7d7f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1144.484 ; gain = 84.137

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.115  | TNS=0.000  | WHS=0.035  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: ccec7d7f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1144.484 ; gain = 84.137
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1144.484 ; gain = 84.137

Routing Is Done.
70 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1144.484 ; gain = 84.191
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.210 . Memory (MB): peak = 1144.484 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.runs/impl_1/sdcard_led_switch_wrapper_routed.dcp' has been generated.
Command: report_drc -file sdcard_led_switch_wrapper_drc_routed.rpt -pb sdcard_led_switch_wrapper_drc_routed.pb -rpx sdcard_led_switch_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.runs/impl_1/sdcard_led_switch_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file sdcard_led_switch_wrapper_methodology_drc_routed.rpt -rpx sdcard_led_switch_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.runs/impl_1/sdcard_led_switch_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file sdcard_led_switch_wrapper_power_routed.rpt -pb sdcard_led_switch_wrapper_power_summary_routed.pb -rpx sdcard_led_switch_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
77 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force sdcard_led_switch_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./sdcard_led_switch_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
87 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1515.902 ; gain = 348.297
INFO: [Common 17-206] Exiting Vivado at Sun Dec 13 15:50:01 2020...
