#include "0_3_5_Mux.h"

#include "1_Ins_Mem.h"
#include "1_PC.h"
#include "1.h"
#include "1_Testbench.h"

#include "2_Imm_Gen.h"
#include "2_IF_ID.h"
#include "2_File.h"
#include "2_Unidad_Control.h"
#include "2_Testbench.h"

#include "3_ALU.h"
#include "3_alu_control.h"
#include "1_3_adder.h"
#include "3_ID_EX.h"
#include "3_Testbench.h"

#include "4_EX_MEM.h"
#include "4_Data_Memory.h"
#include "4_branch.h"
#include "4_Testbench.h"

#include "5_MEM_WB.h"
#include "5_Testbench.h"


int sc_main(int argc, char *argv[])
{
	sc_time period(10, SC_NS);
	sc_time delay(10, SC_NS);
	sc_clock clock("clock", period, 5, delay, false);



	//===========================================================================================
	// CABLES DE UNIDAD DE CONTROL FASE Â¿Inicial?

	sc_signal<sc_int<32>> instructionM_ifId, pc_instructionM, pc_ifId, pc_sum;
	/*
	Hola bro... como no encontre el add de esta fase  xd no se donde esta :'v'
	*/	
	sc_signal<sc_int<32>> exMem_muxPC, muxPc_pc, adder_Mux, onlySum4;
	sc_signal<bool> branch_muxPC;

	Mux mux("mux");
	IF_ID IF_ID("IF_ID");
	InstructionMemory InstructionMemory("InstructionMemory");
	PC PC("PC");
	Adder adder01("adder01");
	Testbench0 Testbench0("Testbench0");
	Uno one("one");

	one.uno(onlySum4);
	Testbench0.uno(onlySum4); 

	mux.sIn(branch_muxPC);
	mux.aIn(adder_Mux);
	mux.bIn(exMem_muxPC);
	mux.cOut(muxPc_pc);

	Testbench0.sIn(branch_muxPC);
	Testbench0.aIn(adder_Mux);
	Testbench0.bIn(exMem_muxPC);
	Testbench0.cOut(muxPc_pc);


	PC.adressIn(muxPc_pc);
	PC.adressAdderOut(pc_sum);//cable que va hacia al sumador in
	PC.adressPC_IF_IDOut(pc_ifId);
	PC.adressInstructionMemoryOut(pc_instructionM);

	Testbench0.adressIn(muxPc_pc);
	Testbench0.adressAdderOut(pc_sum);//cable que va hacia al sumador in
	Testbench0.adressPC_IF_IDOut(pc_ifId);
	Testbench0.adressInstructionMemoryOut(pc_instructionM);

	InstructionMemory.instructionNumberIn(pc_instructionM);
	InstructionMemory.operationOut(instructionM_ifId);

	Testbench0.instructionNumberIn(pc_instructionM);
	Testbench0.operationOut(instructionM_ifId);


	adder01.number_1In(pc_sum);
	adder01.number_2In(onlySum4);
	adder01.resultOut(adder_Mux);

	Testbench0.number_1In(pc_sum);
	Testbench0.number_2In(onlySum4);
	Testbench0.resultOut(adder_Mux);

	IF_ID.pcIn(pc_ifId);
	IF_ID.insMemIn(instructionM_ifId);

	Testbench0.pcIn(pc_ifId);
	Testbench0.insMemIn(instructionM_ifId);

	//===========================================================================================
	// CABLES DE UNIDAD DE CONTROL FASE IF-ID
	sc_signal<bool>    Ex_ALUSrc0;
	sc_signal<sc_uint<2>>	Ex_ALUOp0;
	sc_signal<bool> Mem_MemWrite0, Mem_MemRead0, Mem_Branch0;
	sc_signal<bool> Wb_MemtoReg0, Wb_RegWrite0;
	sc_signal<bool> reg_write;	
	sc_signal<sc_int<8>> ifId_ImmGen;
	sc_signal<sc_int<32>> if_ex0, ImmGen_idEx;
	sc_signal<sc_int<32>> reg_ex0, reg_ex1, muxWB_register/*viene desde WB*/;

	sc_signal<sc_int<8>> if_ex1, if_ex2,  IF_ID_FileRegister1, IF_ID_FileRegister2;
	sc_signal<sc_int<8>> ifID_unidadControl;
	sc_signal<sc_int<8>>  MemWb_register;//viene desde WB

	File File("File");
	Unidad_Control Unidad_Control("Unidad_Control");
	Imm_Gen Imm_Gen("Imm_Gen");
	id_ex id_ex("id_ex");
	Testbench1 Testbench1("Testbench1");


	IF_ID.ID_EX0Out(if_ex0);
	IF_ID.fileRegister1Out(IF_ID_FileRegister1);
	IF_ID.fileRegister2Out(IF_ID_FileRegister2);
	IF_ID.immGenOut(ifId_ImmGen);
	IF_ID.ID_EX1Out(if_ex1);
	IF_ID.ID_EX2Out(if_ex2);
	IF_ID.ID_unidadControl(ifID_unidadControl);

	Testbench1.ID_EX0Out(if_ex0);
	Testbench1.fileRegister1Out(IF_ID_FileRegister1);
	Testbench1.fileRegister2Out(IF_ID_FileRegister2);
	Testbench1.immGenOut(ifId_ImmGen);
	Testbench1.ID_EX1Out(if_ex1);
	Testbench1.ID_EX2Out(if_ex2);
	Testbench1.ID_unidadControl(ifID_unidadControl);

	Unidad_Control.dir_In(ifID_unidadControl);

	Testbench1.dir_In(ifID_unidadControl);

	Unidad_Control.Ex_ALUOpOut(Ex_ALUOp0);
	Unidad_Control.Ex_ALUSrcOut(Ex_ALUSrc0);
	Unidad_Control.Mem_MemWriteOut(Mem_MemWrite0);
	Unidad_Control.Mem_MemReadOut(Mem_MemRead0);
	Unidad_Control.Mem_BranchOut(Mem_Branch0);
	Unidad_Control.Wb_MemtoRegOut(Wb_MemtoReg0);
	Unidad_Control.Wb_RegWriteOut(Wb_RegWrite0);

	Testbench1.Ex_ALUOpOut(Ex_ALUOp0);
	Testbench1.Ex_ALUSrcOut(Ex_ALUSrc0);
	Testbench1.Mem_MemWriteOut(Mem_MemWrite0);
	Testbench1.Mem_MemReadOut(Mem_MemRead0);
	Testbench1.Mem_BranchOut(Mem_Branch0);
	Testbench1.Wb_MemtoRegOut(Wb_MemtoReg0);
	Testbench1.Wb_RegWriteOut(Wb_RegWrite0);

	File.rwIn(MemWb_register);	
	File.wIn(muxWB_register);			 
	File.weIn(reg_write);
	File.raIn(IF_ID_FileRegister1);  
	File.rbIn(IF_ID_FileRegister2); 
	File.aOut(reg_ex0);  
	File.bOut(reg_ex1);  

	Testbench1.rwIn(MemWb_register);	
	Testbench1.wIn(muxWB_register);			 
	Testbench1.weIn(reg_write);
	Testbench1.raIn(IF_ID_FileRegister1);  
	Testbench1.rbIn(IF_ID_FileRegister2); 
	Testbench1.aOut(reg_ex0);  
	Testbench1.bOut(reg_ex1);  

	Imm_Gen.IF_IDIn(ifId_ImmGen);
	Imm_Gen.ID_EXOut(ImmGen_idEx);

	Testbench1.IF_IDIn(ifId_ImmGen);
	Testbench1.ID_EXOut(ImmGen_idEx);

	id_ex.Ex_ALUSrcIn(Ex_ALUSrc0), id_ex.Ex_ALUOpIn(Ex_ALUOp0);
	id_ex.Mem_MemWriteIn(Mem_MemWrite0), id_ex.Mem_MemReadIn(Mem_MemRead0), id_ex.Mem_BranchIn(Mem_Branch0);
	id_ex.Wb_MemtoRegIn(Wb_MemtoReg0), id_ex.Wb_RegWriteIn(Wb_RegWrite0);

	Testbench1.Ex_ALUSrcIn(Ex_ALUSrc0), Testbench1.Ex_ALUOpIn(Ex_ALUOp0);
	Testbench1.Mem_MemWriteIn(Mem_MemWrite0), Testbench1.Mem_MemReadIn(Mem_MemRead0), Testbench1.Mem_BranchIn(Mem_Branch0);
	Testbench1.Wb_MemtoRegIn(Wb_MemtoReg0), Testbench1.Wb_RegWriteIn(Wb_RegWrite0);

	id_ex.memo_In[0](reg_ex0);
	id_ex.memo_In[1](reg_ex1);

	Testbench1.memo_In[0](reg_ex0);
	Testbench1.memo_In[1](reg_ex1);

	id_ex.id_ex0In(if_ex0);
	id_ex.Imm_genIn(ImmGen_idEx);
	id_ex.id_ex1In(if_ex1);
	id_ex.id_ex2In(if_ex2);

	Testbench1.id_ex0In(if_ex0);
	Testbench1.Imm_genIn(ImmGen_idEx);
	Testbench1.id_ex1In(if_ex1);
	Testbench1.id_ex2In(if_ex2);	

	//========================================================================================================
	// CABLES DE UNIDAD DE CONTROL FASE ID-EX
	sc_signal<bool>  Ex_ALUSrc1;
	sc_signal<sc_uint<2>> Ex_ALUOp1;
	sc_signal<bool> Mem_MemWrite1, Mem_MemRead1, Mem_Branch1;
	sc_signal<bool> Wb_MemtoReg1, Wb_RegWrite1;

	sc_signal<sc_int<32>> idEx_alu, idEx_muxEx_exMem, idEx_sumAdd1, idEx_sumAdd, idEx_mux ,addSum_exMem;  
	sc_signal<sc_int<32>>  muxEx_alu, alu_exMem_32bit;   
	sc_signal<sc_int<8>>  idEx_aluControl, idEx_exMem, aluControl_alu;
	sc_signal<bool> alu_exMem_1bit;

	Adder addSum("addSum");
	Mux ex_mux("ex_mux");//EL ERROR DE ESTA LINEA CREO QUE TIENE QUE VER CON QUE HAY UN MUX QUE SE LLAMA 'MUX'
	ALU alu("alu");
	ALU_CONTROL alu_control("alu_control");
	EX_MEM ex_mem("ex_mem");
	Testbench2 Testbench2("Testbench2");

	id_ex.Ex_ALUSrcOut(Ex_ALUSrc1), id_ex.Ex_ALUOpOut(Ex_ALUOp1);
	id_ex.Mem_MemWriteOut(Mem_MemWrite1), id_ex.Mem_MemReadOut(Mem_MemRead1), id_ex.Mem_BranchOut(Mem_Branch1);
	id_ex.Wb_MemtoRegOut(Wb_MemtoReg1), id_ex.Wb_RegWriteOut(Wb_RegWrite1);

	Testbench2.Ex_ALUSrcOut(Ex_ALUSrc1), Testbench2.Ex_ALUOpOut(Ex_ALUOp1);
	Testbench2.Mem_MemWriteOut(Mem_MemWrite1), Testbench2.Mem_MemReadOut(Mem_MemRead1), Testbench2.Mem_BranchOut(Mem_Branch1);
	Testbench2.Wb_MemtoRegOut(Wb_MemtoReg1), Testbench2.Wb_RegWriteOut(Wb_RegWrite1);

	id_ex.memo_Out[0](idEx_alu);
	id_ex.memo_Out[1](idEx_muxEx_exMem);


	Testbench2.memo_Out[0](idEx_alu);
	Testbench2.memo_Out[1](idEx_muxEx_exMem);

	id_ex.id_ex0Out(idEx_sumAdd1);
	id_ex.Imm_gen1Out(idEx_sumAdd);
	id_ex.Imm_gen2Out(idEx_mux);
	id_ex.id_ex1Out(idEx_aluControl);
	id_ex.id_ex2Out(idEx_exMem);

	Testbench2.id_ex0Out(idEx_sumAdd1);
	Testbench2.Imm_gen1Out(idEx_sumAdd);
	Testbench2.Imm_gen2Out(idEx_mux);
	Testbench2.id_ex1Out(idEx_aluControl);
	Testbench2.id_ex2Out(idEx_exMem);

	addSum.number_1In(idEx_sumAdd1);
	addSum.number_2In(idEx_sumAdd);
	addSum.resultOut(addSum_exMem);

	Testbench2.number_1In(idEx_sumAdd1);
	Testbench2.number_2In(idEx_sumAdd);
	Testbench2.resultOut(addSum_exMem);

	ex_mux.sIn(Ex_ALUSrc1);
	ex_mux.aIn(idEx_muxEx_exMem);
	ex_mux.bIn(idEx_mux);
	ex_mux.cOut(muxEx_alu);

	Testbench2.sIn(Ex_ALUSrc1);
	Testbench2.aIn(idEx_muxEx_exMem);
	Testbench2.bIn(idEx_mux);
	Testbench2.cOut(muxEx_alu);

	alu.number_1In(idEx_alu);
	alu.number_2In(muxEx_alu);
	alu.insIn(aluControl_alu);
	alu.resultOut(alu_exMem_32bit);
	alu.zeroOut(alu_exMem_1bit);

	Testbench2.number_1In_alu(idEx_alu);
	Testbench2.number_2In_alu(muxEx_alu);
	Testbench2.insIn_alu(aluControl_alu);
	Testbench2.resultOut_alu(alu_exMem_32bit);
	Testbench2.zeroOut_alu(alu_exMem_1bit);

	alu_control.Ex_ALUOpIn(Ex_ALUOp1);
	alu_control.dir_In(idEx_aluControl);
	alu_control.instruction_aluOut(aluControl_alu);

	Testbench2.Ex_ALUOpIn(Ex_ALUOp1);
	Testbench2.dir_In(idEx_aluControl);
	Testbench2.instruction_aluOut(aluControl_alu);

	ex_mem.alu_to_brachIn(alu_exMem_1bit);
	ex_mem.Mem_MemWriteIn(Mem_MemWrite1);
	ex_mem.Mem_MemReadIn(Mem_MemRead1);
	ex_mem.Mem_BranchIn(Mem_Branch1);
	ex_mem.Wb_MemtoRegIn(Wb_MemtoReg1);
	ex_mem.Wb_RegWriteIn(Wb_RegWrite1);

	Testbench2.alu_to_brachIn(alu_exMem_1bit);
	Testbench2.Mem_MemWriteIn(Mem_MemWrite1);
	Testbench2.Mem_MemReadIn(Mem_MemRead1);
	Testbench2.Mem_BranchIn(Mem_Branch1);
	Testbench2.Wb_MemtoRegIn(Wb_MemtoReg1);
	Testbench2.Wb_RegWriteIn(Wb_RegWrite1);

	ex_mem.memo_In[0](addSum_exMem);
	ex_mem.memo_In[1](alu_exMem_32bit);
	ex_mem.memo_In[2](idEx_muxEx_exMem);
	ex_mem.dir_In(idEx_exMem);


	Testbench2.memo_In[0](addSum_exMem);
	Testbench2.memo_In[1](alu_exMem_32bit);
	Testbench2.memo_In[2](idEx_muxEx_exMem);
	Testbench2.dir_In_(idEx_exMem);
	//========================================================================================
	// CABLES DE UNIDAD DE CONTROL FASE EX-Mem
	sc_signal<bool> Mem_MemWrite2, Mem_MemRead2, Mem_Branch2, exMem_branch;
	sc_signal<bool> Wb_MemtoReg2, Wb_RegWrite2;
	sc_signal<sc_int<32>> exMem_dataMemoryAddress, exMem_MemWb32bits, exMem_dataMemoryData, dataMemory_MemWb;  
	sc_signal<sc_int<8>>  exMem_MemWb;

	Branch branch("branch");
	Data_Memory data_memory("data_memory");
	MEM_WB mem_wb("mem_wb");
	Testbench3 Testbench3("Testbench3");

	ex_mem.Mem_MemWriteOut(Mem_MemWrite2), ex_mem.Mem_MemReadOut(Mem_MemRead2), ex_mem.Mem_BranchOut(Mem_Branch2);
	ex_mem.Wb_MemtoRegOut(Wb_MemtoReg2), ex_mem.Wb_RegWriteOut(Wb_RegWrite2);
	ex_mem.alu_to_brachOut(exMem_branch);

	Testbench3.Mem_MemWriteOut(Mem_MemWrite2), Testbench3.Mem_MemReadOut(Mem_MemRead2), Testbench3.Mem_BranchOut(Mem_Branch2);
	Testbench3.Wb_MemtoRegOut(Wb_MemtoReg2), Testbench3.Wb_RegWriteOut(Wb_RegWrite2);
	Testbench3.alu_to_brachOut(exMem_branch);

	ex_mem.memo_Out[0](exMem_muxPC);
	ex_mem.memo_Out[1](exMem_dataMemoryAddress);	
	ex_mem.memo_Out[2](exMem_dataMemoryData);
	ex_mem.memo_Out[3](exMem_MemWb32bits);

	ex_mem.dir_Out(exMem_MemWb);

	Testbench3.memo_Out[0](exMem_muxPC);
	Testbench3.memo_Out[1](exMem_dataMemoryAddress);
	Testbench3.memo_Out[2](exMem_dataMemoryData);
	Testbench3.memo_Out[3](exMem_MemWb32bits);
	Testbench3.dir_Out(exMem_MemWb);

	branch.jumpIn(exMem_branch);
	branch.addressIn(Mem_Branch2);
	branch.answerOut(branch_muxPC);

	Testbench3.jumpIn(exMem_branch);
	Testbench3.addressIn_(Mem_Branch2);
	Testbench3.answerOut(branch_muxPC);

	data_memory.addressIn(exMem_dataMemoryAddress);
	data_memory.write_dataIn(exMem_dataMemoryData);
	data_memory.readIn(Mem_MemRead2);
	data_memory.writeIn(Mem_MemWrite2);
	data_memory.read_dataOut(dataMemory_MemWb);

	Testbench3.addressIn(exMem_dataMemoryAddress);
	Testbench3.write_dataIn(exMem_dataMemoryData);
	Testbench3.readIn(Mem_MemRead2);
	Testbench3.writeIn(Mem_MemWrite2);
	Testbench3.read_dataOut(dataMemory_MemWb);

	mem_wb.Wb_MemtoRegIn(Wb_MemtoReg2);
	mem_wb.dir_In(exMem_MemWb);
	mem_wb.Wb_RegWriteIn(Wb_RegWrite2);

	Testbench3.Wb_MemtoRegIn(Wb_MemtoReg2);
	Testbench3.dir_In(exMem_MemWb);
	Testbench3.Wb_RegWriteIn(Wb_RegWrite2);

	mem_wb.memo_In[0](dataMemory_MemWb);
	mem_wb.memo_In[1](exMem_MemWb32bits);

	Testbench3.memo_In[0](dataMemory_MemWb);
	Testbench3.memo_In[1](exMem_MemWb32bits);
	//========================================================================================
	// CABLES DE UNIDAD DE CONTROL FASE Mem-WB

	sc_signal<bool> Wb_MemtoReg3 ;
	sc_signal<sc_int<32>> MemWb_muxWb1, MemWb_muxWb2;

	Mux muxWB("muxWB");
	Testbench4 Testbench4("Testbench4");

	mem_wb.Wb_MemtoRegOut(Wb_MemtoReg3);
	mem_wb.Wb_RegWriteOut(reg_write);
	mem_wb.memo_Out[0](MemWb_muxWb1);
	mem_wb.memo_Out[1](MemWb_muxWb2);
	mem_wb.dir_Out(MemWb_register);

	Testbench4.Wb_MemtoRegOut(Wb_MemtoReg3);
	Testbench4.Wb_RegWriteOut(reg_write);
	Testbench4.memo_Out[0](MemWb_muxWb1);
	Testbench4.memo_Out[1](MemWb_muxWb2);
	Testbench4.dir_Out(MemWb_register);



	muxWB.sIn(Wb_MemtoReg3);
	muxWB.aIn(MemWb_muxWb1);
	muxWB.bIn(MemWb_muxWb2);
	muxWB.cOut(muxWB_register);

	Testbench4.sIn(Wb_MemtoReg3);
	Testbench4.aIn(MemWb_muxWb1);
	Testbench4.bIn(MemWb_muxWb2);
	Testbench4.cOut(muxWB_register);

	//clocks
	Testbench0.clk(clock);
	Testbench1.clk(clock);
	Testbench2.clk(clock);
	Testbench3.clk(clock);
	Testbench4.clk(clock);

	PC.clk(clock);
	File.clkIn(clock);
	data_memory.clkIn(clock);

	IF_ID.clk(clock);
	id_ex.clkIn(clock);
	ex_mem.clkIn(clock);
	mem_wb.clkIn(clock);

	

	sc_start();

	return 0;
}