// Seed: 2863288783
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2;
  assign id_1 = id_2;
  generate
    tri1 id_3 = id_2;
    id_4(
        .id_0(id_1), .id_1(1), .id_2(id_1)
    );
  endgenerate
  assign id_3 = 1'b0;
  assign id_2 = 1;
  wor id_6 = 1;
endmodule
module module_1 (
    output wor  id_0,
    input  tri1 id_1,
    output tri  id_2,
    output wand id_3
);
  wire id_5;
  assign id_0 = 1;
  assign id_3 = id_1;
  module_0 modCall_1 (id_5);
endmodule
