// Seed: 1994128436
module module_0 (
    input wire id_0,
    input wand id_1
);
  assign id_3 = id_0 == id_0;
  wire id_4;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1
);
  always @(1) begin
    id_3 = 1;
    if (1) begin
      id_3 <= #1 1'b0 == id_3;
    end else begin
      if (id_3)
        if (1) assign id_3 = 1;
        else id_3 = 1;
    end
  end
  always @* begin
    id_4 <= id_0 + 1;
  end
  wire id_5;
  initial begin
    forever begin
      $display(1);
      wait (id_0 - "");
    end
    assert (id_0);
  end
  assign id_5 = id_5;
  module_0(
      id_0, id_1
  );
endmodule
