C:\Synopsys\fpga_E201103SP2\bin\c_vhdl.exe  -osyn H:\ese382\lab06s14\fa_simnet_hier\Synplify\rev_2\synwork\fa_compiler.srs  -dfltencoding sequential -encrypt  -pro  -dmgen  H:\ese382\lab06s14\fa_simnet_hier\Synplify\rev_2\dm  -lite -ll 2000   -ui -fid2 -ram -sharing on -autosm -ignore_undefined_lib  -lib work H:\ese382\lab06s14\fa_simnet_hier\src\fa_test_tb.vhd -lib work H:\ese382\lab06s14\fa_simnet_hier\src\full_adder.vhd -lib work H:\ese382\lab06s14\fa_simnet_hier\src\ha_primitive_gates.vhd -lib work H:\ese382\lab06s14\fa_simnet_hier\src\half_adder_struct_hier.vhd -lib work H:\ese382\lab06s14\fa_simnet_hier\src\xor_2_struct.vhd -loga  H:\ese382\lab06s14\fa_simnet_hier\Synplify\rev_2\fa.srr 
rc:0 success:1
H:\ese382\lab06s14\fa_simnet_hier\Synplify\rev_2\dm|o|0|0
H:\ese382\lab06s14\fa_simnet_hier\Synplify\rev_2\fa.srr|o|1395755397|198
C:\Synopsys\fpga_E201103SP2\bin\c_vhdl.exe|i|1306337548|1724416
C:\Synopsys\fpga_E201103SP2\bin64\c_vhdl.exe|i|1306337616|5360128
