<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>Cops vs Robbers: rtos/nRF24L01.h File Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Cops vs Robbers
   </div>
   <div id="projectbrief">AVR code to run a game of cops and robbers on 4 iRobot Create 2s</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../files.html"><span>File&#160;List</span></a></li>
      <li><a href="../../globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d3/dda/n_r_f24_l01_8h.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">nRF24L01.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="../../d3/dda/n_r_f24_l01_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a866fc0cef05f3c63ba55a555f63648a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#a866fc0cef05f3c63ba55a555f63648a2">REGISTER_MASK</a>&#160;&#160;&#160;0x1F</td></tr>
<tr class="separator:a866fc0cef05f3c63ba55a555f63648a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76ea3cf49247a07c54b3db005a3c7f57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#a76ea3cf49247a07c54b3db005a3c7f57">CONFIG</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:a76ea3cf49247a07c54b3db005a3c7f57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure interrupts, CRC, power, and Tx/Rx status.  <a href="#a76ea3cf49247a07c54b3db005a3c7f57">More...</a><br /></td></tr>
<tr class="separator:a76ea3cf49247a07c54b3db005a3c7f57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa84a282351a2c9b83dd653df6ac59216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#aa84a282351a2c9b83dd653df6ac59216">EN_AA</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="memdesc:aa84a282351a2c9b83dd653df6ac59216"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enhanced Shockburst (auto-ack) on the Rx pipes.  <a href="#aa84a282351a2c9b83dd653df6ac59216">More...</a><br /></td></tr>
<tr class="separator:aa84a282351a2c9b83dd653df6ac59216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6b2378ce9cab6ccafb6d30c774c5307"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#ab6b2378ce9cab6ccafb6d30c774c5307">EN_RXADDR</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="memdesc:ab6b2378ce9cab6ccafb6d30c774c5307"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the Rx pipes.  <a href="#ab6b2378ce9cab6ccafb6d30c774c5307">More...</a><br /></td></tr>
<tr class="separator:ab6b2378ce9cab6ccafb6d30c774c5307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5ef355ba3eca336db1285cab353ddc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#af5ef355ba3eca336db1285cab353ddc2">SETUP_AW</a>&#160;&#160;&#160;0x03</td></tr>
<tr class="memdesc:af5ef355ba3eca336db1285cab353ddc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set address width (must be the same on all radios)  <a href="#af5ef355ba3eca336db1285cab353ddc2">More...</a><br /></td></tr>
<tr class="separator:af5ef355ba3eca336db1285cab353ddc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2188309b3eceeae158dd64109cd919aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#a2188309b3eceeae158dd64109cd919aa">SETUP_RETR</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="memdesc:a2188309b3eceeae158dd64109cd919aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set retry delay and number of retries for pipes using Enhanced Shockburst.  <a href="#a2188309b3eceeae158dd64109cd919aa">More...</a><br /></td></tr>
<tr class="separator:a2188309b3eceeae158dd64109cd919aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c4da84e4a01531aa9f5c3e617848d66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#a5c4da84e4a01531aa9f5c3e617848d66">RF_CH</a>&#160;&#160;&#160;0x05</td></tr>
<tr class="memdesc:a5c4da84e4a01531aa9f5c3e617848d66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the channel to use, from the 2.4 GHz ISM band.  <a href="#a5c4da84e4a01531aa9f5c3e617848d66">More...</a><br /></td></tr>
<tr class="separator:a5c4da84e4a01531aa9f5c3e617848d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad95edb7665f39454d7d7fd436301712b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#ad95edb7665f39454d7d7fd436301712b">RF_SETUP</a>&#160;&#160;&#160;0x06</td></tr>
<tr class="memdesc:ad95edb7665f39454d7d7fd436301712b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Setup radio data rate, output power, and LNA gain.  <a href="#ad95edb7665f39454d7d7fd436301712b">More...</a><br /></td></tr>
<tr class="separator:ad95edb7665f39454d7d7fd436301712b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59279bee44f34d08b3cbf3a89fb0d8d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#a59279bee44f34d08b3cbf3a89fb0d8d9">STATUS</a>&#160;&#160;&#160;0x07</td></tr>
<tr class="memdesc:a59279bee44f34d08b3cbf3a89fb0d8d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt status, Tx FIFO full, and number of the Rx pipe that received a packet.  <a href="#a59279bee44f34d08b3cbf3a89fb0d8d9">More...</a><br /></td></tr>
<tr class="separator:a59279bee44f34d08b3cbf3a89fb0d8d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a491468eaa7f2db84c152709b0b5fb1aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#a491468eaa7f2db84c152709b0b5fb1aa">OBSERVE_TX</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="memdesc:a491468eaa7f2db84c152709b0b5fb1aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Count lost and resent packets.  <a href="#a491468eaa7f2db84c152709b0b5fb1aa">More...</a><br /></td></tr>
<tr class="separator:a491468eaa7f2db84c152709b0b5fb1aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1050140a3d78b059f809a424e0d9e1c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#a1050140a3d78b059f809a424e0d9e1c7">CD</a>&#160;&#160;&#160;0x09</td></tr>
<tr class="memdesc:a1050140a3d78b059f809a424e0d9e1c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Carrier detect (LSB is 1 if the receiver detects an in-band signal for at least 128 us)  <a href="#a1050140a3d78b059f809a424e0d9e1c7">More...</a><br /></td></tr>
<tr class="separator:a1050140a3d78b059f809a424e0d9e1c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc82a1b0dee303d8b783b9b9a89ae5aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#adc82a1b0dee303d8b783b9b9a89ae5aa">RX_ADDR_P0</a>&#160;&#160;&#160;0x0A</td></tr>
<tr class="separator:adc82a1b0dee303d8b783b9b9a89ae5aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4b44f18e4b27b07af84783d8f11726d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#ad4b44f18e4b27b07af84783d8f11726d">RX_ADDR_P1</a>&#160;&#160;&#160;0x0B</td></tr>
<tr class="separator:ad4b44f18e4b27b07af84783d8f11726d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac10ad4b1d3ace06cc269098d1863f411"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#ac10ad4b1d3ace06cc269098d1863f411">RX_ADDR_P2</a>&#160;&#160;&#160;0x0C</td></tr>
<tr class="separator:ac10ad4b1d3ace06cc269098d1863f411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01228e7b997954bc9d715c8289731181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#a01228e7b997954bc9d715c8289731181">RX_ADDR_P3</a>&#160;&#160;&#160;0x0D</td></tr>
<tr class="separator:a01228e7b997954bc9d715c8289731181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc579afe21136cd3f72b3ac805086726"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#afc579afe21136cd3f72b3ac805086726">RX_ADDR_P4</a>&#160;&#160;&#160;0x0E</td></tr>
<tr class="separator:afc579afe21136cd3f72b3ac805086726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49dfc07335896551e8c7797594658b07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#a49dfc07335896551e8c7797594658b07">RX_ADDR_P5</a>&#160;&#160;&#160;0x0F</td></tr>
<tr class="separator:a49dfc07335896551e8c7797594658b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa734c6e08b9f794436eacbabe466a6c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#aa734c6e08b9f794436eacbabe466a6c4">TX_ADDR</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="memdesc:aa734c6e08b9f794436eacbabe466a6c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit destination address.  <a href="#aa734c6e08b9f794436eacbabe466a6c4">More...</a><br /></td></tr>
<tr class="separator:aa734c6e08b9f794436eacbabe466a6c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a060e61d8f6e7ad28984540faa85cdecf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#a060e61d8f6e7ad28984540faa85cdecf">RX_PW_P0</a>&#160;&#160;&#160;0x11</td></tr>
<tr class="memdesc:a060e61d8f6e7ad28984540faa85cdecf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Payload data width for each of the Rx pipes (0x01 bytes to 0x20 bytes, or 0x00 if pipe is not used)  <a href="#a060e61d8f6e7ad28984540faa85cdecf">More...</a><br /></td></tr>
<tr class="separator:a060e61d8f6e7ad28984540faa85cdecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa260ec97512905cec17f8ade82bc550d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#aa260ec97512905cec17f8ade82bc550d">RX_PW_P1</a>&#160;&#160;&#160;0x12</td></tr>
<tr class="separator:aa260ec97512905cec17f8ade82bc550d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38a4904a52517c8d339c689230a6567d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#a38a4904a52517c8d339c689230a6567d">RX_PW_P2</a>&#160;&#160;&#160;0x13</td></tr>
<tr class="separator:a38a4904a52517c8d339c689230a6567d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44bdf6946c1ae047ea2a2c981244d4d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#a44bdf6946c1ae047ea2a2c981244d4d8">RX_PW_P3</a>&#160;&#160;&#160;0x14</td></tr>
<tr class="separator:a44bdf6946c1ae047ea2a2c981244d4d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cdda00ab52df1537b6b5d61ef88ba8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#a5cdda00ab52df1537b6b5d61ef88ba8f">RX_PW_P4</a>&#160;&#160;&#160;0x15</td></tr>
<tr class="separator:a5cdda00ab52df1537b6b5d61ef88ba8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce52902779e18d4fed3685b0f8be582"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#a9ce52902779e18d4fed3685b0f8be582">RX_PW_P5</a>&#160;&#160;&#160;0x16</td></tr>
<tr class="separator:a9ce52902779e18d4fed3685b0f8be582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e5c9878194f462bf7a46ca8a7b8f9d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#a9e5c9878194f462bf7a46ca8a7b8f9d2">FIFO_STATUS</a>&#160;&#160;&#160;0x17</td></tr>
<tr class="separator:a9e5c9878194f462bf7a46ca8a7b8f9d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f30d66a7a448dc83fd695dbd3efbe31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#a5f30d66a7a448dc83fd695dbd3efbe31">MASK_RX_DR</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a5f30d66a7a448dc83fd695dbd3efbe31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5f819a0030605463504bd2599579b4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#ad5f819a0030605463504bd2599579b4c">MASK_TX_DS</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ad5f819a0030605463504bd2599579b4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">0 - Tx data-sent interrupt is sent to IRQ pin. 1 - Interrupt is not sent to IRQ pin.  <a href="#ad5f819a0030605463504bd2599579b4c">More...</a><br /></td></tr>
<tr class="separator:ad5f819a0030605463504bd2599579b4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13e9f541027a36c23211d6c8f3b33a92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#a13e9f541027a36c23211d6c8f3b33a92">MASK_MAX_RT</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:a13e9f541027a36c23211d6c8f3b33a92"><td class="mdescLeft">&#160;</td><td class="mdescRight">0 - Max-retries-reached interrupt is sent to IRQ pin. 1 - Interrupt is not sent to IRQ pin.  <a href="#a13e9f541027a36c23211d6c8f3b33a92">More...</a><br /></td></tr>
<tr class="separator:a13e9f541027a36c23211d6c8f3b33a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aece57618cf42f6b1b520341ef19a66f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#aece57618cf42f6b1b520341ef19a66f8">EN_CRC</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:aece57618cf42f6b1b520341ef19a66f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">0 - Disable automatic CRC. 1 - Enable automatic CRC.  <a href="#aece57618cf42f6b1b520341ef19a66f8">More...</a><br /></td></tr>
<tr class="separator:aece57618cf42f6b1b520341ef19a66f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a253dd73b17f0ea7f71e55f52e796836a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#a253dd73b17f0ea7f71e55f52e796836a">CRCO</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:a253dd73b17f0ea7f71e55f52e796836a"><td class="mdescLeft">&#160;</td><td class="mdescRight">0 - Use 1-byte CRC. 1 - Use 2-byte CRC.  <a href="#a253dd73b17f0ea7f71e55f52e796836a">More...</a><br /></td></tr>
<tr class="separator:a253dd73b17f0ea7f71e55f52e796836a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0dbd9e4c17ba0db357fcb2cedd4aa6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#af0dbd9e4c17ba0db357fcb2cedd4aa6d">PWR_UP</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:af0dbd9e4c17ba0db357fcb2cedd4aa6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">0 - Power down the radio. 1 - Power up the radio  <a href="#af0dbd9e4c17ba0db357fcb2cedd4aa6d">More...</a><br /></td></tr>
<tr class="separator:af0dbd9e4c17ba0db357fcb2cedd4aa6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b4d92f3ecccb150d4cb1cb5d0f9d4e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#a0b4d92f3ecccb150d4cb1cb5d0f9d4e6">PRIM_RX</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:a0b4d92f3ecccb150d4cb1cb5d0f9d4e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">0 - Radio is a transmitter. 1 - Radio is a receiver.  <a href="#a0b4d92f3ecccb150d4cb1cb5d0f9d4e6">More...</a><br /></td></tr>
<tr class="separator:a0b4d92f3ecccb150d4cb1cb5d0f9d4e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae28c4601af8b2f85827386fe9a27f9fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#ae28c4601af8b2f85827386fe9a27f9fa">ENAA_P5</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ae28c4601af8b2f85827386fe9a27f9fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b5bebd442d3a0351e85100a69244810"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#a3b5bebd442d3a0351e85100a69244810">ENAA_P4</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:a3b5bebd442d3a0351e85100a69244810"><td class="mdescLeft">&#160;</td><td class="mdescRight">0 - Disable Enhanced Shockburst on Rx pipe 4. 1 - Enable Enhanced Shockburst on Rx pipe 4.  <a href="#a3b5bebd442d3a0351e85100a69244810">More...</a><br /></td></tr>
<tr class="separator:a3b5bebd442d3a0351e85100a69244810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aade4fe5e884e4f5868daf2c706d72f5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#aade4fe5e884e4f5868daf2c706d72f5e">ENAA_P3</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:aade4fe5e884e4f5868daf2c706d72f5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">0 - Disable Enhanced Shockburst on Rx pipe 3. 1 - Enable Enhanced Shockburst on Rx pipe 3.  <a href="#aade4fe5e884e4f5868daf2c706d72f5e">More...</a><br /></td></tr>
<tr class="separator:aade4fe5e884e4f5868daf2c706d72f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b3d7771adbc5bc2bd8846f00aa39a5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#a8b3d7771adbc5bc2bd8846f00aa39a5a">ENAA_P2</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:a8b3d7771adbc5bc2bd8846f00aa39a5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">0 - Disable Enhanced Shockburst on Rx pipe 2. 1 - Enable Enhanced Shockburst on Rx pipe 2.  <a href="#a8b3d7771adbc5bc2bd8846f00aa39a5a">More...</a><br /></td></tr>
<tr class="separator:a8b3d7771adbc5bc2bd8846f00aa39a5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfa71d5ebb7107d673674bb10279d9c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#adfa71d5ebb7107d673674bb10279d9c6">ENAA_P1</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:adfa71d5ebb7107d673674bb10279d9c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">0 - Disable Enhanced Shockburst on Rx pipe 1. 1 - Enable Enhanced Shockburst on Rx pipe 1.  <a href="#adfa71d5ebb7107d673674bb10279d9c6">More...</a><br /></td></tr>
<tr class="separator:adfa71d5ebb7107d673674bb10279d9c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cb97a8f9d05bb511d45d7212174769d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#a2cb97a8f9d05bb511d45d7212174769d">ENAA_P0</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:a2cb97a8f9d05bb511d45d7212174769d"><td class="mdescLeft">&#160;</td><td class="mdescRight">0 - Disable Enhanced Shockburst on Rx pipe 0. 1 - Enable Enhanced Shockburst on Rx pipe 0.  <a href="#a2cb97a8f9d05bb511d45d7212174769d">More...</a><br /></td></tr>
<tr class="separator:a2cb97a8f9d05bb511d45d7212174769d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af93d9be6cb2bac887584ab7f6805f7e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#af93d9be6cb2bac887584ab7f6805f7e9">ERX_P5</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:af93d9be6cb2bac887584ab7f6805f7e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2820784961d22e1ae9499090df929ad1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#a2820784961d22e1ae9499090df929ad1">ERX_P4</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:a2820784961d22e1ae9499090df929ad1"><td class="mdescLeft">&#160;</td><td class="mdescRight">0 - Disable Rx pipe 4. 1 - Enable Rx pipe 4.  <a href="#a2820784961d22e1ae9499090df929ad1">More...</a><br /></td></tr>
<tr class="separator:a2820784961d22e1ae9499090df929ad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d8b431c5dd89b67113a461fe872189a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#a4d8b431c5dd89b67113a461fe872189a">ERX_P3</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:a4d8b431c5dd89b67113a461fe872189a"><td class="mdescLeft">&#160;</td><td class="mdescRight">0 - Disable Rx pipe 3. 1 - Enable Rx pipe 3.  <a href="#a4d8b431c5dd89b67113a461fe872189a">More...</a><br /></td></tr>
<tr class="separator:a4d8b431c5dd89b67113a461fe872189a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a115f3c3d9c945bbd660c1ddcba58340d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#a115f3c3d9c945bbd660c1ddcba58340d">ERX_P2</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:a115f3c3d9c945bbd660c1ddcba58340d"><td class="mdescLeft">&#160;</td><td class="mdescRight">0 - Disable Rx pipe 2. 1 - Enable Rx pipe 2.  <a href="#a115f3c3d9c945bbd660c1ddcba58340d">More...</a><br /></td></tr>
<tr class="separator:a115f3c3d9c945bbd660c1ddcba58340d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a636432986a9972c8fc964def06ffdc79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#a636432986a9972c8fc964def06ffdc79">ERX_P1</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:a636432986a9972c8fc964def06ffdc79"><td class="mdescLeft">&#160;</td><td class="mdescRight">0 - Disable Rx pipe 1. 1 - Enable Rx pipe 1.  <a href="#a636432986a9972c8fc964def06ffdc79">More...</a><br /></td></tr>
<tr class="separator:a636432986a9972c8fc964def06ffdc79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25999eca8c745b41102fb31489a90211"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#a25999eca8c745b41102fb31489a90211">ERX_P0</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:a25999eca8c745b41102fb31489a90211"><td class="mdescLeft">&#160;</td><td class="mdescRight">0 - Disable Rx pipe 0. 1 - Enable Rx pipe 0.  <a href="#a25999eca8c745b41102fb31489a90211">More...</a><br /></td></tr>
<tr class="separator:a25999eca8c745b41102fb31489a90211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd18e97392c5401ae01a906e1567da88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#abd18e97392c5401ae01a906e1567da88">AW</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:abd18e97392c5401ae01a906e1567da88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9701b150e0589afb638c82a498d1dcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#aa9701b150e0589afb638c82a498d1dcb">ARD</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:aa9701b150e0589afb638c82a498d1dcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14727f92df7a9466f732141f23b9c252"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#a14727f92df7a9466f732141f23b9c252">ARC</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a14727f92df7a9466f732141f23b9c252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af76cfc0d6ed71259b4a237cbd8e30624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#af76cfc0d6ed71259b4a237cbd8e30624">PLL_LOCK</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:af76cfc0d6ed71259b4a237cbd8e30624"><td class="mdescLeft">&#160;</td><td class="mdescRight">We skip the RF_CH register, because it's pretty straightforward. Load the channel number into bits 6:0.  <a href="#af76cfc0d6ed71259b4a237cbd8e30624">More...</a><br /></td></tr>
<tr class="separator:af76cfc0d6ed71259b4a237cbd8e30624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1447bd35f38d6cc6d6841ca29c514675"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#a1447bd35f38d6cc6d6841ca29c514675">RF_DR</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:a1447bd35f38d6cc6d6841ca29c514675"><td class="mdescLeft">&#160;</td><td class="mdescRight">0 - On-air data rate is 1 Mbps. 1 - On-air data rate is 2 Mbps.  <a href="#a1447bd35f38d6cc6d6841ca29c514675">More...</a><br /></td></tr>
<tr class="separator:a1447bd35f38d6cc6d6841ca29c514675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e9fa887f1cf285bc00c17e49569e5f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#a1e9fa887f1cf285bc00c17e49569e5f5">RF_PWR</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a1e9fa887f1cf285bc00c17e49569e5f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad031c713aa7c96ca88a9710f25229495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#ad031c713aa7c96ca88a9710f25229495">LNA_HCURR</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ad031c713aa7c96ca88a9710f25229495"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low-noise amplifier gain. This shouldn't be cleared.  <a href="#ad031c713aa7c96ca88a9710f25229495">More...</a><br /></td></tr>
<tr class="separator:ad031c713aa7c96ca88a9710f25229495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a312d1f2745a86149b27cff7d61e715df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#a312d1f2745a86149b27cff7d61e715df">RX_DR</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a312d1f2745a86149b27cff7d61e715df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5f5243908a39ffd514fe701e9749bdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#ab5f5243908a39ffd514fe701e9749bdc">TX_DS</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ab5f5243908a39ffd514fe701e9749bdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4482ead4f3b452a032f63ac03ee1870"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#ab4482ead4f3b452a032f63ac03ee1870">MAX_RT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ab4482ead4f3b452a032f63ac03ee1870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaafdcd7fe52991daff2385165e8547ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#aaafdcd7fe52991daff2385165e8547ab">RX_P_NO</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:aaafdcd7fe52991daff2385165e8547ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3b1baf3a7a57b7471443d1ff002c778"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#af3b1baf3a7a57b7471443d1ff002c778">TX_FULL</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:af3b1baf3a7a57b7471443d1ff002c778"><td class="mdescLeft">&#160;</td><td class="mdescRight">0 - There are available locations in the Tx FIFO. 1 - The Tx FIFO is full.  <a href="#af3b1baf3a7a57b7471443d1ff002c778">More...</a><br /></td></tr>
<tr class="separator:af3b1baf3a7a57b7471443d1ff002c778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af45c13e8941613c7eb931001ab964965"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#af45c13e8941613c7eb931001ab964965">PLOS_CNT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:af45c13e8941613c7eb931001ab964965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaae5ef9927daf8a4939cd2ed6ffff2ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#aaae5ef9927daf8a4939cd2ed6ffff2ec">ARC_CNT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aaae5ef9927daf8a4939cd2ed6ffff2ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a506a58de7b75af27e3745db3e1e9733c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#a506a58de7b75af27e3745db3e1e9733c">TX_REUSE</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:a506a58de7b75af27e3745db3e1e9733c"><td class="mdescLeft">&#160;</td><td class="mdescRight">We skip the CD register, because it just has 1 bit. 0 - No carrier detected. 1 - Carrier detected.  <a href="#a506a58de7b75af27e3745db3e1e9733c">More...</a><br /></td></tr>
<tr class="separator:a506a58de7b75af27e3745db3e1e9733c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22d7127287df037834795bbf984d7796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#a22d7127287df037834795bbf984d7796">TX_FIFO_FULL</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:a22d7127287df037834795bbf984d7796"><td class="mdescLeft">&#160;</td><td class="mdescRight">0 - The Tx FIFO is not full. 1 - The Tx FIFO is full. Note that the FIFOs are three packets deep, so "not full" != "empty"  <a href="#a22d7127287df037834795bbf984d7796">More...</a><br /></td></tr>
<tr class="separator:a22d7127287df037834795bbf984d7796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab83b3d1f29b7cf3fd354c850802c04a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#ab83b3d1f29b7cf3fd354c850802c04a9">TX_FIFO_EMPTY</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ab83b3d1f29b7cf3fd354c850802c04a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">0 - The Tx FIFO is not empty. 1 - The Tx FIFO is empty.  <a href="#ab83b3d1f29b7cf3fd354c850802c04a9">More...</a><br /></td></tr>
<tr class="separator:ab83b3d1f29b7cf3fd354c850802c04a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe8e823bc37dbaa2f321f34806e48064"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#abe8e823bc37dbaa2f321f34806e48064">RX_FIFO_FULL</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:abe8e823bc37dbaa2f321f34806e48064"><td class="mdescLeft">&#160;</td><td class="mdescRight">0 - The Rx FIFO is not full. 1 - The Rx FIFO is full.  <a href="#abe8e823bc37dbaa2f321f34806e48064">More...</a><br /></td></tr>
<tr class="separator:abe8e823bc37dbaa2f321f34806e48064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ff183e8295d8129dc38ebe985ac4663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#a8ff183e8295d8129dc38ebe985ac4663">RX_FIFO_EMPTY</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:a8ff183e8295d8129dc38ebe985ac4663"><td class="mdescLeft">&#160;</td><td class="mdescRight">0 - The Rx FIFO is not empty. 1 - The Rx FIFO is empty.  <a href="#a8ff183e8295d8129dc38ebe985ac4663">More...</a><br /></td></tr>
<tr class="separator:a8ff183e8295d8129dc38ebe985ac4663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb0b251378d3b14c508e51fd2c3157d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#afb0b251378d3b14c508e51fd2c3157d6">R_REGISTER</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:afb0b251378d3b14c508e51fd2c3157d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Register.  <a href="#afb0b251378d3b14c508e51fd2c3157d6">More...</a><br /></td></tr>
<tr class="separator:afb0b251378d3b14c508e51fd2c3157d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b68b214d5753039d2c156ad57cd7153"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#a3b68b214d5753039d2c156ad57cd7153">W_REGISTER</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="memdesc:a3b68b214d5753039d2c156ad57cd7153"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write Register.  <a href="#a3b68b214d5753039d2c156ad57cd7153">More...</a><br /></td></tr>
<tr class="separator:a3b68b214d5753039d2c156ad57cd7153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a462d8c2314b823b724574c1ca73225a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#a462d8c2314b823b724574c1ca73225a6">R_RX_PAYLOAD</a>&#160;&#160;&#160;0x61</td></tr>
<tr class="memdesc:a462d8c2314b823b724574c1ca73225a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read receive payload (clears FIFO; LSByte first)  <a href="#a462d8c2314b823b724574c1ca73225a6">More...</a><br /></td></tr>
<tr class="separator:a462d8c2314b823b724574c1ca73225a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd12673bc8ca8559b0eee395e8845982"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#afd12673bc8ca8559b0eee395e8845982">W_TX_PAYLOAD</a>&#160;&#160;&#160;0xA0</td></tr>
<tr class="memdesc:afd12673bc8ca8559b0eee395e8845982"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write transmit payload.  <a href="#afd12673bc8ca8559b0eee395e8845982">More...</a><br /></td></tr>
<tr class="separator:afd12673bc8ca8559b0eee395e8845982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abce47e8066832b6ac4e18162a79859b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#abce47e8066832b6ac4e18162a79859b4">FLUSH_TX</a>&#160;&#160;&#160;0xE1</td></tr>
<tr class="memdesc:abce47e8066832b6ac4e18162a79859b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush transmit FIFO.  <a href="#abce47e8066832b6ac4e18162a79859b4">More...</a><br /></td></tr>
<tr class="separator:abce47e8066832b6ac4e18162a79859b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2418a6171d7f1eefd458927fdfe7057"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#ab2418a6171d7f1eefd458927fdfe7057">FLUSH_RX</a>&#160;&#160;&#160;0xE2</td></tr>
<tr class="memdesc:ab2418a6171d7f1eefd458927fdfe7057"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush receive FIFO (should not be used while an ack is being transmitted)  <a href="#ab2418a6171d7f1eefd458927fdfe7057">More...</a><br /></td></tr>
<tr class="separator:ab2418a6171d7f1eefd458927fdfe7057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f1d9bb858232e8b1494b60aa9a7d25a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#a2f1d9bb858232e8b1494b60aa9a7d25a">REUSE_TX_PL</a>&#160;&#160;&#160;0xE3</td></tr>
<tr class="separator:a2f1d9bb858232e8b1494b60aa9a7d25a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a700f88377bf36711b711f69b06c52f5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#a700f88377bf36711b711f69b06c52f5d">NOP</a>&#160;&#160;&#160;0xFF</td></tr>
<tr class="memdesc:a700f88377bf36711b711f69b06c52f5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">No operation.  <a href="#a700f88377bf36711b711f69b06c52f5d">More...</a><br /></td></tr>
<tr class="separator:a700f88377bf36711b711f69b06c52f5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:aa8b1fce5dcb9708976ce3772c552718d"><td class="memItemLeft" align="right" valign="top">typedef uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#aa8b1fce5dcb9708976ce3772c552718d">radio_register_t</a></td></tr>
<tr class="separator:aa8b1fce5dcb9708976ce3772c552718d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a14727f92df7a9466f732141f23b9c252"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARC&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Autoretransmit count (bits 3:0) ? ? 0000 - Retransmit disabled. ? ? 0001 - Up to 1 retransmit on fail of auto-ack. ? ? 0010 - Up to 2 retransmits. ? ? ... ? ? 1111 - Up to 15 retransmits. </p>

</div>
</div>
<a class="anchor" id="aaae5ef9927daf8a4939cd2ed6ffff2ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARC_CNT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Resent packet count (bits 3:0) Counts the packets that were re-sent in Enhanced Shockburst mode. Reset by sending a new packet. </p>

</div>
</div>
<a class="anchor" id="aa9701b150e0589afb638c82a498d1dcb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARD&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SETUP_RETR Register Autoretransmit delay (bits 7:4): ? ? 0000 - Wait 250+86 us. ? ? 0001 - Wait 500+86 us. ? ? 0010 - Wait 750+86 us. ? ? ... ? ? 1111 - Wait 4000+86 us. </p>

</div>
</div>
<a class="anchor" id="abd18e97392c5401ae01a906e1567da88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AW&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SETUP_AW Register Address width (bits 1:0) 01 - 3 bytes. 10 - 4 bytes. 11 - 5 bytes. </p>

</div>
</div>
<a class="anchor" id="a1050140a3d78b059f809a424e0d9e1c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CD&#160;&#160;&#160;0x09</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Carrier detect (LSB is 1 if the receiver detects an in-band signal for at least 128 us) </p>

</div>
</div>
<a class="anchor" id="a76ea3cf49247a07c54b3db005a3c7f57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CONFIG&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure interrupts, CRC, power, and Tx/Rx status. </p>

</div>
</div>
<a class="anchor" id="a253dd73b17f0ea7f71e55f52e796836a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRCO&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0 - Use 1-byte CRC. 1 - Use 2-byte CRC. </p>

</div>
</div>
<a class="anchor" id="aa84a282351a2c9b83dd653df6ac59216"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EN_AA&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enhanced Shockburst (auto-ack) on the Rx pipes. </p>

</div>
</div>
<a class="anchor" id="aece57618cf42f6b1b520341ef19a66f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EN_CRC&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0 - Disable automatic CRC. 1 - Enable automatic CRC. </p>

</div>
</div>
<a class="anchor" id="ab6b2378ce9cab6ccafb6d30c774c5307"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EN_RXADDR&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable or disable the Rx pipes. </p>

</div>
</div>
<a class="anchor" id="a2cb97a8f9d05bb511d45d7212174769d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENAA_P0&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0 - Disable Enhanced Shockburst on Rx pipe 0. 1 - Enable Enhanced Shockburst on Rx pipe 0. </p>

</div>
</div>
<a class="anchor" id="adfa71d5ebb7107d673674bb10279d9c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENAA_P1&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0 - Disable Enhanced Shockburst on Rx pipe 1. 1 - Enable Enhanced Shockburst on Rx pipe 1. </p>

</div>
</div>
<a class="anchor" id="a8b3d7771adbc5bc2bd8846f00aa39a5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENAA_P2&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0 - Disable Enhanced Shockburst on Rx pipe 2. 1 - Enable Enhanced Shockburst on Rx pipe 2. </p>

</div>
</div>
<a class="anchor" id="aade4fe5e884e4f5868daf2c706d72f5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENAA_P3&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0 - Disable Enhanced Shockburst on Rx pipe 3. 1 - Enable Enhanced Shockburst on Rx pipe 3. </p>

</div>
</div>
<a class="anchor" id="a3b5bebd442d3a0351e85100a69244810"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENAA_P4&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0 - Disable Enhanced Shockburst on Rx pipe 4. 1 - Enable Enhanced Shockburst on Rx pipe 4. </p>

</div>
</div>
<a class="anchor" id="ae28c4601af8b2f85827386fe9a27f9fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENAA_P5&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_AA Register 0 - Disable Enhanced Shockburst on Rx pipe 5. 1 - Enable Enhanced Shockburst on Rx pipe 5. </p>

</div>
</div>
<a class="anchor" id="a25999eca8c745b41102fb31489a90211"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ERX_P0&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0 - Disable Rx pipe 0. 1 - Enable Rx pipe 0. </p>

</div>
</div>
<a class="anchor" id="a636432986a9972c8fc964def06ffdc79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ERX_P1&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0 - Disable Rx pipe 1. 1 - Enable Rx pipe 1. </p>

</div>
</div>
<a class="anchor" id="a115f3c3d9c945bbd660c1ddcba58340d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ERX_P2&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0 - Disable Rx pipe 2. 1 - Enable Rx pipe 2. </p>

</div>
</div>
<a class="anchor" id="a4d8b431c5dd89b67113a461fe872189a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ERX_P3&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0 - Disable Rx pipe 3. 1 - Enable Rx pipe 3. </p>

</div>
</div>
<a class="anchor" id="a2820784961d22e1ae9499090df929ad1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ERX_P4&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0 - Disable Rx pipe 4. 1 - Enable Rx pipe 4. </p>

</div>
</div>
<a class="anchor" id="af93d9be6cb2bac887584ab7f6805f7e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ERX_P5&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_RXADDR Register 0 - Disable Rx pipe 5. 1 - Enable Rx pipe 5. </p>

</div>
</div>
<a class="anchor" id="a9e5c9878194f462bf7a46ca8a7b8f9d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIFO_STATUS&#160;&#160;&#160;0x17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Auto-retransmit status (cf. REUSE_TX_PL instruction), Tx FIFO full/empty, Rx FIFO full/empty (The Rx FIFO is a 3-packet queue shared by all six pipes) </p>

</div>
</div>
<a class="anchor" id="ab2418a6171d7f1eefd458927fdfe7057"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLUSH_RX&#160;&#160;&#160;0xE2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush receive FIFO (should not be used while an ack is being transmitted) </p>

</div>
</div>
<a class="anchor" id="abce47e8066832b6ac4e18162a79859b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLUSH_TX&#160;&#160;&#160;0xE1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush transmit FIFO. </p>

</div>
</div>
<a class="anchor" id="ad031c713aa7c96ca88a9710f25229495"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LNA_HCURR&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Low-noise amplifier gain. This shouldn't be cleared. </p>

</div>
</div>
<a class="anchor" id="a13e9f541027a36c23211d6c8f3b33a92"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_MAX_RT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0 - Max-retries-reached interrupt is sent to IRQ pin. 1 - Interrupt is not sent to IRQ pin. </p>

</div>
</div>
<a class="anchor" id="a5f30d66a7a448dc83fd695dbd3efbe31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_RX_DR&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CONFIG Register 0 - Rx data-ready interrupt is sent to IRQ pin. 1 - Interrupt is not sent to IRQ pin. </p>

</div>
</div>
<a class="anchor" id="ad5f819a0030605463504bd2599579b4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_TX_DS&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0 - Tx data-sent interrupt is sent to IRQ pin. 1 - Interrupt is not sent to IRQ pin. </p>

</div>
</div>
<a class="anchor" id="ab4482ead4f3b452a032f63ac03ee1870"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MAX_RT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0 - Max retries sent interrupt was not triggered. 1 - Max retries sent interrupt was triggered. (write 1 to clear after interrupt) If the MAX_RT interrupt is triggered, this needs to be cleared before the radio can be used again. </p>

</div>
</div>
<a class="anchor" id="a700f88377bf36711b711f69b06c52f5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NOP&#160;&#160;&#160;0xFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>No operation. </p>

</div>
</div>
<a class="anchor" id="a491468eaa7f2db84c152709b0b5fb1aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OBSERVE_TX&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Count lost and resent packets. </p>

</div>
</div>
<a class="anchor" id="af76cfc0d6ed71259b4a237cbd8e30624"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_LOCK&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>We skip the RF_CH register, because it's pretty straightforward. Load the channel number into bits 6:0. </p>
<p>RF_SETUP Register Force PLL lock signal. See <a href="http://en.wikipedia.org/wiki/Phase-locked_loop">http://en.wikipedia.org/wiki/Phase-locked_loop</a>. This shouldn't be set. </p>

</div>
</div>
<a class="anchor" id="af45c13e8941613c7eb931001ab964965"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLOS_CNT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OBSERVE_TX Register Lost packet count (bits 7:4) Counts up to 15 lost packets (does not overflow). Reset by writing to RF_CH. </p>

</div>
</div>
<a class="anchor" id="a0b4d92f3ecccb150d4cb1cb5d0f9d4e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRIM_RX&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0 - Radio is a transmitter. 1 - Radio is a receiver. </p>

</div>
</div>
<a class="anchor" id="af0dbd9e4c17ba0db357fcb2cedd4aa6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_UP&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0 - Power down the radio. 1 - Power up the radio </p>

</div>
</div>
<a class="anchor" id="afb0b251378d3b14c508e51fd2c3157d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define R_REGISTER&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read Register. </p>

</div>
</div>
<a class="anchor" id="a462d8c2314b823b724574c1ca73225a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define R_RX_PAYLOAD&#160;&#160;&#160;0x61</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read receive payload (clears FIFO; LSByte first) </p>

</div>
</div>
<a class="anchor" id="a866fc0cef05f3c63ba55a555f63648a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REGISTER_MASK&#160;&#160;&#160;0x1F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This should be &amp;ed with the register values defined below when they are masked into the R_REGISTER and W_REGISTER instructions, to make sure that they do not overwrite the 3 MSBits in those instructions. </p>

</div>
</div>
<a class="anchor" id="a2f1d9bb858232e8b1494b60aa9a7d25a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REUSE_TX_PL&#160;&#160;&#160;0xE3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reuse transmit payload. Use this to continuously retransmit the payload (in Tx mode) as long as CE is held high, until the Tx FIFO is flushed or the payload is overwritten. This should not be changed while transmitting. This is different from Enhanced Shockburst. </p>

</div>
</div>
<a class="anchor" id="a5c4da84e4a01531aa9f5c3e617848d66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RF_CH&#160;&#160;&#160;0x05</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the channel to use, from the 2.4 GHz ISM band. </p>

</div>
</div>
<a class="anchor" id="a1447bd35f38d6cc6d6841ca29c514675"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RF_DR&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0 - On-air data rate is 1 Mbps. 1 - On-air data rate is 2 Mbps. </p>

</div>
</div>
<a class="anchor" id="a1e9fa887f1cf285bc00c17e49569e5f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RF_PWR&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Radio Tx Power (bits 2:1) 00 - -18 dBm. 01 - -12 dBm. 10 - -6 dBm. 11 - 0 dBm. dBm is decibels relative to 1 mW. </p>

</div>
</div>
<a class="anchor" id="ad95edb7665f39454d7d7fd436301712b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RF_SETUP&#160;&#160;&#160;0x06</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Setup radio data rate, output power, and LNA gain. </p>

</div>
</div>
<a class="anchor" id="adc82a1b0dee303d8b783b9b9a89ae5aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_ADDR_P0&#160;&#160;&#160;0x0A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive address bytes (see documentation for explanation of how they fit 6 5-byte addresses into 40 bits). P0 is also used for auto-ack handling. </p>

</div>
</div>
<a class="anchor" id="ad4b44f18e4b27b07af84783d8f11726d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_ADDR_P1&#160;&#160;&#160;0x0B</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac10ad4b1d3ace06cc269098d1863f411"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_ADDR_P2&#160;&#160;&#160;0x0C</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a01228e7b997954bc9d715c8289731181"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_ADDR_P3&#160;&#160;&#160;0x0D</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afc579afe21136cd3f72b3ac805086726"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_ADDR_P4&#160;&#160;&#160;0x0E</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a49dfc07335896551e8c7797594658b07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_ADDR_P5&#160;&#160;&#160;0x0F</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a312d1f2745a86149b27cff7d61e715df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_DR&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STATUS Register 0 - Rx data ready interrupt was not triggered. 1 - Rx data ready interrupt was triggered. (write 1 to clear after interrupt) </p>

</div>
</div>
<a class="anchor" id="a8ff183e8295d8129dc38ebe985ac4663"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_FIFO_EMPTY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0 - The Rx FIFO is not empty. 1 - The Rx FIFO is empty. </p>

</div>
</div>
<a class="anchor" id="abe8e823bc37dbaa2f321f34806e48064"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_FIFO_FULL&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0 - The Rx FIFO is not full. 1 - The Rx FIFO is full. </p>

</div>
</div>
<a class="anchor" id="aaafdcd7fe52991daff2385165e8547ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_P_NO&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of the data pipe that just received data (bits 3:1) 000 to 101 - pipe number 0-5. 110 not used. 111 all FIFOs are empty. </p>

</div>
</div>
<a class="anchor" id="a060e61d8f6e7ad28984540faa85cdecf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_PW_P0&#160;&#160;&#160;0x11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Payload data width for each of the Rx pipes (0x01 bytes to 0x20 bytes, or 0x00 if pipe is not used) </p>

</div>
</div>
<a class="anchor" id="aa260ec97512905cec17f8ade82bc550d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_PW_P1&#160;&#160;&#160;0x12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a38a4904a52517c8d339c689230a6567d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_PW_P2&#160;&#160;&#160;0x13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a44bdf6946c1ae047ea2a2c981244d4d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_PW_P3&#160;&#160;&#160;0x14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5cdda00ab52df1537b6b5d61ef88ba8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_PW_P4&#160;&#160;&#160;0x15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9ce52902779e18d4fed3685b0f8be582"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_PW_P5&#160;&#160;&#160;0x16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af5ef355ba3eca336db1285cab353ddc2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SETUP_AW&#160;&#160;&#160;0x03</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set address width (must be the same on all radios) </p>

</div>
</div>
<a class="anchor" id="a2188309b3eceeae158dd64109cd919aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SETUP_RETR&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set retry delay and number of retries for pipes using Enhanced Shockburst. </p>

</div>
</div>
<a class="anchor" id="a59279bee44f34d08b3cbf3a89fb0d8d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STATUS&#160;&#160;&#160;0x07</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt status, Tx FIFO full, and number of the Rx pipe that received a packet. </p>

</div>
</div>
<a class="anchor" id="aa734c6e08b9f794436eacbabe466a6c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_ADDR&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit destination address. </p>

</div>
</div>
<a class="anchor" id="ab5f5243908a39ffd514fe701e9749bdc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_DS&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0 - Tx data sent interrupt was not triggered. 1 - Tx data sent interrupt was triggered. (write 1 to clear after interrupt) If Enhanced Shockburst is enabled, the interrupt is triggered once the transmitter receives the ack. </p>

</div>
</div>
<a class="anchor" id="ab83b3d1f29b7cf3fd354c850802c04a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_FIFO_EMPTY&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0 - The Tx FIFO is not empty. 1 - The Tx FIFO is empty. </p>

</div>
</div>
<a class="anchor" id="a22d7127287df037834795bbf984d7796"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_FIFO_FULL&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0 - The Tx FIFO is not full. 1 - The Tx FIFO is full. Note that the FIFOs are three packets deep, so "not full" != "empty" </p>

</div>
</div>
<a class="anchor" id="af3b1baf3a7a57b7471443d1ff002c778"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_FULL&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0 - There are available locations in the Tx FIFO. 1 - The Tx FIFO is full. </p>

</div>
</div>
<a class="anchor" id="a506a58de7b75af27e3745db3e1e9733c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_REUSE&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>We skip the CD register, because it just has 1 bit. 0 - No carrier detected. 1 - Carrier detected. </p>
<p>We also skip the RX_ADDR, TX_ADDR, and RX_PW registers because they don't use bit shifting. FIFO_STATUS Register 0 - The Tx payload is not being re-sent. 1 - The Tx payload is being resent (see REUSE_TX_PL instruction below). </p>

</div>
</div>
<a class="anchor" id="a3b68b214d5753039d2c156ad57cd7153"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define W_REGISTER&#160;&#160;&#160;0x20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write Register. </p>

</div>
</div>
<a class="anchor" id="afd12673bc8ca8559b0eee395e8845982"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define W_TX_PAYLOAD&#160;&#160;&#160;0xA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write transmit payload. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="aa8b1fce5dcb9708976ce3772c552718d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint8_t <a class="el" href="../../d3/dda/n_r_f24_l01_8h.html#aa8b1fce5dcb9708976ce3772c552718d">radio_register_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_da9b1fa3a11988e83c393c7410ee9ef9.html">rtos</a></li><li class="navelem"><a class="el" href="../../d3/dda/n_r_f24_l01_8h.html">nRF24L01.h</a></li>
    <li class="footer">Generated on Mon Apr 6 2015 19:06:58 for Cops vs Robbers by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.9.1 </li>
  </ul>
</div>
</body>
</html>
