
module JC_counter (
    input clk,
    input rst_n,
    output reg [63:0] Q
);

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) // Reset condition
        Q <= 64'b0;
    else if (Q[0] == 1'b0) // Increment
        Q <= {Q[62:0], 1'b1};
    else // Decrement
        Q <= {Q[62:0], 1'b0};
end

endmodule