module XNOR_Gate (
    input wire A, B,
    output reg Q
);

always @(*) begin
    case (B)
        1'b0: Q = ~A;
        1'b1: Q =  A;
    endcase
end

endmodule
