// Seed: 3603514047
module module_0;
  reg id_1;
  if (id_1) assign id_1 = id_1;
  assign module_1.id_7 = 0;
  always id_1 <= id_1;
  tri1 id_2 = 1, id_3;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
  assign id_7 = 1'b0;
  assign id_1 = 1'b0;
  assign id_4 = 1;
  id_8(
      id_7 - 1, {1, 1}, id_7 & 1, id_3[1] - 'b0
  );
  assign id_2 = $display(id_2);
  module_0 modCall_1 ();
endmodule
