# FPGA-Stopwatch-Timer
This project was completed with one other person at UT Austin.
Programmed on AMD Vivado using Verilog HDL. 
This program can only be run on the Digilent Basys 3 Artix-7 FPGA Trainer Board. 
The bitstream file is located within the bitstream files folder. 

Program consists of 4 modes which all utilize four 7-segment-displays.
1) Count up from 00.00
2) Count up from externally loaded value
3) Count down from 99.99
4) Count down from externally loaded value  

Main file can be found in project_1.srcs/sources_1/imports/lab6/timeMultiplexingMain.v
