{
	"author": [
		"S. Raja",
		"F. Varadi",
		"Murat R. Becer",
		"Joao Geada"
	],
	"booktitle": "Proceedings of the 45th Design Automation Conference",
	"booktitleshort": "DAC",
	"crossref": "conf/dac/2008",
	"dblpkey": "conf/dac/RajaVBG08",
	"doi": "10.1145/1391469.1391588",
	"ee": "http://doi.acm.org/10.1145/1391469.1391588",
	"pages": "456-461",
	"publisher": "ACM",
	"stemmed": [
		"transistor",
		"level",
		"gate",
		"model",
		"for",
		"accur",
		"and",
		"fast",
		"time",
		"nois",
		"and",
		"power",
		"analysi"
	],
	"tag": [
		"analysis",
		"modelling",
		"performance"
	],
	"title": "Transistor level gate modeling for accurate and fast timing, noise, and power analysis",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 2008
}