Cadence Genus(TM) Synthesis Solution.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 19.13-s073_1, built Fri Mar 20 00:06:16 PDT 2020
Options: -files run.tcl 
Date:    Sat Aug 01 20:52:08 2020
Host:    localhost.localdomain (x86_64 w/Linux 3.10.0-957.el7.x86_64) (8cores*32cpus*2physical cpus*Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz 20480KB) (131728552KB)
PID:     23817
OS:      CentOS Linux release 7.6.1810 (Core) 

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (12 seconds elapsed).

#@ Processing -files option
@genus 1> source run.tcl
#@ Begin verbose source run.tcl
@file(run.tcl) 3: if {[file exists /proc/cpuinfo]} {
  sh grep "model name" /proc/cpuinfo
  sh grep "cpu MHz"    /proc/cpuinfo
}
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
cpu MHz		: 2600.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1850.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1330.000
cpu MHz		: 1200.000
cpu MHz		: 1460.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
@file(run.tcl) 8: puts "Hostname : [info hostname]"
Hostname : localhost
@file(run.tcl) 15: set DESIGN bound_flasher 
@file(run.tcl) 16: set GEN_EFF medium
@file(run.tcl) 17: set MAP_OPT_EFF high
@file(run.tcl) 18: set DATE [clock format [clock seconds] -format "%b%d-%T"] 
@file(run.tcl) 19: set _OUTPUTS_PATH outputs_${DATE}
@file(run.tcl) 20: set _REPORTS_PATH reports_${DATE}
@file(run.tcl) 21: set _LOG_PATH logs_${DATE}
@file(run.tcl) 23: set_db / .init_lib_search_path {. ../LIB} 
  Setting attribute of root '/': 'init_lib_search_path' = . ../LIB
@file(run.tcl) 25: set_db / .init_hdl_search_path {. ../RTL} 
  Setting attribute of root '/': 'init_hdl_search_path' = . ../RTL
@file(run.tcl) 34: set_db / .information_level 7 
  Setting attribute of root '/': 'information_level' = 7
@file(run.tcl) 41: read_libs { ../LIB/slow.lib ../LIB/pll.lib  ../LIB/CDK_S128x16.lib  ../LIB/CDK_S256x16.lib  ../LIB/CDK_R512x16.lib }

Threads Configured:8

  Message Summary for Library all 5 libraries:
  ********************************************
Warning : Invalid value specified. [LBR-531]
        : Illegal value '0.9V' defined for attribute 'voltage_unit'. The attribute will be ignored. (File /home/vlsi_group2/1752170/work/synthesis_env/Genus_BoundFlasher/LAB1/../LIB/slow.lib, Line 15)
        : Invalid value found for the attribute. Correct as per Liberty syntax.
Info    : Missing library level attribute. [LBR-516]
        : 'voltage_unit' unit not found in the library. Assuming '1 V'  (File /home/vlsi_group2/1752170/work/synthesis_env/Genus_BoundFlasher/LAB1/../LIB/slow.lib, Line 8)
Info    : Missing library level attribute. [LBR-516]
        : slew_derate_from_library not specified in the library, using .lib default of 1. (File /home/vlsi_group2/1752170/work/synthesis_env/Genus_BoundFlasher/LAB1/../LIB/slow.lib, Line 8)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Y' for the cell 'HOLDX1'. (File /home/vlsi_group2/1752170/work/synthesis_env/Genus_BoundFlasher/LAB1/../LIB/slow.lib, Line 32486)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'clk1x' for the cell 'pll'. (File /home/vlsi_group2/1752170/work/synthesis_env/Genus_BoundFlasher/LAB1/../LIB/pll.lib, Line 75)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'clk2x' for the cell 'pll'. (File /home/vlsi_group2/1752170/work/synthesis_env/Genus_BoundFlasher/LAB1/../LIB/pll.lib, Line 112)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'vcop' for the cell 'pll'. (File /home/vlsi_group2/1752170/work/synthesis_env/Genus_BoundFlasher/LAB1/../LIB/pll.lib, Line 149)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'vcom' for the cell 'pll'. (File /home/vlsi_group2/1752170/work/synthesis_env/Genus_BoundFlasher/LAB1/../LIB/pll.lib, Line 154)
  Invalid value specified. [LBR-531]: 1
  Missing a function attribute in the output pin definition. [LBR-518]: 5
  Missing library level attribute. [LBR-516]: 2
  ********************************************
 
            Reading file '/home/vlsi_group2/1752170/work/synthesis_env/Genus_BoundFlasher/LAB1/../LIB/slow.lib'
            Reading file '/home/vlsi_group2/1752170/work/synthesis_env/Genus_BoundFlasher/LAB1/../LIB/pll.lib'
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'slow_1v0' and 'pll'.
        : This is a common source of delay calculation confusion and should be avoided.
            Reading file '/home/vlsi_group2/1752170/work/synthesis_env/Genus_BoundFlasher/LAB1/../LIB/CDK_S128x16.lib'
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'slow_1v0' and 'CDK_S128x16'.
            Reading file '/home/vlsi_group2/1752170/work/synthesis_env/Genus_BoundFlasher/LAB1/../LIB/CDK_S256x16.lib'
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'slow_1v0' and 'CDK_S256x16'.
            Reading file '/home/vlsi_group2/1752170/work/synthesis_env/Genus_BoundFlasher/LAB1/../LIB/CDK_R512x16.lib'
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'slow_1v0' and 'CDK_R512x16'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.080000, 125.000000) in library 'pll.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.080000, 125.000000) in library 'CDK_S128x16.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.080000, 125.000000) in library 'CDK_S256x16.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.080000, 125.000000) in library 'CDK_R512x16.lib'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'CDK_R512x16/CDK_R512x16'.
        : Specify a valid area value for the libcell.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'CDK_R512x16/ROM_OUT[0]' has no function.
        : If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'CDK_R512x16/ROM_OUT[1]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'CDK_R512x16/ROM_OUT[2]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'CDK_R512x16/ROM_OUT[3]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'CDK_R512x16/ROM_OUT[4]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'CDK_R512x16/ROM_OUT[5]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'CDK_R512x16/ROM_OUT[6]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'CDK_R512x16/ROM_OUT[7]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'CDK_R512x16/ROM_OUT[8]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'CDK_R512x16/ROM_OUT[9]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'CDK_R512x16/ROM_OUT[10]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'CDK_R512x16/ROM_OUT[11]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'CDK_R512x16/ROM_OUT[12]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'CDK_R512x16/ROM_OUT[13]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'CDK_R512x16/ROM_OUT[14]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'CDK_R512x16/ROM_OUT[15]' has no function.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'CDK_S128x16/CDK_S128x16'.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'CDK_S128x16/DATA_OUT[0]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'CDK_S128x16/DATA_OUT[1]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'CDK_S128x16/DATA_OUT[2]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'CDK_S128x16/DATA_OUT[3]' has no function.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'CDK_S256x16/CDK_S256x16'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'pll/pll'.
Warning : Found libraries with and without pg_pin construct. [LBR-12]
        : Libraries with and without pg_pin construct have been loaded.
        : This can lead to issues later in the flow.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX4/Q' is ignored.
        : Timing sense should never be set with 'rising_edge' or 'falling_edge' timing type.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRXL/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRXL/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRXL/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRXL/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX2/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX2/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX2/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX2/QN' is ignored.
@file(run.tcl) 42: read_physical -lef { ../LEF/gsclib045_tech.lef ../LEF/gsclib045_macro.lef ../LEF/pll.lef   ../LEF/CDK_S128x16.lef  ../LEF/CDK_S256x16.lef  ../LEF/CDK_R512x16.lef }

  According to lef_library, there are total 11 routing layers [ V(5) / H(6) ]

Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX2'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX4'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Y' in libcell 'CLKMX2X12'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'Y' in libcell 'CLKXOR2X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'Y' in libcell 'CLKXOR2X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'Y' in libcell 'CLKXOR2X4'.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX12' is a sequential timing arc.
        : The library cell will be treated as a timing-model. Make sure that the timing arcs and output function are defined correctly. Even if the cell intends to have dual-functionality, it cannot be unmapped or automatically inferred.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX2' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX20' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX6' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX16' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX4' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX8' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX16' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX12' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX2' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX20' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX6' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX4' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX3' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX8' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX3' is a sequential timing arc.
  Libraries have 324 usable logic and 126 usable sequential lib-cells.
@file(run.tcl) 54: read_hdl "bound_flasher.v"
            Reading Verilog file '../RTL/bound_flasher.v'
@file(run.tcl) 55: elaborate $DESIGN
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX12' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX2' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX20' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX6' is a sequential timing arc.
          INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'bound_flasher' from file '../RTL/bound_flasher.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'bound_flasher' with default parameters value.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'valid_flick' [1] doesn't match the width of right hand side [32] in assignment in file '../RTL/bound_flasher.v' on line 21.
        : Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit assignment.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'max' [16] doesn't match the width of right hand side [32] in assignment in file '../RTL/bound_flasher.v' on line 25.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'min' [16] doesn't match the width of right hand side [32] in assignment in file '../RTL/bound_flasher.v' on line 25.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'max' [16] doesn't match the width of right hand side [32] in assignment in file '../RTL/bound_flasher.v' on line 26.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'min' [16] doesn't match the width of right hand side [32] in assignment in file '../RTL/bound_flasher.v' on line 26.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'max' [16] doesn't match the width of right hand side [32] in assignment in file '../RTL/bound_flasher.v' on line 27.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'min' [16] doesn't match the width of right hand side [32] in assignment in file '../RTL/bound_flasher.v' on line 27.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'max' [16] doesn't match the width of right hand side [32] in assignment in file '../RTL/bound_flasher.v' on line 28.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'min' [16] doesn't match the width of right hand side [32] in assignment in file '../RTL/bound_flasher.v' on line 28.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'min_max_key' [2] doesn't match the width of right hand side [32] in assignment in file '../RTL/bound_flasher.v' on line 35.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'lamp' [16] doesn't match the width of right hand side [32] in assignment in file '../RTL/bound_flasher.v' on line 36.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'min_max_key' [2] doesn't match the width of right hand side [32] in assignment in file '../RTL/bound_flasher.v' on line 42.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'lamp' [16] doesn't match the width of right hand side [32] in assignment in file '../RTL/bound_flasher.v' on line 53.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'min_max_key' [2] doesn't match the width of right hand side [32] in assignment in file '../RTL/bound_flasher.v' on line 61.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'lamp' [16] doesn't match the width of right hand side [32] in assignment in file '../RTL/bound_flasher.v' on line 62.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'min_max_key' [2] doesn't match the width of right hand side [32] in assignment in file '../RTL/bound_flasher.v' on line 66.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'lamp' [16] doesn't match the width of right hand side [32] in assignment in file '../RTL/bound_flasher.v' on line 67.
Info    : Signal is not referenced within the process or block, but is in the sensitivity list. [CDFG-361]
        : Signal 'valid_flick' in module 'bound_flasher' in file '../RTL/bound_flasher.v' on line 77.
        : Asynchronous logic, such as a latch or combinational logic, is inferred for this process or block. Signals that are not referenced can be removed from the sensitivity list. If the intent is to infer a flip-flop, ensure that the process or block is sensitive to the signal edge by adding 'posedge' or 'negedge' for Verilog designs or 'event' for VHDL designs.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../RTL/bound_flasher.v' on line 71.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../RTL/bound_flasher.v' on line 50.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '<<' in file '../RTL/bound_flasher.v' on line 67.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '<<' in file '../RTL/bound_flasher.v' on line 53.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '../RTL/bound_flasher.v' on line 40.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '../RTL/bound_flasher.v' on line 21.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '../RTL/bound_flasher.v' on line 40.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '../RTL/bound_flasher.v' on line 21.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '../RTL/bound_flasher.v' on line 39.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '../RTL/bound_flasher.v' on line 21.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '../RTL/bound_flasher.v' on line 40.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '../RTL/bound_flasher.v' on line 21.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-concat%' in file '../RTL/bound_flasher.v' on line 71.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-concat%' in file '../RTL/bound_flasher.v' on line 50.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '+' in file '../RTL/bound_flasher.v' on line 67.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '+' in file '../RTL/bound_flasher.v' on line 53.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'bound_flasher' in file '../RTL/bound_flasher.v' on line 24.
Warning : Accessed non-constant signal during asynchronous set or reset operation. [CDFG2G-608]
        : Variable 'min_max_key' in file '../RTL/bound_flasher.v' on line 42, column 65.
        : This may cause simulation mismatches between the original and synthesized designs.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'bound_flasher'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
        Computing net loads.
UM:   timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      elaborate
@file(run.tcl) 56: puts "Runtime & Memory after 'read_hdl'"
Runtime & Memory after 'read_hdl'
@file(run.tcl) 57: time_info Elaboration
stamp 'Elaboration' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:52:12 (Aug01) |  101.8 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:06(00:00:10) | 100.0(100.0) |   20:52:22 (Aug01) |  178.1 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(run.tcl) 61: check_design -unresolved


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'bound_flasher'

No empty modules in design 'bound_flasher'

  Done Checking the design.
@file(run.tcl) 67: read_sdc ../constraints/bound_flasher_gate.sdc
            Reading file '/home/vlsi_group2/1752170/work/synthesis_env/Genus_BoundFlasher/LAB1/../constraints/bound_flasher_gate.sdc'
Statistics for commands executed by read_sdc:
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "current_design"           - successful      3 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      3 , failed      0 (runtime  0.00)
 "get_ports"                - successful      4 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      2 , failed      0 (runtime  0.00)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
Total runtime 0.0
@file(run.tcl) 68: puts "The number of exceptions is [llength [vfind "design:$DESIGN" -exception *]]"
The number of exceptions is 1
@file(run.tcl) 71: if {![file exists ${_OUTPUTS_PATH}]} {
  file mkdir ${_OUTPUTS_PATH}
  puts "Creating directory ${_OUTPUTS_PATH}"
}
Creating directory outputs_Aug01-20:52:20
@file(run.tcl) 76: if {![file exists ${_REPORTS_PATH}]} {
  file mkdir ${_REPORTS_PATH}
  puts "Creating directory ${_REPORTS_PATH}"
}
Creating directory reports_Aug01-20:52:20
@file(run.tcl) 94: set_db / .syn_generic_effort $GEN_EFF
  Setting attribute of root '/': 'syn_generic_effort' = medium
@file(run.tcl) 95: syn_generic
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 5 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'mux_lamp_33_13', 'mux_min_max_key_33_13', 'mux_min_max_key_38_18', 
'mux_state_33_13', 'mux_state_38_18'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.91 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
M1              H         0.00        0.000412  
M2              V         1.00        0.000416  
M3              H         1.00        0.000416  
M4              V         1.00        0.000416  
M5              H         1.00        0.000416  
M6              V         1.00        0.000416  
M7              H         1.00        0.000416  
M8              V         1.00        0.000416  
M9              H         1.00        0.000416  
M10             V         1.00        0.000444  
M11             H         1.00        0.000444  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
M1              H         0.00         3.000000  
M2              V         1.00         2.125000  
M3              H         1.00         2.125000  
M4              V         1.00         2.125000  
M5              H         1.00         2.125000  
M6              V         1.00         2.125000  
M7              H         1.00         2.125000  
M8              V         1.00         2.125000  
M9              H         1.00         0.250000  
M10             V         1.00         0.090909  
M11             H         1.00         0.090909  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         0.00         0.060000  
M2              V         1.00         0.080000  
M3              H         1.00         0.080000  
M4              V         1.00         0.080000  
M5              H         1.00         0.080000  
M6              V         1.00         0.080000  
M7              H         1.00         0.080000  
M8              V         1.00         0.080000  
M9              H         1.00         0.080000  
M10             V         1.00         0.220000  
M11             H         1.00         0.220000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'bound_flasher' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:52:23 (Aug01) |  178.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
TNS Restructuring config:  at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: bound_flasher, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.91 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
M1              H         0.00        0.000412  
M2              V         1.00        0.000416  
M3              H         1.00        0.000416  
M4              V         1.00        0.000416  
M5              H         1.00        0.000416  
M6              V         1.00        0.000416  
M7              H         1.00        0.000416  
M8              V         1.00        0.000416  
M9              H         1.00        0.000416  
M10             V         1.00        0.000444  
M11             H         1.00        0.000444  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
M1              H         0.00         3.000000  
M2              V         1.00         2.125000  
M3              H         1.00         2.125000  
M4              V         1.00         2.125000  
M5              H         1.00         2.125000  
M6              V         1.00         2.125000  
M7              H         1.00         2.125000  
M8              V         1.00         2.125000  
M9              H         1.00         0.250000  
M10             V         1.00         0.090909  
M11             H         1.00         0.090909  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         0.00         0.060000  
M2              V         1.00         0.080000  
M3              H         1.00         0.080000  
M4              V         1.00         0.080000  
M5              H         1.00         0.080000  
M6              V         1.00         0.080000  
M7              H         1.00         0.080000  
M8              V         1.00         0.080000  
M9              H         1.00         0.080000  
M10             V         1.00         0.220000  
M11             H         1.00         0.220000  

Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: bound_flasher, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: bound_flasher, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'bound_flasher':
          sop(1) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'bound_flasher'.
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mux_state_46_19' in design 'CDN_DP_region'.
	The following set of instances are flattened ( mux_state_46_19 mux_state_59_41 ).

Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
      Timing increment_unsigned...
      Timing increment_unsigned_30...
      Timing decrement_unsigned...
      Timing decrement_unsigned_41...
      Timing equal_unsigned_71_rtlopto_model_42...
      Timing equal_unsigned_69_rtlopto_model_43...
      Timing gt_unsigned_67_rtlopto_model_46...
      Timing increment_unsigned_47...
      Timing increment_unsigned_30_48...
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mux_lamp_46_19' in design 'CDN_DP_region_c1'.
	The following set of instances are flattened ( mux_lamp_46_19 mux_lamp_58_30 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_F_mux_lamp_46_19' in design 'CDN_DP_region_c1'.
	The following set of instances are flattened ( F_mux_lamp_46_19 mux_lamp_48_30 ).

      Timing decrement_unsigned_77...
      Timing equal_unsigned_71_rtlopto_model_78...
      Timing equal_unsigned_69_rtlopto_model_79...
      Timing gt_unsigned_67_rtlopto_model_82...
      Timing increment_unsigned_83...
      Timing increment_unsigned_30_84...
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mux_lamp_46_19' in design 'CDN_DP_region_c2'.
	The following set of instances are flattened ( mux_lamp_46_19 mux_lamp_58_30 mux_lamp_59_41 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_F_mux_lamp_46_19' in design 'CDN_DP_region_c2'.
	The following set of instances are flattened ( F_mux_lamp_46_19 mux_lamp_48_30 ).

      Timing decrement_unsigned_143...
      Timing equal_unsigned_71_rtlopto_model_144...
      Timing equal_unsigned_69_rtlopto_model_145...
      Timing gt_unsigned_67_rtlopto_model_146...
      Timing increment_unsigned_147...
      Timing increment_unsigned_30_148...
      Timing decrement_unsigned_200...
      Timing equal_unsigned_71_rtlopto_model_201...
      Timing equal_unsigned_69_rtlopto_model_202...
      Timing gt_unsigned_67_rtlopto_model_203...
      Timing increment_unsigned_204...
      Timing increment_unsigned_30_205...
      Timing decrement_unsigned_245...
      Timing equal_unsigned_71_rtlopto_model_246...
      Timing equal_unsigned_69_rtlopto_model_247...
      Timing gt_unsigned_67_rtlopto_model_253...
      Timing increment_unsigned_254...
      Timing increment_unsigned_30_255...
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'fast' configuration 1 for module 'CDN_DP_region'.
          Optimizations applied to 'fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'bound_flasher'.
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: bound_flasher, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)
      Removing temporary intermediate hierarchies under bound_flasher
              Optimizing muxes in design 'bound_flasher'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: bound_flasher, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.009s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------------------------------------------------------
|     Id     |  Sev   |Count |                                      Message Text                                       |
------------------------------------------------------------------------------------------------------------------------
| CDFG-361   |Info    |    1 |Signal is not referenced within the process or block, but is in the sensitivity list.    |
|            |        |      |Asynchronous logic, such as a latch or combinational logic, is inferred for this process |
|            |        |      | or block. Signals that are not referenced can be removed from the sensitivity list. If  |
|            |        |      | the intent is to infer a flip-flop, ensure that the process or block is sensitive to    |
|            |        |      | the signal edge by adding 'posedge' or 'negedge' for Verilog designs or 'event' for     |
|            |        |      | VHDL designs.                                                                           |
| CDFG-372   |Info    |   17 |Bitwidth mismatch in assignment.                                                         |
|            |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth    |
|            |        |      | mismatch warning for explicit assignments present in RTL as-well-as for implicit        |
|            |        |      | assignments inferred by the tool. For example, in case of enum declaration without      |
|            |        |      | value, the tool will implicitly assign value to the enum variables. It also issues the  |
|            |        |      | warning for any bitwidth mismatch that appears in this implicit assignment.             |
| CDFG-738   |Info    |    8 |Common subexpression eliminated.                                                         |
| CDFG-739   |Info    |    8 |Common subexpression kept.                                                               |
| CDFG-769   |Info    |    1 |Identified sum-of-products logic to be optimized during syn_generic.                     |
| CDFG-818   |Warning |    1 |Using default parameter value for module elaboration.                                    |
| CDFG2G-608 |Warning |    1 |Accessed non-constant signal during asynchronous set or reset operation.                 |
|            |        |      |This may cause simulation mismatches between the original and synthesized designs.       |
| CWD-19     |Info    |   26 |An implementation was inferred.                                                          |
| DPOPT-1    |Info    |    1 |Optimizing datapath logic.                                                               |
| DPOPT-2    |Info    |    1 |Done optimizing datapath logic.                                                          |
| DPOPT-3    |Info    |    1 |Implementing datapath configurations.                                                    |
| DPOPT-4    |Info    |    1 |Done implementing datapath configurations.                                               |
| DPOPT-6    |Info    |    1 |Pre-processed datapath logic.                                                            |
| DPOPT-10   |Info    |    5 |Optimized a mux chain.                                                                   |
| ELAB-1     |Info    |    1 |Elaborating Design.                                                                      |
| ELAB-3     |Info    |    1 |Done Elaborating Design.                                                                 |
| GB-6       |Info    |    2 |A datapath component has been ungrouped.                                                 |
| GLO-34     |Info    |    1 |Deleting instances not driving any primary outputs.                                      |
|            |        |      |Optimizations such as constant propagation or redundancy removal could change the        |
|            |        |      | connections so a hierarchical instance does not drive any primary outputs anymore. To   |
|            |        |      | see the list of deleted hierarchical instances, set the 'information_level' attribute   |
|            |        |      | to 2 or above. If the message is truncated set the message attribute 'truncate' to      |
|            |        |      | false to see the complete list. To prevent this optimization, set the                   |
|            |        |      | 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance      |
|            |        |      | attribute to 'true'.                                                                    |
| LBR-12     |Warning |    1 |Found libraries with and without pg_pin construct.                                       |
|            |        |      |This can lead to issues later in the flow.                                               |
| LBR-38     |Warning |    4 |Libraries have inconsistent nominal operating conditions. In the Liberty library, there  |
|            |        |      | are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the   |
|            |        |      | message, if the respective values of the 2 given .libs differ.                          |
|            |        |      |This is a common source of delay calculation confusion and should be avoided.            |
| LBR-41     |Info    |   53 |An output library pin lacks a function attribute.                                        |
|            |        |      |If the remainder of this library cell's semantic checks are successful, it will be       |
|            |        |      | considered as a timing-model                                                            |
|            |        |      | (because one of its outputs does not have a valid function.                             |
| LBR-43     |Warning |    4 |Libcell has no area attribute.  Defaulting to 0 area.                                    |
|            |        |      |Specify a valid area value for the libcell.                                              |
| LBR-76     |Warning |   48 |Detected both combinational and sequential timing arcs in a library cell. This might     |
|            |        |      | prevent the tool from using this cell for technology mapping. The tool will treat it as |
|            |        |      | unusable.                                                                               |
|            |        |      |The library cell will be treated as a timing-model. Make sure that the timing arcs and   |
|            |        |      | output function are defined correctly. Even if the cell intends to have                 |
|            |        |      | dual-functionality, it cannot be unmapped or automatically inferred.                    |
| LBR-155    |Info    |  744 |Mismatch in unateness between 'timing_sense' attribute and the function.                 |
|            |        |      |The 'timing_sense' attribute will be respected.                                          |
| LBR-161    |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than  |
|            |        |      | 9.                                                                                      |
| LBR-162    |Info    |  364 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                  |
|            |        |      |Setting the 'timing_sense' to non_unate.                                                 |
| LBR-170    |Info    |  128 |Ignoring specified timing sense.                                                         |
|            |        |      |Timing sense should never be set with 'rising_edge' or 'falling_edge' timing type.       |
| LBR-412    |Info    |    5 |Created nominal operating condition.                                                     |
|            |        |      |The nominal operating condition is represented, either by the nominal PVT values         |
|            |        |      | specified in the library source                                                         |
|            |        |      | (via nom_process,nom_voltage and nom_temperature respectively)                          |
|            |        |      | , or by the default PVT values (1.0,1.0,1.0).                                           |
| LBR-516    |Info    |    2 |Missing library level attribute.                                                         |
| LBR-518    |Info    |    5 |Missing a function attribute in the output pin definition.                               |
| LBR-531    |Warning |    1 |Invalid value specified.                                                                 |
|            |        |      |Invalid value found for the attribute. Correct as per Liberty syntax.                    |
| PHYS-752   |Info    |    1 |Partition Based Synthesis execution skipped.                                             |
| SYNTH-1    |Info    |    1 |Synthesizing.                                                                            |
| TUI-31     |Warning |    2 |Obsolete command.                                                                        |
|            |        |      |This command is no longer supported.                                                     |
------------------------------------------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.91 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
M1              H         0.00        0.000412  
M2              V         1.00        0.000416  
M3              H         1.00        0.000416  
M4              V         1.00        0.000416  
M5              H         1.00        0.000416  
M6              V         1.00        0.000416  
M7              H         1.00        0.000416  
M8              V         1.00        0.000416  
M9              H         1.00        0.000416  
M10             V         1.00        0.000444  
M11             H         1.00        0.000444  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
M1              H         0.00         3.000000  
M2              V         1.00         2.125000  
M3              H         1.00         2.125000  
M4              V         1.00         2.125000  
M5              H         1.00         2.125000  
M6              V         1.00         2.125000  
M7              H         1.00         2.125000  
M8              V         1.00         2.125000  
M9              H         1.00         0.250000  
M10             V         1.00         0.090909  
M11             H         1.00         0.090909  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         0.00         0.060000  
M2              V         1.00         0.080000  
M3              H         1.00         0.080000  
M4              V         1.00         0.080000  
M5              H         1.00         0.080000  
M6              V         1.00         0.080000  
M7              H         1.00         0.080000  
M8              V         1.00         0.080000  
M9              H         1.00         0.080000  
M10             V         1.00         0.220000  
M11             H         1.00         0.220000  

Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 126 sequential usable cells
      Mapping 'bound_flasher'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'inc_add_53_45' in module 'bound_flasher' would be automatically ungrouped.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.
          There are 1 hierarchical instances automatically ungrouped.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) bound_flasher...
            Starting partial collapsing (xors only) bound_flasher
            Finished partial collapsing.
            Starting partial collapsing  bound_flasher
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) bound_flasher
Multi-threaded Virtual Mapping    (8 threads, 8 of 32 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------------------------------------------------------
|   Id   |Sev  |Count |                                         Message Text                                           |
------------------------------------------------------------------------------------------------------------------------
| GB-6   |Info |    3 |A datapath component has been ungrouped.                                                        |
| GLO-51 |Info |    1 |Hierarchical instance automatically ungrouped.                                                  |
|        |     |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing        |
|        |     |      | optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'.  |
|        |     |      | You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances   |
|        |     |      | or modules to 'false'.                                                                         |
------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'clk' target slack:    17 ps
Target path end-point (Pin: lamp_reg[14]/d)

         Pin                     Type          Fanout Load Arrival   
                                                      (fF)   (ps)    
---------------------------------------------------------------------
(clock clk)            <<<  launch                               0 R 
min_max_key_reg[1]/clk                                               
min_max_key_reg[1]/q   (u)  unmapped_d_flop         8 17.6           
g2768/in_1                                                           
g2768/z                (u)  unmapped_nand2          7 15.4           
g2764/in_1                                                           
g2764/z                (u)  unmapped_or2            1  2.2           
g2765/in_1                                                           
g2765/z                (u)  unmapped_nand2          2  4.4           
g2723/in_1                                                           
g2723/z                (u)  unmapped_complex2       1  2.2           
g2721/in_0                                                           
g2721/z                (u)  unmapped_or2            1  2.2           
g2214/in_1                                                           
g2214/z                (u)  unmapped_or2            2  4.4           
g2710/in_0                                                           
g2710/z                (u)  unmapped_complex2       1  2.2           
g2702/in_0                                                           
g2702/z                (u)  unmapped_nand2         16 35.2           
g2662/in_1                                                           
g2662/z                (u)  unmapped_nand2          1  2.2           
g2633/in_0                                                           
g2633/z                (u)  unmapped_nand2          1  2.2           
g2616/in_0                                                           
g2616/z                (u)  unmapped_complex2       1  2.2           
lamp_reg[14]/d         <<<  unmapped_d_flop                          
lamp_reg[14]/clk            setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                 capture                           1200 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Start-point  : min_max_key_reg[1]/clk
End-point    : lamp_reg[14]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 17ps.
 
          Performing post-condense optimization ...


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    20        100.0
Excluded from State Retention      20        100.0
    - Will not convert             20        100.0
      - Preserved                   0          0.0
      - Power intent excluded      20        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 4, CPU_Time 4.049809
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:52:23 (Aug01) |  178.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:15) |  00:00:04(00:00:04) | 100.0(100.0) |   20:52:27 (Aug01) |  324.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:52:23 (Aug01) |  178.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:15) |  00:00:04(00:00:04) | 100.0(100.0) |   20:52:27 (Aug01) |  324.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:52:27 (Aug01) |  324.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -       346      1377       178
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       212       696       324
##>G:Misc                               4
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        5
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'bound_flasher' to generic gates.
        Computing net loads.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_gen
@file(run.tcl) 96: puts "Runtime & Memory after 'syn_generic'"
Runtime & Memory after 'syn_generic'
@file(run.tcl) 97: time_info GENERIC
stamp 'GENERIC' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:52:12 (Aug01) |  101.8 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:06(00:00:10) |  59.7( 66.7) |   20:52:22 (Aug01) |  178.1 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:15) |  00:00:04(00:00:05) |  40.3( 33.3) |   20:52:27 (Aug01) |  324.7 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(run.tcl) 98: report_dp > $_REPORTS_PATH/generic/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        : You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.
        Computing net loads.
@file(run.tcl) 99: write_snapshot -outdir $_REPORTS_PATH -tag generic
        Computing arrivals and requireds.


Working Directory = /home/vlsi_group2/1752170/work/synthesis_env/Genus_BoundFlasher/LAB1
QoS Summary for bound_flasher
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                      -134
  R2R (ps):                      -134
  I2R (ps):                        41
  R2O (ps):                       169
  I2O (ps):                  no_value
  CG  (ps):                  no_value
TNS (ps):                       2,055
  R2R (ps):                     2,055
  I2R (ps):                         0
  R2O (ps):                         0
  I2O (ps):                  no_value
  CG  (ps):                  no_value
Failing Paths:                     16
Cell Area:                        709
Total Cell Area:                  709
Leaf Instances:                   212
Total Instances:                  212
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:14
Real Runtime (h:m:s):        00:00:15
CPU  Elapsed (h:m:s):        00:00:18
Real Elapsed (h:m:s):        00:00:17
Memory (MB):                  1072.66
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:15
Total Memory (MB):     1072.66
Executable Version:    19.13-s073_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : The details given in report might be incorrect or incomplete. [RPT-80]
        : The design design:bound_flasher should be mapped to get accurate area details.
        : Map the design using syn_map before using the '-detail' option of the 'report_area' command.
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'bound_flasher'.
        : Use 'check_timing_intent' or 'report timing -lint' to report more information.
Warning : Did not find power models when running power analysis on a generic netlist. [PA-17]
        : Design design:bound_flasher has no power models available.
        : The power analysis results on a generic netlist are more accurate when detailed power models are used. Use command 'build_rtl_power_models' to build detailed power models.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : bound_flasher
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -compat : voltus
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Info   : PWRA-0002 Voltus compat mode is set for power analysis.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%Finished exporting design database to file 'reports_Aug01-20:52:20/generic_bound_flasher.db' for 'bound_flasher' (command execution time mm:ss cpu = 00:00, real = 00:00).
  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=9, Warn=2, Error=0, Fatal=0
Finished generating snapshot at stage generic (command execution time mm:ss cpu = 00:00, real = 00:00).
@file(run.tcl) 100: report_summary -directory $_REPORTS_PATH


Working Directory = /home/vlsi_group2/1752170/work/synthesis_env/Genus_BoundFlasher/LAB1
QoS Summary for bound_flasher
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                      -134
  R2R (ps):                      -134
  I2R (ps):                        41
  R2O (ps):                       169
  I2O (ps):                  no_value
  CG  (ps):                  no_value
TNS (ps):                       2,055
  R2R (ps):                     2,055
  I2R (ps):                         0
  R2O (ps):                         0
  I2O (ps):                  no_value
  CG  (ps):                  no_value
Failing Paths:                     16
Cell Area:                        709
Total Cell Area:                  709
Leaf Instances:                   212
Total Instances:                  212
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:14
Real Runtime (h:m:s):        00:00:15
CPU  Elapsed (h:m:s):        00:00:18
Real Elapsed (h:m:s):        00:00:17
Memory (MB):                  1072.66
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:15
Total Memory (MB):     1072.66
Executable Version:    19.13-s073_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(run.tcl) 111: set_db / .syn_map_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_map_effort' = high
@file(run.tcl) 112: syn_map
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRXL/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRXL/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRXL/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRXL/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX2/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX2/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX2/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX2/QN' is ignored.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX12' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX2' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX20' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX6' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX16' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX4' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX8' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX16' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX12' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX2' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX20' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX6' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX4' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX3' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX8' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX3' is a sequential timing arc.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.91 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
M1              H         0.00        0.000412  
M2              V         1.00        0.000416  
M3              H         1.00        0.000416  
M4              V         1.00        0.000416  
M5              H         1.00        0.000416  
M6              V         1.00        0.000416  
M7              H         1.00        0.000416  
M8              V         1.00        0.000416  
M9              H         1.00        0.000416  
M10             V         1.00        0.000444  
M11             H         1.00        0.000444  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
M1              H         0.00         3.000000  
M2              V         1.00         2.125000  
M3              H         1.00         2.125000  
M4              V         1.00         2.125000  
M5              H         1.00         2.125000  
M6              V         1.00         2.125000  
M7              H         1.00         2.125000  
M8              V         1.00         2.125000  
M9              H         1.00         0.250000  
M10             V         1.00         0.090909  
M11             H         1.00         0.090909  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         0.00         0.060000  
M2              V         1.00         0.080000  
M3              H         1.00         0.080000  
M4              V         1.00         0.080000  
M5              H         1.00         0.080000  
M6              V         1.00         0.080000  
M7              H         1.00         0.080000  
M8              V         1.00         0.080000  
M9              H         1.00         0.080000  
M10             V         1.00         0.220000  
M11             H         1.00         0.220000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'bound_flasher' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 126 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config:  at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:52:23 (Aug01) |  178.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:15) |  00:00:04(00:00:04) |  80.2( 80.0) |   20:52:27 (Aug01) |  324.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:52:27 (Aug01) |  324.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:16) |  00:00:01(00:00:01) |  19.8( 20.0) |   20:52:28 (Aug01) |  324.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:52:23 (Aug01) |  178.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:15) |  00:00:04(00:00:04) |  80.2( 80.0) |   20:52:27 (Aug01) |  324.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:52:27 (Aug01) |  324.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:16) |  00:00:01(00:00:01) |  19.8( 20.0) |   20:52:28 (Aug01) |  324.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:52:28 (Aug01) |  324.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.91 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
M1              H         0.00        0.000412  
M2              V         1.00        0.000416  
M3              H         1.00        0.000416  
M4              V         1.00        0.000416  
M5              H         1.00        0.000416  
M6              V         1.00        0.000416  
M7              H         1.00        0.000416  
M8              V         1.00        0.000416  
M9              H         1.00        0.000416  
M10             V         1.00        0.000444  
M11             H         1.00        0.000444  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
M1              H         0.00         3.000000  
M2              V         1.00         2.125000  
M3              H         1.00         2.125000  
M4              V         1.00         2.125000  
M5              H         1.00         2.125000  
M6              V         1.00         2.125000  
M7              H         1.00         2.125000  
M8              V         1.00         2.125000  
M9              H         1.00         0.250000  
M10             V         1.00         0.090909  
M11             H         1.00         0.090909  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         0.00         0.060000  
M2              V         1.00         0.080000  
M3              H         1.00         0.080000  
M4              V         1.00         0.080000  
M5              H         1.00         0.080000  
M6              V         1.00         0.080000  
M7              H         1.00         0.080000  
M8              V         1.00         0.080000  
M9              H         1.00         0.080000  
M10             V         1.00         0.220000  
M11             H         1.00         0.220000  

Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 126 sequential usable cells
      Mapping 'bound_flasher'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) bound_flasher...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) bound_flasher
Multi-threaded Virtual Mapping    (8 threads, 8 of 32 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:    25 ps
Target path end-point (Pin: lamp_reg[14]/d)

         Pin                     Type          Fanout Load Arrival   
                                                      (fF)   (ps)    
---------------------------------------------------------------------
(clock clk)            <<<  launch                               0 R 
min_max_key_reg[0]/clk                                               
min_max_key_reg[0]/q   (u)  unmapped_d_flop         6 13.2           
g3412/in_1                                                           
g3412/z                (u)  unmapped_or2            8 17.6           
g3699/in_0                                                           
g3699/z                (u)  unmapped_or2            1  2.2           
g3678/in_1                                                           
g3678/z                (u)  unmapped_nand2          1  2.2           
g3670/in_1                                                           
g3670/z                (u)  unmapped_complex2       1  2.2           
g2721/in_1                                                           
g2721/z                (u)  unmapped_or2            2  4.4           
g3232/in_1                                                           
g3232/z                (u)  unmapped_or2            1  2.2           
g3650/in_1                                                           
g3650/z                (u)  unmapped_complex2       1  2.2           
g3648/in_1                                                           
g3648/z                (u)  unmapped_nand2         16 35.2           
g3611/in_1                                                           
g3611/z                (u)  unmapped_nand2          1  2.2           
g3576/in_1                                                           
g3576/z                (u)  unmapped_nand2          1  2.2           
g3555/in_1                                                           
g3555/z                (u)  unmapped_complex2       1  2.2           
lamp_reg[14]/d         <<<  unmapped_d_flop                          
lamp_reg[14]/clk            setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                 capture                           1200 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Start-point  : min_max_key_reg[0]/clk
End-point    : lamp_reg[14]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 25ps.
 
          Restructuring (delay-based) bound_flasher...
          Done restructuring (delay-based) bound_flasher
        Optimizing component bound_flasher...
Multi-threaded Virtual Mapping    (8 threads, 8 of 32 CPUs usable)
Multi-threaded Technology Mapping (8 threads, 8 of 32 CPUs usable)
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
        Pin                 Type      Fanout Load Slew Delay Arrival   
                                             (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------
(clock clk)                launch                                  0 R 
min_max_key_reg[1]/CK                                0             0 R 
min_max_key_reg[1]/Q       DFFSRHQX8       8 38.8   93  +318     318 R 
g5328/A                                                   +0     318   
g5328/Y                    CLKINVX8        2 12.0   46   +54     372 F 
g5299/B                                                   +0     372   
g5299/Y                    NOR2X6          2  9.1   72   +52     424 R 
g5290/A                                                   +0     424   
g5290/Y                    BUFX8           4 23.6   63  +103     527 R 
g5273/B                                                   +0     527   
g5273/Y                    NAND2X6         2 11.1   94   +72     599 F 
g5252/B                                                   +0     600   
g5252/Y                    CLKAND2X6       1 10.0   48  +103     702 F 
g5246/B                                                   +0     702   
g5246/Y                    NAND2X8         1  8.4   40   +34     737 R 
g5237/B                                                   +0     737   
g5237/Y                    NOR2X6          1  6.2   37   +33     770 F 
g5223/A                                                   +0     770   
g5223/Y                    CLKAND2X6       2 13.3   57   +92     862 F 
g5221/A                                                   +0     862   
g5221/Y                    CLKINVX2        2  7.2   63   +52     915 R 
g5197/A1                                                  +0     915   
g5197/Y                    AO21X1          1  4.6   92  +165    1080 R 
state_reg[0]/D        <<<  DFFSRHQX8                      +0    1080   
state_reg[0]/CK            setup                     0  +174    1254 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                capture                              1200 R 
-----------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :     -54ps (TIMING VIOLATION)
Start-point  : min_max_key_reg[1]/CK
End-point    : state_reg[0]/D

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                 1070      -54 
            Worst cost_group: clk, WNS: -54.1
            Path: min_max_key_reg[1]/CK --> state_reg[0]/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk                25      -54      -7%     1200 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:   -54 ps
Target path end-point (Pin: state_reg[0]/D (DFFSRHQX8/D))

        Pin                 Type      Fanout Load Arrival   
                                             (fF)   (ps)    
------------------------------------------------------------
(clock clk)           <<<  launch                       0 R 
min_max_key_reg[1]/CK                                       
min_max_key_reg[1]/Q       DFFSRHQX8       8 38.8           
g5328/A                                                     
g5328/Y                    CLKINVX8        2 12.0           
g5299/B                                                     
g5299/Y                    NOR2X6          2  9.1           
g5290/A                                                     
g5290/Y                    BUFX8           4 23.6           
g5273/B                                                     
g5273/Y                    NAND2X6         2 11.1           
g5252/B                                                     
g5252/Y                    CLKAND2X6       1 10.0           
g5246/B                                                     
g5246/Y                    NAND2X8         1  8.4           
g5237/B                                                     
g5237/Y                    NOR2X6          1  6.2           
g5223/A                                                     
g5223/Y                    CLKAND2X6       2 13.3           
g5221/A                                                     
g5221/Y                    CLKINVX2        2  7.2           
g5197/A1                                                    
g5197/Y                    AO21X1          1  4.6           
state_reg[0]/D        <<<  DFFSRHQX8                        
state_reg[0]/CK            setup                            
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                capture                   1200 R 
------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Start-point  : min_max_key_reg[1]/CK
End-point    : state_reg[0]/D

The global mapper estimates a slack for this path of -54ps.
 
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
     Pin              Type      Fanout Load Slew Delay Arrival   
                                       (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------
(clock clk)         launch                                   0 R 
lamp_reg[9]/CK                                 0             0 R 
lamp_reg[9]/Q       DFFRHQX4         7 29.9  141  +312     312 F 
g5292/B                                             +0     312   
g5292/Y             NOR2X4           1  6.3   85   +85     397 R 
g5285/A                                             +0     398   
g5285/Y             CLKAND2X6        2 11.0   47  +105     502 R 
g5275/A                                             +0     502   
g5275/Y             INVX3            1  8.5   58   +48     551 F 
g5251/B                                             +0     551   
g5251/Y             NOR2X6           1  8.6   75   +55     606 R 
g5245/A                                             +0     606   
g5245/Y             NAND2X6          2 13.4  108   +89     696 F 
g5232/A1                                            +0     696   
g5232/Y             AOI21X4          1  7.2   92   +92     788 R 
g5227/B                                             +0     788   
g5227/Y             CLKAND2X12      15 41.4   72  +124     912 R 
g5216/B                                             +0     912   
g5216/Y             CLKAND2X2        1  6.8   69  +115    1027 R 
g5177/B0                                            +0    1028   
g5177/Y             AOI21X4          1  5.6   93   +46    1074 F 
g5155/A                                             +0    1074   
g5155/Y             NAND2X2          1  4.6   56   +62    1136 R 
lamp_reg[1]/D  <<<  DFFRHQX4                        +0    1136   
lamp_reg[1]/CK      setup                      0  +120    1256 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)         capture                               1200 R 
-----------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :     -56ps (TIMING VIOLATION)
Start-point  : lamp_reg[9]/CK
End-point    : lamp_reg[1]/D

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------------------------------------------------------
|     Id     |  Sev   |Count |                                      Message Text                                       |
------------------------------------------------------------------------------------------------------------------------
| LBR-76     |Warning |   16 |Detected both combinational and sequential timing arcs in a library cell. This might     |
|            |        |      | prevent the tool from using this cell for technology mapping. The tool will treat it as |
|            |        |      | unusable.                                                                               |
|            |        |      |The library cell will be treated as a timing-model. Make sure that the timing arcs and   |
|            |        |      | output function are defined correctly. Even if the cell intends to have                 |
|            |        |      | dual-functionality, it cannot be unmapped or automatically inferred.                    |
| LBR-155    |Info    |  248 |Mismatch in unateness between 'timing_sense' attribute and the function.                 |
|            |        |      |The 'timing_sense' attribute will be respected.                                          |
| LBR-170    |Info    |   32 |Ignoring specified timing sense.                                                         |
|            |        |      |Timing sense should never be set with 'rising_edge' or 'falling_edge' timing type.       |
| PHYS-752   |Info    |    1 |Partition Based Synthesis execution skipped.                                             |
| RPT_DP-100 |Warning |    1 |The filename, column and line number information will not be available in the report.    |
|            |        |      |You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate)     |
|            |        |      | to enable filename, column, and line number tracking in the datapath report.            |
| SYNTH-2    |Info    |    1 |Done synthesizing.                                                                       |
| SYNTH-4    |Info    |    1 |Mapping.                                                                                 |
| TIM-11     |Warning |    1 |Timing problems have been detected in this design.                                       |
|            |        |      |Use 'check_timing_intent' or 'report timing -lint' to report more information.           |
------------------------------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                1020      -55 
            Worst cost_group: clk, WNS: -55.8
            Path: lamp_reg[9]/CK --> lamp_reg[1]/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk               -54      -56      +0%     1200 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
          Performing post-mapping optimization ...


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    20        100.0
Excluded from State Retention      20        100.0
    - Will not convert             20        100.0
      - Preserved                   0          0.0
      - Power intent excluded      20        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 4, CPU_Time 3.7068070000000013
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:52:23 (Aug01) |  178.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:15) |  00:00:04(00:00:04) |  46.2( 44.4) |   20:52:27 (Aug01) |  324.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:52:27 (Aug01) |  324.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:16) |  00:00:01(00:00:01) |  11.4( 11.1) |   20:52:28 (Aug01) |  324.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:52:28 (Aug01) |  324.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:20) |  00:00:03(00:00:04) |  42.3( 44.4) |   20:52:32 (Aug01) |  329.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/bound_flasher/fv_map.fv.json' for netlist 'fv/bound_flasher/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/bound_flasher/rtl_to_fv_map.do'.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:52:23 (Aug01) |  178.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:15) |  00:00:04(00:00:04) |  41.5( 40.0) |   20:52:27 (Aug01) |  324.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:52:27 (Aug01) |  324.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:16) |  00:00:01(00:00:01) |  10.2( 10.0) |   20:52:28 (Aug01) |  324.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:52:28 (Aug01) |  324.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:20) |  00:00:03(00:00:04) |  38.0( 40.0) |   20:52:32 (Aug01) |  329.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:21) |  00:00:01(00:00:01) |  10.2( 10.0) |   20:52:33 (Aug01) |  329.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.0021070000000023015
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:52:23 (Aug01) |  178.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:15) |  00:00:04(00:00:04) |  41.5( 40.0) |   20:52:27 (Aug01) |  324.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:52:27 (Aug01) |  324.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:16) |  00:00:01(00:00:01) |  10.3( 10.0) |   20:52:28 (Aug01) |  324.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:52:28 (Aug01) |  324.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:20) |  00:00:03(00:00:04) |  38.0( 40.0) |   20:52:32 (Aug01) |  329.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:21) |  00:00:01(00:00:01) |  10.3( 10.0) |   20:52:33 (Aug01) |  329.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:21) |  00:00:00(00:00:00) |  -0.0(  0.0) |   20:52:33 (Aug01) |  329.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:bound_flasher ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:52:23 (Aug01) |  178.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:15) |  00:00:04(00:00:04) |  41.5( 40.0) |   20:52:27 (Aug01) |  324.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:52:27 (Aug01) |  324.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:16) |  00:00:01(00:00:01) |  10.3( 10.0) |   20:52:28 (Aug01) |  324.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:52:28 (Aug01) |  324.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:20) |  00:00:03(00:00:04) |  38.0( 40.0) |   20:52:32 (Aug01) |  329.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:21) |  00:00:01(00:00:01) |  10.3( 10.0) |   20:52:33 (Aug01) |  329.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:21) |  00:00:00(00:00:00) |  -0.0(  0.0) |   20:52:33 (Aug01) |  329.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:21) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:52:33 (Aug01) |  329.7 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRXL/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRXL/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRXL/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRXL/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX2/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX2/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX2/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX2/QN' is ignored.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX12' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX2' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX20' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX6' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX16' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX4' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX8' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX16' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX12' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX2' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX20' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX6' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX4' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX3' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX8' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX3' is a sequential timing arc.
-------------------------------------------------------------------------------
 hi_fo_buf                  1020      -55     -1001         0        0        0
            Worst cost_group: clk, WNS: -55.8
            Path: lamp_reg[9]/CK --> lamp_reg[1]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                 1020      -55     -1001         0        0        0
            Worst cost_group: clk, WNS: -55.8
            Path: lamp_reg[9]/CK --> lamp_reg[1]/D
 incr_delay                 1209      -11      -153         0        0        0
            Worst cost_group: clk, WNS: -11.9
            Path: min_max_key_reg[1]/CK --> lamp_reg[1]/D
 incr_delay                 1241       -5       -70         0        0        0
            Worst cost_group: clk, WNS: -5.1
            Path: min_max_key_reg[1]/CK --> lamp_reg[14]/D
 incr_delay                 1246       -2       -26         0        0        0
            Worst cost_group: clk, WNS: -2.6
            Path: min_max_key_reg[1]/CK --> lamp_reg[14]/D
 incr_delay                 1247       -1       -14         0        0        0
            Worst cost_group: clk, WNS: -1.7
            Path: min_max_key_reg[1]/CK --> lamp_reg[1]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       185  (       71 /       73 )  0.15
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        53  (        0 /        0 )  0.00
    plc_st_fence        53  (        0 /        0 )  0.00
        plc_star        53  (        0 /        0 )  0.00
      plc_laf_st        53  (        0 /        0 )  0.00
 plc_laf_st_fence        53  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt        87  (       15 /       15 )  0.12
   plc_laf_lo_st        57  (        0 /        0 )  0.00
       plc_lo_st        57  (        0 /        0 )  0.00
        mb_split        57  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                   1247       -1       -14         0        0        0
            Worst cost_group: clk, WNS: -1.7
            Path: min_max_key_reg[1]/CK --> lamp_reg[1]/D
 incr_tns                   1263        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz        38  (        4 /        4 )  0.03
   plc_laf_lo_st        34  (        0 /        0 )  0.00
       plc_lo_st        34  (        0 /        0 )  0.00
            fopt        34  (        0 /        0 )  0.00
       crit_dnsz        69  (        1 /        1 )  0.07
             dup        33  (        0 /        0 )  0.00
        setup_dn        33  (       10 /       10 )  0.03
        mb_split        23  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 1, CPU_Time 0.9890369999999926
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:52:23 (Aug01) |  178.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:15) |  00:00:04(00:00:04) |  37.7( 36.4) |   20:52:27 (Aug01) |  324.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:52:27 (Aug01) |  324.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:16) |  00:00:01(00:00:01) |   9.3(  9.1) |   20:52:28 (Aug01) |  324.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:52:28 (Aug01) |  324.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:20) |  00:00:03(00:00:04) |  34.5( 36.4) |   20:52:32 (Aug01) |  329.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:21) |  00:00:01(00:00:01) |   9.3(  9.1) |   20:52:33 (Aug01) |  329.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:21) |  00:00:00(00:00:00) |  -0.0(  0.0) |   20:52:33 (Aug01) |  329.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:21) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:52:33 (Aug01) |  329.7 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:22) |  00:00:00(00:00:01) |   9.2(  9.1) |   20:52:34 (Aug01) |  329.7 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:52:23 (Aug01) |  178.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:15) |  00:00:04(00:00:04) |  37.7( 36.4) |   20:52:27 (Aug01) |  324.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:52:27 (Aug01) |  324.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:16) |  00:00:01(00:00:01) |   9.3(  9.1) |   20:52:28 (Aug01) |  324.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:52:28 (Aug01) |  324.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:20) |  00:00:03(00:00:04) |  34.5( 36.4) |   20:52:32 (Aug01) |  329.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:21) |  00:00:01(00:00:01) |   9.3(  9.1) |   20:52:33 (Aug01) |  329.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:21) |  00:00:00(00:00:00) |  -0.0(  0.0) |   20:52:33 (Aug01) |  329.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:21) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:52:33 (Aug01) |  329.7 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:22) |  00:00:00(00:00:01) |   9.2(  9.1) |   20:52:34 (Aug01) |  329.7 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:52:34 (Aug01) |  329.7 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       212       696       324
##>M:Pre Cleanup                        0         -         -       212       696       324
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -       209       788       329
##>M:Const Prop                         0       -55      1001       209       788       329
##>M:Cleanup                            1         0         0       249      1002       329
##>M:MBCI                               0         -         -       249      1002       329
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               4
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        6
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'bound_flasher'.
        Computing net loads.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_map
@file(run.tcl) 113: puts "Runtime & Memory after 'syn_map'"
Runtime & Memory after 'syn_map'
@file(run.tcl) 114: time_info MAPPED
stamp 'MAPPED' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:52:12 (Aug01) |  101.8 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:06(00:00:10) |  35.8( 45.5) |   20:52:22 (Aug01) |  178.1 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:15) |  00:00:04(00:00:05) |  24.2( 22.7) |   20:52:27 (Aug01) |  324.7 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:22) |  00:00:06(00:00:07) |  40.0( 31.8) |   20:52:34 (Aug01) |  329.7 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(run.tcl) 115: write_snapshot -outdir $_REPORTS_PATH -tag map
        Computing arrivals and requireds.


Working Directory = /home/vlsi_group2/1752170/work/synthesis_env/Genus_BoundFlasher/LAB1
QoS Summary for bound_flasher
================================================================================
Metric                          generic         map            
================================================================================
Slack (ps):                      -134               1
  R2R (ps):                      -134               1
  I2R (ps):                        41              42
  R2O (ps):                       169             147
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
TNS (ps):                       2,055               0
  R2R (ps):                     2,055               0
  I2R (ps):                         0               0
  R2O (ps):                         0               0
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
Failing Paths:                     16               0
Cell Area:                        709           1,002
Total Cell Area:                  709           1,002
Leaf Instances:                   212             249
Total Instances:                  212             249
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:14        00:00:12
Real Runtime (h:m:s):        00:00:15        00:00:07
CPU  Elapsed (h:m:s):        00:00:18        00:00:30
Real Elapsed (h:m:s):        00:00:17        00:00:24
Memory (MB):                  1072.66         1116.78
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:22
Total Memory (MB):     1124.78
Executable Version:    19.13-s073_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'bound_flasher'.
        : Use 'check_timing_intent' or 'report timing -lint' to report more information.
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Finished exporting design database to file 'reports_Aug01-20:52:20/map_bound_flasher.db' for 'bound_flasher' (command execution time mm:ss cpu = 00:00, real = 00:00).
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : bound_flasher
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -compat : voltus
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Info   : PWRA-0002 Voltus compat mode is set for power analysis.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=9, Warn=2, Error=0, Fatal=0
Finished generating snapshot at stage map (command execution time mm:ss cpu = 00:00, real = 00:00).
@file(run.tcl) 116: report_summary -directory $_REPORTS_PATH


Working Directory = /home/vlsi_group2/1752170/work/synthesis_env/Genus_BoundFlasher/LAB1
QoS Summary for bound_flasher
================================================================================
Metric                          generic         map            
================================================================================
Slack (ps):                      -134               1
  R2R (ps):                      -134               1
  I2R (ps):                        41              42
  R2O (ps):                       169             147
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
TNS (ps):                       2,055               0
  R2R (ps):                     2,055               0
  I2R (ps):                         0               0
  R2O (ps):                         0               0
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
Failing Paths:                     16               0
Cell Area:                        709           1,002
Total Cell Area:                  709           1,002
Leaf Instances:                   212             249
Total Instances:                  212             249
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:14        00:00:12
Real Runtime (h:m:s):        00:00:15        00:00:07
CPU  Elapsed (h:m:s):        00:00:18        00:00:30
Real Elapsed (h:m:s):        00:00:17        00:00:24
Memory (MB):                  1072.66         1116.78
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:22
Total Memory (MB):     1124.78
Executable Version:    19.13-s073_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(run.tcl) 117: report_dp > $_REPORTS_PATH/map/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
@file(run.tcl) 121: write_do_lec -revised_design fv_map -logfile ${_LOG_PATH}/rtl2intermediate.lec.log > ${_OUTPUTS_PATH}/rtl2intermediate.lec.do
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'outputs_Aug01-20:52:20/rtl2intermediate.lec.do'.
@file(run.tcl) 133: set_db / .syn_opt_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_opt_effort' = high
@file(run.tcl) 134: syn_opt
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.91 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
M1              H         0.00        0.000412  
M2              V         1.00        0.000416  
M3              H         1.00        0.000416  
M4              V         1.00        0.000416  
M5              H         1.00        0.000416  
M6              V         1.00        0.000416  
M7              H         1.00        0.000416  
M8              V         1.00        0.000416  
M9              H         1.00        0.000416  
M10             V         1.00        0.000444  
M11             H         1.00        0.000444  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
M1              H         0.00         3.000000  
M2              V         1.00         2.125000  
M3              H         1.00         2.125000  
M4              V         1.00         2.125000  
M5              H         1.00         2.125000  
M6              V         1.00         2.125000  
M7              H         1.00         2.125000  
M8              V         1.00         2.125000  
M9              H         1.00         0.250000  
M10             V         1.00         0.090909  
M11             H         1.00         0.090909  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         0.00         0.060000  
M2              V         1.00         0.080000  
M3              H         1.00         0.080000  
M4              V         1.00         0.080000  
M5              H         1.00         0.080000  
M6              V         1.00         0.080000  
M7              H         1.00         0.080000  
M8              V         1.00         0.080000  
M9              H         1.00         0.080000  
M10             V         1.00         0.220000  
M11             H         1.00         0.220000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'bound_flasher' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_iopt                  1263        0         0         0        0        0
-------------------------------------------------------------------------------
 const_prop                 1263        0         0         0        0        0
-------------------------------------------------------------------------------
 hi_fo_buf                  1263        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                 1263        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                   1263        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   1263        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  1263        0         0         0        0        0
 rem_buf                    1179        0         0         0        0        0
 rem_inv                    1166        0         0         0        0        0
 merge_bi                   1164        0         0         0        0        0
 rem_inv_qb                 1161        0         0         0        0        0
 seq_res_area               1160        0         0         0        0        0
 io_phase                   1149        0         0         0        0        0
 gate_comp                  1145        0         0         0        0        0
 glob_area                  1127        0         0         0        0        0
 area_down                  1102        0         0         0        0        0
 rem_buf                    1100        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         1  (        0 /        0 )  0.00
         rem_buf        31  (       22 /       26 )  0.05
         rem_inv         6  (        6 /        6 )  0.01
        merge_bi         1  (        1 /        1 )  0.00
      rem_inv_qb        15  (        1 /        1 )  0.03
    seq_res_area         4  (        1 /        1 )  0.56
        io_phase        12  (        4 /        4 )  0.03
       gate_comp       179  (        2 /        2 )  0.37
       gcomp_mog         0  (        0 /        0 )  0.01
       glob_area        19  (       12 /       19 )  0.06
       area_down        53  (       15 /       15 )  0.21
      size_n_buf         2  (        0 /        0 )  0.04
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         9  (        1 /        2 )  0.01
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb        12  (        0 /        0 )  0.02

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                 1100        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                   1100        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   1100        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  1100        0         0         0        0        0
 glob_area                  1099        0         0         0        0        0
 area_down                  1098        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         1  (        0 /        0 )  0.00
         rem_buf         8  (        0 /        1 )  0.01
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb        12  (        0 /        0 )  0.02
        io_phase         8  (        0 /        0 )  0.01
       gate_comp       174  (        0 /        0 )  0.35
       gcomp_mog         0  (        0 /        0 )  0.01
       glob_area        14  (        2 /       14 )  0.07
       area_down        52  (        3 /        5 )  0.24
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                 1098        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   1098        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------------------------------------------------------
|     Id     |  Sev   |Count |                                      Message Text                                       |
------------------------------------------------------------------------------------------------------------------------
| CFM-1      |Info    |    2 |Wrote dofile.                                                                            |
| CFM-5      |Info    |    1 |Wrote formal verification information.                                                   |
| CFM-212    |Info    |    2 |Forcing flat compare.                                                                    |
| LBR-76     |Warning |   16 |Detected both combinational and sequential timing arcs in a library cell. This might     |
|            |        |      | prevent the tool from using this cell for technology mapping. The tool will treat it as |
|            |        |      | unusable.                                                                               |
|            |        |      |The library cell will be treated as a timing-model. Make sure that the timing arcs and   |
|            |        |      | output function are defined correctly. Even if the cell intends to have                 |
|            |        |      | dual-functionality, it cannot be unmapped or automatically inferred.                    |
| LBR-155    |Info    |  248 |Mismatch in unateness between 'timing_sense' attribute and the function.                 |
|            |        |      |The 'timing_sense' attribute will be respected.                                          |
| LBR-170    |Info    |   32 |Ignoring specified timing sense.                                                         |
|            |        |      |Timing sense should never be set with 'rising_edge' or 'falling_edge' timing type.       |
| PA-7       |Info    |    4 |Resetting power analysis results.                                                        |
|            |        |      |All computed switching activities are removed.                                           |
| RPT_DP-100 |Warning |    1 |The filename, column and line number information will not be available in the report.    |
|            |        |      |You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate)     |
|            |        |      | to enable filename, column, and line number tracking in the datapath report.            |
| SYNTH-5    |Info    |    1 |Done mapping.                                                                            |
| SYNTH-7    |Info    |    1 |Incrementally optimizing.                                                                |
| TIM-11     |Warning |    1 |Timing problems have been detected in this design.                                       |
|            |        |      |Use 'check_timing_intent' or 'report timing -lint' to report more information.           |
------------------------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'bound_flasher'.
        Computing net loads.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_opt
@file(run.tcl) 135: write_snapshot -outdir $_REPORTS_PATH -tag syn_opt
        Computing arrivals and requireds.


Working Directory = /home/vlsi_group2/1752170/work/synthesis_env/Genus_BoundFlasher/LAB1
QoS Summary for bound_flasher
================================================================================
Metric                          generic         map             syn_opt        
================================================================================
Slack (ps):                      -134               1               0
  R2R (ps):                      -134               1               0
  I2R (ps):                        41              42              38
  R2O (ps):                       169             147             197
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                       2,055               0               0
  R2R (ps):                     2,055               0               0
  I2R (ps):                         0               0               0
  R2O (ps):                         0               0               0
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                     16               0               0
Cell Area:                        709           1,002             865
Total Cell Area:                  709           1,002             865
Leaf Instances:                   212             249             210
Total Instances:                  212             249             210
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:14        00:00:12        00:00:03
Real Runtime (h:m:s):        00:00:15        00:00:07        00:00:03
CPU  Elapsed (h:m:s):        00:00:18        00:00:30        00:00:33
Real Elapsed (h:m:s):        00:00:17        00:00:24        00:00:27
Memory (MB):                  1072.66         1116.78         1077.76
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:25
Total Memory (MB):     1077.76
Executable Version:    19.13-s073_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'bound_flasher'.
        : Use 'check_timing_intent' or 'report timing -lint' to report more information.
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Finished exporting design database to file 'reports_Aug01-20:52:20/syn_opt_bound_flasher.db' for 'bound_flasher' (command execution time mm:ss cpu = 00:00, real = 00:00).
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : bound_flasher
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -compat : voltus
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Info   : PWRA-0002 Voltus compat mode is set for power analysis.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=9, Warn=2, Error=0, Fatal=0
Finished generating snapshot at stage syn_opt (command execution time mm:ss cpu = 00:00, real = 00:01).
@file(run.tcl) 136: report_summary -directory $_REPORTS_PATH


Working Directory = /home/vlsi_group2/1752170/work/synthesis_env/Genus_BoundFlasher/LAB1
QoS Summary for bound_flasher
================================================================================
Metric                          generic         map             syn_opt        
================================================================================
Slack (ps):                      -134               1               0
  R2R (ps):                      -134               1               0
  I2R (ps):                        41              42              38
  R2O (ps):                       169             147             197
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                       2,055               0               0
  R2R (ps):                     2,055               0               0
  I2R (ps):                         0               0               0
  R2O (ps):                         0               0               0
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                     16               0               0
Cell Area:                        709           1,002             865
Total Cell Area:                  709           1,002             865
Leaf Instances:                   212             249             210
Total Instances:                  212             249             210
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:14        00:00:12        00:00:03
Real Runtime (h:m:s):        00:00:15        00:00:07        00:00:03
CPU  Elapsed (h:m:s):        00:00:18        00:00:30        00:00:33
Real Elapsed (h:m:s):        00:00:17        00:00:24        00:00:27
Memory (MB):                  1072.66         1116.78         1077.76
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:26
Total Memory (MB):     1077.76
Executable Version:    19.13-s073_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(run.tcl) 138: puts "Runtime & Memory after 'syn_opt'"
Runtime & Memory after 'syn_opt'
@file(run.tcl) 139: time_info OPT
stamp 'OPT' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:52:12 (Aug01) |  101.8 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:06(00:00:10) |  30.5( 38.5) |   20:52:22 (Aug01) |  178.1 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:15) |  00:00:04(00:00:05) |  20.6( 19.2) |   20:52:27 (Aug01) |  324.7 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:22) |  00:00:06(00:00:07) |  34.0( 26.9) |   20:52:34 (Aug01) |  329.7 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:26) |  00:00:02(00:00:04) |  15.0( 15.4) |   20:52:38 (Aug01) |  293.0 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(run.tcl) 144: write_snapshot -outdir $_REPORTS_PATH -tag final
        Computing arrivals and requireds.


Working Directory = /home/vlsi_group2/1752170/work/synthesis_env/Genus_BoundFlasher/LAB1
QoS Summary for bound_flasher
==========================================================================================
Metric                          generic         map             syn_opt         final          
==========================================================================================
Slack (ps):                      -134               1               0               0
  R2R (ps):                      -134               1               0               0
  I2R (ps):                        41              42              38              38
  R2O (ps):                       169             147             197             197
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
TNS (ps):                       2,055               0               0               0
  R2R (ps):                     2,055               0               0               0
  I2R (ps):                         0               0               0               0
  R2O (ps):                         0               0               0               0
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
Failing Paths:                     16               0               0               0
Cell Area:                        709           1,002             865             865
Total Cell Area:                  709           1,002             865             865
Leaf Instances:                   212             249             210             210
Total Instances:                  212             249             210             210
Utilization (%):                 0.00            0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value        no_value
==========================================================================================
CPU  Runtime (h:m:s):        00:00:14        00:00:12        00:00:03        00:00:00
Real Runtime (h:m:s):        00:00:15        00:00:07        00:00:03        00:00:01
CPU  Elapsed (h:m:s):        00:00:18        00:00:30        00:00:33        00:00:33
Real Elapsed (h:m:s):        00:00:17        00:00:24        00:00:27        00:00:28
Memory (MB):                  1072.66         1116.78         1077.76         1077.76
==========================================================================================
==========================================================================================
Flow Settings:
==========================================================================================
Total Runtime (h:m:s): 00:00:26
Total Memory (MB):     1077.76
Executable Version:    19.13-s073_1
==========================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'bound_flasher'.
        : Use 'check_timing_intent' or 'report timing -lint' to report more information.
Finished exporting design database to file 'reports_Aug01-20:52:20/final_bound_flasher.db' for 'bound_flasher' (command execution time mm:ss cpu = 00:00, real = 00:00).
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : bound_flasher
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -compat : voltus
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Info   : PWRA-0002 Voltus compat mode is set for power analysis.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=9, Warn=2, Error=0, Fatal=0
Finished generating snapshot at stage final (command execution time mm:ss cpu = 00:00, real = 00:00).
@file(run.tcl) 145: report_summary -directory $_REPORTS_PATH


Working Directory = /home/vlsi_group2/1752170/work/synthesis_env/Genus_BoundFlasher/LAB1
QoS Summary for bound_flasher
==========================================================================================
Metric                          generic         map             syn_opt         final          
==========================================================================================
Slack (ps):                      -134               1               0               0
  R2R (ps):                      -134               1               0               0
  I2R (ps):                        41              42              38              38
  R2O (ps):                       169             147             197             197
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
TNS (ps):                       2,055               0               0               0
  R2R (ps):                     2,055               0               0               0
  I2R (ps):                         0               0               0               0
  R2O (ps):                         0               0               0               0
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
Failing Paths:                     16               0               0               0
Cell Area:                        709           1,002             865             865
Total Cell Area:                  709           1,002             865             865
Leaf Instances:                   212             249             210             210
Total Instances:                  212             249             210             210
Utilization (%):                 0.00            0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value        no_value
==========================================================================================
CPU  Runtime (h:m:s):        00:00:14        00:00:12        00:00:03        00:00:00
Real Runtime (h:m:s):        00:00:15        00:00:07        00:00:03        00:00:01
CPU  Elapsed (h:m:s):        00:00:18        00:00:30        00:00:33        00:00:33
Real Elapsed (h:m:s):        00:00:17        00:00:24        00:00:27        00:00:28
Memory (MB):                  1072.66         1116.78         1077.76         1077.76
==========================================================================================
==========================================================================================
Flow Settings:
==========================================================================================
Total Runtime (h:m:s): 00:00:26
Total Memory (MB):     1077.76
Executable Version:    19.13-s073_1
==========================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(run.tcl) 146: write_hdl  > ${_OUTPUTS_PATH}/${DESIGN}_m.v
@file(run.tcl) 147: write_script > ${_OUTPUTS_PATH}/${DESIGN}_m.script
@file(run.tcl) 148: write_sdc > ${_OUTPUTS_PATH}/${DESIGN}_m.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(run.tcl) 156: write_do_lec -golden_design fv_map -revised_design ${_OUTPUTS_PATH}/${DESIGN}_m.v -logfile  ${_LOG_PATH}/intermediate2final.lec.log > ${_OUTPUTS_PATH}/intermediate2final.lec.do
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/bound_flasher/bound_flasher_mv.fv.json' for netlist 'outputs_Aug01-20:52:20/bound_flasher_m.v'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'outputs_Aug01-20:52:20/intermediate2final.lec.do'.
@file(run.tcl) 160: puts "Final Runtime & Memory."
Final Runtime & Memory.
@file(run.tcl) 161: time_info FINAL
stamp 'FINAL' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:52:12 (Aug01) |  101.8 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:06(00:00:10) |  29.0( 37.0) |   20:52:22 (Aug01) |  178.1 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:15) |  00:00:04(00:00:05) |  19.6( 18.5) |   20:52:27 (Aug01) |  324.7 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:22) |  00:00:06(00:00:07) |  32.4( 25.9) |   20:52:34 (Aug01) |  329.7 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:26) |  00:00:02(00:00:04) |  14.2( 14.8) |   20:52:38 (Aug01) |  293.0 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:27) |  00:00:01(00:00:01) |   4.8(  3.7) |   20:52:39 (Aug01) |  293.0 MB | FINAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(run.tcl) 162: puts "============================"
============================
@file(run.tcl) 163: puts "Synthesis Finished ........."
Synthesis Finished .........
@file(run.tcl) 164: puts "============================"
============================
@file(run.tcl) 166: file copy [get_db / .stdout_log] ${_LOG_PATH}/.
#@ End verbose source run.tcl
error copying "genus.log" to "logs_Aug01-20:52:20/.": no such file or directory
Encountered problems processing file: run.tcl
@genus:root: 2> quit
Normal exit.