// Seed: 3990681415
`default_nettype id_1 `timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  output id_2;
  input id_1;
  logic id_3;
  assign id_3 = 1;
  assign id_2 = id_1;
  assign id_2[1] = id_1;
endmodule
