Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Aug 13 18:56:48 2020
| Host         : LAPTOP-3I35GVHS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file vga_top_timing_summary_routed.rpt -rpx vga_top_timing_summary_routed.rpx
| Design       : vga_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 42 register/latch pins with no clock driven by root clock pin: VGA/vga_vs_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 42 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 48 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.294        0.000                      0                   88        0.071        0.000                      0                   88        2.000        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLOCK                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 12.500}       25.000          40.000          
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLOCK                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         20.294        0.000                      0                   88        0.192        0.000                      0                   88       12.000        0.000                       0                    50  
  clkfbout_clk_wiz_0                                                                                                                                                      2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       15.297        0.000                      0                   88        0.192        0.000                      0                   88        9.500        0.000                       0                    50  
  clkfbout_clk_wiz_0_1                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.294        0.000                      0                   88        0.071        0.000                      0                   88  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.294        0.000                      0                   88        0.071        0.000                      0                   88  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLOCK
  To Clock:  CLOCK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLOCK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       20.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.294ns  (required time - arrival time)
  Source:                 VGA/pixel_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VGA/vga_b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.565ns (33.735%)  route 3.074ns (66.265%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 23.210 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.129ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.738    -2.129    VGA/CLK
    SLICE_X37Y55         FDRE                                         r  VGA/pixel_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.456    -1.673 r  VGA/pixel_y_reg[4]/Q
                         net (fo=21, routed)          0.873    -0.800    VGA/vga_r_reg_4[3]
    SLICE_X37Y56         LUT6 (Prop_lut6_I0_O)        0.124    -0.676 r  VGA/leqOp_inferred__4_carry__0_i_3/O
                         net (fo=2, routed)           0.552    -0.124    VGA/leqOp_inferred__4_carry__0_i_3_n_0
    SLICE_X37Y58         LUT5 (Prop_lut5_I3_O)        0.124     0.000 r  VGA/leqOp_inferred__4_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.000    PELOTA/pixel_y_reg[9]_0[0]
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     0.364 r  PELOTA/leqOp_inferred__4_carry__0/CO[0]
                         net (fo=3, routed)           0.979     1.343    PELOTA/vga_r_reg_1[0]
    SLICE_X38Y59         LUT4 (Prop_lut4_I0_O)        0.373     1.716 f  PELOTA/vga_b_i_2/O
                         net (fo=1, routed)           0.670     2.386    VGA/Bola_Y_reg[9]_0
    SLICE_X38Y59         LUT5 (Prop_lut5_I0_O)        0.124     2.510 r  VGA/vga_b_i_1/O
                         net (fo=1, routed)           0.000     2.510    VGA/vga_b0
    SLICE_X38Y59         FDRE                                         r  VGA/vga_b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L16                                               0.000    25.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    25.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    19.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    21.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.560    23.210    VGA/CLK
    SLICE_X38Y59         FDRE                                         r  VGA/vga_b_reg/C
                         clock pessimism             -0.365    22.844    
                         clock uncertainty           -0.121    22.723    
    SLICE_X38Y59         FDRE (Setup_fdre_C_D)        0.081    22.804    VGA/vga_b_reg
  -------------------------------------------------------------------
                         required time                         22.804    
                         arrival time                          -2.510    
  -------------------------------------------------------------------
                         slack                                 20.294    

Slack (MET) :             20.507ns  (required time - arrival time)
  Source:                 VGA/pixel_y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VGA/vga_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.857ns (42.434%)  route 2.519ns (57.566%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 23.210 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.129ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.738    -2.129    VGA/CLK
    SLICE_X38Y56         FDRE                                         r  VGA/pixel_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.518    -1.611 r  VGA/pixel_y_reg[7]/Q
                         net (fo=20, routed)          1.041    -0.569    VGA/vga_r_reg_4[6]
    SLICE_X39Y55         LUT5 (Prop_lut5_I0_O)        0.152    -0.417 r  VGA/leqOp_carry__0_i_3/O
                         net (fo=4, routed)           0.748     0.330    VGA/leqOp_carry__0_i_3_n_0
    SLICE_X39Y58         LUT5 (Prop_lut5_I3_O)        0.326     0.656 r  VGA/leqOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.656    PELOTA/pixel_y_reg[9][0]
    SLICE_X39Y58         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     1.020 r  PELOTA/leqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.579     1.599    VGA/CO[0]
    SLICE_X37Y59         LUT6 (Prop_lut6_I1_O)        0.373     1.972 r  VGA/vga_r_i_2/O
                         net (fo=1, routed)           0.151     2.124    VGA/vga_r_i_2_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I1_O)        0.124     2.248 r  VGA/vga_r_i_1/O
                         net (fo=1, routed)           0.000     2.248    VGA/vga_r0
    SLICE_X37Y59         FDRE                                         r  VGA/vga_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L16                                               0.000    25.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    25.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    19.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    21.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.560    23.210    VGA/CLK
    SLICE_X37Y59         FDRE                                         r  VGA/vga_r_reg/C
                         clock pessimism             -0.365    22.844    
                         clock uncertainty           -0.121    22.723    
    SLICE_X37Y59         FDRE (Setup_fdre_C_D)        0.031    22.754    VGA/vga_r_reg
  -------------------------------------------------------------------
                         required time                         22.754    
                         arrival time                          -2.248    
  -------------------------------------------------------------------
                         slack                                 20.507    

Slack (MET) :             20.811ns  (required time - arrival time)
  Source:                 VGA/pixel_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VGA/vga_g_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 1.825ns (44.322%)  route 2.293ns (55.678%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 23.210 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.129ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.738    -2.129    VGA/CLK
    SLICE_X37Y56         FDRE                                         r  VGA/pixel_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.456    -1.673 r  VGA/pixel_y_reg[3]/Q
                         net (fo=29, routed)          1.051    -0.622    VGA/vga_r_reg_4[2]
    SLICE_X39Y55         LUT6 (Prop_lut6_I1_O)        0.124    -0.498 r  VGA/leqOp_inferred__6_carry_i_9/O
                         net (fo=4, routed)           0.439    -0.059    VGA/leqOp_inferred__6_carry_i_9_n_0
    SLICE_X38Y54         LUT3 (Prop_lut3_I0_O)        0.124     0.065 r  VGA/leqOp_inferred__6_carry_i_5/O
                         net (fo=1, routed)           0.000     0.065    PELOTA/pixel_y_reg[6][3]
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.441 r  PELOTA/leqOp_inferred__6_carry/CO[3]
                         net (fo=1, routed)           0.000     0.441    PELOTA/leqOp_inferred__6_carry_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.695 r  PELOTA/leqOp_inferred__6_carry__0/CO[0]
                         net (fo=1, routed)           0.341     1.037    VGA/pixel_y_reg[8]_0[0]
    SLICE_X39Y55         LUT6 (Prop_lut6_I3_O)        0.367     1.404 r  VGA/vga_g_i_2/O
                         net (fo=2, routed)           0.461     1.865    VGA/vga_g_i_2_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I1_O)        0.124     1.989 r  VGA/vga_g_i_1/O
                         net (fo=1, routed)           0.000     1.989    VGA/vga_g0
    SLICE_X38Y59         FDRE                                         r  VGA/vga_g_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L16                                               0.000    25.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    25.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    19.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    21.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.560    23.210    VGA/CLK
    SLICE_X38Y59         FDRE                                         r  VGA/vga_g_reg/C
                         clock pessimism             -0.365    22.844    
                         clock uncertainty           -0.121    22.723    
    SLICE_X38Y59         FDRE (Setup_fdre_C_D)        0.077    22.800    VGA/vga_g_reg
  -------------------------------------------------------------------
                         required time                         22.800    
                         arrival time                          -1.989    
  -------------------------------------------------------------------
                         slack                                 20.811    

Slack (MET) :             21.471ns  (required time - arrival time)
  Source:                 VGA/cont_hs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VGA/cont_hs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 1.078ns (32.659%)  route 2.223ns (67.341%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 23.136 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.736    -2.131    VGA/CLK
    SLICE_X37Y59         FDRE                                         r  VGA/cont_hs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.419    -1.712 f  VGA/cont_hs_reg[1]/Q
                         net (fo=8, routed)           1.406    -0.306    VGA/cont_hs_reg__0[1]
    SLICE_X33Y56         LUT5 (Prop_lut5_I1_O)        0.327     0.021 r  VGA/cont_hs[9]_i_2/O
                         net (fo=4, routed)           0.817     0.838    VGA/cont_hs[9]_i_2_n_0
    SLICE_X33Y57         LUT3 (Prop_lut3_I1_O)        0.332     1.170 r  VGA/cont_hs[6]_i_1/O
                         net (fo=1, routed)           0.000     1.170    VGA/plusOp[6]
    SLICE_X33Y57         FDRE                                         r  VGA/cont_hs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L16                                               0.000    25.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    25.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    19.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    21.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.486    23.136    VGA/CLK
    SLICE_X33Y57         FDRE                                         r  VGA/cont_hs_reg[6]/C
                         clock pessimism             -0.402    22.733    
                         clock uncertainty           -0.121    22.612    
    SLICE_X33Y57         FDRE (Setup_fdre_C_D)        0.029    22.641    VGA/cont_hs_reg[6]
  -------------------------------------------------------------------
                         required time                         22.641    
                         arrival time                          -1.170    
  -------------------------------------------------------------------
                         slack                                 21.471    

Slack (MET) :             21.496ns  (required time - arrival time)
  Source:                 VGA/cont_hs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VGA/cont_hs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.324ns  (logic 1.078ns (32.434%)  route 2.246ns (67.566%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 23.136 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.736    -2.131    VGA/CLK
    SLICE_X37Y59         FDRE                                         r  VGA/cont_hs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.419    -1.712 f  VGA/cont_hs_reg[1]/Q
                         net (fo=8, routed)           1.406    -0.306    VGA/cont_hs_reg__0[1]
    SLICE_X33Y56         LUT5 (Prop_lut5_I1_O)        0.327     0.021 r  VGA/cont_hs[9]_i_2/O
                         net (fo=4, routed)           0.840     0.861    VGA/cont_hs[9]_i_2_n_0
    SLICE_X34Y57         LUT4 (Prop_lut4_I0_O)        0.332     1.193 r  VGA/cont_hs[7]_i_1/O
                         net (fo=1, routed)           0.000     1.193    VGA/plusOp[7]
    SLICE_X34Y57         FDRE                                         r  VGA/cont_hs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L16                                               0.000    25.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    25.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    19.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    21.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.486    23.136    VGA/CLK
    SLICE_X34Y57         FDRE                                         r  VGA/cont_hs_reg[7]/C
                         clock pessimism             -0.402    22.733    
                         clock uncertainty           -0.121    22.612    
    SLICE_X34Y57         FDRE (Setup_fdre_C_D)        0.077    22.689    VGA/cont_hs_reg[7]
  -------------------------------------------------------------------
                         required time                         22.689    
                         arrival time                          -1.193    
  -------------------------------------------------------------------
                         slack                                 21.496    

Slack (MET) :             21.507ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VGA/cont_vs_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.704ns (23.926%)  route 2.238ns (76.074%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 23.137 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.660    -2.207    VGA/CLK
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.264    -0.487    VGA/cont_vs_reg__0[5]
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.124    -0.363 r  VGA/cont_vs[9]_i_5/O
                         net (fo=1, routed)           0.473     0.110    VGA/cont_vs[9]_i_5_n_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I4_O)        0.124     0.234 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.501     0.736    VGA/cont_vs0
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L16                                               0.000    25.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    25.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    19.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    21.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.487    23.137    VGA/CLK
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[0]/C
                         clock pessimism             -0.343    22.793    
                         clock uncertainty           -0.121    22.672    
    SLICE_X35Y54         FDRE (Setup_fdre_C_R)       -0.429    22.243    VGA/cont_vs_reg[0]
  -------------------------------------------------------------------
                         required time                         22.243    
                         arrival time                          -0.736    
  -------------------------------------------------------------------
                         slack                                 21.507    

Slack (MET) :             21.507ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VGA/cont_vs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.704ns (23.926%)  route 2.238ns (76.074%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 23.137 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.660    -2.207    VGA/CLK
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.264    -0.487    VGA/cont_vs_reg__0[5]
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.124    -0.363 r  VGA/cont_vs[9]_i_5/O
                         net (fo=1, routed)           0.473     0.110    VGA/cont_vs[9]_i_5_n_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I4_O)        0.124     0.234 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.501     0.736    VGA/cont_vs0
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L16                                               0.000    25.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    25.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    19.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    21.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.487    23.137    VGA/CLK
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[2]/C
                         clock pessimism             -0.343    22.793    
                         clock uncertainty           -0.121    22.672    
    SLICE_X35Y54         FDRE (Setup_fdre_C_R)       -0.429    22.243    VGA/cont_vs_reg[2]
  -------------------------------------------------------------------
                         required time                         22.243    
                         arrival time                          -0.736    
  -------------------------------------------------------------------
                         slack                                 21.507    

Slack (MET) :             21.507ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VGA/cont_vs_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.704ns (23.926%)  route 2.238ns (76.074%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 23.137 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.660    -2.207    VGA/CLK
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.264    -0.487    VGA/cont_vs_reg__0[5]
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.124    -0.363 r  VGA/cont_vs[9]_i_5/O
                         net (fo=1, routed)           0.473     0.110    VGA/cont_vs[9]_i_5_n_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I4_O)        0.124     0.234 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.501     0.736    VGA/cont_vs0
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L16                                               0.000    25.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    25.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    19.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    21.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.487    23.137    VGA/CLK
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[3]/C
                         clock pessimism             -0.343    22.793    
                         clock uncertainty           -0.121    22.672    
    SLICE_X35Y54         FDRE (Setup_fdre_C_R)       -0.429    22.243    VGA/cont_vs_reg[3]
  -------------------------------------------------------------------
                         required time                         22.243    
                         arrival time                          -0.736    
  -------------------------------------------------------------------
                         slack                                 21.507    

Slack (MET) :             21.507ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VGA/cont_vs_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.704ns (23.926%)  route 2.238ns (76.074%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 23.137 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.660    -2.207    VGA/CLK
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.264    -0.487    VGA/cont_vs_reg__0[5]
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.124    -0.363 r  VGA/cont_vs[9]_i_5/O
                         net (fo=1, routed)           0.473     0.110    VGA/cont_vs[9]_i_5_n_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I4_O)        0.124     0.234 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.501     0.736    VGA/cont_vs0
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L16                                               0.000    25.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    25.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    19.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    21.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.487    23.137    VGA/CLK
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[5]/C
                         clock pessimism             -0.343    22.793    
                         clock uncertainty           -0.121    22.672    
    SLICE_X35Y54         FDRE (Setup_fdre_C_R)       -0.429    22.243    VGA/cont_vs_reg[5]
  -------------------------------------------------------------------
                         required time                         22.243    
                         arrival time                          -0.736    
  -------------------------------------------------------------------
                         slack                                 21.507    

Slack (MET) :             21.515ns  (required time - arrival time)
  Source:                 VGA/cont_hs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VGA/cont_hs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.346ns  (logic 1.100ns (32.879%)  route 2.246ns (67.121%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 23.136 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.736    -2.131    VGA/CLK
    SLICE_X37Y59         FDRE                                         r  VGA/cont_hs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.419    -1.712 f  VGA/cont_hs_reg[1]/Q
                         net (fo=8, routed)           1.406    -0.306    VGA/cont_hs_reg__0[1]
    SLICE_X33Y56         LUT5 (Prop_lut5_I1_O)        0.327     0.021 r  VGA/cont_hs[9]_i_2/O
                         net (fo=4, routed)           0.840     0.861    VGA/cont_hs[9]_i_2_n_0
    SLICE_X34Y57         LUT5 (Prop_lut5_I3_O)        0.354     1.215 r  VGA/cont_hs[8]_i_1/O
                         net (fo=1, routed)           0.000     1.215    VGA/plusOp[8]
    SLICE_X34Y57         FDRE                                         r  VGA/cont_hs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L16                                               0.000    25.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    25.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    19.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    21.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.486    23.136    VGA/CLK
    SLICE_X34Y57         FDRE                                         r  VGA/cont_hs_reg[8]/C
                         clock pessimism             -0.402    22.733    
                         clock uncertainty           -0.121    22.612    
    SLICE_X34Y57         FDRE (Setup_fdre_C_D)        0.118    22.730    VGA/cont_hs_reg[8]
  -------------------------------------------------------------------
                         required time                         22.730    
                         arrival time                          -1.215    
  -------------------------------------------------------------------
                         slack                                 21.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VGA/pixel_x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.643%)  route 0.137ns (49.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.585    -0.424    VGA/CLK
    SLICE_X37Y59         FDRE                                         r  VGA/cont_hs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.283 r  VGA/cont_hs_reg[0]/Q
                         net (fo=9, routed)           0.137    -0.145    VGA/cont_hs_reg__0[0]
    SLICE_X37Y57         FDRE                                         r  VGA/pixel_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.855    -0.187    VGA/CLK
    SLICE_X37Y57         FDRE                                         r  VGA/pixel_x_reg[0]/C
                         clock pessimism             -0.221    -0.408    
    SLICE_X37Y57         FDRE (Hold_fdre_C_D)         0.070    -0.338    VGA/pixel_x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 VGA/vs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VGA/vga_vs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.559    -0.450    VGA/CLK
    SLICE_X34Y54         FDRE                                         r  VGA/vs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.286 r  VGA/vs_reg/Q
                         net (fo=1, routed)           0.110    -0.176    VGA/vs
    SLICE_X34Y53         FDRE                                         r  VGA/vga_vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.829    -0.213    VGA/CLK
    SLICE_X34Y53         FDRE                                         r  VGA/vga_vs_reg/C
                         clock pessimism             -0.221    -0.434    
    SLICE_X34Y53         FDRE (Hold_fdre_C_D)         0.059    -0.375    VGA/vga_vs_reg
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VGA/vs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.632%)  route 0.174ns (48.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.559    -0.450    VGA/CLK
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.309 r  VGA/cont_vs_reg[2]/Q
                         net (fo=8, routed)           0.174    -0.135    VGA/cont_vs_reg__0[2]
    SLICE_X34Y54         LUT6 (Prop_lut6_I1_O)        0.045    -0.090 r  VGA/vs_i_1/O
                         net (fo=1, routed)           0.000    -0.090    VGA/vs_i_1_n_0
    SLICE_X34Y54         FDRE                                         r  VGA/vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.829    -0.213    VGA/CLK
    SLICE_X34Y54         FDRE                                         r  VGA/vs_reg/C
                         clock pessimism             -0.224    -0.437    
    SLICE_X34Y54         FDRE (Hold_fdre_C_D)         0.120    -0.317    VGA/vs_reg
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VGA/cont_hs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.246ns (70.590%)  route 0.102ns (29.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.558    -0.451    VGA/CLK
    SLICE_X34Y57         FDRE                                         r  VGA/cont_hs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.148    -0.303 r  VGA/cont_hs_reg[8]/Q
                         net (fo=7, routed)           0.102    -0.200    VGA/cont_hs_reg__0[8]
    SLICE_X34Y57         LUT6 (Prop_lut6_I0_O)        0.098    -0.102 r  VGA/cont_hs[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    VGA/plusOp[9]
    SLICE_X34Y57         FDRE                                         r  VGA/cont_hs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.828    -0.214    VGA/CLK
    SLICE_X34Y57         FDRE                                         r  VGA/cont_hs_reg[9]/C
                         clock pessimism             -0.237    -0.451    
    SLICE_X34Y57         FDRE (Hold_fdre_C_D)         0.121    -0.330    VGA/cont_hs_reg[9]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VGA/cont_hs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.585    -0.424    VGA/CLK
    SLICE_X37Y59         FDRE                                         r  VGA/cont_hs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.283 r  VGA/cont_hs_reg[0]/Q
                         net (fo=9, routed)           0.168    -0.114    VGA/cont_hs_reg__0[0]
    SLICE_X37Y59         LUT2 (Prop_lut2_I0_O)        0.042    -0.072 r  VGA/cont_hs[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.072    VGA/plusOp[1]
    SLICE_X37Y59         FDRE                                         r  VGA/cont_hs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.855    -0.187    VGA/CLK
    SLICE_X37Y59         FDRE                                         r  VGA/cont_hs_reg[1]/C
                         clock pessimism             -0.237    -0.424    
    SLICE_X37Y59         FDRE (Hold_fdre_C_D)         0.107    -0.317    VGA/cont_hs_reg[1]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VGA/cont_vs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.757%)  route 0.141ns (40.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.559    -0.450    VGA/CLK
    SLICE_X34Y55         FDRE                                         r  VGA/cont_vs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.286 r  VGA/cont_vs_reg[7]/Q
                         net (fo=8, routed)           0.141    -0.145    VGA/cont_vs_reg__0[7]
    SLICE_X35Y55         LUT6 (Prop_lut6_I1_O)        0.045    -0.100 r  VGA/cont_vs[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.100    VGA/plusOp__0[9]
    SLICE_X35Y55         FDRE                                         r  VGA/cont_vs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.829    -0.213    VGA/CLK
    SLICE_X35Y55         FDRE                                         r  VGA/cont_vs_reg[9]/C
                         clock pessimism             -0.224    -0.437    
    SLICE_X35Y55         FDRE (Hold_fdre_C_D)         0.092    -0.345    VGA/cont_vs_reg[9]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VGA/cont_hs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.124%)  route 0.164ns (46.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.559    -0.450    VGA/CLK
    SLICE_X33Y56         FDRE                                         r  VGA/cont_hs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.309 r  VGA/cont_hs_reg[2]/Q
                         net (fo=7, routed)           0.164    -0.145    VGA/cont_hs_reg__0[2]
    SLICE_X33Y56         LUT6 (Prop_lut6_I1_O)        0.045    -0.100 r  VGA/cont_hs[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.100    VGA/plusOp[5]
    SLICE_X33Y56         FDRE                                         r  VGA/cont_hs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.828    -0.214    VGA/CLK
    SLICE_X33Y56         FDRE                                         r  VGA/cont_hs_reg[5]/C
                         clock pessimism             -0.236    -0.450    
    SLICE_X33Y56         FDRE (Hold_fdre_C_D)         0.092    -0.358    VGA/cont_hs_reg[5]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VGA/cont_hs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.189ns (44.238%)  route 0.238ns (55.762%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.559    -0.450    VGA/CLK
    SLICE_X33Y56         FDRE                                         r  VGA/cont_hs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.309 r  VGA/cont_hs_reg[5]/Q
                         net (fo=9, routed)           0.238    -0.071    VGA/cont_hs_reg__0[5]
    SLICE_X34Y57         LUT5 (Prop_lut5_I2_O)        0.048    -0.023 r  VGA/cont_hs[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.023    VGA/plusOp[8]
    SLICE_X34Y57         FDRE                                         r  VGA/cont_hs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.828    -0.214    VGA/CLK
    SLICE_X34Y57         FDRE                                         r  VGA/cont_hs_reg[8]/C
                         clock pessimism             -0.201    -0.415    
    SLICE_X34Y57         FDRE (Hold_fdre_C_D)         0.131    -0.284    VGA/cont_hs_reg[8]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VGA/cont_hs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.585    -0.424    VGA/CLK
    SLICE_X37Y59         FDRE                                         r  VGA/cont_hs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.283 f  VGA/cont_hs_reg[0]/Q
                         net (fo=9, routed)           0.168    -0.114    VGA/cont_hs_reg__0[0]
    SLICE_X37Y59         LUT1 (Prop_lut1_I0_O)        0.045    -0.069 r  VGA/cont_hs[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.069    VGA/plusOp[0]
    SLICE_X37Y59         FDRE                                         r  VGA/cont_hs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.855    -0.187    VGA/CLK
    SLICE_X37Y59         FDRE                                         r  VGA/cont_hs_reg[0]/C
                         clock pessimism             -0.237    -0.424    
    SLICE_X37Y59         FDRE (Hold_fdre_C_D)         0.091    -0.333    VGA/cont_hs_reg[0]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VGA/cont_hs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.844%)  route 0.238ns (56.156%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.559    -0.450    VGA/CLK
    SLICE_X33Y56         FDRE                                         r  VGA/cont_hs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.309 r  VGA/cont_hs_reg[5]/Q
                         net (fo=9, routed)           0.238    -0.071    VGA/cont_hs_reg__0[5]
    SLICE_X34Y57         LUT4 (Prop_lut4_I1_O)        0.045    -0.026 r  VGA/cont_hs[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.026    VGA/plusOp[7]
    SLICE_X34Y57         FDRE                                         r  VGA/cont_hs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.828    -0.214    VGA/CLK
    SLICE_X34Y57         FDRE                                         r  VGA/cont_hs_reg[7]/C
                         clock pessimism             -0.201    -0.415    
    SLICE_X34Y57         FDRE (Hold_fdre_C_D)         0.120    -0.295    VGA/cont_hs_reg[7]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { PLL/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16  PLL/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X35Y54    VGA/cont_vs_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X35Y55    VGA/cont_vs_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X39Y55    VGA/pixel_x_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X38Y57    VGA/pixel_x_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X39Y57    VGA/pixel_x_reg[7]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X36Y57    VGA/pixel_x_reg[8]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X36Y59    VGA/pixel_x_reg[9]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X37Y54    VGA/pixel_y_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       25.000      135.000    PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X35Y54    VGA/cont_vs_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X35Y55    VGA/cont_vs_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X39Y55    VGA/pixel_x_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X39Y55    VGA/pixel_x_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X38Y57    VGA/pixel_x_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X39Y57    VGA/pixel_x_reg[7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X36Y57    VGA/pixel_x_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X36Y59    VGA/pixel_x_reg[9]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X37Y54    VGA/pixel_y_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X37Y54    VGA/pixel_y_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X35Y54    VGA/cont_vs_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X35Y55    VGA/cont_vs_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X39Y55    VGA/pixel_x_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X38Y57    VGA/pixel_x_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X39Y57    VGA/pixel_x_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X36Y57    VGA/pixel_x_reg[8]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X36Y59    VGA/pixel_x_reg[9]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X37Y54    VGA/pixel_y_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X37Y54    VGA/pixel_y_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X37Y56    VGA/pixel_y_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { PLL/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  PLL/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.297ns  (required time - arrival time)
  Source:                 VGA/pixel_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.565ns (33.735%)  route 3.074ns (66.265%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 18.210 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.129ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.738    -2.129    VGA/CLK
    SLICE_X37Y55         FDRE                                         r  VGA/pixel_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.456    -1.673 r  VGA/pixel_y_reg[4]/Q
                         net (fo=21, routed)          0.873    -0.800    VGA/vga_r_reg_4[3]
    SLICE_X37Y56         LUT6 (Prop_lut6_I0_O)        0.124    -0.676 r  VGA/leqOp_inferred__4_carry__0_i_3/O
                         net (fo=2, routed)           0.552    -0.124    VGA/leqOp_inferred__4_carry__0_i_3_n_0
    SLICE_X37Y58         LUT5 (Prop_lut5_I3_O)        0.124     0.000 r  VGA/leqOp_inferred__4_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.000    PELOTA/pixel_y_reg[9]_0[0]
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     0.364 r  PELOTA/leqOp_inferred__4_carry__0/CO[0]
                         net (fo=3, routed)           0.979     1.343    PELOTA/vga_r_reg_1[0]
    SLICE_X38Y59         LUT4 (Prop_lut4_I0_O)        0.373     1.716 f  PELOTA/vga_b_i_2/O
                         net (fo=1, routed)           0.670     2.386    VGA/Bola_Y_reg[9]_0
    SLICE_X38Y59         LUT5 (Prop_lut5_I0_O)        0.124     2.510 r  VGA/vga_b_i_1/O
                         net (fo=1, routed)           0.000     2.510    VGA/vga_b0
    SLICE_X38Y59         FDRE                                         r  VGA/vga_b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.560    18.210    VGA/CLK
    SLICE_X38Y59         FDRE                                         r  VGA/vga_b_reg/C
                         clock pessimism             -0.365    17.844    
                         clock uncertainty           -0.118    17.726    
    SLICE_X38Y59         FDRE (Setup_fdre_C_D)        0.081    17.807    VGA/vga_b_reg
  -------------------------------------------------------------------
                         required time                         17.807    
                         arrival time                          -2.510    
  -------------------------------------------------------------------
                         slack                                 15.297    

Slack (MET) :             15.510ns  (required time - arrival time)
  Source:                 VGA/pixel_y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.857ns (42.434%)  route 2.519ns (57.566%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 18.210 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.129ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.738    -2.129    VGA/CLK
    SLICE_X38Y56         FDRE                                         r  VGA/pixel_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.518    -1.611 r  VGA/pixel_y_reg[7]/Q
                         net (fo=20, routed)          1.041    -0.569    VGA/vga_r_reg_4[6]
    SLICE_X39Y55         LUT5 (Prop_lut5_I0_O)        0.152    -0.417 r  VGA/leqOp_carry__0_i_3/O
                         net (fo=4, routed)           0.748     0.330    VGA/leqOp_carry__0_i_3_n_0
    SLICE_X39Y58         LUT5 (Prop_lut5_I3_O)        0.326     0.656 r  VGA/leqOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.656    PELOTA/pixel_y_reg[9][0]
    SLICE_X39Y58         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     1.020 r  PELOTA/leqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.579     1.599    VGA/CO[0]
    SLICE_X37Y59         LUT6 (Prop_lut6_I1_O)        0.373     1.972 r  VGA/vga_r_i_2/O
                         net (fo=1, routed)           0.151     2.124    VGA/vga_r_i_2_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I1_O)        0.124     2.248 r  VGA/vga_r_i_1/O
                         net (fo=1, routed)           0.000     2.248    VGA/vga_r0
    SLICE_X37Y59         FDRE                                         r  VGA/vga_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.560    18.210    VGA/CLK
    SLICE_X37Y59         FDRE                                         r  VGA/vga_r_reg/C
                         clock pessimism             -0.365    17.844    
                         clock uncertainty           -0.118    17.726    
    SLICE_X37Y59         FDRE (Setup_fdre_C_D)        0.031    17.757    VGA/vga_r_reg
  -------------------------------------------------------------------
                         required time                         17.757    
                         arrival time                          -2.248    
  -------------------------------------------------------------------
                         slack                                 15.510    

Slack (MET) :             15.814ns  (required time - arrival time)
  Source:                 VGA/pixel_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_g_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 1.825ns (44.322%)  route 2.293ns (55.678%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 18.210 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.129ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.738    -2.129    VGA/CLK
    SLICE_X37Y56         FDRE                                         r  VGA/pixel_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.456    -1.673 r  VGA/pixel_y_reg[3]/Q
                         net (fo=29, routed)          1.051    -0.622    VGA/vga_r_reg_4[2]
    SLICE_X39Y55         LUT6 (Prop_lut6_I1_O)        0.124    -0.498 r  VGA/leqOp_inferred__6_carry_i_9/O
                         net (fo=4, routed)           0.439    -0.059    VGA/leqOp_inferred__6_carry_i_9_n_0
    SLICE_X38Y54         LUT3 (Prop_lut3_I0_O)        0.124     0.065 r  VGA/leqOp_inferred__6_carry_i_5/O
                         net (fo=1, routed)           0.000     0.065    PELOTA/pixel_y_reg[6][3]
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.441 r  PELOTA/leqOp_inferred__6_carry/CO[3]
                         net (fo=1, routed)           0.000     0.441    PELOTA/leqOp_inferred__6_carry_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.695 r  PELOTA/leqOp_inferred__6_carry__0/CO[0]
                         net (fo=1, routed)           0.341     1.037    VGA/pixel_y_reg[8]_0[0]
    SLICE_X39Y55         LUT6 (Prop_lut6_I3_O)        0.367     1.404 r  VGA/vga_g_i_2/O
                         net (fo=2, routed)           0.461     1.865    VGA/vga_g_i_2_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I1_O)        0.124     1.989 r  VGA/vga_g_i_1/O
                         net (fo=1, routed)           0.000     1.989    VGA/vga_g0
    SLICE_X38Y59         FDRE                                         r  VGA/vga_g_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.560    18.210    VGA/CLK
    SLICE_X38Y59         FDRE                                         r  VGA/vga_g_reg/C
                         clock pessimism             -0.365    17.844    
                         clock uncertainty           -0.118    17.726    
    SLICE_X38Y59         FDRE (Setup_fdre_C_D)        0.077    17.803    VGA/vga_g_reg
  -------------------------------------------------------------------
                         required time                         17.803    
                         arrival time                          -1.989    
  -------------------------------------------------------------------
                         slack                                 15.814    

Slack (MET) :             16.474ns  (required time - arrival time)
  Source:                 VGA/cont_hs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/cont_hs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 1.078ns (32.659%)  route 2.223ns (67.341%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 18.136 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.736    -2.131    VGA/CLK
    SLICE_X37Y59         FDRE                                         r  VGA/cont_hs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.419    -1.712 f  VGA/cont_hs_reg[1]/Q
                         net (fo=8, routed)           1.406    -0.306    VGA/cont_hs_reg__0[1]
    SLICE_X33Y56         LUT5 (Prop_lut5_I1_O)        0.327     0.021 r  VGA/cont_hs[9]_i_2/O
                         net (fo=4, routed)           0.817     0.838    VGA/cont_hs[9]_i_2_n_0
    SLICE_X33Y57         LUT3 (Prop_lut3_I1_O)        0.332     1.170 r  VGA/cont_hs[6]_i_1/O
                         net (fo=1, routed)           0.000     1.170    VGA/plusOp[6]
    SLICE_X33Y57         FDRE                                         r  VGA/cont_hs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.486    18.136    VGA/CLK
    SLICE_X33Y57         FDRE                                         r  VGA/cont_hs_reg[6]/C
                         clock pessimism             -0.402    17.733    
                         clock uncertainty           -0.118    17.615    
    SLICE_X33Y57         FDRE (Setup_fdre_C_D)        0.029    17.644    VGA/cont_hs_reg[6]
  -------------------------------------------------------------------
                         required time                         17.644    
                         arrival time                          -1.170    
  -------------------------------------------------------------------
                         slack                                 16.474    

Slack (MET) :             16.499ns  (required time - arrival time)
  Source:                 VGA/cont_hs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/cont_hs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.324ns  (logic 1.078ns (32.434%)  route 2.246ns (67.566%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 18.136 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.736    -2.131    VGA/CLK
    SLICE_X37Y59         FDRE                                         r  VGA/cont_hs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.419    -1.712 f  VGA/cont_hs_reg[1]/Q
                         net (fo=8, routed)           1.406    -0.306    VGA/cont_hs_reg__0[1]
    SLICE_X33Y56         LUT5 (Prop_lut5_I1_O)        0.327     0.021 r  VGA/cont_hs[9]_i_2/O
                         net (fo=4, routed)           0.840     0.861    VGA/cont_hs[9]_i_2_n_0
    SLICE_X34Y57         LUT4 (Prop_lut4_I0_O)        0.332     1.193 r  VGA/cont_hs[7]_i_1/O
                         net (fo=1, routed)           0.000     1.193    VGA/plusOp[7]
    SLICE_X34Y57         FDRE                                         r  VGA/cont_hs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.486    18.136    VGA/CLK
    SLICE_X34Y57         FDRE                                         r  VGA/cont_hs_reg[7]/C
                         clock pessimism             -0.402    17.733    
                         clock uncertainty           -0.118    17.615    
    SLICE_X34Y57         FDRE (Setup_fdre_C_D)        0.077    17.692    VGA/cont_hs_reg[7]
  -------------------------------------------------------------------
                         required time                         17.692    
                         arrival time                          -1.193    
  -------------------------------------------------------------------
                         slack                                 16.499    

Slack (MET) :             16.511ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/cont_vs_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.704ns (23.926%)  route 2.238ns (76.074%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 18.137 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.660    -2.207    VGA/CLK
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.264    -0.487    VGA/cont_vs_reg__0[5]
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.124    -0.363 r  VGA/cont_vs[9]_i_5/O
                         net (fo=1, routed)           0.473     0.110    VGA/cont_vs[9]_i_5_n_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I4_O)        0.124     0.234 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.501     0.736    VGA/cont_vs0
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.487    18.137    VGA/CLK
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[0]/C
                         clock pessimism             -0.343    17.793    
                         clock uncertainty           -0.118    17.675    
    SLICE_X35Y54         FDRE (Setup_fdre_C_R)       -0.429    17.246    VGA/cont_vs_reg[0]
  -------------------------------------------------------------------
                         required time                         17.246    
                         arrival time                          -0.736    
  -------------------------------------------------------------------
                         slack                                 16.511    

Slack (MET) :             16.511ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/cont_vs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.704ns (23.926%)  route 2.238ns (76.074%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 18.137 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.660    -2.207    VGA/CLK
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.264    -0.487    VGA/cont_vs_reg__0[5]
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.124    -0.363 r  VGA/cont_vs[9]_i_5/O
                         net (fo=1, routed)           0.473     0.110    VGA/cont_vs[9]_i_5_n_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I4_O)        0.124     0.234 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.501     0.736    VGA/cont_vs0
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.487    18.137    VGA/CLK
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[2]/C
                         clock pessimism             -0.343    17.793    
                         clock uncertainty           -0.118    17.675    
    SLICE_X35Y54         FDRE (Setup_fdre_C_R)       -0.429    17.246    VGA/cont_vs_reg[2]
  -------------------------------------------------------------------
                         required time                         17.246    
                         arrival time                          -0.736    
  -------------------------------------------------------------------
                         slack                                 16.511    

Slack (MET) :             16.511ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/cont_vs_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.704ns (23.926%)  route 2.238ns (76.074%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 18.137 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.660    -2.207    VGA/CLK
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.264    -0.487    VGA/cont_vs_reg__0[5]
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.124    -0.363 r  VGA/cont_vs[9]_i_5/O
                         net (fo=1, routed)           0.473     0.110    VGA/cont_vs[9]_i_5_n_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I4_O)        0.124     0.234 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.501     0.736    VGA/cont_vs0
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.487    18.137    VGA/CLK
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[3]/C
                         clock pessimism             -0.343    17.793    
                         clock uncertainty           -0.118    17.675    
    SLICE_X35Y54         FDRE (Setup_fdre_C_R)       -0.429    17.246    VGA/cont_vs_reg[3]
  -------------------------------------------------------------------
                         required time                         17.246    
                         arrival time                          -0.736    
  -------------------------------------------------------------------
                         slack                                 16.511    

Slack (MET) :             16.511ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/cont_vs_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.704ns (23.926%)  route 2.238ns (76.074%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 18.137 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.660    -2.207    VGA/CLK
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.264    -0.487    VGA/cont_vs_reg__0[5]
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.124    -0.363 r  VGA/cont_vs[9]_i_5/O
                         net (fo=1, routed)           0.473     0.110    VGA/cont_vs[9]_i_5_n_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I4_O)        0.124     0.234 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.501     0.736    VGA/cont_vs0
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.487    18.137    VGA/CLK
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[5]/C
                         clock pessimism             -0.343    17.793    
                         clock uncertainty           -0.118    17.675    
    SLICE_X35Y54         FDRE (Setup_fdre_C_R)       -0.429    17.246    VGA/cont_vs_reg[5]
  -------------------------------------------------------------------
                         required time                         17.246    
                         arrival time                          -0.736    
  -------------------------------------------------------------------
                         slack                                 16.511    

Slack (MET) :             16.518ns  (required time - arrival time)
  Source:                 VGA/cont_hs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/cont_hs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.346ns  (logic 1.100ns (32.879%)  route 2.246ns (67.121%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 18.136 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.736    -2.131    VGA/CLK
    SLICE_X37Y59         FDRE                                         r  VGA/cont_hs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.419    -1.712 f  VGA/cont_hs_reg[1]/Q
                         net (fo=8, routed)           1.406    -0.306    VGA/cont_hs_reg__0[1]
    SLICE_X33Y56         LUT5 (Prop_lut5_I1_O)        0.327     0.021 r  VGA/cont_hs[9]_i_2/O
                         net (fo=4, routed)           0.840     0.861    VGA/cont_hs[9]_i_2_n_0
    SLICE_X34Y57         LUT5 (Prop_lut5_I3_O)        0.354     1.215 r  VGA/cont_hs[8]_i_1/O
                         net (fo=1, routed)           0.000     1.215    VGA/plusOp[8]
    SLICE_X34Y57         FDRE                                         r  VGA/cont_hs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.486    18.136    VGA/CLK
    SLICE_X34Y57         FDRE                                         r  VGA/cont_hs_reg[8]/C
                         clock pessimism             -0.402    17.733    
                         clock uncertainty           -0.118    17.615    
    SLICE_X34Y57         FDRE (Setup_fdre_C_D)        0.118    17.733    VGA/cont_hs_reg[8]
  -------------------------------------------------------------------
                         required time                         17.733    
                         arrival time                          -1.215    
  -------------------------------------------------------------------
                         slack                                 16.518    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/pixel_x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.643%)  route 0.137ns (49.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.585    -0.424    VGA/CLK
    SLICE_X37Y59         FDRE                                         r  VGA/cont_hs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.283 r  VGA/cont_hs_reg[0]/Q
                         net (fo=9, routed)           0.137    -0.145    VGA/cont_hs_reg__0[0]
    SLICE_X37Y57         FDRE                                         r  VGA/pixel_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.855    -0.187    VGA/CLK
    SLICE_X37Y57         FDRE                                         r  VGA/pixel_x_reg[0]/C
                         clock pessimism             -0.221    -0.408    
    SLICE_X37Y57         FDRE (Hold_fdre_C_D)         0.070    -0.338    VGA/pixel_x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 VGA/vs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_vs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.559    -0.450    VGA/CLK
    SLICE_X34Y54         FDRE                                         r  VGA/vs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.286 r  VGA/vs_reg/Q
                         net (fo=1, routed)           0.110    -0.176    VGA/vs
    SLICE_X34Y53         FDRE                                         r  VGA/vga_vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.829    -0.213    VGA/CLK
    SLICE_X34Y53         FDRE                                         r  VGA/vga_vs_reg/C
                         clock pessimism             -0.221    -0.434    
    SLICE_X34Y53         FDRE (Hold_fdre_C_D)         0.059    -0.375    VGA/vga_vs_reg
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.632%)  route 0.174ns (48.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.559    -0.450    VGA/CLK
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.309 r  VGA/cont_vs_reg[2]/Q
                         net (fo=8, routed)           0.174    -0.135    VGA/cont_vs_reg__0[2]
    SLICE_X34Y54         LUT6 (Prop_lut6_I1_O)        0.045    -0.090 r  VGA/vs_i_1/O
                         net (fo=1, routed)           0.000    -0.090    VGA/vs_i_1_n_0
    SLICE_X34Y54         FDRE                                         r  VGA/vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.829    -0.213    VGA/CLK
    SLICE_X34Y54         FDRE                                         r  VGA/vs_reg/C
                         clock pessimism             -0.224    -0.437    
    SLICE_X34Y54         FDRE (Hold_fdre_C_D)         0.120    -0.317    VGA/vs_reg
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/cont_hs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.246ns (70.590%)  route 0.102ns (29.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.558    -0.451    VGA/CLK
    SLICE_X34Y57         FDRE                                         r  VGA/cont_hs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.148    -0.303 r  VGA/cont_hs_reg[8]/Q
                         net (fo=7, routed)           0.102    -0.200    VGA/cont_hs_reg__0[8]
    SLICE_X34Y57         LUT6 (Prop_lut6_I0_O)        0.098    -0.102 r  VGA/cont_hs[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    VGA/plusOp[9]
    SLICE_X34Y57         FDRE                                         r  VGA/cont_hs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.828    -0.214    VGA/CLK
    SLICE_X34Y57         FDRE                                         r  VGA/cont_hs_reg[9]/C
                         clock pessimism             -0.237    -0.451    
    SLICE_X34Y57         FDRE (Hold_fdre_C_D)         0.121    -0.330    VGA/cont_hs_reg[9]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/cont_hs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.585    -0.424    VGA/CLK
    SLICE_X37Y59         FDRE                                         r  VGA/cont_hs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.283 r  VGA/cont_hs_reg[0]/Q
                         net (fo=9, routed)           0.168    -0.114    VGA/cont_hs_reg__0[0]
    SLICE_X37Y59         LUT2 (Prop_lut2_I0_O)        0.042    -0.072 r  VGA/cont_hs[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.072    VGA/plusOp[1]
    SLICE_X37Y59         FDRE                                         r  VGA/cont_hs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.855    -0.187    VGA/CLK
    SLICE_X37Y59         FDRE                                         r  VGA/cont_hs_reg[1]/C
                         clock pessimism             -0.237    -0.424    
    SLICE_X37Y59         FDRE (Hold_fdre_C_D)         0.107    -0.317    VGA/cont_hs_reg[1]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/cont_vs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.757%)  route 0.141ns (40.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.559    -0.450    VGA/CLK
    SLICE_X34Y55         FDRE                                         r  VGA/cont_vs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.286 r  VGA/cont_vs_reg[7]/Q
                         net (fo=8, routed)           0.141    -0.145    VGA/cont_vs_reg__0[7]
    SLICE_X35Y55         LUT6 (Prop_lut6_I1_O)        0.045    -0.100 r  VGA/cont_vs[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.100    VGA/plusOp__0[9]
    SLICE_X35Y55         FDRE                                         r  VGA/cont_vs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.829    -0.213    VGA/CLK
    SLICE_X35Y55         FDRE                                         r  VGA/cont_vs_reg[9]/C
                         clock pessimism             -0.224    -0.437    
    SLICE_X35Y55         FDRE (Hold_fdre_C_D)         0.092    -0.345    VGA/cont_vs_reg[9]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/cont_hs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.124%)  route 0.164ns (46.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.559    -0.450    VGA/CLK
    SLICE_X33Y56         FDRE                                         r  VGA/cont_hs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.309 r  VGA/cont_hs_reg[2]/Q
                         net (fo=7, routed)           0.164    -0.145    VGA/cont_hs_reg__0[2]
    SLICE_X33Y56         LUT6 (Prop_lut6_I1_O)        0.045    -0.100 r  VGA/cont_hs[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.100    VGA/plusOp[5]
    SLICE_X33Y56         FDRE                                         r  VGA/cont_hs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.828    -0.214    VGA/CLK
    SLICE_X33Y56         FDRE                                         r  VGA/cont_hs_reg[5]/C
                         clock pessimism             -0.236    -0.450    
    SLICE_X33Y56         FDRE (Hold_fdre_C_D)         0.092    -0.358    VGA/cont_hs_reg[5]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/cont_hs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.189ns (44.238%)  route 0.238ns (55.762%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.559    -0.450    VGA/CLK
    SLICE_X33Y56         FDRE                                         r  VGA/cont_hs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.309 r  VGA/cont_hs_reg[5]/Q
                         net (fo=9, routed)           0.238    -0.071    VGA/cont_hs_reg__0[5]
    SLICE_X34Y57         LUT5 (Prop_lut5_I2_O)        0.048    -0.023 r  VGA/cont_hs[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.023    VGA/plusOp[8]
    SLICE_X34Y57         FDRE                                         r  VGA/cont_hs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.828    -0.214    VGA/CLK
    SLICE_X34Y57         FDRE                                         r  VGA/cont_hs_reg[8]/C
                         clock pessimism             -0.201    -0.415    
    SLICE_X34Y57         FDRE (Hold_fdre_C_D)         0.131    -0.284    VGA/cont_hs_reg[8]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/cont_hs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.585    -0.424    VGA/CLK
    SLICE_X37Y59         FDRE                                         r  VGA/cont_hs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.283 f  VGA/cont_hs_reg[0]/Q
                         net (fo=9, routed)           0.168    -0.114    VGA/cont_hs_reg__0[0]
    SLICE_X37Y59         LUT1 (Prop_lut1_I0_O)        0.045    -0.069 r  VGA/cont_hs[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.069    VGA/plusOp[0]
    SLICE_X37Y59         FDRE                                         r  VGA/cont_hs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.855    -0.187    VGA/CLK
    SLICE_X37Y59         FDRE                                         r  VGA/cont_hs_reg[0]/C
                         clock pessimism             -0.237    -0.424    
    SLICE_X37Y59         FDRE (Hold_fdre_C_D)         0.091    -0.333    VGA/cont_hs_reg[0]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/cont_hs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.844%)  route 0.238ns (56.156%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.559    -0.450    VGA/CLK
    SLICE_X33Y56         FDRE                                         r  VGA/cont_hs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.309 r  VGA/cont_hs_reg[5]/Q
                         net (fo=9, routed)           0.238    -0.071    VGA/cont_hs_reg__0[5]
    SLICE_X34Y57         LUT4 (Prop_lut4_I1_O)        0.045    -0.026 r  VGA/cont_hs[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.026    VGA/plusOp[7]
    SLICE_X34Y57         FDRE                                         r  VGA/cont_hs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.828    -0.214    VGA/CLK
    SLICE_X34Y57         FDRE                                         r  VGA/cont_hs_reg[7]/C
                         clock pessimism             -0.201    -0.415    
    SLICE_X34Y57         FDRE (Hold_fdre_C_D)         0.120    -0.295    VGA/cont_hs_reg[7]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PLL/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  PLL/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X35Y54    VGA/cont_vs_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X35Y55    VGA/cont_vs_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X39Y55    VGA/pixel_x_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X38Y57    VGA/pixel_x_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X39Y57    VGA/pixel_x_reg[7]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X36Y57    VGA/pixel_x_reg[8]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X36Y59    VGA/pixel_x_reg[9]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X37Y54    VGA/pixel_y_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y54    VGA/cont_vs_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y55    VGA/cont_vs_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X39Y55    VGA/pixel_x_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X39Y55    VGA/pixel_x_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X38Y57    VGA/pixel_x_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X39Y57    VGA/pixel_x_reg[7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X36Y57    VGA/pixel_x_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X36Y59    VGA/pixel_x_reg[9]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X37Y54    VGA/pixel_y_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X37Y54    VGA/pixel_y_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y54    VGA/cont_vs_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y55    VGA/cont_vs_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X39Y55    VGA/pixel_x_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X38Y57    VGA/pixel_x_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X39Y57    VGA/pixel_x_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X36Y57    VGA/pixel_x_reg[8]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X36Y59    VGA/pixel_x_reg[9]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X37Y54    VGA/pixel_y_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X37Y54    VGA/pixel_y_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X37Y56    VGA/pixel_y_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { PLL/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  PLL/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 VGA/pixel_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.639ns  (logic 1.565ns (33.735%)  route 3.074ns (66.265%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 23.210 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.129ns = ( 17.871 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    21.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    22.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    14.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    16.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    16.133 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.738    17.871    VGA/CLK
    SLICE_X37Y55         FDRE                                         r  VGA/pixel_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.456    18.327 r  VGA/pixel_y_reg[4]/Q
                         net (fo=21, routed)          0.873    19.200    VGA/vga_r_reg_4[3]
    SLICE_X37Y56         LUT6 (Prop_lut6_I0_O)        0.124    19.324 r  VGA/leqOp_inferred__4_carry__0_i_3/O
                         net (fo=2, routed)           0.552    19.876    VGA/leqOp_inferred__4_carry__0_i_3_n_0
    SLICE_X37Y58         LUT5 (Prop_lut5_I3_O)        0.124    20.000 r  VGA/leqOp_inferred__4_carry__0_i_2/O
                         net (fo=1, routed)           0.000    20.000    PELOTA/pixel_y_reg[9]_0[0]
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    20.364 r  PELOTA/leqOp_inferred__4_carry__0/CO[0]
                         net (fo=3, routed)           0.979    21.343    PELOTA/vga_r_reg_1[0]
    SLICE_X38Y59         LUT4 (Prop_lut4_I0_O)        0.373    21.716 f  PELOTA/vga_b_i_2/O
                         net (fo=1, routed)           0.670    22.386    VGA/Bola_Y_reg[9]_0
    SLICE_X38Y59         LUT5 (Prop_lut5_I0_O)        0.124    22.510 r  VGA/vga_b_i_1/O
                         net (fo=1, routed)           0.000    22.510    VGA/vga_b0
    SLICE_X38Y59         FDRE                                         r  VGA/vga_b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L16                                               0.000    25.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    25.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    19.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    21.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.560    23.210    VGA/CLK
    SLICE_X38Y59         FDRE                                         r  VGA/vga_b_reg/C
                         clock pessimism             -0.365    22.844    
                         clock uncertainty           -0.121    22.723    
    SLICE_X38Y59         FDRE (Setup_fdre_C_D)        0.081    22.804    VGA/vga_b_reg
  -------------------------------------------------------------------
                         required time                         22.804    
                         arrival time                         -22.510    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 VGA/pixel_y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.376ns  (logic 1.857ns (42.434%)  route 2.519ns (57.566%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 23.210 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.129ns = ( 17.871 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    21.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    22.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    14.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    16.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    16.133 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.738    17.871    VGA/CLK
    SLICE_X38Y56         FDRE                                         r  VGA/pixel_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.518    18.389 r  VGA/pixel_y_reg[7]/Q
                         net (fo=20, routed)          1.041    19.431    VGA/vga_r_reg_4[6]
    SLICE_X39Y55         LUT5 (Prop_lut5_I0_O)        0.152    19.583 r  VGA/leqOp_carry__0_i_3/O
                         net (fo=4, routed)           0.748    20.330    VGA/leqOp_carry__0_i_3_n_0
    SLICE_X39Y58         LUT5 (Prop_lut5_I3_O)        0.326    20.656 r  VGA/leqOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    20.656    PELOTA/pixel_y_reg[9][0]
    SLICE_X39Y58         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    21.020 r  PELOTA/leqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.579    21.599    VGA/CO[0]
    SLICE_X37Y59         LUT6 (Prop_lut6_I1_O)        0.373    21.972 r  VGA/vga_r_i_2/O
                         net (fo=1, routed)           0.151    22.124    VGA/vga_r_i_2_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I1_O)        0.124    22.248 r  VGA/vga_r_i_1/O
                         net (fo=1, routed)           0.000    22.248    VGA/vga_r0
    SLICE_X37Y59         FDRE                                         r  VGA/vga_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L16                                               0.000    25.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    25.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    19.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    21.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.560    23.210    VGA/CLK
    SLICE_X37Y59         FDRE                                         r  VGA/vga_r_reg/C
                         clock pessimism             -0.365    22.844    
                         clock uncertainty           -0.121    22.723    
    SLICE_X37Y59         FDRE (Setup_fdre_C_D)        0.031    22.754    VGA/vga_r_reg
  -------------------------------------------------------------------
                         required time                         22.754    
                         arrival time                         -22.248    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 VGA/pixel_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_g_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.118ns  (logic 1.825ns (44.322%)  route 2.293ns (55.678%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 23.210 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.129ns = ( 17.871 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    21.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    22.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    14.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    16.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    16.133 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.738    17.871    VGA/CLK
    SLICE_X37Y56         FDRE                                         r  VGA/pixel_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.456    18.327 r  VGA/pixel_y_reg[3]/Q
                         net (fo=29, routed)          1.051    19.378    VGA/vga_r_reg_4[2]
    SLICE_X39Y55         LUT6 (Prop_lut6_I1_O)        0.124    19.502 r  VGA/leqOp_inferred__6_carry_i_9/O
                         net (fo=4, routed)           0.439    19.941    VGA/leqOp_inferred__6_carry_i_9_n_0
    SLICE_X38Y54         LUT3 (Prop_lut3_I0_O)        0.124    20.065 r  VGA/leqOp_inferred__6_carry_i_5/O
                         net (fo=1, routed)           0.000    20.065    PELOTA/pixel_y_reg[6][3]
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.441 r  PELOTA/leqOp_inferred__6_carry/CO[3]
                         net (fo=1, routed)           0.000    20.441    PELOTA/leqOp_inferred__6_carry_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.695 r  PELOTA/leqOp_inferred__6_carry__0/CO[0]
                         net (fo=1, routed)           0.341    21.037    VGA/pixel_y_reg[8]_0[0]
    SLICE_X39Y55         LUT6 (Prop_lut6_I3_O)        0.367    21.404 r  VGA/vga_g_i_2/O
                         net (fo=2, routed)           0.461    21.865    VGA/vga_g_i_2_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I1_O)        0.124    21.989 r  VGA/vga_g_i_1/O
                         net (fo=1, routed)           0.000    21.989    VGA/vga_g0
    SLICE_X38Y59         FDRE                                         r  VGA/vga_g_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L16                                               0.000    25.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    25.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    19.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    21.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.560    23.210    VGA/CLK
    SLICE_X38Y59         FDRE                                         r  VGA/vga_g_reg/C
                         clock pessimism             -0.365    22.844    
                         clock uncertainty           -0.121    22.723    
    SLICE_X38Y59         FDRE (Setup_fdre_C_D)        0.077    22.800    VGA/vga_g_reg
  -------------------------------------------------------------------
                         required time                         22.800    
                         arrival time                         -21.989    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             1.471ns  (required time - arrival time)
  Source:                 VGA/cont_hs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/cont_hs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.301ns  (logic 1.078ns (32.659%)  route 2.223ns (67.341%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 23.136 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.131ns = ( 17.869 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    21.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    22.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    14.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    16.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    16.133 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.736    17.869    VGA/CLK
    SLICE_X37Y59         FDRE                                         r  VGA/cont_hs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.419    18.288 f  VGA/cont_hs_reg[1]/Q
                         net (fo=8, routed)           1.406    19.694    VGA/cont_hs_reg__0[1]
    SLICE_X33Y56         LUT5 (Prop_lut5_I1_O)        0.327    20.021 r  VGA/cont_hs[9]_i_2/O
                         net (fo=4, routed)           0.817    20.838    VGA/cont_hs[9]_i_2_n_0
    SLICE_X33Y57         LUT3 (Prop_lut3_I1_O)        0.332    21.170 r  VGA/cont_hs[6]_i_1/O
                         net (fo=1, routed)           0.000    21.170    VGA/plusOp[6]
    SLICE_X33Y57         FDRE                                         r  VGA/cont_hs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L16                                               0.000    25.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    25.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    19.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    21.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.486    23.136    VGA/CLK
    SLICE_X33Y57         FDRE                                         r  VGA/cont_hs_reg[6]/C
                         clock pessimism             -0.402    22.733    
                         clock uncertainty           -0.121    22.612    
    SLICE_X33Y57         FDRE (Setup_fdre_C_D)        0.029    22.641    VGA/cont_hs_reg[6]
  -------------------------------------------------------------------
                         required time                         22.641    
                         arrival time                         -21.170    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.496ns  (required time - arrival time)
  Source:                 VGA/cont_hs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/cont_hs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.324ns  (logic 1.078ns (32.434%)  route 2.246ns (67.566%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 23.136 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.131ns = ( 17.869 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    21.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    22.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    14.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    16.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    16.133 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.736    17.869    VGA/CLK
    SLICE_X37Y59         FDRE                                         r  VGA/cont_hs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.419    18.288 f  VGA/cont_hs_reg[1]/Q
                         net (fo=8, routed)           1.406    19.694    VGA/cont_hs_reg__0[1]
    SLICE_X33Y56         LUT5 (Prop_lut5_I1_O)        0.327    20.021 r  VGA/cont_hs[9]_i_2/O
                         net (fo=4, routed)           0.840    20.861    VGA/cont_hs[9]_i_2_n_0
    SLICE_X34Y57         LUT4 (Prop_lut4_I0_O)        0.332    21.193 r  VGA/cont_hs[7]_i_1/O
                         net (fo=1, routed)           0.000    21.193    VGA/plusOp[7]
    SLICE_X34Y57         FDRE                                         r  VGA/cont_hs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L16                                               0.000    25.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    25.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    19.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    21.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.486    23.136    VGA/CLK
    SLICE_X34Y57         FDRE                                         r  VGA/cont_hs_reg[7]/C
                         clock pessimism             -0.402    22.733    
                         clock uncertainty           -0.121    22.612    
    SLICE_X34Y57         FDRE (Setup_fdre_C_D)        0.077    22.689    VGA/cont_hs_reg[7]
  -------------------------------------------------------------------
                         required time                         22.689    
                         arrival time                         -21.193    
  -------------------------------------------------------------------
                         slack                                  1.496    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/cont_vs_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.942ns  (logic 0.704ns (23.926%)  route 2.238ns (76.074%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 23.137 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.207ns = ( 17.793 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    21.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    22.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    14.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    16.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    16.133 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.660    17.793    VGA/CLK
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.456    18.249 r  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.264    19.513    VGA/cont_vs_reg__0[5]
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.124    19.637 r  VGA/cont_vs[9]_i_5/O
                         net (fo=1, routed)           0.473    20.110    VGA/cont_vs[9]_i_5_n_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I4_O)        0.124    20.234 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.501    20.736    VGA/cont_vs0
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L16                                               0.000    25.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    25.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    19.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    21.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.487    23.137    VGA/CLK
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[0]/C
                         clock pessimism             -0.343    22.793    
                         clock uncertainty           -0.121    22.672    
    SLICE_X35Y54         FDRE (Setup_fdre_C_R)       -0.429    22.243    VGA/cont_vs_reg[0]
  -------------------------------------------------------------------
                         required time                         22.243    
                         arrival time                         -20.736    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/cont_vs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.942ns  (logic 0.704ns (23.926%)  route 2.238ns (76.074%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 23.137 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.207ns = ( 17.793 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    21.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    22.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    14.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    16.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    16.133 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.660    17.793    VGA/CLK
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.456    18.249 r  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.264    19.513    VGA/cont_vs_reg__0[5]
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.124    19.637 r  VGA/cont_vs[9]_i_5/O
                         net (fo=1, routed)           0.473    20.110    VGA/cont_vs[9]_i_5_n_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I4_O)        0.124    20.234 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.501    20.736    VGA/cont_vs0
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L16                                               0.000    25.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    25.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    19.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    21.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.487    23.137    VGA/CLK
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[2]/C
                         clock pessimism             -0.343    22.793    
                         clock uncertainty           -0.121    22.672    
    SLICE_X35Y54         FDRE (Setup_fdre_C_R)       -0.429    22.243    VGA/cont_vs_reg[2]
  -------------------------------------------------------------------
                         required time                         22.243    
                         arrival time                         -20.736    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/cont_vs_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.942ns  (logic 0.704ns (23.926%)  route 2.238ns (76.074%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 23.137 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.207ns = ( 17.793 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    21.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    22.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    14.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    16.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    16.133 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.660    17.793    VGA/CLK
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.456    18.249 r  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.264    19.513    VGA/cont_vs_reg__0[5]
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.124    19.637 r  VGA/cont_vs[9]_i_5/O
                         net (fo=1, routed)           0.473    20.110    VGA/cont_vs[9]_i_5_n_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I4_O)        0.124    20.234 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.501    20.736    VGA/cont_vs0
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L16                                               0.000    25.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    25.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    19.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    21.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.487    23.137    VGA/CLK
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[3]/C
                         clock pessimism             -0.343    22.793    
                         clock uncertainty           -0.121    22.672    
    SLICE_X35Y54         FDRE (Setup_fdre_C_R)       -0.429    22.243    VGA/cont_vs_reg[3]
  -------------------------------------------------------------------
                         required time                         22.243    
                         arrival time                         -20.736    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/cont_vs_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.942ns  (logic 0.704ns (23.926%)  route 2.238ns (76.074%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 23.137 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.207ns = ( 17.793 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    21.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    22.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    14.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    16.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    16.133 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.660    17.793    VGA/CLK
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.456    18.249 r  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.264    19.513    VGA/cont_vs_reg__0[5]
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.124    19.637 r  VGA/cont_vs[9]_i_5/O
                         net (fo=1, routed)           0.473    20.110    VGA/cont_vs[9]_i_5_n_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I4_O)        0.124    20.234 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.501    20.736    VGA/cont_vs0
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L16                                               0.000    25.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    25.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    19.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    21.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.487    23.137    VGA/CLK
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[5]/C
                         clock pessimism             -0.343    22.793    
                         clock uncertainty           -0.121    22.672    
    SLICE_X35Y54         FDRE (Setup_fdre_C_R)       -0.429    22.243    VGA/cont_vs_reg[5]
  -------------------------------------------------------------------
                         required time                         22.243    
                         arrival time                         -20.736    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.515ns  (required time - arrival time)
  Source:                 VGA/cont_hs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/cont_hs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.346ns  (logic 1.100ns (32.879%)  route 2.246ns (67.121%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 23.136 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.131ns = ( 17.869 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    21.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    22.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    14.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    16.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    16.133 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.736    17.869    VGA/CLK
    SLICE_X37Y59         FDRE                                         r  VGA/cont_hs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.419    18.288 f  VGA/cont_hs_reg[1]/Q
                         net (fo=8, routed)           1.406    19.694    VGA/cont_hs_reg__0[1]
    SLICE_X33Y56         LUT5 (Prop_lut5_I1_O)        0.327    20.021 r  VGA/cont_hs[9]_i_2/O
                         net (fo=4, routed)           0.840    20.861    VGA/cont_hs[9]_i_2_n_0
    SLICE_X34Y57         LUT5 (Prop_lut5_I3_O)        0.354    21.215 r  VGA/cont_hs[8]_i_1/O
                         net (fo=1, routed)           0.000    21.215    VGA/plusOp[8]
    SLICE_X34Y57         FDRE                                         r  VGA/cont_hs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    L16                                               0.000    25.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    25.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    19.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    21.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.486    23.136    VGA/CLK
    SLICE_X34Y57         FDRE                                         r  VGA/cont_hs_reg[8]/C
                         clock pessimism             -0.402    22.733    
                         clock uncertainty           -0.121    22.612    
    SLICE_X34Y57         FDRE (Setup_fdre_C_D)        0.118    22.730    VGA/cont_hs_reg[8]
  -------------------------------------------------------------------
                         required time                         22.730    
                         arrival time                         -21.215    
  -------------------------------------------------------------------
                         slack                                  1.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/pixel_x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.643%)  route 0.137ns (49.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.585    -0.424    VGA/CLK
    SLICE_X37Y59         FDRE                                         r  VGA/cont_hs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.283 r  VGA/cont_hs_reg[0]/Q
                         net (fo=9, routed)           0.137    -0.145    VGA/cont_hs_reg__0[0]
    SLICE_X37Y57         FDRE                                         r  VGA/pixel_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.855    -0.187    VGA/CLK
    SLICE_X37Y57         FDRE                                         r  VGA/pixel_x_reg[0]/C
                         clock pessimism             -0.221    -0.408    
                         clock uncertainty            0.121    -0.286    
    SLICE_X37Y57         FDRE (Hold_fdre_C_D)         0.070    -0.216    VGA/pixel_x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 VGA/vs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_vs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.559    -0.450    VGA/CLK
    SLICE_X34Y54         FDRE                                         r  VGA/vs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.286 r  VGA/vs_reg/Q
                         net (fo=1, routed)           0.110    -0.176    VGA/vs
    SLICE_X34Y53         FDRE                                         r  VGA/vga_vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.829    -0.213    VGA/CLK
    SLICE_X34Y53         FDRE                                         r  VGA/vga_vs_reg/C
                         clock pessimism             -0.221    -0.434    
                         clock uncertainty            0.121    -0.312    
    SLICE_X34Y53         FDRE (Hold_fdre_C_D)         0.059    -0.253    VGA/vga_vs_reg
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.632%)  route 0.174ns (48.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.559    -0.450    VGA/CLK
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.309 r  VGA/cont_vs_reg[2]/Q
                         net (fo=8, routed)           0.174    -0.135    VGA/cont_vs_reg__0[2]
    SLICE_X34Y54         LUT6 (Prop_lut6_I1_O)        0.045    -0.090 r  VGA/vs_i_1/O
                         net (fo=1, routed)           0.000    -0.090    VGA/vs_i_1_n_0
    SLICE_X34Y54         FDRE                                         r  VGA/vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.829    -0.213    VGA/CLK
    SLICE_X34Y54         FDRE                                         r  VGA/vs_reg/C
                         clock pessimism             -0.224    -0.437    
                         clock uncertainty            0.121    -0.315    
    SLICE_X34Y54         FDRE (Hold_fdre_C_D)         0.120    -0.195    VGA/vs_reg
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/cont_hs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.246ns (70.590%)  route 0.102ns (29.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.558    -0.451    VGA/CLK
    SLICE_X34Y57         FDRE                                         r  VGA/cont_hs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.148    -0.303 r  VGA/cont_hs_reg[8]/Q
                         net (fo=7, routed)           0.102    -0.200    VGA/cont_hs_reg__0[8]
    SLICE_X34Y57         LUT6 (Prop_lut6_I0_O)        0.098    -0.102 r  VGA/cont_hs[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    VGA/plusOp[9]
    SLICE_X34Y57         FDRE                                         r  VGA/cont_hs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.828    -0.214    VGA/CLK
    SLICE_X34Y57         FDRE                                         r  VGA/cont_hs_reg[9]/C
                         clock pessimism             -0.237    -0.451    
                         clock uncertainty            0.121    -0.329    
    SLICE_X34Y57         FDRE (Hold_fdre_C_D)         0.121    -0.208    VGA/cont_hs_reg[9]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/cont_hs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.585    -0.424    VGA/CLK
    SLICE_X37Y59         FDRE                                         r  VGA/cont_hs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.283 r  VGA/cont_hs_reg[0]/Q
                         net (fo=9, routed)           0.168    -0.114    VGA/cont_hs_reg__0[0]
    SLICE_X37Y59         LUT2 (Prop_lut2_I0_O)        0.042    -0.072 r  VGA/cont_hs[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.072    VGA/plusOp[1]
    SLICE_X37Y59         FDRE                                         r  VGA/cont_hs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.855    -0.187    VGA/CLK
    SLICE_X37Y59         FDRE                                         r  VGA/cont_hs_reg[1]/C
                         clock pessimism             -0.237    -0.424    
                         clock uncertainty            0.121    -0.302    
    SLICE_X37Y59         FDRE (Hold_fdre_C_D)         0.107    -0.195    VGA/cont_hs_reg[1]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/cont_vs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.757%)  route 0.141ns (40.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.559    -0.450    VGA/CLK
    SLICE_X34Y55         FDRE                                         r  VGA/cont_vs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.286 r  VGA/cont_vs_reg[7]/Q
                         net (fo=8, routed)           0.141    -0.145    VGA/cont_vs_reg__0[7]
    SLICE_X35Y55         LUT6 (Prop_lut6_I1_O)        0.045    -0.100 r  VGA/cont_vs[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.100    VGA/plusOp__0[9]
    SLICE_X35Y55         FDRE                                         r  VGA/cont_vs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.829    -0.213    VGA/CLK
    SLICE_X35Y55         FDRE                                         r  VGA/cont_vs_reg[9]/C
                         clock pessimism             -0.224    -0.437    
                         clock uncertainty            0.121    -0.315    
    SLICE_X35Y55         FDRE (Hold_fdre_C_D)         0.092    -0.223    VGA/cont_vs_reg[9]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/cont_hs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.124%)  route 0.164ns (46.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.559    -0.450    VGA/CLK
    SLICE_X33Y56         FDRE                                         r  VGA/cont_hs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.309 r  VGA/cont_hs_reg[2]/Q
                         net (fo=7, routed)           0.164    -0.145    VGA/cont_hs_reg__0[2]
    SLICE_X33Y56         LUT6 (Prop_lut6_I1_O)        0.045    -0.100 r  VGA/cont_hs[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.100    VGA/plusOp[5]
    SLICE_X33Y56         FDRE                                         r  VGA/cont_hs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.828    -0.214    VGA/CLK
    SLICE_X33Y56         FDRE                                         r  VGA/cont_hs_reg[5]/C
                         clock pessimism             -0.236    -0.450    
                         clock uncertainty            0.121    -0.328    
    SLICE_X33Y56         FDRE (Hold_fdre_C_D)         0.092    -0.236    VGA/cont_hs_reg[5]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/cont_hs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.189ns (44.238%)  route 0.238ns (55.762%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.559    -0.450    VGA/CLK
    SLICE_X33Y56         FDRE                                         r  VGA/cont_hs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.309 r  VGA/cont_hs_reg[5]/Q
                         net (fo=9, routed)           0.238    -0.071    VGA/cont_hs_reg__0[5]
    SLICE_X34Y57         LUT5 (Prop_lut5_I2_O)        0.048    -0.023 r  VGA/cont_hs[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.023    VGA/plusOp[8]
    SLICE_X34Y57         FDRE                                         r  VGA/cont_hs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.828    -0.214    VGA/CLK
    SLICE_X34Y57         FDRE                                         r  VGA/cont_hs_reg[8]/C
                         clock pessimism             -0.201    -0.415    
                         clock uncertainty            0.121    -0.293    
    SLICE_X34Y57         FDRE (Hold_fdre_C_D)         0.131    -0.162    VGA/cont_hs_reg[8]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/cont_hs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.585    -0.424    VGA/CLK
    SLICE_X37Y59         FDRE                                         r  VGA/cont_hs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.283 f  VGA/cont_hs_reg[0]/Q
                         net (fo=9, routed)           0.168    -0.114    VGA/cont_hs_reg__0[0]
    SLICE_X37Y59         LUT1 (Prop_lut1_I0_O)        0.045    -0.069 r  VGA/cont_hs[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.069    VGA/plusOp[0]
    SLICE_X37Y59         FDRE                                         r  VGA/cont_hs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.855    -0.187    VGA/CLK
    SLICE_X37Y59         FDRE                                         r  VGA/cont_hs_reg[0]/C
                         clock pessimism             -0.237    -0.424    
                         clock uncertainty            0.121    -0.302    
    SLICE_X37Y59         FDRE (Hold_fdre_C_D)         0.091    -0.211    VGA/cont_hs_reg[0]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/cont_hs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.844%)  route 0.238ns (56.156%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.559    -0.450    VGA/CLK
    SLICE_X33Y56         FDRE                                         r  VGA/cont_hs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.309 r  VGA/cont_hs_reg[5]/Q
                         net (fo=9, routed)           0.238    -0.071    VGA/cont_hs_reg__0[5]
    SLICE_X34Y57         LUT4 (Prop_lut4_I1_O)        0.045    -0.026 r  VGA/cont_hs[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.026    VGA/plusOp[7]
    SLICE_X34Y57         FDRE                                         r  VGA/cont_hs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.828    -0.214    VGA/CLK
    SLICE_X34Y57         FDRE                                         r  VGA/cont_hs_reg[7]/C
                         clock pessimism             -0.201    -0.415    
                         clock uncertainty            0.121    -0.293    
    SLICE_X34Y57         FDRE (Hold_fdre_C_D)         0.120    -0.173    VGA/cont_hs_reg[7]
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.148    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 VGA/pixel_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VGA/vga_b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0 rise@75.000ns)
  Data Path Delay:        4.639ns  (logic 1.565ns (33.735%)  route 3.074ns (66.265%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 78.210 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.129ns = ( 72.871 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     75.000    75.000 r  
    L16                                               0.000    75.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    75.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    76.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    77.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    69.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    71.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    71.133 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.738    72.871    VGA/CLK
    SLICE_X37Y55         FDRE                                         r  VGA/pixel_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.456    73.327 r  VGA/pixel_y_reg[4]/Q
                         net (fo=21, routed)          0.873    74.200    VGA/vga_r_reg_4[3]
    SLICE_X37Y56         LUT6 (Prop_lut6_I0_O)        0.124    74.324 r  VGA/leqOp_inferred__4_carry__0_i_3/O
                         net (fo=2, routed)           0.552    74.876    VGA/leqOp_inferred__4_carry__0_i_3_n_0
    SLICE_X37Y58         LUT5 (Prop_lut5_I3_O)        0.124    75.000 r  VGA/leqOp_inferred__4_carry__0_i_2/O
                         net (fo=1, routed)           0.000    75.000    PELOTA/pixel_y_reg[9]_0[0]
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    75.364 r  PELOTA/leqOp_inferred__4_carry__0/CO[0]
                         net (fo=3, routed)           0.979    76.343    PELOTA/vga_r_reg_1[0]
    SLICE_X38Y59         LUT4 (Prop_lut4_I0_O)        0.373    76.716 f  PELOTA/vga_b_i_2/O
                         net (fo=1, routed)           0.670    77.386    VGA/Bola_Y_reg[9]_0
    SLICE_X38Y59         LUT5 (Prop_lut5_I0_O)        0.124    77.510 r  VGA/vga_b_i_1/O
                         net (fo=1, routed)           0.000    77.510    VGA/vga_b0
    SLICE_X38Y59         FDRE                                         r  VGA/vga_b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    80.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    76.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.560    78.210    VGA/CLK
    SLICE_X38Y59         FDRE                                         r  VGA/vga_b_reg/C
                         clock pessimism             -0.365    77.844    
                         clock uncertainty           -0.121    77.723    
    SLICE_X38Y59         FDRE (Setup_fdre_C_D)        0.081    77.804    VGA/vga_b_reg
  -------------------------------------------------------------------
                         required time                         77.804    
                         arrival time                         -77.510    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 VGA/pixel_y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VGA/vga_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0 rise@75.000ns)
  Data Path Delay:        4.376ns  (logic 1.857ns (42.434%)  route 2.519ns (57.566%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 78.210 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.129ns = ( 72.871 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     75.000    75.000 r  
    L16                                               0.000    75.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    75.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    76.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    77.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    69.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    71.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    71.133 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.738    72.871    VGA/CLK
    SLICE_X38Y56         FDRE                                         r  VGA/pixel_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.518    73.389 r  VGA/pixel_y_reg[7]/Q
                         net (fo=20, routed)          1.041    74.431    VGA/vga_r_reg_4[6]
    SLICE_X39Y55         LUT5 (Prop_lut5_I0_O)        0.152    74.583 r  VGA/leqOp_carry__0_i_3/O
                         net (fo=4, routed)           0.748    75.330    VGA/leqOp_carry__0_i_3_n_0
    SLICE_X39Y58         LUT5 (Prop_lut5_I3_O)        0.326    75.656 r  VGA/leqOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    75.656    PELOTA/pixel_y_reg[9][0]
    SLICE_X39Y58         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    76.020 r  PELOTA/leqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.579    76.599    VGA/CO[0]
    SLICE_X37Y59         LUT6 (Prop_lut6_I1_O)        0.373    76.972 r  VGA/vga_r_i_2/O
                         net (fo=1, routed)           0.151    77.124    VGA/vga_r_i_2_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I1_O)        0.124    77.248 r  VGA/vga_r_i_1/O
                         net (fo=1, routed)           0.000    77.248    VGA/vga_r0
    SLICE_X37Y59         FDRE                                         r  VGA/vga_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    80.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    76.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.560    78.210    VGA/CLK
    SLICE_X37Y59         FDRE                                         r  VGA/vga_r_reg/C
                         clock pessimism             -0.365    77.844    
                         clock uncertainty           -0.121    77.723    
    SLICE_X37Y59         FDRE (Setup_fdre_C_D)        0.031    77.754    VGA/vga_r_reg
  -------------------------------------------------------------------
                         required time                         77.754    
                         arrival time                         -77.248    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 VGA/pixel_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VGA/vga_g_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0 rise@75.000ns)
  Data Path Delay:        4.118ns  (logic 1.825ns (44.322%)  route 2.293ns (55.678%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 78.210 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.129ns = ( 72.871 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     75.000    75.000 r  
    L16                                               0.000    75.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    75.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    76.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    77.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    69.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    71.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    71.133 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.738    72.871    VGA/CLK
    SLICE_X37Y56         FDRE                                         r  VGA/pixel_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.456    73.327 r  VGA/pixel_y_reg[3]/Q
                         net (fo=29, routed)          1.051    74.378    VGA/vga_r_reg_4[2]
    SLICE_X39Y55         LUT6 (Prop_lut6_I1_O)        0.124    74.502 r  VGA/leqOp_inferred__6_carry_i_9/O
                         net (fo=4, routed)           0.439    74.941    VGA/leqOp_inferred__6_carry_i_9_n_0
    SLICE_X38Y54         LUT3 (Prop_lut3_I0_O)        0.124    75.065 r  VGA/leqOp_inferred__6_carry_i_5/O
                         net (fo=1, routed)           0.000    75.065    PELOTA/pixel_y_reg[6][3]
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    75.441 r  PELOTA/leqOp_inferred__6_carry/CO[3]
                         net (fo=1, routed)           0.000    75.441    PELOTA/leqOp_inferred__6_carry_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    75.695 r  PELOTA/leqOp_inferred__6_carry__0/CO[0]
                         net (fo=1, routed)           0.341    76.037    VGA/pixel_y_reg[8]_0[0]
    SLICE_X39Y55         LUT6 (Prop_lut6_I3_O)        0.367    76.404 r  VGA/vga_g_i_2/O
                         net (fo=2, routed)           0.461    76.865    VGA/vga_g_i_2_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I1_O)        0.124    76.989 r  VGA/vga_g_i_1/O
                         net (fo=1, routed)           0.000    76.989    VGA/vga_g0
    SLICE_X38Y59         FDRE                                         r  VGA/vga_g_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    80.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    76.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.560    78.210    VGA/CLK
    SLICE_X38Y59         FDRE                                         r  VGA/vga_g_reg/C
                         clock pessimism             -0.365    77.844    
                         clock uncertainty           -0.121    77.723    
    SLICE_X38Y59         FDRE (Setup_fdre_C_D)        0.077    77.800    VGA/vga_g_reg
  -------------------------------------------------------------------
                         required time                         77.800    
                         arrival time                         -76.989    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             1.471ns  (required time - arrival time)
  Source:                 VGA/cont_hs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VGA/cont_hs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0 rise@75.000ns)
  Data Path Delay:        3.301ns  (logic 1.078ns (32.659%)  route 2.223ns (67.341%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 78.136 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.131ns = ( 72.869 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     75.000    75.000 r  
    L16                                               0.000    75.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    75.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    76.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    77.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    69.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    71.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    71.133 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.736    72.869    VGA/CLK
    SLICE_X37Y59         FDRE                                         r  VGA/cont_hs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.419    73.288 f  VGA/cont_hs_reg[1]/Q
                         net (fo=8, routed)           1.406    74.694    VGA/cont_hs_reg__0[1]
    SLICE_X33Y56         LUT5 (Prop_lut5_I1_O)        0.327    75.021 r  VGA/cont_hs[9]_i_2/O
                         net (fo=4, routed)           0.817    75.838    VGA/cont_hs[9]_i_2_n_0
    SLICE_X33Y57         LUT3 (Prop_lut3_I1_O)        0.332    76.170 r  VGA/cont_hs[6]_i_1/O
                         net (fo=1, routed)           0.000    76.170    VGA/plusOp[6]
    SLICE_X33Y57         FDRE                                         r  VGA/cont_hs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    80.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    76.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.486    78.136    VGA/CLK
    SLICE_X33Y57         FDRE                                         r  VGA/cont_hs_reg[6]/C
                         clock pessimism             -0.402    77.733    
                         clock uncertainty           -0.121    77.612    
    SLICE_X33Y57         FDRE (Setup_fdre_C_D)        0.029    77.641    VGA/cont_hs_reg[6]
  -------------------------------------------------------------------
                         required time                         77.641    
                         arrival time                         -76.170    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.496ns  (required time - arrival time)
  Source:                 VGA/cont_hs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VGA/cont_hs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0 rise@75.000ns)
  Data Path Delay:        3.324ns  (logic 1.078ns (32.434%)  route 2.246ns (67.566%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 78.136 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.131ns = ( 72.869 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     75.000    75.000 r  
    L16                                               0.000    75.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    75.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    76.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    77.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    69.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    71.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    71.133 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.736    72.869    VGA/CLK
    SLICE_X37Y59         FDRE                                         r  VGA/cont_hs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.419    73.288 f  VGA/cont_hs_reg[1]/Q
                         net (fo=8, routed)           1.406    74.694    VGA/cont_hs_reg__0[1]
    SLICE_X33Y56         LUT5 (Prop_lut5_I1_O)        0.327    75.021 r  VGA/cont_hs[9]_i_2/O
                         net (fo=4, routed)           0.840    75.861    VGA/cont_hs[9]_i_2_n_0
    SLICE_X34Y57         LUT4 (Prop_lut4_I0_O)        0.332    76.193 r  VGA/cont_hs[7]_i_1/O
                         net (fo=1, routed)           0.000    76.193    VGA/plusOp[7]
    SLICE_X34Y57         FDRE                                         r  VGA/cont_hs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    80.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    76.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.486    78.136    VGA/CLK
    SLICE_X34Y57         FDRE                                         r  VGA/cont_hs_reg[7]/C
                         clock pessimism             -0.402    77.733    
                         clock uncertainty           -0.121    77.612    
    SLICE_X34Y57         FDRE (Setup_fdre_C_D)        0.077    77.689    VGA/cont_hs_reg[7]
  -------------------------------------------------------------------
                         required time                         77.689    
                         arrival time                         -76.193    
  -------------------------------------------------------------------
                         slack                                  1.496    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VGA/cont_vs_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0 rise@75.000ns)
  Data Path Delay:        2.942ns  (logic 0.704ns (23.926%)  route 2.238ns (76.074%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 78.137 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.207ns = ( 72.793 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     75.000    75.000 r  
    L16                                               0.000    75.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    75.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    76.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    77.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    69.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    71.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    71.133 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.660    72.793    VGA/CLK
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.456    73.249 r  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.264    74.513    VGA/cont_vs_reg__0[5]
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.124    74.637 r  VGA/cont_vs[9]_i_5/O
                         net (fo=1, routed)           0.473    75.110    VGA/cont_vs[9]_i_5_n_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I4_O)        0.124    75.234 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.501    75.736    VGA/cont_vs0
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    80.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    76.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.487    78.137    VGA/CLK
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[0]/C
                         clock pessimism             -0.343    77.793    
                         clock uncertainty           -0.121    77.672    
    SLICE_X35Y54         FDRE (Setup_fdre_C_R)       -0.429    77.243    VGA/cont_vs_reg[0]
  -------------------------------------------------------------------
                         required time                         77.243    
                         arrival time                         -75.736    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VGA/cont_vs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0 rise@75.000ns)
  Data Path Delay:        2.942ns  (logic 0.704ns (23.926%)  route 2.238ns (76.074%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 78.137 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.207ns = ( 72.793 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     75.000    75.000 r  
    L16                                               0.000    75.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    75.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    76.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    77.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    69.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    71.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    71.133 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.660    72.793    VGA/CLK
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.456    73.249 r  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.264    74.513    VGA/cont_vs_reg__0[5]
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.124    74.637 r  VGA/cont_vs[9]_i_5/O
                         net (fo=1, routed)           0.473    75.110    VGA/cont_vs[9]_i_5_n_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I4_O)        0.124    75.234 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.501    75.736    VGA/cont_vs0
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    80.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    76.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.487    78.137    VGA/CLK
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[2]/C
                         clock pessimism             -0.343    77.793    
                         clock uncertainty           -0.121    77.672    
    SLICE_X35Y54         FDRE (Setup_fdre_C_R)       -0.429    77.243    VGA/cont_vs_reg[2]
  -------------------------------------------------------------------
                         required time                         77.243    
                         arrival time                         -75.736    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VGA/cont_vs_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0 rise@75.000ns)
  Data Path Delay:        2.942ns  (logic 0.704ns (23.926%)  route 2.238ns (76.074%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 78.137 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.207ns = ( 72.793 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     75.000    75.000 r  
    L16                                               0.000    75.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    75.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    76.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    77.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    69.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    71.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    71.133 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.660    72.793    VGA/CLK
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.456    73.249 r  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.264    74.513    VGA/cont_vs_reg__0[5]
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.124    74.637 r  VGA/cont_vs[9]_i_5/O
                         net (fo=1, routed)           0.473    75.110    VGA/cont_vs[9]_i_5_n_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I4_O)        0.124    75.234 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.501    75.736    VGA/cont_vs0
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    80.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    76.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.487    78.137    VGA/CLK
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[3]/C
                         clock pessimism             -0.343    77.793    
                         clock uncertainty           -0.121    77.672    
    SLICE_X35Y54         FDRE (Setup_fdre_C_R)       -0.429    77.243    VGA/cont_vs_reg[3]
  -------------------------------------------------------------------
                         required time                         77.243    
                         arrival time                         -75.736    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VGA/cont_vs_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0 rise@75.000ns)
  Data Path Delay:        2.942ns  (logic 0.704ns (23.926%)  route 2.238ns (76.074%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 78.137 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.207ns = ( 72.793 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     75.000    75.000 r  
    L16                                               0.000    75.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    75.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    76.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    77.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    69.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    71.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    71.133 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.660    72.793    VGA/CLK
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.456    73.249 r  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.264    74.513    VGA/cont_vs_reg__0[5]
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.124    74.637 r  VGA/cont_vs[9]_i_5/O
                         net (fo=1, routed)           0.473    75.110    VGA/cont_vs[9]_i_5_n_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I4_O)        0.124    75.234 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.501    75.736    VGA/cont_vs0
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    80.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    76.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.487    78.137    VGA/CLK
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[5]/C
                         clock pessimism             -0.343    77.793    
                         clock uncertainty           -0.121    77.672    
    SLICE_X35Y54         FDRE (Setup_fdre_C_R)       -0.429    77.243    VGA/cont_vs_reg[5]
  -------------------------------------------------------------------
                         required time                         77.243    
                         arrival time                         -75.736    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.515ns  (required time - arrival time)
  Source:                 VGA/cont_hs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VGA/cont_hs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0 rise@75.000ns)
  Data Path Delay:        3.346ns  (logic 1.100ns (32.879%)  route 2.246ns (67.121%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 78.136 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.131ns = ( 72.869 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     75.000    75.000 r  
    L16                                               0.000    75.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    75.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    76.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    77.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    69.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    71.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    71.133 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.736    72.869    VGA/CLK
    SLICE_X37Y59         FDRE                                         r  VGA/cont_hs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.419    73.288 f  VGA/cont_hs_reg[1]/Q
                         net (fo=8, routed)           1.406    74.694    VGA/cont_hs_reg__0[1]
    SLICE_X33Y56         LUT5 (Prop_lut5_I1_O)        0.327    75.021 r  VGA/cont_hs[9]_i_2/O
                         net (fo=4, routed)           0.840    75.861    VGA/cont_hs[9]_i_2_n_0
    SLICE_X34Y57         LUT5 (Prop_lut5_I3_O)        0.354    76.215 r  VGA/cont_hs[8]_i_1/O
                         net (fo=1, routed)           0.000    76.215    VGA/plusOp[8]
    SLICE_X34Y57         FDRE                                         r  VGA/cont_hs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    80.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    76.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.486    78.136    VGA/CLK
    SLICE_X34Y57         FDRE                                         r  VGA/cont_hs_reg[8]/C
                         clock pessimism             -0.402    77.733    
                         clock uncertainty           -0.121    77.612    
    SLICE_X34Y57         FDRE (Setup_fdre_C_D)        0.118    77.730    VGA/cont_hs_reg[8]
  -------------------------------------------------------------------
                         required time                         77.730    
                         arrival time                         -76.215    
  -------------------------------------------------------------------
                         slack                                  1.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VGA/pixel_x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.643%)  route 0.137ns (49.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.585    -0.424    VGA/CLK
    SLICE_X37Y59         FDRE                                         r  VGA/cont_hs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.283 r  VGA/cont_hs_reg[0]/Q
                         net (fo=9, routed)           0.137    -0.145    VGA/cont_hs_reg__0[0]
    SLICE_X37Y57         FDRE                                         r  VGA/pixel_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.855    -0.187    VGA/CLK
    SLICE_X37Y57         FDRE                                         r  VGA/pixel_x_reg[0]/C
                         clock pessimism             -0.221    -0.408    
                         clock uncertainty            0.121    -0.286    
    SLICE_X37Y57         FDRE (Hold_fdre_C_D)         0.070    -0.216    VGA/pixel_x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 VGA/vs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VGA/vga_vs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.559    -0.450    VGA/CLK
    SLICE_X34Y54         FDRE                                         r  VGA/vs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.286 r  VGA/vs_reg/Q
                         net (fo=1, routed)           0.110    -0.176    VGA/vs
    SLICE_X34Y53         FDRE                                         r  VGA/vga_vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.829    -0.213    VGA/CLK
    SLICE_X34Y53         FDRE                                         r  VGA/vga_vs_reg/C
                         clock pessimism             -0.221    -0.434    
                         clock uncertainty            0.121    -0.312    
    SLICE_X34Y53         FDRE (Hold_fdre_C_D)         0.059    -0.253    VGA/vga_vs_reg
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VGA/vs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.632%)  route 0.174ns (48.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.559    -0.450    VGA/CLK
    SLICE_X35Y54         FDRE                                         r  VGA/cont_vs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.309 r  VGA/cont_vs_reg[2]/Q
                         net (fo=8, routed)           0.174    -0.135    VGA/cont_vs_reg__0[2]
    SLICE_X34Y54         LUT6 (Prop_lut6_I1_O)        0.045    -0.090 r  VGA/vs_i_1/O
                         net (fo=1, routed)           0.000    -0.090    VGA/vs_i_1_n_0
    SLICE_X34Y54         FDRE                                         r  VGA/vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.829    -0.213    VGA/CLK
    SLICE_X34Y54         FDRE                                         r  VGA/vs_reg/C
                         clock pessimism             -0.224    -0.437    
                         clock uncertainty            0.121    -0.315    
    SLICE_X34Y54         FDRE (Hold_fdre_C_D)         0.120    -0.195    VGA/vs_reg
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VGA/cont_hs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.246ns (70.590%)  route 0.102ns (29.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.558    -0.451    VGA/CLK
    SLICE_X34Y57         FDRE                                         r  VGA/cont_hs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.148    -0.303 r  VGA/cont_hs_reg[8]/Q
                         net (fo=7, routed)           0.102    -0.200    VGA/cont_hs_reg__0[8]
    SLICE_X34Y57         LUT6 (Prop_lut6_I0_O)        0.098    -0.102 r  VGA/cont_hs[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    VGA/plusOp[9]
    SLICE_X34Y57         FDRE                                         r  VGA/cont_hs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.828    -0.214    VGA/CLK
    SLICE_X34Y57         FDRE                                         r  VGA/cont_hs_reg[9]/C
                         clock pessimism             -0.237    -0.451    
                         clock uncertainty            0.121    -0.329    
    SLICE_X34Y57         FDRE (Hold_fdre_C_D)         0.121    -0.208    VGA/cont_hs_reg[9]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VGA/cont_hs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.585    -0.424    VGA/CLK
    SLICE_X37Y59         FDRE                                         r  VGA/cont_hs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.283 r  VGA/cont_hs_reg[0]/Q
                         net (fo=9, routed)           0.168    -0.114    VGA/cont_hs_reg__0[0]
    SLICE_X37Y59         LUT2 (Prop_lut2_I0_O)        0.042    -0.072 r  VGA/cont_hs[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.072    VGA/plusOp[1]
    SLICE_X37Y59         FDRE                                         r  VGA/cont_hs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.855    -0.187    VGA/CLK
    SLICE_X37Y59         FDRE                                         r  VGA/cont_hs_reg[1]/C
                         clock pessimism             -0.237    -0.424    
                         clock uncertainty            0.121    -0.302    
    SLICE_X37Y59         FDRE (Hold_fdre_C_D)         0.107    -0.195    VGA/cont_hs_reg[1]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VGA/cont_vs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.757%)  route 0.141ns (40.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.559    -0.450    VGA/CLK
    SLICE_X34Y55         FDRE                                         r  VGA/cont_vs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.286 r  VGA/cont_vs_reg[7]/Q
                         net (fo=8, routed)           0.141    -0.145    VGA/cont_vs_reg__0[7]
    SLICE_X35Y55         LUT6 (Prop_lut6_I1_O)        0.045    -0.100 r  VGA/cont_vs[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.100    VGA/plusOp__0[9]
    SLICE_X35Y55         FDRE                                         r  VGA/cont_vs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.829    -0.213    VGA/CLK
    SLICE_X35Y55         FDRE                                         r  VGA/cont_vs_reg[9]/C
                         clock pessimism             -0.224    -0.437    
                         clock uncertainty            0.121    -0.315    
    SLICE_X35Y55         FDRE (Hold_fdre_C_D)         0.092    -0.223    VGA/cont_vs_reg[9]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VGA/cont_hs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.124%)  route 0.164ns (46.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.559    -0.450    VGA/CLK
    SLICE_X33Y56         FDRE                                         r  VGA/cont_hs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.309 r  VGA/cont_hs_reg[2]/Q
                         net (fo=7, routed)           0.164    -0.145    VGA/cont_hs_reg__0[2]
    SLICE_X33Y56         LUT6 (Prop_lut6_I1_O)        0.045    -0.100 r  VGA/cont_hs[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.100    VGA/plusOp[5]
    SLICE_X33Y56         FDRE                                         r  VGA/cont_hs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.828    -0.214    VGA/CLK
    SLICE_X33Y56         FDRE                                         r  VGA/cont_hs_reg[5]/C
                         clock pessimism             -0.236    -0.450    
                         clock uncertainty            0.121    -0.328    
    SLICE_X33Y56         FDRE (Hold_fdre_C_D)         0.092    -0.236    VGA/cont_hs_reg[5]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VGA/cont_hs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.189ns (44.238%)  route 0.238ns (55.762%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.559    -0.450    VGA/CLK
    SLICE_X33Y56         FDRE                                         r  VGA/cont_hs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.309 r  VGA/cont_hs_reg[5]/Q
                         net (fo=9, routed)           0.238    -0.071    VGA/cont_hs_reg__0[5]
    SLICE_X34Y57         LUT5 (Prop_lut5_I2_O)        0.048    -0.023 r  VGA/cont_hs[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.023    VGA/plusOp[8]
    SLICE_X34Y57         FDRE                                         r  VGA/cont_hs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.828    -0.214    VGA/CLK
    SLICE_X34Y57         FDRE                                         r  VGA/cont_hs_reg[8]/C
                         clock pessimism             -0.201    -0.415    
                         clock uncertainty            0.121    -0.293    
    SLICE_X34Y57         FDRE (Hold_fdre_C_D)         0.131    -0.162    VGA/cont_hs_reg[8]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VGA/cont_hs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.585    -0.424    VGA/CLK
    SLICE_X37Y59         FDRE                                         r  VGA/cont_hs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.283 f  VGA/cont_hs_reg[0]/Q
                         net (fo=9, routed)           0.168    -0.114    VGA/cont_hs_reg__0[0]
    SLICE_X37Y59         LUT1 (Prop_lut1_I0_O)        0.045    -0.069 r  VGA/cont_hs[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.069    VGA/plusOp[0]
    SLICE_X37Y59         FDRE                                         r  VGA/cont_hs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.855    -0.187    VGA/CLK
    SLICE_X37Y59         FDRE                                         r  VGA/cont_hs_reg[0]/C
                         clock pessimism             -0.237    -0.424    
                         clock uncertainty            0.121    -0.302    
    SLICE_X37Y59         FDRE (Hold_fdre_C_D)         0.091    -0.211    VGA/cont_hs_reg[0]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VGA/cont_hs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.844%)  route 0.238ns (56.156%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.559    -0.450    VGA/CLK
    SLICE_X33Y56         FDRE                                         r  VGA/cont_hs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.309 r  VGA/cont_hs_reg[5]/Q
                         net (fo=9, routed)           0.238    -0.071    VGA/cont_hs_reg__0[5]
    SLICE_X34Y57         LUT4 (Prop_lut4_I1_O)        0.045    -0.026 r  VGA/cont_hs[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.026    VGA/plusOp[7]
    SLICE_X34Y57         FDRE                                         r  VGA/cont_hs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.828    -0.214    VGA/CLK
    SLICE_X34Y57         FDRE                                         r  VGA/cont_hs_reg[7]/C
                         clock pessimism             -0.201    -0.415    
                         clock uncertainty            0.121    -0.293    
    SLICE_X34Y57         FDRE (Hold_fdre_C_D)         0.120    -0.173    VGA/cont_hs_reg[7]
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.148    





