Information: Updating design information... (UID-85)
Warning: Design 'serial_mlp1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : serial_mlp1
Version: J-2014.09
Date   : Mon Dec 23 11:27:13 2019
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NCCOM   Library: tcbn90gtc
Wire Load Model Mode: top

  Startpoint: data_to_neuron_reg[4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: activation_memory_banks_reg[0][1][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  serial_mlp1        TSMC32K_Lowk_Conservative
                                           tcbn90gtc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  data_to_neuron_reg[4][1]/CP (DFQD1)                     0.00 #     0.00 r
  data_to_neuron_reg[4][1]/Q (DFQD1)                      0.11       0.11 r
  NEURON/inputs[4][1] (parallel_neuron_10_8)              0.00       0.11 r
  NEURON/mult_66_G5/b[1] (parallel_neuron_10_8_DW_mult_uns_4)
                                                          0.00       0.11 r
  NEURON/mult_66_G5/U129/ZN (INVD1)                       0.06       0.17 f
  NEURON/mult_66_G5/U158/ZN (NR2D0)                       0.12       0.29 r
  NEURON/mult_66_G5/U15/S (CMPE22D1)                      0.11       0.39 r
  NEURON/mult_66_G5/product[1] (parallel_neuron_10_8_DW_mult_uns_4)
                                                          0.00       0.39 r
  NEURON/add_8_root_add_0_root_add_70_G9/A[1] (parallel_neuron_10_8_DW01_add_4)
                                                          0.00       0.39 r
  NEURON/add_8_root_add_0_root_add_70_G9/U1_1/S (CMPE32D1)
                                                          0.12       0.52 r
  NEURON/add_8_root_add_0_root_add_70_G9/SUM[1] (parallel_neuron_10_8_DW01_add_4)
                                                          0.00       0.52 r
  NEURON/add_2_root_add_0_root_add_70_G9/A[1] (parallel_neuron_10_8_DW01_add_3)
                                                          0.00       0.52 r
  NEURON/add_2_root_add_0_root_add_70_G9/U1_1/S (CMPE32D1)
                                                          0.12       0.64 r
  NEURON/add_2_root_add_0_root_add_70_G9/SUM[1] (parallel_neuron_10_8_DW01_add_3)
                                                          0.00       0.64 r
  NEURON/add_1_root_add_0_root_add_70_G9/B[1] (parallel_neuron_10_8_DW01_add_1)
                                                          0.00       0.64 r
  NEURON/add_1_root_add_0_root_add_70_G9/U1_1/S (CMPE32D1)
                                                          0.12       0.76 f
  NEURON/add_1_root_add_0_root_add_70_G9/SUM[1] (parallel_neuron_10_8_DW01_add_1)
                                                          0.00       0.76 f
  NEURON/add_0_root_add_0_root_add_70_G9/B[1] (parallel_neuron_10_8_DW01_add_0)
                                                          0.00       0.76 f
  NEURON/add_0_root_add_0_root_add_70_G9/U7/ZN (OAI211D0)
                                                          0.07       0.83 r
  NEURON/add_0_root_add_0_root_add_70_G9/U6/ZN (IOA21D0)
                                                          0.06       0.90 f
  NEURON/add_0_root_add_0_root_add_70_G9/U5/Z (OA21D0)
                                                          0.08       0.98 f
  NEURON/add_0_root_add_0_root_add_70_G9/U4/ZN (AOI21D0)
                                                          0.11       1.09 r
  NEURON/add_0_root_add_0_root_add_70_G9/U3/ZN (IOA21D0)
                                                          0.08       1.17 r
  NEURON/add_0_root_add_0_root_add_70_G9/U2/ZN (OAI21D0)
                                                          0.06       1.23 f
  NEURON/add_0_root_add_0_root_add_70_G9/U1_4/CO (CMPE32D1)
                                                          0.07       1.30 f
  NEURON/add_0_root_add_0_root_add_70_G9/U1_5/CO (CMPE32D1)
                                                          0.06       1.36 f
  NEURON/add_0_root_add_0_root_add_70_G9/U1_6/CO (CMPE32D1)
                                                          0.06       1.43 f
  NEURON/add_0_root_add_0_root_add_70_G9/U1_7/CO (CMPE32D1)
                                                          0.06       1.49 f
  NEURON/add_0_root_add_0_root_add_70_G9/U1_8/CO (CMPE32D1)
                                                          0.06       1.55 f
  NEURON/add_0_root_add_0_root_add_70_G9/U1_9/CO (CMPE32D1)
                                                          0.06       1.61 f
  NEURON/add_0_root_add_0_root_add_70_G9/U1_10/CO (CMPE32D1)
                                                          0.06       1.67 f
  NEURON/add_0_root_add_0_root_add_70_G9/U1_11/CO (CMPE32D1)
                                                          0.06       1.73 f
  NEURON/add_0_root_add_0_root_add_70_G9/U1_12/CO (CMPE32D1)
                                                          0.06       1.79 f
  NEURON/add_0_root_add_0_root_add_70_G9/U1_13/CO (CMPE32D1)
                                                          0.06       1.85 f
  NEURON/add_0_root_add_0_root_add_70_G9/U1_14/CO (CMPE32D1)
                                                          0.06       1.91 f
  NEURON/add_0_root_add_0_root_add_70_G9/U1_15/Z (XOR3D1)
                                                          0.10       2.01 f
  NEURON/add_0_root_add_0_root_add_70_G9/SUM[15] (parallel_neuron_10_8_DW01_add_0)
                                                          0.00       2.01 f
  NEURON/U10/ZN (NR4D1)                                   0.24       2.26 r
  NEURON/U6/ZN (IND2D0)                                   0.09       2.35 f
  NEURON/activation_ReLU/activ_in[5] (activationReLU_10_4_8)
                                                          0.00       2.35 f
  NEURON/activation_ReLU/U5/Z (OR4D1)                     0.12       2.47 f
  NEURON/activation_ReLU/U3/Z (OA21D1)                    0.10       2.57 f
  NEURON/activation_ReLU/U9/Z (AN2D0)                     0.08       2.65 f
  NEURON/activation_ReLU/activ_out[7] (activationReLU_10_4_8)
                                                          0.00       2.65 f
  NEURON/output[7] (parallel_neuron_10_8)                 0.00       2.65 f
  U10758/Z (BUFFD0)                                       0.23       2.88 f
  U11356/ZN (ND2D1)                                       0.06       2.93 r
  U11355/Z (BUFFD0)                                       0.24       3.18 r
  U12281/ZN (OAI222D0)                                    0.11       3.29 f
  activation_memory_banks_reg[0][1][7]/D (DFQD1)          0.00       3.29 f
  data arrival time                                                  3.29

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  activation_memory_banks_reg[0][1][7]/CP (DFQD1)         0.00       5.00 r
  library setup time                                     -0.05       4.95
  data required time                                                 4.95
  --------------------------------------------------------------------------
  data required time                                                 4.95
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.66


1
