aag 2618 179 239 1 2200
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74
76
78
80
82
84
86
88
90
92
94
96
98
100
102
104
106
108
110
112
114
116
118
120
122
124
126
128
130
132
134
136
138
140
142
144
146
148
150
152
154
156
158
160
162
164
166
168
170
172
174
176
178
180
182
184
186
188
190
192
194
196
198
200
202
204
206
208
210
212
214
216
218
220
222
224
226
228
230
232
234
236
238
240
242
244
246
248
250
252
254
256
258
260
262
264
266
268
270
272
274
276
278
280
282
284
286
288
290
292
294
296
298
300
302
304
306
308
310
312
314
316
318
320
322
324
326
328
330
332
334
336
338
340
342
344
346
348
350
352
354
356
358
360 1
362 931
364 943
366 955
368 967
370 979
372 991
374 1003
376 1015
378 1031
380 1043
382 1055
384 1067
386 1079
388 1091
390 1103
392 1115
394 1127
396 1139
398 1151
400 1163
402 1175
404 1187
406 1199
408 1211
410 1223
412 1235
414 1247
416 1259
418 1271
420 1283
422 1295
424 1307
426 1319
428 1331
430 1343
432 1355
434 1367
436 1379
438 1391
440 1403
442 1415
444 1427
446 1439
448 1451
450 1463
452 1475
454 1487
456 1499
458 1527
460 1539
462 1547
464 1555
466 1563
468 1571
470 1579
472 1591
474 1603
476 1615
478 1627
480 1639
482 1651
484 1663
486 1675
488 1687
490 1699
492 1711
494 1723
496 1735
498 1747
500 1759
502 1771
504 1783
506 1909
508 1928
510 1946
512 1963
514 1975
516 1987
518 1999
520 2011
522 2023
524 2035
526 2047
528 2059
530 2071
532 2083
534 2095
536 2107
538 2119
540 2131
542 2143
544 2155
546 2167
548 2179
550 2191
552 2203
554 2215
556 2227
558 2239
560 2273
562 2291
564 2309
566 2327
568 2345
570 2363
572 2381
574 2399
576 2419
578 2457
580 2489
582 2507
584 2525
586 2543
588 2561
590 2579
592 2597
594 2615
596 2925
598 2953
600 2959
602 2965
604 2971
606 2977
608 2983
610 2989
612 2995
614 3001
616 3013
618 3025
620 3037
622 3049
624 3061
626 3073
628 3085
630 3097
632 4491
634 4540
636 4578
638 4616
640 4623
642 4629
644 4635
646 4641
648 4647
650 4653
652 4659
654 4665
656 4671
658 4677
660 4683
662 4689
664 4695
666 4701
668 4707
670 4713
672 4719
674 4725
676 4731
678 4737
680 4743
682 4749
684 4755
686 4761
688 4767
690 4773
692 4779
694 4785
696 4791
698 4797
700 4803
702 4809
704 4815
706 4821
708 4827
710 4833
712 4839
714 4845
716 4851
718 4857
720 4863
722 4869
724 4875
726 4881
728 4887
730 4893
732 4899
734 4905
736 4911
738 4912
740 4920
742 4941
744 4947
746 4953
748 4959
750 4965
752 4971
754 4977
756 4983
758 4989
760 4995
762 5001
764 5007
766 5013
768 5019
770 5025
772 5031
774 5051
776 5057
778 5063
780 5069
782 5075
784 5081
786 5087
788 5093
790 5099
792 5105
794 5111
796 5117
798 5123
800 5129
802 5135
804 5141
806 5147
808 5153
810 5159
812 5165
814 5171
816 5177
818 5183
820 5189
822 5195
824 5201
826 5207
828 5213
830 5219
832 5225
834 5231
836 5237
881
838 741 360
840 740 360
842 839 360
844 739 360
846 738 360
848 845 360
850 847 842
852 851 843
854 339 337
856 854 341
858 857 340
860 858 855
862 338 336
864 863 855
866 855 341
868 854 340
870 869 867
872 336 335
874 872 864
876 874 870
878 877 861
880 878 852
882 337 335
884 882 339
886 884 341
888 247 245
890 888 249
892 890 250
894 892 253
896 894 255
898 896 257
900 898 259
902 900 886
904 4 3
906 904 7
908 906 9
910 908 11
912 910 13
914 912 15
916 914 17
918 916 902
920 363 360
922 362 360
924 921 360
926 918 18
928 922 919
930 929 927
932 365 360
934 364 360
936 933 360
938 918 20
940 934 919
942 941 939
944 367 360
946 366 360
948 945 360
950 918 22
952 946 919
954 953 951
956 369 360
958 368 360
960 957 360
962 918 24
964 958 919
966 965 963
968 371 360
970 370 360
972 969 360
974 918 26
976 970 919
978 977 975
980 373 360
982 372 360
984 981 360
986 918 28
988 982 919
990 989 987
992 375 360
994 374 360
996 993 360
998 918 30
1000 994 919
1002 1001 999
1004 377 360
1006 376 360
1008 1005 360
1010 918 32
1012 1006 919
1014 1013 1011
1016 882 338
1018 1016 341
1020 379 360
1022 378 360
1024 1021 360
1026 1018 178
1028 1022 1019
1030 1029 1027
1032 381 360
1034 380 360
1036 1033 360
1038 1018 180
1040 1034 1019
1042 1041 1039
1044 383 360
1046 382 360
1048 1045 360
1050 1018 182
1052 1046 1019
1054 1053 1051
1056 385 360
1058 384 360
1060 1057 360
1062 1018 184
1064 1058 1019
1066 1065 1063
1068 387 360
1070 386 360
1072 1069 360
1074 1018 186
1076 1070 1019
1078 1077 1075
1080 389 360
1082 388 360
1084 1081 360
1086 1018 188
1088 1082 1019
1090 1089 1087
1092 391 360
1094 390 360
1096 1093 360
1098 1018 190
1100 1094 1019
1102 1101 1099
1104 393 360
1106 392 360
1108 1105 360
1110 1018 192
1112 1106 1019
1114 1113 1111
1116 395 360
1118 394 360
1120 1117 360
1122 1018 34
1124 1118 1019
1126 1125 1123
1128 397 360
1130 396 360
1132 1129 360
1134 1018 36
1136 1130 1019
1138 1137 1135
1140 399 360
1142 398 360
1144 1141 360
1146 1018 38
1148 1142 1019
1150 1149 1147
1152 401 360
1154 400 360
1156 1153 360
1158 1018 40
1160 1154 1019
1162 1161 1159
1164 403 360
1166 402 360
1168 1165 360
1170 1018 42
1172 1166 1019
1174 1173 1171
1176 405 360
1178 404 360
1180 1177 360
1182 1018 44
1184 1178 1019
1186 1185 1183
1188 407 360
1190 406 360
1192 1189 360
1194 1018 46
1196 1190 1019
1198 1197 1195
1200 409 360
1202 408 360
1204 1201 360
1206 1018 48
1208 1202 1019
1210 1209 1207
1212 411 360
1214 410 360
1216 1213 360
1218 1018 50
1220 1214 1019
1222 1221 1219
1224 413 360
1226 412 360
1228 1225 360
1230 1018 52
1232 1226 1019
1234 1233 1231
1236 415 360
1238 414 360
1240 1237 360
1242 1018 54
1244 1238 1019
1246 1245 1243
1248 417 360
1250 416 360
1252 1249 360
1254 1018 56
1256 1250 1019
1258 1257 1255
1260 419 360
1262 418 360
1264 1261 360
1266 1018 58
1268 1262 1019
1270 1269 1267
1272 421 360
1274 420 360
1276 1273 360
1278 1018 60
1280 1274 1019
1282 1281 1279
1284 423 360
1286 422 360
1288 1285 360
1290 1018 62
1292 1286 1019
1294 1293 1291
1296 425 360
1298 424 360
1300 1297 360
1302 1018 64
1304 1298 1019
1306 1305 1303
1308 427 360
1310 426 360
1312 1309 360
1314 1018 66
1316 1310 1019
1318 1317 1315
1320 429 360
1322 428 360
1324 1321 360
1326 1018 68
1328 1322 1019
1330 1329 1327
1332 431 360
1334 430 360
1336 1333 360
1338 1018 70
1340 1334 1019
1342 1341 1339
1344 433 360
1346 432 360
1348 1345 360
1350 1018 72
1352 1346 1019
1354 1353 1351
1356 435 360
1358 434 360
1360 1357 360
1362 1018 74
1364 1358 1019
1366 1365 1363
1368 437 360
1370 436 360
1372 1369 360
1374 1018 76
1376 1370 1019
1378 1377 1375
1380 439 360
1382 438 360
1384 1381 360
1386 1018 78
1388 1382 1019
1390 1389 1387
1392 441 360
1394 440 360
1396 1393 360
1398 1018 80
1400 1394 1019
1402 1401 1399
1404 443 360
1406 442 360
1408 1405 360
1410 1018 82
1412 1406 1019
1414 1413 1411
1416 445 360
1418 444 360
1420 1417 360
1422 1018 84
1424 1418 1019
1426 1425 1423
1428 447 360
1430 446 360
1432 1429 360
1434 1018 86
1436 1430 1019
1438 1437 1435
1440 449 360
1442 448 360
1444 1441 360
1446 1018 88
1448 1442 1019
1450 1449 1447
1452 451 360
1454 450 360
1456 1453 360
1458 1018 90
1460 1454 1019
1462 1461 1459
1464 453 360
1466 452 360
1468 1465 360
1470 1018 92
1472 1466 1019
1474 1473 1471
1476 455 360
1478 454 360
1480 1477 360
1482 1018 94
1484 1478 1019
1486 1485 1483
1488 457 360
1490 456 360
1492 1489 360
1494 1018 96
1496 1490 1019
1498 1497 1495
1500 5 2
1502 1500 7
1504 1502 9
1506 1504 11
1508 1506 13
1510 1508 15
1512 1510 17
1514 1512 902
1516 459 360
1518 458 360
1520 1517 360
1522 1514 18
1524 1518 1515
1526 1525 1523
1528 461 360
1530 460 360
1532 1529 360
1534 1514 20
1536 1530 1515
1538 1537 1535
1540 462 360
1542 1514 22
1544 1540 1515
1546 1545 1543
1548 464 360
1550 1514 24
1552 1548 1515
1554 1553 1551
1556 466 360
1558 1514 26
1560 1556 1515
1562 1561 1559
1564 468 360
1566 1514 28
1568 1564 1515
1570 1569 1567
1572 470 360
1574 1514 30
1576 1572 1515
1578 1577 1575
1580 473 360
1582 472 360
1584 1581 360
1586 1514 32
1588 1582 1515
1590 1589 1587
1592 475 360
1594 474 360
1596 1593 360
1598 1018 282
1600 1594 1019
1602 1601 1599
1604 477 360
1606 476 360
1608 1605 360
1610 1018 284
1612 1606 1019
1614 1613 1611
1616 479 360
1618 478 360
1620 1617 360
1622 1018 286
1624 1618 1019
1626 1625 1623
1628 481 360
1630 480 360
1632 1629 360
1634 1018 288
1636 1630 1019
1638 1637 1635
1640 483 360
1642 482 360
1644 1641 360
1646 1018 290
1648 1642 1019
1650 1649 1647
1652 485 360
1654 484 360
1656 1653 360
1658 1018 292
1660 1654 1019
1662 1661 1659
1664 487 360
1666 486 360
1668 1665 360
1670 1018 294
1672 1666 1019
1674 1673 1671
1676 489 360
1678 488 360
1680 1677 360
1682 1018 296
1684 1678 1019
1686 1685 1683
1688 491 360
1690 490 360
1692 1689 360
1694 1018 194
1696 1690 1019
1698 1697 1695
1700 493 360
1702 492 360
1704 1701 360
1706 1018 196
1708 1702 1019
1710 1709 1707
1712 495 360
1714 494 360
1716 1713 360
1718 1018 198
1720 1714 1019
1722 1721 1719
1724 497 360
1726 496 360
1728 1725 360
1730 1018 200
1732 1726 1019
1734 1733 1731
1736 499 360
1738 498 360
1740 1737 360
1742 1018 202
1744 1738 1019
1746 1745 1743
1748 501 360
1750 500 360
1752 1749 360
1754 1018 204
1756 1750 1019
1758 1757 1755
1760 503 360
1762 502 360
1764 1761 360
1766 1018 206
1768 1762 1019
1770 1769 1767
1772 505 360
1774 504 360
1776 1773 360
1778 1018 208
1780 1774 1019
1782 1781 1779
1784 337 334
1786 1784 339
1788 1786 340
1790 507 360
1792 506 360
1794 1791 360
1796 509 360
1798 508 360
1800 1797 360
1802 511 360
1804 510 360
1806 1803 360
1808 1799 1793
1810 1808 1805
1812 1810 1788
1814 1532 1519
1816 1814 1541
1818 1816 1549
1820 1818 1557
1822 1820 1565
1824 1822 1573
1826 1824 1583
1828 1826 1812
1830 1824 1584
1832 1830 1812
1834 1532 1520
1836 1834 1541
1838 1836 1549
1840 1838 1557
1842 1840 1565
1844 1842 1573
1846 1844 1583
1848 1846 1812
1850 971 959
1852 1850 983
1854 1852 996
1856 1854 1007
1858 1856 1848
1860 1799 1794
1862 1860 1805
1864 1862 1788
1866 1864 332
1868 1800 1793
1870 1868 1805
1872 1870 1788
1874 1872 342
1876 1800 1794
1878 1876 1805
1880 1878 1788
1882 1880 260
1884 1808 1806
1886 1884 1788
1888 1886 260
1890 1889 1792
1892 1890 1883
1894 1892 1875
1896 1894 1867
1898 1896 1849
1900 1898 1859
1902 1901 1859
1904 1903 1833
1906 1904 1829
1908 1907 1829
1910 1889 1798
1912 1910 1883
1914 1912 1875
1916 1914 1867
1918 1916 1849
1920 1918 1859
1922 1921 1859
1924 1923 1833
1926 1925 1833
1928 1927 1829
1930 1889 1804
1932 1930 1883
1934 1932 1875
1936 1934 1867
1938 1936 1849
1940 1939 1849
1942 1941 1859
1944 1942 1833
1946 1944 1829
1948 872 339
1950 1948 341
1952 513 360
1954 512 360
1956 1953 360
1958 1950 298
1960 1954 1951
1962 1961 1959
1964 515 360
1966 514 360
1968 1965 360
1970 1950 300
1972 1966 1951
1974 1973 1971
1976 517 360
1978 516 360
1980 1977 360
1982 1950 302
1984 1978 1951
1986 1985 1983
1988 519 360
1990 518 360
1992 1989 360
1994 1950 304
1996 1990 1951
1998 1997 1995
2000 521 360
2002 520 360
2004 2001 360
2006 1950 306
2008 2002 1951
2010 2009 2007
2012 523 360
2014 522 360
2016 2013 360
2018 1950 308
2020 2014 1951
2022 2021 2019
2024 525 360
2026 524 360
2028 2025 360
2030 1950 310
2032 2026 1951
2034 2033 2031
2036 527 360
2038 526 360
2040 2037 360
2042 1950 312
2044 2038 1951
2046 2045 2043
2048 529 360
2050 528 360
2052 2049 360
2054 1950 314
2056 2050 1951
2058 2057 2055
2060 531 360
2062 530 360
2064 2061 360
2066 1950 316
2068 2062 1951
2070 2069 2067
2072 533 360
2074 532 360
2076 2073 360
2078 1950 318
2080 2074 1951
2082 2081 2079
2084 535 360
2086 534 360
2088 2085 360
2090 1950 320
2092 2086 1951
2094 2093 2091
2096 537 360
2098 536 360
2100 2097 360
2102 1950 322
2104 2098 1951
2106 2105 2103
2108 539 360
2110 538 360
2112 2109 360
2114 1950 324
2116 2110 1951
2118 2117 2115
2120 541 360
2122 540 360
2124 2121 360
2126 1950 326
2128 2122 1951
2130 2129 2127
2132 543 360
2134 542 360
2136 2133 360
2138 1950 328
2140 2134 1951
2142 2141 2139
2144 545 360
2146 544 360
2148 2145 360
2150 1018 228
2152 2146 1019
2154 2153 2151
2156 547 360
2158 546 360
2160 2157 360
2162 1018 230
2164 2158 1019
2166 2165 2163
2168 549 360
2170 548 360
2172 2169 360
2174 1018 232
2176 2170 1019
2178 2177 2175
2180 551 360
2182 550 360
2184 2181 360
2186 1018 234
2188 2182 1019
2190 2189 2187
2192 553 360
2194 552 360
2196 2193 360
2198 1018 236
2200 2194 1019
2202 2201 2199
2204 555 360
2206 554 360
2208 2205 360
2210 1018 238
2212 2206 1019
2214 2213 2211
2216 557 360
2218 556 360
2220 2217 360
2222 1018 240
2224 2218 1019
2226 2225 2223
2228 559 360
2230 558 360
2232 2229 360
2234 1018 242
2236 2230 1019
2238 2237 2235
2240 4 2
2242 2240 7
2244 2242 9
2246 2244 11
2248 2246 13
2250 2248 15
2252 2250 17
2254 2252 902
2256 807 360
2258 806 360
2260 2257 360
2262 561 360
2264 560 360
2266 2263 360
2268 2258 2254
2270 2264 2255
2272 2271 2269
2274 809 360
2276 808 360
2278 2275 360
2280 563 360
2282 562 360
2284 2281 360
2286 2276 2254
2288 2282 2255
2290 2289 2287
2292 811 360
2294 810 360
2296 2293 360
2298 565 360
2300 564 360
2302 2299 360
2304 2294 2254
2306 2300 2255
2308 2307 2305
2310 813 360
2312 812 360
2314 2311 360
2316 567 360
2318 566 360
2320 2317 360
2322 2312 2254
2324 2318 2255
2326 2325 2323
2328 815 360
2330 814 360
2332 2329 360
2334 569 360
2336 568 360
2338 2335 360
2340 2330 2254
2342 2336 2255
2344 2343 2341
2346 817 360
2348 816 360
2350 2347 360
2352 571 360
2354 570 360
2356 2353 360
2358 2348 2254
2360 2354 2255
2362 2361 2359
2364 819 360
2366 818 360
2368 2365 360
2370 573 360
2372 572 360
2374 2371 360
2376 2366 2254
2378 2372 2255
2380 2379 2377
2382 821 360
2384 820 360
2386 2383 360
2388 575 360
2390 574 360
2392 2389 360
2394 2384 2254
2396 2390 2255
2398 2397 2395
2400 904 6
2402 2400 9
2404 2402 11
2406 2404 13
2408 2406 15
2410 2408 17
2412 2410 902
2414 2412 30
2416 2413 30
2418 2417 2415
2420 246 245
2422 2420 249
2424 2422 251
2426 2424 253
2428 2426 255
2430 2428 257
2432 2430 259
2434 2432 886
2436 5 3
2438 2436 7
2440 2438 9
2442 2440 11
2444 2442 13
2446 2444 15
2448 2446 17
2450 2448 2434
2452 2450 18
2454 2451 18
2456 2455 2453
2458 2436 6
2460 2458 9
2462 2460 11
2464 2462 13
2466 2464 15
2468 2466 17
2470 2468 902
2472 823 360
2474 822 360
2476 2473 360
2478 581 360
2480 580 360
2482 2479 360
2484 2474 2470
2486 2480 2471
2488 2487 2485
2490 825 360
2492 824 360
2494 2491 360
2496 583 360
2498 582 360
2500 2497 360
2502 2492 2470
2504 2498 2471
2506 2505 2503
2508 827 360
2510 826 360
2512 2509 360
2514 585 360
2516 584 360
2518 2515 360
2520 2510 2470
2522 2516 2471
2524 2523 2521
2526 829 360
2528 828 360
2530 2527 360
2532 587 360
2534 586 360
2536 2533 360
2538 2528 2470
2540 2534 2471
2542 2541 2539
2544 831 360
2546 830 360
2548 2545 360
2550 589 360
2552 588 360
2554 2551 360
2556 2546 2470
2558 2552 2471
2560 2559 2557
2562 833 360
2564 832 360
2566 2563 360
2568 591 360
2570 590 360
2572 2569 360
2574 2564 2470
2576 2570 2471
2578 2577 2575
2580 835 360
2582 834 360
2584 2581 360
2586 593 360
2588 592 360
2590 2587 360
2592 2582 2470
2594 2588 2471
2596 2595 2593
2598 837 360
2600 836 360
2602 2599 360
2604 595 360
2606 594 360
2608 2605 360
2610 2600 2470
2612 2606 2471
2614 2613 2611
2616 578 360
2618 2617 18
2620 597 360
2622 596 360
2624 2621 360
2626 2622 2619
2628 599 360
2630 598 360
2632 2629 360
2634 2632 2623
2636 737 360
2638 736 360
2640 2637 360
2642 743 360
2644 742 360
2646 2643 360
2648 744 360
2650 747 360
2652 746 360
2654 2651 360
2656 749 360
2658 748 360
2660 2657 360
2662 750 360
2664 753 360
2666 752 360
2668 2665 360
2670 755 360
2672 754 360
2674 2671 360
2676 757 360
2678 756 360
2680 2677 360
2682 2649 2645
2684 2682 2653
2686 2684 2660
2688 2686 2663
2690 2688 2667
2692 2690 2674
2694 2692 2680
2696 2695 2640
2698 2649 2646
2700 2698 2654
2702 2700 2659
2704 2702 2663
2706 2704 2668
2708 2706 2673
2710 2708 2679
2712 2711 2639
2714 2713 2697
2716 1954 925
2718 1957 922
2720 2719 2717
2722 1966 937
2724 1969 934
2726 2725 2723
2728 1978 949
2730 1981 946
2732 2731 2729
2734 1990 961
2736 1993 958
2738 2737 2735
2740 2002 973
2742 2005 970
2744 2743 2741
2746 2014 985
2748 2017 982
2750 2749 2747
2752 2026 997
2754 2029 994
2756 2755 2753
2758 2038 1009
2760 2041 1006
2762 2761 2759
2764 2726 2720
2766 2764 2732
2768 2766 2738
2770 2768 2744
2772 2770 2750
2774 2772 2756
2776 2774 2762
2778 2776 2714
2780 601 360
2782 600 360
2784 2781 360
2786 2785 2050
2788 2782 2053
2790 2789 2787
2792 603 360
2794 602 360
2796 2793 360
2798 2797 2062
2800 2794 2065
2802 2801 2799
2804 605 360
2806 604 360
2808 2805 360
2810 2809 2074
2812 2806 2077
2814 2813 2811
2816 607 360
2818 606 360
2820 2817 360
2822 2821 2086
2824 2818 2089
2826 2825 2823
2828 609 360
2830 608 360
2832 2829 360
2834 2833 2098
2836 2830 2101
2838 2837 2835
2840 611 360
2842 610 360
2844 2841 360
2846 2845 2110
2848 2842 2113
2850 2849 2847
2852 613 360
2854 612 360
2856 2853 360
2858 2857 2122
2860 2854 2125
2862 2861 2859
2864 615 360
2866 614 360
2868 2865 360
2870 2869 2134
2872 2866 2137
2874 2873 2871
2876 2802 2790
2878 2876 2814
2880 2878 2826
2882 2880 2838
2884 2882 2850
2886 2884 2862
2888 2886 2874
2890 2888 2778
2892 577 360
2894 2893 360
2896 2894 2890
2898 2622 227
2900 2899 227
2902 2897 2622
2904 2901 2896
2906 2905 2903
2908 2632 2624
2910 2908 330
2912 2911 2622
2914 2907 2634
2916 2912 2635
2918 2917 2915
2920 2626 2450
2922 2919 2451
2924 2923 2921
2926 2630 2619
2928 2927 2619
2930 2630 227
2932 2931 227
2934 2897 2630
2936 2933 2896
2938 2937 2935
2940 2911 2630
2942 2939 2634
2944 2940 2635
2946 2945 2943
2948 2929 2450
2950 2947 2451
2952 2951 2949
2954 922 918
2956 2782 919
2958 2957 2955
2960 934 918
2962 2794 919
2964 2963 2961
2966 946 918
2968 2806 919
2970 2969 2967
2972 958 918
2974 2818 919
2976 2975 2973
2978 970 918
2980 2830 919
2982 2981 2979
2984 982 918
2986 2842 919
2988 2987 2985
2990 994 918
2992 2854 919
2994 2993 2991
2996 1006 918
2998 2866 919
3000 2999 2997
3002 617 360
3004 616 360
3006 3003 360
3008 1018 344
3010 3004 1019
3012 3011 3009
3014 619 360
3016 618 360
3018 3015 360
3020 1018 346
3022 3016 1019
3024 3023 3021
3026 621 360
3028 620 360
3030 3027 360
3032 1018 348
3034 3028 1019
3036 3035 3033
3038 623 360
3040 622 360
3042 3039 360
3044 1018 350
3046 3040 1019
3048 3047 3045
3050 625 360
3052 624 360
3054 3051 360
3056 1018 352
3058 3052 1019
3060 3059 3057
3062 627 360
3064 626 360
3066 3063 360
3068 1018 354
3070 3064 1019
3072 3071 3069
3074 629 360
3076 628 360
3078 3075 360
3080 1018 356
3082 3076 1019
3084 3083 3081
3086 631 360
3088 630 360
3090 3087 360
3092 1018 358
3094 3088 1019
3096 3095 3093
3098 633 360
3100 632 360
3102 3099 360
3104 635 360
3106 634 360
3108 3105 360
3110 637 360
3112 636 360
3114 3111 360
3116 639 360
3118 638 360
3120 3117 360
3122 3107 3101
3124 3122 3113
3126 3124 3119
3128 336 334
3130 3128 339
3132 3130 341
3134 3132 3126
3136 3107 3102
3138 3136 3113
3140 3138 3119
3142 1870 342
3144 3142 3140
3146 3144 1788
3148 3108 3101
3150 3148 3113
3152 3150 3119
3154 1884 260
3156 3154 3152
3158 3156 1788
3160 3108 3102
3162 3160 3113
3164 3162 3119
3166 3164 1018
3168 3166 281
3170 3166 280
3172 3122 3114
3174 3172 3119
3176 3174 2910
3178 2258 1693
3180 2261 1690
3182 3181 3179
3184 2276 1705
3186 2279 1702
3188 3187 3185
3190 2294 1717
3192 2297 1714
3194 3193 3191
3196 2312 1729
3198 2315 1726
3200 3199 3197
3202 2330 1741
3204 2333 1738
3206 3205 3203
3208 2348 1753
3210 2351 1750
3212 3211 3209
3214 2366 1765
3216 2369 1762
3218 3217 3215
3220 2384 1777
3222 2387 1774
3224 3223 3221
3226 3188 3182
3228 3226 3194
3230 3228 3200
3232 3230 3206
3234 3232 3212
3236 3234 3218
3238 3236 3224
3240 759 360
3242 758 360
3244 3241 360
3246 3245 2264
3248 3242 2267
3250 3249 3247
3252 761 360
3254 760 360
3256 3253 360
3258 3257 2282
3260 3254 2285
3262 3261 3259
3264 763 360
3266 762 360
3268 3265 360
3270 3269 2300
3272 3266 2303
3274 3273 3271
3276 765 360
3278 764 360
3280 3277 360
3282 3281 2318
3284 3278 2321
3286 3285 3283
3288 767 360
3290 766 360
3292 3289 360
3294 3293 2336
3296 3290 2339
3298 3297 3295
3300 769 360
3302 768 360
3304 3301 360
3306 3305 2354
3308 3302 2357
3310 3309 3307
3312 771 360
3314 770 360
3316 3313 360
3318 3317 2372
3320 3314 2375
3322 3321 3319
3324 773 360
3326 772 360
3328 3325 360
3330 3329 2390
3332 3326 2393
3334 3333 3331
3336 3262 3250
3338 3336 3274
3340 3338 3286
3342 3340 3298
3344 3342 3310
3346 3344 3322
3348 3346 3334
3350 3348 3238
3352 3007 2474
3354 3004 2477
3356 3355 3353
3358 3019 2492
3360 3016 2495
3362 3361 3359
3364 3031 2510
3366 3028 2513
3368 3367 3365
3370 3043 2528
3372 3040 2531
3374 3373 3371
3376 3055 2546
3378 3052 2549
3380 3379 3377
3382 3067 2564
3384 3064 2567
3386 3385 3383
3388 3079 2582
3390 3076 2585
3392 3391 3389
3394 3091 2600
3396 3088 2603
3398 3397 3395
3400 3362 3356
3402 3400 3368
3404 3402 3374
3406 3404 3380
3408 3406 3386
3410 3408 3392
3412 3410 3398
3414 3412 3350
3416 2480 1025
3418 2483 1022
3420 3419 3417
3422 2498 1037
3424 2501 1034
3426 3425 3423
3428 2516 1049
3430 2519 1046
3432 3431 3429
3434 2534 1061
3436 2537 1058
3438 3437 3435
3440 2552 1073
3442 2555 1070
3444 3443 3441
3446 2570 1085
3448 2573 1082
3450 3449 3447
3452 2588 1097
3454 2591 1094
3456 3455 3453
3458 2606 1109
3460 2609 1106
3462 3461 3459
3464 3426 3420
3466 3464 3432
3468 3466 3438
3470 3468 3444
3472 3470 3450
3474 3472 3456
3476 3474 3462
3478 3476 3414
3480 721 360
3482 720 360
3484 3481 360
3486 775 360
3488 774 360
3490 3487 360
3492 3488 3485
3494 3491 3482
3496 3495 3493
3498 723 360
3500 722 360
3502 3499 360
3504 777 360
3506 776 360
3508 3505 360
3510 3506 3503
3512 3509 3500
3514 3513 3511
3516 725 360
3518 724 360
3520 3517 360
3522 779 360
3524 778 360
3526 3523 360
3528 3524 3521
3530 3527 3518
3532 3531 3529
3534 727 360
3536 726 360
3538 3535 360
3540 781 360
3542 780 360
3544 3541 360
3546 3542 3539
3548 3545 3536
3550 3549 3547
3552 729 360
3554 728 360
3556 3553 360
3558 783 360
3560 782 360
3562 3559 360
3564 3560 3557
3566 3563 3554
3568 3567 3565
3570 731 360
3572 730 360
3574 3571 360
3576 785 360
3578 784 360
3580 3577 360
3582 3578 3575
3584 3581 3572
3586 3585 3583
3588 733 360
3590 732 360
3592 3589 360
3594 787 360
3596 786 360
3598 3595 360
3600 3596 3593
3602 3599 3590
3604 3603 3601
3606 735 360
3608 734 360
3610 3607 360
3612 789 360
3614 788 360
3616 3613 360
3618 3614 3611
3620 3617 3608
3622 3621 3619
3624 3514 3496
3626 3624 3532
3628 3626 3550
3630 3628 3568
3632 3630 3586
3634 3632 3604
3636 3634 3622
3638 3636 3478
3640 791 360
3642 790 360
3644 3641 360
3646 3642 2149
3648 3645 2146
3650 3649 3647
3652 793 360
3654 792 360
3656 3653 360
3658 3654 2161
3660 3657 2158
3662 3661 3659
3664 795 360
3666 794 360
3668 3665 360
3670 3666 2173
3672 3669 2170
3674 3673 3671
3676 797 360
3678 796 360
3680 3677 360
3682 3678 2185
3684 3681 2182
3686 3685 3683
3688 799 360
3690 798 360
3692 3689 360
3694 3690 2197
3696 3693 2194
3698 3697 3695
3700 801 360
3702 800 360
3704 3701 360
3706 3702 2209
3708 3705 2206
3710 3709 3707
3712 803 360
3714 802 360
3716 3713 360
3718 3714 2221
3720 3717 2218
3722 3721 3719
3724 805 360
3726 804 360
3728 3725 360
3730 3726 2233
3732 3729 2230
3734 3733 3731
3736 3662 3650
3738 3736 3674
3740 3738 3686
3742 3740 3698
3744 3742 3710
3746 3744 3722
3748 3746 3734
3750 3748 3638
3752 1597 922
3754 1594 925
3756 3755 3753
3758 1609 934
3760 1606 937
3762 3761 3759
3764 1621 946
3766 1618 949
3768 3767 3765
3770 1633 958
3772 1630 961
3774 3773 3771
3776 1645 970
3778 1642 973
3780 3779 3777
3782 1657 982
3784 1654 985
3786 3785 3783
3788 1669 994
3790 1666 997
3792 3791 3789
3794 1681 1006
3796 1678 1009
3798 3797 3795
3800 3762 3756
3802 3800 3768
3804 3802 3774
3806 3804 3780
3808 3806 3786
3810 3808 3792
3812 3810 3798
3814 3812 3750
3816 705 360
3818 704 360
3820 3817 360
3822 3821 2782
3824 3818 2785
3826 3825 3823
3828 707 360
3830 706 360
3832 3829 360
3834 3833 2794
3836 3830 2797
3838 3837 3835
3840 709 360
3842 708 360
3844 3841 360
3846 3845 2806
3848 3842 2809
3850 3849 3847
3852 711 360
3854 710 360
3856 3853 360
3858 3857 2818
3860 3854 2821
3862 3861 3859
3864 713 360
3866 712 360
3868 3865 360
3870 3869 2830
3872 3866 2833
3874 3873 3871
3876 715 360
3878 714 360
3880 3877 360
3882 3881 2842
3884 3878 2845
3886 3885 3883
3888 717 360
3890 716 360
3892 3889 360
3894 3893 2854
3896 3890 2857
3898 3897 3895
3900 719 360
3902 718 360
3904 3901 360
3906 3905 2866
3908 3902 2869
3910 3909 3907
3912 3838 3826
3914 3912 3850
3916 3914 3862
3918 3916 3874
3920 3918 3886
3922 3920 3898
3924 3922 3910
3926 3924 3814
3928 641 360
3930 640 360
3932 3929 360
3934 3930 1121
3936 3933 1118
3938 3937 3935
3940 643 360
3942 642 360
3944 3941 360
3946 3942 1133
3948 3945 1130
3950 3949 3947
3952 645 360
3954 644 360
3956 3953 360
3958 3954 1145
3960 3957 1142
3962 3961 3959
3964 647 360
3966 646 360
3968 3965 360
3970 3966 1157
3972 3969 1154
3974 3973 3971
3976 649 360
3978 648 360
3980 3977 360
3982 3978 1169
3984 3981 1166
3986 3985 3983
3988 651 360
3990 650 360
3992 3989 360
3994 3990 1181
3996 3993 1178
3998 3997 3995
4000 653 360
4002 652 360
4004 4001 360
4006 4002 1193
4008 4005 1190
4010 4009 4007
4012 655 360
4014 654 360
4016 4013 360
4018 4014 1205
4020 4017 1202
4022 4021 4019
4024 657 360
4026 656 360
4028 4025 360
4030 4026 1217
4032 4029 1214
4034 4033 4031
4036 659 360
4038 658 360
4040 4037 360
4042 4038 1229
4044 4041 1226
4046 4045 4043
4048 661 360
4050 660 360
4052 4049 360
4054 4050 1241
4056 4053 1238
4058 4057 4055
4060 663 360
4062 662 360
4064 4061 360
4066 4062 1253
4068 4065 1250
4070 4069 4067
4072 665 360
4074 664 360
4076 4073 360
4078 4074 1265
4080 4077 1262
4082 4081 4079
4084 667 360
4086 666 360
4088 4085 360
4090 4086 1277
4092 4089 1274
4094 4093 4091
4096 669 360
4098 668 360
4100 4097 360
4102 4098 1289
4104 4101 1286
4106 4105 4103
4108 671 360
4110 670 360
4112 4109 360
4114 4110 1301
4116 4113 1298
4118 4117 4115
4120 673 360
4122 672 360
4124 4121 360
4126 4122 1313
4128 4125 1310
4130 4129 4127
4132 675 360
4134 674 360
4136 4133 360
4138 4134 1325
4140 4137 1322
4142 4141 4139
4144 677 360
4146 676 360
4148 4145 360
4150 4146 1337
4152 4149 1334
4154 4153 4151
4156 679 360
4158 678 360
4160 4157 360
4162 4158 1349
4164 4161 1346
4166 4165 4163
4168 681 360
4170 680 360
4172 4169 360
4174 4170 1361
4176 4173 1358
4178 4177 4175
4180 683 360
4182 682 360
4184 4181 360
4186 4182 1373
4188 4185 1370
4190 4189 4187
4192 685 360
4194 684 360
4196 4193 360
4198 4194 1385
4200 4197 1382
4202 4201 4199
4204 687 360
4206 686 360
4208 4205 360
4210 4206 1397
4212 4209 1394
4214 4213 4211
4216 689 360
4218 688 360
4220 4217 360
4222 4218 1409
4224 4221 1406
4226 4225 4223
4228 691 360
4230 690 360
4232 4229 360
4234 4230 1421
4236 4233 1418
4238 4237 4235
4240 693 360
4242 692 360
4244 4241 360
4246 4242 1433
4248 4245 1430
4250 4249 4247
4252 695 360
4254 694 360
4256 4253 360
4258 4254 1445
4260 4257 1442
4262 4261 4259
4264 697 360
4266 696 360
4268 4265 360
4270 4266 1457
4272 4269 1454
4274 4273 4271
4276 699 360
4278 698 360
4280 4277 360
4282 4278 1469
4284 4281 1466
4286 4285 4283
4288 701 360
4290 700 360
4292 4289 360
4294 4290 1481
4296 4293 1478
4298 4297 4295
4300 703 360
4302 702 360
4304 4301 360
4306 4302 1493
4308 4305 1490
4310 4309 4307
4312 3950 3938
4314 4312 3962
4316 4314 3974
4318 4316 3986
4320 4318 3998
4322 4320 4010
4324 4322 4022
4326 4324 4034
4328 4326 4046
4330 4328 4058
4332 4330 4070
4334 4332 4082
4336 4334 4094
4338 4336 4106
4340 4338 4118
4342 4340 4130
4344 4342 4142
4346 4344 4154
4348 4346 4166
4350 4348 4178
4352 4350 4190
4354 4352 4202
4356 4354 4214
4358 4356 4226
4360 4358 4238
4362 4360 4250
4364 4362 4262
4366 4364 4274
4368 4366 4286
4370 4368 4298
4372 4370 4310
4374 4372 3926
4376 4374 2639
4378 4377 3176
4380 4378 1788
4382 3176 262
4384 4382 1788
4386 3176 263
4388 4386 1788
4390 3136 3114
4392 4390 3119
4394 4392 2910
4396 4374 2640
4398 4397 4394
4400 4398 1788
4402 4394 262
4404 4402 1788
4406 4394 263
4408 4406 1788
4410 3148 3114
4412 4410 3119
4414 1784 338
4416 4414 341
4418 4416 4412
4420 3160 3114
4422 4420 3119
4424 872 338
4426 4424 341
4428 4426 4422
4430 3124 3120
4432 3128 338
4434 4432 341
4436 4434 4430
4438 3138 3120
4440 884 340
4442 4440 4438
4444 4443 3100
4446 4445 4443
4448 4447 4437
4450 4449 4437
4452 4451 4429
4454 4453 4429
4456 4455 4419
4458 4457 4419
4460 4459 4409
4462 4461 4409
4464 4463 4405
4466 4464 4401
4468 4466 4389
4470 4469 4389
4472 4471 4385
4474 4472 4381
4476 4474 3171
4478 4477 3171
4480 4479 3169
4482 4480 3159
4484 4483 3159
4486 4485 3147
4488 4486 3135
4490 4489 3135
4492 4443 3106
4494 4493 4443
4496 4495 4437
4498 4497 4437
4500 4499 4429
4502 4501 4429
4504 4503 4419
4506 4505 4419
4508 4507 4409
4510 4508 4405
4512 4510 4401
4514 4513 4401
4516 4515 4389
4518 4517 4389
4520 4519 4385
4522 4521 4385
4524 4523 4381
4526 4525 4381
4528 4527 3171
4530 4528 3169
4532 4530 3159
4534 4533 3159
4536 4535 3147
4538 4537 3147
4540 4539 3135
4542 4443 3112
4544 4542 4437
4546 4544 4429
4548 4546 4419
4550 4548 4409
4552 4550 4405
4554 4552 4401
4556 4554 4389
4558 4557 4389
4560 4559 4385
4562 4561 4385
4564 4563 4381
4566 4564 3171
4568 4567 3171
4570 4569 3169
4572 4571 3169
4574 4573 3159
4576 4574 3147
4578 4576 3135
4580 4443 3118
4582 4580 4437
4584 4582 4429
4586 4584 4419
4588 4586 4409
4590 4589 4409
4592 4591 4405
4594 4593 4405
4596 4595 4401
4598 4597 4401
4600 4599 4389
4602 4600 4385
4604 4602 4381
4606 4605 4381
4608 4607 3171
4610 4608 3169
4612 4610 3159
4614 4612 3147
4616 4614 3135
4618 1950 114
4620 3930 1951
4622 4621 4619
4624 1950 116
4626 3942 1951
4628 4627 4625
4630 1950 118
4632 3954 1951
4634 4633 4631
4636 1950 120
4638 3966 1951
4640 4639 4637
4642 1950 122
4644 3978 1951
4646 4645 4643
4648 1950 124
4650 3990 1951
4652 4651 4649
4654 1950 126
4656 4002 1951
4658 4657 4655
4660 1950 128
4662 4014 1951
4664 4663 4661
4666 1950 130
4668 4026 1951
4670 4669 4667
4672 1950 132
4674 4038 1951
4676 4675 4673
4678 1950 134
4680 4050 1951
4682 4681 4679
4684 1950 136
4686 4062 1951
4688 4687 4685
4690 1950 138
4692 4074 1951
4694 4693 4691
4696 1950 140
4698 4086 1951
4700 4699 4697
4702 1950 142
4704 4098 1951
4706 4705 4703
4708 1950 144
4710 4110 1951
4712 4711 4709
4714 1950 146
4716 4122 1951
4718 4717 4715
4720 1950 148
4722 4134 1951
4724 4723 4721
4726 1950 150
4728 4146 1951
4730 4729 4727
4732 1950 152
4734 4158 1951
4736 4735 4733
4738 1950 154
4740 4170 1951
4742 4741 4739
4744 1950 156
4746 4182 1951
4748 4747 4745
4750 1950 158
4752 4194 1951
4754 4753 4751
4756 1950 160
4758 4206 1951
4760 4759 4757
4762 1950 162
4764 4218 1951
4766 4765 4763
4768 1950 164
4770 4230 1951
4772 4771 4769
4774 1950 166
4776 4242 1951
4778 4777 4775
4780 1950 168
4782 4254 1951
4784 4783 4781
4786 1950 170
4788 4266 1951
4790 4789 4787
4792 1950 172
4794 4278 1951
4796 4795 4793
4798 1950 174
4800 4290 1951
4802 4801 4799
4804 1950 176
4806 4302 1951
4808 4807 4805
4810 1018 264
4812 3818 1019
4814 4813 4811
4816 1018 266
4818 3830 1019
4820 4819 4817
4822 1018 268
4824 3842 1019
4826 4825 4823
4828 1018 270
4830 3854 1019
4832 4831 4829
4834 1018 272
4836 3866 1019
4838 4837 4835
4840 1018 274
4842 3878 1019
4844 4843 4841
4846 1018 276
4848 3890 1019
4850 4849 4847
4852 1018 278
4854 3902 1019
4856 4855 4853
4858 1018 210
4860 3482 1019
4862 4861 4859
4864 1018 212
4866 3500 1019
4868 4867 4865
4870 1018 214
4872 3518 1019
4874 4873 4871
4876 1018 216
4878 3536 1019
4880 4879 4877
4882 1018 218
4884 3554 1019
4886 4885 4883
4888 1018 220
4890 3572 1019
4892 4891 4889
4894 1018 222
4896 3590 1019
4898 4897 4895
4900 1018 224
4902 3608 1019
4904 4903 4901
4906 2450 24
4908 2451 24
4910 4909 4907
4912 3165 849
4914 846 843
4916 847 840
4918 4917 4915
4920 4919 3165
4922 2240 6
4924 4922 9
4926 4924 11
4928 4926 13
4930 4928 15
4932 4930 17
4934 4932 902
4936 4934 18
4938 4935 2644
4940 4939 4937
4942 4934 20
4944 4935 2648
4946 4945 4943
4948 4934 22
4950 4935 2652
4952 4951 4949
4954 4934 24
4956 4935 2658
4958 4957 4955
4960 4934 26
4962 4935 2662
4964 4963 4961
4966 4934 28
4968 4935 2666
4970 4969 4967
4972 4934 30
4974 4935 2672
4976 4975 4973
4978 4934 32
4980 4935 2678
4982 4981 4979
4984 1018 98
4986 3242 1019
4988 4987 4985
4990 1018 100
4992 3254 1019
4994 4993 4991
4996 1018 102
4998 3266 1019
5000 4999 4997
5002 1018 104
5004 3278 1019
5006 5005 5003
5008 1018 106
5010 3290 1019
5012 5011 5009
5014 1018 108
5016 3302 1019
5018 5017 5015
5020 1018 110
5022 3314 1019
5024 5023 5021
5026 1018 112
5028 3326 1019
5030 5029 5027
5032 1500 6
5034 5032 9
5036 5034 11
5038 5036 13
5040 5038 15
5042 5040 17
5044 5042 902
5046 5044 18
5048 5045 3488
5050 5049 5047
5052 5044 20
5054 5045 3506
5056 5055 5053
5058 5044 22
5060 5045 3524
5062 5061 5059
5064 5044 24
5066 5045 3542
5068 5067 5065
5070 5044 26
5072 5045 3560
5074 5073 5071
5076 5044 28
5078 5045 3578
5080 5079 5077
5082 5044 30
5084 5045 3596
5086 5085 5083
5088 5044 32
5090 5045 3614
5092 5091 5089
5094 5044 3488
5096 5045 3642
5098 5097 5095
5100 5044 3506
5102 5045 3654
5104 5103 5101
5106 5044 3524
5108 5045 3666
5110 5109 5107
5112 5044 3542
5114 5045 3678
5116 5115 5113
5118 5044 3560
5120 5045 3690
5122 5121 5119
5124 5044 3578
5126 5045 3702
5128 5127 5125
5130 5044 3596
5132 5045 3714
5134 5133 5131
5136 5044 3614
5138 5045 3726
5140 5139 5137
5142 2254 18
5144 2258 2255
5146 5145 5143
5148 2254 20
5150 2276 2255
5152 5151 5149
5154 2254 22
5156 2294 2255
5158 5157 5155
5160 2254 24
5162 2312 2255
5164 5163 5161
5166 2254 26
5168 2330 2255
5170 5169 5167
5172 2254 28
5174 2348 2255
5176 5175 5173
5178 2254 30
5180 2366 2255
5182 5181 5179
5184 2254 32
5186 2384 2255
5188 5187 5185
5190 2470 18
5192 2474 2471
5194 5193 5191
5196 2470 20
5198 2492 2471
5200 5199 5197
5202 2470 22
5204 2510 2471
5206 5205 5203
5208 2470 24
5210 2528 2471
5212 5211 5209
5214 2470 26
5216 2546 2471
5218 5217 5215
5220 2470 28
5222 2564 2471
5224 5223 5221
5226 2470 30
5228 2582 2471
5230 5229 5227
5232 2470 32
5234 2600 2471
5236 5235 5233
i0 controllable_addr_abs<0>
i1 controllable_addr_abs<1>
i2 controllable_addr_abs<2>
i3 controllable_addr_abs<3>
i4 controllable_addr_abs<4>
i5 controllable_addr_abs<5>
i6 controllable_addr_abs<6>
i7 controllable_addr_abs<7>
i8 controllable_write8_val_abs<0>
i9 controllable_write8_val_abs<1>
i10 controllable_write8_val_abs<2>
i11 controllable_write8_val_abs<3>
i12 controllable_write8_val_abs<4>
i13 controllable_write8_val_abs<5>
i14 controllable_write8_val_abs<6>
i15 controllable_write8_val_abs<7>
i16 i_reqBuf_abs<0>
i17 i_reqBuf_abs<1>
i18 i_reqBuf_abs<2>
i19 i_reqBuf_abs<3>
i20 i_reqBuf_abs<4>
i21 i_reqBuf_abs<5>
i22 i_reqBuf_abs<6>
i23 i_reqBuf_abs<7>
i24 i_reqBuf_abs<8>
i25 i_reqBuf_abs<9>
i26 i_reqBuf_abs<10>
i27 i_reqBuf_abs<11>
i28 i_reqBuf_abs<12>
i29 i_reqBuf_abs<13>
i30 i_reqBuf_abs<14>
i31 i_reqBuf_abs<15>
i32 i_reqBuf_abs<16>
i33 i_reqBuf_abs<17>
i34 i_reqBuf_abs<18>
i35 i_reqBuf_abs<19>
i36 i_reqBuf_abs<20>
i37 i_reqBuf_abs<21>
i38 i_reqBuf_abs<22>
i39 i_reqBuf_abs<23>
i40 i_reqBuf_abs<24>
i41 i_reqBuf_abs<25>
i42 i_reqBuf_abs<26>
i43 i_reqBuf_abs<27>
i44 i_reqBuf_abs<28>
i45 i_reqBuf_abs<29>
i46 i_reqBuf_abs<30>
i47 i_reqBuf_abs<31>
i48 i_reqLBA1_abs<0>
i49 i_reqLBA1_abs<1>
i50 i_reqLBA1_abs<2>
i51 i_reqLBA1_abs<3>
i52 i_reqLBA1_abs<4>
i53 i_reqLBA1_abs<5>
i54 i_reqLBA1_abs<6>
i55 i_reqLBA1_abs<7>
i56 controllable_fillPrdAddr_abs<0>
i57 controllable_fillPrdAddr_abs<1>
i58 controllable_fillPrdAddr_abs<2>
i59 controllable_fillPrdAddr_abs<3>
i60 controllable_fillPrdAddr_abs<4>
i61 controllable_fillPrdAddr_abs<5>
i62 controllable_fillPrdAddr_abs<6>
i63 controllable_fillPrdAddr_abs<7>
i64 controllable_fillPrdAddr_abs<8>
i65 controllable_fillPrdAddr_abs<9>
i66 controllable_fillPrdAddr_abs<10>
i67 controllable_fillPrdAddr_abs<11>
i68 controllable_fillPrdAddr_abs<12>
i69 controllable_fillPrdAddr_abs<13>
i70 controllable_fillPrdAddr_abs<14>
i71 controllable_fillPrdAddr_abs<15>
i72 controllable_fillPrdAddr_abs<16>
i73 controllable_fillPrdAddr_abs<17>
i74 controllable_fillPrdAddr_abs<18>
i75 controllable_fillPrdAddr_abs<19>
i76 controllable_fillPrdAddr_abs<20>
i77 controllable_fillPrdAddr_abs<21>
i78 controllable_fillPrdAddr_abs<22>
i79 controllable_fillPrdAddr_abs<23>
i80 controllable_fillPrdAddr_abs<24>
i81 controllable_fillPrdAddr_abs<25>
i82 controllable_fillPrdAddr_abs<26>
i83 controllable_fillPrdAddr_abs<27>
i84 controllable_fillPrdAddr_abs<28>
i85 controllable_fillPrdAddr_abs<29>
i86 controllable_fillPrdAddr_abs<30>
i87 controllable_fillPrdAddr_abs<31>
i88 i_reqLBA3_abs<0>
i89 i_reqLBA3_abs<1>
i90 i_reqLBA3_abs<2>
i91 i_reqLBA3_abs<3>
i92 i_reqLBA3_abs<4>
i93 i_reqLBA3_abs<5>
i94 i_reqLBA3_abs<6>
i95 i_reqLBA3_abs<7>
i96 i_reqLBA0_abs<0>
i97 i_reqLBA0_abs<1>
i98 i_reqLBA0_abs<2>
i99 i_reqLBA0_abs<3>
i100 i_reqLBA0_abs<4>
i101 i_reqLBA0_abs<5>
i102 i_reqLBA0_abs<6>
i103 i_reqLBA0_abs<7>
i104 i_reqLBA4_abs<0>
i105 i_reqLBA4_abs<1>
i106 i_reqLBA4_abs<2>
i107 i_reqLBA4_abs<3>
i108 i_reqLBA4_abs<4>
i109 i_reqLBA4_abs<5>
i110 i_reqLBA4_abs<6>
i111 i_reqLBA4_abs<7>
i112 controllable_dmaStartClass_conc
i113 i_reqLBA5_abs<0>
i114 i_reqLBA5_abs<1>
i115 i_reqLBA5_abs<2>
i116 i_reqLBA5_abs<3>
i117 i_reqLBA5_abs<4>
i118 i_reqLBA5_abs<5>
i119 i_reqLBA5_abs<6>
i120 i_reqLBA5_abs<7>
i121 controllable_bank_abs<0>
i122 controllable_bank_abs<1>
i123 controllable_bank_abs<2>
i124 controllable_bank_abs<3>
i125 controllable_bank_abs<4>
i126 controllable_bank_abs<5>
i127 controllable_bank_abs<6>
i128 controllable_bank_abs<7>
i129 controllable_featXFRClass_conc
i130 i_transSuccess_conc
i131 i_reqSect1_abs<0>
i132 i_reqSect1_abs<1>
i133 i_reqSect1_abs<2>
i134 i_reqSect1_abs<3>
i135 i_reqSect1_abs<4>
i136 i_reqSect1_abs<5>
i137 i_reqSect1_abs<6>
i138 i_reqSect1_abs<7>
i139 i_osReqType_conc
i140 i_reqSect0_abs<0>
i141 i_reqSect0_abs<1>
i142 i_reqSect0_abs<2>
i143 i_reqSect0_abs<3>
i144 i_reqSect0_abs<4>
i145 i_reqSect0_abs<5>
i146 i_reqSect0_abs<6>
i147 i_reqSect0_abs<7>
i148 controllable_fillPrdNSect_abs<0>
i149 controllable_fillPrdNSect_abs<1>
i150 controllable_fillPrdNSect_abs<2>
i151 controllable_fillPrdNSect_abs<3>
i152 controllable_fillPrdNSect_abs<4>
i153 controllable_fillPrdNSect_abs<5>
i154 controllable_fillPrdNSect_abs<6>
i155 controllable_fillPrdNSect_abs<7>
i156 controllable_fillPrdNSect_abs<8>
i157 controllable_fillPrdNSect_abs<9>
i158 controllable_fillPrdNSect_abs<10>
i159 controllable_fillPrdNSect_abs<11>
i160 controllable_fillPrdNSect_abs<12>
i161 controllable_fillPrdNSect_abs<13>
i162 controllable_fillPrdNSect_abs<14>
i163 controllable_fillPrdNSect_abs<15>
i164 controllable_busMasterClass_conc
i165 controllable_featWCClass_conc
i166 controllable_tag_conc<0>
i167 controllable_tag_conc<1>
i168 controllable_tag_conc<2>
i169 controllable_tag_conc<3>
i170 controllable_featNWCClass_conc
i171 i_reqLBA2_abs<0>
i172 i_reqLBA2_abs<1>
i173 i_reqLBA2_abs<2>
i174 i_reqLBA2_abs<3>
i175 i_reqLBA2_abs<4>
i176 i_reqLBA2_abs<5>
i177 i_reqLBA2_abs<6>
i178 i_reqLBA2_abs<7>
l0 n361
l1 state_regSectors0_abs<0>_out
l2 state_regSectors0_abs<1>_out
l3 state_regSectors0_abs<2>_out
l4 state_regSectors0_abs<3>_out
l5 state_regSectors0_abs<4>_out
l6 state_regSectors0_abs<5>_out
l7 state_regSectors0_abs<6>_out
l8 state_regSectors0_abs<7>_out
l9 state_os_lba3_abs<0>_out
l10 state_os_lba3_abs<1>_out
l11 state_os_lba3_abs<2>_out
l12 state_os_lba3_abs<3>_out
l13 state_os_lba3_abs<4>_out
l14 state_os_lba3_abs<5>_out
l15 state_os_lba3_abs<6>_out
l16 state_os_lba3_abs<7>_out
l17 state_os_buf_abs<0>_out
l18 state_os_buf_abs<1>_out
l19 state_os_buf_abs<2>_out
l20 state_os_buf_abs<3>_out
l21 state_os_buf_abs<4>_out
l22 state_os_buf_abs<5>_out
l23 state_os_buf_abs<6>_out
l24 state_os_buf_abs<7>_out
l25 state_os_buf_abs<8>_out
l26 state_os_buf_abs<9>_out
l27 state_os_buf_abs<10>_out
l28 state_os_buf_abs<11>_out
l29 state_os_buf_abs<12>_out
l30 state_os_buf_abs<13>_out
l31 state_os_buf_abs<14>_out
l32 state_os_buf_abs<15>_out
l33 state_os_buf_abs<16>_out
l34 state_os_buf_abs<17>_out
l35 state_os_buf_abs<18>_out
l36 state_os_buf_abs<19>_out
l37 state_os_buf_abs<20>_out
l38 state_os_buf_abs<21>_out
l39 state_os_buf_abs<22>_out
l40 state_os_buf_abs<23>_out
l41 state_os_buf_abs<24>_out
l42 state_os_buf_abs<25>_out
l43 state_os_buf_abs<26>_out
l44 state_os_buf_abs<27>_out
l45 state_os_buf_abs<28>_out
l46 state_os_buf_abs<29>_out
l47 state_os_buf_abs<30>_out
l48 state_os_buf_abs<31>_out
l49 state_regFeature0_abs<0>_out
l50 state_regFeature0_abs<1>_out
l51 state_regFeature0_abs<2>_out
l52 state_regFeature0_abs<3>_out
l53 state_regFeature0_abs<4>_out
l54 state_regFeature0_abs<5>_out
l55 state_regFeature0_abs<6>_out
l56 state_regFeature0_abs<7>_out
l57 state_os_sect0_abs<0>_out
l58 state_os_sect0_abs<1>_out
l59 state_os_sect0_abs<2>_out
l60 state_os_sect0_abs<3>_out
l61 state_os_sect0_abs<4>_out
l62 state_os_sect0_abs<5>_out
l63 state_os_sect0_abs<6>_out
l64 state_os_sect0_abs<7>_out
l65 state_os_lba0_abs<0>_out
l66 state_os_lba0_abs<1>_out
l67 state_os_lba0_abs<2>_out
l68 state_os_lba0_abs<3>_out
l69 state_os_lba0_abs<4>_out
l70 state_os_lba0_abs<5>_out
l71 state_os_lba0_abs<6>_out
l72 state_os_lba0_abs<7>_out
l73 state_setFeatState_conc<0>_out
l74 state_setFeatState_conc<1>_out
l75 state_setFeatState_conc<2>_out
l76 state_bufSectors_abs<0>_out
l77 state_bufSectors_abs<1>_out
l78 state_bufSectors_abs<2>_out
l79 state_bufSectors_abs<3>_out
l80 state_bufSectors_abs<4>_out
l81 state_bufSectors_abs<5>_out
l82 state_bufSectors_abs<6>_out
l83 state_bufSectors_abs<7>_out
l84 state_bufSectors_abs<8>_out
l85 state_bufSectors_abs<9>_out
l86 state_bufSectors_abs<10>_out
l87 state_bufSectors_abs<11>_out
l88 state_bufSectors_abs<12>_out
l89 state_bufSectors_abs<13>_out
l90 state_bufSectors_abs<14>_out
l91 state_bufSectors_abs<15>_out
l92 state_os_lba5_abs<0>_out
l93 state_os_lba5_abs<1>_out
l94 state_os_lba5_abs<2>_out
l95 state_os_lba5_abs<3>_out
l96 state_os_lba5_abs<4>_out
l97 state_os_lba5_abs<5>_out
l98 state_os_lba5_abs<6>_out
l99 state_os_lba5_abs<7>_out
l100 state_regLBALow1_abs<0>_out
l101 state_regLBALow1_abs<1>_out
l102 state_regLBALow1_abs<2>_out
l103 state_regLBALow1_abs<3>_out
l104 state_regLBALow1_abs<4>_out
l105 state_regLBALow1_abs<5>_out
l106 state_regLBALow1_abs<6>_out
l107 state_regLBALow1_abs<7>_out
l108 state_regDev_LBA_abs_out
l109 state_regBMCommand_Start_abs_out
l110 state_regLBAMid1_abs<0>_out
l111 state_regLBAMid1_abs<1>_out
l112 state_regLBAMid1_abs<2>_out
l113 state_regLBAMid1_abs<3>_out
l114 state_regLBAMid1_abs<4>_out
l115 state_regLBAMid1_abs<5>_out
l116 state_regLBAMid1_abs<6>_out
l117 state_regLBAMid1_abs<7>_out
l118 state_stDMACmd_conc<0>_out
l119 state_stDMACmd_conc<1>_out
l120 state_regSectors1_abs<0>_out
l121 state_regSectors1_abs<1>_out
l122 state_regSectors1_abs<2>_out
l123 state_regSectors1_abs<3>_out
l124 state_regSectors1_abs<4>_out
l125 state_regSectors1_abs<5>_out
l126 state_regSectors1_abs<6>_out
l127 state_regSectors1_abs<7>_out
l128 state_os_lba2_abs<0>_out
l129 state_os_lba2_abs<1>_out
l130 state_os_lba2_abs<2>_out
l131 state_os_lba2_abs<3>_out
l132 state_os_lba2_abs<4>_out
l133 state_os_lba2_abs<5>_out
l134 state_os_lba2_abs<6>_out
l135 state_os_lba2_abs<7>_out
l136 state_osState_conc<0>_out
l137 state_osState_conc<1>_out
l138 state_osState_conc<2>_out
l139 state_osState_conc<3>_out
l140 state_bufAddr_abs<0>_out
l141 state_bufAddr_abs<1>_out
l142 state_bufAddr_abs<2>_out
l143 state_bufAddr_abs<3>_out
l144 state_bufAddr_abs<4>_out
l145 state_bufAddr_abs<5>_out
l146 state_bufAddr_abs<6>_out
l147 state_bufAddr_abs<7>_out
l148 state_bufAddr_abs<8>_out
l149 state_bufAddr_abs<9>_out
l150 state_bufAddr_abs<10>_out
l151 state_bufAddr_abs<11>_out
l152 state_bufAddr_abs<12>_out
l153 state_bufAddr_abs<13>_out
l154 state_bufAddr_abs<14>_out
l155 state_bufAddr_abs<15>_out
l156 state_bufAddr_abs<16>_out
l157 state_bufAddr_abs<17>_out
l158 state_bufAddr_abs<18>_out
l159 state_bufAddr_abs<19>_out
l160 state_bufAddr_abs<20>_out
l161 state_bufAddr_abs<21>_out
l162 state_bufAddr_abs<22>_out
l163 state_bufAddr_abs<23>_out
l164 state_bufAddr_abs<24>_out
l165 state_bufAddr_abs<25>_out
l166 state_bufAddr_abs<26>_out
l167 state_bufAddr_abs<27>_out
l168 state_bufAddr_abs<28>_out
l169 state_bufAddr_abs<29>_out
l170 state_bufAddr_abs<30>_out
l171 state_bufAddr_abs<31>_out
l172 state_os_sect1_abs<0>_out
l173 state_os_sect1_abs<1>_out
l174 state_os_sect1_abs<2>_out
l175 state_os_sect1_abs<3>_out
l176 state_os_sect1_abs<4>_out
l177 state_os_sect1_abs<5>_out
l178 state_os_sect1_abs<6>_out
l179 state_os_sect1_abs<7>_out
l180 state_os_lba4_abs<0>_out
l181 state_os_lba4_abs<1>_out
l182 state_os_lba4_abs<2>_out
l183 state_os_lba4_abs<3>_out
l184 state_os_lba4_abs<4>_out
l185 state_os_lba4_abs<5>_out
l186 state_os_lba4_abs<6>_out
l187 state_os_lba4_abs<7>_out
l188 state_regBMCommand_RW_abs_out
l189 fair_cnt<0>_out
l190 fair_cnt<1>_out
l191 state_regCommand_abs<0>_out
l192 state_regCommand_abs<1>_out
l193 state_regCommand_abs<2>_out
l194 state_regCommand_abs<3>_out
l195 state_regCommand_abs<4>_out
l196 state_regCommand_abs<5>_out
l197 state_regCommand_abs<6>_out
l198 state_regCommand_abs<7>_out
l199 state_os_lba1_abs<0>_out
l200 state_os_lba1_abs<1>_out
l201 state_os_lba1_abs<2>_out
l202 state_os_lba1_abs<3>_out
l203 state_os_lba1_abs<4>_out
l204 state_os_lba1_abs<5>_out
l205 state_os_lba1_abs<6>_out
l206 state_os_lba1_abs<7>_out
l207 state_regLBAHigh0_abs<0>_out
l208 state_regLBAHigh0_abs<1>_out
l209 state_regLBAHigh0_abs<2>_out
l210 state_regLBAHigh0_abs<3>_out
l211 state_regLBAHigh0_abs<4>_out
l212 state_regLBAHigh0_abs<5>_out
l213 state_regLBAHigh0_abs<6>_out
l214 state_regLBAHigh0_abs<7>_out
l215 state_regLBAHigh1_abs<0>_out
l216 state_regLBAHigh1_abs<1>_out
l217 state_regLBAHigh1_abs<2>_out
l218 state_regLBAHigh1_abs<3>_out
l219 state_regLBAHigh1_abs<4>_out
l220 state_regLBAHigh1_abs<5>_out
l221 state_regLBAHigh1_abs<6>_out
l222 state_regLBAHigh1_abs<7>_out
l223 state_regLBALow0_abs<0>_out
l224 state_regLBALow0_abs<1>_out
l225 state_regLBALow0_abs<2>_out
l226 state_regLBALow0_abs<3>_out
l227 state_regLBALow0_abs<4>_out
l228 state_regLBALow0_abs<5>_out
l229 state_regLBALow0_abs<6>_out
l230 state_regLBALow0_abs<7>_out
l231 state_regLBAMid0_abs<0>_out
l232 state_regLBAMid0_abs<1>_out
l233 state_regLBAMid0_abs<2>_out
l234 state_regLBAMid0_abs<3>_out
l235 state_regLBAMid0_abs<4>_out
l236 state_regLBAMid0_abs<5>_out
l237 state_regLBAMid0_abs<6>_out
l238 state_regLBAMid0_abs<7>_out
o0 o_err
c
ide_hard_drive_controller_2
This file was written by ABC on Tue Mar 11 20:24:21 2014
For information about AIGER format, refer to http://fmv.jku.at/aiger
-------------------------------
This AIGER file has been created by the following sequence of commands:
> vl2mv driver_b2.v   ---gives--> driver_b2.mv
> abc -c "read_blif_mv driver_b2.mv; write_aiger -s driver_b2n.aig"   ---gives--> driver_b2n.aig
> aigtoaig driver_b2n.aig driver_b2n.aag   ---gives--> driver_b2n.aag (this file)
Content of driver_b2.v:
// IDE hard drive controller specification and operating system interface
// specification for device driver synthesis.
// This file describes a GR(1) game played by a device driver for an IDE hard
// disk against its environment consisting of the hard disk and operating
// system.

`define CMD_READ_DMA_EXT  200
`define CMD_WRITE_DMA_EXT 37
`define CMD_SET_FEATURE   239
`define FEAT_WC           2
`define FEAT_NWC          130
`define FEAT_XFR_MODE     3
`define XM_ULTRA_DMA      8

`define RCMD              8
`define REG_FEATURE0      1
`define REG_SECTORS       2
`define REG_LBA_LOW       3
`define REG_LBA_MID       4
`define REG_LBA_HIGH      5
`define REG_DEV           6
`define REG_ERRCMD        7

`define RCTL              1
`define REG_CTLSTAT       2
`define REG_BM_STATUS     2
`define REG_BM_PRD        4
`define RDMA              2
`define REG_BM_COMMAND    0

//typedef enum {read=0, write=1} i_osReqType_enum;
`define read              0
`define write             1

//typedef enum {write8, write32, fillPrd, reset, os_req, ack_read_succ, ack_read_fail, ack_write_succ, ack_write_fail, class_event} controllable_tag_enum;
`define write8            0
`define write32           1
`define fillPrd           2
`define reset             3
`define os_req            4
`define ack_read_succ     5
`define ack_read_fail     6
`define ack_write_succ    7
`define ack_write_fail    8
`define class_event       9

//typedef enum {idle=0, command=1, reset_signal=2, reset_ready=3} state_stInternal_enum;
`define idle              0
`define command           1
`define reset_signal      2
`define reset_ready       3

//typedef enum {wait_bm_ready=0, dma_read=1, bm_read_prd=2, bm_ready=3} state_stDMACmd_enum;
`define wait_bm_ready     0
`define dma_read          1
`define bm_read_prd       2
`define bm_ready          3

//typedef enum {command_start=0, dma_cmd=1, set_features_cmd=2} state_stCommand_enum;
`define command_start     0
`define dma_cmd           1
`define set_features_cmd  2


//typedef enum {setFeatIdle=0, setFeatWC=1, setFeatNWC=2, setFeatXFR0=3, setFeatXFR1=4} state_setFeatState_enum;
`define setFeatIdle       0
`define setFeatWC         1
`define setFeatNWC        2
`define setFeatXFR0       3
`define setFeatXFR1       4

//typedef enum {os_init=0, os_reset=1, os_write_cache=2, os_idle=3, os_read_pending=4, os_write_pending=5, os_read_ack_succ=6, os_read_ack_fail=7, os_write_ack_succ=8, os_write_ack_fail=9, os_error=10} state_osState_enum;
`define os_init           0
`define os_reset          1
`define os_write_cache    2
`define os_idle           3
`define os_read_pending   4
`define os_write_pending  5
`define os_read_ack_succ  6
`define os_read_ack_fail  7
`define os_write_ack_succ 8
`define os_write_ack_fail 9
`define os_error          10

module ide_hard_drive_controller_2(
        o_err,
        i_clk,
        i_osReqType_conc,
        i_reqLBA0_abs,
        i_reqLBA1_abs,
        i_reqLBA2_abs,
        i_reqLBA3_abs,
        i_reqLBA4_abs,
        i_reqLBA5_abs,
        i_reqSect0_abs,
        i_reqSect1_abs,
        i_reqBuf_abs,
        i_transSuccess_conc,
        controllable_tag_conc,
        controllable_bank_abs,
        controllable_addr_abs,
        controllable_write8_val_abs,
        controllable_fillPrdAddr_abs,
        controllable_fillPrdNSect_abs,
        controllable_featWCClass_conc,
        controllable_featNWCClass_conc,
        controllable_featXFRClass_conc,
        controllable_busMasterClass_conc,
        controllable_dmaStartClass_conc );

input i_clk;
input i_osReqType_conc ;
input [7:0] i_reqLBA0_abs ;
input [7:0] i_reqLBA1_abs ;
input [7:0] i_reqLBA2_abs ;
input [7:0] i_reqLBA3_abs ;
input [7:0] i_reqLBA4_abs ;
input [7:0] i_reqLBA5_abs ;
input [7:0] i_reqSect0_abs ;
input [7:0] i_reqSect1_abs ;
input [31:0] i_reqBuf_abs ;
input i_transSuccess_conc ;
input [3:0] controllable_tag_conc ;
input [7:0] controllable_bank_abs ;
input [7:0] controllable_addr_abs ;
input [7:0] controllable_write8_val_abs ;
input [31:0] controllable_fillPrdAddr_abs ;
input [15:0] controllable_fillPrdNSect_abs ;
input controllable_featWCClass_conc ;
input controllable_featNWCClass_conc ;
input controllable_featXFRClass_conc ;
input controllable_busMasterClass_conc ;
input controllable_dmaStartClass_conc ;
output o_err;

reg [1:0] state_stDMACmd_conc ;
reg [2:0] state_setFeatState_conc ;
reg [7:0] state_regFeature0_abs ;
reg [7:0] state_regSectors0_abs ;
reg [7:0] state_regSectors1_abs ;
reg [7:0] state_regLBALow0_abs ;
reg [7:0] state_regLBALow1_abs ;
reg [7:0] state_regLBAMid0_abs ;
reg [7:0] state_regLBAMid1_abs ;
reg [7:0] state_regLBAHigh0_abs ;
reg [7:0] state_regLBAHigh1_abs ;
reg state_regDev_LBA_abs ;
reg [7:0] state_regCommand_abs ;
reg state_regBMCommand_Start_abs ;
reg state_regBMCommand_RW_abs ;
reg [31:0] state_bufAddr_abs ;
reg [15:0] state_bufSectors_abs ;

reg [3:0] state_osState_conc ;
reg [7:0] state_os_lba0_abs ;
reg [7:0] state_os_lba1_abs ;
reg [7:0] state_os_lba2_abs ;
reg [7:0] state_os_lba3_abs ;
reg [7:0] state_os_lba4_abs ;
reg [7:0] state_os_lba5_abs ;
reg [7:0] state_os_sect0_abs ;
reg [7:0] state_os_sect1_abs ;
reg [31:0] state_os_buf_abs ;

reg [1:0] fair_cnt;

wire transferMode3;
wire nwc;
wire bm_event;
wire transferCorrect;
wire transferCorrect_0;
wire transferCorrect_1;
wire buechi_satisfied;
wire [1:0] next_state_stDMACmd_conc ;
wire [2:0] next_state_setFeatState_conc ;
wire [7:0] next_state_regFeature0_abs ;
wire [7:0] next_state_regSectors0_abs ;
wire [7:0] next_state_regSectors1_abs ;
wire [7:0] next_state_regLBALow0_abs ;
wire [7:0] next_state_regLBALow1_abs ;
wire [7:0] next_state_regLBAMid0_abs ;
wire [7:0] next_state_regLBAMid1_abs ;
wire [7:0] next_state_regLBAHigh0_abs ;
wire [7:0] next_state_regLBAHigh1_abs ;
wire next_state_regDev_LBA_abs ;
wire [7:0] next_state_regCommand_abs ;
wire next_state_regBMCommand_Start_abs ;
wire next_state_regBMCommand_RW_abs ;
wire [31:0] next_state_bufAddr_abs ;
wire [15:0] next_state_bufSectors_abs ;

wire [3:0] next_state_osState_conc ;
wire [7:0] next_state_os_lba0_abs ;
wire [7:0] next_state_os_lba1_abs ;
wire [7:0] next_state_os_lba2_abs ;
wire [7:0] next_state_os_lba3_abs ;
wire [7:0] next_state_os_lba4_abs ;
wire [7:0] next_state_os_lba5_abs ;
wire [7:0] next_state_os_sect0_abs ;
wire [7:0] next_state_os_sect1_abs ;
wire [31:0] next_state_os_buf_abs ;

// some abbreviations:
assign transferMode3 = (state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1);
assign nwc =           (state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1);
assign bm_event = (state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1);
assign transferCorrect = (state_os_lba0_abs==state_regLBALow0_abs    &&
                          state_os_lba1_abs==state_regLBALow1_abs    &&
                          state_os_lba2_abs==state_regLBAMid0_abs    &&
                          state_os_lba3_abs==state_regLBAMid1_abs    &&
                          state_os_lba4_abs==state_regLBAHigh0_abs   &&
                          state_os_lba5_abs==state_regLBAHigh1_abs   &&
                          state_os_sect0_abs==state_regSectors0_abs  &&
                          state_os_sect1_abs==state_regSectors1_abs  &&
                          state_os_buf_abs==state_bufAddr_abs);
assign transferCorrect_0 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==0);
assign transferCorrect_1 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==1);


// state updates:
  //Device state updates:
assign next_state_regFeature0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_FEATURE0) ? controllable_write8_val_abs  : state_regFeature0_abs;
assign next_state_regSectors0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? controllable_write8_val_abs  : state_regSectors0_abs;
assign next_state_regSectors1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? state_regSectors0_abs : state_regSectors1_abs;
assign next_state_regLBALow0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? controllable_write8_val_abs  : state_regLBALow0_abs;
assign next_state_regLBALow1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? state_regLBALow0_abs  : state_regLBALow1_abs;
assign next_state_regLBAMid0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? controllable_write8_val_abs  : state_regLBAMid0_abs;
assign next_state_regLBAMid1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? state_regLBAMid0_abs  : state_regLBAMid1_abs;
assign next_state_regLBAHigh0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? controllable_write8_val_abs  : state_regLBAHigh0_abs;
assign next_state_regLBAHigh1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? state_regLBAHigh0_abs : state_regLBAHigh1_abs;
assign next_state_regDev_LBA_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_DEV)      ? controllable_write8_val_abs[6:6] : state_regDev_LBA_abs;
assign next_state_regCommand_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_ERRCMD)   ? controllable_write8_val_abs  : state_regCommand_abs;
assign next_state_regBMCommand_Start_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[0:0] : state_regBMCommand_Start_abs;
assign next_state_regBMCommand_RW_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[3:3] : state_regBMCommand_RW_abs;
assign next_state_bufAddr_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdAddr_abs : state_bufAddr_abs;
assign next_state_bufSectors_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdNSect_abs : state_bufSectors_abs;

assign next_state_setFeatState_conc = (controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_WC) ? `setFeatWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_NWC) ? `setFeatNWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE && state_regSectors0_abs[7:3]==`XM_ULTRA_DMA) ? `setFeatXFR0 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE) ? `setFeatXFR1 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatWC   && controllable_featWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR0 && controllable_featXFRClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1) ? `setFeatIdle : state_setFeatState_conc)))))));

assign next_state_stDMACmd_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ?
               (
                 (state_regBMCommand_Start_abs==0 && controllable_write8_val_abs[0:0]==1) ? `bm_read_prd : state_stDMACmd_conc
               ) :
               (
                 (state_stDMACmd_conc==`bm_read_prd) ?
                 (((state_regBMCommand_RW_abs == 1 && state_regCommand_abs != `CMD_READ_DMA_EXT) || (state_regBMCommand_RW_abs == 0 && state_regCommand_abs != `CMD_WRITE_DMA_EXT) || (state_regSectors0_abs != state_bufSectors_abs[7:0]) || (state_regSectors1_abs != state_bufSectors_abs[15:8]) || state_regDev_LBA_abs != 1) ? state_stDMACmd_conc : ((controllable_dmaStartClass_conc==1) ? `bm_ready : state_stDMACmd_conc)) :
                 ((state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1) ? `wait_bm_ready : state_stDMACmd_conc)
               );

//OS state updates
assign next_state_os_lba0_abs = (controllable_tag_conc==`os_req) ? i_reqLBA0_abs : state_os_lba0_abs;
assign next_state_os_lba1_abs = (controllable_tag_conc==`os_req) ? i_reqLBA1_abs : state_os_lba1_abs;
assign next_state_os_lba2_abs = (controllable_tag_conc==`os_req) ? i_reqLBA2_abs : state_os_lba2_abs;
assign next_state_os_lba3_abs = (controllable_tag_conc==`os_req) ? i_reqLBA3_abs : state_os_lba3_abs;
assign next_state_os_lba4_abs = (controllable_tag_conc==`os_req) ? i_reqLBA4_abs : state_os_lba4_abs;
assign next_state_os_lba5_abs = (controllable_tag_conc==`os_req) ? i_reqLBA5_abs : state_os_lba5_abs;
assign next_state_os_sect0_abs = (controllable_tag_conc==`os_req) ? i_reqSect0_abs : state_os_sect0_abs;
assign next_state_os_sect1_abs = (controllable_tag_conc==`os_req) ? i_reqSect1_abs : state_os_sect1_abs;
assign next_state_os_buf_abs = (controllable_tag_conc==`os_req) ? i_reqBuf_abs : state_os_buf_abs;

assign next_state_osState_conc = (state_osState_conc==`os_init && controllable_tag_conc==`reset) ? `os_reset :
      ((state_osState_conc==`os_reset && nwc && controllable_tag_conc==`class_event) ? `os_write_cache :
      ((state_osState_conc==`os_write_cache && transferMode3 && controllable_tag_conc==`class_event) ? `os_idle :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`read) ? `os_read_pending :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`write) ? `os_write_pending :
      ((state_osState_conc==`os_read_pending && bm_event && !transferCorrect_0 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_read_ack_succ :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_read_ack_fail :
      ((state_osState_conc==`os_write_pending && bm_event && !transferCorrect_1 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_write_ack_succ :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_write_ack_fail :
      ((state_osState_conc==`os_read_ack_succ && controllable_tag_conc==`ack_read_succ) ? `os_idle :
      ((state_osState_conc==`os_read_ack_fail && controllable_tag_conc==`ack_read_fail) ? `os_idle :
      ((state_osState_conc==`os_write_ack_succ && controllable_tag_conc==`ack_write_succ) ? `os_idle :
      ((state_osState_conc==`os_write_ack_fail && controllable_tag_conc==`ack_write_fail) ? `os_idle : state_osState_conc))))))))))))));


// buechi-to-safety construction:                            
assign buechi_satisfied = (state_osState_conc == `os_idle);                          
                            
assign o_err = (fair_cnt >= 2) || controllable_tag_conc >= 10;

initial
 begin
  state_stDMACmd_conc = `wait_bm_ready;
  state_setFeatState_conc = `setFeatIdle;
  state_regFeature0_abs = 0;
  state_regSectors0_abs = 0;
  state_regSectors1_abs = 0;
  state_regLBALow0_abs = 0;
  state_regLBALow1_abs = 0;
  state_regLBAMid0_abs = 0;
  state_regLBAMid1_abs = 0;
  state_regLBAHigh0_abs = 0;
  state_regLBAHigh1_abs = 0;
  state_regDev_LBA_abs = 0;
  state_regCommand_abs = 0;
  state_regBMCommand_Start_abs = 0;
  state_regBMCommand_RW_abs = 0;
  state_bufAddr_abs = 0;
  state_bufSectors_abs = 0;
  state_osState_conc = `os_init;
  state_os_lba0_abs = 0;
  state_os_lba1_abs = 0;
  state_os_lba2_abs = 0;
  state_os_lba3_abs = 0;
  state_os_lba4_abs = 0;
  state_os_lba5_abs = 0;
  state_os_sect0_abs = 0;
  state_os_sect1_abs = 0;
  state_os_buf_abs = 0;
  fair_cnt = 0;
 end

always @(posedge i_clk)
 begin

  if(buechi_satisfied)
   begin
    fair_cnt = 0;
   end
  else
   begin
    fair_cnt = fair_cnt + 1;
   end
 
  //Device state updates:
  state_regFeature0_abs          = next_state_regFeature0_abs ;
  state_regSectors0_abs          = next_state_regSectors0_abs ;
  state_regSectors1_abs          = next_state_regSectors1_abs ;
  state_regLBALow0_abs           = next_state_regLBALow0_abs ;
  state_regLBALow1_abs           = next_state_regLBALow1_abs ;
  state_regLBAMid0_abs           = next_state_regLBAMid0_abs ;
  state_regLBAMid1_abs           = next_state_regLBAMid1_abs ;
  state_regLBAHigh0_abs          = next_state_regLBAHigh0_abs ;
  state_regLBAHigh1_abs          = next_state_regLBAHigh1_abs ;
  state_regDev_LBA_abs           = next_state_regDev_LBA_abs ;
  state_regCommand_abs           = next_state_regCommand_abs ;
  state_regBMCommand_Start_abs   = next_state_regBMCommand_Start_abs ;
  state_regBMCommand_RW_abs      = next_state_regBMCommand_RW_abs ;
  state_bufAddr_abs              = next_state_bufAddr_abs ;
  state_bufSectors_abs           = next_state_bufSectors_abs ;
  state_setFeatState_conc        = next_state_setFeatState_conc ;
  state_stDMACmd_conc            = next_state_stDMACmd_conc ;
  state_os_lba0_abs              = next_state_os_lba0_abs ;
  state_os_lba1_abs              = next_state_os_lba1_abs ;
  state_os_lba2_abs              = next_state_os_lba2_abs ;
  state_os_lba3_abs              = next_state_os_lba3_abs ;
  state_os_lba4_abs              = next_state_os_lba4_abs ;
  state_os_lba5_abs              = next_state_os_lba5_abs ;
  state_os_sect0_abs             = next_state_os_sect0_abs ;
  state_os_sect1_abs             = next_state_os_sect1_abs ;
  state_os_buf_abs               = next_state_os_buf_abs ;
  state_osState_conc             = next_state_osState_conc ;
 end
 
 
endmodule
-------------------------------
#!SYNTCOMP
STATUS : unrealizable
SOLVED_BY : 2/3 [2015-pre-classification]
SOLVED_IN : 0.793656 [2015-pre-classification]
#.
