PPA Report for shift_parity_checker.v (Module: shift_parity_checker)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 16
FF Count: 20
IO Count: 8
Cell Count: 64

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 638.57 MHz
Reg-to-Reg Critical Path Delay: 1.350 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
