{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 08 13:02:21 2018 " "Info: Processing started: Thu Mar 08 13:02:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off scomp -c scomp --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off scomp -c scomp --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 13 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK memory altsyncram:MEMORY\|altsyncram_8ht3:auto_generated\|ram_block1a0~porta_we_reg register AC\[15\] 64.33 MHz 15.544 ns Internal " "Info: Clock \"CLOCK\" has Internal fmax of 64.33 MHz between source memory \"altsyncram:MEMORY\|altsyncram_8ht3:auto_generated\|ram_block1a0~porta_we_reg\" and destination register \"AC\[15\]\" (period= 15.544 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.529 ns + Longest memory register " "Info: + Longest memory to register delay is 7.529 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:MEMORY\|altsyncram_8ht3:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X26_Y30 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y30; Fanout = 4; MEM Node = 'altsyncram:MEMORY\|altsyncram_8ht3:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_8ht3.tdf" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/db/altsyncram_8ht3.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns altsyncram:MEMORY\|altsyncram_8ht3:auto_generated\|q_a\[1\] 2 MEM M4K_X26_Y30 4 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y30; Fanout = 4; MEM Node = 'altsyncram:MEMORY\|altsyncram_8ht3:auto_generated\|q_a\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a0~porta_we_reg altsyncram:MEMORY|altsyncram_8ht3:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_8ht3.tdf" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/db/altsyncram_8ht3.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.150 ns) 3.829 ns Add1~5 3 COMB LCCOMB_X27_Y30_N20 2 " "Info: 3: + IC(0.686 ns) + CELL(0.150 ns) = 3.829 ns; Loc. = LCCOMB_X27_Y30_N20; Fanout = 2; COMB Node = 'Add1~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.836 ns" { altsyncram:MEMORY|altsyncram_8ht3:auto_generated|q_a[1] Add1~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.414 ns) 5.200 ns Add1~8 4 COMB LCCOMB_X30_Y28_N2 2 " "Info: 4: + IC(0.957 ns) + CELL(0.414 ns) = 5.200 ns; Loc. = LCCOMB_X30_Y28_N2; Fanout = 2; COMB Node = 'Add1~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.371 ns" { Add1~5 Add1~8 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.271 ns Add1~12 5 COMB LCCOMB_X30_Y28_N4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 5.271 ns; Loc. = LCCOMB_X30_Y28_N4; Fanout = 2; COMB Node = 'Add1~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~8 Add1~12 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.342 ns Add1~16 6 COMB LCCOMB_X30_Y28_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 5.342 ns; Loc. = LCCOMB_X30_Y28_N6; Fanout = 2; COMB Node = 'Add1~16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~12 Add1~16 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.413 ns Add1~20 7 COMB LCCOMB_X30_Y28_N8 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 5.413 ns; Loc. = LCCOMB_X30_Y28_N8; Fanout = 2; COMB Node = 'Add1~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~16 Add1~20 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.484 ns Add1~24 8 COMB LCCOMB_X30_Y28_N10 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 5.484 ns; Loc. = LCCOMB_X30_Y28_N10; Fanout = 2; COMB Node = 'Add1~24'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~20 Add1~24 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.555 ns Add1~28 9 COMB LCCOMB_X30_Y28_N12 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 5.555 ns; Loc. = LCCOMB_X30_Y28_N12; Fanout = 2; COMB Node = 'Add1~28'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~24 Add1~28 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 5.714 ns Add1~32 10 COMB LCCOMB_X30_Y28_N14 2 " "Info: 10: + IC(0.000 ns) + CELL(0.159 ns) = 5.714 ns; Loc. = LCCOMB_X30_Y28_N14; Fanout = 2; COMB Node = 'Add1~32'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add1~28 Add1~32 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.785 ns Add1~36 11 COMB LCCOMB_X30_Y28_N16 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 5.785 ns; Loc. = LCCOMB_X30_Y28_N16; Fanout = 2; COMB Node = 'Add1~36'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~32 Add1~36 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.856 ns Add1~40 12 COMB LCCOMB_X30_Y28_N18 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 5.856 ns; Loc. = LCCOMB_X30_Y28_N18; Fanout = 2; COMB Node = 'Add1~40'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~36 Add1~40 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.927 ns Add1~44 13 COMB LCCOMB_X30_Y28_N20 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 5.927 ns; Loc. = LCCOMB_X30_Y28_N20; Fanout = 2; COMB Node = 'Add1~44'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~40 Add1~44 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.998 ns Add1~48 14 COMB LCCOMB_X30_Y28_N22 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 5.998 ns; Loc. = LCCOMB_X30_Y28_N22; Fanout = 2; COMB Node = 'Add1~48'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~44 Add1~48 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.069 ns Add1~52 15 COMB LCCOMB_X30_Y28_N24 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 6.069 ns; Loc. = LCCOMB_X30_Y28_N24; Fanout = 2; COMB Node = 'Add1~52'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~48 Add1~52 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.140 ns Add1~56 16 COMB LCCOMB_X30_Y28_N26 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 6.140 ns; Loc. = LCCOMB_X30_Y28_N26; Fanout = 2; COMB Node = 'Add1~56'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~52 Add1~56 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.211 ns Add1~60 17 COMB LCCOMB_X30_Y28_N28 1 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 6.211 ns; Loc. = LCCOMB_X30_Y28_N28; Fanout = 1; COMB Node = 'Add1~60'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~56 Add1~60 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.621 ns Add1~63 18 COMB LCCOMB_X30_Y28_N30 1 " "Info: 18: + IC(0.000 ns) + CELL(0.410 ns) = 6.621 ns; Loc. = LCCOMB_X30_Y28_N30; Fanout = 1; COMB Node = 'Add1~63'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add1~60 Add1~63 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.150 ns) 7.445 ns Selector11~1 19 COMB LCCOMB_X32_Y28_N2 1 " "Info: 19: + IC(0.674 ns) + CELL(0.150 ns) = 7.445 ns; Loc. = LCCOMB_X32_Y28_N2; Fanout = 1; COMB Node = 'Selector11~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { Add1~63 Selector11~1 } "NODE_NAME" } } { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.529 ns AC\[15\] 20 REG LCFF_X32_Y28_N3 6 " "Info: 20: + IC(0.000 ns) + CELL(0.084 ns) = 7.529 ns; Loc. = LCFF_X32_Y28_N3; Fanout = 6; REG Node = 'AC\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector11~1 AC[15] } "NODE_NAME" } } { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.212 ns ( 69.23 % ) " "Info: Total cell delay = 5.212 ns ( 69.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.317 ns ( 30.77 % ) " "Info: Total interconnect delay = 2.317 ns ( 30.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.529 ns" { altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a0~porta_we_reg altsyncram:MEMORY|altsyncram_8ht3:auto_generated|q_a[1] Add1~5 Add1~8 Add1~12 Add1~16 Add1~20 Add1~24 Add1~28 Add1~32 Add1~36 Add1~40 Add1~44 Add1~48 Add1~52 Add1~56 Add1~60 Add1~63 Selector11~1 AC[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.529 ns" { altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a0~porta_we_reg {} altsyncram:MEMORY|altsyncram_8ht3:auto_generated|q_a[1] {} Add1~5 {} Add1~8 {} Add1~12 {} Add1~16 {} Add1~20 {} Add1~24 {} Add1~28 {} Add1~32 {} Add1~36 {} Add1~40 {} Add1~44 {} Add1~48 {} Add1~52 {} Add1~56 {} Add1~60 {} Add1~63 {} Selector11~1 {} AC[15] {} } { 0.000ns 0.000ns 0.686ns 0.957ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.674ns 0.000ns } { 0.000ns 2.993ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.070 ns - Smallest " "Info: - Smallest clock skew is -0.070 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.667 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 2.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 128 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 128; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.667 ns AC\[15\] 3 REG LCFF_X32_Y28_N3 6 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X32_Y28_N3; Fanout = 6; REG Node = 'AC\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { CLOCK~clkctrl AC[15] } "NODE_NAME" } } { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.59 % ) " "Info: Total cell delay = 1.536 ns ( 57.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.131 ns ( 42.41 % ) " "Info: Total interconnect delay = 1.131 ns ( 42.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { CLOCK CLOCK~clkctrl AC[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} AC[15] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.737 ns - Longest memory " "Info: - Longest clock path from clock \"CLOCK\" to source memory is 2.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 128 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 128; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.959 ns) + CELL(0.661 ns) 2.737 ns altsyncram:MEMORY\|altsyncram_8ht3:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X26_Y30 4 " "Info: 3: + IC(0.959 ns) + CELL(0.661 ns) = 2.737 ns; Loc. = M4K_X26_Y30; Fanout = 4; MEM Node = 'altsyncram:MEMORY\|altsyncram_8ht3:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.620 ns" { CLOCK~clkctrl altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_8ht3.tdf" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/db/altsyncram_8ht3.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.65 % ) " "Info: Total cell delay = 1.660 ns ( 60.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.077 ns ( 39.35 % ) " "Info: Total interconnect delay = 1.077 ns ( 39.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { CLOCK CLOCK~clkctrl altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.737 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.959ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { CLOCK CLOCK~clkctrl AC[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} AC[15] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { CLOCK CLOCK~clkctrl altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.737 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.959ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_8ht3.tdf" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/db/altsyncram_8ht3.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 118 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_8ht3.tdf" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/db/altsyncram_8ht3.tdf" 36 2 0 } } { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 118 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.529 ns" { altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a0~porta_we_reg altsyncram:MEMORY|altsyncram_8ht3:auto_generated|q_a[1] Add1~5 Add1~8 Add1~12 Add1~16 Add1~20 Add1~24 Add1~28 Add1~32 Add1~36 Add1~40 Add1~44 Add1~48 Add1~52 Add1~56 Add1~60 Add1~63 Selector11~1 AC[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.529 ns" { altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a0~porta_we_reg {} altsyncram:MEMORY|altsyncram_8ht3:auto_generated|q_a[1] {} Add1~5 {} Add1~8 {} Add1~12 {} Add1~16 {} Add1~20 {} Add1~24 {} Add1~28 {} Add1~32 {} Add1~36 {} Add1~40 {} Add1~44 {} Add1~48 {} Add1~52 {} Add1~56 {} Add1~60 {} Add1~63 {} Selector11~1 {} AC[15] {} } { 0.000ns 0.000ns 0.686ns 0.957ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.674ns 0.000ns } { 0.000ns 2.993ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { CLOCK CLOCK~clkctrl AC[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} AC[15] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { CLOCK CLOCK~clkctrl altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.737 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.959ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "AC\[8\] RESETN CLOCK 2.588 ns register " "Info: tsu for register \"AC\[8\]\" (data pin = \"RESETN\", clock pin = \"CLOCK\") is 2.588 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.289 ns + Longest pin register " "Info: + Longest pin to register delay is 5.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RESETN 1 PIN PIN_P1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 6; PIN Node = 'RESETN'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESETN } "NODE_NAME" } } { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.339 ns) + CELL(0.393 ns) 3.731 ns AC\[0\]~1 2 COMB LCCOMB_X32_Y28_N4 16 " "Info: 2: + IC(2.339 ns) + CELL(0.393 ns) = 3.731 ns; Loc. = LCCOMB_X32_Y28_N4; Fanout = 16; COMB Node = 'AC\[0\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { RESETN AC[0]~1 } "NODE_NAME" } } { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.660 ns) 5.289 ns AC\[8\] 3 REG LCFF_X27_Y28_N1 9 " "Info: 3: + IC(0.898 ns) + CELL(0.660 ns) = 5.289 ns; Loc. = LCFF_X27_Y28_N1; Fanout = 9; REG Node = 'AC\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { AC[0]~1 AC[8] } "NODE_NAME" } } { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.052 ns ( 38.80 % ) " "Info: Total cell delay = 2.052 ns ( 38.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.237 ns ( 61.20 % ) " "Info: Total interconnect delay = 3.237 ns ( 61.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.289 ns" { RESETN AC[0]~1 AC[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.289 ns" { RESETN {} RESETN~combout {} AC[0]~1 {} AC[8] {} } { 0.000ns 0.000ns 2.339ns 0.898ns } { 0.000ns 0.999ns 0.393ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 118 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.665 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK\" to destination register is 2.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 128 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 128; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.537 ns) 2.665 ns AC\[8\] 3 REG LCFF_X27_Y28_N1 9 " "Info: 3: + IC(1.011 ns) + CELL(0.537 ns) = 2.665 ns; Loc. = LCFF_X27_Y28_N1; Fanout = 9; REG Node = 'AC\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { CLOCK~clkctrl AC[8] } "NODE_NAME" } } { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.64 % ) " "Info: Total cell delay = 1.536 ns ( 57.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.129 ns ( 42.36 % ) " "Info: Total interconnect delay = 1.129 ns ( 42.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { CLOCK CLOCK~clkctrl AC[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} AC[8] {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.289 ns" { RESETN AC[0]~1 AC[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.289 ns" { RESETN {} RESETN~combout {} AC[0]~1 {} AC[8] {} } { 0.000ns 0.000ns 2.339ns 0.898ns } { 0.000ns 0.999ns 0.393ns 0.660ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { CLOCK CLOCK~clkctrl AC[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} AC[8] {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK AC_SHIFTED\[2\] IR\[0\] 15.533 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"AC_SHIFTED\[2\]\" through register \"IR\[0\]\" is 15.533 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.681 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 128 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 128; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns IR\[0\] 3 REG LCFF_X29_Y30_N11 57 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X29_Y30_N11; Fanout = 57; REG Node = 'IR\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { CLOCK~clkctrl IR[0] } "NODE_NAME" } } { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { CLOCK CLOCK~clkctrl IR[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} IR[0] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 118 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.602 ns + Longest register pin " "Info: + Longest register to pin delay is 12.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IR\[0\] 1 REG LCFF_X29_Y30_N11 57 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y30_N11; Fanout = 57; REG Node = 'IR\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[0] } "NODE_NAME" } } { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.042 ns) + CELL(0.437 ns) 2.479 ns lpm_clshift:SHIFTER\|lpm_clshift_0kc:auto_generated\|sbit_w\[26\]~37 2 COMB LCCOMB_X27_Y28_N12 3 " "Info: 2: + IC(2.042 ns) + CELL(0.437 ns) = 2.479 ns; Loc. = LCCOMB_X27_Y28_N12; Fanout = 3; COMB Node = 'lpm_clshift:SHIFTER\|lpm_clshift_0kc:auto_generated\|sbit_w\[26\]~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { IR[0] lpm_clshift:SHIFTER|lpm_clshift_0kc:auto_generated|sbit_w[26]~37 } "NODE_NAME" } } { "db/lpm_clshift_0kc.tdf" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/db/lpm_clshift_0kc.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.195 ns) + CELL(0.416 ns) 4.090 ns lpm_clshift:SHIFTER\|lpm_clshift_0kc:auto_generated\|sbit_w\[42\]~82 3 COMB LCCOMB_X30_Y29_N30 1 " "Info: 3: + IC(1.195 ns) + CELL(0.416 ns) = 4.090 ns; Loc. = LCCOMB_X30_Y29_N30; Fanout = 1; COMB Node = 'lpm_clshift:SHIFTER\|lpm_clshift_0kc:auto_generated\|sbit_w\[42\]~82'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.611 ns" { lpm_clshift:SHIFTER|lpm_clshift_0kc:auto_generated|sbit_w[26]~37 lpm_clshift:SHIFTER|lpm_clshift_0kc:auto_generated|sbit_w[42]~82 } "NODE_NAME" } } { "db/lpm_clshift_0kc.tdf" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/db/lpm_clshift_0kc.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.795 ns) + CELL(0.438 ns) 5.323 ns lpm_clshift:SHIFTER\|lpm_clshift_0kc:auto_generated\|sbit_w\[42\]~84 4 COMB LCCOMB_X30_Y30_N28 3 " "Info: 4: + IC(0.795 ns) + CELL(0.438 ns) = 5.323 ns; Loc. = LCCOMB_X30_Y30_N28; Fanout = 3; COMB Node = 'lpm_clshift:SHIFTER\|lpm_clshift_0kc:auto_generated\|sbit_w\[42\]~84'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.233 ns" { lpm_clshift:SHIFTER|lpm_clshift_0kc:auto_generated|sbit_w[42]~82 lpm_clshift:SHIFTER|lpm_clshift_0kc:auto_generated|sbit_w[42]~84 } "NODE_NAME" } } { "db/lpm_clshift_0kc.tdf" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/db/lpm_clshift_0kc.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.438 ns) 6.251 ns lpm_clshift:SHIFTER\|lpm_clshift_0kc:auto_generated\|sbit_w\[58\]~85 5 COMB LCCOMB_X30_Y30_N30 2 " "Info: 5: + IC(0.490 ns) + CELL(0.438 ns) = 6.251 ns; Loc. = LCCOMB_X30_Y30_N30; Fanout = 2; COMB Node = 'lpm_clshift:SHIFTER\|lpm_clshift_0kc:auto_generated\|sbit_w\[58\]~85'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { lpm_clshift:SHIFTER|lpm_clshift_0kc:auto_generated|sbit_w[42]~84 lpm_clshift:SHIFTER|lpm_clshift_0kc:auto_generated|sbit_w[58]~85 } "NODE_NAME" } } { "db/lpm_clshift_0kc.tdf" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/db/lpm_clshift_0kc.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.437 ns) 7.680 ns lpm_clshift:SHIFTER\|lpm_clshift_0kc:auto_generated\|sbit_w\[66\]~90 6 COMB LCCOMB_X28_Y29_N24 1 " "Info: 6: + IC(0.992 ns) + CELL(0.437 ns) = 7.680 ns; Loc. = LCCOMB_X28_Y29_N24; Fanout = 1; COMB Node = 'lpm_clshift:SHIFTER\|lpm_clshift_0kc:auto_generated\|sbit_w\[66\]~90'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.429 ns" { lpm_clshift:SHIFTER|lpm_clshift_0kc:auto_generated|sbit_w[58]~85 lpm_clshift:SHIFTER|lpm_clshift_0kc:auto_generated|sbit_w[66]~90 } "NODE_NAME" } } { "db/lpm_clshift_0kc.tdf" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/db/lpm_clshift_0kc.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.270 ns) + CELL(2.652 ns) 12.602 ns AC_SHIFTED\[2\] 7 PIN PIN_F25 0 " "Info: 7: + IC(2.270 ns) + CELL(2.652 ns) = 12.602 ns; Loc. = PIN_F25; Fanout = 0; PIN Node = 'AC_SHIFTED\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.922 ns" { lpm_clshift:SHIFTER|lpm_clshift_0kc:auto_generated|sbit_w[66]~90 AC_SHIFTED[2] } "NODE_NAME" } } { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.818 ns ( 38.23 % ) " "Info: Total cell delay = 4.818 ns ( 38.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.784 ns ( 61.77 % ) " "Info: Total interconnect delay = 7.784 ns ( 61.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.602 ns" { IR[0] lpm_clshift:SHIFTER|lpm_clshift_0kc:auto_generated|sbit_w[26]~37 lpm_clshift:SHIFTER|lpm_clshift_0kc:auto_generated|sbit_w[42]~82 lpm_clshift:SHIFTER|lpm_clshift_0kc:auto_generated|sbit_w[42]~84 lpm_clshift:SHIFTER|lpm_clshift_0kc:auto_generated|sbit_w[58]~85 lpm_clshift:SHIFTER|lpm_clshift_0kc:auto_generated|sbit_w[66]~90 AC_SHIFTED[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.602 ns" { IR[0] {} lpm_clshift:SHIFTER|lpm_clshift_0kc:auto_generated|sbit_w[26]~37 {} lpm_clshift:SHIFTER|lpm_clshift_0kc:auto_generated|sbit_w[42]~82 {} lpm_clshift:SHIFTER|lpm_clshift_0kc:auto_generated|sbit_w[42]~84 {} lpm_clshift:SHIFTER|lpm_clshift_0kc:auto_generated|sbit_w[58]~85 {} lpm_clshift:SHIFTER|lpm_clshift_0kc:auto_generated|sbit_w[66]~90 {} AC_SHIFTED[2] {} } { 0.000ns 2.042ns 1.195ns 0.795ns 0.490ns 0.992ns 2.270ns } { 0.000ns 0.437ns 0.416ns 0.438ns 0.438ns 0.437ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { CLOCK CLOCK~clkctrl IR[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} IR[0] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.602 ns" { IR[0] lpm_clshift:SHIFTER|lpm_clshift_0kc:auto_generated|sbit_w[26]~37 lpm_clshift:SHIFTER|lpm_clshift_0kc:auto_generated|sbit_w[42]~82 lpm_clshift:SHIFTER|lpm_clshift_0kc:auto_generated|sbit_w[42]~84 lpm_clshift:SHIFTER|lpm_clshift_0kc:auto_generated|sbit_w[58]~85 lpm_clshift:SHIFTER|lpm_clshift_0kc:auto_generated|sbit_w[66]~90 AC_SHIFTED[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.602 ns" { IR[0] {} lpm_clshift:SHIFTER|lpm_clshift_0kc:auto_generated|sbit_w[26]~37 {} lpm_clshift:SHIFTER|lpm_clshift_0kc:auto_generated|sbit_w[42]~82 {} lpm_clshift:SHIFTER|lpm_clshift_0kc:auto_generated|sbit_w[42]~84 {} lpm_clshift:SHIFTER|lpm_clshift_0kc:auto_generated|sbit_w[58]~85 {} lpm_clshift:SHIFTER|lpm_clshift_0kc:auto_generated|sbit_w[66]~90 {} AC_SHIFTED[2] {} } { 0.000ns 2.042ns 1.195ns 0.795ns 0.490ns 0.992ns 2.270ns } { 0.000ns 0.437ns 0.416ns 0.438ns 0.438ns 0.437ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "MW RESETN CLOCK -0.517 ns register " "Info: th for register \"MW\" (data pin = \"RESETN\", clock pin = \"CLOCK\") is -0.517 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.675 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to destination register is 2.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 128 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 128; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 2.675 ns MW 3 REG LCFF_X31_Y29_N25 5 " "Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.675 ns; Loc. = LCFF_X31_Y29_N25; Fanout = 5; REG Node = 'MW'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { CLOCK~clkctrl MW } "NODE_NAME" } } { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.42 % ) " "Info: Total cell delay = 1.536 ns ( 57.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.139 ns ( 42.58 % ) " "Info: Total interconnect delay = 1.139 ns ( 42.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { CLOCK CLOCK~clkctrl MW } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} MW {} } { 0.000ns 0.000ns 0.118ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 58 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.458 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RESETN 1 PIN PIN_P1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 6; PIN Node = 'RESETN'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESETN } "NODE_NAME" } } { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.955 ns) + CELL(0.420 ns) 3.374 ns MW~1 2 COMB LCCOMB_X31_Y29_N24 1 " "Info: 2: + IC(1.955 ns) + CELL(0.420 ns) = 3.374 ns; Loc. = LCCOMB_X31_Y29_N24; Fanout = 1; COMB Node = 'MW~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.375 ns" { RESETN MW~1 } "NODE_NAME" } } { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.458 ns MW 3 REG LCFF_X31_Y29_N25 5 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.458 ns; Loc. = LCFF_X31_Y29_N25; Fanout = 5; REG Node = 'MW'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { MW~1 MW } "NODE_NAME" } } { "scomp.vhd" "" { Text "//Mac/Home/Desktop/ECE2031/scomplab71/scomp.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.503 ns ( 43.46 % ) " "Info: Total cell delay = 1.503 ns ( 43.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.955 ns ( 56.54 % ) " "Info: Total interconnect delay = 1.955 ns ( 56.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { RESETN MW~1 MW } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { RESETN {} RESETN~combout {} MW~1 {} MW {} } { 0.000ns 0.000ns 1.955ns 0.000ns } { 0.000ns 0.999ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { CLOCK CLOCK~clkctrl MW } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} MW {} } { 0.000ns 0.000ns 0.118ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { RESETN MW~1 MW } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { RESETN {} RESETN~combout {} MW~1 {} MW {} } { 0.000ns 0.000ns 1.955ns 0.000ns } { 0.000ns 0.999ns 0.420ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Info: Peak virtual memory: 241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 08 13:02:21 2018 " "Info: Processing ended: Thu Mar 08 13:02:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
