Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Sep 30 23:27:55 2024
| Host         : DESKTOP-MK895J2 running 64-bit major release  (build 9200)
| Command      : report_design_analysis -congestion -timing -logic_level_distribution -max_paths 100 -file phys_opt_report_design_analysis_0.rpt
| Design       : ejemplo
| Device       : xc7a100t
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-48
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-48
----------------------------------

+----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-----------------+---------------+
|   Paths  | Requirement | Path Delay | Logic Delay |  Net Delay | Clock Skew | Slack | Clock Uncertainty | Clock Relationship | Clock Delay Group | Logic Levels | Routes |                                 Logical Path                                 | Start Point Clock | End Point Clock | DSP Block | RAM Registers | IO Crossings | Config Crossings | SLR Crossings | PBlocks | High Fanout | Dont Touch | Mark Debug | Start Point Pin Primitive | End Point Pin Primitive | Start Point Pin | End Point Pin |
+----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-----------------+---------------+
| Path #1  | 4.410       | 4.350      | 1.933(45%)  | 2.417(55%) | -0.025     | 0.109 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(9)-LUT6-(1)-CARRY4-(4)-LUT4-(1)-LUT6-(1)-CARRY4-(1)-FDRE/D           | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 9           | 0          | 0          | FDRE/C                    | FDRE/D                  | rD_reg[4]/C     | rE_reg[7]/D   |
| Path #2  | 4.410       | 4.273      | 1.920(45%)  | 2.353(55%) | -0.040     | 0.124 | 0.035             | Safely Timed       | Same Clock        | 6            | NA     | FDRE/C-(14)-LUT6-(2)-LUT6-(1)-CARRY4-(4)-LUT4-(1)-LUT6-(1)-CARRY4-(1)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 14          | 0          | 0          | FDRE/C                    | FDRE/D                  | rE_reg[0]/C     | Y_reg[7]/D    |
| Path #3  | 4.410       | 3.963      | 1.713(44%)  | 2.250(56%) | -0.039     | 0.147 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(12)-LUT6-(1)-CARRY4-(1)-CARRY4-LUT2-(1)-CARRY4-(1)-FDRE/D            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 12          | 0          | 0          | FDRE/C                    | FDRE/D                  | rB_reg[3]__1/C  | rD_reg[4]/D   |
| Path #4  | 4.410       | 4.238      | 1.987(47%)  | 2.251(53%) | -0.040     | 0.159 | 0.035             | Safely Timed       | Same Clock        | 6            | NA     | FDRE/C-(14)-LUT6-(2)-LUT6-(1)-CARRY4-(2)-LUT4-(1)-LUT6-(1)-CARRY4-(1)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 14          | 0          | 0          | FDRE/C                    | FDRE/D                  | rA_reg[0]/C     | rC_reg[7]/D   |
| Path #5  | 4.410       | 3.908      | 1.716(44%)  | 2.192(56%) | -0.025     | 0.193 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(14)-LUT6-(1)-CARRY4-(1)-CARRY4-LUT2-(1)-CARRY4-(1)-FDRE/D            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 14          | 0          | 0          | FDRE/C                    | FDRE/D                  | rB_X_reg[0]/C   | rE_reg[4]/D   |
| Path #6  | 4.410       | 4.180      | 2.259(55%)  | 1.921(45%) | -0.039     | 0.218 | 0.035             | Safely Timed       | Same Clock        | 6            | NA     | FDRE/C-(12)-LUT6-(1)-CARRY4-(1)-CARRY4-LUT2-(1)-CARRY4-(1)-CARRY4-FDRE/D     | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 12          | 0          | 0          | FDRE/C                    | FDRE/D                  | rB_reg[3]__1/C  | rD_reg[7]/D   |
| Path #7  | 4.410       | 4.047      | 2.126(53%)  | 1.921(47%) | -0.039     | 0.351 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(12)-LUT6-(1)-CARRY4-(1)-CARRY4-LUT2-(1)-CARRY4-(1)-FDRE/D            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 12          | 0          | 0          | FDRE/C                    | FDRE/D                  | rB_reg[3]__1/C  | rD_reg[6]/D   |
| Path #8  | 4.410       | 3.987      | 2.066(52%)  | 1.921(48%) | -0.039     | 0.411 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(12)-LUT6-(1)-CARRY4-(1)-CARRY4-LUT2-(1)-CARRY4-(1)-FDRE/D            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 12          | 0          | 0          | FDRE/C                    | FDRE/D                  | rB_reg[3]__1/C  | rD_reg[5]/D   |
| Path #9  | 4.410       | 3.959      | 2.130(54%)  | 1.829(46%) | -0.040     | 0.438 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(12)-LUT6-(1)-CARRY4-(1)-CARRY4-LUT2-(1)-CARRY4-(1)-FDRE/D            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 12          | 0          | 0          | FDRE/C                    | FDRE/D                  | rC_X_reg[3]/C   | Y_reg[6]/D    |
| Path #10 | 4.410       | 3.969      | 2.032(52%)  | 1.937(48%) | -0.025     | 0.443 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | FDRE/C-(11)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-(1)-FDRE/D                     | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 11          | 0          | 0          | FDRE/C                    | FDRE/D                  | rA_reg[2]__0/C  | rC_reg[6]/D   |
| Path #11 | 4.410       | 3.899      | 2.070(54%)  | 1.829(46%) | -0.040     | 0.498 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(12)-LUT6-(1)-CARRY4-(1)-CARRY4-LUT2-(1)-CARRY4-(1)-FDRE/D            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 12          | 0          | 0          | FDRE/C                    | FDRE/D                  | rC_X_reg[3]/C   | Y_reg[5]/D    |
| Path #12 | 4.410       | 3.853      | 2.073(54%)  | 1.780(46%) | -0.040     | 0.544 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | FDRE/C-(14)-LUT4-(1)-CARRY4-(2)-LUT2-(1)-CARRY4-(1)-FDRE/D                   | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 14          | 0          | 0          | FDRE/C                    | FDRE/D                  | rA_reg[0]/C     | rC_reg[5]/D   |
| Path #13 | 4.410       | 3.850      | 2.129(56%)  | 1.721(44%) | -0.024     | 0.610 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(14)-LUT6-(1)-CARRY4-(1)-CARRY4-LUT2-(1)-CARRY4-(1)-FDRE/D            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 14          | 0          | 0          | FDRE/C                    | FDRE/D                  | rB_X_reg[0]/C   | rE_reg[6]/D   |
| Path #14 | 4.410       | 3.730      | 1.950(53%)  | 1.780(47%) | -0.040     | 0.667 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | FDRE/C-(14)-LUT4-(1)-CARRY4-(2)-LUT2-(1)-CARRY4-(1)-FDRE/D                   | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 14          | 0          | 0          | FDRE/C                    | FDRE/D                  | rA_reg[0]/C     | rC_reg[4]/D   |
| Path #15 | 4.410       | 3.785      | 2.064(55%)  | 1.721(45%) | -0.024     | 0.675 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(14)-LUT6-(1)-CARRY4-(1)-CARRY4-LUT2-(1)-CARRY4-(1)-FDRE/D            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 14          | 0          | 0          | FDRE/C                    | FDRE/D                  | rB_X_reg[0]/C   | rE_reg[5]/D   |
| Path #16 | 4.410       | 3.576      | 1.954(55%)  | 1.622(45%) | -0.040     | 0.821 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | FDRE/C-(14)-LUT4-(1)-CARRY4-(2)-LUT2-(1)-CARRY4-(1)-FDRE/D                   | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 14          | 0          | 0          | FDRE/C                    | FDRE/D                  | rE_reg[0]/C     | Y_reg[4]/D    |
| Path #17 | 4.410       | 3.553      | 1.773(50%)  | 1.780(50%) | -0.040     | 0.844 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | FDRE/C-(14)-LUT4-(1)-CARRY4-(2)-LUT2-(1)-CARRY4-(1)-FDRE/D                   | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 14          | 0          | 0          | FDRE/C                    | FDRE/D                  | rA_reg[0]/C     | rC_reg[3]/D   |
| Path #18 | 4.410       | 3.399      | 1.777(53%)  | 1.622(47%) | -0.040     | 0.998 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | FDRE/C-(14)-LUT4-(1)-CARRY4-(2)-LUT2-(1)-CARRY4-(1)-FDRE/D                   | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 14          | 0          | 0          | FDRE/C                    | FDRE/D                  | rE_reg[0]/C     | Y_reg[3]/D    |
| Path #19 | 4.410       | 3.373      | 1.773(53%)  | 1.600(47%) | -0.039     | 1.025 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | FDRE/C-(14)-LUT4-(1)-CARRY4-(2)-LUT2-(1)-CARRY4-(1)-FDRE/D                   | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 14          | 0          | 0          | FDRE/C                    | FDRE/D                  | rB_reg[0]__0/C  | rD_reg[3]/D   |
| Path #20 | 4.410       | 3.184      | 1.576(50%)  | 1.608(50%) | -0.024     | 1.276 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | FDRE/C-(14)-LUT4-(1)-CARRY4-(2)-LUT2-(1)-CARRY4-(1)-FDRE/D                   | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 14          | 0          | 0          | FDRE/C                    | FDRE/D                  | rB_X_reg[1]/C   | rE_reg[3]/D   |
| Path #21 | 4.410       | 2.689      | 1.160(44%)  | 1.529(56%) | -0.024     | 1.423 | 0.035             | Safely Timed       | Same Clock        | 2            | NA     | FDRE/C-(14)-LUT4-(1)-CARRY4-(1)-FDRE/D                                       | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 14          | 0          | 0          | FDRE/C                    | FDRE/D                  | rB_reg[0]__0/C  | rD_reg[2]/D   |
| Path #22 | 4.410       | 2.673      | 1.160(44%)  | 1.513(56%) | -0.040     | 1.444 | 0.035             | Safely Timed       | Same Clock        | 2            | NA     | FDRE/C-(14)-LUT4-(1)-CARRY4-(1)-FDRE/D                                       | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 14          | 0          | 0          | FDRE/C                    | FDRE/D                  | rA_reg[0]/C     | rC_reg[2]/D   |
| Path #23 | 4.410       | 2.528      | 1.160(46%)  | 1.368(54%) | -0.026     | 1.582 | 0.035             | Safely Timed       | Same Clock        | 2            | NA     | FDRE/C-(16)-LUT4-(1)-CARRY4-(1)-FDRE/D                                       | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 16          | 0          | 0          | FDRE/C                    | FDRE/D                  | rD_reg[1]/C     | rE_reg[2]/D   |
| Path #24 | 4.410       | 2.449      | 0.827(34%)  | 1.622(66%) | -0.038     | 1.641 | 0.035             | Safely Timed       | Same Clock        | 2            | NA     | FDRE/C-(12)-LUT2-(1)-CARRY4-(1)-FDRE/D                                       | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 12          | 0          | 0          | FDRE/C                    | FDRE/D                  | rB_reg[0]__1/C  | rD_reg[0]/D   |
| Path #25 | 4.410       | 2.326      | 0.807(35%)  | 1.519(65%) | -0.040     | 1.787 | 0.035             | Safely Timed       | Same Clock        | 2            | NA     | FDRE/C-(14)-LUT4-(1)-CARRY4-(1)-FDRE/D                                       | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 14          | 0          | 0          | FDRE/C                    | FDRE/D                  | rA_reg[0]/C     | rC_reg[1]/D   |
| Path #26 | 4.410       | 2.293      | 0.807(36%)  | 1.486(64%) | -0.024     | 1.798 | 0.035             | Safely Timed       | Same Clock        | 2            | NA     | FDRE/C-(14)-LUT4-(1)-CARRY4-(1)-FDRE/D                                       | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 14          | 0          | 0          | FDRE/C                    | FDRE/D                  | rB_reg[0]__0/C  | rD_reg[1]/D   |
| Path #27 | 4.410       | 2.185      | 0.810(38%)  | 1.375(62%) | -0.040     | 1.887 | 0.035             | Safely Timed       | Same Clock        | 2            | NA     | FDRE/C-(14)-LUT4-(1)-CARRY4-(1)-FDRE/D                                       | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 14          | 0          | 0          | FDRE/C                    | FDRE/D                  | rE_reg[0]/C     | Y_reg[1]/D    |
| Path #28 | 4.410       | 2.052      | 0.807(40%)  | 1.245(60%) | -0.026     | 2.060 | 0.035             | Safely Timed       | Same Clock        | 2            | NA     | FDRE/C-(16)-LUT4-(1)-CARRY4-(1)-FDRE/D                                       | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 16          | 0          | 0          | FDRE/C                    | FDRE/D                  | rD_reg[1]/C     | rE_reg[1]/D   |
| Path #29 | 4.410       | 2.197      | 1.158(53%)  | 1.039(47%) | -0.040     | 2.247 | 0.035             | Safely Timed       | Same Clock        | 2            | NA     | FDRE/C-(14)-LUT4-(1)-CARRY4-(1)-FDRE/D                                       | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 14          | 0          | 0          | FDRE/C                    | FDRE/D                  | rE_reg[0]/C     | Y_reg[2]/D    |
| Path #30 | 4.410       | 1.696      | 0.889(53%)  | 0.807(47%) | -0.043     | 2.400 | 0.035             | Safely Timed       | Same Clock        | 2            | NA     | FDRE/C-(12)-LUT2-(1)-CARRY4-(1)-FDRE/D                                       | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 12          | 0          | 0          | FDRE/C                    | FDRE/D                  | rD_reg[0]/C     | rE_reg[0]/D   |
| Path #31 | 4.410       | 1.663      | 0.827(50%)  | 0.836(50%) | -0.040     | 2.450 | 0.035             | Safely Timed       | Same Clock        | 2            | NA     | FDRE/C-(14)-LUT2-(1)-CARRY4-(1)-FDRE/D                                       | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 14          | 0          | 0          | FDRE/C                    | FDRE/D                  | rA_reg[0]/C     | rC_reg[0]/D   |
| Path #32 | 4.410       | 1.264      | 0.419(34%)  | 0.845(66%) | -0.139     | 2.718 | 0.035             | Safely Timed       | Same Clock        | 0            | NA     | FDRE/C-(1)-FDRE/D                                                            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 1           | 0          | 0          | FDRE/C                    | FDRE/D                  | rC_reg[1]/C     | rC_X_reg[1]/D |
| Path #33 | 4.410       | 1.505      | 0.518(35%)  | 0.987(65%) | -0.025     | 2.740 | 0.035             | Safely Timed       | Same Clock        | 0            | NA     | FDRE/C-(1)-FDRE/D                                                            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 1           | 0          | 0          | FDRE/C                    | FDRE/D                  | rB_reg[5]/C     | rB_X_reg[5]/D |
| Path #34 | 4.410       | 1.214      | 0.419(35%)  | 0.795(65%) | -0.137     | 2.746 | 0.035             | Safely Timed       | Same Clock        | 0            | NA     | FDRE/C-(1)-FDRE/D                                                            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 1           | 0          | 0          | FDRE/C                    | FDRE/D                  | rC_reg[0]/C     | rC_X_reg[0]/D |
| Path #35 | 4.410       | 1.453      | 0.456(32%)  | 0.997(68%) | -0.040     | 2.780 | 0.035             | Safely Timed       | Same Clock        | 0            | NA     | FDRE/C-(1)-FDRE/D                                                            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 1           | 0          | 0          | FDRE/C                    | FDRE/D                  | rB_reg[2]/C     | rB_X_reg[2]/D |
| Path #36 | 4.410       | 1.060      | 0.419(40%)  | 0.641(60%) | -0.139     | 2.934 | 0.035             | Safely Timed       | Same Clock        | 0            | NA     | FDRE/C-(1)-FDRE/D                                                            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 1           | 0          | 0          | FDRE/C                    | FDRE/D                  | rC_reg[2]/C     | rC_X_reg[2]/D |
| Path #37 | 4.410       | 1.311      | 0.518(40%)  | 0.793(60%) | -0.025     | 2.937 | 0.035             | Safely Timed       | Same Clock        | 0            | NA     | FDRE/C-(1)-FDRE/D                                                            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 1           | 0          | 0          | FDRE/C                    | FDRE/D                  | rB_reg[7]/C     | rB_X_reg[7]/D |
| Path #38 | 4.410       | 1.240      | 0.456(37%)  | 0.784(63%) | -0.041     | 2.989 | 0.035             | Safely Timed       | Same Clock        | 0            | NA     | FDRE/C-(1)-FDRE/D                                                            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 1           | 0          | 0          | FDRE/C                    | FDRE/D                  | rB_reg[0]/C     | rB_X_reg[0]/D |
| Path #39 | 4.410       | 1.261      | 0.456(37%)  | 0.805(63%) | -0.040     | 3.011 | 0.035             | Safely Timed       | Same Clock        | 0            | NA     | FDRE/C-(1)-FDRE/D                                                            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 1           | 0          | 0          | FDRE/C                    | FDRE/D                  | rB_reg[6]/C     | rB_X_reg[6]/D |
| Path #40 | 4.410       | 1.068      | 0.456(43%)  | 0.612(57%) | -0.139     | 3.087 | 0.035             | Safely Timed       | Same Clock        | 0            | NA     | FDRE/C-(1)-FDRE/D                                                            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 1           | 0          | 0          | FDRE/C                    | FDRE/D                  | rC_reg[6]/C     | rC_X_reg[6]/D |
| Path #41 | 4.410       | 1.082      | 0.456(43%)  | 0.626(57%) | -0.139     | 3.087 | 0.035             | Safely Timed       | Same Clock        | 0            | NA     | FDRE/C-(1)-FDRE/D                                                            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 1           | 0          | 0          | FDRE/C                    | FDRE/D                  | rC_reg[7]/C     | rC_X_reg[7]/D |
| Path #42 | 4.410       | 1.088      | 0.456(42%)  | 0.632(58%) | -0.139     | 3.090 | 0.035             | Safely Timed       | Same Clock        | 0            | NA     | FDRE/C-(1)-FDRE/D                                                            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 1           | 0          | 0          | FDRE/C                    | FDRE/D                  | rC_reg[3]/C     | rC_X_reg[3]/D |
| Path #43 | 4.410       | 1.078      | 0.456(43%)  | 0.622(57%) | -0.139     | 3.100 | 0.035             | Safely Timed       | Same Clock        | 0            | NA     | FDRE/C-(1)-FDRE/D                                                            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 1           | 0          | 0          | FDRE/C                    | FDRE/D                  | rC_reg[4]/C     | rC_X_reg[4]/D |
| Path #44 | 4.410       | 1.066      | 0.456(43%)  | 0.610(57%) | -0.139     | 3.103 | 0.035             | Safely Timed       | Same Clock        | 0            | NA     | FDRE/C-(1)-FDRE/D                                                            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 1           | 0          | 0          | FDRE/C                    | FDRE/D                  | rC_reg[5]/C     | rC_X_reg[5]/D |
| Path #45 | 4.410       | 1.308      | 0.832(64%)  | 0.476(36%) | -0.025     | 3.151 | 0.035             | Safely Timed       | Same Clock        | 2            | NA     | FDRE/C-(12)-LUT2-(1)-CARRY4-(1)-FDRE/D                                       | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 12          | 0          | 0          | FDRE/C                    | FDRE/D                  | rC_X_reg[0]/C   | Y_reg[0]/D    |
| Path #46 | 4.410       | 1.091      | 0.456(42%)  | 0.635(58%) | -0.026     | 3.155 | 0.035             | Safely Timed       | Same Clock        | 0            | NA     | FDRE/C-(1)-FDRE/D                                                            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 1           | 0          | 0          | FDRE/C                    | FDRE/D                  | rB_reg[3]/C     | rB_X_reg[3]/D |
| Path #47 | 4.410       | 0.910      | 0.419(47%)  | 0.491(53%) | -0.041     | 3.188 | 0.035             | Safely Timed       | Same Clock        | 0            | NA     | FDRE/C-(1)-FDRE/D                                                            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 1           | 0          | 0          | FDRE/C                    | FDRE/D                  | rB_reg[1]/C     | rB_X_reg[1]/D |
| Path #48 | 4.410       | 1.048      | 0.518(50%)  | 0.530(50%) | -0.025     | 3.271 | 0.035             | Safely Timed       | Same Clock        | 0            | NA     | FDRE/C-(1)-FDRE/D                                                            | sys_clk_pin       | sys_clk_pin     | None      | None-None     | 0            | 0                | 0             | 0       | 1           | 0          | 0          | FDRE/C                    | FDRE/D                  | rB_reg[4]/C     | rB_X_reg[4]/D |
+----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-----------------+---------------+
* Bounding box calculated as % of dimensions for the target device (244, 400)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+---+---+---+
| End Point Clock | Requirement |  0 |  2 | 4 | 5 | 6 |
+-----------------+-------------+----+----+---+---+---+
| sys_clk_pin     | 4.410ns     | 16 | 12 | 8 | 9 | 3 |
+-----------------+-------------+----+----+---+---+---+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 48 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


