
*** Running vivado
    with args -log cms_pix_28_fw_top_bd_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source cms_pix_28_fw_top_bd_wrapper.tcl -notrace


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

WARNING: [Common 17-1221] Tcl app 'designutils' is out of date for this release. Please run tclapp::reset_tclstore and reinstall the app.
source cms_pix_28_fw_top_bd_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/asic/cad/Xilinx/Vivado/2022.1/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3084.398 ; gain = 104.043 ; free physical = 46922 ; free virtual = 402114
Command: link_design -top cms_pix_28_fw_top_bd_wrapper -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_fw_top_v_0_0/cms_pix_28_fw_top_bd_fw_top_v_0_0.dcp' for cell 'cms_pix_28_fw_top_bd_i/fw_top_v_0'
INFO: [Project 1-454] Reading design checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_proc_sys_reset_0_0/cms_pix_28_fw_top_bd_proc_sys_reset_0_0.dcp' for cell 'cms_pix_28_fw_top_bd_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_zynq_ultra_ps_e_0_0/cms_pix_28_fw_top_bd_zynq_ultra_ps_e_0_0.dcp' for cell 'cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_auto_pc_0/cms_pix_28_fw_top_bd_auto_pc_0.dcp' for cell 'cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3084.398 ; gain = 0.000 ; free physical = 46231 ; free virtual = 401423
INFO: [Netlist 29-17] Analyzing 3370 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_zynq_ultra_ps_e_0_0/cms_pix_28_fw_top_bd_zynq_ultra_ps_e_0_0.xdc] for cell 'cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_zynq_ultra_ps_e_0_0/cms_pix_28_fw_top_bd_zynq_ultra_ps_e_0_0.xdc] for cell 'cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_proc_sys_reset_0_0/cms_pix_28_fw_top_bd_proc_sys_reset_0_0_board.xdc] for cell 'cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_proc_sys_reset_0_0/cms_pix_28_fw_top_bd_proc_sys_reset_0_0_board.xdc] for cell 'cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0'
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_proc_sys_reset_0_0/cms_pix_28_fw_top_bd_proc_sys_reset_0_0.xdc] for cell 'cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_proc_sys_reset_0_0/cms_pix_28_fw_top_bd_proc_sys_reset_0_0.xdc] for cell 'cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0'
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.srcs/constrs_1/new/cms_pix_28_test_firmware.xdc]
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.srcs/constrs_1/new/cms_pix_28_test_firmware.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3230.285 ; gain = 0.000 ; free physical = 46136 ; free virtual = 401327
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 3230.285 ; gain = 145.887 ; free physical = 46136 ; free virtual = 401327
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3230.285 ; gain = 0.000 ; free physical = 46045 ; free virtual = 401237

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: c4eb4880

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3479.117 ; gain = 248.832 ; free physical = 45811 ; free virtual = 401003

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 8450 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1865eaa43

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3727.227 ; gain = 0.004 ; free physical = 45604 ; free virtual = 400796
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 271 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11dd3242d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3727.227 ; gain = 0.004 ; free physical = 45600 ; free virtual = 400793
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 19 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 19296c04a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3727.227 ; gain = 0.004 ; free physical = 45601 ; free virtual = 400793
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 221 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 19296c04a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3759.242 ; gain = 32.020 ; free physical = 45600 ; free virtual = 400793
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 19296c04a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3759.242 ; gain = 32.020 ; free physical = 45600 ; free virtual = 400793
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 19296c04a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3759.242 ; gain = 32.020 ; free physical = 45600 ; free virtual = 400793
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |             271  |                                              0  |
|  Constant propagation         |               0  |              19  |                                              0  |
|  Sweep                        |               0  |             221  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3759.242 ; gain = 0.000 ; free physical = 45600 ; free virtual = 400793
Ending Logic Optimization Task | Checksum: 1282d11cb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3759.242 ; gain = 32.020 ; free physical = 45600 ; free virtual = 400793

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1282d11cb

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3759.242 ; gain = 0.000 ; free physical = 45600 ; free virtual = 400793

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1282d11cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3759.242 ; gain = 0.000 ; free physical = 45600 ; free virtual = 400793

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3759.242 ; gain = 0.000 ; free physical = 45600 ; free virtual = 400793
Ending Netlist Obfuscation Task | Checksum: 1282d11cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3759.242 ; gain = 0.000 ; free physical = 45600 ; free virtual = 400793
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3759.242 ; gain = 528.957 ; free physical = 45600 ; free virtual = 400793
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3807.266 ; gain = 40.023 ; free physical = 45576 ; free virtual = 400773
INFO: [Common 17-1381] The checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file cms_pix_28_fw_top_bd_wrapper_drc_opted.rpt -pb cms_pix_28_fw_top_bd_wrapper_drc_opted.pb -rpx cms_pix_28_fw_top_bd_wrapper_drc_opted.rpx
Command: report_drc -file cms_pix_28_fw_top_bd_wrapper_drc_opted.rpt -pb cms_pix_28_fw_top_bd_wrapper_drc_opted.pb -rpx cms_pix_28_fw_top_bd_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 5107.559 ; gain = 1300.293 ; free physical = 44756 ; free virtual = 399953
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5107.559 ; gain = 0.000 ; free physical = 44677 ; free virtual = 399873
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 125a1c7d4

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5107.559 ; gain = 0.000 ; free physical = 44677 ; free virtual = 399873
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5107.559 ; gain = 0.000 ; free physical = 44677 ; free virtual = 399873

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 40d5053b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 5107.559 ; gain = 0.000 ; free physical = 44709 ; free virtual = 399905

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 921cc77e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 5107.559 ; gain = 0.000 ; free physical = 44671 ; free virtual = 399867

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 921cc77e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 5107.559 ; gain = 0.000 ; free physical = 44671 ; free virtual = 399867
Phase 1 Placer Initialization | Checksum: 921cc77e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 5107.559 ; gain = 0.000 ; free physical = 44668 ; free virtual = 399864

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 6d5eb4a8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 5107.559 ; gain = 0.000 ; free physical = 44636 ; free virtual = 399833

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 6d5eb4a8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 5107.559 ; gain = 0.000 ; free physical = 44743 ; free virtual = 399940

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 6d5eb4a8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 5107.559 ; gain = 0.000 ; free physical = 44672 ; free virtual = 399869

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: dcb86e50

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 5135.910 ; gain = 28.352 ; free physical = 44669 ; free virtual = 399865

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: dcb86e50

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 5135.910 ; gain = 28.352 ; free physical = 44669 ; free virtual = 399866
Phase 2.1.1 Partition Driven Placement | Checksum: dcb86e50

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 5135.910 ; gain = 28.352 ; free physical = 44676 ; free virtual = 399873
Phase 2.1 Floorplanning | Checksum: dcb86e50

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 5135.910 ; gain = 28.352 ; free physical = 44676 ; free virtual = 399873

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: dcb86e50

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 5135.910 ; gain = 28.352 ; free physical = 44677 ; free virtual = 399873

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: dcb86e50

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 5135.910 ; gain = 28.352 ; free physical = 44677 ; free virtual = 399873

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 65 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 31 nets or LUTs. Breaked 0 LUT, combined 31 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 22 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 22 nets.  Re-placed 97 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 22 nets or cells. Created 0 new cell, deleted 6 existing cells and moved 97 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5143.914 ; gain = 0.000 ; free physical = 44547 ; free virtual = 399744
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5143.914 ; gain = 0.000 ; free physical = 44549 ; free virtual = 399746

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             31  |                    31  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              6  |                    22  |           0  |           1  |  00:00:02  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             37  |                    53  |           0  |           5  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 7df5ac53

Time (s): cpu = 00:01:12 ; elapsed = 00:00:31 . Memory (MB): peak = 5143.914 ; gain = 36.355 ; free physical = 44550 ; free virtual = 399747
Phase 2.4 Global Placement Core | Checksum: d4faa0e0

Time (s): cpu = 00:01:22 ; elapsed = 00:00:36 . Memory (MB): peak = 5143.914 ; gain = 36.355 ; free physical = 44550 ; free virtual = 399746
Phase 2 Global Placement | Checksum: d4faa0e0

Time (s): cpu = 00:01:22 ; elapsed = 00:00:36 . Memory (MB): peak = 5143.914 ; gain = 36.355 ; free physical = 44555 ; free virtual = 399751

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11b26b2f5

Time (s): cpu = 00:01:27 ; elapsed = 00:00:38 . Memory (MB): peak = 5143.914 ; gain = 36.355 ; free physical = 44545 ; free virtual = 399742

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 8922422c

Time (s): cpu = 00:01:28 ; elapsed = 00:00:38 . Memory (MB): peak = 5143.914 ; gain = 36.355 ; free physical = 44541 ; free virtual = 399737

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 10de5f93c

Time (s): cpu = 00:01:30 ; elapsed = 00:00:39 . Memory (MB): peak = 5143.914 ; gain = 36.355 ; free physical = 44522 ; free virtual = 399718

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: c1d04895

Time (s): cpu = 00:01:30 ; elapsed = 00:00:39 . Memory (MB): peak = 5143.914 ; gain = 36.355 ; free physical = 44518 ; free virtual = 399715

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 81108edb

Time (s): cpu = 00:01:32 ; elapsed = 00:00:41 . Memory (MB): peak = 5143.914 ; gain = 36.355 ; free physical = 44600 ; free virtual = 399796
Phase 3.3.3 Slice Area Swap | Checksum: 81108edb

Time (s): cpu = 00:01:32 ; elapsed = 00:00:41 . Memory (MB): peak = 5143.914 ; gain = 36.355 ; free physical = 44600 ; free virtual = 399797
Phase 3.3 Small Shape DP | Checksum: 1dcaf751b

Time (s): cpu = 00:01:38 ; elapsed = 00:00:43 . Memory (MB): peak = 5143.914 ; gain = 36.355 ; free physical = 44626 ; free virtual = 399823

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 155e051d4

Time (s): cpu = 00:01:39 ; elapsed = 00:00:44 . Memory (MB): peak = 5143.914 ; gain = 36.355 ; free physical = 44624 ; free virtual = 399820

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: a7ac88fc

Time (s): cpu = 00:01:39 ; elapsed = 00:00:44 . Memory (MB): peak = 5143.914 ; gain = 36.355 ; free physical = 44624 ; free virtual = 399820
Phase 3 Detail Placement | Checksum: a7ac88fc

Time (s): cpu = 00:01:39 ; elapsed = 00:00:44 . Memory (MB): peak = 5143.914 ; gain = 36.355 ; free physical = 44624 ; free virtual = 399820

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15060dbcf

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.420 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a411aba5

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.22 . Memory (MB): peak = 5143.914 ; gain = 0.000 ; free physical = 44625 ; free virtual = 399822
INFO: [Place 46-35] Processed net cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0], inserted BUFG to drive 8434 loads.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: f04d00a4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 5143.914 ; gain = 0.000 ; free physical = 44617 ; free virtual = 399813
Phase 4.1.1.1 BUFG Insertion | Checksum: 1538eeee9

Time (s): cpu = 00:01:56 ; elapsed = 00:00:51 . Memory (MB): peak = 5143.914 ; gain = 36.355 ; free physical = 44620 ; free virtual = 399816

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.520. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 17cd5f170

Time (s): cpu = 00:02:11 ; elapsed = 00:01:05 . Memory (MB): peak = 5143.914 ; gain = 36.355 ; free physical = 44619 ; free virtual = 399816

Time (s): cpu = 00:02:11 ; elapsed = 00:01:05 . Memory (MB): peak = 5143.914 ; gain = 36.355 ; free physical = 44619 ; free virtual = 399816
Phase 4.1 Post Commit Optimization | Checksum: 17cd5f170

Time (s): cpu = 00:02:11 ; elapsed = 00:01:05 . Memory (MB): peak = 5143.914 ; gain = 36.355 ; free physical = 44619 ; free virtual = 399816
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5195.910 ; gain = 0.000 ; free physical = 44500 ; free virtual = 399697

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18aa9e7b4

Time (s): cpu = 00:02:21 ; elapsed = 00:01:14 . Memory (MB): peak = 5195.910 ; gain = 88.352 ; free physical = 44511 ; free virtual = 399708

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 18aa9e7b4

Time (s): cpu = 00:02:22 ; elapsed = 00:01:14 . Memory (MB): peak = 5195.910 ; gain = 88.352 ; free physical = 44518 ; free virtual = 399714
Phase 4.3 Placer Reporting | Checksum: 18aa9e7b4

Time (s): cpu = 00:02:22 ; elapsed = 00:01:14 . Memory (MB): peak = 5195.910 ; gain = 88.352 ; free physical = 44518 ; free virtual = 399714

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5195.910 ; gain = 0.000 ; free physical = 44518 ; free virtual = 399714

Time (s): cpu = 00:02:22 ; elapsed = 00:01:14 . Memory (MB): peak = 5195.910 ; gain = 88.352 ; free physical = 44518 ; free virtual = 399714
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 23e84d925

Time (s): cpu = 00:02:22 ; elapsed = 00:01:14 . Memory (MB): peak = 5195.910 ; gain = 88.352 ; free physical = 44518 ; free virtual = 399714
Ending Placer Task | Checksum: 179dd6411

Time (s): cpu = 00:02:22 ; elapsed = 00:01:14 . Memory (MB): peak = 5195.910 ; gain = 88.352 ; free physical = 44518 ; free virtual = 399714
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:26 ; elapsed = 00:01:16 . Memory (MB): peak = 5195.910 ; gain = 88.352 ; free physical = 44687 ; free virtual = 399883
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5195.910 ; gain = 0.000 ; free physical = 44657 ; free virtual = 399879
INFO: [Common 17-1381] The checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file cms_pix_28_fw_top_bd_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.54 . Memory (MB): peak = 5195.910 ; gain = 0.000 ; free physical = 44645 ; free virtual = 399847
INFO: [runtcl-4] Executing : report_utilization -file cms_pix_28_fw_top_bd_wrapper_utilization_placed.rpt -pb cms_pix_28_fw_top_bd_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file cms_pix_28_fw_top_bd_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.34 . Memory (MB): peak = 5195.910 ; gain = 0.000 ; free physical = 44676 ; free virtual = 399878
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5195.910 ; gain = 0.000 ; free physical = 44727 ; free virtual = 399955
INFO: [Common 17-1381] The checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: a24bd920 ConstDB: 0 ShapeSum: c9bd94ad RouteDB: dd3f644
Nodegraph reading from file.  Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.86 . Memory (MB): peak = 5195.918 ; gain = 0.000 ; free physical = 44604 ; free virtual = 399813
Post Restoration Checksum: NetGraph: b24ad5ea NumContArr: df1a98c5 Constraints: f676bbe7 Timing: 0
Phase 1 Build RT Design | Checksum: 287dc2a96

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 5195.918 ; gain = 0.000 ; free physical = 44605 ; free virtual = 399814

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 287dc2a96

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 5195.918 ; gain = 0.000 ; free physical = 44543 ; free virtual = 399752

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 287dc2a96

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 5195.918 ; gain = 0.000 ; free physical = 44543 ; free virtual = 399752

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 21d26332e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 5195.918 ; gain = 0.000 ; free physical = 44530 ; free virtual = 399739

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 250a6e171

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 5195.918 ; gain = 0.000 ; free physical = 44401 ; free virtual = 399611
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.663  | TNS=0.000  | WHS=-0.331 | THS=-101.565|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 12872
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 12097
  Number of Partially Routed Nets     = 775
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2a3ea3a32

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 5202.633 ; gain = 6.715 ; free physical = 44362 ; free virtual = 399572

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2a3ea3a32

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 5202.633 ; gain = 6.715 ; free physical = 44362 ; free virtual = 399572
Phase 3 Initial Routing | Checksum: 16e47a8ee

Time (s): cpu = 00:00:56 ; elapsed = 00:00:24 . Memory (MB): peak = 5202.633 ; gain = 6.715 ; free physical = 44321 ; free virtual = 399530

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6803
 Number of Nodes with overlaps = 1192
 Number of Nodes with overlaps = 255
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.360  | TNS=0.000  | WHS=0.018  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1fe65a20d

Time (s): cpu = 00:03:04 ; elapsed = 00:01:33 . Memory (MB): peak = 5218.637 ; gain = 22.719 ; free physical = 44320 ; free virtual = 399529

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 26b78306d

Time (s): cpu = 00:03:04 ; elapsed = 00:01:33 . Memory (MB): peak = 5218.637 ; gain = 22.719 ; free physical = 44320 ; free virtual = 399529
Phase 4 Rip-up And Reroute | Checksum: 26b78306d

Time (s): cpu = 00:03:04 ; elapsed = 00:01:33 . Memory (MB): peak = 5218.637 ; gain = 22.719 ; free physical = 44320 ; free virtual = 399530

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2b21eef45

Time (s): cpu = 00:03:05 ; elapsed = 00:01:33 . Memory (MB): peak = 5218.637 ; gain = 22.719 ; free physical = 44324 ; free virtual = 399534

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2b21eef45

Time (s): cpu = 00:03:05 ; elapsed = 00:01:34 . Memory (MB): peak = 5218.637 ; gain = 22.719 ; free physical = 44324 ; free virtual = 399534
Phase 5 Delay and Skew Optimization | Checksum: 2b21eef45

Time (s): cpu = 00:03:05 ; elapsed = 00:01:34 . Memory (MB): peak = 5218.637 ; gain = 22.719 ; free physical = 44324 ; free virtual = 399534

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 223d30850

Time (s): cpu = 00:03:11 ; elapsed = 00:01:36 . Memory (MB): peak = 5218.637 ; gain = 22.719 ; free physical = 44327 ; free virtual = 399536
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.360  | TNS=0.000  | WHS=0.018  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2865db931

Time (s): cpu = 00:03:11 ; elapsed = 00:01:36 . Memory (MB): peak = 5218.637 ; gain = 22.719 ; free physical = 44327 ; free virtual = 399536
Phase 6 Post Hold Fix | Checksum: 2865db931

Time (s): cpu = 00:03:11 ; elapsed = 00:01:36 . Memory (MB): peak = 5218.637 ; gain = 22.719 ; free physical = 44327 ; free virtual = 399536

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.37512 %
  Global Horizontal Routing Utilization  = 1.21364 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 265cc1980

Time (s): cpu = 00:03:13 ; elapsed = 00:01:37 . Memory (MB): peak = 5218.637 ; gain = 22.719 ; free physical = 44323 ; free virtual = 399533

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 265cc1980

Time (s): cpu = 00:03:13 ; elapsed = 00:01:37 . Memory (MB): peak = 5218.637 ; gain = 22.719 ; free physical = 44322 ; free virtual = 399531

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 265cc1980

Time (s): cpu = 00:03:15 ; elapsed = 00:01:38 . Memory (MB): peak = 5218.637 ; gain = 22.719 ; free physical = 44321 ; free virtual = 399530

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 265cc1980

Time (s): cpu = 00:03:15 ; elapsed = 00:01:38 . Memory (MB): peak = 5218.637 ; gain = 22.719 ; free physical = 44323 ; free virtual = 399533

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.360  | TNS=0.000  | WHS=0.018  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 265cc1980

Time (s): cpu = 00:03:17 ; elapsed = 00:01:39 . Memory (MB): peak = 5218.637 ; gain = 22.719 ; free physical = 44328 ; free virtual = 399537
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:17 ; elapsed = 00:01:39 . Memory (MB): peak = 5218.637 ; gain = 22.719 ; free physical = 44420 ; free virtual = 399630

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:23 ; elapsed = 00:01:41 . Memory (MB): peak = 5218.637 ; gain = 22.727 ; free physical = 44420 ; free virtual = 399630
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5218.641 ; gain = 0.004 ; free physical = 44389 ; free virtual = 399628
INFO: [Common 17-1381] The checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file cms_pix_28_fw_top_bd_wrapper_drc_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_drc_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_drc_routed.rpx
Command: report_drc -file cms_pix_28_fw_top_bd_wrapper_drc_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_drc_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file cms_pix_28_fw_top_bd_wrapper_power_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_power_summary_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_power_routed.rpx
Command: report_power -file cms_pix_28_fw_top_bd_wrapper_power_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_power_summary_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
107 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file cms_pix_28_fw_top_bd_wrapper_route_status.rpt -pb cms_pix_28_fw_top_bd_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file cms_pix_28_fw_top_bd_wrapper_timing_summary_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_timing_summary_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file cms_pix_28_fw_top_bd_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file cms_pix_28_fw_top_bd_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file cms_pix_28_fw_top_bd_wrapper_bus_skew_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_bus_skew_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Jun 13 20:08:36 2024...

*** Running vivado
    with args -log cms_pix_28_fw_top_bd_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source cms_pix_28_fw_top_bd_wrapper.tcl -notrace


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

WARNING: [Common 17-1221] Tcl app 'designutils' is out of date for this release. Please run tclapp::reset_tclstore and reinstall the app.
source cms_pix_28_fw_top_bd_wrapper.tcl -notrace
Command: open_checkpoint cms_pix_28_fw_top_bd_wrapper_routed.dcp
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3011.695 ; gain = 0.000 ; free physical = 46124 ; free virtual = 401352
INFO: [Netlist 29-17] Analyzing 3366 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'cms_pix_28_fw_top_bd_wrapper' is not ideal for floorplanning, since the cellview 'cms_pix_28_fw_top_bd_fw_top_v_0_0_com_config_write_regs' defined in file 'cms_pix_28_fw_top_bd_fw_top_v_0_0.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3406.156 ; gain = 33.812 ; free physical = 45725 ; free virtual = 400953
Restored from archive | CPU: 1.750000 secs | Memory: 18.804253 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3406.156 ; gain = 33.812 ; free physical = 45725 ; free virtual = 400953
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3781.785 ; gain = 0.000 ; free physical = 45356 ; free virtual = 400585
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.1 (64-bit) build 3526262
open_checkpoint: Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 3781.785 ; gain = 794.547 ; free physical = 45355 ; free virtual = 400584
Command: write_bitstream -force cms_pix_28_fw_top_bd_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/asic/cad/Xilinx/Vivado/2022.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 6 net(s) have no routable loads. The problem bus(es) and/or net(s) are cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[15]_3[1], cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[15]_3[6], cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[15]_3[7], cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[15]_3[8], cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[15]_3[11], and cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[15]_3[14].
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./cms_pix_28_fw_top_bd_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:47 ; elapsed = 00:00:31 . Memory (MB): peak = 4384.309 ; gain = 602.523 ; free physical = 45185 ; free virtual = 400433
INFO: [Common 17-206] Exiting Vivado at Thu Jun 13 20:10:30 2024...
