###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Mon Aug 19 14:26:39 2024
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackR...
###############################################################
Path 1: MET Setup Check with Pin ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   ALU/\ALU_OUT_reg[8] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.336
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.468
- Arrival Time                  4.306
= Slack Time                   15.162
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.162 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   15.963 | 
     | U5_mux2X1/FE_PHC8_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   16.873 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   17.706 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   18.529 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |   19.422 | 
     | ALU/\ALU_OUT_reg[8]        | RN ^       | SDFFRQX1M | 1.001 | 0.046 |   4.306 |   19.468 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.258 |       |   0.000 |  -15.162 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -15.158 | 
     | ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX1M | 0.258 | 0.004 |   0.004 |  -15.158 | 
     +----------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   ALU/\ALU_OUT_reg[14] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.331
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.474
- Arrival Time                  4.309
= Slack Time                   15.164
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.164 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.802 |   15.966 | 
     | U5_mux2X1/FE_PHC8_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   16.876 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   17.708 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   18.531 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |   19.424 | 
     | ALU/\ALU_OUT_reg[14]       | RN ^       | SDFFRQX2M | 1.005 | 0.049 |   4.309 |   19.474 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.258 |       |   0.000 |  -15.164 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -15.160 | 
     | ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.258 | 0.004 |   0.004 |  -15.160 | 
     +----------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   ALU/\ALU_OUT_reg[15] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.331
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.473
- Arrival Time                  4.309
= Slack Time                   15.164
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.164 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   15.966 | 
     | U5_mux2X1/FE_PHC8_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   16.876 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   17.708 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   18.531 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |   19.424 | 
     | ALU/\ALU_OUT_reg[15]       | RN ^       | SDFFRQX2M | 1.005 | 0.049 |   4.309 |   19.473 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.258 |       |   0.000 |  -15.164 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -15.160 | 
     | ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.258 | 0.004 |   0.004 |  -15.160 | 
     +----------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   ALU/\ALU_OUT_reg[13] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.331
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.474
- Arrival Time                  4.309
= Slack Time                   15.164
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.164 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   15.966 | 
     | U5_mux2X1/FE_PHC8_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   16.876 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   17.708 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   18.532 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |   19.425 | 
     | ALU/\ALU_OUT_reg[13]       | RN ^       | SDFFRQX2M | 1.005 | 0.049 |   4.309 |   19.474 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.258 |       |   0.000 |  -15.164 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -15.160 | 
     | ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.258 | 0.004 |   0.004 |  -15.160 | 
     +----------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   ALU/\ALU_OUT_reg[12] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.331
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.474
- Arrival Time                  4.309
= Slack Time                   15.164
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.164 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   15.966 | 
     | U5_mux2X1/FE_PHC8_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   16.876 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   17.708 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   18.532 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |   19.425 | 
     | ALU/\ALU_OUT_reg[12]       | RN ^       | SDFFRQX2M | 1.005 | 0.049 |   4.309 |   19.474 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.258 |       |   0.000 |  -15.164 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -15.160 | 
     | ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.258 | 0.004 |   0.004 |  -15.160 | 
     +----------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   ALU/\ALU_OUT_reg[11] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.331
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.474
- Arrival Time                  4.309
= Slack Time                   15.164
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.164 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   15.966 | 
     | U5_mux2X1/FE_PHC8_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   16.876 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   17.709 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   18.532 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |   19.425 | 
     | ALU/\ALU_OUT_reg[11]       | RN ^       | SDFFRQX2M | 1.005 | 0.049 |   4.309 |   19.474 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.258 |       |   0.000 |  -15.164 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -15.160 | 
     | ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M | 0.258 | 0.004 |   0.004 |  -15.160 | 
     +----------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   ALU/\ALU_OUT_reg[10] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.331
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.474
- Arrival Time                  4.309
= Slack Time                   15.164
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.164 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   15.966 | 
     | U5_mux2X1/FE_PHC8_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   16.876 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   17.709 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   18.532 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |   19.425 | 
     | ALU/\ALU_OUT_reg[10]       | RN ^       | SDFFRQX2M | 1.005 | 0.049 |   4.309 |   19.474 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.258 |       |   0.000 |  -15.164 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -15.160 | 
     | ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M | 0.258 | 0.004 |   0.004 |  -15.160 | 
     +----------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   ALU/\ALU_OUT_reg[9] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.331
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.473
- Arrival Time                  4.309
= Slack Time                   15.165
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.165 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.802 |   15.966 | 
     | U5_mux2X1/FE_PHC8_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   16.876 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   17.709 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   18.532 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |   19.425 | 
     | ALU/\ALU_OUT_reg[9]        | RN ^       | SDFFRQX2M | 1.004 | 0.048 |   4.309 |   19.473 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.258 |       |   0.000 |  -15.165 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -15.161 | 
     | ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M | 0.258 | 0.004 |   0.004 |  -15.161 | 
     +----------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   ALU/\ALU_OUT_reg[6] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.330
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.473
- Arrival Time                  4.307
= Slack Time                   15.166
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.166 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   15.967 | 
     | U5_mux2X1/FE_PHC8_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   16.877 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   17.710 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   18.533 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |   19.426 | 
     | ALU/\ALU_OUT_reg[6]        | RN ^       | SDFFRQX2M | 1.002 | 0.047 |   4.307 |   19.473 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.258 |       |   0.000 |  -15.166 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -15.162 | 
     | ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M | 0.258 | 0.004 |   0.004 |  -15.162 | 
     +----------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   ALU/\ALU_OUT_reg[4] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.330
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.473
- Arrival Time                  4.307
= Slack Time                   15.166
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.166 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   15.967 | 
     | U5_mux2X1/FE_PHC8_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   16.877 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   17.710 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   18.533 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |   19.426 | 
     | ALU/\ALU_OUT_reg[4]        | RN ^       | SDFFRQX2M | 1.002 | 0.047 |   4.307 |   19.473 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.258 |       |   0.000 |  -15.166 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -15.162 | 
     | ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M | 0.258 | 0.003 |   0.003 |  -15.162 | 
     +----------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   ALU/\ALU_OUT_reg[5] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.330
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.473
- Arrival Time                  4.307
= Slack Time                   15.166
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.166 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   15.968 | 
     | U5_mux2X1/FE_PHC8_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   16.878 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   17.710 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   18.533 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |   19.426 | 
     | ALU/\ALU_OUT_reg[5]        | RN ^       | SDFFRQX2M | 1.002 | 0.047 |   4.307 |   19.473 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.258 |       |   0.000 |  -15.166 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -15.162 | 
     | ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M | 0.258 | 0.004 |   0.004 |  -15.162 | 
     +----------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   ALU/\ALU_OUT_reg[7] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.330
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.473
- Arrival Time                  4.306
= Slack Time                   15.167
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.167 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   15.968 | 
     | U5_mux2X1/FE_PHC8_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   16.878 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   17.711 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   18.534 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |   19.427 | 
     | ALU/\ALU_OUT_reg[7]        | RN ^       | SDFFRQX2M | 1.001 | 0.046 |   4.306 |   19.473 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.258 |       |   0.000 |  -15.167 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -15.163 | 
     | ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M | 0.258 | 0.004 |   0.004 |  -15.163 | 
     +----------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   ALU/\ALU_OUT_reg[0] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.002
- Setup                         0.330
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.471
- Arrival Time                  4.303
= Slack Time                   15.168
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.168 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   15.970 | 
     | U5_mux2X1/FE_PHC8_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   16.880 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   17.713 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   18.536 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |   19.429 | 
     | ALU/\ALU_OUT_reg[0]        | RN ^       | SDFFRQX2M | 0.999 | 0.043 |   4.303 |   19.471 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.258 |       |   0.000 |  -15.168 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |  -15.167 | 
     | ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRQX2M | 0.258 | 0.002 |   0.002 |  -15.167 | 
     +----------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   ALU/\ALU_OUT_reg[1] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.330
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.472
- Arrival Time                  4.304
= Slack Time                   15.169
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.169 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.802 |   15.970 | 
     | U5_mux2X1/FE_PHC8_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   16.880 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   17.713 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   18.536 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |   19.429 | 
     | ALU/\ALU_OUT_reg[1]        | RN ^       | SDFFRQX2M | 0.999 | 0.043 |   4.304 |   19.472 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.258 |       |   0.000 |  -15.169 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -15.166 | 
     | ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX2M | 0.258 | 0.003 |   0.003 |  -15.166 | 
     +----------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   ALU/\ALU_OUT_reg[3] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.330
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.472
- Arrival Time                  4.304
= Slack Time                   15.169
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.169 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   15.970 | 
     | U5_mux2X1/FE_PHC8_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   16.880 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   17.713 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   18.536 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |   19.429 | 
     | ALU/\ALU_OUT_reg[3]        | RN ^       | SDFFRQX2M | 0.999 | 0.043 |   4.304 |   19.472 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.258 |       |   0.000 |  -15.169 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -15.166 | 
     | ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M | 0.258 | 0.003 |   0.003 |  -15.166 | 
     +----------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin ALU/OUT_VALID_reg/CK 
Endpoint:   ALU/OUT_VALID_reg/RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst             (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.002
- Setup                         0.330
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.472
- Arrival Time                  4.303
= Slack Time                   15.169
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.169 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   15.970 | 
     | U5_mux2X1/FE_PHC8_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   16.880 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   17.713 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   18.536 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |   19.429 | 
     | ALU/OUT_VALID_reg          | RN ^       | SDFFRQX2M | 0.999 | 0.043 |   4.303 |   19.472 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.258 |       |   0.000 |  -15.169 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |  -15.167 | 
     | ALU/OUT_VALID_reg       | CK ^        | SDFFRQX2M | 0.258 | 0.002 |   0.002 |  -15.167 | 
     +----------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   ALU/\ALU_OUT_reg[2] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.330
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.473
- Arrival Time                  4.304
= Slack Time                   15.169
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.169 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   15.971 | 
     | U5_mux2X1/FE_PHC8_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   16.881 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   17.713 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   18.536 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |   19.429 | 
     | ALU/\ALU_OUT_reg[2]        | RN ^       | SDFFRQX2M | 0.999 | 0.043 |   4.304 |   19.473 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.258 |       |   0.000 |  -15.169 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -15.166 | 
     | ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX2M | 0.258 | 0.003 |   0.003 |  -15.166 | 
     +----------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin RST_SYNC_1/\sync_reg_reg[1] /CK 
Endpoint:   RST_SYNC_1/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                             (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.094
- Setup                         0.260
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.634
- Arrival Time                  2.881
= Slack Time                   17.753
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.020
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | RST ^      |           | 0.065 |       |   0.020 |   17.773 | 
     | U4_mux2X1/FE_PHC0_RST       | A ^ -> Y ^ | DLY4X1M   | 0.124 | 0.816 |   0.836 |   18.589 | 
     | U4_mux2X1/FE_PHC1_RST       | A ^ -> Y ^ | DLY4X1M   | 0.155 | 0.854 |   1.689 |   19.442 | 
     | U4_mux2X1/FE_PHC2_RST       | A ^ -> Y ^ | DLY4X1M   | 0.221 | 0.911 |   2.601 |   20.354 | 
     | U4_mux2X1/U1                | A ^ -> Y ^ | MX2X2M    | 0.242 | 0.279 |   2.880 |   20.633 | 
     | RST_SYNC_1/\sync_reg_reg[1] | RN ^       | SDFFRQX1M | 0.242 | 0.001 |   2.881 |   20.634 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^  |            | 0.519 |       |   0.272 |  -17.481 | 
     | REF_CLK__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.115 | 0.112 |   0.384 |  -17.369 | 
     | REF_CLK__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.040 | 0.049 |   0.433 |  -17.320 | 
     | U0_mux2X1/U1                | A ^ -> Y ^ | MX2X6M     | 0.242 | 0.262 |   0.695 |  -17.058 | 
     | REF_SCAN_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   0.809 |  -16.944 | 
     | REF_SCAN_CLK__L2_I0         | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.009 |  -16.744 | 
     | RST_SYNC_1/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.370 | 0.085 |   1.094 |  -16.659 | 
     +--------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin RST_SYNC_1/\sync_reg_reg[0] /CK 
Endpoint:   RST_SYNC_1/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                             (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.096
- Setup                         0.256
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.640
- Arrival Time                  2.881
= Slack Time                   17.759
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.020
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | RST ^      |           | 0.065 |       |   0.020 |   17.779 | 
     | U4_mux2X1/FE_PHC0_RST       | A ^ -> Y ^ | DLY4X1M   | 0.124 | 0.816 |   0.836 |   18.595 | 
     | U4_mux2X1/FE_PHC1_RST       | A ^ -> Y ^ | DLY4X1M   | 0.155 | 0.854 |   1.689 |   19.448 | 
     | U4_mux2X1/FE_PHC2_RST       | A ^ -> Y ^ | DLY4X1M   | 0.221 | 0.911 |   2.601 |   20.360 | 
     | U4_mux2X1/U1                | A ^ -> Y ^ | MX2X2M    | 0.242 | 0.279 |   2.880 |   20.639 | 
     | RST_SYNC_1/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.242 | 0.001 |   2.881 |   20.640 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.272
     = Beginpoint Arrival Time            0.272
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^  |            | 0.519 |       |   0.272 |  -17.487 | 
     | REF_CLK__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.115 | 0.112 |   0.384 |  -17.375 | 
     | REF_CLK__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.040 | 0.049 |   0.433 |  -17.326 | 
     | U0_mux2X1/U1                | A ^ -> Y ^ | MX2X6M     | 0.242 | 0.262 |   0.695 |  -17.064 | 
     | REF_SCAN_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   0.809 |  -16.950 | 
     | REF_SCAN_CLK__L2_I0         | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.009 |  -16.750 | 
     | RST_SYNC_1/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.370 | 0.087 |   1.096 |  -16.663 | 
     +--------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[7][3] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[7][3] /SI (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: SI[2]                               (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.290
- Setup                         0.514
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.576
- Arrival Time                 20.058
= Slack Time                   80.519
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.056
     = Beginpoint Arrival Time           20.056
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Instance             |   Arc   |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |         |          |       |       |  Time   |   Time   | 
     |---------------------------------+---------+----------+-------+-------+---------+----------| 
     |                                 | SI[2] v |          | 0.103 |       |  20.056 |  100.575 | 
     | FIFO_TOP/fifomem/\mem_reg[7][3] | SI v    | SDFFQX2M | 0.103 | 0.002 |  20.058 |  100.576 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -80.519 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.025 |  -80.494 | 
     | scan_clk__L2_I1                 | A v -> Y v | BUFX5M     | 0.039 | 0.102 |   0.127 |  -80.392 | 
     | scan_clk__L3_I0                 | A v -> Y v | CLKBUFX1M  | 0.146 | 0.161 |   0.288 |  -80.231 | 
     | scan_clk__L4_I0                 | A v -> Y ^ | INVXLM     | 0.218 | 0.170 |   0.458 |  -80.061 | 
     | scan_clk__L5_I0                 | A ^ -> Y v | INVXLM     | 0.157 | 0.146 |   0.604 |  -79.914 | 
     | scan_clk__L6_I0                 | A v -> Y ^ | INVX2M     | 0.077 | 0.084 |   0.688 |  -79.830 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.242 | 0.270 |   0.958 |  -79.561 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   1.072 |  -79.447 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.272 |  -79.247 | 
     | FIFO_TOP/fifomem/\mem_reg[7][3] | CK ^       | SDFFQX2M   | 0.331 | 0.018 |   1.290 |  -79.229 | 
     +------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin RegFile/\registers_reg[3][1] /CK 
Endpoint:   RegFile/\registers_reg[3][1] /SI (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SI[1]                            (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.357
- Setup                         0.455
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.702
- Arrival Time                 20.038
= Slack Time                   80.664
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.038
     = Beginpoint Arrival Time           20.038
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance           |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |         |           |       |       |  Time   |   Time   | 
     |------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                              | SI[1] v |           | 0.079 |       |  20.038 |  100.701 | 
     | RegFile/\registers_reg[3][1] | SI v    | SDFFRQX2M | 0.079 | 0.001 |  20.038 |  100.702 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -80.664 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.025 |  -80.639 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.039 | 0.102 |   0.127 |  -80.537 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.146 | 0.161 |   0.288 |  -80.376 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.218 | 0.170 |   0.458 |  -80.206 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.157 | 0.146 |   0.604 |  -80.059 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.077 | 0.084 |   0.688 |  -79.975 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.242 | 0.270 |   0.958 |  -79.706 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   1.072 |  -79.592 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.272 |  -79.392 | 
     | RegFile/\registers_reg[3][1] | CK ^       | SDFFRQX2M  | 0.370 | 0.085 |   1.357 |  -79.306 | 
     +---------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin RegFile/\registers_reg[14][1] /CK 
Endpoint:   RegFile/\registers_reg[14][1] /SI (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SI[0]                             (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.364
- Setup                         0.453
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.711
- Arrival Time                 20.029
= Slack Time                   80.682
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time           20.028
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |           Instance            |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |         |           |       |       |  Time   |   Time   | 
     |-------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                               | SI[0] v |           | 0.067 |       |  20.028 |  100.710 | 
     | RegFile/\registers_reg[14][1] | SI v    | SDFFRQX2M | 0.067 | 0.000 |  20.029 |  100.711 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -80.682 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.025 |  -80.657 | 
     | scan_clk__L2_I1               | A v -> Y v | BUFX5M     | 0.039 | 0.102 |   0.127 |  -80.555 | 
     | scan_clk__L3_I0               | A v -> Y v | CLKBUFX1M  | 0.146 | 0.161 |   0.288 |  -80.394 | 
     | scan_clk__L4_I0               | A v -> Y ^ | INVXLM     | 0.218 | 0.170 |   0.458 |  -80.224 | 
     | scan_clk__L5_I0               | A ^ -> Y v | INVXLM     | 0.157 | 0.146 |   0.604 |  -80.078 | 
     | scan_clk__L6_I0               | A v -> Y ^ | INVX2M     | 0.077 | 0.084 |   0.688 |  -79.994 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.242 | 0.270 |   0.958 |  -79.724 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   1.072 |  -79.610 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.272 |  -79.410 | 
     | RegFile/\registers_reg[14][1] | CK ^       | SDFFRQX2M  | 0.370 | 0.092 |   1.364 |  -79.318 | 
     +----------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin SYS_CTRL/\current_state_reg[3] /CK 
Endpoint:   SYS_CTRL/\current_state_reg[3] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.283
- Setup                         0.317
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.765
- Arrival Time                  4.298
= Slack Time                   96.467
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.467 | 
     | U5_mux2X1/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   97.269 | 
     | U5_mux2X1/FE_PHC8_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   98.179 | 
     | U5_mux2X1/U1                   | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   99.012 | 
     | FE_OFC0_SYNC_REF_SCAN_RST      | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   99.835 | 
     | FE_OFC1_SYNC_REF_SCAN_RST      | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |  100.728 | 
     | SYS_CTRL/\current_state_reg[3] | RN ^       | SDFFRQX2M | 0.999 | 0.037 |   4.298 |  100.765 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.467 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.025 |  -96.443 | 
     | scan_clk__L2_I1                | A v -> Y v | BUFX5M     | 0.039 | 0.102 |   0.127 |  -96.341 | 
     | scan_clk__L3_I0                | A v -> Y v | CLKBUFX1M  | 0.146 | 0.161 |   0.288 |  -96.180 | 
     | scan_clk__L4_I0                | A v -> Y ^ | INVXLM     | 0.218 | 0.170 |   0.458 |  -96.009 | 
     | scan_clk__L5_I0                | A ^ -> Y v | INVXLM     | 0.157 | 0.146 |   0.604 |  -95.863 | 
     | scan_clk__L6_I0                | A v -> Y ^ | INVX2M     | 0.077 | 0.084 |   0.688 |  -95.779 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^ | MX2X6M     | 0.242 | 0.270 |   0.958 |  -95.509 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   1.072 |  -95.396 | 
     | REF_SCAN_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.272 |  -95.195 | 
     | SYS_CTRL/\current_state_reg[3] | CK ^       | SDFFRQX2M  | 0.328 | 0.010 |   1.283 |  -95.185 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin SYS_CTRL/\current_state_reg[1] /CK 
Endpoint:   SYS_CTRL/\current_state_reg[1] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.282
- Setup                         0.317
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.765
- Arrival Time                  4.296
= Slack Time                   96.469
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.469 | 
     | U5_mux2X1/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   97.271 | 
     | U5_mux2X1/FE_PHC8_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   98.181 | 
     | U5_mux2X1/U1                   | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   99.014 | 
     | FE_OFC0_SYNC_REF_SCAN_RST      | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   99.837 | 
     | FE_OFC1_SYNC_REF_SCAN_RST      | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |  100.730 | 
     | SYS_CTRL/\current_state_reg[1] | RN ^       | SDFFRQX2M | 0.999 | 0.035 |   4.296 |  100.765 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.469 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.025 |  -96.445 | 
     | scan_clk__L2_I1                | A v -> Y v | BUFX5M     | 0.039 | 0.102 |   0.127 |  -96.343 | 
     | scan_clk__L3_I0                | A v -> Y v | CLKBUFX1M  | 0.146 | 0.161 |   0.288 |  -96.182 | 
     | scan_clk__L4_I0                | A v -> Y ^ | INVXLM     | 0.218 | 0.170 |   0.458 |  -96.011 | 
     | scan_clk__L5_I0                | A ^ -> Y v | INVXLM     | 0.157 | 0.146 |   0.604 |  -95.865 | 
     | scan_clk__L6_I0                | A v -> Y ^ | INVX2M     | 0.077 | 0.084 |   0.688 |  -95.781 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^ | MX2X6M     | 0.242 | 0.270 |   0.958 |  -95.511 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   1.072 |  -95.398 | 
     | REF_SCAN_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.272 |  -95.197 | 
     | SYS_CTRL/\current_state_reg[1] | CK ^       | SDFFRQX2M  | 0.328 | 0.010 |   1.282 |  -95.187 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin SYS_CTRL/\current_state_reg[2] /CK 
Endpoint:   SYS_CTRL/\current_state_reg[2] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.283
- Setup                         0.317
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.765
- Arrival Time                  4.293
= Slack Time                   96.473
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.473 | 
     | U5_mux2X1/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   97.274 | 
     | U5_mux2X1/FE_PHC8_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   98.184 | 
     | U5_mux2X1/U1                   | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   99.017 | 
     | FE_OFC0_SYNC_REF_SCAN_RST      | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   99.840 | 
     | FE_OFC1_SYNC_REF_SCAN_RST      | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |  100.733 | 
     | SYS_CTRL/\current_state_reg[2] | RN ^       | SDFFRQX2M | 0.999 | 0.032 |   4.293 |  100.765 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.473 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.025 |  -96.448 | 
     | scan_clk__L2_I1                | A v -> Y v | BUFX5M     | 0.039 | 0.102 |   0.127 |  -96.346 | 
     | scan_clk__L3_I0                | A v -> Y v | CLKBUFX1M  | 0.146 | 0.161 |   0.288 |  -96.185 | 
     | scan_clk__L4_I0                | A v -> Y ^ | INVXLM     | 0.218 | 0.170 |   0.458 |  -96.015 | 
     | scan_clk__L5_I0                | A ^ -> Y v | INVXLM     | 0.157 | 0.146 |   0.604 |  -95.868 | 
     | scan_clk__L6_I0                | A v -> Y ^ | INVX2M     | 0.077 | 0.084 |   0.688 |  -95.784 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^ | MX2X6M     | 0.242 | 0.270 |   0.958 |  -95.515 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   1.072 |  -95.401 | 
     | REF_SCAN_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.272 |  -95.201 | 
     | SYS_CTRL/\current_state_reg[2] | CK ^       | SDFFRQX2M  | 0.328 | 0.011 |   1.283 |  -95.190 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin SYS_CTRL/\current_state_reg[0] /CK 
Endpoint:   SYS_CTRL/\current_state_reg[0] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.281
- Setup                         0.318
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.763
- Arrival Time                  4.290
= Slack Time                   96.473
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.473 | 
     | U5_mux2X1/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   97.275 | 
     | U5_mux2X1/FE_PHC8_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   98.185 | 
     | U5_mux2X1/U1                   | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   99.018 | 
     | FE_OFC0_SYNC_REF_SCAN_RST      | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   99.841 | 
     | FE_OFC1_SYNC_REF_SCAN_RST      | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |  100.734 | 
     | SYS_CTRL/\current_state_reg[0] | RN ^       | SDFFRQX2M | 0.998 | 0.030 |   4.290 |  100.763 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.473 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.025 |  -96.449 | 
     | scan_clk__L2_I1                | A v -> Y v | BUFX5M     | 0.039 | 0.102 |   0.127 |  -96.347 | 
     | scan_clk__L3_I0                | A v -> Y v | CLKBUFX1M  | 0.146 | 0.161 |   0.287 |  -96.186 | 
     | scan_clk__L4_I0                | A v -> Y ^ | INVXLM     | 0.218 | 0.170 |   0.458 |  -96.015 | 
     | scan_clk__L5_I0                | A ^ -> Y v | INVXLM     | 0.157 | 0.146 |   0.604 |  -95.869 | 
     | scan_clk__L6_I0                | A v -> Y ^ | INVX2M     | 0.077 | 0.084 |   0.688 |  -95.785 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^ | MX2X6M     | 0.242 | 0.270 |   0.958 |  -95.515 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   1.072 |  -95.402 | 
     | REF_SCAN_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.272 |  -95.201 | 
     | SYS_CTRL/\current_state_reg[0] | CK ^       | SDFFRQX2M  | 0.327 | 0.009 |   1.281 |  -95.192 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin SYS_CTRL/\Address_reg[3] /CK 
Endpoint:   SYS_CTRL/\Address_reg[3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.282
- Setup                         0.317
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.764
- Arrival Time                  4.290
= Slack Time                   96.474
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   96.474 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   97.276 | 
     | U5_mux2X1/FE_PHC8_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   98.186 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   99.019 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   99.842 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |  100.735 | 
     | SYS_CTRL/\Address_reg[3]   | RN ^       | SDFFRQX2M | 0.998 | 0.030 |   4.290 |  100.764 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.474 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.025 |  -96.450 | 
     | scan_clk__L2_I1          | A v -> Y v | BUFX5M     | 0.039 | 0.102 |   0.127 |  -96.348 | 
     | scan_clk__L3_I0          | A v -> Y v | CLKBUFX1M  | 0.146 | 0.161 |   0.287 |  -96.187 | 
     | scan_clk__L4_I0          | A v -> Y ^ | INVXLM     | 0.218 | 0.170 |   0.458 |  -96.016 | 
     | scan_clk__L5_I0          | A ^ -> Y v | INVXLM     | 0.157 | 0.146 |   0.604 |  -95.870 | 
     | scan_clk__L6_I0          | A v -> Y ^ | INVX2M     | 0.077 | 0.084 |   0.688 |  -95.786 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M     | 0.242 | 0.270 |   0.958 |  -95.516 | 
     | REF_SCAN_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   1.072 |  -95.403 | 
     | REF_SCAN_CLK__L2_I0      | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.272 |  -95.202 | 
     | SYS_CTRL/\Address_reg[3] | CK ^       | SDFFRQX2M  | 0.328 | 0.010 |   1.282 |  -95.193 | 
     +-----------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin SYS_CTRL/\Address_reg[1] /CK 
Endpoint:   SYS_CTRL/\Address_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.283
- Setup                         0.317
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.765
- Arrival Time                  4.290
= Slack Time                   96.475
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   96.475 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   97.276 | 
     | U5_mux2X1/FE_PHC8_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   98.187 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   99.019 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   99.842 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |  100.735 | 
     | SYS_CTRL/\Address_reg[1]   | RN ^       | SDFFRQX4M | 0.998 | 0.030 |   4.290 |  100.765 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.475 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.025 |  -96.450 | 
     | scan_clk__L2_I1          | A v -> Y v | BUFX5M     | 0.039 | 0.102 |   0.127 |  -96.348 | 
     | scan_clk__L3_I0          | A v -> Y v | CLKBUFX1M  | 0.146 | 0.161 |   0.288 |  -96.187 | 
     | scan_clk__L4_I0          | A v -> Y ^ | INVXLM     | 0.218 | 0.170 |   0.458 |  -96.017 | 
     | scan_clk__L5_I0          | A ^ -> Y v | INVXLM     | 0.157 | 0.146 |   0.604 |  -95.871 | 
     | scan_clk__L6_I0          | A v -> Y ^ | INVX2M     | 0.077 | 0.084 |   0.688 |  -95.787 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M     | 0.242 | 0.270 |   0.958 |  -95.517 | 
     | REF_SCAN_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   1.072 |  -95.403 | 
     | REF_SCAN_CLK__L2_I0      | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.272 |  -95.203 | 
     | SYS_CTRL/\Address_reg[1] | CK ^       | SDFFRQX4M  | 0.328 | 0.010 |   1.283 |  -95.192 | 
     +-----------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin FIFO_TOP/wptr_full/\wptr_reg[2] /CK 
Endpoint:   FIFO_TOP/wptr_full/\wptr_reg[2] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.288
- Setup                         0.317
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.771
- Arrival Time                  4.296
= Slack Time                   96.476
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   96.476 | 
     | U5_mux2X1/FE_PHC5_scan_rst      | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   97.277 | 
     | U5_mux2X1/FE_PHC8_scan_rst      | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   98.187 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   99.020 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   99.843 | 
     | FE_OFC1_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |  100.736 | 
     | FIFO_TOP/wptr_full/\wptr_reg[2] | RN ^       | SDFFRQX2M | 0.999 | 0.035 |   4.296 |  100.771 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.476 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.025 |  -96.451 | 
     | scan_clk__L2_I1                 | A v -> Y v | BUFX5M     | 0.039 | 0.102 |   0.127 |  -96.349 | 
     | scan_clk__L3_I0                 | A v -> Y v | CLKBUFX1M  | 0.146 | 0.161 |   0.288 |  -96.188 | 
     | scan_clk__L4_I0                 | A v -> Y ^ | INVXLM     | 0.218 | 0.170 |   0.458 |  -96.018 | 
     | scan_clk__L5_I0                 | A ^ -> Y v | INVXLM     | 0.157 | 0.146 |   0.604 |  -95.871 | 
     | scan_clk__L6_I0                 | A v -> Y ^ | INVX2M     | 0.077 | 0.084 |   0.688 |  -95.787 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.242 | 0.270 |   0.958 |  -95.518 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   1.072 |  -95.404 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.272 |  -95.204 | 
     | FIFO_TOP/wptr_full/\wptr_reg[2] | CK ^       | SDFFRQX2M  | 0.331 | 0.016 |   1.288 |  -95.188 | 
     +------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin FIFO_TOP/wptr_full/\wbin_reg[2] /CK 
Endpoint:   FIFO_TOP/wptr_full/\wbin_reg[2] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.289
- Setup                         0.317
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.772
- Arrival Time                  4.296
= Slack Time                   96.476
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   96.476 | 
     | U5_mux2X1/FE_PHC5_scan_rst      | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.802 |   97.277 | 
     | U5_mux2X1/FE_PHC8_scan_rst      | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   98.187 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   99.020 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   99.843 | 
     | FE_OFC1_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |  100.736 | 
     | FIFO_TOP/wptr_full/\wbin_reg[2] | RN ^       | SDFFRQX2M | 0.999 | 0.036 |   4.296 |  100.772 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.476 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.025 |  -96.451 | 
     | scan_clk__L2_I1                 | A v -> Y v | BUFX5M     | 0.039 | 0.102 |   0.127 |  -96.349 | 
     | scan_clk__L3_I0                 | A v -> Y v | CLKBUFX1M  | 0.146 | 0.161 |   0.288 |  -96.188 | 
     | scan_clk__L4_I0                 | A v -> Y ^ | INVXLM     | 0.218 | 0.170 |   0.458 |  -96.018 | 
     | scan_clk__L5_I0                 | A ^ -> Y v | INVXLM     | 0.157 | 0.146 |   0.604 |  -95.871 | 
     | scan_clk__L6_I0                 | A v -> Y ^ | INVX2M     | 0.077 | 0.084 |   0.688 |  -95.787 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.242 | 0.270 |   0.958 |  -95.518 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   1.072 |  -95.404 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.272 |  -95.204 | 
     | FIFO_TOP/wptr_full/\wbin_reg[2] | CK ^       | SDFFRQX2M  | 0.331 | 0.017 |   1.289 |  -95.187 | 
     +------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin FIFO_TOP/wptr_full/\wbin_reg[3] /CK 
Endpoint:   FIFO_TOP/wptr_full/\wbin_reg[3] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.289
- Setup                         0.317
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.772
- Arrival Time                  4.296
= Slack Time                   96.476
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   96.476 | 
     | U5_mux2X1/FE_PHC5_scan_rst      | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   97.277 | 
     | U5_mux2X1/FE_PHC8_scan_rst      | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   98.187 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   99.020 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   99.843 | 
     | FE_OFC1_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |  100.736 | 
     | FIFO_TOP/wptr_full/\wbin_reg[3] | RN ^       | SDFFRQX2M | 0.999 | 0.036 |   4.296 |  100.772 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.476 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.025 |  -96.451 | 
     | scan_clk__L2_I1                 | A v -> Y v | BUFX5M     | 0.039 | 0.102 |   0.127 |  -96.349 | 
     | scan_clk__L3_I0                 | A v -> Y v | CLKBUFX1M  | 0.146 | 0.161 |   0.288 |  -96.188 | 
     | scan_clk__L4_I0                 | A v -> Y ^ | INVXLM     | 0.218 | 0.170 |   0.458 |  -96.018 | 
     | scan_clk__L5_I0                 | A ^ -> Y v | INVXLM     | 0.157 | 0.146 |   0.604 |  -95.871 | 
     | scan_clk__L6_I0                 | A v -> Y ^ | INVX2M     | 0.077 | 0.084 |   0.688 |  -95.787 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.242 | 0.270 |   0.958 |  -95.518 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   1.072 |  -95.404 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.272 |  -95.204 | 
     | FIFO_TOP/wptr_full/\wbin_reg[3] | CK ^       | SDFFRQX2M  | 0.331 | 0.017 |   1.289 |  -95.187 | 
     +------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin FIFO_TOP/wptr_full/wfull_reg/CK 
Endpoint:   FIFO_TOP/wptr_full/wfull_reg/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.289
- Setup                         0.317
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.772
- Arrival Time                  4.296
= Slack Time                   96.476
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.476 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   97.277 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   98.187 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   99.020 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   99.843 | 
     | FE_OFC1_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |  100.736 | 
     | FIFO_TOP/wptr_full/wfull_reg | RN ^       | SDFFRQX2M | 0.999 | 0.036 |   4.296 |  100.772 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.476 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.025 |  -96.451 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.039 | 0.102 |   0.127 |  -96.349 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.146 | 0.161 |   0.288 |  -96.188 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.218 | 0.170 |   0.458 |  -96.018 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.157 | 0.146 |   0.604 |  -95.871 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.077 | 0.084 |   0.688 |  -95.788 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.242 | 0.270 |   0.958 |  -95.518 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   1.072 |  -95.404 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.272 |  -95.204 | 
     | FIFO_TOP/wptr_full/wfull_reg | CK ^       | SDFFRQX2M  | 0.331 | 0.017 |   1.289 |  -95.187 | 
     +---------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin FIFO_TOP/sync_r2w/\out_reg[3] /CK 
Endpoint:   FIFO_TOP/sync_r2w/\out_reg[3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.286
- Setup                         0.317
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.769
- Arrival Time                  4.293
= Slack Time                   96.476
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   96.476 | 
     | U5_mux2X1/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   97.277 | 
     | U5_mux2X1/FE_PHC8_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   98.188 | 
     | U5_mux2X1/U1                  | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   99.020 | 
     | FE_OFC0_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   99.843 | 
     | FE_OFC1_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |  100.736 | 
     | FIFO_TOP/sync_r2w/\out_reg[3] | RN ^       | SDFFRQX2M | 0.999 | 0.033 |   4.293 |  100.769 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.476 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.025 |  -96.451 | 
     | scan_clk__L2_I1               | A v -> Y v | BUFX5M     | 0.039 | 0.102 |   0.127 |  -96.349 | 
     | scan_clk__L3_I0               | A v -> Y v | CLKBUFX1M  | 0.146 | 0.161 |   0.288 |  -96.188 | 
     | scan_clk__L4_I0               | A v -> Y ^ | INVXLM     | 0.218 | 0.170 |   0.458 |  -96.018 | 
     | scan_clk__L5_I0               | A ^ -> Y v | INVXLM     | 0.157 | 0.146 |   0.604 |  -95.872 | 
     | scan_clk__L6_I0               | A v -> Y ^ | INVX2M     | 0.077 | 0.084 |   0.688 |  -95.788 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.242 | 0.270 |   0.958 |  -95.518 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   1.072 |  -95.404 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.272 |  -95.204 | 
     | FIFO_TOP/sync_r2w/\out_reg[3] | CK ^       | SDFFRQX2M  | 0.330 | 0.014 |   1.286 |  -95.190 | 
     +----------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin FIFO_TOP/wptr_full/\wbin_reg[1] /CK 
Endpoint:   FIFO_TOP/wptr_full/\wbin_reg[1] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.289
- Setup                         0.317
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.772
- Arrival Time                  4.296
= Slack Time                   96.476
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   96.476 | 
     | U5_mux2X1/FE_PHC5_scan_rst      | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   97.278 | 
     | U5_mux2X1/FE_PHC8_scan_rst      | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   98.188 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   99.020 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   99.843 | 
     | FE_OFC1_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |  100.736 | 
     | FIFO_TOP/wptr_full/\wbin_reg[1] | RN ^       | SDFFRQX2M | 0.999 | 0.036 |   4.296 |  100.772 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.476 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.025 |  -96.451 | 
     | scan_clk__L2_I1                 | A v -> Y v | BUFX5M     | 0.039 | 0.102 |   0.127 |  -96.349 | 
     | scan_clk__L3_I0                 | A v -> Y v | CLKBUFX1M  | 0.146 | 0.161 |   0.288 |  -96.188 | 
     | scan_clk__L4_I0                 | A v -> Y ^ | INVXLM     | 0.218 | 0.170 |   0.458 |  -96.018 | 
     | scan_clk__L5_I0                 | A ^ -> Y v | INVXLM     | 0.157 | 0.146 |   0.604 |  -95.872 | 
     | scan_clk__L6_I0                 | A v -> Y ^ | INVX2M     | 0.077 | 0.084 |   0.688 |  -95.788 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.242 | 0.270 |   0.958 |  -95.518 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   1.072 |  -95.404 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.272 |  -95.204 | 
     | FIFO_TOP/wptr_full/\wbin_reg[1] | CK ^       | SDFFRQX2M  | 0.331 | 0.017 |   1.289 |  -95.187 | 
     +------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin RegFile/\registers_reg[13][5] /CK 
Endpoint:   RegFile/\registers_reg[13][5] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.284
- Setup                         0.317
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.767
- Arrival Time                  4.291
= Slack Time                   96.476
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   96.476 | 
     | U5_mux2X1/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   97.278 | 
     | U5_mux2X1/FE_PHC8_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   98.188 | 
     | U5_mux2X1/U1                  | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   99.020 | 
     | FE_OFC0_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   99.844 | 
     | FE_OFC1_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |  100.737 | 
     | RegFile/\registers_reg[13][5] | RN ^       | SDFFRQX2M | 0.998 | 0.030 |   4.291 |  100.767 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.476 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.025 |  -96.451 | 
     | scan_clk__L2_I1               | A v -> Y v | BUFX5M     | 0.039 | 0.102 |   0.127 |  -96.349 | 
     | scan_clk__L3_I0               | A v -> Y v | CLKBUFX1M  | 0.146 | 0.161 |   0.288 |  -96.189 | 
     | scan_clk__L4_I0               | A v -> Y ^ | INVXLM     | 0.218 | 0.170 |   0.458 |  -96.018 | 
     | scan_clk__L5_I0               | A ^ -> Y v | INVXLM     | 0.157 | 0.146 |   0.604 |  -95.872 | 
     | scan_clk__L6_I0               | A v -> Y ^ | INVX2M     | 0.077 | 0.084 |   0.688 |  -95.788 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.242 | 0.270 |   0.958 |  -95.518 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   1.072 |  -95.404 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.272 |  -95.204 | 
     | RegFile/\registers_reg[13][5] | CK ^       | SDFFRQX2M  | 0.329 | 0.012 |   1.284 |  -95.192 | 
     +----------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin FIFO_TOP/wptr_full/\wptr_reg[3] /CK 
Endpoint:   FIFO_TOP/wptr_full/\wptr_reg[3] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.289
- Setup                         0.317
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.772
- Arrival Time                  4.296
= Slack Time                   96.476
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   96.476 | 
     | U5_mux2X1/FE_PHC5_scan_rst      | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   97.278 | 
     | U5_mux2X1/FE_PHC8_scan_rst      | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   98.188 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   99.021 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   99.844 | 
     | FE_OFC1_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |  100.737 | 
     | FIFO_TOP/wptr_full/\wptr_reg[3] | RN ^       | SDFFRQX2M | 0.999 | 0.035 |   4.296 |  100.772 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.476 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.025 |  -96.452 | 
     | scan_clk__L2_I1                 | A v -> Y v | BUFX5M     | 0.039 | 0.102 |   0.127 |  -96.350 | 
     | scan_clk__L3_I0                 | A v -> Y v | CLKBUFX1M  | 0.146 | 0.161 |   0.288 |  -96.189 | 
     | scan_clk__L4_I0                 | A v -> Y ^ | INVXLM     | 0.218 | 0.170 |   0.458 |  -96.018 | 
     | scan_clk__L5_I0                 | A ^ -> Y v | INVXLM     | 0.157 | 0.146 |   0.604 |  -95.872 | 
     | scan_clk__L6_I0                 | A v -> Y ^ | INVX2M     | 0.077 | 0.084 |   0.688 |  -95.788 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.242 | 0.270 |   0.958 |  -95.518 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   1.072 |  -95.404 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.272 |  -95.204 | 
     | FIFO_TOP/wptr_full/\wptr_reg[3] | CK ^       | SDFFRQX2M  | 0.331 | 0.017 |   1.289 |  -95.187 | 
     +------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin SYS_CTRL/\Address_reg[0] /CK 
Endpoint:   SYS_CTRL/\Address_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.283
- Setup                         0.317
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.765
- Arrival Time                  4.289
= Slack Time                   96.477
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   96.477 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   97.278 | 
     | U5_mux2X1/FE_PHC8_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   98.188 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   99.021 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   99.844 | 
     | FE_OFC1_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |  100.737 | 
     | SYS_CTRL/\Address_reg[0]   | RN ^       | SDFFRQX2M | 0.998 | 0.028 |   4.289 |  100.765 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.477 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.025 |  -96.452 | 
     | scan_clk__L2_I1          | A v -> Y v | BUFX5M     | 0.039 | 0.102 |   0.127 |  -96.350 | 
     | scan_clk__L3_I0          | A v -> Y v | CLKBUFX1M  | 0.146 | 0.161 |   0.288 |  -96.189 | 
     | scan_clk__L4_I0          | A v -> Y ^ | INVXLM     | 0.218 | 0.170 |   0.458 |  -96.019 | 
     | scan_clk__L5_I0          | A ^ -> Y v | INVXLM     | 0.157 | 0.146 |   0.604 |  -95.872 | 
     | scan_clk__L6_I0          | A v -> Y ^ | INVX2M     | 0.077 | 0.084 |   0.688 |  -95.788 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M     | 0.242 | 0.270 |   0.958 |  -95.519 | 
     | REF_SCAN_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   1.072 |  -95.405 | 
     | REF_SCAN_CLK__L2_I0      | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.272 |  -95.205 | 
     | SYS_CTRL/\Address_reg[0] | CK ^       | SDFFRQX2M  | 0.328 | 0.011 |   1.283 |  -95.194 | 
     +-----------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin FIFO_TOP/wptr_full/\wbin_reg[0] /CK 
Endpoint:   FIFO_TOP/wptr_full/\wbin_reg[0] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.290
- Setup                         0.317
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.773
- Arrival Time                  4.296
= Slack Time                   96.477
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   96.477 | 
     | U5_mux2X1/FE_PHC5_scan_rst      | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   97.278 | 
     | U5_mux2X1/FE_PHC8_scan_rst      | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   98.188 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   99.021 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   99.844 | 
     | FE_OFC1_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |  100.737 | 
     | FIFO_TOP/wptr_full/\wbin_reg[0] | RN ^       | SDFFRQX2M | 0.999 | 0.036 |   4.296 |  100.773 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.477 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.025 |  -96.452 | 
     | scan_clk__L2_I1                 | A v -> Y v | BUFX5M     | 0.039 | 0.102 |   0.127 |  -96.350 | 
     | scan_clk__L3_I0                 | A v -> Y v | CLKBUFX1M  | 0.146 | 0.161 |   0.287 |  -96.189 | 
     | scan_clk__L4_I0                 | A v -> Y ^ | INVXLM     | 0.218 | 0.170 |   0.458 |  -96.019 | 
     | scan_clk__L5_I0                 | A ^ -> Y v | INVXLM     | 0.157 | 0.146 |   0.604 |  -95.872 | 
     | scan_clk__L6_I0                 | A v -> Y ^ | INVX2M     | 0.077 | 0.084 |   0.688 |  -95.789 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.242 | 0.270 |   0.958 |  -95.519 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   1.072 |  -95.405 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.272 |  -95.205 | 
     | FIFO_TOP/wptr_full/\wbin_reg[0] | CK ^       | SDFFRQX2M  | 0.331 | 0.018 |   1.289 |  -95.187 | 
     +------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin FIFO_TOP/wptr_full/\wptr_reg[0] /CK 
Endpoint:   FIFO_TOP/wptr_full/\wptr_reg[0] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.289
- Setup                         0.317
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.772
- Arrival Time                  4.294
= Slack Time                   96.478
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   96.478 | 
     | U5_mux2X1/FE_PHC5_scan_rst      | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.802 |   97.279 | 
     | U5_mux2X1/FE_PHC8_scan_rst      | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   98.189 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   99.022 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   99.845 | 
     | FE_OFC1_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |  100.738 | 
     | FIFO_TOP/wptr_full/\wptr_reg[0] | RN ^       | SDFFRQX2M | 0.999 | 0.034 |   4.294 |  100.772 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.478 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.025 |  -96.453 | 
     | scan_clk__L2_I1                 | A v -> Y v | BUFX5M     | 0.039 | 0.102 |   0.127 |  -96.351 | 
     | scan_clk__L3_I0                 | A v -> Y v | CLKBUFX1M  | 0.146 | 0.161 |   0.288 |  -96.190 | 
     | scan_clk__L4_I0                 | A v -> Y ^ | INVXLM     | 0.218 | 0.170 |   0.458 |  -96.020 | 
     | scan_clk__L5_I0                 | A ^ -> Y v | INVXLM     | 0.157 | 0.146 |   0.604 |  -95.873 | 
     | scan_clk__L6_I0                 | A v -> Y ^ | INVX2M     | 0.077 | 0.084 |   0.688 |  -95.789 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.242 | 0.270 |   0.958 |  -95.520 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   1.072 |  -95.406 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.272 |  -95.206 | 
     | FIFO_TOP/wptr_full/\wptr_reg[0] | CK ^       | SDFFRQX2M  | 0.331 | 0.017 |   1.289 |  -95.189 | 
     +------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin FIFO_TOP/sync_r2w/\Q1_reg[0] /CK 
Endpoint:   FIFO_TOP/sync_r2w/\Q1_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.284
- Setup                         0.317
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.767
- Arrival Time                  4.290
= Slack Time                   96.478
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.478 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.802 |   97.279 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   98.189 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   99.022 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   99.845 | 
     | FE_OFC1_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |  100.738 | 
     | FIFO_TOP/sync_r2w/\Q1_reg[0] | RN ^       | SDFFRQX2M | 0.998 | 0.029 |   4.290 |  100.767 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.478 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.025 |  -96.453 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.039 | 0.102 |   0.127 |  -96.351 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.146 | 0.161 |   0.288 |  -96.190 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.218 | 0.170 |   0.458 |  -96.020 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.157 | 0.146 |   0.604 |  -95.873 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.077 | 0.084 |   0.688 |  -95.789 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.242 | 0.270 |   0.958 |  -95.520 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   1.072 |  -95.406 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.272 |  -95.206 | 
     | FIFO_TOP/sync_r2w/\Q1_reg[0] | CK ^       | SDFFRQX2M  | 0.329 | 0.012 |   1.284 |  -95.193 | 
     +---------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin FIFO_TOP/wptr_full/\wptr_reg[1] /CK 
Endpoint:   FIFO_TOP/wptr_full/\wptr_reg[1] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.288
- Setup                         0.317
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.771
- Arrival Time                  4.293
= Slack Time                   96.478
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   96.478 | 
     | U5_mux2X1/FE_PHC5_scan_rst      | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   97.279 | 
     | U5_mux2X1/FE_PHC8_scan_rst      | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   98.189 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   99.022 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   99.845 | 
     | FE_OFC1_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |  100.738 | 
     | FIFO_TOP/wptr_full/\wptr_reg[1] | RN ^       | SDFFRQX2M | 0.999 | 0.032 |   4.293 |  100.771 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.478 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.025 |  -96.453 | 
     | scan_clk__L2_I1                 | A v -> Y v | BUFX5M     | 0.039 | 0.102 |   0.127 |  -96.351 | 
     | scan_clk__L3_I0                 | A v -> Y v | CLKBUFX1M  | 0.146 | 0.161 |   0.287 |  -96.190 | 
     | scan_clk__L4_I0                 | A v -> Y ^ | INVXLM     | 0.218 | 0.170 |   0.458 |  -96.020 | 
     | scan_clk__L5_I0                 | A ^ -> Y v | INVXLM     | 0.157 | 0.146 |   0.604 |  -95.874 | 
     | scan_clk__L6_I0                 | A v -> Y ^ | INVX2M     | 0.077 | 0.084 |   0.688 |  -95.790 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.242 | 0.270 |   0.958 |  -95.520 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   1.072 |  -95.406 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.272 |  -95.206 | 
     | FIFO_TOP/wptr_full/\wptr_reg[1] | CK ^       | SDFFRQX2M  | 0.330 | 0.015 |   1.287 |  -95.190 | 
     +------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin FIFO_TOP/sync_r2w/\out_reg[1] /CK 
Endpoint:   FIFO_TOP/sync_r2w/\out_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.287
- Setup                         0.317
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.769
- Arrival Time                  4.291
= Slack Time                   96.478
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   96.478 | 
     | U5_mux2X1/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   97.279 | 
     | U5_mux2X1/FE_PHC8_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   98.190 | 
     | U5_mux2X1/U1                  | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   99.022 | 
     | FE_OFC0_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   99.845 | 
     | FE_OFC1_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |  100.738 | 
     | FIFO_TOP/sync_r2w/\out_reg[1] | RN ^       | SDFFRQX2M | 0.998 | 0.031 |   4.291 |  100.769 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.478 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.025 |  -96.453 | 
     | scan_clk__L2_I1               | A v -> Y v | BUFX5M     | 0.039 | 0.102 |   0.127 |  -96.351 | 
     | scan_clk__L3_I0               | A v -> Y v | CLKBUFX1M  | 0.146 | 0.161 |   0.287 |  -96.190 | 
     | scan_clk__L4_I0               | A v -> Y ^ | INVXLM     | 0.218 | 0.170 |   0.458 |  -96.020 | 
     | scan_clk__L5_I0               | A ^ -> Y v | INVXLM     | 0.157 | 0.146 |   0.604 |  -95.874 | 
     | scan_clk__L6_I0               | A v -> Y ^ | INVX2M     | 0.077 | 0.084 |   0.688 |  -95.790 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.242 | 0.270 |   0.958 |  -95.520 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   1.072 |  -95.406 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.272 |  -95.206 | 
     | FIFO_TOP/sync_r2w/\out_reg[1] | CK ^       | SDFFRQX2M  | 0.330 | 0.014 |   1.286 |  -95.191 | 
     +----------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin FIFO_TOP/sync_r2w/\Q1_reg[3] /CK 
Endpoint:   FIFO_TOP/sync_r2w/\Q1_reg[3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.286
- Setup                         0.317
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.769
- Arrival Time                  4.290
= Slack Time                   96.479
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.479 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   97.280 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   98.190 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   99.023 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   99.846 | 
     | FE_OFC1_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |  100.739 | 
     | FIFO_TOP/sync_r2w/\Q1_reg[3] | RN ^       | SDFFRQX2M | 0.998 | 0.030 |   4.290 |  100.769 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.479 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.025 |  -96.454 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.039 | 0.102 |   0.127 |  -96.352 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.146 | 0.161 |   0.288 |  -96.191 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.218 | 0.170 |   0.458 |  -96.021 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.157 | 0.146 |   0.604 |  -95.874 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.077 | 0.084 |   0.688 |  -95.790 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.242 | 0.270 |   0.958 |  -95.521 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   1.072 |  -95.407 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.272 |  -95.207 | 
     | FIFO_TOP/sync_r2w/\Q1_reg[3] | CK ^       | SDFFRQX2M  | 0.330 | 0.014 |   1.286 |  -95.192 | 
     +---------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin FIFO_TOP/sync_r2w/\out_reg[2] /CK 
Endpoint:   FIFO_TOP/sync_r2w/\out_reg[2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.286
- Setup                         0.317
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.769
- Arrival Time                  4.290
= Slack Time                   96.479
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   96.479 | 
     | U5_mux2X1/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   97.280 | 
     | U5_mux2X1/FE_PHC8_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   98.190 | 
     | U5_mux2X1/U1                  | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   99.023 | 
     | FE_OFC0_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   99.846 | 
     | FE_OFC1_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |  100.739 | 
     | FIFO_TOP/sync_r2w/\out_reg[2] | RN ^       | SDFFRQX2M | 0.998 | 0.030 |   4.290 |  100.769 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.479 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.025 |  -96.454 | 
     | scan_clk__L2_I1               | A v -> Y v | BUFX5M     | 0.039 | 0.102 |   0.127 |  -96.352 | 
     | scan_clk__L3_I0               | A v -> Y v | CLKBUFX1M  | 0.146 | 0.161 |   0.288 |  -96.191 | 
     | scan_clk__L4_I0               | A v -> Y ^ | INVXLM     | 0.218 | 0.170 |   0.458 |  -96.021 | 
     | scan_clk__L5_I0               | A ^ -> Y v | INVXLM     | 0.157 | 0.146 |   0.604 |  -95.874 | 
     | scan_clk__L6_I0               | A v -> Y ^ | INVX2M     | 0.077 | 0.084 |   0.688 |  -95.790 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.242 | 0.270 |   0.958 |  -95.521 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   1.072 |  -95.407 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.272 |  -95.207 | 
     | FIFO_TOP/sync_r2w/\out_reg[2] | CK ^       | SDFFRQX2M  | 0.330 | 0.014 |   1.286 |  -95.193 | 
     +----------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin FIFO_TOP/sync_r2w/\Q1_reg[2] /CK 
Endpoint:   FIFO_TOP/sync_r2w/\Q1_reg[2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.286
- Setup                         0.317
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.769
- Arrival Time                  4.290
= Slack Time                   96.479
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.479 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.802 |   97.280 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   98.190 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   99.023 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   99.846 | 
     | FE_OFC1_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |  100.739 | 
     | FIFO_TOP/sync_r2w/\Q1_reg[2] | RN ^       | SDFFRQX2M | 0.998 | 0.029 |   4.290 |  100.769 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.479 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.025 |  -96.454 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.039 | 0.102 |   0.127 |  -96.352 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.146 | 0.161 |   0.287 |  -96.191 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.218 | 0.170 |   0.458 |  -96.021 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.157 | 0.146 |   0.604 |  -95.874 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.077 | 0.084 |   0.688 |  -95.791 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.242 | 0.270 |   0.958 |  -95.521 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   1.072 |  -95.407 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.272 |  -95.207 | 
     | FIFO_TOP/sync_r2w/\Q1_reg[2] | CK ^       | SDFFRQX2M  | 0.330 | 0.014 |   1.286 |  -95.193 | 
     +---------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin FIFO_TOP/sync_r2w/\out_reg[0] /CK 
Endpoint:   FIFO_TOP/sync_r2w/\out_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.286
- Setup                         0.317
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.769
- Arrival Time                  4.290
= Slack Time                   96.479
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   96.479 | 
     | U5_mux2X1/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   97.281 | 
     | U5_mux2X1/FE_PHC8_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   98.191 | 
     | U5_mux2X1/U1                  | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   99.023 | 
     | FE_OFC0_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   99.846 | 
     | FE_OFC1_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |  100.739 | 
     | FIFO_TOP/sync_r2w/\out_reg[0] | RN ^       | SDFFRQX2M | 0.998 | 0.030 |   4.290 |  100.769 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.479 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.025 |  -96.454 | 
     | scan_clk__L2_I1               | A v -> Y v | BUFX5M     | 0.039 | 0.102 |   0.127 |  -96.352 | 
     | scan_clk__L3_I0               | A v -> Y v | CLKBUFX1M  | 0.146 | 0.161 |   0.288 |  -96.192 | 
     | scan_clk__L4_I0               | A v -> Y ^ | INVXLM     | 0.218 | 0.170 |   0.458 |  -96.021 | 
     | scan_clk__L5_I0               | A ^ -> Y v | INVXLM     | 0.157 | 0.146 |   0.604 |  -95.875 | 
     | scan_clk__L6_I0               | A v -> Y ^ | INVX2M     | 0.077 | 0.084 |   0.688 |  -95.791 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.242 | 0.270 |   0.958 |  -95.521 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   1.072 |  -95.407 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.272 |  -95.207 | 
     | FIFO_TOP/sync_r2w/\out_reg[0] | CK ^       | SDFFRQX2M  | 0.330 | 0.014 |   1.286 |  -95.193 | 
     +----------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin RegFile/\registers_reg[13][7] /CK 
Endpoint:   RegFile/\registers_reg[13][7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.283
- Setup                         0.317
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.766
- Arrival Time                  4.287
= Slack Time                   96.479
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   96.479 | 
     | U5_mux2X1/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   97.281 | 
     | U5_mux2X1/FE_PHC8_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   98.191 | 
     | U5_mux2X1/U1                  | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   99.024 | 
     | FE_OFC0_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   99.847 | 
     | FE_OFC1_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |  100.740 | 
     | RegFile/\registers_reg[13][7] | RN ^       | SDFFRQX2M | 0.998 | 0.026 |   4.287 |  100.766 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.479 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.025 |  -96.455 | 
     | scan_clk__L2_I1               | A v -> Y v | BUFX5M     | 0.039 | 0.102 |   0.127 |  -96.353 | 
     | scan_clk__L3_I0               | A v -> Y v | CLKBUFX1M  | 0.146 | 0.161 |   0.288 |  -96.192 | 
     | scan_clk__L4_I0               | A v -> Y ^ | INVXLM     | 0.218 | 0.170 |   0.458 |  -96.021 | 
     | scan_clk__L5_I0               | A ^ -> Y v | INVXLM     | 0.157 | 0.146 |   0.604 |  -95.875 | 
     | scan_clk__L6_I0               | A v -> Y ^ | INVX2M     | 0.077 | 0.084 |   0.688 |  -95.791 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.242 | 0.270 |   0.958 |  -95.521 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   1.072 |  -95.408 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.272 |  -95.207 | 
     | RegFile/\registers_reg[13][7] | CK ^       | SDFFRQX2M  | 0.329 | 0.011 |   1.283 |  -95.196 | 
     +----------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin FIFO_TOP/sync_r2w/\Q1_reg[1] /CK 
Endpoint:   FIFO_TOP/sync_r2w/\Q1_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.285
- Setup                         0.317
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.768
- Arrival Time                  4.288
= Slack Time                   96.480
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.480 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   97.282 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   98.192 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   99.024 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   99.847 | 
     | FE_OFC1_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |  100.740 | 
     | FIFO_TOP/sync_r2w/\Q1_reg[1] | RN ^       | SDFFRQX2M | 0.998 | 0.028 |   4.288 |  100.768 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.480 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.025 |  -96.455 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.039 | 0.102 |   0.127 |  -96.353 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.146 | 0.161 |   0.288 |  -96.192 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.218 | 0.170 |   0.458 |  -96.022 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.157 | 0.146 |   0.604 |  -95.876 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.077 | 0.084 |   0.688 |  -95.792 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.242 | 0.270 |   0.958 |  -95.522 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   1.072 |  -95.408 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.272 |  -95.208 | 
     | FIFO_TOP/sync_r2w/\Q1_reg[1] | CK ^       | SDFFRQX2M  | 0.330 | 0.013 |   1.285 |  -95.195 | 
     +---------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin RegFile/\registers_reg[15][6] /CK 
Endpoint:   RegFile/\registers_reg[15][6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.284
- Setup                         0.317
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.766
- Arrival Time                  4.281
= Slack Time                   96.485
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   96.485 | 
     | U5_mux2X1/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   97.287 | 
     | U5_mux2X1/FE_PHC8_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   98.197 | 
     | U5_mux2X1/U1                  | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   99.030 | 
     | FE_OFC0_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   99.853 | 
     | FE_OFC1_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |  100.746 | 
     | RegFile/\registers_reg[15][6] | RN ^       | SDFFRQX2M | 0.998 | 0.021 |   4.281 |  100.766 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.485 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.025 |  -96.461 | 
     | scan_clk__L2_I1               | A v -> Y v | BUFX5M     | 0.039 | 0.102 |   0.127 |  -96.359 | 
     | scan_clk__L3_I0               | A v -> Y v | CLKBUFX1M  | 0.146 | 0.161 |   0.288 |  -96.198 | 
     | scan_clk__L4_I0               | A v -> Y ^ | INVXLM     | 0.218 | 0.170 |   0.458 |  -96.027 | 
     | scan_clk__L5_I0               | A ^ -> Y v | INVXLM     | 0.157 | 0.146 |   0.604 |  -95.881 | 
     | scan_clk__L6_I0               | A v -> Y ^ | INVX2M     | 0.077 | 0.084 |   0.688 |  -95.797 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.242 | 0.270 |   0.958 |  -95.527 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   1.072 |  -95.414 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.272 |  -95.213 | 
     | RegFile/\registers_reg[15][6] | CK ^       | SDFFRQX2M  | 0.329 | 0.012 |   1.284 |  -95.202 | 
     +----------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin RegFile/\registers_reg[14][6] /CK 
Endpoint:   RegFile/\registers_reg[14][6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.284
- Setup                         0.317
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.767
- Arrival Time                  4.278
= Slack Time                   96.489
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   96.489 | 
     | U5_mux2X1/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.123 | 0.801 |   0.801 |   97.290 | 
     | U5_mux2X1/FE_PHC8_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.910 |   1.712 |   98.201 | 
     | U5_mux2X1/U1                  | B ^ -> Y ^ | CLKMX2X6M | 1.129 | 0.833 |   2.544 |   99.033 | 
     | FE_OFC0_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 1.077 | 0.823 |   3.367 |   99.856 | 
     | FE_OFC1_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 0.996 | 0.893 |   4.260 |  100.749 | 
     | RegFile/\registers_reg[14][6] | RN ^       | SDFFRQX2M | 0.998 | 0.017 |   4.278 |  100.767 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.489 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.025 |  -96.464 | 
     | scan_clk__L2_I1               | A v -> Y v | BUFX5M     | 0.039 | 0.102 |   0.127 |  -96.362 | 
     | scan_clk__L3_I0               | A v -> Y v | CLKBUFX1M  | 0.146 | 0.161 |   0.287 |  -96.201 | 
     | scan_clk__L4_I0               | A v -> Y ^ | INVXLM     | 0.218 | 0.170 |   0.458 |  -96.031 | 
     | scan_clk__L5_I0               | A ^ -> Y v | INVXLM     | 0.157 | 0.146 |   0.604 |  -95.885 | 
     | scan_clk__L6_I0               | A v -> Y ^ | INVX2M     | 0.077 | 0.084 |   0.688 |  -95.801 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.242 | 0.270 |   0.958 |  -95.531 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.093 | 0.114 |   1.072 |  -95.417 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.324 | 0.200 |   1.272 |  -95.217 | 
     | RegFile/\registers_reg[14][6] | CK ^       | SDFFRQX2M  | 0.329 | 0.012 |   1.284 |  -95.205 | 
     +----------------------------------------------------------------------------------------------+ 

