// Seed: 2958757453
module module_0 ();
  wire id_2;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    input tri id_2,
    input wand id_3,
    output wand id_4,
    output wand id_5,
    input supply0 id_6,
    input supply1 id_7,
    input tri id_8,
    input tri0 id_9,
    input tri1 id_10,
    input tri1 id_11,
    output tri0 id_12
);
  assign id_5 = 1;
  module_0();
endmodule
module module_2 (
    input  wand  id_0,
    input  wire  id_1,
    output uwire id_2,
    input  wand  id_3
);
  module_0();
  assign id_2 = (id_1);
  always @(posedge id_0) force id_2[1] = (1) == id_1;
  id_5(
      .id_0(id_3), .id_1(id_2 - 1), .id_2(1'b0)
  );
endmodule
