// Seed: 3971701352
module module_0 (
    input supply1 id_0,
    input supply0 id_1
);
  parameter id_3 = 1;
  bit  id_4;
  wire id_5;
  always id_3 <= id_4;
  wire id_6;
  assign module_2.id_2 = 0;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output wire  id_1,
    input  wand  id_2,
    input  tri0  id_3,
    output tri   id_4
);
  assign id_0 = -1'h0 <-> id_3;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  wire id_6, id_7;
  wire id_8;
  assign id_1 = id_2;
  wire id_9, id_10, id_11;
endmodule
module module_2 (
    input  uwire id_0,
    output tri1  id_1,
    output tri0  id_2
);
  module_0 modCall_1 (
      id_0,
      id_0
  );
endmodule
