//Verilog code for up-down counter
module up_down_counter(clk,rst,sel,count);
input clk,rst,sel;
output reg [2:0]count;

always @(posedge clk) begin
case (rst)
0 : count <= sel?(count+1):(count-1);//Much more efficient coding than using if...else
1 : count <= 0;
default : count <= 0;
endcase
end
endmodule

module tb_ud_counter;
reg clk,rst,sel;
wire [2:0] count;
up_down_counter uut(clk,rst,sel,count);
initial begin
clk=1;
rst=1;
sel=1;
#20 rst=0; 
#110 sel=0;
#140 $stop;
end
always #5 clk = ~clk;
endmodule
