#-----------------------------------------------------------
# PlanAhead v14.1 (64-bit)
# Build 179419 by xbuild on Thu Apr 26 11:43:29 MDT 2012
# Start of session at: Wed Dec 31 18:44:46 2014
# Process ID: 3056
# Log file: C:/Users/Daniel/Desktop/Proyecto_SED/planAhead_run_1/planAhead.log
# Journal file: C:/Users/Daniel/Desktop/Proyecto_SED/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Device-36] Loading parts and site information from C:/Xilinx/14.1/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.1/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.1/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/Daniel/Desktop/Proyecto_SED/pa.fromNetlist.tcl
# create_project -name Ascensor -dir "C:/Users/Daniel/Desktop/Proyecto_SED/planAhead_run_1" -part xc3s200ft256-5
Parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Finished parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Finished parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\ucf.xml].
Finished parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\ucf.xml].
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/Daniel/Desktop/Proyecto_SED/Ascensor.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/Daniel/Desktop/Proyecto_SED} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "Ascensor.ucf" [current_fileset -constrset]
Adding file 'C:\Users\Daniel\Desktop\Proyecto_SED\Ascensor.ucf' to fileset 'constrs_1'
# add_files [list {Ascensor.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s200ft256-5
Release 14.1 - ngc2edif P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design Ascensor.ngc ...
WARNING:NetListWriters:298 - No output is written to Ascensor.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Ascensor.edif ...
ngc2edif: Total memory usage is 78316 kilobytes

Parsing EDIF File [.\planAhead_run_1\Ascensor.data\cache\Ascensor_ngc_6e66b2b2.edif]
Finished Parsing EDIF File [.\planAhead_run_1\Ascensor.data\cache\Ascensor_ngc_6e66b2b2.edif]
INFO: [Project-86] Reading macro library C:/Xilinx/14.1/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.1/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.1/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.1/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.1/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ClockBuffers.xml
Loading package from C:/Xilinx/14.1/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ft256/Package.xml
Loading io standards from C:/Xilinx/14.1/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device-19] Loading pkg sso from C:/Xilinx/14.1/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ft256/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.1/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/drc.xml
INFO: [Timing-77] Reading timing library C:/Xilinx/14.1/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-5.lib.
INFO: [Timing-34] Done reading timing library C:/Xilinx/14.1/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-5.lib.
Parsing UCF File [C:\Users\Daniel\Desktop\Proyecto_SED\Ascensor.ucf]
Finished Parsing UCF File [C:\Users\Daniel\Desktop\Proyecto_SED\Ascensor.ucf]
INFO: [Project-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (HD_IBUFG, HD_BUFG): 1 instances

INFO: [Project-176] Phase 0 Netlist Checksum: 63eb1171 
link_design: Time (s): elapsed = 00:00:12 . Memory (MB): peak = 489.406 ; gain = 129.551
set_property iostandard LVCMOS33 [get_ports [list {Piso_Actual_Display[6]} {Piso_Actual_Display[5]} {Piso_Actual_Display[4]} {Piso_Actual_Display[3]} {Piso_Actual_Display[2]} {Piso_Actual_Display[1]} {Piso_Actual_Display[0]} {Motor[1]} {Motor[0]} {Piso_Actual_Sensor[3]} {Piso_Actual_Sensor[2]} {Piso_Actual_Sensor[1]} {Piso_Actual_Sensor[0]} {Piso_Deseado[3]} {Piso_Deseado[2]} {Piso_Deseado[1]} {Piso_Deseado[0]} clk reset Puerta]]
set_property package_pin "" [get_ports [list  {Motor[0]}]]
startgroup
set_property package_pin F12 [get_ports {Piso_Deseado[0]}]
endgroup
startgroup
set_property package_pin G12 [get_ports {Piso_Deseado[1]}]
endgroup
startgroup
set_property package_pin H14 [get_ports {Piso_Deseado[2]}]
endgroup
startgroup
set_property package_pin H13 [get_ports {Piso_Deseado[3]}]
endgroup
set_property package_pin "" [get_ports [list  {Piso_Actual_Display[6]}]]
set_property package_pin "" [get_ports [list  {Piso_Actual_Sensor[1]}]]
startgroup
set_property package_pin J14 [get_ports {Piso_Actual_Sensor[0]}]
endgroup
startgroup
set_property package_pin J13 [get_ports {Piso_Actual_Sensor[1]}]
endgroup
startgroup
set_property package_pin K14 [get_ports {Piso_Actual_Sensor[2]}]
endgroup
startgroup
set_property package_pin K13 [get_ports {Piso_Actual_Sensor[3]}]
endgroup
set_property package_pin "" [get_ports [list  {Piso_Actual_Display[5]}]]
startgroup
set_property package_pin K12 [get_ports {Piso_Actual_Display[0]}]
endgroup
startgroup
set_property package_pin P14 [get_ports {Piso_Actual_Display[1]}]
endgroup
set_property package_pin "" [get_ports [list  {Piso_Actual_Display[1]}]]
startgroup
set_property package_pin K12 [get_ports {Piso_Actual_Display[0]}]
endgroup
startgroup
set_property package_pin P14 [get_ports {Piso_Actual_Display[1]}]
endgroup
startgroup
set_property package_pin L12 [get_ports {Piso_Actual_Display[2]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {Piso_Actual_Display[3]}]
endgroup
startgroup
set_property package_pin P13 [get_ports {Piso_Actual_Display[4]}]
endgroup
startgroup
set_property package_pin N12 [get_ports {Piso_Actual_Display[5]}]
endgroup
startgroup
set_property package_pin P12 [get_ports {Piso_Actual_Display[6]}]
endgroup
startgroup
set_property package_pin M13 [get_ports reset]
endgroup
set_property package_pin "" [get_ports [list  clk]]
set_property package_pin "" [get_ports [list  Puerta]]
startgroup
set_property package_pin E14 [get_ports {Piso_Actual_Display[1]}]
endgroup
startgroup
set_property package_pin G13 [get_ports {Piso_Actual_Display[0]}]
endgroup
startgroup
set_property package_pin G13 [get_ports {Piso_Actual_Display[0]}]
endgroup
startgroup
set_property package_pin T9 [get_ports clk]
endgroup
save_design
