# ğŸ“ Wafer Defect Dataset

This dataset is prepared for the **IESA DeepTech Hackathon 2026** under the problem statement  
**Edge-AI Defect Classification for Semiconductor Images**.

ğŸ“‚ Dataset: [[Google Drive Link](https://drive.google.com/drive/folders/1jaYOw0kGByYc47ywAbBTTPccdnOv3Ki9?usp=drive_link)]

The dataset consists of grayscale wafer/die inspection images curated to train
a **lightweight, edge-deployable CNN** for real-time defect classification.

---

## ğŸ“‚ Dataset Structure

```text
dataset/
â”œâ”€â”€ train/
â”‚   â”œâ”€â”€ clean/
â”‚   â”œâ”€â”€ bridge/
â”‚   â”œâ”€â”€ cmp/
â”‚   â”œâ”€â”€ open/
â”‚   â”œâ”€â”€ ler/
â”‚   â”œâ”€â”€ stain/
â”‚   â”œâ”€â”€ crack/
â”‚   â”œâ”€â”€ particle_contam/
â”‚   â”œâ”€â”€ via/
â”‚   â””â”€â”€ others/
â”œâ”€â”€ val/
    â””â”€â”€ (same class folders as train)
```
| Class               | Description                                                              |
| ------------------- | ------------------------------------------------------------------------ |
| **Clean**           | Defect-free wafer regions used as baseline reference                     |
| **Bridge**          | Unintended electrical connections between adjacent metal lines           |
| **CMP**             | Surface scratches or dishing caused during Chemical Mechanical Polishing |
| **Open**            | Broken or incomplete interconnects leading to open circuits              |
| **LER**             | Line Edge Roughness affecting critical dimension control                 |
| **Stain**           | Chemical residue or discoloration from processing steps                  |
| **Crack**           | Structural cracks due to mechanical or thermal stress                    |
| **Particle Contam** | Foreign particle contamination on wafer surface                          |
| **Via**             | Blocked, missing, or malformed vias impacting vertical connections       |
| **Others**          | Rare or unclassified defect patterns not belonging to above categories   |

## ğŸ¯ Why These 10 Classes Were Selected

- Represents commonly observed, high-impact semiconductor fabrication defects

- Covers both systematic and random defect types

- Classes are visually distinguishable, reducing label ambiguity

- Includes Clean class for robust defect vs non-defect learning

- Others class improves model generalization to unseen defects

- Balanced to achieve high accuracy under edge compute constraints

## ğŸ” About the **Others** Class

The **Others** category is intentionally designed to improve model robustness and real-world usability.  
It includes:

- **Ambiguous defects** that do not clearly belong to a single class  
- **Partial or edge defects** appearing near wafer boundaries  
- **Imaging artifacts** such as noise, illumination variation, or focus distortion  

This design helps the model:
- Avoid forced misclassification  
- Generalize better to unseen fab conditions  
- Handle real inspection uncertainty at the edge


## ğŸ–¼ï¸ Image Characteristics

- **Format:** PNG  
- **Color Space:** Grayscale (single-channel)  
- **Resolution:** **224 Ã— 224 pixels**  
- **Source:** Public semiconductor inspection images collected from research papers and online repositories  
- **Preprocessing:** Resizing, normalization, and controlled augmentations (rotation, mild blur)

## âš™ï¸ Dataset Design Goals

- Enable real-time inference on edge devices

- Support ONNX export and NXP eIQ compatibility

- Balance model accuracy, size, and latency

- Reflect real fab inspection scenarios
