==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.125ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-i'
INFO: [HLS 200-10] Analyzing design file 'edge_prj/main.c' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 101.887 ; gain = 45.680
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 101.887 ; gain = 45.680
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 105.770 ; gain = 49.563
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 105.996 ; gain = 49.789
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'edge_det_label1' (edge_prj/main.c:39) in function 'edge_det' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'edge_det_label2' (edge_prj/main.c:40) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'edge_det_label3' (edge_prj/main.c:52) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'edge_det_label4' (edge_prj/main.c:54) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convolution' (edge_prj/main.c:66).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'convolution_label5' (edge_prj/main.c:76) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'convolution_label6' (edge_prj/main.c:77) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'edge_det_label2' (edge_prj/main.c:40) in function 'edge_det' completely.
INFO: [XFORM 203-501] Unrolling loop 'edge_det_label3' (edge_prj/main.c:52) in function 'edge_det' completely.
INFO: [XFORM 203-501] Unrolling loop 'edge_det_label4' (edge_prj/main.c:54) in function 'edge_det' completely.
INFO: [XFORM 203-501] Unrolling loop 'convolution_label5' (edge_prj/main.c:76) in function 'convolution' completely.
INFO: [XFORM 203-501] Unrolling loop 'convolution_label6' (edge_prj/main.c:77) in function 'convolution' completely.
INFO: [XFORM 203-102] Partitioning array 'block' (edge_prj/main.c:32) automatically.
INFO: [XFORM 203-102] Partitioning array 'sob_y' automatically.
INFO: [XFORM 203-102] Partitioning array 'sob_x' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'convolution' (edge_prj/main.c:77:5)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 138.391 ; gain = 82.184
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 156.551 ; gain = 100.344
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'edge_det' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'convolution'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.452 seconds; current allocated memory: 112.002 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 112.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edge_det'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'edge_det_label1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('block[1]', edge_prj/main.c:54) on array 'video' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'video'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 98, Depth = 150.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.895 seconds; current allocated memory: 117.482 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.987 seconds; current allocated memory: 122.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution'.
INFO: [HLS 200-111]  Elapsed time: 1.636 seconds; current allocated memory: 122.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edge_det'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_det/video' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_det/sob_x1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_det/sob_y1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'edge_det' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'edge_det'.
INFO: [HLS 200-111]  Elapsed time: 1.148 seconds; current allocated memory: 131.988 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:45 ; elapsed = 00:01:01 . Memory (MB): peak = 216.645 ; gain = 160.438
INFO: [SYSC 207-301] Generating SystemC RTL for edge_det.
INFO: [VHDL 208-304] Generating VHDL RTL for edge_det.
INFO: [VLOG 209-307] Generating Verilog RTL for edge_det.
INFO: [HLS 200-112] Total elapsed time: 61.446 seconds; peak allocated memory: 131.988 MB.
