-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity mvprod_layer_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    matrix_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    matrix_V_ce0 : OUT STD_LOGIC;
    matrix_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    input_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_V_ce0 : OUT STD_LOGIC;
    input_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    result_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    result_V_ce0 : OUT STD_LOGIC;
    result_V_we0 : OUT STD_LOGIC;
    result_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0) );
end;


architecture behav of mvprod_layer_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_1A : STD_LOGIC_VECTOR (4 downto 0) := "11010";
    constant ap_const_lv9_103 : STD_LOGIC_VECTOR (8 downto 0) := "100000011";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv9_1A : STD_LOGIC_VECTOR (8 downto 0) := "000011010";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal exitcond_flatten_reg_345 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_345_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_7_reg_105 : STD_LOGIC_VECTOR (0 downto 0);
    signal n4_reg_119 : STD_LOGIC_VECTOR (4 downto 0);
    signal m2_reg_133 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten1_reg_147 : STD_LOGIC_VECTOR (8 downto 0);
    signal acc_s_reg_161 : STD_LOGIC_VECTOR (17 downto 0);
    signal n_mid2_fu_181_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal n_mid2_reg_311 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal n_mid2_reg_311_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal n_mid2_reg_311_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal m_mid2_fu_189_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal m_mid2_reg_319 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal m_mid2_reg_319_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal m_mid2_reg_319_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal m_mid2_reg_319_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal m_mid2_reg_319_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal m_mid2_reg_319_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal m_mid2_reg_319_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal m_mid2_reg_319_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten_next_fu_201_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal indvar_flatten_next_reg_330 : STD_LOGIC_VECTOR (8 downto 0);
    signal n_fu_207_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal n_reg_335 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_s_fu_213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_340 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_fu_219_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_345_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_345_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_345_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_345_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_345_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_345_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_297_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_8_reg_349 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal tmp_1_fu_228_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_354 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_354_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_354_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_354_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_354_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_241_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_369 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_369_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_369_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_369_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_369_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal input_V_load_reg_373 : STD_LOGIC_VECTOR (17 downto 0);
    signal matrix_V_load_reg_378 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_305_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Val2_s_reg_393 : STD_LOGIC_VECTOR (35 downto 0);
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal rewind_ap_ready : STD_LOGIC;
    signal rewind_ap_ready_reg : STD_LOGIC := '0';
    signal rewind_enable : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_phi_mux_tmp_7_phi_fu_109_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_n4_phi_fu_123_p6 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_m2_phi_fu_137_p6 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_indvar_flatten1_phi_fu_151_p6 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_11_cast_fu_237_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_2_fu_233_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_fu_252_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_fu_175_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_10_fu_256_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_4_fu_263_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal tmp_5_fu_275_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_29_cast_fu_271_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal p_Val2_5_fu_278_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal grp_fu_297_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_297_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_297_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_297_ce : STD_LOGIC;
    signal grp_fu_305_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0_0to7 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_297_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_297_p20 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_condition_194 : BOOLEAN;

    component mlp_mac_muladd_4neOg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (3 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        din2 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component mlp_mul_mul_18s_1fYi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;



begin
    mlp_mac_muladd_4neOg_U16 : component mlp_mac_muladd_4neOg
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 4,
        din1_WIDTH => 6,
        din2_WIDTH => 5,
        dout_WIDTH => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_297_p0,
        din1 => grp_fu_297_p1,
        din2 => grp_fu_297_p2,
        ce => grp_fu_297_ce,
        dout => grp_fu_297_p3);

    mlp_mul_mul_18s_1fYi_U17 : component mlp_mul_mul_18s_1fYi
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => matrix_V_load_reg_378,
        din1 => input_V_load_reg_373,
        ce => grp_fu_305_ce,
        dout => grp_fu_305_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_reg_345_pp0_iter7_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= rewind_enable;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    rewind_ap_ready_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                rewind_ap_ready_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (ap_start = ap_const_logic_1))) then 
                    rewind_ap_ready_reg <= rewind_ap_ready;
                else 
                    rewind_ap_ready_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    acc_s_reg_161_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (exitcond_flatten_reg_345_pp0_iter7_reg = ap_const_lv1_0))) then 
                acc_s_reg_161 <= p_Val2_5_fu_278_p2(34 downto 17);
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_reg_345_pp0_iter7_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_s_reg_161 <= ap_const_lv18_0;
            end if; 
        end if;
    end process;

    indvar_flatten1_reg_147_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_reg_345 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                indvar_flatten1_reg_147 <= indvar_flatten_next_reg_330;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_reg_345 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                indvar_flatten1_reg_147 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    m2_reg_133_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_reg_345 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                m2_reg_133 <= m_mid2_reg_319;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_reg_345 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                m2_reg_133 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    n4_reg_119_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_reg_345 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                n4_reg_119 <= n_reg_335;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_reg_345 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                n4_reg_119 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    tmp_7_reg_105_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_reg_345 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                tmp_7_reg_105 <= tmp_s_reg_340;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_reg_345 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                tmp_7_reg_105 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                exitcond_flatten_reg_345 <= exitcond_flatten_fu_219_p2;
                exitcond_flatten_reg_345_pp0_iter1_reg <= exitcond_flatten_reg_345;
                m_mid2_reg_319_pp0_iter1_reg <= m_mid2_reg_319;
                n_mid2_reg_311 <= n_mid2_fu_181_p3;
                n_mid2_reg_311_pp0_iter1_reg <= n_mid2_reg_311;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                exitcond_flatten_reg_345_pp0_iter2_reg <= exitcond_flatten_reg_345_pp0_iter1_reg;
                exitcond_flatten_reg_345_pp0_iter3_reg <= exitcond_flatten_reg_345_pp0_iter2_reg;
                exitcond_flatten_reg_345_pp0_iter4_reg <= exitcond_flatten_reg_345_pp0_iter3_reg;
                exitcond_flatten_reg_345_pp0_iter5_reg <= exitcond_flatten_reg_345_pp0_iter4_reg;
                exitcond_flatten_reg_345_pp0_iter6_reg <= exitcond_flatten_reg_345_pp0_iter5_reg;
                exitcond_flatten_reg_345_pp0_iter7_reg <= exitcond_flatten_reg_345_pp0_iter6_reg;
                input_V_load_reg_373 <= input_V_q0;
                m_mid2_reg_319_pp0_iter2_reg <= m_mid2_reg_319_pp0_iter1_reg;
                m_mid2_reg_319_pp0_iter3_reg <= m_mid2_reg_319_pp0_iter2_reg;
                m_mid2_reg_319_pp0_iter4_reg <= m_mid2_reg_319_pp0_iter3_reg;
                m_mid2_reg_319_pp0_iter5_reg <= m_mid2_reg_319_pp0_iter4_reg;
                m_mid2_reg_319_pp0_iter6_reg <= m_mid2_reg_319_pp0_iter5_reg;
                m_mid2_reg_319_pp0_iter7_reg <= m_mid2_reg_319_pp0_iter6_reg;
                matrix_V_load_reg_378 <= matrix_V_q0;
                n_mid2_reg_311_pp0_iter2_reg <= n_mid2_reg_311_pp0_iter1_reg;
                p_Val2_s_reg_393 <= grp_fu_305_p2;
                tmp_1_reg_354 <= tmp_1_fu_228_p2;
                tmp_1_reg_354_pp0_iter4_reg <= tmp_1_reg_354;
                tmp_1_reg_354_pp0_iter5_reg <= tmp_1_reg_354_pp0_iter4_reg;
                tmp_1_reg_354_pp0_iter6_reg <= tmp_1_reg_354_pp0_iter5_reg;
                tmp_1_reg_354_pp0_iter7_reg <= tmp_1_reg_354_pp0_iter6_reg;
                tmp_6_reg_369 <= tmp_6_fu_241_p2;
                tmp_6_reg_369_pp0_iter4_reg <= tmp_6_reg_369;
                tmp_6_reg_369_pp0_iter5_reg <= tmp_6_reg_369_pp0_iter4_reg;
                tmp_6_reg_369_pp0_iter6_reg <= tmp_6_reg_369_pp0_iter5_reg;
                tmp_6_reg_369_pp0_iter7_reg <= tmp_6_reg_369_pp0_iter6_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                indvar_flatten_next_reg_330 <= indvar_flatten_next_fu_201_p2;
                m_mid2_reg_319 <= m_mid2_fu_189_p3;
                n_reg_335 <= n_fu_207_p2;
                tmp_s_reg_340 <= tmp_s_fu_213_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                tmp_8_reg_349 <= grp_fu_297_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_reset_idle_pp0 = ap_const_logic_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_reset_idle_pp0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_done_reg)
    begin
                ap_block_pp0_stage0_11001 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_done_reg)
    begin
                ap_block_pp0_stage0_subdone <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state10_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_194_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_194 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_block_pp0_stage0_11001, exitcond_flatten_reg_345_pp0_iter7_reg, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_reg_345_pp0_iter7_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= rewind_enable;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to7_assign_proc : process(ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0))) then 
            ap_idle_pp0_0to7 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten1_phi_fu_151_p6_assign_proc : process(exitcond_flatten_reg_345, indvar_flatten1_reg_147, indvar_flatten_next_reg_330, ap_condition_194)
    begin
        if ((ap_const_boolean_1 = ap_condition_194)) then
            if ((exitcond_flatten_reg_345 = ap_const_lv1_1)) then 
                ap_phi_mux_indvar_flatten1_phi_fu_151_p6 <= ap_const_lv9_0;
            elsif ((exitcond_flatten_reg_345 = ap_const_lv1_0)) then 
                ap_phi_mux_indvar_flatten1_phi_fu_151_p6 <= indvar_flatten_next_reg_330;
            else 
                ap_phi_mux_indvar_flatten1_phi_fu_151_p6 <= indvar_flatten1_reg_147;
            end if;
        else 
            ap_phi_mux_indvar_flatten1_phi_fu_151_p6 <= indvar_flatten1_reg_147;
        end if; 
    end process;


    ap_phi_mux_m2_phi_fu_137_p6_assign_proc : process(exitcond_flatten_reg_345, m2_reg_133, m_mid2_reg_319, ap_condition_194)
    begin
        if ((ap_const_boolean_1 = ap_condition_194)) then
            if ((exitcond_flatten_reg_345 = ap_const_lv1_1)) then 
                ap_phi_mux_m2_phi_fu_137_p6 <= ap_const_lv4_0;
            elsif ((exitcond_flatten_reg_345 = ap_const_lv1_0)) then 
                ap_phi_mux_m2_phi_fu_137_p6 <= m_mid2_reg_319;
            else 
                ap_phi_mux_m2_phi_fu_137_p6 <= m2_reg_133;
            end if;
        else 
            ap_phi_mux_m2_phi_fu_137_p6 <= m2_reg_133;
        end if; 
    end process;


    ap_phi_mux_n4_phi_fu_123_p6_assign_proc : process(exitcond_flatten_reg_345, n4_reg_119, n_reg_335, ap_condition_194)
    begin
        if ((ap_const_boolean_1 = ap_condition_194)) then
            if ((exitcond_flatten_reg_345 = ap_const_lv1_1)) then 
                ap_phi_mux_n4_phi_fu_123_p6 <= ap_const_lv5_0;
            elsif ((exitcond_flatten_reg_345 = ap_const_lv1_0)) then 
                ap_phi_mux_n4_phi_fu_123_p6 <= n_reg_335;
            else 
                ap_phi_mux_n4_phi_fu_123_p6 <= n4_reg_119;
            end if;
        else 
            ap_phi_mux_n4_phi_fu_123_p6 <= n4_reg_119;
        end if; 
    end process;


    ap_phi_mux_tmp_7_phi_fu_109_p6_assign_proc : process(exitcond_flatten_reg_345, tmp_7_reg_105, tmp_s_reg_340, ap_condition_194)
    begin
        if ((ap_const_boolean_1 = ap_condition_194)) then
            if ((exitcond_flatten_reg_345 = ap_const_lv1_1)) then 
                ap_phi_mux_tmp_7_phi_fu_109_p6 <= ap_const_lv1_0;
            elsif ((exitcond_flatten_reg_345 = ap_const_lv1_0)) then 
                ap_phi_mux_tmp_7_phi_fu_109_p6 <= tmp_s_reg_340;
            else 
                ap_phi_mux_tmp_7_phi_fu_109_p6 <= tmp_7_reg_105;
            end if;
        else 
            ap_phi_mux_tmp_7_phi_fu_109_p6 <= tmp_7_reg_105;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;

    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to7)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to7 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond_flatten_fu_219_p2 <= "1" when (ap_phi_mux_indvar_flatten1_phi_fu_151_p6 = ap_const_lv9_103) else "0";

    grp_fu_297_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_297_ce <= ap_const_logic_1;
        else 
            grp_fu_297_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_297_p0 <= grp_fu_297_p00(4 - 1 downto 0);
    grp_fu_297_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_mid2_fu_189_p3),9));
    grp_fu_297_p1 <= ap_const_lv9_1A(6 - 1 downto 0);
    grp_fu_297_p2 <= grp_fu_297_p20(5 - 1 downto 0);
    grp_fu_297_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(n_mid2_reg_311_pp0_iter1_reg),9));

    grp_fu_305_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_305_ce <= ap_const_logic_1;
        else 
            grp_fu_305_ce <= ap_const_logic_0;
        end if; 
    end process;

    indvar_flatten_next_fu_201_p2 <= std_logic_vector(unsigned(ap_phi_mux_indvar_flatten1_phi_fu_151_p6) + unsigned(ap_const_lv9_1));
    input_V_address0 <= tmp_2_fu_233_p1(5 - 1 downto 0);

    input_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            input_V_ce0 <= ap_const_logic_1;
        else 
            input_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    internal_ap_ready_assign_proc : process(exitcond_flatten_reg_345_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_reg_345_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    m_fu_175_p2 <= std_logic_vector(unsigned(ap_phi_mux_m2_phi_fu_137_p6) + unsigned(ap_const_lv4_1));
    m_mid2_fu_189_p3 <= 
        m_fu_175_p2 when (ap_phi_mux_tmp_7_phi_fu_109_p6(0) = '1') else 
        ap_phi_mux_m2_phi_fu_137_p6;
    matrix_V_address0 <= tmp_11_cast_fu_237_p1(9 - 1 downto 0);

    matrix_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            matrix_V_ce0 <= ap_const_logic_1;
        else 
            matrix_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    n_fu_207_p2 <= std_logic_vector(unsigned(n_mid2_fu_181_p3) + unsigned(ap_const_lv5_1));
    n_mid2_fu_181_p3 <= 
        ap_const_lv5_0 when (ap_phi_mux_tmp_7_phi_fu_109_p6(0) = '1') else 
        ap_phi_mux_n4_phi_fu_123_p6;
    p_Val2_5_fu_278_p2 <= std_logic_vector(unsigned(tmp_5_fu_275_p1) + unsigned(tmp_29_cast_fu_271_p1));
    result_V_address0 <= tmp_3_fu_252_p1(4 - 1 downto 0);

    result_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            result_V_ce0 <= ap_const_logic_1;
        else 
            result_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    result_V_d0 <= p_Val2_5_fu_278_p2(34 downto 17);

    result_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, tmp_6_reg_369_pp0_iter7_reg, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_6_reg_369_pp0_iter7_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            result_V_we0 <= ap_const_logic_1;
        else 
            result_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rewind_ap_ready_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, exitcond_flatten_fu_219_p2, rewind_ap_ready_reg)
    begin
        if (((rewind_ap_ready_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_fu_219_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            rewind_ap_ready <= ap_const_logic_1;
        else 
            rewind_ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    rewind_enable_assign_proc : process(ap_start, rewind_ap_ready_reg)
    begin
        if (((rewind_ap_ready_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1))) then 
            rewind_enable <= ap_const_logic_1;
        else 
            rewind_enable <= ap_const_logic_0;
        end if; 
    end process;

    tmp_10_fu_256_p3 <= 
        ap_const_lv18_0 when (tmp_1_reg_354_pp0_iter7_reg(0) = '1') else 
        acc_s_reg_161;
    tmp_11_cast_fu_237_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_reg_349),64));
    tmp_1_fu_228_p2 <= "1" when (n_mid2_reg_311_pp0_iter2_reg = ap_const_lv5_0) else "0";
    tmp_29_cast_fu_271_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_263_p3),37));
    tmp_2_fu_233_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(n_mid2_reg_311_pp0_iter2_reg),64));
    tmp_3_fu_252_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_mid2_reg_319_pp0_iter7_reg),64));
    tmp_4_fu_263_p3 <= (tmp_10_fu_256_p3 & ap_const_lv17_0);
    tmp_5_fu_275_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_s_reg_393),37));
    tmp_6_fu_241_p2 <= "1" when (n_mid2_reg_311_pp0_iter2_reg = ap_const_lv5_19) else "0";
    tmp_s_fu_213_p2 <= "1" when (n_fu_207_p2 = ap_const_lv5_1A) else "0";
end behav;
