<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="API documentation for the Rust `ResetValues` struct in crate `imxrt_ral`."><meta name="keywords" content="rust, rustlang, rust-lang, ResetValues"><title>ResetValues in imxrt_ral::imxrt101::imxrt1015::iomuxc - Rust</title><link rel="stylesheet" type="text/css" href="../../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../../../ayu.css" disabled ><script id="default-settings"></script><script src="../../../../storage.js"></script><script src="../../../../crates.js"></script><noscript><link rel="stylesheet" href="../../../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../../../down-arrow.svg");}</style></head><body class="rustdoc struct"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu" role="button">&#9776;</div><a href='../../../../imxrt_ral/index.html'><div class='logo-container rust-logo'><img src='../../../../rust-logo.png' alt='logo'></div></a><p class="location">Struct ResetValues</p><div class="sidebar-elems"><div class="block items"><a class="sidebar-title" href="#fields">Fields</a><div class="sidebar-links"><a href="#structfield.ANATOP_USB_OTG_ID_SELECT_INPUT">ANATOP_USB_OTG_ID_SELECT_INPUT</a><a href="#structfield.CCM_PMIC_VFUNCIONAL_READY_SELECT_INPUT">CCM_PMIC_VFUNCIONAL_READY_SELECT_INPUT</a><a href="#structfield.FLEXPWM1_IPP_IND_PWMA_SELECT_INPUT_0">FLEXPWM1_IPP_IND_PWMA_SELECT_INPUT_0</a><a href="#structfield.FLEXPWM1_IPP_IND_PWMA_SELECT_INPUT_1">FLEXPWM1_IPP_IND_PWMA_SELECT_INPUT_1</a><a href="#structfield.FLEXPWM1_IPP_IND_PWMA_SELECT_INPUT_2">FLEXPWM1_IPP_IND_PWMA_SELECT_INPUT_2</a><a href="#structfield.FLEXPWM1_IPP_IND_PWMA_SELECT_INPUT_3">FLEXPWM1_IPP_IND_PWMA_SELECT_INPUT_3</a><a href="#structfield.FLEXPWM1_IPP_IND_PWMB_SELECT_INPUT_0">FLEXPWM1_IPP_IND_PWMB_SELECT_INPUT_0</a><a href="#structfield.FLEXPWM1_IPP_IND_PWMB_SELECT_INPUT_1">FLEXPWM1_IPP_IND_PWMB_SELECT_INPUT_1</a><a href="#structfield.FLEXPWM1_IPP_IND_PWMB_SELECT_INPUT_2">FLEXPWM1_IPP_IND_PWMB_SELECT_INPUT_2</a><a href="#structfield.FLEXPWM1_IPP_IND_PWMB_SELECT_INPUT_3">FLEXPWM1_IPP_IND_PWMB_SELECT_INPUT_3</a><a href="#structfield.FLEXSPI_IPP_IND_IO_FA_BIT0_SELECT_INPUT">FLEXSPI_IPP_IND_IO_FA_BIT0_SELECT_INPUT</a><a href="#structfield.FLEXSPI_IPP_IND_IO_FA_BIT1_SELECT_INPUT">FLEXSPI_IPP_IND_IO_FA_BIT1_SELECT_INPUT</a><a href="#structfield.FLEXSPI_IPP_IND_IO_FA_BIT2_SELECT_INPUT">FLEXSPI_IPP_IND_IO_FA_BIT2_SELECT_INPUT</a><a href="#structfield.FLEXSPI_IPP_IND_IO_FA_BIT3_SELECT_INPUT">FLEXSPI_IPP_IND_IO_FA_BIT3_SELECT_INPUT</a><a href="#structfield.FLEXSPI_IPP_IND_SCK_FA_SELECT_INPUT">FLEXSPI_IPP_IND_SCK_FA_SELECT_INPUT</a><a href="#structfield.LPI2C1_IPP_IND_LPI2C_SCL_SELECT_INPUT">LPI2C1_IPP_IND_LPI2C_SCL_SELECT_INPUT</a><a href="#structfield.LPI2C1_IPP_IND_LPI2C_SDA_SELECT_INPUT">LPI2C1_IPP_IND_LPI2C_SDA_SELECT_INPUT</a><a href="#structfield.LPI2C2_IPP_IND_LPI2C_SCL_SELECT_INPUT">LPI2C2_IPP_IND_LPI2C_SCL_SELECT_INPUT</a><a href="#structfield.LPI2C2_IPP_IND_LPI2C_SDA_SELECT_INPUT">LPI2C2_IPP_IND_LPI2C_SDA_SELECT_INPUT</a><a href="#structfield.LPSPI1_IPP_IND_LPSPI_PCS_SELECT_INPUT_0">LPSPI1_IPP_IND_LPSPI_PCS_SELECT_INPUT_0</a><a href="#structfield.LPSPI1_IPP_IND_LPSPI_SCK_SELECT_INPUT">LPSPI1_IPP_IND_LPSPI_SCK_SELECT_INPUT</a><a href="#structfield.LPSPI1_IPP_IND_LPSPI_SDI_SELECT_INPUT">LPSPI1_IPP_IND_LPSPI_SDI_SELECT_INPUT</a><a href="#structfield.LPSPI1_IPP_IND_LPSPI_SDO_SELECT_INPUT">LPSPI1_IPP_IND_LPSPI_SDO_SELECT_INPUT</a><a href="#structfield.LPSPI2_IPP_IND_LPSPI_PCS_SELECT_INPUT_0">LPSPI2_IPP_IND_LPSPI_PCS_SELECT_INPUT_0</a><a href="#structfield.LPSPI2_IPP_IND_LPSPI_SCK_SELECT_INPUT">LPSPI2_IPP_IND_LPSPI_SCK_SELECT_INPUT</a><a href="#structfield.LPSPI2_IPP_IND_LPSPI_SDI_SELECT_INPUT">LPSPI2_IPP_IND_LPSPI_SDI_SELECT_INPUT</a><a href="#structfield.LPSPI2_IPP_IND_LPSPI_SDO_SELECT_INPUT">LPSPI2_IPP_IND_LPSPI_SDO_SELECT_INPUT</a><a href="#structfield.LPUART2_IPP_IND_LPUART_CTS_B_SELECT_INPUT">LPUART2_IPP_IND_LPUART_CTS_B_SELECT_INPUT</a><a href="#structfield.LPUART2_IPP_IND_LPUART_RXD_SELECT_INPUT">LPUART2_IPP_IND_LPUART_RXD_SELECT_INPUT</a><a href="#structfield.LPUART2_IPP_IND_LPUART_TXD_SELECT_INPUT">LPUART2_IPP_IND_LPUART_TXD_SELECT_INPUT</a><a href="#structfield.LPUART3_IPP_IND_LPUART_RXD_SELECT_INPUT">LPUART3_IPP_IND_LPUART_RXD_SELECT_INPUT</a><a href="#structfield.LPUART3_IPP_IND_LPUART_TXD_SELECT_INPUT">LPUART3_IPP_IND_LPUART_TXD_SELECT_INPUT</a><a href="#structfield.LPUART4_IPP_IND_LPUART_CTS_B_SELECT_INPUT">LPUART4_IPP_IND_LPUART_CTS_B_SELECT_INPUT</a><a href="#structfield.LPUART4_IPP_IND_LPUART_RXD_SELECT_INPUT">LPUART4_IPP_IND_LPUART_RXD_SELECT_INPUT</a><a href="#structfield.LPUART4_IPP_IND_LPUART_TXD_SELECT_INPUT">LPUART4_IPP_IND_LPUART_TXD_SELECT_INPUT</a><a href="#structfield.NMI_GLUE_IPP_IND_NMI_SELECT_INPUT">NMI_GLUE_IPP_IND_NMI_SELECT_INPUT</a><a href="#structfield.QTIMER1_TMR0_INPUT_SELECT_INPUT">QTIMER1_TMR0_INPUT_SELECT_INPUT</a><a href="#structfield.QTIMER1_TMR1_INPUT_SELECT_INPUT">QTIMER1_TMR1_INPUT_SELECT_INPUT</a><a href="#structfield.QTIMER1_TMR2_INPUT_SELECT_INPUT">QTIMER1_TMR2_INPUT_SELECT_INPUT</a><a href="#structfield.QTIMER1_TMR3_INPUT_SELECT_INPUT">QTIMER1_TMR3_INPUT_SELECT_INPUT</a><a href="#structfield.SAI1_IPG_CLK_SAI_MCLK_SELECT_INPUT_2">SAI1_IPG_CLK_SAI_MCLK_SELECT_INPUT_2</a><a href="#structfield.SAI1_IPP_IND_SAI_RXBCLK_SELECT_INPUT">SAI1_IPP_IND_SAI_RXBCLK_SELECT_INPUT</a><a href="#structfield.SAI1_IPP_IND_SAI_RXDATA_SELECT_INPUT_0">SAI1_IPP_IND_SAI_RXDATA_SELECT_INPUT_0</a><a href="#structfield.SAI1_IPP_IND_SAI_RXDATA_SELECT_INPUT_1">SAI1_IPP_IND_SAI_RXDATA_SELECT_INPUT_1</a><a href="#structfield.SAI1_IPP_IND_SAI_RXDATA_SELECT_INPUT_2">SAI1_IPP_IND_SAI_RXDATA_SELECT_INPUT_2</a><a href="#structfield.SAI1_IPP_IND_SAI_RXDATA_SELECT_INPUT_3">SAI1_IPP_IND_SAI_RXDATA_SELECT_INPUT_3</a><a href="#structfield.SAI1_IPP_IND_SAI_RXSYNC_SELECT_INPUT">SAI1_IPP_IND_SAI_RXSYNC_SELECT_INPUT</a><a href="#structfield.SAI1_IPP_IND_SAI_TXBCLK_SELECT_INPUT">SAI1_IPP_IND_SAI_TXBCLK_SELECT_INPUT</a><a href="#structfield.SAI1_IPP_IND_SAI_TXSYNC_SELECT_INPUT">SAI1_IPP_IND_SAI_TXSYNC_SELECT_INPUT</a><a href="#structfield.SAI2_IPG_CLK_SAI_MCLK_SELECT_INPUT_2">SAI2_IPG_CLK_SAI_MCLK_SELECT_INPUT_2</a><a href="#structfield.SAI2_IPP_IND_SAI_RXBCLK_SELECT_INPUT">SAI2_IPP_IND_SAI_RXBCLK_SELECT_INPUT</a><a href="#structfield.SAI2_IPP_IND_SAI_RXDATA_SELECT_INPUT_0">SAI2_IPP_IND_SAI_RXDATA_SELECT_INPUT_0</a><a href="#structfield.SAI2_IPP_IND_SAI_RXSYNC_SELECT_INPUT">SAI2_IPP_IND_SAI_RXSYNC_SELECT_INPUT</a><a href="#structfield.SAI2_IPP_IND_SAI_TXBCLK_SELECT_INPUT">SAI2_IPP_IND_SAI_TXBCLK_SELECT_INPUT</a><a href="#structfield.SAI2_IPP_IND_SAI_TXSYNC_SELECT_INPUT">SAI2_IPP_IND_SAI_TXSYNC_SELECT_INPUT</a><a href="#structfield.SAI3_IPG_CLK_SAI_MCLK_SELECT_INPUT_2">SAI3_IPG_CLK_SAI_MCLK_SELECT_INPUT_2</a><a href="#structfield.SAI3_IPP_IND_SAI_RXBCLK_SELECT_INPUT">SAI3_IPP_IND_SAI_RXBCLK_SELECT_INPUT</a><a href="#structfield.SAI3_IPP_IND_SAI_RXDATA_SELECT_INPUT_0">SAI3_IPP_IND_SAI_RXDATA_SELECT_INPUT_0</a><a href="#structfield.SAI3_IPP_IND_SAI_RXSYNC_SELECT_INPUT">SAI3_IPP_IND_SAI_RXSYNC_SELECT_INPUT</a><a href="#structfield.SAI3_IPP_IND_SAI_TXBCLK_SELECT_INPUT">SAI3_IPP_IND_SAI_TXBCLK_SELECT_INPUT</a><a href="#structfield.SAI3_IPP_IND_SAI_TXSYNC_SELECT_INPUT">SAI3_IPP_IND_SAI_TXSYNC_SELECT_INPUT</a><a href="#structfield.SPDIF_SPDIF_IN1_SELECT_INPUT">SPDIF_SPDIF_IN1_SELECT_INPUT</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_00">SW_MUX_CTL_PAD_GPIO_AD_B0_00</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_01">SW_MUX_CTL_PAD_GPIO_AD_B0_01</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_02">SW_MUX_CTL_PAD_GPIO_AD_B0_02</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_03">SW_MUX_CTL_PAD_GPIO_AD_B0_03</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_04">SW_MUX_CTL_PAD_GPIO_AD_B0_04</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_05">SW_MUX_CTL_PAD_GPIO_AD_B0_05</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_06">SW_MUX_CTL_PAD_GPIO_AD_B0_06</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_07">SW_MUX_CTL_PAD_GPIO_AD_B0_07</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_08">SW_MUX_CTL_PAD_GPIO_AD_B0_08</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_09">SW_MUX_CTL_PAD_GPIO_AD_B0_09</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_10">SW_MUX_CTL_PAD_GPIO_AD_B0_10</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_11">SW_MUX_CTL_PAD_GPIO_AD_B0_11</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_12">SW_MUX_CTL_PAD_GPIO_AD_B0_12</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_13">SW_MUX_CTL_PAD_GPIO_AD_B0_13</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_14">SW_MUX_CTL_PAD_GPIO_AD_B0_14</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_15">SW_MUX_CTL_PAD_GPIO_AD_B0_15</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_10">SW_MUX_CTL_PAD_GPIO_AD_B1_10</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_11">SW_MUX_CTL_PAD_GPIO_AD_B1_11</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_12">SW_MUX_CTL_PAD_GPIO_AD_B1_12</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_13">SW_MUX_CTL_PAD_GPIO_AD_B1_13</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_14">SW_MUX_CTL_PAD_GPIO_AD_B1_14</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_15">SW_MUX_CTL_PAD_GPIO_AD_B1_15</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_04">SW_MUX_CTL_PAD_GPIO_EMC_04</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_05">SW_MUX_CTL_PAD_GPIO_EMC_05</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_06">SW_MUX_CTL_PAD_GPIO_EMC_06</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_07">SW_MUX_CTL_PAD_GPIO_EMC_07</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_08">SW_MUX_CTL_PAD_GPIO_EMC_08</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_09">SW_MUX_CTL_PAD_GPIO_EMC_09</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_16">SW_MUX_CTL_PAD_GPIO_EMC_16</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_17">SW_MUX_CTL_PAD_GPIO_EMC_17</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_18">SW_MUX_CTL_PAD_GPIO_EMC_18</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_19">SW_MUX_CTL_PAD_GPIO_EMC_19</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_20">SW_MUX_CTL_PAD_GPIO_EMC_20</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_21">SW_MUX_CTL_PAD_GPIO_EMC_21</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_22">SW_MUX_CTL_PAD_GPIO_EMC_22</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_23">SW_MUX_CTL_PAD_GPIO_EMC_23</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_24">SW_MUX_CTL_PAD_GPIO_EMC_24</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_25">SW_MUX_CTL_PAD_GPIO_EMC_25</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_26">SW_MUX_CTL_PAD_GPIO_EMC_26</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_27">SW_MUX_CTL_PAD_GPIO_EMC_27</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_32">SW_MUX_CTL_PAD_GPIO_EMC_32</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_33">SW_MUX_CTL_PAD_GPIO_EMC_33</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_34">SW_MUX_CTL_PAD_GPIO_EMC_34</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_35">SW_MUX_CTL_PAD_GPIO_EMC_35</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_00">SW_MUX_CTL_PAD_GPIO_SD_B1_00</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_01">SW_MUX_CTL_PAD_GPIO_SD_B1_01</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_02">SW_MUX_CTL_PAD_GPIO_SD_B1_02</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_03">SW_MUX_CTL_PAD_GPIO_SD_B1_03</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_04">SW_MUX_CTL_PAD_GPIO_SD_B1_04</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_05">SW_MUX_CTL_PAD_GPIO_SD_B1_05</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_06">SW_MUX_CTL_PAD_GPIO_SD_B1_06</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_07">SW_MUX_CTL_PAD_GPIO_SD_B1_07</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_08">SW_MUX_CTL_PAD_GPIO_SD_B1_08</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_09">SW_MUX_CTL_PAD_GPIO_SD_B1_09</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_10">SW_MUX_CTL_PAD_GPIO_SD_B1_10</a><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_11">SW_MUX_CTL_PAD_GPIO_SD_B1_11</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_00">SW_PAD_CTL_PAD_GPIO_AD_B0_00</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_01">SW_PAD_CTL_PAD_GPIO_AD_B0_01</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_02">SW_PAD_CTL_PAD_GPIO_AD_B0_02</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_03">SW_PAD_CTL_PAD_GPIO_AD_B0_03</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_04">SW_PAD_CTL_PAD_GPIO_AD_B0_04</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_05">SW_PAD_CTL_PAD_GPIO_AD_B0_05</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_06">SW_PAD_CTL_PAD_GPIO_AD_B0_06</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_07">SW_PAD_CTL_PAD_GPIO_AD_B0_07</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_08">SW_PAD_CTL_PAD_GPIO_AD_B0_08</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_09">SW_PAD_CTL_PAD_GPIO_AD_B0_09</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_10">SW_PAD_CTL_PAD_GPIO_AD_B0_10</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_11">SW_PAD_CTL_PAD_GPIO_AD_B0_11</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_12">SW_PAD_CTL_PAD_GPIO_AD_B0_12</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_13">SW_PAD_CTL_PAD_GPIO_AD_B0_13</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_14">SW_PAD_CTL_PAD_GPIO_AD_B0_14</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_15">SW_PAD_CTL_PAD_GPIO_AD_B0_15</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_10">SW_PAD_CTL_PAD_GPIO_AD_B1_10</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_11">SW_PAD_CTL_PAD_GPIO_AD_B1_11</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_12">SW_PAD_CTL_PAD_GPIO_AD_B1_12</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_13">SW_PAD_CTL_PAD_GPIO_AD_B1_13</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_14">SW_PAD_CTL_PAD_GPIO_AD_B1_14</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_15">SW_PAD_CTL_PAD_GPIO_AD_B1_15</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_04">SW_PAD_CTL_PAD_GPIO_EMC_04</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_05">SW_PAD_CTL_PAD_GPIO_EMC_05</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_06">SW_PAD_CTL_PAD_GPIO_EMC_06</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_07">SW_PAD_CTL_PAD_GPIO_EMC_07</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_08">SW_PAD_CTL_PAD_GPIO_EMC_08</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_09">SW_PAD_CTL_PAD_GPIO_EMC_09</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_16">SW_PAD_CTL_PAD_GPIO_EMC_16</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_17">SW_PAD_CTL_PAD_GPIO_EMC_17</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_18">SW_PAD_CTL_PAD_GPIO_EMC_18</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_19">SW_PAD_CTL_PAD_GPIO_EMC_19</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_20">SW_PAD_CTL_PAD_GPIO_EMC_20</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_21">SW_PAD_CTL_PAD_GPIO_EMC_21</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_22">SW_PAD_CTL_PAD_GPIO_EMC_22</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_23">SW_PAD_CTL_PAD_GPIO_EMC_23</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_24">SW_PAD_CTL_PAD_GPIO_EMC_24</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_25">SW_PAD_CTL_PAD_GPIO_EMC_25</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_26">SW_PAD_CTL_PAD_GPIO_EMC_26</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_27">SW_PAD_CTL_PAD_GPIO_EMC_27</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_32">SW_PAD_CTL_PAD_GPIO_EMC_32</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_33">SW_PAD_CTL_PAD_GPIO_EMC_33</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_34">SW_PAD_CTL_PAD_GPIO_EMC_34</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_35">SW_PAD_CTL_PAD_GPIO_EMC_35</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_00">SW_PAD_CTL_PAD_GPIO_SD_B1_00</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_01">SW_PAD_CTL_PAD_GPIO_SD_B1_01</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_02">SW_PAD_CTL_PAD_GPIO_SD_B1_02</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_03">SW_PAD_CTL_PAD_GPIO_SD_B1_03</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_04">SW_PAD_CTL_PAD_GPIO_SD_B1_04</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_05">SW_PAD_CTL_PAD_GPIO_SD_B1_05</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_06">SW_PAD_CTL_PAD_GPIO_SD_B1_06</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_07">SW_PAD_CTL_PAD_GPIO_SD_B1_07</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_08">SW_PAD_CTL_PAD_GPIO_SD_B1_08</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_09">SW_PAD_CTL_PAD_GPIO_SD_B1_09</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_10">SW_PAD_CTL_PAD_GPIO_SD_B1_10</a><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_11">SW_PAD_CTL_PAD_GPIO_SD_B1_11</a><a href="#structfield.USB_IPP_IND_OTG_OC_SELECT_INPUT">USB_IPP_IND_OTG_OC_SELECT_INPUT</a><a href="#structfield.XBAR1_XBAR_IN_SELECT_INPUT_10">XBAR1_XBAR_IN_SELECT_INPUT_10</a><a href="#structfield.XBAR1_XBAR_IN_SELECT_INPUT_12">XBAR1_XBAR_IN_SELECT_INPUT_12</a><a href="#structfield.XBAR1_XBAR_IN_SELECT_INPUT_13">XBAR1_XBAR_IN_SELECT_INPUT_13</a><a href="#structfield.XBAR1_XBAR_IN_SELECT_INPUT_14">XBAR1_XBAR_IN_SELECT_INPUT_14</a><a href="#structfield.XBAR1_XBAR_IN_SELECT_INPUT_15">XBAR1_XBAR_IN_SELECT_INPUT_15</a><a href="#structfield.XBAR1_XBAR_IN_SELECT_INPUT_16">XBAR1_XBAR_IN_SELECT_INPUT_16</a><a href="#structfield.XBAR1_XBAR_IN_SELECT_INPUT_17">XBAR1_XBAR_IN_SELECT_INPUT_17</a><a href="#structfield.XBAR1_XBAR_IN_SELECT_INPUT_18">XBAR1_XBAR_IN_SELECT_INPUT_18</a><a href="#structfield.XBAR1_XBAR_IN_SELECT_INPUT_19">XBAR1_XBAR_IN_SELECT_INPUT_19</a></div><a class="sidebar-title" href="#synthetic-implementations">Auto Trait Implementations</a><div class="sidebar-links"><a href="#impl-Send">Send</a><a href="#impl-Sync">Sync</a><a href="#impl-Unpin">Unpin</a></div><a class="sidebar-title" href="#blanket-implementations">Blanket Implementations</a><div class="sidebar-links"><a href="#impl-Any">Any</a><a href="#impl-Borrow%3CT%3E">Borrow&lt;T&gt;</a><a href="#impl-BorrowMut%3CT%3E">BorrowMut&lt;T&gt;</a><a href="#impl-From%3CT%3E">From&lt;T&gt;</a><a href="#impl-Into%3CU%3E">Into&lt;U&gt;</a><a href="#impl-TryFrom%3CU%3E">TryFrom&lt;U&gt;</a><a href="#impl-TryInto%3CU%3E">TryInto&lt;U&gt;</a></div></div><p class="location"><a href="../../../index.html">imxrt_ral</a>::<wbr><a href="../../index.html">imxrt101</a>::<wbr><a href="../index.html">imxrt1015</a>::<wbr><a href="index.html">iomuxc</a></p><div id="sidebar-vars" data-name="ResetValues" data-ty="struct" data-relpath=""></div><script defer src="sidebar-items.js"></script></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu"><img src="../../../../brush.svg" width="18" height="18" alt="Pick another theme!"></button><div id="theme-choices" role="menu"></div></div><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" class="help-button">?</button>
                <a id="settings-menu" href="../../../../settings.html"><img src="../../../../wheel.svg" width="18" height="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class="fqn"><span class="in-band">Struct <a href="../../../index.html">imxrt_ral</a>::<wbr><a href="../../index.html">imxrt101</a>::<wbr><a href="../index.html">imxrt1015</a>::<wbr><a href="index.html">iomuxc</a>::<wbr><a class="struct" href="">ResetValues</a><button id="copy-path" onclick="copy_path(this)">⎘</button></span><span class="out-of-band"><span id="render-detail"><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span><a class="srclink" href="../../../../src/imxrt_ral/imxrt101/imxrt1015/iomuxc.rs.html#5983-6168" title="goto source code">[src]</a></span></h1><div class="docblock type-decl"><pre class="rust struct">pub struct ResetValues {<details class="rustdoc-toggle type-contents-toggle"><summary class="hideme"><span>Show fields</span></summary>
    pub SW_MUX_CTL_PAD_GPIO_EMC_04: u32,
    pub SW_MUX_CTL_PAD_GPIO_EMC_05: u32,
    pub SW_MUX_CTL_PAD_GPIO_EMC_06: u32,
    pub SW_MUX_CTL_PAD_GPIO_EMC_07: u32,
    pub SW_MUX_CTL_PAD_GPIO_EMC_08: u32,
    pub SW_MUX_CTL_PAD_GPIO_EMC_09: u32,
    pub SW_MUX_CTL_PAD_GPIO_EMC_16: u32,
    pub SW_MUX_CTL_PAD_GPIO_EMC_17: u32,
    pub SW_MUX_CTL_PAD_GPIO_EMC_18: u32,
    pub SW_MUX_CTL_PAD_GPIO_EMC_19: u32,
    pub SW_MUX_CTL_PAD_GPIO_EMC_20: u32,
    pub SW_MUX_CTL_PAD_GPIO_EMC_21: u32,
    pub SW_MUX_CTL_PAD_GPIO_EMC_22: u32,
    pub SW_MUX_CTL_PAD_GPIO_EMC_23: u32,
    pub SW_MUX_CTL_PAD_GPIO_EMC_24: u32,
    pub SW_MUX_CTL_PAD_GPIO_EMC_25: u32,
    pub SW_MUX_CTL_PAD_GPIO_EMC_26: u32,
    pub SW_MUX_CTL_PAD_GPIO_EMC_27: u32,
    pub SW_MUX_CTL_PAD_GPIO_EMC_32: u32,
    pub SW_MUX_CTL_PAD_GPIO_EMC_33: u32,
    pub SW_MUX_CTL_PAD_GPIO_EMC_34: u32,
    pub SW_MUX_CTL_PAD_GPIO_EMC_35: u32,
    pub SW_MUX_CTL_PAD_GPIO_AD_B0_00: u32,
    pub SW_MUX_CTL_PAD_GPIO_AD_B0_01: u32,
    pub SW_MUX_CTL_PAD_GPIO_AD_B0_02: u32,
    pub SW_MUX_CTL_PAD_GPIO_AD_B0_03: u32,
    pub SW_MUX_CTL_PAD_GPIO_AD_B0_04: u32,
    pub SW_MUX_CTL_PAD_GPIO_AD_B0_05: u32,
    pub SW_MUX_CTL_PAD_GPIO_AD_B0_06: u32,
    pub SW_MUX_CTL_PAD_GPIO_AD_B0_07: u32,
    pub SW_MUX_CTL_PAD_GPIO_AD_B0_08: u32,
    pub SW_MUX_CTL_PAD_GPIO_AD_B0_09: u32,
    pub SW_MUX_CTL_PAD_GPIO_AD_B0_10: u32,
    pub SW_MUX_CTL_PAD_GPIO_AD_B0_11: u32,
    pub SW_MUX_CTL_PAD_GPIO_AD_B0_12: u32,
    pub SW_MUX_CTL_PAD_GPIO_AD_B0_13: u32,
    pub SW_MUX_CTL_PAD_GPIO_AD_B0_14: u32,
    pub SW_MUX_CTL_PAD_GPIO_AD_B0_15: u32,
    pub SW_MUX_CTL_PAD_GPIO_AD_B1_10: u32,
    pub SW_MUX_CTL_PAD_GPIO_AD_B1_11: u32,
    pub SW_MUX_CTL_PAD_GPIO_AD_B1_12: u32,
    pub SW_MUX_CTL_PAD_GPIO_AD_B1_13: u32,
    pub SW_MUX_CTL_PAD_GPIO_AD_B1_14: u32,
    pub SW_MUX_CTL_PAD_GPIO_AD_B1_15: u32,
    pub SW_MUX_CTL_PAD_GPIO_SD_B1_00: u32,
    pub SW_MUX_CTL_PAD_GPIO_SD_B1_01: u32,
    pub SW_MUX_CTL_PAD_GPIO_SD_B1_02: u32,
    pub SW_MUX_CTL_PAD_GPIO_SD_B1_03: u32,
    pub SW_MUX_CTL_PAD_GPIO_SD_B1_04: u32,
    pub SW_MUX_CTL_PAD_GPIO_SD_B1_05: u32,
    pub SW_MUX_CTL_PAD_GPIO_SD_B1_06: u32,
    pub SW_MUX_CTL_PAD_GPIO_SD_B1_07: u32,
    pub SW_MUX_CTL_PAD_GPIO_SD_B1_08: u32,
    pub SW_MUX_CTL_PAD_GPIO_SD_B1_09: u32,
    pub SW_MUX_CTL_PAD_GPIO_SD_B1_10: u32,
    pub SW_MUX_CTL_PAD_GPIO_SD_B1_11: u32,
    pub SW_PAD_CTL_PAD_GPIO_EMC_04: u32,
    pub SW_PAD_CTL_PAD_GPIO_EMC_05: u32,
    pub SW_PAD_CTL_PAD_GPIO_EMC_06: u32,
    pub SW_PAD_CTL_PAD_GPIO_EMC_07: u32,
    pub SW_PAD_CTL_PAD_GPIO_EMC_08: u32,
    pub SW_PAD_CTL_PAD_GPIO_EMC_09: u32,
    pub SW_PAD_CTL_PAD_GPIO_EMC_16: u32,
    pub SW_PAD_CTL_PAD_GPIO_EMC_17: u32,
    pub SW_PAD_CTL_PAD_GPIO_EMC_18: u32,
    pub SW_PAD_CTL_PAD_GPIO_EMC_19: u32,
    pub SW_PAD_CTL_PAD_GPIO_EMC_20: u32,
    pub SW_PAD_CTL_PAD_GPIO_EMC_21: u32,
    pub SW_PAD_CTL_PAD_GPIO_EMC_22: u32,
    pub SW_PAD_CTL_PAD_GPIO_EMC_23: u32,
    pub SW_PAD_CTL_PAD_GPIO_EMC_24: u32,
    pub SW_PAD_CTL_PAD_GPIO_EMC_25: u32,
    pub SW_PAD_CTL_PAD_GPIO_EMC_26: u32,
    pub SW_PAD_CTL_PAD_GPIO_EMC_27: u32,
    pub SW_PAD_CTL_PAD_GPIO_EMC_32: u32,
    pub SW_PAD_CTL_PAD_GPIO_EMC_33: u32,
    pub SW_PAD_CTL_PAD_GPIO_EMC_34: u32,
    pub SW_PAD_CTL_PAD_GPIO_EMC_35: u32,
    pub SW_PAD_CTL_PAD_GPIO_AD_B0_00: u32,
    pub SW_PAD_CTL_PAD_GPIO_AD_B0_01: u32,
    pub SW_PAD_CTL_PAD_GPIO_AD_B0_02: u32,
    pub SW_PAD_CTL_PAD_GPIO_AD_B0_03: u32,
    pub SW_PAD_CTL_PAD_GPIO_AD_B0_04: u32,
    pub SW_PAD_CTL_PAD_GPIO_AD_B0_05: u32,
    pub SW_PAD_CTL_PAD_GPIO_AD_B0_06: u32,
    pub SW_PAD_CTL_PAD_GPIO_AD_B0_07: u32,
    pub SW_PAD_CTL_PAD_GPIO_AD_B0_08: u32,
    pub SW_PAD_CTL_PAD_GPIO_AD_B0_09: u32,
    pub SW_PAD_CTL_PAD_GPIO_AD_B0_10: u32,
    pub SW_PAD_CTL_PAD_GPIO_AD_B0_11: u32,
    pub SW_PAD_CTL_PAD_GPIO_AD_B0_12: u32,
    pub SW_PAD_CTL_PAD_GPIO_AD_B0_13: u32,
    pub SW_PAD_CTL_PAD_GPIO_AD_B0_14: u32,
    pub SW_PAD_CTL_PAD_GPIO_AD_B0_15: u32,
    pub SW_PAD_CTL_PAD_GPIO_AD_B1_10: u32,
    pub SW_PAD_CTL_PAD_GPIO_AD_B1_11: u32,
    pub SW_PAD_CTL_PAD_GPIO_AD_B1_12: u32,
    pub SW_PAD_CTL_PAD_GPIO_AD_B1_13: u32,
    pub SW_PAD_CTL_PAD_GPIO_AD_B1_14: u32,
    pub SW_PAD_CTL_PAD_GPIO_AD_B1_15: u32,
    pub SW_PAD_CTL_PAD_GPIO_SD_B1_00: u32,
    pub SW_PAD_CTL_PAD_GPIO_SD_B1_01: u32,
    pub SW_PAD_CTL_PAD_GPIO_SD_B1_02: u32,
    pub SW_PAD_CTL_PAD_GPIO_SD_B1_03: u32,
    pub SW_PAD_CTL_PAD_GPIO_SD_B1_04: u32,
    pub SW_PAD_CTL_PAD_GPIO_SD_B1_05: u32,
    pub SW_PAD_CTL_PAD_GPIO_SD_B1_06: u32,
    pub SW_PAD_CTL_PAD_GPIO_SD_B1_07: u32,
    pub SW_PAD_CTL_PAD_GPIO_SD_B1_08: u32,
    pub SW_PAD_CTL_PAD_GPIO_SD_B1_09: u32,
    pub SW_PAD_CTL_PAD_GPIO_SD_B1_10: u32,
    pub SW_PAD_CTL_PAD_GPIO_SD_B1_11: u32,
    pub ANATOP_USB_OTG_ID_SELECT_INPUT: u32,
    pub CCM_PMIC_VFUNCIONAL_READY_SELECT_INPUT: u32,
    pub FLEXPWM1_IPP_IND_PWMA_SELECT_INPUT_0: u32,
    pub FLEXPWM1_IPP_IND_PWMA_SELECT_INPUT_1: u32,
    pub FLEXPWM1_IPP_IND_PWMA_SELECT_INPUT_2: u32,
    pub FLEXPWM1_IPP_IND_PWMA_SELECT_INPUT_3: u32,
    pub FLEXPWM1_IPP_IND_PWMB_SELECT_INPUT_0: u32,
    pub FLEXPWM1_IPP_IND_PWMB_SELECT_INPUT_1: u32,
    pub FLEXPWM1_IPP_IND_PWMB_SELECT_INPUT_2: u32,
    pub FLEXPWM1_IPP_IND_PWMB_SELECT_INPUT_3: u32,
    pub FLEXSPI_IPP_IND_IO_FA_BIT0_SELECT_INPUT: u32,
    pub FLEXSPI_IPP_IND_IO_FA_BIT1_SELECT_INPUT: u32,
    pub FLEXSPI_IPP_IND_IO_FA_BIT2_SELECT_INPUT: u32,
    pub FLEXSPI_IPP_IND_IO_FA_BIT3_SELECT_INPUT: u32,
    pub FLEXSPI_IPP_IND_SCK_FA_SELECT_INPUT: u32,
    pub LPI2C1_IPP_IND_LPI2C_SCL_SELECT_INPUT: u32,
    pub LPI2C1_IPP_IND_LPI2C_SDA_SELECT_INPUT: u32,
    pub LPI2C2_IPP_IND_LPI2C_SCL_SELECT_INPUT: u32,
    pub LPI2C2_IPP_IND_LPI2C_SDA_SELECT_INPUT: u32,
    pub LPSPI1_IPP_IND_LPSPI_PCS_SELECT_INPUT_0: u32,
    pub LPSPI1_IPP_IND_LPSPI_SCK_SELECT_INPUT: u32,
    pub LPSPI1_IPP_IND_LPSPI_SDI_SELECT_INPUT: u32,
    pub LPSPI1_IPP_IND_LPSPI_SDO_SELECT_INPUT: u32,
    pub LPSPI2_IPP_IND_LPSPI_PCS_SELECT_INPUT_0: u32,
    pub LPSPI2_IPP_IND_LPSPI_SCK_SELECT_INPUT: u32,
    pub LPSPI2_IPP_IND_LPSPI_SDI_SELECT_INPUT: u32,
    pub LPSPI2_IPP_IND_LPSPI_SDO_SELECT_INPUT: u32,
    pub LPUART2_IPP_IND_LPUART_CTS_B_SELECT_INPUT: u32,
    pub LPUART2_IPP_IND_LPUART_RXD_SELECT_INPUT: u32,
    pub LPUART2_IPP_IND_LPUART_TXD_SELECT_INPUT: u32,
    pub LPUART3_IPP_IND_LPUART_RXD_SELECT_INPUT: u32,
    pub LPUART3_IPP_IND_LPUART_TXD_SELECT_INPUT: u32,
    pub LPUART4_IPP_IND_LPUART_CTS_B_SELECT_INPUT: u32,
    pub LPUART4_IPP_IND_LPUART_RXD_SELECT_INPUT: u32,
    pub LPUART4_IPP_IND_LPUART_TXD_SELECT_INPUT: u32,
    pub NMI_GLUE_IPP_IND_NMI_SELECT_INPUT: u32,
    pub QTIMER1_TMR0_INPUT_SELECT_INPUT: u32,
    pub QTIMER1_TMR1_INPUT_SELECT_INPUT: u32,
    pub QTIMER1_TMR2_INPUT_SELECT_INPUT: u32,
    pub QTIMER1_TMR3_INPUT_SELECT_INPUT: u32,
    pub SAI1_IPG_CLK_SAI_MCLK_SELECT_INPUT_2: u32,
    pub SAI1_IPP_IND_SAI_RXBCLK_SELECT_INPUT: u32,
    pub SAI1_IPP_IND_SAI_RXDATA_SELECT_INPUT_0: u32,
    pub SAI1_IPP_IND_SAI_RXDATA_SELECT_INPUT_1: u32,
    pub SAI1_IPP_IND_SAI_RXDATA_SELECT_INPUT_2: u32,
    pub SAI1_IPP_IND_SAI_RXDATA_SELECT_INPUT_3: u32,
    pub SAI1_IPP_IND_SAI_RXSYNC_SELECT_INPUT: u32,
    pub SAI1_IPP_IND_SAI_TXBCLK_SELECT_INPUT: u32,
    pub SAI1_IPP_IND_SAI_TXSYNC_SELECT_INPUT: u32,
    pub SAI2_IPG_CLK_SAI_MCLK_SELECT_INPUT_2: u32,
    pub SAI2_IPP_IND_SAI_RXBCLK_SELECT_INPUT: u32,
    pub SAI2_IPP_IND_SAI_RXDATA_SELECT_INPUT_0: u32,
    pub SAI2_IPP_IND_SAI_RXSYNC_SELECT_INPUT: u32,
    pub SAI2_IPP_IND_SAI_TXBCLK_SELECT_INPUT: u32,
    pub SAI2_IPP_IND_SAI_TXSYNC_SELECT_INPUT: u32,
    pub SAI3_IPG_CLK_SAI_MCLK_SELECT_INPUT_2: u32,
    pub SAI3_IPP_IND_SAI_RXBCLK_SELECT_INPUT: u32,
    pub SAI3_IPP_IND_SAI_RXDATA_SELECT_INPUT_0: u32,
    pub SAI3_IPP_IND_SAI_RXSYNC_SELECT_INPUT: u32,
    pub SAI3_IPP_IND_SAI_TXBCLK_SELECT_INPUT: u32,
    pub SAI3_IPP_IND_SAI_TXSYNC_SELECT_INPUT: u32,
    pub SPDIF_SPDIF_IN1_SELECT_INPUT: u32,
    pub USB_IPP_IND_OTG_OC_SELECT_INPUT: u32,
    pub XBAR1_XBAR_IN_SELECT_INPUT_14: u32,
    pub XBAR1_XBAR_IN_SELECT_INPUT_15: u32,
    pub XBAR1_XBAR_IN_SELECT_INPUT_16: u32,
    pub XBAR1_XBAR_IN_SELECT_INPUT_17: u32,
    pub XBAR1_XBAR_IN_SELECT_INPUT_10: u32,
    pub XBAR1_XBAR_IN_SELECT_INPUT_12: u32,
    pub XBAR1_XBAR_IN_SELECT_INPUT_13: u32,
    pub XBAR1_XBAR_IN_SELECT_INPUT_18: u32,
    pub XBAR1_XBAR_IN_SELECT_INPUT_19: u32,
</details>}</pre></div><h2 id="fields" class="fields small-section-header">
                       Fields<a href="#fields" class="anchor"></a></h2><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_04" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_04" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_04: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_05" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_05" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_05: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_06" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_06" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_06: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_07" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_07" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_07: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_08" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_08" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_08: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_09" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_09" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_09: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_16" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_16" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_16: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_17" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_17" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_17: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_18" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_18" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_18: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_19" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_19" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_19: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_20" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_20" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_20: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_21" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_21" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_21: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_22" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_22" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_22: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_23" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_23" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_23: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_24" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_24" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_24: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_25" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_25" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_25: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_26" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_26" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_26: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_27" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_27" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_27: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_32" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_32" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_32: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_33" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_33" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_33: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_34" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_34" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_34: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_35" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_35" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_35: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_00" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_00" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B0_00: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_01" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_01" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B0_01: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_02" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_02" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B0_02: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_03" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_03" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B0_03: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_04" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_04" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B0_04: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_05" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_05" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B0_05: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_06" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_06" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B0_06: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_07" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_07" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B0_07: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_08" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_08" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B0_08: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_09" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_09" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B0_09: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_10" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_10" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B0_10: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_11" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_11" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B0_11: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_12" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_12" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B0_12: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_13" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_13" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B0_13: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_14" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_14" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B0_14: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_15" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_15" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B0_15: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_10" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_10" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B1_10: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_11" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_11" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B1_11: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_12" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_12" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B1_12: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_13" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_13" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B1_13: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_14" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_14" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B1_14: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_15" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_15" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B1_15: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_00" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_00" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SD_B1_00: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_01" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_01" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SD_B1_01: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_02" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_02" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SD_B1_02: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_03" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_03" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SD_B1_03: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_04" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_04" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SD_B1_04: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_05" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_05" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SD_B1_05: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_06" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_06" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SD_B1_06: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_07" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_07" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SD_B1_07: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_08" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_08" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SD_B1_08: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_09" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_09" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SD_B1_09: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_10" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_10" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SD_B1_10: u32</code></span><span id="structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_11" class="structfield small-section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_11" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SD_B1_11: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_04" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_04" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_04: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_05" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_05" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_05: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_06" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_06" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_06: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_07" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_07" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_07: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_08" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_08" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_08: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_09" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_09" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_09: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_16" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_16" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_16: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_17" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_17" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_17: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_18" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_18" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_18: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_19" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_19" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_19: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_20" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_20" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_20: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_21" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_21" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_21: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_22" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_22" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_22: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_23" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_23" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_23: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_24" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_24" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_24: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_25" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_25" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_25: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_26" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_26" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_26: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_27" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_27" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_27: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_32" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_32" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_32: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_33" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_33" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_33: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_34" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_34" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_34: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_35" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_35" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_35: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_00" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_00" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B0_00: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_01" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_01" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B0_01: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_02" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_02" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B0_02: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_03" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_03" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B0_03: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_04" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_04" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B0_04: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_05" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_05" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B0_05: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_06" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_06" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B0_06: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_07" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_07" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B0_07: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_08" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_08" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B0_08: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_09" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_09" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B0_09: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_10" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_10" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B0_10: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_11" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_11" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B0_11: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_12" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_12" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B0_12: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_13" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_13" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B0_13: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_14" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_14" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B0_14: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_15" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_15" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B0_15: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_10" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_10" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B1_10: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_11" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_11" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B1_11: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_12" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_12" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B1_12: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_13" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_13" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B1_13: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_14" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_14" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B1_14: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_15" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_15" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B1_15: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_00" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_00" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SD_B1_00: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_01" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_01" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SD_B1_01: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_02" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_02" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SD_B1_02: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_03" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_03" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SD_B1_03: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_04" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_04" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SD_B1_04: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_05" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_05" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SD_B1_05: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_06" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_06" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SD_B1_06: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_07" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_07" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SD_B1_07: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_08" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_08" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SD_B1_08: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_09" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_09" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SD_B1_09: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_10" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_10" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SD_B1_10: u32</code></span><span id="structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_11" class="structfield small-section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_11" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SD_B1_11: u32</code></span><span id="structfield.ANATOP_USB_OTG_ID_SELECT_INPUT" class="structfield small-section-header"><a href="#structfield.ANATOP_USB_OTG_ID_SELECT_INPUT" class="anchor field"></a><code>ANATOP_USB_OTG_ID_SELECT_INPUT: u32</code></span><span id="structfield.CCM_PMIC_VFUNCIONAL_READY_SELECT_INPUT" class="structfield small-section-header"><a href="#structfield.CCM_PMIC_VFUNCIONAL_READY_SELECT_INPUT" class="anchor field"></a><code>CCM_PMIC_VFUNCIONAL_READY_SELECT_INPUT: u32</code></span><span id="structfield.FLEXPWM1_IPP_IND_PWMA_SELECT_INPUT_0" class="structfield small-section-header"><a href="#structfield.FLEXPWM1_IPP_IND_PWMA_SELECT_INPUT_0" class="anchor field"></a><code>FLEXPWM1_IPP_IND_PWMA_SELECT_INPUT_0: u32</code></span><span id="structfield.FLEXPWM1_IPP_IND_PWMA_SELECT_INPUT_1" class="structfield small-section-header"><a href="#structfield.FLEXPWM1_IPP_IND_PWMA_SELECT_INPUT_1" class="anchor field"></a><code>FLEXPWM1_IPP_IND_PWMA_SELECT_INPUT_1: u32</code></span><span id="structfield.FLEXPWM1_IPP_IND_PWMA_SELECT_INPUT_2" class="structfield small-section-header"><a href="#structfield.FLEXPWM1_IPP_IND_PWMA_SELECT_INPUT_2" class="anchor field"></a><code>FLEXPWM1_IPP_IND_PWMA_SELECT_INPUT_2: u32</code></span><span id="structfield.FLEXPWM1_IPP_IND_PWMA_SELECT_INPUT_3" class="structfield small-section-header"><a href="#structfield.FLEXPWM1_IPP_IND_PWMA_SELECT_INPUT_3" class="anchor field"></a><code>FLEXPWM1_IPP_IND_PWMA_SELECT_INPUT_3: u32</code></span><span id="structfield.FLEXPWM1_IPP_IND_PWMB_SELECT_INPUT_0" class="structfield small-section-header"><a href="#structfield.FLEXPWM1_IPP_IND_PWMB_SELECT_INPUT_0" class="anchor field"></a><code>FLEXPWM1_IPP_IND_PWMB_SELECT_INPUT_0: u32</code></span><span id="structfield.FLEXPWM1_IPP_IND_PWMB_SELECT_INPUT_1" class="structfield small-section-header"><a href="#structfield.FLEXPWM1_IPP_IND_PWMB_SELECT_INPUT_1" class="anchor field"></a><code>FLEXPWM1_IPP_IND_PWMB_SELECT_INPUT_1: u32</code></span><span id="structfield.FLEXPWM1_IPP_IND_PWMB_SELECT_INPUT_2" class="structfield small-section-header"><a href="#structfield.FLEXPWM1_IPP_IND_PWMB_SELECT_INPUT_2" class="anchor field"></a><code>FLEXPWM1_IPP_IND_PWMB_SELECT_INPUT_2: u32</code></span><span id="structfield.FLEXPWM1_IPP_IND_PWMB_SELECT_INPUT_3" class="structfield small-section-header"><a href="#structfield.FLEXPWM1_IPP_IND_PWMB_SELECT_INPUT_3" class="anchor field"></a><code>FLEXPWM1_IPP_IND_PWMB_SELECT_INPUT_3: u32</code></span><span id="structfield.FLEXSPI_IPP_IND_IO_FA_BIT0_SELECT_INPUT" class="structfield small-section-header"><a href="#structfield.FLEXSPI_IPP_IND_IO_FA_BIT0_SELECT_INPUT" class="anchor field"></a><code>FLEXSPI_IPP_IND_IO_FA_BIT0_SELECT_INPUT: u32</code></span><span id="structfield.FLEXSPI_IPP_IND_IO_FA_BIT1_SELECT_INPUT" class="structfield small-section-header"><a href="#structfield.FLEXSPI_IPP_IND_IO_FA_BIT1_SELECT_INPUT" class="anchor field"></a><code>FLEXSPI_IPP_IND_IO_FA_BIT1_SELECT_INPUT: u32</code></span><span id="structfield.FLEXSPI_IPP_IND_IO_FA_BIT2_SELECT_INPUT" class="structfield small-section-header"><a href="#structfield.FLEXSPI_IPP_IND_IO_FA_BIT2_SELECT_INPUT" class="anchor field"></a><code>FLEXSPI_IPP_IND_IO_FA_BIT2_SELECT_INPUT: u32</code></span><span id="structfield.FLEXSPI_IPP_IND_IO_FA_BIT3_SELECT_INPUT" class="structfield small-section-header"><a href="#structfield.FLEXSPI_IPP_IND_IO_FA_BIT3_SELECT_INPUT" class="anchor field"></a><code>FLEXSPI_IPP_IND_IO_FA_BIT3_SELECT_INPUT: u32</code></span><span id="structfield.FLEXSPI_IPP_IND_SCK_FA_SELECT_INPUT" class="structfield small-section-header"><a href="#structfield.FLEXSPI_IPP_IND_SCK_FA_SELECT_INPUT" class="anchor field"></a><code>FLEXSPI_IPP_IND_SCK_FA_SELECT_INPUT: u32</code></span><span id="structfield.LPI2C1_IPP_IND_LPI2C_SCL_SELECT_INPUT" class="structfield small-section-header"><a href="#structfield.LPI2C1_IPP_IND_LPI2C_SCL_SELECT_INPUT" class="anchor field"></a><code>LPI2C1_IPP_IND_LPI2C_SCL_SELECT_INPUT: u32</code></span><span id="structfield.LPI2C1_IPP_IND_LPI2C_SDA_SELECT_INPUT" class="structfield small-section-header"><a href="#structfield.LPI2C1_IPP_IND_LPI2C_SDA_SELECT_INPUT" class="anchor field"></a><code>LPI2C1_IPP_IND_LPI2C_SDA_SELECT_INPUT: u32</code></span><span id="structfield.LPI2C2_IPP_IND_LPI2C_SCL_SELECT_INPUT" class="structfield small-section-header"><a href="#structfield.LPI2C2_IPP_IND_LPI2C_SCL_SELECT_INPUT" class="anchor field"></a><code>LPI2C2_IPP_IND_LPI2C_SCL_SELECT_INPUT: u32</code></span><span id="structfield.LPI2C2_IPP_IND_LPI2C_SDA_SELECT_INPUT" class="structfield small-section-header"><a href="#structfield.LPI2C2_IPP_IND_LPI2C_SDA_SELECT_INPUT" class="anchor field"></a><code>LPI2C2_IPP_IND_LPI2C_SDA_SELECT_INPUT: u32</code></span><span id="structfield.LPSPI1_IPP_IND_LPSPI_PCS_SELECT_INPUT_0" class="structfield small-section-header"><a href="#structfield.LPSPI1_IPP_IND_LPSPI_PCS_SELECT_INPUT_0" class="anchor field"></a><code>LPSPI1_IPP_IND_LPSPI_PCS_SELECT_INPUT_0: u32</code></span><span id="structfield.LPSPI1_IPP_IND_LPSPI_SCK_SELECT_INPUT" class="structfield small-section-header"><a href="#structfield.LPSPI1_IPP_IND_LPSPI_SCK_SELECT_INPUT" class="anchor field"></a><code>LPSPI1_IPP_IND_LPSPI_SCK_SELECT_INPUT: u32</code></span><span id="structfield.LPSPI1_IPP_IND_LPSPI_SDI_SELECT_INPUT" class="structfield small-section-header"><a href="#structfield.LPSPI1_IPP_IND_LPSPI_SDI_SELECT_INPUT" class="anchor field"></a><code>LPSPI1_IPP_IND_LPSPI_SDI_SELECT_INPUT: u32</code></span><span id="structfield.LPSPI1_IPP_IND_LPSPI_SDO_SELECT_INPUT" class="structfield small-section-header"><a href="#structfield.LPSPI1_IPP_IND_LPSPI_SDO_SELECT_INPUT" class="anchor field"></a><code>LPSPI1_IPP_IND_LPSPI_SDO_SELECT_INPUT: u32</code></span><span id="structfield.LPSPI2_IPP_IND_LPSPI_PCS_SELECT_INPUT_0" class="structfield small-section-header"><a href="#structfield.LPSPI2_IPP_IND_LPSPI_PCS_SELECT_INPUT_0" class="anchor field"></a><code>LPSPI2_IPP_IND_LPSPI_PCS_SELECT_INPUT_0: u32</code></span><span id="structfield.LPSPI2_IPP_IND_LPSPI_SCK_SELECT_INPUT" class="structfield small-section-header"><a href="#structfield.LPSPI2_IPP_IND_LPSPI_SCK_SELECT_INPUT" class="anchor field"></a><code>LPSPI2_IPP_IND_LPSPI_SCK_SELECT_INPUT: u32</code></span><span id="structfield.LPSPI2_IPP_IND_LPSPI_SDI_SELECT_INPUT" class="structfield small-section-header"><a href="#structfield.LPSPI2_IPP_IND_LPSPI_SDI_SELECT_INPUT" class="anchor field"></a><code>LPSPI2_IPP_IND_LPSPI_SDI_SELECT_INPUT: u32</code></span><span id="structfield.LPSPI2_IPP_IND_LPSPI_SDO_SELECT_INPUT" class="structfield small-section-header"><a href="#structfield.LPSPI2_IPP_IND_LPSPI_SDO_SELECT_INPUT" class="anchor field"></a><code>LPSPI2_IPP_IND_LPSPI_SDO_SELECT_INPUT: u32</code></span><span id="structfield.LPUART2_IPP_IND_LPUART_CTS_B_SELECT_INPUT" class="structfield small-section-header"><a href="#structfield.LPUART2_IPP_IND_LPUART_CTS_B_SELECT_INPUT" class="anchor field"></a><code>LPUART2_IPP_IND_LPUART_CTS_B_SELECT_INPUT: u32</code></span><span id="structfield.LPUART2_IPP_IND_LPUART_RXD_SELECT_INPUT" class="structfield small-section-header"><a href="#structfield.LPUART2_IPP_IND_LPUART_RXD_SELECT_INPUT" class="anchor field"></a><code>LPUART2_IPP_IND_LPUART_RXD_SELECT_INPUT: u32</code></span><span id="structfield.LPUART2_IPP_IND_LPUART_TXD_SELECT_INPUT" class="structfield small-section-header"><a href="#structfield.LPUART2_IPP_IND_LPUART_TXD_SELECT_INPUT" class="anchor field"></a><code>LPUART2_IPP_IND_LPUART_TXD_SELECT_INPUT: u32</code></span><span id="structfield.LPUART3_IPP_IND_LPUART_RXD_SELECT_INPUT" class="structfield small-section-header"><a href="#structfield.LPUART3_IPP_IND_LPUART_RXD_SELECT_INPUT" class="anchor field"></a><code>LPUART3_IPP_IND_LPUART_RXD_SELECT_INPUT: u32</code></span><span id="structfield.LPUART3_IPP_IND_LPUART_TXD_SELECT_INPUT" class="structfield small-section-header"><a href="#structfield.LPUART3_IPP_IND_LPUART_TXD_SELECT_INPUT" class="anchor field"></a><code>LPUART3_IPP_IND_LPUART_TXD_SELECT_INPUT: u32</code></span><span id="structfield.LPUART4_IPP_IND_LPUART_CTS_B_SELECT_INPUT" class="structfield small-section-header"><a href="#structfield.LPUART4_IPP_IND_LPUART_CTS_B_SELECT_INPUT" class="anchor field"></a><code>LPUART4_IPP_IND_LPUART_CTS_B_SELECT_INPUT: u32</code></span><span id="structfield.LPUART4_IPP_IND_LPUART_RXD_SELECT_INPUT" class="structfield small-section-header"><a href="#structfield.LPUART4_IPP_IND_LPUART_RXD_SELECT_INPUT" class="anchor field"></a><code>LPUART4_IPP_IND_LPUART_RXD_SELECT_INPUT: u32</code></span><span id="structfield.LPUART4_IPP_IND_LPUART_TXD_SELECT_INPUT" class="structfield small-section-header"><a href="#structfield.LPUART4_IPP_IND_LPUART_TXD_SELECT_INPUT" class="anchor field"></a><code>LPUART4_IPP_IND_LPUART_TXD_SELECT_INPUT: u32</code></span><span id="structfield.NMI_GLUE_IPP_IND_NMI_SELECT_INPUT" class="structfield small-section-header"><a href="#structfield.NMI_GLUE_IPP_IND_NMI_SELECT_INPUT" class="anchor field"></a><code>NMI_GLUE_IPP_IND_NMI_SELECT_INPUT: u32</code></span><span id="structfield.QTIMER1_TMR0_INPUT_SELECT_INPUT" class="structfield small-section-header"><a href="#structfield.QTIMER1_TMR0_INPUT_SELECT_INPUT" class="anchor field"></a><code>QTIMER1_TMR0_INPUT_SELECT_INPUT: u32</code></span><span id="structfield.QTIMER1_TMR1_INPUT_SELECT_INPUT" class="structfield small-section-header"><a href="#structfield.QTIMER1_TMR1_INPUT_SELECT_INPUT" class="anchor field"></a><code>QTIMER1_TMR1_INPUT_SELECT_INPUT: u32</code></span><span id="structfield.QTIMER1_TMR2_INPUT_SELECT_INPUT" class="structfield small-section-header"><a href="#structfield.QTIMER1_TMR2_INPUT_SELECT_INPUT" class="anchor field"></a><code>QTIMER1_TMR2_INPUT_SELECT_INPUT: u32</code></span><span id="structfield.QTIMER1_TMR3_INPUT_SELECT_INPUT" class="structfield small-section-header"><a href="#structfield.QTIMER1_TMR3_INPUT_SELECT_INPUT" class="anchor field"></a><code>QTIMER1_TMR3_INPUT_SELECT_INPUT: u32</code></span><span id="structfield.SAI1_IPG_CLK_SAI_MCLK_SELECT_INPUT_2" class="structfield small-section-header"><a href="#structfield.SAI1_IPG_CLK_SAI_MCLK_SELECT_INPUT_2" class="anchor field"></a><code>SAI1_IPG_CLK_SAI_MCLK_SELECT_INPUT_2: u32</code></span><span id="structfield.SAI1_IPP_IND_SAI_RXBCLK_SELECT_INPUT" class="structfield small-section-header"><a href="#structfield.SAI1_IPP_IND_SAI_RXBCLK_SELECT_INPUT" class="anchor field"></a><code>SAI1_IPP_IND_SAI_RXBCLK_SELECT_INPUT: u32</code></span><span id="structfield.SAI1_IPP_IND_SAI_RXDATA_SELECT_INPUT_0" class="structfield small-section-header"><a href="#structfield.SAI1_IPP_IND_SAI_RXDATA_SELECT_INPUT_0" class="anchor field"></a><code>SAI1_IPP_IND_SAI_RXDATA_SELECT_INPUT_0: u32</code></span><span id="structfield.SAI1_IPP_IND_SAI_RXDATA_SELECT_INPUT_1" class="structfield small-section-header"><a href="#structfield.SAI1_IPP_IND_SAI_RXDATA_SELECT_INPUT_1" class="anchor field"></a><code>SAI1_IPP_IND_SAI_RXDATA_SELECT_INPUT_1: u32</code></span><span id="structfield.SAI1_IPP_IND_SAI_RXDATA_SELECT_INPUT_2" class="structfield small-section-header"><a href="#structfield.SAI1_IPP_IND_SAI_RXDATA_SELECT_INPUT_2" class="anchor field"></a><code>SAI1_IPP_IND_SAI_RXDATA_SELECT_INPUT_2: u32</code></span><span id="structfield.SAI1_IPP_IND_SAI_RXDATA_SELECT_INPUT_3" class="structfield small-section-header"><a href="#structfield.SAI1_IPP_IND_SAI_RXDATA_SELECT_INPUT_3" class="anchor field"></a><code>SAI1_IPP_IND_SAI_RXDATA_SELECT_INPUT_3: u32</code></span><span id="structfield.SAI1_IPP_IND_SAI_RXSYNC_SELECT_INPUT" class="structfield small-section-header"><a href="#structfield.SAI1_IPP_IND_SAI_RXSYNC_SELECT_INPUT" class="anchor field"></a><code>SAI1_IPP_IND_SAI_RXSYNC_SELECT_INPUT: u32</code></span><span id="structfield.SAI1_IPP_IND_SAI_TXBCLK_SELECT_INPUT" class="structfield small-section-header"><a href="#structfield.SAI1_IPP_IND_SAI_TXBCLK_SELECT_INPUT" class="anchor field"></a><code>SAI1_IPP_IND_SAI_TXBCLK_SELECT_INPUT: u32</code></span><span id="structfield.SAI1_IPP_IND_SAI_TXSYNC_SELECT_INPUT" class="structfield small-section-header"><a href="#structfield.SAI1_IPP_IND_SAI_TXSYNC_SELECT_INPUT" class="anchor field"></a><code>SAI1_IPP_IND_SAI_TXSYNC_SELECT_INPUT: u32</code></span><span id="structfield.SAI2_IPG_CLK_SAI_MCLK_SELECT_INPUT_2" class="structfield small-section-header"><a href="#structfield.SAI2_IPG_CLK_SAI_MCLK_SELECT_INPUT_2" class="anchor field"></a><code>SAI2_IPG_CLK_SAI_MCLK_SELECT_INPUT_2: u32</code></span><span id="structfield.SAI2_IPP_IND_SAI_RXBCLK_SELECT_INPUT" class="structfield small-section-header"><a href="#structfield.SAI2_IPP_IND_SAI_RXBCLK_SELECT_INPUT" class="anchor field"></a><code>SAI2_IPP_IND_SAI_RXBCLK_SELECT_INPUT: u32</code></span><span id="structfield.SAI2_IPP_IND_SAI_RXDATA_SELECT_INPUT_0" class="structfield small-section-header"><a href="#structfield.SAI2_IPP_IND_SAI_RXDATA_SELECT_INPUT_0" class="anchor field"></a><code>SAI2_IPP_IND_SAI_RXDATA_SELECT_INPUT_0: u32</code></span><span id="structfield.SAI2_IPP_IND_SAI_RXSYNC_SELECT_INPUT" class="structfield small-section-header"><a href="#structfield.SAI2_IPP_IND_SAI_RXSYNC_SELECT_INPUT" class="anchor field"></a><code>SAI2_IPP_IND_SAI_RXSYNC_SELECT_INPUT: u32</code></span><span id="structfield.SAI2_IPP_IND_SAI_TXBCLK_SELECT_INPUT" class="structfield small-section-header"><a href="#structfield.SAI2_IPP_IND_SAI_TXBCLK_SELECT_INPUT" class="anchor field"></a><code>SAI2_IPP_IND_SAI_TXBCLK_SELECT_INPUT: u32</code></span><span id="structfield.SAI2_IPP_IND_SAI_TXSYNC_SELECT_INPUT" class="structfield small-section-header"><a href="#structfield.SAI2_IPP_IND_SAI_TXSYNC_SELECT_INPUT" class="anchor field"></a><code>SAI2_IPP_IND_SAI_TXSYNC_SELECT_INPUT: u32</code></span><span id="structfield.SAI3_IPG_CLK_SAI_MCLK_SELECT_INPUT_2" class="structfield small-section-header"><a href="#structfield.SAI3_IPG_CLK_SAI_MCLK_SELECT_INPUT_2" class="anchor field"></a><code>SAI3_IPG_CLK_SAI_MCLK_SELECT_INPUT_2: u32</code></span><span id="structfield.SAI3_IPP_IND_SAI_RXBCLK_SELECT_INPUT" class="structfield small-section-header"><a href="#structfield.SAI3_IPP_IND_SAI_RXBCLK_SELECT_INPUT" class="anchor field"></a><code>SAI3_IPP_IND_SAI_RXBCLK_SELECT_INPUT: u32</code></span><span id="structfield.SAI3_IPP_IND_SAI_RXDATA_SELECT_INPUT_0" class="structfield small-section-header"><a href="#structfield.SAI3_IPP_IND_SAI_RXDATA_SELECT_INPUT_0" class="anchor field"></a><code>SAI3_IPP_IND_SAI_RXDATA_SELECT_INPUT_0: u32</code></span><span id="structfield.SAI3_IPP_IND_SAI_RXSYNC_SELECT_INPUT" class="structfield small-section-header"><a href="#structfield.SAI3_IPP_IND_SAI_RXSYNC_SELECT_INPUT" class="anchor field"></a><code>SAI3_IPP_IND_SAI_RXSYNC_SELECT_INPUT: u32</code></span><span id="structfield.SAI3_IPP_IND_SAI_TXBCLK_SELECT_INPUT" class="structfield small-section-header"><a href="#structfield.SAI3_IPP_IND_SAI_TXBCLK_SELECT_INPUT" class="anchor field"></a><code>SAI3_IPP_IND_SAI_TXBCLK_SELECT_INPUT: u32</code></span><span id="structfield.SAI3_IPP_IND_SAI_TXSYNC_SELECT_INPUT" class="structfield small-section-header"><a href="#structfield.SAI3_IPP_IND_SAI_TXSYNC_SELECT_INPUT" class="anchor field"></a><code>SAI3_IPP_IND_SAI_TXSYNC_SELECT_INPUT: u32</code></span><span id="structfield.SPDIF_SPDIF_IN1_SELECT_INPUT" class="structfield small-section-header"><a href="#structfield.SPDIF_SPDIF_IN1_SELECT_INPUT" class="anchor field"></a><code>SPDIF_SPDIF_IN1_SELECT_INPUT: u32</code></span><span id="structfield.USB_IPP_IND_OTG_OC_SELECT_INPUT" class="structfield small-section-header"><a href="#structfield.USB_IPP_IND_OTG_OC_SELECT_INPUT" class="anchor field"></a><code>USB_IPP_IND_OTG_OC_SELECT_INPUT: u32</code></span><span id="structfield.XBAR1_XBAR_IN_SELECT_INPUT_14" class="structfield small-section-header"><a href="#structfield.XBAR1_XBAR_IN_SELECT_INPUT_14" class="anchor field"></a><code>XBAR1_XBAR_IN_SELECT_INPUT_14: u32</code></span><span id="structfield.XBAR1_XBAR_IN_SELECT_INPUT_15" class="structfield small-section-header"><a href="#structfield.XBAR1_XBAR_IN_SELECT_INPUT_15" class="anchor field"></a><code>XBAR1_XBAR_IN_SELECT_INPUT_15: u32</code></span><span id="structfield.XBAR1_XBAR_IN_SELECT_INPUT_16" class="structfield small-section-header"><a href="#structfield.XBAR1_XBAR_IN_SELECT_INPUT_16" class="anchor field"></a><code>XBAR1_XBAR_IN_SELECT_INPUT_16: u32</code></span><span id="structfield.XBAR1_XBAR_IN_SELECT_INPUT_17" class="structfield small-section-header"><a href="#structfield.XBAR1_XBAR_IN_SELECT_INPUT_17" class="anchor field"></a><code>XBAR1_XBAR_IN_SELECT_INPUT_17: u32</code></span><span id="structfield.XBAR1_XBAR_IN_SELECT_INPUT_10" class="structfield small-section-header"><a href="#structfield.XBAR1_XBAR_IN_SELECT_INPUT_10" class="anchor field"></a><code>XBAR1_XBAR_IN_SELECT_INPUT_10: u32</code></span><span id="structfield.XBAR1_XBAR_IN_SELECT_INPUT_12" class="structfield small-section-header"><a href="#structfield.XBAR1_XBAR_IN_SELECT_INPUT_12" class="anchor field"></a><code>XBAR1_XBAR_IN_SELECT_INPUT_12: u32</code></span><span id="structfield.XBAR1_XBAR_IN_SELECT_INPUT_13" class="structfield small-section-header"><a href="#structfield.XBAR1_XBAR_IN_SELECT_INPUT_13" class="anchor field"></a><code>XBAR1_XBAR_IN_SELECT_INPUT_13: u32</code></span><span id="structfield.XBAR1_XBAR_IN_SELECT_INPUT_18" class="structfield small-section-header"><a href="#structfield.XBAR1_XBAR_IN_SELECT_INPUT_18" class="anchor field"></a><code>XBAR1_XBAR_IN_SELECT_INPUT_18: u32</code></span><span id="structfield.XBAR1_XBAR_IN_SELECT_INPUT_19" class="structfield small-section-header"><a href="#structfield.XBAR1_XBAR_IN_SELECT_INPUT_19" class="anchor field"></a><code>XBAR1_XBAR_IN_SELECT_INPUT_19: u32</code></span><h2 id="synthetic-implementations" class="small-section-header">Auto Trait Implementations<a href="#synthetic-implementations" class="anchor"></a></h2><div id="synthetic-implementations-list"><h3 id="impl-Send" class="impl"><code class="in-band">impl <a class="trait" href="https://doc.rust-lang.org/nightly/core/marker/trait.Send.html" title="trait core::marker::Send">Send</a> for <a class="struct" href="struct.ResetValues.html" title="struct imxrt_ral::imxrt101::imxrt1015::iomuxc::ResetValues">ResetValues</a></code><a href="#impl-Send" class="anchor"></a></h3><h3 id="impl-Sync" class="impl"><code class="in-band">impl <a class="trait" href="https://doc.rust-lang.org/nightly/core/marker/trait.Sync.html" title="trait core::marker::Sync">Sync</a> for <a class="struct" href="struct.ResetValues.html" title="struct imxrt_ral::imxrt101::imxrt1015::iomuxc::ResetValues">ResetValues</a></code><a href="#impl-Sync" class="anchor"></a></h3><h3 id="impl-Unpin" class="impl"><code class="in-band">impl <a class="trait" href="https://doc.rust-lang.org/nightly/core/marker/trait.Unpin.html" title="trait core::marker::Unpin">Unpin</a> for <a class="struct" href="struct.ResetValues.html" title="struct imxrt_ral::imxrt101::imxrt1015::iomuxc::ResetValues">ResetValues</a></code><a href="#impl-Unpin" class="anchor"></a></h3></div><h2 id="blanket-implementations" class="small-section-header">Blanket Implementations<a href="#blanket-implementations" class="anchor"></a></h2><div id="blanket-implementations-list"><details class="rustdoc-toggle implementors-toggle" open><summary><h3 id="impl-Any" class="impl"><code class="in-band">impl&lt;T&gt; <a class="trait" href="https://doc.rust-lang.org/nightly/core/any/trait.Any.html" title="trait core::any::Any">Any</a> for T <span class="where fmt-newline">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: 'static + ?<a class="trait" href="https://doc.rust-lang.org/nightly/core/marker/trait.Sized.html" title="trait core::marker::Sized">Sized</a>,&nbsp;</span></code><a href="#impl-Any" class="anchor"></a><a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/any.rs.html#131-135" title="goto source code">[src]</a></h3></summary><div class="impl-items"><h4 id="method.type_id" class="method hidden trait-impl"><code>pub fn <a href="https://doc.rust-lang.org/nightly/core/any/trait.Any.html#tymethod.type_id" class="fnname">type_id</a>(&amp;self) -&gt; <a class="struct" href="https://doc.rust-lang.org/nightly/core/any/struct.TypeId.html" title="struct core::any::TypeId">TypeId</a></code><a href="#method.type_id" class="anchor"></a><a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/any.rs.html#132" title="goto source code">[src]</a></h4><div class='docblock hidden'><p>Gets the <code>TypeId</code> of <code>self</code>. <a href="https://doc.rust-lang.org/nightly/core/any/trait.Any.html#tymethod.type_id">Read more</a></p>
</div></div></details><details class="rustdoc-toggle implementors-toggle" open><summary><h3 id="impl-Borrow%3CT%3E" class="impl"><code class="in-band">impl&lt;T&gt; <a class="trait" href="https://doc.rust-lang.org/nightly/core/borrow/trait.Borrow.html" title="trait core::borrow::Borrow">Borrow</a>&lt;T&gt; for T <span class="where fmt-newline">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: ?<a class="trait" href="https://doc.rust-lang.org/nightly/core/marker/trait.Sized.html" title="trait core::marker::Sized">Sized</a>,&nbsp;</span></code><a href="#impl-Borrow%3CT%3E" class="anchor"></a><a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/borrow.rs.html#208-213" title="goto source code">[src]</a></h3></summary><div class="impl-items"><h4 id="method.borrow" class="method hidden trait-impl"><code>pub fn <a href="https://doc.rust-lang.org/nightly/core/borrow/trait.Borrow.html#tymethod.borrow" class="fnname">borrow</a>(&amp;self) -&gt; &amp;T</code><a href="#method.borrow" class="anchor"></a><a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/borrow.rs.html#210" title="goto source code">[src]</a></h4><div class='docblock hidden'><p>Immutably borrows from an owned value. <a href="https://doc.rust-lang.org/nightly/core/borrow/trait.Borrow.html#tymethod.borrow">Read more</a></p>
</div></div></details><details class="rustdoc-toggle implementors-toggle" open><summary><h3 id="impl-BorrowMut%3CT%3E" class="impl"><code class="in-band">impl&lt;T&gt; <a class="trait" href="https://doc.rust-lang.org/nightly/core/borrow/trait.BorrowMut.html" title="trait core::borrow::BorrowMut">BorrowMut</a>&lt;T&gt; for T <span class="where fmt-newline">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: ?<a class="trait" href="https://doc.rust-lang.org/nightly/core/marker/trait.Sized.html" title="trait core::marker::Sized">Sized</a>,&nbsp;</span></code><a href="#impl-BorrowMut%3CT%3E" class="anchor"></a><a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/borrow.rs.html#216-220" title="goto source code">[src]</a></h3></summary><div class="impl-items"><h4 id="method.borrow_mut" class="method hidden trait-impl"><code>pub fn <a href="https://doc.rust-lang.org/nightly/core/borrow/trait.BorrowMut.html#tymethod.borrow_mut" class="fnname">borrow_mut</a>(&amp;mut self) -&gt; &amp;mut T</code><a href="#method.borrow_mut" class="anchor"></a><a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/borrow.rs.html#217" title="goto source code">[src]</a></h4><div class='docblock hidden'><p>Mutably borrows from an owned value. <a href="https://doc.rust-lang.org/nightly/core/borrow/trait.BorrowMut.html#tymethod.borrow_mut">Read more</a></p>
</div></div></details><details class="rustdoc-toggle implementors-toggle" open><summary><h3 id="impl-From%3CT%3E" class="impl"><code class="in-band">impl&lt;T&gt; <a class="trait" href="https://doc.rust-lang.org/nightly/core/convert/trait.From.html" title="trait core::convert::From">From</a>&lt;T&gt; for T</code><a href="#impl-From%3CT%3E" class="anchor"></a><a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/convert/mod.rs.html#544-548" title="goto source code">[src]</a></h3></summary><div class="impl-items"><h4 id="method.from" class="method hidden trait-impl"><code>pub fn <a href="https://doc.rust-lang.org/nightly/core/convert/trait.From.html#tymethod.from" class="fnname">from</a>(t: T) -&gt; T</code><a href="#method.from" class="anchor"></a><a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/convert/mod.rs.html#545" title="goto source code">[src]</a></h4><div class='docblock hidden'><p>Performs the conversion.</p>
</div></div></details><details class="rustdoc-toggle implementors-toggle" open><summary><h3 id="impl-Into%3CU%3E" class="impl"><code class="in-band">impl&lt;T, U&gt; <a class="trait" href="https://doc.rust-lang.org/nightly/core/convert/trait.Into.html" title="trait core::convert::Into">Into</a>&lt;U&gt; for T <span class="where fmt-newline">where<br>&nbsp;&nbsp;&nbsp;&nbsp;U: <a class="trait" href="https://doc.rust-lang.org/nightly/core/convert/trait.From.html" title="trait core::convert::From">From</a>&lt;T&gt;,&nbsp;</span></code><a href="#impl-Into%3CU%3E" class="anchor"></a><a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/convert/mod.rs.html#533-540" title="goto source code">[src]</a></h3></summary><div class="impl-items"><h4 id="method.into" class="method hidden trait-impl"><code>pub fn <a href="https://doc.rust-lang.org/nightly/core/convert/trait.Into.html#tymethod.into" class="fnname">into</a>(self) -&gt; U</code><a href="#method.into" class="anchor"></a><a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/convert/mod.rs.html#537" title="goto source code">[src]</a></h4><div class='docblock hidden'><p>Performs the conversion.</p>
</div></div></details><details class="rustdoc-toggle implementors-toggle" open><summary><h3 id="impl-TryFrom%3CU%3E" class="impl"><code class="in-band">impl&lt;T, U&gt; <a class="trait" href="https://doc.rust-lang.org/nightly/core/convert/trait.TryFrom.html" title="trait core::convert::TryFrom">TryFrom</a>&lt;U&gt; for T <span class="where fmt-newline">where<br>&nbsp;&nbsp;&nbsp;&nbsp;U: <a class="trait" href="https://doc.rust-lang.org/nightly/core/convert/trait.Into.html" title="trait core::convert::Into">Into</a>&lt;T&gt;,&nbsp;</span></code><a href="#impl-TryFrom%3CU%3E" class="anchor"></a><a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/convert/mod.rs.html#581-590" title="goto source code">[src]</a></h3></summary><div class="impl-items"><h4 id="associatedtype.Error" class="type trait-impl"><code>type <a href="https://doc.rust-lang.org/nightly/core/convert/trait.TryFrom.html#associatedtype.Error" class="type">Error</a> = <a class="enum" href="https://doc.rust-lang.org/nightly/core/convert/enum.Infallible.html" title="enum core::convert::Infallible">Infallible</a></code><a href="#associatedtype.Error" class="anchor"></a></h4><div class='docblock'><p>The type returned in the event of a conversion error.</p>
</div><h4 id="method.try_from" class="method hidden trait-impl"><code>pub fn <a href="https://doc.rust-lang.org/nightly/core/convert/trait.TryFrom.html#tymethod.try_from" class="fnname">try_from</a>(value: U) -&gt; <a class="enum" href="https://doc.rust-lang.org/nightly/core/result/enum.Result.html" title="enum core::result::Result">Result</a>&lt;T, &lt;T as <a class="trait" href="https://doc.rust-lang.org/nightly/core/convert/trait.TryFrom.html" title="trait core::convert::TryFrom">TryFrom</a>&lt;U&gt;&gt;::<a class="type" href="https://doc.rust-lang.org/nightly/core/convert/trait.TryFrom.html#associatedtype.Error" title="type core::convert::TryFrom::Error">Error</a>&gt;</code><a href="#method.try_from" class="anchor"></a><a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/convert/mod.rs.html#587" title="goto source code">[src]</a></h4><div class='docblock hidden'><p>Performs the conversion.</p>
</div></div></details><details class="rustdoc-toggle implementors-toggle" open><summary><h3 id="impl-TryInto%3CU%3E" class="impl"><code class="in-band">impl&lt;T, U&gt; <a class="trait" href="https://doc.rust-lang.org/nightly/core/convert/trait.TryInto.html" title="trait core::convert::TryInto">TryInto</a>&lt;U&gt; for T <span class="where fmt-newline">where<br>&nbsp;&nbsp;&nbsp;&nbsp;U: <a class="trait" href="https://doc.rust-lang.org/nightly/core/convert/trait.TryFrom.html" title="trait core::convert::TryFrom">TryFrom</a>&lt;T&gt;,&nbsp;</span></code><a href="#impl-TryInto%3CU%3E" class="anchor"></a><a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/convert/mod.rs.html#567-576" title="goto source code">[src]</a></h3></summary><div class="impl-items"><h4 id="associatedtype.Error-1" class="type trait-impl"><code>type <a href="https://doc.rust-lang.org/nightly/core/convert/trait.TryInto.html#associatedtype.Error" class="type">Error</a> = &lt;U as <a class="trait" href="https://doc.rust-lang.org/nightly/core/convert/trait.TryFrom.html" title="trait core::convert::TryFrom">TryFrom</a>&lt;T&gt;&gt;::<a class="type" href="https://doc.rust-lang.org/nightly/core/convert/trait.TryFrom.html#associatedtype.Error" title="type core::convert::TryFrom::Error">Error</a></code><a href="#associatedtype.Error-1" class="anchor"></a></h4><div class='docblock'><p>The type returned in the event of a conversion error.</p>
</div><h4 id="method.try_into" class="method hidden trait-impl"><code>pub fn <a href="https://doc.rust-lang.org/nightly/core/convert/trait.TryInto.html#tymethod.try_into" class="fnname">try_into</a>(self) -&gt; <a class="enum" href="https://doc.rust-lang.org/nightly/core/result/enum.Result.html" title="enum core::result::Result">Result</a>&lt;U, &lt;U as <a class="trait" href="https://doc.rust-lang.org/nightly/core/convert/trait.TryFrom.html" title="trait core::convert::TryFrom">TryFrom</a>&lt;T&gt;&gt;::<a class="type" href="https://doc.rust-lang.org/nightly/core/convert/trait.TryFrom.html#associatedtype.Error" title="type core::convert::TryFrom::Error">Error</a>&gt;</code><a href="#method.try_into" class="anchor"></a><a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/convert/mod.rs.html#573" title="goto source code">[src]</a></h4><div class='docblock hidden'><p>Performs the conversion.</p>
</div></div></details></div></section><section id="search" class="content hidden"></section><div id="rustdoc-vars" data-root-path="../../../../" data-current-crate="imxrt_ral" data-search-index-js="../../../../search-index.js" data-search-js="../../../../search.js"></div>
    <script src="../../../../main.js"></script></body></html>