

================================================================
== Vitis HLS Report for 'convolution1_fix_Pipeline_Initialization_Conv1_Loop'
================================================================
* Date:           Wed Aug 24 16:18:38 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.37 ns|  6.952 ns|     2.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  93.330 ns|  93.330 ns|    9|    9|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Initialization_Conv1_Loop  |        7|        7|         3|          1|          1|     6|       yes|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    438|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     165|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     165|    492|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln19_fu_253_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln20_fu_265_p2       |         +|   0|  0|  10|           2|           1|
    |add_ln21_fu_296_p2       |         +|   0|  0|  24|          17|           1|
    |add_ln24_fu_388_p2       |         +|   0|  0|   9|           9|           9|
    |sub_ln21_fu_328_p2       |         -|   0|  0|  23|           1|          16|
    |sub_ln24_fu_379_p2       |         -|   0|  0|   9|           9|           9|
    |ap_condition_511         |       and|   0|  0|   2|           1|           1|
    |icmp_ln19_fu_247_p2      |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln20_fu_259_p2      |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln21_fu_279_p2      |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln23_1_fu_437_p2    |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln23_2_fu_442_p2    |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln23_3_fu_447_p2    |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln23_4_fu_452_p2    |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln23_fu_432_p2      |      icmp|   0|  0|   9|           3|           4|
    |or_ln23_1_fu_463_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln23_2_fu_477_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln23_fu_457_p2        |        or|   0|  0|   2|           1|           1|
    |j_fu_271_p3              |    select|   0|  0|   2|           1|           2|
    |select_ln21_fu_342_p3    |    select|   0|  0|  16|           1|          16|
    |select_ln23_1_fu_483_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln23_2_fu_491_p3  |    select|   0|  0|  12|           1|           4|
    |select_ln23_3_fu_499_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln23_4_fu_507_p3  |    select|   0|  0|  12|           1|           4|
    |select_ln23_5_fu_515_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln23_6_fu_523_p3  |    select|   0|  0|  12|           1|           4|
    |select_ln23_7_fu_531_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln23_8_fu_539_p3  |    select|   0|  0|  12|           1|           4|
    |select_ln23_fu_469_p3    |    select|   0|  0|  12|           1|          12|
    |select_ln24_2_fu_567_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln24_4_fu_583_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln24_8_fu_615_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln24_9_fu_623_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln24_fu_551_p3    |    select|   0|  0|  12|           1|          12|
    |tmp1_V_11_15_fu_575_p3   |    select|   0|  0|  12|           1|          12|
    |tmp1_V_11_16_fu_591_p3   |    select|   0|  0|  12|           1|          12|
    |tmp1_V_11_17_fu_599_p3   |    select|   0|  0|  12|           1|          12|
    |tmp1_V_11_18_fu_607_p3   |    select|   0|  0|  12|           1|          12|
    |tmp1_V_11_19_fu_631_p3   |    select|   0|  0|  12|           1|          12|
    |tmp1_V_11_20_fu_639_p3   |    select|   0|  0|  12|           1|          12|
    |tmp1_V_11_fu_559_p3      |    select|   0|  0|  12|           1|          12|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln21_fu_314_p2       |       xor|   0|  0|   7|           7|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 438|          99|         299|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_r_3     |   9|          2|    3|          6|
    |i_fu_136                 |   9|          2|   16|         32|
    |r_fu_88                  |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   40|         80|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_136                          |  16|   0|   16|          0|
    |icmp_ln19_reg_847                 |   1|   0|    1|          0|
    |j_reg_851                         |   2|   0|    2|          0|
    |r_3_reg_838                       |   3|   0|    3|          0|
    |r_3_reg_838_pp0_iter1_reg         |   3|   0|    3|          0|
    |r_fu_88                           |   3|   0|    3|          0|
    |tmp1_V_0_0_fu_100                 |  12|   0|   12|          0|
    |tmp1_V_11_11_fu_128               |  12|   0|   12|          0|
    |tmp1_V_11_13_fu_132               |  12|   0|   12|          0|
    |tmp1_V_11_2_fu_92                 |  12|   0|   12|          0|
    |tmp1_V_11_4_fu_124                |  12|   0|   12|          0|
    |tmp1_V_11_6_fu_120                |  12|   0|   12|          0|
    |tmp1_V_11_9_fu_96                 |  12|   0|   12|          0|
    |tmp1_V_1_0_fu_104                 |  12|   0|   12|          0|
    |tmp1_V_2_0_fu_108                 |  12|   0|   12|          0|
    |tmp1_V_4_0_fu_112                 |  12|   0|   12|          0|
    |tmp1_V_5_0_fu_116                 |  12|   0|   12|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 165|   0|  165|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  convolution1_fix_Pipeline_Initialization_Conv1_Loop|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  convolution1_fix_Pipeline_Initialization_Conv1_Loop|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  convolution1_fix_Pipeline_Initialization_Conv1_Loop|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  convolution1_fix_Pipeline_Initialization_Conv1_Loop|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  convolution1_fix_Pipeline_Initialization_Conv1_Loop|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  convolution1_fix_Pipeline_Initialization_Conv1_Loop|  return value|
|input_r_address0         |  out|    9|   ap_memory|                                              input_r|         array|
|input_r_ce0              |  out|    1|   ap_memory|                                              input_r|         array|
|input_r_q0               |   in|   16|   ap_memory|                                              input_r|         array|
|tmp1_V_11_0_out          |  out|   12|      ap_vld|                                      tmp1_V_11_0_out|       pointer|
|tmp1_V_11_0_out_ap_vld   |  out|    1|      ap_vld|                                      tmp1_V_11_0_out|       pointer|
|tmp1_V_10_0_out          |  out|   12|      ap_vld|                                      tmp1_V_10_0_out|       pointer|
|tmp1_V_10_0_out_ap_vld   |  out|    1|      ap_vld|                                      tmp1_V_10_0_out|       pointer|
|tmp1_V_11_4_out          |  out|   12|      ap_vld|                                      tmp1_V_11_4_out|       pointer|
|tmp1_V_11_4_out_ap_vld   |  out|    1|      ap_vld|                                      tmp1_V_11_4_out|       pointer|
|tmp1_V_11_6_out          |  out|   12|      ap_vld|                                      tmp1_V_11_6_out|       pointer|
|tmp1_V_11_6_out_ap_vld   |  out|    1|      ap_vld|                                      tmp1_V_11_6_out|       pointer|
|tmp1_V_5_0_out           |  out|   12|      ap_vld|                                       tmp1_V_5_0_out|       pointer|
|tmp1_V_5_0_out_ap_vld    |  out|    1|      ap_vld|                                       tmp1_V_5_0_out|       pointer|
|tmp1_V_4_0_out           |  out|   12|      ap_vld|                                       tmp1_V_4_0_out|       pointer|
|tmp1_V_4_0_out_ap_vld    |  out|    1|      ap_vld|                                       tmp1_V_4_0_out|       pointer|
|tmp1_V_2_0_out           |  out|   12|      ap_vld|                                       tmp1_V_2_0_out|       pointer|
|tmp1_V_2_0_out_ap_vld    |  out|    1|      ap_vld|                                       tmp1_V_2_0_out|       pointer|
|tmp1_V_1_0_out           |  out|   12|      ap_vld|                                       tmp1_V_1_0_out|       pointer|
|tmp1_V_1_0_out_ap_vld    |  out|    1|      ap_vld|                                       tmp1_V_1_0_out|       pointer|
|tmp1_V_0_0_out           |  out|   12|      ap_vld|                                       tmp1_V_0_0_out|       pointer|
|tmp1_V_0_0_out_ap_vld    |  out|    1|      ap_vld|                                       tmp1_V_0_0_out|       pointer|
|tmp1_V_11_9_out          |  out|   12|      ap_vld|                                      tmp1_V_11_9_out|       pointer|
|tmp1_V_11_9_out_ap_vld   |  out|    1|      ap_vld|                                      tmp1_V_11_9_out|       pointer|
|tmp1_V_11_11_out         |  out|   12|      ap_vld|                                     tmp1_V_11_11_out|       pointer|
|tmp1_V_11_11_out_ap_vld  |  out|    1|      ap_vld|                                     tmp1_V_11_11_out|       pointer|
+-------------------------+-----+-----+------------+-----------------------------------------------------+--------------+

