<div id="pf86" class="pf w0 h0" data-page-no="86"><div class="pc pc86 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg86.png"/><div class="t m0 x33 hf yf6 ff3 fs5 fc0 sc0 ls0 ws197">• DWT</div><div class="t m0 x33 hf yf7 ff3 fs5 fc0 sc0 ls0 ws197">• NVIC</div><div class="t m0 x33 h16 yf8 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Crossbar bus switch<span class="fs8 fc1 v3">1</span></div><div class="t m0 x33 h16 yf9 ff3 fs5 fc0 sc0 ls0 ws197">• AHB-AP<span class="fs8 fc1 v3">1</span></div><div class="t m0 x33 h15 yfa ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Private peripheral bus<span class="fs8 fc1 v3">1</span></div><div class="t m0 x9 hd ya74 ff1 fs7 fc0 sc0 ls0 ws194">6.3 Boot</div><div class="t m0 x9 hf ya75 ff3 fs5 fc0 sc0 ls0 ws0">This section describes the boot sequence, including sources and options.</div><div class="t m0 x9 hf ya76 ff3 fs5 fc0 sc0 ls0 ws0">Some configuration information such as clock trim values stored in factory programmed</div><div class="t m0 x9 hf ya77 ff3 fs5 fc0 sc0 ls0 ws0">flash locations is autoloaded.</div><div class="t m0 x9 he ya78 ff1 fs1 fc0 sc0 ls0 ws0">6.3.1<span class="_ _b"> </span>Boot sources</div><div class="t m0 x9 hf ya79 ff3 fs5 fc0 sc0 ls0 ws0">The CM0+ core adds support for a programmable Vector Table Offset Register (VTOR)</div><div class="t m0 x9 hf ya7a ff3 fs5 fc0 sc0 ls0 ws0">to relocate the exception vector table. This device supports booting from internal flash</div><div class="t m0 x9 hf ya7b ff3 fs5 fc0 sc0 ls0 ws0">and RAM.</div><div class="t m0 x9 hf ye3 ff3 fs5 fc0 sc0 ls0 ws0">This device supports booting from internal flash with the reset vectors located at</div><div class="t m0 x9 hf ye4 ff3 fs5 fc0 sc0 ls0 ws0">addresses 0x0 (initial SP_main), 0x4 (initial PC), and RAM with relocating the exception</div><div class="t m0 x9 hf ye5 ff3 fs5 fc0 sc0 ls0 ws0">vector table to RAM.</div><div class="t m0 x9 he ya7c ff1 fs1 fc0 sc0 ls0 ws0">6.3.2<span class="_ _b"> </span>FOPT boot options</div><div class="t m0 x9 hf ya7d ff3 fs5 fc0 sc0 ls0 ws0">The flash option register (FOPT) in flash memory module (FTFA) allows the user to</div><div class="t m0 x9 hf ya7e ff3 fs5 fc0 sc0 ls0 ws0">customize the operation of the MCU at boot time. The register contains read-only bits</div><div class="t m0 x9 hf ya7f ff3 fs5 fc0 sc0 ls0 ws0">that are loaded from the NVM&apos;s option byte in the flash configuration field. The default</div><div class="t m0 x9 hf ya80 ff3 fs5 fc0 sc0 ls0 ws0">setting for all values in the FOPT register is logic 1 since it is copied from the option byte</div><div class="t m0 x9 hf ya81 ff3 fs5 fc0 sc0 ls0 ws0">residing in flash, which has all bits as logic 1 in the flash erased state. To configure for</div><div class="t m0 x9 hf ya82 ff3 fs5 fc0 sc0 ls0 ws0">alternate settings, program the appropriate bits in the NVM option byte. The new settings</div><div class="t m0 x9 hf ya83 ff3 fs5 fc0 sc0 ls0 ws0">will take effect on subsequent POR, VLLSx recoveries, and any system reset. For more</div><div class="t m0 x9 hf ya84 ff3 fs5 fc0 sc0 ls0 ws0">details on programming the option byte, refer to the flash memory chapter.</div><div class="t m0 x95 h7 ya85 ff2 fs4 fc0 sc0 ls0 ws0">1.<span class="_ _1a"> </span>CDBGRSTREQ does not affect AHB resources so that debug resources on the private peripheral bus are available</div><div class="t m0 x8e h7 ya86 ff2 fs4 fc0 sc0 ls0 ws0">during System Reset.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0">Boot</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">134<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf86" data-dest-detail='[134,"XYZ",null,76,null]'><div class="d m1" style="border-style:none;position:absolute;left:190.770000px;bottom:682.054000px;width:5.250000px;height:10.500000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf86" data-dest-detail='[134,"XYZ",null,76,null]'><div class="d m1" style="border-style:none;position:absolute;left:130.108000px;bottom:666.054000px;width:5.250000px;height:10.500000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf86" data-dest-detail='[134,"XYZ",null,76,null]'><div class="d m1" style="border-style:none;position:absolute;left:130.108000px;bottom:666.054000px;width:5.250000px;height:10.500000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf86" data-dest-detail='[134,"XYZ",null,76,null]'><div class="d m1" style="border-style:none;position:absolute;left:200.864000px;bottom:650.054000px;width:5.250000px;height:10.500000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf86" data-dest-detail='[134,"XYZ",null,76,null]'><div class="d m1" style="border-style:none;position:absolute;left:200.864000px;bottom:650.054000px;width:5.250000px;height:10.500000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
