<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p371" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_371{left:96px;bottom:1124px;letter-spacing:0.17px;}
#t2_371{left:619px;bottom:1130px;}
#t3_371{left:619px;bottom:1124px;letter-spacing:0.14px;}
#t4_371{left:83px;bottom:81px;letter-spacing:-0.13px;}
#t5_371{left:397px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t6_371{left:830px;bottom:81px;letter-spacing:-0.14px;}
#t7_371{left:138px;bottom:1069px;}
#t8_371{left:165px;bottom:1069px;letter-spacing:0.1px;word-spacing:0.01px;}
#t9_371{left:165px;bottom:1051px;letter-spacing:0.11px;word-spacing:-0.03px;}
#ta_371{left:165px;bottom:1033px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tb_371{left:137px;bottom:1007px;letter-spacing:0.12px;word-spacing:0.22px;}
#tc_371{left:137px;bottom:988px;letter-spacing:0.11px;word-spacing:1.19px;}
#td_371{left:137px;bottom:970px;letter-spacing:0.11px;word-spacing:1.65px;}
#te_371{left:137px;bottom:952px;letter-spacing:0.11px;}
#tf_371{left:137px;bottom:915px;}
#tg_371{left:165px;bottom:915px;letter-spacing:0.11px;word-spacing:-0.06px;}
#th_371{left:325px;bottom:915px;letter-spacing:0.08px;word-spacing:0.03px;}
#ti_371{left:165px;bottom:897px;letter-spacing:0.11px;word-spacing:-0.33px;}
#tj_371{left:413px;bottom:897px;letter-spacing:0.08px;word-spacing:-0.26px;}
#tk_371{left:543px;bottom:897px;letter-spacing:0.15px;}
#tl_371{left:559px;bottom:897px;letter-spacing:0.09px;word-spacing:-0.31px;}
#tm_371{left:659px;bottom:897px;letter-spacing:0.11px;word-spacing:-0.35px;}
#tn_371{left:165px;bottom:878px;letter-spacing:0.1px;word-spacing:-0.02px;}
#to_371{left:137px;bottom:842px;}
#tp_371{left:165px;bottom:842px;letter-spacing:0.13px;word-spacing:0.01px;}
#tq_371{left:263px;bottom:842px;letter-spacing:0.1px;}
#tr_371{left:165px;bottom:823px;letter-spacing:0.12px;word-spacing:-0.02px;}
#ts_371{left:351px;bottom:823px;letter-spacing:0.08px;word-spacing:0.07px;}
#tt_371{left:451px;bottom:823px;}
#tu_371{left:137px;bottom:787px;}
#tv_371{left:165px;bottom:787px;letter-spacing:0.13px;word-spacing:-0.54px;}
#tw_371{left:246px;bottom:787px;letter-spacing:0.09px;word-spacing:-0.42px;}
#tx_371{left:165px;bottom:768px;letter-spacing:0.12px;word-spacing:-0.05px;}
#ty_371{left:320px;bottom:768px;letter-spacing:0.08px;word-spacing:0.06px;}
#tz_371{left:420px;bottom:768px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t10_371{left:165px;bottom:750px;letter-spacing:0.11px;}
#t11_371{left:137px;bottom:713px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t12_371{left:236px;bottom:713px;letter-spacing:0.15px;}
#t13_371{left:300px;bottom:711px;letter-spacing:0.13px;}
#t14_371{left:326px;bottom:713px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t15_371{left:137px;bottom:692px;letter-spacing:0.09px;}
#t16_371{left:137px;bottom:666px;}
#t17_371{left:165px;bottom:666px;letter-spacing:0.11px;}
#t18_371{left:165px;bottom:648px;letter-spacing:0.09px;word-spacing:-0.51px;}
#t19_371{left:165px;bottom:629px;letter-spacing:0.09px;word-spacing:0.02px;}
#t1a_371{left:137px;bottom:603px;}
#t1b_371{left:165px;bottom:603px;letter-spacing:0.11px;}
#t1c_371{left:165px;bottom:585px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1d_371{left:137px;bottom:559px;}
#t1e_371{left:165px;bottom:559px;letter-spacing:0.09px;}
#t1f_371{left:165px;bottom:541px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t1g_371{left:165px;bottom:522px;letter-spacing:0.11px;word-spacing:-0.53px;}
#t1h_371{left:165px;bottom:504px;letter-spacing:0.1px;word-spacing:-0.04px;}
#t1i_371{left:165px;bottom:467px;letter-spacing:0.11px;word-spacing:-0.1px;}
#t1j_371{left:165px;bottom:449px;letter-spacing:0.11px;}
#t1k_371{left:138px;bottom:423px;}
#t1l_371{left:165px;bottom:423px;letter-spacing:0.11px;word-spacing:-0.19px;}
#t1m_371{left:165px;bottom:405px;letter-spacing:0.09px;}
#t1n_371{left:138px;bottom:379px;}
#t1o_371{left:165px;bottom:379px;letter-spacing:0.09px;word-spacing:0.02px;}
#t1p_371{left:138px;bottom:353px;}
#t1q_371{left:165px;bottom:353px;letter-spacing:0.11px;word-spacing:-0.16px;}
#t1r_371{left:165px;bottom:335px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1s_371{left:138px;bottom:298px;letter-spacing:0.11px;}
#t1t_371{left:138px;bottom:280px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1u_371{left:138px;bottom:261px;letter-spacing:0.01px;}
#t1v_371{left:138px;bottom:225px;letter-spacing:0.11px;word-spacing:-0.23px;}
#t1w_371{left:138px;bottom:206px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t1x_371{left:138px;bottom:170px;letter-spacing:0.09px;word-spacing:0.02px;}

.s1_371{font-size:15px;font-family:Arial-Bold_sgd;color:#000;}
.s2_371{font-size:3px;font-family:Arial-Bold_sgd;color:#7F7F7F;}
.s3_371{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s4_371{font-size:15px;font-family:sub_Times-Roman_lfr;color:#000;}
.s5_371{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s6_371{font-size:15px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.s7_371{font-size:15px;font-family:TimesNewRomanPSMT_rx;color:#000;}
.s8_371{font-size:15px;font-family:sub_CourierNewPS-ItalicMT_ti;color:#000;}
.s9_371{font-size:12px;font-family:sub_CourierNewPS-ItalicMT_ti;color:#000;}
.t.v0_371{transform:scaleX(0.126);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts371" type="text/css" >

@font-face {
	font-family: Arial-Bold_sgd;
	src: url("fonts/Arial-Bold_sgd.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_rx;
	src: url("fonts/TimesNewRomanPSMT_rx.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_CourierNewPS-ItalicMT_ti;
	src: url("fonts/sub_CourierNewPS-ItalicMT_ti.woff") format("woff");
}

@font-face {
	font-family: sub_Times-Roman_lfr;
	src: url("fonts/sub_Times-Roman_lfr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg371Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg371" style="-webkit-user-select: none;"><object width="935" height="1210" data="371/371.svg" type="image/svg+xml" id="pdf371" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_371" class="t s1_371">SCD </span><span id="t2_371" class="t v0_371 s2_371">I</span><span id="t3_371" class="t s1_371">Store Conditional Doubleword </span>
<span id="t4_371" class="t s3_371">MIPS® Architecture for Programmers Volume II-B: </span><span id="t5_371" class="t s3_371">microMIPS64™ Instruction Set, Revision 6.05 </span><span id="t6_371" class="t s3_371">371 </span>
<span id="t7_371" class="t s4_371">• </span><span id="t8_371" class="t s4_371">An RMW sequence executed without intervening events that would cause the SCD to fail must use the same </span>
<span id="t9_371" class="t s4_371">address in the LLD and SCD. The address is the same if the virtual address, physical address, and cache-coher- </span>
<span id="ta_371" class="t s4_371">ence algorithm are identical. </span>
<span id="tb_371" class="t s4_371">Atomic RMW is provided only for synchronizable memory locations. A synchronizable memory location is one that </span>
<span id="tc_371" class="t s4_371">is associated with the state and logic necessary to implement the LL/SC semantics. Whether a memory location is </span>
<span id="td_371" class="t s4_371">synchronizable depends on the processor and system configurations, and on the memory access type used for the </span>
<span id="te_371" class="t s4_371">location: </span>
<span id="tf_371" class="t s4_371">• </span><span id="tg_371" class="t s5_371">Uniprocessor atomicity: </span><span id="th_371" class="t s4_371">To provide atomic RMW on a single processor, all accesses to the location must be </span>
<span id="ti_371" class="t s4_371">made with memory access type of either </span><span id="tj_371" class="t s6_371">cached non coherent </span><span id="tk_371" class="t s4_371">or </span><span id="tl_371" class="t s6_371">cached coherent</span><span id="tm_371" class="t s4_371">. All accesses must be to one or </span>
<span id="tn_371" class="t s4_371">the other access type, and they may not be mixed. </span>
<span id="to_371" class="t s4_371">• </span><span id="tp_371" class="t s5_371">MP atomicity: </span><span id="tq_371" class="t s4_371">To provide atomic RMW among multiple processors, all accesses to the location must be made </span>
<span id="tr_371" class="t s4_371">with a memory access type of </span><span id="ts_371" class="t s6_371">cached coherent</span><span id="tt_371" class="t s4_371">. </span>
<span id="tu_371" class="t s4_371">• </span><span id="tv_371" class="t s5_371">I/O System: </span><span id="tw_371" class="t s4_371">To provide atomic RMW with a coherent I/O system, all accesses to the location must be made with </span>
<span id="tx_371" class="t s4_371">a memory access type of </span><span id="ty_371" class="t s6_371">cached coherent</span><span id="tz_371" class="t s4_371">. If the I/O system does not use coherent memory operations, then </span>
<span id="t10_371" class="t s4_371">atomic RMW cannot be provided with respect to the I/O reads and writes. </span>
<span id="t11_371" class="t s7_371">Release 6 (with </span><span id="t12_371" class="t s8_371">Config5 </span>
<span id="t13_371" class="t s9_371">ULS </span>
<span id="t14_371" class="t s7_371">=1) formally defines support for uncached LLD and SCD with the following con- </span>
<span id="t15_371" class="t s7_371">straints. </span>
<span id="t16_371" class="t s7_371">• </span><span id="t17_371" class="t s7_371">Both LLD and SCD must be uncached, and the address must be defined as synchronizable in the system. If the </span>
<span id="t18_371" class="t s7_371">address is non-synchronizable, then this may result in UNPREDICTABLE behavior. The recommended response </span>
<span id="t19_371" class="t s7_371">is that the sub-system report a Bus Error to the processor. </span>
<span id="t1a_371" class="t s7_371">• </span><span id="t1b_371" class="t s7_371">The use of uncached LLD and SCD is applicable to any address within the supported address range of the sys- </span>
<span id="t1c_371" class="t s7_371">tem, or any system configuration, as long as the system implements means to monitor the sequence. </span>
<span id="t1d_371" class="t s7_371">• </span><span id="t1e_371" class="t s7_371">The SCD that ends the sequence may fail locally, but never succeed locally within the processor. When it does </span>
<span id="t1f_371" class="t s7_371">not fail locally, the SCD must be issued to a “monitor” which is responsible for monitoring the address. This </span>
<span id="t1g_371" class="t s7_371">monitor makes the final determination as to whether the SCD fails or not, and communicates this to the processor </span>
<span id="t1h_371" class="t s7_371">that initiated the sequence. </span>
<span id="t1i_371" class="t s7_371">It is implementation dependent as to what form the monitor takes. It is however differentiated from cached LLD </span>
<span id="t1j_371" class="t s7_371">and SCD which rely on a coherence protocol to make the determination as to whether the sequence succeeds. </span>
<span id="t1k_371" class="t s7_371">• </span><span id="t1l_371" class="t s7_371">Same processor uncached (but not cached) stores will cause the sequence to fail if the store address matches that </span>
<span id="t1m_371" class="t s7_371">of the sequence. A cached store to the same address will cause UNPREDICTABLE behavior. </span>
<span id="t1n_371" class="t s7_371">• </span><span id="t1o_371" class="t s7_371">Remote cached coherent stores to the same address will cause UNPREDICTABLE behavior. </span>
<span id="t1p_371" class="t s7_371">• </span><span id="t1q_371" class="t s7_371">Remote cached non-coherent or uncached stores may cause the sequence to fail if they address the external mon- </span>
<span id="t1r_371" class="t s7_371">itor and the monitor makes this determination. </span>
<span id="t1s_371" class="t s7_371">As emphasized above, it is not recommended that software mix memory access types during LLD and SCD </span>
<span id="t1t_371" class="t s7_371">sequences. That is all memory accesses must be of the same type, otherwise this may result in UNPREDICTABLE </span>
<span id="t1u_371" class="t s7_371">behavior. </span>
<span id="t1v_371" class="t s7_371">Conditions that cause UNPREDICTABLE behavior for legacy cached LLD and SCD sequences may also cause such </span>
<span id="t1w_371" class="t s7_371">behavior for uncached sequences. </span>
<span id="t1x_371" class="t s7_371">A PAUSE instruction is no-op’d when it is preceded by an uncached LLD. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
