{
    "DESIGN_NAME": "riscv_top",
    "VERILOG_FILES": [
        "dir::rtl/riscv_top.v",
        "dir::rtl/pc_unit.v",
        "dir::rtl/instruction_mem.v",
        "dir::rtl/imm_gen.v",
        "dir::rtl/control_unit.v",
        "dir::rtl/alu_decoder.v",
        "dir::rtl/register_file.v",
        "dir::rtl/alu.v"
    ],
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 20.0,
    "FP_SIZING": "relative",
    "FP_CORE_UTIL": 15,
    "PL_TARGET_DENSITY": 0.20,
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "VDD_NETS": ["vccd1"],
    "GND_NETS": ["vcss1"],
    "SYNTH_STRATEGY": "AREA 0"
}