Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,3
design__inferred_latch__count,0
design__instance__count,3621
design__instance__area,26522.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,13
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.04563196748495102
power__switching__total,0.05264667794108391
power__leakage__total,2.4996619885087057E-8
power__total,0.09827866405248642
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.6210224732461224
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.5831106318401537
timing__hold__ws__corner:nom_tt_025C_1v80,0.30460823614533217
timing__setup__ws__corner:nom_tt_025C_1v80,0.0
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.304608
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,26
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,13
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.9013867685170496
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.8401677369401964
timing__hold__ws__corner:nom_ss_100C_1v60,0.8390788301668477
timing__setup__ws__corner:nom_ss_100C_1v60,-8.205598210942158
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-332.4417812907209
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-8.205598210942158
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.839079
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,101
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-8.205598
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,101
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,13
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.508906708955803
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.47962690732157687
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11942558391348965
timing__setup__ws__corner:nom_ff_n40C_1v95,0.09481971032282067
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.119426
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,0.094820
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,28
design__max_fanout_violation__count,13
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.4979344855154194
clock__skew__worst_setup,0.47223792879451204
timing__hold__ws,0.11494444610361113
timing__setup__ws,-8.463722406932499
timing__hold__tns,0.0
timing__setup__tns,-348.3705298395206
timing__hold__wns,0
timing__setup__wns,-8.463722406932499
timing__hold_vio__count,0
timing__hold_r2r__ws,0.114944
timing__hold_r2r_vio__count,0
timing__setup_vio__count,301
timing__setup_r2r__ws,-8.463722
timing__setup_r2r_vio__count,301
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,3621
design__instance__area__stdcell,26522.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.774271
design__instance__utilization__stdcell,0.774271
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,58567
design__violations,0
design__instance__count__setup_buffer,12
design__instance__count__hold_buffer,19
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
route__net,3165
route__net__special,2
route__drc_errors__iter:1,1807
route__wirelength__iter:1,65702
route__drc_errors__iter:2,717
route__wirelength__iter:2,64936
route__drc_errors__iter:3,763
route__wirelength__iter:3,64704
route__drc_errors__iter:4,186
route__wirelength__iter:4,64755
route__drc_errors__iter:5,2
route__wirelength__iter:5,64693
route__drc_errors__iter:6,0
route__wirelength__iter:6,64693
route__drc_errors,0
route__wirelength,64693
route__vias,21867
route__vias__singlecut,21867
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,273.52
timing__unannotated_net__count__corner:nom_tt_025C_1v80,24
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,24
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,24
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,13
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.6065522700231226
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.5733697012800538
timing__hold__ws__corner:min_tt_025C_1v80,0.29851705285960706
timing__setup__ws__corner:min_tt_025C_1v80,0.0
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.298517
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,24
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,5
design__max_fanout_violation__count__corner:min_ss_100C_1v60,13
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.878451558581086
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.8243915783363951
timing__hold__ws__corner:min_ss_100C_1v60,0.8272266439322591
timing__setup__ws__corner:min_ss_100C_1v60,-7.958153472572328
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-319.00604305511627
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-7.958153472572328
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.827227
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,99
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-7.958153
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,99
timing__unannotated_net__count__corner:min_ss_100C_1v60,24
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,13
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.4979344855154194
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.47223792879451204
timing__hold__ws__corner:min_ff_n40C_1v95,0.11494444610361113
timing__setup__ws__corner:min_ff_n40C_1v95,0.1719993085530807
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.114944
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,0.171999
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,24
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,13
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.6384125075953134
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.59362771933872
timing__hold__ws__corner:max_tt_025C_1v80,0.31060516149360085
timing__setup__ws__corner:max_tt_025C_1v80,0.0
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.310605
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,24
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,28
design__max_fanout_violation__count__corner:max_ss_100C_1v60,13
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.9277813224732794
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.8563032747472328
timing__hold__ws__corner:max_ss_100C_1v60,0.8503791245202865
timing__setup__ws__corner:max_ss_100C_1v60,-8.463722406932499
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-348.3705298395206
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-8.463722406932499
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.850379
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,101
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-8.463722
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,101
timing__unannotated_net__count__corner:max_ss_100C_1v60,24
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,13
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.5221443425420045
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.4873693808696799
timing__hold__ws__corner:max_ff_n40C_1v95,0.12412721202229461
timing__setup__ws__corner:max_ff_n40C_1v95,0.015797141819560108
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.124127
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,0.015797
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,24
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,24
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79335
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79917
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.00664797
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.00547373
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00083245
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.00547373
ir__voltage__worst,1.79000000000000003552713678800500929355621337890625
ir__drop__avg,0.00082499999999999999548971896246030155452899634838104248046875
ir__drop__worst,0.0066499999999999996613819774893272551707923412322998046875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
