INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADOproject/CPU/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADOproject/CPU/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADOproject/CPU/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADOproject/CPU/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADOproject/CPU/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADOproject/CPU/lab_4/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADOproject/CPU/lab_4/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol sa, assumed default net type wire [D:/VIVADOproject/CPU/lab_4/rtl/datapath.v:125]
INFO: [VRFC 10-2458] undeclared symbol hilo_i, assumed default net type wire [D:/VIVADOproject/CPU/lab_4/rtl/datapath.v:137]
INFO: [VRFC 10-2458] undeclared symbol hilo_o, assumed default net type wire [D:/VIVADOproject/CPU/lab_4/rtl/datapath.v:137]
INFO: [VRFC 10-2458] undeclared symbol hilo_writeE, assumed default net type wire [D:/VIVADOproject/CPU/lab_4/rtl/datapath.v:137]
INFO: [VRFC 10-2458] undeclared symbol hilo_writeW, assumed default net type wire [D:/VIVADOproject/CPU/lab_4/rtl/datapath.v:149]
ERROR: [VRFC 10-2989] 'hilo_iW' is not declared [D:/VIVADOproject/CPU/lab_4/rtl/datapath.v:149]
ERROR: [VRFC 10-2865] module 'datapath' ignored due to previous errors [D:/VIVADOproject/CPU/lab_4/rtl/datapath.v:23]
