#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1860db0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1860f40 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x18522d0 .functor NOT 1, L_0x18bda40, C4<0>, C4<0>, C4<0>;
L_0x18bd820 .functor XOR 2, L_0x18bd6c0, L_0x18bd780, C4<00>, C4<00>;
L_0x18bd930 .functor XOR 2, L_0x18bd820, L_0x18bd890, C4<00>, C4<00>;
v0x18b5380_0 .net *"_ivl_10", 1 0, L_0x18bd890;  1 drivers
v0x18b5480_0 .net *"_ivl_12", 1 0, L_0x18bd930;  1 drivers
v0x18b5560_0 .net *"_ivl_2", 1 0, L_0x18b86a0;  1 drivers
v0x18b5620_0 .net *"_ivl_4", 1 0, L_0x18bd6c0;  1 drivers
v0x18b5700_0 .net *"_ivl_6", 1 0, L_0x18bd780;  1 drivers
v0x18b5830_0 .net *"_ivl_8", 1 0, L_0x18bd820;  1 drivers
v0x18b5910_0 .net "a", 0 0, v0x18b0040_0;  1 drivers
v0x18b59b0_0 .net "b", 0 0, v0x18b00e0_0;  1 drivers
v0x18b5a50_0 .net "c", 0 0, v0x18b0180_0;  1 drivers
v0x18b5af0_0 .var "clk", 0 0;
v0x18b5b90_0 .net "d", 0 0, v0x18b02c0_0;  1 drivers
v0x18b5c30_0 .net "out_pos_dut", 0 0, L_0x18bd310;  1 drivers
v0x18b5cd0_0 .net "out_pos_ref", 0 0, L_0x18b7200;  1 drivers
v0x18b5d70_0 .net "out_sop_dut", 0 0, L_0x18ba580;  1 drivers
v0x18b5e10_0 .net "out_sop_ref", 0 0, L_0x188a7f0;  1 drivers
v0x18b5eb0_0 .var/2u "stats1", 223 0;
v0x18b5f50_0 .var/2u "strobe", 0 0;
v0x18b5ff0_0 .net "tb_match", 0 0, L_0x18bda40;  1 drivers
v0x18b60c0_0 .net "tb_mismatch", 0 0, L_0x18522d0;  1 drivers
v0x18b6160_0 .net "wavedrom_enable", 0 0, v0x18b0590_0;  1 drivers
v0x18b6230_0 .net "wavedrom_title", 511 0, v0x18b0630_0;  1 drivers
L_0x18b86a0 .concat [ 1 1 0 0], L_0x18b7200, L_0x188a7f0;
L_0x18bd6c0 .concat [ 1 1 0 0], L_0x18b7200, L_0x188a7f0;
L_0x18bd780 .concat [ 1 1 0 0], L_0x18bd310, L_0x18ba580;
L_0x18bd890 .concat [ 1 1 0 0], L_0x18b7200, L_0x188a7f0;
L_0x18bda40 .cmp/eeq 2, L_0x18b86a0, L_0x18bd930;
S_0x18610d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1860f40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x18526b0 .functor AND 1, v0x18b0180_0, v0x18b02c0_0, C4<1>, C4<1>;
L_0x1852a90 .functor NOT 1, v0x18b0040_0, C4<0>, C4<0>, C4<0>;
L_0x1852e70 .functor NOT 1, v0x18b00e0_0, C4<0>, C4<0>, C4<0>;
L_0x18530f0 .functor AND 1, L_0x1852a90, L_0x1852e70, C4<1>, C4<1>;
L_0x186b940 .functor AND 1, L_0x18530f0, v0x18b0180_0, C4<1>, C4<1>;
L_0x188a7f0 .functor OR 1, L_0x18526b0, L_0x186b940, C4<0>, C4<0>;
L_0x18b6680 .functor NOT 1, v0x18b00e0_0, C4<0>, C4<0>, C4<0>;
L_0x18b66f0 .functor OR 1, L_0x18b6680, v0x18b02c0_0, C4<0>, C4<0>;
L_0x18b6800 .functor AND 1, v0x18b0180_0, L_0x18b66f0, C4<1>, C4<1>;
L_0x18b68c0 .functor NOT 1, v0x18b0040_0, C4<0>, C4<0>, C4<0>;
L_0x18b6990 .functor OR 1, L_0x18b68c0, v0x18b00e0_0, C4<0>, C4<0>;
L_0x18b6a00 .functor AND 1, L_0x18b6800, L_0x18b6990, C4<1>, C4<1>;
L_0x18b6b80 .functor NOT 1, v0x18b00e0_0, C4<0>, C4<0>, C4<0>;
L_0x18b6bf0 .functor OR 1, L_0x18b6b80, v0x18b02c0_0, C4<0>, C4<0>;
L_0x18b6b10 .functor AND 1, v0x18b0180_0, L_0x18b6bf0, C4<1>, C4<1>;
L_0x18b6d80 .functor NOT 1, v0x18b0040_0, C4<0>, C4<0>, C4<0>;
L_0x18b6e80 .functor OR 1, L_0x18b6d80, v0x18b02c0_0, C4<0>, C4<0>;
L_0x18b6f40 .functor AND 1, L_0x18b6b10, L_0x18b6e80, C4<1>, C4<1>;
L_0x18b70f0 .functor XNOR 1, L_0x18b6a00, L_0x18b6f40, C4<0>, C4<0>;
v0x1851c00_0 .net *"_ivl_0", 0 0, L_0x18526b0;  1 drivers
v0x1852000_0 .net *"_ivl_12", 0 0, L_0x18b6680;  1 drivers
v0x18523e0_0 .net *"_ivl_14", 0 0, L_0x18b66f0;  1 drivers
v0x18527c0_0 .net *"_ivl_16", 0 0, L_0x18b6800;  1 drivers
v0x1852ba0_0 .net *"_ivl_18", 0 0, L_0x18b68c0;  1 drivers
v0x1852f80_0 .net *"_ivl_2", 0 0, L_0x1852a90;  1 drivers
v0x1853200_0 .net *"_ivl_20", 0 0, L_0x18b6990;  1 drivers
v0x18ae5b0_0 .net *"_ivl_24", 0 0, L_0x18b6b80;  1 drivers
v0x18ae690_0 .net *"_ivl_26", 0 0, L_0x18b6bf0;  1 drivers
v0x18ae770_0 .net *"_ivl_28", 0 0, L_0x18b6b10;  1 drivers
v0x18ae850_0 .net *"_ivl_30", 0 0, L_0x18b6d80;  1 drivers
v0x18ae930_0 .net *"_ivl_32", 0 0, L_0x18b6e80;  1 drivers
v0x18aea10_0 .net *"_ivl_36", 0 0, L_0x18b70f0;  1 drivers
L_0x7f73a9506018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x18aead0_0 .net *"_ivl_38", 0 0, L_0x7f73a9506018;  1 drivers
v0x18aebb0_0 .net *"_ivl_4", 0 0, L_0x1852e70;  1 drivers
v0x18aec90_0 .net *"_ivl_6", 0 0, L_0x18530f0;  1 drivers
v0x18aed70_0 .net *"_ivl_8", 0 0, L_0x186b940;  1 drivers
v0x18aee50_0 .net "a", 0 0, v0x18b0040_0;  alias, 1 drivers
v0x18aef10_0 .net "b", 0 0, v0x18b00e0_0;  alias, 1 drivers
v0x18aefd0_0 .net "c", 0 0, v0x18b0180_0;  alias, 1 drivers
v0x18af090_0 .net "d", 0 0, v0x18b02c0_0;  alias, 1 drivers
v0x18af150_0 .net "out_pos", 0 0, L_0x18b7200;  alias, 1 drivers
v0x18af210_0 .net "out_sop", 0 0, L_0x188a7f0;  alias, 1 drivers
v0x18af2d0_0 .net "pos0", 0 0, L_0x18b6a00;  1 drivers
v0x18af390_0 .net "pos1", 0 0, L_0x18b6f40;  1 drivers
L_0x18b7200 .functor MUXZ 1, L_0x7f73a9506018, L_0x18b6a00, L_0x18b70f0, C4<>;
S_0x18af510 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1860f40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x18b0040_0 .var "a", 0 0;
v0x18b00e0_0 .var "b", 0 0;
v0x18b0180_0 .var "c", 0 0;
v0x18b0220_0 .net "clk", 0 0, v0x18b5af0_0;  1 drivers
v0x18b02c0_0 .var "d", 0 0;
v0x18b03b0_0 .var/2u "fail", 0 0;
v0x18b0450_0 .var/2u "fail1", 0 0;
v0x18b04f0_0 .net "tb_match", 0 0, L_0x18bda40;  alias, 1 drivers
v0x18b0590_0 .var "wavedrom_enable", 0 0;
v0x18b0630_0 .var "wavedrom_title", 511 0;
E_0x185f720/0 .event negedge, v0x18b0220_0;
E_0x185f720/1 .event posedge, v0x18b0220_0;
E_0x185f720 .event/or E_0x185f720/0, E_0x185f720/1;
S_0x18af840 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x18af510;
 .timescale -12 -12;
v0x18afa80_0 .var/2s "i", 31 0;
E_0x185f5c0 .event posedge, v0x18b0220_0;
S_0x18afb80 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x18af510;
 .timescale -12 -12;
v0x18afd80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18afe60 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x18af510;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18b0810 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1860f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x18b73b0 .functor NOT 1, v0x18b00e0_0, C4<0>, C4<0>, C4<0>;
L_0x18b7550 .functor AND 1, v0x18b0040_0, L_0x18b73b0, C4<1>, C4<1>;
L_0x18b7630 .functor NOT 1, v0x18b0180_0, C4<0>, C4<0>, C4<0>;
L_0x18b77b0 .functor AND 1, L_0x18b7550, L_0x18b7630, C4<1>, C4<1>;
L_0x18b78f0 .functor NOT 1, v0x18b02c0_0, C4<0>, C4<0>, C4<0>;
L_0x18b7a70 .functor AND 1, L_0x18b77b0, L_0x18b78f0, C4<1>, C4<1>;
L_0x18b7bc0 .functor NOT 1, v0x18b0040_0, C4<0>, C4<0>, C4<0>;
L_0x18b7d40 .functor AND 1, L_0x18b7bc0, v0x18b00e0_0, C4<1>, C4<1>;
L_0x18b7e50 .functor NOT 1, v0x18b0180_0, C4<0>, C4<0>, C4<0>;
L_0x18b7ec0 .functor AND 1, L_0x18b7d40, L_0x18b7e50, C4<1>, C4<1>;
L_0x18b8030 .functor NOT 1, v0x18b02c0_0, C4<0>, C4<0>, C4<0>;
L_0x18b80a0 .functor AND 1, L_0x18b7ec0, L_0x18b8030, C4<1>, C4<1>;
L_0x18b81d0 .functor OR 1, L_0x18b7a70, L_0x18b80a0, C4<0>, C4<0>;
L_0x18b82e0 .functor NOT 1, v0x18b0040_0, C4<0>, C4<0>, C4<0>;
L_0x18b8160 .functor NOT 1, v0x18b00e0_0, C4<0>, C4<0>, C4<0>;
L_0x18b83d0 .functor AND 1, L_0x18b82e0, L_0x18b8160, C4<1>, C4<1>;
L_0x18b8570 .functor AND 1, L_0x18b83d0, v0x18b0180_0, C4<1>, C4<1>;
L_0x18b8630 .functor NOT 1, v0x18b02c0_0, C4<0>, C4<0>, C4<0>;
L_0x18b8740 .functor AND 1, L_0x18b8570, L_0x18b8630, C4<1>, C4<1>;
L_0x18b8850 .functor OR 1, L_0x18b81d0, L_0x18b8740, C4<0>, C4<0>;
L_0x18b8a10 .functor NOT 1, v0x18b0040_0, C4<0>, C4<0>, C4<0>;
L_0x18b8a80 .functor NOT 1, v0x18b00e0_0, C4<0>, C4<0>, C4<0>;
L_0x18b8bb0 .functor AND 1, L_0x18b8a10, L_0x18b8a80, C4<1>, C4<1>;
L_0x18b8cc0 .functor NOT 1, v0x18b0180_0, C4<0>, C4<0>, C4<0>;
L_0x18b8e00 .functor AND 1, L_0x18b8bb0, L_0x18b8cc0, C4<1>, C4<1>;
L_0x18b8f10 .functor AND 1, L_0x18b8e00, v0x18b02c0_0, C4<1>, C4<1>;
L_0x18b90b0 .functor OR 1, L_0x18b8850, L_0x18b8f10, C4<0>, C4<0>;
L_0x18b91c0 .functor NOT 1, v0x18b0040_0, C4<0>, C4<0>, C4<0>;
L_0x18b9320 .functor NOT 1, v0x18b00e0_0, C4<0>, C4<0>, C4<0>;
L_0x18b9390 .functor AND 1, L_0x18b91c0, L_0x18b9320, C4<1>, C4<1>;
L_0x18b95a0 .functor NOT 1, v0x18b0180_0, C4<0>, C4<0>, C4<0>;
L_0x18b9610 .functor AND 1, L_0x18b9390, L_0x18b95a0, C4<1>, C4<1>;
L_0x18b9830 .functor NOT 1, v0x18b02c0_0, C4<0>, C4<0>, C4<0>;
L_0x18b98a0 .functor AND 1, L_0x18b9610, L_0x18b9830, C4<1>, C4<1>;
L_0x18b9ad0 .functor OR 1, L_0x18b90b0, L_0x18b98a0, C4<0>, C4<0>;
L_0x18b9be0 .functor NOT 1, v0x18b0040_0, C4<0>, C4<0>, C4<0>;
L_0x18b9d80 .functor AND 1, L_0x18b9be0, v0x18b00e0_0, C4<1>, C4<1>;
L_0x18b9e40 .functor AND 1, L_0x18b9d80, v0x18b0180_0, C4<1>, C4<1>;
L_0x18b9c50 .functor AND 1, L_0x18b9e40, v0x18b02c0_0, C4<1>, C4<1>;
L_0x18b9d10 .functor OR 1, L_0x18b9ad0, L_0x18b9c50, C4<0>, C4<0>;
L_0x18ba230 .functor AND 1, v0x18b0040_0, v0x18b00e0_0, C4<1>, C4<1>;
L_0x18ba2a0 .functor AND 1, L_0x18ba230, v0x18b0180_0, C4<1>, C4<1>;
L_0x18ba4c0 .functor AND 1, L_0x18ba2a0, v0x18b02c0_0, C4<1>, C4<1>;
L_0x18ba580 .functor OR 1, L_0x18b9d10, L_0x18ba4c0, C4<0>, C4<0>;
L_0x18ba850 .functor NOT 1, v0x18b0040_0, C4<0>, C4<0>, C4<0>;
L_0x18ba8c0 .functor NOT 1, v0x18b00e0_0, C4<0>, C4<0>, C4<0>;
L_0x18baab0 .functor OR 1, L_0x18ba850, L_0x18ba8c0, C4<0>, C4<0>;
L_0x18babc0 .functor OR 1, L_0x18baab0, v0x18b0180_0, C4<0>, C4<0>;
L_0x18bae10 .functor OR 1, L_0x18babc0, v0x18b02c0_0, C4<0>, C4<0>;
L_0x18baed0 .functor NOT 1, v0x18b00e0_0, C4<0>, C4<0>, C4<0>;
L_0x18bb0e0 .functor OR 1, v0x18b0040_0, L_0x18baed0, C4<0>, C4<0>;
L_0x18bb1a0 .functor NOT 1, v0x18b0180_0, C4<0>, C4<0>, C4<0>;
L_0x18bb5d0 .functor OR 1, L_0x18bb0e0, L_0x18bb1a0, C4<0>, C4<0>;
L_0x18bb6e0 .functor NOT 1, v0x18b02c0_0, C4<0>, C4<0>, C4<0>;
L_0x18bbb20 .functor OR 1, L_0x18bb5d0, L_0x18bb6e0, C4<0>, C4<0>;
L_0x18bbc30 .functor AND 1, L_0x18bae10, L_0x18bbb20, C4<1>, C4<1>;
L_0x18bbf10 .functor OR 1, v0x18b0040_0, v0x18b00e0_0, C4<0>, C4<0>;
L_0x18bc190 .functor NOT 1, v0x18b0180_0, C4<0>, C4<0>, C4<0>;
L_0x18bc3e0 .functor OR 1, L_0x18bbf10, L_0x18bc190, C4<0>, C4<0>;
L_0x18bc4f0 .functor NOT 1, v0x18b02c0_0, C4<0>, C4<0>, C4<0>;
L_0x18bc750 .functor OR 1, L_0x18bc3e0, L_0x18bc4f0, C4<0>, C4<0>;
L_0x18bc860 .functor AND 1, L_0x18bbc30, L_0x18bc750, C4<1>, C4<1>;
L_0x18bcb70 .functor NOT 1, v0x18b0040_0, C4<0>, C4<0>, C4<0>;
L_0x18bcbe0 .functor OR 1, L_0x18bcb70, v0x18b00e0_0, C4<0>, C4<0>;
L_0x18bceb0 .functor NOT 1, v0x18b0180_0, C4<0>, C4<0>, C4<0>;
L_0x18bcf20 .functor OR 1, L_0x18bcbe0, L_0x18bceb0, C4<0>, C4<0>;
L_0x18bd250 .functor OR 1, L_0x18bcf20, v0x18b02c0_0, C4<0>, C4<0>;
L_0x18bd310 .functor AND 1, L_0x18bc860, L_0x18bd250, C4<1>, C4<1>;
v0x18b09d0_0 .net *"_ivl_0", 0 0, L_0x18b73b0;  1 drivers
v0x18b0ab0_0 .net *"_ivl_10", 0 0, L_0x18b7a70;  1 drivers
v0x18b0b90_0 .net *"_ivl_100", 0 0, L_0x18bb0e0;  1 drivers
v0x18b0c80_0 .net *"_ivl_102", 0 0, L_0x18bb1a0;  1 drivers
v0x18b0d60_0 .net *"_ivl_104", 0 0, L_0x18bb5d0;  1 drivers
v0x18b0e90_0 .net *"_ivl_106", 0 0, L_0x18bb6e0;  1 drivers
v0x18b0f70_0 .net *"_ivl_108", 0 0, L_0x18bbb20;  1 drivers
v0x18b1050_0 .net *"_ivl_110", 0 0, L_0x18bbc30;  1 drivers
v0x18b1130_0 .net *"_ivl_112", 0 0, L_0x18bbf10;  1 drivers
v0x18b12a0_0 .net *"_ivl_114", 0 0, L_0x18bc190;  1 drivers
v0x18b1380_0 .net *"_ivl_116", 0 0, L_0x18bc3e0;  1 drivers
v0x18b1460_0 .net *"_ivl_118", 0 0, L_0x18bc4f0;  1 drivers
v0x18b1540_0 .net *"_ivl_12", 0 0, L_0x18b7bc0;  1 drivers
v0x18b1620_0 .net *"_ivl_120", 0 0, L_0x18bc750;  1 drivers
v0x18b1700_0 .net *"_ivl_122", 0 0, L_0x18bc860;  1 drivers
v0x18b17e0_0 .net *"_ivl_124", 0 0, L_0x18bcb70;  1 drivers
v0x18b18c0_0 .net *"_ivl_126", 0 0, L_0x18bcbe0;  1 drivers
v0x18b1ab0_0 .net *"_ivl_128", 0 0, L_0x18bceb0;  1 drivers
v0x18b1b90_0 .net *"_ivl_130", 0 0, L_0x18bcf20;  1 drivers
v0x18b1c70_0 .net *"_ivl_132", 0 0, L_0x18bd250;  1 drivers
v0x18b1d50_0 .net *"_ivl_14", 0 0, L_0x18b7d40;  1 drivers
v0x18b1e30_0 .net *"_ivl_16", 0 0, L_0x18b7e50;  1 drivers
v0x18b1f10_0 .net *"_ivl_18", 0 0, L_0x18b7ec0;  1 drivers
v0x18b1ff0_0 .net *"_ivl_2", 0 0, L_0x18b7550;  1 drivers
v0x18b20d0_0 .net *"_ivl_20", 0 0, L_0x18b8030;  1 drivers
v0x18b21b0_0 .net *"_ivl_22", 0 0, L_0x18b80a0;  1 drivers
v0x18b2290_0 .net *"_ivl_24", 0 0, L_0x18b81d0;  1 drivers
v0x18b2370_0 .net *"_ivl_26", 0 0, L_0x18b82e0;  1 drivers
v0x18b2450_0 .net *"_ivl_28", 0 0, L_0x18b8160;  1 drivers
v0x18b2530_0 .net *"_ivl_30", 0 0, L_0x18b83d0;  1 drivers
v0x18b2610_0 .net *"_ivl_32", 0 0, L_0x18b8570;  1 drivers
v0x18b26f0_0 .net *"_ivl_34", 0 0, L_0x18b8630;  1 drivers
v0x18b27d0_0 .net *"_ivl_36", 0 0, L_0x18b8740;  1 drivers
v0x18b2ac0_0 .net *"_ivl_38", 0 0, L_0x18b8850;  1 drivers
v0x18b2ba0_0 .net *"_ivl_4", 0 0, L_0x18b7630;  1 drivers
v0x18b2c80_0 .net *"_ivl_40", 0 0, L_0x18b8a10;  1 drivers
v0x18b2d60_0 .net *"_ivl_42", 0 0, L_0x18b8a80;  1 drivers
v0x18b2e40_0 .net *"_ivl_44", 0 0, L_0x18b8bb0;  1 drivers
v0x18b2f20_0 .net *"_ivl_46", 0 0, L_0x18b8cc0;  1 drivers
v0x18b3000_0 .net *"_ivl_48", 0 0, L_0x18b8e00;  1 drivers
v0x18b30e0_0 .net *"_ivl_50", 0 0, L_0x18b8f10;  1 drivers
v0x18b31c0_0 .net *"_ivl_52", 0 0, L_0x18b90b0;  1 drivers
v0x18b32a0_0 .net *"_ivl_54", 0 0, L_0x18b91c0;  1 drivers
v0x18b3380_0 .net *"_ivl_56", 0 0, L_0x18b9320;  1 drivers
v0x18b3460_0 .net *"_ivl_58", 0 0, L_0x18b9390;  1 drivers
v0x18b3540_0 .net *"_ivl_6", 0 0, L_0x18b77b0;  1 drivers
v0x18b3620_0 .net *"_ivl_60", 0 0, L_0x18b95a0;  1 drivers
v0x18b3700_0 .net *"_ivl_62", 0 0, L_0x18b9610;  1 drivers
v0x18b37e0_0 .net *"_ivl_64", 0 0, L_0x18b9830;  1 drivers
v0x18b38c0_0 .net *"_ivl_66", 0 0, L_0x18b98a0;  1 drivers
v0x18b39a0_0 .net *"_ivl_68", 0 0, L_0x18b9ad0;  1 drivers
v0x18b3a80_0 .net *"_ivl_70", 0 0, L_0x18b9be0;  1 drivers
v0x18b3b60_0 .net *"_ivl_72", 0 0, L_0x18b9d80;  1 drivers
v0x18b3c40_0 .net *"_ivl_74", 0 0, L_0x18b9e40;  1 drivers
v0x18b3d20_0 .net *"_ivl_76", 0 0, L_0x18b9c50;  1 drivers
v0x18b3e00_0 .net *"_ivl_78", 0 0, L_0x18b9d10;  1 drivers
v0x18b3ee0_0 .net *"_ivl_8", 0 0, L_0x18b78f0;  1 drivers
v0x18b3fc0_0 .net *"_ivl_80", 0 0, L_0x18ba230;  1 drivers
v0x18b40a0_0 .net *"_ivl_82", 0 0, L_0x18ba2a0;  1 drivers
v0x18b4180_0 .net *"_ivl_84", 0 0, L_0x18ba4c0;  1 drivers
v0x18b4260_0 .net *"_ivl_88", 0 0, L_0x18ba850;  1 drivers
v0x18b4340_0 .net *"_ivl_90", 0 0, L_0x18ba8c0;  1 drivers
v0x18b4420_0 .net *"_ivl_92", 0 0, L_0x18baab0;  1 drivers
v0x18b4500_0 .net *"_ivl_94", 0 0, L_0x18babc0;  1 drivers
v0x18b45e0_0 .net *"_ivl_96", 0 0, L_0x18bae10;  1 drivers
v0x18b4ad0_0 .net *"_ivl_98", 0 0, L_0x18baed0;  1 drivers
v0x18b4bb0_0 .net "a", 0 0, v0x18b0040_0;  alias, 1 drivers
v0x18b4c50_0 .net "b", 0 0, v0x18b00e0_0;  alias, 1 drivers
v0x18b4d40_0 .net "c", 0 0, v0x18b0180_0;  alias, 1 drivers
v0x18b4e30_0 .net "d", 0 0, v0x18b02c0_0;  alias, 1 drivers
v0x18b4f20_0 .net "out_pos", 0 0, L_0x18bd310;  alias, 1 drivers
v0x18b4fe0_0 .net "out_sop", 0 0, L_0x18ba580;  alias, 1 drivers
S_0x18b5160 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1860f40;
 .timescale -12 -12;
E_0x18479f0 .event anyedge, v0x18b5f50_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18b5f50_0;
    %nor/r;
    %assign/vec4 v0x18b5f50_0, 0;
    %wait E_0x18479f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18af510;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18b03b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18b0450_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x18af510;
T_4 ;
    %wait E_0x185f720;
    %load/vec4 v0x18b04f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18b03b0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x18af510;
T_5 ;
    %wait E_0x185f5c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18b02c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b0180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b00e0_0, 0;
    %assign/vec4 v0x18b0040_0, 0;
    %wait E_0x185f5c0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18b02c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b0180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b00e0_0, 0;
    %assign/vec4 v0x18b0040_0, 0;
    %wait E_0x185f5c0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18b02c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b0180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b00e0_0, 0;
    %assign/vec4 v0x18b0040_0, 0;
    %wait E_0x185f5c0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18b02c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b0180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b00e0_0, 0;
    %assign/vec4 v0x18b0040_0, 0;
    %wait E_0x185f5c0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18b02c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b0180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b00e0_0, 0;
    %assign/vec4 v0x18b0040_0, 0;
    %wait E_0x185f5c0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18b02c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b0180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b00e0_0, 0;
    %assign/vec4 v0x18b0040_0, 0;
    %wait E_0x185f5c0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18b02c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b0180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b00e0_0, 0;
    %assign/vec4 v0x18b0040_0, 0;
    %wait E_0x185f5c0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18b02c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b0180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b00e0_0, 0;
    %assign/vec4 v0x18b0040_0, 0;
    %wait E_0x185f5c0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18b02c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b0180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b00e0_0, 0;
    %assign/vec4 v0x18b0040_0, 0;
    %wait E_0x185f5c0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18b02c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b0180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b00e0_0, 0;
    %assign/vec4 v0x18b0040_0, 0;
    %wait E_0x185f5c0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18b02c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b0180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b00e0_0, 0;
    %assign/vec4 v0x18b0040_0, 0;
    %wait E_0x185f5c0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18b02c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b0180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b00e0_0, 0;
    %assign/vec4 v0x18b0040_0, 0;
    %wait E_0x185f5c0;
    %load/vec4 v0x18b03b0_0;
    %store/vec4 v0x18b0450_0, 0, 1;
    %fork t_1, S_0x18af840;
    %jmp t_0;
    .scope S_0x18af840;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18afa80_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x18afa80_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x185f5c0;
    %load/vec4 v0x18afa80_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x18b02c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b0180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b00e0_0, 0;
    %assign/vec4 v0x18b0040_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18afa80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x18afa80_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x18af510;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x185f720;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x18b02c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b0180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b00e0_0, 0;
    %assign/vec4 v0x18b0040_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x18b03b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x18b0450_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1860f40;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18b5af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18b5f50_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1860f40;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x18b5af0_0;
    %inv;
    %store/vec4 v0x18b5af0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1860f40;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18b0220_0, v0x18b60c0_0, v0x18b5910_0, v0x18b59b0_0, v0x18b5a50_0, v0x18b5b90_0, v0x18b5e10_0, v0x18b5d70_0, v0x18b5cd0_0, v0x18b5c30_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1860f40;
T_9 ;
    %load/vec4 v0x18b5eb0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x18b5eb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18b5eb0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x18b5eb0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x18b5eb0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18b5eb0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x18b5eb0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18b5eb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18b5eb0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18b5eb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1860f40;
T_10 ;
    %wait E_0x185f720;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18b5eb0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b5eb0_0, 4, 32;
    %load/vec4 v0x18b5ff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x18b5eb0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b5eb0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18b5eb0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b5eb0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x18b5e10_0;
    %load/vec4 v0x18b5e10_0;
    %load/vec4 v0x18b5d70_0;
    %xor;
    %load/vec4 v0x18b5e10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x18b5eb0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b5eb0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x18b5eb0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b5eb0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x18b5cd0_0;
    %load/vec4 v0x18b5cd0_0;
    %load/vec4 v0x18b5c30_0;
    %xor;
    %load/vec4 v0x18b5cd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x18b5eb0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b5eb0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x18b5eb0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b5eb0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/ece241_2013_q2/iter0/response21/top_module.sv";
