{
  "design": {
    "design_info": {
      "boundary_crc": "0xE849CAE45F1F787B",
      "device": "xcvu9p-flga2104-2L-e",
      "gen_directory": "../../../../sim_conv.gen/sources_1/bd/verify_top",
      "name": "verify_top",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.1",
      "validated": "true"
    },
    "design_tree": {
      "sr_cr": "",
      "ddr": "",
      "top": "",
      "util_vector_logic_0": ""
    },
    "ports": {
      "main_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "main_rst",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "verify_top_main_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "main_rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "sa_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "verify_top_sa_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "398437500"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "sr_cr": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "verify_top_axi_vip_0_0",
        "xci_path": "ip/verify_top_axi_vip_0_0/verify_top_axi_vip_0_0.xci",
        "inst_hier_path": "sr_cr",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "INTERFACE_MODE": {
            "value": "MASTER"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Master_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Master_AXI": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "ddr": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "verify_top_axi_vip_0_1",
        "xci_path": "ip/verify_top_axi_vip_0_1/verify_top_axi_vip_0_1.xci",
        "inst_hier_path": "ddr",
        "parameters": {
          "DATA_WIDTH": {
            "value": "512"
          },
          "INTERFACE_MODE": {
            "value": "SLAVE"
          }
        }
      },
      "top": {
        "vlnv": "xilinx.com:module_ref:top:1.0",
        "xci_name": "verify_top_top_0",
        "xci_path": "ip/verify_top_top_0/verify_top_top_0.xci",
        "inst_hier_path": "top",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "top",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "dma_m_axi": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "512",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "8",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "verify_top_main_clk",
                "value_src": "default_prop"
              }
            },
            "address_space_ref": "dma_m_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "port_maps": {
              "AWID": {
                "physical_name": "dma_m_axi_awid",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "AWADDR": {
                "physical_name": "dma_m_axi_awaddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "dma_m_axi_awlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "dma_m_axi_awsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "dma_m_axi_awburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "dma_m_axi_awlock",
                "direction": "O"
              },
              "AWCACHE": {
                "physical_name": "dma_m_axi_awcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "dma_m_axi_awprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "dma_m_axi_awvalid",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "dma_m_axi_awready",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "dma_m_axi_wdata",
                "direction": "O",
                "left": "511",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "dma_m_axi_wstrb",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "dma_m_axi_wlast",
                "direction": "O"
              },
              "WVALID": {
                "physical_name": "dma_m_axi_wvalid",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "dma_m_axi_wready",
                "direction": "I"
              },
              "BID": {
                "physical_name": "dma_m_axi_bid",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "dma_m_axi_bresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "dma_m_axi_bvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "dma_m_axi_bready",
                "direction": "O"
              },
              "ARID": {
                "physical_name": "dma_m_axi_arid",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "dma_m_axi_araddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "dma_m_axi_arlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "dma_m_axi_arsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "dma_m_axi_arburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "dma_m_axi_arlock",
                "direction": "O"
              },
              "ARCACHE": {
                "physical_name": "dma_m_axi_arcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "dma_m_axi_arprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "dma_m_axi_arvalid",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "dma_m_axi_arready",
                "direction": "I"
              },
              "RID": {
                "physical_name": "dma_m_axi_rid",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "dma_m_axi_rdata",
                "direction": "I",
                "left": "511",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "dma_m_axi_rresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "dma_m_axi_rlast",
                "direction": "I"
              },
              "RVALID": {
                "physical_name": "dma_m_axi_rvalid",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "dma_m_axi_rready",
                "direction": "O"
              }
            }
          },
          "sr_cr_S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "8",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "verify_top_main_clk",
                "value_src": "default_prop"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              }
            },
            "memory_map_ref": "sr_cr_S_AXI",
            "port_maps": {
              "AWADDR": {
                "physical_name": "sr_cr_S_AXI_AWADDR",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "sr_cr_S_AXI_AWPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "sr_cr_S_AXI_AWVALID",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "sr_cr_S_AXI_AWREADY",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "sr_cr_S_AXI_WDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "sr_cr_S_AXI_WSTRB",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "sr_cr_S_AXI_WVALID",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "sr_cr_S_AXI_WREADY",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "sr_cr_S_AXI_BRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "sr_cr_S_AXI_BVALID",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "sr_cr_S_AXI_BREADY",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "sr_cr_S_AXI_ARADDR",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "sr_cr_S_AXI_ARPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "sr_cr_S_AXI_ARVALID",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "sr_cr_S_AXI_ARREADY",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "sr_cr_S_AXI_RDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "sr_cr_S_AXI_RRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "sr_cr_S_AXI_RVALID",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "sr_cr_S_AXI_RREADY",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "main_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "main_rst",
                "value_src": "constant"
              },
              "ASSOCIATED_BUSIF": {
                "value": "sr_cr_S_AXI:dma_m_axi",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "verify_top_main_clk",
                "value_src": "default_prop"
              }
            }
          },
          "sa_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "398437500",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "verify_top_sa_clk",
                "value_src": "default_prop"
              }
            }
          },
          "main_rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "constant"
              }
            }
          },
          "xdma_usr_irq_req": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        },
        "addressing": {
          "address_spaces": {
            "dma_m_axi": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "verify_top_util_vector_logic_0_0",
        "xci_path": "ip/verify_top_util_vector_logic_0_0/verify_top_util_vector_logic_0_0.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      }
    },
    "interface_nets": {
      "sr_cr_M_AXI": {
        "interface_ports": [
          "sr_cr/M_AXI",
          "top/sr_cr_S_AXI"
        ]
      },
      "top_dma_m_axi": {
        "interface_ports": [
          "ddr/S_AXI",
          "top/dma_m_axi"
        ]
      }
    },
    "nets": {
      "main_clk_0_1": {
        "ports": [
          "main_clk",
          "ddr/aclk",
          "sr_cr/aclk",
          "top/main_clk"
        ]
      },
      "main_rst_0_1": {
        "ports": [
          "main_rst",
          "top/main_rst",
          "util_vector_logic_0/Op1"
        ]
      },
      "sa_clk_0_1": {
        "ports": [
          "sa_clk",
          "top/sa_clk"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "ddr/aresetn",
          "sr_cr/aresetn"
        ]
      }
    },
    "addressing": {
      "/sr_cr": {
        "address_spaces": {
          "Master_AXI": {
            "segments": {
              "SEG_top_reg0": {
                "address_block": "/top/sr_cr_S_AXI/reg0",
                "offset": "0x00000000",
                "range": "4K"
              }
            }
          }
        }
      },
      "/top": {
        "address_spaces": {
          "dma_m_axi": {
            "segments": {
              "SEG_ddr_Reg": {
                "address_block": "/ddr/S_AXI/Reg",
                "offset": "0x80000000",
                "range": "2G"
              }
            }
          }
        }
      }
    }
  }
}