# UART-WITH-VERILOG


UART RECEIVER
![image](https://github.com/mohos455/UART-WITH-VERILOG/assets/106884579/4f04a5c6-422d-4b2c-b739-277dc31a82a7)

ASMD 

![image](https://github.com/mohos455/UART-WITH-VERILOG/assets/106884579/2d52fbaf-1c02-4eb5-9bb9-149516be12c4)

UART TRANSMITTER 
![image](https://github.com/mohos455/UART-WITH-VERILOG/assets/106884579/584ce50e-0c59-459b-8071-9344deaa5c27)

ASMD

![image](https://github.com/mohos455/UART-WITH-VERILOG/assets/106884579/6046f89c-da02-4171-ad59-fb00e958f5c0)

FULL UART SYSTEM

![image](https://github.com/mohos455/UART-WITH-VERILOG/assets/106884579/2973d747-f4f8-436d-b5f9-dd8ab7819b80)

