PPA Report for async_reset_ring_counter.v (Module: async_reset_ring_counter)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 5
FF Count: 15
IO Count: 8
Cell Count: 38

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 715.82 MHz
Reg-to-Reg Critical Path Delay: 1.105 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
