Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed May 24 14:59:33 2023
| Host         : Haoxi-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_4_wrapper_control_sets_placed.rpt
| Design       : design_4_wrapper
| Device       : xck26
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   306 |
|    Minimum number of control sets                        |   306 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   345 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   306 |
| >= 0 to < 4        |    61 |
| >= 4 to < 6        |    23 |
| >= 6 to < 8        |     8 |
| >= 8 to < 10       |    93 |
| >= 10 to < 12      |    10 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |    11 |
| >= 16              |    96 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             605 |          173 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             474 |          160 |
| Yes          | No                    | No                     |             695 |          107 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            3177 |          498 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal                |                                                                                                                          Enable Signal                                                                                                                          |                                                                                                                  Set/Reset Signal                                                                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_1                                                                                                         | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_data_reg_2[0]                                                                                                             | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_empty0                                                                                                                   |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/regslice_both_input_V_last_V_U/obuf_inst/E[0]                                                                                                                                                                                      | design_4_i/fir_stream_0/inst/regslice_both_input_V_last_V_U/obuf_inst/SR[0]                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_sts_reg_0[0]                                                                                                              | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_queue_empty0                                                                                                                   |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                 | design_4_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                   | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                    |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                                       | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_s2mm0                                                                                                        |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                 | design_4_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0][0]                                                                                                                                             |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_good_strm_dbeat9_out                                                                                                                                             | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                           |                2 |              2 |         1.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                 | design_4_i/ps8_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                 | design_4_i/ps8_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/regslice_both_output_V_last_V_U/obuf_inst/E[0]                                                                                                                                                                                     | design_4_i/fir_stream_0/inst/regslice_both_output_V_last_V_U/obuf_inst/SR[0]                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/regslice_both_output_V_last_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                       | design_4_i/ps8_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                               |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                        | design_4_i/ps8_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                               |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                 | design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_d1_i_1_n_0                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                 |                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/updt_error_reg_0                                                                                                                               |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                       |                                                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                     | design_4_i/ps8_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                         |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                         | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                             |                2 |              2 |         1.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                      | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2[1]_i_1_n_0                                                                                                                          |                2 |              2 |         1.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                               |                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_sm_ld_dre_cmd_reg[0]                                                     |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                           | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]         |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                 |                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en         | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]          |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                                  |                2 |              2 |         1.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]         |                2 |              2 |         1.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                                                                                        | design_4_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/FSM_sequential_mm2s_cs_reg[1]_1                                                                                      |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                        | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_mm2s0                                                                                                        |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                 | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/soft_reset_clr                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                 | design_4_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/mm2s_soft_reset_done0                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_full0 |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                        | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/ld_btt_cntr_reg10                                                            |                2 |              2 |         1.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                   | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data[5]_i_1_n_0                                                      |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/regslice_both_input_V_data_V_U/obuf_inst/ap_CS_fsm_reg[0]_0[0]                                                                                                                                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/FSM_sequential_mm2s_cs[1]_i_2_n_0                                                                                                 | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/E[0]                                                                                                                           | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr2_queue_empty0                                                                                                                  |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                       | design_4_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg_0                                                                         |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.updt_sts_reg_0[0]                                                                                          | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_queue_empty0                                                                                                                  |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i            |                1 |              3 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__2_n_0                                                                                                      | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                        |                1 |              3 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                    |                1 |              3 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                     | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                                        |                2 |              3 |         1.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                   |                1 |              3 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                 | design_4_i/ps8_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1_n_0                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__1_n_0                                                                                                                                   | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                           |                1 |              3 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                                                                                    | design_4_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[2]_i_1_n_0                                                                                                                            |                2 |              3 |         1.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[1]                                                                                                                                                              | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_coelsc_tag_reg1                                                                                                     |                1 |              3 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                                                      | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                           |                1 |              3 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                               | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                        |                1 |              3 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                       | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                        |                1 |              3 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                         | design_4_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/E[0]                                                                                                                           | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                 |                1 |              3 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i          |                1 |              3 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                 | design_4_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[2]_i_1_n_0                                                                                                                                |                1 |              3 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                 | design_4_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]_1[0]                                                                                                                                           |                2 |              3 |         1.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                        |                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.desc_update_done_reg_0[0]                                                                                  | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/GEN_ASYNC_RESET.scndry_resetn_reg[0]                                                                                                                                   |                1 |              3 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_S2MM.queue_dout2_valid_reg[0]                                                                                                                     | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                           |                1 |              4 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                                 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1_n_0                                                                                                 |                2 |              4 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                 | design_4_i/rst_ps8_1_149M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2__0_n_0                                                                                                              | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1__0_n_0                                                                                                 |                1 |              4 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                               | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                           |                2 |              4 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                       | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                        |                1 |              4 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_reg_full_reg_0[0]                                                                                                                                      | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                           |                1 |              4 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                 | design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                      |                2 |              4 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                 | design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GEN_ASYNC_WRITE.rdy_back_reg                                                                                                                |                1 |              4 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                 |                2 |              4 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                    |                2 |              4 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                                    | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                              |                1 |              4 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                       | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                           |                1 |              4 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                  | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                     |                2 |              5 |         2.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                 | design_4_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                        |                3 |              5 |         1.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                           |                3 |              5 |         1.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                    | design_4_i/ps8_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                               |                2 |              5 |         2.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                  | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_decerr_reg_i_1__0_n_0                                                                                        |                2 |              5 |         2.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                3 |              5 |         1.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                             | design_4_i/ps8_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                               |                2 |              5 |         2.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                           |                2 |              5 |         2.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                                                                                    | design_4_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                           |                3 |              5 |         1.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                  | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                                    |                2 |              6 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                   |                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/rst_ps8_1_149M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                     | design_4_i/rst_ps8_1_149M/U0/SEQ/seq_clr                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                        |                1 |              6 |         6.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                               |                4 |              6 |         1.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_2[0]                                                                                                                          |                1 |              7 |         7.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                                    | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg_0[0]                                                    |                3 |              7 |         2.33 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                       | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                           |                2 |              7 |         3.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[3]_0[0]                                                                                                                                                                                      | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                                       | design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/SR[0]                                                                                                                               |                1 |              8 |         8.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                       | design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0[0]                                           |                1 |              8 |         8.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                           |                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_good_strm_dbeat9_out                                                                                                                                             | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                 |                1 |              8 |         8.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[3]_11[0]                                                                                                                                                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/E[0]                                                                                                                                                                      | design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                         |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0[0]                                                                                  | design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqdelay_wren_reg_1[0]                                                                                                                                         |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/E[0]                                                                                                                                                                                                   | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/rdata[7]_i_2_n_0                                                                                                                                                                                       | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/rdata[7]_i_1_n_0                                                                                                                                                                          |                7 |              8 |         1.14 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__1_n_0                                                                                                            | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                        |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[4]_8[0]                                                                                                                                                                                      | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[4]_7[0]                                                                                                                                                                                      | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[4]_6[0]                                                                                                                                                                                      | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                          | design_4_i/ps8_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                         |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[4]_15[0]                                                                                                                                                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[4]_34[0]                                                                                                                                                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[4]_33[0]                                                                                                                                                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[4]_3[0]                                                                                                                                                                                      | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[4]_25[0]                                                                                                                                                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[5]_7[0]                                                                                                                                                                                      | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[4]_10[0]                                                                                                                                                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[4]_17[0]                                                                                                                                                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[3]_8[0]                                                                                                                                                                                      | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[4]_12[0]                                                                                                                                                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[3]_4[0]                                                                                                                                                                                      | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[3]_3[0]                                                                                                                                                                                      | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[3]_2[0]                                                                                                                                                                                      | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[3]_12[0]                                                                                                                                                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[3]_10[0]                                                                                                                                                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[3]_1[0]                                                                                                                                                                                      | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[1]                                                                                                                                                              | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_rlast_0[0]                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                       | design_4_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[4]_0[0]                                                                                                                                                                                      | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[3]_9[0]                                                                                                                                                                                      | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[4]_36[0]                                                                                                                                                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[4]_9[0]                                                                                                                                                                                      | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[5]_1[0]                                                                                                                                                                                      | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[5]_4[0]                                                                                                                                                                                      | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[5]_8[0]                                                                                                                                                                                      | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[8]_0[0]                                                                                                                                                                                      | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[4]_35[0]                                                                                                                                                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[8]_1[0]                                                                                                                                                                                      | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[4]_22[0]                                                                                                                                                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[4]_13[0]                                                                                                                                                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[4]_29[0]                                                                                                                                                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[5]_5[0]                                                                                                                                                                                      | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[3]_5[0]                                                                                                                                                                                      | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[4]_20[0]                                                                                                                                                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[5]_2[0]                                                                                                                                                                                      | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[5]_3[0]                                                                                                                                                                                      | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[4]_1[0]                                                                                                                                                                                      | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[3]_6[0]                                                                                                                                                                                      | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[4]_14[0]                                                                                                                                                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[4]_28[0]                                                                                                                                                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[4]_38[0]                                                                                                                                                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[4]_5[0]                                                                                                                                                                                      | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[4]_18[0]                                                                                                                                                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[4]_24[0]                                                                                                                                                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[5]_6[0]                                                                                                                                                                                      | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[4]_32[0]                                                                                                                                                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[4]_11[0]                                                                                                                                                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[4]_2[0]                                                                                                                                                                                      | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[4]_23[0]                                                                                                                                                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[4]_19[0]                                                                                                                                                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[4]_16[0]                                                                                                                                                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[4]_26[0]                                                                                                                                                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[4]_27[0]                                                                                                                                                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[4]_30[0]                                                                                                                                                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[4]_31[0]                                                                                                                                                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[4]_21[0]                                                                                                                                                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                8 |              8 |         1.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[4]_37[0]                                                                                                                                                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[4]_4[0]                                                                                                                                                                                      | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[5]_0[0]                                                                                                                                                                                      | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/E[0]                                                                                                                                                               | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                |                4 |              8 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_1[0]                                                                                                                       | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                |                4 |              8 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr_reg[3]_7[0]                                                                                                                                                                                      | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  |                                                                                                                                                                                                                                                    |                1 |              9 |         9.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                 | design_4_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                         |                5 |              9 |         1.80 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]           |                3 |              9 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                        | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]           |                3 |              9 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                     |                3 |              9 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_s_ready_out_reg_0                                          | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_s_ready_out_reg[0]                            |                3 |              9 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]           |                4 |              9 |         2.25 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]         |                3 |              9 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                    | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                           |                3 |              9 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                     |                4 |              9 |         2.25 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/regslice_both_input_V_data_V_U/obuf_inst/ap_CS_fsm_reg[0]_1[0]                                                                                                                                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                 | design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                         |                3 |              9 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                 | design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/SR[0]                                                                                                                                                          |                3 |              9 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/regslice_both_input_V_data_V_U/obuf_inst/E[0]                                                                                                                                                                                      | design_4_i/fir_stream_0/inst/regslice_both_input_V_data_V_U/obuf_inst/SR[0]                                                                                                                                                                        |                2 |              9 |         4.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                             | design_4_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                        |                8 |             10 |         1.25 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]                                                                                                                      |                                                                                                                                                                                                                                                    |                5 |             10 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                               |                                                                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                    |                5 |             10 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                    |                4 |             10 |         2.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/fir_stream_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                  |                                                                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                        |                                                                                                                                                                                                                                                    |                4 |             10 |         2.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]           |                4 |             10 |         2.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                 | design_4_i/ps8_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                           |                6 |             11 |         1.83 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                 | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                5 |             11 |         2.20 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                   | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                             |                4 |             12 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                             |                6 |             13 |         2.17 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                                       | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                |                4 |             13 |         3.25 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                       | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                |                4 |             13 |         3.25 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          |                                                                                                                                                                                                                                                    |                2 |             14 |         7.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                    | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                5 |             14 |         2.80 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                       |                                                                                                                                                                                                                                                    |                2 |             14 |         7.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                          | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                3 |             14 |         4.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/regslice_both_output_V_data_V_U/obuf_inst/E[0]                                                                                                                                                                                     | design_4_i/fir_stream_0/inst/regslice_both_output_V_data_V_U/obuf_inst/SR[0]                                                                                                                                                                       |                3 |             15 |         5.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                        | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                             |                3 |             15 |         5.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                      | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                             |                4 |             15 |         3.75 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                     |                3 |             15 |         5.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                     |                5 |             15 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/regslice_both_output_V_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                                | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                 |                4 |             15 |         3.75 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_good_strm_dbeat9_out                                                                                                                                             | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0                                                                                                                |                2 |             15 |         7.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/mm2s_all_idle                                                                                                                                                                       | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                  |                2 |             16 |         8.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/s2mm_all_idle                                                                                                                                                                       | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                  |                2 |             16 |         8.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                           | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                             |                2 |             16 |         8.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_0                                                                                                           | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                             |                5 |             16 |         3.20 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        |                                                                                                                                                                                                                                                    |                1 |             16 |        16.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                 | design_4_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                                                        | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                             |                5 |             16 |         3.20 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                              |                                                                                                                                                                                                                                                    |                3 |             17 |         5.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                               |                                                                                                                                                                                                                                                    |                2 |             17 |         8.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                      |                                                                                                                                                                                                                                                    |                3 |             18 |         6.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                               |                                                                                                                                                                                                                                                    |                3 |             18 |         6.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                               | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                           |                5 |             19 |         3.80 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg_1[0]                                                                 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                |                5 |             19 |         3.80 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                        |                                                                                                                                                                                                                                                    |                8 |             22 |         2.75 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                        |                                                                                                                                                                                                                                                    |                9 |             22 |         2.44 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[22]_i_1_n_0                                                                                                                      | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                             |                3 |             23 |         7.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                        |               12 |             23 |         1.92 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                                                                         |                                                                                                                                                                                                                                                    |                2 |             24 |        12.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                           |                                                                                                                                                                                                                                                    |                3 |             25 |         8.33 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                    | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                             |                5 |             25 |         5.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                 | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                |                6 |             25 |         4.17 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                            | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                |               11 |             26 |         2.36 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                                | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                |               13 |             26 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_data_reg_2[0]                                                                                                             | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                |                7 |             26 |         3.71 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_cmnd_wr                                                                                                                                                                        | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                |                7 |             26 |         3.71 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/E[0]                                                                                                                           | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                |               10 |             26 |         2.60 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[7]                                                                                                                                                                       | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                |               22 |             26 |         1.18 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[3]                                                                                                                                                                       | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                |               17 |             26 |         1.53 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc0                                                                                                                                   | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                |                4 |             26 |         6.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0[0]                                                                                                                                             | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                |               11 |             26 |         2.36 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                              |                                                                                                                                                                                                                                                    |                2 |             26 |        13.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg_1[0]                                                                                                                                             | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                |               11 |             26 |         2.36 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                       | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                |                7 |             26 |         3.71 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_updt_interr_set_reg_2[0]                                                                                                                        | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                |                7 |             26 |         3.71 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                    |                2 |             26 |        13.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                       | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                |                7 |             26 |         3.71 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axis_s2mm_ftch_tvalid_new                                                                                                                                           | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                |                8 |             26 |         3.25 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                               | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                |               11 |             27 |         2.45 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                               | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                |               12 |             27 |         2.25 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ch1_updt_curdesc_wren                                                                                                                           | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                |                6 |             27 |         4.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                    | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                           |                6 |             27 |         4.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                      | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                             |                6 |             27 |         4.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                               | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                        |                5 |             27 |         5.40 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                               | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                        |                7 |             28 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[6]                                                                                                                                                                          | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                |               10 |             28 |         2.80 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                           |               10 |             28 |         2.80 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_ASYNC_RESET.halt_i_reg                                                                                                                            | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                |                5 |             28 |         5.60 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.updt_sts_reg_0[0]                                                                                          | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                |               10 |             29 |         2.90 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg              | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg0                                                                                                                                  |                4 |             29 |         7.25 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                                       | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                |               10 |             29 |         2.90 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                             | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                                      |                5 |             30 |         6.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_desc_reg2[32]_i_1_n_0                                                                                                     | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                |                4 |             30 |         7.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                             | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                                      |                6 |             31 |         5.17 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                     | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__1_n_0                                                                                              |                6 |             31 |         5.17 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                        | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                |               10 |             31 |         3.10 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_sts_reg_0[0]                                                                                                              | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                |               11 |             31 |         2.82 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                             |               10 |             32 |         3.20 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_d12                                                                                                                                                                          | design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                             |                9 |             32 |         3.56 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                               | design_4_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                        |               21 |             32 |         1.52 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            |                                                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                |                                                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_1_in                                                                                                                                                                                       | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                |               11 |             32 |         2.91 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                             |                9 |             33 |         3.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_push_addr_reg1_out                                                                                                                      | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__2_n_0                                                                                              |                7 |             33 |         4.71 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                 |                                                                                                                                                                                                                                                    |                6 |             34 |         5.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                      | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_1[0]                                                                                                                          |                7 |             34 |         4.86 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                     | design_4_i/ps8_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                           |               10 |             34 |         3.40 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                    |               15 |             35 |         2.33 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                          | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_3[0]                                                                                                                          |                7 |             36 |         5.14 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                       |                                                                                                                                                                                                                                                    |                3 |             39 |        13.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                        | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                             |                7 |             39 |         5.57 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                       |                                                                                                                                                                                                                                                    |                3 |             40 |        13.33 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                               | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                              |                7 |             41 |         5.86 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                       | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                           |                7 |             41 |         5.86 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                           | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                           |                7 |             41 |         5.86 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                       | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                         |                5 |             42 |         8.40 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                         |                5 |             43 |         8.60 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                 | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                |               10 |             43 |         4.30 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                       | design_4_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                         |               13 |             44 |         3.38 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                      | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr0                                                               |               10 |             46 |         4.60 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                           |               21 |             49 |         2.33 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                         |                                                                                                                                                                                                                                                    |                9 |             51 |         5.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                               |                                                                                                                                                                                                                                                    |               10 |             51 |         5.10 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                            | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                           |               16 |             56 |         3.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                                                  | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                           |               15 |             57 |         3.80 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                      |                                                                                                                                                                                                                                                    |               16 |             62 |         3.88 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                      |                                                                                                                                                                                                                                                    |               12 |             62 |         5.17 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                    |               17 |             62 |         3.65 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                    |               12 |             62 |         5.17 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/fir_stream_0/inst/regslice_both_input_V_data_V_U/obuf_inst/CEB2                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               11 |             71 |         6.45 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                       | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg[0]                                                                                                                                      |               25 |             82 |         3.28 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]_1                                                                              | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg[0]                                                                                                                                      |               25 |             82 |         3.28 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/FSM_sequential_mm2s_cs_reg[1]_0[0]                                                                                                | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/SR[0]                                                                                                                                                                  |               27 |             87 |         3.22 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                                                                                        | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/SR[0]                                                                                                                                                                  |               27 |             87 |         3.22 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                 | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                |               24 |             90 |         3.75 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                    |              174 |            606 |         3.48 |
+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


