--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14599 paths analyzed, 1831 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.992ns.
--------------------------------------------------------------------------------
Slack:                  12.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_writer/M_led_bit_counter_q_4 (FF)
  Destination:          matrix_data/background_ram/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.955ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.332 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_writer/M_led_bit_counter_q_4 to matrix_data/background_ram/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X8Y21.AQ           Tcko                  0.525   M_led_bit_counter_q_6
                                                           matrix_writer/M_led_bit_counter_q_4
    SLICE_X11Y22.D1          net (fanout=9)        1.018   M_led_bit_counter_q_4
    SLICE_X11Y22.D           Tilo                  0.259   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o11
                                                           matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o11
    SLICE_X11Y22.C1          net (fanout=7)        1.444   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o11
    SLICE_X11Y22.C           Tilo                  0.259   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o11
                                                           matrix_writer/Mmux_col_index1021
    SLICE_X6Y26.CX           net (fanout=10)       1.024   Mmux_col_index102
    SLICE_X6Y26.CMUX         Tcxc                  0.192   M_matrix_data_out[4]
                                                           matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<1>21_SW1
    SLICE_X4Y21.B2           net (fanout=1)        1.017   matrix_data/N189
    SLICE_X4Y21.COUT         Topcyb                0.483   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
                                                           matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<1>
                                                           matrix_data/Mmux_M_background_ram_address_rs_cy<3>
    SLICE_X4Y22.CIN          net (fanout=1)        0.003   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
    SLICE_X4Y22.AMUX         Tcina                 0.220   matrix_data/Mmux_M_background_ram_address_rs_cy[7]
                                                           matrix_data/Mmux_M_background_ram_address_rs_cy<7>
    RAMB8_X0Y10.ADDRAWRADDR6 net (fanout=1)        1.111   matrix_data/M_background_ram_address[4]
    RAMB8_X0Y10.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram/Mram_ram
                                                           matrix_data/background_ram/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          7.955ns (2.338ns logic, 5.617ns route)
                                                           (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  12.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_data/M_clearReg_q_10 (FF)
  Destination:          matrix_data/background_ram/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.825ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.332 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_data/M_clearReg_q_10 to matrix_data/background_ram/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X4Y20.CQ           Tcko                  0.525   matrix_data/M_clearReg_q[10]
                                                           matrix_data/M_clearReg_q_10
    SLICE_X5Y21.A4           net (fanout=3)        1.022   matrix_data/M_clearReg_q[10]
    SLICE_X5Y21.A            Tilo                  0.259   matrix_data/N104
                                                           matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1_SW0
    SLICE_X2Y20.B1           net (fanout=9)        1.416   matrix_data/N80
    SLICE_X2Y20.B            Tilo                  0.235   matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1
                                                           matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1_1
    SLICE_X0Y22.A2           net (fanout=4)        0.952   matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1
    SLICE_X0Y22.A            Tilo                  0.254   matrix_data/N52
                                                           matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<3>23_SW0
    SLICE_X4Y21.D3           net (fanout=1)        1.116   matrix_data/N130
    SLICE_X4Y21.COUT         Topcyd                0.312   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
                                                           matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<3>
                                                           matrix_data/Mmux_M_background_ram_address_rs_cy<3>
    SLICE_X4Y22.CIN          net (fanout=1)        0.003   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
    SLICE_X4Y22.AMUX         Tcina                 0.220   matrix_data/Mmux_M_background_ram_address_rs_cy[7]
                                                           matrix_data/Mmux_M_background_ram_address_rs_cy<7>
    RAMB8_X0Y10.ADDRAWRADDR6 net (fanout=1)        1.111   matrix_data/M_background_ram_address[4]
    RAMB8_X0Y10.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram/Mram_ram
                                                           matrix_data/background_ram/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          7.825ns (2.205ns logic, 5.620ns route)
                                                           (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  12.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_writer/M_led_bit_counter_q_4 (FF)
  Destination:          matrix_data/background_ram/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.763ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.332 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_writer/M_led_bit_counter_q_4 to matrix_data/background_ram/Mram_ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X8Y21.AQ            Tcko                  0.525   M_led_bit_counter_q_6
                                                            matrix_writer/M_led_bit_counter_q_4
    SLICE_X11Y22.D1           net (fanout=9)        1.018   M_led_bit_counter_q_4
    SLICE_X11Y22.D            Tilo                  0.259   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o11
                                                            matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o11
    SLICE_X11Y22.C1           net (fanout=7)        1.444   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o11
    SLICE_X11Y22.C            Tilo                  0.259   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o11
                                                            matrix_writer/Mmux_col_index1021
    SLICE_X6Y26.CX            net (fanout=10)       1.024   Mmux_col_index102
    SLICE_X6Y26.CMUX          Tcxc                  0.192   M_matrix_data_out[4]
                                                            matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<1>21_SW1
    SLICE_X4Y21.B2            net (fanout=1)        1.017   matrix_data/N189
    SLICE_X4Y21.COUT          Topcyb                0.483   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
                                                            matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<1>
                                                            matrix_data/Mmux_M_background_ram_address_rs_cy<3>
    SLICE_X4Y22.CIN           net (fanout=1)        0.003   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
    SLICE_X4Y22.COUT          Tbyp                  0.093   matrix_data/Mmux_M_background_ram_address_rs_cy[7]
                                                            matrix_data/Mmux_M_background_ram_address_rs_cy<7>
    SLICE_X4Y23.CIN           net (fanout=1)        0.003   matrix_data/Mmux_M_background_ram_address_rs_cy[7]
    SLICE_X4Y23.BMUX          Tcinb                 0.310   matrix_data/M_background_ram_address[10]
                                                            matrix_data/Mmux_M_background_ram_address_rs_xor<10>
    RAMB8_X0Y10.ADDRAWRADDR11 net (fanout=1)        0.733   matrix_data/M_background_ram_address[9]
    RAMB8_X0Y10.CLKAWRCLK     Trcck_ADDRA           0.400   matrix_data/background_ram/Mram_ram
                                                            matrix_data/background_ram/Mram_ram
    ------------------------------------------------------  ---------------------------
    Total                                           7.763ns (2.521ns logic, 5.242ns route)
                                                            (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  12.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_data/M_clearReg_q_2 (FF)
  Destination:          matrix_data/background_ram/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.732ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.332 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_data/M_clearReg_q_2 to matrix_data/background_ram/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X4Y18.CQ           Tcko                  0.525   matrix_data/M_clearReg_q[3]
                                                           matrix_data/M_clearReg_q_2
    SLICE_X5Y21.A3           net (fanout=3)        0.929   matrix_data/M_clearReg_q[2]
    SLICE_X5Y21.A            Tilo                  0.259   matrix_data/N104
                                                           matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1_SW0
    SLICE_X2Y20.B1           net (fanout=9)        1.416   matrix_data/N80
    SLICE_X2Y20.B            Tilo                  0.235   matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1
                                                           matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1_1
    SLICE_X0Y22.A2           net (fanout=4)        0.952   matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1
    SLICE_X0Y22.A            Tilo                  0.254   matrix_data/N52
                                                           matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<3>23_SW0
    SLICE_X4Y21.D3           net (fanout=1)        1.116   matrix_data/N130
    SLICE_X4Y21.COUT         Topcyd                0.312   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
                                                           matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<3>
                                                           matrix_data/Mmux_M_background_ram_address_rs_cy<3>
    SLICE_X4Y22.CIN          net (fanout=1)        0.003   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
    SLICE_X4Y22.AMUX         Tcina                 0.220   matrix_data/Mmux_M_background_ram_address_rs_cy[7]
                                                           matrix_data/Mmux_M_background_ram_address_rs_cy<7>
    RAMB8_X0Y10.ADDRAWRADDR6 net (fanout=1)        1.111   matrix_data/M_background_ram_address[4]
    RAMB8_X0Y10.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram/Mram_ram
                                                           matrix_data/background_ram/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          7.732ns (2.205ns logic, 5.527ns route)
                                                           (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  12.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_data/M_state_q_FSM_FFd22 (FF)
  Destination:          matrix_data/background_ram/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.732ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.332 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_data/M_state_q_FSM_FFd22 to matrix_data/background_ram/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X6Y28.BQ           Tcko                  0.476   matrix_data/M_state_q_FSM_FFd23
                                                           matrix_data/M_state_q_FSM_FFd22
    SLICE_X0Y21.B1           net (fanout=17)       2.117   matrix_data/M_state_q_FSM_FFd22
    SLICE_X0Y21.B            Tilo                  0.254   matrix_data/N132
                                                           matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<0>_SW1
    SLICE_X6Y25.D4           net (fanout=2)        1.216   matrix_data/N114
    SLICE_X6Y25.D            Tilo                  0.235   matrix_data/M_state_q_FSM_FFd33
                                                           matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<0>2_SW2
    SLICE_X4Y21.A1           net (fanout=1)        1.226   matrix_data/N186
    SLICE_X4Y21.COUT         Topcya                0.474   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
                                                           matrix_data/Mmux_M_background_ram_address_rs_lut<0>
                                                           matrix_data/Mmux_M_background_ram_address_rs_cy<3>
    SLICE_X4Y22.CIN          net (fanout=1)        0.003   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
    SLICE_X4Y22.AMUX         Tcina                 0.220   matrix_data/Mmux_M_background_ram_address_rs_cy[7]
                                                           matrix_data/Mmux_M_background_ram_address_rs_cy<7>
    RAMB8_X0Y10.ADDRAWRADDR6 net (fanout=1)        1.111   matrix_data/M_background_ram_address[4]
    RAMB8_X0Y10.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram/Mram_ram
                                                           matrix_data/background_ram/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          7.732ns (2.059ns logic, 5.673ns route)
                                                           (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  12.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_writer/M_led_bit_counter_q_4 (FF)
  Destination:          matrix_data/background_ram/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.743ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.332 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_writer/M_led_bit_counter_q_4 to matrix_data/background_ram/Mram_ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X8Y21.AQ            Tcko                  0.525   M_led_bit_counter_q_6
                                                            matrix_writer/M_led_bit_counter_q_4
    SLICE_X11Y22.D1           net (fanout=9)        1.018   M_led_bit_counter_q_4
    SLICE_X11Y22.D            Tilo                  0.259   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o11
                                                            matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o11
    SLICE_X11Y22.C1           net (fanout=7)        1.444   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o11
    SLICE_X11Y22.C            Tilo                  0.259   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o11
                                                            matrix_writer/Mmux_col_index1021
    SLICE_X6Y26.CX            net (fanout=10)       1.024   Mmux_col_index102
    SLICE_X6Y26.CMUX          Tcxc                  0.192   M_matrix_data_out[4]
                                                            matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<1>21_SW1
    SLICE_X4Y21.B2            net (fanout=1)        1.017   matrix_data/N189
    SLICE_X4Y21.COUT          Topcyb                0.483   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
                                                            matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<1>
                                                            matrix_data/Mmux_M_background_ram_address_rs_cy<3>
    SLICE_X4Y22.CIN           net (fanout=1)        0.003   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
    SLICE_X4Y22.COUT          Tbyp                  0.093   matrix_data/Mmux_M_background_ram_address_rs_cy[7]
                                                            matrix_data/Mmux_M_background_ram_address_rs_cy<7>
    SLICE_X4Y23.CIN           net (fanout=1)        0.003   matrix_data/Mmux_M_background_ram_address_rs_cy[7]
    SLICE_X4Y23.CMUX          Tcinc                 0.279   matrix_data/M_background_ram_address[10]
                                                            matrix_data/Mmux_M_background_ram_address_rs_xor<10>
    RAMB8_X0Y10.ADDRAWRADDR12 net (fanout=1)        0.744   matrix_data/M_background_ram_address[10]
    RAMB8_X0Y10.CLKAWRCLK     Trcck_ADDRA           0.400   matrix_data/background_ram/Mram_ram
                                                            matrix_data/background_ram/Mram_ram
    ------------------------------------------------------  ---------------------------
    Total                                           7.743ns (2.490ns logic, 5.253ns route)
                                                            (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  12.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_writer/M_led_bit_counter_q_0 (FF)
  Destination:          matrix_data/background_ram/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.719ns (Levels of Logic = 5)
  Clock Path Skew:      0.002ns (0.332 - 0.330)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_writer/M_led_bit_counter_q_0 to matrix_data/background_ram/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X11Y22.BMUX        Tshcko                0.518   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o11
                                                           matrix_writer/M_led_bit_counter_q_0
    SLICE_X11Y22.D2          net (fanout=16)       0.789   M_led_bit_counter_q_0
    SLICE_X11Y22.D           Tilo                  0.259   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o11
                                                           matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o11
    SLICE_X11Y22.C1          net (fanout=7)        1.444   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o11
    SLICE_X11Y22.C           Tilo                  0.259   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o11
                                                           matrix_writer/Mmux_col_index1021
    SLICE_X6Y26.CX           net (fanout=10)       1.024   Mmux_col_index102
    SLICE_X6Y26.CMUX         Tcxc                  0.192   M_matrix_data_out[4]
                                                           matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<1>21_SW1
    SLICE_X4Y21.B2           net (fanout=1)        1.017   matrix_data/N189
    SLICE_X4Y21.COUT         Topcyb                0.483   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
                                                           matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<1>
                                                           matrix_data/Mmux_M_background_ram_address_rs_cy<3>
    SLICE_X4Y22.CIN          net (fanout=1)        0.003   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
    SLICE_X4Y22.AMUX         Tcina                 0.220   matrix_data/Mmux_M_background_ram_address_rs_cy[7]
                                                           matrix_data/Mmux_M_background_ram_address_rs_cy<7>
    RAMB8_X0Y10.ADDRAWRADDR6 net (fanout=1)        1.111   matrix_data/M_background_ram_address[4]
    RAMB8_X0Y10.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram/Mram_ram
                                                           matrix_data/background_ram/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          7.719ns (2.331ns logic, 5.388ns route)
                                                           (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  12.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_writer/M_led_bit_counter_q_4 (FF)
  Destination:          matrix_data/background_ram/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.703ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.332 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_writer/M_led_bit_counter_q_4 to matrix_data/background_ram/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X8Y21.AQ           Tcko                  0.525   M_led_bit_counter_q_6
                                                           matrix_writer/M_led_bit_counter_q_4
    SLICE_X11Y22.D1          net (fanout=9)        1.018   M_led_bit_counter_q_4
    SLICE_X11Y22.D           Tilo                  0.259   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o11
                                                           matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o11
    SLICE_X11Y22.C1          net (fanout=7)        1.444   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o11
    SLICE_X11Y22.C           Tilo                  0.259   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o11
                                                           matrix_writer/Mmux_col_index1021
    SLICE_X6Y26.CX           net (fanout=10)       1.024   Mmux_col_index102
    SLICE_X6Y26.CMUX         Tcxc                  0.192   M_matrix_data_out[4]
                                                           matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<1>21_SW1
    SLICE_X4Y21.B2           net (fanout=1)        1.017   matrix_data/N189
    SLICE_X4Y21.COUT         Topcyb                0.483   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
                                                           matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<1>
                                                           matrix_data/Mmux_M_background_ram_address_rs_cy<3>
    SLICE_X4Y22.CIN          net (fanout=1)        0.003   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
    SLICE_X4Y22.CMUX         Tcinc                 0.279   matrix_data/Mmux_M_background_ram_address_rs_cy[7]
                                                           matrix_data/Mmux_M_background_ram_address_rs_cy<7>
    RAMB8_X0Y10.ADDRAWRADDR8 net (fanout=1)        0.800   matrix_data/M_background_ram_address[6]
    RAMB8_X0Y10.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram/Mram_ram
                                                           matrix_data/background_ram/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          7.703ns (2.397ns logic, 5.306ns route)
                                                           (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  12.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_data/M_clearReg_q_7 (FF)
  Destination:          matrix_data/background_ram/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.686ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.332 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_data/M_clearReg_q_7 to matrix_data/background_ram/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X4Y19.DQ           Tcko                  0.525   matrix_data/M_clearReg_q[7]
                                                           matrix_data/M_clearReg_q_7
    SLICE_X2Y22.D1           net (fanout=6)        1.404   matrix_data/M_clearReg_q[7]
    SLICE_X2Y22.D            Tilo                  0.235   matrix_data/N160
                                                           matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1_SW1
    SLICE_X5Y21.D5           net (fanout=4)        0.874   matrix_data/N160
    SLICE_X5Y21.D            Tilo                  0.259   matrix_data/N104
                                                           matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<0>2_SW0
    SLICE_X6Y25.D5           net (fanout=3)        0.720   matrix_data/N104
    SLICE_X6Y25.D            Tilo                  0.235   matrix_data/M_state_q_FSM_FFd33
                                                           matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<0>2_SW2
    SLICE_X4Y21.A1           net (fanout=1)        1.226   matrix_data/N186
    SLICE_X4Y21.COUT         Topcya                0.474   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
                                                           matrix_data/Mmux_M_background_ram_address_rs_lut<0>
                                                           matrix_data/Mmux_M_background_ram_address_rs_cy<3>
    SLICE_X4Y22.CIN          net (fanout=1)        0.003   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
    SLICE_X4Y22.AMUX         Tcina                 0.220   matrix_data/Mmux_M_background_ram_address_rs_cy[7]
                                                           matrix_data/Mmux_M_background_ram_address_rs_cy<7>
    RAMB8_X0Y10.ADDRAWRADDR6 net (fanout=1)        1.111   matrix_data/M_background_ram_address[4]
    RAMB8_X0Y10.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram/Mram_ram
                                                           matrix_data/background_ram/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          7.686ns (2.348ns logic, 5.338ns route)
                                                           (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  12.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_writer/M_led_bit_counter_q_4 (FF)
  Destination:          matrix_data/background_ram/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.689ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.332 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_writer/M_led_bit_counter_q_4 to matrix_data/background_ram/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X8Y21.AQ           Tcko                  0.525   M_led_bit_counter_q_6
                                                           matrix_writer/M_led_bit_counter_q_4
    SLICE_X11Y22.D1          net (fanout=9)        1.018   M_led_bit_counter_q_4
    SLICE_X11Y22.D           Tilo                  0.259   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o11
                                                           matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o11
    SLICE_X11Y22.C1          net (fanout=7)        1.444   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o11
    SLICE_X11Y22.C           Tilo                  0.259   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o11
                                                           matrix_writer/Mmux_col_index1021
    SLICE_X6Y26.CX           net (fanout=10)       1.024   Mmux_col_index102
    SLICE_X6Y26.CMUX         Tcxc                  0.192   M_matrix_data_out[4]
                                                           matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<1>21_SW1
    SLICE_X4Y21.B2           net (fanout=1)        1.017   matrix_data/N189
    SLICE_X4Y21.COUT         Topcyb                0.483   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
                                                           matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<1>
                                                           matrix_data/Mmux_M_background_ram_address_rs_cy<3>
    SLICE_X4Y22.CIN          net (fanout=1)        0.003   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
    SLICE_X4Y22.BMUX         Tcinb                 0.310   matrix_data/Mmux_M_background_ram_address_rs_cy[7]
                                                           matrix_data/Mmux_M_background_ram_address_rs_cy<7>
    RAMB8_X0Y10.ADDRAWRADDR7 net (fanout=1)        0.755   matrix_data/M_background_ram_address[5]
    RAMB8_X0Y10.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram/Mram_ram
                                                           matrix_data/background_ram/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          7.689ns (2.428ns logic, 5.261ns route)
                                                           (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  12.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_writer/M_led_bit_counter_q_4 (FF)
  Destination:          matrix_data/background_ram/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.670ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.332 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_writer/M_led_bit_counter_q_4 to matrix_data/background_ram/Mram_ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X8Y21.AQ            Tcko                  0.525   M_led_bit_counter_q_6
                                                            matrix_writer/M_led_bit_counter_q_4
    SLICE_X11Y22.D1           net (fanout=9)        1.018   M_led_bit_counter_q_4
    SLICE_X11Y22.D            Tilo                  0.259   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o11
                                                            matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o11
    SLICE_X11Y22.C1           net (fanout=7)        1.444   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o11
    SLICE_X11Y22.C            Tilo                  0.259   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o11
                                                            matrix_writer/Mmux_col_index1021
    SLICE_X6Y26.CX            net (fanout=10)       1.024   Mmux_col_index102
    SLICE_X6Y26.CMUX          Tcxc                  0.192   M_matrix_data_out[4]
                                                            matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<1>21_SW1
    SLICE_X4Y21.B2            net (fanout=1)        1.017   matrix_data/N189
    SLICE_X4Y21.COUT          Topcyb                0.483   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
                                                            matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<1>
                                                            matrix_data/Mmux_M_background_ram_address_rs_cy<3>
    SLICE_X4Y22.CIN           net (fanout=1)        0.003   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
    SLICE_X4Y22.COUT          Tbyp                  0.093   matrix_data/Mmux_M_background_ram_address_rs_cy[7]
                                                            matrix_data/Mmux_M_background_ram_address_rs_cy<7>
    SLICE_X4Y23.CIN           net (fanout=1)        0.003   matrix_data/Mmux_M_background_ram_address_rs_cy[7]
    SLICE_X4Y23.AMUX          Tcina                 0.220   matrix_data/M_background_ram_address[10]
                                                            matrix_data/Mmux_M_background_ram_address_rs_xor<10>
    RAMB8_X0Y10.ADDRAWRADDR10 net (fanout=1)        0.730   matrix_data/M_background_ram_address[8]
    RAMB8_X0Y10.CLKAWRCLK     Trcck_ADDRA           0.400   matrix_data/background_ram/Mram_ram
                                                            matrix_data/background_ram/Mram_ram
    ------------------------------------------------------  ---------------------------
    Total                                           7.670ns (2.431ns logic, 5.239ns route)
                                                            (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  12.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_writer/M_led_bit_counter_q_2 (FF)
  Destination:          matrix_data/background_ram/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.667ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.332 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_writer/M_led_bit_counter_q_2 to matrix_data/background_ram/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X9Y21.BQ           Tcko                  0.430   M_led_bit_counter_q_3
                                                           matrix_writer/M_led_bit_counter_q_2
    SLICE_X11Y22.D3          net (fanout=9)        0.825   M_led_bit_counter_q_2
    SLICE_X11Y22.D           Tilo                  0.259   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o11
                                                           matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o11
    SLICE_X11Y22.C1          net (fanout=7)        1.444   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o11
    SLICE_X11Y22.C           Tilo                  0.259   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o11
                                                           matrix_writer/Mmux_col_index1021
    SLICE_X6Y26.CX           net (fanout=10)       1.024   Mmux_col_index102
    SLICE_X6Y26.CMUX         Tcxc                  0.192   M_matrix_data_out[4]
                                                           matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<1>21_SW1
    SLICE_X4Y21.B2           net (fanout=1)        1.017   matrix_data/N189
    SLICE_X4Y21.COUT         Topcyb                0.483   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
                                                           matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<1>
                                                           matrix_data/Mmux_M_background_ram_address_rs_cy<3>
    SLICE_X4Y22.CIN          net (fanout=1)        0.003   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
    SLICE_X4Y22.AMUX         Tcina                 0.220   matrix_data/Mmux_M_background_ram_address_rs_cy[7]
                                                           matrix_data/Mmux_M_background_ram_address_rs_cy<7>
    RAMB8_X0Y10.ADDRAWRADDR6 net (fanout=1)        1.111   matrix_data/M_background_ram_address[4]
    RAMB8_X0Y10.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram/Mram_ram
                                                           matrix_data/background_ram/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          7.667ns (2.243ns logic, 5.424ns route)
                                                           (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  12.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_data/M_clearReg_q_7 (FF)
  Destination:          matrix_data/background_ram/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.646ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.332 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_data/M_clearReg_q_7 to matrix_data/background_ram/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X4Y19.DQ           Tcko                  0.525   matrix_data/M_clearReg_q[7]
                                                           matrix_data/M_clearReg_q_7
    SLICE_X2Y22.D1           net (fanout=6)        1.404   matrix_data/M_clearReg_q[7]
    SLICE_X2Y22.D            Tilo                  0.235   matrix_data/N160
                                                           matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1_SW1
    SLICE_X5Y21.B5           net (fanout=4)        0.875   matrix_data/N160
    SLICE_X5Y21.B            Tilo                  0.259   matrix_data/N104
                                                           matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<2>21
    SLICE_X5Y23.B3           net (fanout=2)        0.842   matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<2>21
    SLICE_X5Y23.B            Tilo                  0.259   matrix_data/N181
                                                           matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<2>_SW1
    SLICE_X4Y21.C5           net (fanout=1)        1.185   matrix_data/N194
    SLICE_X4Y21.COUT         Topcyc                0.328   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
                                                           matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<2>
                                                           matrix_data/Mmux_M_background_ram_address_rs_cy<3>
    SLICE_X4Y22.CIN          net (fanout=1)        0.003   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
    SLICE_X4Y22.AMUX         Tcina                 0.220   matrix_data/Mmux_M_background_ram_address_rs_cy[7]
                                                           matrix_data/Mmux_M_background_ram_address_rs_cy<7>
    RAMB8_X0Y10.ADDRAWRADDR6 net (fanout=1)        1.111   matrix_data/M_background_ram_address[4]
    RAMB8_X0Y10.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram/Mram_ram
                                                           matrix_data/background_ram/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          7.646ns (2.226ns logic, 5.420ns route)
                                                           (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  12.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_writer/M_led_bit_counter_q_4 (FF)
  Destination:          matrix_data/background_ram/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.657ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.332 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_writer/M_led_bit_counter_q_4 to matrix_data/background_ram/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X8Y21.AQ           Tcko                  0.525   M_led_bit_counter_q_6
                                                           matrix_writer/M_led_bit_counter_q_4
    SLICE_X11Y22.D1          net (fanout=9)        1.018   M_led_bit_counter_q_4
    SLICE_X11Y22.D           Tilo                  0.259   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o11
                                                           matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o11
    SLICE_X11Y22.C1          net (fanout=7)        1.444   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o11
    SLICE_X11Y22.C           Tilo                  0.259   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o11
                                                           matrix_writer/Mmux_col_index1021
    SLICE_X6Y26.CX           net (fanout=10)       1.024   Mmux_col_index102
    SLICE_X6Y26.CMUX         Tcxc                  0.192   M_matrix_data_out[4]
                                                           matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<1>21_SW1
    SLICE_X4Y21.B2           net (fanout=1)        1.017   matrix_data/N189
    SLICE_X4Y21.COUT         Topcyb                0.483   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
                                                           matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<1>
                                                           matrix_data/Mmux_M_background_ram_address_rs_cy<3>
    SLICE_X4Y22.CIN          net (fanout=1)        0.003   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
    SLICE_X4Y22.DMUX         Tcind                 0.320   matrix_data/Mmux_M_background_ram_address_rs_cy[7]
                                                           matrix_data/Mmux_M_background_ram_address_rs_cy<7>
    RAMB8_X0Y10.ADDRAWRADDR9 net (fanout=1)        0.713   matrix_data/M_background_ram_address[7]
    RAMB8_X0Y10.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram/Mram_ram
                                                           matrix_data/background_ram/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          7.657ns (2.438ns logic, 5.219ns route)
                                                           (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  12.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_data/M_clearReg_q_10 (FF)
  Destination:          matrix_data/background_ram/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.633ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.332 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_data/M_clearReg_q_10 to matrix_data/background_ram/Mram_ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X4Y20.CQ            Tcko                  0.525   matrix_data/M_clearReg_q[10]
                                                            matrix_data/M_clearReg_q_10
    SLICE_X5Y21.A4            net (fanout=3)        1.022   matrix_data/M_clearReg_q[10]
    SLICE_X5Y21.A             Tilo                  0.259   matrix_data/N104
                                                            matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1_SW0
    SLICE_X2Y20.B1            net (fanout=9)        1.416   matrix_data/N80
    SLICE_X2Y20.B             Tilo                  0.235   matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1
                                                            matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1_1
    SLICE_X0Y22.A2            net (fanout=4)        0.952   matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1
    SLICE_X0Y22.A             Tilo                  0.254   matrix_data/N52
                                                            matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<3>23_SW0
    SLICE_X4Y21.D3            net (fanout=1)        1.116   matrix_data/N130
    SLICE_X4Y21.COUT          Topcyd                0.312   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
                                                            matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<3>
                                                            matrix_data/Mmux_M_background_ram_address_rs_cy<3>
    SLICE_X4Y22.CIN           net (fanout=1)        0.003   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
    SLICE_X4Y22.COUT          Tbyp                  0.093   matrix_data/Mmux_M_background_ram_address_rs_cy[7]
                                                            matrix_data/Mmux_M_background_ram_address_rs_cy<7>
    SLICE_X4Y23.CIN           net (fanout=1)        0.003   matrix_data/Mmux_M_background_ram_address_rs_cy[7]
    SLICE_X4Y23.BMUX          Tcinb                 0.310   matrix_data/M_background_ram_address[10]
                                                            matrix_data/Mmux_M_background_ram_address_rs_xor<10>
    RAMB8_X0Y10.ADDRAWRADDR11 net (fanout=1)        0.733   matrix_data/M_background_ram_address[9]
    RAMB8_X0Y10.CLKAWRCLK     Trcck_ADDRA           0.400   matrix_data/background_ram/Mram_ram
                                                            matrix_data/background_ram/Mram_ram
    ------------------------------------------------------  ---------------------------
    Total                                           7.633ns (2.388ns logic, 5.245ns route)
                                                            (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  12.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_data/M_clearReg_q_10 (FF)
  Destination:          matrix_data/background_ram/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.613ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.332 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_data/M_clearReg_q_10 to matrix_data/background_ram/Mram_ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X4Y20.CQ            Tcko                  0.525   matrix_data/M_clearReg_q[10]
                                                            matrix_data/M_clearReg_q_10
    SLICE_X5Y21.A4            net (fanout=3)        1.022   matrix_data/M_clearReg_q[10]
    SLICE_X5Y21.A             Tilo                  0.259   matrix_data/N104
                                                            matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1_SW0
    SLICE_X2Y20.B1            net (fanout=9)        1.416   matrix_data/N80
    SLICE_X2Y20.B             Tilo                  0.235   matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1
                                                            matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1_1
    SLICE_X0Y22.A2            net (fanout=4)        0.952   matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1
    SLICE_X0Y22.A             Tilo                  0.254   matrix_data/N52
                                                            matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<3>23_SW0
    SLICE_X4Y21.D3            net (fanout=1)        1.116   matrix_data/N130
    SLICE_X4Y21.COUT          Topcyd                0.312   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
                                                            matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<3>
                                                            matrix_data/Mmux_M_background_ram_address_rs_cy<3>
    SLICE_X4Y22.CIN           net (fanout=1)        0.003   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
    SLICE_X4Y22.COUT          Tbyp                  0.093   matrix_data/Mmux_M_background_ram_address_rs_cy[7]
                                                            matrix_data/Mmux_M_background_ram_address_rs_cy<7>
    SLICE_X4Y23.CIN           net (fanout=1)        0.003   matrix_data/Mmux_M_background_ram_address_rs_cy[7]
    SLICE_X4Y23.CMUX          Tcinc                 0.279   matrix_data/M_background_ram_address[10]
                                                            matrix_data/Mmux_M_background_ram_address_rs_xor<10>
    RAMB8_X0Y10.ADDRAWRADDR12 net (fanout=1)        0.744   matrix_data/M_background_ram_address[10]
    RAMB8_X0Y10.CLKAWRCLK     Trcck_ADDRA           0.400   matrix_data/background_ram/Mram_ram
                                                            matrix_data/background_ram/Mram_ram
    ------------------------------------------------------  ---------------------------
    Total                                           7.613ns (2.357ns logic, 5.256ns route)
                                                            (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  12.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_writer/fsmfake1_FSM_FFd2 (FF)
  Destination:          matrix_data/background_ram/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.622ns (Levels of Logic = 5)
  Clock Path Skew:      0.003ns (0.332 - 0.329)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_writer/fsmfake1_FSM_FFd2 to matrix_data/background_ram/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X9Y23.AQ           Tcko                  0.430   fsmfake1_FSM_FFd2
                                                           matrix_writer/fsmfake1_FSM_FFd2
    SLICE_X13Y22.A1          net (fanout=12)       1.269   fsmfake1_FSM_FFd2
    SLICE_X13Y22.A           Tilo                  0.259   N158
                                                           matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o12_SW0
    SLICE_X11Y22.C2          net (fanout=2)        0.955   N158
    SLICE_X11Y22.C           Tilo                  0.259   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o11
                                                           matrix_writer/Mmux_col_index1021
    SLICE_X6Y26.CX           net (fanout=10)       1.024   Mmux_col_index102
    SLICE_X6Y26.CMUX         Tcxc                  0.192   M_matrix_data_out[4]
                                                           matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<1>21_SW1
    SLICE_X4Y21.B2           net (fanout=1)        1.017   matrix_data/N189
    SLICE_X4Y21.COUT         Topcyb                0.483   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
                                                           matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<1>
                                                           matrix_data/Mmux_M_background_ram_address_rs_cy<3>
    SLICE_X4Y22.CIN          net (fanout=1)        0.003   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
    SLICE_X4Y22.AMUX         Tcina                 0.220   matrix_data/Mmux_M_background_ram_address_rs_cy[7]
                                                           matrix_data/Mmux_M_background_ram_address_rs_cy<7>
    RAMB8_X0Y10.ADDRAWRADDR6 net (fanout=1)        1.111   matrix_data/M_background_ram_address[4]
    RAMB8_X0Y10.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram/Mram_ram
                                                           matrix_data/background_ram/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          7.622ns (2.243ns logic, 5.379ns route)
                                                           (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  12.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_data/M_clearReg_q_5 (FF)
  Destination:          matrix_data/background_ram/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.585ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.332 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_data/M_clearReg_q_5 to matrix_data/background_ram/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X4Y19.BQ           Tcko                  0.525   matrix_data/M_clearReg_q[7]
                                                           matrix_data/M_clearReg_q_5
    SLICE_X5Y21.A1           net (fanout=4)        0.782   matrix_data/M_clearReg_q[5]
    SLICE_X5Y21.A            Tilo                  0.259   matrix_data/N104
                                                           matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1_SW0
    SLICE_X2Y20.B1           net (fanout=9)        1.416   matrix_data/N80
    SLICE_X2Y20.B            Tilo                  0.235   matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1
                                                           matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1_1
    SLICE_X0Y22.A2           net (fanout=4)        0.952   matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1
    SLICE_X0Y22.A            Tilo                  0.254   matrix_data/N52
                                                           matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<3>23_SW0
    SLICE_X4Y21.D3           net (fanout=1)        1.116   matrix_data/N130
    SLICE_X4Y21.COUT         Topcyd                0.312   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
                                                           matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<3>
                                                           matrix_data/Mmux_M_background_ram_address_rs_cy<3>
    SLICE_X4Y22.CIN          net (fanout=1)        0.003   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
    SLICE_X4Y22.AMUX         Tcina                 0.220   matrix_data/Mmux_M_background_ram_address_rs_cy[7]
                                                           matrix_data/Mmux_M_background_ram_address_rs_cy<7>
    RAMB8_X0Y10.ADDRAWRADDR6 net (fanout=1)        1.111   matrix_data/M_background_ram_address[4]
    RAMB8_X0Y10.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram/Mram_ram
                                                           matrix_data/background_ram/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          7.585ns (2.205ns logic, 5.380ns route)
                                                           (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  12.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_data/M_clearReg_q_6 (FF)
  Destination:          matrix_data/background_ram/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.579ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.332 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_data/M_clearReg_q_6 to matrix_data/background_ram/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X4Y19.CQ           Tcko                  0.525   matrix_data/M_clearReg_q[7]
                                                           matrix_data/M_clearReg_q_6
    SLICE_X5Y21.A2           net (fanout=3)        0.776   matrix_data/M_clearReg_q[6]
    SLICE_X5Y21.A            Tilo                  0.259   matrix_data/N104
                                                           matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1_SW0
    SLICE_X2Y20.B1           net (fanout=9)        1.416   matrix_data/N80
    SLICE_X2Y20.B            Tilo                  0.235   matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1
                                                           matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1_1
    SLICE_X0Y22.A2           net (fanout=4)        0.952   matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1
    SLICE_X0Y22.A            Tilo                  0.254   matrix_data/N52
                                                           matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<3>23_SW0
    SLICE_X4Y21.D3           net (fanout=1)        1.116   matrix_data/N130
    SLICE_X4Y21.COUT         Topcyd                0.312   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
                                                           matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<3>
                                                           matrix_data/Mmux_M_background_ram_address_rs_cy<3>
    SLICE_X4Y22.CIN          net (fanout=1)        0.003   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
    SLICE_X4Y22.AMUX         Tcina                 0.220   matrix_data/Mmux_M_background_ram_address_rs_cy[7]
                                                           matrix_data/Mmux_M_background_ram_address_rs_cy<7>
    RAMB8_X0Y10.ADDRAWRADDR6 net (fanout=1)        1.111   matrix_data/M_background_ram_address[4]
    RAMB8_X0Y10.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram/Mram_ram
                                                           matrix_data/background_ram/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          7.579ns (2.205ns logic, 5.374ns route)
                                                           (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  12.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_data/M_clearReg_q_10 (FF)
  Destination:          matrix_data/background_ram/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.573ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.332 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_data/M_clearReg_q_10 to matrix_data/background_ram/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X4Y20.CQ           Tcko                  0.525   matrix_data/M_clearReg_q[10]
                                                           matrix_data/M_clearReg_q_10
    SLICE_X5Y21.A4           net (fanout=3)        1.022   matrix_data/M_clearReg_q[10]
    SLICE_X5Y21.A            Tilo                  0.259   matrix_data/N104
                                                           matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1_SW0
    SLICE_X2Y20.B1           net (fanout=9)        1.416   matrix_data/N80
    SLICE_X2Y20.B            Tilo                  0.235   matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1
                                                           matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1_1
    SLICE_X0Y22.A2           net (fanout=4)        0.952   matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1
    SLICE_X0Y22.A            Tilo                  0.254   matrix_data/N52
                                                           matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<3>23_SW0
    SLICE_X4Y21.D3           net (fanout=1)        1.116   matrix_data/N130
    SLICE_X4Y21.COUT         Topcyd                0.312   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
                                                           matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<3>
                                                           matrix_data/Mmux_M_background_ram_address_rs_cy<3>
    SLICE_X4Y22.CIN          net (fanout=1)        0.003   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
    SLICE_X4Y22.CMUX         Tcinc                 0.279   matrix_data/Mmux_M_background_ram_address_rs_cy[7]
                                                           matrix_data/Mmux_M_background_ram_address_rs_cy<7>
    RAMB8_X0Y10.ADDRAWRADDR8 net (fanout=1)        0.800   matrix_data/M_background_ram_address[6]
    RAMB8_X0Y10.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram/Mram_ram
                                                           matrix_data/background_ram/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          7.573ns (2.264ns logic, 5.309ns route)
                                                           (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  12.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_data/M_row_counter_q_3 (FF)
  Destination:          matrix_data/background_ram/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.569ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.332 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_data/M_row_counter_q_3 to matrix_data/background_ram/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X1Y21.CQ           Tcko                  0.430   matrix_data/M_row_counter_q[5]
                                                           matrix_data/M_row_counter_q_3
    SLICE_X0Y21.A4           net (fanout=3)        1.173   matrix_data/M_row_counter_q[3]
    SLICE_X0Y21.A            Tilo                  0.254   matrix_data/N132
                                                           matrix_data/M_row_counter_q[6]_GND_6_o_LessThan_30_o_inv_inv211
    SLICE_X0Y21.B5           net (fanout=14)       0.573   matrix_data/M_row_counter_q[6]_GND_6_o_LessThan_30_o_inv_inv
    SLICE_X0Y21.B            Tilo                  0.254   matrix_data/N132
                                                           matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<0>_SW1
    SLICE_X6Y25.D4           net (fanout=2)        1.216   matrix_data/N114
    SLICE_X6Y25.D            Tilo                  0.235   matrix_data/M_state_q_FSM_FFd33
                                                           matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<0>2_SW2
    SLICE_X4Y21.A1           net (fanout=1)        1.226   matrix_data/N186
    SLICE_X4Y21.COUT         Topcya                0.474   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
                                                           matrix_data/Mmux_M_background_ram_address_rs_lut<0>
                                                           matrix_data/Mmux_M_background_ram_address_rs_cy<3>
    SLICE_X4Y22.CIN          net (fanout=1)        0.003   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
    SLICE_X4Y22.AMUX         Tcina                 0.220   matrix_data/Mmux_M_background_ram_address_rs_cy[7]
                                                           matrix_data/Mmux_M_background_ram_address_rs_cy<7>
    RAMB8_X0Y10.ADDRAWRADDR6 net (fanout=1)        1.111   matrix_data/M_background_ram_address[4]
    RAMB8_X0Y10.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram/Mram_ram
                                                           matrix_data/background_ram/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          7.569ns (2.267ns logic, 5.302ns route)
                                                           (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  12.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_data/M_clearReg_q_10 (FF)
  Destination:          matrix_data/background_ram/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.559ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.332 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_data/M_clearReg_q_10 to matrix_data/background_ram/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X4Y20.CQ           Tcko                  0.525   matrix_data/M_clearReg_q[10]
                                                           matrix_data/M_clearReg_q_10
    SLICE_X5Y21.A4           net (fanout=3)        1.022   matrix_data/M_clearReg_q[10]
    SLICE_X5Y21.A            Tilo                  0.259   matrix_data/N104
                                                           matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1_SW0
    SLICE_X2Y20.B1           net (fanout=9)        1.416   matrix_data/N80
    SLICE_X2Y20.B            Tilo                  0.235   matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1
                                                           matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1_1
    SLICE_X0Y22.A2           net (fanout=4)        0.952   matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1
    SLICE_X0Y22.A            Tilo                  0.254   matrix_data/N52
                                                           matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<3>23_SW0
    SLICE_X4Y21.D3           net (fanout=1)        1.116   matrix_data/N130
    SLICE_X4Y21.COUT         Topcyd                0.312   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
                                                           matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<3>
                                                           matrix_data/Mmux_M_background_ram_address_rs_cy<3>
    SLICE_X4Y22.CIN          net (fanout=1)        0.003   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
    SLICE_X4Y22.BMUX         Tcinb                 0.310   matrix_data/Mmux_M_background_ram_address_rs_cy[7]
                                                           matrix_data/Mmux_M_background_ram_address_rs_cy<7>
    RAMB8_X0Y10.ADDRAWRADDR7 net (fanout=1)        0.755   matrix_data/M_background_ram_address[5]
    RAMB8_X0Y10.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram/Mram_ram
                                                           matrix_data/background_ram/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          7.559ns (2.295ns logic, 5.264ns route)
                                                           (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  12.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_data/M_clearReg_q_2 (FF)
  Destination:          matrix_data/background_ram/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.540ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.332 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_data/M_clearReg_q_2 to matrix_data/background_ram/Mram_ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X4Y18.CQ            Tcko                  0.525   matrix_data/M_clearReg_q[3]
                                                            matrix_data/M_clearReg_q_2
    SLICE_X5Y21.A3            net (fanout=3)        0.929   matrix_data/M_clearReg_q[2]
    SLICE_X5Y21.A             Tilo                  0.259   matrix_data/N104
                                                            matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1_SW0
    SLICE_X2Y20.B1            net (fanout=9)        1.416   matrix_data/N80
    SLICE_X2Y20.B             Tilo                  0.235   matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1
                                                            matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1_1
    SLICE_X0Y22.A2            net (fanout=4)        0.952   matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1
    SLICE_X0Y22.A             Tilo                  0.254   matrix_data/N52
                                                            matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<3>23_SW0
    SLICE_X4Y21.D3            net (fanout=1)        1.116   matrix_data/N130
    SLICE_X4Y21.COUT          Topcyd                0.312   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
                                                            matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<3>
                                                            matrix_data/Mmux_M_background_ram_address_rs_cy<3>
    SLICE_X4Y22.CIN           net (fanout=1)        0.003   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
    SLICE_X4Y22.COUT          Tbyp                  0.093   matrix_data/Mmux_M_background_ram_address_rs_cy[7]
                                                            matrix_data/Mmux_M_background_ram_address_rs_cy<7>
    SLICE_X4Y23.CIN           net (fanout=1)        0.003   matrix_data/Mmux_M_background_ram_address_rs_cy[7]
    SLICE_X4Y23.BMUX          Tcinb                 0.310   matrix_data/M_background_ram_address[10]
                                                            matrix_data/Mmux_M_background_ram_address_rs_xor<10>
    RAMB8_X0Y10.ADDRAWRADDR11 net (fanout=1)        0.733   matrix_data/M_background_ram_address[9]
    RAMB8_X0Y10.CLKAWRCLK     Trcck_ADDRA           0.400   matrix_data/background_ram/Mram_ram
                                                            matrix_data/background_ram/Mram_ram
    ------------------------------------------------------  ---------------------------
    Total                                           7.540ns (2.388ns logic, 5.152ns route)
                                                            (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  12.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_data/M_state_q_FSM_FFd22 (FF)
  Destination:          matrix_data/background_ram/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.540ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.332 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_data/M_state_q_FSM_FFd22 to matrix_data/background_ram/Mram_ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X6Y28.BQ            Tcko                  0.476   matrix_data/M_state_q_FSM_FFd23
                                                            matrix_data/M_state_q_FSM_FFd22
    SLICE_X0Y21.B1            net (fanout=17)       2.117   matrix_data/M_state_q_FSM_FFd22
    SLICE_X0Y21.B             Tilo                  0.254   matrix_data/N132
                                                            matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<0>_SW1
    SLICE_X6Y25.D4            net (fanout=2)        1.216   matrix_data/N114
    SLICE_X6Y25.D             Tilo                  0.235   matrix_data/M_state_q_FSM_FFd33
                                                            matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<0>2_SW2
    SLICE_X4Y21.A1            net (fanout=1)        1.226   matrix_data/N186
    SLICE_X4Y21.COUT          Topcya                0.474   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
                                                            matrix_data/Mmux_M_background_ram_address_rs_lut<0>
                                                            matrix_data/Mmux_M_background_ram_address_rs_cy<3>
    SLICE_X4Y22.CIN           net (fanout=1)        0.003   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
    SLICE_X4Y22.COUT          Tbyp                  0.093   matrix_data/Mmux_M_background_ram_address_rs_cy[7]
                                                            matrix_data/Mmux_M_background_ram_address_rs_cy<7>
    SLICE_X4Y23.CIN           net (fanout=1)        0.003   matrix_data/Mmux_M_background_ram_address_rs_cy[7]
    SLICE_X4Y23.BMUX          Tcinb                 0.310   matrix_data/M_background_ram_address[10]
                                                            matrix_data/Mmux_M_background_ram_address_rs_xor<10>
    RAMB8_X0Y10.ADDRAWRADDR11 net (fanout=1)        0.733   matrix_data/M_background_ram_address[9]
    RAMB8_X0Y10.CLKAWRCLK     Trcck_ADDRA           0.400   matrix_data/background_ram/Mram_ram
                                                            matrix_data/background_ram/Mram_ram
    ------------------------------------------------------  ---------------------------
    Total                                           7.540ns (2.242ns logic, 5.298ns route)
                                                            (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  12.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_data/M_clearReg_q_10 (FF)
  Destination:          matrix_data/background_ram/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.540ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.332 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_data/M_clearReg_q_10 to matrix_data/background_ram/Mram_ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X4Y20.CQ            Tcko                  0.525   matrix_data/M_clearReg_q[10]
                                                            matrix_data/M_clearReg_q_10
    SLICE_X5Y21.A4            net (fanout=3)        1.022   matrix_data/M_clearReg_q[10]
    SLICE_X5Y21.A             Tilo                  0.259   matrix_data/N104
                                                            matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1_SW0
    SLICE_X2Y20.B1            net (fanout=9)        1.416   matrix_data/N80
    SLICE_X2Y20.B             Tilo                  0.235   matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1
                                                            matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1_1
    SLICE_X0Y22.A2            net (fanout=4)        0.952   matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1
    SLICE_X0Y22.A             Tilo                  0.254   matrix_data/N52
                                                            matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<3>23_SW0
    SLICE_X4Y21.D3            net (fanout=1)        1.116   matrix_data/N130
    SLICE_X4Y21.COUT          Topcyd                0.312   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
                                                            matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<3>
                                                            matrix_data/Mmux_M_background_ram_address_rs_cy<3>
    SLICE_X4Y22.CIN           net (fanout=1)        0.003   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
    SLICE_X4Y22.COUT          Tbyp                  0.093   matrix_data/Mmux_M_background_ram_address_rs_cy[7]
                                                            matrix_data/Mmux_M_background_ram_address_rs_cy<7>
    SLICE_X4Y23.CIN           net (fanout=1)        0.003   matrix_data/Mmux_M_background_ram_address_rs_cy[7]
    SLICE_X4Y23.AMUX          Tcina                 0.220   matrix_data/M_background_ram_address[10]
                                                            matrix_data/Mmux_M_background_ram_address_rs_xor<10>
    RAMB8_X0Y10.ADDRAWRADDR10 net (fanout=1)        0.730   matrix_data/M_background_ram_address[8]
    RAMB8_X0Y10.CLKAWRCLK     Trcck_ADDRA           0.400   matrix_data/background_ram/Mram_ram
                                                            matrix_data/background_ram/Mram_ram
    ------------------------------------------------------  ---------------------------
    Total                                           7.540ns (2.298ns logic, 5.242ns route)
                                                            (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  12.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_data/M_clearReg_q_10 (FF)
  Destination:          matrix_data/background_ram/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.527ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.332 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_data/M_clearReg_q_10 to matrix_data/background_ram/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X4Y20.CQ           Tcko                  0.525   matrix_data/M_clearReg_q[10]
                                                           matrix_data/M_clearReg_q_10
    SLICE_X5Y21.A4           net (fanout=3)        1.022   matrix_data/M_clearReg_q[10]
    SLICE_X5Y21.A            Tilo                  0.259   matrix_data/N104
                                                           matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1_SW0
    SLICE_X2Y20.B1           net (fanout=9)        1.416   matrix_data/N80
    SLICE_X2Y20.B            Tilo                  0.235   matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1
                                                           matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1_1
    SLICE_X0Y22.A2           net (fanout=4)        0.952   matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1
    SLICE_X0Y22.A            Tilo                  0.254   matrix_data/N52
                                                           matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<3>23_SW0
    SLICE_X4Y21.D3           net (fanout=1)        1.116   matrix_data/N130
    SLICE_X4Y21.COUT         Topcyd                0.312   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
                                                           matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<3>
                                                           matrix_data/Mmux_M_background_ram_address_rs_cy<3>
    SLICE_X4Y22.CIN          net (fanout=1)        0.003   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
    SLICE_X4Y22.DMUX         Tcind                 0.320   matrix_data/Mmux_M_background_ram_address_rs_cy[7]
                                                           matrix_data/Mmux_M_background_ram_address_rs_cy<7>
    RAMB8_X0Y10.ADDRAWRADDR9 net (fanout=1)        0.713   matrix_data/M_background_ram_address[7]
    RAMB8_X0Y10.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram/Mram_ram
                                                           matrix_data/background_ram/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          7.527ns (2.305ns logic, 5.222ns route)
                                                           (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  12.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_data/M_clearReg_q_2 (FF)
  Destination:          matrix_data/background_ram/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.520ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.332 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_data/M_clearReg_q_2 to matrix_data/background_ram/Mram_ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X4Y18.CQ            Tcko                  0.525   matrix_data/M_clearReg_q[3]
                                                            matrix_data/M_clearReg_q_2
    SLICE_X5Y21.A3            net (fanout=3)        0.929   matrix_data/M_clearReg_q[2]
    SLICE_X5Y21.A             Tilo                  0.259   matrix_data/N104
                                                            matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1_SW0
    SLICE_X2Y20.B1            net (fanout=9)        1.416   matrix_data/N80
    SLICE_X2Y20.B             Tilo                  0.235   matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1
                                                            matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1_1
    SLICE_X0Y22.A2            net (fanout=4)        0.952   matrix_data/M_clearReg_q[10]_PWR_6_o_LessThan_201_o_inv_inv1
    SLICE_X0Y22.A             Tilo                  0.254   matrix_data/N52
                                                            matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<3>23_SW0
    SLICE_X4Y21.D3            net (fanout=1)        1.116   matrix_data/N130
    SLICE_X4Y21.COUT          Topcyd                0.312   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
                                                            matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<3>
                                                            matrix_data/Mmux_M_background_ram_address_rs_cy<3>
    SLICE_X4Y22.CIN           net (fanout=1)        0.003   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
    SLICE_X4Y22.COUT          Tbyp                  0.093   matrix_data/Mmux_M_background_ram_address_rs_cy[7]
                                                            matrix_data/Mmux_M_background_ram_address_rs_cy<7>
    SLICE_X4Y23.CIN           net (fanout=1)        0.003   matrix_data/Mmux_M_background_ram_address_rs_cy[7]
    SLICE_X4Y23.CMUX          Tcinc                 0.279   matrix_data/M_background_ram_address[10]
                                                            matrix_data/Mmux_M_background_ram_address_rs_xor<10>
    RAMB8_X0Y10.ADDRAWRADDR12 net (fanout=1)        0.744   matrix_data/M_background_ram_address[10]
    RAMB8_X0Y10.CLKAWRCLK     Trcck_ADDRA           0.400   matrix_data/background_ram/Mram_ram
                                                            matrix_data/background_ram/Mram_ram
    ------------------------------------------------------  ---------------------------
    Total                                           7.520ns (2.357ns logic, 5.163ns route)
                                                            (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  12.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_data/M_state_q_FSM_FFd22 (FF)
  Destination:          matrix_data/background_ram/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.520ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.332 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_data/M_state_q_FSM_FFd22 to matrix_data/background_ram/Mram_ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X6Y28.BQ            Tcko                  0.476   matrix_data/M_state_q_FSM_FFd23
                                                            matrix_data/M_state_q_FSM_FFd22
    SLICE_X0Y21.B1            net (fanout=17)       2.117   matrix_data/M_state_q_FSM_FFd22
    SLICE_X0Y21.B             Tilo                  0.254   matrix_data/N132
                                                            matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<0>_SW1
    SLICE_X6Y25.D4            net (fanout=2)        1.216   matrix_data/N114
    SLICE_X6Y25.D             Tilo                  0.235   matrix_data/M_state_q_FSM_FFd33
                                                            matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<0>2_SW2
    SLICE_X4Y21.A1            net (fanout=1)        1.226   matrix_data/N186
    SLICE_X4Y21.COUT          Topcya                0.474   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
                                                            matrix_data/Mmux_M_background_ram_address_rs_lut<0>
                                                            matrix_data/Mmux_M_background_ram_address_rs_cy<3>
    SLICE_X4Y22.CIN           net (fanout=1)        0.003   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
    SLICE_X4Y22.COUT          Tbyp                  0.093   matrix_data/Mmux_M_background_ram_address_rs_cy[7]
                                                            matrix_data/Mmux_M_background_ram_address_rs_cy<7>
    SLICE_X4Y23.CIN           net (fanout=1)        0.003   matrix_data/Mmux_M_background_ram_address_rs_cy[7]
    SLICE_X4Y23.CMUX          Tcinc                 0.279   matrix_data/M_background_ram_address[10]
                                                            matrix_data/Mmux_M_background_ram_address_rs_xor<10>
    RAMB8_X0Y10.ADDRAWRADDR12 net (fanout=1)        0.744   matrix_data/M_background_ram_address[10]
    RAMB8_X0Y10.CLKAWRCLK     Trcck_ADDRA           0.400   matrix_data/background_ram/Mram_ram
                                                            matrix_data/background_ram/Mram_ram
    ------------------------------------------------------  ---------------------------
    Total                                           7.520ns (2.211ns logic, 5.309ns route)
                                                            (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  12.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_writer/M_led_bit_counter_q_0 (FF)
  Destination:          matrix_data/background_ram/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.527ns (Levels of Logic = 6)
  Clock Path Skew:      0.002ns (0.332 - 0.330)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_writer/M_led_bit_counter_q_0 to matrix_data/background_ram/Mram_ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X11Y22.BMUX         Tshcko                0.518   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o11
                                                            matrix_writer/M_led_bit_counter_q_0
    SLICE_X11Y22.D2           net (fanout=16)       0.789   M_led_bit_counter_q_0
    SLICE_X11Y22.D            Tilo                  0.259   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o11
                                                            matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o11
    SLICE_X11Y22.C1           net (fanout=7)        1.444   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o11
    SLICE_X11Y22.C            Tilo                  0.259   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o11
                                                            matrix_writer/Mmux_col_index1021
    SLICE_X6Y26.CX            net (fanout=10)       1.024   Mmux_col_index102
    SLICE_X6Y26.CMUX          Tcxc                  0.192   M_matrix_data_out[4]
                                                            matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<1>21_SW1
    SLICE_X4Y21.B2            net (fanout=1)        1.017   matrix_data/N189
    SLICE_X4Y21.COUT          Topcyb                0.483   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
                                                            matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<1>
                                                            matrix_data/Mmux_M_background_ram_address_rs_cy<3>
    SLICE_X4Y22.CIN           net (fanout=1)        0.003   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
    SLICE_X4Y22.COUT          Tbyp                  0.093   matrix_data/Mmux_M_background_ram_address_rs_cy[7]
                                                            matrix_data/Mmux_M_background_ram_address_rs_cy<7>
    SLICE_X4Y23.CIN           net (fanout=1)        0.003   matrix_data/Mmux_M_background_ram_address_rs_cy[7]
    SLICE_X4Y23.BMUX          Tcinb                 0.310   matrix_data/M_background_ram_address[10]
                                                            matrix_data/Mmux_M_background_ram_address_rs_xor<10>
    RAMB8_X0Y10.ADDRAWRADDR11 net (fanout=1)        0.733   matrix_data/M_background_ram_address[9]
    RAMB8_X0Y10.CLKAWRCLK     Trcck_ADDRA           0.400   matrix_data/background_ram/Mram_ram
                                                            matrix_data/background_ram/Mram_ram
    ------------------------------------------------------  ---------------------------
    Total                                           7.527ns (2.514ns logic, 5.013ns route)
                                                            (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  12.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_writer/M_led_bit_counter_q_4 (FF)
  Destination:          matrix_data/background_ram/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.522ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.332 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_writer/M_led_bit_counter_q_4 to matrix_data/background_ram/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X8Y21.AQ           Tcko                  0.525   M_led_bit_counter_q_6
                                                           matrix_writer/M_led_bit_counter_q_4
    SLICE_X11Y22.D1          net (fanout=9)        1.018   M_led_bit_counter_q_4
    SLICE_X11Y22.D           Tilo                  0.259   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o11
                                                           matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o11
    SLICE_X11Y22.C1          net (fanout=7)        1.444   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o11
    SLICE_X11Y22.C           Tilo                  0.259   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_49_o11
                                                           matrix_writer/Mmux_col_index1021
    SLICE_X6Y26.CX           net (fanout=10)       1.024   Mmux_col_index102
    SLICE_X6Y26.CMUX         Tcxc                  0.192   M_matrix_data_out[4]
                                                           matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<1>21_SW1
    SLICE_X4Y21.B2           net (fanout=1)        1.017   matrix_data/N189
    SLICE_X4Y21.CMUX         Topbc                 0.650   matrix_data/Mmux_M_background_ram_address_rs_cy[3]
                                                           matrix_data/M_state_q_Mmux_M_background_ram_address_rs_A<1>
                                                           matrix_data/Mmux_M_background_ram_address_rs_cy<3>
    RAMB8_X0Y10.ADDRAWRADDR4 net (fanout=1)        0.734   matrix_data/M_background_ram_address[2]
    RAMB8_X0Y10.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram/Mram_ram
                                                           matrix_data/background_ram/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          7.522ns (2.285ns logic, 5.237ns route)
                                                           (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: matrix_data/chicken_ram/Mram_ram/CLKAWRCLK
  Logical resource: matrix_data/chicken_ram/Mram_ram/CLKAWRCLK
  Location pin: RAMB8_X0Y11.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: matrix_data/background_ram/Mram_ram/CLKAWRCLK
  Logical resource: matrix_data/background_ram/Mram_ram/CLKAWRCLK
  Location pin: RAMB8_X0Y10.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: rightbutton_cond/M_sync_out/CLK
  Logical resource: startbutton_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: rightbutton_cond/M_sync_out/CLK
  Logical resource: leftbutton_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: rightbutton_cond/M_sync_out/CLK
  Logical resource: rightbutton_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: leftbutton_cond/M_ctr_q[3]/CLK
  Logical resource: leftbutton_cond/M_ctr_q_0/CK
  Location pin: SLICE_X4Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: leftbutton_cond/M_ctr_q[3]/CLK
  Logical resource: leftbutton_cond/M_ctr_q_1/CK
  Location pin: SLICE_X4Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: leftbutton_cond/M_ctr_q[3]/CLK
  Logical resource: leftbutton_cond/M_ctr_q_2/CK
  Location pin: SLICE_X4Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: leftbutton_cond/M_ctr_q[3]/CLK
  Logical resource: leftbutton_cond/M_ctr_q_3/CK
  Location pin: SLICE_X4Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: leftbutton_cond/M_ctr_q[7]/CLK
  Logical resource: leftbutton_cond/M_ctr_q_4/CK
  Location pin: SLICE_X4Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: leftbutton_cond/M_ctr_q[7]/CLK
  Logical resource: leftbutton_cond/M_ctr_q_5/CK
  Location pin: SLICE_X4Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: leftbutton_cond/M_ctr_q[7]/CLK
  Logical resource: leftbutton_cond/M_ctr_q_6/CK
  Location pin: SLICE_X4Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: leftbutton_cond/M_ctr_q[7]/CLK
  Logical resource: leftbutton_cond/M_ctr_q_7/CK
  Location pin: SLICE_X4Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: leftbutton_cond/M_ctr_q[11]/CLK
  Logical resource: leftbutton_cond/M_ctr_q_8/CK
  Location pin: SLICE_X4Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: leftbutton_cond/M_ctr_q[11]/CLK
  Logical resource: leftbutton_cond/M_ctr_q_9/CK
  Location pin: SLICE_X4Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: leftbutton_cond/M_ctr_q[11]/CLK
  Logical resource: leftbutton_cond/M_ctr_q_10/CK
  Location pin: SLICE_X4Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: leftbutton_cond/M_ctr_q[11]/CLK
  Logical resource: leftbutton_cond/M_ctr_q_11/CK
  Location pin: SLICE_X4Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: leftbutton_cond/M_ctr_q[15]/CLK
  Logical resource: leftbutton_cond/M_ctr_q_12/CK
  Location pin: SLICE_X4Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: leftbutton_cond/M_ctr_q[15]/CLK
  Logical resource: leftbutton_cond/M_ctr_q_13/CK
  Location pin: SLICE_X4Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: leftbutton_cond/M_ctr_q[15]/CLK
  Logical resource: leftbutton_cond/M_ctr_q_14/CK
  Location pin: SLICE_X4Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: leftbutton_cond/M_ctr_q[15]/CLK
  Logical resource: leftbutton_cond/M_ctr_q_15/CK
  Location pin: SLICE_X4Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: leftbutton_cond/M_ctr_q[19]/CLK
  Logical resource: leftbutton_cond/M_ctr_q_16/CK
  Location pin: SLICE_X4Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: leftbutton_cond/M_ctr_q[19]/CLK
  Logical resource: leftbutton_cond/M_ctr_q_17/CK
  Location pin: SLICE_X4Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: leftbutton_cond/M_ctr_q[19]/CLK
  Logical resource: leftbutton_cond/M_ctr_q_18/CK
  Location pin: SLICE_X4Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: leftbutton_cond/M_ctr_q[19]/CLK
  Logical resource: leftbutton_cond/M_ctr_q_19/CK
  Location pin: SLICE_X4Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: matrix_data/M_clearReg_q[3]/CLK
  Logical resource: matrix_data/M_clearReg_q_0/CK
  Location pin: SLICE_X4Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: matrix_data/M_clearReg_q[3]/CLK
  Logical resource: matrix_data/M_clearReg_q_1/CK
  Location pin: SLICE_X4Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: matrix_data/M_clearReg_q[3]/CLK
  Logical resource: matrix_data/M_clearReg_q_2/CK
  Location pin: SLICE_X4Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: matrix_data/M_clearReg_q[3]/CLK
  Logical resource: matrix_data/M_clearReg_q_3/CK
  Location pin: SLICE_X4Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.992|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 14599 paths, 0 nets, and 2431 connections

Design statistics:
   Minimum period:   7.992ns{1}   (Maximum frequency: 125.125MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jan 16 15:25:17 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4563 MB



