============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  05:35:51 pm
  Module:                 carry_select_adder
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-6 ps) Path Delay Check
     Startpoint: (F) A[19]
       Endpoint: (R) S[31]

                   Capture    Launch  
      Path Delay:+    2090         -  
      Drv Adjust:+       0         0  
         Arrival:=    2090            
                                      
   Required Time:=    2090            
       Data Path:-    2096            
           Slack:=      -6            

Exceptions/Constraints:
  max_delay             2090            constraints.sdc_line_1 

#--------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags   Arc   Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------------
  A[19]                                                    -       -     F     (arrival)                       2  5.9  1000     0       0    (-,-) 
  g357_dup/X                                               -       A->X  F     sky130_fd_sc_hd__clkbuf_1       1  6.1    64   328     328    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[1].FA/g201/Y        -       A->Y  R     sky130_fd_sc_hd__clkinv_2       2 11.1    49    67     395    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[1].FA/g196__6131/Y  -       B->Y  F     sky130_fd_sc_hd__nand2_2        1  9.6    49    64     459    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[1].FA/g194__8246/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4        1 10.1    52    61     520    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[1].FA/g192__1705/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4        2 11.8    38    50     570    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[2].FA/g124__4733/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4        1 10.1    52    56     627    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[2].FA/g122__5115/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4        2 11.8    38    50     677    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[3].FA/g124__1666/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4        1 10.1    52    56     734    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[3].FA/g122__2883/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4        2 11.8    44    50     784    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[4].FA/g124__6260/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4        1 10.1    52    59     843    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[4].FA/g122__2398/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4        2 11.8    38    50     893    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[5].FA/g124__1617/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4        1 10.1    52    56     950    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[5].FA/g122__6783/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4        2 11.8    38    50    1000    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[6].FA/g124__6131/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4        1 10.1    52    56    1056    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[6].FA/g122__8246/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4        2 11.8    38    50    1107    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[7].FA/g124__9315/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4        1 10.1    52    56    1163    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[7].FA/g122__4733/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4        2 11.8    38    50    1214    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[8].FA/g124__6417/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4        1 10.1    52    56    1270    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[8].FA/g122__1666/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4        2 11.8    38    50    1320    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[9].FA/g124__8428/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4        1 10.1    52    56    1377    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[9].FA/g122__6260/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4        2 11.8    38    50    1427    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[10].FA/g124__1705/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4        1 10.1    52    56    1484    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[10].FA/g122__1617/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4        2 13.0    40    52    1536    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[11].FA/g125__1881/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4        1 10.1    52    58    1593    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[11].FA/g123__6131/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4        3 15.3    45    56    1649    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[12].FA/g125__2883/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4        1 10.1    52    60    1709    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[12].FA/g123__9315/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4        3 20.9    57    64    1773    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[13].FA/g118__5477/Y -       B2->Y R     sky130_fd_sc_hd__o2bb2ai_4      1 10.1   124   134    1906    (-,-) 
  g915/Y                                                   -       A->Y  F     sky130_fd_sc_hd__nand2_4        1 17.7    62    81    1987    (-,-) 
  g914/Y                                                   -       A->Y  R     sky130_fd_sc_hd__nand2_8        1 51.3   108   108    2095    (-,-) 
  S[31]                                                    <<<     -     R     (port)                          -    -     -     0    2096    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------------

