#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Mon Apr 24 20:24:22 2017
# Process ID: 13617
# Log file: /home/katie/Documents/ECE3700/UART_FPGA/planAhead_run_1/planAhead.log
# Journal file: /home/katie/Documents/ECE3700/UART_FPGA/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source /home/katie/Documents/ECE3700/UART_FPGA/pa.fromHdl.tcl
update_compile_order -fileset sim_1
set_property iostandard LVCMOS33 [get_ports [list clk]]
set_property iostandard LVCMOS33 [get_ports [list {DATA[7]} {DATA[6]} {DATA[5]} {DATA[4]} {DATA[3]} {DATA[2]} {DATA[1]} {DATA[0]}]]
set_property iostandard LVCMOS33 [get_ports [list clr]]
set_property iostandard LVCMOS33 [get_ports [list D_in]]
set_property iostandard LVCMOS33 [get_ports [list D_out]]
startgroup
set_property package_pin B8 [get_ports clk]
endgroup
set_property package_pin "" [get_ports [list  clr]]
startgroup
set_property package_pin B8 [get_ports clk]
endgroup
startgroup
set_property package_pin V10 [get_ports clk]
endgroup
startgroup
set_property package_pin B8 [get_ports clr]
endgroup
startgroup
set_property package_pin N17 [get_ports D_in]
endgroup
startgroup
set_property package_pin N18 [get_ports D_out]
endgroup
startgroup
set_property package_pin T11 [get_ports {DATA[7]}]
endgroup
startgroup
set_property package_pin R11 [get_ports {DATA[6]}]
endgroup
startgroup
set_property package_pin N11 [get_ports {DATA[5]}]
endgroup
startgroup
set_property package_pin M11 [get_ports {DATA[4]}]
endgroup
startgroup
set_property package_pin V15 [get_ports {DATA[3]}]
endgroup
startgroup
set_property package_pin U15 [get_ports {DATA[2]}]
endgroup
startgroup
set_property package_pin V16 [get_ports {DATA[1]}]
endgroup
startgroup
set_property package_pin U16 [get_ports {DATA[0]}]
endgroup
save_constraints
