# RISCVEDU

## Description WIP

This is an educational introduction to processor design in a RISC-V processor. It aims at assisting students with understanding basic concepts of processor design, e.g. pipelining, hazard handling etc. brought up in computer architecture lectures.
