#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x57001b3a0880 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x57001b3a0a10 .scope module, "regfile_tb" "regfile_tb" 3 3;
 .timescale -9 -12;
v0x57001b3c92f0_0 .var "clk", 0 0;
v0x57001b3c93b0_0 .var/i "errors", 31 0;
v0x57001b3c9470_0 .var/i "i", 31 0;
v0x57001b3c9530_0 .var "raddr1", 4 0;
v0x57001b3c9620_0 .var "raddr2", 4 0;
v0x57001b3c9710_0 .net "rdata1", 31 0, L_0x57001b3d9ec0;  1 drivers
v0x57001b3c97e0_0 .net "rdata2", 31 0, L_0x57001b3da480;  1 drivers
v0x57001b3c98b0_0 .var "waddr", 4 0;
v0x57001b3c9980_0 .var "wdata", 31 0;
v0x57001b3c9a50_0 .var "we", 0 0;
S_0x57001b364490 .scope task, "check" "check" 3 65, 3 65 0, S_0x57001b3a0a10;
 .timescale -9 -12;
v0x57001b38e790_0 .var "val1", 31 0;
v0x57001b3c7470_0 .var "val2", 31 0;
TD_regfile_tb.check ;
    %load/vec4 v0x57001b3c9710_0;
    %load/vec4 v0x57001b38e790_0;
    %cmp/ne;
    %jmp/1 T_0.2, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x57001b3c97e0_0;
    %load/vec4 v0x57001b3c7470_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.2;
    %jmp/0xz  T_0.0, 6;
    %vpi_call/w 3 70 "$display", "ERROR: rdata1 = %0d (expected %0d), rdata2 = %0d (expected %0d)", v0x57001b3c9710_0, v0x57001b38e790_0, v0x57001b3c97e0_0, v0x57001b3c7470_0 {0 0 0};
    %load/vec4 v0x57001b3c93b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x57001b3c93b0_0, 0, 32;
T_0.0 ;
    %end;
S_0x57001b3c7550 .scope task, "read_regs" "read_regs" 3 54, 3 54 0, S_0x57001b3a0a10;
 .timescale -9 -12;
v0x57001b3c7750_0 .var "addr1", 4 0;
v0x57001b3c7830_0 .var "addr2", 4 0;
TD_regfile_tb.read_regs ;
    %load/vec4 v0x57001b3c7750_0;
    %store/vec4 v0x57001b3c9530_0, 0, 5;
    %load/vec4 v0x57001b3c7830_0;
    %store/vec4 v0x57001b3c9620_0, 0, 5;
    %delay 1000, 0;
    %end;
S_0x57001b3c7910 .scope module, "uut" "regfile" 3 18, 4 8 0, S_0x57001b3a0a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 5 "waddr";
    .port_info 3 /INPUT 32 "wdata";
    .port_info 4 /INPUT 5 "raddr1";
    .port_info 5 /INPUT 5 "raddr2";
    .port_info 6 /OUTPUT 32 "rdata1";
    .port_info 7 /OUTPUT 32 "rdata2";
L_0x7054b4d29018 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x57001b3c7c30_0 .net/2u *"_ivl_0", 4 0, L_0x7054b4d29018;  1 drivers
L_0x7054b4d290a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x57001b3c7d30_0 .net *"_ivl_11", 1 0, L_0x7054b4d290a8;  1 drivers
L_0x7054b4d290f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x57001b3c7e10_0 .net/2u *"_ivl_14", 4 0, L_0x7054b4d290f0;  1 drivers
v0x57001b3c7ed0_0 .net *"_ivl_16", 0 0, L_0x57001b3da0d0;  1 drivers
L_0x7054b4d29138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x57001b3c7f90_0 .net/2u *"_ivl_18", 31 0, L_0x7054b4d29138;  1 drivers
v0x57001b3c80c0_0 .net *"_ivl_2", 0 0, L_0x57001b3c9b50;  1 drivers
v0x57001b3c8180_0 .net *"_ivl_20", 31 0, L_0x57001b3da260;  1 drivers
v0x57001b3c8260_0 .net *"_ivl_22", 6 0, L_0x57001b3da340;  1 drivers
L_0x7054b4d29180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x57001b3c8340_0 .net *"_ivl_25", 1 0, L_0x7054b4d29180;  1 drivers
L_0x7054b4d29060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x57001b3c8420_0 .net/2u *"_ivl_4", 31 0, L_0x7054b4d29060;  1 drivers
v0x57001b3c8500_0 .net *"_ivl_6", 31 0, L_0x57001b3d9c80;  1 drivers
v0x57001b3c85e0_0 .net *"_ivl_8", 6 0, L_0x57001b3d9d80;  1 drivers
v0x57001b3c86c0_0 .net "clk", 0 0, v0x57001b3c92f0_0;  1 drivers
v0x57001b3c8780_0 .net "raddr1", 4 0, v0x57001b3c9530_0;  1 drivers
v0x57001b3c8860_0 .net "raddr2", 4 0, v0x57001b3c9620_0;  1 drivers
v0x57001b3c8940_0 .net "rdata1", 31 0, L_0x57001b3d9ec0;  alias, 1 drivers
v0x57001b3c8a20_0 .net "rdata2", 31 0, L_0x57001b3da480;  alias, 1 drivers
v0x57001b3c8b00 .array "regs", 31 0, 31 0;
v0x57001b3c8bc0_0 .net "waddr", 4 0, v0x57001b3c98b0_0;  1 drivers
v0x57001b3c8ca0_0 .net "wdata", 31 0, v0x57001b3c9980_0;  1 drivers
v0x57001b3c8d80_0 .net "we", 0 0, v0x57001b3c9a50_0;  1 drivers
E_0x57001b364f20 .event posedge, v0x57001b3c86c0_0;
L_0x57001b3c9b50 .cmp/eq 5, v0x57001b3c9530_0, L_0x7054b4d29018;
L_0x57001b3d9c80 .array/port v0x57001b3c8b00, L_0x57001b3d9d80;
L_0x57001b3d9d80 .concat [ 5 2 0 0], v0x57001b3c9530_0, L_0x7054b4d290a8;
L_0x57001b3d9ec0 .functor MUXZ 32, L_0x57001b3d9c80, L_0x7054b4d29060, L_0x57001b3c9b50, C4<>;
L_0x57001b3da0d0 .cmp/eq 5, v0x57001b3c9620_0, L_0x7054b4d290f0;
L_0x57001b3da260 .array/port v0x57001b3c8b00, L_0x57001b3da340;
L_0x57001b3da340 .concat [ 5 2 0 0], v0x57001b3c9620_0, L_0x7054b4d29180;
L_0x57001b3da480 .functor MUXZ 32, L_0x57001b3da260, L_0x7054b4d29138, L_0x57001b3da0d0, C4<>;
S_0x57001b3c8f40 .scope task, "write_reg" "write_reg" 3 38, 3 38 0, S_0x57001b3a0a10;
 .timescale -9 -12;
v0x57001b3c9110_0 .var "addr", 4 0;
v0x57001b3c9210_0 .var "data", 31 0;
E_0x57001b39da30 .event negedge, v0x57001b3c86c0_0;
TD_regfile_tb.write_reg ;
    %wait E_0x57001b39da30;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57001b3c9a50_0, 0, 1;
    %load/vec4 v0x57001b3c9110_0;
    %store/vec4 v0x57001b3c98b0_0, 0, 5;
    %load/vec4 v0x57001b3c9210_0;
    %store/vec4 v0x57001b3c9980_0, 0, 32;
    %wait E_0x57001b39da30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57001b3c9a50_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x57001b3c98b0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x57001b3c9980_0, 0, 32;
    %end;
    .scope S_0x57001b3c7910;
T_3 ;
    %wait E_0x57001b364f20;
    %load/vec4 v0x57001b3c8d80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x57001b3c8bc0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x57001b3c8ca0_0;
    %load/vec4 v0x57001b3c8bc0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x57001b3c8b00, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x57001b3a0a10;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x57001b3c93b0_0, 0, 32;
    %end;
    .thread T_4, $init;
    .scope S_0x57001b3a0a10;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57001b3c92f0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x57001b3a0a10;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v0x57001b3c92f0_0;
    %inv;
    %store/vec4 v0x57001b3c92f0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x57001b3a0a10;
T_7 ;
    %vpi_call/w 3 79 "$display", "Starting Register File Testbench..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57001b3c9a50_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x57001b3c98b0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x57001b3c9980_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x57001b3c9530_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x57001b3c9620_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x57001b3c9110_0, 0, 5;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x57001b3c9210_0, 0, 32;
    %fork TD_regfile_tb.write_reg, S_0x57001b3c8f40;
    %join;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x57001b3c7750_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x57001b3c7830_0, 0, 5;
    %fork TD_regfile_tb.read_regs, S_0x57001b3c7550;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x57001b38e790_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x57001b3c7470_0, 0, 32;
    %fork TD_regfile_tb.check, S_0x57001b364490;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x57001b3c9470_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x57001b3c9470_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v0x57001b3c9470_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x57001b3c9110_0, 0, 5;
    %load/vec4 v0x57001b3c9470_0;
    %muli 10, 0, 32;
    %store/vec4 v0x57001b3c9210_0, 0, 32;
    %fork TD_regfile_tb.write_reg, S_0x57001b3c8f40;
    %join;
    %load/vec4 v0x57001b3c9470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x57001b3c9470_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x57001b3c9470_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x57001b3c9470_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %load/vec4 v0x57001b3c9470_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x57001b3c7750_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x57001b3c7830_0, 0, 5;
    %fork TD_regfile_tb.read_regs, S_0x57001b3c7550;
    %join;
    %load/vec4 v0x57001b3c9470_0;
    %muli 10, 0, 32;
    %store/vec4 v0x57001b38e790_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x57001b3c7470_0, 0, 32;
    %fork TD_regfile_tb.check, S_0x57001b364490;
    %join;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x57001b3c7750_0, 0, 5;
    %load/vec4 v0x57001b3c9470_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x57001b3c7830_0, 0, 5;
    %fork TD_regfile_tb.read_regs, S_0x57001b3c7550;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x57001b38e790_0, 0, 32;
    %load/vec4 v0x57001b3c9470_0;
    %muli 10, 0, 32;
    %store/vec4 v0x57001b3c7470_0, 0, 32;
    %fork TD_regfile_tb.check, S_0x57001b364490;
    %join;
    %load/vec4 v0x57001b3c9470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x57001b3c9470_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x57001b3c7750_0, 0, 5;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x57001b3c7830_0, 0, 5;
    %fork TD_regfile_tb.read_regs, S_0x57001b3c7550;
    %join;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x57001b38e790_0, 0, 32;
    %pushi/vec4 200, 0, 32;
    %store/vec4 v0x57001b3c7470_0, 0, 32;
    %fork TD_regfile_tb.check, S_0x57001b364490;
    %join;
    %load/vec4 v0x57001b3c93b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %vpi_call/w 3 108 "$display", "All tests PASSED." {0 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 110 "$display", "%0d test(s) FAILED.", v0x57001b3c93b0_0 {0 0 0};
T_7.5 ;
    %vpi_call/w 3 112 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "testbench.sv";
    "regfile.v";
