#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x17447f0 .scope module, "cpu_test" "cpu_test" 2 7;
 .timescale 0 0;
v0x1b1d7e0_0 .var "clk", 0 0;
v0x1b1d880_0 .var "init_data", 0 0;
v0x1b1d940_0 .var "reset", 0 0;
S_0x19f10e0 .scope module, "cpu" "execution" 2 17, 3 12 0, S_0x17447f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
v0x1b1a9a0_0 .net "ALUctrl", 2 0, v0x1af9930_0;  1 drivers
v0x1b1aa40_0 .net "ALUsrc", 0 0, v0x1af9a40_0;  1 drivers
v0x1b1ab30_0 .net "FUNCT", 5 0, L_0x1b2e1d0;  1 drivers
v0x1b1ac20_0 .net "IMM16", 15 0, L_0x1b2dee0;  1 drivers
v0x1b1acc0_0 .net "INSTRUCT", 31 0, L_0x1b2e270;  1 drivers
v0x1b1adb0_0 .net "IsBranch", 0 0, v0x1af9be0_0;  1 drivers
v0x1b1ae50_0 .net "IsJAL", 0 0, v0x1af9c80_0;  1 drivers
v0x1b1aef0_0 .net "IsJR", 0 0, v0x1af9d90_0;  1 drivers
v0x1b1afe0_0 .net "IsJump", 0 0, v0x1af9e50_0;  1 drivers
v0x1b1b110_0 .net "MemToReg", 0 0, v0x1af9f10_0;  1 drivers
v0x1b1b200_0 .net "MemWr", 0 0, v0x1af9fd0_0;  1 drivers
v0x1b1b2f0_0 .net "OP", 5 0, L_0x1b2db40;  1 drivers
v0x1b1b3e0_0 .net "PCcount", 31 0, v0x1afeb90_0;  1 drivers
RS_0x7fef22ab7198 .resolv tri, L_0x1b86b10, L_0x1b8c2a0;
v0x1b1b510_0 .net8 "PCplus4", 31 0, RS_0x7fef22ab7198;  2 drivers
v0x1b1b5b0_0 .net "RD", 4 0, L_0x1b2de40;  1 drivers
v0x1b1b650_0 .net "RS", 4 0, L_0x1b2dd10;  1 drivers
v0x1b1b6f0_0 .net "RT", 4 0, L_0x1b2dbe0;  1 drivers
v0x1b1b8a0_0 .net "RegDst", 0 0, v0x1afa1d0_0;  1 drivers
v0x1b1b940_0 .net "RegWr", 0 0, v0x1afa270_0;  1 drivers
v0x1b1ba70_0 .net "Rint", 4 0, L_0x1bf1640;  1 drivers
v0x1b1bb10_0 .net "SE", 31 0, L_0x1c57c00;  1 drivers
v0x1b1bbb0_0 .net "SHAMT", 4 0, L_0x1b2e130;  1 drivers
v0x1b1bc50_0 .net "TA", 25 0, L_0x1b2df80;  1 drivers
v0x1b1bcf0_0 .net *"_s13", 0 0, L_0x1b8fbd0;  1 drivers
v0x1b1bd90_0 .net *"_s14", 13 0, L_0x1b8fc70;  1 drivers
L_0x7fef22a2b1c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1b1be30_0 .net/2u *"_s16", 1 0, L_0x7fef22a2b1c8;  1 drivers
v0x1b1bed0_0 .net *"_s25", 0 0, L_0x1c577d0;  1 drivers
v0x1b1bf70_0 .net *"_s26", 15 0, L_0x1c57ad0;  1 drivers
v0x1b1c010_0 .net *"_s7", 3 0, L_0x1b8f790;  1 drivers
L_0x7fef22a2b180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1b1c0b0_0 .net/2u *"_s8", 1 0, L_0x7fef22a2b180;  1 drivers
v0x1b1c150_0 .net "aluadd4carryout", 0 0, L_0x1b8a490;  1 drivers
v0x1b1c1f0_0 .net "aluadd4overflow", 0 0, L_0x1b8bf90;  1 drivers
v0x1b1c2e0_0 .net "aluadd4zero", 0 0, L_0x1b8c600;  1 drivers
v0x1b1b7e0_0 .net "aluaddcarryout", 0 0, L_0x1bebe10;  1 drivers
v0x1b1c590_0 .net "aluaddoverflow", 0 0, L_0x1bed940;  1 drivers
RS_0x7fef22ab6778 .resolv tri, L_0x1be8490, L_0x1bedc50;
v0x1b1c680_0 .net8 "aluaddsum", 31 0, RS_0x7fef22ab6778;  2 drivers
v0x1b1c720_0 .net "aluaddzero", 0 0, L_0x1bedfb0;  1 drivers
v0x1b1c810_0 .net "alusrcout", 31 0, L_0x1c57fb0;  1 drivers
v0x1b1c900_0 .net "branchaddr", 31 0, L_0x1b8ff80;  1 drivers
v0x1b1c9a0_0 .net "carryout", 0 0, L_0x1c524f0;  1 drivers
v0x1b1ca40_0 .net "clk", 0 0, v0x1b1d7e0_0;  1 drivers
v0x1b1cae0_0 .net "isbranchout", 31 0, L_0x1bf10e0;  1 drivers
v0x1b1cbd0_0 .net "isjrout", 31 0, L_0x1bf1510;  1 drivers
v0x1b1ccc0_0 .net "isjumpout", 31 0, L_0x1bf13e0;  1 drivers
v0x1b1cdb0_0 .net "jumpaddr", 31 0, L_0x1b8fa40;  1 drivers
v0x1b1ce50_0 .net "mem2regout", 31 0, L_0x1c58050;  1 drivers
v0x1b1cf40_0 .net "memout", 31 0, v0x1af7880_0;  1 drivers
v0x1b1d030_0 .net "overflow", 0 0, L_0x1c53ff0;  1 drivers
v0x1b1d0d0_0 .net "regAw", 4 0, L_0x1bf1770;  1 drivers
v0x1b1d190_0 .net "regDa", 31 0, L_0x1bf5b50;  1 drivers
v0x1b1d2e0_0 .net "regDb", 31 0, L_0x1bf6ea0;  1 drivers
v0x1b1d430_0 .net "regDin", 31 0, L_0x1bf1a50;  1 drivers
RS_0x7fef22a79e68 .resolv tri, L_0x1c4eb70, L_0x1c54340;
v0x1b1d4f0_0 .net8 "result", 31 0, RS_0x7fef22a79e68;  2 drivers
v0x1b1d640_0 .net "shift2", 31 0, L_0x1b900b0;  1 drivers
v0x1b1d700_0 .net "zero", 0 0, L_0x1c546a0;  1 drivers
L_0x1b8f790 .part RS_0x7fef22ab7198, 28, 4;
L_0x1b8fa40 .concat [ 2 26 4 0], L_0x7fef22a2b180, L_0x1b2df80, L_0x1b8f790;
L_0x1b8fbd0 .part L_0x1b2dee0, 15, 1;
LS_0x1b8fc70_0_0 .concat [ 1 1 1 1], L_0x1b8fbd0, L_0x1b8fbd0, L_0x1b8fbd0, L_0x1b8fbd0;
LS_0x1b8fc70_0_4 .concat [ 1 1 1 1], L_0x1b8fbd0, L_0x1b8fbd0, L_0x1b8fbd0, L_0x1b8fbd0;
LS_0x1b8fc70_0_8 .concat [ 1 1 1 1], L_0x1b8fbd0, L_0x1b8fbd0, L_0x1b8fbd0, L_0x1b8fbd0;
LS_0x1b8fc70_0_12 .concat [ 1 1 0 0], L_0x1b8fbd0, L_0x1b8fbd0;
L_0x1b8fc70 .concat [ 4 4 4 2], LS_0x1b8fc70_0_0, LS_0x1b8fc70_0_4, LS_0x1b8fc70_0_8, LS_0x1b8fc70_0_12;
L_0x1b8ff80 .concat [ 2 16 14 0], L_0x7fef22a2b1c8, L_0x1b2dee0, L_0x1b8fc70;
L_0x1c577d0 .part L_0x1b2dee0, 15, 1;
LS_0x1c57ad0_0_0 .concat [ 1 1 1 1], L_0x1c577d0, L_0x1c577d0, L_0x1c577d0, L_0x1c577d0;
LS_0x1c57ad0_0_4 .concat [ 1 1 1 1], L_0x1c577d0, L_0x1c577d0, L_0x1c577d0, L_0x1c577d0;
LS_0x1c57ad0_0_8 .concat [ 1 1 1 1], L_0x1c577d0, L_0x1c577d0, L_0x1c577d0, L_0x1c577d0;
LS_0x1c57ad0_0_12 .concat [ 1 1 1 1], L_0x1c577d0, L_0x1c577d0, L_0x1c577d0, L_0x1c577d0;
L_0x1c57ad0 .concat [ 4 4 4 4], LS_0x1c57ad0_0_0, LS_0x1c57ad0_0_4, LS_0x1c57ad0_0_8, LS_0x1c57ad0_0_12;
L_0x1c57c00 .concat [ 16 16 0 0], L_0x1b2dee0, L_0x1c57ad0;
S_0x19f0d00 .scope module, "aluadd" "alu" 3 88, 4 145 0, S_0x19f10e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryout"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x1be90f0/d .functor OR 1, L_0x1beb8f0, L_0x1beba50, C4<0>, C4<0>;
L_0x1be90f0 .delay 1 (40,40,40) L_0x1be90f0/d;
L_0x1bebd00/d .functor OR 1, L_0x1be90f0, L_0x1be90f0, C4<0>, C4<0>;
L_0x1bebd00 .delay 1 (40,40,40) L_0x1bebd00/d;
L_0x1bebe10/d .functor OR 1, L_0x1becc00, L_0x1bec4d0, C4<0>, C4<0>;
L_0x1bebe10 .delay 1 (40,40,40) L_0x1bebe10/d;
L_0x1bedb90/d .functor NOT 1, L_0x1becf40, C4<0>, C4<0>, C4<0>;
L_0x1bedb90 .delay 1 (10,10,10) L_0x1bedb90/d;
L_0x1bed0a0/d .functor NOT 1, L_0x1bed940, C4<0>, C4<0>, C4<0>;
L_0x1bed0a0 .delay 1 (10,10,10) L_0x1bed0a0/d;
L_0x1bed1a0/d .functor AND 1, L_0x1bedb90, L_0x1bed300, L_0x1bee3c0, C4<1>;
L_0x1bed1a0 .delay 1 (60,60,60) L_0x1bed1a0/d;
L_0x1bee4b0/d .functor NOT 1, L_0x1bed1a0, C4<0>, C4<0>, C4<0>;
L_0x1bee4b0 .delay 1 (10,10,10) L_0x1bee4b0/d;
L_0x1bee5c0/d .functor AND 1, L_0x1bee770, L_0x1bed0a0, L_0x1bed1a0, C4<1>;
L_0x1bee5c0 .delay 1 (60,60,60) L_0x1bee5c0/d;
L_0x1bedcf0/d .functor OR 1, L_0x1bede50, L_0x1bee5c0, C4<0>, C4<0>;
L_0x1bedcf0 .delay 1 (40,40,40) L_0x1bedcf0/d;
v0x14e4a20_0 .net "SLTval", 0 0, L_0x1bee5c0;  1 drivers
v0x14e4ac0_0 .net *"_s321", 0 0, L_0x1bb8310;  1 drivers
v0x14d6900_0 .net *"_s324", 0 0, L_0x1be3490;  1 drivers
v0x14d69c0_0 .net *"_s327", 0 0, L_0x1be51c0;  1 drivers
v0x14e1c60_0 .net *"_s330", 0 0, L_0x1be67f0;  1 drivers
v0x14e1d40_0 .net *"_s333", 0 0, L_0x1be69e0;  1 drivers
v0x14e1e20_0 .net *"_s336", 0 0, L_0x1be6fb0;  1 drivers
v0x14e1f00_0 .net *"_s339", 0 0, L_0x1be71d0;  1 drivers
v0x14e1fe0_0 .net *"_s342", 0 0, L_0x1be6760;  1 drivers
v0x14c66c0_0 .net *"_s345", 0 0, L_0x1be7e30;  1 drivers
v0x14c67a0_0 .net *"_s348", 0 0, L_0x1be7630;  1 drivers
v0x14c6880_0 .net *"_s351", 0 0, L_0x1be7850;  1 drivers
v0x14c6960_0 .net *"_s354", 0 0, L_0x1be7a70;  1 drivers
v0x14c6a40_0 .net *"_s357", 0 0, L_0x1be8710;  1 drivers
v0x14b5f40_0 .net *"_s360", 0 0, L_0x1be8050;  1 drivers
v0x14b6020_0 .net *"_s363", 0 0, L_0x1be8270;  1 drivers
v0x14b6100_0 .net *"_s366", 0 0, L_0x1be73f0;  1 drivers
v0x14b62b0_0 .net *"_s369", 0 0, L_0x1be9180;  1 drivers
v0x1473cf0_0 .net *"_s372", 0 0, L_0x1be88e0;  1 drivers
v0x1473dd0_0 .net *"_s375", 0 0, L_0x1be8b00;  1 drivers
v0x1473eb0_0 .net *"_s378", 0 0, L_0x1be8d20;  1 drivers
v0x1473f90_0 .net *"_s381", 0 0, L_0x1be9a50;  1 drivers
v0x1474070_0 .net *"_s384", 0 0, L_0x1be93a0;  1 drivers
v0x14b36b0_0 .net *"_s387", 0 0, L_0x1be95c0;  1 drivers
v0x14b3790_0 .net *"_s390", 0 0, L_0x1be97e0;  1 drivers
v0x14b3870_0 .net *"_s393", 0 0, L_0x1be9940;  1 drivers
v0x14b3950_0 .net *"_s396", 0 0, L_0x1be9c70;  1 drivers
v0x14b3a30_0 .net *"_s399", 0 0, L_0x1be9e90;  1 drivers
v0x14cbb00_0 .net *"_s402", 0 0, L_0x1bea0b0;  1 drivers
v0x14cbbe0_0 .net *"_s405", 0 0, L_0x1bea210;  1 drivers
v0x14cbcc0_0 .net *"_s408", 0 0, L_0x1bea4f0;  1 drivers
v0x14cbda0_0 .net *"_s411", 0 0, L_0x1bea710;  1 drivers
v0x14cbe80_0 .net *"_s414", 0 0, L_0x1bec000;  1 drivers
v0x14b61a0_0 .net *"_s420", 0 0, L_0x1beb8f0;  1 drivers
v0x19fc340_0 .net *"_s422", 0 0, L_0x1beba50;  1 drivers
v0x19fc420_0 .net *"_s424", 0 0, L_0x1bebd00;  1 drivers
v0x19fc500_0 .net *"_s429", 0 0, L_0x1becc00;  1 drivers
v0x19fc5e0_0 .net *"_s431", 0 0, L_0x1bec4d0;  1 drivers
v0x18e7500_0 .net *"_s440", 0 0, L_0x1becf40;  1 drivers
v0x18e75e0_0 .net *"_s444", 0 0, L_0x1bed300;  1 drivers
v0x18e76c0_0 .net *"_s446", 0 0, L_0x1bee3c0;  1 drivers
v0x18e77a0_0 .net *"_s450", 0 0, L_0x1bee770;  1 drivers
v0x18e7880_0 .net *"_s452", 0 0, L_0x1bedcf0;  1 drivers
v0x18e7960_0 .net *"_s455", 0 0, L_0x1bede50;  1 drivers
v0x1a1f0c0_0 .net "carryOut", 32 0, L_0x1bebb40;  1 drivers
v0x1a1f160_0 .net "carryout", 0 0, L_0x1bebe10;  alias, 1 drivers
L_0x7fef22a2b210 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1a1f200_0 .net "command", 2 0, L_0x7fef22a2b210;  1 drivers
v0x1a1f2a0_0 .net "initialResult", 31 0, L_0x1be58f0;  1 drivers
v0x1a1f340_0 .net "isSLT", 0 0, L_0x1bed1a0;  1 drivers
v0x1a1f3e0_0 .net "isSLTinv", 0 0, L_0x1bee4b0;  1 drivers
v0x1a1f480_0 .net "isSubtract", 0 0, L_0x1be90f0;  1 drivers
v0x1a1f520_0 .net8 "operandA", 31 0, RS_0x7fef22ab7198;  alias, 2 drivers
v0x1a1f5c0_0 .net "operandB", 31 0, L_0x1b900b0;  alias, 1 drivers
v0x1a1f660_0 .net "overflow", 0 0, L_0x1bed940;  alias, 1 drivers
v0x1a1f700_0 .net "overflowInv", 0 0, L_0x1bed0a0;  1 drivers
v0x1a1f7a0_0 .net8 "result", 31 0, RS_0x7fef22ab6778;  alias, 2 drivers
v0x1a1f840_0 .net "s2inv", 0 0, L_0x1bedb90;  1 drivers
v0x1a1f8e0_0 .net "zero", 0 0, L_0x1bedfb0;  alias, 1 drivers
L_0x1b927d0 .part RS_0x7fef22ab7198, 0, 1;
L_0x1b92930 .part L_0x1b900b0, 0, 1;
L_0x1b90550 .part L_0x1bebb40, 0, 1;
L_0x1b92b70 .part L_0x7fef22a2b210, 0, 1;
L_0x1b92c10 .part L_0x7fef22a2b210, 1, 1;
L_0x1b92cb0 .part L_0x7fef22a2b210, 2, 1;
L_0x1b951f0 .part RS_0x7fef22ab7198, 1, 1;
L_0x1b95350 .part L_0x1b900b0, 1, 1;
L_0x1b93060 .part L_0x1bebb40, 1, 1;
L_0x1b95590 .part L_0x7fef22a2b210, 0, 1;
L_0x1b956c0 .part L_0x7fef22a2b210, 1, 1;
L_0x1b95760 .part L_0x7fef22a2b210, 2, 1;
L_0x1b97cc0 .part RS_0x7fef22ab7198, 2, 1;
L_0x1b97e20 .part L_0x1b900b0, 2, 1;
L_0x1b95b30 .part L_0x1bebb40, 2, 1;
L_0x1b98060 .part L_0x7fef22a2b210, 0, 1;
L_0x1b98190 .part L_0x7fef22a2b210, 1, 1;
L_0x1b98340 .part L_0x7fef22a2b210, 2, 1;
L_0x1b9a7d0 .part RS_0x7fef22ab7198, 3, 1;
L_0x1b9a930 .part L_0x1b900b0, 3, 1;
L_0x1b983e0 .part L_0x1bebb40, 3, 1;
L_0x1b9aca0 .part L_0x7fef22a2b210, 0, 1;
L_0x1b9abf0 .part L_0x7fef22a2b210, 1, 1;
L_0x1b9ae00 .part L_0x7fef22a2b210, 2, 1;
L_0x1b9d220 .part RS_0x7fef22ab7198, 4, 1;
L_0x1b9d380 .part L_0x1b900b0, 4, 1;
L_0x1b9aea0 .part L_0x1bebb40, 4, 1;
L_0x1b9d610 .part L_0x7fef22a2b210, 0, 1;
L_0x1b9d530 .part L_0x7fef22a2b210, 1, 1;
L_0x1b9d7a0 .part L_0x7fef22a2b210, 2, 1;
L_0x1b9fce0 .part RS_0x7fef22ab7198, 5, 1;
L_0x1b9fe40 .part L_0x1b900b0, 5, 1;
L_0x1b9d840 .part L_0x1bebb40, 5, 1;
L_0x1ba0100 .part L_0x7fef22a2b210, 0, 1;
L_0x1b98230 .part L_0x7fef22a2b210, 1, 1;
L_0x1b9fff0 .part L_0x7fef22a2b210, 2, 1;
L_0x1ba2810 .part RS_0x7fef22ab7198, 6, 1;
L_0x1ba2970 .part L_0x1b900b0, 6, 1;
L_0x1ba03b0 .part L_0x1bebb40, 6, 1;
L_0x1ba2c60 .part L_0x7fef22a2b210, 0, 1;
L_0x1ba2b20 .part L_0x7fef22a2b210, 1, 1;
L_0x1ba2bc0 .part L_0x7fef22a2b210, 2, 1;
L_0x1ba5240 .part RS_0x7fef22ab7198, 7, 1;
L_0x1ba53a0 .part L_0x1b900b0, 7, 1;
L_0x1ba3060 .part L_0x1bebb40, 7, 1;
L_0x1ba2d90 .part L_0x7fef22a2b210, 0, 1;
L_0x1ba5550 .part L_0x7fef22a2b210, 1, 1;
L_0x1ba55f0 .part L_0x7fef22a2b210, 2, 1;
L_0x1ba7d40 .part RS_0x7fef22ab7198, 8, 1;
L_0x1ba7ea0 .part L_0x1b900b0, 8, 1;
L_0x1ba5b60 .part L_0x1bebb40, 8, 1;
L_0x1ba5860 .part L_0x7fef22a2b210, 0, 1;
L_0x1ba8200 .part L_0x7fef22a2b210, 1, 1;
L_0x1ba82a0 .part L_0x7fef22a2b210, 2, 1;
L_0x1baa710 .part RS_0x7fef22ab7198, 9, 1;
L_0x1baa870 .part L_0x1b900b0, 9, 1;
L_0x1ba8550 .part L_0x1bebb40, 9, 1;
L_0x1ba83d0 .part L_0x7fef22a2b210, 0, 1;
L_0x1baac00 .part L_0x7fef22a2b210, 1, 1;
L_0x1baaca0 .part L_0x7fef22a2b210, 2, 1;
L_0x1bad110 .part RS_0x7fef22ab7198, 10, 1;
L_0x1bad270 .part L_0x1b900b0, 10, 1;
L_0x1baaf80 .part L_0x1bebb40, 10, 1;
L_0x1baadd0 .part L_0x7fef22a2b210, 0, 1;
L_0x1baae70 .part L_0x7fef22a2b210, 1, 1;
L_0x1ba01a0 .part L_0x7fef22a2b210, 2, 1;
L_0x1bafde0 .part RS_0x7fef22ab7198, 11, 1;
L_0x1baff40 .part L_0x1b900b0, 11, 1;
L_0x1b9aae0 .part L_0x1bebb40, 11, 1;
L_0x1bb0390 .part L_0x7fef22a2b210, 0, 1;
L_0x1bada40 .part L_0x7fef22a2b210, 1, 1;
L_0x1badae0 .part L_0x7fef22a2b210, 2, 1;
L_0x1bb2960 .part RS_0x7fef22ab7198, 12, 1;
L_0x1bb2ac0 .part L_0x1b900b0, 12, 1;
L_0x1bb0430 .part L_0x1bebb40, 12, 1;
L_0x1bb04d0 .part L_0x7fef22a2b210, 0, 1;
L_0x1bb0570 .part L_0x7fef22a2b210, 1, 1;
L_0x1bb2ee0 .part L_0x7fef22a2b210, 2, 1;
L_0x1bb5380 .part RS_0x7fef22ab7198, 13, 1;
L_0x1bb54e0 .part L_0x1b900b0, 13, 1;
L_0x1bb2f80 .part L_0x1bebb40, 13, 1;
L_0x1bb3020 .part L_0x7fef22a2b210, 0, 1;
L_0x1bb30c0 .part L_0x7fef22a2b210, 1, 1;
L_0x1bb3160 .part L_0x7fef22a2b210, 2, 1;
L_0x1bb7d90 .part RS_0x7fef22ab7198, 14, 1;
L_0x1bb7ef0 .part L_0x1b900b0, 14, 1;
L_0x1bb5c00 .part L_0x1bebb40, 14, 1;
L_0x1bb5720 .part L_0x7fef22a2b210, 0, 1;
L_0x1bb57c0 .part L_0x7fef22a2b210, 1, 1;
L_0x1bb5860 .part L_0x7fef22a2b210, 2, 1;
L_0x1bba7d0 .part RS_0x7fef22ab7198, 15, 1;
L_0x1bba930 .part L_0x1b900b0, 15, 1;
L_0x1bb8640 .part L_0x1bebb40, 15, 1;
L_0x1ba56c0 .part L_0x7fef22a2b210, 0, 1;
L_0x1bbade0 .part L_0x7fef22a2b210, 1, 1;
L_0x1bbae80 .part L_0x7fef22a2b210, 2, 1;
L_0x1bbd330 .part RS_0x7fef22ab7198, 16, 1;
L_0x1bbd490 .part L_0x1b900b0, 16, 1;
L_0x1bbd640 .part L_0x1bebb40, 16, 1;
L_0x1bbd770 .part L_0x7fef22a2b210, 0, 1;
L_0x1bbaf20 .part L_0x7fef22a2b210, 1, 1;
L_0x1bbafc0 .part L_0x7fef22a2b210, 2, 1;
L_0x1bbfbd0 .part RS_0x7fef22ab7198, 17, 1;
L_0x1bbfd30 .part L_0x1b900b0, 17, 1;
L_0x1bbdc60 .part L_0x1bebb40, 17, 1;
L_0x1bbd8a0 .part L_0x7fef22a2b210, 0, 1;
L_0x1bbd940 .part L_0x7fef22a2b210, 1, 1;
L_0x1bbd9e0 .part L_0x7fef22a2b210, 2, 1;
L_0x1bc25e0 .part RS_0x7fef22ab7198, 18, 1;
L_0x1bc2740 .part L_0x1b900b0, 18, 1;
L_0x1bc0400 .part L_0x1bebb40, 18, 1;
L_0x1bbff70 .part L_0x7fef22a2b210, 0, 1;
L_0x1bc0010 .part L_0x7fef22a2b210, 1, 1;
L_0x1bc00b0 .part L_0x7fef22a2b210, 2, 1;
L_0x1bc4fc0 .part RS_0x7fef22ab7198, 19, 1;
L_0x1bc5120 .part L_0x1b900b0, 19, 1;
L_0x1bc28f0 .part L_0x1bebb40, 19, 1;
L_0x1bc2990 .part L_0x7fef22a2b210, 0, 1;
L_0x1bc2a30 .part L_0x7fef22a2b210, 1, 1;
L_0x1bc2ad0 .part L_0x7fef22a2b210, 2, 1;
L_0x1bc7a20 .part RS_0x7fef22ab7198, 20, 1;
L_0x1bc7b80 .part L_0x1b900b0, 20, 1;
L_0x1bc52d0 .part L_0x1bebb40, 20, 1;
L_0x1bc5370 .part L_0x7fef22a2b210, 0, 1;
L_0x1bc5410 .part L_0x7fef22a2b210, 1, 1;
L_0x1bc54b0 .part L_0x7fef22a2b210, 2, 1;
L_0x1bca460 .part RS_0x7fef22ab7198, 21, 1;
L_0x1bca5c0 .part L_0x1b900b0, 21, 1;
L_0x1bc7d30 .part L_0x1bebb40, 21, 1;
L_0x1bc7dd0 .part L_0x7fef22a2b210, 0, 1;
L_0x1bc7e70 .part L_0x7fef22a2b210, 1, 1;
L_0x1bc7f10 .part L_0x7fef22a2b210, 2, 1;
L_0x1bcd360 .part RS_0x7fef22ab7198, 22, 1;
L_0x1bcd4c0 .part L_0x1b900b0, 22, 1;
L_0x1bcb390 .part L_0x1bebb40, 22, 1;
L_0x1bcb430 .part L_0x7fef22a2b210, 0, 1;
L_0x1bcb4d0 .part L_0x7fef22a2b210, 1, 1;
L_0x1bcb570 .part L_0x7fef22a2b210, 2, 1;
L_0x1bcfe60 .part RS_0x7fef22ab7198, 23, 1;
L_0x1b8f100 .part L_0x1b900b0, 23, 1;
L_0x1bcdb90 .part L_0x1bebb40, 23, 1;
L_0x1b8f340 .part L_0x7fef22a2b210, 0, 1;
L_0x1b8f3e0 .part L_0x7fef22a2b210, 1, 1;
L_0x1bcd670 .part L_0x7fef22a2b210, 2, 1;
L_0x1bd2ce0 .part RS_0x7fef22ab7198, 24, 1;
L_0x1bd2e40 .part L_0x1b900b0, 24, 1;
L_0x1bd07d0 .part L_0x1bebb40, 24, 1;
L_0x1bd0870 .part L_0x7fef22a2b210, 0, 1;
L_0x1bd0910 .part L_0x7fef22a2b210, 1, 1;
L_0x1bd09b0 .part L_0x7fef22a2b210, 2, 1;
L_0x1bd57c0 .part RS_0x7fef22ab7198, 25, 1;
L_0x1bd5920 .part L_0x1b900b0, 25, 1;
L_0x1bd2ff0 .part L_0x1bebb40, 25, 1;
L_0x1bd3090 .part L_0x7fef22a2b210, 0, 1;
L_0x1bd3130 .part L_0x7fef22a2b210, 1, 1;
L_0x1bd31d0 .part L_0x7fef22a2b210, 2, 1;
L_0x1bd8280 .part RS_0x7fef22ab7198, 26, 1;
L_0x1bd83e0 .part L_0x1b900b0, 26, 1;
L_0x1bd5ad0 .part L_0x1bebb40, 26, 1;
L_0x1bd5b70 .part L_0x7fef22a2b210, 0, 1;
L_0x1bd5c10 .part L_0x7fef22a2b210, 1, 1;
L_0x1bd5cb0 .part L_0x7fef22a2b210, 2, 1;
L_0x1bdad20 .part RS_0x7fef22ab7198, 27, 1;
L_0x1bdae80 .part L_0x1b900b0, 27, 1;
L_0x1bb00f0 .part L_0x1bebb40, 27, 1;
L_0x1bb0220 .part L_0x7fef22a2b210, 0, 1;
L_0x1bd8590 .part L_0x7fef22a2b210, 1, 1;
L_0x1bd8630 .part L_0x7fef22a2b210, 2, 1;
L_0x1bdd9a0 .part RS_0x7fef22ab7198, 28, 1;
L_0x1bddb00 .part L_0x1b900b0, 28, 1;
L_0x1bdb440 .part L_0x1bebb40, 28, 1;
L_0x1bdb4e0 .part L_0x7fef22a2b210, 0, 1;
L_0x1bdb580 .part L_0x7fef22a2b210, 1, 1;
L_0x1bdb620 .part L_0x7fef22a2b210, 2, 1;
L_0x1be0400 .part RS_0x7fef22ab7198, 29, 1;
L_0x1be0560 .part L_0x1b900b0, 29, 1;
L_0x1be0710 .part L_0x1bebb40, 29, 1;
L_0x1be0840 .part L_0x7fef22a2b210, 0, 1;
L_0x1bddcb0 .part L_0x7fef22a2b210, 1, 1;
L_0x1bddd50 .part L_0x7fef22a2b210, 2, 1;
L_0x1be2e50 .part RS_0x7fef22ab7198, 30, 1;
L_0x1be2fb0 .part L_0x1b900b0, 30, 1;
L_0x1be08e0 .part L_0x1bebb40, 30, 1;
L_0x1be0980 .part L_0x7fef22a2b210, 0, 1;
L_0x1be0a20 .part L_0x7fef22a2b210, 1, 1;
L_0x1be0ac0 .part L_0x7fef22a2b210, 2, 1;
LS_0x1be58f0_0_0 .concat8 [ 1 1 1 1], L_0x1b923e0, L_0x1b94e00, L_0x1b978d0, L_0x1b9a3e0;
LS_0x1be58f0_0_4 .concat8 [ 1 1 1 1], L_0x1b9ced0, L_0x1b9f8f0, L_0x1ba2420, L_0x1ba4e50;
LS_0x1be58f0_0_8 .concat8 [ 1 1 1 1], L_0x1ba7950, L_0x1baa320, L_0x1bacd20, L_0x1baf9f0;
LS_0x1be58f0_0_12 .concat8 [ 1 1 1 1], L_0x1bb2570, L_0x1bb4f90, L_0x1bb79a0, L_0x1bba3e0;
LS_0x1be58f0_0_16 .concat8 [ 1 1 1 1], L_0x1bbcf40, L_0x1bbf7e0, L_0x1bc21f0, L_0x1bc4bd0;
LS_0x1be58f0_0_20 .concat8 [ 1 1 1 1], L_0x1bc7630, L_0x1bca070, L_0x1bccf70, L_0x1bcfa70;
LS_0x1be58f0_0_24 .concat8 [ 1 1 1 1], L_0x1bd28f0, L_0x1bd53d0, L_0x1bd7e90, L_0x1bda930;
LS_0x1be58f0_0_28 .concat8 [ 1 1 1 1], L_0x1bdd5b0, L_0x1be0010, L_0x1be2a60, L_0x1be5500;
LS_0x1be58f0_1_0 .concat8 [ 4 4 4 4], LS_0x1be58f0_0_0, LS_0x1be58f0_0_4, LS_0x1be58f0_0_8, LS_0x1be58f0_0_12;
LS_0x1be58f0_1_4 .concat8 [ 4 4 4 4], LS_0x1be58f0_0_16, LS_0x1be58f0_0_20, LS_0x1be58f0_0_24, LS_0x1be58f0_0_28;
L_0x1be58f0 .concat8 [ 16 16 0 0], LS_0x1be58f0_1_0, LS_0x1be58f0_1_4;
L_0x1be6510 .part RS_0x7fef22ab7198, 31, 1;
L_0x1be3160 .part L_0x1b900b0, 31, 1;
L_0x1be0db0 .part L_0x1bebb40, 31, 1;
L_0x1bb8130 .part L_0x7fef22a2b210, 0, 1;
L_0x1bb81d0 .part L_0x7fef22a2b210, 1, 1;
L_0x1bb8270 .part L_0x7fef22a2b210, 2, 1;
L_0x1be33a0 .part L_0x1be58f0, 0, 1;
L_0x1be35a0 .part L_0x1be58f0, 1, 1;
L_0x1be6600 .part L_0x1be58f0, 2, 1;
L_0x1be68f0 .part L_0x1be58f0, 3, 1;
L_0x1be6af0 .part L_0x1be58f0, 4, 1;
L_0x1be7070 .part L_0x1be58f0, 5, 1;
L_0x1be7290 .part L_0x1be58f0, 6, 1;
L_0x1be7d90 .part L_0x1be58f0, 7, 1;
L_0x1be7ef0 .part L_0x1be58f0, 8, 1;
L_0x1be76f0 .part L_0x1be58f0, 9, 1;
L_0x1be7910 .part L_0x1be58f0, 10, 1;
L_0x1be7b30 .part L_0x1be58f0, 11, 1;
L_0x1be8780 .part L_0x1be58f0, 12, 1;
L_0x1be8110 .part L_0x1be58f0, 13, 1;
L_0x1be8330 .part L_0x1be58f0, 14, 1;
L_0x1be7c80 .part L_0x1be58f0, 15, 1;
L_0x1be9240 .part L_0x1be58f0, 16, 1;
L_0x1be89a0 .part L_0x1be58f0, 17, 1;
L_0x1be8bc0 .part L_0x1be58f0, 18, 1;
L_0x1be8de0 .part L_0x1be58f0, 19, 1;
L_0x1be9b10 .part L_0x1be58f0, 20, 1;
L_0x1be9460 .part L_0x1be58f0, 21, 1;
L_0x1be9680 .part L_0x1be58f0, 22, 1;
L_0x1be98a0 .part L_0x1be58f0, 23, 1;
L_0x1bea390 .part L_0x1be58f0, 24, 1;
L_0x1be9d30 .part L_0x1be58f0, 25, 1;
L_0x1be9f50 .part L_0x1be58f0, 26, 1;
L_0x1bea170 .part L_0x1be58f0, 27, 1;
L_0x1beac30 .part L_0x1be58f0, 28, 1;
L_0x1bea5b0 .part L_0x1be58f0, 29, 1;
L_0x1bea7d0 .part L_0x1be58f0, 30, 1;
LS_0x1be8490_0_0 .concat8 [ 1 1 1 1], L_0x1bb8310, L_0x1be3490, L_0x1be51c0, L_0x1be67f0;
LS_0x1be8490_0_4 .concat8 [ 1 1 1 1], L_0x1be69e0, L_0x1be6fb0, L_0x1be71d0, L_0x1be6760;
LS_0x1be8490_0_8 .concat8 [ 1 1 1 1], L_0x1be7e30, L_0x1be7630, L_0x1be7850, L_0x1be7a70;
LS_0x1be8490_0_12 .concat8 [ 1 1 1 1], L_0x1be8710, L_0x1be8050, L_0x1be8270, L_0x1be73f0;
LS_0x1be8490_0_16 .concat8 [ 1 1 1 1], L_0x1be9180, L_0x1be88e0, L_0x1be8b00, L_0x1be8d20;
LS_0x1be8490_0_20 .concat8 [ 1 1 1 1], L_0x1be9a50, L_0x1be93a0, L_0x1be95c0, L_0x1be97e0;
LS_0x1be8490_0_24 .concat8 [ 1 1 1 1], L_0x1be9940, L_0x1be9c70, L_0x1be9e90, L_0x1bea0b0;
LS_0x1be8490_0_28 .concat8 [ 1 1 1 1], L_0x1bea210, L_0x1bea4f0, L_0x1bea710, L_0x1bec000;
LS_0x1be8490_1_0 .concat8 [ 4 4 4 4], LS_0x1be8490_0_0, LS_0x1be8490_0_4, LS_0x1be8490_0_8, LS_0x1be8490_0_12;
LS_0x1be8490_1_4 .concat8 [ 4 4 4 4], LS_0x1be8490_0_16, LS_0x1be8490_0_20, LS_0x1be8490_0_24, LS_0x1be8490_0_28;
L_0x1be8490 .concat8 [ 16 16 0 0], LS_0x1be8490_1_0, LS_0x1be8490_1_4;
L_0x1be8f90 .part L_0x1be58f0, 31, 1;
L_0x1beb8f0 .part L_0x7fef22a2b210, 0, 1;
L_0x1beba50 .part L_0x7fef22a2b210, 0, 1;
LS_0x1bebb40_0_0 .concat8 [ 1 1 1 1], L_0x1bebd00, L_0x1b90f40, L_0x1b93a50, L_0x1b96520;
LS_0x1bebb40_0_4 .concat8 [ 1 1 1 1], L_0x1b99030, L_0x1b9bb20, L_0x1b9e4a0, L_0x1ba0fd0;
LS_0x1bebb40_0_8 .concat8 [ 1 1 1 1], L_0x1ba3a50, L_0x1ba6550, L_0x1ba8ed0, L_0x1bab970;
LS_0x1bebb40_0_12 .concat8 [ 1 1 1 1], L_0x1bae550, L_0x1bb11c0, L_0x1bb3be0, L_0x1bb65f0;
LS_0x1bebb40_0_16 .concat8 [ 1 1 1 1], L_0x1bb9030, L_0x1bbbb90, L_0x1bbe3e0, L_0x1bc0df0;
LS_0x1bebb40_0_20 .concat8 [ 1 1 1 1], L_0x1bc3780, L_0x1bc61e0, L_0x1bc8c20, L_0x1bcbb20;
LS_0x1bebb40_0_24 .concat8 [ 1 1 1 1], L_0x1bce5d0, L_0x1bd1450, L_0x1bd3ee0, L_0x1bd69f0;
LS_0x1bebb40_0_28 .concat8 [ 1 1 1 1], L_0x1bd9490, L_0x1bdc110, L_0x1bdebc0, L_0x1be16d0;
LS_0x1bebb40_0_32 .concat8 [ 1 0 0 0], L_0x1be40b0;
LS_0x1bebb40_1_0 .concat8 [ 4 4 4 4], LS_0x1bebb40_0_0, LS_0x1bebb40_0_4, LS_0x1bebb40_0_8, LS_0x1bebb40_0_12;
LS_0x1bebb40_1_4 .concat8 [ 4 4 4 4], LS_0x1bebb40_0_16, LS_0x1bebb40_0_20, LS_0x1bebb40_0_24, LS_0x1bebb40_0_28;
LS_0x1bebb40_1_8 .concat8 [ 1 0 0 0], LS_0x1bebb40_0_32;
L_0x1bebb40 .concat8 [ 16 16 1 0], LS_0x1bebb40_1_0, LS_0x1bebb40_1_4, LS_0x1bebb40_1_8;
L_0x1becc00 .part L_0x1bebb40, 32, 1;
L_0x1bec4d0 .part L_0x1bebb40, 32, 1;
L_0x1bedaf0 .part RS_0x7fef22ab7198, 31, 1;
L_0x1becd60 .part L_0x1b900b0, 31, 1;
L_0x1bece50 .part L_0x1be58f0, 31, 1;
L_0x1becf40 .part L_0x7fef22a2b210, 2, 1;
L_0x1bed300 .part L_0x7fef22a2b210, 0, 1;
L_0x1bee3c0 .part L_0x7fef22a2b210, 1, 1;
L_0x1bee770 .part L_0x1be58f0, 31, 1;
L_0x1bedc50 .part/pv L_0x1bedcf0, 0, 1, 32;
L_0x1bede50 .part L_0x1be58f0, 0, 1;
S_0x19eb3c0 .scope generate, "genblk1[0]" "genblk1[0]" 4 165, 4 165 0, S_0x19f0d00;
 .timescale 0 0;
P_0x1951840 .param/l "i" 0 4 165, +C4<00>;
S_0x19eafe0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x19eb3c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1b90270/d .functor AND 1, L_0x1b927d0, L_0x1b92930, C4<1>, C4<1>;
L_0x1b90270 .delay 1 (40,40,40) L_0x1b90270/d;
L_0x1b90330/d .functor NAND 1, L_0x1b927d0, L_0x1b92930, C4<1>, C4<1>;
L_0x1b90330 .delay 1 (20,20,20) L_0x1b90330/d;
L_0x1b90490/d .functor OR 1, L_0x1b927d0, L_0x1b92930, C4<0>, C4<0>;
L_0x1b90490 .delay 1 (40,40,40) L_0x1b90490/d;
L_0x1b90620/d .functor NOR 1, L_0x1b927d0, L_0x1b92930, C4<0>, C4<0>;
L_0x1b90620 .delay 1 (20,20,20) L_0x1b90620/d;
L_0x1b906e0/d .functor XOR 1, L_0x1b927d0, L_0x1b92930, C4<0>, C4<0>;
L_0x1b906e0 .delay 1 (40,40,40) L_0x1b906e0/d;
L_0x1b91140/d .functor NOT 1, L_0x1b92b70, C4<0>, C4<0>, C4<0>;
L_0x1b91140 .delay 1 (10,10,10) L_0x1b91140/d;
L_0x1b912a0/d .functor NOT 1, L_0x1b92c10, C4<0>, C4<0>, C4<0>;
L_0x1b912a0 .delay 1 (10,10,10) L_0x1b912a0/d;
L_0x1b91360/d .functor NOT 1, L_0x1b92cb0, C4<0>, C4<0>, C4<0>;
L_0x1b91360 .delay 1 (10,10,10) L_0x1b91360/d;
L_0x1b91510/d .functor AND 1, L_0x1b90a60, L_0x1b91140, L_0x1b912a0, L_0x1b91360;
L_0x1b91510 .delay 1 (80,80,80) L_0x1b91510/d;
L_0x1b916c0/d .functor AND 1, L_0x1b90a60, L_0x1b92b70, L_0x1b912a0, L_0x1b91360;
L_0x1b916c0 .delay 1 (80,80,80) L_0x1b916c0/d;
L_0x1b918d0/d .functor AND 1, L_0x1b906e0, L_0x1b91140, L_0x1b92c10, L_0x1b91360;
L_0x1b918d0 .delay 1 (80,80,80) L_0x1b918d0/d;
L_0x1b91ab0/d .functor AND 1, L_0x1b90a60, L_0x1b92b70, L_0x1b92c10, L_0x1b91360;
L_0x1b91ab0 .delay 1 (80,80,80) L_0x1b91ab0/d;
L_0x1b91c80/d .functor AND 1, L_0x1b90270, L_0x1b91140, L_0x1b912a0, L_0x1b92cb0;
L_0x1b91c80 .delay 1 (80,80,80) L_0x1b91c80/d;
L_0x1b91e60/d .functor AND 1, L_0x1b90330, L_0x1b92b70, L_0x1b912a0, L_0x1b92cb0;
L_0x1b91e60 .delay 1 (80,80,80) L_0x1b91e60/d;
L_0x1b91c10/d .functor AND 1, L_0x1b90620, L_0x1b91140, L_0x1b92c10, L_0x1b92cb0;
L_0x1b91c10 .delay 1 (80,80,80) L_0x1b91c10/d;
L_0x1b92240/d .functor AND 1, L_0x1b90490, L_0x1b92b70, L_0x1b92c10, L_0x1b92cb0;
L_0x1b92240 .delay 1 (80,80,80) L_0x1b92240/d;
L_0x1b923e0/0/0 .functor OR 1, L_0x1b91510, L_0x1b916c0, L_0x1b918d0, L_0x1b91c80;
L_0x1b923e0/0/4 .functor OR 1, L_0x1b91e60, L_0x1b91c10, L_0x1b92240, L_0x1b91ab0;
L_0x1b923e0/d .functor OR 1, L_0x1b923e0/0/0, L_0x1b923e0/0/4, C4<0>, C4<0>;
L_0x1b923e0 .delay 1 (160,160,160) L_0x1b923e0/d;
v0x19f6000_0 .net "a", 0 0, L_0x1b927d0;  1 drivers
v0x19dea90_0 .net "addSub", 0 0, L_0x1b90a60;  1 drivers
v0x19d8cc0_0 .net "andRes", 0 0, L_0x1b90270;  1 drivers
v0x19c1720_0 .net "b", 0 0, L_0x1b92930;  1 drivers
v0x19bb950_0 .net "carryIn", 0 0, L_0x1b90550;  1 drivers
v0x19bb9f0_0 .net "carryOut", 0 0, L_0x1b90f40;  1 drivers
v0x19b5ea0_0 .net "initialResult", 0 0, L_0x1b923e0;  1 drivers
v0x19b5f40_0 .net "isAdd", 0 0, L_0x1b91510;  1 drivers
v0x19b5b90_0 .net "isAnd", 0 0, L_0x1b91c80;  1 drivers
v0x19b5c30_0 .net "isNand", 0 0, L_0x1b91e60;  1 drivers
v0x199ed40_0 .net "isNor", 0 0, L_0x1b91c10;  1 drivers
v0x199ede0_0 .net "isOr", 0 0, L_0x1b92240;  1 drivers
v0x199ea10_0 .net "isSLT", 0 0, L_0x1b91ab0;  1 drivers
v0x199eab0_0 .net "isSub", 0 0, L_0x1b916c0;  1 drivers
v0x199e700_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x1998f70_0 .net "isXor", 0 0, L_0x1b918d0;  1 drivers
v0x1999010_0 .net "nandRes", 0 0, L_0x1b90330;  1 drivers
v0x1998930_0 .net "norRes", 0 0, L_0x1b90620;  1 drivers
v0x19989d0_0 .net "orRes", 0 0, L_0x1b90490;  1 drivers
v0x19812e0_0 .net "s0", 0 0, L_0x1b92b70;  1 drivers
v0x197b4e0_0 .net "s0inv", 0 0, L_0x1b91140;  1 drivers
v0x195e8f0_0 .net "s1", 0 0, L_0x1b92c10;  1 drivers
v0x195e5c0_0 .net "s1inv", 0 0, L_0x1b912a0;  1 drivers
v0x195e2b0_0 .net "s2", 0 0, L_0x1b92cb0;  1 drivers
v0x1958780_0 .net "s2inv", 0 0, L_0x1b91360;  1 drivers
v0x1958470_0 .net "xorRes", 0 0, L_0x1b906e0;  1 drivers
S_0x19e56a0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x19eafe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1b90840/d .functor XOR 1, L_0x1b92930, L_0x1be90f0, C4<0>, C4<0>;
L_0x1b90840 .delay 1 (40,40,40) L_0x1b90840/d;
L_0x1b90900/d .functor XOR 1, L_0x1b927d0, L_0x1b90840, C4<0>, C4<0>;
L_0x1b90900 .delay 1 (40,40,40) L_0x1b90900/d;
L_0x1b90a60/d .functor XOR 1, L_0x1b90900, L_0x1b90550, C4<0>, C4<0>;
L_0x1b90a60 .delay 1 (40,40,40) L_0x1b90a60/d;
L_0x1b90c60/d .functor AND 1, L_0x1b927d0, L_0x1b90840, C4<1>, C4<1>;
L_0x1b90c60 .delay 1 (40,40,40) L_0x1b90c60/d;
L_0x1b90ed0/d .functor AND 1, L_0x1b90900, L_0x1b90550, C4<1>, C4<1>;
L_0x1b90ed0 .delay 1 (40,40,40) L_0x1b90ed0/d;
L_0x1b90f40/d .functor OR 1, L_0x1b90c60, L_0x1b90ed0, C4<0>, C4<0>;
L_0x1b90f40 .delay 1 (40,40,40) L_0x1b90f40/d;
v0x1909570_0 .net "AandB", 0 0, L_0x1b90c60;  1 drivers
v0x190a3f0_0 .net "BxorSub", 0 0, L_0x1b90840;  1 drivers
v0x1909830_0 .net "a", 0 0, L_0x1b927d0;  alias, 1 drivers
v0x1908c90_0 .net "b", 0 0, L_0x1b92930;  alias, 1 drivers
v0x1908060_0 .net "carryin", 0 0, L_0x1b90550;  alias, 1 drivers
v0x19a4ae0_0 .net "carryout", 0 0, L_0x1b90f40;  alias, 1 drivers
v0x191f890_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x1923520_0 .net "res", 0 0, L_0x1b90a60;  alias, 1 drivers
v0x19a3fd0_0 .net "xAorB", 0 0, L_0x1b90900;  1 drivers
v0x19f00f0_0 .net "xAorBandCin", 0 0, L_0x1b90ed0;  1 drivers
S_0x19e52c0 .scope generate, "genblk1[1]" "genblk1[1]" 4 165, 4 165 0, S_0x19f0d00;
 .timescale 0 0;
P_0x19deb80 .param/l "i" 0 4 165, +C4<01>;
S_0x19ce000 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x19e52c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1b92870/d .functor AND 1, L_0x1b951f0, L_0x1b95350, C4<1>, C4<1>;
L_0x1b92870 .delay 1 (40,40,40) L_0x1b92870/d;
L_0x1b92e40/d .functor NAND 1, L_0x1b951f0, L_0x1b95350, C4<1>, C4<1>;
L_0x1b92e40 .delay 1 (20,20,20) L_0x1b92e40/d;
L_0x1b92fa0/d .functor OR 1, L_0x1b951f0, L_0x1b95350, C4<0>, C4<0>;
L_0x1b92fa0 .delay 1 (40,40,40) L_0x1b92fa0/d;
L_0x1b93130/d .functor NOR 1, L_0x1b951f0, L_0x1b95350, C4<0>, C4<0>;
L_0x1b93130 .delay 1 (20,20,20) L_0x1b93130/d;
L_0x1b931f0/d .functor XOR 1, L_0x1b951f0, L_0x1b95350, C4<0>, C4<0>;
L_0x1b931f0 .delay 1 (40,40,40) L_0x1b931f0/d;
L_0x1b93c50/d .functor NOT 1, L_0x1b95590, C4<0>, C4<0>, C4<0>;
L_0x1b93c50 .delay 1 (10,10,10) L_0x1b93c50/d;
L_0x1b93db0/d .functor NOT 1, L_0x1b956c0, C4<0>, C4<0>, C4<0>;
L_0x1b93db0 .delay 1 (10,10,10) L_0x1b93db0/d;
L_0x1b93e70/d .functor NOT 1, L_0x1b95760, C4<0>, C4<0>, C4<0>;
L_0x1b93e70 .delay 1 (10,10,10) L_0x1b93e70/d;
L_0x1b94020/d .functor AND 1, L_0x1b93570, L_0x1b93c50, L_0x1b93db0, L_0x1b93e70;
L_0x1b94020 .delay 1 (80,80,80) L_0x1b94020/d;
L_0x1b941d0/d .functor AND 1, L_0x1b93570, L_0x1b95590, L_0x1b93db0, L_0x1b93e70;
L_0x1b941d0 .delay 1 (80,80,80) L_0x1b941d0/d;
L_0x1b94380/d .functor AND 1, L_0x1b931f0, L_0x1b93c50, L_0x1b956c0, L_0x1b93e70;
L_0x1b94380 .delay 1 (80,80,80) L_0x1b94380/d;
L_0x1b94570/d .functor AND 1, L_0x1b93570, L_0x1b95590, L_0x1b956c0, L_0x1b93e70;
L_0x1b94570 .delay 1 (80,80,80) L_0x1b94570/d;
L_0x1b946a0/d .functor AND 1, L_0x1b92870, L_0x1b93c50, L_0x1b93db0, L_0x1b95760;
L_0x1b946a0 .delay 1 (80,80,80) L_0x1b946a0/d;
L_0x1b94900/d .functor AND 1, L_0x1b92e40, L_0x1b95590, L_0x1b93db0, L_0x1b95760;
L_0x1b94900 .delay 1 (80,80,80) L_0x1b94900/d;
L_0x1b94630/d .functor AND 1, L_0x1b93130, L_0x1b93c50, L_0x1b956c0, L_0x1b95760;
L_0x1b94630 .delay 1 (80,80,80) L_0x1b94630/d;
L_0x1b94c60/d .functor AND 1, L_0x1b92fa0, L_0x1b95590, L_0x1b956c0, L_0x1b95760;
L_0x1b94c60 .delay 1 (80,80,80) L_0x1b94c60/d;
L_0x1b94e00/0/0 .functor OR 1, L_0x1b94020, L_0x1b941d0, L_0x1b94380, L_0x1b946a0;
L_0x1b94e00/0/4 .functor OR 1, L_0x1b94900, L_0x1b94630, L_0x1b94c60, L_0x1b94570;
L_0x1b94e00/d .functor OR 1, L_0x1b94e00/0/0, L_0x1b94e00/0/4, C4<0>, C4<0>;
L_0x1b94e00 .delay 1 (160,160,160) L_0x1b94e00/d;
v0x1791530_0 .net "a", 0 0, L_0x1b951f0;  1 drivers
v0x177a730_0 .net "addSub", 0 0, L_0x1b93570;  1 drivers
v0x177a7d0_0 .net "andRes", 0 0, L_0x1b92870;  1 drivers
v0x177a400_0 .net "b", 0 0, L_0x1b95350;  1 drivers
v0x177a0f0_0 .net "carryIn", 0 0, L_0x1b93060;  1 drivers
v0x177a190_0 .net "carryOut", 0 0, L_0x1b93a50;  1 drivers
v0x17745c0_0 .net "initialResult", 0 0, L_0x1b94e00;  1 drivers
v0x1774660_0 .net "isAdd", 0 0, L_0x1b94020;  1 drivers
v0x17742b0_0 .net "isAnd", 0 0, L_0x1b946a0;  1 drivers
v0x1774350_0 .net "isNand", 0 0, L_0x1b94900;  1 drivers
v0x176e7e0_0 .net "isNor", 0 0, L_0x1b94630;  1 drivers
v0x176e880_0 .net "isOr", 0 0, L_0x1b94c60;  1 drivers
v0x176e4d0_0 .net "isSLT", 0 0, L_0x1b94570;  1 drivers
v0x175cc90_0 .net "isSub", 0 0, L_0x1b941d0;  1 drivers
v0x18e11a0_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x18e1240_0 .net "isXor", 0 0, L_0x1b94380;  1 drivers
v0x18db3d0_0 .net "nandRes", 0 0, L_0x1b92e40;  1 drivers
v0x18db470_0 .net "norRes", 0 0, L_0x1b93130;  1 drivers
v0x18be080_0 .net "orRes", 0 0, L_0x1b92fa0;  1 drivers
v0x18b82b0_0 .net "s0", 0 0, L_0x1b95590;  1 drivers
v0x18b2800_0 .net "s0inv", 0 0, L_0x1b93c50;  1 drivers
v0x18b24f0_0 .net "s1", 0 0, L_0x1b956c0;  1 drivers
v0x18a0cf0_0 .net "s1inv", 0 0, L_0x1b93db0;  1 drivers
v0x189af20_0 .net "s2", 0 0, L_0x1b95760;  1 drivers
v0x1895120_0 .net "s2inv", 0 0, L_0x1b93e70;  1 drivers
v0x187db80_0 .net "xorRes", 0 0, L_0x1b931f0;  1 drivers
S_0x19cdc20 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x19ce000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1b93350/d .functor XOR 1, L_0x1b95350, L_0x1be90f0, C4<0>, C4<0>;
L_0x1b93350 .delay 1 (40,40,40) L_0x1b93350/d;
L_0x1b93410/d .functor XOR 1, L_0x1b951f0, L_0x1b93350, C4<0>, C4<0>;
L_0x1b93410 .delay 1 (40,40,40) L_0x1b93410/d;
L_0x1b93570/d .functor XOR 1, L_0x1b93410, L_0x1b93060, C4<0>, C4<0>;
L_0x1b93570 .delay 1 (40,40,40) L_0x1b93570/d;
L_0x1b93770/d .functor AND 1, L_0x1b951f0, L_0x1b93350, C4<1>, C4<1>;
L_0x1b93770 .delay 1 (40,40,40) L_0x1b93770/d;
L_0x1b939e0/d .functor AND 1, L_0x1b93410, L_0x1b93060, C4<1>, C4<1>;
L_0x1b939e0 .delay 1 (40,40,40) L_0x1b939e0/d;
L_0x1b93a50/d .functor OR 1, L_0x1b93770, L_0x1b939e0, C4<0>, C4<0>;
L_0x1b93a50 .delay 1 (40,40,40) L_0x1b93a50/d;
v0x17fa980_0 .net "AandB", 0 0, L_0x1b93770;  1 drivers
v0x17f4b10_0 .net "BxorSub", 0 0, L_0x1b93350;  1 drivers
v0x17dd5b0_0 .net "a", 0 0, L_0x1b951f0;  alias, 1 drivers
v0x17dd650_0 .net "b", 0 0, L_0x1b95350;  alias, 1 drivers
v0x17d77e0_0 .net "carryin", 0 0, L_0x1b93060;  alias, 1 drivers
v0x17d19d0_0 .net "carryout", 0 0, L_0x1b93a50;  alias, 1 drivers
v0x17ba4c0_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x17b46f0_0 .net "res", 0 0, L_0x1b93570;  alias, 1 drivers
v0x179d140_0 .net "xAorB", 0 0, L_0x1b93410;  1 drivers
v0x1797340_0 .net "xAorBandCin", 0 0, L_0x1b939e0;  1 drivers
S_0x19c82e0 .scope generate, "genblk1[2]" "genblk1[2]" 4 165, 4 165 0, S_0x19f0d00;
 .timescale 0 0;
P_0x197b5c0 .param/l "i" 0 4 165, +C4<010>;
S_0x19c7f00 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x19c82e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1b95800/d .functor AND 1, L_0x1b97cc0, L_0x1b97e20, C4<1>, C4<1>;
L_0x1b95800 .delay 1 (40,40,40) L_0x1b95800/d;
L_0x1b95910/d .functor NAND 1, L_0x1b97cc0, L_0x1b97e20, C4<1>, C4<1>;
L_0x1b95910 .delay 1 (20,20,20) L_0x1b95910/d;
L_0x1b95a70/d .functor OR 1, L_0x1b97cc0, L_0x1b97e20, C4<0>, C4<0>;
L_0x1b95a70 .delay 1 (40,40,40) L_0x1b95a70/d;
L_0x1b95c00/d .functor NOR 1, L_0x1b97cc0, L_0x1b97e20, C4<0>, C4<0>;
L_0x1b95c00 .delay 1 (20,20,20) L_0x1b95c00/d;
L_0x1b95cc0/d .functor XOR 1, L_0x1b97cc0, L_0x1b97e20, C4<0>, C4<0>;
L_0x1b95cc0 .delay 1 (40,40,40) L_0x1b95cc0/d;
L_0x1b96720/d .functor NOT 1, L_0x1b98060, C4<0>, C4<0>, C4<0>;
L_0x1b96720 .delay 1 (10,10,10) L_0x1b96720/d;
L_0x1b96880/d .functor NOT 1, L_0x1b98190, C4<0>, C4<0>, C4<0>;
L_0x1b96880 .delay 1 (10,10,10) L_0x1b96880/d;
L_0x1b96940/d .functor NOT 1, L_0x1b98340, C4<0>, C4<0>, C4<0>;
L_0x1b96940 .delay 1 (10,10,10) L_0x1b96940/d;
L_0x1b96af0/d .functor AND 1, L_0x1b96040, L_0x1b96720, L_0x1b96880, L_0x1b96940;
L_0x1b96af0 .delay 1 (80,80,80) L_0x1b96af0/d;
L_0x1b96ca0/d .functor AND 1, L_0x1b96040, L_0x1b98060, L_0x1b96880, L_0x1b96940;
L_0x1b96ca0 .delay 1 (80,80,80) L_0x1b96ca0/d;
L_0x1b96e50/d .functor AND 1, L_0x1b95cc0, L_0x1b96720, L_0x1b98190, L_0x1b96940;
L_0x1b96e50 .delay 1 (80,80,80) L_0x1b96e50/d;
L_0x1b97040/d .functor AND 1, L_0x1b96040, L_0x1b98060, L_0x1b98190, L_0x1b96940;
L_0x1b97040 .delay 1 (80,80,80) L_0x1b97040/d;
L_0x1b97170/d .functor AND 1, L_0x1b95800, L_0x1b96720, L_0x1b96880, L_0x1b98340;
L_0x1b97170 .delay 1 (80,80,80) L_0x1b97170/d;
L_0x1b973d0/d .functor AND 1, L_0x1b95910, L_0x1b98060, L_0x1b96880, L_0x1b98340;
L_0x1b973d0 .delay 1 (80,80,80) L_0x1b973d0/d;
L_0x1b97100/d .functor AND 1, L_0x1b95c00, L_0x1b96720, L_0x1b98190, L_0x1b98340;
L_0x1b97100 .delay 1 (80,80,80) L_0x1b97100/d;
L_0x1b97730/d .functor AND 1, L_0x1b95a70, L_0x1b98060, L_0x1b98190, L_0x1b98340;
L_0x1b97730 .delay 1 (80,80,80) L_0x1b97730/d;
L_0x1b978d0/0/0 .functor OR 1, L_0x1b96af0, L_0x1b96ca0, L_0x1b96e50, L_0x1b97170;
L_0x1b978d0/0/4 .functor OR 1, L_0x1b973d0, L_0x1b97100, L_0x1b97730, L_0x1b97040;
L_0x1b978d0/d .functor OR 1, L_0x1b978d0/0/0, L_0x1b978d0/0/4, C4<0>, C4<0>;
L_0x1b978d0 .delay 1 (160,160,160) L_0x1b978d0/d;
v0x1837c10_0 .net "a", 0 0, L_0x1b97cc0;  1 drivers
v0x1837900_0 .net "addSub", 0 0, L_0x1b96040;  1 drivers
v0x1907190_0 .net "andRes", 0 0, L_0x1b95800;  1 drivers
v0x182cad0_0 .net "b", 0 0, L_0x1b97e20;  1 drivers
v0x17458c0_0 .net "carryIn", 0 0, L_0x1b95b30;  1 drivers
v0x1745960_0 .net "carryOut", 0 0, L_0x1b96520;  1 drivers
v0x1745480_0 .net "initialResult", 0 0, L_0x1b978d0;  1 drivers
v0x1745520_0 .net "isAdd", 0 0, L_0x1b96af0;  1 drivers
v0x1745040_0 .net "isAnd", 0 0, L_0x1b97170;  1 drivers
v0x17450e0_0 .net "isNand", 0 0, L_0x1b973d0;  1 drivers
v0x17469c0_0 .net "isNor", 0 0, L_0x1b97100;  1 drivers
v0x1746a60_0 .net "isOr", 0 0, L_0x1b97730;  1 drivers
v0x1746580_0 .net "isSLT", 0 0, L_0x1b97040;  1 drivers
v0x1746620_0 .net "isSub", 0 0, L_0x1b96ca0;  1 drivers
v0x1746140_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x17461e0_0 .net "isXor", 0 0, L_0x1b96e50;  1 drivers
v0x1745d00_0 .net "nandRes", 0 0, L_0x1b95910;  1 drivers
v0x1745da0_0 .net "norRes", 0 0, L_0x1b95c00;  1 drivers
v0x19eac50_0 .net "orRes", 0 0, L_0x1b95a70;  1 drivers
v0x19eacf0_0 .net "s0", 0 0, L_0x1b98060;  1 drivers
v0x19e4f30_0 .net "s0inv", 0 0, L_0x1b96720;  1 drivers
v0x19e4ff0_0 .net "s1", 0 0, L_0x1b98190;  1 drivers
v0x19cd890_0 .net "s1inv", 0 0, L_0x1b96880;  1 drivers
v0x19cd930_0 .net "s2", 0 0, L_0x1b98340;  1 drivers
v0x19c7b70_0 .net "s2inv", 0 0, L_0x1b96940;  1 drivers
v0x19c7c30_0 .net "xorRes", 0 0, L_0x1b95cc0;  1 drivers
S_0x19b0c70 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x19c7f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1b95e20/d .functor XOR 1, L_0x1b97e20, L_0x1be90f0, C4<0>, C4<0>;
L_0x1b95e20 .delay 1 (40,40,40) L_0x1b95e20/d;
L_0x1b95ee0/d .functor XOR 1, L_0x1b97cc0, L_0x1b95e20, C4<0>, C4<0>;
L_0x1b95ee0 .delay 1 (40,40,40) L_0x1b95ee0/d;
L_0x1b96040/d .functor XOR 1, L_0x1b95ee0, L_0x1b95b30, C4<0>, C4<0>;
L_0x1b96040 .delay 1 (40,40,40) L_0x1b96040/d;
L_0x1b96240/d .functor AND 1, L_0x1b97cc0, L_0x1b95e20, C4<1>, C4<1>;
L_0x1b96240 .delay 1 (40,40,40) L_0x1b96240/d;
L_0x1b964b0/d .functor AND 1, L_0x1b95ee0, L_0x1b95b30, C4<1>, C4<1>;
L_0x1b964b0 .delay 1 (40,40,40) L_0x1b964b0/d;
L_0x1b96520/d .functor OR 1, L_0x1b96240, L_0x1b964b0, C4<0>, C4<0>;
L_0x1b96520 .delay 1 (40,40,40) L_0x1b96520/d;
v0x1860840_0 .net "AandB", 0 0, L_0x1b96240;  1 drivers
v0x185a9a0_0 .net "BxorSub", 0 0, L_0x1b95e20;  1 drivers
v0x1854ef0_0 .net "a", 0 0, L_0x1b97cc0;  alias, 1 drivers
v0x1854be0_0 .net "b", 0 0, L_0x1b97e20;  alias, 1 drivers
v0x183dd30_0 .net "carryin", 0 0, L_0x1b95b30;  alias, 1 drivers
v0x183da00_0 .net "carryout", 0 0, L_0x1b96520;  alias, 1 drivers
v0x183d6f0_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x183d790_0 .net "res", 0 0, L_0x1b96040;  alias, 1 drivers
v0x1837f40_0 .net "xAorB", 0 0, L_0x1b95ee0;  1 drivers
v0x1837fe0_0 .net "xAorBandCin", 0 0, L_0x1b964b0;  1 drivers
S_0x19b0890 .scope generate, "genblk1[3]" "genblk1[3]" 4 165, 4 165 0, S_0x19f0d00;
 .timescale 0 0;
P_0x17ba560 .param/l "i" 0 4 165, +C4<011>;
S_0x19aaf50 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x19b0890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1b95290/d .functor AND 1, L_0x1b9a7d0, L_0x1b9a930, C4<1>, C4<1>;
L_0x1b95290 .delay 1 (40,40,40) L_0x1b95290/d;
L_0x1b98480/d .functor NAND 1, L_0x1b9a7d0, L_0x1b9a930, C4<1>, C4<1>;
L_0x1b98480 .delay 1 (20,20,20) L_0x1b98480/d;
L_0x1b98540/d .functor OR 1, L_0x1b9a7d0, L_0x1b9a930, C4<0>, C4<0>;
L_0x1b98540 .delay 1 (40,40,40) L_0x1b98540/d;
L_0x1b98730/d .functor NOR 1, L_0x1b9a7d0, L_0x1b9a930, C4<0>, C4<0>;
L_0x1b98730 .delay 1 (20,20,20) L_0x1b98730/d;
L_0x1b987f0/d .functor XOR 1, L_0x1b9a7d0, L_0x1b9a930, C4<0>, C4<0>;
L_0x1b987f0 .delay 1 (40,40,40) L_0x1b987f0/d;
L_0x1b99230/d .functor NOT 1, L_0x1b9aca0, C4<0>, C4<0>, C4<0>;
L_0x1b99230 .delay 1 (10,10,10) L_0x1b99230/d;
L_0x1b99390/d .functor NOT 1, L_0x1b9abf0, C4<0>, C4<0>, C4<0>;
L_0x1b99390 .delay 1 (10,10,10) L_0x1b99390/d;
L_0x1b99450/d .functor NOT 1, L_0x1b9ae00, C4<0>, C4<0>, C4<0>;
L_0x1b99450 .delay 1 (10,10,10) L_0x1b99450/d;
L_0x1b99600/d .functor AND 1, L_0x1b98b70, L_0x1b99230, L_0x1b99390, L_0x1b99450;
L_0x1b99600 .delay 1 (80,80,80) L_0x1b99600/d;
L_0x1b997b0/d .functor AND 1, L_0x1b98b70, L_0x1b9aca0, L_0x1b99390, L_0x1b99450;
L_0x1b997b0 .delay 1 (80,80,80) L_0x1b997b0/d;
L_0x1b99960/d .functor AND 1, L_0x1b987f0, L_0x1b99230, L_0x1b9abf0, L_0x1b99450;
L_0x1b99960 .delay 1 (80,80,80) L_0x1b99960/d;
L_0x1b99b50/d .functor AND 1, L_0x1b98b70, L_0x1b9aca0, L_0x1b9abf0, L_0x1b99450;
L_0x1b99b50 .delay 1 (80,80,80) L_0x1b99b50/d;
L_0x1b99c80/d .functor AND 1, L_0x1b95290, L_0x1b99230, L_0x1b99390, L_0x1b9ae00;
L_0x1b99c80 .delay 1 (80,80,80) L_0x1b99c80/d;
L_0x1b99ee0/d .functor AND 1, L_0x1b98480, L_0x1b9aca0, L_0x1b99390, L_0x1b9ae00;
L_0x1b99ee0 .delay 1 (80,80,80) L_0x1b99ee0/d;
L_0x1b99c10/d .functor AND 1, L_0x1b98730, L_0x1b99230, L_0x1b9abf0, L_0x1b9ae00;
L_0x1b99c10 .delay 1 (80,80,80) L_0x1b99c10/d;
L_0x1b9a240/d .functor AND 1, L_0x1b98540, L_0x1b9aca0, L_0x1b9abf0, L_0x1b9ae00;
L_0x1b9a240 .delay 1 (80,80,80) L_0x1b9a240/d;
L_0x1b9a3e0/0/0 .functor OR 1, L_0x1b99600, L_0x1b997b0, L_0x1b99960, L_0x1b99c80;
L_0x1b9a3e0/0/4 .functor OR 1, L_0x1b99ee0, L_0x1b99c10, L_0x1b9a240, L_0x1b99b50;
L_0x1b9a3e0/d .functor OR 1, L_0x1b9a3e0/0/0, L_0x1b9a3e0/0/4, C4<0>, C4<0>;
L_0x1b9a3e0 .delay 1 (160,160,160) L_0x1b9a3e0/d;
v0x194d040_0 .net "a", 0 0, L_0x1b9a7d0;  1 drivers
v0x19472c0_0 .net "addSub", 0 0, L_0x1b98b70;  1 drivers
v0x1946c30_0 .net "andRes", 0 0, L_0x1b95290;  1 drivers
v0x1806aa0_0 .net "b", 0 0, L_0x1b9a930;  1 drivers
v0x1800d80_0 .net "carryIn", 0 0, L_0x1b983e0;  1 drivers
v0x1800e20_0 .net "carryOut", 0 0, L_0x1b99030;  1 drivers
v0x17ef470_0 .net "initialResult", 0 0, L_0x1b9a3e0;  1 drivers
v0x17ef510_0 .net "isAdd", 0 0, L_0x1b99600;  1 drivers
v0x17e9750_0 .net "isAnd", 0 0, L_0x1b99c80;  1 drivers
v0x17e97f0_0 .net "isNand", 0 0, L_0x1b99ee0;  1 drivers
v0x17e3a30_0 .net "isNor", 0 0, L_0x1b99c10;  1 drivers
v0x17e3ad0_0 .net "isOr", 0 0, L_0x1b9a240;  1 drivers
v0x17cc3a0_0 .net "isSLT", 0 0, L_0x1b99b50;  1 drivers
v0x17cc440_0 .net "isSub", 0 0, L_0x1b997b0;  1 drivers
v0x17c6680_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x17c6720_0 .net "isXor", 0 0, L_0x1b99960;  1 drivers
v0x17c0960_0 .net "nandRes", 0 0, L_0x1b98480;  1 drivers
v0x17c0a00_0 .net "norRes", 0 0, L_0x1b98730;  1 drivers
v0x17a92e0_0 .net "orRes", 0 0, L_0x1b98540;  1 drivers
v0x17a9380_0 .net "s0", 0 0, L_0x1b9aca0;  1 drivers
v0x17a35c0_0 .net "s0inv", 0 0, L_0x1b99230;  1 drivers
v0x17a3680_0 .net "s1", 0 0, L_0x1b9abf0;  1 drivers
v0x178bef0_0 .net "s1inv", 0 0, L_0x1b99390;  1 drivers
v0x178bf90_0 .net "s2", 0 0, L_0x1b9ae00;  1 drivers
v0x17861d0_0 .net "s2inv", 0 0, L_0x1b99450;  1 drivers
v0x1786290_0 .net "xorRes", 0 0, L_0x1b987f0;  1 drivers
S_0x19aab70 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x19aaf50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1b98950/d .functor XOR 1, L_0x1b9a930, L_0x1be90f0, C4<0>, C4<0>;
L_0x1b98950 .delay 1 (40,40,40) L_0x1b98950/d;
L_0x1b98a10/d .functor XOR 1, L_0x1b9a7d0, L_0x1b98950, C4<0>, C4<0>;
L_0x1b98a10 .delay 1 (40,40,40) L_0x1b98a10/d;
L_0x1b98b70/d .functor XOR 1, L_0x1b98a10, L_0x1b983e0, C4<0>, C4<0>;
L_0x1b98b70 .delay 1 (40,40,40) L_0x1b98b70/d;
L_0x1b98d70/d .functor AND 1, L_0x1b9a7d0, L_0x1b98950, C4<1>, C4<1>;
L_0x1b98d70 .delay 1 (40,40,40) L_0x1b98d70/d;
L_0x1b985b0/d .functor AND 1, L_0x1b98a10, L_0x1b983e0, C4<1>, C4<1>;
L_0x1b985b0 .delay 1 (40,40,40) L_0x1b985b0/d;
L_0x1b99030/d .functor OR 1, L_0x1b98d70, L_0x1b985b0, C4<0>, C4<0>;
L_0x1b99030 .delay 1 (40,40,40) L_0x1b99030/d;
v0x19aa880_0 .net "AandB", 0 0, L_0x1b98d70;  1 drivers
v0x198d480_0 .net "BxorSub", 0 0, L_0x1b98950;  1 drivers
v0x198d540_0 .net "a", 0 0, L_0x1b9a7d0;  alias, 1 drivers
v0x1987760_0 .net "b", 0 0, L_0x1b9a930;  alias, 1 drivers
v0x1987820_0 .net "carryin", 0 0, L_0x1b983e0;  alias, 1 drivers
v0x19700b0_0 .net "carryout", 0 0, L_0x1b99030;  alias, 1 drivers
v0x1970150_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x196a390_0 .net "res", 0 0, L_0x1b98b70;  alias, 1 drivers
v0x196a430_0 .net "xAorB", 0 0, L_0x1b98a10;  1 drivers
v0x1952d60_0 .net "xAorBandCin", 0 0, L_0x1b985b0;  1 drivers
S_0x19a5230 .scope generate, "genblk1[4]" "genblk1[4]" 4 165, 4 165 0, S_0x19f0d00;
 .timescale 0 0;
P_0x18951e0 .param/l "i" 0 4 165, +C4<0100>;
S_0x19a4e50 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x19a5230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1b9a870/d .functor AND 1, L_0x1b9d220, L_0x1b9d380, C4<1>, C4<1>;
L_0x1b9a870 .delay 1 (40,40,40) L_0x1b9a870/d;
L_0x1b9af70/d .functor NAND 1, L_0x1b9d220, L_0x1b9d380, C4<1>, C4<1>;
L_0x1b9af70 .delay 1 (20,20,20) L_0x1b9af70/d;
L_0x1b9b030/d .functor OR 1, L_0x1b9d220, L_0x1b9d380, C4<0>, C4<0>;
L_0x1b9b030 .delay 1 (40,40,40) L_0x1b9b030/d;
L_0x1b9b220/d .functor NOR 1, L_0x1b9d220, L_0x1b9d380, C4<0>, C4<0>;
L_0x1b9b220 .delay 1 (20,20,20) L_0x1b9b220/d;
L_0x1b9b2e0/d .functor XOR 1, L_0x1b9d220, L_0x1b9d380, C4<0>, C4<0>;
L_0x1b9b2e0 .delay 1 (40,40,40) L_0x1b9b2e0/d;
L_0x1b9bd20/d .functor NOT 1, L_0x1b9d610, C4<0>, C4<0>, C4<0>;
L_0x1b9bd20 .delay 1 (10,10,10) L_0x1b9bd20/d;
L_0x1b9be80/d .functor NOT 1, L_0x1b9d530, C4<0>, C4<0>, C4<0>;
L_0x1b9be80 .delay 1 (10,10,10) L_0x1b9be80/d;
L_0x1b9bf40/d .functor NOT 1, L_0x1b9d7a0, C4<0>, C4<0>, C4<0>;
L_0x1b9bf40 .delay 1 (10,10,10) L_0x1b9bf40/d;
L_0x1b9c0f0/d .functor AND 1, L_0x1b9b660, L_0x1b9bd20, L_0x1b9be80, L_0x1b9bf40;
L_0x1b9c0f0 .delay 1 (80,80,80) L_0x1b9c0f0/d;
L_0x1b9c2a0/d .functor AND 1, L_0x1b9b660, L_0x1b9d610, L_0x1b9be80, L_0x1b9bf40;
L_0x1b9c2a0 .delay 1 (80,80,80) L_0x1b9c2a0/d;
L_0x1b9c450/d .functor AND 1, L_0x1b9b2e0, L_0x1b9bd20, L_0x1b9d530, L_0x1b9bf40;
L_0x1b9c450 .delay 1 (80,80,80) L_0x1b9c450/d;
L_0x1b9c640/d .functor AND 1, L_0x1b9b660, L_0x1b9d610, L_0x1b9d530, L_0x1b9bf40;
L_0x1b9c640 .delay 1 (80,80,80) L_0x1b9c640/d;
L_0x1b9c770/d .functor AND 1, L_0x1b9a870, L_0x1b9bd20, L_0x1b9be80, L_0x1b9d7a0;
L_0x1b9c770 .delay 1 (80,80,80) L_0x1b9c770/d;
L_0x1b9c9d0/d .functor AND 1, L_0x1b9af70, L_0x1b9d610, L_0x1b9be80, L_0x1b9d7a0;
L_0x1b9c9d0 .delay 1 (80,80,80) L_0x1b9c9d0/d;
L_0x1b9c700/d .functor AND 1, L_0x1b9b220, L_0x1b9bd20, L_0x1b9d530, L_0x1b9d7a0;
L_0x1b9c700 .delay 1 (80,80,80) L_0x1b9c700/d;
L_0x1b9cd30/d .functor AND 1, L_0x1b9b030, L_0x1b9d610, L_0x1b9d530, L_0x1b9d7a0;
L_0x1b9cd30 .delay 1 (80,80,80) L_0x1b9cd30/d;
L_0x1b9ced0/0/0 .functor OR 1, L_0x1b9c0f0, L_0x1b9c2a0, L_0x1b9c450, L_0x1b9c770;
L_0x1b9ced0/0/4 .functor OR 1, L_0x1b9c9d0, L_0x1b9c700, L_0x1b9cd30, L_0x1b9c640;
L_0x1b9ced0/d .functor OR 1, L_0x1b9ced0/0/0, L_0x1b9ced0/0/4, C4<0>, C4<0>;
L_0x1b9ced0 .delay 1 (160,160,160) L_0x1b9ced0/d;
v0x1889d70_0 .net "a", 0 0, L_0x1b9d220;  1 drivers
v0x1889e30_0 .net "addSub", 0 0, L_0x1b9b660;  1 drivers
v0x1884050_0 .net "andRes", 0 0, L_0x1b9a870;  1 drivers
v0x186c940_0 .net "b", 0 0, L_0x1b9d380;  1 drivers
v0x1866c20_0 .net "carryIn", 0 0, L_0x1b9aea0;  1 drivers
v0x1866cc0_0 .net "carryOut", 0 0, L_0x1b9bb20;  1 drivers
v0x184f4f0_0 .net "initialResult", 0 0, L_0x1b9ced0;  1 drivers
v0x184f590_0 .net "isAdd", 0 0, L_0x1b9c0f0;  1 drivers
v0x18497d0_0 .net "isAnd", 0 0, L_0x1b9c770;  1 drivers
v0x1849870_0 .net "isNand", 0 0, L_0x1b9c9d0;  1 drivers
v0x1843ab0_0 .net "isNor", 0 0, L_0x1b9c700;  1 drivers
v0x1843b50_0 .net "isOr", 0 0, L_0x1b9cd30;  1 drivers
v0x157c2a0_0 .net "isSLT", 0 0, L_0x1b9c640;  1 drivers
v0x157c340_0 .net "isSub", 0 0, L_0x1b9c2a0;  1 drivers
v0x157f930_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x157f9d0_0 .net "isXor", 0 0, L_0x1b9c450;  1 drivers
v0x182a840_0 .net "nandRes", 0 0, L_0x1b9af70;  1 drivers
v0x182a8e0_0 .net "norRes", 0 0, L_0x1b9b220;  1 drivers
v0x1930e00_0 .net "orRes", 0 0, L_0x1b9b030;  1 drivers
v0x1930ea0_0 .net "s0", 0 0, L_0x1b9d610;  1 drivers
v0x1930ad0_0 .net "s0inv", 0 0, L_0x1b9bd20;  1 drivers
v0x1930b90_0 .net "s1", 0 0, L_0x1b9d530;  1 drivers
v0x1930690_0 .net "s1inv", 0 0, L_0x1b9be80;  1 drivers
v0x1930730_0 .net "s2", 0 0, L_0x1b9d7a0;  1 drivers
v0x1930360_0 .net "s2inv", 0 0, L_0x1b9bf40;  1 drivers
v0x1930420_0 .net "xorRes", 0 0, L_0x1b9b2e0;  1 drivers
S_0x198dbf0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x19a4e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1b9b440/d .functor XOR 1, L_0x1b9d380, L_0x1be90f0, C4<0>, C4<0>;
L_0x1b9b440 .delay 1 (40,40,40) L_0x1b9b440/d;
L_0x1b9b500/d .functor XOR 1, L_0x1b9d220, L_0x1b9b440, C4<0>, C4<0>;
L_0x1b9b500 .delay 1 (40,40,40) L_0x1b9b500/d;
L_0x1b9b660/d .functor XOR 1, L_0x1b9b500, L_0x1b9aea0, C4<0>, C4<0>;
L_0x1b9b660 .delay 1 (40,40,40) L_0x1b9b660/d;
L_0x1b9b860/d .functor AND 1, L_0x1b9d220, L_0x1b9b440, C4<1>, C4<1>;
L_0x1b9b860 .delay 1 (40,40,40) L_0x1b9b860/d;
L_0x1b9b0a0/d .functor AND 1, L_0x1b9b500, L_0x1b9aea0, C4<1>, C4<1>;
L_0x1b9b0a0 .delay 1 (40,40,40) L_0x1b9b0a0/d;
L_0x1b9bb20/d .functor OR 1, L_0x1b9b860, L_0x1b9b0a0, C4<0>, C4<0>;
L_0x1b9bb20 .delay 1 (40,40,40) L_0x1b9bb20/d;
v0x17631a0_0 .net "AandB", 0 0, L_0x1b9b860;  1 drivers
v0x18cff60_0 .net "BxorSub", 0 0, L_0x1b9b440;  1 drivers
v0x18d0000_0 .net "a", 0 0, L_0x1b9d220;  alias, 1 drivers
v0x18ca240_0 .net "b", 0 0, L_0x1b9d380;  alias, 1 drivers
v0x18ca2e0_0 .net "carryin", 0 0, L_0x1b9aea0;  alias, 1 drivers
v0x18c4520_0 .net "carryout", 0 0, L_0x1b9bb20;  alias, 1 drivers
v0x18c45e0_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x18a7130_0 .net "res", 0 0, L_0x1b9b660;  alias, 1 drivers
v0x18a71f0_0 .net "xAorB", 0 0, L_0x1b9b500;  1 drivers
v0x188fa90_0 .net "xAorBandCin", 0 0, L_0x1b9b0a0;  1 drivers
S_0x198d810 .scope generate, "genblk1[5]" "genblk1[5]" 4 165, 4 165 0, S_0x19f0d00;
 .timescale 0 0;
P_0x1946d00 .param/l "i" 0 4 165, +C4<0101>;
S_0x1987ed0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x198d810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1b9d2c0/d .functor AND 1, L_0x1b9fce0, L_0x1b9fe40, C4<1>, C4<1>;
L_0x1b9d2c0 .delay 1 (40,40,40) L_0x1b9d2c0/d;
L_0x1b9d940/d .functor NAND 1, L_0x1b9fce0, L_0x1b9fe40, C4<1>, C4<1>;
L_0x1b9d940 .delay 1 (20,20,20) L_0x1b9d940/d;
L_0x1b9da00/d .functor OR 1, L_0x1b9fce0, L_0x1b9fe40, C4<0>, C4<0>;
L_0x1b9da00 .delay 1 (40,40,40) L_0x1b9da00/d;
L_0x1b9dbf0/d .functor NOR 1, L_0x1b9fce0, L_0x1b9fe40, C4<0>, C4<0>;
L_0x1b9dbf0 .delay 1 (20,20,20) L_0x1b9dbf0/d;
L_0x1b9dcb0/d .functor XOR 1, L_0x1b9fce0, L_0x1b9fe40, C4<0>, C4<0>;
L_0x1b9dcb0 .delay 1 (40,40,40) L_0x1b9dcb0/d;
L_0x1b9e6a0/d .functor NOT 1, L_0x1ba0100, C4<0>, C4<0>, C4<0>;
L_0x1b9e6a0 .delay 1 (10,10,10) L_0x1b9e6a0/d;
L_0x1b9e800/d .functor NOT 1, L_0x1b98230, C4<0>, C4<0>, C4<0>;
L_0x1b9e800 .delay 1 (10,10,10) L_0x1b9e800/d;
L_0x1b9e8c0/d .functor NOT 1, L_0x1b9fff0, C4<0>, C4<0>, C4<0>;
L_0x1b9e8c0 .delay 1 (10,10,10) L_0x1b9e8c0/d;
L_0x1b9ea70/d .functor AND 1, L_0x1b9dfe0, L_0x1b9e6a0, L_0x1b9e800, L_0x1b9e8c0;
L_0x1b9ea70 .delay 1 (80,80,80) L_0x1b9ea70/d;
L_0x1b9ec20/d .functor AND 1, L_0x1b9dfe0, L_0x1ba0100, L_0x1b9e800, L_0x1b9e8c0;
L_0x1b9ec20 .delay 1 (80,80,80) L_0x1b9ec20/d;
L_0x1b9ee30/d .functor AND 1, L_0x1b9dcb0, L_0x1b9e6a0, L_0x1b98230, L_0x1b9e8c0;
L_0x1b9ee30 .delay 1 (80,80,80) L_0x1b9ee30/d;
L_0x1b9f010/d .functor AND 1, L_0x1b9dfe0, L_0x1ba0100, L_0x1b98230, L_0x1b9e8c0;
L_0x1b9f010 .delay 1 (80,80,80) L_0x1b9f010/d;
L_0x1b9f1e0/d .functor AND 1, L_0x1b9d2c0, L_0x1b9e6a0, L_0x1b9e800, L_0x1b9fff0;
L_0x1b9f1e0 .delay 1 (80,80,80) L_0x1b9f1e0/d;
L_0x1b9f3c0/d .functor AND 1, L_0x1b9d940, L_0x1ba0100, L_0x1b9e800, L_0x1b9fff0;
L_0x1b9f3c0 .delay 1 (80,80,80) L_0x1b9f3c0/d;
L_0x1b9f170/d .functor AND 1, L_0x1b9dbf0, L_0x1b9e6a0, L_0x1b98230, L_0x1b9fff0;
L_0x1b9f170 .delay 1 (80,80,80) L_0x1b9f170/d;
L_0x1b9f750/d .functor AND 1, L_0x1b9da00, L_0x1ba0100, L_0x1b98230, L_0x1b9fff0;
L_0x1b9f750 .delay 1 (80,80,80) L_0x1b9f750/d;
L_0x1b9f8f0/0/0 .functor OR 1, L_0x1b9ea70, L_0x1b9ec20, L_0x1b9ee30, L_0x1b9f1e0;
L_0x1b9f8f0/0/4 .functor OR 1, L_0x1b9f3c0, L_0x1b9f170, L_0x1b9f750, L_0x1b9f010;
L_0x1b9f8f0/d .functor OR 1, L_0x1b9f8f0/0/0, L_0x1b9f8f0/0/4, C4<0>, C4<0>;
L_0x1b9f8f0 .delay 1 (160,160,160) L_0x1b9f8f0/d;
v0x192e9e0_0 .net "a", 0 0, L_0x1b9fce0;  1 drivers
v0x192e6b0_0 .net "addSub", 0 0, L_0x1b9dfe0;  1 drivers
v0x192e380_0 .net "andRes", 0 0, L_0x1b9d2c0;  1 drivers
v0x192e050_0 .net "b", 0 0, L_0x1b9fe40;  1 drivers
v0x192dd20_0 .net "carryIn", 0 0, L_0x1b9d840;  1 drivers
v0x192ddc0_0 .net "carryOut", 0 0, L_0x1b9e4a0;  1 drivers
v0x192d9f0_0 .net "initialResult", 0 0, L_0x1b9f8f0;  1 drivers
v0x192da90_0 .net "isAdd", 0 0, L_0x1b9ea70;  1 drivers
v0x192d6f0_0 .net "isAnd", 0 0, L_0x1b9f1e0;  1 drivers
v0x192d790_0 .net "isNand", 0 0, L_0x1b9f3c0;  1 drivers
v0x192d320_0 .net "isNor", 0 0, L_0x1b9f170;  1 drivers
v0x192d3c0_0 .net "isOr", 0 0, L_0x1b9f750;  1 drivers
v0x192cff0_0 .net "isSLT", 0 0, L_0x1b9f010;  1 drivers
v0x192d090_0 .net "isSub", 0 0, L_0x1b9ec20;  1 drivers
v0x192ccc0_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x192cd60_0 .net "isXor", 0 0, L_0x1b9ee30;  1 drivers
v0x192c990_0 .net "nandRes", 0 0, L_0x1b9d940;  1 drivers
v0x192ca30_0 .net "norRes", 0 0, L_0x1b9dbf0;  1 drivers
v0x192c330_0 .net "orRes", 0 0, L_0x1b9da00;  1 drivers
v0x192c3d0_0 .net "s0", 0 0, L_0x1ba0100;  1 drivers
v0x192c000_0 .net "s0inv", 0 0, L_0x1b9e6a0;  1 drivers
v0x192c0c0_0 .net "s1", 0 0, L_0x1b98230;  1 drivers
v0x192bcd0_0 .net "s1inv", 0 0, L_0x1b9e800;  1 drivers
v0x192bd90_0 .net "s2", 0 0, L_0x1b9fff0;  1 drivers
v0x192b910_0 .net "s2inv", 0 0, L_0x1b9e8c0;  1 drivers
v0x192b9d0_0 .net "xorRes", 0 0, L_0x1b9dcb0;  1 drivers
S_0x1987af0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1987ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1b9de10/d .functor XOR 1, L_0x1b9fe40, L_0x1be90f0, C4<0>, C4<0>;
L_0x1b9de10 .delay 1 (40,40,40) L_0x1b9de10/d;
L_0x1b9de80/d .functor XOR 1, L_0x1b9fce0, L_0x1b9de10, C4<0>, C4<0>;
L_0x1b9de80 .delay 1 (40,40,40) L_0x1b9de80/d;
L_0x1b9dfe0/d .functor XOR 1, L_0x1b9de80, L_0x1b9d840, C4<0>, C4<0>;
L_0x1b9dfe0 .delay 1 (40,40,40) L_0x1b9dfe0/d;
L_0x1b9e1e0/d .functor AND 1, L_0x1b9fce0, L_0x1b9de10, C4<1>, C4<1>;
L_0x1b9e1e0 .delay 1 (40,40,40) L_0x1b9e1e0/d;
L_0x1b9da70/d .functor AND 1, L_0x1b9de80, L_0x1b9d840, C4<1>, C4<1>;
L_0x1b9da70 .delay 1 (40,40,40) L_0x1b9da70/d;
L_0x1b9e4a0/d .functor OR 1, L_0x1b9e1e0, L_0x1b9da70, C4<0>, C4<0>;
L_0x1b9e4a0 .delay 1 (40,40,40) L_0x1b9e4a0/d;
v0x192fda0_0 .net "AandB", 0 0, L_0x1b9e1e0;  1 drivers
v0x192f9d0_0 .net "BxorSub", 0 0, L_0x1b9de10;  1 drivers
v0x192fa90_0 .net "a", 0 0, L_0x1b9fce0;  alias, 1 drivers
v0x192f6a0_0 .net "b", 0 0, L_0x1b9fe40;  alias, 1 drivers
v0x192f760_0 .net "carryin", 0 0, L_0x1b9d840;  alias, 1 drivers
v0x192f370_0 .net "carryout", 0 0, L_0x1b9e4a0;  alias, 1 drivers
v0x192f410_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x192f040_0 .net "res", 0 0, L_0x1b9dfe0;  alias, 1 drivers
v0x192f0e0_0 .net "xAorB", 0 0, L_0x1b9de80;  1 drivers
v0x192ed10_0 .net "xAorBandCin", 0 0, L_0x1b9da70;  1 drivers
S_0x1970820 .scope generate, "genblk1[6]" "genblk1[6]" 4 165, 4 165 0, S_0x19f0d00;
 .timescale 0 0;
P_0x192e120 .param/l "i" 0 4 165, +C4<0110>;
S_0x1970440 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1970820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1b9fd80/d .functor AND 1, L_0x1ba2810, L_0x1ba2970, C4<1>, C4<1>;
L_0x1b9fd80 .delay 1 (40,40,40) L_0x1b9fd80/d;
L_0x1b9f5b0/d .functor NAND 1, L_0x1ba2810, L_0x1ba2970, C4<1>, C4<1>;
L_0x1b9f5b0 .delay 1 (20,20,20) L_0x1b9f5b0/d;
L_0x1ba04e0/d .functor OR 1, L_0x1ba2810, L_0x1ba2970, C4<0>, C4<0>;
L_0x1ba04e0 .delay 1 (40,40,40) L_0x1ba04e0/d;
L_0x1ba06d0/d .functor NOR 1, L_0x1ba2810, L_0x1ba2970, C4<0>, C4<0>;
L_0x1ba06d0 .delay 1 (20,20,20) L_0x1ba06d0/d;
L_0x1ba0830/d .functor XOR 1, L_0x1ba2810, L_0x1ba2970, C4<0>, C4<0>;
L_0x1ba0830 .delay 1 (40,40,40) L_0x1ba0830/d;
L_0x1ba11d0/d .functor NOT 1, L_0x1ba2c60, C4<0>, C4<0>, C4<0>;
L_0x1ba11d0 .delay 1 (10,10,10) L_0x1ba11d0/d;
L_0x1ba1330/d .functor NOT 1, L_0x1ba2b20, C4<0>, C4<0>, C4<0>;
L_0x1ba1330 .delay 1 (10,10,10) L_0x1ba1330/d;
L_0x1ba13f0/d .functor NOT 1, L_0x1ba2bc0, C4<0>, C4<0>, C4<0>;
L_0x1ba13f0 .delay 1 (10,10,10) L_0x1ba13f0/d;
L_0x1ba15a0/d .functor AND 1, L_0x1ba0b10, L_0x1ba11d0, L_0x1ba1330, L_0x1ba13f0;
L_0x1ba15a0 .delay 1 (80,80,80) L_0x1ba15a0/d;
L_0x1ba1750/d .functor AND 1, L_0x1ba0b10, L_0x1ba2c60, L_0x1ba1330, L_0x1ba13f0;
L_0x1ba1750 .delay 1 (80,80,80) L_0x1ba1750/d;
L_0x1ba1960/d .functor AND 1, L_0x1ba0830, L_0x1ba11d0, L_0x1ba2b20, L_0x1ba13f0;
L_0x1ba1960 .delay 1 (80,80,80) L_0x1ba1960/d;
L_0x1ba1b40/d .functor AND 1, L_0x1ba0b10, L_0x1ba2c60, L_0x1ba2b20, L_0x1ba13f0;
L_0x1ba1b40 .delay 1 (80,80,80) L_0x1ba1b40/d;
L_0x1ba1d10/d .functor AND 1, L_0x1b9fd80, L_0x1ba11d0, L_0x1ba1330, L_0x1ba2bc0;
L_0x1ba1d10 .delay 1 (80,80,80) L_0x1ba1d10/d;
L_0x1ba1ef0/d .functor AND 1, L_0x1b9f5b0, L_0x1ba2c60, L_0x1ba1330, L_0x1ba2bc0;
L_0x1ba1ef0 .delay 1 (80,80,80) L_0x1ba1ef0/d;
L_0x1ba1ca0/d .functor AND 1, L_0x1ba06d0, L_0x1ba11d0, L_0x1ba2b20, L_0x1ba2bc0;
L_0x1ba1ca0 .delay 1 (80,80,80) L_0x1ba1ca0/d;
L_0x1ba2280/d .functor AND 1, L_0x1ba04e0, L_0x1ba2c60, L_0x1ba2b20, L_0x1ba2bc0;
L_0x1ba2280 .delay 1 (80,80,80) L_0x1ba2280/d;
L_0x1ba2420/0/0 .functor OR 1, L_0x1ba15a0, L_0x1ba1750, L_0x1ba1960, L_0x1ba1d10;
L_0x1ba2420/0/4 .functor OR 1, L_0x1ba1ef0, L_0x1ba1ca0, L_0x1ba2280, L_0x1ba1b40;
L_0x1ba2420/d .functor OR 1, L_0x1ba2420/0/0, L_0x1ba2420/0/4, C4<0>, C4<0>;
L_0x1ba2420 .delay 1 (160,160,160) L_0x1ba2420/d;
v0x19e5b10_0 .net "a", 0 0, L_0x1ba2810;  1 drivers
v0x19e5bd0_0 .net "addSub", 0 0, L_0x1ba0b10;  1 drivers
v0x19deda0_0 .net "andRes", 0 0, L_0x1b9fd80;  1 drivers
v0x19d8fd0_0 .net "b", 0 0, L_0x1ba2970;  1 drivers
v0x19ce470_0 .net "carryIn", 0 0, L_0x1ba03b0;  1 drivers
v0x19ce510_0 .net "carryOut", 0 0, L_0x1ba0fd0;  1 drivers
v0x19c8750_0 .net "initialResult", 0 0, L_0x1ba2420;  1 drivers
v0x19c87f0_0 .net "isAdd", 0 0, L_0x1ba15a0;  1 drivers
v0x19c1a30_0 .net "isAnd", 0 0, L_0x1ba1d10;  1 drivers
v0x19c1ad0_0 .net "isNand", 0 0, L_0x1ba1ef0;  1 drivers
v0x19bbc60_0 .net "isNor", 0 0, L_0x1ba1ca0;  1 drivers
v0x19bbd00_0 .net "isOr", 0 0, L_0x1ba2280;  1 drivers
v0x19b10e0_0 .net "isSLT", 0 0, L_0x1ba1b40;  1 drivers
v0x19b1180_0 .net "isSub", 0 0, L_0x1ba1750;  1 drivers
v0x19ab3c0_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x19ab460_0 .net "isXor", 0 0, L_0x1ba1960;  1 drivers
v0x19a56a0_0 .net "nandRes", 0 0, L_0x1b9f5b0;  1 drivers
v0x19a5740_0 .net "norRes", 0 0, L_0x1ba06d0;  1 drivers
v0x1988340_0 .net "orRes", 0 0, L_0x1ba04e0;  1 drivers
v0x19883e0_0 .net "s0", 0 0, L_0x1ba2c60;  1 drivers
v0x19756a0_0 .net "s0inv", 0 0, L_0x1ba11d0;  1 drivers
v0x1975760_0 .net "s1", 0 0, L_0x1ba2b20;  1 drivers
v0x1970c90_0 .net "s1inv", 0 0, L_0x1ba1330;  1 drivers
v0x1970d50_0 .net "s2", 0 0, L_0x1ba2bc0;  1 drivers
v0x196af70_0 .net "s2inv", 0 0, L_0x1ba13f0;  1 drivers
v0x196b030_0 .net "xorRes", 0 0, L_0x1ba0830;  1 drivers
S_0x196ab00 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1970440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1ba08a0/d .functor XOR 1, L_0x1ba2970, L_0x1be90f0, C4<0>, C4<0>;
L_0x1ba08a0 .delay 1 (40,40,40) L_0x1ba08a0/d;
L_0x1ba0a00/d .functor XOR 1, L_0x1ba2810, L_0x1ba08a0, C4<0>, C4<0>;
L_0x1ba0a00 .delay 1 (40,40,40) L_0x1ba0a00/d;
L_0x1ba0b10/d .functor XOR 1, L_0x1ba0a00, L_0x1ba03b0, C4<0>, C4<0>;
L_0x1ba0b10 .delay 1 (40,40,40) L_0x1ba0b10/d;
L_0x1ba0d10/d .functor AND 1, L_0x1ba2810, L_0x1ba08a0, C4<1>, C4<1>;
L_0x1ba0d10 .delay 1 (40,40,40) L_0x1ba0d10/d;
L_0x1ba0550/d .functor AND 1, L_0x1ba0a00, L_0x1ba03b0, C4<1>, C4<1>;
L_0x1ba0550 .delay 1 (40,40,40) L_0x1ba0550/d;
L_0x1ba0fd0/d .functor OR 1, L_0x1ba0d10, L_0x1ba0550, C4<0>, C4<0>;
L_0x1ba0fd0 .delay 1 (40,40,40) L_0x1ba0fd0/d;
v0x192af80_0 .net "AandB", 0 0, L_0x1ba0d10;  1 drivers
v0x192b040_0 .net "BxorSub", 0 0, L_0x1ba08a0;  1 drivers
v0x192ac30_0 .net "a", 0 0, L_0x1ba2810;  alias, 1 drivers
v0x192a930_0 .net "b", 0 0, L_0x1ba2970;  alias, 1 drivers
v0x192a9f0_0 .net "carryin", 0 0, L_0x1ba03b0;  alias, 1 drivers
v0x191eda0_0 .net "carryout", 0 0, L_0x1ba0fd0;  alias, 1 drivers
v0x191ee60_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x19c70f0_0 .net "res", 0 0, L_0x1ba0b10;  alias, 1 drivers
v0x19c71b0_0 .net "xAorB", 0 0, L_0x1ba0a00;  1 drivers
v0x19f1600_0 .net "xAorBandCin", 0 0, L_0x1ba0550;  1 drivers
S_0x196a720 .scope generate, "genblk1[7]" "genblk1[7]" 4 165, 4 165 0, S_0x19f0d00;
 .timescale 0 0;
P_0x1965290 .param/l "i" 0 4 165, +C4<0111>;
S_0x1964de0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x196a720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1ba28b0/d .functor AND 1, L_0x1ba5240, L_0x1ba53a0, C4<1>, C4<1>;
L_0x1ba28b0 .delay 1 (40,40,40) L_0x1ba28b0/d;
L_0x1ba2eb0/d .functor NAND 1, L_0x1ba5240, L_0x1ba53a0, C4<1>, C4<1>;
L_0x1ba2eb0 .delay 1 (20,20,20) L_0x1ba2eb0/d;
L_0x1ba20e0/d .functor OR 1, L_0x1ba5240, L_0x1ba53a0, C4<0>, C4<0>;
L_0x1ba20e0 .delay 1 (40,40,40) L_0x1ba20e0/d;
L_0x1ba3130/d .functor NOR 1, L_0x1ba5240, L_0x1ba53a0, C4<0>, C4<0>;
L_0x1ba3130 .delay 1 (20,20,20) L_0x1ba3130/d;
L_0x1ba31f0/d .functor XOR 1, L_0x1ba5240, L_0x1ba53a0, C4<0>, C4<0>;
L_0x1ba31f0 .delay 1 (40,40,40) L_0x1ba31f0/d;
L_0x1ba3c50/d .functor NOT 1, L_0x1ba2d90, C4<0>, C4<0>, C4<0>;
L_0x1ba3c50 .delay 1 (10,10,10) L_0x1ba3c50/d;
L_0x1ba3db0/d .functor NOT 1, L_0x1ba5550, C4<0>, C4<0>, C4<0>;
L_0x1ba3db0 .delay 1 (10,10,10) L_0x1ba3db0/d;
L_0x1ba3e20/d .functor NOT 1, L_0x1ba55f0, C4<0>, C4<0>, C4<0>;
L_0x1ba3e20 .delay 1 (10,10,10) L_0x1ba3e20/d;
L_0x1ba3fd0/d .functor AND 1, L_0x1ba3570, L_0x1ba3c50, L_0x1ba3db0, L_0x1ba3e20;
L_0x1ba3fd0 .delay 1 (80,80,80) L_0x1ba3fd0/d;
L_0x1ba4180/d .functor AND 1, L_0x1ba3570, L_0x1ba2d90, L_0x1ba3db0, L_0x1ba3e20;
L_0x1ba4180 .delay 1 (80,80,80) L_0x1ba4180/d;
L_0x1ba4390/d .functor AND 1, L_0x1ba31f0, L_0x1ba3c50, L_0x1ba5550, L_0x1ba3e20;
L_0x1ba4390 .delay 1 (80,80,80) L_0x1ba4390/d;
L_0x1ba4570/d .functor AND 1, L_0x1ba3570, L_0x1ba2d90, L_0x1ba5550, L_0x1ba3e20;
L_0x1ba4570 .delay 1 (80,80,80) L_0x1ba4570/d;
L_0x1ba4740/d .functor AND 1, L_0x1ba28b0, L_0x1ba3c50, L_0x1ba3db0, L_0x1ba55f0;
L_0x1ba4740 .delay 1 (80,80,80) L_0x1ba4740/d;
L_0x1ba4920/d .functor AND 1, L_0x1ba2eb0, L_0x1ba2d90, L_0x1ba3db0, L_0x1ba55f0;
L_0x1ba4920 .delay 1 (80,80,80) L_0x1ba4920/d;
L_0x1ba46d0/d .functor AND 1, L_0x1ba3130, L_0x1ba3c50, L_0x1ba5550, L_0x1ba55f0;
L_0x1ba46d0 .delay 1 (80,80,80) L_0x1ba46d0/d;
L_0x1ba4cb0/d .functor AND 1, L_0x1ba20e0, L_0x1ba2d90, L_0x1ba5550, L_0x1ba55f0;
L_0x1ba4cb0 .delay 1 (80,80,80) L_0x1ba4cb0/d;
L_0x1ba4e50/0/0 .functor OR 1, L_0x1ba3fd0, L_0x1ba4180, L_0x1ba4390, L_0x1ba4740;
L_0x1ba4e50/0/4 .functor OR 1, L_0x1ba4920, L_0x1ba46d0, L_0x1ba4cb0, L_0x1ba4570;
L_0x1ba4e50/d .functor OR 1, L_0x1ba4e50/0/0, L_0x1ba4e50/0/4, C4<0>, C4<0>;
L_0x1ba4e50 .delay 1 (160,160,160) L_0x1ba4e50/d;
v0x17e46d0_0 .net "a", 0 0, L_0x1ba5240;  1 drivers
v0x17dd8e0_0 .net "addSub", 0 0, L_0x1ba3570;  1 drivers
v0x17d7af0_0 .net "andRes", 0 0, L_0x1ba28b0;  1 drivers
v0x17ccf80_0 .net "b", 0 0, L_0x1ba53a0;  1 drivers
v0x17c7260_0 .net "carryIn", 0 0, L_0x1ba3060;  1 drivers
v0x17c7300_0 .net "carryOut", 0 0, L_0x1ba3a50;  1 drivers
v0x17c1540_0 .net "initialResult", 0 0, L_0x1ba4e50;  1 drivers
v0x17c15e0_0 .net "isAdd", 0 0, L_0x1ba3fd0;  1 drivers
v0x17ba7d0_0 .net "isAnd", 0 0, L_0x1ba4740;  1 drivers
v0x17ba870_0 .net "isNand", 0 0, L_0x1ba4920;  1 drivers
v0x17b4a00_0 .net "isNor", 0 0, L_0x1ba46d0;  1 drivers
v0x17b4aa0_0 .net "isOr", 0 0, L_0x1ba4cb0;  1 drivers
v0x17a9ec0_0 .net "isSLT", 0 0, L_0x1ba4570;  1 drivers
v0x17a9f60_0 .net "isSub", 0 0, L_0x1ba4180;  1 drivers
v0x17a41a0_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x17a4240_0 .net "isXor", 0 0, L_0x1ba4390;  1 drivers
v0x178cad0_0 .net "nandRes", 0 0, L_0x1ba2eb0;  1 drivers
v0x178cb70_0 .net "norRes", 0 0, L_0x1ba3130;  1 drivers
v0x1781090_0 .net "orRes", 0 0, L_0x1ba20e0;  1 drivers
v0x1781130_0 .net "s0", 0 0, L_0x1ba2d90;  1 drivers
v0x1780860_0 .net "s0inv", 0 0, L_0x1ba3c50;  1 drivers
v0x1780920_0 .net "s1", 0 0, L_0x1ba5550;  1 drivers
v0x1769a00_0 .net "s1inv", 0 0, L_0x1ba3db0;  1 drivers
v0x1769aa0_0 .net "s2", 0 0, L_0x1ba55f0;  1 drivers
v0x1763ce0_0 .net "s2inv", 0 0, L_0x1ba3e20;  1 drivers
v0x1763da0_0 .net "xorRes", 0 0, L_0x1ba31f0;  1 drivers
S_0x194d7b0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1964de0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1ba3350/d .functor XOR 1, L_0x1ba53a0, L_0x1be90f0, C4<0>, C4<0>;
L_0x1ba3350 .delay 1 (40,40,40) L_0x1ba3350/d;
L_0x1ba3410/d .functor XOR 1, L_0x1ba5240, L_0x1ba3350, C4<0>, C4<0>;
L_0x1ba3410 .delay 1 (40,40,40) L_0x1ba3410/d;
L_0x1ba3570/d .functor XOR 1, L_0x1ba3410, L_0x1ba3060, C4<0>, C4<0>;
L_0x1ba3570 .delay 1 (40,40,40) L_0x1ba3570/d;
L_0x1ba3770/d .functor AND 1, L_0x1ba5240, L_0x1ba3350, C4<1>, C4<1>;
L_0x1ba3770 .delay 1 (40,40,40) L_0x1ba3770/d;
L_0x1ba39e0/d .functor AND 1, L_0x1ba3410, L_0x1ba3060, C4<1>, C4<1>;
L_0x1ba39e0 .delay 1 (40,40,40) L_0x1ba39e0/d;
L_0x1ba3a50/d .functor OR 1, L_0x1ba3770, L_0x1ba39e0, C4<0>, C4<0>;
L_0x1ba3a50 .delay 1 (40,40,40) L_0x1ba3a50/d;
v0x1947f00_0 .net "AandB", 0 0, L_0x1ba3770;  1 drivers
v0x1807680_0 .net "BxorSub", 0 0, L_0x1ba3350;  1 drivers
v0x1807740_0 .net "a", 0 0, L_0x1ba5240;  alias, 1 drivers
v0x1801960_0 .net "b", 0 0, L_0x1ba53a0;  alias, 1 drivers
v0x1801a20_0 .net "carryin", 0 0, L_0x1ba3060;  alias, 1 drivers
v0x17fabf0_0 .net "carryout", 0 0, L_0x1ba3a50;  alias, 1 drivers
v0x17facb0_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x17f4e20_0 .net "res", 0 0, L_0x1ba3570;  alias, 1 drivers
v0x17f4ee0_0 .net "xAorB", 0 0, L_0x1ba3410;  1 drivers
v0x17ea3e0_0 .net "xAorBandCin", 0 0, L_0x1ba39e0;  1 drivers
S_0x194d3d0 .scope generate, "genblk1[8]" "genblk1[8]" 4 165, 4 165 0, S_0x19f0d00;
 .timescale 0 0;
P_0x189afe0 .param/l "i" 0 4 165, +C4<01000>;
S_0x1947a90 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x194d3d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1ba52e0/d .functor AND 1, L_0x1ba7d40, L_0x1ba7ea0, C4<1>, C4<1>;
L_0x1ba52e0 .delay 1 (40,40,40) L_0x1ba52e0/d;
L_0x1ba59b0/d .functor NAND 1, L_0x1ba7d40, L_0x1ba7ea0, C4<1>, C4<1>;
L_0x1ba59b0 .delay 1 (20,20,20) L_0x1ba59b0/d;
L_0x1ba4b10/d .functor OR 1, L_0x1ba7d40, L_0x1ba7ea0, C4<0>, C4<0>;
L_0x1ba4b10 .delay 1 (40,40,40) L_0x1ba4b10/d;
L_0x1ba5c30/d .functor NOR 1, L_0x1ba7d40, L_0x1ba7ea0, C4<0>, C4<0>;
L_0x1ba5c30 .delay 1 (20,20,20) L_0x1ba5c30/d;
L_0x1ba5cf0/d .functor XOR 1, L_0x1ba7d40, L_0x1ba7ea0, C4<0>, C4<0>;
L_0x1ba5cf0 .delay 1 (40,40,40) L_0x1ba5cf0/d;
L_0x1ba6750/d .functor NOT 1, L_0x1ba5860, C4<0>, C4<0>, C4<0>;
L_0x1ba6750 .delay 1 (10,10,10) L_0x1ba6750/d;
L_0x1ba68b0/d .functor NOT 1, L_0x1ba8200, C4<0>, C4<0>, C4<0>;
L_0x1ba68b0 .delay 1 (10,10,10) L_0x1ba68b0/d;
L_0x1ba6920/d .functor NOT 1, L_0x1ba82a0, C4<0>, C4<0>, C4<0>;
L_0x1ba6920 .delay 1 (10,10,10) L_0x1ba6920/d;
L_0x1ba6ad0/d .functor AND 1, L_0x1ba6070, L_0x1ba6750, L_0x1ba68b0, L_0x1ba6920;
L_0x1ba6ad0 .delay 1 (80,80,80) L_0x1ba6ad0/d;
L_0x1ba6c80/d .functor AND 1, L_0x1ba6070, L_0x1ba5860, L_0x1ba68b0, L_0x1ba6920;
L_0x1ba6c80 .delay 1 (80,80,80) L_0x1ba6c80/d;
L_0x1ba6e90/d .functor AND 1, L_0x1ba5cf0, L_0x1ba6750, L_0x1ba8200, L_0x1ba6920;
L_0x1ba6e90 .delay 1 (80,80,80) L_0x1ba6e90/d;
L_0x1ba7070/d .functor AND 1, L_0x1ba6070, L_0x1ba5860, L_0x1ba8200, L_0x1ba6920;
L_0x1ba7070 .delay 1 (80,80,80) L_0x1ba7070/d;
L_0x1ba7240/d .functor AND 1, L_0x1ba52e0, L_0x1ba6750, L_0x1ba68b0, L_0x1ba82a0;
L_0x1ba7240 .delay 1 (80,80,80) L_0x1ba7240/d;
L_0x1ba7420/d .functor AND 1, L_0x1ba59b0, L_0x1ba5860, L_0x1ba68b0, L_0x1ba82a0;
L_0x1ba7420 .delay 1 (80,80,80) L_0x1ba7420/d;
L_0x1ba71d0/d .functor AND 1, L_0x1ba5c30, L_0x1ba6750, L_0x1ba8200, L_0x1ba82a0;
L_0x1ba71d0 .delay 1 (80,80,80) L_0x1ba71d0/d;
L_0x1ba77b0/d .functor AND 1, L_0x1ba4b10, L_0x1ba5860, L_0x1ba8200, L_0x1ba82a0;
L_0x1ba77b0 .delay 1 (80,80,80) L_0x1ba77b0/d;
L_0x1ba7950/0/0 .functor OR 1, L_0x1ba6ad0, L_0x1ba6c80, L_0x1ba6e90, L_0x1ba7240;
L_0x1ba7950/0/4 .functor OR 1, L_0x1ba7420, L_0x1ba71d0, L_0x1ba77b0, L_0x1ba7070;
L_0x1ba7950/d .functor OR 1, L_0x1ba7950/0/0, L_0x1ba7950/0/4, C4<0>, C4<0>;
L_0x1ba7950 .delay 1 (160,160,160) L_0x1ba7950/d;
v0x18a7d30_0 .net "a", 0 0, L_0x1ba7d40;  1 drivers
v0x18a1000_0 .net "addSub", 0 0, L_0x1ba6070;  1 drivers
v0x18a10a0_0 .net "andRes", 0 0, L_0x1ba52e0;  1 drivers
v0x189b230_0 .net "b", 0 0, L_0x1ba7ea0;  1 drivers
v0x1890670_0 .net "carryIn", 0 0, L_0x1ba5b60;  1 drivers
v0x1890710_0 .net "carryOut", 0 0, L_0x1ba6550;  1 drivers
v0x188a950_0 .net "initialResult", 0 0, L_0x1ba7950;  1 drivers
v0x188a9f0_0 .net "isAdd", 0 0, L_0x1ba6ad0;  1 drivers
v0x1884c30_0 .net "isAnd", 0 0, L_0x1ba7240;  1 drivers
v0x1884cd0_0 .net "isNand", 0 0, L_0x1ba7420;  1 drivers
v0x18722c0_0 .net "isNor", 0 0, L_0x1ba71d0;  1 drivers
v0x1872360_0 .net "isOr", 0 0, L_0x1ba77b0;  1 drivers
v0x186d520_0 .net "isSLT", 0 0, L_0x1ba7070;  1 drivers
v0x186d5c0_0 .net "isSub", 0 0, L_0x1ba6c80;  1 drivers
v0x1867800_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x18678a0_0 .net "isXor", 0 0, L_0x1ba6e90;  1 drivers
v0x18500d0_0 .net "nandRes", 0 0, L_0x1ba59b0;  1 drivers
v0x1850170_0 .net "norRes", 0 0, L_0x1ba5c30;  1 drivers
v0x1844690_0 .net "orRes", 0 0, L_0x1ba4b10;  1 drivers
v0x1844730_0 .net "s0", 0 0, L_0x1ba5860;  1 drivers
v0x14bb7f0_0 .net "s0inv", 0 0, L_0x1ba6750;  1 drivers
v0x14bb890_0 .net "s1", 0 0, L_0x1ba8200;  1 drivers
v0x182a5d0_0 .net "s1inv", 0 0, L_0x1ba68b0;  1 drivers
v0x182a670_0 .net "s2", 0 0, L_0x1ba82a0;  1 drivers
v0x1931ce0_0 .net "s2inv", 0 0, L_0x1ba6920;  1 drivers
v0x1931da0_0 .net "xorRes", 0 0, L_0x1ba5cf0;  1 drivers
S_0x1947680 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1947a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1ba5e50/d .functor XOR 1, L_0x1ba7ea0, L_0x1be90f0, C4<0>, C4<0>;
L_0x1ba5e50 .delay 1 (40,40,40) L_0x1ba5e50/d;
L_0x1ba5f10/d .functor XOR 1, L_0x1ba7d40, L_0x1ba5e50, C4<0>, C4<0>;
L_0x1ba5f10 .delay 1 (40,40,40) L_0x1ba5f10/d;
L_0x1ba6070/d .functor XOR 1, L_0x1ba5f10, L_0x1ba5b60, C4<0>, C4<0>;
L_0x1ba6070 .delay 1 (40,40,40) L_0x1ba6070/d;
L_0x1ba6270/d .functor AND 1, L_0x1ba7d40, L_0x1ba5e50, C4<1>, C4<1>;
L_0x1ba6270 .delay 1 (40,40,40) L_0x1ba6270/d;
L_0x1ba64e0/d .functor AND 1, L_0x1ba5f10, L_0x1ba5b60, C4<1>, C4<1>;
L_0x1ba64e0 .delay 1 (40,40,40) L_0x1ba64e0/d;
L_0x1ba6550/d .functor OR 1, L_0x1ba6270, L_0x1ba64e0, C4<0>, C4<0>;
L_0x1ba6550 .delay 1 (40,40,40) L_0x1ba6550/d;
v0x18d0b40_0 .net "AandB", 0 0, L_0x1ba6270;  1 drivers
v0x18d0c00_0 .net "BxorSub", 0 0, L_0x1ba5e50;  1 drivers
v0x18cae20_0 .net "a", 0 0, L_0x1ba7d40;  alias, 1 drivers
v0x18c5100_0 .net "b", 0 0, L_0x1ba7ea0;  alias, 1 drivers
v0x18c51c0_0 .net "carryin", 0 0, L_0x1ba5b60;  alias, 1 drivers
v0x18be390_0 .net "carryout", 0 0, L_0x1ba6550;  alias, 1 drivers
v0x18be450_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x18ace50_0 .net "res", 0 0, L_0x1ba6070;  alias, 1 drivers
v0x18b85c0_0 .net "xAorB", 0 0, L_0x1ba5f10;  1 drivers
v0x18ada30_0 .net "xAorBandCin", 0 0, L_0x1ba64e0;  1 drivers
S_0x1807210 .scope generate, "genblk1[9]" "genblk1[9]" 4 165, 4 165 0, S_0x19f0d00;
 .timescale 0 0;
P_0x19318d0 .param/l "i" 0 4 165, +C4<01001>;
S_0x1806e30 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1807210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1ba7de0/d .functor AND 1, L_0x1baa710, L_0x1baa870, C4<1>, C4<1>;
L_0x1ba7de0 .delay 1 (40,40,40) L_0x1ba7de0/d;
L_0x1ba80a0/d .functor NAND 1, L_0x1baa710, L_0x1baa870, C4<1>, C4<1>;
L_0x1ba80a0 .delay 1 (20,20,20) L_0x1ba80a0/d;
L_0x1ba7610/d .functor OR 1, L_0x1baa710, L_0x1baa870, C4<0>, C4<0>;
L_0x1ba7610 .delay 1 (40,40,40) L_0x1ba7610/d;
L_0x1ba8620/d .functor NOR 1, L_0x1baa710, L_0x1baa870, C4<0>, C4<0>;
L_0x1ba8620 .delay 1 (20,20,20) L_0x1ba8620/d;
L_0x1ba8780/d .functor XOR 1, L_0x1baa710, L_0x1baa870, C4<0>, C4<0>;
L_0x1ba8780 .delay 1 (40,40,40) L_0x1ba8780/d;
L_0x1ba90d0/d .functor NOT 1, L_0x1ba83d0, C4<0>, C4<0>, C4<0>;
L_0x1ba90d0 .delay 1 (10,10,10) L_0x1ba90d0/d;
L_0x1ba9230/d .functor NOT 1, L_0x1baac00, C4<0>, C4<0>, C4<0>;
L_0x1ba9230 .delay 1 (10,10,10) L_0x1ba9230/d;
L_0x1ba92f0/d .functor NOT 1, L_0x1baaca0, C4<0>, C4<0>, C4<0>;
L_0x1ba92f0 .delay 1 (10,10,10) L_0x1ba92f0/d;
L_0x1ba94a0/d .functor AND 1, L_0x1ba8a60, L_0x1ba90d0, L_0x1ba9230, L_0x1ba92f0;
L_0x1ba94a0 .delay 1 (80,80,80) L_0x1ba94a0/d;
L_0x1ba9650/d .functor AND 1, L_0x1ba8a60, L_0x1ba83d0, L_0x1ba9230, L_0x1ba92f0;
L_0x1ba9650 .delay 1 (80,80,80) L_0x1ba9650/d;
L_0x1ba9860/d .functor AND 1, L_0x1ba8780, L_0x1ba90d0, L_0x1baac00, L_0x1ba92f0;
L_0x1ba9860 .delay 1 (80,80,80) L_0x1ba9860/d;
L_0x1ba9a40/d .functor AND 1, L_0x1ba8a60, L_0x1ba83d0, L_0x1baac00, L_0x1ba92f0;
L_0x1ba9a40 .delay 1 (80,80,80) L_0x1ba9a40/d;
L_0x1ba9c10/d .functor AND 1, L_0x1ba7de0, L_0x1ba90d0, L_0x1ba9230, L_0x1baaca0;
L_0x1ba9c10 .delay 1 (80,80,80) L_0x1ba9c10/d;
L_0x1ba9df0/d .functor AND 1, L_0x1ba80a0, L_0x1ba83d0, L_0x1ba9230, L_0x1baaca0;
L_0x1ba9df0 .delay 1 (80,80,80) L_0x1ba9df0/d;
L_0x1ba9ba0/d .functor AND 1, L_0x1ba8620, L_0x1ba90d0, L_0x1baac00, L_0x1baaca0;
L_0x1ba9ba0 .delay 1 (80,80,80) L_0x1ba9ba0/d;
L_0x1baa180/d .functor AND 1, L_0x1ba7610, L_0x1ba83d0, L_0x1baac00, L_0x1baaca0;
L_0x1baa180 .delay 1 (80,80,80) L_0x1baa180/d;
L_0x1baa320/0/0 .functor OR 1, L_0x1ba94a0, L_0x1ba9650, L_0x1ba9860, L_0x1ba9c10;
L_0x1baa320/0/4 .functor OR 1, L_0x1ba9df0, L_0x1ba9ba0, L_0x1baa180, L_0x1ba9a40;
L_0x1baa320/d .functor OR 1, L_0x1baa320/0/0, L_0x1baa320/0/4, C4<0>, C4<0>;
L_0x1baa320 .delay 1 (160,160,160) L_0x1baa320/d;
v0x1927d30_0 .net "a", 0 0, L_0x1baa710;  1 drivers
v0x1927df0_0 .net "addSub", 0 0, L_0x1ba8a60;  1 drivers
v0x1927860_0 .net "andRes", 0 0, L_0x1ba7de0;  1 drivers
v0x1927930_0 .net "b", 0 0, L_0x1baa870;  1 drivers
v0x1927390_0 .net "carryIn", 0 0, L_0x1ba8550;  1 drivers
v0x1927430_0 .net "carryOut", 0 0, L_0x1ba8ed0;  1 drivers
v0x1926ec0_0 .net "initialResult", 0 0, L_0x1baa320;  1 drivers
v0x1926f60_0 .net "isAdd", 0 0, L_0x1ba94a0;  1 drivers
v0x19269f0_0 .net "isAnd", 0 0, L_0x1ba9c10;  1 drivers
v0x1926520_0 .net "isNand", 0 0, L_0x1ba9df0;  1 drivers
v0x19265c0_0 .net "isNor", 0 0, L_0x1ba9ba0;  1 drivers
v0x1926050_0 .net "isOr", 0 0, L_0x1baa180;  1 drivers
v0x1926110_0 .net "isSLT", 0 0, L_0x1ba9a40;  1 drivers
v0x1925b80_0 .net "isSub", 0 0, L_0x1ba9650;  1 drivers
v0x1925c40_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x19256b0_0 .net "isXor", 0 0, L_0x1ba9860;  1 drivers
v0x1925770_0 .net "nandRes", 0 0, L_0x1ba80a0;  1 drivers
v0x1926a90_0 .net "norRes", 0 0, L_0x1ba8620;  1 drivers
v0x1924d10_0 .net "orRes", 0 0, L_0x1ba7610;  1 drivers
v0x1924dd0_0 .net "s0", 0 0, L_0x1ba83d0;  1 drivers
v0x1924840_0 .net "s0inv", 0 0, L_0x1ba90d0;  1 drivers
v0x1924900_0 .net "s1", 0 0, L_0x1baac00;  1 drivers
v0x1924370_0 .net "s1inv", 0 0, L_0x1ba9230;  1 drivers
v0x1924410_0 .net "s2", 0 0, L_0x1baaca0;  1 drivers
v0x1923ea0_0 .net "s2inv", 0 0, L_0x1ba92f0;  1 drivers
v0x1923f60_0 .net "xorRes", 0 0, L_0x1ba8780;  1 drivers
S_0x18014f0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1806e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1ba87f0/d .functor XOR 1, L_0x1baa870, L_0x1be90f0, C4<0>, C4<0>;
L_0x1ba87f0 .delay 1 (40,40,40) L_0x1ba87f0/d;
L_0x1ba8950/d .functor XOR 1, L_0x1baa710, L_0x1ba87f0, C4<0>, C4<0>;
L_0x1ba8950 .delay 1 (40,40,40) L_0x1ba8950/d;
L_0x1ba8a60/d .functor XOR 1, L_0x1ba8950, L_0x1ba8550, C4<0>, C4<0>;
L_0x1ba8a60 .delay 1 (40,40,40) L_0x1ba8a60/d;
L_0x1ba8c60/d .functor AND 1, L_0x1baa710, L_0x1ba87f0, C4<1>, C4<1>;
L_0x1ba8c60 .delay 1 (40,40,40) L_0x1ba8c60/d;
L_0x1928300/d .functor AND 1, L_0x1ba8950, L_0x1ba8550, C4<1>, C4<1>;
L_0x1928300 .delay 1 (40,40,40) L_0x1928300/d;
L_0x1ba8ed0/d .functor OR 1, L_0x1ba8c60, L_0x1928300, C4<0>, C4<0>;
L_0x1ba8ed0 .delay 1 (40,40,40) L_0x1ba8ed0/d;
v0x1932680_0 .net "AandB", 0 0, L_0x1ba8c60;  1 drivers
v0x1932740_0 .net "BxorSub", 0 0, L_0x1ba87f0;  1 drivers
v0x19321d0_0 .net "a", 0 0, L_0x1baa710;  alias, 1 drivers
v0x1929540_0 .net "b", 0 0, L_0x1baa870;  alias, 1 drivers
v0x1929600_0 .net "carryin", 0 0, L_0x1ba8550;  alias, 1 drivers
v0x1929070_0 .net "carryout", 0 0, L_0x1ba8ed0;  alias, 1 drivers
v0x1929130_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x1928ba0_0 .net "res", 0 0, L_0x1ba8a60;  alias, 1 drivers
v0x1928c60_0 .net "xAorB", 0 0, L_0x1ba8950;  1 drivers
v0x1928780_0 .net "xAorBandCin", 0 0, L_0x1928300;  1 drivers
S_0x1801110 .scope generate, "genblk1[10]" "genblk1[10]" 4 165, 4 165 0, S_0x19f0d00;
 .timescale 0 0;
P_0x17efc00 .param/l "i" 0 4 165, +C4<01010>;
S_0x17ef800 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1801110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1baa7b0/d .functor AND 1, L_0x1bad110, L_0x1bad270, C4<1>, C4<1>;
L_0x1baa7b0 .delay 1 (40,40,40) L_0x1baa7b0/d;
L_0x1baaa70/d .functor NAND 1, L_0x1bad110, L_0x1bad270, C4<1>, C4<1>;
L_0x1baaa70 .delay 1 (20,20,20) L_0x1baaa70/d;
L_0x1ba9fe0/d .functor OR 1, L_0x1bad110, L_0x1bad270, C4<0>, C4<0>;
L_0x1ba9fe0 .delay 1 (40,40,40) L_0x1ba9fe0/d;
L_0x1bab050/d .functor NOR 1, L_0x1bad110, L_0x1bad270, C4<0>, C4<0>;
L_0x1bab050 .delay 1 (20,20,20) L_0x1bab050/d;
L_0x1bab110/d .functor XOR 1, L_0x1bad110, L_0x1bad270, C4<0>, C4<0>;
L_0x1bab110 .delay 1 (40,40,40) L_0x1bab110/d;
L_0x1babb70/d .functor NOT 1, L_0x1baadd0, C4<0>, C4<0>, C4<0>;
L_0x1babb70 .delay 1 (10,10,10) L_0x1babb70/d;
L_0x1babcd0/d .functor NOT 1, L_0x1baae70, C4<0>, C4<0>, C4<0>;
L_0x1babcd0 .delay 1 (10,10,10) L_0x1babcd0/d;
L_0x1babd90/d .functor NOT 1, L_0x1ba01a0, C4<0>, C4<0>, C4<0>;
L_0x1babd90 .delay 1 (10,10,10) L_0x1babd90/d;
L_0x1babf40/d .functor AND 1, L_0x1bab490, L_0x1babb70, L_0x1babcd0, L_0x1babd90;
L_0x1babf40 .delay 1 (80,80,80) L_0x1babf40/d;
L_0x1bac0f0/d .functor AND 1, L_0x1bab490, L_0x1baadd0, L_0x1babcd0, L_0x1babd90;
L_0x1bac0f0 .delay 1 (80,80,80) L_0x1bac0f0/d;
L_0x1bac300/d .functor AND 1, L_0x1bab110, L_0x1babb70, L_0x1baae70, L_0x1babd90;
L_0x1bac300 .delay 1 (80,80,80) L_0x1bac300/d;
L_0x1bac4e0/d .functor AND 1, L_0x1bab490, L_0x1baadd0, L_0x1baae70, L_0x1babd90;
L_0x1bac4e0 .delay 1 (80,80,80) L_0x1bac4e0/d;
L_0x1bac6b0/d .functor AND 1, L_0x1baa7b0, L_0x1babb70, L_0x1babcd0, L_0x1ba01a0;
L_0x1bac6b0 .delay 1 (80,80,80) L_0x1bac6b0/d;
L_0x1bac840/d .functor AND 1, L_0x1baaa70, L_0x1baadd0, L_0x1babcd0, L_0x1ba01a0;
L_0x1bac840 .delay 1 (80,80,80) L_0x1bac840/d;
L_0x1bac640/d .functor AND 1, L_0x1bab050, L_0x1babb70, L_0x1baae70, L_0x1ba01a0;
L_0x1bac640 .delay 1 (80,80,80) L_0x1bac640/d;
L_0x1bacbd0/d .functor AND 1, L_0x1ba9fe0, L_0x1baadd0, L_0x1baae70, L_0x1ba01a0;
L_0x1bacbd0 .delay 1 (80,80,80) L_0x1bacbd0/d;
L_0x1bacd20/0/0 .functor OR 1, L_0x1babf40, L_0x1bac0f0, L_0x1bac300, L_0x1bac6b0;
L_0x1bacd20/0/4 .functor OR 1, L_0x1bac840, L_0x1bac640, L_0x1bacbd0, L_0x1bac4e0;
L_0x1bacd20/d .functor OR 1, L_0x1bacd20/0/0, L_0x1bacd20/0/4, C4<0>, C4<0>;
L_0x1bacd20 .delay 1 (160,160,160) L_0x1bacd20/d;
v0x17c0cf0_0 .net "a", 0 0, L_0x1bad110;  1 drivers
v0x17c0db0_0 .net "addSub", 0 0, L_0x1bab490;  1 drivers
v0x17a9a50_0 .net "andRes", 0 0, L_0x1baa7b0;  1 drivers
v0x17a9b20_0 .net "b", 0 0, L_0x1bad270;  1 drivers
v0x17a9670_0 .net "carryIn", 0 0, L_0x1baaf80;  1 drivers
v0x17a9710_0 .net "carryOut", 0 0, L_0x1bab970;  1 drivers
v0x17a3d30_0 .net "initialResult", 0 0, L_0x1bacd20;  1 drivers
v0x17a3dd0_0 .net "isAdd", 0 0, L_0x1babf40;  1 drivers
v0x17a3950_0 .net "isAnd", 0 0, L_0x1bac6b0;  1 drivers
v0x178c660_0 .net "isNand", 0 0, L_0x1bac840;  1 drivers
v0x178c700_0 .net "isNor", 0 0, L_0x1bac640;  1 drivers
v0x178c280_0 .net "isOr", 0 0, L_0x1bacbd0;  1 drivers
v0x178c320_0 .net "isSLT", 0 0, L_0x1bac4e0;  1 drivers
v0x1786940_0 .net "isSub", 0 0, L_0x1bac0f0;  1 drivers
v0x17869e0_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x1786560_0 .net "isXor", 0 0, L_0x1bac300;  1 drivers
v0x1786620_0 .net "nandRes", 0 0, L_0x1baaa70;  1 drivers
v0x17a39f0_0 .net "norRes", 0 0, L_0x1bab050;  1 drivers
v0x1769590_0 .net "orRes", 0 0, L_0x1ba9fe0;  1 drivers
v0x1769630_0 .net "s0", 0 0, L_0x1baadd0;  1 drivers
v0x17691b0_0 .net "s0inv", 0 0, L_0x1babb70;  1 drivers
v0x1769250_0 .net "s1", 0 0, L_0x1baae70;  1 drivers
v0x1763870_0 .net "s1inv", 0 0, L_0x1babcd0;  1 drivers
v0x1763910_0 .net "s2", 0 0, L_0x1ba01a0;  1 drivers
v0x1763490_0 .net "s2inv", 0 0, L_0x1babd90;  1 drivers
v0x1763530_0 .net "xorRes", 0 0, L_0x1bab110;  1 drivers
S_0x17e9ae0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x17ef800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1bab270/d .functor XOR 1, L_0x1bad270, L_0x1be90f0, C4<0>, C4<0>;
L_0x1bab270 .delay 1 (40,40,40) L_0x1bab270/d;
L_0x1bab330/d .functor XOR 1, L_0x1bad110, L_0x1bab270, C4<0>, C4<0>;
L_0x1bab330 .delay 1 (40,40,40) L_0x1bab330/d;
L_0x1bab490/d .functor XOR 1, L_0x1bab330, L_0x1baaf80, C4<0>, C4<0>;
L_0x1bab490 .delay 1 (40,40,40) L_0x1bab490/d;
L_0x1bab690/d .functor AND 1, L_0x1bad110, L_0x1bab270, C4<1>, C4<1>;
L_0x1bab690 .delay 1 (40,40,40) L_0x1bab690/d;
L_0x1bab900/d .functor AND 1, L_0x1bab330, L_0x1baaf80, C4<1>, C4<1>;
L_0x1bab900 .delay 1 (40,40,40) L_0x1bab900/d;
L_0x1bab970/d .functor OR 1, L_0x1bab690, L_0x1bab900, C4<0>, C4<0>;
L_0x1bab970 .delay 1 (40,40,40) L_0x1bab970/d;
v0x17e4240_0 .net "AandB", 0 0, L_0x1bab690;  1 drivers
v0x17e3dc0_0 .net "BxorSub", 0 0, L_0x1bab270;  1 drivers
v0x17e3e80_0 .net "a", 0 0, L_0x1bad110;  alias, 1 drivers
v0x17ccb10_0 .net "b", 0 0, L_0x1bad270;  alias, 1 drivers
v0x17ccbb0_0 .net "carryin", 0 0, L_0x1baaf80;  alias, 1 drivers
v0x17cc7a0_0 .net "carryout", 0 0, L_0x1bab970;  alias, 1 drivers
v0x17c6df0_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x17c6e90_0 .net "res", 0 0, L_0x1bab490;  alias, 1 drivers
v0x17c6a10_0 .net "xAorB", 0 0, L_0x1bab330;  1 drivers
v0x17c10d0_0 .net "xAorBandCin", 0 0, L_0x1bab900;  1 drivers
S_0x18d06d0 .scope generate, "genblk1[11]" "genblk1[11]" 4 165, 4 165 0, S_0x19f0d00;
 .timescale 0 0;
P_0x18d02f0 .param/l "i" 0 4 165, +C4<01011>;
S_0x18ca9b0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x18d06d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1bad1b0/d .functor AND 1, L_0x1bafde0, L_0x1baff40, C4<1>, C4<1>;
L_0x1bad1b0 .delay 1 (40,40,40) L_0x1bad1b0/d;
L_0x1ba0290/d .functor NAND 1, L_0x1bafde0, L_0x1baff40, C4<1>, C4<1>;
L_0x1ba0290 .delay 1 (20,20,20) L_0x1ba0290/d;
L_0x1bad470/d .functor OR 1, L_0x1bafde0, L_0x1baff40, C4<0>, C4<0>;
L_0x1bad470 .delay 1 (40,40,40) L_0x1bad470/d;
L_0x1badcf0/d .functor NOR 1, L_0x1bafde0, L_0x1baff40, C4<0>, C4<0>;
L_0x1badcf0 .delay 1 (20,20,20) L_0x1badcf0/d;
L_0x1badd60/d .functor XOR 1, L_0x1bafde0, L_0x1baff40, C4<0>, C4<0>;
L_0x1badd60 .delay 1 (40,40,40) L_0x1badd60/d;
L_0x1bae750/d .functor NOT 1, L_0x1bb0390, C4<0>, C4<0>, C4<0>;
L_0x1bae750 .delay 1 (10,10,10) L_0x1bae750/d;
L_0x1bae8b0/d .functor NOT 1, L_0x1bada40, C4<0>, C4<0>, C4<0>;
L_0x1bae8b0 .delay 1 (10,10,10) L_0x1bae8b0/d;
L_0x1bae970/d .functor NOT 1, L_0x1badae0, C4<0>, C4<0>, C4<0>;
L_0x1bae970 .delay 1 (10,10,10) L_0x1bae970/d;
L_0x1baeb20/d .functor AND 1, L_0x1bae090, L_0x1bae750, L_0x1bae8b0, L_0x1bae970;
L_0x1baeb20 .delay 1 (80,80,80) L_0x1baeb20/d;
L_0x1baecd0/d .functor AND 1, L_0x1bae090, L_0x1bb0390, L_0x1bae8b0, L_0x1bae970;
L_0x1baecd0 .delay 1 (80,80,80) L_0x1baecd0/d;
L_0x1baeee0/d .functor AND 1, L_0x1badd60, L_0x1bae750, L_0x1bada40, L_0x1bae970;
L_0x1baeee0 .delay 1 (80,80,80) L_0x1baeee0/d;
L_0x1baf0c0/d .functor AND 1, L_0x1bae090, L_0x1bb0390, L_0x1bada40, L_0x1bae970;
L_0x1baf0c0 .delay 1 (80,80,80) L_0x1baf0c0/d;
L_0x1baf290/d .functor AND 1, L_0x1bad1b0, L_0x1bae750, L_0x1bae8b0, L_0x1badae0;
L_0x1baf290 .delay 1 (80,80,80) L_0x1baf290/d;
L_0x1baf470/d .functor AND 1, L_0x1ba0290, L_0x1bb0390, L_0x1bae8b0, L_0x1badae0;
L_0x1baf470 .delay 1 (80,80,80) L_0x1baf470/d;
L_0x1baf220/d .functor AND 1, L_0x1badcf0, L_0x1bae750, L_0x1bada40, L_0x1badae0;
L_0x1baf220 .delay 1 (80,80,80) L_0x1baf220/d;
L_0x1baf850/d .functor AND 1, L_0x1bad470, L_0x1bb0390, L_0x1bada40, L_0x1badae0;
L_0x1baf850 .delay 1 (80,80,80) L_0x1baf850/d;
L_0x1baf9f0/0/0 .functor OR 1, L_0x1baeb20, L_0x1baecd0, L_0x1baeee0, L_0x1baf290;
L_0x1baf9f0/0/4 .functor OR 1, L_0x1baf470, L_0x1baf220, L_0x1baf850, L_0x1baf0c0;
L_0x1baf9f0/d .functor OR 1, L_0x1baf9f0/0/0, L_0x1baf9f0/0/4, C4<0>, C4<0>;
L_0x1baf9f0 .delay 1 (160,160,160) L_0x1baf9f0/d;
v0x188fec0_0 .net "a", 0 0, L_0x1bafde0;  1 drivers
v0x188a4e0_0 .net "addSub", 0 0, L_0x1bae090;  1 drivers
v0x188a5b0_0 .net "andRes", 0 0, L_0x1bad1b0;  1 drivers
v0x188a130_0 .net "b", 0 0, L_0x1baff40;  1 drivers
v0x18847c0_0 .net "carryIn", 0 0, L_0x1b9aae0;  1 drivers
v0x1884860_0 .net "carryOut", 0 0, L_0x1bae550;  1 drivers
v0x18843e0_0 .net "initialResult", 0 0, L_0x1baf9f0;  1 drivers
v0x1884480_0 .net "isAdd", 0 0, L_0x1baeb20;  1 drivers
v0x186d0b0_0 .net "isAnd", 0 0, L_0x1baf290;  1 drivers
v0x186ccd0_0 .net "isNand", 0 0, L_0x1baf470;  1 drivers
v0x186cd70_0 .net "isNor", 0 0, L_0x1baf220;  1 drivers
v0x1867390_0 .net "isOr", 0 0, L_0x1baf850;  1 drivers
v0x1867430_0 .net "isSLT", 0 0, L_0x1baf0c0;  1 drivers
v0x1866fb0_0 .net "isSub", 0 0, L_0x1baecd0;  1 drivers
v0x1867050_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x184fc60_0 .net "isXor", 0 0, L_0x1baeee0;  1 drivers
v0x184fd20_0 .net "nandRes", 0 0, L_0x1ba0290;  1 drivers
v0x186d150_0 .net "norRes", 0 0, L_0x1badcf0;  1 drivers
v0x1849f40_0 .net "orRes", 0 0, L_0x1bad470;  1 drivers
v0x1849fe0_0 .net "s0", 0 0, L_0x1bb0390;  1 drivers
v0x1849b60_0 .net "s0inv", 0 0, L_0x1bae750;  1 drivers
v0x1849c00_0 .net "s1", 0 0, L_0x1bada40;  1 drivers
v0x1844220_0 .net "s1inv", 0 0, L_0x1bae8b0;  1 drivers
v0x18442c0_0 .net "s2", 0 0, L_0x1badae0;  1 drivers
v0x1843e40_0 .net "s2inv", 0 0, L_0x1bae970;  1 drivers
v0x1843ee0_0 .net "xorRes", 0 0, L_0x1badd60;  1 drivers
S_0x18c4c90 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x18ca9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1bade20/d .functor XOR 1, L_0x1baff40, L_0x1be90f0, C4<0>, C4<0>;
L_0x1bade20 .delay 1 (40,40,40) L_0x1bade20/d;
L_0x1badf80/d .functor XOR 1, L_0x1bafde0, L_0x1bade20, C4<0>, C4<0>;
L_0x1badf80 .delay 1 (40,40,40) L_0x1badf80/d;
L_0x1bae090/d .functor XOR 1, L_0x1badf80, L_0x1b9aae0, C4<0>, C4<0>;
L_0x1bae090 .delay 1 (40,40,40) L_0x1bae090/d;
L_0x1bae290/d .functor AND 1, L_0x1bafde0, L_0x1bade20, C4<1>, C4<1>;
L_0x1bae290 .delay 1 (40,40,40) L_0x1bae290/d;
L_0x1bad4e0/d .functor AND 1, L_0x1badf80, L_0x1b9aae0, C4<1>, C4<1>;
L_0x1bad4e0 .delay 1 (40,40,40) L_0x1bad4e0/d;
L_0x1bae550/d .functor OR 1, L_0x1bae290, L_0x1bad4e0, C4<0>, C4<0>;
L_0x1bae550 .delay 1 (40,40,40) L_0x1bae550/d;
v0x18c4950_0 .net "AandB", 0 0, L_0x1bae290;  1 drivers
v0x18ad5c0_0 .net "BxorSub", 0 0, L_0x1bade20;  1 drivers
v0x18ad680_0 .net "a", 0 0, L_0x1bafde0;  alias, 1 drivers
v0x18ad1e0_0 .net "b", 0 0, L_0x1baff40;  alias, 1 drivers
v0x18ad280_0 .net "carryin", 0 0, L_0x1b9aae0;  alias, 1 drivers
v0x18a78a0_0 .net "carryout", 0 0, L_0x1bae550;  alias, 1 drivers
v0x18a7940_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x18a74c0_0 .net "res", 0 0, L_0x1bae090;  alias, 1 drivers
v0x18a7580_0 .net "xAorB", 0 0, L_0x1badf80;  1 drivers
v0x1890290_0 .net "xAorBandCin", 0 0, L_0x1bad4e0;  1 drivers
S_0x1747140 .scope generate, "genblk1[12]" "genblk1[12]" 4 165, 4 165 0, S_0x19f0d00;
 .timescale 0 0;
P_0x188a220 .param/l "i" 0 4 165, +C4<01100>;
S_0x1942080 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1747140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1bafe80/d .functor AND 1, L_0x1bb2960, L_0x1bb2ac0, C4<1>, C4<1>;
L_0x1bafe80 .delay 1 (40,40,40) L_0x1bafe80/d;
L_0x1b9ab80/d .functor NAND 1, L_0x1bb2960, L_0x1bb2ac0, C4<1>, C4<1>;
L_0x1b9ab80 .delay 1 (20,20,20) L_0x1b9ab80/d;
L_0x1bb06d0/d .functor OR 1, L_0x1bb2960, L_0x1bb2ac0, C4<0>, C4<0>;
L_0x1bb06d0 .delay 1 (40,40,40) L_0x1bb06d0/d;
L_0x1bb08c0/d .functor NOR 1, L_0x1bb2960, L_0x1bb2ac0, C4<0>, C4<0>;
L_0x1bb08c0 .delay 1 (20,20,20) L_0x1bb08c0/d;
L_0x1bb0980/d .functor XOR 1, L_0x1bb2960, L_0x1bb2ac0, C4<0>, C4<0>;
L_0x1bb0980 .delay 1 (40,40,40) L_0x1bb0980/d;
L_0x1bb13c0/d .functor NOT 1, L_0x1bb04d0, C4<0>, C4<0>, C4<0>;
L_0x1bb13c0 .delay 1 (10,10,10) L_0x1bb13c0/d;
L_0x1bb1520/d .functor NOT 1, L_0x1bb0570, C4<0>, C4<0>, C4<0>;
L_0x1bb1520 .delay 1 (10,10,10) L_0x1bb1520/d;
L_0x1bb15e0/d .functor NOT 1, L_0x1bb2ee0, C4<0>, C4<0>, C4<0>;
L_0x1bb15e0 .delay 1 (10,10,10) L_0x1bb15e0/d;
L_0x1bb1790/d .functor AND 1, L_0x1bb0d00, L_0x1bb13c0, L_0x1bb1520, L_0x1bb15e0;
L_0x1bb1790 .delay 1 (80,80,80) L_0x1bb1790/d;
L_0x1bb1940/d .functor AND 1, L_0x1bb0d00, L_0x1bb04d0, L_0x1bb1520, L_0x1bb15e0;
L_0x1bb1940 .delay 1 (80,80,80) L_0x1bb1940/d;
L_0x1bb1af0/d .functor AND 1, L_0x1bb0980, L_0x1bb13c0, L_0x1bb0570, L_0x1bb15e0;
L_0x1bb1af0 .delay 1 (80,80,80) L_0x1bb1af0/d;
L_0x1bb1ce0/d .functor AND 1, L_0x1bb0d00, L_0x1bb04d0, L_0x1bb0570, L_0x1bb15e0;
L_0x1bb1ce0 .delay 1 (80,80,80) L_0x1bb1ce0/d;
L_0x1bb1e10/d .functor AND 1, L_0x1bafe80, L_0x1bb13c0, L_0x1bb1520, L_0x1bb2ee0;
L_0x1bb1e10 .delay 1 (80,80,80) L_0x1bb1e10/d;
L_0x1bb2070/d .functor AND 1, L_0x1b9ab80, L_0x1bb04d0, L_0x1bb1520, L_0x1bb2ee0;
L_0x1bb2070 .delay 1 (80,80,80) L_0x1bb2070/d;
L_0x1bb1da0/d .functor AND 1, L_0x1bb08c0, L_0x1bb13c0, L_0x1bb0570, L_0x1bb2ee0;
L_0x1bb1da0 .delay 1 (80,80,80) L_0x1bb1da0/d;
L_0x1bb23d0/d .functor AND 1, L_0x1bb06d0, L_0x1bb04d0, L_0x1bb0570, L_0x1bb2ee0;
L_0x1bb23d0 .delay 1 (80,80,80) L_0x1bb23d0/d;
L_0x1bb2570/0/0 .functor OR 1, L_0x1bb1790, L_0x1bb1940, L_0x1bb1af0, L_0x1bb1e10;
L_0x1bb2570/0/4 .functor OR 1, L_0x1bb2070, L_0x1bb1da0, L_0x1bb23d0, L_0x1bb1ce0;
L_0x1bb2570/d .functor OR 1, L_0x1bb2570/0/0, L_0x1bb2570/0/4, C4<0>, C4<0>;
L_0x1bb2570 .delay 1 (160,160,160) L_0x1bb2570/d;
v0x1940310_0 .net "a", 0 0, L_0x1bb2960;  1 drivers
v0x193ffa0_0 .net "addSub", 0 0, L_0x1bb0d00;  1 drivers
v0x1940070_0 .net "andRes", 0 0, L_0x1bafe80;  1 drivers
v0x193fc70_0 .net "b", 0 0, L_0x1bb2ac0;  1 drivers
v0x193fd40_0 .net "carryIn", 0 0, L_0x1bb0430;  1 drivers
v0x193f940_0 .net "carryOut", 0 0, L_0x1bb11c0;  1 drivers
v0x193f9e0_0 .net "initialResult", 0 0, L_0x1bb2570;  1 drivers
v0x193f610_0 .net "isAdd", 0 0, L_0x1bb1790;  1 drivers
v0x193f6b0_0 .net "isAnd", 0 0, L_0x1bb1e10;  1 drivers
v0x193f370_0 .net "isNand", 0 0, L_0x1bb2070;  1 drivers
v0x193efb0_0 .net "isNor", 0 0, L_0x1bb1da0;  1 drivers
v0x193f050_0 .net "isOr", 0 0, L_0x1bb23d0;  1 drivers
v0x193ec80_0 .net "isSLT", 0 0, L_0x1bb1ce0;  1 drivers
v0x193ed40_0 .net "isSub", 0 0, L_0x1bb1940;  1 drivers
v0x193e950_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x193e9f0_0 .net "isXor", 0 0, L_0x1bb1af0;  1 drivers
v0x193e270_0 .net "nandRes", 0 0, L_0x1b9ab80;  1 drivers
v0x193e310_0 .net "norRes", 0 0, L_0x1bb08c0;  1 drivers
v0x193dc10_0 .net "orRes", 0 0, L_0x1bb06d0;  1 drivers
v0x193dcd0_0 .net "s0", 0 0, L_0x1bb04d0;  1 drivers
v0x193d8e0_0 .net "s0inv", 0 0, L_0x1bb13c0;  1 drivers
v0x193d9a0_0 .net "s1", 0 0, L_0x1bb0570;  1 drivers
v0x193d5b0_0 .net "s1inv", 0 0, L_0x1bb1520;  1 drivers
v0x193d670_0 .net "s2", 0 0, L_0x1bb2ee0;  1 drivers
v0x193d280_0 .net "s2inv", 0 0, L_0x1bb15e0;  1 drivers
v0x193d340_0 .net "xorRes", 0 0, L_0x1bb0980;  1 drivers
S_0x1941920 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1942080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1bb0ae0/d .functor XOR 1, L_0x1bb2ac0, L_0x1be90f0, C4<0>, C4<0>;
L_0x1bb0ae0 .delay 1 (40,40,40) L_0x1bb0ae0/d;
L_0x1bb0ba0/d .functor XOR 1, L_0x1bb2960, L_0x1bb0ae0, C4<0>, C4<0>;
L_0x1bb0ba0 .delay 1 (40,40,40) L_0x1bb0ba0/d;
L_0x1bb0d00/d .functor XOR 1, L_0x1bb0ba0, L_0x1bb0430, C4<0>, C4<0>;
L_0x1bb0d00 .delay 1 (40,40,40) L_0x1bb0d00/d;
L_0x1bb0f00/d .functor AND 1, L_0x1bb2960, L_0x1bb0ae0, C4<1>, C4<1>;
L_0x1bb0f00 .delay 1 (40,40,40) L_0x1bb0f00/d;
L_0x1bb0740/d .functor AND 1, L_0x1bb0ba0, L_0x1bb0430, C4<1>, C4<1>;
L_0x1bb0740 .delay 1 (40,40,40) L_0x1bb0740/d;
L_0x1bb11c0/d .functor OR 1, L_0x1bb0f00, L_0x1bb0740, C4<0>, C4<0>;
L_0x1bb11c0 .delay 1 (40,40,40) L_0x1bb11c0/d;
v0x1941690_0 .net "AandB", 0 0, L_0x1bb0f00;  1 drivers
v0x19412c0_0 .net "BxorSub", 0 0, L_0x1bb0ae0;  1 drivers
v0x1941380_0 .net "a", 0 0, L_0x1bb2960;  alias, 1 drivers
v0x1940f90_0 .net "b", 0 0, L_0x1bb2ac0;  alias, 1 drivers
v0x1941050_0 .net "carryin", 0 0, L_0x1bb0430;  alias, 1 drivers
v0x1940c60_0 .net "carryout", 0 0, L_0x1bb11c0;  alias, 1 drivers
v0x1940d20_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x1940930_0 .net "res", 0 0, L_0x1bb0d00;  alias, 1 drivers
v0x19409f0_0 .net "xAorB", 0 0, L_0x1bb0ba0;  1 drivers
v0x19406b0_0 .net "xAorBandCin", 0 0, L_0x1bb0740;  1 drivers
S_0x193cf50 .scope generate, "genblk1[13]" "genblk1[13]" 4 165, 4 165 0, S_0x19f0d00;
 .timescale 0 0;
P_0x193e050 .param/l "i" 0 4 165, +C4<01101>;
S_0x193cbd0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x193cf50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1bb2a00/d .functor AND 1, L_0x1bb5380, L_0x1bb54e0, C4<1>, C4<1>;
L_0x1bb2a00 .delay 1 (40,40,40) L_0x1bb2a00/d;
L_0x1bb2e20/d .functor NAND 1, L_0x1bb5380, L_0x1bb54e0, C4<1>, C4<1>;
L_0x1bb2e20 .delay 1 (20,20,20) L_0x1bb2e20/d;
L_0x1bb2cc0/d .functor OR 1, L_0x1bb5380, L_0x1bb54e0, C4<0>, C4<0>;
L_0x1bb2cc0 .delay 1 (40,40,40) L_0x1bb2cc0/d;
L_0x1bb32e0/d .functor NOR 1, L_0x1bb5380, L_0x1bb54e0, C4<0>, C4<0>;
L_0x1bb32e0 .delay 1 (20,20,20) L_0x1bb32e0/d;
L_0x1bb33a0/d .functor XOR 1, L_0x1bb5380, L_0x1bb54e0, C4<0>, C4<0>;
L_0x1bb33a0 .delay 1 (40,40,40) L_0x1bb33a0/d;
L_0x1bb3de0/d .functor NOT 1, L_0x1bb3020, C4<0>, C4<0>, C4<0>;
L_0x1bb3de0 .delay 1 (10,10,10) L_0x1bb3de0/d;
L_0x1bb3f40/d .functor NOT 1, L_0x1bb30c0, C4<0>, C4<0>, C4<0>;
L_0x1bb3f40 .delay 1 (10,10,10) L_0x1bb3f40/d;
L_0x1bb4000/d .functor NOT 1, L_0x1bb3160, C4<0>, C4<0>, C4<0>;
L_0x1bb4000 .delay 1 (10,10,10) L_0x1bb4000/d;
L_0x1bb41b0/d .functor AND 1, L_0x1bb3720, L_0x1bb3de0, L_0x1bb3f40, L_0x1bb4000;
L_0x1bb41b0 .delay 1 (80,80,80) L_0x1bb41b0/d;
L_0x1bb4360/d .functor AND 1, L_0x1bb3720, L_0x1bb3020, L_0x1bb3f40, L_0x1bb4000;
L_0x1bb4360 .delay 1 (80,80,80) L_0x1bb4360/d;
L_0x1bb4510/d .functor AND 1, L_0x1bb33a0, L_0x1bb3de0, L_0x1bb30c0, L_0x1bb4000;
L_0x1bb4510 .delay 1 (80,80,80) L_0x1bb4510/d;
L_0x1bb4700/d .functor AND 1, L_0x1bb3720, L_0x1bb3020, L_0x1bb30c0, L_0x1bb4000;
L_0x1bb4700 .delay 1 (80,80,80) L_0x1bb4700/d;
L_0x1bb4830/d .functor AND 1, L_0x1bb2a00, L_0x1bb3de0, L_0x1bb3f40, L_0x1bb3160;
L_0x1bb4830 .delay 1 (80,80,80) L_0x1bb4830/d;
L_0x1bb4a90/d .functor AND 1, L_0x1bb2e20, L_0x1bb3020, L_0x1bb3f40, L_0x1bb3160;
L_0x1bb4a90 .delay 1 (80,80,80) L_0x1bb4a90/d;
L_0x1bb47c0/d .functor AND 1, L_0x1bb32e0, L_0x1bb3de0, L_0x1bb30c0, L_0x1bb3160;
L_0x1bb47c0 .delay 1 (80,80,80) L_0x1bb47c0/d;
L_0x1bb4df0/d .functor AND 1, L_0x1bb2cc0, L_0x1bb3020, L_0x1bb30c0, L_0x1bb3160;
L_0x1bb4df0 .delay 1 (80,80,80) L_0x1bb4df0/d;
L_0x1bb4f90/0/0 .functor OR 1, L_0x1bb41b0, L_0x1bb4360, L_0x1bb4510, L_0x1bb4830;
L_0x1bb4f90/0/4 .functor OR 1, L_0x1bb4a90, L_0x1bb47c0, L_0x1bb4df0, L_0x1bb4700;
L_0x1bb4f90/d .functor OR 1, L_0x1bb4f90/0/0, L_0x1bb4f90/0/4, C4<0>, C4<0>;
L_0x1bb4f90 .delay 1 (160,160,160) L_0x1bb4f90/d;
v0x19643b0_0 .net "a", 0 0, L_0x1bb5380;  1 drivers
v0x1964470_0 .net "addSub", 0 0, L_0x1bb3720;  1 drivers
v0x179d450_0 .net "andRes", 0 0, L_0x1bb2a00;  1 drivers
v0x179d520_0 .net "b", 0 0, L_0x1bb54e0;  1 drivers
v0x1797650_0 .net "carryIn", 0 0, L_0x1bb2f80;  1 drivers
v0x17976f0_0 .net "carryOut", 0 0, L_0x1bb3be0;  1 drivers
v0x17801f0_0 .net "initialResult", 0 0, L_0x1bb4f90;  1 drivers
v0x1780290_0 .net "isAdd", 0 0, L_0x1bb41b0;  1 drivers
v0x175cfa0_0 .net "isAnd", 0 0, L_0x1bb4830;  1 drivers
v0x1756de0_0 .net "isNand", 0 0, L_0x1bb4a90;  1 drivers
v0x1756e80_0 .net "isNor", 0 0, L_0x1bb47c0;  1 drivers
v0x1895430_0 .net "isOr", 0 0, L_0x1bb4df0;  1 drivers
v0x18954d0_0 .net "isSLT", 0 0, L_0x1bb4700;  1 drivers
v0x187de90_0 .net "isSub", 0 0, L_0x1bb4360;  1 drivers
v0x187df30_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x1878090_0 .net "isXor", 0 0, L_0x1bb4510;  1 drivers
v0x1878150_0 .net "nandRes", 0 0, L_0x1bb2e20;  1 drivers
v0x175d040_0 .net "norRes", 0 0, L_0x1bb32e0;  1 drivers
v0x185acb0_0 .net "orRes", 0 0, L_0x1bb2cc0;  1 drivers
v0x185ad70_0 .net "s0", 0 0, L_0x1bb3020;  1 drivers
v0x1831d60_0 .net "s0inv", 0 0, L_0x1bb3de0;  1 drivers
v0x1831e20_0 .net "s1", 0 0, L_0x1bb30c0;  1 drivers
v0x1831a10_0 .net "s1inv", 0 0, L_0x1bb3f40;  1 drivers
v0x1831ad0_0 .net "s2", 0 0, L_0x1bb3160;  1 drivers
v0x1911cb0_0 .net "s2inv", 0 0, L_0x1bb4000;  1 drivers
v0x1911d70_0 .net "xorRes", 0 0, L_0x1bb33a0;  1 drivers
S_0x193c570 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x193cbd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1bb3500/d .functor XOR 1, L_0x1bb54e0, L_0x1be90f0, C4<0>, C4<0>;
L_0x1bb3500 .delay 1 (40,40,40) L_0x1bb3500/d;
L_0x1bb35c0/d .functor XOR 1, L_0x1bb5380, L_0x1bb3500, C4<0>, C4<0>;
L_0x1bb35c0 .delay 1 (40,40,40) L_0x1bb35c0/d;
L_0x1bb3720/d .functor XOR 1, L_0x1bb35c0, L_0x1bb2f80, C4<0>, C4<0>;
L_0x1bb3720 .delay 1 (40,40,40) L_0x1bb3720/d;
L_0x1bb3920/d .functor AND 1, L_0x1bb5380, L_0x1bb3500, C4<1>, C4<1>;
L_0x1bb3920 .delay 1 (40,40,40) L_0x1bb3920/d;
L_0x1bb2d30/d .functor AND 1, L_0x1bb35c0, L_0x1bb2f80, C4<1>, C4<1>;
L_0x1bb2d30 .delay 1 (40,40,40) L_0x1bb2d30/d;
L_0x1bb3be0/d .functor OR 1, L_0x1bb3920, L_0x1bb2d30, C4<0>, C4<0>;
L_0x1bb3be0 .delay 1 (40,40,40) L_0x1bb3be0/d;
v0x193bbe0_0 .net "AandB", 0 0, L_0x1bb3920;  1 drivers
v0x193bcc0_0 .net "BxorSub", 0 0, L_0x1bb3500;  1 drivers
v0x19f6310_0 .net "a", 0 0, L_0x1bb5380;  alias, 1 drivers
v0x19f63e0_0 .net "b", 0 0, L_0x1bb54e0;  alias, 1 drivers
v0x19d31d0_0 .net "carryin", 0 0, L_0x1bb2f80;  alias, 1 drivers
v0x19d32c0_0 .net "carryout", 0 0, L_0x1bb3be0;  alias, 1 drivers
v0x19a47c0_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x19a4860_0 .net "res", 0 0, L_0x1bb3720;  alias, 1 drivers
v0x19815f0_0 .net "xAorB", 0 0, L_0x1bb35c0;  1 drivers
v0x197b7f0_0 .net "xAorBandCin", 0 0, L_0x1bb2d30;  1 drivers
S_0x1a1ac90 .scope generate, "genblk1[14]" "genblk1[14]" 4 165, 4 165 0, S_0x19f0d00;
 .timescale 0 0;
P_0x193c350 .param/l "i" 0 4 165, +C4<01110>;
S_0x182c570 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a1ac90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1bb5420/d .functor AND 1, L_0x1bb7d90, L_0x1bb7ef0, C4<1>, C4<1>;
L_0x1bb5420 .delay 1 (40,40,40) L_0x1bb5420/d;
L_0x1bb59e0/d .functor NAND 1, L_0x1bb7d90, L_0x1bb7ef0, C4<1>, C4<1>;
L_0x1bb59e0 .delay 1 (20,20,20) L_0x1bb59e0/d;
L_0x1bb5b40/d .functor OR 1, L_0x1bb7d90, L_0x1bb7ef0, C4<0>, C4<0>;
L_0x1bb5b40 .delay 1 (40,40,40) L_0x1bb5b40/d;
L_0x1bb5cd0/d .functor NOR 1, L_0x1bb7d90, L_0x1bb7ef0, C4<0>, C4<0>;
L_0x1bb5cd0 .delay 1 (20,20,20) L_0x1bb5cd0/d;
L_0x1bb5d90/d .functor XOR 1, L_0x1bb7d90, L_0x1bb7ef0, C4<0>, C4<0>;
L_0x1bb5d90 .delay 1 (40,40,40) L_0x1bb5d90/d;
L_0x1bb67f0/d .functor NOT 1, L_0x1bb5720, C4<0>, C4<0>, C4<0>;
L_0x1bb67f0 .delay 1 (10,10,10) L_0x1bb67f0/d;
L_0x1bb6950/d .functor NOT 1, L_0x1bb57c0, C4<0>, C4<0>, C4<0>;
L_0x1bb6950 .delay 1 (10,10,10) L_0x1bb6950/d;
L_0x1bb6a10/d .functor NOT 1, L_0x1bb5860, C4<0>, C4<0>, C4<0>;
L_0x1bb6a10 .delay 1 (10,10,10) L_0x1bb6a10/d;
L_0x1bb6bc0/d .functor AND 1, L_0x1bb6110, L_0x1bb67f0, L_0x1bb6950, L_0x1bb6a10;
L_0x1bb6bc0 .delay 1 (80,80,80) L_0x1bb6bc0/d;
L_0x1bb6d70/d .functor AND 1, L_0x1bb6110, L_0x1bb5720, L_0x1bb6950, L_0x1bb6a10;
L_0x1bb6d70 .delay 1 (80,80,80) L_0x1bb6d70/d;
L_0x1bb6f20/d .functor AND 1, L_0x1bb5d90, L_0x1bb67f0, L_0x1bb57c0, L_0x1bb6a10;
L_0x1bb6f20 .delay 1 (80,80,80) L_0x1bb6f20/d;
L_0x1bb7110/d .functor AND 1, L_0x1bb6110, L_0x1bb5720, L_0x1bb57c0, L_0x1bb6a10;
L_0x1bb7110 .delay 1 (80,80,80) L_0x1bb7110/d;
L_0x1bb7240/d .functor AND 1, L_0x1bb5420, L_0x1bb67f0, L_0x1bb6950, L_0x1bb5860;
L_0x1bb7240 .delay 1 (80,80,80) L_0x1bb7240/d;
L_0x1bb74a0/d .functor AND 1, L_0x1bb59e0, L_0x1bb5720, L_0x1bb6950, L_0x1bb5860;
L_0x1bb74a0 .delay 1 (80,80,80) L_0x1bb74a0/d;
L_0x1bb71d0/d .functor AND 1, L_0x1bb5cd0, L_0x1bb67f0, L_0x1bb57c0, L_0x1bb5860;
L_0x1bb71d0 .delay 1 (80,80,80) L_0x1bb71d0/d;
L_0x1bb7800/d .functor AND 1, L_0x1bb5b40, L_0x1bb5720, L_0x1bb57c0, L_0x1bb5860;
L_0x1bb7800 .delay 1 (80,80,80) L_0x1bb7800/d;
L_0x1bb79a0/0/0 .functor OR 1, L_0x1bb6bc0, L_0x1bb6d70, L_0x1bb6f20, L_0x1bb7240;
L_0x1bb79a0/0/4 .functor OR 1, L_0x1bb74a0, L_0x1bb71d0, L_0x1bb7800, L_0x1bb7110;
L_0x1bb79a0/d .functor OR 1, L_0x1bb79a0/0/0, L_0x1bb79a0/0/4, C4<0>, C4<0>;
L_0x1bb79a0 .delay 1 (160,160,160) L_0x1bb79a0/d;
v0x190bfb0_0 .net "a", 0 0, L_0x1bb7d90;  1 drivers
v0x190c050_0 .net "addSub", 0 0, L_0x1bb6110;  1 drivers
v0x190b410_0 .net "andRes", 0 0, L_0x1bb5420;  1 drivers
v0x190b4b0_0 .net "b", 0 0, L_0x1bb7ef0;  1 drivers
v0x190a870_0 .net "carryIn", 0 0, L_0x1bb5c00;  1 drivers
v0x190a910_0 .net "carryOut", 0 0, L_0x1bb65f0;  1 drivers
v0x1909cd0_0 .net "initialResult", 0 0, L_0x1bb79a0;  1 drivers
v0x1909d70_0 .net "isAdd", 0 0, L_0x1bb6bc0;  1 drivers
v0x1909130_0 .net "isAnd", 0 0, L_0x1bb7240;  1 drivers
v0x1a1b180_0 .net "isNand", 0 0, L_0x1bb74a0;  1 drivers
v0x1a1b220_0 .net "isNor", 0 0, L_0x1bb71d0;  1 drivers
v0x1746e00_0 .net "isOr", 0 0, L_0x1bb7800;  1 drivers
v0x1746ec0_0 .net "isSLT", 0 0, L_0x1bb7110;  1 drivers
v0x19cd010_0 .net "isSub", 0 0, L_0x1bb6d70;  1 drivers
v0x19cd0b0_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x19ea3d0_0 .net "isXor", 0 0, L_0x1bb6f20;  1 drivers
v0x19ea490_0 .net "nandRes", 0 0, L_0x1bb59e0;  1 drivers
v0x19091d0_0 .net "norRes", 0 0, L_0x1bb5cd0;  1 drivers
v0x19df100_0 .net "orRes", 0 0, L_0x1bb5b40;  1 drivers
v0x19df1c0_0 .net "s0", 0 0, L_0x1bb5720;  1 drivers
v0x19d9330_0 .net "s0inv", 0 0, L_0x1bb67f0;  1 drivers
v0x19d93d0_0 .net "s1", 0 0, L_0x1bb57c0;  1 drivers
v0x19d3560_0 .net "s1inv", 0 0, L_0x1bb6950;  1 drivers
v0x19d3620_0 .net "s2", 0 0, L_0x1bb5860;  1 drivers
v0x19c1d90_0 .net "s2inv", 0 0, L_0x1bb6a10;  1 drivers
v0x19c1e30_0 .net "xorRes", 0 0, L_0x1bb5d90;  1 drivers
S_0x1912850 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x182c570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1bb5ef0/d .functor XOR 1, L_0x1bb7ef0, L_0x1be90f0, C4<0>, C4<0>;
L_0x1bb5ef0 .delay 1 (40,40,40) L_0x1bb5ef0/d;
L_0x1bb5fb0/d .functor XOR 1, L_0x1bb7d90, L_0x1bb5ef0, C4<0>, C4<0>;
L_0x1bb5fb0 .delay 1 (40,40,40) L_0x1bb5fb0/d;
L_0x1bb6110/d .functor XOR 1, L_0x1bb5fb0, L_0x1bb5c00, C4<0>, C4<0>;
L_0x1bb6110 .delay 1 (40,40,40) L_0x1bb6110/d;
L_0x1bb6310/d .functor AND 1, L_0x1bb7d90, L_0x1bb5ef0, C4<1>, C4<1>;
L_0x1bb6310 .delay 1 (40,40,40) L_0x1bb6310/d;
L_0x1bb6580/d .functor AND 1, L_0x1bb5fb0, L_0x1bb5c00, C4<1>, C4<1>;
L_0x1bb6580 .delay 1 (40,40,40) L_0x1bb6580/d;
L_0x1bb65f0/d .functor OR 1, L_0x1bb6310, L_0x1bb6580, C4<0>, C4<0>;
L_0x1bb65f0 .delay 1 (40,40,40) L_0x1bb65f0/d;
v0x1911200_0 .net "AandB", 0 0, L_0x1bb6310;  1 drivers
v0x1910570_0 .net "BxorSub", 0 0, L_0x1bb5ef0;  1 drivers
v0x1910630_0 .net "a", 0 0, L_0x1bb7d90;  alias, 1 drivers
v0x190f9d0_0 .net "b", 0 0, L_0x1bb7ef0;  alias, 1 drivers
v0x190fa90_0 .net "carryin", 0 0, L_0x1bb5c00;  alias, 1 drivers
v0x190eea0_0 .net "carryout", 0 0, L_0x1bb65f0;  alias, 1 drivers
v0x190e290_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x190e330_0 .net "res", 0 0, L_0x1bb6110;  alias, 1 drivers
v0x190d6f0_0 .net "xAorB", 0 0, L_0x1bb5fb0;  1 drivers
v0x190cb50_0 .net "xAorBandCin", 0 0, L_0x1bb6580;  1 drivers
S_0x19bbfc0 .scope generate, "genblk1[15]" "genblk1[15]" 4 165, 4 165 0, S_0x19f0d00;
 .timescale 0 0;
P_0x190a9b0 .param/l "i" 0 4 165, +C4<01111>;
S_0x19b61f0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x19bbfc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1bb7e30/d .functor AND 1, L_0x1bba7d0, L_0x1bba930, C4<1>, C4<1>;
L_0x1bb7e30 .delay 1 (40,40,40) L_0x1bb7e30/d;
L_0x1bb8420/d .functor NAND 1, L_0x1bba7d0, L_0x1bba930, C4<1>, C4<1>;
L_0x1bb8420 .delay 1 (20,20,20) L_0x1bb8420/d;
L_0x1bb8580/d .functor OR 1, L_0x1bba7d0, L_0x1bba930, C4<0>, C4<0>;
L_0x1bb8580 .delay 1 (40,40,40) L_0x1bb8580/d;
L_0x1bb8710/d .functor NOR 1, L_0x1bba7d0, L_0x1bba930, C4<0>, C4<0>;
L_0x1bb8710 .delay 1 (20,20,20) L_0x1bb8710/d;
L_0x1bb87d0/d .functor XOR 1, L_0x1bba7d0, L_0x1bba930, C4<0>, C4<0>;
L_0x1bb87d0 .delay 1 (40,40,40) L_0x1bb87d0/d;
L_0x1bb9230/d .functor NOT 1, L_0x1ba56c0, C4<0>, C4<0>, C4<0>;
L_0x1bb9230 .delay 1 (10,10,10) L_0x1bb9230/d;
L_0x1bb9390/d .functor NOT 1, L_0x1bbade0, C4<0>, C4<0>, C4<0>;
L_0x1bb9390 .delay 1 (10,10,10) L_0x1bb9390/d;
L_0x1bb9450/d .functor NOT 1, L_0x1bbae80, C4<0>, C4<0>, C4<0>;
L_0x1bb9450 .delay 1 (10,10,10) L_0x1bb9450/d;
L_0x1bb9600/d .functor AND 1, L_0x1bb8b50, L_0x1bb9230, L_0x1bb9390, L_0x1bb9450;
L_0x1bb9600 .delay 1 (80,80,80) L_0x1bb9600/d;
L_0x1bb97b0/d .functor AND 1, L_0x1bb8b50, L_0x1ba56c0, L_0x1bb9390, L_0x1bb9450;
L_0x1bb97b0 .delay 1 (80,80,80) L_0x1bb97b0/d;
L_0x1bb9960/d .functor AND 1, L_0x1bb87d0, L_0x1bb9230, L_0x1bbade0, L_0x1bb9450;
L_0x1bb9960 .delay 1 (80,80,80) L_0x1bb9960/d;
L_0x1bb9b50/d .functor AND 1, L_0x1bb8b50, L_0x1ba56c0, L_0x1bbade0, L_0x1bb9450;
L_0x1bb9b50 .delay 1 (80,80,80) L_0x1bb9b50/d;
L_0x1bb9c80/d .functor AND 1, L_0x1bb7e30, L_0x1bb9230, L_0x1bb9390, L_0x1bbae80;
L_0x1bb9c80 .delay 1 (80,80,80) L_0x1bb9c80/d;
L_0x1bb9ee0/d .functor AND 1, L_0x1bb8420, L_0x1ba56c0, L_0x1bb9390, L_0x1bbae80;
L_0x1bb9ee0 .delay 1 (80,80,80) L_0x1bb9ee0/d;
L_0x1bb9c10/d .functor AND 1, L_0x1bb8710, L_0x1bb9230, L_0x1bbade0, L_0x1bbae80;
L_0x1bb9c10 .delay 1 (80,80,80) L_0x1bb9c10/d;
L_0x1bba240/d .functor AND 1, L_0x1bb8580, L_0x1ba56c0, L_0x1bbade0, L_0x1bbae80;
L_0x1bba240 .delay 1 (80,80,80) L_0x1bba240/d;
L_0x1bba3e0/0/0 .functor OR 1, L_0x1bb9600, L_0x1bb97b0, L_0x1bb9960, L_0x1bb9c80;
L_0x1bba3e0/0/4 .functor OR 1, L_0x1bb9ee0, L_0x1bb9c10, L_0x1bba240, L_0x1bb9b50;
L_0x1bba3e0/d .functor OR 1, L_0x1bba3e0/0/0, L_0x1bba3e0/0/4, C4<0>, C4<0>;
L_0x1bba3e0 .delay 1 (160,160,160) L_0x1bba3e0/d;
v0x17faf50_0 .net "a", 0 0, L_0x1bba7d0;  1 drivers
v0x17fb010_0 .net "addSub", 0 0, L_0x1bb8b50;  1 drivers
v0x17f5180_0 .net "andRes", 0 0, L_0x1bb7e30;  1 drivers
v0x17f5250_0 .net "b", 0 0, L_0x1bba930;  1 drivers
v0x17effb0_0 .net "carryIn", 0 0, L_0x1bb8640;  1 drivers
v0x17f0050_0 .net "carryOut", 0 0, L_0x1bb9030;  1 drivers
v0x17ddc20_0 .net "initialResult", 0 0, L_0x1bba3e0;  1 drivers
v0x17ddcc0_0 .net "isAdd", 0 0, L_0x1bb9600;  1 drivers
v0x17d7e50_0 .net "isAnd", 0 0, L_0x1bb9c80;  1 drivers
v0x17d7ef0_0 .net "isNand", 0 0, L_0x1bb9ee0;  1 drivers
v0x17d2080_0 .net "isNor", 0 0, L_0x1bb9c10;  1 drivers
v0x17d2140_0 .net "isOr", 0 0, L_0x1bba240;  1 drivers
v0x17d1ce0_0 .net "isSLT", 0 0, L_0x1bb9b50;  1 drivers
v0x17d1d80_0 .net "isSub", 0 0, L_0x1bb97b0;  1 drivers
v0x17bab30_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x17babd0_0 .net "isXor", 0 0, L_0x1bb9960;  1 drivers
v0x17b4d60_0 .net "nandRes", 0 0, L_0x1bb8420;  1 drivers
v0x17b4e00_0 .net "norRes", 0 0, L_0x1bb8710;  1 drivers
v0x179d7e0_0 .net "orRes", 0 0, L_0x1bb8580;  1 drivers
v0x179d8a0_0 .net "s0", 0 0, L_0x1ba56c0;  1 drivers
v0x17979e0_0 .net "s0inv", 0 0, L_0x1bb9230;  1 drivers
v0x1797a80_0 .net "s1", 0 0, L_0x1bbade0;  1 drivers
v0x1791be0_0 .net "s1inv", 0 0, L_0x1bb9390;  1 drivers
v0x1791ca0_0 .net "s2", 0 0, L_0x1bbae80;  1 drivers
v0x1791840_0 .net "s2inv", 0 0, L_0x1bb9450;  1 drivers
v0x17918e0_0 .net "xorRes", 0 0, L_0x1bb87d0;  1 drivers
S_0x1981980 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x19b61f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1bb8930/d .functor XOR 1, L_0x1bba930, L_0x1be90f0, C4<0>, C4<0>;
L_0x1bb8930 .delay 1 (40,40,40) L_0x1bb8930/d;
L_0x1bb89f0/d .functor XOR 1, L_0x1bba7d0, L_0x1bb8930, C4<0>, C4<0>;
L_0x1bb89f0 .delay 1 (40,40,40) L_0x1bb89f0/d;
L_0x1bb8b50/d .functor XOR 1, L_0x1bb89f0, L_0x1bb8640, C4<0>, C4<0>;
L_0x1bb8b50 .delay 1 (40,40,40) L_0x1bb8b50/d;
L_0x1bb8d50/d .functor AND 1, L_0x1bba7d0, L_0x1bb8930, C4<1>, C4<1>;
L_0x1bb8d50 .delay 1 (40,40,40) L_0x1bb8d50/d;
L_0x1bb8fc0/d .functor AND 1, L_0x1bb89f0, L_0x1bb8640, C4<1>, C4<1>;
L_0x1bb8fc0 .delay 1 (40,40,40) L_0x1bb8fc0/d;
L_0x1bb9030/d .functor OR 1, L_0x1bb8d50, L_0x1bb8fc0, C4<0>, C4<0>;
L_0x1bb9030 .delay 1 (40,40,40) L_0x1bb9030/d;
v0x197bb80_0 .net "AandB", 0 0, L_0x1bb8d50;  1 drivers
v0x197bc20_0 .net "BxorSub", 0 0, L_0x1bb8930;  1 drivers
v0x1975d80_0 .net "a", 0 0, L_0x1bba7d0;  alias, 1 drivers
v0x1975e50_0 .net "b", 0 0, L_0x1bba930;  alias, 1 drivers
v0x19759e0_0 .net "carryin", 0 0, L_0x1bb8640;  alias, 1 drivers
v0x1958ab0_0 .net "carryout", 0 0, L_0x1bb9030;  alias, 1 drivers
v0x1958b70_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x1952a10_0 .net "res", 0 0, L_0x1bb8b50;  alias, 1 drivers
v0x1952ad0_0 .net "xAorB", 0 0, L_0x1bb89f0;  1 drivers
v0x17c5e00_0 .net "xAorBandCin", 0 0, L_0x1bb8fc0;  1 drivers
S_0x17748f0 .scope generate, "genblk1[16]" "genblk1[16]" 4 165, 4 165 0, S_0x19f0d00;
 .timescale 0 0;
P_0x17f00f0 .param/l "i" 0 4 165, +C4<010000>;
S_0x175d330 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x17748f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1bba870/d .functor AND 1, L_0x1bbd330, L_0x1bbd490, C4<1>, C4<1>;
L_0x1bba870 .delay 1 (40,40,40) L_0x1bba870/d;
L_0x1bbab30/d .functor NAND 1, L_0x1bbd330, L_0x1bbd490, C4<1>, C4<1>;
L_0x1bbab30 .delay 1 (20,20,20) L_0x1bbab30/d;
L_0x1bbac90/d .functor OR 1, L_0x1bbd330, L_0x1bbd490, C4<0>, C4<0>;
L_0x1bbac90 .delay 1 (40,40,40) L_0x1bbac90/d;
L_0x1bbb2c0/d .functor NOR 1, L_0x1bbd330, L_0x1bbd490, C4<0>, C4<0>;
L_0x1bbb2c0 .delay 1 (20,20,20) L_0x1bbb2c0/d;
L_0x1bbb330/d .functor XOR 1, L_0x1bbd330, L_0x1bbd490, C4<0>, C4<0>;
L_0x1bbb330 .delay 1 (40,40,40) L_0x1bbb330/d;
L_0x1bbbd90/d .functor NOT 1, L_0x1bbd770, C4<0>, C4<0>, C4<0>;
L_0x1bbbd90 .delay 1 (10,10,10) L_0x1bbbd90/d;
L_0x1bbbef0/d .functor NOT 1, L_0x1bbaf20, C4<0>, C4<0>, C4<0>;
L_0x1bbbef0 .delay 1 (10,10,10) L_0x1bbbef0/d;
L_0x1bbbfb0/d .functor NOT 1, L_0x1bbafc0, C4<0>, C4<0>, C4<0>;
L_0x1bbbfb0 .delay 1 (10,10,10) L_0x1bbbfb0/d;
L_0x1bbc160/d .functor AND 1, L_0x1bbb6b0, L_0x1bbbd90, L_0x1bbbef0, L_0x1bbbfb0;
L_0x1bbc160 .delay 1 (80,80,80) L_0x1bbc160/d;
L_0x1bbc310/d .functor AND 1, L_0x1bbb6b0, L_0x1bbd770, L_0x1bbbef0, L_0x1bbbfb0;
L_0x1bbc310 .delay 1 (80,80,80) L_0x1bbc310/d;
L_0x1bbc4c0/d .functor AND 1, L_0x1bbb330, L_0x1bbbd90, L_0x1bbaf20, L_0x1bbbfb0;
L_0x1bbc4c0 .delay 1 (80,80,80) L_0x1bbc4c0/d;
L_0x1bbc6b0/d .functor AND 1, L_0x1bbb6b0, L_0x1bbd770, L_0x1bbaf20, L_0x1bbbfb0;
L_0x1bbc6b0 .delay 1 (80,80,80) L_0x1bbc6b0/d;
L_0x1bbc7e0/d .functor AND 1, L_0x1bba870, L_0x1bbbd90, L_0x1bbbef0, L_0x1bbafc0;
L_0x1bbc7e0 .delay 1 (80,80,80) L_0x1bbc7e0/d;
L_0x1bbca40/d .functor AND 1, L_0x1bbab30, L_0x1bbd770, L_0x1bbbef0, L_0x1bbafc0;
L_0x1bbca40 .delay 1 (80,80,80) L_0x1bbca40/d;
L_0x1bbc770/d .functor AND 1, L_0x1bbb2c0, L_0x1bbbd90, L_0x1bbaf20, L_0x1bbafc0;
L_0x1bbc770 .delay 1 (80,80,80) L_0x1bbc770/d;
L_0x1bbcda0/d .functor AND 1, L_0x1bbac90, L_0x1bbd770, L_0x1bbaf20, L_0x1bbafc0;
L_0x1bbcda0 .delay 1 (80,80,80) L_0x1bbcda0/d;
L_0x1bbcf40/0/0 .functor OR 1, L_0x1bbc160, L_0x1bbc310, L_0x1bbc4c0, L_0x1bbc7e0;
L_0x1bbcf40/0/4 .functor OR 1, L_0x1bbca40, L_0x1bbc770, L_0x1bbcda0, L_0x1bbc6b0;
L_0x1bbcf40/d .functor OR 1, L_0x1bbcf40/0/0, L_0x1bbcf40/0/4, C4<0>, C4<0>;
L_0x1bbcf40 .delay 1 (160,160,160) L_0x1bbcf40/d;
v0x18a1360_0 .net "a", 0 0, L_0x1bbd330;  1 drivers
v0x18a1430_0 .net "addSub", 0 0, L_0x1bbb6b0;  1 drivers
v0x189b590_0 .net "andRes", 0 0, L_0x1bba870;  1 drivers
v0x189b660_0 .net "b", 0 0, L_0x1bbd490;  1 drivers
v0x18957c0_0 .net "carryIn", 0 0, L_0x1bbd640;  1 drivers
v0x1895860_0 .net "carryOut", 0 0, L_0x1bbbb90;  1 drivers
v0x187e220_0 .net "initialResult", 0 0, L_0x1bbcf40;  1 drivers
v0x187e2c0_0 .net "isAdd", 0 0, L_0x1bbc160;  1 drivers
v0x1878420_0 .net "isAnd", 0 0, L_0x1bbc7e0;  1 drivers
v0x18784c0_0 .net "isNand", 0 0, L_0x1bbca40;  1 drivers
v0x1872620_0 .net "isNor", 0 0, L_0x1bbc770;  1 drivers
v0x18726e0_0 .net "isOr", 0 0, L_0x1bbcda0;  1 drivers
v0x1860e40_0 .net "isSLT", 0 0, L_0x1bbc6b0;  1 drivers
v0x1860ee0_0 .net "isSub", 0 0, L_0x1bbc310;  1 drivers
v0x185b040_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x185b0e0_0 .net "isXor", 0 0, L_0x1bbc4c0;  1 drivers
v0x1855240_0 .net "nandRes", 0 0, L_0x1bbab30;  1 drivers
v0x18552e0_0 .net "norRes", 0 0, L_0x1bbb2c0;  1 drivers
v0x1932fb0_0 .net "orRes", 0 0, L_0x1bbac90;  1 drivers
v0x1933070_0 .net "s0", 0 0, L_0x1bbd770;  1 drivers
v0x1920450_0 .net "s0inv", 0 0, L_0x1bbbd90;  1 drivers
v0x1920510_0 .net "s1", 0 0, L_0x1bbaf20;  1 drivers
v0x191e4b0_0 .net "s1inv", 0 0, L_0x1bbbef0;  1 drivers
v0x191e570_0 .net "s2", 0 0, L_0x1bbafc0;  1 drivers
v0x1800a00_0 .net "s2inv", 0 0, L_0x1bbbfb0;  1 drivers
v0x1800ac0_0 .net "xorRes", 0 0, L_0x1bbb330;  1 drivers
S_0x18cf6e0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x175d330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1bbb490/d .functor XOR 1, L_0x1bbd490, L_0x1be90f0, C4<0>, C4<0>;
L_0x1bbb490 .delay 1 (40,40,40) L_0x1bbb490/d;
L_0x1bbb550/d .functor XOR 1, L_0x1bbd330, L_0x1bbb490, C4<0>, C4<0>;
L_0x1bbb550 .delay 1 (40,40,40) L_0x1bbb550/d;
L_0x1bbb6b0/d .functor XOR 1, L_0x1bbb550, L_0x1bbd640, C4<0>, C4<0>;
L_0x1bbb6b0 .delay 1 (40,40,40) L_0x1bbb6b0/d;
L_0x1bbb8b0/d .functor AND 1, L_0x1bbd330, L_0x1bbb490, C4<1>, C4<1>;
L_0x1bbb8b0 .delay 1 (40,40,40) L_0x1bbb8b0/d;
L_0x1bbbb20/d .functor AND 1, L_0x1bbb550, L_0x1bbd640, C4<1>, C4<1>;
L_0x1bbbb20 .delay 1 (40,40,40) L_0x1bbbb20/d;
L_0x1bbbb90/d .functor OR 1, L_0x1bbb8b0, L_0x1bbbb20, C4<0>, C4<0>;
L_0x1bbbb90 .delay 1 (40,40,40) L_0x1bbbb90/d;
v0x18e1810_0 .net "AandB", 0 0, L_0x1bbb8b0;  1 drivers
v0x18e18b0_0 .net "BxorSub", 0 0, L_0x1bbb490;  1 drivers
v0x18dba40_0 .net "a", 0 0, L_0x1bbd330;  alias, 1 drivers
v0x18dbb10_0 .net "b", 0 0, L_0x1bbd490;  alias, 1 drivers
v0x18d5c70_0 .net "carryin", 0 0, L_0x1bbd640;  alias, 1 drivers
v0x18be6f0_0 .net "carryout", 0 0, L_0x1bbbb90;  alias, 1 drivers
v0x18be7b0_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x18b8920_0 .net "res", 0 0, L_0x1bbb6b0;  alias, 1 drivers
v0x18b89e0_0 .net "xAorB", 0 0, L_0x1bbb550;  1 drivers
v0x18b2b50_0 .net "xAorBandCin", 0 0, L_0x1bbbb20;  1 drivers
S_0x1757130 .scope generate, "genblk1[17]" "genblk1[17]" 4 165, 4 165 0, S_0x19f0d00;
 .timescale 0 0;
P_0x1909270 .param/l "i" 0 4 165, +C4<010001>;
S_0x193e570 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1757130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1bbd3d0/d .functor AND 1, L_0x1bbfbd0, L_0x1bbfd30, C4<1>, C4<1>;
L_0x1bbd3d0 .delay 1 (40,40,40) L_0x1bbd3d0/d;
L_0x1bbb100/d .functor NAND 1, L_0x1bbfbd0, L_0x1bbfd30, C4<1>, C4<1>;
L_0x1bbb100 .delay 1 (20,20,20) L_0x1bbb100/d;
L_0x1bbdba0/d .functor OR 1, L_0x1bbfbd0, L_0x1bbfd30, C4<0>, C4<0>;
L_0x1bbdba0 .delay 1 (40,40,40) L_0x1bbdba0/d;
L_0x1bbdd30/d .functor NOR 1, L_0x1bbfbd0, L_0x1bbfd30, C4<0>, C4<0>;
L_0x1bbdd30 .delay 1 (20,20,20) L_0x1bbdd30/d;
L_0x1bbddf0/d .functor XOR 1, L_0x1bbfbd0, L_0x1bbfd30, C4<0>, C4<0>;
L_0x1bbddf0 .delay 1 (40,40,40) L_0x1bbddf0/d;
L_0x1bbe5e0/d .functor NOT 1, L_0x1bbd8a0, C4<0>, C4<0>, C4<0>;
L_0x1bbe5e0 .delay 1 (10,10,10) L_0x1bbe5e0/d;
L_0x1bbe740/d .functor NOT 1, L_0x1bbd940, C4<0>, C4<0>, C4<0>;
L_0x1bbe740 .delay 1 (10,10,10) L_0x1bbe740/d;
L_0x1bbe7b0/d .functor NOT 1, L_0x1bbd9e0, C4<0>, C4<0>, C4<0>;
L_0x1bbe7b0 .delay 1 (10,10,10) L_0x1bbe7b0/d;
L_0x1bbe960/d .functor AND 1, L_0x1bbdf50, L_0x1bbe5e0, L_0x1bbe740, L_0x1bbe7b0;
L_0x1bbe960 .delay 1 (80,80,80) L_0x1bbe960/d;
L_0x1bbeb10/d .functor AND 1, L_0x1bbdf50, L_0x1bbd8a0, L_0x1bbe740, L_0x1bbe7b0;
L_0x1bbeb10 .delay 1 (80,80,80) L_0x1bbeb10/d;
L_0x1bbed20/d .functor AND 1, L_0x1bbddf0, L_0x1bbe5e0, L_0x1bbd940, L_0x1bbe7b0;
L_0x1bbed20 .delay 1 (80,80,80) L_0x1bbed20/d;
L_0x1bbef00/d .functor AND 1, L_0x1bbdf50, L_0x1bbd8a0, L_0x1bbd940, L_0x1bbe7b0;
L_0x1bbef00 .delay 1 (80,80,80) L_0x1bbef00/d;
L_0x1bbf0d0/d .functor AND 1, L_0x1bbd3d0, L_0x1bbe5e0, L_0x1bbe740, L_0x1bbd9e0;
L_0x1bbf0d0 .delay 1 (80,80,80) L_0x1bbf0d0/d;
L_0x1bbf2b0/d .functor AND 1, L_0x1bbb100, L_0x1bbd8a0, L_0x1bbe740, L_0x1bbd9e0;
L_0x1bbf2b0 .delay 1 (80,80,80) L_0x1bbf2b0/d;
L_0x1bbf060/d .functor AND 1, L_0x1bbdd30, L_0x1bbe5e0, L_0x1bbd940, L_0x1bbd9e0;
L_0x1bbf060 .delay 1 (80,80,80) L_0x1bbf060/d;
L_0x1bbf640/d .functor AND 1, L_0x1bbdba0, L_0x1bbd8a0, L_0x1bbd940, L_0x1bbd9e0;
L_0x1bbf640 .delay 1 (80,80,80) L_0x1bbf640/d;
L_0x1bbf7e0/0/0 .functor OR 1, L_0x1bbe960, L_0x1bbeb10, L_0x1bbed20, L_0x1bbf0d0;
L_0x1bbf7e0/0/4 .functor OR 1, L_0x1bbf2b0, L_0x1bbf060, L_0x1bbf640, L_0x1bbef00;
L_0x1bbf7e0/d .functor OR 1, L_0x1bbf7e0/0/0, L_0x1bbf7e0/0/4, C4<0>, C4<0>;
L_0x1bbf7e0 .delay 1 (160,160,160) L_0x1bbf7e0/d;
v0x1992bb0_0 .net "a", 0 0, L_0x1bbfbd0;  1 drivers
v0x1992c70_0 .net "addSub", 0 0, L_0x1bbdf50;  1 drivers
v0x198ce90_0 .net "andRes", 0 0, L_0x1bbd3d0;  1 drivers
v0x198cf30_0 .net "b", 0 0, L_0x1bbfd30;  1 drivers
v0x1987170_0 .net "carryIn", 0 0, L_0x1bbdc60;  1 drivers
v0x1987210_0 .net "carryOut", 0 0, L_0x1bbe3e0;  1 drivers
v0x196fac0_0 .net "initialResult", 0 0, L_0x1bbf7e0;  1 drivers
v0x196fb60_0 .net "isAdd", 0 0, L_0x1bbe960;  1 drivers
v0x1969da0_0 .net "isAnd", 0 0, L_0x1bbf0d0;  1 drivers
v0x1969e40_0 .net "isNand", 0 0, L_0x1bbf2b0;  1 drivers
v0x19640b0_0 .net "isNor", 0 0, L_0x1bbf060;  1 drivers
v0x1964150_0 .net "isOr", 0 0, L_0x1bbf640;  1 drivers
v0x1952770_0 .net "isSLT", 0 0, L_0x1bbef00;  1 drivers
v0x1952830_0 .net "isSub", 0 0, L_0x1bbeb10;  1 drivers
v0x194ca50_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x194caf0_0 .net "isXor", 0 0, L_0x1bbed20;  1 drivers
v0x18064b0_0 .net "nandRes", 0 0, L_0x1bbb100;  1 drivers
v0x1800700_0 .net "norRes", 0 0, L_0x1bbdd30;  1 drivers
v0x18007a0_0 .net "orRes", 0 0, L_0x1bbdba0;  1 drivers
v0x17eee80_0 .net "s0", 0 0, L_0x1bbd8a0;  1 drivers
v0x17eef40_0 .net "s0inv", 0 0, L_0x1bbe5e0;  1 drivers
v0x17e9160_0 .net "s1", 0 0, L_0x1bbd940;  1 drivers
v0x17e9220_0 .net "s1inv", 0 0, L_0x1bbe740;  1 drivers
v0x17cbdb0_0 .net "s2", 0 0, L_0x1bbd9e0;  1 drivers
v0x17cbe70_0 .net "s2inv", 0 0, L_0x1bbe7b0;  1 drivers
v0x17c6090_0 .net "xorRes", 0 0, L_0x1bbddf0;  1 drivers
S_0x19f0380 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x193e570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1badc70/d .functor XOR 1, L_0x1bbfd30, L_0x1be90f0, C4<0>, C4<0>;
L_0x1badc70 .delay 1 (40,40,40) L_0x1badc70/d;
L_0x1baf660/d .functor XOR 1, L_0x1bbfbd0, L_0x1badc70, C4<0>, C4<0>;
L_0x1baf660 .delay 1 (40,40,40) L_0x1baf660/d;
L_0x1bbdf50/d .functor XOR 1, L_0x1baf660, L_0x1bbdc60, C4<0>, C4<0>;
L_0x1bbdf50 .delay 1 (40,40,40) L_0x1bbdf50/d;
L_0x1bbe100/d .functor AND 1, L_0x1bbfbd0, L_0x1badc70, C4<1>, C4<1>;
L_0x1bbe100 .delay 1 (40,40,40) L_0x1bbe100/d;
L_0x1bbe370/d .functor AND 1, L_0x1baf660, L_0x1bbdc60, C4<1>, C4<1>;
L_0x1bbe370 .delay 1 (40,40,40) L_0x1bbe370/d;
L_0x1bbe3e0/d .functor OR 1, L_0x1bbe100, L_0x1bbe370, C4<0>, C4<0>;
L_0x1bbe3e0 .delay 1 (40,40,40) L_0x1bbe3e0/d;
v0x19ea660_0 .net "AandB", 0 0, L_0x1bbe100;  1 drivers
v0x19ea740_0 .net "BxorSub", 0 0, L_0x1badc70;  1 drivers
v0x19cd2a0_0 .net "a", 0 0, L_0x1bbfbd0;  alias, 1 drivers
v0x19cd370_0 .net "b", 0 0, L_0x1bbfd30;  alias, 1 drivers
v0x19aff10_0 .net "carryin", 0 0, L_0x1bbdc60;  alias, 1 drivers
v0x19affd0_0 .net "carryout", 0 0, L_0x1bbe3e0;  alias, 1 drivers
v0x19aa1f0_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x19aa290_0 .net "res", 0 0, L_0x1bbdf50;  alias, 1 drivers
v0x19a44c0_0 .net "xAorB", 0 0, L_0x1baf660;  1 drivers
v0x19a4580_0 .net "xAorBandCin", 0 0, L_0x1bbe370;  1 drivers
S_0x17c02a0 .scope generate, "genblk1[18]" "genblk1[18]" 4 165, 4 165 0, S_0x19f0d00;
 .timescale 0 0;
P_0x19872e0 .param/l "i" 0 4 165, +C4<010010>;
S_0x17aea10 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x17c02a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1bbfc70/d .functor AND 1, L_0x1bc25e0, L_0x1bc2740, C4<1>, C4<1>;
L_0x1bbfc70 .delay 1 (40,40,40) L_0x1bbfc70/d;
L_0x1bc0250/d .functor NAND 1, L_0x1bc25e0, L_0x1bc2740, C4<1>, C4<1>;
L_0x1bc0250 .delay 1 (20,20,20) L_0x1bc0250/d;
L_0x1bbf4a0/d .functor OR 1, L_0x1bc25e0, L_0x1bc2740, C4<0>, C4<0>;
L_0x1bbf4a0 .delay 1 (40,40,40) L_0x1bbf4a0/d;
L_0x1bc04d0/d .functor NOR 1, L_0x1bc25e0, L_0x1bc2740, C4<0>, C4<0>;
L_0x1bc04d0 .delay 1 (20,20,20) L_0x1bc04d0/d;
L_0x1bc0590/d .functor XOR 1, L_0x1bc25e0, L_0x1bc2740, C4<0>, C4<0>;
L_0x1bc0590 .delay 1 (40,40,40) L_0x1bc0590/d;
L_0x1bc0ff0/d .functor NOT 1, L_0x1bbff70, C4<0>, C4<0>, C4<0>;
L_0x1bc0ff0 .delay 1 (10,10,10) L_0x1bc0ff0/d;
L_0x1bc1150/d .functor NOT 1, L_0x1bc0010, C4<0>, C4<0>, C4<0>;
L_0x1bc1150 .delay 1 (10,10,10) L_0x1bc1150/d;
L_0x1bc11c0/d .functor NOT 1, L_0x1bc00b0, C4<0>, C4<0>, C4<0>;
L_0x1bc11c0 .delay 1 (10,10,10) L_0x1bc11c0/d;
L_0x1bc1370/d .functor AND 1, L_0x1bc0910, L_0x1bc0ff0, L_0x1bc1150, L_0x1bc11c0;
L_0x1bc1370 .delay 1 (80,80,80) L_0x1bc1370/d;
L_0x1bc1520/d .functor AND 1, L_0x1bc0910, L_0x1bbff70, L_0x1bc1150, L_0x1bc11c0;
L_0x1bc1520 .delay 1 (80,80,80) L_0x1bc1520/d;
L_0x1bc1730/d .functor AND 1, L_0x1bc0590, L_0x1bc0ff0, L_0x1bc0010, L_0x1bc11c0;
L_0x1bc1730 .delay 1 (80,80,80) L_0x1bc1730/d;
L_0x1bc1910/d .functor AND 1, L_0x1bc0910, L_0x1bbff70, L_0x1bc0010, L_0x1bc11c0;
L_0x1bc1910 .delay 1 (80,80,80) L_0x1bc1910/d;
L_0x1bc1ae0/d .functor AND 1, L_0x1bbfc70, L_0x1bc0ff0, L_0x1bc1150, L_0x1bc00b0;
L_0x1bc1ae0 .delay 1 (80,80,80) L_0x1bc1ae0/d;
L_0x1bc1cc0/d .functor AND 1, L_0x1bc0250, L_0x1bbff70, L_0x1bc1150, L_0x1bc00b0;
L_0x1bc1cc0 .delay 1 (80,80,80) L_0x1bc1cc0/d;
L_0x1bc1a70/d .functor AND 1, L_0x1bc04d0, L_0x1bc0ff0, L_0x1bc0010, L_0x1bc00b0;
L_0x1bc1a70 .delay 1 (80,80,80) L_0x1bc1a70/d;
L_0x1bc2050/d .functor AND 1, L_0x1bbf4a0, L_0x1bbff70, L_0x1bc0010, L_0x1bc00b0;
L_0x1bc2050 .delay 1 (80,80,80) L_0x1bc2050/d;
L_0x1bc21f0/0/0 .functor OR 1, L_0x1bc1370, L_0x1bc1520, L_0x1bc1730, L_0x1bc1ae0;
L_0x1bc21f0/0/4 .functor OR 1, L_0x1bc1cc0, L_0x1bc1a70, L_0x1bc2050, L_0x1bc1910;
L_0x1bc21f0/d .functor OR 1, L_0x1bc21f0/0/0, L_0x1bc21f0/0/4, C4<0>, C4<0>;
L_0x1bc21f0 .delay 1 (160,160,160) L_0x1bc21f0/d;
v0x18c9c50_0 .net "a", 0 0, L_0x1bc25e0;  1 drivers
v0x18c9d10_0 .net "addSub", 0 0, L_0x1bc0910;  1 drivers
v0x18ac860_0 .net "andRes", 0 0, L_0x1bbfc70;  1 drivers
v0x18ac900_0 .net "b", 0 0, L_0x1bc2740;  1 drivers
v0x188f4a0_0 .net "carryIn", 0 0, L_0x1bc0400;  1 drivers
v0x188f540_0 .net "carryOut", 0 0, L_0x1bc0df0;  1 drivers
v0x1889780_0 .net "initialResult", 0 0, L_0x1bc21f0;  1 drivers
v0x1889820_0 .net "isAdd", 0 0, L_0x1bc1370;  1 drivers
v0x186c350_0 .net "isAnd", 0 0, L_0x1bc1ae0;  1 drivers
v0x186c3f0_0 .net "isNand", 0 0, L_0x1bc1cc0;  1 drivers
v0x184ef00_0 .net "isNor", 0 0, L_0x1bc1a70;  1 drivers
v0x184efc0_0 .net "isOr", 0 0, L_0x1bc2050;  1 drivers
v0x18491e0_0 .net "isSLT", 0 0, L_0x1bc1910;  1 drivers
v0x18492a0_0 .net "isSub", 0 0, L_0x1bc1520;  1 drivers
v0x1843500_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x18435a0_0 .net "isXor", 0 0, L_0x1bc1730;  1 drivers
v0x193a7f0_0 .net "nandRes", 0 0, L_0x1bc0250;  1 drivers
v0x193a320_0 .net "norRes", 0 0, L_0x1bc04d0;  1 drivers
v0x193a3e0_0 .net "orRes", 0 0, L_0x1bbf4a0;  1 drivers
v0x1939e50_0 .net "s0", 0 0, L_0x1bbff70;  1 drivers
v0x1939f10_0 .net "s0inv", 0 0, L_0x1bc0ff0;  1 drivers
v0x1939980_0 .net "s1", 0 0, L_0x1bc0010;  1 drivers
v0x1939a40_0 .net "s1inv", 0 0, L_0x1bc1150;  1 drivers
v0x19394b0_0 .net "s2", 0 0, L_0x1bc00b0;  1 drivers
v0x1939570_0 .net "s2inv", 0 0, L_0x1bc11c0;  1 drivers
v0x1938fe0_0 .net "xorRes", 0 0, L_0x1bc0590;  1 drivers
S_0x17a2fd0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x17aea10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1bc06f0/d .functor XOR 1, L_0x1bc2740, L_0x1be90f0, C4<0>, C4<0>;
L_0x1bc06f0 .delay 1 (40,40,40) L_0x1bc06f0/d;
L_0x1bc07b0/d .functor XOR 1, L_0x1bc25e0, L_0x1bc06f0, C4<0>, C4<0>;
L_0x1bc07b0 .delay 1 (40,40,40) L_0x1bc07b0/d;
L_0x1bc0910/d .functor XOR 1, L_0x1bc07b0, L_0x1bc0400, C4<0>, C4<0>;
L_0x1bc0910 .delay 1 (40,40,40) L_0x1bc0910/d;
L_0x1bc0b10/d .functor AND 1, L_0x1bc25e0, L_0x1bc06f0, C4<1>, C4<1>;
L_0x1bc0b10 .delay 1 (40,40,40) L_0x1bc0b10/d;
L_0x1bc0d80/d .functor AND 1, L_0x1bc07b0, L_0x1bc0400, C4<1>, C4<1>;
L_0x1bc0d80 .delay 1 (40,40,40) L_0x1bc0d80/d;
L_0x1bc0df0/d .functor OR 1, L_0x1bc0b10, L_0x1bc0d80, C4<0>, C4<0>;
L_0x1bc0df0 .delay 1 (40,40,40) L_0x1bc0df0/d;
v0x178b900_0 .net "AandB", 0 0, L_0x1bc0b10;  1 drivers
v0x178b9c0_0 .net "BxorSub", 0 0, L_0x1bc06f0;  1 drivers
v0x1785be0_0 .net "a", 0 0, L_0x1bc25e0;  alias, 1 drivers
v0x1785cb0_0 .net "b", 0 0, L_0x1bc2740;  alias, 1 drivers
v0x177fef0_0 .net "carryin", 0 0, L_0x1bc0400;  alias, 1 drivers
v0x1780000_0 .net "carryout", 0 0, L_0x1bc0df0;  alias, 1 drivers
v0x1768830_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x17688d0_0 .net "res", 0 0, L_0x1bc0910;  alias, 1 drivers
v0x18cf970_0 .net "xAorB", 0 0, L_0x1bc07b0;  1 drivers
v0x18cfa30_0 .net "xAorBandCin", 0 0, L_0x1bc0d80;  1 drivers
S_0x1938b10 .scope generate, "genblk1[19]" "genblk1[19]" 4 165, 4 165 0, S_0x19f0d00;
 .timescale 0 0;
P_0x188f610 .param/l "i" 0 4 165, +C4<010011>;
S_0x1938640 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1938b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1bc2680/d .functor AND 1, L_0x1bc4fc0, L_0x1bc5120, C4<1>, C4<1>;
L_0x1bc2680 .delay 1 (40,40,40) L_0x1bc2680/d;
L_0x1bc1eb0/d .functor NAND 1, L_0x1bc4fc0, L_0x1bc5120, C4<1>, C4<1>;
L_0x1bc1eb0 .delay 1 (20,20,20) L_0x1bc1eb0/d;
L_0x1bc2c90/d .functor OR 1, L_0x1bc4fc0, L_0x1bc5120, C4<0>, C4<0>;
L_0x1bc2c90 .delay 1 (40,40,40) L_0x1bc2c90/d;
L_0x1bc2e80/d .functor NOR 1, L_0x1bc4fc0, L_0x1bc5120, C4<0>, C4<0>;
L_0x1bc2e80 .delay 1 (20,20,20) L_0x1bc2e80/d;
L_0x1bc2f40/d .functor XOR 1, L_0x1bc4fc0, L_0x1bc5120, C4<0>, C4<0>;
L_0x1bc2f40 .delay 1 (40,40,40) L_0x1bc2f40/d;
L_0x1bc3980/d .functor NOT 1, L_0x1bc2990, C4<0>, C4<0>, C4<0>;
L_0x1bc3980 .delay 1 (10,10,10) L_0x1bc3980/d;
L_0x1bc3ae0/d .functor NOT 1, L_0x1bc2a30, C4<0>, C4<0>, C4<0>;
L_0x1bc3ae0 .delay 1 (10,10,10) L_0x1bc3ae0/d;
L_0x1bc3ba0/d .functor NOT 1, L_0x1bc2ad0, C4<0>, C4<0>, C4<0>;
L_0x1bc3ba0 .delay 1 (10,10,10) L_0x1bc3ba0/d;
L_0x1bc3d50/d .functor AND 1, L_0x1bc32c0, L_0x1bc3980, L_0x1bc3ae0, L_0x1bc3ba0;
L_0x1bc3d50 .delay 1 (80,80,80) L_0x1bc3d50/d;
L_0x1bc3f00/d .functor AND 1, L_0x1bc32c0, L_0x1bc2990, L_0x1bc3ae0, L_0x1bc3ba0;
L_0x1bc3f00 .delay 1 (80,80,80) L_0x1bc3f00/d;
L_0x1bc4110/d .functor AND 1, L_0x1bc2f40, L_0x1bc3980, L_0x1bc2a30, L_0x1bc3ba0;
L_0x1bc4110 .delay 1 (80,80,80) L_0x1bc4110/d;
L_0x1bc42f0/d .functor AND 1, L_0x1bc32c0, L_0x1bc2990, L_0x1bc2a30, L_0x1bc3ba0;
L_0x1bc42f0 .delay 1 (80,80,80) L_0x1bc42f0/d;
L_0x1bc44c0/d .functor AND 1, L_0x1bc2680, L_0x1bc3980, L_0x1bc3ae0, L_0x1bc2ad0;
L_0x1bc44c0 .delay 1 (80,80,80) L_0x1bc44c0/d;
L_0x1bc46a0/d .functor AND 1, L_0x1bc1eb0, L_0x1bc2990, L_0x1bc3ae0, L_0x1bc2ad0;
L_0x1bc46a0 .delay 1 (80,80,80) L_0x1bc46a0/d;
L_0x1bc4450/d .functor AND 1, L_0x1bc2e80, L_0x1bc3980, L_0x1bc2a30, L_0x1bc2ad0;
L_0x1bc4450 .delay 1 (80,80,80) L_0x1bc4450/d;
L_0x1bc4a30/d .functor AND 1, L_0x1bc2c90, L_0x1bc2990, L_0x1bc2a30, L_0x1bc2ad0;
L_0x1bc4a30 .delay 1 (80,80,80) L_0x1bc4a30/d;
L_0x1bc4bd0/0/0 .functor OR 1, L_0x1bc3d50, L_0x1bc3f00, L_0x1bc4110, L_0x1bc44c0;
L_0x1bc4bd0/0/4 .functor OR 1, L_0x1bc46a0, L_0x1bc4450, L_0x1bc4a30, L_0x1bc42f0;
L_0x1bc4bd0/d .functor OR 1, L_0x1bc4bd0/0/0, L_0x1bc4bd0/0/4, C4<0>, C4<0>;
L_0x1bc4bd0 .delay 1 (160,160,160) L_0x1bc4bd0/d;
v0x1935fc0_0 .net "a", 0 0, L_0x1bc4fc0;  1 drivers
v0x1936080_0 .net "addSub", 0 0, L_0x1bc32c0;  1 drivers
v0x1935af0_0 .net "andRes", 0 0, L_0x1bc2680;  1 drivers
v0x1935bc0_0 .net "b", 0 0, L_0x1bc5120;  1 drivers
v0x1935620_0 .net "carryIn", 0 0, L_0x1bc28f0;  1 drivers
v0x19356c0_0 .net "carryOut", 0 0, L_0x1bc3780;  1 drivers
v0x1935150_0 .net "initialResult", 0 0, L_0x1bc4bd0;  1 drivers
v0x19351f0_0 .net "isAdd", 0 0, L_0x1bc3d50;  1 drivers
v0x1934c80_0 .net "isAnd", 0 0, L_0x1bc44c0;  1 drivers
v0x1934d20_0 .net "isNand", 0 0, L_0x1bc46a0;  1 drivers
v0x19347b0_0 .net "isNor", 0 0, L_0x1bc4450;  1 drivers
v0x1934850_0 .net "isOr", 0 0, L_0x1bc4a30;  1 drivers
v0x19342e0_0 .net "isSLT", 0 0, L_0x1bc42f0;  1 drivers
v0x19343a0_0 .net "isSub", 0 0, L_0x1bc3f00;  1 drivers
v0x1933e10_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x1933eb0_0 .net "isXor", 0 0, L_0x1bc4110;  1 drivers
v0x1933940_0 .net "nandRes", 0 0, L_0x1bc1eb0;  1 drivers
v0x1933460_0 .net "norRes", 0 0, L_0x1bc2e80;  1 drivers
v0x1933520_0 .net "orRes", 0 0, L_0x1bc2c90;  1 drivers
v0x193b400_0 .net "s0", 0 0, L_0x1bc2990;  1 drivers
v0x193b4c0_0 .net "s0inv", 0 0, L_0x1bc3980;  1 drivers
v0x1920910_0 .net "s1", 0 0, L_0x1bc2a30;  1 drivers
v0x19209d0_0 .net "s1inv", 0 0, L_0x1bc3ae0;  1 drivers
v0x1922fa0_0 .net "s2", 0 0, L_0x1bc2ad0;  1 drivers
v0x1923060_0 .net "s2inv", 0 0, L_0x1bc3ba0;  1 drivers
v0x1922ad0_0 .net "xorRes", 0 0, L_0x1bc2f40;  1 drivers
S_0x1937ca0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1938640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1bc30a0/d .functor XOR 1, L_0x1bc5120, L_0x1be90f0, C4<0>, C4<0>;
L_0x1bc30a0 .delay 1 (40,40,40) L_0x1bc30a0/d;
L_0x1bc3160/d .functor XOR 1, L_0x1bc4fc0, L_0x1bc30a0, C4<0>, C4<0>;
L_0x1bc3160 .delay 1 (40,40,40) L_0x1bc3160/d;
L_0x1bc32c0/d .functor XOR 1, L_0x1bc3160, L_0x1bc28f0, C4<0>, C4<0>;
L_0x1bc32c0 .delay 1 (40,40,40) L_0x1bc32c0/d;
L_0x1bc34c0/d .functor AND 1, L_0x1bc4fc0, L_0x1bc30a0, C4<1>, C4<1>;
L_0x1bc34c0 .delay 1 (40,40,40) L_0x1bc34c0/d;
L_0x1bc2d00/d .functor AND 1, L_0x1bc3160, L_0x1bc28f0, C4<1>, C4<1>;
L_0x1bc2d00 .delay 1 (40,40,40) L_0x1bc2d00/d;
L_0x1bc3780/d .functor OR 1, L_0x1bc34c0, L_0x1bc2d00, C4<0>, C4<0>;
L_0x1bc3780 .delay 1 (40,40,40) L_0x1bc3780/d;
v0x19377d0_0 .net "AandB", 0 0, L_0x1bc34c0;  1 drivers
v0x19378b0_0 .net "BxorSub", 0 0, L_0x1bc30a0;  1 drivers
v0x1937300_0 .net "a", 0 0, L_0x1bc4fc0;  alias, 1 drivers
v0x19373a0_0 .net "b", 0 0, L_0x1bc5120;  alias, 1 drivers
v0x1936e30_0 .net "carryin", 0 0, L_0x1bc28f0;  alias, 1 drivers
v0x1936ef0_0 .net "carryout", 0 0, L_0x1bc3780;  alias, 1 drivers
v0x1936960_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x1936a00_0 .net "res", 0 0, L_0x1bc32c0;  alias, 1 drivers
v0x1936490_0 .net "xAorB", 0 0, L_0x1bc3160;  1 drivers
v0x1936550_0 .net "xAorBandCin", 0 0, L_0x1bc2d00;  1 drivers
S_0x1922600 .scope generate, "genblk1[20]" "genblk1[20]" 4 165, 4 165 0, S_0x19f0d00;
 .timescale 0 0;
P_0x19382f0 .param/l "i" 0 4 165, +C4<010100>;
S_0x1922130 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1922600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1bc5060/d .functor AND 1, L_0x1bc7a20, L_0x1bc7b80, C4<1>, C4<1>;
L_0x1bc5060 .delay 1 (40,40,40) L_0x1bc5060/d;
L_0x1bc4890/d .functor NAND 1, L_0x1bc7a20, L_0x1bc7b80, C4<1>, C4<1>;
L_0x1bc4890 .delay 1 (20,20,20) L_0x1bc4890/d;
L_0x1bc56f0/d .functor OR 1, L_0x1bc7a20, L_0x1bc7b80, C4<0>, C4<0>;
L_0x1bc56f0 .delay 1 (40,40,40) L_0x1bc56f0/d;
L_0x1bc58e0/d .functor NOR 1, L_0x1bc7a20, L_0x1bc7b80, C4<0>, C4<0>;
L_0x1bc58e0 .delay 1 (20,20,20) L_0x1bc58e0/d;
L_0x1bc59a0/d .functor XOR 1, L_0x1bc7a20, L_0x1bc7b80, C4<0>, C4<0>;
L_0x1bc59a0 .delay 1 (40,40,40) L_0x1bc59a0/d;
L_0x1bc63e0/d .functor NOT 1, L_0x1bc5370, C4<0>, C4<0>, C4<0>;
L_0x1bc63e0 .delay 1 (10,10,10) L_0x1bc63e0/d;
L_0x1bc6540/d .functor NOT 1, L_0x1bc5410, C4<0>, C4<0>, C4<0>;
L_0x1bc6540 .delay 1 (10,10,10) L_0x1bc6540/d;
L_0x1bc6600/d .functor NOT 1, L_0x1bc54b0, C4<0>, C4<0>, C4<0>;
L_0x1bc6600 .delay 1 (10,10,10) L_0x1bc6600/d;
L_0x1bc67b0/d .functor AND 1, L_0x1bc5d20, L_0x1bc63e0, L_0x1bc6540, L_0x1bc6600;
L_0x1bc67b0 .delay 1 (80,80,80) L_0x1bc67b0/d;
L_0x1bc6960/d .functor AND 1, L_0x1bc5d20, L_0x1bc5370, L_0x1bc6540, L_0x1bc6600;
L_0x1bc6960 .delay 1 (80,80,80) L_0x1bc6960/d;
L_0x1bc6b70/d .functor AND 1, L_0x1bc59a0, L_0x1bc63e0, L_0x1bc5410, L_0x1bc6600;
L_0x1bc6b70 .delay 1 (80,80,80) L_0x1bc6b70/d;
L_0x1bc6d50/d .functor AND 1, L_0x1bc5d20, L_0x1bc5370, L_0x1bc5410, L_0x1bc6600;
L_0x1bc6d50 .delay 1 (80,80,80) L_0x1bc6d50/d;
L_0x1bc6f20/d .functor AND 1, L_0x1bc5060, L_0x1bc63e0, L_0x1bc6540, L_0x1bc54b0;
L_0x1bc6f20 .delay 1 (80,80,80) L_0x1bc6f20/d;
L_0x1bc7100/d .functor AND 1, L_0x1bc4890, L_0x1bc5370, L_0x1bc6540, L_0x1bc54b0;
L_0x1bc7100 .delay 1 (80,80,80) L_0x1bc7100/d;
L_0x1bc6eb0/d .functor AND 1, L_0x1bc58e0, L_0x1bc63e0, L_0x1bc5410, L_0x1bc54b0;
L_0x1bc6eb0 .delay 1 (80,80,80) L_0x1bc6eb0/d;
L_0x1bc7490/d .functor AND 1, L_0x1bc56f0, L_0x1bc5370, L_0x1bc5410, L_0x1bc54b0;
L_0x1bc7490 .delay 1 (80,80,80) L_0x1bc7490/d;
L_0x1bc7630/0/0 .functor OR 1, L_0x1bc67b0, L_0x1bc6960, L_0x1bc6b70, L_0x1bc6f20;
L_0x1bc7630/0/4 .functor OR 1, L_0x1bc7100, L_0x1bc6eb0, L_0x1bc7490, L_0x1bc6d50;
L_0x1bc7630/d .functor OR 1, L_0x1bc7630/0/0, L_0x1bc7630/0/4, C4<0>, C4<0>;
L_0x1bc7630 .delay 1 (160,160,160) L_0x1bc7630/d;
v0x19f7280_0 .net "a", 0 0, L_0x1bc7a20;  1 drivers
v0x19f7320_0 .net "addSub", 0 0, L_0x1bc5d20;  1 drivers
v0x19f6e30_0 .net "andRes", 0 0, L_0x1bc5060;  1 drivers
v0x19f6f00_0 .net "b", 0 0, L_0x1bc7b80;  1 drivers
v0x19f6a40_0 .net "carryIn", 0 0, L_0x1bc52d0;  1 drivers
v0x19f6ae0_0 .net "carryOut", 0 0, L_0x1bc61e0;  1 drivers
v0x19f0620_0 .net "initialResult", 0 0, L_0x1bc7630;  1 drivers
v0x19f06c0_0 .net "isAdd", 0 0, L_0x1bc67b0;  1 drivers
v0x19e4b90_0 .net "isAnd", 0 0, L_0x1bc6f20;  1 drivers
v0x19e4c30_0 .net "isNand", 0 0, L_0x1bc7100;  1 drivers
v0x19dfce0_0 .net "isNor", 0 0, L_0x1bc6eb0;  1 drivers
v0x19dfd80_0 .net "isOr", 0 0, L_0x1bc7490;  1 drivers
v0x19df890_0 .net "isSLT", 0 0, L_0x1bc6d50;  1 drivers
v0x19df950_0 .net "isSub", 0 0, L_0x1bc6960;  1 drivers
v0x19df4a0_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x19df540_0 .net "isXor", 0 0, L_0x1bc6b70;  1 drivers
v0x19d9f10_0 .net "nandRes", 0 0, L_0x1bc4890;  1 drivers
v0x19d9ac0_0 .net "norRes", 0 0, L_0x1bc58e0;  1 drivers
v0x19d9b80_0 .net "orRes", 0 0, L_0x1bc56f0;  1 drivers
v0x19d96d0_0 .net "s0", 0 0, L_0x1bc5370;  1 drivers
v0x19d9790_0 .net "s0inv", 0 0, L_0x1bc63e0;  1 drivers
v0x19d4140_0 .net "s1", 0 0, L_0x1bc5410;  1 drivers
v0x19d4200_0 .net "s1inv", 0 0, L_0x1bc6540;  1 drivers
v0x19d3cf0_0 .net "s2", 0 0, L_0x1bc54b0;  1 drivers
v0x19d3db0_0 .net "s2inv", 0 0, L_0x1bc6600;  1 drivers
v0x19d3900_0 .net "xorRes", 0 0, L_0x1bc59a0;  1 drivers
S_0x191ff70 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1922130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1bc5b00/d .functor XOR 1, L_0x1bc7b80, L_0x1be90f0, C4<0>, C4<0>;
L_0x1bc5b00 .delay 1 (40,40,40) L_0x1bc5b00/d;
L_0x1bc5bc0/d .functor XOR 1, L_0x1bc7a20, L_0x1bc5b00, C4<0>, C4<0>;
L_0x1bc5bc0 .delay 1 (40,40,40) L_0x1bc5bc0/d;
L_0x1bc5d20/d .functor XOR 1, L_0x1bc5bc0, L_0x1bc52d0, C4<0>, C4<0>;
L_0x1bc5d20 .delay 1 (40,40,40) L_0x1bc5d20/d;
L_0x1bc5f20/d .functor AND 1, L_0x1bc7a20, L_0x1bc5b00, C4<1>, C4<1>;
L_0x1bc5f20 .delay 1 (40,40,40) L_0x1bc5f20/d;
L_0x1bc5760/d .functor AND 1, L_0x1bc5bc0, L_0x1bc52d0, C4<1>, C4<1>;
L_0x1bc5760 .delay 1 (40,40,40) L_0x1bc5760/d;
L_0x1bc61e0/d .functor OR 1, L_0x1bc5f20, L_0x1bc5760, C4<0>, C4<0>;
L_0x1bc61e0 .delay 1 (40,40,40) L_0x1bc61e0/d;
v0x1921780_0 .net "AandB", 0 0, L_0x1bc5f20;  1 drivers
v0x1921860_0 .net "BxorSub", 0 0, L_0x1bc5b00;  1 drivers
v0x19212b0_0 .net "a", 0 0, L_0x1bc7a20;  alias, 1 drivers
v0x1921350_0 .net "b", 0 0, L_0x1bc7b80;  alias, 1 drivers
v0x1920dd0_0 .net "carryin", 0 0, L_0x1bc52d0;  alias, 1 drivers
v0x1920e90_0 .net "carryout", 0 0, L_0x1bc61e0;  alias, 1 drivers
v0x192a0c0_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x192a160_0 .net "res", 0 0, L_0x1bc5d20;  alias, 1 drivers
v0x1908530_0 .net "xAorB", 0 0, L_0x1bc5bc0;  1 drivers
v0x19085f0_0 .net "xAorBandCin", 0 0, L_0x1bc5760;  1 drivers
S_0x19c2970 .scope generate, "genblk1[21]" "genblk1[21]" 4 165, 4 165 0, S_0x19f0d00;
 .timescale 0 0;
P_0x1923120 .param/l "i" 0 4 165, +C4<010101>;
S_0x19c2520 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x19c2970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1bc7ac0/d .functor AND 1, L_0x1bca460, L_0x1bca5c0, C4<1>, C4<1>;
L_0x1bc7ac0 .delay 1 (40,40,40) L_0x1bc7ac0/d;
L_0x1bc72f0/d .functor NAND 1, L_0x1bca460, L_0x1bca5c0, C4<1>, C4<1>;
L_0x1bc72f0 .delay 1 (20,20,20) L_0x1bc72f0/d;
L_0x1bc8130/d .functor OR 1, L_0x1bca460, L_0x1bca5c0, C4<0>, C4<0>;
L_0x1bc8130 .delay 1 (40,40,40) L_0x1bc8130/d;
L_0x1bc8320/d .functor NOR 1, L_0x1bca460, L_0x1bca5c0, C4<0>, C4<0>;
L_0x1bc8320 .delay 1 (20,20,20) L_0x1bc8320/d;
L_0x1bc83e0/d .functor XOR 1, L_0x1bca460, L_0x1bca5c0, C4<0>, C4<0>;
L_0x1bc83e0 .delay 1 (40,40,40) L_0x1bc83e0/d;
L_0x1bc8e20/d .functor NOT 1, L_0x1bc7dd0, C4<0>, C4<0>, C4<0>;
L_0x1bc8e20 .delay 1 (10,10,10) L_0x1bc8e20/d;
L_0x1bc8f80/d .functor NOT 1, L_0x1bc7e70, C4<0>, C4<0>, C4<0>;
L_0x1bc8f80 .delay 1 (10,10,10) L_0x1bc8f80/d;
L_0x1bc9040/d .functor NOT 1, L_0x1bc7f10, C4<0>, C4<0>, C4<0>;
L_0x1bc9040 .delay 1 (10,10,10) L_0x1bc9040/d;
L_0x1bc91f0/d .functor AND 1, L_0x1bc8760, L_0x1bc8e20, L_0x1bc8f80, L_0x1bc9040;
L_0x1bc91f0 .delay 1 (80,80,80) L_0x1bc91f0/d;
L_0x1bc93a0/d .functor AND 1, L_0x1bc8760, L_0x1bc7dd0, L_0x1bc8f80, L_0x1bc9040;
L_0x1bc93a0 .delay 1 (80,80,80) L_0x1bc93a0/d;
L_0x1bc95b0/d .functor AND 1, L_0x1bc83e0, L_0x1bc8e20, L_0x1bc7e70, L_0x1bc9040;
L_0x1bc95b0 .delay 1 (80,80,80) L_0x1bc95b0/d;
L_0x1bc9790/d .functor AND 1, L_0x1bc8760, L_0x1bc7dd0, L_0x1bc7e70, L_0x1bc9040;
L_0x1bc9790 .delay 1 (80,80,80) L_0x1bc9790/d;
L_0x1bc9960/d .functor AND 1, L_0x1bc7ac0, L_0x1bc8e20, L_0x1bc8f80, L_0x1bc7f10;
L_0x1bc9960 .delay 1 (80,80,80) L_0x1bc9960/d;
L_0x1bc9b40/d .functor AND 1, L_0x1bc72f0, L_0x1bc7dd0, L_0x1bc8f80, L_0x1bc7f10;
L_0x1bc9b40 .delay 1 (80,80,80) L_0x1bc9b40/d;
L_0x1bc98f0/d .functor AND 1, L_0x1bc8320, L_0x1bc8e20, L_0x1bc7e70, L_0x1bc7f10;
L_0x1bc98f0 .delay 1 (80,80,80) L_0x1bc98f0/d;
L_0x1bc9ed0/d .functor AND 1, L_0x1bc8130, L_0x1bc7dd0, L_0x1bc7e70, L_0x1bc7f10;
L_0x1bc9ed0 .delay 1 (80,80,80) L_0x1bc9ed0/d;
L_0x1bca070/0/0 .functor OR 1, L_0x1bc91f0, L_0x1bc93a0, L_0x1bc95b0, L_0x1bc9960;
L_0x1bca070/0/4 .functor OR 1, L_0x1bc9b40, L_0x1bc98f0, L_0x1bc9ed0, L_0x1bc9790;
L_0x1bca070/d .functor OR 1, L_0x1bca070/0/0, L_0x1bca070/0/4, C4<0>, C4<0>;
L_0x1bca070 .delay 1 (160,160,160) L_0x1bca070/d;
v0x19b01b0_0 .net "a", 0 0, L_0x1bca460;  1 drivers
v0x19b0270_0 .net "addSub", 0 0, L_0x1bc8760;  1 drivers
v0x199f8a0_0 .net "andRes", 0 0, L_0x1bc7ac0;  1 drivers
v0x199f970_0 .net "b", 0 0, L_0x1bca5c0;  1 drivers
v0x199f460_0 .net "carryIn", 0 0, L_0x1bc7d30;  1 drivers
v0x199f500_0 .net "carryOut", 0 0, L_0x1bc8c20;  1 drivers
v0x199f070_0 .net "initialResult", 0 0, L_0x1bca070;  1 drivers
v0x199f110_0 .net "isAdd", 0 0, L_0x1bc91f0;  1 drivers
v0x1999ad0_0 .net "isAnd", 0 0, L_0x1bc9960;  1 drivers
v0x1999b70_0 .net "isNand", 0 0, L_0x1bc9b40;  1 drivers
v0x1999690_0 .net "isNor", 0 0, L_0x1bc98f0;  1 drivers
v0x1999730_0 .net "isOr", 0 0, L_0x1bc9ed0;  1 drivers
v0x19992a0_0 .net "isSLT", 0 0, L_0x1bc9790;  1 drivers
v0x1999360_0 .net "isSub", 0 0, L_0x1bc93a0;  1 drivers
v0x1993d00_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x1993da0_0 .net "isXor", 0 0, L_0x1bc95b0;  1 drivers
v0x19938c0_0 .net "nandRes", 0 0, L_0x1bc72f0;  1 drivers
v0x19934d0_0 .net "norRes", 0 0, L_0x1bc8320;  1 drivers
v0x1993590_0 .net "orRes", 0 0, L_0x1bc8130;  1 drivers
v0x1982560_0 .net "s0", 0 0, L_0x1bc7dd0;  1 drivers
v0x1982620_0 .net "s0inv", 0 0, L_0x1bc8e20;  1 drivers
v0x1982110_0 .net "s1", 0 0, L_0x1bc7e70;  1 drivers
v0x19821d0_0 .net "s1inv", 0 0, L_0x1bc8f80;  1 drivers
v0x1981d20_0 .net "s2", 0 0, L_0x1bc7f10;  1 drivers
v0x1981de0_0 .net "s2inv", 0 0, L_0x1bc9040;  1 drivers
v0x197c760_0 .net "xorRes", 0 0, L_0x1bc83e0;  1 drivers
S_0x19bcba0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x19c2520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1bc8540/d .functor XOR 1, L_0x1bca5c0, L_0x1be90f0, C4<0>, C4<0>;
L_0x1bc8540 .delay 1 (40,40,40) L_0x1bc8540/d;
L_0x1bc8600/d .functor XOR 1, L_0x1bca460, L_0x1bc8540, C4<0>, C4<0>;
L_0x1bc8600 .delay 1 (40,40,40) L_0x1bc8600/d;
L_0x1bc8760/d .functor XOR 1, L_0x1bc8600, L_0x1bc7d30, C4<0>, C4<0>;
L_0x1bc8760 .delay 1 (40,40,40) L_0x1bc8760/d;
L_0x1bc8960/d .functor AND 1, L_0x1bca460, L_0x1bc8540, C4<1>, C4<1>;
L_0x1bc8960 .delay 1 (40,40,40) L_0x1bc8960/d;
L_0x1bc81a0/d .functor AND 1, L_0x1bc8600, L_0x1bc7d30, C4<1>, C4<1>;
L_0x1bc81a0 .delay 1 (40,40,40) L_0x1bc81a0/d;
L_0x1bc8c20/d .functor OR 1, L_0x1bc8960, L_0x1bc81a0, C4<0>, C4<0>;
L_0x1bc8c20 .delay 1 (40,40,40) L_0x1bc8c20/d;
v0x19bc750_0 .net "AandB", 0 0, L_0x1bc8960;  1 drivers
v0x19bc830_0 .net "BxorSub", 0 0, L_0x1bc8540;  1 drivers
v0x19bc360_0 .net "a", 0 0, L_0x1bca460;  alias, 1 drivers
v0x19bc400_0 .net "b", 0 0, L_0x1bca5c0;  alias, 1 drivers
v0x19b6dd0_0 .net "carryin", 0 0, L_0x1bc7d30;  alias, 1 drivers
v0x19b6e90_0 .net "carryout", 0 0, L_0x1bc8c20;  alias, 1 drivers
v0x19b6980_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x19b6a20_0 .net "res", 0 0, L_0x1bc8760;  alias, 1 drivers
v0x19b6590_0 .net "xAorB", 0 0, L_0x1bc8600;  1 drivers
v0x19b6650_0 .net "xAorBandCin", 0 0, L_0x1bc81a0;  1 drivers
S_0x197c310 .scope generate, "genblk1[22]" "genblk1[22]" 4 165, 4 165 0, S_0x19f0d00;
 .timescale 0 0;
P_0x19b6f50 .param/l "i" 0 4 165, +C4<010110>;
S_0x197bf20 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x197c310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1bca500/d .functor AND 1, L_0x1bcd360, L_0x1bcd4c0, C4<1>, C4<1>;
L_0x1bca500 .delay 1 (40,40,40) L_0x1bca500/d;
L_0x1bc9d30/d .functor NAND 1, L_0x1bcd360, L_0x1bcd4c0, C4<1>, C4<1>;
L_0x1bc9d30 .delay 1 (20,20,20) L_0x1bc9d30/d;
L_0x1bca770/d .functor OR 1, L_0x1bcd360, L_0x1bcd4c0, C4<0>, C4<0>;
L_0x1bca770 .delay 1 (40,40,40) L_0x1bca770/d;
L_0x1bca960/d .functor NOR 1, L_0x1bcd360, L_0x1bcd4c0, C4<0>, C4<0>;
L_0x1bca960 .delay 1 (20,20,20) L_0x1bca960/d;
L_0x1bcaa20/d .functor XOR 1, L_0x1bcd360, L_0x1bcd4c0, C4<0>, C4<0>;
L_0x1bcaa20 .delay 1 (40,40,40) L_0x1bcaa20/d;
L_0x1bcbd20/d .functor NOT 1, L_0x1bcb430, C4<0>, C4<0>, C4<0>;
L_0x1bcbd20 .delay 1 (10,10,10) L_0x1bcbd20/d;
L_0x1bcbe80/d .functor NOT 1, L_0x1bcb4d0, C4<0>, C4<0>, C4<0>;
L_0x1bcbe80 .delay 1 (10,10,10) L_0x1bcbe80/d;
L_0x1bcbf40/d .functor NOT 1, L_0x1bcb570, C4<0>, C4<0>, C4<0>;
L_0x1bcbf40 .delay 1 (10,10,10) L_0x1bcbf40/d;
L_0x1bcc0f0/d .functor AND 1, L_0x1bad8d0, L_0x1bcbd20, L_0x1bcbe80, L_0x1bcbf40;
L_0x1bcc0f0 .delay 1 (80,80,80) L_0x1bcc0f0/d;
L_0x1bcc2a0/d .functor AND 1, L_0x1bad8d0, L_0x1bcb430, L_0x1bcbe80, L_0x1bcbf40;
L_0x1bcc2a0 .delay 1 (80,80,80) L_0x1bcc2a0/d;
L_0x1bcc4b0/d .functor AND 1, L_0x1bcaa20, L_0x1bcbd20, L_0x1bcb4d0, L_0x1bcbf40;
L_0x1bcc4b0 .delay 1 (80,80,80) L_0x1bcc4b0/d;
L_0x1bcc690/d .functor AND 1, L_0x1bad8d0, L_0x1bcb430, L_0x1bcb4d0, L_0x1bcbf40;
L_0x1bcc690 .delay 1 (80,80,80) L_0x1bcc690/d;
L_0x1bcc860/d .functor AND 1, L_0x1bca500, L_0x1bcbd20, L_0x1bcbe80, L_0x1bcb570;
L_0x1bcc860 .delay 1 (80,80,80) L_0x1bcc860/d;
L_0x1bcca40/d .functor AND 1, L_0x1bc9d30, L_0x1bcb430, L_0x1bcbe80, L_0x1bcb570;
L_0x1bcca40 .delay 1 (80,80,80) L_0x1bcca40/d;
L_0x1bcc7f0/d .functor AND 1, L_0x1bca960, L_0x1bcbd20, L_0x1bcb4d0, L_0x1bcb570;
L_0x1bcc7f0 .delay 1 (80,80,80) L_0x1bcc7f0/d;
L_0x1bccdd0/d .functor AND 1, L_0x1bca770, L_0x1bcb430, L_0x1bcb4d0, L_0x1bcb570;
L_0x1bccdd0 .delay 1 (80,80,80) L_0x1bccdd0/d;
L_0x1bccf70/0/0 .functor OR 1, L_0x1bcc0f0, L_0x1bcc2a0, L_0x1bcc4b0, L_0x1bcc860;
L_0x1bccf70/0/4 .functor OR 1, L_0x1bcca40, L_0x1bcc7f0, L_0x1bccdd0, L_0x1bcc690;
L_0x1bccf70/d .functor OR 1, L_0x1bccf70/0/0, L_0x1bccf70/0/4, C4<0>, C4<0>;
L_0x1bccf70 .delay 1 (160,160,160) L_0x1bccf70/d;
v0x1959680_0 .net "a", 0 0, L_0x1bcd360;  1 drivers
v0x1959740_0 .net "addSub", 0 0, L_0x1bad8d0;  1 drivers
v0x1959240_0 .net "andRes", 0 0, L_0x1bca500;  1 drivers
v0x1959310_0 .net "b", 0 0, L_0x1bcd4c0;  1 drivers
v0x1958e50_0 .net "carryIn", 0 0, L_0x1bcb390;  1 drivers
v0x1958ef0_0 .net "carryOut", 0 0, L_0x1bcbb20;  1 drivers
v0x19538d0_0 .net "initialResult", 0 0, L_0x1bccf70;  1 drivers
v0x1953970_0 .net "isAdd", 0 0, L_0x1bcc0f0;  1 drivers
v0x1953460_0 .net "isAnd", 0 0, L_0x1bcc860;  1 drivers
v0x1953500_0 .net "isNand", 0 0, L_0x1bcca40;  1 drivers
v0x19530a0_0 .net "isNor", 0 0, L_0x1bcc7f0;  1 drivers
v0x1953140_0 .net "isOr", 0 0, L_0x1bccdd0;  1 drivers
v0x1946f40_0 .net "isSLT", 0 0, L_0x1bcc690;  1 drivers
v0x1947000_0 .net "isSub", 0 0, L_0x1bcc2a0;  1 drivers
v0x17fbb30_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x17fbbd0_0 .net "isXor", 0 0, L_0x1bcc4b0;  1 drivers
v0x17fb6e0_0 .net "nandRes", 0 0, L_0x1bc9d30;  1 drivers
v0x17fb2f0_0 .net "norRes", 0 0, L_0x1bca960;  1 drivers
v0x17fb3b0_0 .net "orRes", 0 0, L_0x1bca770;  1 drivers
v0x17f5d60_0 .net "s0", 0 0, L_0x1bcb430;  1 drivers
v0x17f5e20_0 .net "s0inv", 0 0, L_0x1bcbd20;  1 drivers
v0x17f5910_0 .net "s1", 0 0, L_0x1bcb4d0;  1 drivers
v0x17f59d0_0 .net "s1inv", 0 0, L_0x1bcbe80;  1 drivers
v0x17f5520_0 .net "s2", 0 0, L_0x1bcb570;  1 drivers
v0x17f55e0_0 .net "s2inv", 0 0, L_0x1bcbf40;  1 drivers
v0x17ef120_0 .net "xorRes", 0 0, L_0x1bcaa20;  1 drivers
S_0x1976510 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x197bf20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1bad630/d .functor XOR 1, L_0x1bcd4c0, L_0x1be90f0, C4<0>, C4<0>;
L_0x1bad630 .delay 1 (40,40,40) L_0x1bad630/d;
L_0x1bad720/d .functor XOR 1, L_0x1bcd360, L_0x1bad630, C4<0>, C4<0>;
L_0x1bad720 .delay 1 (40,40,40) L_0x1bad720/d;
L_0x1bad8d0/d .functor XOR 1, L_0x1bad720, L_0x1bcb390, C4<0>, C4<0>;
L_0x1bad8d0 .delay 1 (40,40,40) L_0x1bad8d0/d;
L_0x1bcb860/d .functor AND 1, L_0x1bcd360, L_0x1bad630, C4<1>, C4<1>;
L_0x1bcb860 .delay 1 (40,40,40) L_0x1bcb860/d;
L_0x1bca7e0/d .functor AND 1, L_0x1bad720, L_0x1bcb390, C4<1>, C4<1>;
L_0x1bca7e0 .delay 1 (40,40,40) L_0x1bca7e0/d;
L_0x1bcbb20/d .functor OR 1, L_0x1bcb860, L_0x1bca7e0, C4<0>, C4<0>;
L_0x1bcbb20 .delay 1 (40,40,40) L_0x1bcbb20/d;
v0x1976120_0 .net "AandB", 0 0, L_0x1bcb860;  1 drivers
v0x1976200_0 .net "BxorSub", 0 0, L_0x1bad630;  1 drivers
v0x196fd60_0 .net "a", 0 0, L_0x1bcd360;  alias, 1 drivers
v0x196fe00_0 .net "b", 0 0, L_0x1bcd4c0;  alias, 1 drivers
v0x195f450_0 .net "carryin", 0 0, L_0x1bcb390;  alias, 1 drivers
v0x195f510_0 .net "carryout", 0 0, L_0x1bcbb20;  alias, 1 drivers
v0x195f010_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x195f0b0_0 .net "res", 0 0, L_0x1bad8d0;  alias, 1 drivers
v0x195ec20_0 .net "xAorB", 0 0, L_0x1bad720;  1 drivers
v0x195ece0_0 .net "xAorBandCin", 0 0, L_0x1bca7e0;  1 drivers
S_0x17de800 .scope generate, "genblk1[23]" "genblk1[23]" 4 165, 4 165 0, S_0x19f0d00;
 .timescale 0 0;
P_0x19470c0 .param/l "i" 0 4 165, +C4<010111>;
S_0x17de3b0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x17de800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1bcd400/d .functor AND 1, L_0x1bcfe60, L_0x1b8f100, C4<1>, C4<1>;
L_0x1bcd400 .delay 1 (40,40,40) L_0x1bcd400/d;
L_0x1bcb6b0/d .functor NAND 1, L_0x1bcfe60, L_0x1b8f100, C4<1>, C4<1>;
L_0x1bcb6b0 .delay 1 (20,20,20) L_0x1bcb6b0/d;
L_0x1bcdad0/d .functor OR 1, L_0x1bcfe60, L_0x1b8f100, C4<0>, C4<0>;
L_0x1bcdad0 .delay 1 (40,40,40) L_0x1bcdad0/d;
L_0x1bcdc60/d .functor NOR 1, L_0x1bcfe60, L_0x1b8f100, C4<0>, C4<0>;
L_0x1bcdc60 .delay 1 (20,20,20) L_0x1bcdc60/d;
L_0x1bcdd20/d .functor XOR 1, L_0x1bcfe60, L_0x1b8f100, C4<0>, C4<0>;
L_0x1bcdd20 .delay 1 (40,40,40) L_0x1bcdd20/d;
L_0x1bce7d0/d .functor NOT 1, L_0x1b8f340, C4<0>, C4<0>, C4<0>;
L_0x1bce7d0 .delay 1 (10,10,10) L_0x1bce7d0/d;
L_0x1bce930/d .functor NOT 1, L_0x1b8f3e0, C4<0>, C4<0>, C4<0>;
L_0x1bce930 .delay 1 (10,10,10) L_0x1bce930/d;
L_0x1bce9f0/d .functor NOT 1, L_0x1bcd670, C4<0>, C4<0>, C4<0>;
L_0x1bce9f0 .delay 1 (10,10,10) L_0x1bce9f0/d;
L_0x1bceba0/d .functor AND 1, L_0x1bce0f0, L_0x1bce7d0, L_0x1bce930, L_0x1bce9f0;
L_0x1bceba0 .delay 1 (80,80,80) L_0x1bceba0/d;
L_0x1bced50/d .functor AND 1, L_0x1bce0f0, L_0x1b8f340, L_0x1bce930, L_0x1bce9f0;
L_0x1bced50 .delay 1 (80,80,80) L_0x1bced50/d;
L_0x1bcef60/d .functor AND 1, L_0x1bcdd20, L_0x1bce7d0, L_0x1b8f3e0, L_0x1bce9f0;
L_0x1bcef60 .delay 1 (80,80,80) L_0x1bcef60/d;
L_0x1bcf140/d .functor AND 1, L_0x1bce0f0, L_0x1b8f340, L_0x1b8f3e0, L_0x1bce9f0;
L_0x1bcf140 .delay 1 (80,80,80) L_0x1bcf140/d;
L_0x1bcf310/d .functor AND 1, L_0x1bcd400, L_0x1bce7d0, L_0x1bce930, L_0x1bcd670;
L_0x1bcf310 .delay 1 (80,80,80) L_0x1bcf310/d;
L_0x1bcf4f0/d .functor AND 1, L_0x1bcb6b0, L_0x1b8f340, L_0x1bce930, L_0x1bcd670;
L_0x1bcf4f0 .delay 1 (80,80,80) L_0x1bcf4f0/d;
L_0x1bcf2a0/d .functor AND 1, L_0x1bcdc60, L_0x1bce7d0, L_0x1b8f3e0, L_0x1bcd670;
L_0x1bcf2a0 .delay 1 (80,80,80) L_0x1bcf2a0/d;
L_0x1bcf8d0/d .functor AND 1, L_0x1bcdad0, L_0x1b8f340, L_0x1b8f3e0, L_0x1bcd670;
L_0x1bcf8d0 .delay 1 (80,80,80) L_0x1bcf8d0/d;
L_0x1bcfa70/0/0 .functor OR 1, L_0x1bceba0, L_0x1bced50, L_0x1bcef60, L_0x1bcf310;
L_0x1bcfa70/0/4 .functor OR 1, L_0x1bcf4f0, L_0x1bcf2a0, L_0x1bcf8d0, L_0x1bcf140;
L_0x1bcfa70/d .functor OR 1, L_0x1bcfa70/0/0, L_0x1bcfa70/0/4, C4<0>, C4<0>;
L_0x1bcfa70 .delay 1 (160,160,160) L_0x1bcfa70/d;
v0x17cc050_0 .net "a", 0 0, L_0x1bcfe60;  1 drivers
v0x17cc110_0 .net "addSub", 0 0, L_0x1bce0f0;  1 drivers
v0x17c05c0_0 .net "andRes", 0 0, L_0x1bcd400;  1 drivers
v0x17c0690_0 .net "b", 0 0, L_0x1b8f100;  1 drivers
v0x17bb710_0 .net "carryIn", 0 0, L_0x1bcdb90;  1 drivers
v0x17bb7b0_0 .net "carryOut", 0 0, L_0x1bce5d0;  1 drivers
v0x17bb2c0_0 .net "initialResult", 0 0, L_0x1bcfa70;  1 drivers
v0x17bb360_0 .net "isAdd", 0 0, L_0x1bceba0;  1 drivers
v0x17baed0_0 .net "isAnd", 0 0, L_0x1bcf310;  1 drivers
v0x17baf70_0 .net "isNand", 0 0, L_0x1bcf4f0;  1 drivers
v0x17b5940_0 .net "isNor", 0 0, L_0x1bcf2a0;  1 drivers
v0x17b59e0_0 .net "isOr", 0 0, L_0x1bcf8d0;  1 drivers
v0x17b54f0_0 .net "isSLT", 0 0, L_0x1bcf140;  1 drivers
v0x17b55b0_0 .net "isSub", 0 0, L_0x1bced50;  1 drivers
v0x17b5100_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x17b51a0_0 .net "isXor", 0 0, L_0x1bcef60;  1 drivers
v0x17afb70_0 .net "nandRes", 0 0, L_0x1bcb6b0;  1 drivers
v0x17af720_0 .net "norRes", 0 0, L_0x1bcdc60;  1 drivers
v0x17af7e0_0 .net "orRes", 0 0, L_0x1bcdad0;  1 drivers
v0x17af330_0 .net "s0", 0 0, L_0x1b8f340;  1 drivers
v0x17af3f0_0 .net "s0inv", 0 0, L_0x1bce7d0;  1 drivers
v0x179e3c0_0 .net "s1", 0 0, L_0x1b8f3e0;  1 drivers
v0x179e480_0 .net "s1inv", 0 0, L_0x1bce930;  1 drivers
v0x179df70_0 .net "s2", 0 0, L_0x1bcd670;  1 drivers
v0x179e030_0 .net "s2inv", 0 0, L_0x1bce9f0;  1 drivers
v0x179db80_0 .net "xorRes", 0 0, L_0x1bcdd20;  1 drivers
S_0x17d8a30 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x17de3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1bcde80/d .functor XOR 1, L_0x1b8f100, L_0x1be90f0, C4<0>, C4<0>;
L_0x1bcde80 .delay 1 (40,40,40) L_0x1bcde80/d;
L_0x1bcdf40/d .functor XOR 1, L_0x1bcfe60, L_0x1bcde80, C4<0>, C4<0>;
L_0x1bcdf40 .delay 1 (40,40,40) L_0x1bcdf40/d;
L_0x1bce0f0/d .functor XOR 1, L_0x1bcdf40, L_0x1bcdb90, C4<0>, C4<0>;
L_0x1bce0f0 .delay 1 (40,40,40) L_0x1bce0f0/d;
L_0x1bce2f0/d .functor AND 1, L_0x1bcfe60, L_0x1bcde80, C4<1>, C4<1>;
L_0x1bce2f0 .delay 1 (40,40,40) L_0x1bce2f0/d;
L_0x1bce560/d .functor AND 1, L_0x1bcdf40, L_0x1bcdb90, C4<1>, C4<1>;
L_0x1bce560 .delay 1 (40,40,40) L_0x1bce560/d;
L_0x1bce5d0/d .functor OR 1, L_0x1bce2f0, L_0x1bce560, C4<0>, C4<0>;
L_0x1bce5d0 .delay 1 (40,40,40) L_0x1bce5d0/d;
v0x17d85e0_0 .net "AandB", 0 0, L_0x1bce2f0;  1 drivers
v0x17d86c0_0 .net "BxorSub", 0 0, L_0x1bcde80;  1 drivers
v0x17d81f0_0 .net "a", 0 0, L_0x1bcfe60;  alias, 1 drivers
v0x17d8290_0 .net "b", 0 0, L_0x1b8f100;  alias, 1 drivers
v0x17d2c60_0 .net "carryin", 0 0, L_0x1bcdb90;  alias, 1 drivers
v0x17d2d20_0 .net "carryout", 0 0, L_0x1bce5d0;  alias, 1 drivers
v0x17d2810_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x17d28b0_0 .net "res", 0 0, L_0x1bce0f0;  alias, 1 drivers
v0x17d2420_0 .net "xAorB", 0 0, L_0x1bcdf40;  1 drivers
v0x17d24e0_0 .net "xAorBandCin", 0 0, L_0x1bce560;  1 drivers
S_0x17985c0 .scope generate, "genblk1[24]" "genblk1[24]" 4 165, 4 165 0, S_0x19f0d00;
 .timescale 0 0;
P_0x17b5670 .param/l "i" 0 4 165, +C4<011000>;
S_0x1798170 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x17985c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1bcff00/d .functor AND 1, L_0x1bd2ce0, L_0x1bd2e40, C4<1>, C4<1>;
L_0x1bcff00 .delay 1 (40,40,40) L_0x1bcff00/d;
L_0x1bcf6e0/d .functor NAND 1, L_0x1bd2ce0, L_0x1bd2e40, C4<1>, C4<1>;
L_0x1bcf6e0 .delay 1 (20,20,20) L_0x1bcf6e0/d;
L_0x1bcd7b0/d .functor OR 1, L_0x1bd2ce0, L_0x1bd2e40, C4<0>, C4<0>;
L_0x1bcd7b0 .delay 1 (40,40,40) L_0x1bcd7b0/d;
L_0x1bcd9a0/d .functor NOR 1, L_0x1bd2ce0, L_0x1bd2e40, C4<0>, C4<0>;
L_0x1bcd9a0 .delay 1 (20,20,20) L_0x1bcd9a0/d;
L_0x1bd0c60/d .functor XOR 1, L_0x1bd2ce0, L_0x1bd2e40, C4<0>, C4<0>;
L_0x1bd0c60 .delay 1 (40,40,40) L_0x1bd0c60/d;
L_0x1bd1650/d .functor NOT 1, L_0x1bd0870, C4<0>, C4<0>, C4<0>;
L_0x1bd1650 .delay 1 (10,10,10) L_0x1bd1650/d;
L_0x1bd17b0/d .functor NOT 1, L_0x1bd0910, C4<0>, C4<0>, C4<0>;
L_0x1bd17b0 .delay 1 (10,10,10) L_0x1bd17b0/d;
L_0x1bd1870/d .functor NOT 1, L_0x1bd09b0, C4<0>, C4<0>, C4<0>;
L_0x1bd1870 .delay 1 (10,10,10) L_0x1bd1870/d;
L_0x1bd1a20/d .functor AND 1, L_0x1bd0f90, L_0x1bd1650, L_0x1bd17b0, L_0x1bd1870;
L_0x1bd1a20 .delay 1 (80,80,80) L_0x1bd1a20/d;
L_0x1bd1bd0/d .functor AND 1, L_0x1bd0f90, L_0x1bd0870, L_0x1bd17b0, L_0x1bd1870;
L_0x1bd1bd0 .delay 1 (80,80,80) L_0x1bd1bd0/d;
L_0x1bd1de0/d .functor AND 1, L_0x1bd0c60, L_0x1bd1650, L_0x1bd0910, L_0x1bd1870;
L_0x1bd1de0 .delay 1 (80,80,80) L_0x1bd1de0/d;
L_0x1bd1fc0/d .functor AND 1, L_0x1bd0f90, L_0x1bd0870, L_0x1bd0910, L_0x1bd1870;
L_0x1bd1fc0 .delay 1 (80,80,80) L_0x1bd1fc0/d;
L_0x1bd2190/d .functor AND 1, L_0x1bcff00, L_0x1bd1650, L_0x1bd17b0, L_0x1bd09b0;
L_0x1bd2190 .delay 1 (80,80,80) L_0x1bd2190/d;
L_0x1bd2370/d .functor AND 1, L_0x1bcf6e0, L_0x1bd0870, L_0x1bd17b0, L_0x1bd09b0;
L_0x1bd2370 .delay 1 (80,80,80) L_0x1bd2370/d;
L_0x1bd2120/d .functor AND 1, L_0x1bcd9a0, L_0x1bd1650, L_0x1bd0910, L_0x1bd09b0;
L_0x1bd2120 .delay 1 (80,80,80) L_0x1bd2120/d;
L_0x1bd2750/d .functor AND 1, L_0x1bcd7b0, L_0x1bd0870, L_0x1bd0910, L_0x1bd09b0;
L_0x1bd2750 .delay 1 (80,80,80) L_0x1bd2750/d;
L_0x1bd28f0/0/0 .functor OR 1, L_0x1bd1a20, L_0x1bd1bd0, L_0x1bd1de0, L_0x1bd2190;
L_0x1bd28f0/0/4 .functor OR 1, L_0x1bd2370, L_0x1bd2120, L_0x1bd2750, L_0x1bd1fc0;
L_0x1bd28f0/d .functor OR 1, L_0x1bd28f0/0/0, L_0x1bd28f0/0/4, C4<0>, C4<0>;
L_0x1bd28f0 .delay 1 (160,160,160) L_0x1bd28f0/d;
v0x177aa60_0 .net "a", 0 0, L_0x1bd2ce0;  1 drivers
v0x177ab20_0 .net "addSub", 0 0, L_0x1bd0f90;  1 drivers
v0x17754c0_0 .net "andRes", 0 0, L_0x1bcff00;  1 drivers
v0x1775590_0 .net "b", 0 0, L_0x1bd2e40;  1 drivers
v0x1775080_0 .net "carryIn", 0 0, L_0x1bd07d0;  1 drivers
v0x1775120_0 .net "carryOut", 0 0, L_0x1bd1450;  1 drivers
v0x1774c90_0 .net "initialResult", 0 0, L_0x1bd28f0;  1 drivers
v0x1774d30_0 .net "isAdd", 0 0, L_0x1bd1a20;  1 drivers
v0x176f710_0 .net "isAnd", 0 0, L_0x1bd2190;  1 drivers
v0x176f7b0_0 .net "isNand", 0 0, L_0x1bd2370;  1 drivers
v0x176f2a0_0 .net "isNor", 0 0, L_0x1bd2120;  1 drivers
v0x176f340_0 .net "isOr", 0 0, L_0x1bd2750;  1 drivers
v0x176eeb0_0 .net "isSLT", 0 0, L_0x1bd1fc0;  1 drivers
v0x176ef70_0 .net "isSub", 0 0, L_0x1bd1bd0;  1 drivers
v0x175df10_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x175dfb0_0 .net "isXor", 0 0, L_0x1bd1de0;  1 drivers
v0x175dac0_0 .net "nandRes", 0 0, L_0x1bcf6e0;  1 drivers
v0x175d6d0_0 .net "norRes", 0 0, L_0x1bcd9a0;  1 drivers
v0x175d790_0 .net "orRes", 0 0, L_0x1bcd7b0;  1 drivers
v0x1758110_0 .net "s0", 0 0, L_0x1bd0870;  1 drivers
v0x17581d0_0 .net "s0inv", 0 0, L_0x1bd1650;  1 drivers
v0x1757cc0_0 .net "s1", 0 0, L_0x1bd0910;  1 drivers
v0x1757d80_0 .net "s1inv", 0 0, L_0x1bd17b0;  1 drivers
v0x17578d0_0 .net "s2", 0 0, L_0x1bd09b0;  1 drivers
v0x1757990_0 .net "s2inv", 0 0, L_0x1bd1870;  1 drivers
v0x18e23f0_0 .net "xorRes", 0 0, L_0x1bd0c60;  1 drivers
S_0x17927c0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1798170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1bd0d20/d .functor XOR 1, L_0x1bd2e40, L_0x1be90f0, C4<0>, C4<0>;
L_0x1bd0d20 .delay 1 (40,40,40) L_0x1bd0d20/d;
L_0x1bd0e80/d .functor XOR 1, L_0x1bd2ce0, L_0x1bd0d20, C4<0>, C4<0>;
L_0x1bd0e80 .delay 1 (40,40,40) L_0x1bd0e80/d;
L_0x1bd0f90/d .functor XOR 1, L_0x1bd0e80, L_0x1bd07d0, C4<0>, C4<0>;
L_0x1bd0f90 .delay 1 (40,40,40) L_0x1bd0f90/d;
L_0x1bd1190/d .functor AND 1, L_0x1bd2ce0, L_0x1bd0d20, C4<1>, C4<1>;
L_0x1bd1190 .delay 1 (40,40,40) L_0x1bd1190/d;
L_0x1bcd820/d .functor AND 1, L_0x1bd0e80, L_0x1bd07d0, C4<1>, C4<1>;
L_0x1bcd820 .delay 1 (40,40,40) L_0x1bcd820/d;
L_0x1bd1450/d .functor OR 1, L_0x1bd1190, L_0x1bcd820, C4<0>, C4<0>;
L_0x1bd1450 .delay 1 (40,40,40) L_0x1bd1450/d;
v0x1792370_0 .net "AandB", 0 0, L_0x1bd1190;  1 drivers
v0x1792450_0 .net "BxorSub", 0 0, L_0x1bd0d20;  1 drivers
v0x1791f80_0 .net "a", 0 0, L_0x1bd2ce0;  alias, 1 drivers
v0x1792020_0 .net "b", 0 0, L_0x1bd2e40;  alias, 1 drivers
v0x178bba0_0 .net "carryin", 0 0, L_0x1bd07d0;  alias, 1 drivers
v0x178bc60_0 .net "carryout", 0 0, L_0x1bd1450;  alias, 1 drivers
v0x177b290_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x177b330_0 .net "res", 0 0, L_0x1bd0f90;  alias, 1 drivers
v0x177ae50_0 .net "xAorB", 0 0, L_0x1bd0e80;  1 drivers
v0x177af10_0 .net "xAorBandCin", 0 0, L_0x1bcd820;  1 drivers
S_0x18e1fa0 .scope generate, "genblk1[25]" "genblk1[25]" 4 165, 4 165 0, S_0x19f0d00;
 .timescale 0 0;
P_0x175d850 .param/l "i" 0 4 165, +C4<011001>;
S_0x18e1bb0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x18e1fa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1bd2d80/d .functor AND 1, L_0x1bd57c0, L_0x1bd5920, C4<1>, C4<1>;
L_0x1bd2d80 .delay 1 (40,40,40) L_0x1bd2d80/d;
L_0x1bd2560/d .functor NAND 1, L_0x1bd57c0, L_0x1bd5920, C4<1>, C4<1>;
L_0x1bd2560 .delay 1 (20,20,20) L_0x1bd2560/d;
L_0x1bd0b40/d .functor OR 1, L_0x1bd57c0, L_0x1bd5920, C4<0>, C4<0>;
L_0x1bd0b40 .delay 1 (40,40,40) L_0x1bd0b40/d;
L_0x1bd3590/d .functor NOR 1, L_0x1bd57c0, L_0x1bd5920, C4<0>, C4<0>;
L_0x1bd3590 .delay 1 (20,20,20) L_0x1bd3590/d;
L_0x1bd3650/d .functor XOR 1, L_0x1bd57c0, L_0x1bd5920, C4<0>, C4<0>;
L_0x1bd3650 .delay 1 (40,40,40) L_0x1bd3650/d;
L_0x1bd40e0/d .functor NOT 1, L_0x1bd3090, C4<0>, C4<0>, C4<0>;
L_0x1bd40e0 .delay 1 (10,10,10) L_0x1bd40e0/d;
L_0x1bd4240/d .functor NOT 1, L_0x1bd3130, C4<0>, C4<0>, C4<0>;
L_0x1bd4240 .delay 1 (10,10,10) L_0x1bd4240/d;
L_0x1bd4300/d .functor NOT 1, L_0x1bd31d0, C4<0>, C4<0>, C4<0>;
L_0x1bd4300 .delay 1 (10,10,10) L_0x1bd4300/d;
L_0x1bd44b0/d .functor AND 1, L_0x1bd3a20, L_0x1bd40e0, L_0x1bd4240, L_0x1bd4300;
L_0x1bd44b0 .delay 1 (80,80,80) L_0x1bd44b0/d;
L_0x1bd46b0/d .functor AND 1, L_0x1bd3a20, L_0x1bd3090, L_0x1bd4240, L_0x1bd4300;
L_0x1bd46b0 .delay 1 (80,80,80) L_0x1bd46b0/d;
L_0x1bd48c0/d .functor AND 1, L_0x1bd3650, L_0x1bd40e0, L_0x1bd3130, L_0x1bd4300;
L_0x1bd48c0 .delay 1 (80,80,80) L_0x1bd48c0/d;
L_0x1bd4aa0/d .functor AND 1, L_0x1bd3a20, L_0x1bd3090, L_0x1bd3130, L_0x1bd4300;
L_0x1bd4aa0 .delay 1 (80,80,80) L_0x1bd4aa0/d;
L_0x1bd4c70/d .functor AND 1, L_0x1bd2d80, L_0x1bd40e0, L_0x1bd4240, L_0x1bd31d0;
L_0x1bd4c70 .delay 1 (80,80,80) L_0x1bd4c70/d;
L_0x1bd4e50/d .functor AND 1, L_0x1bd2560, L_0x1bd3090, L_0x1bd4240, L_0x1bd31d0;
L_0x1bd4e50 .delay 1 (80,80,80) L_0x1bd4e50/d;
L_0x1bd4c00/d .functor AND 1, L_0x1bd3590, L_0x1bd40e0, L_0x1bd3130, L_0x1bd31d0;
L_0x1bd4c00 .delay 1 (80,80,80) L_0x1bd4c00/d;
L_0x1bd5230/d .functor AND 1, L_0x1bd0b40, L_0x1bd3090, L_0x1bd3130, L_0x1bd31d0;
L_0x1bd5230 .delay 1 (80,80,80) L_0x1bd5230/d;
L_0x1bd53d0/0/0 .functor OR 1, L_0x1bd44b0, L_0x1bd46b0, L_0x1bd48c0, L_0x1bd4c70;
L_0x1bd53d0/0/4 .functor OR 1, L_0x1bd4e50, L_0x1bd4c00, L_0x1bd5230, L_0x1bd4aa0;
L_0x1bd53d0/d .functor OR 1, L_0x1bd53d0/0/0, L_0x1bd53d0/0/4, C4<0>, C4<0>;
L_0x1bd53d0 .delay 1 (160,160,160) L_0x1bd53d0/d;
v0x18c4180_0 .net "a", 0 0, L_0x1bd57c0;  1 drivers
v0x18c4240_0 .net "addSub", 0 0, L_0x1bd3a20;  1 drivers
v0x18bf2d0_0 .net "andRes", 0 0, L_0x1bd2d80;  1 drivers
v0x18bf3a0_0 .net "b", 0 0, L_0x1bd5920;  1 drivers
v0x18bee80_0 .net "carryIn", 0 0, L_0x1bd2ff0;  1 drivers
v0x18bef20_0 .net "carryOut", 0 0, L_0x1bd3ee0;  1 drivers
v0x18bea90_0 .net "initialResult", 0 0, L_0x1bd53d0;  1 drivers
v0x18beb30_0 .net "isAdd", 0 0, L_0x1bd44b0;  1 drivers
v0x18b9500_0 .net "isAnd", 0 0, L_0x1bd4c70;  1 drivers
v0x18b95a0_0 .net "isNand", 0 0, L_0x1bd4e50;  1 drivers
v0x18b90b0_0 .net "isNor", 0 0, L_0x1bd4c00;  1 drivers
v0x18b9150_0 .net "isOr", 0 0, L_0x1bd5230;  1 drivers
v0x18b8cc0_0 .net "isSLT", 0 0, L_0x1bd4aa0;  1 drivers
v0x18b8d80_0 .net "isSub", 0 0, L_0x1bd46b0;  1 drivers
v0x18b3730_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x18b37d0_0 .net "isXor", 0 0, L_0x1bd48c0;  1 drivers
v0x18b32e0_0 .net "nandRes", 0 0, L_0x1bd2560;  1 drivers
v0x18b2ef0_0 .net "norRes", 0 0, L_0x1bd3590;  1 drivers
v0x18b2fb0_0 .net "orRes", 0 0, L_0x1bd0b40;  1 drivers
v0x18acb00_0 .net "s0", 0 0, L_0x1bd3090;  1 drivers
v0x18acbc0_0 .net "s0inv", 0 0, L_0x1bd40e0;  1 drivers
v0x18a1f40_0 .net "s1", 0 0, L_0x1bd3130;  1 drivers
v0x18a2000_0 .net "s1inv", 0 0, L_0x1bd4240;  1 drivers
v0x18a1af0_0 .net "s2", 0 0, L_0x1bd31d0;  1 drivers
v0x18a1bb0_0 .net "s2inv", 0 0, L_0x1bd4300;  1 drivers
v0x18a1700_0 .net "xorRes", 0 0, L_0x1bd3650;  1 drivers
S_0x18dc1d0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x18e1bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1bd37b0/d .functor XOR 1, L_0x1bd5920, L_0x1be90f0, C4<0>, C4<0>;
L_0x1bd37b0 .delay 1 (40,40,40) L_0x1bd37b0/d;
L_0x1bd3870/d .functor XOR 1, L_0x1bd57c0, L_0x1bd37b0, C4<0>, C4<0>;
L_0x1bd3870 .delay 1 (40,40,40) L_0x1bd3870/d;
L_0x1bd3a20/d .functor XOR 1, L_0x1bd3870, L_0x1bd2ff0, C4<0>, C4<0>;
L_0x1bd3a20 .delay 1 (40,40,40) L_0x1bd3a20/d;
L_0x1bd3c20/d .functor AND 1, L_0x1bd57c0, L_0x1bd37b0, C4<1>, C4<1>;
L_0x1bd3c20 .delay 1 (40,40,40) L_0x1bd3c20/d;
L_0x1bd0bb0/d .functor AND 1, L_0x1bd3870, L_0x1bd2ff0, C4<1>, C4<1>;
L_0x1bd0bb0 .delay 1 (40,40,40) L_0x1bd0bb0/d;
L_0x1bd3ee0/d .functor OR 1, L_0x1bd3c20, L_0x1bd0bb0, C4<0>, C4<0>;
L_0x1bd3ee0 .delay 1 (40,40,40) L_0x1bd3ee0/d;
v0x18dbde0_0 .net "AandB", 0 0, L_0x1bd3c20;  1 drivers
v0x18dbec0_0 .net "BxorSub", 0 0, L_0x1bd37b0;  1 drivers
v0x18d6850_0 .net "a", 0 0, L_0x1bd57c0;  alias, 1 drivers
v0x18d68f0_0 .net "b", 0 0, L_0x1bd5920;  alias, 1 drivers
v0x18d6400_0 .net "carryin", 0 0, L_0x1bd2ff0;  alias, 1 drivers
v0x18d64c0_0 .net "carryout", 0 0, L_0x1bd3ee0;  alias, 1 drivers
v0x18d6010_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x18d60b0_0 .net "res", 0 0, L_0x1bd3a20;  alias, 1 drivers
v0x18cfc10_0 .net "xAorB", 0 0, L_0x1bd3870;  1 drivers
v0x18cfcd0_0 .net "xAorBandCin", 0 0, L_0x1bd0bb0;  1 drivers
S_0x189c170 .scope generate, "genblk1[26]" "genblk1[26]" 4 165, 4 165 0, S_0x19f0d00;
 .timescale 0 0;
P_0x18b8e40 .param/l "i" 0 4 165, +C4<011010>;
S_0x189bd20 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x189c170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1bd5860/d .functor AND 1, L_0x1bd8280, L_0x1bd83e0, C4<1>, C4<1>;
L_0x1bd5860 .delay 1 (40,40,40) L_0x1bd5860/d;
L_0x1bd5040/d .functor NAND 1, L_0x1bd8280, L_0x1bd83e0, C4<1>, C4<1>;
L_0x1bd5040 .delay 1 (20,20,20) L_0x1bd5040/d;
L_0x1bd3310/d .functor OR 1, L_0x1bd8280, L_0x1bd83e0, C4<0>, C4<0>;
L_0x1bd3310 .delay 1 (40,40,40) L_0x1bd3310/d;
L_0x1bd60a0/d .functor NOR 1, L_0x1bd8280, L_0x1bd83e0, C4<0>, C4<0>;
L_0x1bd60a0 .delay 1 (20,20,20) L_0x1bd60a0/d;
L_0x1bd6160/d .functor XOR 1, L_0x1bd8280, L_0x1bd83e0, C4<0>, C4<0>;
L_0x1bd6160 .delay 1 (40,40,40) L_0x1bd6160/d;
L_0x1bd6bf0/d .functor NOT 1, L_0x1bd5b70, C4<0>, C4<0>, C4<0>;
L_0x1bd6bf0 .delay 1 (10,10,10) L_0x1bd6bf0/d;
L_0x1bd6d50/d .functor NOT 1, L_0x1bd5c10, C4<0>, C4<0>, C4<0>;
L_0x1bd6d50 .delay 1 (10,10,10) L_0x1bd6d50/d;
L_0x1bd6e10/d .functor NOT 1, L_0x1bd5cb0, C4<0>, C4<0>, C4<0>;
L_0x1bd6e10 .delay 1 (10,10,10) L_0x1bd6e10/d;
L_0x1bd6fc0/d .functor AND 1, L_0x1bd6530, L_0x1bd6bf0, L_0x1bd6d50, L_0x1bd6e10;
L_0x1bd6fc0 .delay 1 (80,80,80) L_0x1bd6fc0/d;
L_0x1bd7170/d .functor AND 1, L_0x1bd6530, L_0x1bd5b70, L_0x1bd6d50, L_0x1bd6e10;
L_0x1bd7170 .delay 1 (80,80,80) L_0x1bd7170/d;
L_0x1bd7380/d .functor AND 1, L_0x1bd6160, L_0x1bd6bf0, L_0x1bd5c10, L_0x1bd6e10;
L_0x1bd7380 .delay 1 (80,80,80) L_0x1bd7380/d;
L_0x1bd7560/d .functor AND 1, L_0x1bd6530, L_0x1bd5b70, L_0x1bd5c10, L_0x1bd6e10;
L_0x1bd7560 .delay 1 (80,80,80) L_0x1bd7560/d;
L_0x1bd7730/d .functor AND 1, L_0x1bd5860, L_0x1bd6bf0, L_0x1bd6d50, L_0x1bd5cb0;
L_0x1bd7730 .delay 1 (80,80,80) L_0x1bd7730/d;
L_0x1bd7910/d .functor AND 1, L_0x1bd5040, L_0x1bd5b70, L_0x1bd6d50, L_0x1bd5cb0;
L_0x1bd7910 .delay 1 (80,80,80) L_0x1bd7910/d;
L_0x1bd76c0/d .functor AND 1, L_0x1bd60a0, L_0x1bd6bf0, L_0x1bd5c10, L_0x1bd5cb0;
L_0x1bd76c0 .delay 1 (80,80,80) L_0x1bd76c0/d;
L_0x1bd7cf0/d .functor AND 1, L_0x1bd3310, L_0x1bd5b70, L_0x1bd5c10, L_0x1bd5cb0;
L_0x1bd7cf0 .delay 1 (80,80,80) L_0x1bd7cf0/d;
L_0x1bd7e90/0/0 .functor OR 1, L_0x1bd6fc0, L_0x1bd7170, L_0x1bd7380, L_0x1bd7730;
L_0x1bd7e90/0/4 .functor OR 1, L_0x1bd7910, L_0x1bd76c0, L_0x1bd7cf0, L_0x1bd7560;
L_0x1bd7e90/d .functor OR 1, L_0x1bd7e90/0/0, L_0x1bd7e90/0/4, C4<0>, C4<0>;
L_0x1bd7e90 .delay 1 (160,160,160) L_0x1bd7e90/d;
v0x187e9b0_0 .net "a", 0 0, L_0x1bd8280;  1 drivers
v0x187ea70_0 .net "addSub", 0 0, L_0x1bd6530;  1 drivers
v0x187e5c0_0 .net "andRes", 0 0, L_0x1bd5860;  1 drivers
v0x187e690_0 .net "b", 0 0, L_0x1bd83e0;  1 drivers
v0x1879000_0 .net "carryIn", 0 0, L_0x1bd5ad0;  1 drivers
v0x18790a0_0 .net "carryOut", 0 0, L_0x1bd69f0;  1 drivers
v0x1878bb0_0 .net "initialResult", 0 0, L_0x1bd7e90;  1 drivers
v0x1878c50_0 .net "isAdd", 0 0, L_0x1bd6fc0;  1 drivers
v0x18787c0_0 .net "isAnd", 0 0, L_0x1bd7730;  1 drivers
v0x1878860_0 .net "isNand", 0 0, L_0x1bd7910;  1 drivers
v0x1873200_0 .net "isNor", 0 0, L_0x1bd76c0;  1 drivers
v0x18732a0_0 .net "isOr", 0 0, L_0x1bd7cf0;  1 drivers
v0x1872db0_0 .net "isSLT", 0 0, L_0x1bd7560;  1 drivers
v0x1872e70_0 .net "isSub", 0 0, L_0x1bd7170;  1 drivers
v0x18729c0_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x1872a60_0 .net "isXor", 0 0, L_0x1bd7380;  1 drivers
v0x1861a20_0 .net "nandRes", 0 0, L_0x1bd5040;  1 drivers
v0x18615d0_0 .net "norRes", 0 0, L_0x1bd60a0;  1 drivers
v0x1861690_0 .net "orRes", 0 0, L_0x1bd3310;  1 drivers
v0x18611e0_0 .net "s0", 0 0, L_0x1bd5b70;  1 drivers
v0x18612a0_0 .net "s0inv", 0 0, L_0x1bd6bf0;  1 drivers
v0x185bc20_0 .net "s1", 0 0, L_0x1bd5c10;  1 drivers
v0x185bce0_0 .net "s1inv", 0 0, L_0x1bd6d50;  1 drivers
v0x185b7d0_0 .net "s2", 0 0, L_0x1bd5cb0;  1 drivers
v0x185b890_0 .net "s2inv", 0 0, L_0x1bd6e10;  1 drivers
v0x185b3e0_0 .net "xorRes", 0 0, L_0x1bd6160;  1 drivers
S_0x18963a0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x189bd20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1bd62c0/d .functor XOR 1, L_0x1bd83e0, L_0x1be90f0, C4<0>, C4<0>;
L_0x1bd62c0 .delay 1 (40,40,40) L_0x1bd62c0/d;
L_0x1bd6380/d .functor XOR 1, L_0x1bd8280, L_0x1bd62c0, C4<0>, C4<0>;
L_0x1bd6380 .delay 1 (40,40,40) L_0x1bd6380/d;
L_0x1bd6530/d .functor XOR 1, L_0x1bd6380, L_0x1bd5ad0, C4<0>, C4<0>;
L_0x1bd6530 .delay 1 (40,40,40) L_0x1bd6530/d;
L_0x1bd6730/d .functor AND 1, L_0x1bd8280, L_0x1bd62c0, C4<1>, C4<1>;
L_0x1bd6730 .delay 1 (40,40,40) L_0x1bd6730/d;
L_0x1bd3380/d .functor AND 1, L_0x1bd6380, L_0x1bd5ad0, C4<1>, C4<1>;
L_0x1bd3380 .delay 1 (40,40,40) L_0x1bd3380/d;
L_0x1bd69f0/d .functor OR 1, L_0x1bd6730, L_0x1bd3380, C4<0>, C4<0>;
L_0x1bd69f0 .delay 1 (40,40,40) L_0x1bd69f0/d;
v0x1895f50_0 .net "AandB", 0 0, L_0x1bd6730;  1 drivers
v0x1896030_0 .net "BxorSub", 0 0, L_0x1bd62c0;  1 drivers
v0x1895b60_0 .net "a", 0 0, L_0x1bd8280;  alias, 1 drivers
v0x1895c00_0 .net "b", 0 0, L_0x1bd83e0;  alias, 1 drivers
v0x188f740_0 .net "carryin", 0 0, L_0x1bd5ad0;  alias, 1 drivers
v0x188f800_0 .net "carryout", 0 0, L_0x1bd69f0;  alias, 1 drivers
v0x1883cb0_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x1883d50_0 .net "res", 0 0, L_0x1bd6530;  alias, 1 drivers
v0x187ee00_0 .net "xAorB", 0 0, L_0x1bd6380;  1 drivers
v0x187eec0_0 .net "xAorBandCin", 0 0, L_0x1bd3380;  1 drivers
S_0x1855e20 .scope generate, "genblk1[27]" "genblk1[27]" 4 165, 4 165 0, S_0x19f0d00;
 .timescale 0 0;
P_0x1872f30 .param/l "i" 0 4 165, +C4<011011>;
S_0x18559d0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1855e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1bd8320/d .functor AND 1, L_0x1bdad20, L_0x1bdae80, C4<1>, C4<1>;
L_0x1bd8320 .delay 1 (40,40,40) L_0x1bd8320/d;
L_0x1bd5f50/d .functor NAND 1, L_0x1bdad20, L_0x1bdae80, C4<1>, C4<1>;
L_0x1bd5f50 .delay 1 (20,20,20) L_0x1bd5f50/d;
L_0x1bd5df0/d .functor OR 1, L_0x1bdad20, L_0x1bdae80, C4<0>, C4<0>;
L_0x1bd5df0 .delay 1 (40,40,40) L_0x1bd5df0/d;
L_0x1bd8b40/d .functor NOR 1, L_0x1bdad20, L_0x1bdae80, C4<0>, C4<0>;
L_0x1bd8b40 .delay 1 (20,20,20) L_0x1bd8b40/d;
L_0x1bd8c00/d .functor XOR 1, L_0x1bdad20, L_0x1bdae80, C4<0>, C4<0>;
L_0x1bd8c00 .delay 1 (40,40,40) L_0x1bd8c00/d;
L_0x1bd9690/d .functor NOT 1, L_0x1bb0220, C4<0>, C4<0>, C4<0>;
L_0x1bd9690 .delay 1 (10,10,10) L_0x1bd9690/d;
L_0x1bd97f0/d .functor NOT 1, L_0x1bd8590, C4<0>, C4<0>, C4<0>;
L_0x1bd97f0 .delay 1 (10,10,10) L_0x1bd97f0/d;
L_0x1bd98b0/d .functor NOT 1, L_0x1bd8630, C4<0>, C4<0>, C4<0>;
L_0x1bd98b0 .delay 1 (10,10,10) L_0x1bd98b0/d;
L_0x1bd9a60/d .functor AND 1, L_0x1bd8fd0, L_0x1bd9690, L_0x1bd97f0, L_0x1bd98b0;
L_0x1bd9a60 .delay 1 (80,80,80) L_0x1bd9a60/d;
L_0x1bd9c10/d .functor AND 1, L_0x1bd8fd0, L_0x1bb0220, L_0x1bd97f0, L_0x1bd98b0;
L_0x1bd9c10 .delay 1 (80,80,80) L_0x1bd9c10/d;
L_0x1bd9e20/d .functor AND 1, L_0x1bd8c00, L_0x1bd9690, L_0x1bd8590, L_0x1bd98b0;
L_0x1bd9e20 .delay 1 (80,80,80) L_0x1bd9e20/d;
L_0x1bda000/d .functor AND 1, L_0x1bd8fd0, L_0x1bb0220, L_0x1bd8590, L_0x1bd98b0;
L_0x1bda000 .delay 1 (80,80,80) L_0x1bda000/d;
L_0x1bda1d0/d .functor AND 1, L_0x1bd8320, L_0x1bd9690, L_0x1bd97f0, L_0x1bd8630;
L_0x1bda1d0 .delay 1 (80,80,80) L_0x1bda1d0/d;
L_0x1bda3b0/d .functor AND 1, L_0x1bd5f50, L_0x1bb0220, L_0x1bd97f0, L_0x1bd8630;
L_0x1bda3b0 .delay 1 (80,80,80) L_0x1bda3b0/d;
L_0x1bda160/d .functor AND 1, L_0x1bd8b40, L_0x1bd9690, L_0x1bd8590, L_0x1bd8630;
L_0x1bda160 .delay 1 (80,80,80) L_0x1bda160/d;
L_0x1bda790/d .functor AND 1, L_0x1bd5df0, L_0x1bb0220, L_0x1bd8590, L_0x1bd8630;
L_0x1bda790 .delay 1 (80,80,80) L_0x1bda790/d;
L_0x1bda930/0/0 .functor OR 1, L_0x1bd9a60, L_0x1bd9c10, L_0x1bd9e20, L_0x1bda1d0;
L_0x1bda930/0/4 .functor OR 1, L_0x1bda3b0, L_0x1bda160, L_0x1bda790, L_0x1bda000;
L_0x1bda930/d .functor OR 1, L_0x1bda930/0/0, L_0x1bda930/0/4, C4<0>, C4<0>;
L_0x1bda930 .delay 1 (160,160,160) L_0x1bda930/d;
v0x1838290_0 .net "a", 0 0, L_0x1bdad20;  1 drivers
v0x1838350_0 .net "addSub", 0 0, L_0x1bd8fd0;  1 drivers
v0x1832cf0_0 .net "andRes", 0 0, L_0x1bd8320;  1 drivers
v0x1832dc0_0 .net "b", 0 0, L_0x1bdae80;  1 drivers
v0x18328b0_0 .net "carryIn", 0 0, L_0x1bb00f0;  1 drivers
v0x1832950_0 .net "carryOut", 0 0, L_0x1bd9490;  1 drivers
v0x18324c0_0 .net "initialResult", 0 0, L_0x1bda930;  1 drivers
v0x1832560_0 .net "isAdd", 0 0, L_0x1bd9a60;  1 drivers
v0x19e4830_0 .net "isAnd", 0 0, L_0x1bda1d0;  1 drivers
v0x19e48d0_0 .net "isNand", 0 0, L_0x1bda3b0;  1 drivers
v0x19e4970_0 .net "isNor", 0 0, L_0x1bda160;  1 drivers
v0x1762b40_0 .net "isOr", 0 0, L_0x1bda790;  1 drivers
v0x1762c00_0 .net "isSLT", 0 0, L_0x1bda000;  1 drivers
v0x18a6b70_0 .net "isSub", 0 0, L_0x1bd9c10;  1 drivers
v0x18a6c30_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x1883950_0 .net "isXor", 0 0, L_0x1bd9e20;  1 drivers
v0x1883a10_0 .net "nandRes", 0 0, L_0x1bd5f50;  1 drivers
v0x19eaa10_0 .net "norRes", 0 0, L_0x1bd8b40;  1 drivers
v0x19cd540_0 .net "orRes", 0 0, L_0x1bd5df0;  1 drivers
v0x19cd5e0_0 .net "s0", 0 0, L_0x1bb0220;  1 drivers
v0x19c7820_0 .net "s0inv", 0 0, L_0x1bd9690;  1 drivers
v0x19c78e0_0 .net "s1", 0 0, L_0x1bd8590;  1 drivers
v0x19aa490_0 .net "s1inv", 0 0, L_0x1bd97f0;  1 drivers
v0x19aa550_0 .net "s2", 0 0, L_0x1bd8630;  1 drivers
v0x198d130_0 .net "s2inv", 0 0, L_0x1bd98b0;  1 drivers
v0x198d1f0_0 .net "xorRes", 0 0, L_0x1bd8c00;  1 drivers
S_0x184f1a0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x18559d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1bd8d60/d .functor XOR 1, L_0x1bdae80, L_0x1be90f0, C4<0>, C4<0>;
L_0x1bd8d60 .delay 1 (40,40,40) L_0x1bd8d60/d;
L_0x1bd8e20/d .functor XOR 1, L_0x1bdad20, L_0x1bd8d60, C4<0>, C4<0>;
L_0x1bd8e20 .delay 1 (40,40,40) L_0x1bd8e20/d;
L_0x1bd8fd0/d .functor XOR 1, L_0x1bd8e20, L_0x1bb00f0, C4<0>, C4<0>;
L_0x1bd8fd0 .delay 1 (40,40,40) L_0x1bd8fd0/d;
L_0x1bd91d0/d .functor AND 1, L_0x1bdad20, L_0x1bd8d60, C4<1>, C4<1>;
L_0x1bd91d0 .delay 1 (40,40,40) L_0x1bd91d0/d;
L_0x1bd5e60/d .functor AND 1, L_0x1bd8e20, L_0x1bb00f0, C4<1>, C4<1>;
L_0x1bd5e60 .delay 1 (40,40,40) L_0x1bd5e60/d;
L_0x1bd9490/d .functor OR 1, L_0x1bd91d0, L_0x1bd5e60, C4<0>, C4<0>;
L_0x1bd9490 .delay 1 (40,40,40) L_0x1bd9490/d;
v0x183e890_0 .net "AandB", 0 0, L_0x1bd91d0;  1 drivers
v0x183e970_0 .net "BxorSub", 0 0, L_0x1bd8d60;  1 drivers
v0x183e450_0 .net "a", 0 0, L_0x1bdad20;  alias, 1 drivers
v0x183e4f0_0 .net "b", 0 0, L_0x1bdae80;  alias, 1 drivers
v0x183e060_0 .net "carryin", 0 0, L_0x1bb00f0;  alias, 1 drivers
v0x183e120_0 .net "carryout", 0 0, L_0x1bd9490;  alias, 1 drivers
v0x1838ac0_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x1838b60_0 .net "res", 0 0, L_0x1bd8fd0;  alias, 1 drivers
v0x1838680_0 .net "xAorB", 0 0, L_0x1bd8e20;  1 drivers
v0x1838740_0 .net "xAorBandCin", 0 0, L_0x1bd5e60;  1 drivers
S_0x1987410 .scope generate, "genblk1[28]" "genblk1[28]" 4 165, 4 165 0, S_0x19f0d00;
 .timescale 0 0;
P_0x1936ae0 .param/l "i" 0 4 165, +C4<011100>;
S_0x196a040 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1987410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1bdadc0/d .functor AND 1, L_0x1bdd9a0, L_0x1bddb00, C4<1>, C4<1>;
L_0x1bdadc0 .delay 1 (40,40,40) L_0x1bdadc0/d;
L_0x1bda5a0/d .functor NAND 1, L_0x1bdd9a0, L_0x1bddb00, C4<1>, C4<1>;
L_0x1bda5a0 .delay 1 (20,20,20) L_0x1bda5a0/d;
L_0x1bd8770/d .functor OR 1, L_0x1bdd9a0, L_0x1bddb00, C4<0>, C4<0>;
L_0x1bd8770 .delay 1 (40,40,40) L_0x1bd8770/d;
L_0x1bd89b0/d .functor NOR 1, L_0x1bdd9a0, L_0x1bddb00, C4<0>, C4<0>;
L_0x1bd89b0 .delay 1 (20,20,20) L_0x1bd89b0/d;
L_0x1bd8ac0/d .functor XOR 1, L_0x1bdd9a0, L_0x1bddb00, C4<0>, C4<0>;
L_0x1bd8ac0 .delay 1 (40,40,40) L_0x1bd8ac0/d;
L_0x1bdc310/d .functor NOT 1, L_0x1bdb4e0, C4<0>, C4<0>, C4<0>;
L_0x1bdc310 .delay 1 (10,10,10) L_0x1bdc310/d;
L_0x1bdc470/d .functor NOT 1, L_0x1bdb580, C4<0>, C4<0>, C4<0>;
L_0x1bdc470 .delay 1 (10,10,10) L_0x1bdc470/d;
L_0x1bdc530/d .functor NOT 1, L_0x1bdb620, C4<0>, C4<0>, C4<0>;
L_0x1bdc530 .delay 1 (10,10,10) L_0x1bdc530/d;
L_0x1bdc6e0/d .functor AND 1, L_0x1bdbc50, L_0x1bdc310, L_0x1bdc470, L_0x1bdc530;
L_0x1bdc6e0 .delay 1 (80,80,80) L_0x1bdc6e0/d;
L_0x1bdc890/d .functor AND 1, L_0x1bdbc50, L_0x1bdb4e0, L_0x1bdc470, L_0x1bdc530;
L_0x1bdc890 .delay 1 (80,80,80) L_0x1bdc890/d;
L_0x1bdcaa0/d .functor AND 1, L_0x1bd8ac0, L_0x1bdc310, L_0x1bdb580, L_0x1bdc530;
L_0x1bdcaa0 .delay 1 (80,80,80) L_0x1bdcaa0/d;
L_0x1bdcc80/d .functor AND 1, L_0x1bdbc50, L_0x1bdb4e0, L_0x1bdb580, L_0x1bdc530;
L_0x1bdcc80 .delay 1 (80,80,80) L_0x1bdcc80/d;
L_0x1bdce50/d .functor AND 1, L_0x1bdadc0, L_0x1bdc310, L_0x1bdc470, L_0x1bdb620;
L_0x1bdce50 .delay 1 (80,80,80) L_0x1bdce50/d;
L_0x1bdd030/d .functor AND 1, L_0x1bda5a0, L_0x1bdb4e0, L_0x1bdc470, L_0x1bdb620;
L_0x1bdd030 .delay 1 (80,80,80) L_0x1bdd030/d;
L_0x1bdcde0/d .functor AND 1, L_0x1bd89b0, L_0x1bdc310, L_0x1bdb580, L_0x1bdb620;
L_0x1bdcde0 .delay 1 (80,80,80) L_0x1bdcde0/d;
L_0x1bdd410/d .functor AND 1, L_0x1bd8770, L_0x1bdb4e0, L_0x1bdb580, L_0x1bdb620;
L_0x1bdd410 .delay 1 (80,80,80) L_0x1bdd410/d;
L_0x1bdd5b0/0/0 .functor OR 1, L_0x1bdc6e0, L_0x1bdc890, L_0x1bdcaa0, L_0x1bdce50;
L_0x1bdd5b0/0/4 .functor OR 1, L_0x1bdd030, L_0x1bdcde0, L_0x1bdd410, L_0x1bdcc80;
L_0x1bdd5b0/d .functor OR 1, L_0x1bdd5b0/0/0, L_0x1bdd5b0/0/4, C4<0>, C4<0>;
L_0x1bdd5b0 .delay 1 (160,160,160) L_0x1bdd5b0/d;
v0x1785e80_0 .net "a", 0 0, L_0x1bdd9a0;  1 drivers
v0x1785f40_0 .net "addSub", 0 0, L_0x1bdbc50;  1 drivers
v0x1768ad0_0 .net "andRes", 0 0, L_0x1bdadc0;  1 drivers
v0x1768ba0_0 .net "b", 0 0, L_0x1bddb00;  1 drivers
v0x1762e00_0 .net "carryIn", 0 0, L_0x1bdb440;  1 drivers
v0x1762ea0_0 .net "carryOut", 0 0, L_0x1bdc110;  1 drivers
v0x18c9ef0_0 .net "initialResult", 0 0, L_0x1bdd5b0;  1 drivers
v0x18c9f90_0 .net "isAdd", 0 0, L_0x1bdc6e0;  1 drivers
v0x18ca030_0 .net "isAnd", 0 0, L_0x1bdce50;  1 drivers
v0x18a6e30_0 .net "isNand", 0 0, L_0x1bdd030;  1 drivers
v0x18a6ed0_0 .net "isNor", 0 0, L_0x1bdcde0;  1 drivers
v0x18a6f70_0 .net "isOr", 0 0, L_0x1bdd410;  1 drivers
v0x1889a20_0 .net "isSLT", 0 0, L_0x1bdcc80;  1 drivers
v0x1889ae0_0 .net "isSub", 0 0, L_0x1bdc890;  1 drivers
v0x186c5f0_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x186c690_0 .net "isXor", 0 0, L_0x1bdcaa0;  1 drivers
v0x18668d0_0 .net "nandRes", 0 0, L_0x1bda5a0;  1 drivers
v0x1849480_0 .net "norRes", 0 0, L_0x1bd89b0;  1 drivers
v0x1849540_0 .net "orRes", 0 0, L_0x1bd8770;  1 drivers
v0x1843760_0 .net "s0", 0 0, L_0x1bdb4e0;  1 drivers
v0x1843820_0 .net "s0inv", 0 0, L_0x1bdc310;  1 drivers
v0x19c7540_0 .net "s1", 0 0, L_0x1bdb580;  1 drivers
v0x19c7600_0 .net "s1inv", 0 0, L_0x1bdc470;  1 drivers
v0x17e3400_0 .net "s2", 0 0, L_0x1bdb620;  1 drivers
v0x17e34c0_0 .net "s2inv", 0 0, L_0x1bdc530;  1 drivers
v0x18c3e50_0 .net "xorRes", 0 0, L_0x1bd8ac0;  1 drivers
S_0x1806750 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x196a040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1bdb9e0/d .functor XOR 1, L_0x1bddb00, L_0x1be90f0, C4<0>, C4<0>;
L_0x1bdb9e0 .delay 1 (40,40,40) L_0x1bdb9e0/d;
L_0x1bdbb40/d .functor XOR 1, L_0x1bdd9a0, L_0x1bdb9e0, C4<0>, C4<0>;
L_0x1bdbb40 .delay 1 (40,40,40) L_0x1bdbb40/d;
L_0x1bdbc50/d .functor XOR 1, L_0x1bdbb40, L_0x1bdb440, C4<0>, C4<0>;
L_0x1bdbc50 .delay 1 (40,40,40) L_0x1bdbc50/d;
L_0x1bdbe50/d .functor AND 1, L_0x1bdd9a0, L_0x1bdb9e0, C4<1>, C4<1>;
L_0x1bdbe50 .delay 1 (40,40,40) L_0x1bdbe50/d;
L_0x1bd87e0/d .functor AND 1, L_0x1bdbb40, L_0x1bdb440, C4<1>, C4<1>;
L_0x1bd87e0 .delay 1 (40,40,40) L_0x1bd87e0/d;
L_0x1bdc110/d .functor OR 1, L_0x1bdbe50, L_0x1bd87e0, C4<0>, C4<0>;
L_0x1bdc110 .delay 1 (40,40,40) L_0x1bdc110/d;
v0x17e9400_0 .net "AandB", 0 0, L_0x1bdbe50;  1 drivers
v0x17e94a0_0 .net "BxorSub", 0 0, L_0x1bdb9e0;  1 drivers
v0x17e36e0_0 .net "a", 0 0, L_0x1bdd9a0;  alias, 1 drivers
v0x17e3780_0 .net "b", 0 0, L_0x1bddb00;  alias, 1 drivers
v0x17c6330_0 .net "carryin", 0 0, L_0x1bdb440;  alias, 1 drivers
v0x17c6440_0 .net "carryout", 0 0, L_0x1bdc110;  alias, 1 drivers
v0x17a8f90_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x17a9030_0 .net "res", 0 0, L_0x1bdbc50;  alias, 1 drivers
v0x17a90d0_0 .net "xAorB", 0 0, L_0x1bdbb40;  1 drivers
v0x17a3270_0 .net "xAorBandCin", 0 0, L_0x1bd87e0;  1 drivers
S_0x18665f0 .scope generate, "genblk1[29]" "genblk1[29]" 4 165, 4 165 0, S_0x19f0d00;
 .timescale 0 0;
P_0x1768c70 .param/l "i" 0 4 165, +C4<011101>;
S_0x191cd10 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x18665f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1bdda40/d .functor AND 1, L_0x1be0400, L_0x1be0560, C4<1>, C4<1>;
L_0x1bdda40 .delay 1 (40,40,40) L_0x1bdda40/d;
L_0x1bdd220/d .functor NAND 1, L_0x1be0400, L_0x1be0560, C4<1>, C4<1>;
L_0x1bdd220 .delay 1 (20,20,20) L_0x1bdd220/d;
L_0x1bdb910/d .functor OR 1, L_0x1be0400, L_0x1be0560, C4<0>, C4<0>;
L_0x1bdb910 .delay 1 (40,40,40) L_0x1bdb910/d;
L_0x1bdb7f0/d .functor NOR 1, L_0x1be0400, L_0x1be0560, C4<0>, C4<0>;
L_0x1bdb7f0 .delay 1 (20,20,20) L_0x1bdb7f0/d;
L_0x1bde310/d .functor XOR 1, L_0x1be0400, L_0x1be0560, C4<0>, C4<0>;
L_0x1bde310 .delay 1 (40,40,40) L_0x1bde310/d;
L_0x1bdedc0/d .functor NOT 1, L_0x1be0840, C4<0>, C4<0>, C4<0>;
L_0x1bdedc0 .delay 1 (10,10,10) L_0x1bdedc0/d;
L_0x1bdef20/d .functor NOT 1, L_0x1bddcb0, C4<0>, C4<0>, C4<0>;
L_0x1bdef20 .delay 1 (10,10,10) L_0x1bdef20/d;
L_0x1bdefe0/d .functor NOT 1, L_0x1bddd50, C4<0>, C4<0>, C4<0>;
L_0x1bdefe0 .delay 1 (10,10,10) L_0x1bdefe0/d;
L_0x1bdf190/d .functor AND 1, L_0x1bde6e0, L_0x1bdedc0, L_0x1bdef20, L_0x1bdefe0;
L_0x1bdf190 .delay 1 (80,80,80) L_0x1bdf190/d;
L_0x1bdf340/d .functor AND 1, L_0x1bde6e0, L_0x1be0840, L_0x1bdef20, L_0x1bdefe0;
L_0x1bdf340 .delay 1 (80,80,80) L_0x1bdf340/d;
L_0x1bdf550/d .functor AND 1, L_0x1bde310, L_0x1bdedc0, L_0x1bddcb0, L_0x1bdefe0;
L_0x1bdf550 .delay 1 (80,80,80) L_0x1bdf550/d;
L_0x1bdf730/d .functor AND 1, L_0x1bde6e0, L_0x1be0840, L_0x1bddcb0, L_0x1bdefe0;
L_0x1bdf730 .delay 1 (80,80,80) L_0x1bdf730/d;
L_0x1bdf900/d .functor AND 1, L_0x1bdda40, L_0x1bdedc0, L_0x1bdef20, L_0x1bddd50;
L_0x1bdf900 .delay 1 (80,80,80) L_0x1bdf900/d;
L_0x1bdfae0/d .functor AND 1, L_0x1bdd220, L_0x1be0840, L_0x1bdef20, L_0x1bddd50;
L_0x1bdfae0 .delay 1 (80,80,80) L_0x1bdfae0/d;
L_0x1bdf890/d .functor AND 1, L_0x1bdb7f0, L_0x1bdedc0, L_0x1bddcb0, L_0x1bddd50;
L_0x1bdf890 .delay 1 (80,80,80) L_0x1bdf890/d;
L_0x1bdfe70/d .functor AND 1, L_0x1bdb910, L_0x1be0840, L_0x1bddcb0, L_0x1bddd50;
L_0x1bdfe70 .delay 1 (80,80,80) L_0x1bdfe70/d;
L_0x1be0010/0/0 .functor OR 1, L_0x1bdf190, L_0x1bdf340, L_0x1bdf550, L_0x1bdf900;
L_0x1be0010/0/4 .functor OR 1, L_0x1bdfae0, L_0x1bdf890, L_0x1bdfe70, L_0x1bdf730;
L_0x1be0010/d .functor OR 1, L_0x1be0010/0/0, L_0x1be0010/0/4, C4<0>, C4<0>;
L_0x1be0010 .delay 1 (160,160,160) L_0x1be0010/d;
v0x1917a60_0 .net "a", 0 0, L_0x1be0400;  1 drivers
v0x1917b20_0 .net "addSub", 0 0, L_0x1bde6e0;  1 drivers
v0x1916e90_0 .net "andRes", 0 0, L_0x1bdda40;  1 drivers
v0x1916f60_0 .net "b", 0 0, L_0x1be0560;  1 drivers
v0x19162c0_0 .net "carryIn", 0 0, L_0x1be0710;  1 drivers
v0x1916360_0 .net "carryOut", 0 0, L_0x1bdebc0;  1 drivers
v0x1916430_0 .net "initialResult", 0 0, L_0x1be0010;  1 drivers
v0x19156f0_0 .net "isAdd", 0 0, L_0x1bdf190;  1 drivers
v0x1915790_0 .net "isAnd", 0 0, L_0x1bdf900;  1 drivers
v0x1915830_0 .net "isNand", 0 0, L_0x1bdfae0;  1 drivers
v0x1914b20_0 .net "isNor", 0 0, L_0x1bdf890;  1 drivers
v0x1914bc0_0 .net "isOr", 0 0, L_0x1bdfe70;  1 drivers
v0x1914c80_0 .net "isSLT", 0 0, L_0x1bdf730;  1 drivers
v0x1913f50_0 .net "isSub", 0 0, L_0x1bdf340;  1 drivers
v0x1914010_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x19140b0_0 .net "isXor", 0 0, L_0x1bdf550;  1 drivers
v0x1913380_0 .net "nandRes", 0 0, L_0x1bdd220;  1 drivers
v0x191d8e0_0 .net "norRes", 0 0, L_0x1bdb7f0;  1 drivers
v0x191d980_0 .net "orRes", 0 0, L_0x1bdb910;  1 drivers
v0x191da40_0 .net "s0", 0 0, L_0x1be0840;  1 drivers
v0x186bf00_0 .net "s0inv", 0 0, L_0x1bdedc0;  1 drivers
v0x186bfc0_0 .net "s1", 0 0, L_0x1bddcb0;  1 drivers
v0x186c080_0 .net "s1inv", 0 0, L_0x1bdef20;  1 drivers
v0x1871c20_0 .net "s2", 0 0, L_0x1bddd50;  1 drivers
v0x1871ce0_0 .net "s2inv", 0 0, L_0x1bdefe0;  1 drivers
v0x1871da0_0 .net "xorRes", 0 0, L_0x1bde310;  1 drivers
S_0x191b570 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x191cd10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1bde470/d .functor XOR 1, L_0x1be0560, L_0x1be90f0, C4<0>, C4<0>;
L_0x1bde470 .delay 1 (40,40,40) L_0x1bde470/d;
L_0x1bde530/d .functor XOR 1, L_0x1be0400, L_0x1bde470, C4<0>, C4<0>;
L_0x1bde530 .delay 1 (40,40,40) L_0x1bde530/d;
L_0x1bde6e0/d .functor XOR 1, L_0x1bde530, L_0x1be0710, C4<0>, C4<0>;
L_0x1bde6e0 .delay 1 (40,40,40) L_0x1bde6e0/d;
L_0x1bde8e0/d .functor AND 1, L_0x1be0400, L_0x1bde470, C4<1>, C4<1>;
L_0x1bde8e0 .delay 1 (40,40,40) L_0x1bde8e0/d;
L_0x1bdeb50/d .functor AND 1, L_0x1bde530, L_0x1be0710, C4<1>, C4<1>;
L_0x1bdeb50 .delay 1 (40,40,40) L_0x1bdeb50/d;
L_0x1bdebc0/d .functor OR 1, L_0x1bde8e0, L_0x1bdeb50, C4<0>, C4<0>;
L_0x1bdebc0 .delay 1 (40,40,40) L_0x1bdebc0/d;
v0x191c2c0_0 .net "AandB", 0 0, L_0x1bde8e0;  1 drivers
v0x191a9a0_0 .net "BxorSub", 0 0, L_0x1bde470;  1 drivers
v0x191aa60_0 .net "a", 0 0, L_0x1be0400;  alias, 1 drivers
v0x1919dd0_0 .net "b", 0 0, L_0x1be0560;  alias, 1 drivers
v0x1919e90_0 .net "carryin", 0 0, L_0x1be0710;  alias, 1 drivers
v0x1919200_0 .net "carryout", 0 0, L_0x1bdebc0;  alias, 1 drivers
v0x19192c0_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x1919360_0 .net "res", 0 0, L_0x1bde6e0;  alias, 1 drivers
v0x1918630_0 .net "xAorB", 0 0, L_0x1bde530;  1 drivers
v0x19186f0_0 .net "xAorBandCin", 0 0, L_0x1bdeb50;  1 drivers
S_0x187d580 .scope generate, "genblk1[30]" "genblk1[30]" 4 165, 4 165 0, S_0x19f0d00;
 .timescale 0 0;
P_0x19b0330 .param/l "i" 0 4 165, +C4<011110>;
S_0x18834b0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x187d580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1be04a0/d .functor AND 1, L_0x1be2e50, L_0x1be2fb0, C4<1>, C4<1>;
L_0x1be04a0 .delay 1 (40,40,40) L_0x1be04a0/d;
L_0x1bdfcd0/d .functor NAND 1, L_0x1be2e50, L_0x1be2fb0, C4<1>, C4<1>;
L_0x1bdfcd0 .delay 1 (20,20,20) L_0x1bdfcd0/d;
L_0x1bddee0/d .functor OR 1, L_0x1be2e50, L_0x1be2fb0, C4<0>, C4<0>;
L_0x1bddee0 .delay 1 (40,40,40) L_0x1bddee0/d;
L_0x1bde080/d .functor NOR 1, L_0x1be2e50, L_0x1be2fb0, C4<0>, C4<0>;
L_0x1bde080 .delay 1 (20,20,20) L_0x1bde080/d;
L_0x1bde230/d .functor XOR 1, L_0x1be2e50, L_0x1be2fb0, C4<0>, C4<0>;
L_0x1bde230 .delay 1 (40,40,40) L_0x1bde230/d;
L_0x1be18d0/d .functor NOT 1, L_0x1be0980, C4<0>, C4<0>, C4<0>;
L_0x1be18d0 .delay 1 (10,10,10) L_0x1be18d0/d;
L_0x1be1a30/d .functor NOT 1, L_0x1be0a20, C4<0>, C4<0>, C4<0>;
L_0x1be1a30 .delay 1 (10,10,10) L_0x1be1a30/d;
L_0x1be1af0/d .functor NOT 1, L_0x1be0ac0, C4<0>, C4<0>, C4<0>;
L_0x1be1af0 .delay 1 (10,10,10) L_0x1be1af0/d;
L_0x1be1ca0/d .functor AND 1, L_0x1be11f0, L_0x1be18d0, L_0x1be1a30, L_0x1be1af0;
L_0x1be1ca0 .delay 1 (80,80,80) L_0x1be1ca0/d;
L_0x1be1e50/d .functor AND 1, L_0x1be11f0, L_0x1be0980, L_0x1be1a30, L_0x1be1af0;
L_0x1be1e50 .delay 1 (80,80,80) L_0x1be1e50/d;
L_0x1be2060/d .functor AND 1, L_0x1bde230, L_0x1be18d0, L_0x1be0a20, L_0x1be1af0;
L_0x1be2060 .delay 1 (80,80,80) L_0x1be2060/d;
L_0x1be2240/d .functor AND 1, L_0x1be11f0, L_0x1be0980, L_0x1be0a20, L_0x1be1af0;
L_0x1be2240 .delay 1 (80,80,80) L_0x1be2240/d;
L_0x1be2410/d .functor AND 1, L_0x1be04a0, L_0x1be18d0, L_0x1be1a30, L_0x1be0ac0;
L_0x1be2410 .delay 1 (80,80,80) L_0x1be2410/d;
L_0x1be25f0/d .functor AND 1, L_0x1bdfcd0, L_0x1be0980, L_0x1be1a30, L_0x1be0ac0;
L_0x1be25f0 .delay 1 (80,80,80) L_0x1be25f0/d;
L_0x1be23a0/d .functor AND 1, L_0x1bde080, L_0x1be18d0, L_0x1be0a20, L_0x1be0ac0;
L_0x1be23a0 .delay 1 (80,80,80) L_0x1be23a0/d;
L_0x196fea0/d .functor AND 1, L_0x1bddee0, L_0x1be0980, L_0x1be0a20, L_0x1be0ac0;
L_0x196fea0 .delay 1 (80,80,80) L_0x196fea0/d;
L_0x1be2a60/0/0 .functor OR 1, L_0x1be1ca0, L_0x1be1e50, L_0x1be2060, L_0x1be2410;
L_0x1be2a60/0/4 .functor OR 1, L_0x1be25f0, L_0x1be23a0, L_0x196fea0, L_0x1be2240;
L_0x1be2a60/d .functor OR 1, L_0x1be2a60/0/0, L_0x1be2a60/0/4, C4<0>, C4<0>;
L_0x1be2a60 .delay 1 (160,160,160) L_0x1be2a60/d;
v0x18b2140_0 .net "a", 0 0, L_0x1be2e50;  1 drivers
v0x18b7cb0_0 .net "addSub", 0 0, L_0x1be11f0;  1 drivers
v0x18b7d80_0 .net "andRes", 0 0, L_0x1be04a0;  1 drivers
v0x18b7e50_0 .net "b", 0 0, L_0x1be2fb0;  1 drivers
v0x18bda80_0 .net "carryIn", 0 0, L_0x1be08e0;  1 drivers
v0x18bdb20_0 .net "carryOut", 0 0, L_0x1be16d0;  1 drivers
v0x18bdbf0_0 .net "initialResult", 0 0, L_0x1be2a60;  1 drivers
v0x18d5000_0 .net "isAdd", 0 0, L_0x1be1ca0;  1 drivers
v0x18d50a0_0 .net "isAnd", 0 0, L_0x1be2410;  1 drivers
v0x18d5140_0 .net "isNand", 0 0, L_0x1be25f0;  1 drivers
v0x18dadd0_0 .net "isNor", 0 0, L_0x1be23a0;  1 drivers
v0x18dae70_0 .net "isOr", 0 0, L_0x196fea0;  1 drivers
v0x18daf30_0 .net "isSLT", 0 0, L_0x1be2240;  1 drivers
v0x18e0ba0_0 .net "isSub", 0 0, L_0x1be1e50;  1 drivers
v0x18e0c60_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x18e0d00_0 .net "isXor", 0 0, L_0x1be2060;  1 drivers
v0x184eab0_0 .net "nandRes", 0 0, L_0x1bdfcd0;  1 drivers
v0x18545e0_0 .net "norRes", 0 0, L_0x1bde080;  1 drivers
v0x18546a0_0 .net "orRes", 0 0, L_0x1bddee0;  1 drivers
v0x1854760_0 .net "s0", 0 0, L_0x1be0980;  1 drivers
v0x185a3a0_0 .net "s0inv", 0 0, L_0x1be18d0;  1 drivers
v0x185a460_0 .net "s1", 0 0, L_0x1be0a20;  1 drivers
v0x185a520_0 .net "s1inv", 0 0, L_0x1be1a30;  1 drivers
v0x18601a0_0 .net "s2", 0 0, L_0x1be0ac0;  1 drivers
v0x1860260_0 .net "s2inv", 0 0, L_0x1be1af0;  1 drivers
v0x1860320_0 .net "xorRes", 0 0, L_0x1bde230;  1 drivers
S_0x1894b20 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x18834b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1be0ee0/d .functor XOR 1, L_0x1be2fb0, L_0x1be90f0, C4<0>, C4<0>;
L_0x1be0ee0 .delay 1 (40,40,40) L_0x1be0ee0/d;
L_0x1be1040/d .functor XOR 1, L_0x1be2e50, L_0x1be0ee0, C4<0>, C4<0>;
L_0x1be1040 .delay 1 (40,40,40) L_0x1be1040/d;
L_0x1be11f0/d .functor XOR 1, L_0x1be1040, L_0x1be08e0, C4<0>, C4<0>;
L_0x1be11f0 .delay 1 (40,40,40) L_0x1be11f0/d;
L_0x1be13f0/d .functor AND 1, L_0x1be2e50, L_0x1be0ee0, C4<1>, C4<1>;
L_0x1be13f0 .delay 1 (40,40,40) L_0x1be13f0/d;
L_0x1be1660/d .functor AND 1, L_0x1be1040, L_0x1be08e0, C4<1>, C4<1>;
L_0x1be1660 .delay 1 (40,40,40) L_0x1be1660/d;
L_0x1be16d0/d .functor OR 1, L_0x1be13f0, L_0x1be1660, C4<0>, C4<0>;
L_0x1be16d0 .delay 1 (40,40,40) L_0x1be16d0/d;
v0x18894b0_0 .net "AandB", 0 0, L_0x1be13f0;  1 drivers
v0x189a920_0 .net "BxorSub", 0 0, L_0x1be0ee0;  1 drivers
v0x189a9e0_0 .net "a", 0 0, L_0x1be2e50;  alias, 1 drivers
v0x189aab0_0 .net "b", 0 0, L_0x1be2fb0;  alias, 1 drivers
v0x18313b0_0 .net "carryin", 0 0, L_0x1be08e0;  alias, 1 drivers
v0x18314c0_0 .net "carryout", 0 0, L_0x1be16d0;  alias, 1 drivers
v0x183d0f0_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x183d190_0 .net "res", 0 0, L_0x1be11f0;  alias, 1 drivers
v0x183d250_0 .net "xAorB", 0 0, L_0x1be1040;  1 drivers
v0x18b1fc0_0 .net "xAorBandCin", 0 0, L_0x1be1660;  1 drivers
S_0x18661a0 .scope generate, "genblk1[31]" "genblk1[31]" 4 165, 4 165 0, S_0x19f0d00;
 .timescale 0 0;
P_0x1866360 .param/l "i" 0 4 165, +C4<011111>;
S_0x1790f30 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x18661a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1be2ef0/d .functor AND 1, L_0x1be6510, L_0x1be3160, C4<1>, C4<1>;
L_0x1be2ef0 .delay 1 (40,40,40) L_0x1be2ef0/d;
L_0x1be27e0/d .functor NAND 1, L_0x1be6510, L_0x1be3160, C4<1>, C4<1>;
L_0x1be27e0 .delay 1 (20,20,20) L_0x1be27e0/d;
L_0x1be0ca0/d .functor OR 1, L_0x1be6510, L_0x1be3160, C4<0>, C4<0>;
L_0x1be0ca0 .delay 1 (40,40,40) L_0x1be0ca0/d;
L_0x1be3740/d .functor NOR 1, L_0x1be6510, L_0x1be3160, C4<0>, C4<0>;
L_0x1be3740 .delay 1 (20,20,20) L_0x1be3740/d;
L_0x1be3800/d .functor XOR 1, L_0x1be6510, L_0x1be3160, C4<0>, C4<0>;
L_0x1be3800 .delay 1 (40,40,40) L_0x1be3800/d;
L_0x1be42b0/d .functor NOT 1, L_0x1bb8130, C4<0>, C4<0>, C4<0>;
L_0x1be42b0 .delay 1 (10,10,10) L_0x1be42b0/d;
L_0x1be4410/d .functor NOT 1, L_0x1bb81d0, C4<0>, C4<0>, C4<0>;
L_0x1be4410 .delay 1 (10,10,10) L_0x1be4410/d;
L_0x1be44d0/d .functor NOT 1, L_0x1bb8270, C4<0>, C4<0>, C4<0>;
L_0x1be44d0 .delay 1 (10,10,10) L_0x1be44d0/d;
L_0x1be4680/d .functor AND 1, L_0x1be3bd0, L_0x1be42b0, L_0x1be4410, L_0x1be44d0;
L_0x1be4680 .delay 1 (80,80,80) L_0x1be4680/d;
L_0x1be4830/d .functor AND 1, L_0x1be3bd0, L_0x1bb8130, L_0x1be4410, L_0x1be44d0;
L_0x1be4830 .delay 1 (80,80,80) L_0x1be4830/d;
L_0x1be4a40/d .functor AND 1, L_0x1be3800, L_0x1be42b0, L_0x1bb81d0, L_0x1be44d0;
L_0x1be4a40 .delay 1 (80,80,80) L_0x1be4a40/d;
L_0x1be4c20/d .functor AND 1, L_0x1be3bd0, L_0x1bb8130, L_0x1bb81d0, L_0x1be44d0;
L_0x1be4c20 .delay 1 (80,80,80) L_0x1be4c20/d;
L_0x1be4df0/d .functor AND 1, L_0x1be2ef0, L_0x1be42b0, L_0x1be4410, L_0x1bb8270;
L_0x1be4df0 .delay 1 (80,80,80) L_0x1be4df0/d;
L_0x1be4fd0/d .functor AND 1, L_0x1be27e0, L_0x1bb8130, L_0x1be4410, L_0x1bb8270;
L_0x1be4fd0 .delay 1 (80,80,80) L_0x1be4fd0/d;
L_0x1be4d80/d .functor AND 1, L_0x1be3740, L_0x1be42b0, L_0x1bb81d0, L_0x1bb8270;
L_0x1be4d80 .delay 1 (80,80,80) L_0x1be4d80/d;
L_0x1be5360/d .functor AND 1, L_0x1be0ca0, L_0x1bb8130, L_0x1bb81d0, L_0x1bb8270;
L_0x1be5360 .delay 1 (80,80,80) L_0x1be5360/d;
L_0x1be5500/0/0 .functor OR 1, L_0x1be4680, L_0x1be4830, L_0x1be4a40, L_0x1be4df0;
L_0x1be5500/0/4 .functor OR 1, L_0x1be4fd0, L_0x1be4d80, L_0x1be5360, L_0x1be4c20;
L_0x1be5500/d .functor OR 1, L_0x1be5500/0/0, L_0x1be5500/0/4, C4<0>, C4<0>;
L_0x1be5500 .delay 1 (160,160,160) L_0x1be5500/d;
v0x17ba060_0 .net "a", 0 0, L_0x1be6510;  1 drivers
v0x1756780_0 .net "addSub", 0 0, L_0x1be3bd0;  1 drivers
v0x1756850_0 .net "andRes", 0 0, L_0x1be2ef0;  1 drivers
v0x1756920_0 .net "b", 0 0, L_0x1be3160;  1 drivers
v0x17d13d0_0 .net "carryIn", 0 0, L_0x1be0db0;  1 drivers
v0x17d1470_0 .net "carryOut", 0 0, L_0x1be40b0;  1 drivers
v0x17d1540_0 .net "initialResult", 0 0, L_0x1be5500;  1 drivers
v0x17626f0_0 .net "isAdd", 0 0, L_0x1be4680;  1 drivers
v0x1762790_0 .net "isAnd", 0 0, L_0x1be4df0;  1 drivers
v0x1762830_0 .net "isNand", 0 0, L_0x1be4fd0;  1 drivers
v0x17d71e0_0 .net "isNor", 0 0, L_0x1be4d80;  1 drivers
v0x17d7280_0 .net "isOr", 0 0, L_0x1be5360;  1 drivers
v0x17d7320_0 .net "isSLT", 0 0, L_0x1be4c20;  1 drivers
v0x17dcfb0_0 .net "isSub", 0 0, L_0x1be4830;  1 drivers
v0x17dd070_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x17dd110_0 .net "isXor", 0 0, L_0x1be4a40;  1 drivers
v0x17fa2e0_0 .net "nandRes", 0 0, L_0x1be27e0;  1 drivers
v0x1773cb0_0 .net "norRes", 0 0, L_0x1be3740;  1 drivers
v0x1773d50_0 .net "orRes", 0 0, L_0x1be0ca0;  1 drivers
v0x1773e10_0 .net "s0", 0 0, L_0x1bb8130;  1 drivers
v0x1779af0_0 .net "s0inv", 0 0, L_0x1be42b0;  1 drivers
v0x1779b90_0 .net "s1", 0 0, L_0x1bb81d0;  1 drivers
v0x1779c50_0 .net "s1inv", 0 0, L_0x1be4410;  1 drivers
v0x177f960_0 .net "s2", 0 0, L_0x1bb8270;  1 drivers
v0x177fa00_0 .net "s2inv", 0 0, L_0x1be44d0;  1 drivers
v0x177fac0_0 .net "xorRes", 0 0, L_0x1be3800;  1 drivers
S_0x17a2b80 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1790f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1be3960/d .functor XOR 1, L_0x1be3160, L_0x1be90f0, C4<0>, C4<0>;
L_0x1be3960 .delay 1 (40,40,40) L_0x1be3960/d;
L_0x1be3a20/d .functor XOR 1, L_0x1be6510, L_0x1be3960, C4<0>, C4<0>;
L_0x1be3a20 .delay 1 (40,40,40) L_0x1be3a20/d;
L_0x1be3bd0/d .functor XOR 1, L_0x1be3a20, L_0x1be0db0, C4<0>, C4<0>;
L_0x1be3bd0 .delay 1 (40,40,40) L_0x1be3bd0/d;
L_0x1be3dd0/d .functor AND 1, L_0x1be6510, L_0x1be3960, C4<1>, C4<1>;
L_0x1be3dd0 .delay 1 (40,40,40) L_0x1be3dd0/d;
L_0x1be4040/d .functor AND 1, L_0x1be3a20, L_0x1be0db0, C4<1>, C4<1>;
L_0x1be4040 .delay 1 (40,40,40) L_0x1be4040/d;
L_0x1be40b0/d .functor OR 1, L_0x1be3dd0, L_0x1be4040, C4<0>, C4<0>;
L_0x1be40b0 .delay 1 (40,40,40) L_0x1be40b0/d;
v0x1796ec0_0 .net "AandB", 0 0, L_0x1be3dd0;  1 drivers
v0x17a88a0_0 .net "BxorSub", 0 0, L_0x1be3960;  1 drivers
v0x17a8960_0 .net "a", 0 0, L_0x1be6510;  alias, 1 drivers
v0x17a8a00_0 .net "b", 0 0, L_0x1be3160;  alias, 1 drivers
v0x17ae5c0_0 .net "carryin", 0 0, L_0x1be0db0;  alias, 1 drivers
v0x17ae6b0_0 .net "carryout", 0 0, L_0x1be40b0;  alias, 1 drivers
v0x17b40f0_0 .net "isSubtract", 0 0, L_0x1be90f0;  alias, 1 drivers
v0x17b4190_0 .net "res", 0 0, L_0x1be3bd0;  alias, 1 drivers
v0x17b4250_0 .net "xAorB", 0 0, L_0x1be3a20;  1 drivers
v0x17b9ec0_0 .net "xAorBandCin", 0 0, L_0x1be4040;  1 drivers
S_0x1785790 .scope generate, "genblk2[0]" "genblk2[0]" 4 207, 4 207 0, S_0x19f0d00;
 .timescale 0 0;
P_0x17d2970 .param/l "j" 0 4 207, +C4<00>;
L_0x1bb8310/d .functor AND 1, L_0x1be33a0, L_0x1bee4b0, C4<1>, C4<1>;
L_0x1bb8310 .delay 1 (40,40,40) L_0x1bb8310/d;
v0x176eb10_0 .net *"_s1", 0 0, L_0x1be33a0;  1 drivers
S_0x1980ce0 .scope generate, "genblk2[1]" "genblk2[1]" 4 207, 4 207 0, S_0x19f0d00;
 .timescale 0 0;
P_0x1980ea0 .param/l "j" 0 4 207, +C4<01>;
L_0x1be3490/d .functor AND 1, L_0x1be35a0, L_0x1bee4b0, C4<1>, C4<1>;
L_0x1be3490 .delay 1 (40,40,40) L_0x1be3490/d;
v0x1986d20_0 .net *"_s1", 0 0, L_0x1be35a0;  1 drivers
S_0x194c600 .scope generate, "genblk2[2]" "genblk2[2]" 4 207, 4 207 0, S_0x19f0d00;
 .timescale 0 0;
P_0x17920e0 .param/l "j" 0 4 207, +C4<010>;
L_0x1be51c0/d .functor AND 1, L_0x1be6600, L_0x1bee4b0, C4<1>, C4<1>;
L_0x1be51c0 .delay 1 (40,40,40) L_0x1be51c0/d;
v0x1986e00_0 .net *"_s1", 0 0, L_0x1be6600;  1 drivers
S_0x198ca40 .scope generate, "genblk2[3]" "genblk2[3]" 4 207, 4 207 0, S_0x19f0d00;
 .timescale 0 0;
P_0x177abc0 .param/l "j" 0 4 207, +C4<011>;
L_0x1be67f0/d .functor AND 1, L_0x1be68f0, L_0x1bee4b0, C4<1>, C4<1>;
L_0x1be67f0 .delay 1 (40,40,40) L_0x1be67f0/d;
v0x1986ec0_0 .net *"_s1", 0 0, L_0x1be68f0;  1 drivers
S_0x1992760 .scope generate, "genblk2[4]" "genblk2[4]" 4 207, 4 207 0, S_0x19f0d00;
 .timescale 0 0;
P_0x175e070 .param/l "j" 0 4 207, +C4<0100>;
L_0x1be69e0/d .functor AND 1, L_0x1be6af0, L_0x1bee4b0, C4<1>, C4<1>;
L_0x1be69e0 .delay 1 (40,40,40) L_0x1be69e0/d;
v0x1998330_0 .net *"_s1", 0 0, L_0x1be6af0;  1 drivers
S_0x19983f0 .scope generate, "genblk2[5]" "genblk2[5]" 4 207, 4 207 0, S_0x19f0d00;
 .timescale 0 0;
P_0x18b9210 .param/l "j" 0 4 207, +C4<0101>;
L_0x1be6fb0/d .functor AND 1, L_0x1be7070, L_0x1bee4b0, C4<1>, C4<1>;
L_0x1be6fb0 .delay 1 (40,40,40) L_0x1be6fb0/d;
v0x199e100_0 .net *"_s1", 0 0, L_0x1be7070;  1 drivers
S_0x19b5590 .scope generate, "genblk2[6]" "genblk2[6]" 4 207, 4 207 0, S_0x19f0d00;
 .timescale 0 0;
P_0x1895cc0 .param/l "j" 0 4 207, +C4<0110>;
L_0x1be71d0/d .functor AND 1, L_0x1be7290, L_0x1bee4b0, C4<1>, C4<1>;
L_0x1be71d0 .delay 1 (40,40,40) L_0x1be71d0/d;
v0x199e1e0_0 .net *"_s1", 0 0, L_0x1be7290;  1 drivers
S_0x19bb350 .scope generate, "genblk2[7]" "genblk2[7]" 4 207, 4 207 0, S_0x19f0d00;
 .timescale 0 0;
P_0x1873360 .param/l "j" 0 4 207, +C4<0111>;
L_0x1be6760/d .functor AND 1, L_0x1be7d90, L_0x1bee4b0, C4<1>, C4<1>;
L_0x1be6760 .delay 1 (40,40,40) L_0x1be6760/d;
v0x199e2a0_0 .net *"_s1", 0 0, L_0x1be7d90;  1 drivers
S_0x19c1120 .scope generate, "genblk2[8]" "genblk2[8]" 4 207, 4 207 0, S_0x19f0d00;
 .timescale 0 0;
P_0x183e5b0 .param/l "j" 0 4 207, +C4<01000>;
L_0x1be7e30/d .functor AND 1, L_0x1be7ef0, L_0x1bee4b0, C4<1>, C4<1>;
L_0x1be7e30 .delay 1 (40,40,40) L_0x1be7e30/d;
v0x1952320_0 .net *"_s1", 0 0, L_0x1be7ef0;  1 drivers
S_0x19523e0 .scope generate, "genblk2[9]" "genblk2[9]" 4 207, 4 207 0, S_0x19f0d00;
 .timescale 0 0;
P_0x19c79a0 .param/l "j" 0 4 207, +C4<01001>;
L_0x1be7630/d .functor AND 1, L_0x1be76f0, L_0x1bee4b0, C4<1>, C4<1>;
L_0x1be7630 .delay 1 (40,40,40) L_0x1be7630/d;
v0x19d86c0_0 .net *"_s1", 0 0, L_0x1be76f0;  1 drivers
S_0x19de490 .scope generate, "genblk2[10]" "genblk2[10]" 4 207, 4 207 0, S_0x19f0d00;
 .timescale 0 0;
P_0x196a1c0 .param/l "j" 0 4 207, +C4<01010>;
L_0x1be7850/d .functor AND 1, L_0x1be7910, L_0x1bee4b0, C4<1>, C4<1>;
L_0x1be7850 .delay 1 (40,40,40) L_0x1be7850/d;
v0x19d87a0_0 .net *"_s1", 0 0, L_0x1be7910;  1 drivers
S_0x19f5a00 .scope generate, "genblk2[11]" "genblk2[11]" 4 207, 4 207 0, S_0x19f0d00;
 .timescale 0 0;
P_0x194ce70 .param/l "j" 0 4 207, +C4<01011>;
L_0x1be7a70/d .functor AND 1, L_0x1be7b30, L_0x1bee4b0, C4<1>, C4<1>;
L_0x1be7a70 .delay 1 (40,40,40) L_0x1be7a70/d;
v0x19d8860_0 .net *"_s1", 0 0, L_0x1be7b30;  1 drivers
S_0x1957e70 .scope generate, "genblk2[12]" "genblk2[12]" 4 207, 4 207 0, S_0x19f0d00;
 .timescale 0 0;
P_0x1849600 .param/l "j" 0 4 207, +C4<01100>;
L_0x1be8710/d .functor AND 1, L_0x1be8780, L_0x1bee4b0, C4<1>, C4<1>;
L_0x1be8710 .delay 1 (40,40,40) L_0x1be8710/d;
v0x195dcb0_0 .net *"_s1", 0 0, L_0x1be8780;  1 drivers
S_0x195dd70 .scope generate, "genblk2[13]" "genblk2[13]" 4 207, 4 207 0, S_0x19f0d00;
 .timescale 0 0;
P_0x1883680 .param/l "j" 0 4 207, +C4<01101>;
L_0x1be8050/d .functor AND 1, L_0x1be8110, L_0x1bee4b0, C4<1>, C4<1>;
L_0x1be8050 .delay 1 (40,40,40) L_0x1be8050/d;
v0x1963b20_0 .net *"_s1", 0 0, L_0x1be8110;  1 drivers
S_0x1969950 .scope generate, "genblk2[14]" "genblk2[14]" 4 207, 4 207 0, S_0x19f0d00;
 .timescale 0 0;
P_0x1831580 .param/l "j" 0 4 207, +C4<01110>;
L_0x1be8270/d .functor AND 1, L_0x1be8330, L_0x1bee4b0, C4<1>, C4<1>;
L_0x1be8270 .delay 1 (40,40,40) L_0x1be8270/d;
v0x1963c00_0 .net *"_s1", 0 0, L_0x1be8330;  1 drivers
S_0x19750a0 .scope generate, "genblk2[15]" "genblk2[15]" 4 207, 4 207 0, S_0x19f0d00;
 .timescale 0 0;
P_0x17a2d50 .param/l "j" 0 4 207, +C4<01111>;
L_0x1be73f0/d .functor AND 1, L_0x1be7c80, L_0x1bee4b0, C4<1>, C4<1>;
L_0x1be73f0 .delay 1 (40,40,40) L_0x1be73f0/d;
v0x1963cc0_0 .net *"_s1", 0 0, L_0x1be7c80;  1 drivers
S_0x197aee0 .scope generate, "genblk2[16]" "genblk2[16]" 4 207, 4 207 0, S_0x19f0d00;
 .timescale 0 0;
P_0x1969ee0 .param/l "j" 0 4 207, +C4<010000>;
L_0x1be9180/d .functor AND 1, L_0x1be9240, L_0x1bee4b0, C4<1>, C4<1>;
L_0x1be9180 .delay 1 (40,40,40) L_0x1be9180/d;
v0x196f670_0 .net *"_s1", 0 0, L_0x1be9240;  1 drivers
S_0x196f750 .scope generate, "genblk2[17]" "genblk2[17]" 4 207, 4 207 0, S_0x19f0d00;
 .timescale 0 0;
P_0x18a6cd0 .param/l "j" 0 4 207, +C4<010001>;
L_0x1be88e0/d .functor AND 1, L_0x1be89a0, L_0x1bee4b0, C4<1>, C4<1>;
L_0x1be88e0 .delay 1 (40,40,40) L_0x1be88e0/d;
v0x1848d90_0 .net *"_s1", 0 0, L_0x1be89a0;  1 drivers
S_0x157c5b0 .scope generate, "genblk2[18]" "genblk2[18]" 4 207, 4 207 0, S_0x19f0d00;
 .timescale 0 0;
P_0x157c7c0 .param/l "j" 0 4 207, +C4<010010>;
L_0x1be8b00/d .functor AND 1, L_0x1be8bc0, L_0x1bee4b0, C4<1>, C4<1>;
L_0x1be8b00 .delay 1 (40,40,40) L_0x1be8b00/d;
v0x1848e90_0 .net *"_s1", 0 0, L_0x1be8bc0;  1 drivers
S_0x180bf40 .scope generate, "genblk2[19]" "genblk2[19]" 4 207, 4 207 0, S_0x19f0d00;
 .timescale 0 0;
P_0x180c150 .param/l "j" 0 4 207, +C4<010011>;
L_0x1be8d20/d .functor AND 1, L_0x1be8de0, L_0x1bee4b0, C4<1>, C4<1>;
L_0x1be8d20 .delay 1 (40,40,40) L_0x1be8d20/d;
v0x18e6d70_0 .net *"_s1", 0 0, L_0x1be8de0;  1 drivers
S_0x18e6e50 .scope generate, "genblk2[20]" "genblk2[20]" 4 207, 4 207 0, S_0x19f0d00;
 .timescale 0 0;
P_0x1917030 .param/l "j" 0 4 207, +C4<010100>;
L_0x1be9a50/d .functor AND 1, L_0x1be9b10, L_0x1bee4b0, C4<1>, C4<1>;
L_0x1be9a50 .delay 1 (40,40,40) L_0x1be9a50/d;
v0x17f4510_0 .net *"_s1", 0 0, L_0x1be9b10;  1 drivers
S_0x17f45f0 .scope generate, "genblk2[21]" "genblk2[21]" 4 207, 4 207 0, S_0x19f0d00;
 .timescale 0 0;
P_0x18b9640 .param/l "j" 0 4 207, +C4<010101>;
L_0x1be93a0/d .functor AND 1, L_0x1be9460, L_0x1bee4b0, C4<1>, C4<1>;
L_0x1be93a0 .delay 1 (40,40,40) L_0x1be93a0/d;
v0x179cb40_0 .net *"_s1", 0 0, L_0x1be9460;  1 drivers
S_0x179cc20 .scope generate, "genblk2[22]" "genblk2[22]" 4 207, 4 207 0, S_0x19f0d00;
 .timescale 0 0;
P_0x1878cf0 .param/l "j" 0 4 207, +C4<010110>;
L_0x1be95c0/d .functor AND 1, L_0x1be9680, L_0x1bee4b0, C4<1>, C4<1>;
L_0x1be95c0 .delay 1 (40,40,40) L_0x1be95c0/d;
v0x17683e0_0 .net *"_s1", 0 0, L_0x1be9680;  1 drivers
S_0x17684c0 .scope generate, "genblk2[23]" "genblk2[23]" 4 207, 4 207 0, S_0x19f0d00;
 .timescale 0 0;
P_0x18329f0 .param/l "j" 0 4 207, +C4<010111>;
L_0x1be97e0/d .functor AND 1, L_0x1be98a0, L_0x1bee4b0, C4<1>, C4<1>;
L_0x1be97e0 .delay 1 (40,40,40) L_0x1be97e0/d;
v0x18a06f0_0 .net *"_s1", 0 0, L_0x1be98a0;  1 drivers
S_0x18a07d0 .scope generate, "genblk2[24]" "genblk2[24]" 4 207, 4 207 0, S_0x19f0d00;
 .timescale 0 0;
P_0x19cd6a0 .param/l "j" 0 4 207, +C4<011000>;
L_0x1be9940/d .functor AND 1, L_0x1bea390, L_0x1bee4b0, C4<1>, C4<1>;
L_0x1be9940 .delay 1 (40,40,40) L_0x1be9940/d;
v0x1877780_0 .net *"_s1", 0 0, L_0x1bea390;  1 drivers
S_0x1877860 .scope generate, "genblk2[25]" "genblk2[25]" 4 207, 4 207 0, S_0x19f0d00;
 .timescale 0 0;
P_0x1785fe0 .param/l "j" 0 4 207, +C4<011001>;
L_0x1be9c70/d .functor AND 1, L_0x1be9d30, L_0x1bee4b0, C4<1>, C4<1>;
L_0x1be9c70 .delay 1 (40,40,40) L_0x1be9c70/d;
v0x18430b0_0 .net *"_s1", 0 0, L_0x1be9d30;  1 drivers
S_0x1843190 .scope generate, "genblk2[26]" "genblk2[26]" 4 207, 4 207 0, S_0x19f0d00;
 .timescale 0 0;
P_0x191ab30 .param/l "j" 0 4 207, +C4<011010>;
L_0x1be9e90/d .functor AND 1, L_0x1be9f50, L_0x1bee4b0, C4<1>, C4<1>;
L_0x1be9e90 .delay 1 (40,40,40) L_0x1be9e90/d;
v0x175c690_0 .net *"_s1", 0 0, L_0x1be9f50;  1 drivers
S_0x175c770 .scope generate, "genblk2[27]" "genblk2[27]" 4 207, 4 207 0, S_0x19f0d00;
 .timescale 0 0;
P_0x17751c0 .param/l "j" 0 4 207, +C4<011011>;
L_0x1bea0b0/d .functor AND 1, L_0x1bea170, L_0x1bee4b0, C4<1>, C4<1>;
L_0x1bea0b0 .delay 1 (40,40,40) L_0x1bea0b0/d;
v0x1837300_0 .net *"_s1", 0 0, L_0x1bea170;  1 drivers
S_0x18373e0 .scope generate, "genblk2[28]" "genblk2[28]" 4 207, 4 207 0, S_0x19f0d00;
 .timescale 0 0;
P_0x176f850 .param/l "j" 0 4 207, +C4<011100>;
L_0x1bea210/d .functor AND 1, L_0x1beac30, L_0x1bee4b0, C4<1>, C4<1>;
L_0x1bea210 .delay 1 (40,40,40) L_0x1bea210/d;
v0x18fac00_0 .net *"_s1", 0 0, L_0x1beac30;  1 drivers
S_0x18face0 .scope generate, "genblk2[29]" "genblk2[29]" 4 207, 4 207 0, S_0x19f0d00;
 .timescale 0 0;
P_0x18faef0 .param/l "j" 0 4 207, +C4<011101>;
L_0x1bea4f0/d .functor AND 1, L_0x1bea5b0, L_0x1bee4b0, C4<1>, C4<1>;
L_0x1bea4f0 .delay 1 (40,40,40) L_0x1bea4f0/d;
v0x181fec0_0 .net *"_s1", 0 0, L_0x1bea5b0;  1 drivers
S_0x181ffa0 .scope generate, "genblk2[30]" "genblk2[30]" 4 207, 4 207 0, S_0x19f0d00;
 .timescale 0 0;
P_0x18201b0 .param/l "j" 0 4 207, +C4<011110>;
L_0x1bea710/d .functor AND 1, L_0x1bea7d0, L_0x1bee4b0, C4<1>, C4<1>;
L_0x1bea710 .delay 1 (40,40,40) L_0x1bea710/d;
v0x1a0fbc0_0 .net *"_s1", 0 0, L_0x1bea7d0;  1 drivers
S_0x1a0fca0 .scope generate, "genblk2[31]" "genblk2[31]" 4 207, 4 207 0, S_0x19f0d00;
 .timescale 0 0;
P_0x1a0feb0 .param/l "j" 0 4 207, +C4<011111>;
L_0x1bec000/d .functor AND 1, L_0x1be8f90, L_0x1bee4b0, C4<1>, C4<1>;
L_0x1bec000 .delay 1 (40,40,40) L_0x1bec000/d;
v0x19fb800_0 .net *"_s1", 0 0, L_0x1be8f90;  1 drivers
S_0x19fb8e0 .scope module, "overflowCalc" "didOverflow" 4 184, 4 12 0, S_0x19f0d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "overflow"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
    .port_info 4 /INPUT 1 "sub"
L_0x1bec570/d .functor XOR 1, L_0x1becd60, L_0x1be90f0, C4<0>, C4<0>;
L_0x1bec570 .delay 1 (40,40,40) L_0x1bec570/d;
L_0x1bec630/d .functor NOT 1, L_0x1bedaf0, C4<0>, C4<0>, C4<0>;
L_0x1bec630 .delay 1 (10,10,10) L_0x1bec630/d;
L_0x1bec790/d .functor NOT 1, L_0x1bec570, C4<0>, C4<0>, C4<0>;
L_0x1bec790 .delay 1 (10,10,10) L_0x1bec790/d;
L_0x1bec8a0/d .functor NOT 1, L_0x1bece50, C4<0>, C4<0>, C4<0>;
L_0x1bec8a0 .delay 1 (10,10,10) L_0x1bec8a0/d;
L_0x1beca00/d .functor AND 1, L_0x1bedaf0, L_0x1bec570, C4<1>, C4<1>;
L_0x1beca00 .delay 1 (40,40,40) L_0x1beca00/d;
L_0x1becb60/d .functor AND 1, L_0x1bec630, L_0x1bec790, C4<1>, C4<1>;
L_0x1becb60 .delay 1 (40,40,40) L_0x1becb60/d;
L_0x1bed590/d .functor AND 1, L_0x1beca00, L_0x1bec8a0, C4<1>, C4<1>;
L_0x1bed590 .delay 1 (40,40,40) L_0x1bed590/d;
L_0x1bed740/d .functor AND 1, L_0x1becb60, L_0x1bece50, C4<1>, C4<1>;
L_0x1bed740 .delay 1 (40,40,40) L_0x1bed740/d;
L_0x1bed940/d .functor OR 1, L_0x1bed590, L_0x1bed740, C4<0>, C4<0>;
L_0x1bed940 .delay 1 (40,40,40) L_0x1bed940/d;
v0x19fbb30_0 .net "BxorSub", 0 0, L_0x1bec570;  1 drivers
v0x178b4b0_0 .net "a", 0 0, L_0x1bedaf0;  1 drivers
v0x178b590_0 .net "aAndB", 0 0, L_0x1beca00;  1 drivers
v0x14da1e0_0 .net "b", 0 0, L_0x1becd60;  1 drivers
v0x14da2a0_0 .net "negToPos", 0 0, L_0x1bed590;  1 drivers
v0x14da3b0_0 .net "notA", 0 0, L_0x1bec630;  1 drivers
v0x14da470_0 .net "notB", 0 0, L_0x1bec790;  1 drivers
v0x14da530_0 .net "notS", 0 0, L_0x1bec8a0;  1 drivers
v0x14ce730_0 .net "notaAndNotb", 0 0, L_0x1becb60;  1 drivers
v0x14ce7f0_0 .net "overflow", 0 0, L_0x1bed940;  alias, 1 drivers
v0x14ce8b0_0 .net "posToNeg", 0 0, L_0x1bed740;  1 drivers
v0x14ce970_0 .net "s", 0 0, L_0x1bece50;  1 drivers
v0x14cea30_0 .net "sub", 0 0, L_0x1be90f0;  alias, 1 drivers
S_0x150afa0 .scope module, "zeroCalc" "isZero" 4 216, 4 134 0, S_0x19f0d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "bitt"
    .port_info 1 /OUTPUT 1 "out"
L_0x1bedfb0/0/0 .functor OR 1, L_0x1bee2e0, L_0x1bee1d0, L_0x1bef0b0, L_0x1bef2b0;
L_0x1bedfb0/0/4 .functor OR 1, L_0x1bef350, L_0x1bef440, L_0x1bef530, L_0x1bef620;
L_0x1bedfb0/0/8 .functor OR 1, L_0x1bef760, L_0x1bef850, L_0x1bef9a0, L_0x1bef1a0;
L_0x1bedfb0/0/12 .functor OR 1, L_0x1befcc0, L_0x1befdb0, L_0x1beff20, L_0x1bf0010;
L_0x1bedfb0/0/16 .functor OR 1, L_0x1bf0190, L_0x1bf0280, L_0x1bf0410, L_0x1bf04b0;
L_0x1bedfb0/0/20 .functor OR 1, L_0x1bf0370, L_0x1bf06a0, L_0x1bf05a0, L_0x1bf08a0;
L_0x1bedfb0/0/24 .functor OR 1, L_0x1bf0790, L_0x1bf0ab0, L_0x1bf0990, L_0x1befa40;
L_0x1bedfb0/0/28 .functor OR 1, L_0x1befc20, L_0x1bf0ba0, L_0x1befb30, L_0x1bf11e0;
L_0x1bedfb0/1/0 .functor OR 1, L_0x1bedfb0/0/0, L_0x1bedfb0/0/4, L_0x1bedfb0/0/8, L_0x1bedfb0/0/12;
L_0x1bedfb0/1/4 .functor OR 1, L_0x1bedfb0/0/16, L_0x1bedfb0/0/20, L_0x1bedfb0/0/24, L_0x1bedfb0/0/28;
L_0x1bedfb0/d .functor NOR 1, L_0x1bedfb0/1/0, L_0x1bedfb0/1/4, C4<0>, C4<0>;
L_0x1bedfb0 .delay 1 (320,320,320) L_0x1bedfb0/d;
v0x150b120_0 .net *"_s10", 0 0, L_0x1bef350;  1 drivers
v0x150b220_0 .net *"_s12", 0 0, L_0x1bef440;  1 drivers
v0x150b300_0 .net *"_s14", 0 0, L_0x1bef530;  1 drivers
v0x14c1d80_0 .net *"_s16", 0 0, L_0x1bef620;  1 drivers
v0x14c1e60_0 .net *"_s18", 0 0, L_0x1bef760;  1 drivers
v0x14c1f90_0 .net *"_s2", 0 0, L_0x1bee2e0;  1 drivers
v0x14c2070_0 .net *"_s20", 0 0, L_0x1bef850;  1 drivers
v0x14b4de0_0 .net *"_s22", 0 0, L_0x1bef9a0;  1 drivers
v0x14b4ec0_0 .net *"_s24", 0 0, L_0x1bef1a0;  1 drivers
v0x14b5030_0 .net *"_s26", 0 0, L_0x1befcc0;  1 drivers
v0x14b5110_0 .net *"_s28", 0 0, L_0x1befdb0;  1 drivers
v0x14c4a30_0 .net *"_s30", 0 0, L_0x1beff20;  1 drivers
v0x14c4b10_0 .net *"_s32", 0 0, L_0x1bf0010;  1 drivers
v0x14c4bf0_0 .net *"_s34", 0 0, L_0x1bf0190;  1 drivers
v0x14c4cd0_0 .net *"_s36", 0 0, L_0x1bf0280;  1 drivers
v0x14c4db0_0 .net *"_s38", 0 0, L_0x1bf0410;  1 drivers
v0x14c8110_0 .net *"_s4", 0 0, L_0x1bee1d0;  1 drivers
v0x14c82c0_0 .net *"_s40", 0 0, L_0x1bf04b0;  1 drivers
v0x14c83a0_0 .net *"_s42", 0 0, L_0x1bf0370;  1 drivers
v0x14c8480_0 .net *"_s44", 0 0, L_0x1bf06a0;  1 drivers
v0x14fd520_0 .net *"_s46", 0 0, L_0x1bf05a0;  1 drivers
v0x14fd600_0 .net *"_s48", 0 0, L_0x1bf08a0;  1 drivers
v0x14fd6e0_0 .net *"_s50", 0 0, L_0x1bf0790;  1 drivers
v0x14fd7c0_0 .net *"_s52", 0 0, L_0x1bf0ab0;  1 drivers
v0x14fd8a0_0 .net *"_s54", 0 0, L_0x1bf0990;  1 drivers
v0x14e9c10_0 .net *"_s56", 0 0, L_0x1befa40;  1 drivers
v0x14e9cf0_0 .net *"_s58", 0 0, L_0x1befc20;  1 drivers
v0x14e9dd0_0 .net *"_s6", 0 0, L_0x1bef0b0;  1 drivers
v0x14e9eb0_0 .net *"_s60", 0 0, L_0x1bf0ba0;  1 drivers
v0x14e9f90_0 .net *"_s62", 0 0, L_0x1befb30;  1 drivers
v0x14e47c0_0 .net *"_s64", 0 0, L_0x1bf11e0;  1 drivers
v0x14e48a0_0 .net *"_s8", 0 0, L_0x1bef2b0;  1 drivers
v0x14e4980_0 .net8 "bitt", 31 0, RS_0x7fef22ab6778;  alias, 2 drivers
v0x14c81b0_0 .net "out", 0 0, L_0x1bedfb0;  alias, 1 drivers
L_0x1bee2e0 .part RS_0x7fef22ab6778, 0, 1;
L_0x1bee1d0 .part RS_0x7fef22ab6778, 1, 1;
L_0x1bef0b0 .part RS_0x7fef22ab6778, 2, 1;
L_0x1bef2b0 .part RS_0x7fef22ab6778, 3, 1;
L_0x1bef350 .part RS_0x7fef22ab6778, 4, 1;
L_0x1bef440 .part RS_0x7fef22ab6778, 5, 1;
L_0x1bef530 .part RS_0x7fef22ab6778, 6, 1;
L_0x1bef620 .part RS_0x7fef22ab6778, 7, 1;
L_0x1bef760 .part RS_0x7fef22ab6778, 8, 1;
L_0x1bef850 .part RS_0x7fef22ab6778, 9, 1;
L_0x1bef9a0 .part RS_0x7fef22ab6778, 10, 1;
L_0x1bef1a0 .part RS_0x7fef22ab6778, 11, 1;
L_0x1befcc0 .part RS_0x7fef22ab6778, 12, 1;
L_0x1befdb0 .part RS_0x7fef22ab6778, 13, 1;
L_0x1beff20 .part RS_0x7fef22ab6778, 14, 1;
L_0x1bf0010 .part RS_0x7fef22ab6778, 15, 1;
L_0x1bf0190 .part RS_0x7fef22ab6778, 16, 1;
L_0x1bf0280 .part RS_0x7fef22ab6778, 17, 1;
L_0x1bf0410 .part RS_0x7fef22ab6778, 18, 1;
L_0x1bf04b0 .part RS_0x7fef22ab6778, 19, 1;
L_0x1bf0370 .part RS_0x7fef22ab6778, 20, 1;
L_0x1bf06a0 .part RS_0x7fef22ab6778, 21, 1;
L_0x1bf05a0 .part RS_0x7fef22ab6778, 22, 1;
L_0x1bf08a0 .part RS_0x7fef22ab6778, 23, 1;
L_0x1bf0790 .part RS_0x7fef22ab6778, 24, 1;
L_0x1bf0ab0 .part RS_0x7fef22ab6778, 25, 1;
L_0x1bf0990 .part RS_0x7fef22ab6778, 26, 1;
L_0x1befa40 .part RS_0x7fef22ab6778, 27, 1;
L_0x1befc20 .part RS_0x7fef22ab6778, 28, 1;
L_0x1bf0ba0 .part RS_0x7fef22ab6778, 29, 1;
L_0x1befb30 .part RS_0x7fef22ab6778, 30, 1;
L_0x1bf11e0 .part RS_0x7fef22ab6778, 31, 1;
S_0x1a1f980 .scope module, "aluadd4" "alu" 3 72, 4 145 0, S_0x19f10e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryout"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x1b87770/d .functor OR 1, L_0x1b89f70, L_0x1b8a0d0, C4<0>, C4<0>;
L_0x1b87770 .delay 1 (40,40,40) L_0x1b87770/d;
L_0x1b8a380/d .functor OR 1, L_0x1b87770, L_0x1b87770, C4<0>, C4<0>;
L_0x1b8a380 .delay 1 (40,40,40) L_0x1b8a380/d;
L_0x1b8a490/d .functor OR 1, L_0x1b8b230, L_0x1b8ab00, C4<0>, C4<0>;
L_0x1b8a490 .delay 1 (40,40,40) L_0x1b8a490/d;
L_0x1b8c1e0/d .functor NOT 1, L_0x1b8b570, C4<0>, C4<0>, C4<0>;
L_0x1b8c1e0 .delay 1 (10,10,10) L_0x1b8c1e0/d;
L_0x1b8b6d0/d .functor NOT 1, L_0x1b8bf90, C4<0>, C4<0>, C4<0>;
L_0x1b8b6d0 .delay 1 (10,10,10) L_0x1b8b6d0/d;
L_0x1b8b7d0/d .functor AND 1, L_0x1b8c1e0, L_0x1b8b930, L_0x1b8ca10, C4<1>;
L_0x1b8b7d0 .delay 1 (60,60,60) L_0x1b8b7d0/d;
L_0x1b8cb00/d .functor NOT 1, L_0x1b8b7d0, C4<0>, C4<0>, C4<0>;
L_0x1b8cb00 .delay 1 (10,10,10) L_0x1b8cb00/d;
L_0x1b8cc10/d .functor AND 1, L_0x1b8cdc0, L_0x1b8b6d0, L_0x1b8b7d0, C4<1>;
L_0x1b8cc10 .delay 1 (60,60,60) L_0x1b8cc10/d;
L_0x1b8c340/d .functor OR 1, L_0x1b8c4a0, L_0x1b8cc10, C4<0>, C4<0>;
L_0x1b8c340 .delay 1 (40,40,40) L_0x1b8c340/d;
v0x1a77f30_0 .net "SLTval", 0 0, L_0x1b8cc10;  1 drivers
v0x1a77ff0_0 .net *"_s321", 0 0, L_0x1b56790;  1 drivers
v0x1a780d0_0 .net *"_s324", 0 0, L_0x1b84930;  1 drivers
v0x1a781c0_0 .net *"_s327", 0 0, L_0x1b84bf0;  1 drivers
v0x1a782a0_0 .net *"_s330", 0 0, L_0x1b84d40;  1 drivers
v0x1a78380_0 .net *"_s333", 0 0, L_0x1b85ae0;  1 drivers
v0x1a78460_0 .net *"_s336", 0 0, L_0x1b85330;  1 drivers
v0x1a78540_0 .net *"_s339", 0 0, L_0x1b85550;  1 drivers
v0x1a78620_0 .net *"_s342", 0 0, L_0x1b84cb0;  1 drivers
v0x1a78790_0 .net *"_s345", 0 0, L_0x1b864b0;  1 drivers
v0x1a78870_0 .net *"_s348", 0 0, L_0x1b85d00;  1 drivers
v0x1a78950_0 .net *"_s351", 0 0, L_0x1b85f20;  1 drivers
v0x1a78a30_0 .net *"_s354", 0 0, L_0x1b86140;  1 drivers
v0x1a78b10_0 .net *"_s357", 0 0, L_0x1b86d90;  1 drivers
v0x1a78bf0_0 .net *"_s360", 0 0, L_0x1b866d0;  1 drivers
v0x1a78cd0_0 .net *"_s363", 0 0, L_0x1b868f0;  1 drivers
v0x1a78db0_0 .net *"_s366", 0 0, L_0x1b85770;  1 drivers
v0x1a78f60_0 .net *"_s369", 0 0, L_0x1b87800;  1 drivers
v0x1a79000_0 .net *"_s372", 0 0, L_0x1b86f60;  1 drivers
v0x1a790e0_0 .net *"_s375", 0 0, L_0x1b87180;  1 drivers
v0x1a791c0_0 .net *"_s378", 0 0, L_0x1b873a0;  1 drivers
v0x1a792a0_0 .net *"_s381", 0 0, L_0x1b880d0;  1 drivers
v0x1a79380_0 .net *"_s384", 0 0, L_0x1b87a20;  1 drivers
v0x1a79460_0 .net *"_s387", 0 0, L_0x1b87c40;  1 drivers
v0x1a79540_0 .net *"_s390", 0 0, L_0x1b87e60;  1 drivers
v0x1a79620_0 .net *"_s393", 0 0, L_0x1b87fc0;  1 drivers
v0x1a79700_0 .net *"_s396", 0 0, L_0x1b882f0;  1 drivers
v0x1a797e0_0 .net *"_s399", 0 0, L_0x1b88510;  1 drivers
v0x1a798c0_0 .net *"_s402", 0 0, L_0x1b88730;  1 drivers
v0x1a799a0_0 .net *"_s405", 0 0, L_0x1b88890;  1 drivers
v0x1a79a80_0 .net *"_s408", 0 0, L_0x1b88b70;  1 drivers
v0x1a79b60_0 .net *"_s411", 0 0, L_0x1b88d90;  1 drivers
v0x1a79c40_0 .net *"_s414", 0 0, L_0x1b8a630;  1 drivers
v0x1a78e90_0 .net *"_s420", 0 0, L_0x1b89f70;  1 drivers
v0x1a79f10_0 .net *"_s422", 0 0, L_0x1b8a0d0;  1 drivers
v0x1a79ff0_0 .net *"_s424", 0 0, L_0x1b8a380;  1 drivers
v0x1a7a0d0_0 .net *"_s429", 0 0, L_0x1b8b230;  1 drivers
v0x1a7a1b0_0 .net *"_s431", 0 0, L_0x1b8ab00;  1 drivers
v0x1a7a290_0 .net *"_s440", 0 0, L_0x1b8b570;  1 drivers
v0x1a7a370_0 .net *"_s444", 0 0, L_0x1b8b930;  1 drivers
v0x1a7a450_0 .net *"_s446", 0 0, L_0x1b8ca10;  1 drivers
v0x1a7a530_0 .net *"_s450", 0 0, L_0x1b8cdc0;  1 drivers
v0x1a7a610_0 .net *"_s452", 0 0, L_0x1b8c340;  1 drivers
v0x1a7a6f0_0 .net *"_s455", 0 0, L_0x1b8c4a0;  1 drivers
v0x1a7a7d0_0 .net "carryOut", 32 0, L_0x1b8a1c0;  1 drivers
v0x1a7a8b0_0 .net "carryout", 0 0, L_0x1b8a490;  alias, 1 drivers
L_0x7fef22a2b138 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1a7a970_0 .net "command", 2 0, L_0x7fef22a2b138;  1 drivers
v0x1a7aa50_0 .net "initialResult", 31 0, L_0x1b83c70;  1 drivers
v0x1a7ab30_0 .net "isSLT", 0 0, L_0x1b8b7d0;  1 drivers
v0x1a7abf0_0 .net "isSLTinv", 0 0, L_0x1b8cb00;  1 drivers
v0x1a7acb0_0 .net "isSubtract", 0 0, L_0x1b87770;  1 drivers
v0x1a7ad50_0 .net "operandA", 31 0, v0x1afeb90_0;  alias, 1 drivers
L_0x7fef22a2b0f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1a7ae30_0 .net "operandB", 31 0, L_0x7fef22a2b0f0;  1 drivers
v0x1a7af10_0 .net "overflow", 0 0, L_0x1b8bf90;  alias, 1 drivers
v0x1a7afb0_0 .net "overflowInv", 0 0, L_0x1b8b6d0;  1 drivers
v0x1a7b050_0 .net8 "result", 31 0, RS_0x7fef22ab7198;  alias, 2 drivers
v0x1a7b110_0 .net "s2inv", 0 0, L_0x1b8c1e0;  1 drivers
v0x1a7b1d0_0 .net "zero", 0 0, L_0x1b8c600;  alias, 1 drivers
L_0x1b30980 .part v0x1afeb90_0, 0, 1;
L_0x1b30ae0 .part L_0x7fef22a2b0f0, 0, 1;
L_0x1b2e6b0 .part L_0x1b8a1c0, 0, 1;
L_0x1b30d20 .part L_0x7fef22a2b138, 0, 1;
L_0x1b30dc0 .part L_0x7fef22a2b138, 1, 1;
L_0x1b30e60 .part L_0x7fef22a2b138, 2, 1;
L_0x1b333d0 .part v0x1afeb90_0, 1, 1;
L_0x1b33530 .part L_0x7fef22a2b0f0, 1, 1;
L_0x1b336e0 .part L_0x1b8a1c0, 1, 1;
L_0x1b33810 .part L_0x7fef22a2b138, 0, 1;
L_0x1b33940 .part L_0x7fef22a2b138, 1, 1;
L_0x1b339e0 .part L_0x7fef22a2b138, 2, 1;
L_0x1b35fb0 .part v0x1afeb90_0, 2, 1;
L_0x1b36220 .part L_0x7fef22a2b0f0, 2, 1;
L_0x1b33e20 .part L_0x1b8a1c0, 2, 1;
L_0x1b363d0 .part L_0x7fef22a2b138, 0, 1;
L_0x1b36500 .part L_0x7fef22a2b138, 1, 1;
L_0x1b366b0 .part L_0x7fef22a2b138, 2, 1;
L_0x1b38b40 .part v0x1afeb90_0, 3, 1;
L_0x1b38ca0 .part L_0x7fef22a2b0f0, 3, 1;
L_0x1b36750 .part L_0x1b8a1c0, 3, 1;
L_0x1b39020 .part L_0x7fef22a2b138, 0, 1;
L_0x1b38e50 .part L_0x7fef22a2b138, 1, 1;
L_0x1b39180 .part L_0x7fef22a2b138, 2, 1;
L_0x1b3b530 .part v0x1afeb90_0, 4, 1;
L_0x1b3b690 .part L_0x7fef22a2b0f0, 4, 1;
L_0x1b39220 .part L_0x1b8a1c0, 4, 1;
L_0x1b3b920 .part L_0x7fef22a2b138, 0, 1;
L_0x1b3b840 .part L_0x7fef22a2b138, 1, 1;
L_0x1b3bab0 .part L_0x7fef22a2b138, 2, 1;
L_0x1b3df60 .part v0x1afeb90_0, 5, 1;
L_0x1b3e0c0 .part L_0x7fef22a2b0f0, 5, 1;
L_0x1b3bb50 .part L_0x1b8a1c0, 5, 1;
L_0x1b3e380 .part L_0x7fef22a2b138, 0, 1;
L_0x1b365a0 .part L_0x7fef22a2b138, 1, 1;
L_0x1b3e270 .part L_0x7fef22a2b138, 2, 1;
L_0x1b40ae0 .part v0x1afeb90_0, 6, 1;
L_0x1b40c40 .part L_0x7fef22a2b0f0, 6, 1;
L_0x1b3e630 .part L_0x1b8a1c0, 6, 1;
L_0x1b40f30 .part L_0x7fef22a2b138, 0, 1;
L_0x1b40df0 .part L_0x7fef22a2b138, 1, 1;
L_0x1b40e90 .part L_0x7fef22a2b138, 2, 1;
L_0x1b43560 .part v0x1afeb90_0, 7, 1;
L_0x1b436c0 .part L_0x7fef22a2b0f0, 7, 1;
L_0x1b40fd0 .part L_0x1b8a1c0, 7, 1;
L_0x1b41070 .part L_0x7fef22a2b138, 0, 1;
L_0x1b43980 .part L_0x7fef22a2b138, 1, 1;
L_0x1b43a20 .part L_0x7fef22a2b138, 2, 1;
L_0x1b46170 .part v0x1afeb90_0, 8, 1;
L_0x1b462d0 .part L_0x7fef22a2b0f0, 8, 1;
L_0x1b43f40 .part L_0x1b8a1c0, 8, 1;
L_0x1b43c90 .part L_0x7fef22a2b138, 0, 1;
L_0x1b46630 .part L_0x7fef22a2b138, 1, 1;
L_0x1b466d0 .part L_0x7fef22a2b138, 2, 1;
L_0x1b48bb0 .part v0x1afeb90_0, 9, 1;
L_0x1b48d10 .part L_0x7fef22a2b0f0, 9, 1;
L_0x1b46980 .part L_0x1b8a1c0, 9, 1;
L_0x1b46800 .part L_0x7fef22a2b138, 0, 1;
L_0x1b490a0 .part L_0x7fef22a2b138, 1, 1;
L_0x1b49140 .part L_0x7fef22a2b138, 2, 1;
L_0x1b4b600 .part v0x1afeb90_0, 10, 1;
L_0x1b36110 .part L_0x7fef22a2b0f0, 10, 1;
L_0x1b49420 .part L_0x1b8a1c0, 10, 1;
L_0x1b49270 .part L_0x7fef22a2b138, 0, 1;
L_0x1b49310 .part L_0x7fef22a2b138, 1, 1;
L_0x1b3e420 .part L_0x7fef22a2b138, 2, 1;
L_0x1b4e400 .part v0x1afeb90_0, 11, 1;
L_0x1b4e560 .part L_0x7fef22a2b0f0, 11, 1;
L_0x1b4bb40 .part L_0x1b8a1c0, 11, 1;
L_0x1b4c130 .part L_0x7fef22a2b138, 0, 1;
L_0x1b4c1d0 .part L_0x7fef22a2b138, 1, 1;
L_0x1b4e950 .part L_0x7fef22a2b138, 2, 1;
L_0x1b50e70 .part v0x1afeb90_0, 12, 1;
L_0x1b50fd0 .part L_0x7fef22a2b0f0, 12, 1;
L_0x1b4e9f0 .part L_0x1b8a1c0, 12, 1;
L_0x1b4ea90 .part L_0x7fef22a2b138, 0, 1;
L_0x1b4eb30 .part L_0x7fef22a2b138, 1, 1;
L_0x1b513f0 .part L_0x7fef22a2b138, 2, 1;
L_0x1b539a0 .part v0x1afeb90_0, 13, 1;
L_0x1b53b00 .part L_0x7fef22a2b0f0, 13, 1;
L_0x1b51490 .part L_0x1b8a1c0, 13, 1;
L_0x1b51530 .part L_0x7fef22a2b138, 0, 1;
L_0x1b515d0 .part L_0x7fef22a2b138, 1, 1;
L_0x1b51670 .part L_0x7fef22a2b138, 2, 1;
L_0x1b563e0 .part v0x1afeb90_0, 14, 1;
L_0x1b56540 .part L_0x7fef22a2b0f0, 14, 1;
L_0x1b53cb0 .part L_0x1b8a1c0, 14, 1;
L_0x1b53d50 .part L_0x7fef22a2b138, 0, 1;
L_0x1b53df0 .part L_0x7fef22a2b138, 1, 1;
L_0x1b53e90 .part L_0x7fef22a2b138, 2, 1;
L_0x1b58e50 .part v0x1afeb90_0, 15, 1;
L_0x1b58fb0 .part L_0x7fef22a2b0f0, 15, 1;
L_0x1b43870 .part L_0x1b8a1c0, 15, 1;
L_0x1b56900 .part L_0x7fef22a2b138, 0, 1;
L_0x1b43af0 .part L_0x7fef22a2b138, 1, 1;
L_0x1b59670 .part L_0x7fef22a2b138, 2, 1;
L_0x1b5bae0 .part v0x1afeb90_0, 16, 1;
L_0x1b5bc40 .part L_0x7fef22a2b0f0, 16, 1;
L_0x1b59590 .part L_0x1b8a1c0, 16, 1;
L_0x1b597a0 .part L_0x7fef22a2b138, 0, 1;
L_0x1b59840 .part L_0x7fef22a2b138, 1, 1;
L_0x1b598e0 .part L_0x7fef22a2b138, 2, 1;
L_0x1b5e440 .part v0x1afeb90_0, 17, 1;
L_0x1b5e5a0 .part L_0x7fef22a2b0f0, 17, 1;
L_0x1b5bdf0 .part L_0x1b8a1c0, 17, 1;
L_0x1b5be90 .part L_0x7fef22a2b138, 0, 1;
L_0x1b5bf30 .part L_0x7fef22a2b138, 1, 1;
L_0x1b5bfd0 .part L_0x7fef22a2b138, 2, 1;
L_0x1b60ea0 .part v0x1afeb90_0, 18, 1;
L_0x1b61000 .part L_0x7fef22a2b0f0, 18, 1;
L_0x1b5ec70 .part L_0x1b8a1c0, 18, 1;
L_0x1b5e7e0 .part L_0x7fef22a2b138, 0, 1;
L_0x1b5e880 .part L_0x7fef22a2b138, 1, 1;
L_0x1b5e920 .part L_0x7fef22a2b138, 2, 1;
L_0x1b638b0 .part v0x1afeb90_0, 19, 1;
L_0x1b63a10 .part L_0x7fef22a2b0f0, 19, 1;
L_0x1b611b0 .part L_0x1b8a1c0, 19, 1;
L_0x1b61250 .part L_0x7fef22a2b138, 0, 1;
L_0x1b612f0 .part L_0x7fef22a2b138, 1, 1;
L_0x1b61390 .part L_0x7fef22a2b138, 2, 1;
L_0x1b662f0 .part v0x1afeb90_0, 20, 1;
L_0x1b66450 .part L_0x7fef22a2b0f0, 20, 1;
L_0x1b63bc0 .part L_0x1b8a1c0, 20, 1;
L_0x1b63c60 .part L_0x7fef22a2b138, 0, 1;
L_0x1b63d00 .part L_0x7fef22a2b138, 1, 1;
L_0x1b63da0 .part L_0x7fef22a2b138, 2, 1;
L_0x1b68d10 .part v0x1afeb90_0, 21, 1;
L_0x1b68e70 .part L_0x7fef22a2b0f0, 21, 1;
L_0x1b66600 .part L_0x1b8a1c0, 21, 1;
L_0x1b666a0 .part L_0x7fef22a2b138, 0, 1;
L_0x1b66740 .part L_0x7fef22a2b138, 1, 1;
L_0x1b667e0 .part L_0x7fef22a2b138, 2, 1;
L_0x1b6bc10 .part v0x1afeb90_0, 22, 1;
L_0x1b6bd70 .part L_0x7fef22a2b0f0, 22, 1;
L_0x1b69c40 .part L_0x1b8a1c0, 22, 1;
L_0x1b69ce0 .part L_0x7fef22a2b138, 0, 1;
L_0x1b69d80 .part L_0x7fef22a2b138, 1, 1;
L_0x1b69e20 .part L_0x7fef22a2b138, 2, 1;
L_0x1b6e670 .part v0x1afeb90_0, 23, 1;
L_0x1b6e7d0 .part L_0x7fef22a2b0f0, 23, 1;
L_0x1b6c440 .part L_0x1b8a1c0, 23, 1;
L_0x1b6bfb0 .part L_0x7fef22a2b138, 0, 1;
L_0x1b6c050 .part L_0x7fef22a2b138, 1, 1;
L_0x1b6c0f0 .part L_0x7fef22a2b138, 2, 1;
L_0x1b71130 .part v0x1afeb90_0, 24, 1;
L_0x1b71290 .part L_0x7fef22a2b0f0, 24, 1;
L_0x1b6ee60 .part L_0x1b8a1c0, 24, 1;
L_0x1b6ea10 .part L_0x7fef22a2b138, 0, 1;
L_0x1b6eab0 .part L_0x7fef22a2b138, 1, 1;
L_0x1b6eb50 .part L_0x7fef22a2b138, 2, 1;
L_0x1b73b90 .part v0x1afeb90_0, 25, 1;
L_0x1b73cf0 .part L_0x7fef22a2b0f0, 25, 1;
L_0x1b71440 .part L_0x1b8a1c0, 25, 1;
L_0x1b714e0 .part L_0x7fef22a2b138, 0, 1;
L_0x1b71580 .part L_0x7fef22a2b138, 1, 1;
L_0x1b71620 .part L_0x7fef22a2b138, 2, 1;
L_0x1b76600 .part v0x1afeb90_0, 26, 1;
L_0x1b4b760 .part L_0x7fef22a2b0f0, 26, 1;
L_0x1b76b70 .part L_0x1b8a1c0, 26, 1;
L_0x1b76ca0 .part L_0x7fef22a2b138, 0, 1;
L_0x1b73ea0 .part L_0x7fef22a2b138, 1, 1;
L_0x1b73f40 .part L_0x7fef22a2b138, 2, 1;
L_0x1b79270 .part v0x1afeb90_0, 27, 1;
L_0x1b793d0 .part L_0x7fef22a2b0f0, 27, 1;
L_0x1b76d40 .part L_0x1b8a1c0, 27, 1;
L_0x1b76de0 .part L_0x7fef22a2b138, 0, 1;
L_0x1b76e80 .part L_0x7fef22a2b138, 1, 1;
L_0x1b76f20 .part L_0x7fef22a2b138, 2, 1;
L_0x1b7bcf0 .part v0x1afeb90_0, 28, 1;
L_0x1b7be50 .part L_0x7fef22a2b0f0, 28, 1;
L_0x1b7c000 .part L_0x1b8a1c0, 28, 1;
L_0x1b7c130 .part L_0x7fef22a2b138, 0, 1;
L_0x1b79580 .part L_0x7fef22a2b138, 1, 1;
L_0x1b79620 .part L_0x7fef22a2b138, 2, 1;
L_0x1b7e7b0 .part v0x1afeb90_0, 29, 1;
L_0x1b7e910 .part L_0x7fef22a2b0f0, 29, 1;
L_0x1b7c1d0 .part L_0x1b8a1c0, 29, 1;
L_0x1b7c270 .part L_0x7fef22a2b138, 0, 1;
L_0x1b7c310 .part L_0x7fef22a2b138, 1, 1;
L_0x1b7c3b0 .part L_0x7fef22a2b138, 2, 1;
L_0x1b811d0 .part v0x1afeb90_0, 30, 1;
L_0x1b81330 .part L_0x7fef22a2b0f0, 30, 1;
L_0x1b814e0 .part L_0x1b8a1c0, 30, 1;
L_0x1b81610 .part L_0x7fef22a2b138, 0, 1;
L_0x1b7eac0 .part L_0x7fef22a2b138, 1, 1;
L_0x1b7eb60 .part L_0x7fef22a2b138, 2, 1;
LS_0x1b83c70_0_0 .concat8 [ 1 1 1 1], L_0x1b30590, L_0x1b32fe0, L_0x1b35bc0, L_0x1b38750;
LS_0x1b83c70_0_4 .concat8 [ 1 1 1 1], L_0x1b3b140, L_0x1b3db70, L_0x1b406f0, L_0x1b43170;
LS_0x1b83c70_0_8 .concat8 [ 1 1 1 1], L_0x1b45d80, L_0x1b487c0, L_0x1b4b210, L_0x1b4e010;
LS_0x1b83c70_0_12 .concat8 [ 1 1 1 1], L_0x1b50a80, L_0x1b535b0, L_0x1b55ff0, L_0x1b58a60;
LS_0x1b83c70_0_16 .concat8 [ 1 1 1 1], L_0x1b5b6f0, L_0x1b5e050, L_0x1b60ab0, L_0x1b634c0;
LS_0x1b83c70_0_20 .concat8 [ 1 1 1 1], L_0x1b65f00, L_0x1b68920, L_0x1b6b820, L_0x1b6e280;
LS_0x1b83c70_0_24 .concat8 [ 1 1 1 1], L_0x1b70d40, L_0x1b737a0, L_0x1b76210, L_0x1b78e80;
LS_0x1b83c70_0_28 .concat8 [ 1 1 1 1], L_0x1b7b900, L_0x1b7e3c0, L_0x1b80de0, L_0x1b83880;
LS_0x1b83c70_1_0 .concat8 [ 4 4 4 4], LS_0x1b83c70_0_0, LS_0x1b83c70_0_4, LS_0x1b83c70_0_8, LS_0x1b83c70_0_12;
LS_0x1b83c70_1_4 .concat8 [ 4 4 4 4], LS_0x1b83c70_0_16, LS_0x1b83c70_0_20, LS_0x1b83c70_0_24, LS_0x1b83c70_0_28;
L_0x1b83c70 .concat8 [ 16 16 0 0], LS_0x1b83c70_1_0, LS_0x1b83c70_1_4;
L_0x1b84890 .part v0x1afeb90_0, 31, 1;
L_0x1b816b0 .part L_0x7fef22a2b0f0, 31, 1;
L_0x1b59160 .part L_0x1b8a1c0, 31, 1;
L_0x1b59200 .part L_0x7fef22a2b138, 0, 1;
L_0x1b592a0 .part L_0x7fef22a2b138, 1, 1;
L_0x1b566f0 .part L_0x7fef22a2b138, 2, 1;
L_0x1b56800 .part L_0x1b83c70, 0, 1;
L_0x1b84a90 .part L_0x1b83c70, 1, 1;
L_0x1b84e10 .part L_0x1b83c70, 2, 1;
L_0x1b859f0 .part L_0x1b83c70, 3, 1;
L_0x1b85ba0 .part L_0x1b83c70, 4, 1;
L_0x1b853f0 .part L_0x1b83c70, 5, 1;
L_0x1b85610 .part L_0x1b83c70, 6, 1;
L_0x1b858d0 .part L_0x1b83c70, 7, 1;
L_0x1b86570 .part L_0x1b83c70, 8, 1;
L_0x1b85dc0 .part L_0x1b83c70, 9, 1;
L_0x1b85fe0 .part L_0x1b83c70, 10, 1;
L_0x1b86200 .part L_0x1b83c70, 11, 1;
L_0x1b86e00 .part L_0x1b83c70, 12, 1;
L_0x1b86790 .part L_0x1b83c70, 13, 1;
L_0x1b869b0 .part L_0x1b83c70, 14, 1;
L_0x1b86350 .part L_0x1b83c70, 15, 1;
L_0x1b878c0 .part L_0x1b83c70, 16, 1;
L_0x1b87020 .part L_0x1b83c70, 17, 1;
L_0x1b87240 .part L_0x1b83c70, 18, 1;
L_0x1b87460 .part L_0x1b83c70, 19, 1;
L_0x1b88190 .part L_0x1b83c70, 20, 1;
L_0x1b87ae0 .part L_0x1b83c70, 21, 1;
L_0x1b87d00 .part L_0x1b83c70, 22, 1;
L_0x1b87f20 .part L_0x1b83c70, 23, 1;
L_0x1b88a10 .part L_0x1b83c70, 24, 1;
L_0x1b883b0 .part L_0x1b83c70, 25, 1;
L_0x1b885d0 .part L_0x1b83c70, 26, 1;
L_0x1b887f0 .part L_0x1b83c70, 27, 1;
L_0x1b892b0 .part L_0x1b83c70, 28, 1;
L_0x1b88c30 .part L_0x1b83c70, 29, 1;
L_0x1b88e50 .part L_0x1b83c70, 30, 1;
LS_0x1b86b10_0_0 .concat8 [ 1 1 1 1], L_0x1b56790, L_0x1b84930, L_0x1b84bf0, L_0x1b84d40;
LS_0x1b86b10_0_4 .concat8 [ 1 1 1 1], L_0x1b85ae0, L_0x1b85330, L_0x1b85550, L_0x1b84cb0;
LS_0x1b86b10_0_8 .concat8 [ 1 1 1 1], L_0x1b864b0, L_0x1b85d00, L_0x1b85f20, L_0x1b86140;
LS_0x1b86b10_0_12 .concat8 [ 1 1 1 1], L_0x1b86d90, L_0x1b866d0, L_0x1b868f0, L_0x1b85770;
LS_0x1b86b10_0_16 .concat8 [ 1 1 1 1], L_0x1b87800, L_0x1b86f60, L_0x1b87180, L_0x1b873a0;
LS_0x1b86b10_0_20 .concat8 [ 1 1 1 1], L_0x1b880d0, L_0x1b87a20, L_0x1b87c40, L_0x1b87e60;
LS_0x1b86b10_0_24 .concat8 [ 1 1 1 1], L_0x1b87fc0, L_0x1b882f0, L_0x1b88510, L_0x1b88730;
LS_0x1b86b10_0_28 .concat8 [ 1 1 1 1], L_0x1b88890, L_0x1b88b70, L_0x1b88d90, L_0x1b8a630;
LS_0x1b86b10_1_0 .concat8 [ 4 4 4 4], LS_0x1b86b10_0_0, LS_0x1b86b10_0_4, LS_0x1b86b10_0_8, LS_0x1b86b10_0_12;
LS_0x1b86b10_1_4 .concat8 [ 4 4 4 4], LS_0x1b86b10_0_16, LS_0x1b86b10_0_20, LS_0x1b86b10_0_24, LS_0x1b86b10_0_28;
L_0x1b86b10 .concat8 [ 16 16 0 0], LS_0x1b86b10_1_0, LS_0x1b86b10_1_4;
L_0x1b87610 .part L_0x1b83c70, 31, 1;
L_0x1b89f70 .part L_0x7fef22a2b138, 0, 1;
L_0x1b8a0d0 .part L_0x7fef22a2b138, 0, 1;
LS_0x1b8a1c0_0_0 .concat8 [ 1 1 1 1], L_0x1b8a380, L_0x1b2f0f0, L_0x1b31c00, L_0x1b34810;
LS_0x1b8a1c0_0_4 .concat8 [ 1 1 1 1], L_0x1b373a0, L_0x1b39e30, L_0x1b3c790, L_0x1b3f2a0;
LS_0x1b8a1c0_0_8 .concat8 [ 1 1 1 1], L_0x1b41d20, L_0x1b44930, L_0x1b47370, L_0x1b49dc0;
LS_0x1b8a1c0_0_12 .concat8 [ 1 1 1 1], L_0x1b4cb70, L_0x1b4f6d0, L_0x1b52170, L_0x1b54c10;
LS_0x1b8a1c0_0_16 .concat8 [ 1 1 1 1], L_0x1b57680, L_0x1b5a340, L_0x1b5cc70, L_0x1b5f660;
LS_0x1b8a1c0_0_20 .concat8 [ 1 1 1 1], L_0x1b620e0, L_0x1b64b20, L_0x1b67540, L_0x1b6a3d0;
LS_0x1b8a1c0_0_24 .concat8 [ 1 1 1 1], L_0x1b6cde0, L_0x1b6f8a0, L_0x1b72300, L_0x1b74d70;
LS_0x1b8a1c0_0_28 .concat8 [ 1 1 1 1], L_0x1b779e0, L_0x1b7a460, L_0x1b7cf70, L_0x1b7fa00;
LS_0x1b8a1c0_0_32 .concat8 [ 1 0 0 0], L_0x1b82430;
LS_0x1b8a1c0_1_0 .concat8 [ 4 4 4 4], LS_0x1b8a1c0_0_0, LS_0x1b8a1c0_0_4, LS_0x1b8a1c0_0_8, LS_0x1b8a1c0_0_12;
LS_0x1b8a1c0_1_4 .concat8 [ 4 4 4 4], LS_0x1b8a1c0_0_16, LS_0x1b8a1c0_0_20, LS_0x1b8a1c0_0_24, LS_0x1b8a1c0_0_28;
LS_0x1b8a1c0_1_8 .concat8 [ 1 0 0 0], LS_0x1b8a1c0_0_32;
L_0x1b8a1c0 .concat8 [ 16 16 1 0], LS_0x1b8a1c0_1_0, LS_0x1b8a1c0_1_4, LS_0x1b8a1c0_1_8;
L_0x1b8b230 .part L_0x1b8a1c0, 32, 1;
L_0x1b8ab00 .part L_0x1b8a1c0, 32, 1;
L_0x1b8c140 .part v0x1afeb90_0, 31, 1;
L_0x1b8b390 .part L_0x7fef22a2b0f0, 31, 1;
L_0x1b8b480 .part L_0x1b83c70, 31, 1;
L_0x1b8b570 .part L_0x7fef22a2b138, 2, 1;
L_0x1b8b930 .part L_0x7fef22a2b138, 0, 1;
L_0x1b8ca10 .part L_0x7fef22a2b138, 1, 1;
L_0x1b8cdc0 .part L_0x1b83c70, 31, 1;
L_0x1b8c2a0 .part/pv L_0x1b8c340, 0, 1, 32;
L_0x1b8c4a0 .part L_0x1b83c70, 0, 1;
S_0x1a1fbb0 .scope generate, "genblk1[0]" "genblk1[0]" 4 165, 4 165 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1878560 .param/l "i" 0 4 165, +C4<00>;
S_0x1a1fd30 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a1fbb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1b2e330/d .functor AND 1, L_0x1b30980, L_0x1b30ae0, C4<1>, C4<1>;
L_0x1b2e330 .delay 1 (40,40,40) L_0x1b2e330/d;
L_0x1b2e490/d .functor NAND 1, L_0x1b30980, L_0x1b30ae0, C4<1>, C4<1>;
L_0x1b2e490 .delay 1 (20,20,20) L_0x1b2e490/d;
L_0x1b2e5f0/d .functor OR 1, L_0x1b30980, L_0x1b30ae0, C4<0>, C4<0>;
L_0x1b2e5f0 .delay 1 (40,40,40) L_0x1b2e5f0/d;
L_0x1b2e780/d .functor NOR 1, L_0x1b30980, L_0x1b30ae0, C4<0>, C4<0>;
L_0x1b2e780 .delay 1 (20,20,20) L_0x1b2e780/d;
L_0x1b2e840/d .functor XOR 1, L_0x1b30980, L_0x1b30ae0, C4<0>, C4<0>;
L_0x1b2e840 .delay 1 (40,40,40) L_0x1b2e840/d;
L_0x1b2f2f0/d .functor NOT 1, L_0x1b30d20, C4<0>, C4<0>, C4<0>;
L_0x1b2f2f0 .delay 1 (10,10,10) L_0x1b2f2f0/d;
L_0x1b2f450/d .functor NOT 1, L_0x1b30dc0, C4<0>, C4<0>, C4<0>;
L_0x1b2f450 .delay 1 (10,10,10) L_0x1b2f450/d;
L_0x1b2f510/d .functor NOT 1, L_0x1b30e60, C4<0>, C4<0>, C4<0>;
L_0x1b2f510 .delay 1 (10,10,10) L_0x1b2f510/d;
L_0x1b2f6c0/d .functor AND 1, L_0x1b2ebc0, L_0x1b2f2f0, L_0x1b2f450, L_0x1b2f510;
L_0x1b2f6c0 .delay 1 (80,80,80) L_0x1b2f6c0/d;
L_0x1b2f870/d .functor AND 1, L_0x1b2ebc0, L_0x1b30d20, L_0x1b2f450, L_0x1b2f510;
L_0x1b2f870 .delay 1 (80,80,80) L_0x1b2f870/d;
L_0x1b2fa80/d .functor AND 1, L_0x1b2e840, L_0x1b2f2f0, L_0x1b30dc0, L_0x1b2f510;
L_0x1b2fa80 .delay 1 (80,80,80) L_0x1b2fa80/d;
L_0x1b2fc60/d .functor AND 1, L_0x1b2ebc0, L_0x1b30d20, L_0x1b30dc0, L_0x1b2f510;
L_0x1b2fc60 .delay 1 (80,80,80) L_0x1b2fc60/d;
L_0x1b2fe30/d .functor AND 1, L_0x1b2e330, L_0x1b2f2f0, L_0x1b2f450, L_0x1b30e60;
L_0x1b2fe30 .delay 1 (80,80,80) L_0x1b2fe30/d;
L_0x1b30010/d .functor AND 1, L_0x1b2e490, L_0x1b30d20, L_0x1b2f450, L_0x1b30e60;
L_0x1b30010 .delay 1 (80,80,80) L_0x1b30010/d;
L_0x1b2fdc0/d .functor AND 1, L_0x1b2e780, L_0x1b2f2f0, L_0x1b30dc0, L_0x1b30e60;
L_0x1b2fdc0 .delay 1 (80,80,80) L_0x1b2fdc0/d;
L_0x1b303f0/d .functor AND 1, L_0x1b2e5f0, L_0x1b30d20, L_0x1b30dc0, L_0x1b30e60;
L_0x1b303f0 .delay 1 (80,80,80) L_0x1b303f0/d;
L_0x1b30590/0/0 .functor OR 1, L_0x1b2f6c0, L_0x1b2f870, L_0x1b2fa80, L_0x1b2fe30;
L_0x1b30590/0/4 .functor OR 1, L_0x1b30010, L_0x1b2fdc0, L_0x1b303f0, L_0x1b2fc60;
L_0x1b30590/d .functor OR 1, L_0x1b30590/0/0, L_0x1b30590/0/4, C4<0>, C4<0>;
L_0x1b30590 .delay 1 (160,160,160) L_0x1b30590/d;
v0x1a20b10_0 .net "a", 0 0, L_0x1b30980;  1 drivers
v0x1a20bd0_0 .net "addSub", 0 0, L_0x1b2ebc0;  1 drivers
v0x1a20ca0_0 .net "andRes", 0 0, L_0x1b2e330;  1 drivers
v0x1a20d70_0 .net "b", 0 0, L_0x1b30ae0;  1 drivers
v0x1a20e40_0 .net "carryIn", 0 0, L_0x1b2e6b0;  1 drivers
v0x1a20ee0_0 .net "carryOut", 0 0, L_0x1b2f0f0;  1 drivers
v0x1a20fb0_0 .net "initialResult", 0 0, L_0x1b30590;  1 drivers
v0x1a21050_0 .net "isAdd", 0 0, L_0x1b2f6c0;  1 drivers
v0x1a210f0_0 .net "isAnd", 0 0, L_0x1b2fe30;  1 drivers
v0x1a21220_0 .net "isNand", 0 0, L_0x1b30010;  1 drivers
v0x1a212c0_0 .net "isNor", 0 0, L_0x1b2fdc0;  1 drivers
v0x1a21360_0 .net "isOr", 0 0, L_0x1b303f0;  1 drivers
v0x1a21420_0 .net "isSLT", 0 0, L_0x1b2fc60;  1 drivers
v0x1a214e0_0 .net "isSub", 0 0, L_0x1b2f870;  1 drivers
v0x1a215a0_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a21670_0 .net "isXor", 0 0, L_0x1b2fa80;  1 drivers
v0x1a21710_0 .net "nandRes", 0 0, L_0x1b2e490;  1 drivers
v0x1a218c0_0 .net "norRes", 0 0, L_0x1b2e780;  1 drivers
v0x1a21960_0 .net "orRes", 0 0, L_0x1b2e5f0;  1 drivers
v0x1a21a00_0 .net "s0", 0 0, L_0x1b30d20;  1 drivers
v0x1a21aa0_0 .net "s0inv", 0 0, L_0x1b2f2f0;  1 drivers
v0x1a21b60_0 .net "s1", 0 0, L_0x1b30dc0;  1 drivers
v0x1a21c20_0 .net "s1inv", 0 0, L_0x1b2f450;  1 drivers
v0x1a21ce0_0 .net "s2", 0 0, L_0x1b30e60;  1 drivers
v0x1a21da0_0 .net "s2inv", 0 0, L_0x1b2f510;  1 drivers
v0x1a21e60_0 .net "xorRes", 0 0, L_0x1b2e840;  1 drivers
S_0x1a1ff90 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a1fd30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1b2e9a0/d .functor XOR 1, L_0x1b30ae0, L_0x1b87770, C4<0>, C4<0>;
L_0x1b2e9a0 .delay 1 (40,40,40) L_0x1b2e9a0/d;
L_0x1b2ea60/d .functor XOR 1, L_0x1b30980, L_0x1b2e9a0, C4<0>, C4<0>;
L_0x1b2ea60 .delay 1 (40,40,40) L_0x1b2ea60/d;
L_0x1b2ebc0/d .functor XOR 1, L_0x1b2ea60, L_0x1b2e6b0, C4<0>, C4<0>;
L_0x1b2ebc0 .delay 1 (40,40,40) L_0x1b2ebc0/d;
L_0x1b2edc0/d .functor AND 1, L_0x1b30980, L_0x1b2e9a0, C4<1>, C4<1>;
L_0x1b2edc0 .delay 1 (40,40,40) L_0x1b2edc0/d;
L_0x1b2f030/d .functor AND 1, L_0x1b2ea60, L_0x1b2e6b0, C4<1>, C4<1>;
L_0x1b2f030 .delay 1 (40,40,40) L_0x1b2f030/d;
L_0x1b2f0f0/d .functor OR 1, L_0x1b2edc0, L_0x1b2f030, C4<0>, C4<0>;
L_0x1b2f0f0 .delay 1 (40,40,40) L_0x1b2f0f0/d;
v0x1a201b0_0 .net "AandB", 0 0, L_0x1b2edc0;  1 drivers
v0x1a20270_0 .net "BxorSub", 0 0, L_0x1b2e9a0;  1 drivers
v0x1a20350_0 .net "a", 0 0, L_0x1b30980;  alias, 1 drivers
v0x1a203f0_0 .net "b", 0 0, L_0x1b30ae0;  alias, 1 drivers
v0x1a204b0_0 .net "carryin", 0 0, L_0x1b2e6b0;  alias, 1 drivers
v0x1a205c0_0 .net "carryout", 0 0, L_0x1b2f0f0;  alias, 1 drivers
v0x1a20680_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a20740_0 .net "res", 0 0, L_0x1b2ebc0;  alias, 1 drivers
v0x1a20800_0 .net "xAorB", 0 0, L_0x1b2ea60;  1 drivers
v0x1a20950_0 .net "xAorBandCin", 0 0, L_0x1b2f030;  1 drivers
S_0x1a22040 .scope generate, "genblk1[1]" "genblk1[1]" 4 165, 4 165 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a22200 .param/l "i" 0 4 165, +C4<01>;
S_0x1a222c0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a22040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1b30a20/d .functor AND 1, L_0x1b333d0, L_0x1b33530, C4<1>, C4<1>;
L_0x1b30a20 .delay 1 (40,40,40) L_0x1b30a20/d;
L_0x1b30ff0/d .functor NAND 1, L_0x1b333d0, L_0x1b33530, C4<1>, C4<1>;
L_0x1b30ff0 .delay 1 (20,20,20) L_0x1b30ff0/d;
L_0x1b31150/d .functor OR 1, L_0x1b333d0, L_0x1b33530, C4<0>, C4<0>;
L_0x1b31150 .delay 1 (40,40,40) L_0x1b31150/d;
L_0x1b312e0/d .functor NOR 1, L_0x1b333d0, L_0x1b33530, C4<0>, C4<0>;
L_0x1b312e0 .delay 1 (20,20,20) L_0x1b312e0/d;
L_0x1b313a0/d .functor XOR 1, L_0x1b333d0, L_0x1b33530, C4<0>, C4<0>;
L_0x1b313a0 .delay 1 (40,40,40) L_0x1b313a0/d;
L_0x1b31e00/d .functor NOT 1, L_0x1b33810, C4<0>, C4<0>, C4<0>;
L_0x1b31e00 .delay 1 (10,10,10) L_0x1b31e00/d;
L_0x1b31f60/d .functor NOT 1, L_0x1b33940, C4<0>, C4<0>, C4<0>;
L_0x1b31f60 .delay 1 (10,10,10) L_0x1b31f60/d;
L_0x1b32020/d .functor NOT 1, L_0x1b339e0, C4<0>, C4<0>, C4<0>;
L_0x1b32020 .delay 1 (10,10,10) L_0x1b32020/d;
L_0x1b321d0/d .functor AND 1, L_0x1b31720, L_0x1b31e00, L_0x1b31f60, L_0x1b32020;
L_0x1b321d0 .delay 1 (80,80,80) L_0x1b321d0/d;
L_0x1b32380/d .functor AND 1, L_0x1b31720, L_0x1b33810, L_0x1b31f60, L_0x1b32020;
L_0x1b32380 .delay 1 (80,80,80) L_0x1b32380/d;
L_0x1b32530/d .functor AND 1, L_0x1b313a0, L_0x1b31e00, L_0x1b33940, L_0x1b32020;
L_0x1b32530 .delay 1 (80,80,80) L_0x1b32530/d;
L_0x1b32720/d .functor AND 1, L_0x1b31720, L_0x1b33810, L_0x1b33940, L_0x1b32020;
L_0x1b32720 .delay 1 (80,80,80) L_0x1b32720/d;
L_0x1b32850/d .functor AND 1, L_0x1b30a20, L_0x1b31e00, L_0x1b31f60, L_0x1b339e0;
L_0x1b32850 .delay 1 (80,80,80) L_0x1b32850/d;
L_0x1b32ab0/d .functor AND 1, L_0x1b30ff0, L_0x1b33810, L_0x1b31f60, L_0x1b339e0;
L_0x1b32ab0 .delay 1 (80,80,80) L_0x1b32ab0/d;
L_0x1b327e0/d .functor AND 1, L_0x1b312e0, L_0x1b31e00, L_0x1b33940, L_0x1b339e0;
L_0x1b327e0 .delay 1 (80,80,80) L_0x1b327e0/d;
L_0x1b32e10/d .functor AND 1, L_0x1b31150, L_0x1b33810, L_0x1b33940, L_0x1b339e0;
L_0x1b32e10 .delay 1 (80,80,80) L_0x1b32e10/d;
L_0x1b32fe0/0/0 .functor OR 1, L_0x1b321d0, L_0x1b32380, L_0x1b32530, L_0x1b32850;
L_0x1b32fe0/0/4 .functor OR 1, L_0x1b32ab0, L_0x1b327e0, L_0x1b32e10, L_0x1b32720;
L_0x1b32fe0/d .functor OR 1, L_0x1b32fe0/0/0, L_0x1b32fe0/0/4, C4<0>, C4<0>;
L_0x1b32fe0 .delay 1 (160,160,160) L_0x1b32fe0/d;
v0x1a23210_0 .net "a", 0 0, L_0x1b333d0;  1 drivers
v0x1a232d0_0 .net "addSub", 0 0, L_0x1b31720;  1 drivers
v0x1a23370_0 .net "andRes", 0 0, L_0x1b30a20;  1 drivers
v0x1a23440_0 .net "b", 0 0, L_0x1b33530;  1 drivers
v0x1a23510_0 .net "carryIn", 0 0, L_0x1b336e0;  1 drivers
v0x1a235b0_0 .net "carryOut", 0 0, L_0x1b31c00;  1 drivers
v0x1a23680_0 .net "initialResult", 0 0, L_0x1b32fe0;  1 drivers
v0x1a23720_0 .net "isAdd", 0 0, L_0x1b321d0;  1 drivers
v0x1a237c0_0 .net "isAnd", 0 0, L_0x1b32850;  1 drivers
v0x1a238f0_0 .net "isNand", 0 0, L_0x1b32ab0;  1 drivers
v0x1a23990_0 .net "isNor", 0 0, L_0x1b327e0;  1 drivers
v0x1a23a30_0 .net "isOr", 0 0, L_0x1b32e10;  1 drivers
v0x1a23af0_0 .net "isSLT", 0 0, L_0x1b32720;  1 drivers
v0x1a23bb0_0 .net "isSub", 0 0, L_0x1b32380;  1 drivers
v0x1a23c70_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a23d10_0 .net "isXor", 0 0, L_0x1b32530;  1 drivers
v0x1a23dd0_0 .net "nandRes", 0 0, L_0x1b30ff0;  1 drivers
v0x1a23f80_0 .net "norRes", 0 0, L_0x1b312e0;  1 drivers
v0x1a24020_0 .net "orRes", 0 0, L_0x1b31150;  1 drivers
v0x1a240c0_0 .net "s0", 0 0, L_0x1b33810;  1 drivers
v0x1a24160_0 .net "s0inv", 0 0, L_0x1b31e00;  1 drivers
v0x1a24220_0 .net "s1", 0 0, L_0x1b33940;  1 drivers
v0x1a242e0_0 .net "s1inv", 0 0, L_0x1b31f60;  1 drivers
v0x1a243a0_0 .net "s2", 0 0, L_0x1b339e0;  1 drivers
v0x1a24460_0 .net "s2inv", 0 0, L_0x1b32020;  1 drivers
v0x1a24520_0 .net "xorRes", 0 0, L_0x1b313a0;  1 drivers
S_0x1a225c0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a222c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1b31500/d .functor XOR 1, L_0x1b33530, L_0x1b87770, C4<0>, C4<0>;
L_0x1b31500 .delay 1 (40,40,40) L_0x1b31500/d;
L_0x1b315c0/d .functor XOR 1, L_0x1b333d0, L_0x1b31500, C4<0>, C4<0>;
L_0x1b315c0 .delay 1 (40,40,40) L_0x1b315c0/d;
L_0x1b31720/d .functor XOR 1, L_0x1b315c0, L_0x1b336e0, C4<0>, C4<0>;
L_0x1b31720 .delay 1 (40,40,40) L_0x1b31720/d;
L_0x1b31920/d .functor AND 1, L_0x1b333d0, L_0x1b31500, C4<1>, C4<1>;
L_0x1b31920 .delay 1 (40,40,40) L_0x1b31920/d;
L_0x1b31b90/d .functor AND 1, L_0x1b315c0, L_0x1b336e0, C4<1>, C4<1>;
L_0x1b31b90 .delay 1 (40,40,40) L_0x1b31b90/d;
L_0x1b31c00/d .functor OR 1, L_0x1b31920, L_0x1b31b90, C4<0>, C4<0>;
L_0x1b31c00 .delay 1 (40,40,40) L_0x1b31c00/d;
v0x1a22850_0 .net "AandB", 0 0, L_0x1b31920;  1 drivers
v0x1a22930_0 .net "BxorSub", 0 0, L_0x1b31500;  1 drivers
v0x1a229f0_0 .net "a", 0 0, L_0x1b333d0;  alias, 1 drivers
v0x1a22ac0_0 .net "b", 0 0, L_0x1b33530;  alias, 1 drivers
v0x1a22b80_0 .net "carryin", 0 0, L_0x1b336e0;  alias, 1 drivers
v0x1a22c90_0 .net "carryout", 0 0, L_0x1b31c00;  alias, 1 drivers
v0x1a22d50_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a22e40_0 .net "res", 0 0, L_0x1b31720;  alias, 1 drivers
v0x1a22f00_0 .net "xAorB", 0 0, L_0x1b315c0;  1 drivers
v0x1a23050_0 .net "xAorBandCin", 0 0, L_0x1b31b90;  1 drivers
S_0x1a24700 .scope generate, "genblk1[2]" "genblk1[2]" 4 165, 4 165 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a248f0 .param/l "i" 0 4 165, +C4<010>;
S_0x1a24990 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a24700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1b33af0/d .functor AND 1, L_0x1b35fb0, L_0x1b36220, C4<1>, C4<1>;
L_0x1b33af0 .delay 1 (40,40,40) L_0x1b33af0/d;
L_0x1b33c00/d .functor NAND 1, L_0x1b35fb0, L_0x1b36220, C4<1>, C4<1>;
L_0x1b33c00 .delay 1 (20,20,20) L_0x1b33c00/d;
L_0x1b33d60/d .functor OR 1, L_0x1b35fb0, L_0x1b36220, C4<0>, C4<0>;
L_0x1b33d60 .delay 1 (40,40,40) L_0x1b33d60/d;
L_0x1b33ef0/d .functor NOR 1, L_0x1b35fb0, L_0x1b36220, C4<0>, C4<0>;
L_0x1b33ef0 .delay 1 (20,20,20) L_0x1b33ef0/d;
L_0x1b33fb0/d .functor XOR 1, L_0x1b35fb0, L_0x1b36220, C4<0>, C4<0>;
L_0x1b33fb0 .delay 1 (40,40,40) L_0x1b33fb0/d;
L_0x1b34a10/d .functor NOT 1, L_0x1b363d0, C4<0>, C4<0>, C4<0>;
L_0x1b34a10 .delay 1 (10,10,10) L_0x1b34a10/d;
L_0x1b34b70/d .functor NOT 1, L_0x1b36500, C4<0>, C4<0>, C4<0>;
L_0x1b34b70 .delay 1 (10,10,10) L_0x1b34b70/d;
L_0x1b34c30/d .functor NOT 1, L_0x1b366b0, C4<0>, C4<0>, C4<0>;
L_0x1b34c30 .delay 1 (10,10,10) L_0x1b34c30/d;
L_0x1b34de0/d .functor AND 1, L_0x1b34330, L_0x1b34a10, L_0x1b34b70, L_0x1b34c30;
L_0x1b34de0 .delay 1 (80,80,80) L_0x1b34de0/d;
L_0x1b34f90/d .functor AND 1, L_0x1b34330, L_0x1b363d0, L_0x1b34b70, L_0x1b34c30;
L_0x1b34f90 .delay 1 (80,80,80) L_0x1b34f90/d;
L_0x1b35140/d .functor AND 1, L_0x1b33fb0, L_0x1b34a10, L_0x1b36500, L_0x1b34c30;
L_0x1b35140 .delay 1 (80,80,80) L_0x1b35140/d;
L_0x1b35330/d .functor AND 1, L_0x1b34330, L_0x1b363d0, L_0x1b36500, L_0x1b34c30;
L_0x1b35330 .delay 1 (80,80,80) L_0x1b35330/d;
L_0x1b35460/d .functor AND 1, L_0x1b33af0, L_0x1b34a10, L_0x1b34b70, L_0x1b366b0;
L_0x1b35460 .delay 1 (80,80,80) L_0x1b35460/d;
L_0x1b356c0/d .functor AND 1, L_0x1b33c00, L_0x1b363d0, L_0x1b34b70, L_0x1b366b0;
L_0x1b356c0 .delay 1 (80,80,80) L_0x1b356c0/d;
L_0x1b353f0/d .functor AND 1, L_0x1b33ef0, L_0x1b34a10, L_0x1b36500, L_0x1b366b0;
L_0x1b353f0 .delay 1 (80,80,80) L_0x1b353f0/d;
L_0x1b35a20/d .functor AND 1, L_0x1b33d60, L_0x1b363d0, L_0x1b36500, L_0x1b366b0;
L_0x1b35a20 .delay 1 (80,80,80) L_0x1b35a20/d;
L_0x1b35bc0/0/0 .functor OR 1, L_0x1b34de0, L_0x1b34f90, L_0x1b35140, L_0x1b35460;
L_0x1b35bc0/0/4 .functor OR 1, L_0x1b356c0, L_0x1b353f0, L_0x1b35a20, L_0x1b35330;
L_0x1b35bc0/d .functor OR 1, L_0x1b35bc0/0/0, L_0x1b35bc0/0/4, C4<0>, C4<0>;
L_0x1b35bc0 .delay 1 (160,160,160) L_0x1b35bc0/d;
v0x1a25920_0 .net "a", 0 0, L_0x1b35fb0;  1 drivers
v0x1a259e0_0 .net "addSub", 0 0, L_0x1b34330;  1 drivers
v0x1a25ab0_0 .net "andRes", 0 0, L_0x1b33af0;  1 drivers
v0x1a25b80_0 .net "b", 0 0, L_0x1b36220;  1 drivers
v0x1a25c50_0 .net "carryIn", 0 0, L_0x1b33e20;  1 drivers
v0x1a25cf0_0 .net "carryOut", 0 0, L_0x1b34810;  1 drivers
v0x1a25dc0_0 .net "initialResult", 0 0, L_0x1b35bc0;  1 drivers
v0x1a25e60_0 .net "isAdd", 0 0, L_0x1b34de0;  1 drivers
v0x1a25f00_0 .net "isAnd", 0 0, L_0x1b35460;  1 drivers
v0x1a26030_0 .net "isNand", 0 0, L_0x1b356c0;  1 drivers
v0x1a260d0_0 .net "isNor", 0 0, L_0x1b353f0;  1 drivers
v0x1a26170_0 .net "isOr", 0 0, L_0x1b35a20;  1 drivers
v0x1a26230_0 .net "isSLT", 0 0, L_0x1b35330;  1 drivers
v0x1a262f0_0 .net "isSub", 0 0, L_0x1b34f90;  1 drivers
v0x1a263b0_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a26450_0 .net "isXor", 0 0, L_0x1b35140;  1 drivers
v0x1a26510_0 .net "nandRes", 0 0, L_0x1b33c00;  1 drivers
v0x1a266c0_0 .net "norRes", 0 0, L_0x1b33ef0;  1 drivers
v0x1a26760_0 .net "orRes", 0 0, L_0x1b33d60;  1 drivers
v0x1a26800_0 .net "s0", 0 0, L_0x1b363d0;  1 drivers
v0x1a268a0_0 .net "s0inv", 0 0, L_0x1b34a10;  1 drivers
v0x1a26960_0 .net "s1", 0 0, L_0x1b36500;  1 drivers
v0x1a26a20_0 .net "s1inv", 0 0, L_0x1b34b70;  1 drivers
v0x1a26ae0_0 .net "s2", 0 0, L_0x1b366b0;  1 drivers
v0x1a26ba0_0 .net "s2inv", 0 0, L_0x1b34c30;  1 drivers
v0x1a26c60_0 .net "xorRes", 0 0, L_0x1b33fb0;  1 drivers
S_0x1a24c90 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a24990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1b34110/d .functor XOR 1, L_0x1b36220, L_0x1b87770, C4<0>, C4<0>;
L_0x1b34110 .delay 1 (40,40,40) L_0x1b34110/d;
L_0x1b341d0/d .functor XOR 1, L_0x1b35fb0, L_0x1b34110, C4<0>, C4<0>;
L_0x1b341d0 .delay 1 (40,40,40) L_0x1b341d0/d;
L_0x1b34330/d .functor XOR 1, L_0x1b341d0, L_0x1b33e20, C4<0>, C4<0>;
L_0x1b34330 .delay 1 (40,40,40) L_0x1b34330/d;
L_0x1b34530/d .functor AND 1, L_0x1b35fb0, L_0x1b34110, C4<1>, C4<1>;
L_0x1b34530 .delay 1 (40,40,40) L_0x1b34530/d;
L_0x1b347a0/d .functor AND 1, L_0x1b341d0, L_0x1b33e20, C4<1>, C4<1>;
L_0x1b347a0 .delay 1 (40,40,40) L_0x1b347a0/d;
L_0x1b34810/d .functor OR 1, L_0x1b34530, L_0x1b347a0, C4<0>, C4<0>;
L_0x1b34810 .delay 1 (40,40,40) L_0x1b34810/d;
v0x1a24f20_0 .net "AandB", 0 0, L_0x1b34530;  1 drivers
v0x1a25000_0 .net "BxorSub", 0 0, L_0x1b34110;  1 drivers
v0x1a250c0_0 .net "a", 0 0, L_0x1b35fb0;  alias, 1 drivers
v0x1a25190_0 .net "b", 0 0, L_0x1b36220;  alias, 1 drivers
v0x1a25250_0 .net "carryin", 0 0, L_0x1b33e20;  alias, 1 drivers
v0x1a25360_0 .net "carryout", 0 0, L_0x1b34810;  alias, 1 drivers
v0x1a25420_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a25550_0 .net "res", 0 0, L_0x1b34330;  alias, 1 drivers
v0x1a25610_0 .net "xAorB", 0 0, L_0x1b341d0;  1 drivers
v0x1a25760_0 .net "xAorBandCin", 0 0, L_0x1b347a0;  1 drivers
S_0x1a26e40 .scope generate, "genblk1[3]" "genblk1[3]" 4 165, 4 165 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a22df0 .param/l "i" 0 4 165, +C4<011>;
S_0x1a27070 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a26e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1b33a80/d .functor AND 1, L_0x1b38b40, L_0x1b38ca0, C4<1>, C4<1>;
L_0x1b33a80 .delay 1 (40,40,40) L_0x1b33a80/d;
L_0x1b367f0/d .functor NAND 1, L_0x1b38b40, L_0x1b38ca0, C4<1>, C4<1>;
L_0x1b367f0 .delay 1 (20,20,20) L_0x1b367f0/d;
L_0x1b368b0/d .functor OR 1, L_0x1b38b40, L_0x1b38ca0, C4<0>, C4<0>;
L_0x1b368b0 .delay 1 (40,40,40) L_0x1b368b0/d;
L_0x1b36aa0/d .functor NOR 1, L_0x1b38b40, L_0x1b38ca0, C4<0>, C4<0>;
L_0x1b36aa0 .delay 1 (20,20,20) L_0x1b36aa0/d;
L_0x1b36b60/d .functor XOR 1, L_0x1b38b40, L_0x1b38ca0, C4<0>, C4<0>;
L_0x1b36b60 .delay 1 (40,40,40) L_0x1b36b60/d;
L_0x1b375a0/d .functor NOT 1, L_0x1b39020, C4<0>, C4<0>, C4<0>;
L_0x1b375a0 .delay 1 (10,10,10) L_0x1b375a0/d;
L_0x1b37700/d .functor NOT 1, L_0x1b38e50, C4<0>, C4<0>, C4<0>;
L_0x1b37700 .delay 1 (10,10,10) L_0x1b37700/d;
L_0x1b377c0/d .functor NOT 1, L_0x1b39180, C4<0>, C4<0>, C4<0>;
L_0x1b377c0 .delay 1 (10,10,10) L_0x1b377c0/d;
L_0x1b37970/d .functor AND 1, L_0x1b36ee0, L_0x1b375a0, L_0x1b37700, L_0x1b377c0;
L_0x1b37970 .delay 1 (80,80,80) L_0x1b37970/d;
L_0x1b37b20/d .functor AND 1, L_0x1b36ee0, L_0x1b39020, L_0x1b37700, L_0x1b377c0;
L_0x1b37b20 .delay 1 (80,80,80) L_0x1b37b20/d;
L_0x1b37cd0/d .functor AND 1, L_0x1b36b60, L_0x1b375a0, L_0x1b38e50, L_0x1b377c0;
L_0x1b37cd0 .delay 1 (80,80,80) L_0x1b37cd0/d;
L_0x1b37ec0/d .functor AND 1, L_0x1b36ee0, L_0x1b39020, L_0x1b38e50, L_0x1b377c0;
L_0x1b37ec0 .delay 1 (80,80,80) L_0x1b37ec0/d;
L_0x1b37ff0/d .functor AND 1, L_0x1b33a80, L_0x1b375a0, L_0x1b37700, L_0x1b39180;
L_0x1b37ff0 .delay 1 (80,80,80) L_0x1b37ff0/d;
L_0x1b38250/d .functor AND 1, L_0x1b367f0, L_0x1b39020, L_0x1b37700, L_0x1b39180;
L_0x1b38250 .delay 1 (80,80,80) L_0x1b38250/d;
L_0x1b37f80/d .functor AND 1, L_0x1b36aa0, L_0x1b375a0, L_0x1b38e50, L_0x1b39180;
L_0x1b37f80 .delay 1 (80,80,80) L_0x1b37f80/d;
L_0x1b385b0/d .functor AND 1, L_0x1b368b0, L_0x1b39020, L_0x1b38e50, L_0x1b39180;
L_0x1b385b0 .delay 1 (80,80,80) L_0x1b385b0/d;
L_0x1b38750/0/0 .functor OR 1, L_0x1b37970, L_0x1b37b20, L_0x1b37cd0, L_0x1b37ff0;
L_0x1b38750/0/4 .functor OR 1, L_0x1b38250, L_0x1b37f80, L_0x1b385b0, L_0x1b37ec0;
L_0x1b38750/d .functor OR 1, L_0x1b38750/0/0, L_0x1b38750/0/4, C4<0>, C4<0>;
L_0x1b38750 .delay 1 (160,160,160) L_0x1b38750/d;
v0x1a27f70_0 .net "a", 0 0, L_0x1b38b40;  1 drivers
v0x1a28030_0 .net "addSub", 0 0, L_0x1b36ee0;  1 drivers
v0x1a28100_0 .net "andRes", 0 0, L_0x1b33a80;  1 drivers
v0x1a281d0_0 .net "b", 0 0, L_0x1b38ca0;  1 drivers
v0x1a282a0_0 .net "carryIn", 0 0, L_0x1b36750;  1 drivers
v0x1a28340_0 .net "carryOut", 0 0, L_0x1b373a0;  1 drivers
v0x1a28410_0 .net "initialResult", 0 0, L_0x1b38750;  1 drivers
v0x1a284b0_0 .net "isAdd", 0 0, L_0x1b37970;  1 drivers
v0x1a28550_0 .net "isAnd", 0 0, L_0x1b37ff0;  1 drivers
v0x1a28680_0 .net "isNand", 0 0, L_0x1b38250;  1 drivers
v0x1a28720_0 .net "isNor", 0 0, L_0x1b37f80;  1 drivers
v0x1a287c0_0 .net "isOr", 0 0, L_0x1b385b0;  1 drivers
v0x1a28880_0 .net "isSLT", 0 0, L_0x1b37ec0;  1 drivers
v0x1a28940_0 .net "isSub", 0 0, L_0x1b37b20;  1 drivers
v0x1a28a00_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a28aa0_0 .net "isXor", 0 0, L_0x1b37cd0;  1 drivers
v0x1a28b60_0 .net "nandRes", 0 0, L_0x1b367f0;  1 drivers
v0x1a28d10_0 .net "norRes", 0 0, L_0x1b36aa0;  1 drivers
v0x1a28db0_0 .net "orRes", 0 0, L_0x1b368b0;  1 drivers
v0x1a28e50_0 .net "s0", 0 0, L_0x1b39020;  1 drivers
v0x1a28ef0_0 .net "s0inv", 0 0, L_0x1b375a0;  1 drivers
v0x1a28fb0_0 .net "s1", 0 0, L_0x1b38e50;  1 drivers
v0x1a29070_0 .net "s1inv", 0 0, L_0x1b37700;  1 drivers
v0x1a29130_0 .net "s2", 0 0, L_0x1b39180;  1 drivers
v0x1a291f0_0 .net "s2inv", 0 0, L_0x1b377c0;  1 drivers
v0x1a292b0_0 .net "xorRes", 0 0, L_0x1b36b60;  1 drivers
S_0x1a27370 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a27070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1b36cc0/d .functor XOR 1, L_0x1b38ca0, L_0x1b87770, C4<0>, C4<0>;
L_0x1b36cc0 .delay 1 (40,40,40) L_0x1b36cc0/d;
L_0x1b36d80/d .functor XOR 1, L_0x1b38b40, L_0x1b36cc0, C4<0>, C4<0>;
L_0x1b36d80 .delay 1 (40,40,40) L_0x1b36d80/d;
L_0x1b36ee0/d .functor XOR 1, L_0x1b36d80, L_0x1b36750, C4<0>, C4<0>;
L_0x1b36ee0 .delay 1 (40,40,40) L_0x1b36ee0/d;
L_0x1b370e0/d .functor AND 1, L_0x1b38b40, L_0x1b36cc0, C4<1>, C4<1>;
L_0x1b370e0 .delay 1 (40,40,40) L_0x1b370e0/d;
L_0x1b36920/d .functor AND 1, L_0x1b36d80, L_0x1b36750, C4<1>, C4<1>;
L_0x1b36920 .delay 1 (40,40,40) L_0x1b36920/d;
L_0x1b373a0/d .functor OR 1, L_0x1b370e0, L_0x1b36920, C4<0>, C4<0>;
L_0x1b373a0 .delay 1 (40,40,40) L_0x1b373a0/d;
v0x1a27600_0 .net "AandB", 0 0, L_0x1b370e0;  1 drivers
v0x1a276e0_0 .net "BxorSub", 0 0, L_0x1b36cc0;  1 drivers
v0x1a277a0_0 .net "a", 0 0, L_0x1b38b40;  alias, 1 drivers
v0x1a27870_0 .net "b", 0 0, L_0x1b38ca0;  alias, 1 drivers
v0x1a27930_0 .net "carryin", 0 0, L_0x1b36750;  alias, 1 drivers
v0x1a27a40_0 .net "carryout", 0 0, L_0x1b373a0;  alias, 1 drivers
v0x1a27b00_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a27ba0_0 .net "res", 0 0, L_0x1b36ee0;  alias, 1 drivers
v0x1a27c60_0 .net "xAorB", 0 0, L_0x1b36d80;  1 drivers
v0x1a27db0_0 .net "xAorBandCin", 0 0, L_0x1b36920;  1 drivers
S_0x1a29490 .scope generate, "genblk1[4]" "genblk1[4]" 4 165, 4 165 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a296a0 .param/l "i" 0 4 165, +C4<0100>;
S_0x1a29760 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a29490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1b38be0/d .functor AND 1, L_0x1b3b530, L_0x1b3b690, C4<1>, C4<1>;
L_0x1b38be0 .delay 1 (40,40,40) L_0x1b38be0/d;
L_0x1b39110/d .functor NAND 1, L_0x1b3b530, L_0x1b3b690, C4<1>, C4<1>;
L_0x1b39110 .delay 1 (20,20,20) L_0x1b39110/d;
L_0x1b39340/d .functor OR 1, L_0x1b3b530, L_0x1b3b690, C4<0>, C4<0>;
L_0x1b39340 .delay 1 (40,40,40) L_0x1b39340/d;
L_0x1b39530/d .functor NOR 1, L_0x1b3b530, L_0x1b3b690, C4<0>, C4<0>;
L_0x1b39530 .delay 1 (20,20,20) L_0x1b39530/d;
L_0x1b395f0/d .functor XOR 1, L_0x1b3b530, L_0x1b3b690, C4<0>, C4<0>;
L_0x1b395f0 .delay 1 (40,40,40) L_0x1b395f0/d;
L_0x1b3a030/d .functor NOT 1, L_0x1b3b920, C4<0>, C4<0>, C4<0>;
L_0x1b3a030 .delay 1 (10,10,10) L_0x1b3a030/d;
L_0x1b3a190/d .functor NOT 1, L_0x1b3b840, C4<0>, C4<0>, C4<0>;
L_0x1b3a190 .delay 1 (10,10,10) L_0x1b3a190/d;
L_0x1b3a250/d .functor NOT 1, L_0x1b3bab0, C4<0>, C4<0>, C4<0>;
L_0x1b3a250 .delay 1 (10,10,10) L_0x1b3a250/d;
L_0x1b3a400/d .functor AND 1, L_0x1b39970, L_0x1b3a030, L_0x1b3a190, L_0x1b3a250;
L_0x1b3a400 .delay 1 (80,80,80) L_0x1b3a400/d;
L_0x1b3a5b0/d .functor AND 1, L_0x1b39970, L_0x1b3b920, L_0x1b3a190, L_0x1b3a250;
L_0x1b3a5b0 .delay 1 (80,80,80) L_0x1b3a5b0/d;
L_0x1b3a760/d .functor AND 1, L_0x1b395f0, L_0x1b3a030, L_0x1b3b840, L_0x1b3a250;
L_0x1b3a760 .delay 1 (80,80,80) L_0x1b3a760/d;
L_0x1b3a950/d .functor AND 1, L_0x1b39970, L_0x1b3b920, L_0x1b3b840, L_0x1b3a250;
L_0x1b3a950 .delay 1 (80,80,80) L_0x1b3a950/d;
L_0x1b3aa80/d .functor AND 1, L_0x1b38be0, L_0x1b3a030, L_0x1b3a190, L_0x1b3bab0;
L_0x1b3aa80 .delay 1 (80,80,80) L_0x1b3aa80/d;
L_0x1b3ace0/d .functor AND 1, L_0x1b39110, L_0x1b3b920, L_0x1b3a190, L_0x1b3bab0;
L_0x1b3ace0 .delay 1 (80,80,80) L_0x1b3ace0/d;
L_0x1b3aa10/d .functor AND 1, L_0x1b39530, L_0x1b3a030, L_0x1b3b840, L_0x1b3bab0;
L_0x1b3aa10 .delay 1 (80,80,80) L_0x1b3aa10/d;
L_0x1b3b040/d .functor AND 1, L_0x1b39340, L_0x1b3b920, L_0x1b3b840, L_0x1b3bab0;
L_0x1b3b040 .delay 1 (80,80,80) L_0x1b3b040/d;
L_0x1b3b140/0/0 .functor OR 1, L_0x1b3a400, L_0x1b3a5b0, L_0x1b3a760, L_0x1b3aa80;
L_0x1b3b140/0/4 .functor OR 1, L_0x1b3ace0, L_0x1b3aa10, L_0x1b3b040, L_0x1b3a950;
L_0x1b3b140/d .functor OR 1, L_0x1b3b140/0/0, L_0x1b3b140/0/4, C4<0>, C4<0>;
L_0x1b3b140 .delay 1 (160,160,160) L_0x1b3b140/d;
v0x1a2a6c0_0 .net "a", 0 0, L_0x1b3b530;  1 drivers
v0x1a2a780_0 .net "addSub", 0 0, L_0x1b39970;  1 drivers
v0x1a2a850_0 .net "andRes", 0 0, L_0x1b38be0;  1 drivers
v0x1a2a920_0 .net "b", 0 0, L_0x1b3b690;  1 drivers
v0x1a2a9f0_0 .net "carryIn", 0 0, L_0x1b39220;  1 drivers
v0x1a2aa90_0 .net "carryOut", 0 0, L_0x1b39e30;  1 drivers
v0x1a2ab60_0 .net "initialResult", 0 0, L_0x1b3b140;  1 drivers
v0x1a2ac00_0 .net "isAdd", 0 0, L_0x1b3a400;  1 drivers
v0x1a2aca0_0 .net "isAnd", 0 0, L_0x1b3aa80;  1 drivers
v0x1a2add0_0 .net "isNand", 0 0, L_0x1b3ace0;  1 drivers
v0x1a2ae70_0 .net "isNor", 0 0, L_0x1b3aa10;  1 drivers
v0x1a2af10_0 .net "isOr", 0 0, L_0x1b3b040;  1 drivers
v0x1a2afd0_0 .net "isSLT", 0 0, L_0x1b3a950;  1 drivers
v0x1a2b090_0 .net "isSub", 0 0, L_0x1b3a5b0;  1 drivers
v0x1a2b150_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a2b1f0_0 .net "isXor", 0 0, L_0x1b3a760;  1 drivers
v0x1a2b2b0_0 .net "nandRes", 0 0, L_0x1b39110;  1 drivers
v0x1a2b460_0 .net "norRes", 0 0, L_0x1b39530;  1 drivers
v0x1a2b500_0 .net "orRes", 0 0, L_0x1b39340;  1 drivers
v0x1a2b5a0_0 .net "s0", 0 0, L_0x1b3b920;  1 drivers
v0x1a2b640_0 .net "s0inv", 0 0, L_0x1b3a030;  1 drivers
v0x1a2b700_0 .net "s1", 0 0, L_0x1b3b840;  1 drivers
v0x1a2b7c0_0 .net "s1inv", 0 0, L_0x1b3a190;  1 drivers
v0x1a2b880_0 .net "s2", 0 0, L_0x1b3bab0;  1 drivers
v0x1a2b940_0 .net "s2inv", 0 0, L_0x1b3a250;  1 drivers
v0x1a2ba00_0 .net "xorRes", 0 0, L_0x1b395f0;  1 drivers
S_0x1a29a60 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a29760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1b39750/d .functor XOR 1, L_0x1b3b690, L_0x1b87770, C4<0>, C4<0>;
L_0x1b39750 .delay 1 (40,40,40) L_0x1b39750/d;
L_0x1b39810/d .functor XOR 1, L_0x1b3b530, L_0x1b39750, C4<0>, C4<0>;
L_0x1b39810 .delay 1 (40,40,40) L_0x1b39810/d;
L_0x1b39970/d .functor XOR 1, L_0x1b39810, L_0x1b39220, C4<0>, C4<0>;
L_0x1b39970 .delay 1 (40,40,40) L_0x1b39970/d;
L_0x1b39b70/d .functor AND 1, L_0x1b3b530, L_0x1b39750, C4<1>, C4<1>;
L_0x1b39b70 .delay 1 (40,40,40) L_0x1b39b70/d;
L_0x1b393b0/d .functor AND 1, L_0x1b39810, L_0x1b39220, C4<1>, C4<1>;
L_0x1b393b0 .delay 1 (40,40,40) L_0x1b393b0/d;
L_0x1b39e30/d .functor OR 1, L_0x1b39b70, L_0x1b393b0, C4<0>, C4<0>;
L_0x1b39e30 .delay 1 (40,40,40) L_0x1b39e30/d;
v0x1a29cf0_0 .net "AandB", 0 0, L_0x1b39b70;  1 drivers
v0x1a29dd0_0 .net "BxorSub", 0 0, L_0x1b39750;  1 drivers
v0x1a29e90_0 .net "a", 0 0, L_0x1b3b530;  alias, 1 drivers
v0x1a29f30_0 .net "b", 0 0, L_0x1b3b690;  alias, 1 drivers
v0x1a29ff0_0 .net "carryin", 0 0, L_0x1b39220;  alias, 1 drivers
v0x1a2a100_0 .net "carryout", 0 0, L_0x1b39e30;  alias, 1 drivers
v0x1a2a1c0_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a2a370_0 .net "res", 0 0, L_0x1b39970;  alias, 1 drivers
v0x1a2a410_0 .net "xAorB", 0 0, L_0x1b39810;  1 drivers
v0x1a2a540_0 .net "xAorBandCin", 0 0, L_0x1b393b0;  1 drivers
S_0x1a2bbe0 .scope generate, "genblk1[5]" "genblk1[5]" 4 165, 4 165 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a2bda0 .param/l "i" 0 4 165, +C4<0101>;
S_0x1a2be60 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a2bbe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1b3b5d0/d .functor AND 1, L_0x1b3df60, L_0x1b3e0c0, C4<1>, C4<1>;
L_0x1b3b5d0 .delay 1 (40,40,40) L_0x1b3b5d0/d;
L_0x1b30200/d .functor NAND 1, L_0x1b3df60, L_0x1b3e0c0, C4<1>, C4<1>;
L_0x1b30200 .delay 1 (20,20,20) L_0x1b30200/d;
L_0x1b3bca0/d .functor OR 1, L_0x1b3df60, L_0x1b3e0c0, C4<0>, C4<0>;
L_0x1b3bca0 .delay 1 (40,40,40) L_0x1b3bca0/d;
L_0x1b3be90/d .functor NOR 1, L_0x1b3df60, L_0x1b3e0c0, C4<0>, C4<0>;
L_0x1b3be90 .delay 1 (20,20,20) L_0x1b3be90/d;
L_0x1b3bf50/d .functor XOR 1, L_0x1b3df60, L_0x1b3e0c0, C4<0>, C4<0>;
L_0x1b3bf50 .delay 1 (40,40,40) L_0x1b3bf50/d;
L_0x1b3c990/d .functor NOT 1, L_0x1b3e380, C4<0>, C4<0>, C4<0>;
L_0x1b3c990 .delay 1 (10,10,10) L_0x1b3c990/d;
L_0x1a2d400/d .functor NOT 1, L_0x1b365a0, C4<0>, C4<0>, C4<0>;
L_0x1a2d400 .delay 1 (10,10,10) L_0x1a2d400/d;
L_0x1b3cb40/d .functor NOT 1, L_0x1b3e270, C4<0>, C4<0>, C4<0>;
L_0x1b3cb40 .delay 1 (10,10,10) L_0x1b3cb40/d;
L_0x1b3ccf0/d .functor AND 1, L_0x1b3c2d0, L_0x1b3c990, L_0x1a2d400, L_0x1b3cb40;
L_0x1b3ccf0 .delay 1 (80,80,80) L_0x1b3ccf0/d;
L_0x1b3cea0/d .functor AND 1, L_0x1b3c2d0, L_0x1b3e380, L_0x1a2d400, L_0x1b3cb40;
L_0x1b3cea0 .delay 1 (80,80,80) L_0x1b3cea0/d;
L_0x1b3d0b0/d .functor AND 1, L_0x1b3bf50, L_0x1b3c990, L_0x1b365a0, L_0x1b3cb40;
L_0x1b3d0b0 .delay 1 (80,80,80) L_0x1b3d0b0/d;
L_0x1b3d290/d .functor AND 1, L_0x1b3c2d0, L_0x1b3e380, L_0x1b365a0, L_0x1b3cb40;
L_0x1b3d290 .delay 1 (80,80,80) L_0x1b3d290/d;
L_0x1b3d460/d .functor AND 1, L_0x1b3b5d0, L_0x1b3c990, L_0x1a2d400, L_0x1b3e270;
L_0x1b3d460 .delay 1 (80,80,80) L_0x1b3d460/d;
L_0x1b3d640/d .functor AND 1, L_0x1b30200, L_0x1b3e380, L_0x1a2d400, L_0x1b3e270;
L_0x1b3d640 .delay 1 (80,80,80) L_0x1b3d640/d;
L_0x1b3d3f0/d .functor AND 1, L_0x1b3be90, L_0x1b3c990, L_0x1b365a0, L_0x1b3e270;
L_0x1b3d3f0 .delay 1 (80,80,80) L_0x1b3d3f0/d;
L_0x1b3d9d0/d .functor AND 1, L_0x1b3bca0, L_0x1b3e380, L_0x1b365a0, L_0x1b3e270;
L_0x1b3d9d0 .delay 1 (80,80,80) L_0x1b3d9d0/d;
L_0x1b3db70/0/0 .functor OR 1, L_0x1b3ccf0, L_0x1b3cea0, L_0x1b3d0b0, L_0x1b3d460;
L_0x1b3db70/0/4 .functor OR 1, L_0x1b3d640, L_0x1b3d3f0, L_0x1b3d9d0, L_0x1b3d290;
L_0x1b3db70/d .functor OR 1, L_0x1b3db70/0/0, L_0x1b3db70/0/4, C4<0>, C4<0>;
L_0x1b3db70 .delay 1 (160,160,160) L_0x1b3db70/d;
v0x1a2cd60_0 .net "a", 0 0, L_0x1b3df60;  1 drivers
v0x1a2ce20_0 .net "addSub", 0 0, L_0x1b3c2d0;  1 drivers
v0x1a2cef0_0 .net "andRes", 0 0, L_0x1b3b5d0;  1 drivers
v0x1a2cfc0_0 .net "b", 0 0, L_0x1b3e0c0;  1 drivers
v0x1a2d090_0 .net "carryIn", 0 0, L_0x1b3bb50;  1 drivers
v0x1a2d130_0 .net "carryOut", 0 0, L_0x1b3c790;  1 drivers
v0x1a2d200_0 .net "initialResult", 0 0, L_0x1b3db70;  1 drivers
v0x1a2d2a0_0 .net "isAdd", 0 0, L_0x1b3ccf0;  1 drivers
v0x1a2d340_0 .net "isAnd", 0 0, L_0x1b3d460;  1 drivers
v0x1a2d470_0 .net "isNand", 0 0, L_0x1b3d640;  1 drivers
v0x1a2d510_0 .net "isNor", 0 0, L_0x1b3d3f0;  1 drivers
v0x1a2d5b0_0 .net "isOr", 0 0, L_0x1b3d9d0;  1 drivers
v0x1a2d670_0 .net "isSLT", 0 0, L_0x1b3d290;  1 drivers
v0x1a2d730_0 .net "isSub", 0 0, L_0x1b3cea0;  1 drivers
v0x1a2d7f0_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a2d890_0 .net "isXor", 0 0, L_0x1b3d0b0;  1 drivers
v0x1a2d950_0 .net "nandRes", 0 0, L_0x1b30200;  1 drivers
v0x1a2db00_0 .net "norRes", 0 0, L_0x1b3be90;  1 drivers
v0x1a2dba0_0 .net "orRes", 0 0, L_0x1b3bca0;  1 drivers
v0x1a2dc40_0 .net "s0", 0 0, L_0x1b3e380;  1 drivers
v0x1a2dce0_0 .net "s0inv", 0 0, L_0x1b3c990;  1 drivers
v0x1a2dda0_0 .net "s1", 0 0, L_0x1b365a0;  1 drivers
v0x1a2de60_0 .net "s1inv", 0 0, L_0x1a2d400;  1 drivers
v0x1a2df20_0 .net "s2", 0 0, L_0x1b3e270;  1 drivers
v0x1a2dfe0_0 .net "s2inv", 0 0, L_0x1b3cb40;  1 drivers
v0x1a2e0a0_0 .net "xorRes", 0 0, L_0x1b3bf50;  1 drivers
S_0x1a2c160 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a2be60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1b3c0b0/d .functor XOR 1, L_0x1b3e0c0, L_0x1b87770, C4<0>, C4<0>;
L_0x1b3c0b0 .delay 1 (40,40,40) L_0x1b3c0b0/d;
L_0x1b3c170/d .functor XOR 1, L_0x1b3df60, L_0x1b3c0b0, C4<0>, C4<0>;
L_0x1b3c170 .delay 1 (40,40,40) L_0x1b3c170/d;
L_0x1b3c2d0/d .functor XOR 1, L_0x1b3c170, L_0x1b3bb50, C4<0>, C4<0>;
L_0x1b3c2d0 .delay 1 (40,40,40) L_0x1b3c2d0/d;
L_0x1b3c4d0/d .functor AND 1, L_0x1b3df60, L_0x1b3c0b0, C4<1>, C4<1>;
L_0x1b3c4d0 .delay 1 (40,40,40) L_0x1b3c4d0/d;
L_0x1b3bd10/d .functor AND 1, L_0x1b3c170, L_0x1b3bb50, C4<1>, C4<1>;
L_0x1b3bd10 .delay 1 (40,40,40) L_0x1b3bd10/d;
L_0x1b3c790/d .functor OR 1, L_0x1b3c4d0, L_0x1b3bd10, C4<0>, C4<0>;
L_0x1b3c790 .delay 1 (40,40,40) L_0x1b3c790/d;
v0x1a2c3f0_0 .net "AandB", 0 0, L_0x1b3c4d0;  1 drivers
v0x1a2c4d0_0 .net "BxorSub", 0 0, L_0x1b3c0b0;  1 drivers
v0x1a2c590_0 .net "a", 0 0, L_0x1b3df60;  alias, 1 drivers
v0x1a2c660_0 .net "b", 0 0, L_0x1b3e0c0;  alias, 1 drivers
v0x1a2c720_0 .net "carryin", 0 0, L_0x1b3bb50;  alias, 1 drivers
v0x1a2c830_0 .net "carryout", 0 0, L_0x1b3c790;  alias, 1 drivers
v0x1a2c8f0_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a2c990_0 .net "res", 0 0, L_0x1b3c2d0;  alias, 1 drivers
v0x1a2ca50_0 .net "xAorB", 0 0, L_0x1b3c170;  1 drivers
v0x1a2cba0_0 .net "xAorBandCin", 0 0, L_0x1b3bd10;  1 drivers
S_0x1a2e280 .scope generate, "genblk1[6]" "genblk1[6]" 4 165, 4 165 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a2e440 .param/l "i" 0 4 165, +C4<0110>;
S_0x1a2e500 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a2e280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1b3e000/d .functor AND 1, L_0x1b40ae0, L_0x1b40c40, C4<1>, C4<1>;
L_0x1b3e000 .delay 1 (40,40,40) L_0x1b3e000/d;
L_0x1b3d830/d .functor NAND 1, L_0x1b40ae0, L_0x1b40c40, C4<1>, C4<1>;
L_0x1b3d830 .delay 1 (20,20,20) L_0x1b3d830/d;
L_0x1b3e7b0/d .functor OR 1, L_0x1b40ae0, L_0x1b40c40, C4<0>, C4<0>;
L_0x1b3e7b0 .delay 1 (40,40,40) L_0x1b3e7b0/d;
L_0x1b3e9a0/d .functor NOR 1, L_0x1b40ae0, L_0x1b40c40, C4<0>, C4<0>;
L_0x1b3e9a0 .delay 1 (20,20,20) L_0x1b3e9a0/d;
L_0x1b3eb00/d .functor XOR 1, L_0x1b40ae0, L_0x1b40c40, C4<0>, C4<0>;
L_0x1b3eb00 .delay 1 (40,40,40) L_0x1b3eb00/d;
L_0x1b3f4a0/d .functor NOT 1, L_0x1b40f30, C4<0>, C4<0>, C4<0>;
L_0x1b3f4a0 .delay 1 (10,10,10) L_0x1b3f4a0/d;
L_0x1b3f600/d .functor NOT 1, L_0x1b40df0, C4<0>, C4<0>, C4<0>;
L_0x1b3f600 .delay 1 (10,10,10) L_0x1b3f600/d;
L_0x1b3f6c0/d .functor NOT 1, L_0x1b40e90, C4<0>, C4<0>, C4<0>;
L_0x1b3f6c0 .delay 1 (10,10,10) L_0x1b3f6c0/d;
L_0x1b3f870/d .functor AND 1, L_0x1b3ede0, L_0x1b3f4a0, L_0x1b3f600, L_0x1b3f6c0;
L_0x1b3f870 .delay 1 (80,80,80) L_0x1b3f870/d;
L_0x1b3fa20/d .functor AND 1, L_0x1b3ede0, L_0x1b40f30, L_0x1b3f600, L_0x1b3f6c0;
L_0x1b3fa20 .delay 1 (80,80,80) L_0x1b3fa20/d;
L_0x1b3fc30/d .functor AND 1, L_0x1b3eb00, L_0x1b3f4a0, L_0x1b40df0, L_0x1b3f6c0;
L_0x1b3fc30 .delay 1 (80,80,80) L_0x1b3fc30/d;
L_0x1b3fe10/d .functor AND 1, L_0x1b3ede0, L_0x1b40f30, L_0x1b40df0, L_0x1b3f6c0;
L_0x1b3fe10 .delay 1 (80,80,80) L_0x1b3fe10/d;
L_0x1b3ffe0/d .functor AND 1, L_0x1b3e000, L_0x1b3f4a0, L_0x1b3f600, L_0x1b40e90;
L_0x1b3ffe0 .delay 1 (80,80,80) L_0x1b3ffe0/d;
L_0x1b401c0/d .functor AND 1, L_0x1b3d830, L_0x1b40f30, L_0x1b3f600, L_0x1b40e90;
L_0x1b401c0 .delay 1 (80,80,80) L_0x1b401c0/d;
L_0x1b3ff70/d .functor AND 1, L_0x1b3e9a0, L_0x1b3f4a0, L_0x1b40df0, L_0x1b40e90;
L_0x1b3ff70 .delay 1 (80,80,80) L_0x1b3ff70/d;
L_0x1b40550/d .functor AND 1, L_0x1b3e7b0, L_0x1b40f30, L_0x1b40df0, L_0x1b40e90;
L_0x1b40550 .delay 1 (80,80,80) L_0x1b40550/d;
L_0x1b406f0/0/0 .functor OR 1, L_0x1b3f870, L_0x1b3fa20, L_0x1b3fc30, L_0x1b3ffe0;
L_0x1b406f0/0/4 .functor OR 1, L_0x1b401c0, L_0x1b3ff70, L_0x1b40550, L_0x1b3fe10;
L_0x1b406f0/d .functor OR 1, L_0x1b406f0/0/0, L_0x1b406f0/0/4, C4<0>, C4<0>;
L_0x1b406f0 .delay 1 (160,160,160) L_0x1b406f0/d;
v0x1a2f400_0 .net "a", 0 0, L_0x1b40ae0;  1 drivers
v0x1a2f4c0_0 .net "addSub", 0 0, L_0x1b3ede0;  1 drivers
v0x1a2f590_0 .net "andRes", 0 0, L_0x1b3e000;  1 drivers
v0x1a2f660_0 .net "b", 0 0, L_0x1b40c40;  1 drivers
v0x1a2f730_0 .net "carryIn", 0 0, L_0x1b3e630;  1 drivers
v0x1a2f7d0_0 .net "carryOut", 0 0, L_0x1b3f2a0;  1 drivers
v0x1a2f8a0_0 .net "initialResult", 0 0, L_0x1b406f0;  1 drivers
v0x1a2f940_0 .net "isAdd", 0 0, L_0x1b3f870;  1 drivers
v0x1a2f9e0_0 .net "isAnd", 0 0, L_0x1b3ffe0;  1 drivers
v0x1a2fb10_0 .net "isNand", 0 0, L_0x1b401c0;  1 drivers
v0x1a2fbb0_0 .net "isNor", 0 0, L_0x1b3ff70;  1 drivers
v0x1a2fc50_0 .net "isOr", 0 0, L_0x1b40550;  1 drivers
v0x1a2fd10_0 .net "isSLT", 0 0, L_0x1b3fe10;  1 drivers
v0x1a2fdd0_0 .net "isSub", 0 0, L_0x1b3fa20;  1 drivers
v0x1a2fe90_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a2ff30_0 .net "isXor", 0 0, L_0x1b3fc30;  1 drivers
v0x1a2fff0_0 .net "nandRes", 0 0, L_0x1b3d830;  1 drivers
v0x1a301a0_0 .net "norRes", 0 0, L_0x1b3e9a0;  1 drivers
v0x1a30240_0 .net "orRes", 0 0, L_0x1b3e7b0;  1 drivers
v0x1a302e0_0 .net "s0", 0 0, L_0x1b40f30;  1 drivers
v0x1a30380_0 .net "s0inv", 0 0, L_0x1b3f4a0;  1 drivers
v0x1a30440_0 .net "s1", 0 0, L_0x1b40df0;  1 drivers
v0x1a30500_0 .net "s1inv", 0 0, L_0x1b3f600;  1 drivers
v0x1a305c0_0 .net "s2", 0 0, L_0x1b40e90;  1 drivers
v0x1a30680_0 .net "s2inv", 0 0, L_0x1b3f6c0;  1 drivers
v0x1a30740_0 .net "xorRes", 0 0, L_0x1b3eb00;  1 drivers
S_0x1a2e800 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a2e500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1b3eb70/d .functor XOR 1, L_0x1b40c40, L_0x1b87770, C4<0>, C4<0>;
L_0x1b3eb70 .delay 1 (40,40,40) L_0x1b3eb70/d;
L_0x1b3ecd0/d .functor XOR 1, L_0x1b40ae0, L_0x1b3eb70, C4<0>, C4<0>;
L_0x1b3ecd0 .delay 1 (40,40,40) L_0x1b3ecd0/d;
L_0x1b3ede0/d .functor XOR 1, L_0x1b3ecd0, L_0x1b3e630, C4<0>, C4<0>;
L_0x1b3ede0 .delay 1 (40,40,40) L_0x1b3ede0/d;
L_0x1b3efe0/d .functor AND 1, L_0x1b40ae0, L_0x1b3eb70, C4<1>, C4<1>;
L_0x1b3efe0 .delay 1 (40,40,40) L_0x1b3efe0/d;
L_0x1b3e820/d .functor AND 1, L_0x1b3ecd0, L_0x1b3e630, C4<1>, C4<1>;
L_0x1b3e820 .delay 1 (40,40,40) L_0x1b3e820/d;
L_0x1b3f2a0/d .functor OR 1, L_0x1b3efe0, L_0x1b3e820, C4<0>, C4<0>;
L_0x1b3f2a0 .delay 1 (40,40,40) L_0x1b3f2a0/d;
v0x1a2ea90_0 .net "AandB", 0 0, L_0x1b3efe0;  1 drivers
v0x1a2eb70_0 .net "BxorSub", 0 0, L_0x1b3eb70;  1 drivers
v0x1a2ec30_0 .net "a", 0 0, L_0x1b40ae0;  alias, 1 drivers
v0x1a2ed00_0 .net "b", 0 0, L_0x1b40c40;  alias, 1 drivers
v0x1a2edc0_0 .net "carryin", 0 0, L_0x1b3e630;  alias, 1 drivers
v0x1a2eed0_0 .net "carryout", 0 0, L_0x1b3f2a0;  alias, 1 drivers
v0x1a2ef90_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a2f030_0 .net "res", 0 0, L_0x1b3ede0;  alias, 1 drivers
v0x1a2f0f0_0 .net "xAorB", 0 0, L_0x1b3ecd0;  1 drivers
v0x1a2f240_0 .net "xAorBandCin", 0 0, L_0x1b3e820;  1 drivers
S_0x1a30920 .scope generate, "genblk1[7]" "genblk1[7]" 4 165, 4 165 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a30ae0 .param/l "i" 0 4 165, +C4<0111>;
S_0x1a30ba0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a30920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1b40b80/d .functor AND 1, L_0x1b43560, L_0x1b436c0, C4<1>, C4<1>;
L_0x1b40b80 .delay 1 (40,40,40) L_0x1b40b80/d;
L_0x1b41180/d .functor NAND 1, L_0x1b43560, L_0x1b436c0, C4<1>, C4<1>;
L_0x1b41180 .delay 1 (20,20,20) L_0x1b41180/d;
L_0x1b403b0/d .functor OR 1, L_0x1b43560, L_0x1b436c0, C4<0>, C4<0>;
L_0x1b403b0 .delay 1 (40,40,40) L_0x1b403b0/d;
L_0x1b41400/d .functor NOR 1, L_0x1b43560, L_0x1b436c0, C4<0>, C4<0>;
L_0x1b41400 .delay 1 (20,20,20) L_0x1b41400/d;
L_0x1b414c0/d .functor XOR 1, L_0x1b43560, L_0x1b436c0, C4<0>, C4<0>;
L_0x1b414c0 .delay 1 (40,40,40) L_0x1b414c0/d;
L_0x1b41f20/d .functor NOT 1, L_0x1b41070, C4<0>, C4<0>, C4<0>;
L_0x1b41f20 .delay 1 (10,10,10) L_0x1b41f20/d;
L_0x1b42080/d .functor NOT 1, L_0x1b43980, C4<0>, C4<0>, C4<0>;
L_0x1b42080 .delay 1 (10,10,10) L_0x1b42080/d;
L_0x1b42140/d .functor NOT 1, L_0x1b43a20, C4<0>, C4<0>, C4<0>;
L_0x1b42140 .delay 1 (10,10,10) L_0x1b42140/d;
L_0x1b422f0/d .functor AND 1, L_0x1b41840, L_0x1b41f20, L_0x1b42080, L_0x1b42140;
L_0x1b422f0 .delay 1 (80,80,80) L_0x1b422f0/d;
L_0x1b424a0/d .functor AND 1, L_0x1b41840, L_0x1b41070, L_0x1b42080, L_0x1b42140;
L_0x1b424a0 .delay 1 (80,80,80) L_0x1b424a0/d;
L_0x1b426b0/d .functor AND 1, L_0x1b414c0, L_0x1b41f20, L_0x1b43980, L_0x1b42140;
L_0x1b426b0 .delay 1 (80,80,80) L_0x1b426b0/d;
L_0x1b42890/d .functor AND 1, L_0x1b41840, L_0x1b41070, L_0x1b43980, L_0x1b42140;
L_0x1b42890 .delay 1 (80,80,80) L_0x1b42890/d;
L_0x1b42a60/d .functor AND 1, L_0x1b40b80, L_0x1b41f20, L_0x1b42080, L_0x1b43a20;
L_0x1b42a60 .delay 1 (80,80,80) L_0x1b42a60/d;
L_0x1b42c40/d .functor AND 1, L_0x1b41180, L_0x1b41070, L_0x1b42080, L_0x1b43a20;
L_0x1b42c40 .delay 1 (80,80,80) L_0x1b42c40/d;
L_0x1b429f0/d .functor AND 1, L_0x1b41400, L_0x1b41f20, L_0x1b43980, L_0x1b43a20;
L_0x1b429f0 .delay 1 (80,80,80) L_0x1b429f0/d;
L_0x1b42fd0/d .functor AND 1, L_0x1b403b0, L_0x1b41070, L_0x1b43980, L_0x1b43a20;
L_0x1b42fd0 .delay 1 (80,80,80) L_0x1b42fd0/d;
L_0x1b43170/0/0 .functor OR 1, L_0x1b422f0, L_0x1b424a0, L_0x1b426b0, L_0x1b42a60;
L_0x1b43170/0/4 .functor OR 1, L_0x1b42c40, L_0x1b429f0, L_0x1b42fd0, L_0x1b42890;
L_0x1b43170/d .functor OR 1, L_0x1b43170/0/0, L_0x1b43170/0/4, C4<0>, C4<0>;
L_0x1b43170 .delay 1 (160,160,160) L_0x1b43170/d;
v0x1a31aa0_0 .net "a", 0 0, L_0x1b43560;  1 drivers
v0x1a31b60_0 .net "addSub", 0 0, L_0x1b41840;  1 drivers
v0x1a31c30_0 .net "andRes", 0 0, L_0x1b40b80;  1 drivers
v0x1a31d00_0 .net "b", 0 0, L_0x1b436c0;  1 drivers
v0x1a31dd0_0 .net "carryIn", 0 0, L_0x1b40fd0;  1 drivers
v0x1a31e70_0 .net "carryOut", 0 0, L_0x1b41d20;  1 drivers
v0x1a31f40_0 .net "initialResult", 0 0, L_0x1b43170;  1 drivers
v0x1a31fe0_0 .net "isAdd", 0 0, L_0x1b422f0;  1 drivers
v0x1a32080_0 .net "isAnd", 0 0, L_0x1b42a60;  1 drivers
v0x1a321b0_0 .net "isNand", 0 0, L_0x1b42c40;  1 drivers
v0x1a32250_0 .net "isNor", 0 0, L_0x1b429f0;  1 drivers
v0x1a322f0_0 .net "isOr", 0 0, L_0x1b42fd0;  1 drivers
v0x1a323b0_0 .net "isSLT", 0 0, L_0x1b42890;  1 drivers
v0x1a32470_0 .net "isSub", 0 0, L_0x1b424a0;  1 drivers
v0x1a32530_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a325d0_0 .net "isXor", 0 0, L_0x1b426b0;  1 drivers
v0x1a32690_0 .net "nandRes", 0 0, L_0x1b41180;  1 drivers
v0x1a32840_0 .net "norRes", 0 0, L_0x1b41400;  1 drivers
v0x1a328e0_0 .net "orRes", 0 0, L_0x1b403b0;  1 drivers
v0x1a32980_0 .net "s0", 0 0, L_0x1b41070;  1 drivers
v0x1a32a20_0 .net "s0inv", 0 0, L_0x1b41f20;  1 drivers
v0x1a32ae0_0 .net "s1", 0 0, L_0x1b43980;  1 drivers
v0x1a32ba0_0 .net "s1inv", 0 0, L_0x1b42080;  1 drivers
v0x1a32c60_0 .net "s2", 0 0, L_0x1b43a20;  1 drivers
v0x1a32d20_0 .net "s2inv", 0 0, L_0x1b42140;  1 drivers
v0x1a32de0_0 .net "xorRes", 0 0, L_0x1b414c0;  1 drivers
S_0x1a30ea0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a30ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1b41620/d .functor XOR 1, L_0x1b436c0, L_0x1b87770, C4<0>, C4<0>;
L_0x1b41620 .delay 1 (40,40,40) L_0x1b41620/d;
L_0x1b41690/d .functor XOR 1, L_0x1b43560, L_0x1b41620, C4<0>, C4<0>;
L_0x1b41690 .delay 1 (40,40,40) L_0x1b41690/d;
L_0x1b41840/d .functor XOR 1, L_0x1b41690, L_0x1b40fd0, C4<0>, C4<0>;
L_0x1b41840 .delay 1 (40,40,40) L_0x1b41840/d;
L_0x1b41a40/d .functor AND 1, L_0x1b43560, L_0x1b41620, C4<1>, C4<1>;
L_0x1b41a40 .delay 1 (40,40,40) L_0x1b41a40/d;
L_0x1b41cb0/d .functor AND 1, L_0x1b41690, L_0x1b40fd0, C4<1>, C4<1>;
L_0x1b41cb0 .delay 1 (40,40,40) L_0x1b41cb0/d;
L_0x1b41d20/d .functor OR 1, L_0x1b41a40, L_0x1b41cb0, C4<0>, C4<0>;
L_0x1b41d20 .delay 1 (40,40,40) L_0x1b41d20/d;
v0x1a31130_0 .net "AandB", 0 0, L_0x1b41a40;  1 drivers
v0x1a31210_0 .net "BxorSub", 0 0, L_0x1b41620;  1 drivers
v0x1a312d0_0 .net "a", 0 0, L_0x1b43560;  alias, 1 drivers
v0x1a313a0_0 .net "b", 0 0, L_0x1b436c0;  alias, 1 drivers
v0x1a31460_0 .net "carryin", 0 0, L_0x1b40fd0;  alias, 1 drivers
v0x1a31570_0 .net "carryout", 0 0, L_0x1b41d20;  alias, 1 drivers
v0x1a31630_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a316d0_0 .net "res", 0 0, L_0x1b41840;  alias, 1 drivers
v0x1a31790_0 .net "xAorB", 0 0, L_0x1b41690;  1 drivers
v0x1a318e0_0 .net "xAorBandCin", 0 0, L_0x1b41cb0;  1 drivers
S_0x1a32fc0 .scope generate, "genblk1[8]" "genblk1[8]" 4 165, 4 165 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a29650 .param/l "i" 0 4 165, +C4<01000>;
S_0x1a33240 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a32fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1b43600/d .functor AND 1, L_0x1b46170, L_0x1b462d0, C4<1>, C4<1>;
L_0x1b43600 .delay 1 (40,40,40) L_0x1b43600/d;
L_0x1b43d90/d .functor NAND 1, L_0x1b46170, L_0x1b462d0, C4<1>, C4<1>;
L_0x1b43d90 .delay 1 (20,20,20) L_0x1b43d90/d;
L_0x1b42e30/d .functor OR 1, L_0x1b46170, L_0x1b462d0, C4<0>, C4<0>;
L_0x1b42e30 .delay 1 (40,40,40) L_0x1b42e30/d;
L_0x1b44010/d .functor NOR 1, L_0x1b46170, L_0x1b462d0, C4<0>, C4<0>;
L_0x1b44010 .delay 1 (20,20,20) L_0x1b44010/d;
L_0x1b440d0/d .functor XOR 1, L_0x1b46170, L_0x1b462d0, C4<0>, C4<0>;
L_0x1b440d0 .delay 1 (40,40,40) L_0x1b440d0/d;
L_0x1b44b30/d .functor NOT 1, L_0x1b43c90, C4<0>, C4<0>, C4<0>;
L_0x1b44b30 .delay 1 (10,10,10) L_0x1b44b30/d;
L_0x1b44c90/d .functor NOT 1, L_0x1b46630, C4<0>, C4<0>, C4<0>;
L_0x1b44c90 .delay 1 (10,10,10) L_0x1b44c90/d;
L_0x1b44d50/d .functor NOT 1, L_0x1b466d0, C4<0>, C4<0>, C4<0>;
L_0x1b44d50 .delay 1 (10,10,10) L_0x1b44d50/d;
L_0x1b44f00/d .functor AND 1, L_0x1b44450, L_0x1b44b30, L_0x1b44c90, L_0x1b44d50;
L_0x1b44f00 .delay 1 (80,80,80) L_0x1b44f00/d;
L_0x1b450b0/d .functor AND 1, L_0x1b44450, L_0x1b43c90, L_0x1b44c90, L_0x1b44d50;
L_0x1b450b0 .delay 1 (80,80,80) L_0x1b450b0/d;
L_0x1b452c0/d .functor AND 1, L_0x1b440d0, L_0x1b44b30, L_0x1b46630, L_0x1b44d50;
L_0x1b452c0 .delay 1 (80,80,80) L_0x1b452c0/d;
L_0x1b454a0/d .functor AND 1, L_0x1b44450, L_0x1b43c90, L_0x1b46630, L_0x1b44d50;
L_0x1b454a0 .delay 1 (80,80,80) L_0x1b454a0/d;
L_0x1b45670/d .functor AND 1, L_0x1b43600, L_0x1b44b30, L_0x1b44c90, L_0x1b466d0;
L_0x1b45670 .delay 1 (80,80,80) L_0x1b45670/d;
L_0x1b45850/d .functor AND 1, L_0x1b43d90, L_0x1b43c90, L_0x1b44c90, L_0x1b466d0;
L_0x1b45850 .delay 1 (80,80,80) L_0x1b45850/d;
L_0x1b45600/d .functor AND 1, L_0x1b44010, L_0x1b44b30, L_0x1b46630, L_0x1b466d0;
L_0x1b45600 .delay 1 (80,80,80) L_0x1b45600/d;
L_0x1b45be0/d .functor AND 1, L_0x1b42e30, L_0x1b43c90, L_0x1b46630, L_0x1b466d0;
L_0x1b45be0 .delay 1 (80,80,80) L_0x1b45be0/d;
L_0x1b45d80/0/0 .functor OR 1, L_0x1b44f00, L_0x1b450b0, L_0x1b452c0, L_0x1b45670;
L_0x1b45d80/0/4 .functor OR 1, L_0x1b45850, L_0x1b45600, L_0x1b45be0, L_0x1b454a0;
L_0x1b45d80/d .functor OR 1, L_0x1b45d80/0/0, L_0x1b45d80/0/4, C4<0>, C4<0>;
L_0x1b45d80 .delay 1 (160,160,160) L_0x1b45d80/d;
v0x1a34290_0 .net "a", 0 0, L_0x1b46170;  1 drivers
v0x1a34350_0 .net "addSub", 0 0, L_0x1b44450;  1 drivers
v0x1a34420_0 .net "andRes", 0 0, L_0x1b43600;  1 drivers
v0x1a344f0_0 .net "b", 0 0, L_0x1b462d0;  1 drivers
v0x1a345c0_0 .net "carryIn", 0 0, L_0x1b43f40;  1 drivers
v0x1a34660_0 .net "carryOut", 0 0, L_0x1b44930;  1 drivers
v0x1a34730_0 .net "initialResult", 0 0, L_0x1b45d80;  1 drivers
v0x1a347d0_0 .net "isAdd", 0 0, L_0x1b44f00;  1 drivers
v0x1a34870_0 .net "isAnd", 0 0, L_0x1b45670;  1 drivers
v0x1a349a0_0 .net "isNand", 0 0, L_0x1b45850;  1 drivers
v0x1a34a40_0 .net "isNor", 0 0, L_0x1b45600;  1 drivers
v0x1a34ae0_0 .net "isOr", 0 0, L_0x1b45be0;  1 drivers
v0x1a34ba0_0 .net "isSLT", 0 0, L_0x1b454a0;  1 drivers
v0x1a34c60_0 .net "isSub", 0 0, L_0x1b450b0;  1 drivers
v0x1a34d20_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a34dc0_0 .net "isXor", 0 0, L_0x1b452c0;  1 drivers
v0x1a34e80_0 .net "nandRes", 0 0, L_0x1b43d90;  1 drivers
v0x1a35030_0 .net "norRes", 0 0, L_0x1b44010;  1 drivers
v0x1a350d0_0 .net "orRes", 0 0, L_0x1b42e30;  1 drivers
v0x1a35170_0 .net "s0", 0 0, L_0x1b43c90;  1 drivers
v0x1a35210_0 .net "s0inv", 0 0, L_0x1b44b30;  1 drivers
v0x1a352d0_0 .net "s1", 0 0, L_0x1b46630;  1 drivers
v0x1a35390_0 .net "s1inv", 0 0, L_0x1b44c90;  1 drivers
v0x1a35450_0 .net "s2", 0 0, L_0x1b466d0;  1 drivers
v0x1a35510_0 .net "s2inv", 0 0, L_0x1b44d50;  1 drivers
v0x1a355d0_0 .net "xorRes", 0 0, L_0x1b440d0;  1 drivers
S_0x1a33540 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a33240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1b44230/d .functor XOR 1, L_0x1b462d0, L_0x1b87770, C4<0>, C4<0>;
L_0x1b44230 .delay 1 (40,40,40) L_0x1b44230/d;
L_0x1b442a0/d .functor XOR 1, L_0x1b46170, L_0x1b44230, C4<0>, C4<0>;
L_0x1b442a0 .delay 1 (40,40,40) L_0x1b442a0/d;
L_0x1b44450/d .functor XOR 1, L_0x1b442a0, L_0x1b43f40, C4<0>, C4<0>;
L_0x1b44450 .delay 1 (40,40,40) L_0x1b44450/d;
L_0x1b44650/d .functor AND 1, L_0x1b46170, L_0x1b44230, C4<1>, C4<1>;
L_0x1b44650 .delay 1 (40,40,40) L_0x1b44650/d;
L_0x1b448c0/d .functor AND 1, L_0x1b442a0, L_0x1b43f40, C4<1>, C4<1>;
L_0x1b448c0 .delay 1 (40,40,40) L_0x1b448c0/d;
L_0x1b44930/d .functor OR 1, L_0x1b44650, L_0x1b448c0, C4<0>, C4<0>;
L_0x1b44930 .delay 1 (40,40,40) L_0x1b44930/d;
v0x1a33810_0 .net "AandB", 0 0, L_0x1b44650;  1 drivers
v0x1a338f0_0 .net "BxorSub", 0 0, L_0x1b44230;  1 drivers
v0x1a339b0_0 .net "a", 0 0, L_0x1b46170;  alias, 1 drivers
v0x1a33a80_0 .net "b", 0 0, L_0x1b462d0;  alias, 1 drivers
v0x1a33b40_0 .net "carryin", 0 0, L_0x1b43f40;  alias, 1 drivers
v0x1a33c50_0 .net "carryout", 0 0, L_0x1b44930;  alias, 1 drivers
v0x1a33d10_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a2a260_0 .net "res", 0 0, L_0x1b44450;  alias, 1 drivers
v0x1a33fc0_0 .net "xAorB", 0 0, L_0x1b442a0;  1 drivers
v0x1a340f0_0 .net "xAorBandCin", 0 0, L_0x1b448c0;  1 drivers
S_0x1a357b0 .scope generate, "genblk1[9]" "genblk1[9]" 4 165, 4 165 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a35970 .param/l "i" 0 4 165, +C4<01001>;
S_0x1a35a30 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a357b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1b46210/d .functor AND 1, L_0x1b48bb0, L_0x1b48d10, C4<1>, C4<1>;
L_0x1b46210 .delay 1 (40,40,40) L_0x1b46210/d;
L_0x1b464d0/d .functor NAND 1, L_0x1b48bb0, L_0x1b48d10, C4<1>, C4<1>;
L_0x1b464d0 .delay 1 (20,20,20) L_0x1b464d0/d;
L_0x1b45a40/d .functor OR 1, L_0x1b48bb0, L_0x1b48d10, C4<0>, C4<0>;
L_0x1b45a40 .delay 1 (40,40,40) L_0x1b45a40/d;
L_0x1b46a50/d .functor NOR 1, L_0x1b48bb0, L_0x1b48d10, C4<0>, C4<0>;
L_0x1b46a50 .delay 1 (20,20,20) L_0x1b46a50/d;
L_0x1b46bb0/d .functor XOR 1, L_0x1b48bb0, L_0x1b48d10, C4<0>, C4<0>;
L_0x1b46bb0 .delay 1 (40,40,40) L_0x1b46bb0/d;
L_0x1b47570/d .functor NOT 1, L_0x1b46800, C4<0>, C4<0>, C4<0>;
L_0x1b47570 .delay 1 (10,10,10) L_0x1b47570/d;
L_0x1b476d0/d .functor NOT 1, L_0x1b490a0, C4<0>, C4<0>, C4<0>;
L_0x1b476d0 .delay 1 (10,10,10) L_0x1b476d0/d;
L_0x1b47790/d .functor NOT 1, L_0x1b49140, C4<0>, C4<0>, C4<0>;
L_0x1b47790 .delay 1 (10,10,10) L_0x1b47790/d;
L_0x1b47940/d .functor AND 1, L_0x1b46e90, L_0x1b47570, L_0x1b476d0, L_0x1b47790;
L_0x1b47940 .delay 1 (80,80,80) L_0x1b47940/d;
L_0x1b47af0/d .functor AND 1, L_0x1b46e90, L_0x1b46800, L_0x1b476d0, L_0x1b47790;
L_0x1b47af0 .delay 1 (80,80,80) L_0x1b47af0/d;
L_0x1b47d00/d .functor AND 1, L_0x1b46bb0, L_0x1b47570, L_0x1b490a0, L_0x1b47790;
L_0x1b47d00 .delay 1 (80,80,80) L_0x1b47d00/d;
L_0x1b47ee0/d .functor AND 1, L_0x1b46e90, L_0x1b46800, L_0x1b490a0, L_0x1b47790;
L_0x1b47ee0 .delay 1 (80,80,80) L_0x1b47ee0/d;
L_0x1b480b0/d .functor AND 1, L_0x1b46210, L_0x1b47570, L_0x1b476d0, L_0x1b49140;
L_0x1b480b0 .delay 1 (80,80,80) L_0x1b480b0/d;
L_0x1b48290/d .functor AND 1, L_0x1b464d0, L_0x1b46800, L_0x1b476d0, L_0x1b49140;
L_0x1b48290 .delay 1 (80,80,80) L_0x1b48290/d;
L_0x1b48040/d .functor AND 1, L_0x1b46a50, L_0x1b47570, L_0x1b490a0, L_0x1b49140;
L_0x1b48040 .delay 1 (80,80,80) L_0x1b48040/d;
L_0x1b48620/d .functor AND 1, L_0x1b45a40, L_0x1b46800, L_0x1b490a0, L_0x1b49140;
L_0x1b48620 .delay 1 (80,80,80) L_0x1b48620/d;
L_0x1b487c0/0/0 .functor OR 1, L_0x1b47940, L_0x1b47af0, L_0x1b47d00, L_0x1b480b0;
L_0x1b487c0/0/4 .functor OR 1, L_0x1b48290, L_0x1b48040, L_0x1b48620, L_0x1b47ee0;
L_0x1b487c0/d .functor OR 1, L_0x1b487c0/0/0, L_0x1b487c0/0/4, C4<0>, C4<0>;
L_0x1b487c0 .delay 1 (160,160,160) L_0x1b487c0/d;
v0x1a36930_0 .net "a", 0 0, L_0x1b48bb0;  1 drivers
v0x1a369f0_0 .net "addSub", 0 0, L_0x1b46e90;  1 drivers
v0x1a36ac0_0 .net "andRes", 0 0, L_0x1b46210;  1 drivers
v0x1a36b90_0 .net "b", 0 0, L_0x1b48d10;  1 drivers
v0x1a36c60_0 .net "carryIn", 0 0, L_0x1b46980;  1 drivers
v0x1a36d00_0 .net "carryOut", 0 0, L_0x1b47370;  1 drivers
v0x1a36dd0_0 .net "initialResult", 0 0, L_0x1b487c0;  1 drivers
v0x1a36e70_0 .net "isAdd", 0 0, L_0x1b47940;  1 drivers
v0x1a36f10_0 .net "isAnd", 0 0, L_0x1b480b0;  1 drivers
v0x1a37040_0 .net "isNand", 0 0, L_0x1b48290;  1 drivers
v0x1a370e0_0 .net "isNor", 0 0, L_0x1b48040;  1 drivers
v0x1a37180_0 .net "isOr", 0 0, L_0x1b48620;  1 drivers
v0x1a37240_0 .net "isSLT", 0 0, L_0x1b47ee0;  1 drivers
v0x1a37300_0 .net "isSub", 0 0, L_0x1b47af0;  1 drivers
v0x1a373c0_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a37460_0 .net "isXor", 0 0, L_0x1b47d00;  1 drivers
v0x1a37520_0 .net "nandRes", 0 0, L_0x1b464d0;  1 drivers
v0x1a376d0_0 .net "norRes", 0 0, L_0x1b46a50;  1 drivers
v0x1a37770_0 .net "orRes", 0 0, L_0x1b45a40;  1 drivers
v0x1a37810_0 .net "s0", 0 0, L_0x1b46800;  1 drivers
v0x1a378b0_0 .net "s0inv", 0 0, L_0x1b47570;  1 drivers
v0x1a37970_0 .net "s1", 0 0, L_0x1b490a0;  1 drivers
v0x1a37a30_0 .net "s1inv", 0 0, L_0x1b476d0;  1 drivers
v0x1a37af0_0 .net "s2", 0 0, L_0x1b49140;  1 drivers
v0x1a37bb0_0 .net "s2inv", 0 0, L_0x1b47790;  1 drivers
v0x1a37c70_0 .net "xorRes", 0 0, L_0x1b46bb0;  1 drivers
S_0x1a35d30 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a35a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1b46c20/d .functor XOR 1, L_0x1b48d10, L_0x1b87770, C4<0>, C4<0>;
L_0x1b46c20 .delay 1 (40,40,40) L_0x1b46c20/d;
L_0x1b46d80/d .functor XOR 1, L_0x1b48bb0, L_0x1b46c20, C4<0>, C4<0>;
L_0x1b46d80 .delay 1 (40,40,40) L_0x1b46d80/d;
L_0x1b46e90/d .functor XOR 1, L_0x1b46d80, L_0x1b46980, C4<0>, C4<0>;
L_0x1b46e90 .delay 1 (40,40,40) L_0x1b46e90/d;
L_0x1b47090/d .functor AND 1, L_0x1b48bb0, L_0x1b46c20, C4<1>, C4<1>;
L_0x1b47090 .delay 1 (40,40,40) L_0x1b47090/d;
L_0x1b47300/d .functor AND 1, L_0x1b46d80, L_0x1b46980, C4<1>, C4<1>;
L_0x1b47300 .delay 1 (40,40,40) L_0x1b47300/d;
L_0x1b47370/d .functor OR 1, L_0x1b47090, L_0x1b47300, C4<0>, C4<0>;
L_0x1b47370 .delay 1 (40,40,40) L_0x1b47370/d;
v0x1a35fc0_0 .net "AandB", 0 0, L_0x1b47090;  1 drivers
v0x1a360a0_0 .net "BxorSub", 0 0, L_0x1b46c20;  1 drivers
v0x1a36160_0 .net "a", 0 0, L_0x1b48bb0;  alias, 1 drivers
v0x1a36230_0 .net "b", 0 0, L_0x1b48d10;  alias, 1 drivers
v0x1a362f0_0 .net "carryin", 0 0, L_0x1b46980;  alias, 1 drivers
v0x1a36400_0 .net "carryout", 0 0, L_0x1b47370;  alias, 1 drivers
v0x1a364c0_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a36560_0 .net "res", 0 0, L_0x1b46e90;  alias, 1 drivers
v0x1a36620_0 .net "xAorB", 0 0, L_0x1b46d80;  1 drivers
v0x1a36770_0 .net "xAorBandCin", 0 0, L_0x1b47300;  1 drivers
S_0x1a37e50 .scope generate, "genblk1[10]" "genblk1[10]" 4 165, 4 165 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a38010 .param/l "i" 0 4 165, +C4<01010>;
S_0x1a380d0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a37e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1b48c50/d .functor AND 1, L_0x1b4b600, L_0x1b36110, C4<1>, C4<1>;
L_0x1b48c50 .delay 1 (40,40,40) L_0x1b48c50/d;
L_0x1b48f10/d .functor NAND 1, L_0x1b4b600, L_0x1b36110, C4<1>, C4<1>;
L_0x1b48f10 .delay 1 (20,20,20) L_0x1b48f10/d;
L_0x1b48480/d .functor OR 1, L_0x1b4b600, L_0x1b36110, C4<0>, C4<0>;
L_0x1b48480 .delay 1 (40,40,40) L_0x1b48480/d;
L_0x1b494f0/d .functor NOR 1, L_0x1b4b600, L_0x1b36110, C4<0>, C4<0>;
L_0x1b494f0 .delay 1 (20,20,20) L_0x1b494f0/d;
L_0x1b495b0/d .functor XOR 1, L_0x1b4b600, L_0x1b36110, C4<0>, C4<0>;
L_0x1b495b0 .delay 1 (40,40,40) L_0x1b495b0/d;
L_0x1b49fc0/d .functor NOT 1, L_0x1b49270, C4<0>, C4<0>, C4<0>;
L_0x1b49fc0 .delay 1 (10,10,10) L_0x1b49fc0/d;
L_0x1b4a120/d .functor NOT 1, L_0x1b49310, C4<0>, C4<0>, C4<0>;
L_0x1b4a120 .delay 1 (10,10,10) L_0x1b4a120/d;
L_0x1b4a1e0/d .functor NOT 1, L_0x1b3e420, C4<0>, C4<0>, C4<0>;
L_0x1b4a1e0 .delay 1 (10,10,10) L_0x1b4a1e0/d;
L_0x1b4a390/d .functor AND 1, L_0x1b498e0, L_0x1b49fc0, L_0x1b4a120, L_0x1b4a1e0;
L_0x1b4a390 .delay 1 (80,80,80) L_0x1b4a390/d;
L_0x1b4a540/d .functor AND 1, L_0x1b498e0, L_0x1b49270, L_0x1b4a120, L_0x1b4a1e0;
L_0x1b4a540 .delay 1 (80,80,80) L_0x1b4a540/d;
L_0x1b4a750/d .functor AND 1, L_0x1b495b0, L_0x1b49fc0, L_0x1b49310, L_0x1b4a1e0;
L_0x1b4a750 .delay 1 (80,80,80) L_0x1b4a750/d;
L_0x1b4a930/d .functor AND 1, L_0x1b498e0, L_0x1b49270, L_0x1b49310, L_0x1b4a1e0;
L_0x1b4a930 .delay 1 (80,80,80) L_0x1b4a930/d;
L_0x1b4ab00/d .functor AND 1, L_0x1b48c50, L_0x1b49fc0, L_0x1b4a120, L_0x1b3e420;
L_0x1b4ab00 .delay 1 (80,80,80) L_0x1b4ab00/d;
L_0x1b4ace0/d .functor AND 1, L_0x1b48f10, L_0x1b49270, L_0x1b4a120, L_0x1b3e420;
L_0x1b4ace0 .delay 1 (80,80,80) L_0x1b4ace0/d;
L_0x1b4aa90/d .functor AND 1, L_0x1b494f0, L_0x1b49fc0, L_0x1b49310, L_0x1b3e420;
L_0x1b4aa90 .delay 1 (80,80,80) L_0x1b4aa90/d;
L_0x1b4b070/d .functor AND 1, L_0x1b48480, L_0x1b49270, L_0x1b49310, L_0x1b3e420;
L_0x1b4b070 .delay 1 (80,80,80) L_0x1b4b070/d;
L_0x1b4b210/0/0 .functor OR 1, L_0x1b4a390, L_0x1b4a540, L_0x1b4a750, L_0x1b4ab00;
L_0x1b4b210/0/4 .functor OR 1, L_0x1b4ace0, L_0x1b4aa90, L_0x1b4b070, L_0x1b4a930;
L_0x1b4b210/d .functor OR 1, L_0x1b4b210/0/0, L_0x1b4b210/0/4, C4<0>, C4<0>;
L_0x1b4b210 .delay 1 (160,160,160) L_0x1b4b210/d;
v0x1a38fd0_0 .net "a", 0 0, L_0x1b4b600;  1 drivers
v0x1a39090_0 .net "addSub", 0 0, L_0x1b498e0;  1 drivers
v0x1a39160_0 .net "andRes", 0 0, L_0x1b48c50;  1 drivers
v0x1a39230_0 .net "b", 0 0, L_0x1b36110;  1 drivers
v0x1a39300_0 .net "carryIn", 0 0, L_0x1b49420;  1 drivers
v0x1a393a0_0 .net "carryOut", 0 0, L_0x1b49dc0;  1 drivers
v0x1a39470_0 .net "initialResult", 0 0, L_0x1b4b210;  1 drivers
v0x1a39510_0 .net "isAdd", 0 0, L_0x1b4a390;  1 drivers
v0x1a395b0_0 .net "isAnd", 0 0, L_0x1b4ab00;  1 drivers
v0x1a396e0_0 .net "isNand", 0 0, L_0x1b4ace0;  1 drivers
v0x1a39780_0 .net "isNor", 0 0, L_0x1b4aa90;  1 drivers
v0x1a39820_0 .net "isOr", 0 0, L_0x1b4b070;  1 drivers
v0x1a398e0_0 .net "isSLT", 0 0, L_0x1b4a930;  1 drivers
v0x1a399a0_0 .net "isSub", 0 0, L_0x1b4a540;  1 drivers
v0x1a39a60_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a39b00_0 .net "isXor", 0 0, L_0x1b4a750;  1 drivers
v0x1a39bc0_0 .net "nandRes", 0 0, L_0x1b48f10;  1 drivers
v0x1a39d70_0 .net "norRes", 0 0, L_0x1b494f0;  1 drivers
v0x1a39e10_0 .net "orRes", 0 0, L_0x1b48480;  1 drivers
v0x1a39eb0_0 .net "s0", 0 0, L_0x1b49270;  1 drivers
v0x1a39f50_0 .net "s0inv", 0 0, L_0x1b49fc0;  1 drivers
v0x1a3a010_0 .net "s1", 0 0, L_0x1b49310;  1 drivers
v0x1a3a0d0_0 .net "s1inv", 0 0, L_0x1b4a120;  1 drivers
v0x1a3a190_0 .net "s2", 0 0, L_0x1b3e420;  1 drivers
v0x1a3a250_0 .net "s2inv", 0 0, L_0x1b4a1e0;  1 drivers
v0x1a3a310_0 .net "xorRes", 0 0, L_0x1b495b0;  1 drivers
S_0x1a383d0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a380d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1b49710/d .functor XOR 1, L_0x1b36110, L_0x1b87770, C4<0>, C4<0>;
L_0x1b49710 .delay 1 (40,40,40) L_0x1b49710/d;
L_0x1b49780/d .functor XOR 1, L_0x1b4b600, L_0x1b49710, C4<0>, C4<0>;
L_0x1b49780 .delay 1 (40,40,40) L_0x1b49780/d;
L_0x1b498e0/d .functor XOR 1, L_0x1b49780, L_0x1b49420, C4<0>, C4<0>;
L_0x1b498e0 .delay 1 (40,40,40) L_0x1b498e0/d;
L_0x1b49ae0/d .functor AND 1, L_0x1b4b600, L_0x1b49710, C4<1>, C4<1>;
L_0x1b49ae0 .delay 1 (40,40,40) L_0x1b49ae0/d;
L_0x1b49d50/d .functor AND 1, L_0x1b49780, L_0x1b49420, C4<1>, C4<1>;
L_0x1b49d50 .delay 1 (40,40,40) L_0x1b49d50/d;
L_0x1b49dc0/d .functor OR 1, L_0x1b49ae0, L_0x1b49d50, C4<0>, C4<0>;
L_0x1b49dc0 .delay 1 (40,40,40) L_0x1b49dc0/d;
v0x1a38660_0 .net "AandB", 0 0, L_0x1b49ae0;  1 drivers
v0x1a38740_0 .net "BxorSub", 0 0, L_0x1b49710;  1 drivers
v0x1a38800_0 .net "a", 0 0, L_0x1b4b600;  alias, 1 drivers
v0x1a388d0_0 .net "b", 0 0, L_0x1b36110;  alias, 1 drivers
v0x1a38990_0 .net "carryin", 0 0, L_0x1b49420;  alias, 1 drivers
v0x1a38aa0_0 .net "carryout", 0 0, L_0x1b49dc0;  alias, 1 drivers
v0x1a38b60_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a38c00_0 .net "res", 0 0, L_0x1b498e0;  alias, 1 drivers
v0x1a38cc0_0 .net "xAorB", 0 0, L_0x1b49780;  1 drivers
v0x1a38e10_0 .net "xAorBandCin", 0 0, L_0x1b49d50;  1 drivers
S_0x1a3a4f0 .scope generate, "genblk1[11]" "genblk1[11]" 4 165, 4 165 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a3a6b0 .param/l "i" 0 4 165, +C4<01011>;
S_0x1a3a770 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a3a4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1b4b6a0/d .functor AND 1, L_0x1b4e400, L_0x1b4e560, C4<1>, C4<1>;
L_0x1b4b6a0 .delay 1 (40,40,40) L_0x1b4b6a0/d;
L_0x1b3e4c0/d .functor NAND 1, L_0x1b4e400, L_0x1b4e560, C4<1>, C4<1>;
L_0x1b3e4c0 .delay 1 (20,20,20) L_0x1b3e4c0/d;
L_0x1b4ba80/d .functor OR 1, L_0x1b4e400, L_0x1b4e560, C4<0>, C4<0>;
L_0x1b4ba80 .delay 1 (40,40,40) L_0x1b4ba80/d;
L_0x1b4bc10/d .functor NOR 1, L_0x1b4e400, L_0x1b4e560, C4<0>, C4<0>;
L_0x1b4bc10 .delay 1 (20,20,20) L_0x1b4bc10/d;
L_0x1b4c310/d .functor XOR 1, L_0x1b4e400, L_0x1b4e560, C4<0>, C4<0>;
L_0x1b4c310 .delay 1 (40,40,40) L_0x1b4c310/d;
L_0x1b4cd70/d .functor NOT 1, L_0x1b4c130, C4<0>, C4<0>, C4<0>;
L_0x1b4cd70 .delay 1 (10,10,10) L_0x1b4cd70/d;
L_0x1b4ced0/d .functor NOT 1, L_0x1b4c1d0, C4<0>, C4<0>, C4<0>;
L_0x1b4ced0 .delay 1 (10,10,10) L_0x1b4ced0/d;
L_0x1b4cf90/d .functor NOT 1, L_0x1b4e950, C4<0>, C4<0>, C4<0>;
L_0x1b4cf90 .delay 1 (10,10,10) L_0x1b4cf90/d;
L_0x1b4d140/d .functor AND 1, L_0x1b4c690, L_0x1b4cd70, L_0x1b4ced0, L_0x1b4cf90;
L_0x1b4d140 .delay 1 (80,80,80) L_0x1b4d140/d;
L_0x1b4d2f0/d .functor AND 1, L_0x1b4c690, L_0x1b4c130, L_0x1b4ced0, L_0x1b4cf90;
L_0x1b4d2f0 .delay 1 (80,80,80) L_0x1b4d2f0/d;
L_0x1b4d500/d .functor AND 1, L_0x1b4c310, L_0x1b4cd70, L_0x1b4c1d0, L_0x1b4cf90;
L_0x1b4d500 .delay 1 (80,80,80) L_0x1b4d500/d;
L_0x1b4d6e0/d .functor AND 1, L_0x1b4c690, L_0x1b4c130, L_0x1b4c1d0, L_0x1b4cf90;
L_0x1b4d6e0 .delay 1 (80,80,80) L_0x1b4d6e0/d;
L_0x1b4d8b0/d .functor AND 1, L_0x1b4b6a0, L_0x1b4cd70, L_0x1b4ced0, L_0x1b4e950;
L_0x1b4d8b0 .delay 1 (80,80,80) L_0x1b4d8b0/d;
L_0x1b4da90/d .functor AND 1, L_0x1b3e4c0, L_0x1b4c130, L_0x1b4ced0, L_0x1b4e950;
L_0x1b4da90 .delay 1 (80,80,80) L_0x1b4da90/d;
L_0x1b4d840/d .functor AND 1, L_0x1b4bc10, L_0x1b4cd70, L_0x1b4c1d0, L_0x1b4e950;
L_0x1b4d840 .delay 1 (80,80,80) L_0x1b4d840/d;
L_0x1b4de70/d .functor AND 1, L_0x1b4ba80, L_0x1b4c130, L_0x1b4c1d0, L_0x1b4e950;
L_0x1b4de70 .delay 1 (80,80,80) L_0x1b4de70/d;
L_0x1b4e010/0/0 .functor OR 1, L_0x1b4d140, L_0x1b4d2f0, L_0x1b4d500, L_0x1b4d8b0;
L_0x1b4e010/0/4 .functor OR 1, L_0x1b4da90, L_0x1b4d840, L_0x1b4de70, L_0x1b4d6e0;
L_0x1b4e010/d .functor OR 1, L_0x1b4e010/0/0, L_0x1b4e010/0/4, C4<0>, C4<0>;
L_0x1b4e010 .delay 1 (160,160,160) L_0x1b4e010/d;
v0x1a3b670_0 .net "a", 0 0, L_0x1b4e400;  1 drivers
v0x1a3b730_0 .net "addSub", 0 0, L_0x1b4c690;  1 drivers
v0x1a3b800_0 .net "andRes", 0 0, L_0x1b4b6a0;  1 drivers
v0x1a3b8d0_0 .net "b", 0 0, L_0x1b4e560;  1 drivers
v0x1a3b9a0_0 .net "carryIn", 0 0, L_0x1b4bb40;  1 drivers
v0x1a3ba40_0 .net "carryOut", 0 0, L_0x1b4cb70;  1 drivers
v0x1a3bb10_0 .net "initialResult", 0 0, L_0x1b4e010;  1 drivers
v0x1a3bbb0_0 .net "isAdd", 0 0, L_0x1b4d140;  1 drivers
v0x1a3bc50_0 .net "isAnd", 0 0, L_0x1b4d8b0;  1 drivers
v0x1a3bd80_0 .net "isNand", 0 0, L_0x1b4da90;  1 drivers
v0x1a3be20_0 .net "isNor", 0 0, L_0x1b4d840;  1 drivers
v0x1a3bec0_0 .net "isOr", 0 0, L_0x1b4de70;  1 drivers
v0x1a3bf80_0 .net "isSLT", 0 0, L_0x1b4d6e0;  1 drivers
v0x1a3c040_0 .net "isSub", 0 0, L_0x1b4d2f0;  1 drivers
v0x1a3c100_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a3c1a0_0 .net "isXor", 0 0, L_0x1b4d500;  1 drivers
v0x1a3c260_0 .net "nandRes", 0 0, L_0x1b3e4c0;  1 drivers
v0x1a3c410_0 .net "norRes", 0 0, L_0x1b4bc10;  1 drivers
v0x1a3c4b0_0 .net "orRes", 0 0, L_0x1b4ba80;  1 drivers
v0x1a3c550_0 .net "s0", 0 0, L_0x1b4c130;  1 drivers
v0x1a3c5f0_0 .net "s0inv", 0 0, L_0x1b4cd70;  1 drivers
v0x1a3c6b0_0 .net "s1", 0 0, L_0x1b4c1d0;  1 drivers
v0x1a3c770_0 .net "s1inv", 0 0, L_0x1b4ced0;  1 drivers
v0x1a3c830_0 .net "s2", 0 0, L_0x1b4e950;  1 drivers
v0x1a3c8f0_0 .net "s2inv", 0 0, L_0x1b4cf90;  1 drivers
v0x1a3c9b0_0 .net "xorRes", 0 0, L_0x1b4c310;  1 drivers
S_0x1a3aa70 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a3a770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1b4c470/d .functor XOR 1, L_0x1b4e560, L_0x1b87770, C4<0>, C4<0>;
L_0x1b4c470 .delay 1 (40,40,40) L_0x1b4c470/d;
L_0x1b4c530/d .functor XOR 1, L_0x1b4e400, L_0x1b4c470, C4<0>, C4<0>;
L_0x1b4c530 .delay 1 (40,40,40) L_0x1b4c530/d;
L_0x1b4c690/d .functor XOR 1, L_0x1b4c530, L_0x1b4bb40, C4<0>, C4<0>;
L_0x1b4c690 .delay 1 (40,40,40) L_0x1b4c690/d;
L_0x1b4c890/d .functor AND 1, L_0x1b4e400, L_0x1b4c470, C4<1>, C4<1>;
L_0x1b4c890 .delay 1 (40,40,40) L_0x1b4c890/d;
L_0x1b4cb00/d .functor AND 1, L_0x1b4c530, L_0x1b4bb40, C4<1>, C4<1>;
L_0x1b4cb00 .delay 1 (40,40,40) L_0x1b4cb00/d;
L_0x1b4cb70/d .functor OR 1, L_0x1b4c890, L_0x1b4cb00, C4<0>, C4<0>;
L_0x1b4cb70 .delay 1 (40,40,40) L_0x1b4cb70/d;
v0x1a3ad00_0 .net "AandB", 0 0, L_0x1b4c890;  1 drivers
v0x1a3ade0_0 .net "BxorSub", 0 0, L_0x1b4c470;  1 drivers
v0x1a3aea0_0 .net "a", 0 0, L_0x1b4e400;  alias, 1 drivers
v0x1a3af70_0 .net "b", 0 0, L_0x1b4e560;  alias, 1 drivers
v0x1a3b030_0 .net "carryin", 0 0, L_0x1b4bb40;  alias, 1 drivers
v0x1a3b140_0 .net "carryout", 0 0, L_0x1b4cb70;  alias, 1 drivers
v0x1a3b200_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a3b2a0_0 .net "res", 0 0, L_0x1b4c690;  alias, 1 drivers
v0x1a3b360_0 .net "xAorB", 0 0, L_0x1b4c530;  1 drivers
v0x1a3b4b0_0 .net "xAorBandCin", 0 0, L_0x1b4cb00;  1 drivers
S_0x1a3cb90 .scope generate, "genblk1[12]" "genblk1[12]" 4 165, 4 165 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a3cd50 .param/l "i" 0 4 165, +C4<01100>;
S_0x1a3ce10 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a3cb90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1b4e4a0/d .functor AND 1, L_0x1b50e70, L_0x1b50fd0, C4<1>, C4<1>;
L_0x1b4e4a0 .delay 1 (40,40,40) L_0x1b4e4a0/d;
L_0x1b4e8c0/d .functor NAND 1, L_0x1b50e70, L_0x1b50fd0, C4<1>, C4<1>;
L_0x1b4e8c0 .delay 1 (20,20,20) L_0x1b4e8c0/d;
L_0x1b4e800/d .functor OR 1, L_0x1b50e70, L_0x1b50fd0, C4<0>, C4<0>;
L_0x1b4e800 .delay 1 (40,40,40) L_0x1b4e800/d;
L_0x1b4ed60/d .functor NOR 1, L_0x1b50e70, L_0x1b50fd0, C4<0>, C4<0>;
L_0x1b4ed60 .delay 1 (20,20,20) L_0x1b4ed60/d;
L_0x1b4ee20/d .functor XOR 1, L_0x1b50e70, L_0x1b50fd0, C4<0>, C4<0>;
L_0x1b4ee20 .delay 1 (40,40,40) L_0x1b4ee20/d;
L_0x1b4f8d0/d .functor NOT 1, L_0x1b4ea90, C4<0>, C4<0>, C4<0>;
L_0x1b4f8d0 .delay 1 (10,10,10) L_0x1b4f8d0/d;
L_0x1b4fa30/d .functor NOT 1, L_0x1b4eb30, C4<0>, C4<0>, C4<0>;
L_0x1b4fa30 .delay 1 (10,10,10) L_0x1b4fa30/d;
L_0x1b4faf0/d .functor NOT 1, L_0x1b513f0, C4<0>, C4<0>, C4<0>;
L_0x1b4faf0 .delay 1 (10,10,10) L_0x1b4faf0/d;
L_0x1b4fca0/d .functor AND 1, L_0x1b4f1f0, L_0x1b4f8d0, L_0x1b4fa30, L_0x1b4faf0;
L_0x1b4fca0 .delay 1 (80,80,80) L_0x1b4fca0/d;
L_0x1b4fe50/d .functor AND 1, L_0x1b4f1f0, L_0x1b4ea90, L_0x1b4fa30, L_0x1b4faf0;
L_0x1b4fe50 .delay 1 (80,80,80) L_0x1b4fe50/d;
L_0x1b50000/d .functor AND 1, L_0x1b4ee20, L_0x1b4f8d0, L_0x1b4eb30, L_0x1b4faf0;
L_0x1b50000 .delay 1 (80,80,80) L_0x1b50000/d;
L_0x1b501f0/d .functor AND 1, L_0x1b4f1f0, L_0x1b4ea90, L_0x1b4eb30, L_0x1b4faf0;
L_0x1b501f0 .delay 1 (80,80,80) L_0x1b501f0/d;
L_0x1b50320/d .functor AND 1, L_0x1b4e4a0, L_0x1b4f8d0, L_0x1b4fa30, L_0x1b513f0;
L_0x1b50320 .delay 1 (80,80,80) L_0x1b50320/d;
L_0x1b50580/d .functor AND 1, L_0x1b4e8c0, L_0x1b4ea90, L_0x1b4fa30, L_0x1b513f0;
L_0x1b50580 .delay 1 (80,80,80) L_0x1b50580/d;
L_0x1b502b0/d .functor AND 1, L_0x1b4ed60, L_0x1b4f8d0, L_0x1b4eb30, L_0x1b513f0;
L_0x1b502b0 .delay 1 (80,80,80) L_0x1b502b0/d;
L_0x1b508e0/d .functor AND 1, L_0x1b4e800, L_0x1b4ea90, L_0x1b4eb30, L_0x1b513f0;
L_0x1b508e0 .delay 1 (80,80,80) L_0x1b508e0/d;
L_0x1b50a80/0/0 .functor OR 1, L_0x1b4fca0, L_0x1b4fe50, L_0x1b50000, L_0x1b50320;
L_0x1b50a80/0/4 .functor OR 1, L_0x1b50580, L_0x1b502b0, L_0x1b508e0, L_0x1b501f0;
L_0x1b50a80/d .functor OR 1, L_0x1b50a80/0/0, L_0x1b50a80/0/4, C4<0>, C4<0>;
L_0x1b50a80 .delay 1 (160,160,160) L_0x1b50a80/d;
v0x1a3dd10_0 .net "a", 0 0, L_0x1b50e70;  1 drivers
v0x1a3ddd0_0 .net "addSub", 0 0, L_0x1b4f1f0;  1 drivers
v0x1a3dea0_0 .net "andRes", 0 0, L_0x1b4e4a0;  1 drivers
v0x1a3df70_0 .net "b", 0 0, L_0x1b50fd0;  1 drivers
v0x1a3e040_0 .net "carryIn", 0 0, L_0x1b4e9f0;  1 drivers
v0x1a3e0e0_0 .net "carryOut", 0 0, L_0x1b4f6d0;  1 drivers
v0x1a3e1b0_0 .net "initialResult", 0 0, L_0x1b50a80;  1 drivers
v0x1a3e250_0 .net "isAdd", 0 0, L_0x1b4fca0;  1 drivers
v0x1a3e2f0_0 .net "isAnd", 0 0, L_0x1b50320;  1 drivers
v0x1a3e420_0 .net "isNand", 0 0, L_0x1b50580;  1 drivers
v0x1a3e4c0_0 .net "isNor", 0 0, L_0x1b502b0;  1 drivers
v0x1a3e560_0 .net "isOr", 0 0, L_0x1b508e0;  1 drivers
v0x1a3e620_0 .net "isSLT", 0 0, L_0x1b501f0;  1 drivers
v0x1a3e6e0_0 .net "isSub", 0 0, L_0x1b4fe50;  1 drivers
v0x1a3e7a0_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a3e840_0 .net "isXor", 0 0, L_0x1b50000;  1 drivers
v0x1a3e900_0 .net "nandRes", 0 0, L_0x1b4e8c0;  1 drivers
v0x1a3eab0_0 .net "norRes", 0 0, L_0x1b4ed60;  1 drivers
v0x1a3eb50_0 .net "orRes", 0 0, L_0x1b4e800;  1 drivers
v0x1a3ebf0_0 .net "s0", 0 0, L_0x1b4ea90;  1 drivers
v0x1a3ec90_0 .net "s0inv", 0 0, L_0x1b4f8d0;  1 drivers
v0x1a3ed50_0 .net "s1", 0 0, L_0x1b4eb30;  1 drivers
v0x1a3ee10_0 .net "s1inv", 0 0, L_0x1b4fa30;  1 drivers
v0x1a3eed0_0 .net "s2", 0 0, L_0x1b513f0;  1 drivers
v0x1a3ef90_0 .net "s2inv", 0 0, L_0x1b4faf0;  1 drivers
v0x1a3f050_0 .net "xorRes", 0 0, L_0x1b4ee20;  1 drivers
S_0x1a3d110 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a3ce10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1b4ef80/d .functor XOR 1, L_0x1b50fd0, L_0x1b87770, C4<0>, C4<0>;
L_0x1b4ef80 .delay 1 (40,40,40) L_0x1b4ef80/d;
L_0x1b4f040/d .functor XOR 1, L_0x1b50e70, L_0x1b4ef80, C4<0>, C4<0>;
L_0x1b4f040 .delay 1 (40,40,40) L_0x1b4f040/d;
L_0x1b4f1f0/d .functor XOR 1, L_0x1b4f040, L_0x1b4e9f0, C4<0>, C4<0>;
L_0x1b4f1f0 .delay 1 (40,40,40) L_0x1b4f1f0/d;
L_0x1b4f3f0/d .functor AND 1, L_0x1b50e70, L_0x1b4ef80, C4<1>, C4<1>;
L_0x1b4f3f0 .delay 1 (40,40,40) L_0x1b4f3f0/d;
L_0x1b4f660/d .functor AND 1, L_0x1b4f040, L_0x1b4e9f0, C4<1>, C4<1>;
L_0x1b4f660 .delay 1 (40,40,40) L_0x1b4f660/d;
L_0x1b4f6d0/d .functor OR 1, L_0x1b4f3f0, L_0x1b4f660, C4<0>, C4<0>;
L_0x1b4f6d0 .delay 1 (40,40,40) L_0x1b4f6d0/d;
v0x1a3d3a0_0 .net "AandB", 0 0, L_0x1b4f3f0;  1 drivers
v0x1a3d480_0 .net "BxorSub", 0 0, L_0x1b4ef80;  1 drivers
v0x1a3d540_0 .net "a", 0 0, L_0x1b50e70;  alias, 1 drivers
v0x1a3d610_0 .net "b", 0 0, L_0x1b50fd0;  alias, 1 drivers
v0x1a3d6d0_0 .net "carryin", 0 0, L_0x1b4e9f0;  alias, 1 drivers
v0x1a3d7e0_0 .net "carryout", 0 0, L_0x1b4f6d0;  alias, 1 drivers
v0x1a3d8a0_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a3d940_0 .net "res", 0 0, L_0x1b4f1f0;  alias, 1 drivers
v0x1a3da00_0 .net "xAorB", 0 0, L_0x1b4f040;  1 drivers
v0x1a3db50_0 .net "xAorBandCin", 0 0, L_0x1b4f660;  1 drivers
S_0x1a3f230 .scope generate, "genblk1[13]" "genblk1[13]" 4 165, 4 165 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a3f3f0 .param/l "i" 0 4 165, +C4<01101>;
S_0x1a3f4b0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a3f230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1b50f10/d .functor AND 1, L_0x1b539a0, L_0x1b53b00, C4<1>, C4<1>;
L_0x1b50f10 .delay 1 (40,40,40) L_0x1b50f10/d;
L_0x1b51330/d .functor NAND 1, L_0x1b539a0, L_0x1b53b00, C4<1>, C4<1>;
L_0x1b51330 .delay 1 (20,20,20) L_0x1b51330/d;
L_0x1b511d0/d .functor OR 1, L_0x1b539a0, L_0x1b53b00, C4<0>, C4<0>;
L_0x1b511d0 .delay 1 (40,40,40) L_0x1b511d0/d;
L_0x1b517f0/d .functor NOR 1, L_0x1b539a0, L_0x1b53b00, C4<0>, C4<0>;
L_0x1b517f0 .delay 1 (20,20,20) L_0x1b517f0/d;
L_0x1b518b0/d .functor XOR 1, L_0x1b539a0, L_0x1b53b00, C4<0>, C4<0>;
L_0x1b518b0 .delay 1 (40,40,40) L_0x1b518b0/d;
L_0x1b52370/d .functor NOT 1, L_0x1b51530, C4<0>, C4<0>, C4<0>;
L_0x1b52370 .delay 1 (10,10,10) L_0x1b52370/d;
L_0x1b524d0/d .functor NOT 1, L_0x1b515d0, C4<0>, C4<0>, C4<0>;
L_0x1b524d0 .delay 1 (10,10,10) L_0x1b524d0/d;
L_0x1b52590/d .functor NOT 1, L_0x1b51670, C4<0>, C4<0>, C4<0>;
L_0x1b52590 .delay 1 (10,10,10) L_0x1b52590/d;
L_0x1b52740/d .functor AND 1, L_0x1b51cb0, L_0x1b52370, L_0x1b524d0, L_0x1b52590;
L_0x1b52740 .delay 1 (80,80,80) L_0x1b52740/d;
L_0x1b528f0/d .functor AND 1, L_0x1b51cb0, L_0x1b51530, L_0x1b524d0, L_0x1b52590;
L_0x1b528f0 .delay 1 (80,80,80) L_0x1b528f0/d;
L_0x1b52aa0/d .functor AND 1, L_0x1b518b0, L_0x1b52370, L_0x1b515d0, L_0x1b52590;
L_0x1b52aa0 .delay 1 (80,80,80) L_0x1b52aa0/d;
L_0x1b52c90/d .functor AND 1, L_0x1b51cb0, L_0x1b51530, L_0x1b515d0, L_0x1b52590;
L_0x1b52c90 .delay 1 (80,80,80) L_0x1b52c90/d;
L_0x1b52dc0/d .functor AND 1, L_0x1b50f10, L_0x1b52370, L_0x1b524d0, L_0x1b51670;
L_0x1b52dc0 .delay 1 (80,80,80) L_0x1b52dc0/d;
L_0x1b53050/d .functor AND 1, L_0x1b51330, L_0x1b51530, L_0x1b524d0, L_0x1b51670;
L_0x1b53050 .delay 1 (80,80,80) L_0x1b53050/d;
L_0x1b52d50/d .functor AND 1, L_0x1b517f0, L_0x1b52370, L_0x1b515d0, L_0x1b51670;
L_0x1b52d50 .delay 1 (80,80,80) L_0x1b52d50/d;
L_0x1b533e0/d .functor AND 1, L_0x1b511d0, L_0x1b51530, L_0x1b515d0, L_0x1b51670;
L_0x1b533e0 .delay 1 (80,80,80) L_0x1b533e0/d;
L_0x1b535b0/0/0 .functor OR 1, L_0x1b52740, L_0x1b528f0, L_0x1b52aa0, L_0x1b52dc0;
L_0x1b535b0/0/4 .functor OR 1, L_0x1b53050, L_0x1b52d50, L_0x1b533e0, L_0x1b52c90;
L_0x1b535b0/d .functor OR 1, L_0x1b535b0/0/0, L_0x1b535b0/0/4, C4<0>, C4<0>;
L_0x1b535b0 .delay 1 (160,160,160) L_0x1b535b0/d;
v0x1a403b0_0 .net "a", 0 0, L_0x1b539a0;  1 drivers
v0x1a40470_0 .net "addSub", 0 0, L_0x1b51cb0;  1 drivers
v0x1a40540_0 .net "andRes", 0 0, L_0x1b50f10;  1 drivers
v0x1a40610_0 .net "b", 0 0, L_0x1b53b00;  1 drivers
v0x1a406e0_0 .net "carryIn", 0 0, L_0x1b51490;  1 drivers
v0x1a40780_0 .net "carryOut", 0 0, L_0x1b52170;  1 drivers
v0x1a40850_0 .net "initialResult", 0 0, L_0x1b535b0;  1 drivers
v0x1a408f0_0 .net "isAdd", 0 0, L_0x1b52740;  1 drivers
v0x1a40990_0 .net "isAnd", 0 0, L_0x1b52dc0;  1 drivers
v0x1a40ac0_0 .net "isNand", 0 0, L_0x1b53050;  1 drivers
v0x1a40b60_0 .net "isNor", 0 0, L_0x1b52d50;  1 drivers
v0x1a40c00_0 .net "isOr", 0 0, L_0x1b533e0;  1 drivers
v0x1a40cc0_0 .net "isSLT", 0 0, L_0x1b52c90;  1 drivers
v0x1a40d80_0 .net "isSub", 0 0, L_0x1b528f0;  1 drivers
v0x1a40e40_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a40ee0_0 .net "isXor", 0 0, L_0x1b52aa0;  1 drivers
v0x1a40fa0_0 .net "nandRes", 0 0, L_0x1b51330;  1 drivers
v0x1a41150_0 .net "norRes", 0 0, L_0x1b517f0;  1 drivers
v0x1a411f0_0 .net "orRes", 0 0, L_0x1b511d0;  1 drivers
v0x1a41290_0 .net "s0", 0 0, L_0x1b51530;  1 drivers
v0x1a41330_0 .net "s0inv", 0 0, L_0x1b52370;  1 drivers
v0x1a413f0_0 .net "s1", 0 0, L_0x1b515d0;  1 drivers
v0x1a414b0_0 .net "s1inv", 0 0, L_0x1b524d0;  1 drivers
v0x1a41570_0 .net "s2", 0 0, L_0x1b51670;  1 drivers
v0x1a41630_0 .net "s2inv", 0 0, L_0x1b52590;  1 drivers
v0x1a416f0_0 .net "xorRes", 0 0, L_0x1b518b0;  1 drivers
S_0x1a3f7b0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a3f4b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1b51a10/d .functor XOR 1, L_0x1b53b00, L_0x1b87770, C4<0>, C4<0>;
L_0x1b51a10 .delay 1 (40,40,40) L_0x1b51a10/d;
L_0x1b51b00/d .functor XOR 1, L_0x1b539a0, L_0x1b51a10, C4<0>, C4<0>;
L_0x1b51b00 .delay 1 (40,40,40) L_0x1b51b00/d;
L_0x1b51cb0/d .functor XOR 1, L_0x1b51b00, L_0x1b51490, C4<0>, C4<0>;
L_0x1b51cb0 .delay 1 (40,40,40) L_0x1b51cb0/d;
L_0x1b51eb0/d .functor AND 1, L_0x1b539a0, L_0x1b51a10, C4<1>, C4<1>;
L_0x1b51eb0 .delay 1 (40,40,40) L_0x1b51eb0/d;
L_0x1b51240/d .functor AND 1, L_0x1b51b00, L_0x1b51490, C4<1>, C4<1>;
L_0x1b51240 .delay 1 (40,40,40) L_0x1b51240/d;
L_0x1b52170/d .functor OR 1, L_0x1b51eb0, L_0x1b51240, C4<0>, C4<0>;
L_0x1b52170 .delay 1 (40,40,40) L_0x1b52170/d;
v0x1a3fa40_0 .net "AandB", 0 0, L_0x1b51eb0;  1 drivers
v0x1a3fb20_0 .net "BxorSub", 0 0, L_0x1b51a10;  1 drivers
v0x1a3fbe0_0 .net "a", 0 0, L_0x1b539a0;  alias, 1 drivers
v0x1a3fcb0_0 .net "b", 0 0, L_0x1b53b00;  alias, 1 drivers
v0x1a3fd70_0 .net "carryin", 0 0, L_0x1b51490;  alias, 1 drivers
v0x1a3fe80_0 .net "carryout", 0 0, L_0x1b52170;  alias, 1 drivers
v0x1a3ff40_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a3ffe0_0 .net "res", 0 0, L_0x1b51cb0;  alias, 1 drivers
v0x1a400a0_0 .net "xAorB", 0 0, L_0x1b51b00;  1 drivers
v0x1a401f0_0 .net "xAorBandCin", 0 0, L_0x1b51240;  1 drivers
S_0x1a418d0 .scope generate, "genblk1[14]" "genblk1[14]" 4 165, 4 165 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a41a90 .param/l "i" 0 4 165, +C4<01110>;
S_0x1a41b50 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a418d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1b53a40/d .functor AND 1, L_0x1b563e0, L_0x1b56540, C4<1>, C4<1>;
L_0x1b53a40 .delay 1 (40,40,40) L_0x1b53a40/d;
L_0x1b54000/d .functor NAND 1, L_0x1b563e0, L_0x1b56540, C4<1>, C4<1>;
L_0x1b54000 .delay 1 (20,20,20) L_0x1b54000/d;
L_0x1b54160/d .functor OR 1, L_0x1b563e0, L_0x1b56540, C4<0>, C4<0>;
L_0x1b54160 .delay 1 (40,40,40) L_0x1b54160/d;
L_0x1b542f0/d .functor NOR 1, L_0x1b563e0, L_0x1b56540, C4<0>, C4<0>;
L_0x1b542f0 .delay 1 (20,20,20) L_0x1b542f0/d;
L_0x1b543b0/d .functor XOR 1, L_0x1b563e0, L_0x1b56540, C4<0>, C4<0>;
L_0x1b543b0 .delay 1 (40,40,40) L_0x1b543b0/d;
L_0x1b54e10/d .functor NOT 1, L_0x1b53d50, C4<0>, C4<0>, C4<0>;
L_0x1b54e10 .delay 1 (10,10,10) L_0x1b54e10/d;
L_0x1b54f70/d .functor NOT 1, L_0x1b53df0, C4<0>, C4<0>, C4<0>;
L_0x1b54f70 .delay 1 (10,10,10) L_0x1b54f70/d;
L_0x1b55030/d .functor NOT 1, L_0x1b53e90, C4<0>, C4<0>, C4<0>;
L_0x1b55030 .delay 1 (10,10,10) L_0x1b55030/d;
L_0x1b551e0/d .functor AND 1, L_0x1b54730, L_0x1b54e10, L_0x1b54f70, L_0x1b55030;
L_0x1b551e0 .delay 1 (80,80,80) L_0x1b551e0/d;
L_0x1b55390/d .functor AND 1, L_0x1b54730, L_0x1b53d50, L_0x1b54f70, L_0x1b55030;
L_0x1b55390 .delay 1 (80,80,80) L_0x1b55390/d;
L_0x1b55540/d .functor AND 1, L_0x1b543b0, L_0x1b54e10, L_0x1b53df0, L_0x1b55030;
L_0x1b55540 .delay 1 (80,80,80) L_0x1b55540/d;
L_0x1b55730/d .functor AND 1, L_0x1b54730, L_0x1b53d50, L_0x1b53df0, L_0x1b55030;
L_0x1b55730 .delay 1 (80,80,80) L_0x1b55730/d;
L_0x1b55860/d .functor AND 1, L_0x1b53a40, L_0x1b54e10, L_0x1b54f70, L_0x1b53e90;
L_0x1b55860 .delay 1 (80,80,80) L_0x1b55860/d;
L_0x1b55ac0/d .functor AND 1, L_0x1b54000, L_0x1b53d50, L_0x1b54f70, L_0x1b53e90;
L_0x1b55ac0 .delay 1 (80,80,80) L_0x1b55ac0/d;
L_0x1b557f0/d .functor AND 1, L_0x1b542f0, L_0x1b54e10, L_0x1b53df0, L_0x1b53e90;
L_0x1b557f0 .delay 1 (80,80,80) L_0x1b557f0/d;
L_0x1b55e20/d .functor AND 1, L_0x1b54160, L_0x1b53d50, L_0x1b53df0, L_0x1b53e90;
L_0x1b55e20 .delay 1 (80,80,80) L_0x1b55e20/d;
L_0x1b55ff0/0/0 .functor OR 1, L_0x1b551e0, L_0x1b55390, L_0x1b55540, L_0x1b55860;
L_0x1b55ff0/0/4 .functor OR 1, L_0x1b55ac0, L_0x1b557f0, L_0x1b55e20, L_0x1b55730;
L_0x1b55ff0/d .functor OR 1, L_0x1b55ff0/0/0, L_0x1b55ff0/0/4, C4<0>, C4<0>;
L_0x1b55ff0 .delay 1 (160,160,160) L_0x1b55ff0/d;
v0x1a42a50_0 .net "a", 0 0, L_0x1b563e0;  1 drivers
v0x1a42b10_0 .net "addSub", 0 0, L_0x1b54730;  1 drivers
v0x1a42be0_0 .net "andRes", 0 0, L_0x1b53a40;  1 drivers
v0x1a42cb0_0 .net "b", 0 0, L_0x1b56540;  1 drivers
v0x1a42d80_0 .net "carryIn", 0 0, L_0x1b53cb0;  1 drivers
v0x1a42e20_0 .net "carryOut", 0 0, L_0x1b54c10;  1 drivers
v0x1a42ef0_0 .net "initialResult", 0 0, L_0x1b55ff0;  1 drivers
v0x1a42f90_0 .net "isAdd", 0 0, L_0x1b551e0;  1 drivers
v0x1a43030_0 .net "isAnd", 0 0, L_0x1b55860;  1 drivers
v0x1a43160_0 .net "isNand", 0 0, L_0x1b55ac0;  1 drivers
v0x1a43200_0 .net "isNor", 0 0, L_0x1b557f0;  1 drivers
v0x1a432a0_0 .net "isOr", 0 0, L_0x1b55e20;  1 drivers
v0x1a43360_0 .net "isSLT", 0 0, L_0x1b55730;  1 drivers
v0x1a43420_0 .net "isSub", 0 0, L_0x1b55390;  1 drivers
v0x1a434e0_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a43580_0 .net "isXor", 0 0, L_0x1b55540;  1 drivers
v0x1a43640_0 .net "nandRes", 0 0, L_0x1b54000;  1 drivers
v0x1a437f0_0 .net "norRes", 0 0, L_0x1b542f0;  1 drivers
v0x1a43890_0 .net "orRes", 0 0, L_0x1b54160;  1 drivers
v0x1a43930_0 .net "s0", 0 0, L_0x1b53d50;  1 drivers
v0x1a439d0_0 .net "s0inv", 0 0, L_0x1b54e10;  1 drivers
v0x1a43a90_0 .net "s1", 0 0, L_0x1b53df0;  1 drivers
v0x1a43b50_0 .net "s1inv", 0 0, L_0x1b54f70;  1 drivers
v0x1a43c10_0 .net "s2", 0 0, L_0x1b53e90;  1 drivers
v0x1a43cd0_0 .net "s2inv", 0 0, L_0x1b55030;  1 drivers
v0x1a43d90_0 .net "xorRes", 0 0, L_0x1b543b0;  1 drivers
S_0x1a41e50 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a41b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1b54510/d .functor XOR 1, L_0x1b56540, L_0x1b87770, C4<0>, C4<0>;
L_0x1b54510 .delay 1 (40,40,40) L_0x1b54510/d;
L_0x1b545d0/d .functor XOR 1, L_0x1b563e0, L_0x1b54510, C4<0>, C4<0>;
L_0x1b545d0 .delay 1 (40,40,40) L_0x1b545d0/d;
L_0x1b54730/d .functor XOR 1, L_0x1b545d0, L_0x1b53cb0, C4<0>, C4<0>;
L_0x1b54730 .delay 1 (40,40,40) L_0x1b54730/d;
L_0x1b54930/d .functor AND 1, L_0x1b563e0, L_0x1b54510, C4<1>, C4<1>;
L_0x1b54930 .delay 1 (40,40,40) L_0x1b54930/d;
L_0x1b54ba0/d .functor AND 1, L_0x1b545d0, L_0x1b53cb0, C4<1>, C4<1>;
L_0x1b54ba0 .delay 1 (40,40,40) L_0x1b54ba0/d;
L_0x1b54c10/d .functor OR 1, L_0x1b54930, L_0x1b54ba0, C4<0>, C4<0>;
L_0x1b54c10 .delay 1 (40,40,40) L_0x1b54c10/d;
v0x1a420e0_0 .net "AandB", 0 0, L_0x1b54930;  1 drivers
v0x1a421c0_0 .net "BxorSub", 0 0, L_0x1b54510;  1 drivers
v0x1a42280_0 .net "a", 0 0, L_0x1b563e0;  alias, 1 drivers
v0x1a42350_0 .net "b", 0 0, L_0x1b56540;  alias, 1 drivers
v0x1a42410_0 .net "carryin", 0 0, L_0x1b53cb0;  alias, 1 drivers
v0x1a42520_0 .net "carryout", 0 0, L_0x1b54c10;  alias, 1 drivers
v0x1a425e0_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a42680_0 .net "res", 0 0, L_0x1b54730;  alias, 1 drivers
v0x1a42740_0 .net "xAorB", 0 0, L_0x1b545d0;  1 drivers
v0x1a42890_0 .net "xAorBandCin", 0 0, L_0x1b54ba0;  1 drivers
S_0x1a43f70 .scope generate, "genblk1[15]" "genblk1[15]" 4 165, 4 165 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a44130 .param/l "i" 0 4 165, +C4<01111>;
S_0x1a441f0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a43f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1b56480/d .functor AND 1, L_0x1b58e50, L_0x1b58fb0, C4<1>, C4<1>;
L_0x1b56480 .delay 1 (40,40,40) L_0x1b56480/d;
L_0x1b56a70/d .functor NAND 1, L_0x1b58e50, L_0x1b58fb0, C4<1>, C4<1>;
L_0x1b56a70 .delay 1 (20,20,20) L_0x1b56a70/d;
L_0x1b56bd0/d .functor OR 1, L_0x1b58e50, L_0x1b58fb0, C4<0>, C4<0>;
L_0x1b56bd0 .delay 1 (40,40,40) L_0x1b56bd0/d;
L_0x1b56d60/d .functor NOR 1, L_0x1b58e50, L_0x1b58fb0, C4<0>, C4<0>;
L_0x1b56d60 .delay 1 (20,20,20) L_0x1b56d60/d;
L_0x1b56e20/d .functor XOR 1, L_0x1b58e50, L_0x1b58fb0, C4<0>, C4<0>;
L_0x1b56e20 .delay 1 (40,40,40) L_0x1b56e20/d;
L_0x1b57880/d .functor NOT 1, L_0x1b56900, C4<0>, C4<0>, C4<0>;
L_0x1b57880 .delay 1 (10,10,10) L_0x1b57880/d;
L_0x1b579e0/d .functor NOT 1, L_0x1b43af0, C4<0>, C4<0>, C4<0>;
L_0x1b579e0 .delay 1 (10,10,10) L_0x1b579e0/d;
L_0x1b57aa0/d .functor NOT 1, L_0x1b59670, C4<0>, C4<0>, C4<0>;
L_0x1b57aa0 .delay 1 (10,10,10) L_0x1b57aa0/d;
L_0x1b57c50/d .functor AND 1, L_0x1b571a0, L_0x1b57880, L_0x1b579e0, L_0x1b57aa0;
L_0x1b57c50 .delay 1 (80,80,80) L_0x1b57c50/d;
L_0x1b57e00/d .functor AND 1, L_0x1b571a0, L_0x1b56900, L_0x1b579e0, L_0x1b57aa0;
L_0x1b57e00 .delay 1 (80,80,80) L_0x1b57e00/d;
L_0x1b57fb0/d .functor AND 1, L_0x1b56e20, L_0x1b57880, L_0x1b43af0, L_0x1b57aa0;
L_0x1b57fb0 .delay 1 (80,80,80) L_0x1b57fb0/d;
L_0x1b581a0/d .functor AND 1, L_0x1b571a0, L_0x1b56900, L_0x1b43af0, L_0x1b57aa0;
L_0x1b581a0 .delay 1 (80,80,80) L_0x1b581a0/d;
L_0x1b582d0/d .functor AND 1, L_0x1b56480, L_0x1b57880, L_0x1b579e0, L_0x1b59670;
L_0x1b582d0 .delay 1 (80,80,80) L_0x1b582d0/d;
L_0x1b58530/d .functor AND 1, L_0x1b56a70, L_0x1b56900, L_0x1b579e0, L_0x1b59670;
L_0x1b58530 .delay 1 (80,80,80) L_0x1b58530/d;
L_0x1b58260/d .functor AND 1, L_0x1b56d60, L_0x1b57880, L_0x1b43af0, L_0x1b59670;
L_0x1b58260 .delay 1 (80,80,80) L_0x1b58260/d;
L_0x1b58890/d .functor AND 1, L_0x1b56bd0, L_0x1b56900, L_0x1b43af0, L_0x1b59670;
L_0x1b58890 .delay 1 (80,80,80) L_0x1b58890/d;
L_0x1b58a60/0/0 .functor OR 1, L_0x1b57c50, L_0x1b57e00, L_0x1b57fb0, L_0x1b582d0;
L_0x1b58a60/0/4 .functor OR 1, L_0x1b58530, L_0x1b58260, L_0x1b58890, L_0x1b581a0;
L_0x1b58a60/d .functor OR 1, L_0x1b58a60/0/0, L_0x1b58a60/0/4, C4<0>, C4<0>;
L_0x1b58a60 .delay 1 (160,160,160) L_0x1b58a60/d;
v0x1a450f0_0 .net "a", 0 0, L_0x1b58e50;  1 drivers
v0x1a451b0_0 .net "addSub", 0 0, L_0x1b571a0;  1 drivers
v0x1a45280_0 .net "andRes", 0 0, L_0x1b56480;  1 drivers
v0x1a45350_0 .net "b", 0 0, L_0x1b58fb0;  1 drivers
v0x1a45420_0 .net "carryIn", 0 0, L_0x1b43870;  1 drivers
v0x1a454c0_0 .net "carryOut", 0 0, L_0x1b57680;  1 drivers
v0x1a45590_0 .net "initialResult", 0 0, L_0x1b58a60;  1 drivers
v0x1a45630_0 .net "isAdd", 0 0, L_0x1b57c50;  1 drivers
v0x1a456d0_0 .net "isAnd", 0 0, L_0x1b582d0;  1 drivers
v0x1a45800_0 .net "isNand", 0 0, L_0x1b58530;  1 drivers
v0x1a458a0_0 .net "isNor", 0 0, L_0x1b58260;  1 drivers
v0x1a45940_0 .net "isOr", 0 0, L_0x1b58890;  1 drivers
v0x1a45a00_0 .net "isSLT", 0 0, L_0x1b581a0;  1 drivers
v0x1a45ac0_0 .net "isSub", 0 0, L_0x1b57e00;  1 drivers
v0x1a45b80_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a45c20_0 .net "isXor", 0 0, L_0x1b57fb0;  1 drivers
v0x1a45ce0_0 .net "nandRes", 0 0, L_0x1b56a70;  1 drivers
v0x1a45e90_0 .net "norRes", 0 0, L_0x1b56d60;  1 drivers
v0x1a45f30_0 .net "orRes", 0 0, L_0x1b56bd0;  1 drivers
v0x1a45fd0_0 .net "s0", 0 0, L_0x1b56900;  1 drivers
v0x1a46070_0 .net "s0inv", 0 0, L_0x1b57880;  1 drivers
v0x1a46130_0 .net "s1", 0 0, L_0x1b43af0;  1 drivers
v0x1a461f0_0 .net "s1inv", 0 0, L_0x1b579e0;  1 drivers
v0x1a462b0_0 .net "s2", 0 0, L_0x1b59670;  1 drivers
v0x1a46370_0 .net "s2inv", 0 0, L_0x1b57aa0;  1 drivers
v0x1a46430_0 .net "xorRes", 0 0, L_0x1b56e20;  1 drivers
S_0x1a444f0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a441f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1b56f80/d .functor XOR 1, L_0x1b58fb0, L_0x1b87770, C4<0>, C4<0>;
L_0x1b56f80 .delay 1 (40,40,40) L_0x1b56f80/d;
L_0x1b57040/d .functor XOR 1, L_0x1b58e50, L_0x1b56f80, C4<0>, C4<0>;
L_0x1b57040 .delay 1 (40,40,40) L_0x1b57040/d;
L_0x1b571a0/d .functor XOR 1, L_0x1b57040, L_0x1b43870, C4<0>, C4<0>;
L_0x1b571a0 .delay 1 (40,40,40) L_0x1b571a0/d;
L_0x1b573a0/d .functor AND 1, L_0x1b58e50, L_0x1b56f80, C4<1>, C4<1>;
L_0x1b573a0 .delay 1 (40,40,40) L_0x1b573a0/d;
L_0x1b57610/d .functor AND 1, L_0x1b57040, L_0x1b43870, C4<1>, C4<1>;
L_0x1b57610 .delay 1 (40,40,40) L_0x1b57610/d;
L_0x1b57680/d .functor OR 1, L_0x1b573a0, L_0x1b57610, C4<0>, C4<0>;
L_0x1b57680 .delay 1 (40,40,40) L_0x1b57680/d;
v0x1a44780_0 .net "AandB", 0 0, L_0x1b573a0;  1 drivers
v0x1a44860_0 .net "BxorSub", 0 0, L_0x1b56f80;  1 drivers
v0x1a44920_0 .net "a", 0 0, L_0x1b58e50;  alias, 1 drivers
v0x1a449f0_0 .net "b", 0 0, L_0x1b58fb0;  alias, 1 drivers
v0x1a44ab0_0 .net "carryin", 0 0, L_0x1b43870;  alias, 1 drivers
v0x1a44bc0_0 .net "carryout", 0 0, L_0x1b57680;  alias, 1 drivers
v0x1a44c80_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a44d20_0 .net "res", 0 0, L_0x1b571a0;  alias, 1 drivers
v0x1a44de0_0 .net "xAorB", 0 0, L_0x1b57040;  1 drivers
v0x1a44f30_0 .net "xAorBandCin", 0 0, L_0x1b57610;  1 drivers
S_0x1a46610 .scope generate, "genblk1[16]" "genblk1[16]" 4 165, 4 165 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a33140 .param/l "i" 0 4 165, +C4<010000>;
S_0x1a46930 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a46610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1b58ef0/d .functor AND 1, L_0x1b5bae0, L_0x1b5bc40, C4<1>, C4<1>;
L_0x1b58ef0 .delay 1 (40,40,40) L_0x1b58ef0/d;
L_0x1b59370/d .functor NAND 1, L_0x1b5bae0, L_0x1b5bc40, C4<1>, C4<1>;
L_0x1b59370 .delay 1 (20,20,20) L_0x1b59370/d;
L_0x1b594d0/d .functor OR 1, L_0x1b5bae0, L_0x1b5bc40, C4<0>, C4<0>;
L_0x1b594d0 .delay 1 (40,40,40) L_0x1b594d0/d;
L_0x1b59a20/d .functor NOR 1, L_0x1b5bae0, L_0x1b5bc40, C4<0>, C4<0>;
L_0x1b59a20 .delay 1 (20,20,20) L_0x1b59a20/d;
L_0x1b59ae0/d .functor XOR 1, L_0x1b5bae0, L_0x1b5bc40, C4<0>, C4<0>;
L_0x1b59ae0 .delay 1 (40,40,40) L_0x1b59ae0/d;
L_0x1b5a540/d .functor NOT 1, L_0x1b597a0, C4<0>, C4<0>, C4<0>;
L_0x1b5a540 .delay 1 (10,10,10) L_0x1b5a540/d;
L_0x1b5a6a0/d .functor NOT 1, L_0x1b59840, C4<0>, C4<0>, C4<0>;
L_0x1b5a6a0 .delay 1 (10,10,10) L_0x1b5a6a0/d;
L_0x1b5a760/d .functor NOT 1, L_0x1b598e0, C4<0>, C4<0>, C4<0>;
L_0x1b5a760 .delay 1 (10,10,10) L_0x1b5a760/d;
L_0x1b5a910/d .functor AND 1, L_0x1b59e60, L_0x1b5a540, L_0x1b5a6a0, L_0x1b5a760;
L_0x1b5a910 .delay 1 (80,80,80) L_0x1b5a910/d;
L_0x1b5aac0/d .functor AND 1, L_0x1b59e60, L_0x1b597a0, L_0x1b5a6a0, L_0x1b5a760;
L_0x1b5aac0 .delay 1 (80,80,80) L_0x1b5aac0/d;
L_0x1b5ac70/d .functor AND 1, L_0x1b59ae0, L_0x1b5a540, L_0x1b59840, L_0x1b5a760;
L_0x1b5ac70 .delay 1 (80,80,80) L_0x1b5ac70/d;
L_0x1b5ae60/d .functor AND 1, L_0x1b59e60, L_0x1b597a0, L_0x1b59840, L_0x1b5a760;
L_0x1b5ae60 .delay 1 (80,80,80) L_0x1b5ae60/d;
L_0x1b5af90/d .functor AND 1, L_0x1b58ef0, L_0x1b5a540, L_0x1b5a6a0, L_0x1b598e0;
L_0x1b5af90 .delay 1 (80,80,80) L_0x1b5af90/d;
L_0x1b5b1f0/d .functor AND 1, L_0x1b59370, L_0x1b597a0, L_0x1b5a6a0, L_0x1b598e0;
L_0x1b5b1f0 .delay 1 (80,80,80) L_0x1b5b1f0/d;
L_0x1b5af20/d .functor AND 1, L_0x1b59a20, L_0x1b5a540, L_0x1b59840, L_0x1b598e0;
L_0x1b5af20 .delay 1 (80,80,80) L_0x1b5af20/d;
L_0x1b5b550/d .functor AND 1, L_0x1b594d0, L_0x1b597a0, L_0x1b59840, L_0x1b598e0;
L_0x1b5b550 .delay 1 (80,80,80) L_0x1b5b550/d;
L_0x1b5b6f0/0/0 .functor OR 1, L_0x1b5a910, L_0x1b5aac0, L_0x1b5ac70, L_0x1b5af90;
L_0x1b5b6f0/0/4 .functor OR 1, L_0x1b5b1f0, L_0x1b5af20, L_0x1b5b550, L_0x1b5ae60;
L_0x1b5b6f0/d .functor OR 1, L_0x1b5b6f0/0/0, L_0x1b5b6f0/0/4, C4<0>, C4<0>;
L_0x1b5b6f0 .delay 1 (160,160,160) L_0x1b5b6f0/d;
v0x1a479f0_0 .net "a", 0 0, L_0x1b5bae0;  1 drivers
v0x1a47ae0_0 .net "addSub", 0 0, L_0x1b59e60;  1 drivers
v0x1a47bb0_0 .net "andRes", 0 0, L_0x1b58ef0;  1 drivers
v0x1a47c80_0 .net "b", 0 0, L_0x1b5bc40;  1 drivers
v0x1a47d50_0 .net "carryIn", 0 0, L_0x1b59590;  1 drivers
v0x1a47df0_0 .net "carryOut", 0 0, L_0x1b5a340;  1 drivers
v0x1a47ec0_0 .net "initialResult", 0 0, L_0x1b5b6f0;  1 drivers
v0x1a47f60_0 .net "isAdd", 0 0, L_0x1b5a910;  1 drivers
v0x1a48000_0 .net "isAnd", 0 0, L_0x1b5af90;  1 drivers
v0x1a48130_0 .net "isNand", 0 0, L_0x1b5b1f0;  1 drivers
v0x1a481d0_0 .net "isNor", 0 0, L_0x1b5af20;  1 drivers
v0x1a48270_0 .net "isOr", 0 0, L_0x1b5b550;  1 drivers
v0x1a48330_0 .net "isSLT", 0 0, L_0x1b5ae60;  1 drivers
v0x1a483f0_0 .net "isSub", 0 0, L_0x1b5aac0;  1 drivers
v0x1a484b0_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a48550_0 .net "isXor", 0 0, L_0x1b5ac70;  1 drivers
v0x1a48610_0 .net "nandRes", 0 0, L_0x1b59370;  1 drivers
v0x1a487c0_0 .net "norRes", 0 0, L_0x1b59a20;  1 drivers
v0x1a48860_0 .net "orRes", 0 0, L_0x1b594d0;  1 drivers
v0x1a48900_0 .net "s0", 0 0, L_0x1b597a0;  1 drivers
v0x1a489a0_0 .net "s0inv", 0 0, L_0x1b5a540;  1 drivers
v0x1a48a60_0 .net "s1", 0 0, L_0x1b59840;  1 drivers
v0x1a48b20_0 .net "s1inv", 0 0, L_0x1b5a6a0;  1 drivers
v0x1a48be0_0 .net "s2", 0 0, L_0x1b598e0;  1 drivers
v0x1a48ca0_0 .net "s2inv", 0 0, L_0x1b5a760;  1 drivers
v0x1a48d60_0 .net "xorRes", 0 0, L_0x1b59ae0;  1 drivers
S_0x1a46c30 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a46930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1b59c40/d .functor XOR 1, L_0x1b5bc40, L_0x1b87770, C4<0>, C4<0>;
L_0x1b59c40 .delay 1 (40,40,40) L_0x1b59c40/d;
L_0x1b59d00/d .functor XOR 1, L_0x1b5bae0, L_0x1b59c40, C4<0>, C4<0>;
L_0x1b59d00 .delay 1 (40,40,40) L_0x1b59d00/d;
L_0x1b59e60/d .functor XOR 1, L_0x1b59d00, L_0x1b59590, C4<0>, C4<0>;
L_0x1b59e60 .delay 1 (40,40,40) L_0x1b59e60/d;
L_0x1b5a060/d .functor AND 1, L_0x1b5bae0, L_0x1b59c40, C4<1>, C4<1>;
L_0x1b5a060 .delay 1 (40,40,40) L_0x1b5a060/d;
L_0x1b5a2d0/d .functor AND 1, L_0x1b59d00, L_0x1b59590, C4<1>, C4<1>;
L_0x1b5a2d0 .delay 1 (40,40,40) L_0x1b5a2d0/d;
L_0x1b5a340/d .functor OR 1, L_0x1b5a060, L_0x1b5a2d0, C4<0>, C4<0>;
L_0x1b5a340 .delay 1 (40,40,40) L_0x1b5a340/d;
v0x1a46ea0_0 .net "AandB", 0 0, L_0x1b5a060;  1 drivers
v0x1a46f80_0 .net "BxorSub", 0 0, L_0x1b59c40;  1 drivers
v0x1a47040_0 .net "a", 0 0, L_0x1b5bae0;  alias, 1 drivers
v0x1a47110_0 .net "b", 0 0, L_0x1b5bc40;  alias, 1 drivers
v0x1a471d0_0 .net "carryin", 0 0, L_0x1b59590;  alias, 1 drivers
v0x1a472e0_0 .net "carryout", 0 0, L_0x1b5a340;  alias, 1 drivers
v0x1a473a0_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a33db0_0 .net "res", 0 0, L_0x1b59e60;  alias, 1 drivers
v0x1a33e70_0 .net "xAorB", 0 0, L_0x1b59d00;  1 drivers
v0x1a47850_0 .net "xAorBandCin", 0 0, L_0x1b5a2d0;  1 drivers
S_0x1a48f40 .scope generate, "genblk1[17]" "genblk1[17]" 4 165, 4 165 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a49100 .param/l "i" 0 4 165, +C4<010001>;
S_0x1a491c0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a48f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1b5bb80/d .functor AND 1, L_0x1b5e440, L_0x1b5e5a0, C4<1>, C4<1>;
L_0x1b5bb80 .delay 1 (40,40,40) L_0x1b5bb80/d;
L_0x1b4dc80/d .functor NAND 1, L_0x1b5e440, L_0x1b5e5a0, C4<1>, C4<1>;
L_0x1b4dc80 .delay 1 (20,20,20) L_0x1b4dc80/d;
L_0x1b5c180/d .functor OR 1, L_0x1b5e440, L_0x1b5e5a0, C4<0>, C4<0>;
L_0x1b5c180 .delay 1 (40,40,40) L_0x1b5c180/d;
L_0x1b5c370/d .functor NOR 1, L_0x1b5e440, L_0x1b5e5a0, C4<0>, C4<0>;
L_0x1b5c370 .delay 1 (20,20,20) L_0x1b5c370/d;
L_0x1b5c430/d .functor XOR 1, L_0x1b5e440, L_0x1b5e5a0, C4<0>, C4<0>;
L_0x1b5c430 .delay 1 (40,40,40) L_0x1b5c430/d;
L_0x1b5ce70/d .functor NOT 1, L_0x1b5be90, C4<0>, C4<0>, C4<0>;
L_0x1b5ce70 .delay 1 (10,10,10) L_0x1b5ce70/d;
L_0x1a4a760/d .functor NOT 1, L_0x1b5bf30, C4<0>, C4<0>, C4<0>;
L_0x1a4a760 .delay 1 (10,10,10) L_0x1a4a760/d;
L_0x1b5d020/d .functor NOT 1, L_0x1b5bfd0, C4<0>, C4<0>, C4<0>;
L_0x1b5d020 .delay 1 (10,10,10) L_0x1b5d020/d;
L_0x1b5d1d0/d .functor AND 1, L_0x1b5c7b0, L_0x1b5ce70, L_0x1a4a760, L_0x1b5d020;
L_0x1b5d1d0 .delay 1 (80,80,80) L_0x1b5d1d0/d;
L_0x1b5d380/d .functor AND 1, L_0x1b5c7b0, L_0x1b5be90, L_0x1a4a760, L_0x1b5d020;
L_0x1b5d380 .delay 1 (80,80,80) L_0x1b5d380/d;
L_0x1b5d590/d .functor AND 1, L_0x1b5c430, L_0x1b5ce70, L_0x1b5bf30, L_0x1b5d020;
L_0x1b5d590 .delay 1 (80,80,80) L_0x1b5d590/d;
L_0x1b5d770/d .functor AND 1, L_0x1b5c7b0, L_0x1b5be90, L_0x1b5bf30, L_0x1b5d020;
L_0x1b5d770 .delay 1 (80,80,80) L_0x1b5d770/d;
L_0x1b5d940/d .functor AND 1, L_0x1b5bb80, L_0x1b5ce70, L_0x1a4a760, L_0x1b5bfd0;
L_0x1b5d940 .delay 1 (80,80,80) L_0x1b5d940/d;
L_0x1b5db20/d .functor AND 1, L_0x1b4dc80, L_0x1b5be90, L_0x1a4a760, L_0x1b5bfd0;
L_0x1b5db20 .delay 1 (80,80,80) L_0x1b5db20/d;
L_0x1b5d8d0/d .functor AND 1, L_0x1b5c370, L_0x1b5ce70, L_0x1b5bf30, L_0x1b5bfd0;
L_0x1b5d8d0 .delay 1 (80,80,80) L_0x1b5d8d0/d;
L_0x1b5deb0/d .functor AND 1, L_0x1b5c180, L_0x1b5be90, L_0x1b5bf30, L_0x1b5bfd0;
L_0x1b5deb0 .delay 1 (80,80,80) L_0x1b5deb0/d;
L_0x1b5e050/0/0 .functor OR 1, L_0x1b5d1d0, L_0x1b5d380, L_0x1b5d590, L_0x1b5d940;
L_0x1b5e050/0/4 .functor OR 1, L_0x1b5db20, L_0x1b5d8d0, L_0x1b5deb0, L_0x1b5d770;
L_0x1b5e050/d .functor OR 1, L_0x1b5e050/0/0, L_0x1b5e050/0/4, C4<0>, C4<0>;
L_0x1b5e050 .delay 1 (160,160,160) L_0x1b5e050/d;
v0x1a4a0c0_0 .net "a", 0 0, L_0x1b5e440;  1 drivers
v0x1a4a180_0 .net "addSub", 0 0, L_0x1b5c7b0;  1 drivers
v0x1a4a250_0 .net "andRes", 0 0, L_0x1b5bb80;  1 drivers
v0x1a4a320_0 .net "b", 0 0, L_0x1b5e5a0;  1 drivers
v0x1a4a3f0_0 .net "carryIn", 0 0, L_0x1b5bdf0;  1 drivers
v0x1a4a490_0 .net "carryOut", 0 0, L_0x1b5cc70;  1 drivers
v0x1a4a560_0 .net "initialResult", 0 0, L_0x1b5e050;  1 drivers
v0x1a4a600_0 .net "isAdd", 0 0, L_0x1b5d1d0;  1 drivers
v0x1a4a6a0_0 .net "isAnd", 0 0, L_0x1b5d940;  1 drivers
v0x1a4a7d0_0 .net "isNand", 0 0, L_0x1b5db20;  1 drivers
v0x1a4a870_0 .net "isNor", 0 0, L_0x1b5d8d0;  1 drivers
v0x1a4a910_0 .net "isOr", 0 0, L_0x1b5deb0;  1 drivers
v0x1a4a9d0_0 .net "isSLT", 0 0, L_0x1b5d770;  1 drivers
v0x1a4aa90_0 .net "isSub", 0 0, L_0x1b5d380;  1 drivers
v0x1a4ab50_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a4abf0_0 .net "isXor", 0 0, L_0x1b5d590;  1 drivers
v0x1a4acb0_0 .net "nandRes", 0 0, L_0x1b4dc80;  1 drivers
v0x1a4ae60_0 .net "norRes", 0 0, L_0x1b5c370;  1 drivers
v0x1a4af00_0 .net "orRes", 0 0, L_0x1b5c180;  1 drivers
v0x1a4afa0_0 .net "s0", 0 0, L_0x1b5be90;  1 drivers
v0x1a4b040_0 .net "s0inv", 0 0, L_0x1b5ce70;  1 drivers
v0x1a4b100_0 .net "s1", 0 0, L_0x1b5bf30;  1 drivers
v0x1a4b1c0_0 .net "s1inv", 0 0, L_0x1a4a760;  1 drivers
v0x1a4b280_0 .net "s2", 0 0, L_0x1b5bfd0;  1 drivers
v0x1a4b340_0 .net "s2inv", 0 0, L_0x1b5d020;  1 drivers
v0x1a4b400_0 .net "xorRes", 0 0, L_0x1b5c430;  1 drivers
S_0x1a494c0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a491c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1b5c590/d .functor XOR 1, L_0x1b5e5a0, L_0x1b87770, C4<0>, C4<0>;
L_0x1b5c590 .delay 1 (40,40,40) L_0x1b5c590/d;
L_0x1b5c650/d .functor XOR 1, L_0x1b5e440, L_0x1b5c590, C4<0>, C4<0>;
L_0x1b5c650 .delay 1 (40,40,40) L_0x1b5c650/d;
L_0x1b5c7b0/d .functor XOR 1, L_0x1b5c650, L_0x1b5bdf0, C4<0>, C4<0>;
L_0x1b5c7b0 .delay 1 (40,40,40) L_0x1b5c7b0/d;
L_0x1b5c9b0/d .functor AND 1, L_0x1b5e440, L_0x1b5c590, C4<1>, C4<1>;
L_0x1b5c9b0 .delay 1 (40,40,40) L_0x1b5c9b0/d;
L_0x1b5c1f0/d .functor AND 1, L_0x1b5c650, L_0x1b5bdf0, C4<1>, C4<1>;
L_0x1b5c1f0 .delay 1 (40,40,40) L_0x1b5c1f0/d;
L_0x1b5cc70/d .functor OR 1, L_0x1b5c9b0, L_0x1b5c1f0, C4<0>, C4<0>;
L_0x1b5cc70 .delay 1 (40,40,40) L_0x1b5cc70/d;
v0x1a49750_0 .net "AandB", 0 0, L_0x1b5c9b0;  1 drivers
v0x1a49830_0 .net "BxorSub", 0 0, L_0x1b5c590;  1 drivers
v0x1a498f0_0 .net "a", 0 0, L_0x1b5e440;  alias, 1 drivers
v0x1a499c0_0 .net "b", 0 0, L_0x1b5e5a0;  alias, 1 drivers
v0x1a49a80_0 .net "carryin", 0 0, L_0x1b5bdf0;  alias, 1 drivers
v0x1a49b90_0 .net "carryout", 0 0, L_0x1b5cc70;  alias, 1 drivers
v0x1a49c50_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a49cf0_0 .net "res", 0 0, L_0x1b5c7b0;  alias, 1 drivers
v0x1a49db0_0 .net "xAorB", 0 0, L_0x1b5c650;  1 drivers
v0x1a49f00_0 .net "xAorBandCin", 0 0, L_0x1b5c1f0;  1 drivers
S_0x1a4b5e0 .scope generate, "genblk1[18]" "genblk1[18]" 4 165, 4 165 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a4b7a0 .param/l "i" 0 4 165, +C4<010010>;
S_0x1a4b860 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a4b5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1b5e4e0/d .functor AND 1, L_0x1b60ea0, L_0x1b61000, C4<1>, C4<1>;
L_0x1b5e4e0 .delay 1 (40,40,40) L_0x1b5e4e0/d;
L_0x1b5eac0/d .functor NAND 1, L_0x1b60ea0, L_0x1b61000, C4<1>, C4<1>;
L_0x1b5eac0 .delay 1 (20,20,20) L_0x1b5eac0/d;
L_0x1b5dd10/d .functor OR 1, L_0x1b60ea0, L_0x1b61000, C4<0>, C4<0>;
L_0x1b5dd10 .delay 1 (40,40,40) L_0x1b5dd10/d;
L_0x1b5ed40/d .functor NOR 1, L_0x1b60ea0, L_0x1b61000, C4<0>, C4<0>;
L_0x1b5ed40 .delay 1 (20,20,20) L_0x1b5ed40/d;
L_0x1b5ee00/d .functor XOR 1, L_0x1b60ea0, L_0x1b61000, C4<0>, C4<0>;
L_0x1b5ee00 .delay 1 (40,40,40) L_0x1b5ee00/d;
L_0x1b5f860/d .functor NOT 1, L_0x1b5e7e0, C4<0>, C4<0>, C4<0>;
L_0x1b5f860 .delay 1 (10,10,10) L_0x1b5f860/d;
L_0x1b5f9c0/d .functor NOT 1, L_0x1b5e880, C4<0>, C4<0>, C4<0>;
L_0x1b5f9c0 .delay 1 (10,10,10) L_0x1b5f9c0/d;
L_0x1b5fa80/d .functor NOT 1, L_0x1b5e920, C4<0>, C4<0>, C4<0>;
L_0x1b5fa80 .delay 1 (10,10,10) L_0x1b5fa80/d;
L_0x1b5fc30/d .functor AND 1, L_0x1b5f180, L_0x1b5f860, L_0x1b5f9c0, L_0x1b5fa80;
L_0x1b5fc30 .delay 1 (80,80,80) L_0x1b5fc30/d;
L_0x1b5fde0/d .functor AND 1, L_0x1b5f180, L_0x1b5e7e0, L_0x1b5f9c0, L_0x1b5fa80;
L_0x1b5fde0 .delay 1 (80,80,80) L_0x1b5fde0/d;
L_0x1b5fff0/d .functor AND 1, L_0x1b5ee00, L_0x1b5f860, L_0x1b5e880, L_0x1b5fa80;
L_0x1b5fff0 .delay 1 (80,80,80) L_0x1b5fff0/d;
L_0x1b601d0/d .functor AND 1, L_0x1b5f180, L_0x1b5e7e0, L_0x1b5e880, L_0x1b5fa80;
L_0x1b601d0 .delay 1 (80,80,80) L_0x1b601d0/d;
L_0x1b603a0/d .functor AND 1, L_0x1b5e4e0, L_0x1b5f860, L_0x1b5f9c0, L_0x1b5e920;
L_0x1b603a0 .delay 1 (80,80,80) L_0x1b603a0/d;
L_0x1b60580/d .functor AND 1, L_0x1b5eac0, L_0x1b5e7e0, L_0x1b5f9c0, L_0x1b5e920;
L_0x1b60580 .delay 1 (80,80,80) L_0x1b60580/d;
L_0x1b60330/d .functor AND 1, L_0x1b5ed40, L_0x1b5f860, L_0x1b5e880, L_0x1b5e920;
L_0x1b60330 .delay 1 (80,80,80) L_0x1b60330/d;
L_0x1b60910/d .functor AND 1, L_0x1b5dd10, L_0x1b5e7e0, L_0x1b5e880, L_0x1b5e920;
L_0x1b60910 .delay 1 (80,80,80) L_0x1b60910/d;
L_0x1b60ab0/0/0 .functor OR 1, L_0x1b5fc30, L_0x1b5fde0, L_0x1b5fff0, L_0x1b603a0;
L_0x1b60ab0/0/4 .functor OR 1, L_0x1b60580, L_0x1b60330, L_0x1b60910, L_0x1b601d0;
L_0x1b60ab0/d .functor OR 1, L_0x1b60ab0/0/0, L_0x1b60ab0/0/4, C4<0>, C4<0>;
L_0x1b60ab0 .delay 1 (160,160,160) L_0x1b60ab0/d;
v0x1a4c760_0 .net "a", 0 0, L_0x1b60ea0;  1 drivers
v0x1a4c820_0 .net "addSub", 0 0, L_0x1b5f180;  1 drivers
v0x1a4c8f0_0 .net "andRes", 0 0, L_0x1b5e4e0;  1 drivers
v0x1a4c9c0_0 .net "b", 0 0, L_0x1b61000;  1 drivers
v0x1a4ca90_0 .net "carryIn", 0 0, L_0x1b5ec70;  1 drivers
v0x1a4cb30_0 .net "carryOut", 0 0, L_0x1b5f660;  1 drivers
v0x1a4cc00_0 .net "initialResult", 0 0, L_0x1b60ab0;  1 drivers
v0x1a4cca0_0 .net "isAdd", 0 0, L_0x1b5fc30;  1 drivers
v0x1a4cd40_0 .net "isAnd", 0 0, L_0x1b603a0;  1 drivers
v0x1a4ce70_0 .net "isNand", 0 0, L_0x1b60580;  1 drivers
v0x1a4cf10_0 .net "isNor", 0 0, L_0x1b60330;  1 drivers
v0x1a4cfb0_0 .net "isOr", 0 0, L_0x1b60910;  1 drivers
v0x1a4d070_0 .net "isSLT", 0 0, L_0x1b601d0;  1 drivers
v0x1a4d130_0 .net "isSub", 0 0, L_0x1b5fde0;  1 drivers
v0x1a4d1f0_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a4d290_0 .net "isXor", 0 0, L_0x1b5fff0;  1 drivers
v0x1a4d350_0 .net "nandRes", 0 0, L_0x1b5eac0;  1 drivers
v0x1a4d500_0 .net "norRes", 0 0, L_0x1b5ed40;  1 drivers
v0x1a4d5a0_0 .net "orRes", 0 0, L_0x1b5dd10;  1 drivers
v0x1a4d640_0 .net "s0", 0 0, L_0x1b5e7e0;  1 drivers
v0x1a4d6e0_0 .net "s0inv", 0 0, L_0x1b5f860;  1 drivers
v0x1a4d7a0_0 .net "s1", 0 0, L_0x1b5e880;  1 drivers
v0x1a4d860_0 .net "s1inv", 0 0, L_0x1b5f9c0;  1 drivers
v0x1a4d920_0 .net "s2", 0 0, L_0x1b5e920;  1 drivers
v0x1a4d9e0_0 .net "s2inv", 0 0, L_0x1b5fa80;  1 drivers
v0x1a4daa0_0 .net "xorRes", 0 0, L_0x1b5ee00;  1 drivers
S_0x1a4bb60 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a4b860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1b5ef60/d .functor XOR 1, L_0x1b61000, L_0x1b87770, C4<0>, C4<0>;
L_0x1b5ef60 .delay 1 (40,40,40) L_0x1b5ef60/d;
L_0x1b5efd0/d .functor XOR 1, L_0x1b60ea0, L_0x1b5ef60, C4<0>, C4<0>;
L_0x1b5efd0 .delay 1 (40,40,40) L_0x1b5efd0/d;
L_0x1b5f180/d .functor XOR 1, L_0x1b5efd0, L_0x1b5ec70, C4<0>, C4<0>;
L_0x1b5f180 .delay 1 (40,40,40) L_0x1b5f180/d;
L_0x1b5f380/d .functor AND 1, L_0x1b60ea0, L_0x1b5ef60, C4<1>, C4<1>;
L_0x1b5f380 .delay 1 (40,40,40) L_0x1b5f380/d;
L_0x1b5f5f0/d .functor AND 1, L_0x1b5efd0, L_0x1b5ec70, C4<1>, C4<1>;
L_0x1b5f5f0 .delay 1 (40,40,40) L_0x1b5f5f0/d;
L_0x1b5f660/d .functor OR 1, L_0x1b5f380, L_0x1b5f5f0, C4<0>, C4<0>;
L_0x1b5f660 .delay 1 (40,40,40) L_0x1b5f660/d;
v0x1a4bdf0_0 .net "AandB", 0 0, L_0x1b5f380;  1 drivers
v0x1a4bed0_0 .net "BxorSub", 0 0, L_0x1b5ef60;  1 drivers
v0x1a4bf90_0 .net "a", 0 0, L_0x1b60ea0;  alias, 1 drivers
v0x1a4c060_0 .net "b", 0 0, L_0x1b61000;  alias, 1 drivers
v0x1a4c120_0 .net "carryin", 0 0, L_0x1b5ec70;  alias, 1 drivers
v0x1a4c230_0 .net "carryout", 0 0, L_0x1b5f660;  alias, 1 drivers
v0x1a4c2f0_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a4c390_0 .net "res", 0 0, L_0x1b5f180;  alias, 1 drivers
v0x1a4c450_0 .net "xAorB", 0 0, L_0x1b5efd0;  1 drivers
v0x1a4c5a0_0 .net "xAorBandCin", 0 0, L_0x1b5f5f0;  1 drivers
S_0x1a4dc80 .scope generate, "genblk1[19]" "genblk1[19]" 4 165, 4 165 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a4de40 .param/l "i" 0 4 165, +C4<010011>;
S_0x1a4df00 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a4dc80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1b60f40/d .functor AND 1, L_0x1b638b0, L_0x1b63a10, C4<1>, C4<1>;
L_0x1b60f40 .delay 1 (40,40,40) L_0x1b60f40/d;
L_0x1b60770/d .functor NAND 1, L_0x1b638b0, L_0x1b63a10, C4<1>, C4<1>;
L_0x1b60770 .delay 1 (20,20,20) L_0x1b60770/d;
L_0x1b615a0/d .functor OR 1, L_0x1b638b0, L_0x1b63a10, C4<0>, C4<0>;
L_0x1b615a0 .delay 1 (40,40,40) L_0x1b615a0/d;
L_0x1b61790/d .functor NOR 1, L_0x1b638b0, L_0x1b63a10, C4<0>, C4<0>;
L_0x1b61790 .delay 1 (20,20,20) L_0x1b61790/d;
L_0x1b61850/d .functor XOR 1, L_0x1b638b0, L_0x1b63a10, C4<0>, C4<0>;
L_0x1b61850 .delay 1 (40,40,40) L_0x1b61850/d;
L_0x1b622e0/d .functor NOT 1, L_0x1b61250, C4<0>, C4<0>, C4<0>;
L_0x1b622e0 .delay 1 (10,10,10) L_0x1b622e0/d;
L_0x1a4f4a0/d .functor NOT 1, L_0x1b612f0, C4<0>, C4<0>, C4<0>;
L_0x1a4f4a0 .delay 1 (10,10,10) L_0x1a4f4a0/d;
L_0x1b62490/d .functor NOT 1, L_0x1b61390, C4<0>, C4<0>, C4<0>;
L_0x1b62490 .delay 1 (10,10,10) L_0x1b62490/d;
L_0x1b62640/d .functor AND 1, L_0x1b61c20, L_0x1b622e0, L_0x1a4f4a0, L_0x1b62490;
L_0x1b62640 .delay 1 (80,80,80) L_0x1b62640/d;
L_0x1b627f0/d .functor AND 1, L_0x1b61c20, L_0x1b61250, L_0x1a4f4a0, L_0x1b62490;
L_0x1b627f0 .delay 1 (80,80,80) L_0x1b627f0/d;
L_0x1b62a00/d .functor AND 1, L_0x1b61850, L_0x1b622e0, L_0x1b612f0, L_0x1b62490;
L_0x1b62a00 .delay 1 (80,80,80) L_0x1b62a00/d;
L_0x1b62be0/d .functor AND 1, L_0x1b61c20, L_0x1b61250, L_0x1b612f0, L_0x1b62490;
L_0x1b62be0 .delay 1 (80,80,80) L_0x1b62be0/d;
L_0x1b62db0/d .functor AND 1, L_0x1b60f40, L_0x1b622e0, L_0x1a4f4a0, L_0x1b61390;
L_0x1b62db0 .delay 1 (80,80,80) L_0x1b62db0/d;
L_0x1b62f90/d .functor AND 1, L_0x1b60770, L_0x1b61250, L_0x1a4f4a0, L_0x1b61390;
L_0x1b62f90 .delay 1 (80,80,80) L_0x1b62f90/d;
L_0x1b62d40/d .functor AND 1, L_0x1b61790, L_0x1b622e0, L_0x1b612f0, L_0x1b61390;
L_0x1b62d40 .delay 1 (80,80,80) L_0x1b62d40/d;
L_0x1b63320/d .functor AND 1, L_0x1b615a0, L_0x1b61250, L_0x1b612f0, L_0x1b61390;
L_0x1b63320 .delay 1 (80,80,80) L_0x1b63320/d;
L_0x1b634c0/0/0 .functor OR 1, L_0x1b62640, L_0x1b627f0, L_0x1b62a00, L_0x1b62db0;
L_0x1b634c0/0/4 .functor OR 1, L_0x1b62f90, L_0x1b62d40, L_0x1b63320, L_0x1b62be0;
L_0x1b634c0/d .functor OR 1, L_0x1b634c0/0/0, L_0x1b634c0/0/4, C4<0>, C4<0>;
L_0x1b634c0 .delay 1 (160,160,160) L_0x1b634c0/d;
v0x1a4ee00_0 .net "a", 0 0, L_0x1b638b0;  1 drivers
v0x1a4eec0_0 .net "addSub", 0 0, L_0x1b61c20;  1 drivers
v0x1a4ef90_0 .net "andRes", 0 0, L_0x1b60f40;  1 drivers
v0x1a4f060_0 .net "b", 0 0, L_0x1b63a10;  1 drivers
v0x1a4f130_0 .net "carryIn", 0 0, L_0x1b611b0;  1 drivers
v0x1a4f1d0_0 .net "carryOut", 0 0, L_0x1b620e0;  1 drivers
v0x1a4f2a0_0 .net "initialResult", 0 0, L_0x1b634c0;  1 drivers
v0x1a4f340_0 .net "isAdd", 0 0, L_0x1b62640;  1 drivers
v0x1a4f3e0_0 .net "isAnd", 0 0, L_0x1b62db0;  1 drivers
v0x1a4f510_0 .net "isNand", 0 0, L_0x1b62f90;  1 drivers
v0x1a4f5b0_0 .net "isNor", 0 0, L_0x1b62d40;  1 drivers
v0x1a4f650_0 .net "isOr", 0 0, L_0x1b63320;  1 drivers
v0x1a4f710_0 .net "isSLT", 0 0, L_0x1b62be0;  1 drivers
v0x1a4f7d0_0 .net "isSub", 0 0, L_0x1b627f0;  1 drivers
v0x1a4f890_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a4f930_0 .net "isXor", 0 0, L_0x1b62a00;  1 drivers
v0x1a4f9f0_0 .net "nandRes", 0 0, L_0x1b60770;  1 drivers
v0x1a4fba0_0 .net "norRes", 0 0, L_0x1b61790;  1 drivers
v0x1a4fc40_0 .net "orRes", 0 0, L_0x1b615a0;  1 drivers
v0x1a4fce0_0 .net "s0", 0 0, L_0x1b61250;  1 drivers
v0x1a4fd80_0 .net "s0inv", 0 0, L_0x1b622e0;  1 drivers
v0x1a4fe40_0 .net "s1", 0 0, L_0x1b612f0;  1 drivers
v0x1a4ff00_0 .net "s1inv", 0 0, L_0x1a4f4a0;  1 drivers
v0x1a4ffc0_0 .net "s2", 0 0, L_0x1b61390;  1 drivers
v0x1a50080_0 .net "s2inv", 0 0, L_0x1b62490;  1 drivers
v0x1a50140_0 .net "xorRes", 0 0, L_0x1b61850;  1 drivers
S_0x1a4e200 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a4df00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1b619b0/d .functor XOR 1, L_0x1b63a10, L_0x1b87770, C4<0>, C4<0>;
L_0x1b619b0 .delay 1 (40,40,40) L_0x1b619b0/d;
L_0x1b61a70/d .functor XOR 1, L_0x1b638b0, L_0x1b619b0, C4<0>, C4<0>;
L_0x1b61a70 .delay 1 (40,40,40) L_0x1b61a70/d;
L_0x1b61c20/d .functor XOR 1, L_0x1b61a70, L_0x1b611b0, C4<0>, C4<0>;
L_0x1b61c20 .delay 1 (40,40,40) L_0x1b61c20/d;
L_0x1b61e20/d .functor AND 1, L_0x1b638b0, L_0x1b619b0, C4<1>, C4<1>;
L_0x1b61e20 .delay 1 (40,40,40) L_0x1b61e20/d;
L_0x1b61610/d .functor AND 1, L_0x1b61a70, L_0x1b611b0, C4<1>, C4<1>;
L_0x1b61610 .delay 1 (40,40,40) L_0x1b61610/d;
L_0x1b620e0/d .functor OR 1, L_0x1b61e20, L_0x1b61610, C4<0>, C4<0>;
L_0x1b620e0 .delay 1 (40,40,40) L_0x1b620e0/d;
v0x1a4e490_0 .net "AandB", 0 0, L_0x1b61e20;  1 drivers
v0x1a4e570_0 .net "BxorSub", 0 0, L_0x1b619b0;  1 drivers
v0x1a4e630_0 .net "a", 0 0, L_0x1b638b0;  alias, 1 drivers
v0x1a4e700_0 .net "b", 0 0, L_0x1b63a10;  alias, 1 drivers
v0x1a4e7c0_0 .net "carryin", 0 0, L_0x1b611b0;  alias, 1 drivers
v0x1a4e8d0_0 .net "carryout", 0 0, L_0x1b620e0;  alias, 1 drivers
v0x1a4e990_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a4ea30_0 .net "res", 0 0, L_0x1b61c20;  alias, 1 drivers
v0x1a4eaf0_0 .net "xAorB", 0 0, L_0x1b61a70;  1 drivers
v0x1a4ec40_0 .net "xAorBandCin", 0 0, L_0x1b61610;  1 drivers
S_0x1a50320 .scope generate, "genblk1[20]" "genblk1[20]" 4 165, 4 165 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a504e0 .param/l "i" 0 4 165, +C4<010100>;
S_0x1a505a0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a50320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1b63950/d .functor AND 1, L_0x1b662f0, L_0x1b66450, C4<1>, C4<1>;
L_0x1b63950 .delay 1 (40,40,40) L_0x1b63950/d;
L_0x1b63180/d .functor NAND 1, L_0x1b662f0, L_0x1b66450, C4<1>, C4<1>;
L_0x1b63180 .delay 1 (20,20,20) L_0x1b63180/d;
L_0x1b63fe0/d .functor OR 1, L_0x1b662f0, L_0x1b66450, C4<0>, C4<0>;
L_0x1b63fe0 .delay 1 (40,40,40) L_0x1b63fe0/d;
L_0x1b641d0/d .functor NOR 1, L_0x1b662f0, L_0x1b66450, C4<0>, C4<0>;
L_0x1b641d0 .delay 1 (20,20,20) L_0x1b641d0/d;
L_0x1b64290/d .functor XOR 1, L_0x1b662f0, L_0x1b66450, C4<0>, C4<0>;
L_0x1b64290 .delay 1 (40,40,40) L_0x1b64290/d;
L_0x1b64d20/d .functor NOT 1, L_0x1b63c60, C4<0>, C4<0>, C4<0>;
L_0x1b64d20 .delay 1 (10,10,10) L_0x1b64d20/d;
L_0x1a51b40/d .functor NOT 1, L_0x1b63d00, C4<0>, C4<0>, C4<0>;
L_0x1a51b40 .delay 1 (10,10,10) L_0x1a51b40/d;
L_0x1b64ed0/d .functor NOT 1, L_0x1b63da0, C4<0>, C4<0>, C4<0>;
L_0x1b64ed0 .delay 1 (10,10,10) L_0x1b64ed0/d;
L_0x1b65080/d .functor AND 1, L_0x1b64660, L_0x1b64d20, L_0x1a51b40, L_0x1b64ed0;
L_0x1b65080 .delay 1 (80,80,80) L_0x1b65080/d;
L_0x1b65230/d .functor AND 1, L_0x1b64660, L_0x1b63c60, L_0x1a51b40, L_0x1b64ed0;
L_0x1b65230 .delay 1 (80,80,80) L_0x1b65230/d;
L_0x1b65440/d .functor AND 1, L_0x1b64290, L_0x1b64d20, L_0x1b63d00, L_0x1b64ed0;
L_0x1b65440 .delay 1 (80,80,80) L_0x1b65440/d;
L_0x1b65620/d .functor AND 1, L_0x1b64660, L_0x1b63c60, L_0x1b63d00, L_0x1b64ed0;
L_0x1b65620 .delay 1 (80,80,80) L_0x1b65620/d;
L_0x1b657f0/d .functor AND 1, L_0x1b63950, L_0x1b64d20, L_0x1a51b40, L_0x1b63da0;
L_0x1b657f0 .delay 1 (80,80,80) L_0x1b657f0/d;
L_0x1b659d0/d .functor AND 1, L_0x1b63180, L_0x1b63c60, L_0x1a51b40, L_0x1b63da0;
L_0x1b659d0 .delay 1 (80,80,80) L_0x1b659d0/d;
L_0x1b65780/d .functor AND 1, L_0x1b641d0, L_0x1b64d20, L_0x1b63d00, L_0x1b63da0;
L_0x1b65780 .delay 1 (80,80,80) L_0x1b65780/d;
L_0x1b65d60/d .functor AND 1, L_0x1b63fe0, L_0x1b63c60, L_0x1b63d00, L_0x1b63da0;
L_0x1b65d60 .delay 1 (80,80,80) L_0x1b65d60/d;
L_0x1b65f00/0/0 .functor OR 1, L_0x1b65080, L_0x1b65230, L_0x1b65440, L_0x1b657f0;
L_0x1b65f00/0/4 .functor OR 1, L_0x1b659d0, L_0x1b65780, L_0x1b65d60, L_0x1b65620;
L_0x1b65f00/d .functor OR 1, L_0x1b65f00/0/0, L_0x1b65f00/0/4, C4<0>, C4<0>;
L_0x1b65f00 .delay 1 (160,160,160) L_0x1b65f00/d;
v0x1a514a0_0 .net "a", 0 0, L_0x1b662f0;  1 drivers
v0x1a51560_0 .net "addSub", 0 0, L_0x1b64660;  1 drivers
v0x1a51630_0 .net "andRes", 0 0, L_0x1b63950;  1 drivers
v0x1a51700_0 .net "b", 0 0, L_0x1b66450;  1 drivers
v0x1a517d0_0 .net "carryIn", 0 0, L_0x1b63bc0;  1 drivers
v0x1a51870_0 .net "carryOut", 0 0, L_0x1b64b20;  1 drivers
v0x1a51940_0 .net "initialResult", 0 0, L_0x1b65f00;  1 drivers
v0x1a519e0_0 .net "isAdd", 0 0, L_0x1b65080;  1 drivers
v0x1a51a80_0 .net "isAnd", 0 0, L_0x1b657f0;  1 drivers
v0x1a51bb0_0 .net "isNand", 0 0, L_0x1b659d0;  1 drivers
v0x1a51c50_0 .net "isNor", 0 0, L_0x1b65780;  1 drivers
v0x1a51cf0_0 .net "isOr", 0 0, L_0x1b65d60;  1 drivers
v0x1a51db0_0 .net "isSLT", 0 0, L_0x1b65620;  1 drivers
v0x1a51e70_0 .net "isSub", 0 0, L_0x1b65230;  1 drivers
v0x1a51f30_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a51fd0_0 .net "isXor", 0 0, L_0x1b65440;  1 drivers
v0x1a52090_0 .net "nandRes", 0 0, L_0x1b63180;  1 drivers
v0x1a52240_0 .net "norRes", 0 0, L_0x1b641d0;  1 drivers
v0x1a522e0_0 .net "orRes", 0 0, L_0x1b63fe0;  1 drivers
v0x1a52380_0 .net "s0", 0 0, L_0x1b63c60;  1 drivers
v0x1a52420_0 .net "s0inv", 0 0, L_0x1b64d20;  1 drivers
v0x1a524e0_0 .net "s1", 0 0, L_0x1b63d00;  1 drivers
v0x1a525a0_0 .net "s1inv", 0 0, L_0x1a51b40;  1 drivers
v0x1a52660_0 .net "s2", 0 0, L_0x1b63da0;  1 drivers
v0x1a52720_0 .net "s2inv", 0 0, L_0x1b64ed0;  1 drivers
v0x1a527e0_0 .net "xorRes", 0 0, L_0x1b64290;  1 drivers
S_0x1a508a0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a505a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1b643f0/d .functor XOR 1, L_0x1b66450, L_0x1b87770, C4<0>, C4<0>;
L_0x1b643f0 .delay 1 (40,40,40) L_0x1b643f0/d;
L_0x1b644b0/d .functor XOR 1, L_0x1b662f0, L_0x1b643f0, C4<0>, C4<0>;
L_0x1b644b0 .delay 1 (40,40,40) L_0x1b644b0/d;
L_0x1b64660/d .functor XOR 1, L_0x1b644b0, L_0x1b63bc0, C4<0>, C4<0>;
L_0x1b64660 .delay 1 (40,40,40) L_0x1b64660/d;
L_0x1b64860/d .functor AND 1, L_0x1b662f0, L_0x1b643f0, C4<1>, C4<1>;
L_0x1b64860 .delay 1 (40,40,40) L_0x1b64860/d;
L_0x1b64050/d .functor AND 1, L_0x1b644b0, L_0x1b63bc0, C4<1>, C4<1>;
L_0x1b64050 .delay 1 (40,40,40) L_0x1b64050/d;
L_0x1b64b20/d .functor OR 1, L_0x1b64860, L_0x1b64050, C4<0>, C4<0>;
L_0x1b64b20 .delay 1 (40,40,40) L_0x1b64b20/d;
v0x1a50b30_0 .net "AandB", 0 0, L_0x1b64860;  1 drivers
v0x1a50c10_0 .net "BxorSub", 0 0, L_0x1b643f0;  1 drivers
v0x1a50cd0_0 .net "a", 0 0, L_0x1b662f0;  alias, 1 drivers
v0x1a50da0_0 .net "b", 0 0, L_0x1b66450;  alias, 1 drivers
v0x1a50e60_0 .net "carryin", 0 0, L_0x1b63bc0;  alias, 1 drivers
v0x1a50f70_0 .net "carryout", 0 0, L_0x1b64b20;  alias, 1 drivers
v0x1a51030_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a510d0_0 .net "res", 0 0, L_0x1b64660;  alias, 1 drivers
v0x1a51190_0 .net "xAorB", 0 0, L_0x1b644b0;  1 drivers
v0x1a512e0_0 .net "xAorBandCin", 0 0, L_0x1b64050;  1 drivers
S_0x1a529c0 .scope generate, "genblk1[21]" "genblk1[21]" 4 165, 4 165 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a52b80 .param/l "i" 0 4 165, +C4<010101>;
S_0x1a52c40 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a529c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1b66390/d .functor AND 1, L_0x1b68d10, L_0x1b68e70, C4<1>, C4<1>;
L_0x1b66390 .delay 1 (40,40,40) L_0x1b66390/d;
L_0x1b65bc0/d .functor NAND 1, L_0x1b68d10, L_0x1b68e70, C4<1>, C4<1>;
L_0x1b65bc0 .delay 1 (20,20,20) L_0x1b65bc0/d;
L_0x1b66a00/d .functor OR 1, L_0x1b68d10, L_0x1b68e70, C4<0>, C4<0>;
L_0x1b66a00 .delay 1 (40,40,40) L_0x1b66a00/d;
L_0x1b66bf0/d .functor NOR 1, L_0x1b68d10, L_0x1b68e70, C4<0>, C4<0>;
L_0x1b66bf0 .delay 1 (20,20,20) L_0x1b66bf0/d;
L_0x1b66cb0/d .functor XOR 1, L_0x1b68d10, L_0x1b68e70, C4<0>, C4<0>;
L_0x1b66cb0 .delay 1 (40,40,40) L_0x1b66cb0/d;
L_0x1b67740/d .functor NOT 1, L_0x1b666a0, C4<0>, C4<0>, C4<0>;
L_0x1b67740 .delay 1 (10,10,10) L_0x1b67740/d;
L_0x1a541e0/d .functor NOT 1, L_0x1b66740, C4<0>, C4<0>, C4<0>;
L_0x1a541e0 .delay 1 (10,10,10) L_0x1a541e0/d;
L_0x1b678f0/d .functor NOT 1, L_0x1b667e0, C4<0>, C4<0>, C4<0>;
L_0x1b678f0 .delay 1 (10,10,10) L_0x1b678f0/d;
L_0x1b67aa0/d .functor AND 1, L_0x1b67080, L_0x1b67740, L_0x1a541e0, L_0x1b678f0;
L_0x1b67aa0 .delay 1 (80,80,80) L_0x1b67aa0/d;
L_0x1b67c50/d .functor AND 1, L_0x1b67080, L_0x1b666a0, L_0x1a541e0, L_0x1b678f0;
L_0x1b67c50 .delay 1 (80,80,80) L_0x1b67c50/d;
L_0x1b67e60/d .functor AND 1, L_0x1b66cb0, L_0x1b67740, L_0x1b66740, L_0x1b678f0;
L_0x1b67e60 .delay 1 (80,80,80) L_0x1b67e60/d;
L_0x1b68040/d .functor AND 1, L_0x1b67080, L_0x1b666a0, L_0x1b66740, L_0x1b678f0;
L_0x1b68040 .delay 1 (80,80,80) L_0x1b68040/d;
L_0x1b68210/d .functor AND 1, L_0x1b66390, L_0x1b67740, L_0x1a541e0, L_0x1b667e0;
L_0x1b68210 .delay 1 (80,80,80) L_0x1b68210/d;
L_0x1b683f0/d .functor AND 1, L_0x1b65bc0, L_0x1b666a0, L_0x1a541e0, L_0x1b667e0;
L_0x1b683f0 .delay 1 (80,80,80) L_0x1b683f0/d;
L_0x1b681a0/d .functor AND 1, L_0x1b66bf0, L_0x1b67740, L_0x1b66740, L_0x1b667e0;
L_0x1b681a0 .delay 1 (80,80,80) L_0x1b681a0/d;
L_0x1b68780/d .functor AND 1, L_0x1b66a00, L_0x1b666a0, L_0x1b66740, L_0x1b667e0;
L_0x1b68780 .delay 1 (80,80,80) L_0x1b68780/d;
L_0x1b68920/0/0 .functor OR 1, L_0x1b67aa0, L_0x1b67c50, L_0x1b67e60, L_0x1b68210;
L_0x1b68920/0/4 .functor OR 1, L_0x1b683f0, L_0x1b681a0, L_0x1b68780, L_0x1b68040;
L_0x1b68920/d .functor OR 1, L_0x1b68920/0/0, L_0x1b68920/0/4, C4<0>, C4<0>;
L_0x1b68920 .delay 1 (160,160,160) L_0x1b68920/d;
v0x1a53b40_0 .net "a", 0 0, L_0x1b68d10;  1 drivers
v0x1a53c00_0 .net "addSub", 0 0, L_0x1b67080;  1 drivers
v0x1a53cd0_0 .net "andRes", 0 0, L_0x1b66390;  1 drivers
v0x1a53da0_0 .net "b", 0 0, L_0x1b68e70;  1 drivers
v0x1a53e70_0 .net "carryIn", 0 0, L_0x1b66600;  1 drivers
v0x1a53f10_0 .net "carryOut", 0 0, L_0x1b67540;  1 drivers
v0x1a53fe0_0 .net "initialResult", 0 0, L_0x1b68920;  1 drivers
v0x1a54080_0 .net "isAdd", 0 0, L_0x1b67aa0;  1 drivers
v0x1a54120_0 .net "isAnd", 0 0, L_0x1b68210;  1 drivers
v0x1a54250_0 .net "isNand", 0 0, L_0x1b683f0;  1 drivers
v0x1a542f0_0 .net "isNor", 0 0, L_0x1b681a0;  1 drivers
v0x1a54390_0 .net "isOr", 0 0, L_0x1b68780;  1 drivers
v0x1a54430_0 .net "isSLT", 0 0, L_0x1b68040;  1 drivers
v0x1a544d0_0 .net "isSub", 0 0, L_0x1b67c50;  1 drivers
v0x1a54590_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a54630_0 .net "isXor", 0 0, L_0x1b67e60;  1 drivers
v0x1a546f0_0 .net "nandRes", 0 0, L_0x1b65bc0;  1 drivers
v0x1a548a0_0 .net "norRes", 0 0, L_0x1b66bf0;  1 drivers
v0x1a54940_0 .net "orRes", 0 0, L_0x1b66a00;  1 drivers
v0x1a549e0_0 .net "s0", 0 0, L_0x1b666a0;  1 drivers
v0x1a54a80_0 .net "s0inv", 0 0, L_0x1b67740;  1 drivers
v0x1a54b40_0 .net "s1", 0 0, L_0x1b66740;  1 drivers
v0x1a54c00_0 .net "s1inv", 0 0, L_0x1a541e0;  1 drivers
v0x1a54cc0_0 .net "s2", 0 0, L_0x1b667e0;  1 drivers
v0x1a54d80_0 .net "s2inv", 0 0, L_0x1b678f0;  1 drivers
v0x1a54e40_0 .net "xorRes", 0 0, L_0x1b66cb0;  1 drivers
S_0x1a52f40 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a52c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1b66e10/d .functor XOR 1, L_0x1b68e70, L_0x1b87770, C4<0>, C4<0>;
L_0x1b66e10 .delay 1 (40,40,40) L_0x1b66e10/d;
L_0x1b66ed0/d .functor XOR 1, L_0x1b68d10, L_0x1b66e10, C4<0>, C4<0>;
L_0x1b66ed0 .delay 1 (40,40,40) L_0x1b66ed0/d;
L_0x1b67080/d .functor XOR 1, L_0x1b66ed0, L_0x1b66600, C4<0>, C4<0>;
L_0x1b67080 .delay 1 (40,40,40) L_0x1b67080/d;
L_0x1b67280/d .functor AND 1, L_0x1b68d10, L_0x1b66e10, C4<1>, C4<1>;
L_0x1b67280 .delay 1 (40,40,40) L_0x1b67280/d;
L_0x1b66a70/d .functor AND 1, L_0x1b66ed0, L_0x1b66600, C4<1>, C4<1>;
L_0x1b66a70 .delay 1 (40,40,40) L_0x1b66a70/d;
L_0x1b67540/d .functor OR 1, L_0x1b67280, L_0x1b66a70, C4<0>, C4<0>;
L_0x1b67540 .delay 1 (40,40,40) L_0x1b67540/d;
v0x1a531d0_0 .net "AandB", 0 0, L_0x1b67280;  1 drivers
v0x1a532b0_0 .net "BxorSub", 0 0, L_0x1b66e10;  1 drivers
v0x1a53370_0 .net "a", 0 0, L_0x1b68d10;  alias, 1 drivers
v0x1a53440_0 .net "b", 0 0, L_0x1b68e70;  alias, 1 drivers
v0x1a53500_0 .net "carryin", 0 0, L_0x1b66600;  alias, 1 drivers
v0x1a53610_0 .net "carryout", 0 0, L_0x1b67540;  alias, 1 drivers
v0x1a536d0_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a53770_0 .net "res", 0 0, L_0x1b67080;  alias, 1 drivers
v0x1a53830_0 .net "xAorB", 0 0, L_0x1b66ed0;  1 drivers
v0x1a53980_0 .net "xAorBandCin", 0 0, L_0x1b66a70;  1 drivers
S_0x1a55020 .scope generate, "genblk1[22]" "genblk1[22]" 4 165, 4 165 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a551e0 .param/l "i" 0 4 165, +C4<010110>;
S_0x1a552a0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a55020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1b68db0/d .functor AND 1, L_0x1b6bc10, L_0x1b6bd70, C4<1>, C4<1>;
L_0x1b68db0 .delay 1 (40,40,40) L_0x1b68db0/d;
L_0x1b685e0/d .functor NAND 1, L_0x1b6bc10, L_0x1b6bd70, C4<1>, C4<1>;
L_0x1b685e0 .delay 1 (20,20,20) L_0x1b685e0/d;
L_0x1b69020/d .functor OR 1, L_0x1b6bc10, L_0x1b6bd70, C4<0>, C4<0>;
L_0x1b69020 .delay 1 (40,40,40) L_0x1b69020/d;
L_0x1b69210/d .functor NOR 1, L_0x1b6bc10, L_0x1b6bd70, C4<0>, C4<0>;
L_0x1b69210 .delay 1 (20,20,20) L_0x1b69210/d;
L_0x1b692d0/d .functor XOR 1, L_0x1b6bc10, L_0x1b6bd70, C4<0>, C4<0>;
L_0x1b692d0 .delay 1 (40,40,40) L_0x1b692d0/d;
L_0x1b6a5d0/d .functor NOT 1, L_0x1b69ce0, C4<0>, C4<0>, C4<0>;
L_0x1b6a5d0 .delay 1 (10,10,10) L_0x1b6a5d0/d;
L_0x1b6a730/d .functor NOT 1, L_0x1b69d80, C4<0>, C4<0>, C4<0>;
L_0x1b6a730 .delay 1 (10,10,10) L_0x1b6a730/d;
L_0x1b6a7f0/d .functor NOT 1, L_0x1b69e20, C4<0>, C4<0>, C4<0>;
L_0x1b6a7f0 .delay 1 (10,10,10) L_0x1b6a7f0/d;
L_0x1b6a9a0/d .functor AND 1, L_0x1b4bf30, L_0x1b6a5d0, L_0x1b6a730, L_0x1b6a7f0;
L_0x1b6a9a0 .delay 1 (80,80,80) L_0x1b6a9a0/d;
L_0x1b6ab50/d .functor AND 1, L_0x1b4bf30, L_0x1b69ce0, L_0x1b6a730, L_0x1b6a7f0;
L_0x1b6ab50 .delay 1 (80,80,80) L_0x1b6ab50/d;
L_0x1b6ad60/d .functor AND 1, L_0x1b692d0, L_0x1b6a5d0, L_0x1b69d80, L_0x1b6a7f0;
L_0x1b6ad60 .delay 1 (80,80,80) L_0x1b6ad60/d;
L_0x1b6af40/d .functor AND 1, L_0x1b4bf30, L_0x1b69ce0, L_0x1b69d80, L_0x1b6a7f0;
L_0x1b6af40 .delay 1 (80,80,80) L_0x1b6af40/d;
L_0x1b6b110/d .functor AND 1, L_0x1b68db0, L_0x1b6a5d0, L_0x1b6a730, L_0x1b69e20;
L_0x1b6b110 .delay 1 (80,80,80) L_0x1b6b110/d;
L_0x1b6b2f0/d .functor AND 1, L_0x1b685e0, L_0x1b69ce0, L_0x1b6a730, L_0x1b69e20;
L_0x1b6b2f0 .delay 1 (80,80,80) L_0x1b6b2f0/d;
L_0x1b6b0a0/d .functor AND 1, L_0x1b69210, L_0x1b6a5d0, L_0x1b69d80, L_0x1b69e20;
L_0x1b6b0a0 .delay 1 (80,80,80) L_0x1b6b0a0/d;
L_0x1b6b680/d .functor AND 1, L_0x1b69020, L_0x1b69ce0, L_0x1b69d80, L_0x1b69e20;
L_0x1b6b680 .delay 1 (80,80,80) L_0x1b6b680/d;
L_0x1b6b820/0/0 .functor OR 1, L_0x1b6a9a0, L_0x1b6ab50, L_0x1b6ad60, L_0x1b6b110;
L_0x1b6b820/0/4 .functor OR 1, L_0x1b6b2f0, L_0x1b6b0a0, L_0x1b6b680, L_0x1b6af40;
L_0x1b6b820/d .functor OR 1, L_0x1b6b820/0/0, L_0x1b6b820/0/4, C4<0>, C4<0>;
L_0x1b6b820 .delay 1 (160,160,160) L_0x1b6b820/d;
v0x1a561e0_0 .net "a", 0 0, L_0x1b6bc10;  1 drivers
v0x1a562a0_0 .net "addSub", 0 0, L_0x1b4bf30;  1 drivers
v0x1a56370_0 .net "andRes", 0 0, L_0x1b68db0;  1 drivers
v0x1a56440_0 .net "b", 0 0, L_0x1b6bd70;  1 drivers
v0x1a56510_0 .net "carryIn", 0 0, L_0x1b69c40;  1 drivers
v0x1a565b0_0 .net "carryOut", 0 0, L_0x1b6a3d0;  1 drivers
v0x1a56680_0 .net "initialResult", 0 0, L_0x1b6b820;  1 drivers
v0x1a56720_0 .net "isAdd", 0 0, L_0x1b6a9a0;  1 drivers
v0x1a567c0_0 .net "isAnd", 0 0, L_0x1b6b110;  1 drivers
v0x1a568f0_0 .net "isNand", 0 0, L_0x1b6b2f0;  1 drivers
v0x1a56990_0 .net "isNor", 0 0, L_0x1b6b0a0;  1 drivers
v0x1a56a30_0 .net "isOr", 0 0, L_0x1b6b680;  1 drivers
v0x1a56af0_0 .net "isSLT", 0 0, L_0x1b6af40;  1 drivers
v0x1a56bb0_0 .net "isSub", 0 0, L_0x1b6ab50;  1 drivers
v0x1a56c70_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a56d10_0 .net "isXor", 0 0, L_0x1b6ad60;  1 drivers
v0x1a56dd0_0 .net "nandRes", 0 0, L_0x1b685e0;  1 drivers
v0x1a56f80_0 .net "norRes", 0 0, L_0x1b69210;  1 drivers
v0x1a57020_0 .net "orRes", 0 0, L_0x1b69020;  1 drivers
v0x1a570c0_0 .net "s0", 0 0, L_0x1b69ce0;  1 drivers
v0x1a57160_0 .net "s0inv", 0 0, L_0x1b6a5d0;  1 drivers
v0x1a57220_0 .net "s1", 0 0, L_0x1b69d80;  1 drivers
v0x1a572e0_0 .net "s1inv", 0 0, L_0x1b6a730;  1 drivers
v0x1a573a0_0 .net "s2", 0 0, L_0x1b69e20;  1 drivers
v0x1a57460_0 .net "s2inv", 0 0, L_0x1b6a7f0;  1 drivers
v0x1a57520_0 .net "xorRes", 0 0, L_0x1b692d0;  1 drivers
S_0x1a555a0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a552a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1b4bc90/d .functor XOR 1, L_0x1b6bd70, L_0x1b87770, C4<0>, C4<0>;
L_0x1b4bc90 .delay 1 (40,40,40) L_0x1b4bc90/d;
L_0x1b4bd80/d .functor XOR 1, L_0x1b6bc10, L_0x1b4bc90, C4<0>, C4<0>;
L_0x1b4bd80 .delay 1 (40,40,40) L_0x1b4bd80/d;
L_0x1b4bf30/d .functor XOR 1, L_0x1b4bd80, L_0x1b69c40, C4<0>, C4<0>;
L_0x1b4bf30 .delay 1 (40,40,40) L_0x1b4bf30/d;
L_0x1b6a110/d .functor AND 1, L_0x1b6bc10, L_0x1b4bc90, C4<1>, C4<1>;
L_0x1b6a110 .delay 1 (40,40,40) L_0x1b6a110/d;
L_0x1b69090/d .functor AND 1, L_0x1b4bd80, L_0x1b69c40, C4<1>, C4<1>;
L_0x1b69090 .delay 1 (40,40,40) L_0x1b69090/d;
L_0x1b6a3d0/d .functor OR 1, L_0x1b6a110, L_0x1b69090, C4<0>, C4<0>;
L_0x1b6a3d0 .delay 1 (40,40,40) L_0x1b6a3d0/d;
v0x1a55870_0 .net "AandB", 0 0, L_0x1b6a110;  1 drivers
v0x1a55950_0 .net "BxorSub", 0 0, L_0x1b4bc90;  1 drivers
v0x1a55a10_0 .net "a", 0 0, L_0x1b6bc10;  alias, 1 drivers
v0x1a55ae0_0 .net "b", 0 0, L_0x1b6bd70;  alias, 1 drivers
v0x1a55ba0_0 .net "carryin", 0 0, L_0x1b69c40;  alias, 1 drivers
v0x1a55cb0_0 .net "carryout", 0 0, L_0x1b6a3d0;  alias, 1 drivers
v0x1a55d70_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a55e10_0 .net "res", 0 0, L_0x1b4bf30;  alias, 1 drivers
v0x1a55ed0_0 .net "xAorB", 0 0, L_0x1b4bd80;  1 drivers
v0x1a56020_0 .net "xAorBandCin", 0 0, L_0x1b69090;  1 drivers
S_0x1a57700 .scope generate, "genblk1[23]" "genblk1[23]" 4 165, 4 165 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a578c0 .param/l "i" 0 4 165, +C4<010111>;
S_0x1a57980 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a57700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1b6bcb0/d .functor AND 1, L_0x1b6e670, L_0x1b6e7d0, C4<1>, C4<1>;
L_0x1b6bcb0 .delay 1 (40,40,40) L_0x1b6bcb0/d;
L_0x1b69f60/d .functor NAND 1, L_0x1b6e670, L_0x1b6e7d0, C4<1>, C4<1>;
L_0x1b69f60 .delay 1 (20,20,20) L_0x1b69f60/d;
L_0x1b6c380/d .functor OR 1, L_0x1b6e670, L_0x1b6e7d0, C4<0>, C4<0>;
L_0x1b6c380 .delay 1 (40,40,40) L_0x1b6c380/d;
L_0x1b6c510/d .functor NOR 1, L_0x1b6e670, L_0x1b6e7d0, C4<0>, C4<0>;
L_0x1b6c510 .delay 1 (20,20,20) L_0x1b6c510/d;
L_0x1b6c5d0/d .functor XOR 1, L_0x1b6e670, L_0x1b6e7d0, C4<0>, C4<0>;
L_0x1b6c5d0 .delay 1 (40,40,40) L_0x1b6c5d0/d;
L_0x1b6cfe0/d .functor NOT 1, L_0x1b6bfb0, C4<0>, C4<0>, C4<0>;
L_0x1b6cfe0 .delay 1 (10,10,10) L_0x1b6cfe0/d;
L_0x1b6d140/d .functor NOT 1, L_0x1b6c050, C4<0>, C4<0>, C4<0>;
L_0x1b6d140 .delay 1 (10,10,10) L_0x1b6d140/d;
L_0x1b6d200/d .functor NOT 1, L_0x1b6c0f0, C4<0>, C4<0>, C4<0>;
L_0x1b6d200 .delay 1 (10,10,10) L_0x1b6d200/d;
L_0x1b6d3b0/d .functor AND 1, L_0x1b6c900, L_0x1b6cfe0, L_0x1b6d140, L_0x1b6d200;
L_0x1b6d3b0 .delay 1 (80,80,80) L_0x1b6d3b0/d;
L_0x1b6d560/d .functor AND 1, L_0x1b6c900, L_0x1b6bfb0, L_0x1b6d140, L_0x1b6d200;
L_0x1b6d560 .delay 1 (80,80,80) L_0x1b6d560/d;
L_0x1b6d770/d .functor AND 1, L_0x1b6c5d0, L_0x1b6cfe0, L_0x1b6c050, L_0x1b6d200;
L_0x1b6d770 .delay 1 (80,80,80) L_0x1b6d770/d;
L_0x1b6d950/d .functor AND 1, L_0x1b6c900, L_0x1b6bfb0, L_0x1b6c050, L_0x1b6d200;
L_0x1b6d950 .delay 1 (80,80,80) L_0x1b6d950/d;
L_0x1b6db20/d .functor AND 1, L_0x1b6bcb0, L_0x1b6cfe0, L_0x1b6d140, L_0x1b6c0f0;
L_0x1b6db20 .delay 1 (80,80,80) L_0x1b6db20/d;
L_0x1b6dd00/d .functor AND 1, L_0x1b69f60, L_0x1b6bfb0, L_0x1b6d140, L_0x1b6c0f0;
L_0x1b6dd00 .delay 1 (80,80,80) L_0x1b6dd00/d;
L_0x1b6dab0/d .functor AND 1, L_0x1b6c510, L_0x1b6cfe0, L_0x1b6c050, L_0x1b6c0f0;
L_0x1b6dab0 .delay 1 (80,80,80) L_0x1b6dab0/d;
L_0x1b6e0e0/d .functor AND 1, L_0x1b6c380, L_0x1b6bfb0, L_0x1b6c050, L_0x1b6c0f0;
L_0x1b6e0e0 .delay 1 (80,80,80) L_0x1b6e0e0/d;
L_0x1b6e280/0/0 .functor OR 1, L_0x1b6d3b0, L_0x1b6d560, L_0x1b6d770, L_0x1b6db20;
L_0x1b6e280/0/4 .functor OR 1, L_0x1b6dd00, L_0x1b6dab0, L_0x1b6e0e0, L_0x1b6d950;
L_0x1b6e280/d .functor OR 1, L_0x1b6e280/0/0, L_0x1b6e280/0/4, C4<0>, C4<0>;
L_0x1b6e280 .delay 1 (160,160,160) L_0x1b6e280/d;
v0x1a58880_0 .net "a", 0 0, L_0x1b6e670;  1 drivers
v0x1a58940_0 .net "addSub", 0 0, L_0x1b6c900;  1 drivers
v0x1a58a10_0 .net "andRes", 0 0, L_0x1b6bcb0;  1 drivers
v0x1a58ae0_0 .net "b", 0 0, L_0x1b6e7d0;  1 drivers
v0x1a58bb0_0 .net "carryIn", 0 0, L_0x1b6c440;  1 drivers
v0x1a58c50_0 .net "carryOut", 0 0, L_0x1b6cde0;  1 drivers
v0x1a58d20_0 .net "initialResult", 0 0, L_0x1b6e280;  1 drivers
v0x1a58dc0_0 .net "isAdd", 0 0, L_0x1b6d3b0;  1 drivers
v0x1a58e60_0 .net "isAnd", 0 0, L_0x1b6db20;  1 drivers
v0x1a58f90_0 .net "isNand", 0 0, L_0x1b6dd00;  1 drivers
v0x1a59030_0 .net "isNor", 0 0, L_0x1b6dab0;  1 drivers
v0x1a590d0_0 .net "isOr", 0 0, L_0x1b6e0e0;  1 drivers
v0x1a59190_0 .net "isSLT", 0 0, L_0x1b6d950;  1 drivers
v0x1a59250_0 .net "isSub", 0 0, L_0x1b6d560;  1 drivers
v0x1a59310_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a593b0_0 .net "isXor", 0 0, L_0x1b6d770;  1 drivers
v0x1a59470_0 .net "nandRes", 0 0, L_0x1b69f60;  1 drivers
v0x1a59620_0 .net "norRes", 0 0, L_0x1b6c510;  1 drivers
v0x1a596c0_0 .net "orRes", 0 0, L_0x1b6c380;  1 drivers
v0x1a59760_0 .net "s0", 0 0, L_0x1b6bfb0;  1 drivers
v0x1a59800_0 .net "s0inv", 0 0, L_0x1b6cfe0;  1 drivers
v0x1a598c0_0 .net "s1", 0 0, L_0x1b6c050;  1 drivers
v0x1a59980_0 .net "s1inv", 0 0, L_0x1b6d140;  1 drivers
v0x1a59a40_0 .net "s2", 0 0, L_0x1b6c0f0;  1 drivers
v0x1a59b00_0 .net "s2inv", 0 0, L_0x1b6d200;  1 drivers
v0x1a59bc0_0 .net "xorRes", 0 0, L_0x1b6c5d0;  1 drivers
S_0x1a57c80 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a57980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1b6c730/d .functor XOR 1, L_0x1b6e7d0, L_0x1b87770, C4<0>, C4<0>;
L_0x1b6c730 .delay 1 (40,40,40) L_0x1b6c730/d;
L_0x1b6c7a0/d .functor XOR 1, L_0x1b6e670, L_0x1b6c730, C4<0>, C4<0>;
L_0x1b6c7a0 .delay 1 (40,40,40) L_0x1b6c7a0/d;
L_0x1b6c900/d .functor XOR 1, L_0x1b6c7a0, L_0x1b6c440, C4<0>, C4<0>;
L_0x1b6c900 .delay 1 (40,40,40) L_0x1b6c900/d;
L_0x1b6cb00/d .functor AND 1, L_0x1b6e670, L_0x1b6c730, C4<1>, C4<1>;
L_0x1b6cb00 .delay 1 (40,40,40) L_0x1b6cb00/d;
L_0x1b6cd70/d .functor AND 1, L_0x1b6c7a0, L_0x1b6c440, C4<1>, C4<1>;
L_0x1b6cd70 .delay 1 (40,40,40) L_0x1b6cd70/d;
L_0x1b6cde0/d .functor OR 1, L_0x1b6cb00, L_0x1b6cd70, C4<0>, C4<0>;
L_0x1b6cde0 .delay 1 (40,40,40) L_0x1b6cde0/d;
v0x1a57f10_0 .net "AandB", 0 0, L_0x1b6cb00;  1 drivers
v0x1a57ff0_0 .net "BxorSub", 0 0, L_0x1b6c730;  1 drivers
v0x1a580b0_0 .net "a", 0 0, L_0x1b6e670;  alias, 1 drivers
v0x1a58180_0 .net "b", 0 0, L_0x1b6e7d0;  alias, 1 drivers
v0x1a58240_0 .net "carryin", 0 0, L_0x1b6c440;  alias, 1 drivers
v0x1a58350_0 .net "carryout", 0 0, L_0x1b6cde0;  alias, 1 drivers
v0x1a58410_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a584b0_0 .net "res", 0 0, L_0x1b6c900;  alias, 1 drivers
v0x1a58570_0 .net "xAorB", 0 0, L_0x1b6c7a0;  1 drivers
v0x1a586c0_0 .net "xAorBandCin", 0 0, L_0x1b6cd70;  1 drivers
S_0x1a59da0 .scope generate, "genblk1[24]" "genblk1[24]" 4 165, 4 165 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a59f60 .param/l "i" 0 4 165, +C4<011000>;
S_0x1a5a020 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a59da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1b6e710/d .functor AND 1, L_0x1b71130, L_0x1b71290, C4<1>, C4<1>;
L_0x1b6e710 .delay 1 (40,40,40) L_0x1b6e710/d;
L_0x1b6def0/d .functor NAND 1, L_0x1b71130, L_0x1b71290, C4<1>, C4<1>;
L_0x1b6def0 .delay 1 (20,20,20) L_0x1b6def0/d;
L_0x1b6c2d0/d .functor OR 1, L_0x1b71130, L_0x1b71290, C4<0>, C4<0>;
L_0x1b6c2d0 .delay 1 (40,40,40) L_0x1b6c2d0/d;
L_0x1b6ef30/d .functor NOR 1, L_0x1b71130, L_0x1b71290, C4<0>, C4<0>;
L_0x1b6ef30 .delay 1 (20,20,20) L_0x1b6ef30/d;
L_0x1b6eff0/d .functor XOR 1, L_0x1b71130, L_0x1b71290, C4<0>, C4<0>;
L_0x1b6eff0 .delay 1 (40,40,40) L_0x1b6eff0/d;
L_0x1b6faa0/d .functor NOT 1, L_0x1b6ea10, C4<0>, C4<0>, C4<0>;
L_0x1b6faa0 .delay 1 (10,10,10) L_0x1b6faa0/d;
L_0x1b6fc00/d .functor NOT 1, L_0x1b6eab0, C4<0>, C4<0>, C4<0>;
L_0x1b6fc00 .delay 1 (10,10,10) L_0x1b6fc00/d;
L_0x1b6fcc0/d .functor NOT 1, L_0x1b6eb50, C4<0>, C4<0>, C4<0>;
L_0x1b6fcc0 .delay 1 (10,10,10) L_0x1b6fcc0/d;
L_0x1b6fe70/d .functor AND 1, L_0x1b6f3c0, L_0x1b6faa0, L_0x1b6fc00, L_0x1b6fcc0;
L_0x1b6fe70 .delay 1 (80,80,80) L_0x1b6fe70/d;
L_0x1b70020/d .functor AND 1, L_0x1b6f3c0, L_0x1b6ea10, L_0x1b6fc00, L_0x1b6fcc0;
L_0x1b70020 .delay 1 (80,80,80) L_0x1b70020/d;
L_0x1b70230/d .functor AND 1, L_0x1b6eff0, L_0x1b6faa0, L_0x1b6eab0, L_0x1b6fcc0;
L_0x1b70230 .delay 1 (80,80,80) L_0x1b70230/d;
L_0x1b70410/d .functor AND 1, L_0x1b6f3c0, L_0x1b6ea10, L_0x1b6eab0, L_0x1b6fcc0;
L_0x1b70410 .delay 1 (80,80,80) L_0x1b70410/d;
L_0x1b705e0/d .functor AND 1, L_0x1b6e710, L_0x1b6faa0, L_0x1b6fc00, L_0x1b6eb50;
L_0x1b705e0 .delay 1 (80,80,80) L_0x1b705e0/d;
L_0x1b707c0/d .functor AND 1, L_0x1b6def0, L_0x1b6ea10, L_0x1b6fc00, L_0x1b6eb50;
L_0x1b707c0 .delay 1 (80,80,80) L_0x1b707c0/d;
L_0x1b70570/d .functor AND 1, L_0x1b6ef30, L_0x1b6faa0, L_0x1b6eab0, L_0x1b6eb50;
L_0x1b70570 .delay 1 (80,80,80) L_0x1b70570/d;
L_0x1b70ba0/d .functor AND 1, L_0x1b6c2d0, L_0x1b6ea10, L_0x1b6eab0, L_0x1b6eb50;
L_0x1b70ba0 .delay 1 (80,80,80) L_0x1b70ba0/d;
L_0x1b70d40/0/0 .functor OR 1, L_0x1b6fe70, L_0x1b70020, L_0x1b70230, L_0x1b705e0;
L_0x1b70d40/0/4 .functor OR 1, L_0x1b707c0, L_0x1b70570, L_0x1b70ba0, L_0x1b70410;
L_0x1b70d40/d .functor OR 1, L_0x1b70d40/0/0, L_0x1b70d40/0/4, C4<0>, C4<0>;
L_0x1b70d40 .delay 1 (160,160,160) L_0x1b70d40/d;
v0x1a5af20_0 .net "a", 0 0, L_0x1b71130;  1 drivers
v0x1a5afe0_0 .net "addSub", 0 0, L_0x1b6f3c0;  1 drivers
v0x1a5b0b0_0 .net "andRes", 0 0, L_0x1b6e710;  1 drivers
v0x1a5b180_0 .net "b", 0 0, L_0x1b71290;  1 drivers
v0x1a5b250_0 .net "carryIn", 0 0, L_0x1b6ee60;  1 drivers
v0x1a5b2f0_0 .net "carryOut", 0 0, L_0x1b6f8a0;  1 drivers
v0x1a5b3c0_0 .net "initialResult", 0 0, L_0x1b70d40;  1 drivers
v0x1a5b460_0 .net "isAdd", 0 0, L_0x1b6fe70;  1 drivers
v0x1a5b500_0 .net "isAnd", 0 0, L_0x1b705e0;  1 drivers
v0x1a5b630_0 .net "isNand", 0 0, L_0x1b707c0;  1 drivers
v0x1a5b6d0_0 .net "isNor", 0 0, L_0x1b70570;  1 drivers
v0x1a5b770_0 .net "isOr", 0 0, L_0x1b70ba0;  1 drivers
v0x1a5b830_0 .net "isSLT", 0 0, L_0x1b70410;  1 drivers
v0x1a5b8f0_0 .net "isSub", 0 0, L_0x1b70020;  1 drivers
v0x1a5b9b0_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a5ba50_0 .net "isXor", 0 0, L_0x1b70230;  1 drivers
v0x1a5bb10_0 .net "nandRes", 0 0, L_0x1b6def0;  1 drivers
v0x1a5bcc0_0 .net "norRes", 0 0, L_0x1b6ef30;  1 drivers
v0x1a5bd60_0 .net "orRes", 0 0, L_0x1b6c2d0;  1 drivers
v0x1a5be00_0 .net "s0", 0 0, L_0x1b6ea10;  1 drivers
v0x1a5bea0_0 .net "s0inv", 0 0, L_0x1b6faa0;  1 drivers
v0x1a5bf60_0 .net "s1", 0 0, L_0x1b6eab0;  1 drivers
v0x1a5c020_0 .net "s1inv", 0 0, L_0x1b6fc00;  1 drivers
v0x1a5c0e0_0 .net "s2", 0 0, L_0x1b6eb50;  1 drivers
v0x1a5c1a0_0 .net "s2inv", 0 0, L_0x1b6fcc0;  1 drivers
v0x1a5c260_0 .net "xorRes", 0 0, L_0x1b6eff0;  1 drivers
S_0x1a5a320 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a5a020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1b6f150/d .functor XOR 1, L_0x1b71290, L_0x1b87770, C4<0>, C4<0>;
L_0x1b6f150 .delay 1 (40,40,40) L_0x1b6f150/d;
L_0x1b6f210/d .functor XOR 1, L_0x1b71130, L_0x1b6f150, C4<0>, C4<0>;
L_0x1b6f210 .delay 1 (40,40,40) L_0x1b6f210/d;
L_0x1b6f3c0/d .functor XOR 1, L_0x1b6f210, L_0x1b6ee60, C4<0>, C4<0>;
L_0x1b6f3c0 .delay 1 (40,40,40) L_0x1b6f3c0/d;
L_0x1b6f5c0/d .functor AND 1, L_0x1b71130, L_0x1b6f150, C4<1>, C4<1>;
L_0x1b6f5c0 .delay 1 (40,40,40) L_0x1b6f5c0/d;
L_0x1b6f830/d .functor AND 1, L_0x1b6f210, L_0x1b6ee60, C4<1>, C4<1>;
L_0x1b6f830 .delay 1 (40,40,40) L_0x1b6f830/d;
L_0x1b6f8a0/d .functor OR 1, L_0x1b6f5c0, L_0x1b6f830, C4<0>, C4<0>;
L_0x1b6f8a0 .delay 1 (40,40,40) L_0x1b6f8a0/d;
v0x1a5a5b0_0 .net "AandB", 0 0, L_0x1b6f5c0;  1 drivers
v0x1a5a690_0 .net "BxorSub", 0 0, L_0x1b6f150;  1 drivers
v0x1a5a750_0 .net "a", 0 0, L_0x1b71130;  alias, 1 drivers
v0x1a5a820_0 .net "b", 0 0, L_0x1b71290;  alias, 1 drivers
v0x1a5a8e0_0 .net "carryin", 0 0, L_0x1b6ee60;  alias, 1 drivers
v0x1a5a9f0_0 .net "carryout", 0 0, L_0x1b6f8a0;  alias, 1 drivers
v0x1a5aab0_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a5ab50_0 .net "res", 0 0, L_0x1b6f3c0;  alias, 1 drivers
v0x1a5ac10_0 .net "xAorB", 0 0, L_0x1b6f210;  1 drivers
v0x1a5ad60_0 .net "xAorBandCin", 0 0, L_0x1b6f830;  1 drivers
S_0x1a5c440 .scope generate, "genblk1[25]" "genblk1[25]" 4 165, 4 165 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a5c600 .param/l "i" 0 4 165, +C4<011001>;
S_0x1a5c6c0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a5c440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1b711d0/d .functor AND 1, L_0x1b73b90, L_0x1b73cf0, C4<1>, C4<1>;
L_0x1b711d0 .delay 1 (40,40,40) L_0x1b711d0/d;
L_0x1b709b0/d .functor NAND 1, L_0x1b73b90, L_0x1b73cf0, C4<1>, C4<1>;
L_0x1b709b0 .delay 1 (20,20,20) L_0x1b709b0/d;
L_0x1b6ece0/d .functor OR 1, L_0x1b73b90, L_0x1b73cf0, C4<0>, C4<0>;
L_0x1b6ece0 .delay 1 (40,40,40) L_0x1b6ece0/d;
L_0x1b719e0/d .functor NOR 1, L_0x1b73b90, L_0x1b73cf0, C4<0>, C4<0>;
L_0x1b719e0 .delay 1 (20,20,20) L_0x1b719e0/d;
L_0x1b71aa0/d .functor XOR 1, L_0x1b73b90, L_0x1b73cf0, C4<0>, C4<0>;
L_0x1b71aa0 .delay 1 (40,40,40) L_0x1b71aa0/d;
L_0x1b72500/d .functor NOT 1, L_0x1b714e0, C4<0>, C4<0>, C4<0>;
L_0x1b72500 .delay 1 (10,10,10) L_0x1b72500/d;
L_0x1b72660/d .functor NOT 1, L_0x1b71580, C4<0>, C4<0>, C4<0>;
L_0x1b72660 .delay 1 (10,10,10) L_0x1b72660/d;
L_0x1b72720/d .functor NOT 1, L_0x1b71620, C4<0>, C4<0>, C4<0>;
L_0x1b72720 .delay 1 (10,10,10) L_0x1b72720/d;
L_0x1b728d0/d .functor AND 1, L_0x1b71e20, L_0x1b72500, L_0x1b72660, L_0x1b72720;
L_0x1b728d0 .delay 1 (80,80,80) L_0x1b728d0/d;
L_0x1b72a80/d .functor AND 1, L_0x1b71e20, L_0x1b714e0, L_0x1b72660, L_0x1b72720;
L_0x1b72a80 .delay 1 (80,80,80) L_0x1b72a80/d;
L_0x1b72c90/d .functor AND 1, L_0x1b71aa0, L_0x1b72500, L_0x1b71580, L_0x1b72720;
L_0x1b72c90 .delay 1 (80,80,80) L_0x1b72c90/d;
L_0x1b72e70/d .functor AND 1, L_0x1b71e20, L_0x1b714e0, L_0x1b71580, L_0x1b72720;
L_0x1b72e70 .delay 1 (80,80,80) L_0x1b72e70/d;
L_0x1b73040/d .functor AND 1, L_0x1b711d0, L_0x1b72500, L_0x1b72660, L_0x1b71620;
L_0x1b73040 .delay 1 (80,80,80) L_0x1b73040/d;
L_0x1b73220/d .functor AND 1, L_0x1b709b0, L_0x1b714e0, L_0x1b72660, L_0x1b71620;
L_0x1b73220 .delay 1 (80,80,80) L_0x1b73220/d;
L_0x1b72fd0/d .functor AND 1, L_0x1b719e0, L_0x1b72500, L_0x1b71580, L_0x1b71620;
L_0x1b72fd0 .delay 1 (80,80,80) L_0x1b72fd0/d;
L_0x1b73600/d .functor AND 1, L_0x1b6ece0, L_0x1b714e0, L_0x1b71580, L_0x1b71620;
L_0x1b73600 .delay 1 (80,80,80) L_0x1b73600/d;
L_0x1b737a0/0/0 .functor OR 1, L_0x1b728d0, L_0x1b72a80, L_0x1b72c90, L_0x1b73040;
L_0x1b737a0/0/4 .functor OR 1, L_0x1b73220, L_0x1b72fd0, L_0x1b73600, L_0x1b72e70;
L_0x1b737a0/d .functor OR 1, L_0x1b737a0/0/0, L_0x1b737a0/0/4, C4<0>, C4<0>;
L_0x1b737a0 .delay 1 (160,160,160) L_0x1b737a0/d;
v0x1a5d5c0_0 .net "a", 0 0, L_0x1b73b90;  1 drivers
v0x1a5d680_0 .net "addSub", 0 0, L_0x1b71e20;  1 drivers
v0x1a5d750_0 .net "andRes", 0 0, L_0x1b711d0;  1 drivers
v0x1a5d820_0 .net "b", 0 0, L_0x1b73cf0;  1 drivers
v0x1a5d8f0_0 .net "carryIn", 0 0, L_0x1b71440;  1 drivers
v0x1a5d990_0 .net "carryOut", 0 0, L_0x1b72300;  1 drivers
v0x1a5da60_0 .net "initialResult", 0 0, L_0x1b737a0;  1 drivers
v0x1a5db00_0 .net "isAdd", 0 0, L_0x1b728d0;  1 drivers
v0x1a5dba0_0 .net "isAnd", 0 0, L_0x1b73040;  1 drivers
v0x1a5dcd0_0 .net "isNand", 0 0, L_0x1b73220;  1 drivers
v0x1a5dd70_0 .net "isNor", 0 0, L_0x1b72fd0;  1 drivers
v0x1a5de10_0 .net "isOr", 0 0, L_0x1b73600;  1 drivers
v0x1a5ded0_0 .net "isSLT", 0 0, L_0x1b72e70;  1 drivers
v0x1a5df90_0 .net "isSub", 0 0, L_0x1b72a80;  1 drivers
v0x1a5e050_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a5e0f0_0 .net "isXor", 0 0, L_0x1b72c90;  1 drivers
v0x1a5e1b0_0 .net "nandRes", 0 0, L_0x1b709b0;  1 drivers
v0x1a5e360_0 .net "norRes", 0 0, L_0x1b719e0;  1 drivers
v0x1a5e400_0 .net "orRes", 0 0, L_0x1b6ece0;  1 drivers
v0x1a5e4a0_0 .net "s0", 0 0, L_0x1b714e0;  1 drivers
v0x1a5e540_0 .net "s0inv", 0 0, L_0x1b72500;  1 drivers
v0x1a5e600_0 .net "s1", 0 0, L_0x1b71580;  1 drivers
v0x1a5e6c0_0 .net "s1inv", 0 0, L_0x1b72660;  1 drivers
v0x1a5e780_0 .net "s2", 0 0, L_0x1b71620;  1 drivers
v0x1a5e840_0 .net "s2inv", 0 0, L_0x1b72720;  1 drivers
v0x1a5e900_0 .net "xorRes", 0 0, L_0x1b71aa0;  1 drivers
S_0x1a5c9c0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a5c6c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1b71c00/d .functor XOR 1, L_0x1b73cf0, L_0x1b87770, C4<0>, C4<0>;
L_0x1b71c00 .delay 1 (40,40,40) L_0x1b71c00/d;
L_0x1b71cc0/d .functor XOR 1, L_0x1b73b90, L_0x1b71c00, C4<0>, C4<0>;
L_0x1b71cc0 .delay 1 (40,40,40) L_0x1b71cc0/d;
L_0x1b71e20/d .functor XOR 1, L_0x1b71cc0, L_0x1b71440, C4<0>, C4<0>;
L_0x1b71e20 .delay 1 (40,40,40) L_0x1b71e20/d;
L_0x1b72020/d .functor AND 1, L_0x1b73b90, L_0x1b71c00, C4<1>, C4<1>;
L_0x1b72020 .delay 1 (40,40,40) L_0x1b72020/d;
L_0x1b72290/d .functor AND 1, L_0x1b71cc0, L_0x1b71440, C4<1>, C4<1>;
L_0x1b72290 .delay 1 (40,40,40) L_0x1b72290/d;
L_0x1b72300/d .functor OR 1, L_0x1b72020, L_0x1b72290, C4<0>, C4<0>;
L_0x1b72300 .delay 1 (40,40,40) L_0x1b72300/d;
v0x1a5cc50_0 .net "AandB", 0 0, L_0x1b72020;  1 drivers
v0x1a5cd30_0 .net "BxorSub", 0 0, L_0x1b71c00;  1 drivers
v0x1a5cdf0_0 .net "a", 0 0, L_0x1b73b90;  alias, 1 drivers
v0x1a5cec0_0 .net "b", 0 0, L_0x1b73cf0;  alias, 1 drivers
v0x1a5cf80_0 .net "carryin", 0 0, L_0x1b71440;  alias, 1 drivers
v0x1a5d090_0 .net "carryout", 0 0, L_0x1b72300;  alias, 1 drivers
v0x1a5d150_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a5d1f0_0 .net "res", 0 0, L_0x1b71e20;  alias, 1 drivers
v0x1a5d2b0_0 .net "xAorB", 0 0, L_0x1b71cc0;  1 drivers
v0x1a5d400_0 .net "xAorBandCin", 0 0, L_0x1b72290;  1 drivers
S_0x1a5eae0 .scope generate, "genblk1[26]" "genblk1[26]" 4 165, 4 165 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a5eca0 .param/l "i" 0 4 165, +C4<011010>;
S_0x1a5ed60 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a5eae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1b73c30/d .functor AND 1, L_0x1b76600, L_0x1b4b760, C4<1>, C4<1>;
L_0x1b73c30 .delay 1 (40,40,40) L_0x1b73c30/d;
L_0x1b6eda0/d .functor NAND 1, L_0x1b76600, L_0x1b4b760, C4<1>, C4<1>;
L_0x1b6eda0 .delay 1 (20,20,20) L_0x1b6eda0/d;
L_0x1b71760/d .functor OR 1, L_0x1b76600, L_0x1b4b760, C4<0>, C4<0>;
L_0x1b71760 .delay 1 (40,40,40) L_0x1b71760/d;
L_0x1b74420/d .functor NOR 1, L_0x1b76600, L_0x1b4b760, C4<0>, C4<0>;
L_0x1b74420 .delay 1 (20,20,20) L_0x1b74420/d;
L_0x1b744e0/d .functor XOR 1, L_0x1b76600, L_0x1b4b760, C4<0>, C4<0>;
L_0x1b744e0 .delay 1 (40,40,40) L_0x1b744e0/d;
L_0x1b74f70/d .functor NOT 1, L_0x1b76ca0, C4<0>, C4<0>, C4<0>;
L_0x1b74f70 .delay 1 (10,10,10) L_0x1b74f70/d;
L_0x1b750d0/d .functor NOT 1, L_0x1b73ea0, C4<0>, C4<0>, C4<0>;
L_0x1b750d0 .delay 1 (10,10,10) L_0x1b750d0/d;
L_0x1b75190/d .functor NOT 1, L_0x1b73f40, C4<0>, C4<0>, C4<0>;
L_0x1b75190 .delay 1 (10,10,10) L_0x1b75190/d;
L_0x1b75340/d .functor AND 1, L_0x1b748b0, L_0x1b74f70, L_0x1b750d0, L_0x1b75190;
L_0x1b75340 .delay 1 (80,80,80) L_0x1b75340/d;
L_0x1b754f0/d .functor AND 1, L_0x1b748b0, L_0x1b76ca0, L_0x1b750d0, L_0x1b75190;
L_0x1b754f0 .delay 1 (80,80,80) L_0x1b754f0/d;
L_0x1b75700/d .functor AND 1, L_0x1b744e0, L_0x1b74f70, L_0x1b73ea0, L_0x1b75190;
L_0x1b75700 .delay 1 (80,80,80) L_0x1b75700/d;
L_0x1b758e0/d .functor AND 1, L_0x1b748b0, L_0x1b76ca0, L_0x1b73ea0, L_0x1b75190;
L_0x1b758e0 .delay 1 (80,80,80) L_0x1b758e0/d;
L_0x1b75ab0/d .functor AND 1, L_0x1b73c30, L_0x1b74f70, L_0x1b750d0, L_0x1b73f40;
L_0x1b75ab0 .delay 1 (80,80,80) L_0x1b75ab0/d;
L_0x1b75c90/d .functor AND 1, L_0x1b6eda0, L_0x1b76ca0, L_0x1b750d0, L_0x1b73f40;
L_0x1b75c90 .delay 1 (80,80,80) L_0x1b75c90/d;
L_0x1b75a40/d .functor AND 1, L_0x1b74420, L_0x1b74f70, L_0x1b73ea0, L_0x1b73f40;
L_0x1b75a40 .delay 1 (80,80,80) L_0x1b75a40/d;
L_0x1b76070/d .functor AND 1, L_0x1b71760, L_0x1b76ca0, L_0x1b73ea0, L_0x1b73f40;
L_0x1b76070 .delay 1 (80,80,80) L_0x1b76070/d;
L_0x1b76210/0/0 .functor OR 1, L_0x1b75340, L_0x1b754f0, L_0x1b75700, L_0x1b75ab0;
L_0x1b76210/0/4 .functor OR 1, L_0x1b75c90, L_0x1b75a40, L_0x1b76070, L_0x1b758e0;
L_0x1b76210/d .functor OR 1, L_0x1b76210/0/0, L_0x1b76210/0/4, C4<0>, C4<0>;
L_0x1b76210 .delay 1 (160,160,160) L_0x1b76210/d;
v0x1a5fc60_0 .net "a", 0 0, L_0x1b76600;  1 drivers
v0x1a5fd20_0 .net "addSub", 0 0, L_0x1b748b0;  1 drivers
v0x1a5fdf0_0 .net "andRes", 0 0, L_0x1b73c30;  1 drivers
v0x1a5fec0_0 .net "b", 0 0, L_0x1b4b760;  1 drivers
v0x1a5ff90_0 .net "carryIn", 0 0, L_0x1b76b70;  1 drivers
v0x1a60030_0 .net "carryOut", 0 0, L_0x1b74d70;  1 drivers
v0x1a60100_0 .net "initialResult", 0 0, L_0x1b76210;  1 drivers
v0x1a601a0_0 .net "isAdd", 0 0, L_0x1b75340;  1 drivers
v0x1a60240_0 .net "isAnd", 0 0, L_0x1b75ab0;  1 drivers
v0x1a60370_0 .net "isNand", 0 0, L_0x1b75c90;  1 drivers
v0x1a60410_0 .net "isNor", 0 0, L_0x1b75a40;  1 drivers
v0x1a604b0_0 .net "isOr", 0 0, L_0x1b76070;  1 drivers
v0x1a60570_0 .net "isSLT", 0 0, L_0x1b758e0;  1 drivers
v0x1a60630_0 .net "isSub", 0 0, L_0x1b754f0;  1 drivers
v0x1a606f0_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a60790_0 .net "isXor", 0 0, L_0x1b75700;  1 drivers
v0x1a60850_0 .net "nandRes", 0 0, L_0x1b6eda0;  1 drivers
v0x1a60a00_0 .net "norRes", 0 0, L_0x1b74420;  1 drivers
v0x1a60aa0_0 .net "orRes", 0 0, L_0x1b71760;  1 drivers
v0x1a60b40_0 .net "s0", 0 0, L_0x1b76ca0;  1 drivers
v0x1a60be0_0 .net "s0inv", 0 0, L_0x1b74f70;  1 drivers
v0x1a60ca0_0 .net "s1", 0 0, L_0x1b73ea0;  1 drivers
v0x1a60d60_0 .net "s1inv", 0 0, L_0x1b750d0;  1 drivers
v0x1a60e20_0 .net "s2", 0 0, L_0x1b73f40;  1 drivers
v0x1a60ee0_0 .net "s2inv", 0 0, L_0x1b75190;  1 drivers
v0x1a60fa0_0 .net "xorRes", 0 0, L_0x1b744e0;  1 drivers
S_0x1a5f060 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a5ed60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1b74640/d .functor XOR 1, L_0x1b4b760, L_0x1b87770, C4<0>, C4<0>;
L_0x1b74640 .delay 1 (40,40,40) L_0x1b74640/d;
L_0x1b74700/d .functor XOR 1, L_0x1b76600, L_0x1b74640, C4<0>, C4<0>;
L_0x1b74700 .delay 1 (40,40,40) L_0x1b74700/d;
L_0x1b748b0/d .functor XOR 1, L_0x1b74700, L_0x1b76b70, C4<0>, C4<0>;
L_0x1b748b0 .delay 1 (40,40,40) L_0x1b748b0/d;
L_0x1b74ab0/d .functor AND 1, L_0x1b76600, L_0x1b74640, C4<1>, C4<1>;
L_0x1b74ab0 .delay 1 (40,40,40) L_0x1b74ab0/d;
L_0x1b717d0/d .functor AND 1, L_0x1b74700, L_0x1b76b70, C4<1>, C4<1>;
L_0x1b717d0 .delay 1 (40,40,40) L_0x1b717d0/d;
L_0x1b74d70/d .functor OR 1, L_0x1b74ab0, L_0x1b717d0, C4<0>, C4<0>;
L_0x1b74d70 .delay 1 (40,40,40) L_0x1b74d70/d;
v0x1a5f2f0_0 .net "AandB", 0 0, L_0x1b74ab0;  1 drivers
v0x1a5f3d0_0 .net "BxorSub", 0 0, L_0x1b74640;  1 drivers
v0x1a5f490_0 .net "a", 0 0, L_0x1b76600;  alias, 1 drivers
v0x1a5f560_0 .net "b", 0 0, L_0x1b4b760;  alias, 1 drivers
v0x1a5f620_0 .net "carryin", 0 0, L_0x1b76b70;  alias, 1 drivers
v0x1a5f730_0 .net "carryout", 0 0, L_0x1b74d70;  alias, 1 drivers
v0x1a5f7f0_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a5f890_0 .net "res", 0 0, L_0x1b748b0;  alias, 1 drivers
v0x1a5f950_0 .net "xAorB", 0 0, L_0x1b74700;  1 drivers
v0x1a5faa0_0 .net "xAorBandCin", 0 0, L_0x1b717d0;  1 drivers
S_0x1a61180 .scope generate, "genblk1[27]" "genblk1[27]" 4 165, 4 165 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a61340 .param/l "i" 0 4 165, +C4<011011>;
S_0x1a61400 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a61180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1b766a0/d .functor AND 1, L_0x1b79270, L_0x1b793d0, C4<1>, C4<1>;
L_0x1b766a0 .delay 1 (40,40,40) L_0x1b766a0/d;
L_0x1b75e80/d .functor NAND 1, L_0x1b79270, L_0x1b793d0, C4<1>, C4<1>;
L_0x1b75e80 .delay 1 (20,20,20) L_0x1b75e80/d;
L_0x1b74080/d .functor OR 1, L_0x1b79270, L_0x1b793d0, C4<0>, C4<0>;
L_0x1b74080 .delay 1 (40,40,40) L_0x1b74080/d;
L_0x1b74270/d .functor NOR 1, L_0x1b79270, L_0x1b793d0, C4<0>, C4<0>;
L_0x1b74270 .delay 1 (20,20,20) L_0x1b74270/d;
L_0x1b74380/d .functor XOR 1, L_0x1b79270, L_0x1b793d0, C4<0>, C4<0>;
L_0x1b74380 .delay 1 (40,40,40) L_0x1b74380/d;
L_0x1b77be0/d .functor NOT 1, L_0x1b76de0, C4<0>, C4<0>, C4<0>;
L_0x1b77be0 .delay 1 (10,10,10) L_0x1b77be0/d;
L_0x1b77d40/d .functor NOT 1, L_0x1b76e80, C4<0>, C4<0>, C4<0>;
L_0x1b77d40 .delay 1 (10,10,10) L_0x1b77d40/d;
L_0x1b77e00/d .functor NOT 1, L_0x1b76f20, C4<0>, C4<0>, C4<0>;
L_0x1b77e00 .delay 1 (10,10,10) L_0x1b77e00/d;
L_0x1b77fb0/d .functor AND 1, L_0x1b77520, L_0x1b77be0, L_0x1b77d40, L_0x1b77e00;
L_0x1b77fb0 .delay 1 (80,80,80) L_0x1b77fb0/d;
L_0x1b78160/d .functor AND 1, L_0x1b77520, L_0x1b76de0, L_0x1b77d40, L_0x1b77e00;
L_0x1b78160 .delay 1 (80,80,80) L_0x1b78160/d;
L_0x1b78370/d .functor AND 1, L_0x1b74380, L_0x1b77be0, L_0x1b76e80, L_0x1b77e00;
L_0x1b78370 .delay 1 (80,80,80) L_0x1b78370/d;
L_0x1b78550/d .functor AND 1, L_0x1b77520, L_0x1b76de0, L_0x1b76e80, L_0x1b77e00;
L_0x1b78550 .delay 1 (80,80,80) L_0x1b78550/d;
L_0x1b78720/d .functor AND 1, L_0x1b766a0, L_0x1b77be0, L_0x1b77d40, L_0x1b76f20;
L_0x1b78720 .delay 1 (80,80,80) L_0x1b78720/d;
L_0x1b78900/d .functor AND 1, L_0x1b75e80, L_0x1b76de0, L_0x1b77d40, L_0x1b76f20;
L_0x1b78900 .delay 1 (80,80,80) L_0x1b78900/d;
L_0x1b786b0/d .functor AND 1, L_0x1b74270, L_0x1b77be0, L_0x1b76e80, L_0x1b76f20;
L_0x1b786b0 .delay 1 (80,80,80) L_0x1b786b0/d;
L_0x1b78ce0/d .functor AND 1, L_0x1b74080, L_0x1b76de0, L_0x1b76e80, L_0x1b76f20;
L_0x1b78ce0 .delay 1 (80,80,80) L_0x1b78ce0/d;
L_0x1b78e80/0/0 .functor OR 1, L_0x1b77fb0, L_0x1b78160, L_0x1b78370, L_0x1b78720;
L_0x1b78e80/0/4 .functor OR 1, L_0x1b78900, L_0x1b786b0, L_0x1b78ce0, L_0x1b78550;
L_0x1b78e80/d .functor OR 1, L_0x1b78e80/0/0, L_0x1b78e80/0/4, C4<0>, C4<0>;
L_0x1b78e80 .delay 1 (160,160,160) L_0x1b78e80/d;
v0x1a62300_0 .net "a", 0 0, L_0x1b79270;  1 drivers
v0x1a623c0_0 .net "addSub", 0 0, L_0x1b77520;  1 drivers
v0x1a62490_0 .net "andRes", 0 0, L_0x1b766a0;  1 drivers
v0x1a62560_0 .net "b", 0 0, L_0x1b793d0;  1 drivers
v0x1a62630_0 .net "carryIn", 0 0, L_0x1b76d40;  1 drivers
v0x1a626d0_0 .net "carryOut", 0 0, L_0x1b779e0;  1 drivers
v0x1a627a0_0 .net "initialResult", 0 0, L_0x1b78e80;  1 drivers
v0x1a62840_0 .net "isAdd", 0 0, L_0x1b77fb0;  1 drivers
v0x1a628e0_0 .net "isAnd", 0 0, L_0x1b78720;  1 drivers
v0x1a62a10_0 .net "isNand", 0 0, L_0x1b78900;  1 drivers
v0x1a62ab0_0 .net "isNor", 0 0, L_0x1b786b0;  1 drivers
v0x1a62b50_0 .net "isOr", 0 0, L_0x1b78ce0;  1 drivers
v0x1a62c10_0 .net "isSLT", 0 0, L_0x1b78550;  1 drivers
v0x1a62cd0_0 .net "isSub", 0 0, L_0x1b78160;  1 drivers
v0x1a62d90_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a62e30_0 .net "isXor", 0 0, L_0x1b78370;  1 drivers
v0x1a62ef0_0 .net "nandRes", 0 0, L_0x1b75e80;  1 drivers
v0x1a630a0_0 .net "norRes", 0 0, L_0x1b74270;  1 drivers
v0x1a63140_0 .net "orRes", 0 0, L_0x1b74080;  1 drivers
v0x1a631e0_0 .net "s0", 0 0, L_0x1b76de0;  1 drivers
v0x1a63280_0 .net "s0inv", 0 0, L_0x1b77be0;  1 drivers
v0x1a63340_0 .net "s1", 0 0, L_0x1b76e80;  1 drivers
v0x1a63400_0 .net "s1inv", 0 0, L_0x1b77d40;  1 drivers
v0x1a634c0_0 .net "s2", 0 0, L_0x1b76f20;  1 drivers
v0x1a63580_0 .net "s2inv", 0 0, L_0x1b77e00;  1 drivers
v0x1a63640_0 .net "xorRes", 0 0, L_0x1b74380;  1 drivers
S_0x1a61700 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a61400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1b772b0/d .functor XOR 1, L_0x1b793d0, L_0x1b87770, C4<0>, C4<0>;
L_0x1b772b0 .delay 1 (40,40,40) L_0x1b772b0/d;
L_0x1b77410/d .functor XOR 1, L_0x1b79270, L_0x1b772b0, C4<0>, C4<0>;
L_0x1b77410 .delay 1 (40,40,40) L_0x1b77410/d;
L_0x1b77520/d .functor XOR 1, L_0x1b77410, L_0x1b76d40, C4<0>, C4<0>;
L_0x1b77520 .delay 1 (40,40,40) L_0x1b77520/d;
L_0x1b77720/d .functor AND 1, L_0x1b79270, L_0x1b772b0, C4<1>, C4<1>;
L_0x1b77720 .delay 1 (40,40,40) L_0x1b77720/d;
L_0x1b740f0/d .functor AND 1, L_0x1b77410, L_0x1b76d40, C4<1>, C4<1>;
L_0x1b740f0 .delay 1 (40,40,40) L_0x1b740f0/d;
L_0x1b779e0/d .functor OR 1, L_0x1b77720, L_0x1b740f0, C4<0>, C4<0>;
L_0x1b779e0 .delay 1 (40,40,40) L_0x1b779e0/d;
v0x1a61990_0 .net "AandB", 0 0, L_0x1b77720;  1 drivers
v0x1a61a70_0 .net "BxorSub", 0 0, L_0x1b772b0;  1 drivers
v0x1a61b30_0 .net "a", 0 0, L_0x1b79270;  alias, 1 drivers
v0x1a61c00_0 .net "b", 0 0, L_0x1b793d0;  alias, 1 drivers
v0x1a61cc0_0 .net "carryin", 0 0, L_0x1b76d40;  alias, 1 drivers
v0x1a61dd0_0 .net "carryout", 0 0, L_0x1b779e0;  alias, 1 drivers
v0x1a61e90_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a61f30_0 .net "res", 0 0, L_0x1b77520;  alias, 1 drivers
v0x1a61ff0_0 .net "xAorB", 0 0, L_0x1b77410;  1 drivers
v0x1a62140_0 .net "xAorBandCin", 0 0, L_0x1b740f0;  1 drivers
S_0x1a63820 .scope generate, "genblk1[28]" "genblk1[28]" 4 165, 4 165 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a639e0 .param/l "i" 0 4 165, +C4<011100>;
S_0x1a63aa0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a63820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1b79310/d .functor AND 1, L_0x1b7bcf0, L_0x1b7be50, C4<1>, C4<1>;
L_0x1b79310 .delay 1 (40,40,40) L_0x1b79310/d;
L_0x1b78af0/d .functor NAND 1, L_0x1b7bcf0, L_0x1b7be50, C4<1>, C4<1>;
L_0x1b78af0 .delay 1 (20,20,20) L_0x1b78af0/d;
L_0x1b77060/d .functor OR 1, L_0x1b7bcf0, L_0x1b7be50, C4<0>, C4<0>;
L_0x1b77060 .delay 1 (40,40,40) L_0x1b77060/d;
L_0x1b79b60/d .functor NOR 1, L_0x1b7bcf0, L_0x1b7be50, C4<0>, C4<0>;
L_0x1b79b60 .delay 1 (20,20,20) L_0x1b79b60/d;
L_0x1b79bd0/d .functor XOR 1, L_0x1b7bcf0, L_0x1b7be50, C4<0>, C4<0>;
L_0x1b79bd0 .delay 1 (40,40,40) L_0x1b79bd0/d;
L_0x1b7a660/d .functor NOT 1, L_0x1b7c130, C4<0>, C4<0>, C4<0>;
L_0x1b7a660 .delay 1 (10,10,10) L_0x1b7a660/d;
L_0x1b7a7c0/d .functor NOT 1, L_0x1b79580, C4<0>, C4<0>, C4<0>;
L_0x1b7a7c0 .delay 1 (10,10,10) L_0x1b7a7c0/d;
L_0x1b7a880/d .functor NOT 1, L_0x1b79620, C4<0>, C4<0>, C4<0>;
L_0x1b7a880 .delay 1 (10,10,10) L_0x1b7a880/d;
L_0x1b7aa30/d .functor AND 1, L_0x1b79fa0, L_0x1b7a660, L_0x1b7a7c0, L_0x1b7a880;
L_0x1b7aa30 .delay 1 (80,80,80) L_0x1b7aa30/d;
L_0x1b7abe0/d .functor AND 1, L_0x1b79fa0, L_0x1b7c130, L_0x1b7a7c0, L_0x1b7a880;
L_0x1b7abe0 .delay 1 (80,80,80) L_0x1b7abe0/d;
L_0x1b7adf0/d .functor AND 1, L_0x1b79bd0, L_0x1b7a660, L_0x1b79580, L_0x1b7a880;
L_0x1b7adf0 .delay 1 (80,80,80) L_0x1b7adf0/d;
L_0x1b7afd0/d .functor AND 1, L_0x1b79fa0, L_0x1b7c130, L_0x1b79580, L_0x1b7a880;
L_0x1b7afd0 .delay 1 (80,80,80) L_0x1b7afd0/d;
L_0x1b7b1a0/d .functor AND 1, L_0x1b79310, L_0x1b7a660, L_0x1b7a7c0, L_0x1b79620;
L_0x1b7b1a0 .delay 1 (80,80,80) L_0x1b7b1a0/d;
L_0x1b7b380/d .functor AND 1, L_0x1b78af0, L_0x1b7c130, L_0x1b7a7c0, L_0x1b79620;
L_0x1b7b380 .delay 1 (80,80,80) L_0x1b7b380/d;
L_0x1b7b130/d .functor AND 1, L_0x1b79b60, L_0x1b7a660, L_0x1b79580, L_0x1b79620;
L_0x1b7b130 .delay 1 (80,80,80) L_0x1b7b130/d;
L_0x1b7b760/d .functor AND 1, L_0x1b77060, L_0x1b7c130, L_0x1b79580, L_0x1b79620;
L_0x1b7b760 .delay 1 (80,80,80) L_0x1b7b760/d;
L_0x1b7b900/0/0 .functor OR 1, L_0x1b7aa30, L_0x1b7abe0, L_0x1b7adf0, L_0x1b7b1a0;
L_0x1b7b900/0/4 .functor OR 1, L_0x1b7b380, L_0x1b7b130, L_0x1b7b760, L_0x1b7afd0;
L_0x1b7b900/d .functor OR 1, L_0x1b7b900/0/0, L_0x1b7b900/0/4, C4<0>, C4<0>;
L_0x1b7b900 .delay 1 (160,160,160) L_0x1b7b900/d;
v0x1a649a0_0 .net "a", 0 0, L_0x1b7bcf0;  1 drivers
v0x1a64a60_0 .net "addSub", 0 0, L_0x1b79fa0;  1 drivers
v0x1a64b30_0 .net "andRes", 0 0, L_0x1b79310;  1 drivers
v0x1a64c00_0 .net "b", 0 0, L_0x1b7be50;  1 drivers
v0x1a64cd0_0 .net "carryIn", 0 0, L_0x1b7c000;  1 drivers
v0x1a64d70_0 .net "carryOut", 0 0, L_0x1b7a460;  1 drivers
v0x1a64e40_0 .net "initialResult", 0 0, L_0x1b7b900;  1 drivers
v0x1a64ee0_0 .net "isAdd", 0 0, L_0x1b7aa30;  1 drivers
v0x1a64f80_0 .net "isAnd", 0 0, L_0x1b7b1a0;  1 drivers
v0x1a650b0_0 .net "isNand", 0 0, L_0x1b7b380;  1 drivers
v0x1a65150_0 .net "isNor", 0 0, L_0x1b7b130;  1 drivers
v0x1a651f0_0 .net "isOr", 0 0, L_0x1b7b760;  1 drivers
v0x1a652b0_0 .net "isSLT", 0 0, L_0x1b7afd0;  1 drivers
v0x1a65370_0 .net "isSub", 0 0, L_0x1b7abe0;  1 drivers
v0x1a65430_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a654d0_0 .net "isXor", 0 0, L_0x1b7adf0;  1 drivers
v0x1a65590_0 .net "nandRes", 0 0, L_0x1b78af0;  1 drivers
v0x1a65740_0 .net "norRes", 0 0, L_0x1b79b60;  1 drivers
v0x1a657e0_0 .net "orRes", 0 0, L_0x1b77060;  1 drivers
v0x1a65880_0 .net "s0", 0 0, L_0x1b7c130;  1 drivers
v0x1a65920_0 .net "s0inv", 0 0, L_0x1b7a660;  1 drivers
v0x1a659e0_0 .net "s1", 0 0, L_0x1b79580;  1 drivers
v0x1a65aa0_0 .net "s1inv", 0 0, L_0x1b7a7c0;  1 drivers
v0x1a65b60_0 .net "s2", 0 0, L_0x1b79620;  1 drivers
v0x1a65c20_0 .net "s2inv", 0 0, L_0x1b7a880;  1 drivers
v0x1a65ce0_0 .net "xorRes", 0 0, L_0x1b79bd0;  1 drivers
S_0x1a63da0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a63aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1b79d30/d .functor XOR 1, L_0x1b7be50, L_0x1b87770, C4<0>, C4<0>;
L_0x1b79d30 .delay 1 (40,40,40) L_0x1b79d30/d;
L_0x1b79df0/d .functor XOR 1, L_0x1b7bcf0, L_0x1b79d30, C4<0>, C4<0>;
L_0x1b79df0 .delay 1 (40,40,40) L_0x1b79df0/d;
L_0x1b79fa0/d .functor XOR 1, L_0x1b79df0, L_0x1b7c000, C4<0>, C4<0>;
L_0x1b79fa0 .delay 1 (40,40,40) L_0x1b79fa0/d;
L_0x1b7a1a0/d .functor AND 1, L_0x1b7bcf0, L_0x1b79d30, C4<1>, C4<1>;
L_0x1b7a1a0 .delay 1 (40,40,40) L_0x1b7a1a0/d;
L_0x1b770d0/d .functor AND 1, L_0x1b79df0, L_0x1b7c000, C4<1>, C4<1>;
L_0x1b770d0 .delay 1 (40,40,40) L_0x1b770d0/d;
L_0x1b7a460/d .functor OR 1, L_0x1b7a1a0, L_0x1b770d0, C4<0>, C4<0>;
L_0x1b7a460 .delay 1 (40,40,40) L_0x1b7a460/d;
v0x1a64030_0 .net "AandB", 0 0, L_0x1b7a1a0;  1 drivers
v0x1a64110_0 .net "BxorSub", 0 0, L_0x1b79d30;  1 drivers
v0x1a641d0_0 .net "a", 0 0, L_0x1b7bcf0;  alias, 1 drivers
v0x1a642a0_0 .net "b", 0 0, L_0x1b7be50;  alias, 1 drivers
v0x1a64360_0 .net "carryin", 0 0, L_0x1b7c000;  alias, 1 drivers
v0x1a64470_0 .net "carryout", 0 0, L_0x1b7a460;  alias, 1 drivers
v0x1a64530_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a645d0_0 .net "res", 0 0, L_0x1b79fa0;  alias, 1 drivers
v0x1a64690_0 .net "xAorB", 0 0, L_0x1b79df0;  1 drivers
v0x1a647e0_0 .net "xAorBandCin", 0 0, L_0x1b770d0;  1 drivers
S_0x1a65ec0 .scope generate, "genblk1[29]" "genblk1[29]" 4 165, 4 165 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a66080 .param/l "i" 0 4 165, +C4<011101>;
S_0x1a66140 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a65ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1b7bd90/d .functor AND 1, L_0x1b7e7b0, L_0x1b7e910, C4<1>, C4<1>;
L_0x1b7bd90 .delay 1 (40,40,40) L_0x1b7bd90/d;
L_0x1b7b570/d .functor NAND 1, L_0x1b7e7b0, L_0x1b7e910, C4<1>, C4<1>;
L_0x1b7b570 .delay 1 (20,20,20) L_0x1b7b570/d;
L_0x1b79760/d .functor OR 1, L_0x1b7e7b0, L_0x1b7e910, C4<0>, C4<0>;
L_0x1b79760 .delay 1 (40,40,40) L_0x1b79760/d;
L_0x1b799a0/d .functor NOR 1, L_0x1b7e7b0, L_0x1b7e910, C4<0>, C4<0>;
L_0x1b799a0 .delay 1 (20,20,20) L_0x1b799a0/d;
L_0x1b79ab0/d .functor XOR 1, L_0x1b7e7b0, L_0x1b7e910, C4<0>, C4<0>;
L_0x1b79ab0 .delay 1 (40,40,40) L_0x1b79ab0/d;
L_0x1b7d170/d .functor NOT 1, L_0x1b7c270, C4<0>, C4<0>, C4<0>;
L_0x1b7d170 .delay 1 (10,10,10) L_0x1b7d170/d;
L_0x1b7d2d0/d .functor NOT 1, L_0x1b7c310, C4<0>, C4<0>, C4<0>;
L_0x1b7d2d0 .delay 1 (10,10,10) L_0x1b7d2d0/d;
L_0x1b7d390/d .functor NOT 1, L_0x1b7c3b0, C4<0>, C4<0>, C4<0>;
L_0x1b7d390 .delay 1 (10,10,10) L_0x1b7d390/d;
L_0x1b7d540/d .functor AND 1, L_0x1b7cab0, L_0x1b7d170, L_0x1b7d2d0, L_0x1b7d390;
L_0x1b7d540 .delay 1 (80,80,80) L_0x1b7d540/d;
L_0x1b7d6f0/d .functor AND 1, L_0x1b7cab0, L_0x1b7c270, L_0x1b7d2d0, L_0x1b7d390;
L_0x1b7d6f0 .delay 1 (80,80,80) L_0x1b7d6f0/d;
L_0x1b7d900/d .functor AND 1, L_0x1b79ab0, L_0x1b7d170, L_0x1b7c310, L_0x1b7d390;
L_0x1b7d900 .delay 1 (80,80,80) L_0x1b7d900/d;
L_0x1b7dae0/d .functor AND 1, L_0x1b7cab0, L_0x1b7c270, L_0x1b7c310, L_0x1b7d390;
L_0x1b7dae0 .delay 1 (80,80,80) L_0x1b7dae0/d;
L_0x1b7dcb0/d .functor AND 1, L_0x1b7bd90, L_0x1b7d170, L_0x1b7d2d0, L_0x1b7c3b0;
L_0x1b7dcb0 .delay 1 (80,80,80) L_0x1b7dcb0/d;
L_0x1b7de90/d .functor AND 1, L_0x1b7b570, L_0x1b7c270, L_0x1b7d2d0, L_0x1b7c3b0;
L_0x1b7de90 .delay 1 (80,80,80) L_0x1b7de90/d;
L_0x1b7dc40/d .functor AND 1, L_0x1b799a0, L_0x1b7d170, L_0x1b7c310, L_0x1b7c3b0;
L_0x1b7dc40 .delay 1 (80,80,80) L_0x1b7dc40/d;
L_0x1b7e220/d .functor AND 1, L_0x1b79760, L_0x1b7c270, L_0x1b7c310, L_0x1b7c3b0;
L_0x1b7e220 .delay 1 (80,80,80) L_0x1b7e220/d;
L_0x1b7e3c0/0/0 .functor OR 1, L_0x1b7d540, L_0x1b7d6f0, L_0x1b7d900, L_0x1b7dcb0;
L_0x1b7e3c0/0/4 .functor OR 1, L_0x1b7de90, L_0x1b7dc40, L_0x1b7e220, L_0x1b7dae0;
L_0x1b7e3c0/d .functor OR 1, L_0x1b7e3c0/0/0, L_0x1b7e3c0/0/4, C4<0>, C4<0>;
L_0x1b7e3c0 .delay 1 (160,160,160) L_0x1b7e3c0/d;
v0x1a67040_0 .net "a", 0 0, L_0x1b7e7b0;  1 drivers
v0x1a67100_0 .net "addSub", 0 0, L_0x1b7cab0;  1 drivers
v0x1a671d0_0 .net "andRes", 0 0, L_0x1b7bd90;  1 drivers
v0x1a672a0_0 .net "b", 0 0, L_0x1b7e910;  1 drivers
v0x1a67370_0 .net "carryIn", 0 0, L_0x1b7c1d0;  1 drivers
v0x1a67410_0 .net "carryOut", 0 0, L_0x1b7cf70;  1 drivers
v0x1a674e0_0 .net "initialResult", 0 0, L_0x1b7e3c0;  1 drivers
v0x1a67580_0 .net "isAdd", 0 0, L_0x1b7d540;  1 drivers
v0x1a67620_0 .net "isAnd", 0 0, L_0x1b7dcb0;  1 drivers
v0x1a67750_0 .net "isNand", 0 0, L_0x1b7de90;  1 drivers
v0x1a677f0_0 .net "isNor", 0 0, L_0x1b7dc40;  1 drivers
v0x1a67890_0 .net "isOr", 0 0, L_0x1b7e220;  1 drivers
v0x1a67950_0 .net "isSLT", 0 0, L_0x1b7dae0;  1 drivers
v0x1a67a10_0 .net "isSub", 0 0, L_0x1b7d6f0;  1 drivers
v0x1a67ad0_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a67b70_0 .net "isXor", 0 0, L_0x1b7d900;  1 drivers
v0x1a67c30_0 .net "nandRes", 0 0, L_0x1b7b570;  1 drivers
v0x1a67de0_0 .net "norRes", 0 0, L_0x1b799a0;  1 drivers
v0x1a67e80_0 .net "orRes", 0 0, L_0x1b79760;  1 drivers
v0x1a67f20_0 .net "s0", 0 0, L_0x1b7c270;  1 drivers
v0x1a67fc0_0 .net "s0inv", 0 0, L_0x1b7d170;  1 drivers
v0x1a68080_0 .net "s1", 0 0, L_0x1b7c310;  1 drivers
v0x1a68140_0 .net "s1inv", 0 0, L_0x1b7d2d0;  1 drivers
v0x1a68200_0 .net "s2", 0 0, L_0x1b7c3b0;  1 drivers
v0x1a682c0_0 .net "s2inv", 0 0, L_0x1b7d390;  1 drivers
v0x1a68380_0 .net "xorRes", 0 0, L_0x1b79ab0;  1 drivers
S_0x1a66440 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a66140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1b7c7a0/d .functor XOR 1, L_0x1b7e910, L_0x1b87770, C4<0>, C4<0>;
L_0x1b7c7a0 .delay 1 (40,40,40) L_0x1b7c7a0/d;
L_0x1b7c900/d .functor XOR 1, L_0x1b7e7b0, L_0x1b7c7a0, C4<0>, C4<0>;
L_0x1b7c900 .delay 1 (40,40,40) L_0x1b7c900/d;
L_0x1b7cab0/d .functor XOR 1, L_0x1b7c900, L_0x1b7c1d0, C4<0>, C4<0>;
L_0x1b7cab0 .delay 1 (40,40,40) L_0x1b7cab0/d;
L_0x1b7ccb0/d .functor AND 1, L_0x1b7e7b0, L_0x1b7c7a0, C4<1>, C4<1>;
L_0x1b7ccb0 .delay 1 (40,40,40) L_0x1b7ccb0/d;
L_0x1b797d0/d .functor AND 1, L_0x1b7c900, L_0x1b7c1d0, C4<1>, C4<1>;
L_0x1b797d0 .delay 1 (40,40,40) L_0x1b797d0/d;
L_0x1b7cf70/d .functor OR 1, L_0x1b7ccb0, L_0x1b797d0, C4<0>, C4<0>;
L_0x1b7cf70 .delay 1 (40,40,40) L_0x1b7cf70/d;
v0x1a666d0_0 .net "AandB", 0 0, L_0x1b7ccb0;  1 drivers
v0x1a667b0_0 .net "BxorSub", 0 0, L_0x1b7c7a0;  1 drivers
v0x1a66870_0 .net "a", 0 0, L_0x1b7e7b0;  alias, 1 drivers
v0x1a66940_0 .net "b", 0 0, L_0x1b7e910;  alias, 1 drivers
v0x1a66a00_0 .net "carryin", 0 0, L_0x1b7c1d0;  alias, 1 drivers
v0x1a66b10_0 .net "carryout", 0 0, L_0x1b7cf70;  alias, 1 drivers
v0x1a66bd0_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a66c70_0 .net "res", 0 0, L_0x1b7cab0;  alias, 1 drivers
v0x1a66d30_0 .net "xAorB", 0 0, L_0x1b7c900;  1 drivers
v0x1a66e80_0 .net "xAorBandCin", 0 0, L_0x1b797d0;  1 drivers
S_0x1a68560 .scope generate, "genblk1[30]" "genblk1[30]" 4 165, 4 165 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a68720 .param/l "i" 0 4 165, +C4<011110>;
S_0x1a687e0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a68560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1b7e850/d .functor AND 1, L_0x1b811d0, L_0x1b81330, C4<1>, C4<1>;
L_0x1b7e850 .delay 1 (40,40,40) L_0x1b7e850/d;
L_0x1b7e080/d .functor NAND 1, L_0x1b811d0, L_0x1b81330, C4<1>, C4<1>;
L_0x1b7e080 .delay 1 (20,20,20) L_0x1b7e080/d;
L_0x1b7c4f0/d .functor OR 1, L_0x1b811d0, L_0x1b81330, C4<0>, C4<0>;
L_0x1b7c4f0 .delay 1 (40,40,40) L_0x1b7c4f0/d;
L_0x1b7f100/d .functor NOR 1, L_0x1b811d0, L_0x1b81330, C4<0>, C4<0>;
L_0x1b7f100 .delay 1 (20,20,20) L_0x1b7f100/d;
L_0x1b7f170/d .functor XOR 1, L_0x1b811d0, L_0x1b81330, C4<0>, C4<0>;
L_0x1b7f170 .delay 1 (40,40,40) L_0x1b7f170/d;
L_0x1b7fc00/d .functor NOT 1, L_0x1b81610, C4<0>, C4<0>, C4<0>;
L_0x1b7fc00 .delay 1 (10,10,10) L_0x1b7fc00/d;
L_0x1a69d80/d .functor NOT 1, L_0x1b7eac0, C4<0>, C4<0>, C4<0>;
L_0x1a69d80 .delay 1 (10,10,10) L_0x1a69d80/d;
L_0x1b7fdb0/d .functor NOT 1, L_0x1b7eb60, C4<0>, C4<0>, C4<0>;
L_0x1b7fdb0 .delay 1 (10,10,10) L_0x1b7fdb0/d;
L_0x1b7ff60/d .functor AND 1, L_0x1b7f540, L_0x1b7fc00, L_0x1a69d80, L_0x1b7fdb0;
L_0x1b7ff60 .delay 1 (80,80,80) L_0x1b7ff60/d;
L_0x1b80110/d .functor AND 1, L_0x1b7f540, L_0x1b81610, L_0x1a69d80, L_0x1b7fdb0;
L_0x1b80110 .delay 1 (80,80,80) L_0x1b80110/d;
L_0x1b80320/d .functor AND 1, L_0x1b7f170, L_0x1b7fc00, L_0x1b7eac0, L_0x1b7fdb0;
L_0x1b80320 .delay 1 (80,80,80) L_0x1b80320/d;
L_0x1b80500/d .functor AND 1, L_0x1b7f540, L_0x1b81610, L_0x1b7eac0, L_0x1b7fdb0;
L_0x1b80500 .delay 1 (80,80,80) L_0x1b80500/d;
L_0x1b806d0/d .functor AND 1, L_0x1b7e850, L_0x1b7fc00, L_0x1a69d80, L_0x1b7eb60;
L_0x1b806d0 .delay 1 (80,80,80) L_0x1b806d0/d;
L_0x1b808b0/d .functor AND 1, L_0x1b7e080, L_0x1b81610, L_0x1a69d80, L_0x1b7eb60;
L_0x1b808b0 .delay 1 (80,80,80) L_0x1b808b0/d;
L_0x1b80660/d .functor AND 1, L_0x1b7f100, L_0x1b7fc00, L_0x1b7eac0, L_0x1b7eb60;
L_0x1b80660 .delay 1 (80,80,80) L_0x1b80660/d;
L_0x1b80c40/d .functor AND 1, L_0x1b7c4f0, L_0x1b81610, L_0x1b7eac0, L_0x1b7eb60;
L_0x1b80c40 .delay 1 (80,80,80) L_0x1b80c40/d;
L_0x1b80de0/0/0 .functor OR 1, L_0x1b7ff60, L_0x1b80110, L_0x1b80320, L_0x1b806d0;
L_0x1b80de0/0/4 .functor OR 1, L_0x1b808b0, L_0x1b80660, L_0x1b80c40, L_0x1b80500;
L_0x1b80de0/d .functor OR 1, L_0x1b80de0/0/0, L_0x1b80de0/0/4, C4<0>, C4<0>;
L_0x1b80de0 .delay 1 (160,160,160) L_0x1b80de0/d;
v0x1a696e0_0 .net "a", 0 0, L_0x1b811d0;  1 drivers
v0x1a697a0_0 .net "addSub", 0 0, L_0x1b7f540;  1 drivers
v0x1a69870_0 .net "andRes", 0 0, L_0x1b7e850;  1 drivers
v0x1a69940_0 .net "b", 0 0, L_0x1b81330;  1 drivers
v0x1a69a10_0 .net "carryIn", 0 0, L_0x1b814e0;  1 drivers
v0x1a69ab0_0 .net "carryOut", 0 0, L_0x1b7fa00;  1 drivers
v0x1a69b80_0 .net "initialResult", 0 0, L_0x1b80de0;  1 drivers
v0x1a69c20_0 .net "isAdd", 0 0, L_0x1b7ff60;  1 drivers
v0x1a69cc0_0 .net "isAnd", 0 0, L_0x1b806d0;  1 drivers
v0x1a69df0_0 .net "isNand", 0 0, L_0x1b808b0;  1 drivers
v0x1a69e90_0 .net "isNor", 0 0, L_0x1b80660;  1 drivers
v0x1a69f30_0 .net "isOr", 0 0, L_0x1b80c40;  1 drivers
v0x1a69ff0_0 .net "isSLT", 0 0, L_0x1b80500;  1 drivers
v0x1a6a0b0_0 .net "isSub", 0 0, L_0x1b80110;  1 drivers
v0x1a6a170_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a6a210_0 .net "isXor", 0 0, L_0x1b80320;  1 drivers
v0x1a6a2d0_0 .net "nandRes", 0 0, L_0x1b7e080;  1 drivers
v0x1a6a480_0 .net "norRes", 0 0, L_0x1b7f100;  1 drivers
v0x1a6a520_0 .net "orRes", 0 0, L_0x1b7c4f0;  1 drivers
v0x1a6a5c0_0 .net "s0", 0 0, L_0x1b81610;  1 drivers
v0x1a6a660_0 .net "s0inv", 0 0, L_0x1b7fc00;  1 drivers
v0x1a6a720_0 .net "s1", 0 0, L_0x1b7eac0;  1 drivers
v0x1a6a7e0_0 .net "s1inv", 0 0, L_0x1a69d80;  1 drivers
v0x1a6a8a0_0 .net "s2", 0 0, L_0x1b7eb60;  1 drivers
v0x1a6a960_0 .net "s2inv", 0 0, L_0x1b7fdb0;  1 drivers
v0x1a6aa20_0 .net "xorRes", 0 0, L_0x1b7f170;  1 drivers
S_0x1a68ae0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a687e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1b7f2d0/d .functor XOR 1, L_0x1b81330, L_0x1b87770, C4<0>, C4<0>;
L_0x1b7f2d0 .delay 1 (40,40,40) L_0x1b7f2d0/d;
L_0x1b7f390/d .functor XOR 1, L_0x1b811d0, L_0x1b7f2d0, C4<0>, C4<0>;
L_0x1b7f390 .delay 1 (40,40,40) L_0x1b7f390/d;
L_0x1b7f540/d .functor XOR 1, L_0x1b7f390, L_0x1b814e0, C4<0>, C4<0>;
L_0x1b7f540 .delay 1 (40,40,40) L_0x1b7f540/d;
L_0x1b7f740/d .functor AND 1, L_0x1b811d0, L_0x1b7f2d0, C4<1>, C4<1>;
L_0x1b7f740 .delay 1 (40,40,40) L_0x1b7f740/d;
L_0x1b7c560/d .functor AND 1, L_0x1b7f390, L_0x1b814e0, C4<1>, C4<1>;
L_0x1b7c560 .delay 1 (40,40,40) L_0x1b7c560/d;
L_0x1b7fa00/d .functor OR 1, L_0x1b7f740, L_0x1b7c560, C4<0>, C4<0>;
L_0x1b7fa00 .delay 1 (40,40,40) L_0x1b7fa00/d;
v0x1a68d70_0 .net "AandB", 0 0, L_0x1b7f740;  1 drivers
v0x1a68e50_0 .net "BxorSub", 0 0, L_0x1b7f2d0;  1 drivers
v0x1a68f10_0 .net "a", 0 0, L_0x1b811d0;  alias, 1 drivers
v0x1a68fe0_0 .net "b", 0 0, L_0x1b81330;  alias, 1 drivers
v0x1a690a0_0 .net "carryin", 0 0, L_0x1b814e0;  alias, 1 drivers
v0x1a691b0_0 .net "carryout", 0 0, L_0x1b7fa00;  alias, 1 drivers
v0x1a69270_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a69310_0 .net "res", 0 0, L_0x1b7f540;  alias, 1 drivers
v0x1a693d0_0 .net "xAorB", 0 0, L_0x1b7f390;  1 drivers
v0x1a69520_0 .net "xAorBandCin", 0 0, L_0x1b7c560;  1 drivers
S_0x1a6ac00 .scope generate, "genblk1[31]" "genblk1[31]" 4 165, 4 165 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a6adc0 .param/l "i" 0 4 165, +C4<011111>;
S_0x1a6ae80 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a6ac00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1b81270/d .functor AND 1, L_0x1b84890, L_0x1b816b0, C4<1>, C4<1>;
L_0x1b81270 .delay 1 (40,40,40) L_0x1b81270/d;
L_0x1b80aa0/d .functor NAND 1, L_0x1b84890, L_0x1b816b0, C4<1>, C4<1>;
L_0x1b80aa0 .delay 1 (20,20,20) L_0x1b80aa0/d;
L_0x1b7ecf0/d .functor OR 1, L_0x1b84890, L_0x1b816b0, C4<0>, C4<0>;
L_0x1b7ecf0 .delay 1 (40,40,40) L_0x1b7ecf0/d;
L_0x1b7eff0/d .functor NOR 1, L_0x1b84890, L_0x1b816b0, C4<0>, C4<0>;
L_0x1b7eff0 .delay 1 (20,20,20) L_0x1b7eff0/d;
L_0x1b7f060/d .functor XOR 1, L_0x1b84890, L_0x1b816b0, C4<0>, C4<0>;
L_0x1b7f060 .delay 1 (40,40,40) L_0x1b7f060/d;
L_0x1b82630/d .functor NOT 1, L_0x1b59200, C4<0>, C4<0>, C4<0>;
L_0x1b82630 .delay 1 (10,10,10) L_0x1b82630/d;
L_0x1b82790/d .functor NOT 1, L_0x1b592a0, C4<0>, C4<0>, C4<0>;
L_0x1b82790 .delay 1 (10,10,10) L_0x1b82790/d;
L_0x1b82850/d .functor NOT 1, L_0x1b566f0, C4<0>, C4<0>, C4<0>;
L_0x1b82850 .delay 1 (10,10,10) L_0x1b82850/d;
L_0x1b82a00/d .functor AND 1, L_0x1b81f50, L_0x1b82630, L_0x1b82790, L_0x1b82850;
L_0x1b82a00 .delay 1 (80,80,80) L_0x1b82a00/d;
L_0x1b82bb0/d .functor AND 1, L_0x1b81f50, L_0x1b59200, L_0x1b82790, L_0x1b82850;
L_0x1b82bb0 .delay 1 (80,80,80) L_0x1b82bb0/d;
L_0x1b82dc0/d .functor AND 1, L_0x1b7f060, L_0x1b82630, L_0x1b592a0, L_0x1b82850;
L_0x1b82dc0 .delay 1 (80,80,80) L_0x1b82dc0/d;
L_0x1b82fa0/d .functor AND 1, L_0x1b81f50, L_0x1b59200, L_0x1b592a0, L_0x1b82850;
L_0x1b82fa0 .delay 1 (80,80,80) L_0x1b82fa0/d;
L_0x1b83170/d .functor AND 1, L_0x1b81270, L_0x1b82630, L_0x1b82790, L_0x1b566f0;
L_0x1b83170 .delay 1 (80,80,80) L_0x1b83170/d;
L_0x1b83350/d .functor AND 1, L_0x1b80aa0, L_0x1b59200, L_0x1b82790, L_0x1b566f0;
L_0x1b83350 .delay 1 (80,80,80) L_0x1b83350/d;
L_0x1b83100/d .functor AND 1, L_0x1b7eff0, L_0x1b82630, L_0x1b592a0, L_0x1b566f0;
L_0x1b83100 .delay 1 (80,80,80) L_0x1b83100/d;
L_0x1b836e0/d .functor AND 1, L_0x1b7ecf0, L_0x1b59200, L_0x1b592a0, L_0x1b566f0;
L_0x1b836e0 .delay 1 (80,80,80) L_0x1b836e0/d;
L_0x1b83880/0/0 .functor OR 1, L_0x1b82a00, L_0x1b82bb0, L_0x1b82dc0, L_0x1b83170;
L_0x1b83880/0/4 .functor OR 1, L_0x1b83350, L_0x1b83100, L_0x1b836e0, L_0x1b82fa0;
L_0x1b83880/d .functor OR 1, L_0x1b83880/0/0, L_0x1b83880/0/4, C4<0>, C4<0>;
L_0x1b83880 .delay 1 (160,160,160) L_0x1b83880/d;
v0x1a6bd80_0 .net "a", 0 0, L_0x1b84890;  1 drivers
v0x1a6be40_0 .net "addSub", 0 0, L_0x1b81f50;  1 drivers
v0x1a6bf10_0 .net "andRes", 0 0, L_0x1b81270;  1 drivers
v0x1a6bfe0_0 .net "b", 0 0, L_0x1b816b0;  1 drivers
v0x1a6c0b0_0 .net "carryIn", 0 0, L_0x1b59160;  1 drivers
v0x1a6c150_0 .net "carryOut", 0 0, L_0x1b82430;  1 drivers
v0x1a6c220_0 .net "initialResult", 0 0, L_0x1b83880;  1 drivers
v0x1a6c2c0_0 .net "isAdd", 0 0, L_0x1b82a00;  1 drivers
v0x1a6c360_0 .net "isAnd", 0 0, L_0x1b83170;  1 drivers
v0x1a6c490_0 .net "isNand", 0 0, L_0x1b83350;  1 drivers
v0x1a6c530_0 .net "isNor", 0 0, L_0x1b83100;  1 drivers
v0x1a6c5d0_0 .net "isOr", 0 0, L_0x1b836e0;  1 drivers
v0x1a6c690_0 .net "isSLT", 0 0, L_0x1b82fa0;  1 drivers
v0x1a6c750_0 .net "isSub", 0 0, L_0x1b82bb0;  1 drivers
v0x1a6c810_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a6c8b0_0 .net "isXor", 0 0, L_0x1b82dc0;  1 drivers
v0x1a6c970_0 .net "nandRes", 0 0, L_0x1b80aa0;  1 drivers
v0x1a6cb20_0 .net "norRes", 0 0, L_0x1b7eff0;  1 drivers
v0x1a6cbc0_0 .net "orRes", 0 0, L_0x1b7ecf0;  1 drivers
v0x1a6cc60_0 .net "s0", 0 0, L_0x1b59200;  1 drivers
v0x1a6cd00_0 .net "s0inv", 0 0, L_0x1b82630;  1 drivers
v0x1a6cdc0_0 .net "s1", 0 0, L_0x1b592a0;  1 drivers
v0x1a6ce80_0 .net "s1inv", 0 0, L_0x1b82790;  1 drivers
v0x1a6cf40_0 .net "s2", 0 0, L_0x1b566f0;  1 drivers
v0x1a6d000_0 .net "s2inv", 0 0, L_0x1b82850;  1 drivers
v0x1a6d0c0_0 .net "xorRes", 0 0, L_0x1b7f060;  1 drivers
S_0x1a6b180 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a6ae80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1b81ce0/d .functor XOR 1, L_0x1b816b0, L_0x1b87770, C4<0>, C4<0>;
L_0x1b81ce0 .delay 1 (40,40,40) L_0x1b81ce0/d;
L_0x1b81e40/d .functor XOR 1, L_0x1b84890, L_0x1b81ce0, C4<0>, C4<0>;
L_0x1b81e40 .delay 1 (40,40,40) L_0x1b81e40/d;
L_0x1b81f50/d .functor XOR 1, L_0x1b81e40, L_0x1b59160, C4<0>, C4<0>;
L_0x1b81f50 .delay 1 (40,40,40) L_0x1b81f50/d;
L_0x1b82150/d .functor AND 1, L_0x1b84890, L_0x1b81ce0, C4<1>, C4<1>;
L_0x1b82150 .delay 1 (40,40,40) L_0x1b82150/d;
L_0x1b823c0/d .functor AND 1, L_0x1b81e40, L_0x1b59160, C4<1>, C4<1>;
L_0x1b823c0 .delay 1 (40,40,40) L_0x1b823c0/d;
L_0x1b82430/d .functor OR 1, L_0x1b82150, L_0x1b823c0, C4<0>, C4<0>;
L_0x1b82430 .delay 1 (40,40,40) L_0x1b82430/d;
v0x1a6b410_0 .net "AandB", 0 0, L_0x1b82150;  1 drivers
v0x1a6b4f0_0 .net "BxorSub", 0 0, L_0x1b81ce0;  1 drivers
v0x1a6b5b0_0 .net "a", 0 0, L_0x1b84890;  alias, 1 drivers
v0x1a6b680_0 .net "b", 0 0, L_0x1b816b0;  alias, 1 drivers
v0x1a6b740_0 .net "carryin", 0 0, L_0x1b59160;  alias, 1 drivers
v0x1a6b850_0 .net "carryout", 0 0, L_0x1b82430;  alias, 1 drivers
v0x1a6b910_0 .net "isSubtract", 0 0, L_0x1b87770;  alias, 1 drivers
v0x1a6b9b0_0 .net "res", 0 0, L_0x1b81f50;  alias, 1 drivers
v0x1a6ba70_0 .net "xAorB", 0 0, L_0x1b81e40;  1 drivers
v0x1a6bbc0_0 .net "xAorBandCin", 0 0, L_0x1b823c0;  1 drivers
S_0x1a6d2a0 .scope generate, "genblk2[0]" "genblk2[0]" 4 207, 4 207 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a467d0 .param/l "j" 0 4 207, +C4<00>;
L_0x1b56790/d .functor AND 1, L_0x1b56800, L_0x1b8cb00, C4<1>, C4<1>;
L_0x1b56790 .delay 1 (40,40,40) L_0x1b56790/d;
v0x1a6d670_0 .net *"_s1", 0 0, L_0x1b56800;  1 drivers
S_0x1a6d710 .scope generate, "genblk2[1]" "genblk2[1]" 4 207, 4 207 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a6d920 .param/l "j" 0 4 207, +C4<01>;
L_0x1b84930/d .functor AND 1, L_0x1b84a90, L_0x1b8cb00, C4<1>, C4<1>;
L_0x1b84930 .delay 1 (40,40,40) L_0x1b84930/d;
v0x1a6d9e0_0 .net *"_s1", 0 0, L_0x1b84a90;  1 drivers
S_0x1a6dac0 .scope generate, "genblk2[2]" "genblk2[2]" 4 207, 4 207 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a6dcd0 .param/l "j" 0 4 207, +C4<010>;
L_0x1b84bf0/d .functor AND 1, L_0x1b84e10, L_0x1b8cb00, C4<1>, C4<1>;
L_0x1b84bf0 .delay 1 (40,40,40) L_0x1b84bf0/d;
v0x1a6dd90_0 .net *"_s1", 0 0, L_0x1b84e10;  1 drivers
S_0x1a6de70 .scope generate, "genblk2[3]" "genblk2[3]" 4 207, 4 207 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a6e080 .param/l "j" 0 4 207, +C4<011>;
L_0x1b84d40/d .functor AND 1, L_0x1b859f0, L_0x1b8cb00, C4<1>, C4<1>;
L_0x1b84d40 .delay 1 (40,40,40) L_0x1b84d40/d;
v0x1a6e140_0 .net *"_s1", 0 0, L_0x1b859f0;  1 drivers
S_0x1a6e220 .scope generate, "genblk2[4]" "genblk2[4]" 4 207, 4 207 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a6e430 .param/l "j" 0 4 207, +C4<0100>;
L_0x1b85ae0/d .functor AND 1, L_0x1b85ba0, L_0x1b8cb00, C4<1>, C4<1>;
L_0x1b85ae0 .delay 1 (40,40,40) L_0x1b85ae0/d;
v0x1a6e4f0_0 .net *"_s1", 0 0, L_0x1b85ba0;  1 drivers
S_0x1a6e5d0 .scope generate, "genblk2[5]" "genblk2[5]" 4 207, 4 207 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a6e7e0 .param/l "j" 0 4 207, +C4<0101>;
L_0x1b85330/d .functor AND 1, L_0x1b853f0, L_0x1b8cb00, C4<1>, C4<1>;
L_0x1b85330 .delay 1 (40,40,40) L_0x1b85330/d;
v0x1a6e8a0_0 .net *"_s1", 0 0, L_0x1b853f0;  1 drivers
S_0x1a6e980 .scope generate, "genblk2[6]" "genblk2[6]" 4 207, 4 207 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a6eb90 .param/l "j" 0 4 207, +C4<0110>;
L_0x1b85550/d .functor AND 1, L_0x1b85610, L_0x1b8cb00, C4<1>, C4<1>;
L_0x1b85550 .delay 1 (40,40,40) L_0x1b85550/d;
v0x1a6ec50_0 .net *"_s1", 0 0, L_0x1b85610;  1 drivers
S_0x1a6ed30 .scope generate, "genblk2[7]" "genblk2[7]" 4 207, 4 207 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a6ef40 .param/l "j" 0 4 207, +C4<0111>;
L_0x1b84cb0/d .functor AND 1, L_0x1b858d0, L_0x1b8cb00, C4<1>, C4<1>;
L_0x1b84cb0 .delay 1 (40,40,40) L_0x1b84cb0/d;
v0x1a6f000_0 .net *"_s1", 0 0, L_0x1b858d0;  1 drivers
S_0x1a6f0e0 .scope generate, "genblk2[8]" "genblk2[8]" 4 207, 4 207 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a6f2f0 .param/l "j" 0 4 207, +C4<01000>;
L_0x1b864b0/d .functor AND 1, L_0x1b86570, L_0x1b8cb00, C4<1>, C4<1>;
L_0x1b864b0 .delay 1 (40,40,40) L_0x1b864b0/d;
v0x1a6f3b0_0 .net *"_s1", 0 0, L_0x1b86570;  1 drivers
S_0x1a6f490 .scope generate, "genblk2[9]" "genblk2[9]" 4 207, 4 207 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a6f6a0 .param/l "j" 0 4 207, +C4<01001>;
L_0x1b85d00/d .functor AND 1, L_0x1b85dc0, L_0x1b8cb00, C4<1>, C4<1>;
L_0x1b85d00 .delay 1 (40,40,40) L_0x1b85d00/d;
v0x1a6f760_0 .net *"_s1", 0 0, L_0x1b85dc0;  1 drivers
S_0x1a6f840 .scope generate, "genblk2[10]" "genblk2[10]" 4 207, 4 207 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a6fa50 .param/l "j" 0 4 207, +C4<01010>;
L_0x1b85f20/d .functor AND 1, L_0x1b85fe0, L_0x1b8cb00, C4<1>, C4<1>;
L_0x1b85f20 .delay 1 (40,40,40) L_0x1b85f20/d;
v0x1a6fb10_0 .net *"_s1", 0 0, L_0x1b85fe0;  1 drivers
S_0x1a6fbf0 .scope generate, "genblk2[11]" "genblk2[11]" 4 207, 4 207 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a6fe00 .param/l "j" 0 4 207, +C4<01011>;
L_0x1b86140/d .functor AND 1, L_0x1b86200, L_0x1b8cb00, C4<1>, C4<1>;
L_0x1b86140 .delay 1 (40,40,40) L_0x1b86140/d;
v0x1a6fec0_0 .net *"_s1", 0 0, L_0x1b86200;  1 drivers
S_0x1a6ffa0 .scope generate, "genblk2[12]" "genblk2[12]" 4 207, 4 207 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a701b0 .param/l "j" 0 4 207, +C4<01100>;
L_0x1b86d90/d .functor AND 1, L_0x1b86e00, L_0x1b8cb00, C4<1>, C4<1>;
L_0x1b86d90 .delay 1 (40,40,40) L_0x1b86d90/d;
v0x1a70270_0 .net *"_s1", 0 0, L_0x1b86e00;  1 drivers
S_0x1a70350 .scope generate, "genblk2[13]" "genblk2[13]" 4 207, 4 207 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a70560 .param/l "j" 0 4 207, +C4<01101>;
L_0x1b866d0/d .functor AND 1, L_0x1b86790, L_0x1b8cb00, C4<1>, C4<1>;
L_0x1b866d0 .delay 1 (40,40,40) L_0x1b866d0/d;
v0x1a70620_0 .net *"_s1", 0 0, L_0x1b86790;  1 drivers
S_0x1a70700 .scope generate, "genblk2[14]" "genblk2[14]" 4 207, 4 207 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a70910 .param/l "j" 0 4 207, +C4<01110>;
L_0x1b868f0/d .functor AND 1, L_0x1b869b0, L_0x1b8cb00, C4<1>, C4<1>;
L_0x1b868f0 .delay 1 (40,40,40) L_0x1b868f0/d;
v0x1a709d0_0 .net *"_s1", 0 0, L_0x1b869b0;  1 drivers
S_0x1a70ab0 .scope generate, "genblk2[15]" "genblk2[15]" 4 207, 4 207 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a70cc0 .param/l "j" 0 4 207, +C4<01111>;
L_0x1b85770/d .functor AND 1, L_0x1b86350, L_0x1b8cb00, C4<1>, C4<1>;
L_0x1b85770 .delay 1 (40,40,40) L_0x1b85770/d;
v0x1a70d80_0 .net *"_s1", 0 0, L_0x1b86350;  1 drivers
S_0x1a70e60 .scope generate, "genblk2[16]" "genblk2[16]" 4 207, 4 207 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a71070 .param/l "j" 0 4 207, +C4<010000>;
L_0x1b87800/d .functor AND 1, L_0x1b878c0, L_0x1b8cb00, C4<1>, C4<1>;
L_0x1b87800 .delay 1 (40,40,40) L_0x1b87800/d;
v0x1a71130_0 .net *"_s1", 0 0, L_0x1b878c0;  1 drivers
S_0x1a71210 .scope generate, "genblk2[17]" "genblk2[17]" 4 207, 4 207 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a71420 .param/l "j" 0 4 207, +C4<010001>;
L_0x1b86f60/d .functor AND 1, L_0x1b87020, L_0x1b8cb00, C4<1>, C4<1>;
L_0x1b86f60 .delay 1 (40,40,40) L_0x1b86f60/d;
v0x1a714e0_0 .net *"_s1", 0 0, L_0x1b87020;  1 drivers
S_0x1a715c0 .scope generate, "genblk2[18]" "genblk2[18]" 4 207, 4 207 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a717d0 .param/l "j" 0 4 207, +C4<010010>;
L_0x1b87180/d .functor AND 1, L_0x1b87240, L_0x1b8cb00, C4<1>, C4<1>;
L_0x1b87180 .delay 1 (40,40,40) L_0x1b87180/d;
v0x1a71890_0 .net *"_s1", 0 0, L_0x1b87240;  1 drivers
S_0x1a71970 .scope generate, "genblk2[19]" "genblk2[19]" 4 207, 4 207 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a71b80 .param/l "j" 0 4 207, +C4<010011>;
L_0x1b873a0/d .functor AND 1, L_0x1b87460, L_0x1b8cb00, C4<1>, C4<1>;
L_0x1b873a0 .delay 1 (40,40,40) L_0x1b873a0/d;
v0x1a71c40_0 .net *"_s1", 0 0, L_0x1b87460;  1 drivers
S_0x1a71d20 .scope generate, "genblk2[20]" "genblk2[20]" 4 207, 4 207 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a71f30 .param/l "j" 0 4 207, +C4<010100>;
L_0x1b880d0/d .functor AND 1, L_0x1b88190, L_0x1b8cb00, C4<1>, C4<1>;
L_0x1b880d0 .delay 1 (40,40,40) L_0x1b880d0/d;
v0x1a71ff0_0 .net *"_s1", 0 0, L_0x1b88190;  1 drivers
S_0x1a720d0 .scope generate, "genblk2[21]" "genblk2[21]" 4 207, 4 207 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a722e0 .param/l "j" 0 4 207, +C4<010101>;
L_0x1b87a20/d .functor AND 1, L_0x1b87ae0, L_0x1b8cb00, C4<1>, C4<1>;
L_0x1b87a20 .delay 1 (40,40,40) L_0x1b87a20/d;
v0x1a723a0_0 .net *"_s1", 0 0, L_0x1b87ae0;  1 drivers
S_0x1a72480 .scope generate, "genblk2[22]" "genblk2[22]" 4 207, 4 207 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a72690 .param/l "j" 0 4 207, +C4<010110>;
L_0x1b87c40/d .functor AND 1, L_0x1b87d00, L_0x1b8cb00, C4<1>, C4<1>;
L_0x1b87c40 .delay 1 (40,40,40) L_0x1b87c40/d;
v0x1a72750_0 .net *"_s1", 0 0, L_0x1b87d00;  1 drivers
S_0x1a72830 .scope generate, "genblk2[23]" "genblk2[23]" 4 207, 4 207 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a72a40 .param/l "j" 0 4 207, +C4<010111>;
L_0x1b87e60/d .functor AND 1, L_0x1b87f20, L_0x1b8cb00, C4<1>, C4<1>;
L_0x1b87e60 .delay 1 (40,40,40) L_0x1b87e60/d;
v0x1a72b00_0 .net *"_s1", 0 0, L_0x1b87f20;  1 drivers
S_0x1a72be0 .scope generate, "genblk2[24]" "genblk2[24]" 4 207, 4 207 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a72df0 .param/l "j" 0 4 207, +C4<011000>;
L_0x1b87fc0/d .functor AND 1, L_0x1b88a10, L_0x1b8cb00, C4<1>, C4<1>;
L_0x1b87fc0 .delay 1 (40,40,40) L_0x1b87fc0/d;
v0x1a72eb0_0 .net *"_s1", 0 0, L_0x1b88a10;  1 drivers
S_0x1a72f90 .scope generate, "genblk2[25]" "genblk2[25]" 4 207, 4 207 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a731a0 .param/l "j" 0 4 207, +C4<011001>;
L_0x1b882f0/d .functor AND 1, L_0x1b883b0, L_0x1b8cb00, C4<1>, C4<1>;
L_0x1b882f0 .delay 1 (40,40,40) L_0x1b882f0/d;
v0x1a73260_0 .net *"_s1", 0 0, L_0x1b883b0;  1 drivers
S_0x1a73340 .scope generate, "genblk2[26]" "genblk2[26]" 4 207, 4 207 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a73550 .param/l "j" 0 4 207, +C4<011010>;
L_0x1b88510/d .functor AND 1, L_0x1b885d0, L_0x1b8cb00, C4<1>, C4<1>;
L_0x1b88510 .delay 1 (40,40,40) L_0x1b88510/d;
v0x1a73610_0 .net *"_s1", 0 0, L_0x1b885d0;  1 drivers
S_0x1a736f0 .scope generate, "genblk2[27]" "genblk2[27]" 4 207, 4 207 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a73900 .param/l "j" 0 4 207, +C4<011011>;
L_0x1b88730/d .functor AND 1, L_0x1b887f0, L_0x1b8cb00, C4<1>, C4<1>;
L_0x1b88730 .delay 1 (40,40,40) L_0x1b88730/d;
v0x1a739c0_0 .net *"_s1", 0 0, L_0x1b887f0;  1 drivers
S_0x1a73aa0 .scope generate, "genblk2[28]" "genblk2[28]" 4 207, 4 207 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a73cb0 .param/l "j" 0 4 207, +C4<011100>;
L_0x1b88890/d .functor AND 1, L_0x1b892b0, L_0x1b8cb00, C4<1>, C4<1>;
L_0x1b88890 .delay 1 (40,40,40) L_0x1b88890/d;
v0x1a73d70_0 .net *"_s1", 0 0, L_0x1b892b0;  1 drivers
S_0x1a73e50 .scope generate, "genblk2[29]" "genblk2[29]" 4 207, 4 207 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a74060 .param/l "j" 0 4 207, +C4<011101>;
L_0x1b88b70/d .functor AND 1, L_0x1b88c30, L_0x1b8cb00, C4<1>, C4<1>;
L_0x1b88b70 .delay 1 (40,40,40) L_0x1b88b70/d;
v0x1a74120_0 .net *"_s1", 0 0, L_0x1b88c30;  1 drivers
S_0x1a74200 .scope generate, "genblk2[30]" "genblk2[30]" 4 207, 4 207 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a74410 .param/l "j" 0 4 207, +C4<011110>;
L_0x1b88d90/d .functor AND 1, L_0x1b88e50, L_0x1b8cb00, C4<1>, C4<1>;
L_0x1b88d90 .delay 1 (40,40,40) L_0x1b88d90/d;
v0x1a744d0_0 .net *"_s1", 0 0, L_0x1b88e50;  1 drivers
S_0x1a745b0 .scope generate, "genblk2[31]" "genblk2[31]" 4 207, 4 207 0, S_0x1a1f980;
 .timescale 0 0;
P_0x1a747c0 .param/l "j" 0 4 207, +C4<011111>;
L_0x1b8a630/d .functor AND 1, L_0x1b87610, L_0x1b8cb00, C4<1>, C4<1>;
L_0x1b8a630 .delay 1 (40,40,40) L_0x1b8a630/d;
v0x1a74880_0 .net *"_s1", 0 0, L_0x1b87610;  1 drivers
S_0x1a74960 .scope module, "overflowCalc" "didOverflow" 4 184, 4 12 0, S_0x1a1f980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "overflow"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
    .port_info 4 /INPUT 1 "sub"
L_0x1b8abf0/d .functor XOR 1, L_0x1b8b390, L_0x1b87770, C4<0>, C4<0>;
L_0x1b8abf0 .delay 1 (40,40,40) L_0x1b8abf0/d;
L_0x1b8acb0/d .functor NOT 1, L_0x1b8c140, C4<0>, C4<0>, C4<0>;
L_0x1b8acb0 .delay 1 (10,10,10) L_0x1b8acb0/d;
L_0x1b8ae10/d .functor NOT 1, L_0x1b8abf0, C4<0>, C4<0>, C4<0>;
L_0x1b8ae10 .delay 1 (10,10,10) L_0x1b8ae10/d;
L_0x1b8af20/d .functor NOT 1, L_0x1b8b480, C4<0>, C4<0>, C4<0>;
L_0x1b8af20 .delay 1 (10,10,10) L_0x1b8af20/d;
L_0x1b8b080/d .functor AND 1, L_0x1b8c140, L_0x1b8abf0, C4<1>, C4<1>;
L_0x1b8b080 .delay 1 (40,40,40) L_0x1b8b080/d;
L_0x1b8bad0/d .functor AND 1, L_0x1b8acb0, L_0x1b8ae10, C4<1>, C4<1>;
L_0x1b8bad0 .delay 1 (40,40,40) L_0x1b8bad0/d;
L_0x1b8bbe0/d .functor AND 1, L_0x1b8b080, L_0x1b8af20, C4<1>, C4<1>;
L_0x1b8bbe0 .delay 1 (40,40,40) L_0x1b8bbe0/d;
L_0x1b8bd90/d .functor AND 1, L_0x1b8bad0, L_0x1b8b480, C4<1>, C4<1>;
L_0x1b8bd90 .delay 1 (40,40,40) L_0x1b8bd90/d;
L_0x1b8bf90/d .functor OR 1, L_0x1b8bbe0, L_0x1b8bd90, C4<0>, C4<0>;
L_0x1b8bf90 .delay 1 (40,40,40) L_0x1b8bf90/d;
v0x1a6d4e0_0 .net "BxorSub", 0 0, L_0x1b8abf0;  1 drivers
v0x1a6d5c0_0 .net "a", 0 0, L_0x1b8c140;  1 drivers
v0x1a74f60_0 .net "aAndB", 0 0, L_0x1b8b080;  1 drivers
v0x1a75030_0 .net "b", 0 0, L_0x1b8b390;  1 drivers
v0x1a750f0_0 .net "negToPos", 0 0, L_0x1b8bbe0;  1 drivers
v0x1a75200_0 .net "notA", 0 0, L_0x1b8acb0;  1 drivers
v0x1a752c0_0 .net "notB", 0 0, L_0x1b8ae10;  1 drivers
v0x1a75380_0 .net "notS", 0 0, L_0x1b8af20;  1 drivers
v0x1a75440_0 .net "notaAndNotb", 0 0, L_0x1b8bad0;  1 drivers
v0x1a75590_0 .net "overflow", 0 0, L_0x1b8bf90;  alias, 1 drivers
v0x1a75650_0 .net "posToNeg", 0 0, L_0x1b8bd90;  1 drivers
v0x1a75710_0 .net "s", 0 0, L_0x1b8b480;  1 drivers
v0x1a757d0_0 .net "sub", 0 0, L_0x1b87770;  alias, 1 drivers
S_0x1a474a0 .scope module, "zeroCalc" "isZero" 4 216, 4 134 0, S_0x1a1f980;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "bitt"
    .port_info 1 /OUTPUT 1 "out"
L_0x1b8c600/0/0 .functor OR 1, L_0x1b8c930, L_0x1b8c820, L_0x1b8d7c0, L_0x1b8d8b0;
L_0x1b8c600/0/4 .functor OR 1, L_0x1b8d9a0, L_0x1b8da90, L_0x1b8db80, L_0x1b8dc70;
L_0x1b8c600/0/8 .functor OR 1, L_0x1b8ddb0, L_0x1b8d6b0, L_0x1b8e110, L_0x1b8e1b0;
L_0x1b8c600/0/12 .functor OR 1, L_0x1b8e310, L_0x1b8e400, L_0x1b8e570, L_0x1b8e660;
L_0x1b8c600/0/16 .functor OR 1, L_0x1b8e7e0, L_0x1b8e8d0, L_0x1b8ea60, L_0x1b8eb00;
L_0x1b8c600/0/20 .functor OR 1, L_0x1b8e9c0, L_0x1b8ecf0, L_0x1b8ebf0, L_0x1b8eef0;
L_0x1b8c600/0/24 .functor OR 1, L_0x1b8ede0, L_0x1b8dea0, L_0x1b8e070, L_0x1b8efe0;
L_0x1b8c600/0/28 .functor OR 1, L_0x1b8df90, L_0x1b8f650, L_0x1b8f510, L_0x1b8f840;
L_0x1b8c600/1/0 .functor OR 1, L_0x1b8c600/0/0, L_0x1b8c600/0/4, L_0x1b8c600/0/8, L_0x1b8c600/0/12;
L_0x1b8c600/1/4 .functor OR 1, L_0x1b8c600/0/16, L_0x1b8c600/0/20, L_0x1b8c600/0/24, L_0x1b8c600/0/28;
L_0x1b8c600/d .functor NOR 1, L_0x1b8c600/1/0, L_0x1b8c600/1/4, C4<0>, C4<0>;
L_0x1b8c600 .delay 1 (320,320,320) L_0x1b8c600/d;
v0x1a47690_0 .net *"_s10", 0 0, L_0x1b8d9a0;  1 drivers
v0x1a47790_0 .net *"_s12", 0 0, L_0x1b8da90;  1 drivers
v0x1a760a0_0 .net *"_s14", 0 0, L_0x1b8db80;  1 drivers
v0x1a76190_0 .net *"_s16", 0 0, L_0x1b8dc70;  1 drivers
v0x1a76270_0 .net *"_s18", 0 0, L_0x1b8ddb0;  1 drivers
v0x1a763a0_0 .net *"_s2", 0 0, L_0x1b8c930;  1 drivers
v0x1a76480_0 .net *"_s20", 0 0, L_0x1b8d6b0;  1 drivers
v0x1a76560_0 .net *"_s22", 0 0, L_0x1b8e110;  1 drivers
v0x1a76640_0 .net *"_s24", 0 0, L_0x1b8e1b0;  1 drivers
v0x1a767b0_0 .net *"_s26", 0 0, L_0x1b8e310;  1 drivers
v0x1a76890_0 .net *"_s28", 0 0, L_0x1b8e400;  1 drivers
v0x1a76970_0 .net *"_s30", 0 0, L_0x1b8e570;  1 drivers
v0x1a76a50_0 .net *"_s32", 0 0, L_0x1b8e660;  1 drivers
v0x1a76b30_0 .net *"_s34", 0 0, L_0x1b8e7e0;  1 drivers
v0x1a76c10_0 .net *"_s36", 0 0, L_0x1b8e8d0;  1 drivers
v0x1a76cf0_0 .net *"_s38", 0 0, L_0x1b8ea60;  1 drivers
v0x1a76dd0_0 .net *"_s4", 0 0, L_0x1b8c820;  1 drivers
v0x1a76f80_0 .net *"_s40", 0 0, L_0x1b8eb00;  1 drivers
v0x1a77020_0 .net *"_s42", 0 0, L_0x1b8e9c0;  1 drivers
v0x1a77100_0 .net *"_s44", 0 0, L_0x1b8ecf0;  1 drivers
v0x1a771e0_0 .net *"_s46", 0 0, L_0x1b8ebf0;  1 drivers
v0x1a772c0_0 .net *"_s48", 0 0, L_0x1b8eef0;  1 drivers
v0x1a773a0_0 .net *"_s50", 0 0, L_0x1b8ede0;  1 drivers
v0x1a77480_0 .net *"_s52", 0 0, L_0x1b8dea0;  1 drivers
v0x1a77560_0 .net *"_s54", 0 0, L_0x1b8e070;  1 drivers
v0x1a77640_0 .net *"_s56", 0 0, L_0x1b8efe0;  1 drivers
v0x1a77720_0 .net *"_s58", 0 0, L_0x1b8df90;  1 drivers
v0x1a77800_0 .net *"_s6", 0 0, L_0x1b8d7c0;  1 drivers
v0x1a778e0_0 .net *"_s60", 0 0, L_0x1b8f650;  1 drivers
v0x1a779c0_0 .net *"_s62", 0 0, L_0x1b8f510;  1 drivers
v0x1a77aa0_0 .net *"_s64", 0 0, L_0x1b8f840;  1 drivers
v0x1a77b80_0 .net *"_s8", 0 0, L_0x1b8d8b0;  1 drivers
v0x1a77c60_0 .net8 "bitt", 31 0, RS_0x7fef22ab7198;  alias, 2 drivers
v0x1a76e90_0 .net "out", 0 0, L_0x1b8c600;  alias, 1 drivers
L_0x1b8c930 .part RS_0x7fef22ab7198, 0, 1;
L_0x1b8c820 .part RS_0x7fef22ab7198, 1, 1;
L_0x1b8d7c0 .part RS_0x7fef22ab7198, 2, 1;
L_0x1b8d8b0 .part RS_0x7fef22ab7198, 3, 1;
L_0x1b8d9a0 .part RS_0x7fef22ab7198, 4, 1;
L_0x1b8da90 .part RS_0x7fef22ab7198, 5, 1;
L_0x1b8db80 .part RS_0x7fef22ab7198, 6, 1;
L_0x1b8dc70 .part RS_0x7fef22ab7198, 7, 1;
L_0x1b8ddb0 .part RS_0x7fef22ab7198, 8, 1;
L_0x1b8d6b0 .part RS_0x7fef22ab7198, 9, 1;
L_0x1b8e110 .part RS_0x7fef22ab7198, 10, 1;
L_0x1b8e1b0 .part RS_0x7fef22ab7198, 11, 1;
L_0x1b8e310 .part RS_0x7fef22ab7198, 12, 1;
L_0x1b8e400 .part RS_0x7fef22ab7198, 13, 1;
L_0x1b8e570 .part RS_0x7fef22ab7198, 14, 1;
L_0x1b8e660 .part RS_0x7fef22ab7198, 15, 1;
L_0x1b8e7e0 .part RS_0x7fef22ab7198, 16, 1;
L_0x1b8e8d0 .part RS_0x7fef22ab7198, 17, 1;
L_0x1b8ea60 .part RS_0x7fef22ab7198, 18, 1;
L_0x1b8eb00 .part RS_0x7fef22ab7198, 19, 1;
L_0x1b8e9c0 .part RS_0x7fef22ab7198, 20, 1;
L_0x1b8ecf0 .part RS_0x7fef22ab7198, 21, 1;
L_0x1b8ebf0 .part RS_0x7fef22ab7198, 22, 1;
L_0x1b8eef0 .part RS_0x7fef22ab7198, 23, 1;
L_0x1b8ede0 .part RS_0x7fef22ab7198, 24, 1;
L_0x1b8dea0 .part RS_0x7fef22ab7198, 25, 1;
L_0x1b8e070 .part RS_0x7fef22ab7198, 26, 1;
L_0x1b8efe0 .part RS_0x7fef22ab7198, 27, 1;
L_0x1b8df90 .part RS_0x7fef22ab7198, 28, 1;
L_0x1b8f650 .part RS_0x7fef22ab7198, 29, 1;
L_0x1b8f510 .part RS_0x7fef22ab7198, 30, 1;
L_0x1b8f840 .part RS_0x7fef22ab7198, 31, 1;
S_0x1a7b370 .scope module, "alumain" "alu" 3 135, 4 145 0, S_0x19f10e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryout"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x1c4f7d0/d .functor OR 1, L_0x1c51fd0, L_0x1c52130, C4<0>, C4<0>;
L_0x1c4f7d0 .delay 1 (40,40,40) L_0x1c4f7d0/d;
L_0x1c523e0/d .functor OR 1, L_0x1c4f7d0, L_0x1c4f7d0, C4<0>, C4<0>;
L_0x1c523e0 .delay 1 (40,40,40) L_0x1c523e0/d;
L_0x1c524f0/d .functor OR 1, L_0x1c53290, L_0x1c52b60, C4<0>, C4<0>;
L_0x1c524f0 .delay 1 (40,40,40) L_0x1c524f0/d;
L_0x1c54280/d .functor NOT 1, L_0x1c535d0, C4<0>, C4<0>, C4<0>;
L_0x1c54280 .delay 1 (10,10,10) L_0x1c54280/d;
L_0x1c53730/d .functor NOT 1, L_0x1c53ff0, C4<0>, C4<0>, C4<0>;
L_0x1c53730 .delay 1 (10,10,10) L_0x1c53730/d;
L_0x1c537f0/d .functor AND 1, L_0x1c54280, L_0x1c53950, L_0x1c54ab0, C4<1>;
L_0x1c537f0 .delay 1 (60,60,60) L_0x1c537f0/d;
L_0x1c54b50/d .functor NOT 1, L_0x1c537f0, C4<0>, C4<0>, C4<0>;
L_0x1c54b50 .delay 1 (10,10,10) L_0x1c54b50/d;
L_0x1c54c60/d .functor AND 1, L_0x1c54e10, L_0x1c53730, L_0x1c537f0, C4<1>;
L_0x1c54c60 .delay 1 (60,60,60) L_0x1c54c60/d;
L_0x1c543e0/d .functor OR 1, L_0x1c54540, L_0x1c54c60, C4<0>, C4<0>;
L_0x1c543e0 .delay 1 (40,40,40) L_0x1c543e0/d;
v0x1af3cc0_0 .net "SLTval", 0 0, L_0x1c54c60;  1 drivers
v0x1af3d80_0 .net *"_s321", 0 0, L_0x1c4b8a0;  1 drivers
v0x1af3e60_0 .net *"_s324", 0 0, L_0x1c49be0;  1 drivers
v0x1af3f20_0 .net *"_s327", 0 0, L_0x1c4cce0;  1 drivers
v0x1af4000_0 .net *"_s330", 0 0, L_0x1c4ce40;  1 drivers
v0x1af40e0_0 .net *"_s333", 0 0, L_0x1c4d110;  1 drivers
v0x1af41c0_0 .net *"_s336", 0 0, L_0x1c4d690;  1 drivers
v0x1af42a0_0 .net *"_s339", 0 0, L_0x1c4d8b0;  1 drivers
v0x1af4380_0 .net *"_s342", 0 0, L_0x1c4cf00;  1 drivers
v0x1af44f0_0 .net *"_s345", 0 0, L_0x1c4e510;  1 drivers
v0x1af45d0_0 .net *"_s348", 0 0, L_0x1c4dd60;  1 drivers
v0x1af46b0_0 .net *"_s351", 0 0, L_0x1c4df80;  1 drivers
v0x1af4790_0 .net *"_s354", 0 0, L_0x1c4e1a0;  1 drivers
v0x1af4870_0 .net *"_s357", 0 0, L_0x1c4edf0;  1 drivers
v0x1af4950_0 .net *"_s360", 0 0, L_0x1c4e730;  1 drivers
v0x1af4a30_0 .net *"_s363", 0 0, L_0x1c4e950;  1 drivers
v0x1af4b10_0 .net *"_s366", 0 0, L_0x1c4dad0;  1 drivers
v0x1af4cc0_0 .net *"_s369", 0 0, L_0x1c4f860;  1 drivers
v0x1af4d60_0 .net *"_s372", 0 0, L_0x1c4efc0;  1 drivers
v0x1af4e40_0 .net *"_s375", 0 0, L_0x1c4f1e0;  1 drivers
v0x1af4f20_0 .net *"_s378", 0 0, L_0x1c4f400;  1 drivers
v0x1af5000_0 .net *"_s381", 0 0, L_0x1c50130;  1 drivers
v0x1af50e0_0 .net *"_s384", 0 0, L_0x1c4fa80;  1 drivers
v0x1af51c0_0 .net *"_s387", 0 0, L_0x1c4fca0;  1 drivers
v0x1af52a0_0 .net *"_s390", 0 0, L_0x1c4fec0;  1 drivers
v0x1af5380_0 .net *"_s393", 0 0, L_0x1c50020;  1 drivers
v0x1af5460_0 .net *"_s396", 0 0, L_0x1c50350;  1 drivers
v0x1af5540_0 .net *"_s399", 0 0, L_0x1c50570;  1 drivers
v0x1af5620_0 .net *"_s402", 0 0, L_0x1c50790;  1 drivers
v0x1af5700_0 .net *"_s405", 0 0, L_0x1c508f0;  1 drivers
v0x1af57e0_0 .net *"_s408", 0 0, L_0x1c50bd0;  1 drivers
v0x1af58c0_0 .net *"_s411", 0 0, L_0x1c50df0;  1 drivers
v0x1af59a0_0 .net *"_s414", 0 0, L_0x1c52690;  1 drivers
v0x1af4bf0_0 .net *"_s420", 0 0, L_0x1c51fd0;  1 drivers
v0x1af5c70_0 .net *"_s422", 0 0, L_0x1c52130;  1 drivers
v0x1af5d50_0 .net *"_s424", 0 0, L_0x1c523e0;  1 drivers
v0x1af5e30_0 .net *"_s429", 0 0, L_0x1c53290;  1 drivers
v0x1af5f10_0 .net *"_s431", 0 0, L_0x1c52b60;  1 drivers
v0x1af5ff0_0 .net *"_s440", 0 0, L_0x1c535d0;  1 drivers
v0x1af60d0_0 .net *"_s444", 0 0, L_0x1c53950;  1 drivers
v0x1af61b0_0 .net *"_s446", 0 0, L_0x1c54ab0;  1 drivers
v0x1af6290_0 .net *"_s450", 0 0, L_0x1c54e10;  1 drivers
v0x1af6370_0 .net *"_s452", 0 0, L_0x1c543e0;  1 drivers
v0x1af6450_0 .net *"_s455", 0 0, L_0x1c54540;  1 drivers
v0x1af6530_0 .net "carryOut", 32 0, L_0x1c52220;  1 drivers
v0x1af6610_0 .net "carryout", 0 0, L_0x1c524f0;  alias, 1 drivers
v0x1af66d0_0 .net "command", 2 0, v0x1af9930_0;  alias, 1 drivers
v0x1af67b0_0 .net "initialResult", 31 0, L_0x1c4bfd0;  1 drivers
v0x1af6890_0 .net "isSLT", 0 0, L_0x1c537f0;  1 drivers
v0x1af6950_0 .net "isSLTinv", 0 0, L_0x1c54b50;  1 drivers
v0x1af6a10_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  1 drivers
v0x1af6ab0_0 .net "operandA", 31 0, L_0x1bf5b50;  alias, 1 drivers
v0x1af6b90_0 .net "operandB", 31 0, L_0x1c57fb0;  alias, 1 drivers
v0x1af6c70_0 .net "overflow", 0 0, L_0x1c53ff0;  alias, 1 drivers
v0x1af6d10_0 .net "overflowInv", 0 0, L_0x1c53730;  1 drivers
v0x1af6db0_0 .net8 "result", 31 0, RS_0x7fef22a79e68;  alias, 2 drivers
v0x1af6ea0_0 .net "s2inv", 0 0, L_0x1c54280;  1 drivers
v0x1af6f40_0 .net "zero", 0 0, L_0x1c546a0;  alias, 1 drivers
L_0x1bf8ac0 .part L_0x1bf5b50, 0, 1;
L_0x1bf8c20 .part L_0x1c57fb0, 0, 1;
L_0x1bf70d0 .part L_0x1c52220, 0, 1;
L_0x1bf8e60 .part v0x1af9930_0, 0, 1;
L_0x1bf8f00 .part v0x1af9930_0, 1, 1;
L_0x1bf9030 .part v0x1af9930_0, 2, 1;
L_0x1bfb530 .part L_0x1bf5b50, 1, 1;
L_0x1bfb7a0 .part L_0x1c57fb0, 1, 1;
L_0x1bfb950 .part L_0x1c52220, 1, 1;
L_0x1bfb9f0 .part v0x1af9930_0, 0, 1;
L_0x1bfba90 .part v0x1af9930_0, 1, 1;
L_0x1bfbb30 .part v0x1af9930_0, 2, 1;
L_0x1bfe160 .part L_0x1bf5b50, 2, 1;
L_0x1bfe2c0 .part L_0x1c57fb0, 2, 1;
L_0x1bfe470 .part L_0x1c52220, 2, 1;
L_0x1bfe510 .part v0x1af9930_0, 0, 1;
L_0x1bfe640 .part v0x1af9930_0, 1, 1;
L_0x1bfe6e0 .part v0x1af9930_0, 2, 1;
L_0x1c00b40 .part L_0x1bf5b50, 3, 1;
L_0x1c00ca0 .part L_0x1c57fb0, 3, 1;
L_0x1bfe780 .part L_0x1c52220, 3, 1;
L_0x1c00f70 .part v0x1af9930_0, 0, 1;
L_0x1c01010 .part v0x1af9930_0, 1, 1;
L_0x1c010b0 .part v0x1af9930_0, 2, 1;
L_0x1c03580 .part L_0x1bf5b50, 4, 1;
L_0x1c036e0 .part L_0x1c57fb0, 4, 1;
L_0x1c01350 .part L_0x1c52220, 4, 1;
L_0x1c03970 .part v0x1af9930_0, 0, 1;
L_0x1c03890 .part v0x1af9930_0, 1, 1;
L_0x1bfbbd0 .part v0x1af9930_0, 2, 1;
L_0x1c06120 .part L_0x1bf5b50, 5, 1;
L_0x1c06280 .part L_0x1c57fb0, 5, 1;
L_0x1c03d10 .part L_0x1c52220, 5, 1;
L_0x1c06650 .part v0x1af9930_0, 0, 1;
L_0x1c06540 .part v0x1af9930_0, 1, 1;
L_0x1c06810 .part v0x1af9930_0, 2, 1;
L_0x1c08d00 .part L_0x1bf5b50, 6, 1;
L_0x1c08e60 .part L_0x1c57fb0, 6, 1;
L_0x1c06a30 .part L_0x1c52220, 6, 1;
L_0x1c06940 .part v0x1af9930_0, 0, 1;
L_0x1c09160 .part v0x1af9930_0, 1, 1;
L_0x1c09200 .part v0x1af9930_0, 2, 1;
L_0x1c0b710 .part L_0x1bf5b50, 7, 1;
L_0x1c0b870 .part L_0x1c57fb0, 7, 1;
L_0x1c092a0 .part L_0x1c52220, 7, 1;
L_0x1c09340 .part v0x1af9930_0, 0, 1;
L_0x1c0ba20 .part v0x1af9930_0, 1, 1;
L_0x1c0bac0 .part v0x1af9930_0, 2, 1;
L_0x1c0e260 .part L_0x1bf5b50, 8, 1;
L_0x1c0e3c0 .part L_0x1c57fb0, 8, 1;
L_0x1c0c030 .part L_0x1c52220, 8, 1;
L_0x1c0bd30 .part v0x1af9930_0, 0, 1;
L_0x1c0e720 .part v0x1af9930_0, 1, 1;
L_0x1c0e7c0 .part v0x1af9930_0, 2, 1;
L_0x1c10cf0 .part L_0x1bf5b50, 9, 1;
L_0x1bfb690 .part L_0x1c57fb0, 9, 1;
L_0x1c0ea70 .part L_0x1c52220, 9, 1;
L_0x1c0e8f0 .part v0x1af9930_0, 0, 1;
L_0x1c11350 .part v0x1af9930_0, 1, 1;
L_0x1c113f0 .part v0x1af9930_0, 2, 1;
L_0x1c13aa0 .part L_0x1bf5b50, 10, 1;
L_0x1c13c00 .part L_0x1c57fb0, 10, 1;
L_0x1c13db0 .part L_0x1c52220, 10, 1;
L_0x1c13e50 .part v0x1af9930_0, 0, 1;
L_0x1c13ef0 .part v0x1af9930_0, 1, 1;
L_0x1c13f90 .part v0x1af9930_0, 2, 1;
L_0x1c164f0 .part L_0x1bf5b50, 11, 1;
L_0x1c16650 .part L_0x1c57fb0, 11, 1;
L_0x1c14310 .part L_0x1c52220, 11, 1;
L_0x1c140c0 .part v0x1af9930_0, 0, 1;
L_0x1c14160 .part v0x1af9930_0, 1, 1;
L_0x1c16a40 .part v0x1af9930_0, 2, 1;
L_0x1c18f60 .part L_0x1bf5b50, 12, 1;
L_0x1c190c0 .part L_0x1c57fb0, 12, 1;
L_0x1c16d80 .part L_0x1c52220, 12, 1;
L_0x1c16b70 .part v0x1af9930_0, 0, 1;
L_0x1c16c10 .part v0x1af9930_0, 1, 1;
L_0x1c194e0 .part v0x1af9930_0, 2, 1;
L_0x1c1b9b0 .part L_0x1bf5b50, 13, 1;
L_0x1c1bb10 .part L_0x1c57fb0, 13, 1;
L_0x1c06430 .part L_0x1c52220, 13, 1;
L_0x1c19580 .part v0x1af9930_0, 0, 1;
L_0x1c19620 .part v0x1af9930_0, 1, 1;
L_0x1c196c0 .part v0x1af9930_0, 2, 1;
L_0x1c1e560 .part L_0x1bf5b50, 14, 1;
L_0x1c1e6c0 .part L_0x1c57fb0, 14, 1;
L_0x1c1bed0 .part L_0x1c52220, 14, 1;
L_0x1c1bf70 .part v0x1af9930_0, 0, 1;
L_0x1c1c010 .part v0x1af9930_0, 1, 1;
L_0x1c1c0b0 .part v0x1af9930_0, 2, 1;
L_0x1c20f80 .part L_0x1bf5b50, 15, 1;
L_0x1c210e0 .part L_0x1c57fb0, 15, 1;
L_0x1c1ee10 .part L_0x1c52220, 15, 1;
L_0x1c0bb90 .part v0x1af9930_0, 0, 1;
L_0x1c21590 .part v0x1af9930_0, 1, 1;
L_0x1c21630 .part v0x1af9930_0, 2, 1;
L_0x1c23aa0 .part L_0x1bf5b50, 16, 1;
L_0x1c23c00 .part L_0x1c57fb0, 16, 1;
L_0x1c23db0 .part L_0x1c52220, 16, 1;
L_0x1c23ee0 .part v0x1af9930_0, 0, 1;
L_0x1c216d0 .part v0x1af9930_0, 1, 1;
L_0x1c21770 .part v0x1af9930_0, 2, 1;
L_0x1c264e0 .part L_0x1bf5b50, 17, 1;
L_0x1c26640 .part L_0x1c57fb0, 17, 1;
L_0x1c23f80 .part L_0x1c52220, 17, 1;
L_0x1c24020 .part v0x1af9930_0, 0, 1;
L_0x1c240c0 .part v0x1af9930_0, 1, 1;
L_0x1c24160 .part v0x1af9930_0, 2, 1;
L_0x1c28f40 .part L_0x1bf5b50, 18, 1;
L_0x1c290a0 .part L_0x1c57fb0, 18, 1;
L_0x1c26d10 .part L_0x1c52220, 18, 1;
L_0x1c26880 .part v0x1af9930_0, 0, 1;
L_0x1c26920 .part v0x1af9930_0, 1, 1;
L_0x1c269c0 .part v0x1af9930_0, 2, 1;
L_0x1c2b950 .part L_0x1bf5b50, 19, 1;
L_0x1c2bab0 .part L_0x1c57fb0, 19, 1;
L_0x1c29250 .part L_0x1c52220, 19, 1;
L_0x1c292f0 .part v0x1af9930_0, 0, 1;
L_0x1c29390 .part v0x1af9930_0, 1, 1;
L_0x1c29430 .part v0x1af9930_0, 2, 1;
L_0x1c2e390 .part L_0x1bf5b50, 20, 1;
L_0x1c2e4f0 .part L_0x1c57fb0, 20, 1;
L_0x1c2bc60 .part L_0x1c52220, 20, 1;
L_0x1c2bd00 .part v0x1af9930_0, 0, 1;
L_0x1c2bda0 .part v0x1af9930_0, 1, 1;
L_0x1c2be40 .part v0x1af9930_0, 2, 1;
L_0x1c312b0 .part L_0x1bf5b50, 21, 1;
L_0x1c31410 .part L_0x1c57fb0, 21, 1;
L_0x1c315c0 .part L_0x1c52220, 21, 1;
L_0x1c31660 .part v0x1af9930_0, 0, 1;
L_0x1c11490 .part v0x1af9930_0, 1, 1;
L_0x1c11530 .part v0x1af9930_0, 2, 1;
L_0x1c33d50 .part L_0x1bf5b50, 22, 1;
L_0x1c33eb0 .part L_0x1c57fb0, 22, 1;
L_0x1c34060 .part L_0x1c52220, 22, 1;
L_0x1c34190 .part v0x1af9930_0, 0, 1;
L_0x1c31700 .part v0x1af9930_0, 1, 1;
L_0x1c317a0 .part v0x1af9930_0, 2, 1;
L_0x1c36800 .part L_0x1bf5b50, 23, 1;
L_0x1c36960 .part L_0x1c57fb0, 23, 1;
L_0x1c34230 .part L_0x1c52220, 23, 1;
L_0x1c342d0 .part v0x1af9930_0, 0, 1;
L_0x1c34370 .part v0x1af9930_0, 1, 1;
L_0x1c34410 .part v0x1af9930_0, 2, 1;
L_0x1c39270 .part L_0x1bf5b50, 24, 1;
L_0x1c393d0 .part L_0x1c57fb0, 24, 1;
L_0x1c36ff0 .part L_0x1c52220, 24, 1;
L_0x1c36ba0 .part v0x1af9930_0, 0, 1;
L_0x1c36c40 .part v0x1af9930_0, 1, 1;
L_0x1c36ce0 .part v0x1af9930_0, 2, 1;
L_0x1c3bcd0 .part L_0x1bf5b50, 25, 1;
L_0x1c10e50 .part L_0x1c57fb0, 25, 1;
L_0x1c39580 .part L_0x1c52220, 25, 1;
L_0x1c39620 .part v0x1af9930_0, 0, 1;
L_0x1c396c0 .part v0x1af9930_0, 1, 1;
L_0x1c39760 .part v0x1af9930_0, 2, 1;
L_0x1c3e9f0 .part L_0x1bf5b50, 26, 1;
L_0x1c3eb50 .part L_0x1c57fb0, 26, 1;
L_0x1c3ed00 .part L_0x1c52220, 26, 1;
L_0x1c3ee30 .part v0x1af9930_0, 0, 1;
L_0x1c3c240 .part v0x1af9930_0, 1, 1;
L_0x1c3c2e0 .part v0x1af9930_0, 2, 1;
L_0x1c41470 .part L_0x1bf5b50, 27, 1;
L_0x1c415d0 .part L_0x1c57fb0, 27, 1;
L_0x1c3eed0 .part L_0x1c52220, 27, 1;
L_0x1c3ef70 .part v0x1af9930_0, 0, 1;
L_0x1c3f010 .part v0x1af9930_0, 1, 1;
L_0x1c3f0b0 .part v0x1af9930_0, 2, 1;
L_0x1c43e80 .part L_0x1bf5b50, 28, 1;
L_0x1c43fe0 .part L_0x1c57fb0, 28, 1;
L_0x1c44190 .part L_0x1c52220, 28, 1;
L_0x1c442c0 .part v0x1af9930_0, 0, 1;
L_0x1c41780 .part v0x1af9930_0, 1, 1;
L_0x1c41820 .part v0x1af9930_0, 2, 1;
L_0x1c46910 .part L_0x1bf5b50, 29, 1;
L_0x1c46a70 .part L_0x1c57fb0, 29, 1;
L_0x1c1bcc0 .part L_0x1c52220, 29, 1;
L_0x1c1bd60 .part v0x1af9930_0, 0, 1;
L_0x1c1be00 .part v0x1af9930_0, 1, 1;
L_0x1c44360 .part v0x1af9930_0, 2, 1;
L_0x1c49550 .part L_0x1bf5b50, 30, 1;
L_0x1c496b0 .part L_0x1c57fb0, 30, 1;
L_0x1c47030 .part L_0x1c52220, 30, 1;
L_0x1c470d0 .part v0x1af9930_0, 0, 1;
L_0x1c47170 .part v0x1af9930_0, 1, 1;
L_0x1c47210 .part v0x1af9930_0, 2, 1;
LS_0x1c4bfd0_0_0 .concat8 [ 1 1 1 1], L_0x1bf86d0, L_0x1bfb140, L_0x1bfdd70, L_0x1c00750;
LS_0x1c4bfd0_0_4 .concat8 [ 1 1 1 1], L_0x1c03190, L_0x1c05d30, L_0x1c08910, L_0x1c0b320;
LS_0x1c4bfd0_0_8 .concat8 [ 1 1 1 1], L_0x1c0de70, L_0x1c10900, L_0x1c136b0, L_0x1c16100;
LS_0x1c4bfd0_0_12 .concat8 [ 1 1 1 1], L_0x1c18b70, L_0x1c1b5c0, L_0x1c1e170, L_0x1c20b90;
LS_0x1c4bfd0_0_16 .concat8 [ 1 1 1 1], L_0x1c236b0, L_0x1c260f0, L_0x1c28b50, L_0x1c2b560;
LS_0x1c4bfd0_0_20 .concat8 [ 1 1 1 1], L_0x1c2dfa0, L_0x1c30ec0, L_0x1c33960, L_0x1c36410;
LS_0x1c4bfd0_0_24 .concat8 [ 1 1 1 1], L_0x1c38e80, L_0x1c3b8e0, L_0x1c3e600, L_0x1c41080;
LS_0x1c4bfd0_0_28 .concat8 [ 1 1 1 1], L_0x1c43a90, L_0x1c46520, L_0x1c49160, L_0x1c4bbe0;
LS_0x1c4bfd0_1_0 .concat8 [ 4 4 4 4], LS_0x1c4bfd0_0_0, LS_0x1c4bfd0_0_4, LS_0x1c4bfd0_0_8, LS_0x1c4bfd0_0_12;
LS_0x1c4bfd0_1_4 .concat8 [ 4 4 4 4], LS_0x1c4bfd0_0_16, LS_0x1c4bfd0_0_20, LS_0x1c4bfd0_0_24, LS_0x1c4bfd0_0_28;
L_0x1c4bfd0 .concat8 [ 16 16 0 0], LS_0x1c4bfd0_1_0, LS_0x1c4bfd0_1_4;
L_0x1c4cbf0 .part L_0x1bf5b50, 31, 1;
L_0x1c49860 .part L_0x1c57fb0, 31, 1;
L_0x1c47500 .part L_0x1c52220, 31, 1;
L_0x1c1e900 .part v0x1af9930_0, 0, 1;
L_0x1c1e9a0 .part v0x1af9930_0, 1, 1;
L_0x1c1ea40 .part v0x1af9930_0, 2, 1;
L_0x1c49aa0 .part L_0x1c4bfd0, 0, 1;
L_0x1c49cf0 .part L_0x1c4bfd0, 1, 1;
L_0x1c4cda0 .part L_0x1c4bfd0, 2, 1;
L_0x1c4d020 .part L_0x1c4bfd0, 3, 1;
L_0x1c4dcc0 .part L_0x1c4bfd0, 4, 1;
L_0x1c4d750 .part L_0x1c4bfd0, 5, 1;
L_0x1c4d970 .part L_0x1c4bfd0, 6, 1;
L_0x1c4dbe0 .part L_0x1c4bfd0, 7, 1;
L_0x1c4e5d0 .part L_0x1c4bfd0, 8, 1;
L_0x1c4de20 .part L_0x1c4bfd0, 9, 1;
L_0x1c4e040 .part L_0x1c4bfd0, 10, 1;
L_0x1c4e260 .part L_0x1c4bfd0, 11, 1;
L_0x1c4ee60 .part L_0x1c4bfd0, 12, 1;
L_0x1c4e7f0 .part L_0x1c4bfd0, 13, 1;
L_0x1c4ea10 .part L_0x1c4bfd0, 14, 1;
L_0x1c4e3b0 .part L_0x1c4bfd0, 15, 1;
L_0x1c4f920 .part L_0x1c4bfd0, 16, 1;
L_0x1c4f080 .part L_0x1c4bfd0, 17, 1;
L_0x1c4f2a0 .part L_0x1c4bfd0, 18, 1;
L_0x1c4f4c0 .part L_0x1c4bfd0, 19, 1;
L_0x1c501f0 .part L_0x1c4bfd0, 20, 1;
L_0x1c4fb40 .part L_0x1c4bfd0, 21, 1;
L_0x1c4fd60 .part L_0x1c4bfd0, 22, 1;
L_0x1c4ff80 .part L_0x1c4bfd0, 23, 1;
L_0x1c50a70 .part L_0x1c4bfd0, 24, 1;
L_0x1c50410 .part L_0x1c4bfd0, 25, 1;
L_0x1c50630 .part L_0x1c4bfd0, 26, 1;
L_0x1c50850 .part L_0x1c4bfd0, 27, 1;
L_0x1c51310 .part L_0x1c4bfd0, 28, 1;
L_0x1c50c90 .part L_0x1c4bfd0, 29, 1;
L_0x1c50eb0 .part L_0x1c4bfd0, 30, 1;
LS_0x1c4eb70_0_0 .concat8 [ 1 1 1 1], L_0x1c4b8a0, L_0x1c49be0, L_0x1c4cce0, L_0x1c4ce40;
LS_0x1c4eb70_0_4 .concat8 [ 1 1 1 1], L_0x1c4d110, L_0x1c4d690, L_0x1c4d8b0, L_0x1c4cf00;
LS_0x1c4eb70_0_8 .concat8 [ 1 1 1 1], L_0x1c4e510, L_0x1c4dd60, L_0x1c4df80, L_0x1c4e1a0;
LS_0x1c4eb70_0_12 .concat8 [ 1 1 1 1], L_0x1c4edf0, L_0x1c4e730, L_0x1c4e950, L_0x1c4dad0;
LS_0x1c4eb70_0_16 .concat8 [ 1 1 1 1], L_0x1c4f860, L_0x1c4efc0, L_0x1c4f1e0, L_0x1c4f400;
LS_0x1c4eb70_0_20 .concat8 [ 1 1 1 1], L_0x1c50130, L_0x1c4fa80, L_0x1c4fca0, L_0x1c4fec0;
LS_0x1c4eb70_0_24 .concat8 [ 1 1 1 1], L_0x1c50020, L_0x1c50350, L_0x1c50570, L_0x1c50790;
LS_0x1c4eb70_0_28 .concat8 [ 1 1 1 1], L_0x1c508f0, L_0x1c50bd0, L_0x1c50df0, L_0x1c52690;
LS_0x1c4eb70_1_0 .concat8 [ 4 4 4 4], LS_0x1c4eb70_0_0, LS_0x1c4eb70_0_4, LS_0x1c4eb70_0_8, LS_0x1c4eb70_0_12;
LS_0x1c4eb70_1_4 .concat8 [ 4 4 4 4], LS_0x1c4eb70_0_16, LS_0x1c4eb70_0_20, LS_0x1c4eb70_0_24, LS_0x1c4eb70_0_28;
L_0x1c4eb70 .concat8 [ 16 16 0 0], LS_0x1c4eb70_1_0, LS_0x1c4eb70_1_4;
L_0x1c4f670 .part L_0x1c4bfd0, 31, 1;
L_0x1c51fd0 .part v0x1af9930_0, 0, 1;
L_0x1c52130 .part v0x1af9930_0, 0, 1;
LS_0x1c52220_0_0 .concat8 [ 1 1 1 1], L_0x1c523e0, L_0x1bf7530, L_0x1bf9d30, L_0x1bfc990;
LS_0x1c52220_0_4 .concat8 [ 1 1 1 1], L_0x1bff320, L_0x1c01d40, L_0x1c04950, L_0x1c074c0;
LS_0x1c52220_0_8 .concat8 [ 1 1 1 1], L_0x1c09f40, L_0x1c0ca20, L_0x1c0f460, L_0x1c12280;
LS_0x1c52220_0_12 .concat8 [ 1 1 1 1], L_0x1c14d50, L_0x1c177c0, L_0x1c1a1e0, L_0x1c1cd30;
LS_0x1c52220_0_16 .concat8 [ 1 1 1 1], L_0x1c1f740, L_0x1c222d0, L_0x1c24ca0, L_0x1c27700;
LS_0x1c52220_0_20 .concat8 [ 1 1 1 1], L_0x1c2a180, L_0x1c2cbc0, L_0x1c2fa20, L_0x1c324c0;
LS_0x1c52220_0_24 .concat8 [ 1 1 1 1], L_0x1c34f70, L_0x1c379e0, L_0x1c3a440, L_0x1c3d160;
LS_0x1c52220_0_28 .concat8 [ 1 1 1 1], L_0x1c3fc30, L_0x1c426b0, L_0x1c45140, L_0x1c47d80;
LS_0x1c52220_0_32 .concat8 [ 1 0 0 0], L_0x1c4a7b0;
LS_0x1c52220_1_0 .concat8 [ 4 4 4 4], LS_0x1c52220_0_0, LS_0x1c52220_0_4, LS_0x1c52220_0_8, LS_0x1c52220_0_12;
LS_0x1c52220_1_4 .concat8 [ 4 4 4 4], LS_0x1c52220_0_16, LS_0x1c52220_0_20, LS_0x1c52220_0_24, LS_0x1c52220_0_28;
LS_0x1c52220_1_8 .concat8 [ 1 0 0 0], LS_0x1c52220_0_32;
L_0x1c52220 .concat8 [ 16 16 1 0], LS_0x1c52220_1_0, LS_0x1c52220_1_4, LS_0x1c52220_1_8;
L_0x1c53290 .part L_0x1c52220, 32, 1;
L_0x1c52b60 .part L_0x1c52220, 32, 1;
L_0x1c541e0 .part L_0x1bf5b50, 31, 1;
L_0x1c533f0 .part L_0x1c57fb0, 31, 1;
L_0x1c534e0 .part L_0x1c4bfd0, 31, 1;
L_0x1c535d0 .part v0x1af9930_0, 2, 1;
L_0x1c53950 .part v0x1af9930_0, 0, 1;
L_0x1c54ab0 .part v0x1af9930_0, 1, 1;
L_0x1c54e10 .part L_0x1c4bfd0, 31, 1;
L_0x1c54340 .part/pv L_0x1c543e0, 0, 1, 32;
L_0x1c54540 .part L_0x1c4bfd0, 0, 1;
S_0x1a7b620 .scope generate, "genblk1[0]" "genblk1[0]" 4 165, 4 165 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1a7b810 .param/l "i" 0 4 165, +C4<00>;
S_0x1a7b8f0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a7b620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1bf6f10/d .functor AND 1, L_0x1bf8ac0, L_0x1bf8c20, C4<1>, C4<1>;
L_0x1bf6f10 .delay 1 (40,40,40) L_0x1bf6f10/d;
L_0x1bf6f80/d .functor NAND 1, L_0x1bf8ac0, L_0x1bf8c20, C4<1>, C4<1>;
L_0x1bf6f80 .delay 1 (20,20,20) L_0x1bf6f80/d;
L_0x1bf6ff0/d .functor OR 1, L_0x1bf8ac0, L_0x1bf8c20, C4<0>, C4<0>;
L_0x1bf6ff0 .delay 1 (40,40,40) L_0x1bf6ff0/d;
L_0x1bf7180/d .functor NOR 1, L_0x1bf8ac0, L_0x1bf8c20, C4<0>, C4<0>;
L_0x1bf7180 .delay 1 (20,20,20) L_0x1bf7180/d;
L_0x1bf71f0/d .functor XOR 1, L_0x1bf8ac0, L_0x1bf8c20, C4<0>, C4<0>;
L_0x1bf71f0 .delay 1 (40,40,40) L_0x1bf71f0/d;
L_0x1bf75a0/d .functor NOT 1, L_0x1bf8e60, C4<0>, C4<0>, C4<0>;
L_0x1bf75a0 .delay 1 (10,10,10) L_0x1bf75a0/d;
L_0x1bf7610/d .functor NOT 1, L_0x1bf8f00, C4<0>, C4<0>, C4<0>;
L_0x1bf7610 .delay 1 (10,10,10) L_0x1bf7610/d;
L_0x1bf7680/d .functor NOT 1, L_0x1bf9030, C4<0>, C4<0>, C4<0>;
L_0x1bf7680 .delay 1 (10,10,10) L_0x1bf7680/d;
L_0x1bf76f0/d .functor AND 1, L_0x1bf7340, L_0x1bf75a0, L_0x1bf7610, L_0x1bf7680;
L_0x1bf76f0 .delay 1 (80,80,80) L_0x1bf76f0/d;
L_0x1bf78d0/d .functor AND 1, L_0x1bf7340, L_0x1bf8e60, L_0x1bf7610, L_0x1bf7680;
L_0x1bf78d0 .delay 1 (80,80,80) L_0x1bf78d0/d;
L_0x1bf7a80/d .functor AND 1, L_0x1bf71f0, L_0x1bf75a0, L_0x1bf8f00, L_0x1bf7680;
L_0x1bf7a80 .delay 1 (80,80,80) L_0x1bf7a80/d;
L_0x1bf7cc0/d .functor AND 1, L_0x1bf7340, L_0x1bf8e60, L_0x1bf8f00, L_0x1bf7680;
L_0x1bf7cc0 .delay 1 (80,80,80) L_0x1bf7cc0/d;
L_0x1bf7e90/d .functor AND 1, L_0x1bf6f10, L_0x1bf75a0, L_0x1bf7610, L_0x1bf9030;
L_0x1bf7e90 .delay 1 (80,80,80) L_0x1bf7e90/d;
L_0x1bf8120/d .functor AND 1, L_0x1bf6f80, L_0x1bf8e60, L_0x1bf7610, L_0x1bf9030;
L_0x1bf8120 .delay 1 (80,80,80) L_0x1bf8120/d;
L_0x1bf7e20/d .functor AND 1, L_0x1bf7180, L_0x1bf75a0, L_0x1bf8f00, L_0x1bf9030;
L_0x1bf7e20 .delay 1 (80,80,80) L_0x1bf7e20/d;
L_0x1bf8500/d .functor AND 1, L_0x1bf6ff0, L_0x1bf8e60, L_0x1bf8f00, L_0x1bf9030;
L_0x1bf8500 .delay 1 (80,80,80) L_0x1bf8500/d;
L_0x1bf86d0/0/0 .functor OR 1, L_0x1bf76f0, L_0x1bf78d0, L_0x1bf7a80, L_0x1bf7e90;
L_0x1bf86d0/0/4 .functor OR 1, L_0x1bf8120, L_0x1bf7e20, L_0x1bf8500, L_0x1bf7cc0;
L_0x1bf86d0/d .functor OR 1, L_0x1bf86d0/0/0, L_0x1bf86d0/0/4, C4<0>, C4<0>;
L_0x1bf86d0 .delay 1 (160,160,160) L_0x1bf86d0/d;
v0x1a7c850_0 .net "a", 0 0, L_0x1bf8ac0;  1 drivers
v0x1a7c910_0 .net "addSub", 0 0, L_0x1bf7340;  1 drivers
v0x1a7c9e0_0 .net "andRes", 0 0, L_0x1bf6f10;  1 drivers
v0x1a7cab0_0 .net "b", 0 0, L_0x1bf8c20;  1 drivers
v0x1a7cb80_0 .net "carryIn", 0 0, L_0x1bf70d0;  1 drivers
v0x1a7cc20_0 .net "carryOut", 0 0, L_0x1bf7530;  1 drivers
v0x1a7ccf0_0 .net "initialResult", 0 0, L_0x1bf86d0;  1 drivers
v0x1a7cd90_0 .net "isAdd", 0 0, L_0x1bf76f0;  1 drivers
v0x1a7ce30_0 .net "isAnd", 0 0, L_0x1bf7e90;  1 drivers
v0x1a7cf60_0 .net "isNand", 0 0, L_0x1bf8120;  1 drivers
v0x1a7d000_0 .net "isNor", 0 0, L_0x1bf7e20;  1 drivers
v0x1a7d0a0_0 .net "isOr", 0 0, L_0x1bf8500;  1 drivers
v0x1a7d160_0 .net "isSLT", 0 0, L_0x1bf7cc0;  1 drivers
v0x1a7d220_0 .net "isSub", 0 0, L_0x1bf78d0;  1 drivers
v0x1a7d2e0_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1a7d3b0_0 .net "isXor", 0 0, L_0x1bf7a80;  1 drivers
v0x1a7d450_0 .net "nandRes", 0 0, L_0x1bf6f80;  1 drivers
v0x1a7d600_0 .net "norRes", 0 0, L_0x1bf7180;  1 drivers
v0x1a7d6a0_0 .net "orRes", 0 0, L_0x1bf6ff0;  1 drivers
v0x1a7d740_0 .net "s0", 0 0, L_0x1bf8e60;  1 drivers
v0x1a7d7e0_0 .net "s0inv", 0 0, L_0x1bf75a0;  1 drivers
v0x1a7d8a0_0 .net "s1", 0 0, L_0x1bf8f00;  1 drivers
v0x1a7d960_0 .net "s1inv", 0 0, L_0x1bf7610;  1 drivers
v0x1a7da20_0 .net "s2", 0 0, L_0x1bf9030;  1 drivers
v0x1a7dae0_0 .net "s2inv", 0 0, L_0x1bf7680;  1 drivers
v0x1a7dba0_0 .net "xorRes", 0 0, L_0x1bf71f0;  1 drivers
S_0x1a7bbf0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a7b8f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1bf7260/d .functor XOR 1, L_0x1bf8c20, L_0x1c4f7d0, C4<0>, C4<0>;
L_0x1bf7260 .delay 1 (40,40,40) L_0x1bf7260/d;
L_0x1bf72d0/d .functor XOR 1, L_0x1bf8ac0, L_0x1bf7260, C4<0>, C4<0>;
L_0x1bf72d0 .delay 1 (40,40,40) L_0x1bf72d0/d;
L_0x1bf7340/d .functor XOR 1, L_0x1bf72d0, L_0x1bf70d0, C4<0>, C4<0>;
L_0x1bf7340 .delay 1 (40,40,40) L_0x1bf7340/d;
L_0x1bf73b0/d .functor AND 1, L_0x1bf8ac0, L_0x1bf7260, C4<1>, C4<1>;
L_0x1bf73b0 .delay 1 (40,40,40) L_0x1bf73b0/d;
L_0x1bf7060/d .functor AND 1, L_0x1bf72d0, L_0x1bf70d0, C4<1>, C4<1>;
L_0x1bf7060 .delay 1 (40,40,40) L_0x1bf7060/d;
L_0x1bf7530/d .functor OR 1, L_0x1bf73b0, L_0x1bf7060, C4<0>, C4<0>;
L_0x1bf7530 .delay 1 (40,40,40) L_0x1bf7530/d;
v0x1a7bec0_0 .net "AandB", 0 0, L_0x1bf73b0;  1 drivers
v0x1a7bfa0_0 .net "BxorSub", 0 0, L_0x1bf7260;  1 drivers
v0x1a7c060_0 .net "a", 0 0, L_0x1bf8ac0;  alias, 1 drivers
v0x1a7c130_0 .net "b", 0 0, L_0x1bf8c20;  alias, 1 drivers
v0x1a7c1f0_0 .net "carryin", 0 0, L_0x1bf70d0;  alias, 1 drivers
v0x1a7c300_0 .net "carryout", 0 0, L_0x1bf7530;  alias, 1 drivers
v0x1a7c3c0_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1a7c480_0 .net "res", 0 0, L_0x1bf7340;  alias, 1 drivers
v0x1a7c540_0 .net "xAorB", 0 0, L_0x1bf72d0;  1 drivers
v0x1a7c690_0 .net "xAorBandCin", 0 0, L_0x1bf7060;  1 drivers
S_0x1a7dd80 .scope generate, "genblk1[1]" "genblk1[1]" 4 165, 4 165 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1a7df40 .param/l "i" 0 4 165, +C4<01>;
S_0x1a7e000 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a7dd80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1bf8b60/d .functor AND 1, L_0x1bfb530, L_0x1bfb7a0, C4<1>, C4<1>;
L_0x1bf8b60 .delay 1 (40,40,40) L_0x1bf8b60/d;
L_0x1bf9120/d .functor NAND 1, L_0x1bfb530, L_0x1bfb7a0, C4<1>, C4<1>;
L_0x1bf9120 .delay 1 (20,20,20) L_0x1bf9120/d;
L_0x1bf9280/d .functor OR 1, L_0x1bfb530, L_0x1bfb7a0, C4<0>, C4<0>;
L_0x1bf9280 .delay 1 (40,40,40) L_0x1bf9280/d;
L_0x1bf9410/d .functor NOR 1, L_0x1bfb530, L_0x1bfb7a0, C4<0>, C4<0>;
L_0x1bf9410 .delay 1 (20,20,20) L_0x1bf9410/d;
L_0x1bf94d0/d .functor XOR 1, L_0x1bfb530, L_0x1bfb7a0, C4<0>, C4<0>;
L_0x1bf94d0 .delay 1 (40,40,40) L_0x1bf94d0/d;
L_0x1bf9f30/d .functor NOT 1, L_0x1bfb9f0, C4<0>, C4<0>, C4<0>;
L_0x1bf9f30 .delay 1 (10,10,10) L_0x1bf9f30/d;
L_0x1bfa090/d .functor NOT 1, L_0x1bfba90, C4<0>, C4<0>, C4<0>;
L_0x1bfa090 .delay 1 (10,10,10) L_0x1bfa090/d;
L_0x1bfa150/d .functor NOT 1, L_0x1bfbb30, C4<0>, C4<0>, C4<0>;
L_0x1bfa150 .delay 1 (10,10,10) L_0x1bfa150/d;
L_0x1bfa300/d .functor AND 1, L_0x1bf9850, L_0x1bf9f30, L_0x1bfa090, L_0x1bfa150;
L_0x1bfa300 .delay 1 (80,80,80) L_0x1bfa300/d;
L_0x1bfa4b0/d .functor AND 1, L_0x1bf9850, L_0x1bfb9f0, L_0x1bfa090, L_0x1bfa150;
L_0x1bfa4b0 .delay 1 (80,80,80) L_0x1bfa4b0/d;
L_0x1bfa660/d .functor AND 1, L_0x1bf94d0, L_0x1bf9f30, L_0x1bfba90, L_0x1bfa150;
L_0x1bfa660 .delay 1 (80,80,80) L_0x1bfa660/d;
L_0x1bfa850/d .functor AND 1, L_0x1bf9850, L_0x1bfb9f0, L_0x1bfba90, L_0x1bfa150;
L_0x1bfa850 .delay 1 (80,80,80) L_0x1bfa850/d;
L_0x1bfa980/d .functor AND 1, L_0x1bf8b60, L_0x1bf9f30, L_0x1bfa090, L_0x1bfbb30;
L_0x1bfa980 .delay 1 (80,80,80) L_0x1bfa980/d;
L_0x1bfabe0/d .functor AND 1, L_0x1bf9120, L_0x1bfb9f0, L_0x1bfa090, L_0x1bfbb30;
L_0x1bfabe0 .delay 1 (80,80,80) L_0x1bfabe0/d;
L_0x1bfa910/d .functor AND 1, L_0x1bf9410, L_0x1bf9f30, L_0x1bfba90, L_0x1bfbb30;
L_0x1bfa910 .delay 1 (80,80,80) L_0x1bfa910/d;
L_0x1bfaf70/d .functor AND 1, L_0x1bf9280, L_0x1bfb9f0, L_0x1bfba90, L_0x1bfbb30;
L_0x1bfaf70 .delay 1 (80,80,80) L_0x1bfaf70/d;
L_0x1bfb140/0/0 .functor OR 1, L_0x1bfa300, L_0x1bfa4b0, L_0x1bfa660, L_0x1bfa980;
L_0x1bfb140/0/4 .functor OR 1, L_0x1bfabe0, L_0x1bfa910, L_0x1bfaf70, L_0x1bfa850;
L_0x1bfb140/d .functor OR 1, L_0x1bfb140/0/0, L_0x1bfb140/0/4, C4<0>, C4<0>;
L_0x1bfb140 .delay 1 (160,160,160) L_0x1bfb140/d;
v0x1a7ef50_0 .net "a", 0 0, L_0x1bfb530;  1 drivers
v0x1a7f010_0 .net "addSub", 0 0, L_0x1bf9850;  1 drivers
v0x1a7f0b0_0 .net "andRes", 0 0, L_0x1bf8b60;  1 drivers
v0x1a7f180_0 .net "b", 0 0, L_0x1bfb7a0;  1 drivers
v0x1a7f250_0 .net "carryIn", 0 0, L_0x1bfb950;  1 drivers
v0x1a7f2f0_0 .net "carryOut", 0 0, L_0x1bf9d30;  1 drivers
v0x1a7f3c0_0 .net "initialResult", 0 0, L_0x1bfb140;  1 drivers
v0x1a7f460_0 .net "isAdd", 0 0, L_0x1bfa300;  1 drivers
v0x1a7f500_0 .net "isAnd", 0 0, L_0x1bfa980;  1 drivers
v0x1a7f630_0 .net "isNand", 0 0, L_0x1bfabe0;  1 drivers
v0x1a7f6d0_0 .net "isNor", 0 0, L_0x1bfa910;  1 drivers
v0x1a7f770_0 .net "isOr", 0 0, L_0x1bfaf70;  1 drivers
v0x1a7f830_0 .net "isSLT", 0 0, L_0x1bfa850;  1 drivers
v0x1a7f8f0_0 .net "isSub", 0 0, L_0x1bfa4b0;  1 drivers
v0x1a7f9b0_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1a7fa50_0 .net "isXor", 0 0, L_0x1bfa660;  1 drivers
v0x1a7fb10_0 .net "nandRes", 0 0, L_0x1bf9120;  1 drivers
v0x1a7fcc0_0 .net "norRes", 0 0, L_0x1bf9410;  1 drivers
v0x1a7fd60_0 .net "orRes", 0 0, L_0x1bf9280;  1 drivers
v0x1a7fe00_0 .net "s0", 0 0, L_0x1bfb9f0;  1 drivers
v0x1a7fea0_0 .net "s0inv", 0 0, L_0x1bf9f30;  1 drivers
v0x1a7ff60_0 .net "s1", 0 0, L_0x1bfba90;  1 drivers
v0x1a80020_0 .net "s1inv", 0 0, L_0x1bfa090;  1 drivers
v0x1a800e0_0 .net "s2", 0 0, L_0x1bfbb30;  1 drivers
v0x1a801a0_0 .net "s2inv", 0 0, L_0x1bfa150;  1 drivers
v0x1a80260_0 .net "xorRes", 0 0, L_0x1bf94d0;  1 drivers
S_0x1a7e300 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a7e000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1bf9630/d .functor XOR 1, L_0x1bfb7a0, L_0x1c4f7d0, C4<0>, C4<0>;
L_0x1bf9630 .delay 1 (40,40,40) L_0x1bf9630/d;
L_0x1bf96f0/d .functor XOR 1, L_0x1bfb530, L_0x1bf9630, C4<0>, C4<0>;
L_0x1bf96f0 .delay 1 (40,40,40) L_0x1bf96f0/d;
L_0x1bf9850/d .functor XOR 1, L_0x1bf96f0, L_0x1bfb950, C4<0>, C4<0>;
L_0x1bf9850 .delay 1 (40,40,40) L_0x1bf9850/d;
L_0x1bf9a50/d .functor AND 1, L_0x1bfb530, L_0x1bf9630, C4<1>, C4<1>;
L_0x1bf9a50 .delay 1 (40,40,40) L_0x1bf9a50/d;
L_0x1bf9cc0/d .functor AND 1, L_0x1bf96f0, L_0x1bfb950, C4<1>, C4<1>;
L_0x1bf9cc0 .delay 1 (40,40,40) L_0x1bf9cc0/d;
L_0x1bf9d30/d .functor OR 1, L_0x1bf9a50, L_0x1bf9cc0, C4<0>, C4<0>;
L_0x1bf9d30 .delay 1 (40,40,40) L_0x1bf9d30/d;
v0x1a7e590_0 .net "AandB", 0 0, L_0x1bf9a50;  1 drivers
v0x1a7e670_0 .net "BxorSub", 0 0, L_0x1bf9630;  1 drivers
v0x1a7e730_0 .net "a", 0 0, L_0x1bfb530;  alias, 1 drivers
v0x1a7e800_0 .net "b", 0 0, L_0x1bfb7a0;  alias, 1 drivers
v0x1a7e8c0_0 .net "carryin", 0 0, L_0x1bfb950;  alias, 1 drivers
v0x1a7e9d0_0 .net "carryout", 0 0, L_0x1bf9d30;  alias, 1 drivers
v0x1a7ea90_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1a7eb80_0 .net "res", 0 0, L_0x1bf9850;  alias, 1 drivers
v0x1a7ec40_0 .net "xAorB", 0 0, L_0x1bf96f0;  1 drivers
v0x1a7ed90_0 .net "xAorBandCin", 0 0, L_0x1bf9cc0;  1 drivers
S_0x1a80440 .scope generate, "genblk1[2]" "genblk1[2]" 4 165, 4 165 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1a80630 .param/l "i" 0 4 165, +C4<010>;
S_0x1a806d0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a80440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1bf8fa0/d .functor AND 1, L_0x1bfe160, L_0x1bfe2c0, C4<1>, C4<1>;
L_0x1bf8fa0 .delay 1 (40,40,40) L_0x1bf8fa0/d;
L_0x1bfbd80/d .functor NAND 1, L_0x1bfe160, L_0x1bfe2c0, C4<1>, C4<1>;
L_0x1bfbd80 .delay 1 (20,20,20) L_0x1bfbd80/d;
L_0x1bfbee0/d .functor OR 1, L_0x1bfe160, L_0x1bfe2c0, C4<0>, C4<0>;
L_0x1bfbee0 .delay 1 (40,40,40) L_0x1bfbee0/d;
L_0x1bfc070/d .functor NOR 1, L_0x1bfe160, L_0x1bfe2c0, C4<0>, C4<0>;
L_0x1bfc070 .delay 1 (20,20,20) L_0x1bfc070/d;
L_0x1bfc130/d .functor XOR 1, L_0x1bfe160, L_0x1bfe2c0, C4<0>, C4<0>;
L_0x1bfc130 .delay 1 (40,40,40) L_0x1bfc130/d;
L_0x1bfcb90/d .functor NOT 1, L_0x1bfe510, C4<0>, C4<0>, C4<0>;
L_0x1bfcb90 .delay 1 (10,10,10) L_0x1bfcb90/d;
L_0x1bfccf0/d .functor NOT 1, L_0x1bfe640, C4<0>, C4<0>, C4<0>;
L_0x1bfccf0 .delay 1 (10,10,10) L_0x1bfccf0/d;
L_0x1bfcdb0/d .functor NOT 1, L_0x1bfe6e0, C4<0>, C4<0>, C4<0>;
L_0x1bfcdb0 .delay 1 (10,10,10) L_0x1bfcdb0/d;
L_0x1bfcf60/d .functor AND 1, L_0x1bfc4b0, L_0x1bfcb90, L_0x1bfccf0, L_0x1bfcdb0;
L_0x1bfcf60 .delay 1 (80,80,80) L_0x1bfcf60/d;
L_0x1bfd110/d .functor AND 1, L_0x1bfc4b0, L_0x1bfe510, L_0x1bfccf0, L_0x1bfcdb0;
L_0x1bfd110 .delay 1 (80,80,80) L_0x1bfd110/d;
L_0x1bfd2c0/d .functor AND 1, L_0x1bfc130, L_0x1bfcb90, L_0x1bfe640, L_0x1bfcdb0;
L_0x1bfd2c0 .delay 1 (80,80,80) L_0x1bfd2c0/d;
L_0x1bfd4b0/d .functor AND 1, L_0x1bfc4b0, L_0x1bfe510, L_0x1bfe640, L_0x1bfcdb0;
L_0x1bfd4b0 .delay 1 (80,80,80) L_0x1bfd4b0/d;
L_0x1bfd5e0/d .functor AND 1, L_0x1bf8fa0, L_0x1bfcb90, L_0x1bfccf0, L_0x1bfe6e0;
L_0x1bfd5e0 .delay 1 (80,80,80) L_0x1bfd5e0/d;
L_0x1bfd840/d .functor AND 1, L_0x1bfbd80, L_0x1bfe510, L_0x1bfccf0, L_0x1bfe6e0;
L_0x1bfd840 .delay 1 (80,80,80) L_0x1bfd840/d;
L_0x1bfd570/d .functor AND 1, L_0x1bfc070, L_0x1bfcb90, L_0x1bfe640, L_0x1bfe6e0;
L_0x1bfd570 .delay 1 (80,80,80) L_0x1bfd570/d;
L_0x1bfdba0/d .functor AND 1, L_0x1bfbee0, L_0x1bfe510, L_0x1bfe640, L_0x1bfe6e0;
L_0x1bfdba0 .delay 1 (80,80,80) L_0x1bfdba0/d;
L_0x1bfdd70/0/0 .functor OR 1, L_0x1bfcf60, L_0x1bfd110, L_0x1bfd2c0, L_0x1bfd5e0;
L_0x1bfdd70/0/4 .functor OR 1, L_0x1bfd840, L_0x1bfd570, L_0x1bfdba0, L_0x1bfd4b0;
L_0x1bfdd70/d .functor OR 1, L_0x1bfdd70/0/0, L_0x1bfdd70/0/4, C4<0>, C4<0>;
L_0x1bfdd70 .delay 1 (160,160,160) L_0x1bfdd70/d;
v0x1a81660_0 .net "a", 0 0, L_0x1bfe160;  1 drivers
v0x1a81720_0 .net "addSub", 0 0, L_0x1bfc4b0;  1 drivers
v0x1a817f0_0 .net "andRes", 0 0, L_0x1bf8fa0;  1 drivers
v0x1a818c0_0 .net "b", 0 0, L_0x1bfe2c0;  1 drivers
v0x1a81990_0 .net "carryIn", 0 0, L_0x1bfe470;  1 drivers
v0x1a81a30_0 .net "carryOut", 0 0, L_0x1bfc990;  1 drivers
v0x1a81b00_0 .net "initialResult", 0 0, L_0x1bfdd70;  1 drivers
v0x1a81ba0_0 .net "isAdd", 0 0, L_0x1bfcf60;  1 drivers
v0x1a81c40_0 .net "isAnd", 0 0, L_0x1bfd5e0;  1 drivers
v0x1a81d70_0 .net "isNand", 0 0, L_0x1bfd840;  1 drivers
v0x1a81e10_0 .net "isNor", 0 0, L_0x1bfd570;  1 drivers
v0x1a81eb0_0 .net "isOr", 0 0, L_0x1bfdba0;  1 drivers
v0x1a81f70_0 .net "isSLT", 0 0, L_0x1bfd4b0;  1 drivers
v0x1a82030_0 .net "isSub", 0 0, L_0x1bfd110;  1 drivers
v0x1a820f0_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1a82190_0 .net "isXor", 0 0, L_0x1bfd2c0;  1 drivers
v0x1a82250_0 .net "nandRes", 0 0, L_0x1bfbd80;  1 drivers
v0x1a82400_0 .net "norRes", 0 0, L_0x1bfc070;  1 drivers
v0x1a824a0_0 .net "orRes", 0 0, L_0x1bfbee0;  1 drivers
v0x1a82540_0 .net "s0", 0 0, L_0x1bfe510;  1 drivers
v0x1a825e0_0 .net "s0inv", 0 0, L_0x1bfcb90;  1 drivers
v0x1a826a0_0 .net "s1", 0 0, L_0x1bfe640;  1 drivers
v0x1a82760_0 .net "s1inv", 0 0, L_0x1bfccf0;  1 drivers
v0x1a82820_0 .net "s2", 0 0, L_0x1bfe6e0;  1 drivers
v0x1a828e0_0 .net "s2inv", 0 0, L_0x1bfcdb0;  1 drivers
v0x1a829a0_0 .net "xorRes", 0 0, L_0x1bfc130;  1 drivers
S_0x1a809d0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a806d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1bfc290/d .functor XOR 1, L_0x1bfe2c0, L_0x1c4f7d0, C4<0>, C4<0>;
L_0x1bfc290 .delay 1 (40,40,40) L_0x1bfc290/d;
L_0x1bfc350/d .functor XOR 1, L_0x1bfe160, L_0x1bfc290, C4<0>, C4<0>;
L_0x1bfc350 .delay 1 (40,40,40) L_0x1bfc350/d;
L_0x1bfc4b0/d .functor XOR 1, L_0x1bfc350, L_0x1bfe470, C4<0>, C4<0>;
L_0x1bfc4b0 .delay 1 (40,40,40) L_0x1bfc4b0/d;
L_0x1bfc6b0/d .functor AND 1, L_0x1bfe160, L_0x1bfc290, C4<1>, C4<1>;
L_0x1bfc6b0 .delay 1 (40,40,40) L_0x1bfc6b0/d;
L_0x1bfc920/d .functor AND 1, L_0x1bfc350, L_0x1bfe470, C4<1>, C4<1>;
L_0x1bfc920 .delay 1 (40,40,40) L_0x1bfc920/d;
L_0x1bfc990/d .functor OR 1, L_0x1bfc6b0, L_0x1bfc920, C4<0>, C4<0>;
L_0x1bfc990 .delay 1 (40,40,40) L_0x1bfc990/d;
v0x1a80c60_0 .net "AandB", 0 0, L_0x1bfc6b0;  1 drivers
v0x1a80d40_0 .net "BxorSub", 0 0, L_0x1bfc290;  1 drivers
v0x1a80e00_0 .net "a", 0 0, L_0x1bfe160;  alias, 1 drivers
v0x1a80ed0_0 .net "b", 0 0, L_0x1bfe2c0;  alias, 1 drivers
v0x1a80f90_0 .net "carryin", 0 0, L_0x1bfe470;  alias, 1 drivers
v0x1a810a0_0 .net "carryout", 0 0, L_0x1bfc990;  alias, 1 drivers
v0x1a81160_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1a81290_0 .net "res", 0 0, L_0x1bfc4b0;  alias, 1 drivers
v0x1a81350_0 .net "xAorB", 0 0, L_0x1bfc350;  1 drivers
v0x1a814a0_0 .net "xAorBandCin", 0 0, L_0x1bfc920;  1 drivers
S_0x1a82b80 .scope generate, "genblk1[3]" "genblk1[3]" 4 165, 4 165 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1a7eb30 .param/l "i" 0 4 165, +C4<011>;
S_0x1a82db0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a82b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1bfb5d0/d .functor AND 1, L_0x1c00b40, L_0x1c00ca0, C4<1>, C4<1>;
L_0x1bfb5d0 .delay 1 (40,40,40) L_0x1bfb5d0/d;
L_0x1bfe820/d .functor NAND 1, L_0x1c00b40, L_0x1c00ca0, C4<1>, C4<1>;
L_0x1bfe820 .delay 1 (20,20,20) L_0x1bfe820/d;
L_0x1bfe980/d .functor OR 1, L_0x1c00b40, L_0x1c00ca0, C4<0>, C4<0>;
L_0x1bfe980 .delay 1 (40,40,40) L_0x1bfe980/d;
L_0x1bfeb10/d .functor NOR 1, L_0x1c00b40, L_0x1c00ca0, C4<0>, C4<0>;
L_0x1bfeb10 .delay 1 (20,20,20) L_0x1bfeb10/d;
L_0x1bfebd0/d .functor XOR 1, L_0x1c00b40, L_0x1c00ca0, C4<0>, C4<0>;
L_0x1bfebd0 .delay 1 (40,40,40) L_0x1bfebd0/d;
L_0x1bff520/d .functor NOT 1, L_0x1c00f70, C4<0>, C4<0>, C4<0>;
L_0x1bff520 .delay 1 (10,10,10) L_0x1bff520/d;
L_0x1bff680/d .functor NOT 1, L_0x1c01010, C4<0>, C4<0>, C4<0>;
L_0x1bff680 .delay 1 (10,10,10) L_0x1bff680/d;
L_0x1bff740/d .functor NOT 1, L_0x1c010b0, C4<0>, C4<0>, C4<0>;
L_0x1bff740 .delay 1 (10,10,10) L_0x1bff740/d;
L_0x1bff8f0/d .functor AND 1, L_0x1bf4460, L_0x1bff520, L_0x1bff680, L_0x1bff740;
L_0x1bff8f0 .delay 1 (80,80,80) L_0x1bff8f0/d;
L_0x1bffaa0/d .functor AND 1, L_0x1bf4460, L_0x1c00f70, L_0x1bff680, L_0x1bff740;
L_0x1bffaa0 .delay 1 (80,80,80) L_0x1bffaa0/d;
L_0x1bffca0/d .functor AND 1, L_0x1bfebd0, L_0x1bff520, L_0x1c01010, L_0x1bff740;
L_0x1bffca0 .delay 1 (80,80,80) L_0x1bffca0/d;
L_0x1bffe90/d .functor AND 1, L_0x1bf4460, L_0x1c00f70, L_0x1c01010, L_0x1bff740;
L_0x1bffe90 .delay 1 (80,80,80) L_0x1bffe90/d;
L_0x1bfffc0/d .functor AND 1, L_0x1bfb5d0, L_0x1bff520, L_0x1bff680, L_0x1c010b0;
L_0x1bfffc0 .delay 1 (80,80,80) L_0x1bfffc0/d;
L_0x1c00220/d .functor AND 1, L_0x1bfe820, L_0x1c00f70, L_0x1bff680, L_0x1c010b0;
L_0x1c00220 .delay 1 (80,80,80) L_0x1c00220/d;
L_0x1bfff50/d .functor AND 1, L_0x1bfeb10, L_0x1bff520, L_0x1c01010, L_0x1c010b0;
L_0x1bfff50 .delay 1 (80,80,80) L_0x1bfff50/d;
L_0x1c005b0/d .functor AND 1, L_0x1bfe980, L_0x1c00f70, L_0x1c01010, L_0x1c010b0;
L_0x1c005b0 .delay 1 (80,80,80) L_0x1c005b0/d;
L_0x1c00750/0/0 .functor OR 1, L_0x1bff8f0, L_0x1bffaa0, L_0x1bffca0, L_0x1bfffc0;
L_0x1c00750/0/4 .functor OR 1, L_0x1c00220, L_0x1bfff50, L_0x1c005b0, L_0x1bffe90;
L_0x1c00750/d .functor OR 1, L_0x1c00750/0/0, L_0x1c00750/0/4, C4<0>, C4<0>;
L_0x1c00750 .delay 1 (160,160,160) L_0x1c00750/d;
v0x1a83cb0_0 .net "a", 0 0, L_0x1c00b40;  1 drivers
v0x1a83d70_0 .net "addSub", 0 0, L_0x1bf4460;  1 drivers
v0x1a83e40_0 .net "andRes", 0 0, L_0x1bfb5d0;  1 drivers
v0x1a83f10_0 .net "b", 0 0, L_0x1c00ca0;  1 drivers
v0x1a83fe0_0 .net "carryIn", 0 0, L_0x1bfe780;  1 drivers
v0x1a84080_0 .net "carryOut", 0 0, L_0x1bff320;  1 drivers
v0x1a84150_0 .net "initialResult", 0 0, L_0x1c00750;  1 drivers
v0x1a841f0_0 .net "isAdd", 0 0, L_0x1bff8f0;  1 drivers
v0x1a84290_0 .net "isAnd", 0 0, L_0x1bfffc0;  1 drivers
v0x1a843c0_0 .net "isNand", 0 0, L_0x1c00220;  1 drivers
v0x1a84460_0 .net "isNor", 0 0, L_0x1bfff50;  1 drivers
v0x1a84500_0 .net "isOr", 0 0, L_0x1c005b0;  1 drivers
v0x1a845c0_0 .net "isSLT", 0 0, L_0x1bffe90;  1 drivers
v0x1a84680_0 .net "isSub", 0 0, L_0x1bffaa0;  1 drivers
v0x1a84740_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1a847e0_0 .net "isXor", 0 0, L_0x1bffca0;  1 drivers
v0x1a848a0_0 .net "nandRes", 0 0, L_0x1bfe820;  1 drivers
v0x1a84a50_0 .net "norRes", 0 0, L_0x1bfeb10;  1 drivers
v0x1a84af0_0 .net "orRes", 0 0, L_0x1bfe980;  1 drivers
v0x1a84b90_0 .net "s0", 0 0, L_0x1c00f70;  1 drivers
v0x1a84c30_0 .net "s0inv", 0 0, L_0x1bff520;  1 drivers
v0x1a84cf0_0 .net "s1", 0 0, L_0x1c01010;  1 drivers
v0x1a84db0_0 .net "s1inv", 0 0, L_0x1bff680;  1 drivers
v0x1a84e70_0 .net "s2", 0 0, L_0x1c010b0;  1 drivers
v0x1a84f30_0 .net "s2inv", 0 0, L_0x1bff740;  1 drivers
v0x1a84ff0_0 .net "xorRes", 0 0, L_0x1bfebd0;  1 drivers
S_0x1a830b0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a82db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1bfed30/d .functor XOR 1, L_0x1c00ca0, L_0x1c4f7d0, C4<0>, C4<0>;
L_0x1bfed30 .delay 1 (40,40,40) L_0x1bfed30/d;
L_0x1bfedf0/d .functor XOR 1, L_0x1c00b40, L_0x1bfed30, C4<0>, C4<0>;
L_0x1bfedf0 .delay 1 (40,40,40) L_0x1bfedf0/d;
L_0x1bf4460/d .functor XOR 1, L_0x1bfedf0, L_0x1bfe780, C4<0>, C4<0>;
L_0x1bf4460 .delay 1 (40,40,40) L_0x1bf4460/d;
L_0x1bff040/d .functor AND 1, L_0x1c00b40, L_0x1bfed30, C4<1>, C4<1>;
L_0x1bff040 .delay 1 (40,40,40) L_0x1bff040/d;
L_0x1bff2b0/d .functor AND 1, L_0x1bfedf0, L_0x1bfe780, C4<1>, C4<1>;
L_0x1bff2b0 .delay 1 (40,40,40) L_0x1bff2b0/d;
L_0x1bff320/d .functor OR 1, L_0x1bff040, L_0x1bff2b0, C4<0>, C4<0>;
L_0x1bff320 .delay 1 (40,40,40) L_0x1bff320/d;
v0x1a83340_0 .net "AandB", 0 0, L_0x1bff040;  1 drivers
v0x1a83420_0 .net "BxorSub", 0 0, L_0x1bfed30;  1 drivers
v0x1a834e0_0 .net "a", 0 0, L_0x1c00b40;  alias, 1 drivers
v0x1a835b0_0 .net "b", 0 0, L_0x1c00ca0;  alias, 1 drivers
v0x1a83670_0 .net "carryin", 0 0, L_0x1bfe780;  alias, 1 drivers
v0x1a83780_0 .net "carryout", 0 0, L_0x1bff320;  alias, 1 drivers
v0x1a83840_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1a838e0_0 .net "res", 0 0, L_0x1bf4460;  alias, 1 drivers
v0x1a839a0_0 .net "xAorB", 0 0, L_0x1bfedf0;  1 drivers
v0x1a83af0_0 .net "xAorBandCin", 0 0, L_0x1bff2b0;  1 drivers
S_0x1a851d0 .scope generate, "genblk1[4]" "genblk1[4]" 4 165, 4 165 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1a853e0 .param/l "i" 0 4 165, +C4<0100>;
S_0x1a854a0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a851d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1c00be0/d .functor AND 1, L_0x1c03580, L_0x1c036e0, C4<1>, C4<1>;
L_0x1c00be0 .delay 1 (40,40,40) L_0x1c00be0/d;
L_0x1c011a0/d .functor NAND 1, L_0x1c03580, L_0x1c036e0, C4<1>, C4<1>;
L_0x1c011a0 .delay 1 (20,20,20) L_0x1c011a0/d;
L_0x1c00410/d .functor OR 1, L_0x1c03580, L_0x1c036e0, C4<0>, C4<0>;
L_0x1c00410 .delay 1 (40,40,40) L_0x1c00410/d;
L_0x1c01420/d .functor NOR 1, L_0x1c03580, L_0x1c036e0, C4<0>, C4<0>;
L_0x1c01420 .delay 1 (20,20,20) L_0x1c01420/d;
L_0x1c014e0/d .functor XOR 1, L_0x1c03580, L_0x1c036e0, C4<0>, C4<0>;
L_0x1c014e0 .delay 1 (40,40,40) L_0x1c014e0/d;
L_0x1c01f40/d .functor NOT 1, L_0x1c03970, C4<0>, C4<0>, C4<0>;
L_0x1c01f40 .delay 1 (10,10,10) L_0x1c01f40/d;
L_0x1c020a0/d .functor NOT 1, L_0x1c03890, C4<0>, C4<0>, C4<0>;
L_0x1c020a0 .delay 1 (10,10,10) L_0x1c020a0/d;
L_0x1c02160/d .functor NOT 1, L_0x1bfbbd0, C4<0>, C4<0>, C4<0>;
L_0x1c02160 .delay 1 (10,10,10) L_0x1c02160/d;
L_0x1c02310/d .functor AND 1, L_0x1c01860, L_0x1c01f40, L_0x1c020a0, L_0x1c02160;
L_0x1c02310 .delay 1 (80,80,80) L_0x1c02310/d;
L_0x1c024c0/d .functor AND 1, L_0x1c01860, L_0x1c03970, L_0x1c020a0, L_0x1c02160;
L_0x1c024c0 .delay 1 (80,80,80) L_0x1c024c0/d;
L_0x1c026d0/d .functor AND 1, L_0x1c014e0, L_0x1c01f40, L_0x1c03890, L_0x1c02160;
L_0x1c026d0 .delay 1 (80,80,80) L_0x1c026d0/d;
L_0x1c028b0/d .functor AND 1, L_0x1c01860, L_0x1c03970, L_0x1c03890, L_0x1c02160;
L_0x1c028b0 .delay 1 (80,80,80) L_0x1c028b0/d;
L_0x1c02a80/d .functor AND 1, L_0x1c00be0, L_0x1c01f40, L_0x1c020a0, L_0x1bfbbd0;
L_0x1c02a80 .delay 1 (80,80,80) L_0x1c02a80/d;
L_0x1c02c60/d .functor AND 1, L_0x1c011a0, L_0x1c03970, L_0x1c020a0, L_0x1bfbbd0;
L_0x1c02c60 .delay 1 (80,80,80) L_0x1c02c60/d;
L_0x1c02a10/d .functor AND 1, L_0x1c01420, L_0x1c01f40, L_0x1c03890, L_0x1bfbbd0;
L_0x1c02a10 .delay 1 (80,80,80) L_0x1c02a10/d;
L_0x1c02ff0/d .functor AND 1, L_0x1c00410, L_0x1c03970, L_0x1c03890, L_0x1bfbbd0;
L_0x1c02ff0 .delay 1 (80,80,80) L_0x1c02ff0/d;
L_0x1c03190/0/0 .functor OR 1, L_0x1c02310, L_0x1c024c0, L_0x1c026d0, L_0x1c02a80;
L_0x1c03190/0/4 .functor OR 1, L_0x1c02c60, L_0x1c02a10, L_0x1c02ff0, L_0x1c028b0;
L_0x1c03190/d .functor OR 1, L_0x1c03190/0/0, L_0x1c03190/0/4, C4<0>, C4<0>;
L_0x1c03190 .delay 1 (160,160,160) L_0x1c03190/d;
v0x1a86400_0 .net "a", 0 0, L_0x1c03580;  1 drivers
v0x1a864c0_0 .net "addSub", 0 0, L_0x1c01860;  1 drivers
v0x1a86590_0 .net "andRes", 0 0, L_0x1c00be0;  1 drivers
v0x1a86660_0 .net "b", 0 0, L_0x1c036e0;  1 drivers
v0x1a86730_0 .net "carryIn", 0 0, L_0x1c01350;  1 drivers
v0x1a867d0_0 .net "carryOut", 0 0, L_0x1c01d40;  1 drivers
v0x1a868a0_0 .net "initialResult", 0 0, L_0x1c03190;  1 drivers
v0x1a86940_0 .net "isAdd", 0 0, L_0x1c02310;  1 drivers
v0x1a869e0_0 .net "isAnd", 0 0, L_0x1c02a80;  1 drivers
v0x1a86b10_0 .net "isNand", 0 0, L_0x1c02c60;  1 drivers
v0x1a86bb0_0 .net "isNor", 0 0, L_0x1c02a10;  1 drivers
v0x1a86c50_0 .net "isOr", 0 0, L_0x1c02ff0;  1 drivers
v0x1a86d10_0 .net "isSLT", 0 0, L_0x1c028b0;  1 drivers
v0x1a86dd0_0 .net "isSub", 0 0, L_0x1c024c0;  1 drivers
v0x1a86e90_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1a86f30_0 .net "isXor", 0 0, L_0x1c026d0;  1 drivers
v0x1a86ff0_0 .net "nandRes", 0 0, L_0x1c011a0;  1 drivers
v0x1a871a0_0 .net "norRes", 0 0, L_0x1c01420;  1 drivers
v0x1a87240_0 .net "orRes", 0 0, L_0x1c00410;  1 drivers
v0x1a872e0_0 .net "s0", 0 0, L_0x1c03970;  1 drivers
v0x1a87380_0 .net "s0inv", 0 0, L_0x1c01f40;  1 drivers
v0x1a87440_0 .net "s1", 0 0, L_0x1c03890;  1 drivers
v0x1a87500_0 .net "s1inv", 0 0, L_0x1c020a0;  1 drivers
v0x1a875c0_0 .net "s2", 0 0, L_0x1bfbbd0;  1 drivers
v0x1a87680_0 .net "s2inv", 0 0, L_0x1c02160;  1 drivers
v0x1a87740_0 .net "xorRes", 0 0, L_0x1c014e0;  1 drivers
S_0x1a857a0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a854a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1c01640/d .functor XOR 1, L_0x1c036e0, L_0x1c4f7d0, C4<0>, C4<0>;
L_0x1c01640 .delay 1 (40,40,40) L_0x1c01640/d;
L_0x1c016b0/d .functor XOR 1, L_0x1c03580, L_0x1c01640, C4<0>, C4<0>;
L_0x1c016b0 .delay 1 (40,40,40) L_0x1c016b0/d;
L_0x1c01860/d .functor XOR 1, L_0x1c016b0, L_0x1c01350, C4<0>, C4<0>;
L_0x1c01860 .delay 1 (40,40,40) L_0x1c01860/d;
L_0x1c01a60/d .functor AND 1, L_0x1c03580, L_0x1c01640, C4<1>, C4<1>;
L_0x1c01a60 .delay 1 (40,40,40) L_0x1c01a60/d;
L_0x1c01cd0/d .functor AND 1, L_0x1c016b0, L_0x1c01350, C4<1>, C4<1>;
L_0x1c01cd0 .delay 1 (40,40,40) L_0x1c01cd0/d;
L_0x1c01d40/d .functor OR 1, L_0x1c01a60, L_0x1c01cd0, C4<0>, C4<0>;
L_0x1c01d40 .delay 1 (40,40,40) L_0x1c01d40/d;
v0x1a85a30_0 .net "AandB", 0 0, L_0x1c01a60;  1 drivers
v0x1a85b10_0 .net "BxorSub", 0 0, L_0x1c01640;  1 drivers
v0x1a85bd0_0 .net "a", 0 0, L_0x1c03580;  alias, 1 drivers
v0x1a85c70_0 .net "b", 0 0, L_0x1c036e0;  alias, 1 drivers
v0x1a85d30_0 .net "carryin", 0 0, L_0x1c01350;  alias, 1 drivers
v0x1a85e40_0 .net "carryout", 0 0, L_0x1c01d40;  alias, 1 drivers
v0x1a85f00_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1a860b0_0 .net "res", 0 0, L_0x1c01860;  alias, 1 drivers
v0x1a86150_0 .net "xAorB", 0 0, L_0x1c016b0;  1 drivers
v0x1a86280_0 .net "xAorBandCin", 0 0, L_0x1c01cd0;  1 drivers
S_0x1a87920 .scope generate, "genblk1[5]" "genblk1[5]" 4 165, 4 165 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1a87ae0 .param/l "i" 0 4 165, +C4<0101>;
S_0x1a87ba0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a87920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1c03620/d .functor AND 1, L_0x1c06120, L_0x1c06280, C4<1>, C4<1>;
L_0x1c03620 .delay 1 (40,40,40) L_0x1c03620/d;
L_0x1c02e50/d .functor NAND 1, L_0x1c06120, L_0x1c06280, C4<1>, C4<1>;
L_0x1c02e50 .delay 1 (20,20,20) L_0x1c02e50/d;
L_0x1c03e10/d .functor OR 1, L_0x1c06120, L_0x1c06280, C4<0>, C4<0>;
L_0x1c03e10 .delay 1 (40,40,40) L_0x1c03e10/d;
L_0x1c04000/d .functor NOR 1, L_0x1c06120, L_0x1c06280, C4<0>, C4<0>;
L_0x1c04000 .delay 1 (20,20,20) L_0x1c04000/d;
L_0x1c040c0/d .functor XOR 1, L_0x1c06120, L_0x1c06280, C4<0>, C4<0>;
L_0x1c040c0 .delay 1 (40,40,40) L_0x1c040c0/d;
L_0x1c04b50/d .functor NOT 1, L_0x1c06650, C4<0>, C4<0>, C4<0>;
L_0x1c04b50 .delay 1 (10,10,10) L_0x1c04b50/d;
L_0x1a89140/d .functor NOT 1, L_0x1c06540, C4<0>, C4<0>, C4<0>;
L_0x1a89140 .delay 1 (10,10,10) L_0x1a89140/d;
L_0x1c04d00/d .functor NOT 1, L_0x1c06810, C4<0>, C4<0>, C4<0>;
L_0x1c04d00 .delay 1 (10,10,10) L_0x1c04d00/d;
L_0x1c04eb0/d .functor AND 1, L_0x1c04490, L_0x1c04b50, L_0x1a89140, L_0x1c04d00;
L_0x1c04eb0 .delay 1 (80,80,80) L_0x1c04eb0/d;
L_0x1c05060/d .functor AND 1, L_0x1c04490, L_0x1c06650, L_0x1a89140, L_0x1c04d00;
L_0x1c05060 .delay 1 (80,80,80) L_0x1c05060/d;
L_0x1c05270/d .functor AND 1, L_0x1c040c0, L_0x1c04b50, L_0x1c06540, L_0x1c04d00;
L_0x1c05270 .delay 1 (80,80,80) L_0x1c05270/d;
L_0x1c05450/d .functor AND 1, L_0x1c04490, L_0x1c06650, L_0x1c06540, L_0x1c04d00;
L_0x1c05450 .delay 1 (80,80,80) L_0x1c05450/d;
L_0x1c05620/d .functor AND 1, L_0x1c03620, L_0x1c04b50, L_0x1a89140, L_0x1c06810;
L_0x1c05620 .delay 1 (80,80,80) L_0x1c05620/d;
L_0x1c05800/d .functor AND 1, L_0x1c02e50, L_0x1c06650, L_0x1a89140, L_0x1c06810;
L_0x1c05800 .delay 1 (80,80,80) L_0x1c05800/d;
L_0x1c055b0/d .functor AND 1, L_0x1c04000, L_0x1c04b50, L_0x1c06540, L_0x1c06810;
L_0x1c055b0 .delay 1 (80,80,80) L_0x1c055b0/d;
L_0x1c05b90/d .functor AND 1, L_0x1c03e10, L_0x1c06650, L_0x1c06540, L_0x1c06810;
L_0x1c05b90 .delay 1 (80,80,80) L_0x1c05b90/d;
L_0x1c05d30/0/0 .functor OR 1, L_0x1c04eb0, L_0x1c05060, L_0x1c05270, L_0x1c05620;
L_0x1c05d30/0/4 .functor OR 1, L_0x1c05800, L_0x1c055b0, L_0x1c05b90, L_0x1c05450;
L_0x1c05d30/d .functor OR 1, L_0x1c05d30/0/0, L_0x1c05d30/0/4, C4<0>, C4<0>;
L_0x1c05d30 .delay 1 (160,160,160) L_0x1c05d30/d;
v0x1a88aa0_0 .net "a", 0 0, L_0x1c06120;  1 drivers
v0x1a88b60_0 .net "addSub", 0 0, L_0x1c04490;  1 drivers
v0x1a88c30_0 .net "andRes", 0 0, L_0x1c03620;  1 drivers
v0x1a88d00_0 .net "b", 0 0, L_0x1c06280;  1 drivers
v0x1a88dd0_0 .net "carryIn", 0 0, L_0x1c03d10;  1 drivers
v0x1a88e70_0 .net "carryOut", 0 0, L_0x1c04950;  1 drivers
v0x1a88f40_0 .net "initialResult", 0 0, L_0x1c05d30;  1 drivers
v0x1a88fe0_0 .net "isAdd", 0 0, L_0x1c04eb0;  1 drivers
v0x1a89080_0 .net "isAnd", 0 0, L_0x1c05620;  1 drivers
v0x1a891b0_0 .net "isNand", 0 0, L_0x1c05800;  1 drivers
v0x1a89250_0 .net "isNor", 0 0, L_0x1c055b0;  1 drivers
v0x1a892f0_0 .net "isOr", 0 0, L_0x1c05b90;  1 drivers
v0x1a893b0_0 .net "isSLT", 0 0, L_0x1c05450;  1 drivers
v0x1a89470_0 .net "isSub", 0 0, L_0x1c05060;  1 drivers
v0x1a89530_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1a895d0_0 .net "isXor", 0 0, L_0x1c05270;  1 drivers
v0x1a89690_0 .net "nandRes", 0 0, L_0x1c02e50;  1 drivers
v0x1a89840_0 .net "norRes", 0 0, L_0x1c04000;  1 drivers
v0x1a898e0_0 .net "orRes", 0 0, L_0x1c03e10;  1 drivers
v0x1a89980_0 .net "s0", 0 0, L_0x1c06650;  1 drivers
v0x1a89a20_0 .net "s0inv", 0 0, L_0x1c04b50;  1 drivers
v0x1a89ae0_0 .net "s1", 0 0, L_0x1c06540;  1 drivers
v0x1a89ba0_0 .net "s1inv", 0 0, L_0x1a89140;  1 drivers
v0x1a89c60_0 .net "s2", 0 0, L_0x1c06810;  1 drivers
v0x1a89d20_0 .net "s2inv", 0 0, L_0x1c04d00;  1 drivers
v0x1a89de0_0 .net "xorRes", 0 0, L_0x1c040c0;  1 drivers
S_0x1a87ea0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a87ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1c04220/d .functor XOR 1, L_0x1c06280, L_0x1c4f7d0, C4<0>, C4<0>;
L_0x1c04220 .delay 1 (40,40,40) L_0x1c04220/d;
L_0x1c042e0/d .functor XOR 1, L_0x1c06120, L_0x1c04220, C4<0>, C4<0>;
L_0x1c042e0 .delay 1 (40,40,40) L_0x1c042e0/d;
L_0x1c04490/d .functor XOR 1, L_0x1c042e0, L_0x1c03d10, C4<0>, C4<0>;
L_0x1c04490 .delay 1 (40,40,40) L_0x1c04490/d;
L_0x1c04690/d .functor AND 1, L_0x1c06120, L_0x1c04220, C4<1>, C4<1>;
L_0x1c04690 .delay 1 (40,40,40) L_0x1c04690/d;
L_0x1c03e80/d .functor AND 1, L_0x1c042e0, L_0x1c03d10, C4<1>, C4<1>;
L_0x1c03e80 .delay 1 (40,40,40) L_0x1c03e80/d;
L_0x1c04950/d .functor OR 1, L_0x1c04690, L_0x1c03e80, C4<0>, C4<0>;
L_0x1c04950 .delay 1 (40,40,40) L_0x1c04950/d;
v0x1a88130_0 .net "AandB", 0 0, L_0x1c04690;  1 drivers
v0x1a88210_0 .net "BxorSub", 0 0, L_0x1c04220;  1 drivers
v0x1a882d0_0 .net "a", 0 0, L_0x1c06120;  alias, 1 drivers
v0x1a883a0_0 .net "b", 0 0, L_0x1c06280;  alias, 1 drivers
v0x1a88460_0 .net "carryin", 0 0, L_0x1c03d10;  alias, 1 drivers
v0x1a88570_0 .net "carryout", 0 0, L_0x1c04950;  alias, 1 drivers
v0x1a88630_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1a886d0_0 .net "res", 0 0, L_0x1c04490;  alias, 1 drivers
v0x1a88790_0 .net "xAorB", 0 0, L_0x1c042e0;  1 drivers
v0x1a888e0_0 .net "xAorBandCin", 0 0, L_0x1c03e80;  1 drivers
S_0x1a89fc0 .scope generate, "genblk1[6]" "genblk1[6]" 4 165, 4 165 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1a8a180 .param/l "i" 0 4 165, +C4<0110>;
S_0x1a8a240 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a89fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1c061c0/d .functor AND 1, L_0x1c08d00, L_0x1c08e60, C4<1>, C4<1>;
L_0x1c061c0 .delay 1 (40,40,40) L_0x1c061c0/d;
L_0x1c066f0/d .functor NAND 1, L_0x1c08d00, L_0x1c08e60, C4<1>, C4<1>;
L_0x1c066f0 .delay 1 (20,20,20) L_0x1c066f0/d;
L_0x1c059f0/d .functor OR 1, L_0x1c08d00, L_0x1c08e60, C4<0>, C4<0>;
L_0x1c059f0 .delay 1 (40,40,40) L_0x1c059f0/d;
L_0x1c06b00/d .functor NOR 1, L_0x1c08d00, L_0x1c08e60, C4<0>, C4<0>;
L_0x1c06b00 .delay 1 (20,20,20) L_0x1c06b00/d;
L_0x1c06c60/d .functor XOR 1, L_0x1c08d00, L_0x1c08e60, C4<0>, C4<0>;
L_0x1c06c60 .delay 1 (40,40,40) L_0x1c06c60/d;
L_0x1c076c0/d .functor NOT 1, L_0x1c06940, C4<0>, C4<0>, C4<0>;
L_0x1c076c0 .delay 1 (10,10,10) L_0x1c076c0/d;
L_0x1c07820/d .functor NOT 1, L_0x1c09160, C4<0>, C4<0>, C4<0>;
L_0x1c07820 .delay 1 (10,10,10) L_0x1c07820/d;
L_0x1c078e0/d .functor NOT 1, L_0x1c09200, C4<0>, C4<0>, C4<0>;
L_0x1c078e0 .delay 1 (10,10,10) L_0x1c078e0/d;
L_0x1c07a90/d .functor AND 1, L_0x1c06fe0, L_0x1c076c0, L_0x1c07820, L_0x1c078e0;
L_0x1c07a90 .delay 1 (80,80,80) L_0x1c07a90/d;
L_0x1c07c40/d .functor AND 1, L_0x1c06fe0, L_0x1c06940, L_0x1c07820, L_0x1c078e0;
L_0x1c07c40 .delay 1 (80,80,80) L_0x1c07c40/d;
L_0x1c07e50/d .functor AND 1, L_0x1c06c60, L_0x1c076c0, L_0x1c09160, L_0x1c078e0;
L_0x1c07e50 .delay 1 (80,80,80) L_0x1c07e50/d;
L_0x1c08030/d .functor AND 1, L_0x1c06fe0, L_0x1c06940, L_0x1c09160, L_0x1c078e0;
L_0x1c08030 .delay 1 (80,80,80) L_0x1c08030/d;
L_0x1c08200/d .functor AND 1, L_0x1c061c0, L_0x1c076c0, L_0x1c07820, L_0x1c09200;
L_0x1c08200 .delay 1 (80,80,80) L_0x1c08200/d;
L_0x1c083e0/d .functor AND 1, L_0x1c066f0, L_0x1c06940, L_0x1c07820, L_0x1c09200;
L_0x1c083e0 .delay 1 (80,80,80) L_0x1c083e0/d;
L_0x1c08190/d .functor AND 1, L_0x1c06b00, L_0x1c076c0, L_0x1c09160, L_0x1c09200;
L_0x1c08190 .delay 1 (80,80,80) L_0x1c08190/d;
L_0x1c08770/d .functor AND 1, L_0x1c059f0, L_0x1c06940, L_0x1c09160, L_0x1c09200;
L_0x1c08770 .delay 1 (80,80,80) L_0x1c08770/d;
L_0x1c08910/0/0 .functor OR 1, L_0x1c07a90, L_0x1c07c40, L_0x1c07e50, L_0x1c08200;
L_0x1c08910/0/4 .functor OR 1, L_0x1c083e0, L_0x1c08190, L_0x1c08770, L_0x1c08030;
L_0x1c08910/d .functor OR 1, L_0x1c08910/0/0, L_0x1c08910/0/4, C4<0>, C4<0>;
L_0x1c08910 .delay 1 (160,160,160) L_0x1c08910/d;
v0x1a8b140_0 .net "a", 0 0, L_0x1c08d00;  1 drivers
v0x1a8b200_0 .net "addSub", 0 0, L_0x1c06fe0;  1 drivers
v0x1a8b2d0_0 .net "andRes", 0 0, L_0x1c061c0;  1 drivers
v0x1a8b3a0_0 .net "b", 0 0, L_0x1c08e60;  1 drivers
v0x1a8b470_0 .net "carryIn", 0 0, L_0x1c06a30;  1 drivers
v0x1a8b510_0 .net "carryOut", 0 0, L_0x1c074c0;  1 drivers
v0x1a8b5e0_0 .net "initialResult", 0 0, L_0x1c08910;  1 drivers
v0x1a8b680_0 .net "isAdd", 0 0, L_0x1c07a90;  1 drivers
v0x1a8b720_0 .net "isAnd", 0 0, L_0x1c08200;  1 drivers
v0x1a8b850_0 .net "isNand", 0 0, L_0x1c083e0;  1 drivers
v0x1a8b8f0_0 .net "isNor", 0 0, L_0x1c08190;  1 drivers
v0x1a8b990_0 .net "isOr", 0 0, L_0x1c08770;  1 drivers
v0x1a8ba50_0 .net "isSLT", 0 0, L_0x1c08030;  1 drivers
v0x1a8bb10_0 .net "isSub", 0 0, L_0x1c07c40;  1 drivers
v0x1a8bbd0_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1a8bc70_0 .net "isXor", 0 0, L_0x1c07e50;  1 drivers
v0x1a8bd30_0 .net "nandRes", 0 0, L_0x1c066f0;  1 drivers
v0x1a8bee0_0 .net "norRes", 0 0, L_0x1c06b00;  1 drivers
v0x1a8bf80_0 .net "orRes", 0 0, L_0x1c059f0;  1 drivers
v0x1a8c020_0 .net "s0", 0 0, L_0x1c06940;  1 drivers
v0x1a8c0c0_0 .net "s0inv", 0 0, L_0x1c076c0;  1 drivers
v0x1a8c180_0 .net "s1", 0 0, L_0x1c09160;  1 drivers
v0x1a8c240_0 .net "s1inv", 0 0, L_0x1c07820;  1 drivers
v0x1a8c300_0 .net "s2", 0 0, L_0x1c09200;  1 drivers
v0x1a8c3c0_0 .net "s2inv", 0 0, L_0x1c078e0;  1 drivers
v0x1a8c480_0 .net "xorRes", 0 0, L_0x1c06c60;  1 drivers
S_0x1a8a540 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a8a240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1c06cd0/d .functor XOR 1, L_0x1c08e60, L_0x1c4f7d0, C4<0>, C4<0>;
L_0x1c06cd0 .delay 1 (40,40,40) L_0x1c06cd0/d;
L_0x1c06e30/d .functor XOR 1, L_0x1c08d00, L_0x1c06cd0, C4<0>, C4<0>;
L_0x1c06e30 .delay 1 (40,40,40) L_0x1c06e30/d;
L_0x1c06fe0/d .functor XOR 1, L_0x1c06e30, L_0x1c06a30, C4<0>, C4<0>;
L_0x1c06fe0 .delay 1 (40,40,40) L_0x1c06fe0/d;
L_0x1c071e0/d .functor AND 1, L_0x1c08d00, L_0x1c06cd0, C4<1>, C4<1>;
L_0x1c071e0 .delay 1 (40,40,40) L_0x1c071e0/d;
L_0x1c07450/d .functor AND 1, L_0x1c06e30, L_0x1c06a30, C4<1>, C4<1>;
L_0x1c07450 .delay 1 (40,40,40) L_0x1c07450/d;
L_0x1c074c0/d .functor OR 1, L_0x1c071e0, L_0x1c07450, C4<0>, C4<0>;
L_0x1c074c0 .delay 1 (40,40,40) L_0x1c074c0/d;
v0x1a8a7d0_0 .net "AandB", 0 0, L_0x1c071e0;  1 drivers
v0x1a8a8b0_0 .net "BxorSub", 0 0, L_0x1c06cd0;  1 drivers
v0x1a8a970_0 .net "a", 0 0, L_0x1c08d00;  alias, 1 drivers
v0x1a8aa40_0 .net "b", 0 0, L_0x1c08e60;  alias, 1 drivers
v0x1a8ab00_0 .net "carryin", 0 0, L_0x1c06a30;  alias, 1 drivers
v0x1a8ac10_0 .net "carryout", 0 0, L_0x1c074c0;  alias, 1 drivers
v0x1a8acd0_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1a8ad70_0 .net "res", 0 0, L_0x1c06fe0;  alias, 1 drivers
v0x1a8ae30_0 .net "xAorB", 0 0, L_0x1c06e30;  1 drivers
v0x1a8af80_0 .net "xAorBandCin", 0 0, L_0x1c07450;  1 drivers
S_0x1a8c660 .scope generate, "genblk1[7]" "genblk1[7]" 4 165, 4 165 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1a8c820 .param/l "i" 0 4 165, +C4<0111>;
S_0x1a8c8e0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a8c660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1c08da0/d .functor AND 1, L_0x1c0b710, L_0x1c0b870, C4<1>, C4<1>;
L_0x1c08da0 .delay 1 (40,40,40) L_0x1c08da0/d;
L_0x1c085d0/d .functor NAND 1, L_0x1c0b710, L_0x1c0b870, C4<1>, C4<1>;
L_0x1c085d0 .delay 1 (20,20,20) L_0x1c085d0/d;
L_0x1c09400/d .functor OR 1, L_0x1c0b710, L_0x1c0b870, C4<0>, C4<0>;
L_0x1c09400 .delay 1 (40,40,40) L_0x1c09400/d;
L_0x1c095f0/d .functor NOR 1, L_0x1c0b710, L_0x1c0b870, C4<0>, C4<0>;
L_0x1c095f0 .delay 1 (20,20,20) L_0x1c095f0/d;
L_0x1c096b0/d .functor XOR 1, L_0x1c0b710, L_0x1c0b870, C4<0>, C4<0>;
L_0x1c096b0 .delay 1 (40,40,40) L_0x1c096b0/d;
L_0x1c0a140/d .functor NOT 1, L_0x1c09340, C4<0>, C4<0>, C4<0>;
L_0x1c0a140 .delay 1 (10,10,10) L_0x1c0a140/d;
L_0x1a8de80/d .functor NOT 1, L_0x1c0ba20, C4<0>, C4<0>, C4<0>;
L_0x1a8de80 .delay 1 (10,10,10) L_0x1a8de80/d;
L_0x1c0a2f0/d .functor NOT 1, L_0x1c0bac0, C4<0>, C4<0>, C4<0>;
L_0x1c0a2f0 .delay 1 (10,10,10) L_0x1c0a2f0/d;
L_0x1c0a4a0/d .functor AND 1, L_0x1c09a80, L_0x1c0a140, L_0x1a8de80, L_0x1c0a2f0;
L_0x1c0a4a0 .delay 1 (80,80,80) L_0x1c0a4a0/d;
L_0x1c0a650/d .functor AND 1, L_0x1c09a80, L_0x1c09340, L_0x1a8de80, L_0x1c0a2f0;
L_0x1c0a650 .delay 1 (80,80,80) L_0x1c0a650/d;
L_0x1c0a860/d .functor AND 1, L_0x1c096b0, L_0x1c0a140, L_0x1c0ba20, L_0x1c0a2f0;
L_0x1c0a860 .delay 1 (80,80,80) L_0x1c0a860/d;
L_0x1c0aa40/d .functor AND 1, L_0x1c09a80, L_0x1c09340, L_0x1c0ba20, L_0x1c0a2f0;
L_0x1c0aa40 .delay 1 (80,80,80) L_0x1c0aa40/d;
L_0x1c0ac10/d .functor AND 1, L_0x1c08da0, L_0x1c0a140, L_0x1a8de80, L_0x1c0bac0;
L_0x1c0ac10 .delay 1 (80,80,80) L_0x1c0ac10/d;
L_0x1c0adf0/d .functor AND 1, L_0x1c085d0, L_0x1c09340, L_0x1a8de80, L_0x1c0bac0;
L_0x1c0adf0 .delay 1 (80,80,80) L_0x1c0adf0/d;
L_0x1c0aba0/d .functor AND 1, L_0x1c095f0, L_0x1c0a140, L_0x1c0ba20, L_0x1c0bac0;
L_0x1c0aba0 .delay 1 (80,80,80) L_0x1c0aba0/d;
L_0x1c0b180/d .functor AND 1, L_0x1c09400, L_0x1c09340, L_0x1c0ba20, L_0x1c0bac0;
L_0x1c0b180 .delay 1 (80,80,80) L_0x1c0b180/d;
L_0x1c0b320/0/0 .functor OR 1, L_0x1c0a4a0, L_0x1c0a650, L_0x1c0a860, L_0x1c0ac10;
L_0x1c0b320/0/4 .functor OR 1, L_0x1c0adf0, L_0x1c0aba0, L_0x1c0b180, L_0x1c0aa40;
L_0x1c0b320/d .functor OR 1, L_0x1c0b320/0/0, L_0x1c0b320/0/4, C4<0>, C4<0>;
L_0x1c0b320 .delay 1 (160,160,160) L_0x1c0b320/d;
v0x1a8d7e0_0 .net "a", 0 0, L_0x1c0b710;  1 drivers
v0x1a8d8a0_0 .net "addSub", 0 0, L_0x1c09a80;  1 drivers
v0x1a8d970_0 .net "andRes", 0 0, L_0x1c08da0;  1 drivers
v0x1a8da40_0 .net "b", 0 0, L_0x1c0b870;  1 drivers
v0x1a8db10_0 .net "carryIn", 0 0, L_0x1c092a0;  1 drivers
v0x1a8dbb0_0 .net "carryOut", 0 0, L_0x1c09f40;  1 drivers
v0x1a8dc80_0 .net "initialResult", 0 0, L_0x1c0b320;  1 drivers
v0x1a8dd20_0 .net "isAdd", 0 0, L_0x1c0a4a0;  1 drivers
v0x1a8ddc0_0 .net "isAnd", 0 0, L_0x1c0ac10;  1 drivers
v0x1a8def0_0 .net "isNand", 0 0, L_0x1c0adf0;  1 drivers
v0x1a8df90_0 .net "isNor", 0 0, L_0x1c0aba0;  1 drivers
v0x1a8e030_0 .net "isOr", 0 0, L_0x1c0b180;  1 drivers
v0x1a8e0f0_0 .net "isSLT", 0 0, L_0x1c0aa40;  1 drivers
v0x1a8e1b0_0 .net "isSub", 0 0, L_0x1c0a650;  1 drivers
v0x1a8e270_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1a8e310_0 .net "isXor", 0 0, L_0x1c0a860;  1 drivers
v0x1a8e3d0_0 .net "nandRes", 0 0, L_0x1c085d0;  1 drivers
v0x1a8e580_0 .net "norRes", 0 0, L_0x1c095f0;  1 drivers
v0x1a8e620_0 .net "orRes", 0 0, L_0x1c09400;  1 drivers
v0x1a8e6c0_0 .net "s0", 0 0, L_0x1c09340;  1 drivers
v0x1a8e760_0 .net "s0inv", 0 0, L_0x1c0a140;  1 drivers
v0x1a8e820_0 .net "s1", 0 0, L_0x1c0ba20;  1 drivers
v0x1a8e8e0_0 .net "s1inv", 0 0, L_0x1a8de80;  1 drivers
v0x1a8e9a0_0 .net "s2", 0 0, L_0x1c0bac0;  1 drivers
v0x1a8ea60_0 .net "s2inv", 0 0, L_0x1c0a2f0;  1 drivers
v0x1a8eb20_0 .net "xorRes", 0 0, L_0x1c096b0;  1 drivers
S_0x1a8cbe0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a8c8e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1c09810/d .functor XOR 1, L_0x1c0b870, L_0x1c4f7d0, C4<0>, C4<0>;
L_0x1c09810 .delay 1 (40,40,40) L_0x1c09810/d;
L_0x1c098d0/d .functor XOR 1, L_0x1c0b710, L_0x1c09810, C4<0>, C4<0>;
L_0x1c098d0 .delay 1 (40,40,40) L_0x1c098d0/d;
L_0x1c09a80/d .functor XOR 1, L_0x1c098d0, L_0x1c092a0, C4<0>, C4<0>;
L_0x1c09a80 .delay 1 (40,40,40) L_0x1c09a80/d;
L_0x1c09c80/d .functor AND 1, L_0x1c0b710, L_0x1c09810, C4<1>, C4<1>;
L_0x1c09c80 .delay 1 (40,40,40) L_0x1c09c80/d;
L_0x1c09470/d .functor AND 1, L_0x1c098d0, L_0x1c092a0, C4<1>, C4<1>;
L_0x1c09470 .delay 1 (40,40,40) L_0x1c09470/d;
L_0x1c09f40/d .functor OR 1, L_0x1c09c80, L_0x1c09470, C4<0>, C4<0>;
L_0x1c09f40 .delay 1 (40,40,40) L_0x1c09f40/d;
v0x1a8ce70_0 .net "AandB", 0 0, L_0x1c09c80;  1 drivers
v0x1a8cf50_0 .net "BxorSub", 0 0, L_0x1c09810;  1 drivers
v0x1a8d010_0 .net "a", 0 0, L_0x1c0b710;  alias, 1 drivers
v0x1a8d0e0_0 .net "b", 0 0, L_0x1c0b870;  alias, 1 drivers
v0x1a8d1a0_0 .net "carryin", 0 0, L_0x1c092a0;  alias, 1 drivers
v0x1a8d2b0_0 .net "carryout", 0 0, L_0x1c09f40;  alias, 1 drivers
v0x1a8d370_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1a8d410_0 .net "res", 0 0, L_0x1c09a80;  alias, 1 drivers
v0x1a8d4d0_0 .net "xAorB", 0 0, L_0x1c098d0;  1 drivers
v0x1a8d620_0 .net "xAorBandCin", 0 0, L_0x1c09470;  1 drivers
S_0x1a8ed00 .scope generate, "genblk1[8]" "genblk1[8]" 4 165, 4 165 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1a85390 .param/l "i" 0 4 165, +C4<01000>;
S_0x1a8efc0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a8ed00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1c0b7b0/d .functor AND 1, L_0x1c0e260, L_0x1c0e3c0, C4<1>, C4<1>;
L_0x1c0b7b0 .delay 1 (40,40,40) L_0x1c0b7b0/d;
L_0x1c0be80/d .functor NAND 1, L_0x1c0e260, L_0x1c0e3c0, C4<1>, C4<1>;
L_0x1c0be80 .delay 1 (20,20,20) L_0x1c0be80/d;
L_0x1c0afe0/d .functor OR 1, L_0x1c0e260, L_0x1c0e3c0, C4<0>, C4<0>;
L_0x1c0afe0 .delay 1 (40,40,40) L_0x1c0afe0/d;
L_0x1c0c100/d .functor NOR 1, L_0x1c0e260, L_0x1c0e3c0, C4<0>, C4<0>;
L_0x1c0c100 .delay 1 (20,20,20) L_0x1c0c100/d;
L_0x1c0c1c0/d .functor XOR 1, L_0x1c0e260, L_0x1c0e3c0, C4<0>, C4<0>;
L_0x1c0c1c0 .delay 1 (40,40,40) L_0x1c0c1c0/d;
L_0x1c0cc20/d .functor NOT 1, L_0x1c0bd30, C4<0>, C4<0>, C4<0>;
L_0x1c0cc20 .delay 1 (10,10,10) L_0x1c0cc20/d;
L_0x1c0cd80/d .functor NOT 1, L_0x1c0e720, C4<0>, C4<0>, C4<0>;
L_0x1c0cd80 .delay 1 (10,10,10) L_0x1c0cd80/d;
L_0x1c0ce40/d .functor NOT 1, L_0x1c0e7c0, C4<0>, C4<0>, C4<0>;
L_0x1c0ce40 .delay 1 (10,10,10) L_0x1c0ce40/d;
L_0x1c0cff0/d .functor AND 1, L_0x1c0c540, L_0x1c0cc20, L_0x1c0cd80, L_0x1c0ce40;
L_0x1c0cff0 .delay 1 (80,80,80) L_0x1c0cff0/d;
L_0x1c0d1a0/d .functor AND 1, L_0x1c0c540, L_0x1c0bd30, L_0x1c0cd80, L_0x1c0ce40;
L_0x1c0d1a0 .delay 1 (80,80,80) L_0x1c0d1a0/d;
L_0x1c0d3b0/d .functor AND 1, L_0x1c0c1c0, L_0x1c0cc20, L_0x1c0e720, L_0x1c0ce40;
L_0x1c0d3b0 .delay 1 (80,80,80) L_0x1c0d3b0/d;
L_0x1c0d590/d .functor AND 1, L_0x1c0c540, L_0x1c0bd30, L_0x1c0e720, L_0x1c0ce40;
L_0x1c0d590 .delay 1 (80,80,80) L_0x1c0d590/d;
L_0x1c0d760/d .functor AND 1, L_0x1c0b7b0, L_0x1c0cc20, L_0x1c0cd80, L_0x1c0e7c0;
L_0x1c0d760 .delay 1 (80,80,80) L_0x1c0d760/d;
L_0x1c0d940/d .functor AND 1, L_0x1c0be80, L_0x1c0bd30, L_0x1c0cd80, L_0x1c0e7c0;
L_0x1c0d940 .delay 1 (80,80,80) L_0x1c0d940/d;
L_0x1c0d6f0/d .functor AND 1, L_0x1c0c100, L_0x1c0cc20, L_0x1c0e720, L_0x1c0e7c0;
L_0x1c0d6f0 .delay 1 (80,80,80) L_0x1c0d6f0/d;
L_0x1c0dcd0/d .functor AND 1, L_0x1c0afe0, L_0x1c0bd30, L_0x1c0e720, L_0x1c0e7c0;
L_0x1c0dcd0 .delay 1 (80,80,80) L_0x1c0dcd0/d;
L_0x1c0de70/0/0 .functor OR 1, L_0x1c0cff0, L_0x1c0d1a0, L_0x1c0d3b0, L_0x1c0d760;
L_0x1c0de70/0/4 .functor OR 1, L_0x1c0d940, L_0x1c0d6f0, L_0x1c0dcd0, L_0x1c0d590;
L_0x1c0de70/d .functor OR 1, L_0x1c0de70/0/0, L_0x1c0de70/0/4, C4<0>, C4<0>;
L_0x1c0de70 .delay 1 (160,160,160) L_0x1c0de70/d;
v0x1a8ffd0_0 .net "a", 0 0, L_0x1c0e260;  1 drivers
v0x1a90090_0 .net "addSub", 0 0, L_0x1c0c540;  1 drivers
v0x1a90160_0 .net "andRes", 0 0, L_0x1c0b7b0;  1 drivers
v0x1a90230_0 .net "b", 0 0, L_0x1c0e3c0;  1 drivers
v0x1a90300_0 .net "carryIn", 0 0, L_0x1c0c030;  1 drivers
v0x1a903a0_0 .net "carryOut", 0 0, L_0x1c0ca20;  1 drivers
v0x1a90470_0 .net "initialResult", 0 0, L_0x1c0de70;  1 drivers
v0x1a90510_0 .net "isAdd", 0 0, L_0x1c0cff0;  1 drivers
v0x1a905b0_0 .net "isAnd", 0 0, L_0x1c0d760;  1 drivers
v0x1a906e0_0 .net "isNand", 0 0, L_0x1c0d940;  1 drivers
v0x1a90780_0 .net "isNor", 0 0, L_0x1c0d6f0;  1 drivers
v0x1a90820_0 .net "isOr", 0 0, L_0x1c0dcd0;  1 drivers
v0x1a908e0_0 .net "isSLT", 0 0, L_0x1c0d590;  1 drivers
v0x1a909a0_0 .net "isSub", 0 0, L_0x1c0d1a0;  1 drivers
v0x1a90a60_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1a90b00_0 .net "isXor", 0 0, L_0x1c0d3b0;  1 drivers
v0x1a90bc0_0 .net "nandRes", 0 0, L_0x1c0be80;  1 drivers
v0x1a90d70_0 .net "norRes", 0 0, L_0x1c0c100;  1 drivers
v0x1a90e10_0 .net "orRes", 0 0, L_0x1c0afe0;  1 drivers
v0x1a90eb0_0 .net "s0", 0 0, L_0x1c0bd30;  1 drivers
v0x1a90f50_0 .net "s0inv", 0 0, L_0x1c0cc20;  1 drivers
v0x1a91010_0 .net "s1", 0 0, L_0x1c0e720;  1 drivers
v0x1a910d0_0 .net "s1inv", 0 0, L_0x1c0cd80;  1 drivers
v0x1a91190_0 .net "s2", 0 0, L_0x1c0e7c0;  1 drivers
v0x1a91250_0 .net "s2inv", 0 0, L_0x1c0ce40;  1 drivers
v0x1a91310_0 .net "xorRes", 0 0, L_0x1c0c1c0;  1 drivers
S_0x1a8f2c0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a8efc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1c0c320/d .functor XOR 1, L_0x1c0e3c0, L_0x1c4f7d0, C4<0>, C4<0>;
L_0x1c0c320 .delay 1 (40,40,40) L_0x1c0c320/d;
L_0x1c0c390/d .functor XOR 1, L_0x1c0e260, L_0x1c0c320, C4<0>, C4<0>;
L_0x1c0c390 .delay 1 (40,40,40) L_0x1c0c390/d;
L_0x1c0c540/d .functor XOR 1, L_0x1c0c390, L_0x1c0c030, C4<0>, C4<0>;
L_0x1c0c540 .delay 1 (40,40,40) L_0x1c0c540/d;
L_0x1c0c740/d .functor AND 1, L_0x1c0e260, L_0x1c0c320, C4<1>, C4<1>;
L_0x1c0c740 .delay 1 (40,40,40) L_0x1c0c740/d;
L_0x1c0c9b0/d .functor AND 1, L_0x1c0c390, L_0x1c0c030, C4<1>, C4<1>;
L_0x1c0c9b0 .delay 1 (40,40,40) L_0x1c0c9b0/d;
L_0x1c0ca20/d .functor OR 1, L_0x1c0c740, L_0x1c0c9b0, C4<0>, C4<0>;
L_0x1c0ca20 .delay 1 (40,40,40) L_0x1c0ca20/d;
v0x1a8f550_0 .net "AandB", 0 0, L_0x1c0c740;  1 drivers
v0x1a8f630_0 .net "BxorSub", 0 0, L_0x1c0c320;  1 drivers
v0x1a8f6f0_0 .net "a", 0 0, L_0x1c0e260;  alias, 1 drivers
v0x1a8f7c0_0 .net "b", 0 0, L_0x1c0e3c0;  alias, 1 drivers
v0x1a8f880_0 .net "carryin", 0 0, L_0x1c0c030;  alias, 1 drivers
v0x1a8f990_0 .net "carryout", 0 0, L_0x1c0ca20;  alias, 1 drivers
v0x1a8fa50_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1a85fa0_0 .net "res", 0 0, L_0x1c0c540;  alias, 1 drivers
v0x1a8fd00_0 .net "xAorB", 0 0, L_0x1c0c390;  1 drivers
v0x1a8fe30_0 .net "xAorBandCin", 0 0, L_0x1c0c9b0;  1 drivers
S_0x1a914f0 .scope generate, "genblk1[9]" "genblk1[9]" 4 165, 4 165 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1a916b0 .param/l "i" 0 4 165, +C4<01001>;
S_0x1a91770 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a914f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1c0e300/d .functor AND 1, L_0x1c10cf0, L_0x1bfb690, C4<1>, C4<1>;
L_0x1c0e300 .delay 1 (40,40,40) L_0x1c0e300/d;
L_0x1c0e5c0/d .functor NAND 1, L_0x1c10cf0, L_0x1bfb690, C4<1>, C4<1>;
L_0x1c0e5c0 .delay 1 (20,20,20) L_0x1c0e5c0/d;
L_0x1c0db30/d .functor OR 1, L_0x1c10cf0, L_0x1bfb690, C4<0>, C4<0>;
L_0x1c0db30 .delay 1 (40,40,40) L_0x1c0db30/d;
L_0x1c0eb40/d .functor NOR 1, L_0x1c10cf0, L_0x1bfb690, C4<0>, C4<0>;
L_0x1c0eb40 .delay 1 (20,20,20) L_0x1c0eb40/d;
L_0x1c0eca0/d .functor XOR 1, L_0x1c10cf0, L_0x1bfb690, C4<0>, C4<0>;
L_0x1c0eca0 .delay 1 (40,40,40) L_0x1c0eca0/d;
L_0x1c0f660/d .functor NOT 1, L_0x1c0e8f0, C4<0>, C4<0>, C4<0>;
L_0x1c0f660 .delay 1 (10,10,10) L_0x1c0f660/d;
L_0x1c0f7c0/d .functor NOT 1, L_0x1c11350, C4<0>, C4<0>, C4<0>;
L_0x1c0f7c0 .delay 1 (10,10,10) L_0x1c0f7c0/d;
L_0x1c0f880/d .functor NOT 1, L_0x1c113f0, C4<0>, C4<0>, C4<0>;
L_0x1c0f880 .delay 1 (10,10,10) L_0x1c0f880/d;
L_0x1c0fa30/d .functor AND 1, L_0x1c0ef80, L_0x1c0f660, L_0x1c0f7c0, L_0x1c0f880;
L_0x1c0fa30 .delay 1 (80,80,80) L_0x1c0fa30/d;
L_0x1c0fbe0/d .functor AND 1, L_0x1c0ef80, L_0x1c0e8f0, L_0x1c0f7c0, L_0x1c0f880;
L_0x1c0fbe0 .delay 1 (80,80,80) L_0x1c0fbe0/d;
L_0x1c0fdf0/d .functor AND 1, L_0x1c0eca0, L_0x1c0f660, L_0x1c11350, L_0x1c0f880;
L_0x1c0fdf0 .delay 1 (80,80,80) L_0x1c0fdf0/d;
L_0x1c0ffd0/d .functor AND 1, L_0x1c0ef80, L_0x1c0e8f0, L_0x1c11350, L_0x1c0f880;
L_0x1c0ffd0 .delay 1 (80,80,80) L_0x1c0ffd0/d;
L_0x1c101a0/d .functor AND 1, L_0x1c0e300, L_0x1c0f660, L_0x1c0f7c0, L_0x1c113f0;
L_0x1c101a0 .delay 1 (80,80,80) L_0x1c101a0/d;
L_0x1c10380/d .functor AND 1, L_0x1c0e5c0, L_0x1c0e8f0, L_0x1c0f7c0, L_0x1c113f0;
L_0x1c10380 .delay 1 (80,80,80) L_0x1c10380/d;
L_0x1c10130/d .functor AND 1, L_0x1c0eb40, L_0x1c0f660, L_0x1c11350, L_0x1c113f0;
L_0x1c10130 .delay 1 (80,80,80) L_0x1c10130/d;
L_0x1c10760/d .functor AND 1, L_0x1c0db30, L_0x1c0e8f0, L_0x1c11350, L_0x1c113f0;
L_0x1c10760 .delay 1 (80,80,80) L_0x1c10760/d;
L_0x1c10900/0/0 .functor OR 1, L_0x1c0fa30, L_0x1c0fbe0, L_0x1c0fdf0, L_0x1c101a0;
L_0x1c10900/0/4 .functor OR 1, L_0x1c10380, L_0x1c10130, L_0x1c10760, L_0x1c0ffd0;
L_0x1c10900/d .functor OR 1, L_0x1c10900/0/0, L_0x1c10900/0/4, C4<0>, C4<0>;
L_0x1c10900 .delay 1 (160,160,160) L_0x1c10900/d;
v0x1a92670_0 .net "a", 0 0, L_0x1c10cf0;  1 drivers
v0x1a92730_0 .net "addSub", 0 0, L_0x1c0ef80;  1 drivers
v0x1a92800_0 .net "andRes", 0 0, L_0x1c0e300;  1 drivers
v0x1a928d0_0 .net "b", 0 0, L_0x1bfb690;  1 drivers
v0x1a929a0_0 .net "carryIn", 0 0, L_0x1c0ea70;  1 drivers
v0x1a92a40_0 .net "carryOut", 0 0, L_0x1c0f460;  1 drivers
v0x1a92b10_0 .net "initialResult", 0 0, L_0x1c10900;  1 drivers
v0x1a92bb0_0 .net "isAdd", 0 0, L_0x1c0fa30;  1 drivers
v0x1a92c50_0 .net "isAnd", 0 0, L_0x1c101a0;  1 drivers
v0x1a92d80_0 .net "isNand", 0 0, L_0x1c10380;  1 drivers
v0x1a92e20_0 .net "isNor", 0 0, L_0x1c10130;  1 drivers
v0x1a92ec0_0 .net "isOr", 0 0, L_0x1c10760;  1 drivers
v0x1a92f80_0 .net "isSLT", 0 0, L_0x1c0ffd0;  1 drivers
v0x1a93040_0 .net "isSub", 0 0, L_0x1c0fbe0;  1 drivers
v0x1a93100_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1a931a0_0 .net "isXor", 0 0, L_0x1c0fdf0;  1 drivers
v0x1a93260_0 .net "nandRes", 0 0, L_0x1c0e5c0;  1 drivers
v0x1a93410_0 .net "norRes", 0 0, L_0x1c0eb40;  1 drivers
v0x1a934b0_0 .net "orRes", 0 0, L_0x1c0db30;  1 drivers
v0x1a93550_0 .net "s0", 0 0, L_0x1c0e8f0;  1 drivers
v0x1a935f0_0 .net "s0inv", 0 0, L_0x1c0f660;  1 drivers
v0x1a936b0_0 .net "s1", 0 0, L_0x1c11350;  1 drivers
v0x1a93770_0 .net "s1inv", 0 0, L_0x1c0f7c0;  1 drivers
v0x1a93830_0 .net "s2", 0 0, L_0x1c113f0;  1 drivers
v0x1a938f0_0 .net "s2inv", 0 0, L_0x1c0f880;  1 drivers
v0x1a939b0_0 .net "xorRes", 0 0, L_0x1c0eca0;  1 drivers
S_0x1a91a70 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a91770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1c0ed10/d .functor XOR 1, L_0x1bfb690, L_0x1c4f7d0, C4<0>, C4<0>;
L_0x1c0ed10 .delay 1 (40,40,40) L_0x1c0ed10/d;
L_0x1c0ee70/d .functor XOR 1, L_0x1c10cf0, L_0x1c0ed10, C4<0>, C4<0>;
L_0x1c0ee70 .delay 1 (40,40,40) L_0x1c0ee70/d;
L_0x1c0ef80/d .functor XOR 1, L_0x1c0ee70, L_0x1c0ea70, C4<0>, C4<0>;
L_0x1c0ef80 .delay 1 (40,40,40) L_0x1c0ef80/d;
L_0x1c0f180/d .functor AND 1, L_0x1c10cf0, L_0x1c0ed10, C4<1>, C4<1>;
L_0x1c0f180 .delay 1 (40,40,40) L_0x1c0f180/d;
L_0x1c0f3f0/d .functor AND 1, L_0x1c0ee70, L_0x1c0ea70, C4<1>, C4<1>;
L_0x1c0f3f0 .delay 1 (40,40,40) L_0x1c0f3f0/d;
L_0x1c0f460/d .functor OR 1, L_0x1c0f180, L_0x1c0f3f0, C4<0>, C4<0>;
L_0x1c0f460 .delay 1 (40,40,40) L_0x1c0f460/d;
v0x1a91d00_0 .net "AandB", 0 0, L_0x1c0f180;  1 drivers
v0x1a91de0_0 .net "BxorSub", 0 0, L_0x1c0ed10;  1 drivers
v0x1a91ea0_0 .net "a", 0 0, L_0x1c10cf0;  alias, 1 drivers
v0x1a91f70_0 .net "b", 0 0, L_0x1bfb690;  alias, 1 drivers
v0x1a92030_0 .net "carryin", 0 0, L_0x1c0ea70;  alias, 1 drivers
v0x1a92140_0 .net "carryout", 0 0, L_0x1c0f460;  alias, 1 drivers
v0x1a92200_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1a922a0_0 .net "res", 0 0, L_0x1c0ef80;  alias, 1 drivers
v0x1a92360_0 .net "xAorB", 0 0, L_0x1c0ee70;  1 drivers
v0x1a924b0_0 .net "xAorBandCin", 0 0, L_0x1c0f3f0;  1 drivers
S_0x1a93b90 .scope generate, "genblk1[10]" "genblk1[10]" 4 165, 4 165 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1a93d50 .param/l "i" 0 4 165, +C4<01010>;
S_0x1a93e10 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a93b90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1c10d90/d .functor AND 1, L_0x1c13aa0, L_0x1c13c00, C4<1>, C4<1>;
L_0x1c10d90 .delay 1 (40,40,40) L_0x1c10d90/d;
L_0x1c10570/d .functor NAND 1, L_0x1c13aa0, L_0x1c13c00, C4<1>, C4<1>;
L_0x1c10570 .delay 1 (20,20,20) L_0x1c10570/d;
L_0x1c11170/d .functor OR 1, L_0x1c13aa0, L_0x1c13c00, C4<0>, C4<0>;
L_0x1c11170 .delay 1 (40,40,40) L_0x1c11170/d;
L_0x1c11930/d .functor NOR 1, L_0x1c13aa0, L_0x1c13c00, C4<0>, C4<0>;
L_0x1c11930 .delay 1 (20,20,20) L_0x1c11930/d;
L_0x1c11a90/d .functor XOR 1, L_0x1c13aa0, L_0x1c13c00, C4<0>, C4<0>;
L_0x1c11a90 .delay 1 (40,40,40) L_0x1c11a90/d;
L_0x1c12480/d .functor NOT 1, L_0x1c13e50, C4<0>, C4<0>, C4<0>;
L_0x1c12480 .delay 1 (10,10,10) L_0x1c12480/d;
L_0x1c125e0/d .functor NOT 1, L_0x1c13ef0, C4<0>, C4<0>, C4<0>;
L_0x1c125e0 .delay 1 (10,10,10) L_0x1c125e0/d;
L_0x1c126a0/d .functor NOT 1, L_0x1c13f90, C4<0>, C4<0>, C4<0>;
L_0x1c126a0 .delay 1 (10,10,10) L_0x1c126a0/d;
L_0x1c12850/d .functor AND 1, L_0x1c11dc0, L_0x1c12480, L_0x1c125e0, L_0x1c126a0;
L_0x1c12850 .delay 1 (80,80,80) L_0x1c12850/d;
L_0x1c12a00/d .functor AND 1, L_0x1c11dc0, L_0x1c13e50, L_0x1c125e0, L_0x1c126a0;
L_0x1c12a00 .delay 1 (80,80,80) L_0x1c12a00/d;
L_0x1c12bb0/d .functor AND 1, L_0x1c11a90, L_0x1c12480, L_0x1c13ef0, L_0x1c126a0;
L_0x1c12bb0 .delay 1 (80,80,80) L_0x1c12bb0/d;
L_0x1c12da0/d .functor AND 1, L_0x1c11dc0, L_0x1c13e50, L_0x1c13ef0, L_0x1c126a0;
L_0x1c12da0 .delay 1 (80,80,80) L_0x1c12da0/d;
L_0x1c12ed0/d .functor AND 1, L_0x1c10d90, L_0x1c12480, L_0x1c125e0, L_0x1c13f90;
L_0x1c12ed0 .delay 1 (80,80,80) L_0x1c12ed0/d;
L_0x1c13130/d .functor AND 1, L_0x1c10570, L_0x1c13e50, L_0x1c125e0, L_0x1c13f90;
L_0x1c13130 .delay 1 (80,80,80) L_0x1c13130/d;
L_0x1c12e60/d .functor AND 1, L_0x1c11930, L_0x1c12480, L_0x1c13ef0, L_0x1c13f90;
L_0x1c12e60 .delay 1 (80,80,80) L_0x1c12e60/d;
L_0x1c13510/d .functor AND 1, L_0x1c11170, L_0x1c13e50, L_0x1c13ef0, L_0x1c13f90;
L_0x1c13510 .delay 1 (80,80,80) L_0x1c13510/d;
L_0x1c136b0/0/0 .functor OR 1, L_0x1c12850, L_0x1c12a00, L_0x1c12bb0, L_0x1c12ed0;
L_0x1c136b0/0/4 .functor OR 1, L_0x1c13130, L_0x1c12e60, L_0x1c13510, L_0x1c12da0;
L_0x1c136b0/d .functor OR 1, L_0x1c136b0/0/0, L_0x1c136b0/0/4, C4<0>, C4<0>;
L_0x1c136b0 .delay 1 (160,160,160) L_0x1c136b0/d;
v0x1a94d10_0 .net "a", 0 0, L_0x1c13aa0;  1 drivers
v0x1a94dd0_0 .net "addSub", 0 0, L_0x1c11dc0;  1 drivers
v0x1a94ea0_0 .net "andRes", 0 0, L_0x1c10d90;  1 drivers
v0x1a94f70_0 .net "b", 0 0, L_0x1c13c00;  1 drivers
v0x1a95040_0 .net "carryIn", 0 0, L_0x1c13db0;  1 drivers
v0x1a950e0_0 .net "carryOut", 0 0, L_0x1c12280;  1 drivers
v0x1a951b0_0 .net "initialResult", 0 0, L_0x1c136b0;  1 drivers
v0x1a95250_0 .net "isAdd", 0 0, L_0x1c12850;  1 drivers
v0x1a952f0_0 .net "isAnd", 0 0, L_0x1c12ed0;  1 drivers
v0x1a95420_0 .net "isNand", 0 0, L_0x1c13130;  1 drivers
v0x1a954c0_0 .net "isNor", 0 0, L_0x1c12e60;  1 drivers
v0x1a95560_0 .net "isOr", 0 0, L_0x1c13510;  1 drivers
v0x1a95620_0 .net "isSLT", 0 0, L_0x1c12da0;  1 drivers
v0x1a956e0_0 .net "isSub", 0 0, L_0x1c12a00;  1 drivers
v0x1a957a0_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1a95840_0 .net "isXor", 0 0, L_0x1c12bb0;  1 drivers
v0x1a95900_0 .net "nandRes", 0 0, L_0x1c10570;  1 drivers
v0x1a95ab0_0 .net "norRes", 0 0, L_0x1c11930;  1 drivers
v0x1a95b50_0 .net "orRes", 0 0, L_0x1c11170;  1 drivers
v0x1a95bf0_0 .net "s0", 0 0, L_0x1c13e50;  1 drivers
v0x1a95c90_0 .net "s0inv", 0 0, L_0x1c12480;  1 drivers
v0x1a95d50_0 .net "s1", 0 0, L_0x1c13ef0;  1 drivers
v0x1a95e10_0 .net "s1inv", 0 0, L_0x1c125e0;  1 drivers
v0x1a95ed0_0 .net "s2", 0 0, L_0x1c13f90;  1 drivers
v0x1a95f90_0 .net "s2inv", 0 0, L_0x1c126a0;  1 drivers
v0x1a96030_0 .net "xorRes", 0 0, L_0x1c11a90;  1 drivers
S_0x1a94110 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a93e10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1c11b50/d .functor XOR 1, L_0x1c13c00, L_0x1c4f7d0, C4<0>, C4<0>;
L_0x1c11b50 .delay 1 (40,40,40) L_0x1c11b50/d;
L_0x1c11cb0/d .functor XOR 1, L_0x1c13aa0, L_0x1c11b50, C4<0>, C4<0>;
L_0x1c11cb0 .delay 1 (40,40,40) L_0x1c11cb0/d;
L_0x1c11dc0/d .functor XOR 1, L_0x1c11cb0, L_0x1c13db0, C4<0>, C4<0>;
L_0x1c11dc0 .delay 1 (40,40,40) L_0x1c11dc0/d;
L_0x1c11fc0/d .functor AND 1, L_0x1c13aa0, L_0x1c11b50, C4<1>, C4<1>;
L_0x1c11fc0 .delay 1 (40,40,40) L_0x1c11fc0/d;
L_0x1c111e0/d .functor AND 1, L_0x1c11cb0, L_0x1c13db0, C4<1>, C4<1>;
L_0x1c111e0 .delay 1 (40,40,40) L_0x1c111e0/d;
L_0x1c12280/d .functor OR 1, L_0x1c11fc0, L_0x1c111e0, C4<0>, C4<0>;
L_0x1c12280 .delay 1 (40,40,40) L_0x1c12280/d;
v0x1a943a0_0 .net "AandB", 0 0, L_0x1c11fc0;  1 drivers
v0x1a94480_0 .net "BxorSub", 0 0, L_0x1c11b50;  1 drivers
v0x1a94540_0 .net "a", 0 0, L_0x1c13aa0;  alias, 1 drivers
v0x1a94610_0 .net "b", 0 0, L_0x1c13c00;  alias, 1 drivers
v0x1a946d0_0 .net "carryin", 0 0, L_0x1c13db0;  alias, 1 drivers
v0x1a947e0_0 .net "carryout", 0 0, L_0x1c12280;  alias, 1 drivers
v0x1a948a0_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1a94940_0 .net "res", 0 0, L_0x1c11dc0;  alias, 1 drivers
v0x1a94a00_0 .net "xAorB", 0 0, L_0x1c11cb0;  1 drivers
v0x1a94b50_0 .net "xAorBandCin", 0 0, L_0x1c111e0;  1 drivers
S_0x1a961f0 .scope generate, "genblk1[11]" "genblk1[11]" 4 165, 4 165 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1a963b0 .param/l "i" 0 4 165, +C4<01011>;
S_0x1a96470 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a961f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1c13b40/d .functor AND 1, L_0x1c164f0, L_0x1c16650, C4<1>, C4<1>;
L_0x1c13b40 .delay 1 (40,40,40) L_0x1c13b40/d;
L_0x1c03ba0/d .functor NAND 1, L_0x1c164f0, L_0x1c16650, C4<1>, C4<1>;
L_0x1c03ba0 .delay 1 (20,20,20) L_0x1c03ba0/d;
L_0x1c14250/d .functor OR 1, L_0x1c164f0, L_0x1c16650, C4<0>, C4<0>;
L_0x1c14250 .delay 1 (40,40,40) L_0x1c14250/d;
L_0x1c143e0/d .functor NOR 1, L_0x1c164f0, L_0x1c16650, C4<0>, C4<0>;
L_0x1c143e0 .delay 1 (20,20,20) L_0x1c143e0/d;
L_0x1c144a0/d .functor XOR 1, L_0x1c164f0, L_0x1c16650, C4<0>, C4<0>;
L_0x1c144a0 .delay 1 (40,40,40) L_0x1c144a0/d;
L_0x1c14f50/d .functor NOT 1, L_0x1c140c0, C4<0>, C4<0>, C4<0>;
L_0x1c14f50 .delay 1 (10,10,10) L_0x1c14f50/d;
L_0x1c150b0/d .functor NOT 1, L_0x1c14160, C4<0>, C4<0>, C4<0>;
L_0x1c150b0 .delay 1 (10,10,10) L_0x1c150b0/d;
L_0x1c15170/d .functor NOT 1, L_0x1c16a40, C4<0>, C4<0>, C4<0>;
L_0x1c15170 .delay 1 (10,10,10) L_0x1c15170/d;
L_0x1c15320/d .functor AND 1, L_0x1c14870, L_0x1c14f50, L_0x1c150b0, L_0x1c15170;
L_0x1c15320 .delay 1 (80,80,80) L_0x1c15320/d;
L_0x1c154d0/d .functor AND 1, L_0x1c14870, L_0x1c140c0, L_0x1c150b0, L_0x1c15170;
L_0x1c154d0 .delay 1 (80,80,80) L_0x1c154d0/d;
L_0x1c15680/d .functor AND 1, L_0x1c144a0, L_0x1c14f50, L_0x1c14160, L_0x1c15170;
L_0x1c15680 .delay 1 (80,80,80) L_0x1c15680/d;
L_0x1c15870/d .functor AND 1, L_0x1c14870, L_0x1c140c0, L_0x1c14160, L_0x1c15170;
L_0x1c15870 .delay 1 (80,80,80) L_0x1c15870/d;
L_0x1c159a0/d .functor AND 1, L_0x1c13b40, L_0x1c14f50, L_0x1c150b0, L_0x1c16a40;
L_0x1c159a0 .delay 1 (80,80,80) L_0x1c159a0/d;
L_0x1c15c00/d .functor AND 1, L_0x1c03ba0, L_0x1c140c0, L_0x1c150b0, L_0x1c16a40;
L_0x1c15c00 .delay 1 (80,80,80) L_0x1c15c00/d;
L_0x1c15930/d .functor AND 1, L_0x1c143e0, L_0x1c14f50, L_0x1c14160, L_0x1c16a40;
L_0x1c15930 .delay 1 (80,80,80) L_0x1c15930/d;
L_0x1c15f60/d .functor AND 1, L_0x1c14250, L_0x1c140c0, L_0x1c14160, L_0x1c16a40;
L_0x1c15f60 .delay 1 (80,80,80) L_0x1c15f60/d;
L_0x1c16100/0/0 .functor OR 1, L_0x1c15320, L_0x1c154d0, L_0x1c15680, L_0x1c159a0;
L_0x1c16100/0/4 .functor OR 1, L_0x1c15c00, L_0x1c15930, L_0x1c15f60, L_0x1c15870;
L_0x1c16100/d .functor OR 1, L_0x1c16100/0/0, L_0x1c16100/0/4, C4<0>, C4<0>;
L_0x1c16100 .delay 1 (160,160,160) L_0x1c16100/d;
v0x1a973b0_0 .net "a", 0 0, L_0x1c164f0;  1 drivers
v0x1a97470_0 .net "addSub", 0 0, L_0x1c14870;  1 drivers
v0x1a97540_0 .net "andRes", 0 0, L_0x1c13b40;  1 drivers
v0x1a97610_0 .net "b", 0 0, L_0x1c16650;  1 drivers
v0x1a976e0_0 .net "carryIn", 0 0, L_0x1c14310;  1 drivers
v0x1a97780_0 .net "carryOut", 0 0, L_0x1c14d50;  1 drivers
v0x1a97850_0 .net "initialResult", 0 0, L_0x1c16100;  1 drivers
v0x1a978f0_0 .net "isAdd", 0 0, L_0x1c15320;  1 drivers
v0x1a97990_0 .net "isAnd", 0 0, L_0x1c159a0;  1 drivers
v0x1a97ac0_0 .net "isNand", 0 0, L_0x1c15c00;  1 drivers
v0x1a97b60_0 .net "isNor", 0 0, L_0x1c15930;  1 drivers
v0x1a97c00_0 .net "isOr", 0 0, L_0x1c15f60;  1 drivers
v0x1a97cc0_0 .net "isSLT", 0 0, L_0x1c15870;  1 drivers
v0x1a97d80_0 .net "isSub", 0 0, L_0x1c154d0;  1 drivers
v0x1a97e40_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1a97ee0_0 .net "isXor", 0 0, L_0x1c15680;  1 drivers
v0x1a97fa0_0 .net "nandRes", 0 0, L_0x1c03ba0;  1 drivers
v0x1a98150_0 .net "norRes", 0 0, L_0x1c143e0;  1 drivers
v0x1a981f0_0 .net "orRes", 0 0, L_0x1c14250;  1 drivers
v0x1a98290_0 .net "s0", 0 0, L_0x1c140c0;  1 drivers
v0x1a98330_0 .net "s0inv", 0 0, L_0x1c14f50;  1 drivers
v0x1a983f0_0 .net "s1", 0 0, L_0x1c14160;  1 drivers
v0x1a984b0_0 .net "s1inv", 0 0, L_0x1c150b0;  1 drivers
v0x1a98570_0 .net "s2", 0 0, L_0x1c16a40;  1 drivers
v0x1a98630_0 .net "s2inv", 0 0, L_0x1c15170;  1 drivers
v0x1a986f0_0 .net "xorRes", 0 0, L_0x1c144a0;  1 drivers
S_0x1a96770 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a96470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1c14600/d .functor XOR 1, L_0x1c16650, L_0x1c4f7d0, C4<0>, C4<0>;
L_0x1c14600 .delay 1 (40,40,40) L_0x1c14600/d;
L_0x1c146c0/d .functor XOR 1, L_0x1c164f0, L_0x1c14600, C4<0>, C4<0>;
L_0x1c146c0 .delay 1 (40,40,40) L_0x1c146c0/d;
L_0x1c14870/d .functor XOR 1, L_0x1c146c0, L_0x1c14310, C4<0>, C4<0>;
L_0x1c14870 .delay 1 (40,40,40) L_0x1c14870/d;
L_0x1c14a70/d .functor AND 1, L_0x1c164f0, L_0x1c14600, C4<1>, C4<1>;
L_0x1c14a70 .delay 1 (40,40,40) L_0x1c14a70/d;
L_0x1c14ce0/d .functor AND 1, L_0x1c146c0, L_0x1c14310, C4<1>, C4<1>;
L_0x1c14ce0 .delay 1 (40,40,40) L_0x1c14ce0/d;
L_0x1c14d50/d .functor OR 1, L_0x1c14a70, L_0x1c14ce0, C4<0>, C4<0>;
L_0x1c14d50 .delay 1 (40,40,40) L_0x1c14d50/d;
v0x1a96a40_0 .net "AandB", 0 0, L_0x1c14a70;  1 drivers
v0x1a96b20_0 .net "BxorSub", 0 0, L_0x1c14600;  1 drivers
v0x1a96be0_0 .net "a", 0 0, L_0x1c164f0;  alias, 1 drivers
v0x1a96cb0_0 .net "b", 0 0, L_0x1c16650;  alias, 1 drivers
v0x1a96d70_0 .net "carryin", 0 0, L_0x1c14310;  alias, 1 drivers
v0x1a96e80_0 .net "carryout", 0 0, L_0x1c14d50;  alias, 1 drivers
v0x1a96f40_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1a96fe0_0 .net "res", 0 0, L_0x1c14870;  alias, 1 drivers
v0x1a970a0_0 .net "xAorB", 0 0, L_0x1c146c0;  1 drivers
v0x1a971f0_0 .net "xAorBandCin", 0 0, L_0x1c14ce0;  1 drivers
S_0x1a988d0 .scope generate, "genblk1[12]" "genblk1[12]" 4 165, 4 165 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1a98a90 .param/l "i" 0 4 165, +C4<01100>;
S_0x1a98b50 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a988d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1c16590/d .functor AND 1, L_0x1c18f60, L_0x1c190c0, C4<1>, C4<1>;
L_0x1c16590 .delay 1 (40,40,40) L_0x1c16590/d;
L_0x1c169b0/d .functor NAND 1, L_0x1c18f60, L_0x1c190c0, C4<1>, C4<1>;
L_0x1c169b0 .delay 1 (20,20,20) L_0x1c169b0/d;
L_0x1c168f0/d .functor OR 1, L_0x1c18f60, L_0x1c190c0, C4<0>, C4<0>;
L_0x1c168f0 .delay 1 (40,40,40) L_0x1c168f0/d;
L_0x1c16e50/d .functor NOR 1, L_0x1c18f60, L_0x1c190c0, C4<0>, C4<0>;
L_0x1c16e50 .delay 1 (20,20,20) L_0x1c16e50/d;
L_0x1c16f10/d .functor XOR 1, L_0x1c18f60, L_0x1c190c0, C4<0>, C4<0>;
L_0x1c16f10 .delay 1 (40,40,40) L_0x1c16f10/d;
L_0x1c179c0/d .functor NOT 1, L_0x1c16b70, C4<0>, C4<0>, C4<0>;
L_0x1c179c0 .delay 1 (10,10,10) L_0x1c179c0/d;
L_0x1c17b20/d .functor NOT 1, L_0x1c16c10, C4<0>, C4<0>, C4<0>;
L_0x1c17b20 .delay 1 (10,10,10) L_0x1c17b20/d;
L_0x1c17be0/d .functor NOT 1, L_0x1c194e0, C4<0>, C4<0>, C4<0>;
L_0x1c17be0 .delay 1 (10,10,10) L_0x1c17be0/d;
L_0x1c17d90/d .functor AND 1, L_0x1c172e0, L_0x1c179c0, L_0x1c17b20, L_0x1c17be0;
L_0x1c17d90 .delay 1 (80,80,80) L_0x1c17d90/d;
L_0x1c17f40/d .functor AND 1, L_0x1c172e0, L_0x1c16b70, L_0x1c17b20, L_0x1c17be0;
L_0x1c17f40 .delay 1 (80,80,80) L_0x1c17f40/d;
L_0x1c180f0/d .functor AND 1, L_0x1c16f10, L_0x1c179c0, L_0x1c16c10, L_0x1c17be0;
L_0x1c180f0 .delay 1 (80,80,80) L_0x1c180f0/d;
L_0x1c182e0/d .functor AND 1, L_0x1c172e0, L_0x1c16b70, L_0x1c16c10, L_0x1c17be0;
L_0x1c182e0 .delay 1 (80,80,80) L_0x1c182e0/d;
L_0x1c18410/d .functor AND 1, L_0x1c16590, L_0x1c179c0, L_0x1c17b20, L_0x1c194e0;
L_0x1c18410 .delay 1 (80,80,80) L_0x1c18410/d;
L_0x1c18670/d .functor AND 1, L_0x1c169b0, L_0x1c16b70, L_0x1c17b20, L_0x1c194e0;
L_0x1c18670 .delay 1 (80,80,80) L_0x1c18670/d;
L_0x1c183a0/d .functor AND 1, L_0x1c16e50, L_0x1c179c0, L_0x1c16c10, L_0x1c194e0;
L_0x1c183a0 .delay 1 (80,80,80) L_0x1c183a0/d;
L_0x1c189d0/d .functor AND 1, L_0x1c168f0, L_0x1c16b70, L_0x1c16c10, L_0x1c194e0;
L_0x1c189d0 .delay 1 (80,80,80) L_0x1c189d0/d;
L_0x1c18b70/0/0 .functor OR 1, L_0x1c17d90, L_0x1c17f40, L_0x1c180f0, L_0x1c18410;
L_0x1c18b70/0/4 .functor OR 1, L_0x1c18670, L_0x1c183a0, L_0x1c189d0, L_0x1c182e0;
L_0x1c18b70/d .functor OR 1, L_0x1c18b70/0/0, L_0x1c18b70/0/4, C4<0>, C4<0>;
L_0x1c18b70 .delay 1 (160,160,160) L_0x1c18b70/d;
v0x1a99a50_0 .net "a", 0 0, L_0x1c18f60;  1 drivers
v0x1a99b10_0 .net "addSub", 0 0, L_0x1c172e0;  1 drivers
v0x1a99be0_0 .net "andRes", 0 0, L_0x1c16590;  1 drivers
v0x1a99cb0_0 .net "b", 0 0, L_0x1c190c0;  1 drivers
v0x1a99d80_0 .net "carryIn", 0 0, L_0x1c16d80;  1 drivers
v0x1a99e20_0 .net "carryOut", 0 0, L_0x1c177c0;  1 drivers
v0x1a99ef0_0 .net "initialResult", 0 0, L_0x1c18b70;  1 drivers
v0x1a99f90_0 .net "isAdd", 0 0, L_0x1c17d90;  1 drivers
v0x1a9a030_0 .net "isAnd", 0 0, L_0x1c18410;  1 drivers
v0x1a9a160_0 .net "isNand", 0 0, L_0x1c18670;  1 drivers
v0x1a9a200_0 .net "isNor", 0 0, L_0x1c183a0;  1 drivers
v0x1a9a2a0_0 .net "isOr", 0 0, L_0x1c189d0;  1 drivers
v0x1a9a360_0 .net "isSLT", 0 0, L_0x1c182e0;  1 drivers
v0x1a9a420_0 .net "isSub", 0 0, L_0x1c17f40;  1 drivers
v0x1a9a4e0_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1a9a580_0 .net "isXor", 0 0, L_0x1c180f0;  1 drivers
v0x1a9a640_0 .net "nandRes", 0 0, L_0x1c169b0;  1 drivers
v0x1a9a7f0_0 .net "norRes", 0 0, L_0x1c16e50;  1 drivers
v0x1a9a890_0 .net "orRes", 0 0, L_0x1c168f0;  1 drivers
v0x1a9a930_0 .net "s0", 0 0, L_0x1c16b70;  1 drivers
v0x1a9a9d0_0 .net "s0inv", 0 0, L_0x1c179c0;  1 drivers
v0x1a9aa90_0 .net "s1", 0 0, L_0x1c16c10;  1 drivers
v0x1a9ab50_0 .net "s1inv", 0 0, L_0x1c17b20;  1 drivers
v0x1a9ac10_0 .net "s2", 0 0, L_0x1c194e0;  1 drivers
v0x1a9acd0_0 .net "s2inv", 0 0, L_0x1c17be0;  1 drivers
v0x1a9ad90_0 .net "xorRes", 0 0, L_0x1c16f10;  1 drivers
S_0x1a98e50 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a98b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1c17070/d .functor XOR 1, L_0x1c190c0, L_0x1c4f7d0, C4<0>, C4<0>;
L_0x1c17070 .delay 1 (40,40,40) L_0x1c17070/d;
L_0x1c17130/d .functor XOR 1, L_0x1c18f60, L_0x1c17070, C4<0>, C4<0>;
L_0x1c17130 .delay 1 (40,40,40) L_0x1c17130/d;
L_0x1c172e0/d .functor XOR 1, L_0x1c17130, L_0x1c16d80, C4<0>, C4<0>;
L_0x1c172e0 .delay 1 (40,40,40) L_0x1c172e0/d;
L_0x1c174e0/d .functor AND 1, L_0x1c18f60, L_0x1c17070, C4<1>, C4<1>;
L_0x1c174e0 .delay 1 (40,40,40) L_0x1c174e0/d;
L_0x1c17750/d .functor AND 1, L_0x1c17130, L_0x1c16d80, C4<1>, C4<1>;
L_0x1c17750 .delay 1 (40,40,40) L_0x1c17750/d;
L_0x1c177c0/d .functor OR 1, L_0x1c174e0, L_0x1c17750, C4<0>, C4<0>;
L_0x1c177c0 .delay 1 (40,40,40) L_0x1c177c0/d;
v0x1a990e0_0 .net "AandB", 0 0, L_0x1c174e0;  1 drivers
v0x1a991c0_0 .net "BxorSub", 0 0, L_0x1c17070;  1 drivers
v0x1a99280_0 .net "a", 0 0, L_0x1c18f60;  alias, 1 drivers
v0x1a99350_0 .net "b", 0 0, L_0x1c190c0;  alias, 1 drivers
v0x1a99410_0 .net "carryin", 0 0, L_0x1c16d80;  alias, 1 drivers
v0x1a99520_0 .net "carryout", 0 0, L_0x1c177c0;  alias, 1 drivers
v0x1a995e0_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1a99680_0 .net "res", 0 0, L_0x1c172e0;  alias, 1 drivers
v0x1a99740_0 .net "xAorB", 0 0, L_0x1c17130;  1 drivers
v0x1a99890_0 .net "xAorBandCin", 0 0, L_0x1c17750;  1 drivers
S_0x1a9af70 .scope generate, "genblk1[13]" "genblk1[13]" 4 165, 4 165 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1a9b130 .param/l "i" 0 4 165, +C4<01101>;
S_0x1a9b1f0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a9af70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1c19000/d .functor AND 1, L_0x1c1b9b0, L_0x1c1bb10, C4<1>, C4<1>;
L_0x1c19000 .delay 1 (40,40,40) L_0x1c19000/d;
L_0x1c19420/d .functor NAND 1, L_0x1c1b9b0, L_0x1c1bb10, C4<1>, C4<1>;
L_0x1c19420 .delay 1 (20,20,20) L_0x1c19420/d;
L_0x1c192c0/d .functor OR 1, L_0x1c1b9b0, L_0x1c1bb10, C4<0>, C4<0>;
L_0x1c192c0 .delay 1 (40,40,40) L_0x1c192c0/d;
L_0x1c198e0/d .functor NOR 1, L_0x1c1b9b0, L_0x1c1bb10, C4<0>, C4<0>;
L_0x1c198e0 .delay 1 (20,20,20) L_0x1c198e0/d;
L_0x1c199a0/d .functor XOR 1, L_0x1c1b9b0, L_0x1c1bb10, C4<0>, C4<0>;
L_0x1c199a0 .delay 1 (40,40,40) L_0x1c199a0/d;
L_0x1c1a3e0/d .functor NOT 1, L_0x1c19580, C4<0>, C4<0>, C4<0>;
L_0x1c1a3e0 .delay 1 (10,10,10) L_0x1c1a3e0/d;
L_0x1c1a540/d .functor NOT 1, L_0x1c19620, C4<0>, C4<0>, C4<0>;
L_0x1c1a540 .delay 1 (10,10,10) L_0x1c1a540/d;
L_0x1c1a600/d .functor NOT 1, L_0x1c196c0, C4<0>, C4<0>, C4<0>;
L_0x1c1a600 .delay 1 (10,10,10) L_0x1c1a600/d;
L_0x1c1a7b0/d .functor AND 1, L_0x1c19d20, L_0x1c1a3e0, L_0x1c1a540, L_0x1c1a600;
L_0x1c1a7b0 .delay 1 (80,80,80) L_0x1c1a7b0/d;
L_0x1c1a960/d .functor AND 1, L_0x1c19d20, L_0x1c19580, L_0x1c1a540, L_0x1c1a600;
L_0x1c1a960 .delay 1 (80,80,80) L_0x1c1a960/d;
L_0x1c1ab10/d .functor AND 1, L_0x1c199a0, L_0x1c1a3e0, L_0x1c19620, L_0x1c1a600;
L_0x1c1ab10 .delay 1 (80,80,80) L_0x1c1ab10/d;
L_0x1c1ad00/d .functor AND 1, L_0x1c19d20, L_0x1c19580, L_0x1c19620, L_0x1c1a600;
L_0x1c1ad00 .delay 1 (80,80,80) L_0x1c1ad00/d;
L_0x1c1ae30/d .functor AND 1, L_0x1c19000, L_0x1c1a3e0, L_0x1c1a540, L_0x1c196c0;
L_0x1c1ae30 .delay 1 (80,80,80) L_0x1c1ae30/d;
L_0x1c1b090/d .functor AND 1, L_0x1c19420, L_0x1c19580, L_0x1c1a540, L_0x1c196c0;
L_0x1c1b090 .delay 1 (80,80,80) L_0x1c1b090/d;
L_0x1c1adc0/d .functor AND 1, L_0x1c198e0, L_0x1c1a3e0, L_0x1c19620, L_0x1c196c0;
L_0x1c1adc0 .delay 1 (80,80,80) L_0x1c1adc0/d;
L_0x1c1b3f0/d .functor AND 1, L_0x1c192c0, L_0x1c19580, L_0x1c19620, L_0x1c196c0;
L_0x1c1b3f0 .delay 1 (80,80,80) L_0x1c1b3f0/d;
L_0x1c1b5c0/0/0 .functor OR 1, L_0x1c1a7b0, L_0x1c1a960, L_0x1c1ab10, L_0x1c1ae30;
L_0x1c1b5c0/0/4 .functor OR 1, L_0x1c1b090, L_0x1c1adc0, L_0x1c1b3f0, L_0x1c1ad00;
L_0x1c1b5c0/d .functor OR 1, L_0x1c1b5c0/0/0, L_0x1c1b5c0/0/4, C4<0>, C4<0>;
L_0x1c1b5c0 .delay 1 (160,160,160) L_0x1c1b5c0/d;
v0x1a9c0f0_0 .net "a", 0 0, L_0x1c1b9b0;  1 drivers
v0x1a9c1b0_0 .net "addSub", 0 0, L_0x1c19d20;  1 drivers
v0x1a9c280_0 .net "andRes", 0 0, L_0x1c19000;  1 drivers
v0x1a9c350_0 .net "b", 0 0, L_0x1c1bb10;  1 drivers
v0x1a9c420_0 .net "carryIn", 0 0, L_0x1c06430;  1 drivers
v0x1a9c4c0_0 .net "carryOut", 0 0, L_0x1c1a1e0;  1 drivers
v0x1a9c590_0 .net "initialResult", 0 0, L_0x1c1b5c0;  1 drivers
v0x1a9c630_0 .net "isAdd", 0 0, L_0x1c1a7b0;  1 drivers
v0x1a9c6d0_0 .net "isAnd", 0 0, L_0x1c1ae30;  1 drivers
v0x1a9c800_0 .net "isNand", 0 0, L_0x1c1b090;  1 drivers
v0x1a9c8a0_0 .net "isNor", 0 0, L_0x1c1adc0;  1 drivers
v0x1a9c940_0 .net "isOr", 0 0, L_0x1c1b3f0;  1 drivers
v0x1a9ca00_0 .net "isSLT", 0 0, L_0x1c1ad00;  1 drivers
v0x1a9cac0_0 .net "isSub", 0 0, L_0x1c1a960;  1 drivers
v0x1a9cb80_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1a9cc20_0 .net "isXor", 0 0, L_0x1c1ab10;  1 drivers
v0x1a9cce0_0 .net "nandRes", 0 0, L_0x1c19420;  1 drivers
v0x1a9ce90_0 .net "norRes", 0 0, L_0x1c198e0;  1 drivers
v0x1a9cf30_0 .net "orRes", 0 0, L_0x1c192c0;  1 drivers
v0x1a9cfd0_0 .net "s0", 0 0, L_0x1c19580;  1 drivers
v0x1a9d070_0 .net "s0inv", 0 0, L_0x1c1a3e0;  1 drivers
v0x1a9d130_0 .net "s1", 0 0, L_0x1c19620;  1 drivers
v0x1a9d1f0_0 .net "s1inv", 0 0, L_0x1c1a540;  1 drivers
v0x1a9d2b0_0 .net "s2", 0 0, L_0x1c196c0;  1 drivers
v0x1a9d370_0 .net "s2inv", 0 0, L_0x1c1a600;  1 drivers
v0x1a9d430_0 .net "xorRes", 0 0, L_0x1c199a0;  1 drivers
S_0x1a9b4f0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a9b1f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1c19b00/d .functor XOR 1, L_0x1c1bb10, L_0x1c4f7d0, C4<0>, C4<0>;
L_0x1c19b00 .delay 1 (40,40,40) L_0x1c19b00/d;
L_0x1c19bc0/d .functor XOR 1, L_0x1c1b9b0, L_0x1c19b00, C4<0>, C4<0>;
L_0x1c19bc0 .delay 1 (40,40,40) L_0x1c19bc0/d;
L_0x1c19d20/d .functor XOR 1, L_0x1c19bc0, L_0x1c06430, C4<0>, C4<0>;
L_0x1c19d20 .delay 1 (40,40,40) L_0x1c19d20/d;
L_0x1c19f20/d .functor AND 1, L_0x1c1b9b0, L_0x1c19b00, C4<1>, C4<1>;
L_0x1c19f20 .delay 1 (40,40,40) L_0x1c19f20/d;
L_0x1c19330/d .functor AND 1, L_0x1c19bc0, L_0x1c06430, C4<1>, C4<1>;
L_0x1c19330 .delay 1 (40,40,40) L_0x1c19330/d;
L_0x1c1a1e0/d .functor OR 1, L_0x1c19f20, L_0x1c19330, C4<0>, C4<0>;
L_0x1c1a1e0 .delay 1 (40,40,40) L_0x1c1a1e0/d;
v0x1a9b780_0 .net "AandB", 0 0, L_0x1c19f20;  1 drivers
v0x1a9b860_0 .net "BxorSub", 0 0, L_0x1c19b00;  1 drivers
v0x1a9b920_0 .net "a", 0 0, L_0x1c1b9b0;  alias, 1 drivers
v0x1a9b9f0_0 .net "b", 0 0, L_0x1c1bb10;  alias, 1 drivers
v0x1a9bab0_0 .net "carryin", 0 0, L_0x1c06430;  alias, 1 drivers
v0x1a9bbc0_0 .net "carryout", 0 0, L_0x1c1a1e0;  alias, 1 drivers
v0x1a9bc80_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1a9bd20_0 .net "res", 0 0, L_0x1c19d20;  alias, 1 drivers
v0x1a9bde0_0 .net "xAorB", 0 0, L_0x1c19bc0;  1 drivers
v0x1a9bf30_0 .net "xAorBandCin", 0 0, L_0x1c19330;  1 drivers
S_0x1a9d610 .scope generate, "genblk1[14]" "genblk1[14]" 4 165, 4 165 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1a9d7d0 .param/l "i" 0 4 165, +C4<01110>;
S_0x1a9d890 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a9d610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1c1ba50/d .functor AND 1, L_0x1c1e560, L_0x1c1e6c0, C4<1>, C4<1>;
L_0x1c1ba50 .delay 1 (40,40,40) L_0x1c1ba50/d;
L_0x1c1c180/d .functor NAND 1, L_0x1c1e560, L_0x1c1e6c0, C4<1>, C4<1>;
L_0x1c1c180 .delay 1 (20,20,20) L_0x1c1c180/d;
L_0x1c1c240/d .functor OR 1, L_0x1c1e560, L_0x1c1e6c0, C4<0>, C4<0>;
L_0x1c1c240 .delay 1 (40,40,40) L_0x1c1c240/d;
L_0x1c1c430/d .functor NOR 1, L_0x1c1e560, L_0x1c1e6c0, C4<0>, C4<0>;
L_0x1c1c430 .delay 1 (20,20,20) L_0x1c1c430/d;
L_0x1c1c4f0/d .functor XOR 1, L_0x1c1e560, L_0x1c1e6c0, C4<0>, C4<0>;
L_0x1c1c4f0 .delay 1 (40,40,40) L_0x1c1c4f0/d;
L_0x1c1cf30/d .functor NOT 1, L_0x1c1bf70, C4<0>, C4<0>, C4<0>;
L_0x1c1cf30 .delay 1 (10,10,10) L_0x1c1cf30/d;
L_0x1c1d090/d .functor NOT 1, L_0x1c1c010, C4<0>, C4<0>, C4<0>;
L_0x1c1d090 .delay 1 (10,10,10) L_0x1c1d090/d;
L_0x1c1d150/d .functor NOT 1, L_0x1c1c0b0, C4<0>, C4<0>, C4<0>;
L_0x1c1d150 .delay 1 (10,10,10) L_0x1c1d150/d;
L_0x1c1d300/d .functor AND 1, L_0x1c1c870, L_0x1c1cf30, L_0x1c1d090, L_0x1c1d150;
L_0x1c1d300 .delay 1 (80,80,80) L_0x1c1d300/d;
L_0x1c1d4b0/d .functor AND 1, L_0x1c1c870, L_0x1c1bf70, L_0x1c1d090, L_0x1c1d150;
L_0x1c1d4b0 .delay 1 (80,80,80) L_0x1c1d4b0/d;
L_0x1c1d660/d .functor AND 1, L_0x1c1c4f0, L_0x1c1cf30, L_0x1c1c010, L_0x1c1d150;
L_0x1c1d660 .delay 1 (80,80,80) L_0x1c1d660/d;
L_0x1c1d850/d .functor AND 1, L_0x1c1c870, L_0x1c1bf70, L_0x1c1c010, L_0x1c1d150;
L_0x1c1d850 .delay 1 (80,80,80) L_0x1c1d850/d;
L_0x1c1d980/d .functor AND 1, L_0x1c1ba50, L_0x1c1cf30, L_0x1c1d090, L_0x1c1c0b0;
L_0x1c1d980 .delay 1 (80,80,80) L_0x1c1d980/d;
L_0x1c1dc10/d .functor AND 1, L_0x1c1c180, L_0x1c1bf70, L_0x1c1d090, L_0x1c1c0b0;
L_0x1c1dc10 .delay 1 (80,80,80) L_0x1c1dc10/d;
L_0x1c1d910/d .functor AND 1, L_0x1c1c430, L_0x1c1cf30, L_0x1c1c010, L_0x1c1c0b0;
L_0x1c1d910 .delay 1 (80,80,80) L_0x1c1d910/d;
L_0x1c1dfa0/d .functor AND 1, L_0x1c1c240, L_0x1c1bf70, L_0x1c1c010, L_0x1c1c0b0;
L_0x1c1dfa0 .delay 1 (80,80,80) L_0x1c1dfa0/d;
L_0x1c1e170/0/0 .functor OR 1, L_0x1c1d300, L_0x1c1d4b0, L_0x1c1d660, L_0x1c1d980;
L_0x1c1e170/0/4 .functor OR 1, L_0x1c1dc10, L_0x1c1d910, L_0x1c1dfa0, L_0x1c1d850;
L_0x1c1e170/d .functor OR 1, L_0x1c1e170/0/0, L_0x1c1e170/0/4, C4<0>, C4<0>;
L_0x1c1e170 .delay 1 (160,160,160) L_0x1c1e170/d;
v0x1a9e790_0 .net "a", 0 0, L_0x1c1e560;  1 drivers
v0x1a9e850_0 .net "addSub", 0 0, L_0x1c1c870;  1 drivers
v0x1a9e920_0 .net "andRes", 0 0, L_0x1c1ba50;  1 drivers
v0x1a9e9f0_0 .net "b", 0 0, L_0x1c1e6c0;  1 drivers
v0x1a9eac0_0 .net "carryIn", 0 0, L_0x1c1bed0;  1 drivers
v0x1a9eb60_0 .net "carryOut", 0 0, L_0x1c1cd30;  1 drivers
v0x1a9ec30_0 .net "initialResult", 0 0, L_0x1c1e170;  1 drivers
v0x1a9ecd0_0 .net "isAdd", 0 0, L_0x1c1d300;  1 drivers
v0x1a9ed70_0 .net "isAnd", 0 0, L_0x1c1d980;  1 drivers
v0x1a9eea0_0 .net "isNand", 0 0, L_0x1c1dc10;  1 drivers
v0x1a9ef40_0 .net "isNor", 0 0, L_0x1c1d910;  1 drivers
v0x1a9efe0_0 .net "isOr", 0 0, L_0x1c1dfa0;  1 drivers
v0x1a9f0a0_0 .net "isSLT", 0 0, L_0x1c1d850;  1 drivers
v0x1a9f160_0 .net "isSub", 0 0, L_0x1c1d4b0;  1 drivers
v0x1a9f220_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1a9f2c0_0 .net "isXor", 0 0, L_0x1c1d660;  1 drivers
v0x1a9f380_0 .net "nandRes", 0 0, L_0x1c1c180;  1 drivers
v0x1a9f530_0 .net "norRes", 0 0, L_0x1c1c430;  1 drivers
v0x1a9f5d0_0 .net "orRes", 0 0, L_0x1c1c240;  1 drivers
v0x1a9f670_0 .net "s0", 0 0, L_0x1c1bf70;  1 drivers
v0x1a9f710_0 .net "s0inv", 0 0, L_0x1c1cf30;  1 drivers
v0x1a9f7d0_0 .net "s1", 0 0, L_0x1c1c010;  1 drivers
v0x1a9f890_0 .net "s1inv", 0 0, L_0x1c1d090;  1 drivers
v0x1a9f950_0 .net "s2", 0 0, L_0x1c1c0b0;  1 drivers
v0x1a9fa10_0 .net "s2inv", 0 0, L_0x1c1d150;  1 drivers
v0x1a9fad0_0 .net "xorRes", 0 0, L_0x1c1c4f0;  1 drivers
S_0x1a9db90 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a9d890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1c1c650/d .functor XOR 1, L_0x1c1e6c0, L_0x1c4f7d0, C4<0>, C4<0>;
L_0x1c1c650 .delay 1 (40,40,40) L_0x1c1c650/d;
L_0x1c1c710/d .functor XOR 1, L_0x1c1e560, L_0x1c1c650, C4<0>, C4<0>;
L_0x1c1c710 .delay 1 (40,40,40) L_0x1c1c710/d;
L_0x1c1c870/d .functor XOR 1, L_0x1c1c710, L_0x1c1bed0, C4<0>, C4<0>;
L_0x1c1c870 .delay 1 (40,40,40) L_0x1c1c870/d;
L_0x1c1ca70/d .functor AND 1, L_0x1c1e560, L_0x1c1c650, C4<1>, C4<1>;
L_0x1c1ca70 .delay 1 (40,40,40) L_0x1c1ca70/d;
L_0x1c1c2b0/d .functor AND 1, L_0x1c1c710, L_0x1c1bed0, C4<1>, C4<1>;
L_0x1c1c2b0 .delay 1 (40,40,40) L_0x1c1c2b0/d;
L_0x1c1cd30/d .functor OR 1, L_0x1c1ca70, L_0x1c1c2b0, C4<0>, C4<0>;
L_0x1c1cd30 .delay 1 (40,40,40) L_0x1c1cd30/d;
v0x1a9de20_0 .net "AandB", 0 0, L_0x1c1ca70;  1 drivers
v0x1a9df00_0 .net "BxorSub", 0 0, L_0x1c1c650;  1 drivers
v0x1a9dfc0_0 .net "a", 0 0, L_0x1c1e560;  alias, 1 drivers
v0x1a9e090_0 .net "b", 0 0, L_0x1c1e6c0;  alias, 1 drivers
v0x1a9e150_0 .net "carryin", 0 0, L_0x1c1bed0;  alias, 1 drivers
v0x1a9e260_0 .net "carryout", 0 0, L_0x1c1cd30;  alias, 1 drivers
v0x1a9e320_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1a9e3c0_0 .net "res", 0 0, L_0x1c1c870;  alias, 1 drivers
v0x1a9e480_0 .net "xAorB", 0 0, L_0x1c1c710;  1 drivers
v0x1a9e5d0_0 .net "xAorBandCin", 0 0, L_0x1c1c2b0;  1 drivers
S_0x1a9fcb0 .scope generate, "genblk1[15]" "genblk1[15]" 4 165, 4 165 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1a9fe70 .param/l "i" 0 4 165, +C4<01111>;
S_0x1a9ff30 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1a9fcb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1c1e600/d .functor AND 1, L_0x1c20f80, L_0x1c210e0, C4<1>, C4<1>;
L_0x1c1e600 .delay 1 (40,40,40) L_0x1c1e600/d;
L_0x1c1ebf0/d .functor NAND 1, L_0x1c20f80, L_0x1c210e0, C4<1>, C4<1>;
L_0x1c1ebf0 .delay 1 (20,20,20) L_0x1c1ebf0/d;
L_0x1c1ed50/d .functor OR 1, L_0x1c20f80, L_0x1c210e0, C4<0>, C4<0>;
L_0x1c1ed50 .delay 1 (40,40,40) L_0x1c1ed50/d;
L_0x1c1eee0/d .functor NOR 1, L_0x1c20f80, L_0x1c210e0, C4<0>, C4<0>;
L_0x1c1eee0 .delay 1 (20,20,20) L_0x1c1eee0/d;
L_0x1c13320/d .functor XOR 1, L_0x1c20f80, L_0x1c210e0, C4<0>, C4<0>;
L_0x1c13320 .delay 1 (40,40,40) L_0x1c13320/d;
L_0x1c1f940/d .functor NOT 1, L_0x1c0bb90, C4<0>, C4<0>, C4<0>;
L_0x1c1f940 .delay 1 (10,10,10) L_0x1c1f940/d;
L_0x1c1faa0/d .functor NOT 1, L_0x1c21590, C4<0>, C4<0>, C4<0>;
L_0x1c1faa0 .delay 1 (10,10,10) L_0x1c1faa0/d;
L_0x1c1fb60/d .functor NOT 1, L_0x1c21630, C4<0>, C4<0>, C4<0>;
L_0x1c1fb60 .delay 1 (10,10,10) L_0x1c1fb60/d;
L_0x1c1fd10/d .functor AND 1, L_0x1c1f260, L_0x1c1f940, L_0x1c1faa0, L_0x1c1fb60;
L_0x1c1fd10 .delay 1 (80,80,80) L_0x1c1fd10/d;
L_0x1c1fec0/d .functor AND 1, L_0x1c1f260, L_0x1c0bb90, L_0x1c1faa0, L_0x1c1fb60;
L_0x1c1fec0 .delay 1 (80,80,80) L_0x1c1fec0/d;
L_0x1c200d0/d .functor AND 1, L_0x1c13320, L_0x1c1f940, L_0x1c21590, L_0x1c1fb60;
L_0x1c200d0 .delay 1 (80,80,80) L_0x1c200d0/d;
L_0x1c202b0/d .functor AND 1, L_0x1c1f260, L_0x1c0bb90, L_0x1c21590, L_0x1c1fb60;
L_0x1c202b0 .delay 1 (80,80,80) L_0x1c202b0/d;
L_0x1c20480/d .functor AND 1, L_0x1c1e600, L_0x1c1f940, L_0x1c1faa0, L_0x1c21630;
L_0x1c20480 .delay 1 (80,80,80) L_0x1c20480/d;
L_0x1c20660/d .functor AND 1, L_0x1c1ebf0, L_0x1c0bb90, L_0x1c1faa0, L_0x1c21630;
L_0x1c20660 .delay 1 (80,80,80) L_0x1c20660/d;
L_0x1c20410/d .functor AND 1, L_0x1c1eee0, L_0x1c1f940, L_0x1c21590, L_0x1c21630;
L_0x1c20410 .delay 1 (80,80,80) L_0x1c20410/d;
L_0x1c209f0/d .functor AND 1, L_0x1c1ed50, L_0x1c0bb90, L_0x1c21590, L_0x1c21630;
L_0x1c209f0 .delay 1 (80,80,80) L_0x1c209f0/d;
L_0x1c20b90/0/0 .functor OR 1, L_0x1c1fd10, L_0x1c1fec0, L_0x1c200d0, L_0x1c20480;
L_0x1c20b90/0/4 .functor OR 1, L_0x1c20660, L_0x1c20410, L_0x1c209f0, L_0x1c202b0;
L_0x1c20b90/d .functor OR 1, L_0x1c20b90/0/0, L_0x1c20b90/0/4, C4<0>, C4<0>;
L_0x1c20b90 .delay 1 (160,160,160) L_0x1c20b90/d;
v0x1aa0e30_0 .net "a", 0 0, L_0x1c20f80;  1 drivers
v0x1aa0ef0_0 .net "addSub", 0 0, L_0x1c1f260;  1 drivers
v0x1aa0fc0_0 .net "andRes", 0 0, L_0x1c1e600;  1 drivers
v0x1aa1090_0 .net "b", 0 0, L_0x1c210e0;  1 drivers
v0x1aa1160_0 .net "carryIn", 0 0, L_0x1c1ee10;  1 drivers
v0x1aa1200_0 .net "carryOut", 0 0, L_0x1c1f740;  1 drivers
v0x1aa12d0_0 .net "initialResult", 0 0, L_0x1c20b90;  1 drivers
v0x1aa1370_0 .net "isAdd", 0 0, L_0x1c1fd10;  1 drivers
v0x1aa1410_0 .net "isAnd", 0 0, L_0x1c20480;  1 drivers
v0x1aa1540_0 .net "isNand", 0 0, L_0x1c20660;  1 drivers
v0x1aa15e0_0 .net "isNor", 0 0, L_0x1c20410;  1 drivers
v0x1aa1680_0 .net "isOr", 0 0, L_0x1c209f0;  1 drivers
v0x1aa1740_0 .net "isSLT", 0 0, L_0x1c202b0;  1 drivers
v0x1aa1800_0 .net "isSub", 0 0, L_0x1c1fec0;  1 drivers
v0x1aa18c0_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1aa1960_0 .net "isXor", 0 0, L_0x1c200d0;  1 drivers
v0x1aa1a20_0 .net "nandRes", 0 0, L_0x1c1ebf0;  1 drivers
v0x1aa1bd0_0 .net "norRes", 0 0, L_0x1c1eee0;  1 drivers
v0x1aa1c70_0 .net "orRes", 0 0, L_0x1c1ed50;  1 drivers
v0x1aa1d10_0 .net "s0", 0 0, L_0x1c0bb90;  1 drivers
v0x1aa1db0_0 .net "s0inv", 0 0, L_0x1c1f940;  1 drivers
v0x1aa1e70_0 .net "s1", 0 0, L_0x1c21590;  1 drivers
v0x1aa1f30_0 .net "s1inv", 0 0, L_0x1c1faa0;  1 drivers
v0x1aa1ff0_0 .net "s2", 0 0, L_0x1c21630;  1 drivers
v0x1aa20b0_0 .net "s2inv", 0 0, L_0x1c1fb60;  1 drivers
v0x1aa2170_0 .net "xorRes", 0 0, L_0x1c13320;  1 drivers
S_0x1aa0230 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1a9ff30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1c1eff0/d .functor XOR 1, L_0x1c210e0, L_0x1c4f7d0, C4<0>, C4<0>;
L_0x1c1eff0 .delay 1 (40,40,40) L_0x1c1eff0/d;
L_0x1c1f150/d .functor XOR 1, L_0x1c20f80, L_0x1c1eff0, C4<0>, C4<0>;
L_0x1c1f150 .delay 1 (40,40,40) L_0x1c1f150/d;
L_0x1c1f260/d .functor XOR 1, L_0x1c1f150, L_0x1c1ee10, C4<0>, C4<0>;
L_0x1c1f260 .delay 1 (40,40,40) L_0x1c1f260/d;
L_0x1c1f460/d .functor AND 1, L_0x1c20f80, L_0x1c1eff0, C4<1>, C4<1>;
L_0x1c1f460 .delay 1 (40,40,40) L_0x1c1f460/d;
L_0x1c1f6d0/d .functor AND 1, L_0x1c1f150, L_0x1c1ee10, C4<1>, C4<1>;
L_0x1c1f6d0 .delay 1 (40,40,40) L_0x1c1f6d0/d;
L_0x1c1f740/d .functor OR 1, L_0x1c1f460, L_0x1c1f6d0, C4<0>, C4<0>;
L_0x1c1f740 .delay 1 (40,40,40) L_0x1c1f740/d;
v0x1aa04c0_0 .net "AandB", 0 0, L_0x1c1f460;  1 drivers
v0x1aa05a0_0 .net "BxorSub", 0 0, L_0x1c1eff0;  1 drivers
v0x1aa0660_0 .net "a", 0 0, L_0x1c20f80;  alias, 1 drivers
v0x1aa0730_0 .net "b", 0 0, L_0x1c210e0;  alias, 1 drivers
v0x1aa07f0_0 .net "carryin", 0 0, L_0x1c1ee10;  alias, 1 drivers
v0x1aa0900_0 .net "carryout", 0 0, L_0x1c1f740;  alias, 1 drivers
v0x1aa09c0_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1aa0a60_0 .net "res", 0 0, L_0x1c1f260;  alias, 1 drivers
v0x1aa0b20_0 .net "xAorB", 0 0, L_0x1c1f150;  1 drivers
v0x1aa0c70_0 .net "xAorBandCin", 0 0, L_0x1c1f6d0;  1 drivers
S_0x1aa2350 .scope generate, "genblk1[16]" "genblk1[16]" 4 165, 4 165 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1a8eec0 .param/l "i" 0 4 165, +C4<010000>;
S_0x1aa2670 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1aa2350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1c21020/d .functor AND 1, L_0x1c23aa0, L_0x1c23c00, C4<1>, C4<1>;
L_0x1c21020 .delay 1 (40,40,40) L_0x1c21020/d;
L_0x1c212e0/d .functor NAND 1, L_0x1c23aa0, L_0x1c23c00, C4<1>, C4<1>;
L_0x1c212e0 .delay 1 (20,20,20) L_0x1c212e0/d;
L_0x1c21440/d .functor OR 1, L_0x1c23aa0, L_0x1c23c00, C4<0>, C4<0>;
L_0x1c21440 .delay 1 (40,40,40) L_0x1c21440/d;
L_0x1c20850/d .functor NOR 1, L_0x1c23aa0, L_0x1c23c00, C4<0>, C4<0>;
L_0x1c20850 .delay 1 (20,20,20) L_0x1c20850/d;
L_0x1c21a70/d .functor XOR 1, L_0x1c23aa0, L_0x1c23c00, C4<0>, C4<0>;
L_0x1c21a70 .delay 1 (40,40,40) L_0x1c21a70/d;
L_0x1c224d0/d .functor NOT 1, L_0x1c23ee0, C4<0>, C4<0>, C4<0>;
L_0x1c224d0 .delay 1 (10,10,10) L_0x1c224d0/d;
L_0x1aa3e00/d .functor NOT 1, L_0x1c216d0, C4<0>, C4<0>, C4<0>;
L_0x1aa3e00 .delay 1 (10,10,10) L_0x1aa3e00/d;
L_0x1c22680/d .functor NOT 1, L_0x1c21770, C4<0>, C4<0>, C4<0>;
L_0x1c22680 .delay 1 (10,10,10) L_0x1c22680/d;
L_0x1c22830/d .functor AND 1, L_0x1c21df0, L_0x1c224d0, L_0x1aa3e00, L_0x1c22680;
L_0x1c22830 .delay 1 (80,80,80) L_0x1c22830/d;
L_0x1c229e0/d .functor AND 1, L_0x1c21df0, L_0x1c23ee0, L_0x1aa3e00, L_0x1c22680;
L_0x1c229e0 .delay 1 (80,80,80) L_0x1c229e0/d;
L_0x1c22bf0/d .functor AND 1, L_0x1c21a70, L_0x1c224d0, L_0x1c216d0, L_0x1c22680;
L_0x1c22bf0 .delay 1 (80,80,80) L_0x1c22bf0/d;
L_0x1c22dd0/d .functor AND 1, L_0x1c21df0, L_0x1c23ee0, L_0x1c216d0, L_0x1c22680;
L_0x1c22dd0 .delay 1 (80,80,80) L_0x1c22dd0/d;
L_0x1c22fa0/d .functor AND 1, L_0x1c21020, L_0x1c224d0, L_0x1aa3e00, L_0x1c21770;
L_0x1c22fa0 .delay 1 (80,80,80) L_0x1c22fa0/d;
L_0x1c23180/d .functor AND 1, L_0x1c212e0, L_0x1c23ee0, L_0x1aa3e00, L_0x1c21770;
L_0x1c23180 .delay 1 (80,80,80) L_0x1c23180/d;
L_0x1c22f30/d .functor AND 1, L_0x1c20850, L_0x1c224d0, L_0x1c216d0, L_0x1c21770;
L_0x1c22f30 .delay 1 (80,80,80) L_0x1c22f30/d;
L_0x1c23510/d .functor AND 1, L_0x1c21440, L_0x1c23ee0, L_0x1c216d0, L_0x1c21770;
L_0x1c23510 .delay 1 (80,80,80) L_0x1c23510/d;
L_0x1c236b0/0/0 .functor OR 1, L_0x1c22830, L_0x1c229e0, L_0x1c22bf0, L_0x1c22fa0;
L_0x1c236b0/0/4 .functor OR 1, L_0x1c23180, L_0x1c22f30, L_0x1c23510, L_0x1c22dd0;
L_0x1c236b0/d .functor OR 1, L_0x1c236b0/0/0, L_0x1c236b0/0/4, C4<0>, C4<0>;
L_0x1c236b0 .delay 1 (160,160,160) L_0x1c236b0/d;
v0x1aa3730_0 .net "a", 0 0, L_0x1c23aa0;  1 drivers
v0x1aa3820_0 .net "addSub", 0 0, L_0x1c21df0;  1 drivers
v0x1aa38f0_0 .net "andRes", 0 0, L_0x1c21020;  1 drivers
v0x1aa39c0_0 .net "b", 0 0, L_0x1c23c00;  1 drivers
v0x1aa3a90_0 .net "carryIn", 0 0, L_0x1c23db0;  1 drivers
v0x1aa3b30_0 .net "carryOut", 0 0, L_0x1c222d0;  1 drivers
v0x1aa3c00_0 .net "initialResult", 0 0, L_0x1c236b0;  1 drivers
v0x1aa3ca0_0 .net "isAdd", 0 0, L_0x1c22830;  1 drivers
v0x1aa3d40_0 .net "isAnd", 0 0, L_0x1c22fa0;  1 drivers
v0x1aa3e70_0 .net "isNand", 0 0, L_0x1c23180;  1 drivers
v0x1aa3f10_0 .net "isNor", 0 0, L_0x1c22f30;  1 drivers
v0x1aa3fb0_0 .net "isOr", 0 0, L_0x1c23510;  1 drivers
v0x1aa4070_0 .net "isSLT", 0 0, L_0x1c22dd0;  1 drivers
v0x1aa4130_0 .net "isSub", 0 0, L_0x1c229e0;  1 drivers
v0x1aa41f0_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1aa4290_0 .net "isXor", 0 0, L_0x1c22bf0;  1 drivers
v0x1aa4350_0 .net "nandRes", 0 0, L_0x1c212e0;  1 drivers
v0x1aa4500_0 .net "norRes", 0 0, L_0x1c20850;  1 drivers
v0x1aa45a0_0 .net "orRes", 0 0, L_0x1c21440;  1 drivers
v0x1aa4640_0 .net "s0", 0 0, L_0x1c23ee0;  1 drivers
v0x1aa46e0_0 .net "s0inv", 0 0, L_0x1c224d0;  1 drivers
v0x1aa47a0_0 .net "s1", 0 0, L_0x1c216d0;  1 drivers
v0x1aa4860_0 .net "s1inv", 0 0, L_0x1aa3e00;  1 drivers
v0x1aa4920_0 .net "s2", 0 0, L_0x1c21770;  1 drivers
v0x1aa49e0_0 .net "s2inv", 0 0, L_0x1c22680;  1 drivers
v0x1aa4aa0_0 .net "xorRes", 0 0, L_0x1c21a70;  1 drivers
S_0x1aa2970 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1aa2670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1c21bd0/d .functor XOR 1, L_0x1c23c00, L_0x1c4f7d0, C4<0>, C4<0>;
L_0x1c21bd0 .delay 1 (40,40,40) L_0x1c21bd0/d;
L_0x1c21c90/d .functor XOR 1, L_0x1c23aa0, L_0x1c21bd0, C4<0>, C4<0>;
L_0x1c21c90 .delay 1 (40,40,40) L_0x1c21c90/d;
L_0x1c21df0/d .functor XOR 1, L_0x1c21c90, L_0x1c23db0, C4<0>, C4<0>;
L_0x1c21df0 .delay 1 (40,40,40) L_0x1c21df0/d;
L_0x1c21ff0/d .functor AND 1, L_0x1c23aa0, L_0x1c21bd0, C4<1>, C4<1>;
L_0x1c21ff0 .delay 1 (40,40,40) L_0x1c21ff0/d;
L_0x1c22260/d .functor AND 1, L_0x1c21c90, L_0x1c23db0, C4<1>, C4<1>;
L_0x1c22260 .delay 1 (40,40,40) L_0x1c22260/d;
L_0x1c222d0/d .functor OR 1, L_0x1c21ff0, L_0x1c22260, C4<0>, C4<0>;
L_0x1c222d0 .delay 1 (40,40,40) L_0x1c222d0/d;
v0x1aa2be0_0 .net "AandB", 0 0, L_0x1c21ff0;  1 drivers
v0x1aa2cc0_0 .net "BxorSub", 0 0, L_0x1c21bd0;  1 drivers
v0x1aa2d80_0 .net "a", 0 0, L_0x1c23aa0;  alias, 1 drivers
v0x1aa2e50_0 .net "b", 0 0, L_0x1c23c00;  alias, 1 drivers
v0x1aa2f10_0 .net "carryin", 0 0, L_0x1c23db0;  alias, 1 drivers
v0x1aa3020_0 .net "carryout", 0 0, L_0x1c222d0;  alias, 1 drivers
v0x1aa30e0_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1a8faf0_0 .net "res", 0 0, L_0x1c21df0;  alias, 1 drivers
v0x1a8fbb0_0 .net "xAorB", 0 0, L_0x1c21c90;  1 drivers
v0x1aa3590_0 .net "xAorBandCin", 0 0, L_0x1c22260;  1 drivers
S_0x1aa4c80 .scope generate, "genblk1[17]" "genblk1[17]" 4 165, 4 165 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1aa4e40 .param/l "i" 0 4 165, +C4<010001>;
S_0x1aa4f00 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1aa4c80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1c23b40/d .functor AND 1, L_0x1c264e0, L_0x1c26640, C4<1>, C4<1>;
L_0x1c23b40 .delay 1 (40,40,40) L_0x1c23b40/d;
L_0x1c218b0/d .functor NAND 1, L_0x1c264e0, L_0x1c26640, C4<1>, C4<1>;
L_0x1c218b0 .delay 1 (20,20,20) L_0x1c218b0/d;
L_0x1c23370/d .functor OR 1, L_0x1c264e0, L_0x1c26640, C4<0>, C4<0>;
L_0x1c23370 .delay 1 (40,40,40) L_0x1c23370/d;
L_0x1c243a0/d .functor NOR 1, L_0x1c264e0, L_0x1c26640, C4<0>, C4<0>;
L_0x1c243a0 .delay 1 (20,20,20) L_0x1c243a0/d;
L_0x1c24460/d .functor XOR 1, L_0x1c264e0, L_0x1c26640, C4<0>, C4<0>;
L_0x1c24460 .delay 1 (40,40,40) L_0x1c24460/d;
L_0x1c24ea0/d .functor NOT 1, L_0x1c24020, C4<0>, C4<0>, C4<0>;
L_0x1c24ea0 .delay 1 (10,10,10) L_0x1c24ea0/d;
L_0x1c25000/d .functor NOT 1, L_0x1c240c0, C4<0>, C4<0>, C4<0>;
L_0x1c25000 .delay 1 (10,10,10) L_0x1c25000/d;
L_0x1c250c0/d .functor NOT 1, L_0x1c24160, C4<0>, C4<0>, C4<0>;
L_0x1c250c0 .delay 1 (10,10,10) L_0x1c250c0/d;
L_0x1c25270/d .functor AND 1, L_0x1c247e0, L_0x1c24ea0, L_0x1c25000, L_0x1c250c0;
L_0x1c25270 .delay 1 (80,80,80) L_0x1c25270/d;
L_0x1c25420/d .functor AND 1, L_0x1c247e0, L_0x1c24020, L_0x1c25000, L_0x1c250c0;
L_0x1c25420 .delay 1 (80,80,80) L_0x1c25420/d;
L_0x1c25630/d .functor AND 1, L_0x1c24460, L_0x1c24ea0, L_0x1c240c0, L_0x1c250c0;
L_0x1c25630 .delay 1 (80,80,80) L_0x1c25630/d;
L_0x1c25810/d .functor AND 1, L_0x1c247e0, L_0x1c24020, L_0x1c240c0, L_0x1c250c0;
L_0x1c25810 .delay 1 (80,80,80) L_0x1c25810/d;
L_0x1c259e0/d .functor AND 1, L_0x1c23b40, L_0x1c24ea0, L_0x1c25000, L_0x1c24160;
L_0x1c259e0 .delay 1 (80,80,80) L_0x1c259e0/d;
L_0x1c25bc0/d .functor AND 1, L_0x1c218b0, L_0x1c24020, L_0x1c25000, L_0x1c24160;
L_0x1c25bc0 .delay 1 (80,80,80) L_0x1c25bc0/d;
L_0x1c25970/d .functor AND 1, L_0x1c243a0, L_0x1c24ea0, L_0x1c240c0, L_0x1c24160;
L_0x1c25970 .delay 1 (80,80,80) L_0x1c25970/d;
L_0x1c25f50/d .functor AND 1, L_0x1c23370, L_0x1c24020, L_0x1c240c0, L_0x1c24160;
L_0x1c25f50 .delay 1 (80,80,80) L_0x1c25f50/d;
L_0x1c260f0/0/0 .functor OR 1, L_0x1c25270, L_0x1c25420, L_0x1c25630, L_0x1c259e0;
L_0x1c260f0/0/4 .functor OR 1, L_0x1c25bc0, L_0x1c25970, L_0x1c25f50, L_0x1c25810;
L_0x1c260f0/d .functor OR 1, L_0x1c260f0/0/0, L_0x1c260f0/0/4, C4<0>, C4<0>;
L_0x1c260f0 .delay 1 (160,160,160) L_0x1c260f0/d;
v0x1aa5e00_0 .net "a", 0 0, L_0x1c264e0;  1 drivers
v0x1aa5ec0_0 .net "addSub", 0 0, L_0x1c247e0;  1 drivers
v0x1aa5f90_0 .net "andRes", 0 0, L_0x1c23b40;  1 drivers
v0x1aa6060_0 .net "b", 0 0, L_0x1c26640;  1 drivers
v0x1aa6130_0 .net "carryIn", 0 0, L_0x1c23f80;  1 drivers
v0x1aa61d0_0 .net "carryOut", 0 0, L_0x1c24ca0;  1 drivers
v0x1aa62a0_0 .net "initialResult", 0 0, L_0x1c260f0;  1 drivers
v0x1aa6340_0 .net "isAdd", 0 0, L_0x1c25270;  1 drivers
v0x1aa63e0_0 .net "isAnd", 0 0, L_0x1c259e0;  1 drivers
v0x1aa6510_0 .net "isNand", 0 0, L_0x1c25bc0;  1 drivers
v0x1aa65b0_0 .net "isNor", 0 0, L_0x1c25970;  1 drivers
v0x1aa6650_0 .net "isOr", 0 0, L_0x1c25f50;  1 drivers
v0x1aa6710_0 .net "isSLT", 0 0, L_0x1c25810;  1 drivers
v0x1aa67d0_0 .net "isSub", 0 0, L_0x1c25420;  1 drivers
v0x1aa6890_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1aa6930_0 .net "isXor", 0 0, L_0x1c25630;  1 drivers
v0x1aa69f0_0 .net "nandRes", 0 0, L_0x1c218b0;  1 drivers
v0x1aa6ba0_0 .net "norRes", 0 0, L_0x1c243a0;  1 drivers
v0x1aa6c40_0 .net "orRes", 0 0, L_0x1c23370;  1 drivers
v0x1aa6ce0_0 .net "s0", 0 0, L_0x1c24020;  1 drivers
v0x1aa6d80_0 .net "s0inv", 0 0, L_0x1c24ea0;  1 drivers
v0x1aa6e40_0 .net "s1", 0 0, L_0x1c240c0;  1 drivers
v0x1aa6f00_0 .net "s1inv", 0 0, L_0x1c25000;  1 drivers
v0x1aa6fc0_0 .net "s2", 0 0, L_0x1c24160;  1 drivers
v0x1aa7080_0 .net "s2inv", 0 0, L_0x1c250c0;  1 drivers
v0x1aa7140_0 .net "xorRes", 0 0, L_0x1c24460;  1 drivers
S_0x1aa5200 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1aa4f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1c245c0/d .functor XOR 1, L_0x1c26640, L_0x1c4f7d0, C4<0>, C4<0>;
L_0x1c245c0 .delay 1 (40,40,40) L_0x1c245c0/d;
L_0x1c24630/d .functor XOR 1, L_0x1c264e0, L_0x1c245c0, C4<0>, C4<0>;
L_0x1c24630 .delay 1 (40,40,40) L_0x1c24630/d;
L_0x1c247e0/d .functor XOR 1, L_0x1c24630, L_0x1c23f80, C4<0>, C4<0>;
L_0x1c247e0 .delay 1 (40,40,40) L_0x1c247e0/d;
L_0x1c249e0/d .functor AND 1, L_0x1c264e0, L_0x1c245c0, C4<1>, C4<1>;
L_0x1c249e0 .delay 1 (40,40,40) L_0x1c249e0/d;
L_0x1c219c0/d .functor AND 1, L_0x1c24630, L_0x1c23f80, C4<1>, C4<1>;
L_0x1c219c0 .delay 1 (40,40,40) L_0x1c219c0/d;
L_0x1c24ca0/d .functor OR 1, L_0x1c249e0, L_0x1c219c0, C4<0>, C4<0>;
L_0x1c24ca0 .delay 1 (40,40,40) L_0x1c24ca0/d;
v0x1aa5490_0 .net "AandB", 0 0, L_0x1c249e0;  1 drivers
v0x1aa5570_0 .net "BxorSub", 0 0, L_0x1c245c0;  1 drivers
v0x1aa5630_0 .net "a", 0 0, L_0x1c264e0;  alias, 1 drivers
v0x1aa5700_0 .net "b", 0 0, L_0x1c26640;  alias, 1 drivers
v0x1aa57c0_0 .net "carryin", 0 0, L_0x1c23f80;  alias, 1 drivers
v0x1aa58d0_0 .net "carryout", 0 0, L_0x1c24ca0;  alias, 1 drivers
v0x1aa5990_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1aa5a30_0 .net "res", 0 0, L_0x1c247e0;  alias, 1 drivers
v0x1aa5af0_0 .net "xAorB", 0 0, L_0x1c24630;  1 drivers
v0x1aa5c40_0 .net "xAorBandCin", 0 0, L_0x1c219c0;  1 drivers
S_0x1aa7320 .scope generate, "genblk1[18]" "genblk1[18]" 4 165, 4 165 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1aa74e0 .param/l "i" 0 4 165, +C4<010010>;
S_0x1aa75a0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1aa7320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1c26580/d .functor AND 1, L_0x1c28f40, L_0x1c290a0, C4<1>, C4<1>;
L_0x1c26580 .delay 1 (40,40,40) L_0x1c26580/d;
L_0x1c26b60/d .functor NAND 1, L_0x1c28f40, L_0x1c290a0, C4<1>, C4<1>;
L_0x1c26b60 .delay 1 (20,20,20) L_0x1c26b60/d;
L_0x1c25db0/d .functor OR 1, L_0x1c28f40, L_0x1c290a0, C4<0>, C4<0>;
L_0x1c25db0 .delay 1 (40,40,40) L_0x1c25db0/d;
L_0x1c26de0/d .functor NOR 1, L_0x1c28f40, L_0x1c290a0, C4<0>, C4<0>;
L_0x1c26de0 .delay 1 (20,20,20) L_0x1c26de0/d;
L_0x1c26ea0/d .functor XOR 1, L_0x1c28f40, L_0x1c290a0, C4<0>, C4<0>;
L_0x1c26ea0 .delay 1 (40,40,40) L_0x1c26ea0/d;
L_0x1c27900/d .functor NOT 1, L_0x1c26880, C4<0>, C4<0>, C4<0>;
L_0x1c27900 .delay 1 (10,10,10) L_0x1c27900/d;
L_0x1c27a60/d .functor NOT 1, L_0x1c26920, C4<0>, C4<0>, C4<0>;
L_0x1c27a60 .delay 1 (10,10,10) L_0x1c27a60/d;
L_0x1c27b20/d .functor NOT 1, L_0x1c269c0, C4<0>, C4<0>, C4<0>;
L_0x1c27b20 .delay 1 (10,10,10) L_0x1c27b20/d;
L_0x1c27cd0/d .functor AND 1, L_0x1c27220, L_0x1c27900, L_0x1c27a60, L_0x1c27b20;
L_0x1c27cd0 .delay 1 (80,80,80) L_0x1c27cd0/d;
L_0x1c27e80/d .functor AND 1, L_0x1c27220, L_0x1c26880, L_0x1c27a60, L_0x1c27b20;
L_0x1c27e80 .delay 1 (80,80,80) L_0x1c27e80/d;
L_0x1c28090/d .functor AND 1, L_0x1c26ea0, L_0x1c27900, L_0x1c26920, L_0x1c27b20;
L_0x1c28090 .delay 1 (80,80,80) L_0x1c28090/d;
L_0x1c28270/d .functor AND 1, L_0x1c27220, L_0x1c26880, L_0x1c26920, L_0x1c27b20;
L_0x1c28270 .delay 1 (80,80,80) L_0x1c28270/d;
L_0x1c28440/d .functor AND 1, L_0x1c26580, L_0x1c27900, L_0x1c27a60, L_0x1c269c0;
L_0x1c28440 .delay 1 (80,80,80) L_0x1c28440/d;
L_0x1c28620/d .functor AND 1, L_0x1c26b60, L_0x1c26880, L_0x1c27a60, L_0x1c269c0;
L_0x1c28620 .delay 1 (80,80,80) L_0x1c28620/d;
L_0x1c283d0/d .functor AND 1, L_0x1c26de0, L_0x1c27900, L_0x1c26920, L_0x1c269c0;
L_0x1c283d0 .delay 1 (80,80,80) L_0x1c283d0/d;
L_0x1c289b0/d .functor AND 1, L_0x1c25db0, L_0x1c26880, L_0x1c26920, L_0x1c269c0;
L_0x1c289b0 .delay 1 (80,80,80) L_0x1c289b0/d;
L_0x1c28b50/0/0 .functor OR 1, L_0x1c27cd0, L_0x1c27e80, L_0x1c28090, L_0x1c28440;
L_0x1c28b50/0/4 .functor OR 1, L_0x1c28620, L_0x1c283d0, L_0x1c289b0, L_0x1c28270;
L_0x1c28b50/d .functor OR 1, L_0x1c28b50/0/0, L_0x1c28b50/0/4, C4<0>, C4<0>;
L_0x1c28b50 .delay 1 (160,160,160) L_0x1c28b50/d;
v0x1aa84a0_0 .net "a", 0 0, L_0x1c28f40;  1 drivers
v0x1aa8560_0 .net "addSub", 0 0, L_0x1c27220;  1 drivers
v0x1aa8630_0 .net "andRes", 0 0, L_0x1c26580;  1 drivers
v0x1aa8700_0 .net "b", 0 0, L_0x1c290a0;  1 drivers
v0x1aa87d0_0 .net "carryIn", 0 0, L_0x1c26d10;  1 drivers
v0x1aa8870_0 .net "carryOut", 0 0, L_0x1c27700;  1 drivers
v0x1aa8940_0 .net "initialResult", 0 0, L_0x1c28b50;  1 drivers
v0x1aa89e0_0 .net "isAdd", 0 0, L_0x1c27cd0;  1 drivers
v0x1aa8a80_0 .net "isAnd", 0 0, L_0x1c28440;  1 drivers
v0x1aa8bb0_0 .net "isNand", 0 0, L_0x1c28620;  1 drivers
v0x1aa8c50_0 .net "isNor", 0 0, L_0x1c283d0;  1 drivers
v0x1aa8cf0_0 .net "isOr", 0 0, L_0x1c289b0;  1 drivers
v0x1aa8db0_0 .net "isSLT", 0 0, L_0x1c28270;  1 drivers
v0x1aa8e70_0 .net "isSub", 0 0, L_0x1c27e80;  1 drivers
v0x1aa8f30_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1aa8fd0_0 .net "isXor", 0 0, L_0x1c28090;  1 drivers
v0x1aa9090_0 .net "nandRes", 0 0, L_0x1c26b60;  1 drivers
v0x1aa9240_0 .net "norRes", 0 0, L_0x1c26de0;  1 drivers
v0x1aa92e0_0 .net "orRes", 0 0, L_0x1c25db0;  1 drivers
v0x1aa9380_0 .net "s0", 0 0, L_0x1c26880;  1 drivers
v0x1aa9420_0 .net "s0inv", 0 0, L_0x1c27900;  1 drivers
v0x1aa94e0_0 .net "s1", 0 0, L_0x1c26920;  1 drivers
v0x1aa95a0_0 .net "s1inv", 0 0, L_0x1c27a60;  1 drivers
v0x1aa9660_0 .net "s2", 0 0, L_0x1c269c0;  1 drivers
v0x1aa9720_0 .net "s2inv", 0 0, L_0x1c27b20;  1 drivers
v0x1aa97e0_0 .net "xorRes", 0 0, L_0x1c26ea0;  1 drivers
S_0x1aa78a0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1aa75a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1c27000/d .functor XOR 1, L_0x1c290a0, L_0x1c4f7d0, C4<0>, C4<0>;
L_0x1c27000 .delay 1 (40,40,40) L_0x1c27000/d;
L_0x1c27070/d .functor XOR 1, L_0x1c28f40, L_0x1c27000, C4<0>, C4<0>;
L_0x1c27070 .delay 1 (40,40,40) L_0x1c27070/d;
L_0x1c27220/d .functor XOR 1, L_0x1c27070, L_0x1c26d10, C4<0>, C4<0>;
L_0x1c27220 .delay 1 (40,40,40) L_0x1c27220/d;
L_0x1c27420/d .functor AND 1, L_0x1c28f40, L_0x1c27000, C4<1>, C4<1>;
L_0x1c27420 .delay 1 (40,40,40) L_0x1c27420/d;
L_0x1c27690/d .functor AND 1, L_0x1c27070, L_0x1c26d10, C4<1>, C4<1>;
L_0x1c27690 .delay 1 (40,40,40) L_0x1c27690/d;
L_0x1c27700/d .functor OR 1, L_0x1c27420, L_0x1c27690, C4<0>, C4<0>;
L_0x1c27700 .delay 1 (40,40,40) L_0x1c27700/d;
v0x1aa7b30_0 .net "AandB", 0 0, L_0x1c27420;  1 drivers
v0x1aa7c10_0 .net "BxorSub", 0 0, L_0x1c27000;  1 drivers
v0x1aa7cd0_0 .net "a", 0 0, L_0x1c28f40;  alias, 1 drivers
v0x1aa7da0_0 .net "b", 0 0, L_0x1c290a0;  alias, 1 drivers
v0x1aa7e60_0 .net "carryin", 0 0, L_0x1c26d10;  alias, 1 drivers
v0x1aa7f70_0 .net "carryout", 0 0, L_0x1c27700;  alias, 1 drivers
v0x1aa8030_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1aa80d0_0 .net "res", 0 0, L_0x1c27220;  alias, 1 drivers
v0x1aa8190_0 .net "xAorB", 0 0, L_0x1c27070;  1 drivers
v0x1aa82e0_0 .net "xAorBandCin", 0 0, L_0x1c27690;  1 drivers
S_0x1aa99c0 .scope generate, "genblk1[19]" "genblk1[19]" 4 165, 4 165 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1aa9b80 .param/l "i" 0 4 165, +C4<010011>;
S_0x1aa9c40 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1aa99c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1c28fe0/d .functor AND 1, L_0x1c2b950, L_0x1c2bab0, C4<1>, C4<1>;
L_0x1c28fe0 .delay 1 (40,40,40) L_0x1c28fe0/d;
L_0x1c28810/d .functor NAND 1, L_0x1c2b950, L_0x1c2bab0, C4<1>, C4<1>;
L_0x1c28810 .delay 1 (20,20,20) L_0x1c28810/d;
L_0x1c29640/d .functor OR 1, L_0x1c2b950, L_0x1c2bab0, C4<0>, C4<0>;
L_0x1c29640 .delay 1 (40,40,40) L_0x1c29640/d;
L_0x1c29830/d .functor NOR 1, L_0x1c2b950, L_0x1c2bab0, C4<0>, C4<0>;
L_0x1c29830 .delay 1 (20,20,20) L_0x1c29830/d;
L_0x1c298f0/d .functor XOR 1, L_0x1c2b950, L_0x1c2bab0, C4<0>, C4<0>;
L_0x1c298f0 .delay 1 (40,40,40) L_0x1c298f0/d;
L_0x1c2a380/d .functor NOT 1, L_0x1c292f0, C4<0>, C4<0>, C4<0>;
L_0x1c2a380 .delay 1 (10,10,10) L_0x1c2a380/d;
L_0x1aab1e0/d .functor NOT 1, L_0x1c29390, C4<0>, C4<0>, C4<0>;
L_0x1aab1e0 .delay 1 (10,10,10) L_0x1aab1e0/d;
L_0x1c2a530/d .functor NOT 1, L_0x1c29430, C4<0>, C4<0>, C4<0>;
L_0x1c2a530 .delay 1 (10,10,10) L_0x1c2a530/d;
L_0x1c2a6e0/d .functor AND 1, L_0x1c29cc0, L_0x1c2a380, L_0x1aab1e0, L_0x1c2a530;
L_0x1c2a6e0 .delay 1 (80,80,80) L_0x1c2a6e0/d;
L_0x1c2a890/d .functor AND 1, L_0x1c29cc0, L_0x1c292f0, L_0x1aab1e0, L_0x1c2a530;
L_0x1c2a890 .delay 1 (80,80,80) L_0x1c2a890/d;
L_0x1c2aaa0/d .functor AND 1, L_0x1c298f0, L_0x1c2a380, L_0x1c29390, L_0x1c2a530;
L_0x1c2aaa0 .delay 1 (80,80,80) L_0x1c2aaa0/d;
L_0x1c2ac80/d .functor AND 1, L_0x1c29cc0, L_0x1c292f0, L_0x1c29390, L_0x1c2a530;
L_0x1c2ac80 .delay 1 (80,80,80) L_0x1c2ac80/d;
L_0x1c2ae50/d .functor AND 1, L_0x1c28fe0, L_0x1c2a380, L_0x1aab1e0, L_0x1c29430;
L_0x1c2ae50 .delay 1 (80,80,80) L_0x1c2ae50/d;
L_0x1c2b030/d .functor AND 1, L_0x1c28810, L_0x1c292f0, L_0x1aab1e0, L_0x1c29430;
L_0x1c2b030 .delay 1 (80,80,80) L_0x1c2b030/d;
L_0x1c2ade0/d .functor AND 1, L_0x1c29830, L_0x1c2a380, L_0x1c29390, L_0x1c29430;
L_0x1c2ade0 .delay 1 (80,80,80) L_0x1c2ade0/d;
L_0x1c2b3c0/d .functor AND 1, L_0x1c29640, L_0x1c292f0, L_0x1c29390, L_0x1c29430;
L_0x1c2b3c0 .delay 1 (80,80,80) L_0x1c2b3c0/d;
L_0x1c2b560/0/0 .functor OR 1, L_0x1c2a6e0, L_0x1c2a890, L_0x1c2aaa0, L_0x1c2ae50;
L_0x1c2b560/0/4 .functor OR 1, L_0x1c2b030, L_0x1c2ade0, L_0x1c2b3c0, L_0x1c2ac80;
L_0x1c2b560/d .functor OR 1, L_0x1c2b560/0/0, L_0x1c2b560/0/4, C4<0>, C4<0>;
L_0x1c2b560 .delay 1 (160,160,160) L_0x1c2b560/d;
v0x1aaab40_0 .net "a", 0 0, L_0x1c2b950;  1 drivers
v0x1aaac00_0 .net "addSub", 0 0, L_0x1c29cc0;  1 drivers
v0x1aaacd0_0 .net "andRes", 0 0, L_0x1c28fe0;  1 drivers
v0x1aaada0_0 .net "b", 0 0, L_0x1c2bab0;  1 drivers
v0x1aaae70_0 .net "carryIn", 0 0, L_0x1c29250;  1 drivers
v0x1aaaf10_0 .net "carryOut", 0 0, L_0x1c2a180;  1 drivers
v0x1aaafe0_0 .net "initialResult", 0 0, L_0x1c2b560;  1 drivers
v0x1aab080_0 .net "isAdd", 0 0, L_0x1c2a6e0;  1 drivers
v0x1aab120_0 .net "isAnd", 0 0, L_0x1c2ae50;  1 drivers
v0x1aab250_0 .net "isNand", 0 0, L_0x1c2b030;  1 drivers
v0x1aab2f0_0 .net "isNor", 0 0, L_0x1c2ade0;  1 drivers
v0x1aab390_0 .net "isOr", 0 0, L_0x1c2b3c0;  1 drivers
v0x1aab450_0 .net "isSLT", 0 0, L_0x1c2ac80;  1 drivers
v0x1aab510_0 .net "isSub", 0 0, L_0x1c2a890;  1 drivers
v0x1aab5d0_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1aab670_0 .net "isXor", 0 0, L_0x1c2aaa0;  1 drivers
v0x1aab730_0 .net "nandRes", 0 0, L_0x1c28810;  1 drivers
v0x1aab8e0_0 .net "norRes", 0 0, L_0x1c29830;  1 drivers
v0x1aab980_0 .net "orRes", 0 0, L_0x1c29640;  1 drivers
v0x1aaba20_0 .net "s0", 0 0, L_0x1c292f0;  1 drivers
v0x1aabac0_0 .net "s0inv", 0 0, L_0x1c2a380;  1 drivers
v0x1aabb80_0 .net "s1", 0 0, L_0x1c29390;  1 drivers
v0x1aabc40_0 .net "s1inv", 0 0, L_0x1aab1e0;  1 drivers
v0x1aabd00_0 .net "s2", 0 0, L_0x1c29430;  1 drivers
v0x1aabdc0_0 .net "s2inv", 0 0, L_0x1c2a530;  1 drivers
v0x1aabe80_0 .net "xorRes", 0 0, L_0x1c298f0;  1 drivers
S_0x1aa9f40 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1aa9c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1c29a50/d .functor XOR 1, L_0x1c2bab0, L_0x1c4f7d0, C4<0>, C4<0>;
L_0x1c29a50 .delay 1 (40,40,40) L_0x1c29a50/d;
L_0x1c29b10/d .functor XOR 1, L_0x1c2b950, L_0x1c29a50, C4<0>, C4<0>;
L_0x1c29b10 .delay 1 (40,40,40) L_0x1c29b10/d;
L_0x1c29cc0/d .functor XOR 1, L_0x1c29b10, L_0x1c29250, C4<0>, C4<0>;
L_0x1c29cc0 .delay 1 (40,40,40) L_0x1c29cc0/d;
L_0x1c29ec0/d .functor AND 1, L_0x1c2b950, L_0x1c29a50, C4<1>, C4<1>;
L_0x1c29ec0 .delay 1 (40,40,40) L_0x1c29ec0/d;
L_0x1c296b0/d .functor AND 1, L_0x1c29b10, L_0x1c29250, C4<1>, C4<1>;
L_0x1c296b0 .delay 1 (40,40,40) L_0x1c296b0/d;
L_0x1c2a180/d .functor OR 1, L_0x1c29ec0, L_0x1c296b0, C4<0>, C4<0>;
L_0x1c2a180 .delay 1 (40,40,40) L_0x1c2a180/d;
v0x1aaa1d0_0 .net "AandB", 0 0, L_0x1c29ec0;  1 drivers
v0x1aaa2b0_0 .net "BxorSub", 0 0, L_0x1c29a50;  1 drivers
v0x1aaa370_0 .net "a", 0 0, L_0x1c2b950;  alias, 1 drivers
v0x1aaa440_0 .net "b", 0 0, L_0x1c2bab0;  alias, 1 drivers
v0x1aaa500_0 .net "carryin", 0 0, L_0x1c29250;  alias, 1 drivers
v0x1aaa610_0 .net "carryout", 0 0, L_0x1c2a180;  alias, 1 drivers
v0x1aaa6d0_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1aaa770_0 .net "res", 0 0, L_0x1c29cc0;  alias, 1 drivers
v0x1aaa830_0 .net "xAorB", 0 0, L_0x1c29b10;  1 drivers
v0x1aaa980_0 .net "xAorBandCin", 0 0, L_0x1c296b0;  1 drivers
S_0x1aac060 .scope generate, "genblk1[20]" "genblk1[20]" 4 165, 4 165 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1aac220 .param/l "i" 0 4 165, +C4<010100>;
S_0x1aac2e0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1aac060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1c2b9f0/d .functor AND 1, L_0x1c2e390, L_0x1c2e4f0, C4<1>, C4<1>;
L_0x1c2b9f0 .delay 1 (40,40,40) L_0x1c2b9f0/d;
L_0x1c2b220/d .functor NAND 1, L_0x1c2e390, L_0x1c2e4f0, C4<1>, C4<1>;
L_0x1c2b220 .delay 1 (20,20,20) L_0x1c2b220/d;
L_0x1c2c080/d .functor OR 1, L_0x1c2e390, L_0x1c2e4f0, C4<0>, C4<0>;
L_0x1c2c080 .delay 1 (40,40,40) L_0x1c2c080/d;
L_0x1c2c270/d .functor NOR 1, L_0x1c2e390, L_0x1c2e4f0, C4<0>, C4<0>;
L_0x1c2c270 .delay 1 (20,20,20) L_0x1c2c270/d;
L_0x1c2c330/d .functor XOR 1, L_0x1c2e390, L_0x1c2e4f0, C4<0>, C4<0>;
L_0x1c2c330 .delay 1 (40,40,40) L_0x1c2c330/d;
L_0x1c2cdc0/d .functor NOT 1, L_0x1c2bd00, C4<0>, C4<0>, C4<0>;
L_0x1c2cdc0 .delay 1 (10,10,10) L_0x1c2cdc0/d;
L_0x1aad880/d .functor NOT 1, L_0x1c2bda0, C4<0>, C4<0>, C4<0>;
L_0x1aad880 .delay 1 (10,10,10) L_0x1aad880/d;
L_0x1c2cf70/d .functor NOT 1, L_0x1c2be40, C4<0>, C4<0>, C4<0>;
L_0x1c2cf70 .delay 1 (10,10,10) L_0x1c2cf70/d;
L_0x1c2d120/d .functor AND 1, L_0x1c2c700, L_0x1c2cdc0, L_0x1aad880, L_0x1c2cf70;
L_0x1c2d120 .delay 1 (80,80,80) L_0x1c2d120/d;
L_0x1c2d2d0/d .functor AND 1, L_0x1c2c700, L_0x1c2bd00, L_0x1aad880, L_0x1c2cf70;
L_0x1c2d2d0 .delay 1 (80,80,80) L_0x1c2d2d0/d;
L_0x1c2d4e0/d .functor AND 1, L_0x1c2c330, L_0x1c2cdc0, L_0x1c2bda0, L_0x1c2cf70;
L_0x1c2d4e0 .delay 1 (80,80,80) L_0x1c2d4e0/d;
L_0x1c2d6c0/d .functor AND 1, L_0x1c2c700, L_0x1c2bd00, L_0x1c2bda0, L_0x1c2cf70;
L_0x1c2d6c0 .delay 1 (80,80,80) L_0x1c2d6c0/d;
L_0x1c2d890/d .functor AND 1, L_0x1c2b9f0, L_0x1c2cdc0, L_0x1aad880, L_0x1c2be40;
L_0x1c2d890 .delay 1 (80,80,80) L_0x1c2d890/d;
L_0x1c2da70/d .functor AND 1, L_0x1c2b220, L_0x1c2bd00, L_0x1aad880, L_0x1c2be40;
L_0x1c2da70 .delay 1 (80,80,80) L_0x1c2da70/d;
L_0x1c2d820/d .functor AND 1, L_0x1c2c270, L_0x1c2cdc0, L_0x1c2bda0, L_0x1c2be40;
L_0x1c2d820 .delay 1 (80,80,80) L_0x1c2d820/d;
L_0x1c2de00/d .functor AND 1, L_0x1c2c080, L_0x1c2bd00, L_0x1c2bda0, L_0x1c2be40;
L_0x1c2de00 .delay 1 (80,80,80) L_0x1c2de00/d;
L_0x1c2dfa0/0/0 .functor OR 1, L_0x1c2d120, L_0x1c2d2d0, L_0x1c2d4e0, L_0x1c2d890;
L_0x1c2dfa0/0/4 .functor OR 1, L_0x1c2da70, L_0x1c2d820, L_0x1c2de00, L_0x1c2d6c0;
L_0x1c2dfa0/d .functor OR 1, L_0x1c2dfa0/0/0, L_0x1c2dfa0/0/4, C4<0>, C4<0>;
L_0x1c2dfa0 .delay 1 (160,160,160) L_0x1c2dfa0/d;
v0x1aad1e0_0 .net "a", 0 0, L_0x1c2e390;  1 drivers
v0x1aad2a0_0 .net "addSub", 0 0, L_0x1c2c700;  1 drivers
v0x1aad370_0 .net "andRes", 0 0, L_0x1c2b9f0;  1 drivers
v0x1aad440_0 .net "b", 0 0, L_0x1c2e4f0;  1 drivers
v0x1aad510_0 .net "carryIn", 0 0, L_0x1c2bc60;  1 drivers
v0x1aad5b0_0 .net "carryOut", 0 0, L_0x1c2cbc0;  1 drivers
v0x1aad680_0 .net "initialResult", 0 0, L_0x1c2dfa0;  1 drivers
v0x1aad720_0 .net "isAdd", 0 0, L_0x1c2d120;  1 drivers
v0x1aad7c0_0 .net "isAnd", 0 0, L_0x1c2d890;  1 drivers
v0x1aad8f0_0 .net "isNand", 0 0, L_0x1c2da70;  1 drivers
v0x1aad990_0 .net "isNor", 0 0, L_0x1c2d820;  1 drivers
v0x1aada30_0 .net "isOr", 0 0, L_0x1c2de00;  1 drivers
v0x1aadaf0_0 .net "isSLT", 0 0, L_0x1c2d6c0;  1 drivers
v0x1aadbb0_0 .net "isSub", 0 0, L_0x1c2d2d0;  1 drivers
v0x1aadc70_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1aadd10_0 .net "isXor", 0 0, L_0x1c2d4e0;  1 drivers
v0x1aaddd0_0 .net "nandRes", 0 0, L_0x1c2b220;  1 drivers
v0x1aadf80_0 .net "norRes", 0 0, L_0x1c2c270;  1 drivers
v0x1aae020_0 .net "orRes", 0 0, L_0x1c2c080;  1 drivers
v0x1aae0c0_0 .net "s0", 0 0, L_0x1c2bd00;  1 drivers
v0x1aae160_0 .net "s0inv", 0 0, L_0x1c2cdc0;  1 drivers
v0x1aae220_0 .net "s1", 0 0, L_0x1c2bda0;  1 drivers
v0x1aae2e0_0 .net "s1inv", 0 0, L_0x1aad880;  1 drivers
v0x1aae3a0_0 .net "s2", 0 0, L_0x1c2be40;  1 drivers
v0x1aae460_0 .net "s2inv", 0 0, L_0x1c2cf70;  1 drivers
v0x1aae520_0 .net "xorRes", 0 0, L_0x1c2c330;  1 drivers
S_0x1aac5e0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1aac2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1c2c490/d .functor XOR 1, L_0x1c2e4f0, L_0x1c4f7d0, C4<0>, C4<0>;
L_0x1c2c490 .delay 1 (40,40,40) L_0x1c2c490/d;
L_0x1c2c550/d .functor XOR 1, L_0x1c2e390, L_0x1c2c490, C4<0>, C4<0>;
L_0x1c2c550 .delay 1 (40,40,40) L_0x1c2c550/d;
L_0x1c2c700/d .functor XOR 1, L_0x1c2c550, L_0x1c2bc60, C4<0>, C4<0>;
L_0x1c2c700 .delay 1 (40,40,40) L_0x1c2c700/d;
L_0x1c2c900/d .functor AND 1, L_0x1c2e390, L_0x1c2c490, C4<1>, C4<1>;
L_0x1c2c900 .delay 1 (40,40,40) L_0x1c2c900/d;
L_0x1c2c0f0/d .functor AND 1, L_0x1c2c550, L_0x1c2bc60, C4<1>, C4<1>;
L_0x1c2c0f0 .delay 1 (40,40,40) L_0x1c2c0f0/d;
L_0x1c2cbc0/d .functor OR 1, L_0x1c2c900, L_0x1c2c0f0, C4<0>, C4<0>;
L_0x1c2cbc0 .delay 1 (40,40,40) L_0x1c2cbc0/d;
v0x1aac870_0 .net "AandB", 0 0, L_0x1c2c900;  1 drivers
v0x1aac950_0 .net "BxorSub", 0 0, L_0x1c2c490;  1 drivers
v0x1aaca10_0 .net "a", 0 0, L_0x1c2e390;  alias, 1 drivers
v0x1aacae0_0 .net "b", 0 0, L_0x1c2e4f0;  alias, 1 drivers
v0x1aacba0_0 .net "carryin", 0 0, L_0x1c2bc60;  alias, 1 drivers
v0x1aaccb0_0 .net "carryout", 0 0, L_0x1c2cbc0;  alias, 1 drivers
v0x1aacd70_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1aace10_0 .net "res", 0 0, L_0x1c2c700;  alias, 1 drivers
v0x1aaced0_0 .net "xAorB", 0 0, L_0x1c2c550;  1 drivers
v0x1aad020_0 .net "xAorBandCin", 0 0, L_0x1c2c0f0;  1 drivers
S_0x1aae700 .scope generate, "genblk1[21]" "genblk1[21]" 4 165, 4 165 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1aae8c0 .param/l "i" 0 4 165, +C4<010101>;
S_0x1aae980 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1aae700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1c2e430/d .functor AND 1, L_0x1c312b0, L_0x1c31410, C4<1>, C4<1>;
L_0x1c2e430 .delay 1 (40,40,40) L_0x1c2e430/d;
L_0x1c2bf30/d .functor NAND 1, L_0x1c312b0, L_0x1c31410, C4<1>, C4<1>;
L_0x1c2bf30 .delay 1 (20,20,20) L_0x1c2bf30/d;
L_0x1c2e6a0/d .functor OR 1, L_0x1c312b0, L_0x1c31410, C4<0>, C4<0>;
L_0x1c2e6a0 .delay 1 (40,40,40) L_0x1c2e6a0/d;
L_0x1c2e8e0/d .functor NOR 1, L_0x1c312b0, L_0x1c31410, C4<0>, C4<0>;
L_0x1c2e8e0 .delay 1 (20,20,20) L_0x1c2e8e0/d;
L_0x1c2e9f0/d .functor XOR 1, L_0x1c312b0, L_0x1c31410, C4<0>, C4<0>;
L_0x1c2e9f0 .delay 1 (40,40,40) L_0x1c2e9f0/d;
L_0x1c2fc20/d .functor NOT 1, L_0x1c31660, C4<0>, C4<0>, C4<0>;
L_0x1c2fc20 .delay 1 (10,10,10) L_0x1c2fc20/d;
L_0x1c2fd80/d .functor NOT 1, L_0x1c11490, C4<0>, C4<0>, C4<0>;
L_0x1c2fd80 .delay 1 (10,10,10) L_0x1c2fd80/d;
L_0x1c2fe40/d .functor NOT 1, L_0x1c11530, C4<0>, C4<0>, C4<0>;
L_0x1c2fe40 .delay 1 (10,10,10) L_0x1c2fe40/d;
L_0x1c2fff0/d .functor AND 1, L_0x1c2f560, L_0x1c2fc20, L_0x1c2fd80, L_0x1c2fe40;
L_0x1c2fff0 .delay 1 (80,80,80) L_0x1c2fff0/d;
L_0x1c301a0/d .functor AND 1, L_0x1c2f560, L_0x1c31660, L_0x1c2fd80, L_0x1c2fe40;
L_0x1c301a0 .delay 1 (80,80,80) L_0x1c301a0/d;
L_0x1c303b0/d .functor AND 1, L_0x1c2e9f0, L_0x1c2fc20, L_0x1c11490, L_0x1c2fe40;
L_0x1c303b0 .delay 1 (80,80,80) L_0x1c303b0/d;
L_0x1c30590/d .functor AND 1, L_0x1c2f560, L_0x1c31660, L_0x1c11490, L_0x1c2fe40;
L_0x1c30590 .delay 1 (80,80,80) L_0x1c30590/d;
L_0x1c30760/d .functor AND 1, L_0x1c2e430, L_0x1c2fc20, L_0x1c2fd80, L_0x1c11530;
L_0x1c30760 .delay 1 (80,80,80) L_0x1c30760/d;
L_0x1c30940/d .functor AND 1, L_0x1c2bf30, L_0x1c31660, L_0x1c2fd80, L_0x1c11530;
L_0x1c30940 .delay 1 (80,80,80) L_0x1c30940/d;
L_0x1c306f0/d .functor AND 1, L_0x1c2e8e0, L_0x1c2fc20, L_0x1c11490, L_0x1c11530;
L_0x1c306f0 .delay 1 (80,80,80) L_0x1c306f0/d;
L_0x1c30d20/d .functor AND 1, L_0x1c2e6a0, L_0x1c31660, L_0x1c11490, L_0x1c11530;
L_0x1c30d20 .delay 1 (80,80,80) L_0x1c30d20/d;
L_0x1c30ec0/0/0 .functor OR 1, L_0x1c2fff0, L_0x1c301a0, L_0x1c303b0, L_0x1c30760;
L_0x1c30ec0/0/4 .functor OR 1, L_0x1c30940, L_0x1c306f0, L_0x1c30d20, L_0x1c30590;
L_0x1c30ec0/d .functor OR 1, L_0x1c30ec0/0/0, L_0x1c30ec0/0/4, C4<0>, C4<0>;
L_0x1c30ec0 .delay 1 (160,160,160) L_0x1c30ec0/d;
v0x1aaf880_0 .net "a", 0 0, L_0x1c312b0;  1 drivers
v0x1aaf940_0 .net "addSub", 0 0, L_0x1c2f560;  1 drivers
v0x1aafa10_0 .net "andRes", 0 0, L_0x1c2e430;  1 drivers
v0x1aafae0_0 .net "b", 0 0, L_0x1c31410;  1 drivers
v0x1aafbb0_0 .net "carryIn", 0 0, L_0x1c315c0;  1 drivers
v0x1aafc50_0 .net "carryOut", 0 0, L_0x1c2fa20;  1 drivers
v0x1aafd20_0 .net "initialResult", 0 0, L_0x1c30ec0;  1 drivers
v0x1aafdc0_0 .net "isAdd", 0 0, L_0x1c2fff0;  1 drivers
v0x1aafe60_0 .net "isAnd", 0 0, L_0x1c30760;  1 drivers
v0x1aaff90_0 .net "isNand", 0 0, L_0x1c30940;  1 drivers
v0x1ab0030_0 .net "isNor", 0 0, L_0x1c306f0;  1 drivers
v0x1ab00d0_0 .net "isOr", 0 0, L_0x1c30d20;  1 drivers
v0x1ab0190_0 .net "isSLT", 0 0, L_0x1c30590;  1 drivers
v0x1ab0250_0 .net "isSub", 0 0, L_0x1c301a0;  1 drivers
v0x1ab0310_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1ab03b0_0 .net "isXor", 0 0, L_0x1c303b0;  1 drivers
v0x1ab0470_0 .net "nandRes", 0 0, L_0x1c2bf30;  1 drivers
v0x1ab0620_0 .net "norRes", 0 0, L_0x1c2e8e0;  1 drivers
v0x1ab06c0_0 .net "orRes", 0 0, L_0x1c2e6a0;  1 drivers
v0x1ab0760_0 .net "s0", 0 0, L_0x1c31660;  1 drivers
v0x1ab0800_0 .net "s0inv", 0 0, L_0x1c2fc20;  1 drivers
v0x1ab08c0_0 .net "s1", 0 0, L_0x1c11490;  1 drivers
v0x1ab0980_0 .net "s1inv", 0 0, L_0x1c2fd80;  1 drivers
v0x1ab0a40_0 .net "s2", 0 0, L_0x1c11530;  1 drivers
v0x1ab0b00_0 .net "s2inv", 0 0, L_0x1c2fe40;  1 drivers
v0x1ab0bc0_0 .net "xorRes", 0 0, L_0x1c2e9f0;  1 drivers
S_0x1aaec80 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1aae980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1c2f2f0/d .functor XOR 1, L_0x1c31410, L_0x1c4f7d0, C4<0>, C4<0>;
L_0x1c2f2f0 .delay 1 (40,40,40) L_0x1c2f2f0/d;
L_0x1c2f450/d .functor XOR 1, L_0x1c312b0, L_0x1c2f2f0, C4<0>, C4<0>;
L_0x1c2f450 .delay 1 (40,40,40) L_0x1c2f450/d;
L_0x1c2f560/d .functor XOR 1, L_0x1c2f450, L_0x1c315c0, C4<0>, C4<0>;
L_0x1c2f560 .delay 1 (40,40,40) L_0x1c2f560/d;
L_0x1c2f760/d .functor AND 1, L_0x1c312b0, L_0x1c2f2f0, C4<1>, C4<1>;
L_0x1c2f760 .delay 1 (40,40,40) L_0x1c2f760/d;
L_0x1c2e710/d .functor AND 1, L_0x1c2f450, L_0x1c315c0, C4<1>, C4<1>;
L_0x1c2e710 .delay 1 (40,40,40) L_0x1c2e710/d;
L_0x1c2fa20/d .functor OR 1, L_0x1c2f760, L_0x1c2e710, C4<0>, C4<0>;
L_0x1c2fa20 .delay 1 (40,40,40) L_0x1c2fa20/d;
v0x1aaef10_0 .net "AandB", 0 0, L_0x1c2f760;  1 drivers
v0x1aaeff0_0 .net "BxorSub", 0 0, L_0x1c2f2f0;  1 drivers
v0x1aaf0b0_0 .net "a", 0 0, L_0x1c312b0;  alias, 1 drivers
v0x1aaf180_0 .net "b", 0 0, L_0x1c31410;  alias, 1 drivers
v0x1aaf240_0 .net "carryin", 0 0, L_0x1c315c0;  alias, 1 drivers
v0x1aaf350_0 .net "carryout", 0 0, L_0x1c2fa20;  alias, 1 drivers
v0x1aaf410_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1aaf4b0_0 .net "res", 0 0, L_0x1c2f560;  alias, 1 drivers
v0x1aaf570_0 .net "xAorB", 0 0, L_0x1c2f450;  1 drivers
v0x1aaf6c0_0 .net "xAorBandCin", 0 0, L_0x1c2e710;  1 drivers
S_0x1ab0da0 .scope generate, "genblk1[22]" "genblk1[22]" 4 165, 4 165 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1ab0f60 .param/l "i" 0 4 165, +C4<010110>;
S_0x1ab1020 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1ab0da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1c31350/d .functor AND 1, L_0x1c33d50, L_0x1c33eb0, C4<1>, C4<1>;
L_0x1c31350 .delay 1 (40,40,40) L_0x1c31350/d;
L_0x1c30b30/d .functor NAND 1, L_0x1c33d50, L_0x1c33eb0, C4<1>, C4<1>;
L_0x1c30b30 .delay 1 (20,20,20) L_0x1c30b30/d;
L_0x1c11820/d .functor OR 1, L_0x1c33d50, L_0x1c33eb0, C4<0>, C4<0>;
L_0x1c11820 .delay 1 (40,40,40) L_0x1c11820/d;
L_0x1c11700/d .functor NOR 1, L_0x1c33d50, L_0x1c33eb0, C4<0>, C4<0>;
L_0x1c11700 .delay 1 (20,20,20) L_0x1c11700/d;
L_0x1c31c10/d .functor XOR 1, L_0x1c33d50, L_0x1c33eb0, C4<0>, C4<0>;
L_0x1c31c10 .delay 1 (40,40,40) L_0x1c31c10/d;
L_0x1c326c0/d .functor NOT 1, L_0x1c34190, C4<0>, C4<0>, C4<0>;
L_0x1c326c0 .delay 1 (10,10,10) L_0x1c326c0/d;
L_0x1c32820/d .functor NOT 1, L_0x1c31700, C4<0>, C4<0>, C4<0>;
L_0x1c32820 .delay 1 (10,10,10) L_0x1c32820/d;
L_0x1c328e0/d .functor NOT 1, L_0x1c317a0, C4<0>, C4<0>, C4<0>;
L_0x1c328e0 .delay 1 (10,10,10) L_0x1c328e0/d;
L_0x1c32a90/d .functor AND 1, L_0x1c31fe0, L_0x1c326c0, L_0x1c32820, L_0x1c328e0;
L_0x1c32a90 .delay 1 (80,80,80) L_0x1c32a90/d;
L_0x1c32c40/d .functor AND 1, L_0x1c31fe0, L_0x1c34190, L_0x1c32820, L_0x1c328e0;
L_0x1c32c40 .delay 1 (80,80,80) L_0x1c32c40/d;
L_0x1c32e50/d .functor AND 1, L_0x1c31c10, L_0x1c326c0, L_0x1c31700, L_0x1c328e0;
L_0x1c32e50 .delay 1 (80,80,80) L_0x1c32e50/d;
L_0x1c33030/d .functor AND 1, L_0x1c31fe0, L_0x1c34190, L_0x1c31700, L_0x1c328e0;
L_0x1c33030 .delay 1 (80,80,80) L_0x1c33030/d;
L_0x1c33200/d .functor AND 1, L_0x1c31350, L_0x1c326c0, L_0x1c32820, L_0x1c317a0;
L_0x1c33200 .delay 1 (80,80,80) L_0x1c33200/d;
L_0x1c333e0/d .functor AND 1, L_0x1c30b30, L_0x1c34190, L_0x1c32820, L_0x1c317a0;
L_0x1c333e0 .delay 1 (80,80,80) L_0x1c333e0/d;
L_0x1c33190/d .functor AND 1, L_0x1c11700, L_0x1c326c0, L_0x1c31700, L_0x1c317a0;
L_0x1c33190 .delay 1 (80,80,80) L_0x1c33190/d;
L_0x1c337c0/d .functor AND 1, L_0x1c11820, L_0x1c34190, L_0x1c31700, L_0x1c317a0;
L_0x1c337c0 .delay 1 (80,80,80) L_0x1c337c0/d;
L_0x1c33960/0/0 .functor OR 1, L_0x1c32a90, L_0x1c32c40, L_0x1c32e50, L_0x1c33200;
L_0x1c33960/0/4 .functor OR 1, L_0x1c333e0, L_0x1c33190, L_0x1c337c0, L_0x1c33030;
L_0x1c33960/d .functor OR 1, L_0x1c33960/0/0, L_0x1c33960/0/4, C4<0>, C4<0>;
L_0x1c33960 .delay 1 (160,160,160) L_0x1c33960/d;
v0x1ab1f20_0 .net "a", 0 0, L_0x1c33d50;  1 drivers
v0x1ab1fe0_0 .net "addSub", 0 0, L_0x1c31fe0;  1 drivers
v0x1ab20b0_0 .net "andRes", 0 0, L_0x1c31350;  1 drivers
v0x1ab2180_0 .net "b", 0 0, L_0x1c33eb0;  1 drivers
v0x1ab2250_0 .net "carryIn", 0 0, L_0x1c34060;  1 drivers
v0x1ab22f0_0 .net "carryOut", 0 0, L_0x1c324c0;  1 drivers
v0x1ab23c0_0 .net "initialResult", 0 0, L_0x1c33960;  1 drivers
v0x1ab2460_0 .net "isAdd", 0 0, L_0x1c32a90;  1 drivers
v0x1ab2500_0 .net "isAnd", 0 0, L_0x1c33200;  1 drivers
v0x1ad2570_0 .net "isNand", 0 0, L_0x1c333e0;  1 drivers
v0x1ad2630_0 .net "isNor", 0 0, L_0x1c33190;  1 drivers
v0x1ad26f0_0 .net "isOr", 0 0, L_0x1c337c0;  1 drivers
v0x1ad27b0_0 .net "isSLT", 0 0, L_0x1c33030;  1 drivers
v0x1ad2870_0 .net "isSub", 0 0, L_0x1c32c40;  1 drivers
v0x1ad2930_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1ad29d0_0 .net "isXor", 0 0, L_0x1c32e50;  1 drivers
v0x1ad2a90_0 .net "nandRes", 0 0, L_0x1c30b30;  1 drivers
v0x1ad2c40_0 .net "norRes", 0 0, L_0x1c11700;  1 drivers
v0x1ad2ce0_0 .net "orRes", 0 0, L_0x1c11820;  1 drivers
v0x1ad2d80_0 .net "s0", 0 0, L_0x1c34190;  1 drivers
v0x1ad2e20_0 .net "s0inv", 0 0, L_0x1c326c0;  1 drivers
v0x1ad2ee0_0 .net "s1", 0 0, L_0x1c31700;  1 drivers
v0x1ad2fa0_0 .net "s1inv", 0 0, L_0x1c32820;  1 drivers
v0x1ad3060_0 .net "s2", 0 0, L_0x1c317a0;  1 drivers
v0x1ad3120_0 .net "s2inv", 0 0, L_0x1c328e0;  1 drivers
v0x1ad31e0_0 .net "xorRes", 0 0, L_0x1c31c10;  1 drivers
S_0x1ab1320 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1ab1020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1c31d70/d .functor XOR 1, L_0x1c33eb0, L_0x1c4f7d0, C4<0>, C4<0>;
L_0x1c31d70 .delay 1 (40,40,40) L_0x1c31d70/d;
L_0x1c31e30/d .functor XOR 1, L_0x1c33d50, L_0x1c31d70, C4<0>, C4<0>;
L_0x1c31e30 .delay 1 (40,40,40) L_0x1c31e30/d;
L_0x1c31fe0/d .functor XOR 1, L_0x1c31e30, L_0x1c34060, C4<0>, C4<0>;
L_0x1c31fe0 .delay 1 (40,40,40) L_0x1c31fe0/d;
L_0x1c321e0/d .functor AND 1, L_0x1c33d50, L_0x1c31d70, C4<1>, C4<1>;
L_0x1c321e0 .delay 1 (40,40,40) L_0x1c321e0/d;
L_0x1c32450/d .functor AND 1, L_0x1c31e30, L_0x1c34060, C4<1>, C4<1>;
L_0x1c32450 .delay 1 (40,40,40) L_0x1c32450/d;
L_0x1c324c0/d .functor OR 1, L_0x1c321e0, L_0x1c32450, C4<0>, C4<0>;
L_0x1c324c0 .delay 1 (40,40,40) L_0x1c324c0/d;
v0x1ab15b0_0 .net "AandB", 0 0, L_0x1c321e0;  1 drivers
v0x1ab1690_0 .net "BxorSub", 0 0, L_0x1c31d70;  1 drivers
v0x1ab1750_0 .net "a", 0 0, L_0x1c33d50;  alias, 1 drivers
v0x1ab1820_0 .net "b", 0 0, L_0x1c33eb0;  alias, 1 drivers
v0x1ab18e0_0 .net "carryin", 0 0, L_0x1c34060;  alias, 1 drivers
v0x1ab19f0_0 .net "carryout", 0 0, L_0x1c324c0;  alias, 1 drivers
v0x1ab1ab0_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1ab1b50_0 .net "res", 0 0, L_0x1c31fe0;  alias, 1 drivers
v0x1ab1c10_0 .net "xAorB", 0 0, L_0x1c31e30;  1 drivers
v0x1ab1d60_0 .net "xAorBandCin", 0 0, L_0x1c32450;  1 drivers
S_0x1ad3410 .scope generate, "genblk1[23]" "genblk1[23]" 4 165, 4 165 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1ad35d0 .param/l "i" 0 4 165, +C4<010111>;
S_0x1ad3690 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1ad3410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1c33df0/d .functor AND 1, L_0x1c36800, L_0x1c36960, C4<1>, C4<1>;
L_0x1c33df0 .delay 1 (40,40,40) L_0x1c33df0/d;
L_0x1c335d0/d .functor NAND 1, L_0x1c36800, L_0x1c36960, C4<1>, C4<1>;
L_0x1c335d0 .delay 1 (20,20,20) L_0x1c335d0/d;
L_0x1c318e0/d .functor OR 1, L_0x1c36800, L_0x1c36960, C4<0>, C4<0>;
L_0x1c318e0 .delay 1 (40,40,40) L_0x1c318e0/d;
L_0x1c31b20/d .functor NOR 1, L_0x1c36800, L_0x1c36960, C4<0>, C4<0>;
L_0x1c31b20 .delay 1 (20,20,20) L_0x1c31b20/d;
L_0x1c346e0/d .functor XOR 1, L_0x1c36800, L_0x1c36960, C4<0>, C4<0>;
L_0x1c346e0 .delay 1 (40,40,40) L_0x1c346e0/d;
L_0x1c35170/d .functor NOT 1, L_0x1c342d0, C4<0>, C4<0>, C4<0>;
L_0x1c35170 .delay 1 (10,10,10) L_0x1c35170/d;
L_0x1c352d0/d .functor NOT 1, L_0x1c34370, C4<0>, C4<0>, C4<0>;
L_0x1c352d0 .delay 1 (10,10,10) L_0x1c352d0/d;
L_0x1c35390/d .functor NOT 1, L_0x1c34410, C4<0>, C4<0>, C4<0>;
L_0x1c35390 .delay 1 (10,10,10) L_0x1c35390/d;
L_0x1c35540/d .functor AND 1, L_0x1c34ab0, L_0x1c35170, L_0x1c352d0, L_0x1c35390;
L_0x1c35540 .delay 1 (80,80,80) L_0x1c35540/d;
L_0x1c356f0/d .functor AND 1, L_0x1c34ab0, L_0x1c342d0, L_0x1c352d0, L_0x1c35390;
L_0x1c356f0 .delay 1 (80,80,80) L_0x1c356f0/d;
L_0x1c35900/d .functor AND 1, L_0x1c346e0, L_0x1c35170, L_0x1c34370, L_0x1c35390;
L_0x1c35900 .delay 1 (80,80,80) L_0x1c35900/d;
L_0x1c35ae0/d .functor AND 1, L_0x1c34ab0, L_0x1c342d0, L_0x1c34370, L_0x1c35390;
L_0x1c35ae0 .delay 1 (80,80,80) L_0x1c35ae0/d;
L_0x1c35cb0/d .functor AND 1, L_0x1c33df0, L_0x1c35170, L_0x1c352d0, L_0x1c34410;
L_0x1c35cb0 .delay 1 (80,80,80) L_0x1c35cb0/d;
L_0x1c35e90/d .functor AND 1, L_0x1c335d0, L_0x1c342d0, L_0x1c352d0, L_0x1c34410;
L_0x1c35e90 .delay 1 (80,80,80) L_0x1c35e90/d;
L_0x1c35c40/d .functor AND 1, L_0x1c31b20, L_0x1c35170, L_0x1c34370, L_0x1c34410;
L_0x1c35c40 .delay 1 (80,80,80) L_0x1c35c40/d;
L_0x1c36270/d .functor AND 1, L_0x1c318e0, L_0x1c342d0, L_0x1c34370, L_0x1c34410;
L_0x1c36270 .delay 1 (80,80,80) L_0x1c36270/d;
L_0x1c36410/0/0 .functor OR 1, L_0x1c35540, L_0x1c356f0, L_0x1c35900, L_0x1c35cb0;
L_0x1c36410/0/4 .functor OR 1, L_0x1c35e90, L_0x1c35c40, L_0x1c36270, L_0x1c35ae0;
L_0x1c36410/d .functor OR 1, L_0x1c36410/0/0, L_0x1c36410/0/4, C4<0>, C4<0>;
L_0x1c36410 .delay 1 (160,160,160) L_0x1c36410/d;
v0x1ad45d0_0 .net "a", 0 0, L_0x1c36800;  1 drivers
v0x1ad4690_0 .net "addSub", 0 0, L_0x1c34ab0;  1 drivers
v0x1ad4760_0 .net "andRes", 0 0, L_0x1c33df0;  1 drivers
v0x1ad4830_0 .net "b", 0 0, L_0x1c36960;  1 drivers
v0x1ad4900_0 .net "carryIn", 0 0, L_0x1c34230;  1 drivers
v0x1ad49a0_0 .net "carryOut", 0 0, L_0x1c34f70;  1 drivers
v0x1ad4a70_0 .net "initialResult", 0 0, L_0x1c36410;  1 drivers
v0x1ad4b10_0 .net "isAdd", 0 0, L_0x1c35540;  1 drivers
v0x1ad4bb0_0 .net "isAnd", 0 0, L_0x1c35cb0;  1 drivers
v0x1ad4ce0_0 .net "isNand", 0 0, L_0x1c35e90;  1 drivers
v0x1ad4d80_0 .net "isNor", 0 0, L_0x1c35c40;  1 drivers
v0x1ad4e20_0 .net "isOr", 0 0, L_0x1c36270;  1 drivers
v0x1ad4ee0_0 .net "isSLT", 0 0, L_0x1c35ae0;  1 drivers
v0x1ad4fa0_0 .net "isSub", 0 0, L_0x1c356f0;  1 drivers
v0x1ad5060_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1ad5100_0 .net "isXor", 0 0, L_0x1c35900;  1 drivers
v0x1ad51c0_0 .net "nandRes", 0 0, L_0x1c335d0;  1 drivers
v0x1ad5370_0 .net "norRes", 0 0, L_0x1c31b20;  1 drivers
v0x1ad5410_0 .net "orRes", 0 0, L_0x1c318e0;  1 drivers
v0x1ad54b0_0 .net "s0", 0 0, L_0x1c342d0;  1 drivers
v0x1ad5550_0 .net "s0inv", 0 0, L_0x1c35170;  1 drivers
v0x1ad5610_0 .net "s1", 0 0, L_0x1c34370;  1 drivers
v0x1ad56d0_0 .net "s1inv", 0 0, L_0x1c352d0;  1 drivers
v0x1ad5790_0 .net "s2", 0 0, L_0x1c34410;  1 drivers
v0x1ad5850_0 .net "s2inv", 0 0, L_0x1c35390;  1 drivers
v0x1ad5910_0 .net "xorRes", 0 0, L_0x1c346e0;  1 drivers
S_0x1ad3990 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1ad3690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1c34840/d .functor XOR 1, L_0x1c36960, L_0x1c4f7d0, C4<0>, C4<0>;
L_0x1c34840 .delay 1 (40,40,40) L_0x1c34840/d;
L_0x1c34900/d .functor XOR 1, L_0x1c36800, L_0x1c34840, C4<0>, C4<0>;
L_0x1c34900 .delay 1 (40,40,40) L_0x1c34900/d;
L_0x1c34ab0/d .functor XOR 1, L_0x1c34900, L_0x1c34230, C4<0>, C4<0>;
L_0x1c34ab0 .delay 1 (40,40,40) L_0x1c34ab0/d;
L_0x1c34cb0/d .functor AND 1, L_0x1c36800, L_0x1c34840, C4<1>, C4<1>;
L_0x1c34cb0 .delay 1 (40,40,40) L_0x1c34cb0/d;
L_0x1c31950/d .functor AND 1, L_0x1c34900, L_0x1c34230, C4<1>, C4<1>;
L_0x1c31950 .delay 1 (40,40,40) L_0x1c31950/d;
L_0x1c34f70/d .functor OR 1, L_0x1c34cb0, L_0x1c31950, C4<0>, C4<0>;
L_0x1c34f70 .delay 1 (40,40,40) L_0x1c34f70/d;
v0x1ad3c60_0 .net "AandB", 0 0, L_0x1c34cb0;  1 drivers
v0x1ad3d40_0 .net "BxorSub", 0 0, L_0x1c34840;  1 drivers
v0x1ad3e00_0 .net "a", 0 0, L_0x1c36800;  alias, 1 drivers
v0x1ad3ed0_0 .net "b", 0 0, L_0x1c36960;  alias, 1 drivers
v0x1ad3f90_0 .net "carryin", 0 0, L_0x1c34230;  alias, 1 drivers
v0x1ad40a0_0 .net "carryout", 0 0, L_0x1c34f70;  alias, 1 drivers
v0x1ad4160_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1ad4200_0 .net "res", 0 0, L_0x1c34ab0;  alias, 1 drivers
v0x1ad42c0_0 .net "xAorB", 0 0, L_0x1c34900;  1 drivers
v0x1ad4410_0 .net "xAorBandCin", 0 0, L_0x1c31950;  1 drivers
S_0x1ad5af0 .scope generate, "genblk1[24]" "genblk1[24]" 4 165, 4 165 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1ad5cb0 .param/l "i" 0 4 165, +C4<011000>;
S_0x1ad5d70 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1ad5af0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1c368a0/d .functor AND 1, L_0x1c39270, L_0x1c393d0, C4<1>, C4<1>;
L_0x1c368a0 .delay 1 (40,40,40) L_0x1c368a0/d;
L_0x1c36080/d .functor NAND 1, L_0x1c39270, L_0x1c393d0, C4<1>, C4<1>;
L_0x1c36080 .delay 1 (20,20,20) L_0x1c36080/d;
L_0x1c345f0/d .functor OR 1, L_0x1c39270, L_0x1c393d0, C4<0>, C4<0>;
L_0x1c345f0 .delay 1 (40,40,40) L_0x1c345f0/d;
L_0x1c370c0/d .functor NOR 1, L_0x1c39270, L_0x1c393d0, C4<0>, C4<0>;
L_0x1c370c0 .delay 1 (20,20,20) L_0x1c370c0/d;
L_0x1c37180/d .functor XOR 1, L_0x1c39270, L_0x1c393d0, C4<0>, C4<0>;
L_0x1c37180 .delay 1 (40,40,40) L_0x1c37180/d;
L_0x1c37be0/d .functor NOT 1, L_0x1c36ba0, C4<0>, C4<0>, C4<0>;
L_0x1c37be0 .delay 1 (10,10,10) L_0x1c37be0/d;
L_0x1c37d40/d .functor NOT 1, L_0x1c36c40, C4<0>, C4<0>, C4<0>;
L_0x1c37d40 .delay 1 (10,10,10) L_0x1c37d40/d;
L_0x1c37e00/d .functor NOT 1, L_0x1c36ce0, C4<0>, C4<0>, C4<0>;
L_0x1c37e00 .delay 1 (10,10,10) L_0x1c37e00/d;
L_0x1c37fb0/d .functor AND 1, L_0x1c37500, L_0x1c37be0, L_0x1c37d40, L_0x1c37e00;
L_0x1c37fb0 .delay 1 (80,80,80) L_0x1c37fb0/d;
L_0x1c38160/d .functor AND 1, L_0x1c37500, L_0x1c36ba0, L_0x1c37d40, L_0x1c37e00;
L_0x1c38160 .delay 1 (80,80,80) L_0x1c38160/d;
L_0x1c38370/d .functor AND 1, L_0x1c37180, L_0x1c37be0, L_0x1c36c40, L_0x1c37e00;
L_0x1c38370 .delay 1 (80,80,80) L_0x1c38370/d;
L_0x1c38550/d .functor AND 1, L_0x1c37500, L_0x1c36ba0, L_0x1c36c40, L_0x1c37e00;
L_0x1c38550 .delay 1 (80,80,80) L_0x1c38550/d;
L_0x1c38720/d .functor AND 1, L_0x1c368a0, L_0x1c37be0, L_0x1c37d40, L_0x1c36ce0;
L_0x1c38720 .delay 1 (80,80,80) L_0x1c38720/d;
L_0x1c38900/d .functor AND 1, L_0x1c36080, L_0x1c36ba0, L_0x1c37d40, L_0x1c36ce0;
L_0x1c38900 .delay 1 (80,80,80) L_0x1c38900/d;
L_0x1c386b0/d .functor AND 1, L_0x1c370c0, L_0x1c37be0, L_0x1c36c40, L_0x1c36ce0;
L_0x1c386b0 .delay 1 (80,80,80) L_0x1c386b0/d;
L_0x1c38ce0/d .functor AND 1, L_0x1c345f0, L_0x1c36ba0, L_0x1c36c40, L_0x1c36ce0;
L_0x1c38ce0 .delay 1 (80,80,80) L_0x1c38ce0/d;
L_0x1c38e80/0/0 .functor OR 1, L_0x1c37fb0, L_0x1c38160, L_0x1c38370, L_0x1c38720;
L_0x1c38e80/0/4 .functor OR 1, L_0x1c38900, L_0x1c386b0, L_0x1c38ce0, L_0x1c38550;
L_0x1c38e80/d .functor OR 1, L_0x1c38e80/0/0, L_0x1c38e80/0/4, C4<0>, C4<0>;
L_0x1c38e80 .delay 1 (160,160,160) L_0x1c38e80/d;
v0x1ad6c70_0 .net "a", 0 0, L_0x1c39270;  1 drivers
v0x1ad6d30_0 .net "addSub", 0 0, L_0x1c37500;  1 drivers
v0x1ad6e00_0 .net "andRes", 0 0, L_0x1c368a0;  1 drivers
v0x1ad6ed0_0 .net "b", 0 0, L_0x1c393d0;  1 drivers
v0x1ad6fa0_0 .net "carryIn", 0 0, L_0x1c36ff0;  1 drivers
v0x1ad7040_0 .net "carryOut", 0 0, L_0x1c379e0;  1 drivers
v0x1ad7110_0 .net "initialResult", 0 0, L_0x1c38e80;  1 drivers
v0x1ad71b0_0 .net "isAdd", 0 0, L_0x1c37fb0;  1 drivers
v0x1ad7250_0 .net "isAnd", 0 0, L_0x1c38720;  1 drivers
v0x1ad7380_0 .net "isNand", 0 0, L_0x1c38900;  1 drivers
v0x1ad7420_0 .net "isNor", 0 0, L_0x1c386b0;  1 drivers
v0x1ad74c0_0 .net "isOr", 0 0, L_0x1c38ce0;  1 drivers
v0x1ad7580_0 .net "isSLT", 0 0, L_0x1c38550;  1 drivers
v0x1ad7640_0 .net "isSub", 0 0, L_0x1c38160;  1 drivers
v0x1ad7700_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1ad77a0_0 .net "isXor", 0 0, L_0x1c38370;  1 drivers
v0x1ad7860_0 .net "nandRes", 0 0, L_0x1c36080;  1 drivers
v0x1ad7a10_0 .net "norRes", 0 0, L_0x1c370c0;  1 drivers
v0x1ad7ab0_0 .net "orRes", 0 0, L_0x1c345f0;  1 drivers
v0x1ad7b50_0 .net "s0", 0 0, L_0x1c36ba0;  1 drivers
v0x1ad7bf0_0 .net "s0inv", 0 0, L_0x1c37be0;  1 drivers
v0x1ad7cb0_0 .net "s1", 0 0, L_0x1c36c40;  1 drivers
v0x1ad7d70_0 .net "s1inv", 0 0, L_0x1c37d40;  1 drivers
v0x1ad7e30_0 .net "s2", 0 0, L_0x1c36ce0;  1 drivers
v0x1ad7ef0_0 .net "s2inv", 0 0, L_0x1c37e00;  1 drivers
v0x1ad7fb0_0 .net "xorRes", 0 0, L_0x1c37180;  1 drivers
S_0x1ad6070 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1ad5d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1c372e0/d .functor XOR 1, L_0x1c393d0, L_0x1c4f7d0, C4<0>, C4<0>;
L_0x1c372e0 .delay 1 (40,40,40) L_0x1c372e0/d;
L_0x1c373a0/d .functor XOR 1, L_0x1c39270, L_0x1c372e0, C4<0>, C4<0>;
L_0x1c373a0 .delay 1 (40,40,40) L_0x1c373a0/d;
L_0x1c37500/d .functor XOR 1, L_0x1c373a0, L_0x1c36ff0, C4<0>, C4<0>;
L_0x1c37500 .delay 1 (40,40,40) L_0x1c37500/d;
L_0x1c37700/d .functor AND 1, L_0x1c39270, L_0x1c372e0, C4<1>, C4<1>;
L_0x1c37700 .delay 1 (40,40,40) L_0x1c37700/d;
L_0x1c37970/d .functor AND 1, L_0x1c373a0, L_0x1c36ff0, C4<1>, C4<1>;
L_0x1c37970 .delay 1 (40,40,40) L_0x1c37970/d;
L_0x1c379e0/d .functor OR 1, L_0x1c37700, L_0x1c37970, C4<0>, C4<0>;
L_0x1c379e0 .delay 1 (40,40,40) L_0x1c379e0/d;
v0x1ad6300_0 .net "AandB", 0 0, L_0x1c37700;  1 drivers
v0x1ad63e0_0 .net "BxorSub", 0 0, L_0x1c372e0;  1 drivers
v0x1ad64a0_0 .net "a", 0 0, L_0x1c39270;  alias, 1 drivers
v0x1ad6570_0 .net "b", 0 0, L_0x1c393d0;  alias, 1 drivers
v0x1ad6630_0 .net "carryin", 0 0, L_0x1c36ff0;  alias, 1 drivers
v0x1ad6740_0 .net "carryout", 0 0, L_0x1c379e0;  alias, 1 drivers
v0x1ad6800_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1ad68a0_0 .net "res", 0 0, L_0x1c37500;  alias, 1 drivers
v0x1ad6960_0 .net "xAorB", 0 0, L_0x1c373a0;  1 drivers
v0x1ad6ab0_0 .net "xAorBandCin", 0 0, L_0x1c37970;  1 drivers
S_0x1ad8150 .scope generate, "genblk1[25]" "genblk1[25]" 4 165, 4 165 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1ad8310 .param/l "i" 0 4 165, +C4<011001>;
S_0x1ad83d0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1ad8150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1c39310/d .functor AND 1, L_0x1c3bcd0, L_0x1c10e50, C4<1>, C4<1>;
L_0x1c39310 .delay 1 (40,40,40) L_0x1c39310/d;
L_0x1c38af0/d .functor NAND 1, L_0x1c3bcd0, L_0x1c10e50, C4<1>, C4<1>;
L_0x1c38af0 .delay 1 (20,20,20) L_0x1c38af0/d;
L_0x1c36e70/d .functor OR 1, L_0x1c3bcd0, L_0x1c10e50, C4<0>, C4<0>;
L_0x1c36e70 .delay 1 (40,40,40) L_0x1c36e70/d;
L_0x1c39b20/d .functor NOR 1, L_0x1c3bcd0, L_0x1c10e50, C4<0>, C4<0>;
L_0x1c39b20 .delay 1 (20,20,20) L_0x1c39b20/d;
L_0x1c39be0/d .functor XOR 1, L_0x1c3bcd0, L_0x1c10e50, C4<0>, C4<0>;
L_0x1c39be0 .delay 1 (40,40,40) L_0x1c39be0/d;
L_0x1c3a640/d .functor NOT 1, L_0x1c39620, C4<0>, C4<0>, C4<0>;
L_0x1c3a640 .delay 1 (10,10,10) L_0x1c3a640/d;
L_0x1c3a7a0/d .functor NOT 1, L_0x1c396c0, C4<0>, C4<0>, C4<0>;
L_0x1c3a7a0 .delay 1 (10,10,10) L_0x1c3a7a0/d;
L_0x1c3a860/d .functor NOT 1, L_0x1c39760, C4<0>, C4<0>, C4<0>;
L_0x1c3a860 .delay 1 (10,10,10) L_0x1c3a860/d;
L_0x1c3aa10/d .functor AND 1, L_0x1c39f60, L_0x1c3a640, L_0x1c3a7a0, L_0x1c3a860;
L_0x1c3aa10 .delay 1 (80,80,80) L_0x1c3aa10/d;
L_0x1c3abc0/d .functor AND 1, L_0x1c39f60, L_0x1c39620, L_0x1c3a7a0, L_0x1c3a860;
L_0x1c3abc0 .delay 1 (80,80,80) L_0x1c3abc0/d;
L_0x1c3add0/d .functor AND 1, L_0x1c39be0, L_0x1c3a640, L_0x1c396c0, L_0x1c3a860;
L_0x1c3add0 .delay 1 (80,80,80) L_0x1c3add0/d;
L_0x1c3afb0/d .functor AND 1, L_0x1c39f60, L_0x1c39620, L_0x1c396c0, L_0x1c3a860;
L_0x1c3afb0 .delay 1 (80,80,80) L_0x1c3afb0/d;
L_0x1c3b180/d .functor AND 1, L_0x1c39310, L_0x1c3a640, L_0x1c3a7a0, L_0x1c39760;
L_0x1c3b180 .delay 1 (80,80,80) L_0x1c3b180/d;
L_0x1c3b360/d .functor AND 1, L_0x1c38af0, L_0x1c39620, L_0x1c3a7a0, L_0x1c39760;
L_0x1c3b360 .delay 1 (80,80,80) L_0x1c3b360/d;
L_0x1c3b110/d .functor AND 1, L_0x1c39b20, L_0x1c3a640, L_0x1c396c0, L_0x1c39760;
L_0x1c3b110 .delay 1 (80,80,80) L_0x1c3b110/d;
L_0x1c3b740/d .functor AND 1, L_0x1c36e70, L_0x1c39620, L_0x1c396c0, L_0x1c39760;
L_0x1c3b740 .delay 1 (80,80,80) L_0x1c3b740/d;
L_0x1c3b8e0/0/0 .functor OR 1, L_0x1c3aa10, L_0x1c3abc0, L_0x1c3add0, L_0x1c3b180;
L_0x1c3b8e0/0/4 .functor OR 1, L_0x1c3b360, L_0x1c3b110, L_0x1c3b740, L_0x1c3afb0;
L_0x1c3b8e0/d .functor OR 1, L_0x1c3b8e0/0/0, L_0x1c3b8e0/0/4, C4<0>, C4<0>;
L_0x1c3b8e0 .delay 1 (160,160,160) L_0x1c3b8e0/d;
v0x1ad9310_0 .net "a", 0 0, L_0x1c3bcd0;  1 drivers
v0x1ad93d0_0 .net "addSub", 0 0, L_0x1c39f60;  1 drivers
v0x1ad94a0_0 .net "andRes", 0 0, L_0x1c39310;  1 drivers
v0x1ad9570_0 .net "b", 0 0, L_0x1c10e50;  1 drivers
v0x1ad9640_0 .net "carryIn", 0 0, L_0x1c39580;  1 drivers
v0x1ad96e0_0 .net "carryOut", 0 0, L_0x1c3a440;  1 drivers
v0x1ad97b0_0 .net "initialResult", 0 0, L_0x1c3b8e0;  1 drivers
v0x1ad9850_0 .net "isAdd", 0 0, L_0x1c3aa10;  1 drivers
v0x1ad98f0_0 .net "isAnd", 0 0, L_0x1c3b180;  1 drivers
v0x1ad9a20_0 .net "isNand", 0 0, L_0x1c3b360;  1 drivers
v0x1ad9ac0_0 .net "isNor", 0 0, L_0x1c3b110;  1 drivers
v0x1ad9b60_0 .net "isOr", 0 0, L_0x1c3b740;  1 drivers
v0x1ad9c20_0 .net "isSLT", 0 0, L_0x1c3afb0;  1 drivers
v0x1ad9ce0_0 .net "isSub", 0 0, L_0x1c3abc0;  1 drivers
v0x1ad9da0_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1ad9e40_0 .net "isXor", 0 0, L_0x1c3add0;  1 drivers
v0x1ad9f00_0 .net "nandRes", 0 0, L_0x1c38af0;  1 drivers
v0x1ada0b0_0 .net "norRes", 0 0, L_0x1c39b20;  1 drivers
v0x1ada150_0 .net "orRes", 0 0, L_0x1c36e70;  1 drivers
v0x1ada1f0_0 .net "s0", 0 0, L_0x1c39620;  1 drivers
v0x1ada290_0 .net "s0inv", 0 0, L_0x1c3a640;  1 drivers
v0x1ada350_0 .net "s1", 0 0, L_0x1c396c0;  1 drivers
v0x1ada410_0 .net "s1inv", 0 0, L_0x1c3a7a0;  1 drivers
v0x1ada4d0_0 .net "s2", 0 0, L_0x1c39760;  1 drivers
v0x1ada590_0 .net "s2inv", 0 0, L_0x1c3a860;  1 drivers
v0x1ada650_0 .net "xorRes", 0 0, L_0x1c39be0;  1 drivers
S_0x1ad86d0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1ad83d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1c39d40/d .functor XOR 1, L_0x1c10e50, L_0x1c4f7d0, C4<0>, C4<0>;
L_0x1c39d40 .delay 1 (40,40,40) L_0x1c39d40/d;
L_0x1c39e00/d .functor XOR 1, L_0x1c3bcd0, L_0x1c39d40, C4<0>, C4<0>;
L_0x1c39e00 .delay 1 (40,40,40) L_0x1c39e00/d;
L_0x1c39f60/d .functor XOR 1, L_0x1c39e00, L_0x1c39580, C4<0>, C4<0>;
L_0x1c39f60 .delay 1 (40,40,40) L_0x1c39f60/d;
L_0x1c3a160/d .functor AND 1, L_0x1c3bcd0, L_0x1c39d40, C4<1>, C4<1>;
L_0x1c3a160 .delay 1 (40,40,40) L_0x1c3a160/d;
L_0x1c3a3d0/d .functor AND 1, L_0x1c39e00, L_0x1c39580, C4<1>, C4<1>;
L_0x1c3a3d0 .delay 1 (40,40,40) L_0x1c3a3d0/d;
L_0x1c3a440/d .functor OR 1, L_0x1c3a160, L_0x1c3a3d0, C4<0>, C4<0>;
L_0x1c3a440 .delay 1 (40,40,40) L_0x1c3a440/d;
v0x1ad89a0_0 .net "AandB", 0 0, L_0x1c3a160;  1 drivers
v0x1ad8a80_0 .net "BxorSub", 0 0, L_0x1c39d40;  1 drivers
v0x1ad8b40_0 .net "a", 0 0, L_0x1c3bcd0;  alias, 1 drivers
v0x1ad8c10_0 .net "b", 0 0, L_0x1c10e50;  alias, 1 drivers
v0x1ad8cd0_0 .net "carryin", 0 0, L_0x1c39580;  alias, 1 drivers
v0x1ad8de0_0 .net "carryout", 0 0, L_0x1c3a440;  alias, 1 drivers
v0x1ad8ea0_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1ad8f40_0 .net "res", 0 0, L_0x1c39f60;  alias, 1 drivers
v0x1ad9000_0 .net "xAorB", 0 0, L_0x1c39e00;  1 drivers
v0x1ad9150_0 .net "xAorBandCin", 0 0, L_0x1c3a3d0;  1 drivers
S_0x1ada830 .scope generate, "genblk1[26]" "genblk1[26]" 4 165, 4 165 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1ada9f0 .param/l "i" 0 4 165, +C4<011010>;
S_0x1adaab0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1ada830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1c3bd70/d .functor AND 1, L_0x1c3e9f0, L_0x1c3eb50, C4<1>, C4<1>;
L_0x1c3bd70 .delay 1 (40,40,40) L_0x1c3bd70/d;
L_0x1c36f30/d .functor NAND 1, L_0x1c3e9f0, L_0x1c3eb50, C4<1>, C4<1>;
L_0x1c36f30 .delay 1 (20,20,20) L_0x1c36f30/d;
L_0x1c3b550/d .functor OR 1, L_0x1c3e9f0, L_0x1c3eb50, C4<0>, C4<0>;
L_0x1c3b550 .delay 1 (40,40,40) L_0x1c3b550/d;
L_0x1c39930/d .functor NOR 1, L_0x1c3e9f0, L_0x1c3eb50, C4<0>, C4<0>;
L_0x1c39930 .delay 1 (20,20,20) L_0x1c39930/d;
L_0x1c3c810/d .functor XOR 1, L_0x1c3e9f0, L_0x1c3eb50, C4<0>, C4<0>;
L_0x1c3c810 .delay 1 (40,40,40) L_0x1c3c810/d;
L_0x1c3d360/d .functor NOT 1, L_0x1c3ee30, C4<0>, C4<0>, C4<0>;
L_0x1c3d360 .delay 1 (10,10,10) L_0x1c3d360/d;
L_0x1c3d4c0/d .functor NOT 1, L_0x1c3c240, C4<0>, C4<0>, C4<0>;
L_0x1c3d4c0 .delay 1 (10,10,10) L_0x1c3d4c0/d;
L_0x1c3d580/d .functor NOT 1, L_0x1c3c2e0, C4<0>, C4<0>, C4<0>;
L_0x1c3d580 .delay 1 (10,10,10) L_0x1c3d580/d;
L_0x1c3d730/d .functor AND 1, L_0x1c3cc80, L_0x1c3d360, L_0x1c3d4c0, L_0x1c3d580;
L_0x1c3d730 .delay 1 (80,80,80) L_0x1c3d730/d;
L_0x1c3d8e0/d .functor AND 1, L_0x1c3cc80, L_0x1c3ee30, L_0x1c3d4c0, L_0x1c3d580;
L_0x1c3d8e0 .delay 1 (80,80,80) L_0x1c3d8e0/d;
L_0x1c3daf0/d .functor AND 1, L_0x1c3c810, L_0x1c3d360, L_0x1c3c240, L_0x1c3d580;
L_0x1c3daf0 .delay 1 (80,80,80) L_0x1c3daf0/d;
L_0x1c3dcd0/d .functor AND 1, L_0x1c3cc80, L_0x1c3ee30, L_0x1c3c240, L_0x1c3d580;
L_0x1c3dcd0 .delay 1 (80,80,80) L_0x1c3dcd0/d;
L_0x1c3dea0/d .functor AND 1, L_0x1c3bd70, L_0x1c3d360, L_0x1c3d4c0, L_0x1c3c2e0;
L_0x1c3dea0 .delay 1 (80,80,80) L_0x1c3dea0/d;
L_0x1c3e080/d .functor AND 1, L_0x1c36f30, L_0x1c3ee30, L_0x1c3d4c0, L_0x1c3c2e0;
L_0x1c3e080 .delay 1 (80,80,80) L_0x1c3e080/d;
L_0x1c3de30/d .functor AND 1, L_0x1c39930, L_0x1c3d360, L_0x1c3c240, L_0x1c3c2e0;
L_0x1c3de30 .delay 1 (80,80,80) L_0x1c3de30/d;
L_0x1c3e460/d .functor AND 1, L_0x1c3b550, L_0x1c3ee30, L_0x1c3c240, L_0x1c3c2e0;
L_0x1c3e460 .delay 1 (80,80,80) L_0x1c3e460/d;
L_0x1c3e600/0/0 .functor OR 1, L_0x1c3d730, L_0x1c3d8e0, L_0x1c3daf0, L_0x1c3dea0;
L_0x1c3e600/0/4 .functor OR 1, L_0x1c3e080, L_0x1c3de30, L_0x1c3e460, L_0x1c3dcd0;
L_0x1c3e600/d .functor OR 1, L_0x1c3e600/0/0, L_0x1c3e600/0/4, C4<0>, C4<0>;
L_0x1c3e600 .delay 1 (160,160,160) L_0x1c3e600/d;
v0x1adb9b0_0 .net "a", 0 0, L_0x1c3e9f0;  1 drivers
v0x1adba70_0 .net "addSub", 0 0, L_0x1c3cc80;  1 drivers
v0x1adbb40_0 .net "andRes", 0 0, L_0x1c3bd70;  1 drivers
v0x1adbc10_0 .net "b", 0 0, L_0x1c3eb50;  1 drivers
v0x1adbce0_0 .net "carryIn", 0 0, L_0x1c3ed00;  1 drivers
v0x1adbd80_0 .net "carryOut", 0 0, L_0x1c3d160;  1 drivers
v0x1adbe50_0 .net "initialResult", 0 0, L_0x1c3e600;  1 drivers
v0x1adbef0_0 .net "isAdd", 0 0, L_0x1c3d730;  1 drivers
v0x1adbf90_0 .net "isAnd", 0 0, L_0x1c3dea0;  1 drivers
v0x1adc0c0_0 .net "isNand", 0 0, L_0x1c3e080;  1 drivers
v0x1adc160_0 .net "isNor", 0 0, L_0x1c3de30;  1 drivers
v0x1adc200_0 .net "isOr", 0 0, L_0x1c3e460;  1 drivers
v0x1adc2c0_0 .net "isSLT", 0 0, L_0x1c3dcd0;  1 drivers
v0x1adc380_0 .net "isSub", 0 0, L_0x1c3d8e0;  1 drivers
v0x1adc440_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1adc4e0_0 .net "isXor", 0 0, L_0x1c3daf0;  1 drivers
v0x1adc5a0_0 .net "nandRes", 0 0, L_0x1c36f30;  1 drivers
v0x1adc750_0 .net "norRes", 0 0, L_0x1c39930;  1 drivers
v0x1adc7f0_0 .net "orRes", 0 0, L_0x1c3b550;  1 drivers
v0x1adc890_0 .net "s0", 0 0, L_0x1c3ee30;  1 drivers
v0x1adc930_0 .net "s0inv", 0 0, L_0x1c3d360;  1 drivers
v0x1adc9f0_0 .net "s1", 0 0, L_0x1c3c240;  1 drivers
v0x1adcab0_0 .net "s1inv", 0 0, L_0x1c3d4c0;  1 drivers
v0x1adcb70_0 .net "s2", 0 0, L_0x1c3c2e0;  1 drivers
v0x1adcc30_0 .net "s2inv", 0 0, L_0x1c3d580;  1 drivers
v0x1adccf0_0 .net "xorRes", 0 0, L_0x1c3c810;  1 drivers
S_0x1adadb0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1adaab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1c3c970/d .functor XOR 1, L_0x1c3eb50, L_0x1c4f7d0, C4<0>, C4<0>;
L_0x1c3c970 .delay 1 (40,40,40) L_0x1c3c970/d;
L_0x1c3cad0/d .functor XOR 1, L_0x1c3e9f0, L_0x1c3c970, C4<0>, C4<0>;
L_0x1c3cad0 .delay 1 (40,40,40) L_0x1c3cad0/d;
L_0x1c3cc80/d .functor XOR 1, L_0x1c3cad0, L_0x1c3ed00, C4<0>, C4<0>;
L_0x1c3cc80 .delay 1 (40,40,40) L_0x1c3cc80/d;
L_0x1c3ce80/d .functor AND 1, L_0x1c3e9f0, L_0x1c3c970, C4<1>, C4<1>;
L_0x1c3ce80 .delay 1 (40,40,40) L_0x1c3ce80/d;
L_0x1c3d0f0/d .functor AND 1, L_0x1c3cad0, L_0x1c3ed00, C4<1>, C4<1>;
L_0x1c3d0f0 .delay 1 (40,40,40) L_0x1c3d0f0/d;
L_0x1c3d160/d .functor OR 1, L_0x1c3ce80, L_0x1c3d0f0, C4<0>, C4<0>;
L_0x1c3d160 .delay 1 (40,40,40) L_0x1c3d160/d;
v0x1adb040_0 .net "AandB", 0 0, L_0x1c3ce80;  1 drivers
v0x1adb120_0 .net "BxorSub", 0 0, L_0x1c3c970;  1 drivers
v0x1adb1e0_0 .net "a", 0 0, L_0x1c3e9f0;  alias, 1 drivers
v0x1adb2b0_0 .net "b", 0 0, L_0x1c3eb50;  alias, 1 drivers
v0x1adb370_0 .net "carryin", 0 0, L_0x1c3ed00;  alias, 1 drivers
v0x1adb480_0 .net "carryout", 0 0, L_0x1c3d160;  alias, 1 drivers
v0x1adb540_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1adb5e0_0 .net "res", 0 0, L_0x1c3cc80;  alias, 1 drivers
v0x1adb6a0_0 .net "xAorB", 0 0, L_0x1c3cad0;  1 drivers
v0x1adb7f0_0 .net "xAorBandCin", 0 0, L_0x1c3d0f0;  1 drivers
S_0x1adced0 .scope generate, "genblk1[27]" "genblk1[27]" 4 165, 4 165 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1add090 .param/l "i" 0 4 165, +C4<011011>;
S_0x1add150 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1adced0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1c3ea90/d .functor AND 1, L_0x1c41470, L_0x1c415d0, C4<1>, C4<1>;
L_0x1c3ea90 .delay 1 (40,40,40) L_0x1c3ea90/d;
L_0x1c3e270/d .functor NAND 1, L_0x1c41470, L_0x1c415d0, C4<1>, C4<1>;
L_0x1c3e270 .delay 1 (20,20,20) L_0x1c3e270/d;
L_0x1c3c420/d .functor OR 1, L_0x1c41470, L_0x1c415d0, C4<0>, C4<0>;
L_0x1c3c420 .delay 1 (40,40,40) L_0x1c3c420/d;
L_0x1c3c660/d .functor NOR 1, L_0x1c41470, L_0x1c415d0, C4<0>, C4<0>;
L_0x1c3c660 .delay 1 (20,20,20) L_0x1c3c660/d;
L_0x1c3f3f0/d .functor XOR 1, L_0x1c41470, L_0x1c415d0, C4<0>, C4<0>;
L_0x1c3f3f0 .delay 1 (40,40,40) L_0x1c3f3f0/d;
L_0x1c3fe30/d .functor NOT 1, L_0x1c3ef70, C4<0>, C4<0>, C4<0>;
L_0x1c3fe30 .delay 1 (10,10,10) L_0x1c3fe30/d;
L_0x1c3ff90/d .functor NOT 1, L_0x1c3f010, C4<0>, C4<0>, C4<0>;
L_0x1c3ff90 .delay 1 (10,10,10) L_0x1c3ff90/d;
L_0x1c40050/d .functor NOT 1, L_0x1c3f0b0, C4<0>, C4<0>, C4<0>;
L_0x1c40050 .delay 1 (10,10,10) L_0x1c40050/d;
L_0x1c40200/d .functor AND 1, L_0x1c3f770, L_0x1c3fe30, L_0x1c3ff90, L_0x1c40050;
L_0x1c40200 .delay 1 (80,80,80) L_0x1c40200/d;
L_0x1c403b0/d .functor AND 1, L_0x1c3f770, L_0x1c3ef70, L_0x1c3ff90, L_0x1c40050;
L_0x1c403b0 .delay 1 (80,80,80) L_0x1c403b0/d;
L_0x1c405c0/d .functor AND 1, L_0x1c3f3f0, L_0x1c3fe30, L_0x1c3f010, L_0x1c40050;
L_0x1c405c0 .delay 1 (80,80,80) L_0x1c405c0/d;
L_0x1c407a0/d .functor AND 1, L_0x1c3f770, L_0x1c3ef70, L_0x1c3f010, L_0x1c40050;
L_0x1c407a0 .delay 1 (80,80,80) L_0x1c407a0/d;
L_0x1c40970/d .functor AND 1, L_0x1c3ea90, L_0x1c3fe30, L_0x1c3ff90, L_0x1c3f0b0;
L_0x1c40970 .delay 1 (80,80,80) L_0x1c40970/d;
L_0x1c40b50/d .functor AND 1, L_0x1c3e270, L_0x1c3ef70, L_0x1c3ff90, L_0x1c3f0b0;
L_0x1c40b50 .delay 1 (80,80,80) L_0x1c40b50/d;
L_0x1c40900/d .functor AND 1, L_0x1c3c660, L_0x1c3fe30, L_0x1c3f010, L_0x1c3f0b0;
L_0x1c40900 .delay 1 (80,80,80) L_0x1c40900/d;
L_0x1c40ee0/d .functor AND 1, L_0x1c3c420, L_0x1c3ef70, L_0x1c3f010, L_0x1c3f0b0;
L_0x1c40ee0 .delay 1 (80,80,80) L_0x1c40ee0/d;
L_0x1c41080/0/0 .functor OR 1, L_0x1c40200, L_0x1c403b0, L_0x1c405c0, L_0x1c40970;
L_0x1c41080/0/4 .functor OR 1, L_0x1c40b50, L_0x1c40900, L_0x1c40ee0, L_0x1c407a0;
L_0x1c41080/d .functor OR 1, L_0x1c41080/0/0, L_0x1c41080/0/4, C4<0>, C4<0>;
L_0x1c41080 .delay 1 (160,160,160) L_0x1c41080/d;
v0x1ade050_0 .net "a", 0 0, L_0x1c41470;  1 drivers
v0x1ade110_0 .net "addSub", 0 0, L_0x1c3f770;  1 drivers
v0x1ade1e0_0 .net "andRes", 0 0, L_0x1c3ea90;  1 drivers
v0x1ade2b0_0 .net "b", 0 0, L_0x1c415d0;  1 drivers
v0x1ade380_0 .net "carryIn", 0 0, L_0x1c3eed0;  1 drivers
v0x1ade420_0 .net "carryOut", 0 0, L_0x1c3fc30;  1 drivers
v0x1ade4f0_0 .net "initialResult", 0 0, L_0x1c41080;  1 drivers
v0x1ade590_0 .net "isAdd", 0 0, L_0x1c40200;  1 drivers
v0x1ade630_0 .net "isAnd", 0 0, L_0x1c40970;  1 drivers
v0x1ade760_0 .net "isNand", 0 0, L_0x1c40b50;  1 drivers
v0x1ade800_0 .net "isNor", 0 0, L_0x1c40900;  1 drivers
v0x1ade8a0_0 .net "isOr", 0 0, L_0x1c40ee0;  1 drivers
v0x1ade960_0 .net "isSLT", 0 0, L_0x1c407a0;  1 drivers
v0x1adea20_0 .net "isSub", 0 0, L_0x1c403b0;  1 drivers
v0x1adeae0_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1adeb80_0 .net "isXor", 0 0, L_0x1c405c0;  1 drivers
v0x1adec40_0 .net "nandRes", 0 0, L_0x1c3e270;  1 drivers
v0x1adedf0_0 .net "norRes", 0 0, L_0x1c3c660;  1 drivers
v0x1adee90_0 .net "orRes", 0 0, L_0x1c3c420;  1 drivers
v0x1adef30_0 .net "s0", 0 0, L_0x1c3ef70;  1 drivers
v0x1adefd0_0 .net "s0inv", 0 0, L_0x1c3fe30;  1 drivers
v0x1adf090_0 .net "s1", 0 0, L_0x1c3f010;  1 drivers
v0x1adf150_0 .net "s1inv", 0 0, L_0x1c3ff90;  1 drivers
v0x1adf210_0 .net "s2", 0 0, L_0x1c3f0b0;  1 drivers
v0x1adf2d0_0 .net "s2inv", 0 0, L_0x1c40050;  1 drivers
v0x1adf390_0 .net "xorRes", 0 0, L_0x1c3f3f0;  1 drivers
S_0x1add450 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1add150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1c3f460/d .functor XOR 1, L_0x1c415d0, L_0x1c4f7d0, C4<0>, C4<0>;
L_0x1c3f460 .delay 1 (40,40,40) L_0x1c3f460/d;
L_0x1c3f5c0/d .functor XOR 1, L_0x1c41470, L_0x1c3f460, C4<0>, C4<0>;
L_0x1c3f5c0 .delay 1 (40,40,40) L_0x1c3f5c0/d;
L_0x1c3f770/d .functor XOR 1, L_0x1c3f5c0, L_0x1c3eed0, C4<0>, C4<0>;
L_0x1c3f770 .delay 1 (40,40,40) L_0x1c3f770/d;
L_0x1c3f970/d .functor AND 1, L_0x1c41470, L_0x1c3f460, C4<1>, C4<1>;
L_0x1c3f970 .delay 1 (40,40,40) L_0x1c3f970/d;
L_0x1c3c490/d .functor AND 1, L_0x1c3f5c0, L_0x1c3eed0, C4<1>, C4<1>;
L_0x1c3c490 .delay 1 (40,40,40) L_0x1c3c490/d;
L_0x1c3fc30/d .functor OR 1, L_0x1c3f970, L_0x1c3c490, C4<0>, C4<0>;
L_0x1c3fc30 .delay 1 (40,40,40) L_0x1c3fc30/d;
v0x1add6e0_0 .net "AandB", 0 0, L_0x1c3f970;  1 drivers
v0x1add7c0_0 .net "BxorSub", 0 0, L_0x1c3f460;  1 drivers
v0x1add880_0 .net "a", 0 0, L_0x1c41470;  alias, 1 drivers
v0x1add950_0 .net "b", 0 0, L_0x1c415d0;  alias, 1 drivers
v0x1adda10_0 .net "carryin", 0 0, L_0x1c3eed0;  alias, 1 drivers
v0x1addb20_0 .net "carryout", 0 0, L_0x1c3fc30;  alias, 1 drivers
v0x1addbe0_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1addc80_0 .net "res", 0 0, L_0x1c3f770;  alias, 1 drivers
v0x1addd40_0 .net "xAorB", 0 0, L_0x1c3f5c0;  1 drivers
v0x1adde90_0 .net "xAorBandCin", 0 0, L_0x1c3c490;  1 drivers
S_0x1adf570 .scope generate, "genblk1[28]" "genblk1[28]" 4 165, 4 165 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1adf730 .param/l "i" 0 4 165, +C4<011100>;
S_0x1adf7f0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1adf570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1c41510/d .functor AND 1, L_0x1c43e80, L_0x1c43fe0, C4<1>, C4<1>;
L_0x1c41510 .delay 1 (40,40,40) L_0x1c41510/d;
L_0x1c40d40/d .functor NAND 1, L_0x1c43e80, L_0x1c43fe0, C4<1>, C4<1>;
L_0x1c40d40 .delay 1 (20,20,20) L_0x1c40d40/d;
L_0x1c3f1f0/d .functor OR 1, L_0x1c43e80, L_0x1c43fe0, C4<0>, C4<0>;
L_0x1c3f1f0 .delay 1 (40,40,40) L_0x1c3f1f0/d;
L_0x1c41d60/d .functor NOR 1, L_0x1c43e80, L_0x1c43fe0, C4<0>, C4<0>;
L_0x1c41d60 .delay 1 (20,20,20) L_0x1c41d60/d;
L_0x1c41e20/d .functor XOR 1, L_0x1c43e80, L_0x1c43fe0, C4<0>, C4<0>;
L_0x1c41e20 .delay 1 (40,40,40) L_0x1c41e20/d;
L_0x1c428b0/d .functor NOT 1, L_0x1c442c0, C4<0>, C4<0>, C4<0>;
L_0x1c428b0 .delay 1 (10,10,10) L_0x1c428b0/d;
L_0x1ae0d90/d .functor NOT 1, L_0x1c41780, C4<0>, C4<0>, C4<0>;
L_0x1ae0d90 .delay 1 (10,10,10) L_0x1ae0d90/d;
L_0x1c42a60/d .functor NOT 1, L_0x1c41820, C4<0>, C4<0>, C4<0>;
L_0x1c42a60 .delay 1 (10,10,10) L_0x1c42a60/d;
L_0x1c42c10/d .functor AND 1, L_0x1c421f0, L_0x1c428b0, L_0x1ae0d90, L_0x1c42a60;
L_0x1c42c10 .delay 1 (80,80,80) L_0x1c42c10/d;
L_0x1c42dc0/d .functor AND 1, L_0x1c421f0, L_0x1c442c0, L_0x1ae0d90, L_0x1c42a60;
L_0x1c42dc0 .delay 1 (80,80,80) L_0x1c42dc0/d;
L_0x1c42fd0/d .functor AND 1, L_0x1c41e20, L_0x1c428b0, L_0x1c41780, L_0x1c42a60;
L_0x1c42fd0 .delay 1 (80,80,80) L_0x1c42fd0/d;
L_0x1c431b0/d .functor AND 1, L_0x1c421f0, L_0x1c442c0, L_0x1c41780, L_0x1c42a60;
L_0x1c431b0 .delay 1 (80,80,80) L_0x1c431b0/d;
L_0x1c43380/d .functor AND 1, L_0x1c41510, L_0x1c428b0, L_0x1ae0d90, L_0x1c41820;
L_0x1c43380 .delay 1 (80,80,80) L_0x1c43380/d;
L_0x1c43560/d .functor AND 1, L_0x1c40d40, L_0x1c442c0, L_0x1ae0d90, L_0x1c41820;
L_0x1c43560 .delay 1 (80,80,80) L_0x1c43560/d;
L_0x1c43310/d .functor AND 1, L_0x1c41d60, L_0x1c428b0, L_0x1c41780, L_0x1c41820;
L_0x1c43310 .delay 1 (80,80,80) L_0x1c43310/d;
L_0x1c438f0/d .functor AND 1, L_0x1c3f1f0, L_0x1c442c0, L_0x1c41780, L_0x1c41820;
L_0x1c438f0 .delay 1 (80,80,80) L_0x1c438f0/d;
L_0x1c43a90/0/0 .functor OR 1, L_0x1c42c10, L_0x1c42dc0, L_0x1c42fd0, L_0x1c43380;
L_0x1c43a90/0/4 .functor OR 1, L_0x1c43560, L_0x1c43310, L_0x1c438f0, L_0x1c431b0;
L_0x1c43a90/d .functor OR 1, L_0x1c43a90/0/0, L_0x1c43a90/0/4, C4<0>, C4<0>;
L_0x1c43a90 .delay 1 (160,160,160) L_0x1c43a90/d;
v0x1ae06f0_0 .net "a", 0 0, L_0x1c43e80;  1 drivers
v0x1ae07b0_0 .net "addSub", 0 0, L_0x1c421f0;  1 drivers
v0x1ae0880_0 .net "andRes", 0 0, L_0x1c41510;  1 drivers
v0x1ae0950_0 .net "b", 0 0, L_0x1c43fe0;  1 drivers
v0x1ae0a20_0 .net "carryIn", 0 0, L_0x1c44190;  1 drivers
v0x1ae0ac0_0 .net "carryOut", 0 0, L_0x1c426b0;  1 drivers
v0x1ae0b90_0 .net "initialResult", 0 0, L_0x1c43a90;  1 drivers
v0x1ae0c30_0 .net "isAdd", 0 0, L_0x1c42c10;  1 drivers
v0x1ae0cd0_0 .net "isAnd", 0 0, L_0x1c43380;  1 drivers
v0x1ae0e00_0 .net "isNand", 0 0, L_0x1c43560;  1 drivers
v0x1ae0ea0_0 .net "isNor", 0 0, L_0x1c43310;  1 drivers
v0x1ae0f40_0 .net "isOr", 0 0, L_0x1c438f0;  1 drivers
v0x1ae1000_0 .net "isSLT", 0 0, L_0x1c431b0;  1 drivers
v0x1ae10c0_0 .net "isSub", 0 0, L_0x1c42dc0;  1 drivers
v0x1ae1180_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1ae1220_0 .net "isXor", 0 0, L_0x1c42fd0;  1 drivers
v0x1ae12e0_0 .net "nandRes", 0 0, L_0x1c40d40;  1 drivers
v0x1ae1490_0 .net "norRes", 0 0, L_0x1c41d60;  1 drivers
v0x1ae1530_0 .net "orRes", 0 0, L_0x1c3f1f0;  1 drivers
v0x1ae15d0_0 .net "s0", 0 0, L_0x1c442c0;  1 drivers
v0x1ae1670_0 .net "s0inv", 0 0, L_0x1c428b0;  1 drivers
v0x1ae1730_0 .net "s1", 0 0, L_0x1c41780;  1 drivers
v0x1ae17f0_0 .net "s1inv", 0 0, L_0x1ae0d90;  1 drivers
v0x1ae18b0_0 .net "s2", 0 0, L_0x1c41820;  1 drivers
v0x1ae1970_0 .net "s2inv", 0 0, L_0x1c42a60;  1 drivers
v0x1ae1a30_0 .net "xorRes", 0 0, L_0x1c41e20;  1 drivers
S_0x1adfaf0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1adf7f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1c41f80/d .functor XOR 1, L_0x1c43fe0, L_0x1c4f7d0, C4<0>, C4<0>;
L_0x1c41f80 .delay 1 (40,40,40) L_0x1c41f80/d;
L_0x1c42040/d .functor XOR 1, L_0x1c43e80, L_0x1c41f80, C4<0>, C4<0>;
L_0x1c42040 .delay 1 (40,40,40) L_0x1c42040/d;
L_0x1c421f0/d .functor XOR 1, L_0x1c42040, L_0x1c44190, C4<0>, C4<0>;
L_0x1c421f0 .delay 1 (40,40,40) L_0x1c421f0/d;
L_0x1c423f0/d .functor AND 1, L_0x1c43e80, L_0x1c41f80, C4<1>, C4<1>;
L_0x1c423f0 .delay 1 (40,40,40) L_0x1c423f0/d;
L_0x1c3f260/d .functor AND 1, L_0x1c42040, L_0x1c44190, C4<1>, C4<1>;
L_0x1c3f260 .delay 1 (40,40,40) L_0x1c3f260/d;
L_0x1c426b0/d .functor OR 1, L_0x1c423f0, L_0x1c3f260, C4<0>, C4<0>;
L_0x1c426b0 .delay 1 (40,40,40) L_0x1c426b0/d;
v0x1adfd80_0 .net "AandB", 0 0, L_0x1c423f0;  1 drivers
v0x1adfe60_0 .net "BxorSub", 0 0, L_0x1c41f80;  1 drivers
v0x1adff20_0 .net "a", 0 0, L_0x1c43e80;  alias, 1 drivers
v0x1adfff0_0 .net "b", 0 0, L_0x1c43fe0;  alias, 1 drivers
v0x1ae00b0_0 .net "carryin", 0 0, L_0x1c44190;  alias, 1 drivers
v0x1ae01c0_0 .net "carryout", 0 0, L_0x1c426b0;  alias, 1 drivers
v0x1ae0280_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1ae0320_0 .net "res", 0 0, L_0x1c421f0;  alias, 1 drivers
v0x1ae03e0_0 .net "xAorB", 0 0, L_0x1c42040;  1 drivers
v0x1ae0530_0 .net "xAorBandCin", 0 0, L_0x1c3f260;  1 drivers
S_0x1ae1c10 .scope generate, "genblk1[29]" "genblk1[29]" 4 165, 4 165 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1ae1dd0 .param/l "i" 0 4 165, +C4<011101>;
S_0x1ae1e90 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1ae1c10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1c43f20/d .functor AND 1, L_0x1c46910, L_0x1c46a70, C4<1>, C4<1>;
L_0x1c43f20 .delay 1 (40,40,40) L_0x1c43f20/d;
L_0x1c43750/d .functor NAND 1, L_0x1c46910, L_0x1c46a70, C4<1>, C4<1>;
L_0x1c43750 .delay 1 (20,20,20) L_0x1c43750/d;
L_0x1c419b0/d .functor OR 1, L_0x1c46910, L_0x1c46a70, C4<0>, C4<0>;
L_0x1c419b0 .delay 1 (40,40,40) L_0x1c419b0/d;
L_0x1c41b50/d .functor NOR 1, L_0x1c46910, L_0x1c46a70, C4<0>, C4<0>;
L_0x1c41b50 .delay 1 (20,20,20) L_0x1c41b50/d;
L_0x1c448e0/d .functor XOR 1, L_0x1c46910, L_0x1c46a70, C4<0>, C4<0>;
L_0x1c448e0 .delay 1 (40,40,40) L_0x1c448e0/d;
L_0x1c45340/d .functor NOT 1, L_0x1c1bd60, C4<0>, C4<0>, C4<0>;
L_0x1c45340 .delay 1 (10,10,10) L_0x1c45340/d;
L_0x1ae3430/d .functor NOT 1, L_0x1c1be00, C4<0>, C4<0>, C4<0>;
L_0x1ae3430 .delay 1 (10,10,10) L_0x1ae3430/d;
L_0x1c454f0/d .functor NOT 1, L_0x1c44360, C4<0>, C4<0>, C4<0>;
L_0x1c454f0 .delay 1 (10,10,10) L_0x1c454f0/d;
L_0x1c456a0/d .functor AND 1, L_0x1c44c60, L_0x1c45340, L_0x1ae3430, L_0x1c454f0;
L_0x1c456a0 .delay 1 (80,80,80) L_0x1c456a0/d;
L_0x1c45850/d .functor AND 1, L_0x1c44c60, L_0x1c1bd60, L_0x1ae3430, L_0x1c454f0;
L_0x1c45850 .delay 1 (80,80,80) L_0x1c45850/d;
L_0x1c45a60/d .functor AND 1, L_0x1c448e0, L_0x1c45340, L_0x1c1be00, L_0x1c454f0;
L_0x1c45a60 .delay 1 (80,80,80) L_0x1c45a60/d;
L_0x1c45c40/d .functor AND 1, L_0x1c44c60, L_0x1c1bd60, L_0x1c1be00, L_0x1c454f0;
L_0x1c45c40 .delay 1 (80,80,80) L_0x1c45c40/d;
L_0x1c45e10/d .functor AND 1, L_0x1c43f20, L_0x1c45340, L_0x1ae3430, L_0x1c44360;
L_0x1c45e10 .delay 1 (80,80,80) L_0x1c45e10/d;
L_0x1c45ff0/d .functor AND 1, L_0x1c43750, L_0x1c1bd60, L_0x1ae3430, L_0x1c44360;
L_0x1c45ff0 .delay 1 (80,80,80) L_0x1c45ff0/d;
L_0x1c45da0/d .functor AND 1, L_0x1c41b50, L_0x1c45340, L_0x1c1be00, L_0x1c44360;
L_0x1c45da0 .delay 1 (80,80,80) L_0x1c45da0/d;
L_0x1c46380/d .functor AND 1, L_0x1c419b0, L_0x1c1bd60, L_0x1c1be00, L_0x1c44360;
L_0x1c46380 .delay 1 (80,80,80) L_0x1c46380/d;
L_0x1c46520/0/0 .functor OR 1, L_0x1c456a0, L_0x1c45850, L_0x1c45a60, L_0x1c45e10;
L_0x1c46520/0/4 .functor OR 1, L_0x1c45ff0, L_0x1c45da0, L_0x1c46380, L_0x1c45c40;
L_0x1c46520/d .functor OR 1, L_0x1c46520/0/0, L_0x1c46520/0/4, C4<0>, C4<0>;
L_0x1c46520 .delay 1 (160,160,160) L_0x1c46520/d;
v0x1ae2d90_0 .net "a", 0 0, L_0x1c46910;  1 drivers
v0x1ae2e50_0 .net "addSub", 0 0, L_0x1c44c60;  1 drivers
v0x1ae2f20_0 .net "andRes", 0 0, L_0x1c43f20;  1 drivers
v0x1ae2ff0_0 .net "b", 0 0, L_0x1c46a70;  1 drivers
v0x1ae30c0_0 .net "carryIn", 0 0, L_0x1c1bcc0;  1 drivers
v0x1ae3160_0 .net "carryOut", 0 0, L_0x1c45140;  1 drivers
v0x1ae3230_0 .net "initialResult", 0 0, L_0x1c46520;  1 drivers
v0x1ae32d0_0 .net "isAdd", 0 0, L_0x1c456a0;  1 drivers
v0x1ae3370_0 .net "isAnd", 0 0, L_0x1c45e10;  1 drivers
v0x1ae34a0_0 .net "isNand", 0 0, L_0x1c45ff0;  1 drivers
v0x1ae3540_0 .net "isNor", 0 0, L_0x1c45da0;  1 drivers
v0x1ae35e0_0 .net "isOr", 0 0, L_0x1c46380;  1 drivers
v0x1ae36a0_0 .net "isSLT", 0 0, L_0x1c45c40;  1 drivers
v0x1ae3760_0 .net "isSub", 0 0, L_0x1c45850;  1 drivers
v0x1ae3820_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1ae38c0_0 .net "isXor", 0 0, L_0x1c45a60;  1 drivers
v0x1ae3980_0 .net "nandRes", 0 0, L_0x1c43750;  1 drivers
v0x1ae3b30_0 .net "norRes", 0 0, L_0x1c41b50;  1 drivers
v0x1ae3bd0_0 .net "orRes", 0 0, L_0x1c419b0;  1 drivers
v0x1ae3c70_0 .net "s0", 0 0, L_0x1c1bd60;  1 drivers
v0x1ae3d10_0 .net "s0inv", 0 0, L_0x1c45340;  1 drivers
v0x1ae3dd0_0 .net "s1", 0 0, L_0x1c1be00;  1 drivers
v0x1ae3e90_0 .net "s1inv", 0 0, L_0x1ae3430;  1 drivers
v0x1ae3f50_0 .net "s2", 0 0, L_0x1c44360;  1 drivers
v0x1ae4010_0 .net "s2inv", 0 0, L_0x1c454f0;  1 drivers
v0x1ae40d0_0 .net "xorRes", 0 0, L_0x1c448e0;  1 drivers
S_0x1ae2190 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1ae1e90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1c44950/d .functor XOR 1, L_0x1c46a70, L_0x1c4f7d0, C4<0>, C4<0>;
L_0x1c44950 .delay 1 (40,40,40) L_0x1c44950/d;
L_0x1c44ab0/d .functor XOR 1, L_0x1c46910, L_0x1c44950, C4<0>, C4<0>;
L_0x1c44ab0 .delay 1 (40,40,40) L_0x1c44ab0/d;
L_0x1c44c60/d .functor XOR 1, L_0x1c44ab0, L_0x1c1bcc0, C4<0>, C4<0>;
L_0x1c44c60 .delay 1 (40,40,40) L_0x1c44c60/d;
L_0x1c44e60/d .functor AND 1, L_0x1c46910, L_0x1c44950, C4<1>, C4<1>;
L_0x1c44e60 .delay 1 (40,40,40) L_0x1c44e60/d;
L_0x1c450d0/d .functor AND 1, L_0x1c44ab0, L_0x1c1bcc0, C4<1>, C4<1>;
L_0x1c450d0 .delay 1 (40,40,40) L_0x1c450d0/d;
L_0x1c45140/d .functor OR 1, L_0x1c44e60, L_0x1c450d0, C4<0>, C4<0>;
L_0x1c45140 .delay 1 (40,40,40) L_0x1c45140/d;
v0x1ae2420_0 .net "AandB", 0 0, L_0x1c44e60;  1 drivers
v0x1ae2500_0 .net "BxorSub", 0 0, L_0x1c44950;  1 drivers
v0x1ae25c0_0 .net "a", 0 0, L_0x1c46910;  alias, 1 drivers
v0x1ae2690_0 .net "b", 0 0, L_0x1c46a70;  alias, 1 drivers
v0x1ae2750_0 .net "carryin", 0 0, L_0x1c1bcc0;  alias, 1 drivers
v0x1ae2860_0 .net "carryout", 0 0, L_0x1c45140;  alias, 1 drivers
v0x1ae2920_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1ae29c0_0 .net "res", 0 0, L_0x1c44c60;  alias, 1 drivers
v0x1ae2a80_0 .net "xAorB", 0 0, L_0x1c44ab0;  1 drivers
v0x1ae2bd0_0 .net "xAorBandCin", 0 0, L_0x1c450d0;  1 drivers
S_0x1ae42b0 .scope generate, "genblk1[30]" "genblk1[30]" 4 165, 4 165 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1ae4470 .param/l "i" 0 4 165, +C4<011110>;
S_0x1ae4530 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1ae42b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1c469b0/d .functor AND 1, L_0x1c49550, L_0x1c496b0, C4<1>, C4<1>;
L_0x1c469b0 .delay 1 (40,40,40) L_0x1c469b0/d;
L_0x1c461e0/d .functor NAND 1, L_0x1c49550, L_0x1c496b0, C4<1>, C4<1>;
L_0x1c461e0 .delay 1 (20,20,20) L_0x1c461e0/d;
L_0x1c444f0/d .functor OR 1, L_0x1c49550, L_0x1c496b0, C4<0>, C4<0>;
L_0x1c444f0 .delay 1 (40,40,40) L_0x1c444f0/d;
L_0x1c44690/d .functor NOR 1, L_0x1c49550, L_0x1c496b0, C4<0>, C4<0>;
L_0x1c44690 .delay 1 (20,20,20) L_0x1c44690/d;
L_0x1c44840/d .functor XOR 1, L_0x1c49550, L_0x1c496b0, C4<0>, C4<0>;
L_0x1c44840 .delay 1 (40,40,40) L_0x1c44840/d;
L_0x1c47f80/d .functor NOT 1, L_0x1c470d0, C4<0>, C4<0>, C4<0>;
L_0x1c47f80 .delay 1 (10,10,10) L_0x1c47f80/d;
L_0x1ae5ad0/d .functor NOT 1, L_0x1c47170, C4<0>, C4<0>, C4<0>;
L_0x1ae5ad0 .delay 1 (10,10,10) L_0x1ae5ad0/d;
L_0x1c48130/d .functor NOT 1, L_0x1c47210, C4<0>, C4<0>, C4<0>;
L_0x1c48130 .delay 1 (10,10,10) L_0x1c48130/d;
L_0x1c482e0/d .functor AND 1, L_0x1c478a0, L_0x1c47f80, L_0x1ae5ad0, L_0x1c48130;
L_0x1c482e0 .delay 1 (80,80,80) L_0x1c482e0/d;
L_0x1c48490/d .functor AND 1, L_0x1c478a0, L_0x1c470d0, L_0x1ae5ad0, L_0x1c48130;
L_0x1c48490 .delay 1 (80,80,80) L_0x1c48490/d;
L_0x1c486a0/d .functor AND 1, L_0x1c44840, L_0x1c47f80, L_0x1c47170, L_0x1c48130;
L_0x1c486a0 .delay 1 (80,80,80) L_0x1c486a0/d;
L_0x1c48880/d .functor AND 1, L_0x1c478a0, L_0x1c470d0, L_0x1c47170, L_0x1c48130;
L_0x1c48880 .delay 1 (80,80,80) L_0x1c48880/d;
L_0x1c48a50/d .functor AND 1, L_0x1c469b0, L_0x1c47f80, L_0x1ae5ad0, L_0x1c47210;
L_0x1c48a50 .delay 1 (80,80,80) L_0x1c48a50/d;
L_0x1c48c30/d .functor AND 1, L_0x1c461e0, L_0x1c470d0, L_0x1ae5ad0, L_0x1c47210;
L_0x1c48c30 .delay 1 (80,80,80) L_0x1c48c30/d;
L_0x1c489e0/d .functor AND 1, L_0x1c44690, L_0x1c47f80, L_0x1c47170, L_0x1c47210;
L_0x1c489e0 .delay 1 (80,80,80) L_0x1c489e0/d;
L_0x1c48fc0/d .functor AND 1, L_0x1c444f0, L_0x1c470d0, L_0x1c47170, L_0x1c47210;
L_0x1c48fc0 .delay 1 (80,80,80) L_0x1c48fc0/d;
L_0x1c49160/0/0 .functor OR 1, L_0x1c482e0, L_0x1c48490, L_0x1c486a0, L_0x1c48a50;
L_0x1c49160/0/4 .functor OR 1, L_0x1c48c30, L_0x1c489e0, L_0x1c48fc0, L_0x1c48880;
L_0x1c49160/d .functor OR 1, L_0x1c49160/0/0, L_0x1c49160/0/4, C4<0>, C4<0>;
L_0x1c49160 .delay 1 (160,160,160) L_0x1c49160/d;
v0x1ae5430_0 .net "a", 0 0, L_0x1c49550;  1 drivers
v0x1ae54f0_0 .net "addSub", 0 0, L_0x1c478a0;  1 drivers
v0x1ae55c0_0 .net "andRes", 0 0, L_0x1c469b0;  1 drivers
v0x1ae5690_0 .net "b", 0 0, L_0x1c496b0;  1 drivers
v0x1ae5760_0 .net "carryIn", 0 0, L_0x1c47030;  1 drivers
v0x1ae5800_0 .net "carryOut", 0 0, L_0x1c47d80;  1 drivers
v0x1ae58d0_0 .net "initialResult", 0 0, L_0x1c49160;  1 drivers
v0x1ae5970_0 .net "isAdd", 0 0, L_0x1c482e0;  1 drivers
v0x1ae5a10_0 .net "isAnd", 0 0, L_0x1c48a50;  1 drivers
v0x1ae5b40_0 .net "isNand", 0 0, L_0x1c48c30;  1 drivers
v0x1ae5be0_0 .net "isNor", 0 0, L_0x1c489e0;  1 drivers
v0x1ae5c80_0 .net "isOr", 0 0, L_0x1c48fc0;  1 drivers
v0x1ae5d40_0 .net "isSLT", 0 0, L_0x1c48880;  1 drivers
v0x1ae5e00_0 .net "isSub", 0 0, L_0x1c48490;  1 drivers
v0x1ae5ec0_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1ae5f60_0 .net "isXor", 0 0, L_0x1c486a0;  1 drivers
v0x1ae6020_0 .net "nandRes", 0 0, L_0x1c461e0;  1 drivers
v0x1ae61d0_0 .net "norRes", 0 0, L_0x1c44690;  1 drivers
v0x1ae6270_0 .net "orRes", 0 0, L_0x1c444f0;  1 drivers
v0x1ae6310_0 .net "s0", 0 0, L_0x1c470d0;  1 drivers
v0x1ae63b0_0 .net "s0inv", 0 0, L_0x1c47f80;  1 drivers
v0x1ae6470_0 .net "s1", 0 0, L_0x1c47170;  1 drivers
v0x1ae6530_0 .net "s1inv", 0 0, L_0x1ae5ad0;  1 drivers
v0x1ae65f0_0 .net "s2", 0 0, L_0x1c47210;  1 drivers
v0x1ae66b0_0 .net "s2inv", 0 0, L_0x1c48130;  1 drivers
v0x1ae6770_0 .net "xorRes", 0 0, L_0x1c44840;  1 drivers
S_0x1ae4830 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1ae4530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1c47630/d .functor XOR 1, L_0x1c496b0, L_0x1c4f7d0, C4<0>, C4<0>;
L_0x1c47630 .delay 1 (40,40,40) L_0x1c47630/d;
L_0x1c47790/d .functor XOR 1, L_0x1c49550, L_0x1c47630, C4<0>, C4<0>;
L_0x1c47790 .delay 1 (40,40,40) L_0x1c47790/d;
L_0x1c478a0/d .functor XOR 1, L_0x1c47790, L_0x1c47030, C4<0>, C4<0>;
L_0x1c478a0 .delay 1 (40,40,40) L_0x1c478a0/d;
L_0x1c47aa0/d .functor AND 1, L_0x1c49550, L_0x1c47630, C4<1>, C4<1>;
L_0x1c47aa0 .delay 1 (40,40,40) L_0x1c47aa0/d;
L_0x1c47d10/d .functor AND 1, L_0x1c47790, L_0x1c47030, C4<1>, C4<1>;
L_0x1c47d10 .delay 1 (40,40,40) L_0x1c47d10/d;
L_0x1c47d80/d .functor OR 1, L_0x1c47aa0, L_0x1c47d10, C4<0>, C4<0>;
L_0x1c47d80 .delay 1 (40,40,40) L_0x1c47d80/d;
v0x1ae4ac0_0 .net "AandB", 0 0, L_0x1c47aa0;  1 drivers
v0x1ae4ba0_0 .net "BxorSub", 0 0, L_0x1c47630;  1 drivers
v0x1ae4c60_0 .net "a", 0 0, L_0x1c49550;  alias, 1 drivers
v0x1ae4d30_0 .net "b", 0 0, L_0x1c496b0;  alias, 1 drivers
v0x1ae4df0_0 .net "carryin", 0 0, L_0x1c47030;  alias, 1 drivers
v0x1ae4f00_0 .net "carryout", 0 0, L_0x1c47d80;  alias, 1 drivers
v0x1ae4fc0_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1ae5060_0 .net "res", 0 0, L_0x1c478a0;  alias, 1 drivers
v0x1ae5120_0 .net "xAorB", 0 0, L_0x1c47790;  1 drivers
v0x1ae5270_0 .net "xAorBandCin", 0 0, L_0x1c47d10;  1 drivers
S_0x1ae6950 .scope generate, "genblk1[31]" "genblk1[31]" 4 165, 4 165 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1ae6b10 .param/l "i" 0 4 165, +C4<011111>;
S_0x1ae6bd0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1ae6950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1c495f0/d .functor AND 1, L_0x1c4cbf0, L_0x1c49860, C4<1>, C4<1>;
L_0x1c495f0 .delay 1 (40,40,40) L_0x1c495f0/d;
L_0x1c48e20/d .functor NAND 1, L_0x1c4cbf0, L_0x1c49860, C4<1>, C4<1>;
L_0x1c48e20 .delay 1 (20,20,20) L_0x1c48e20/d;
L_0x1c473f0/d .functor OR 1, L_0x1c4cbf0, L_0x1c49860, C4<0>, C4<0>;
L_0x1c473f0 .delay 1 (40,40,40) L_0x1c473f0/d;
L_0x1c49e40/d .functor NOR 1, L_0x1c4cbf0, L_0x1c49860, C4<0>, C4<0>;
L_0x1c49e40 .delay 1 (20,20,20) L_0x1c49e40/d;
L_0x1c49f00/d .functor XOR 1, L_0x1c4cbf0, L_0x1c49860, C4<0>, C4<0>;
L_0x1c49f00 .delay 1 (40,40,40) L_0x1c49f00/d;
L_0x1c4a9b0/d .functor NOT 1, L_0x1c1e900, C4<0>, C4<0>, C4<0>;
L_0x1c4a9b0 .delay 1 (10,10,10) L_0x1c4a9b0/d;
L_0x1ae8170/d .functor NOT 1, L_0x1c1e9a0, C4<0>, C4<0>, C4<0>;
L_0x1ae8170 .delay 1 (10,10,10) L_0x1ae8170/d;
L_0x1c4ab60/d .functor NOT 1, L_0x1c1ea40, C4<0>, C4<0>, C4<0>;
L_0x1c4ab60 .delay 1 (10,10,10) L_0x1c4ab60/d;
L_0x1c4ad10/d .functor AND 1, L_0x1c4a2d0, L_0x1c4a9b0, L_0x1ae8170, L_0x1c4ab60;
L_0x1c4ad10 .delay 1 (80,80,80) L_0x1c4ad10/d;
L_0x1c4af10/d .functor AND 1, L_0x1c4a2d0, L_0x1c1e900, L_0x1ae8170, L_0x1c4ab60;
L_0x1c4af10 .delay 1 (80,80,80) L_0x1c4af10/d;
L_0x1c4b120/d .functor AND 1, L_0x1c49f00, L_0x1c4a9b0, L_0x1c1e9a0, L_0x1c4ab60;
L_0x1c4b120 .delay 1 (80,80,80) L_0x1c4b120/d;
L_0x1c4b300/d .functor AND 1, L_0x1c4a2d0, L_0x1c1e900, L_0x1c1e9a0, L_0x1c4ab60;
L_0x1c4b300 .delay 1 (80,80,80) L_0x1c4b300/d;
L_0x1c4b4d0/d .functor AND 1, L_0x1c495f0, L_0x1c4a9b0, L_0x1ae8170, L_0x1c1ea40;
L_0x1c4b4d0 .delay 1 (80,80,80) L_0x1c4b4d0/d;
L_0x1c4b6b0/d .functor AND 1, L_0x1c48e20, L_0x1c1e900, L_0x1ae8170, L_0x1c1ea40;
L_0x1c4b6b0 .delay 1 (80,80,80) L_0x1c4b6b0/d;
L_0x1c4b460/d .functor AND 1, L_0x1c49e40, L_0x1c4a9b0, L_0x1c1e9a0, L_0x1c1ea40;
L_0x1c4b460 .delay 1 (80,80,80) L_0x1c4b460/d;
L_0x1c4ba40/d .functor AND 1, L_0x1c473f0, L_0x1c1e900, L_0x1c1e9a0, L_0x1c1ea40;
L_0x1c4ba40 .delay 1 (80,80,80) L_0x1c4ba40/d;
L_0x1c4bbe0/0/0 .functor OR 1, L_0x1c4ad10, L_0x1c4af10, L_0x1c4b120, L_0x1c4b4d0;
L_0x1c4bbe0/0/4 .functor OR 1, L_0x1c4b6b0, L_0x1c4b460, L_0x1c4ba40, L_0x1c4b300;
L_0x1c4bbe0/d .functor OR 1, L_0x1c4bbe0/0/0, L_0x1c4bbe0/0/4, C4<0>, C4<0>;
L_0x1c4bbe0 .delay 1 (160,160,160) L_0x1c4bbe0/d;
v0x1ae7ad0_0 .net "a", 0 0, L_0x1c4cbf0;  1 drivers
v0x1ae7b90_0 .net "addSub", 0 0, L_0x1c4a2d0;  1 drivers
v0x1ae7c60_0 .net "andRes", 0 0, L_0x1c495f0;  1 drivers
v0x1ae7d30_0 .net "b", 0 0, L_0x1c49860;  1 drivers
v0x1ae7e00_0 .net "carryIn", 0 0, L_0x1c47500;  1 drivers
v0x1ae7ea0_0 .net "carryOut", 0 0, L_0x1c4a7b0;  1 drivers
v0x1ae7f70_0 .net "initialResult", 0 0, L_0x1c4bbe0;  1 drivers
v0x1ae8010_0 .net "isAdd", 0 0, L_0x1c4ad10;  1 drivers
v0x1ae80b0_0 .net "isAnd", 0 0, L_0x1c4b4d0;  1 drivers
v0x1ae81e0_0 .net "isNand", 0 0, L_0x1c4b6b0;  1 drivers
v0x1ae8280_0 .net "isNor", 0 0, L_0x1c4b460;  1 drivers
v0x1ae8320_0 .net "isOr", 0 0, L_0x1c4ba40;  1 drivers
v0x1ae83e0_0 .net "isSLT", 0 0, L_0x1c4b300;  1 drivers
v0x1ae84a0_0 .net "isSub", 0 0, L_0x1c4af10;  1 drivers
v0x1ae8560_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1ae8600_0 .net "isXor", 0 0, L_0x1c4b120;  1 drivers
v0x1ae86c0_0 .net "nandRes", 0 0, L_0x1c48e20;  1 drivers
v0x1ae8870_0 .net "norRes", 0 0, L_0x1c49e40;  1 drivers
v0x1ae8910_0 .net "orRes", 0 0, L_0x1c473f0;  1 drivers
v0x1ae89b0_0 .net "s0", 0 0, L_0x1c1e900;  1 drivers
v0x1ae8a50_0 .net "s0inv", 0 0, L_0x1c4a9b0;  1 drivers
v0x1ae8b10_0 .net "s1", 0 0, L_0x1c1e9a0;  1 drivers
v0x1ae8bd0_0 .net "s1inv", 0 0, L_0x1ae8170;  1 drivers
v0x1ae8c90_0 .net "s2", 0 0, L_0x1c1ea40;  1 drivers
v0x1ae8d50_0 .net "s2inv", 0 0, L_0x1c4ab60;  1 drivers
v0x1ae8e10_0 .net "xorRes", 0 0, L_0x1c49f00;  1 drivers
S_0x1ae6ed0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1ae6bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1c4a060/d .functor XOR 1, L_0x1c49860, L_0x1c4f7d0, C4<0>, C4<0>;
L_0x1c4a060 .delay 1 (40,40,40) L_0x1c4a060/d;
L_0x1c4a120/d .functor XOR 1, L_0x1c4cbf0, L_0x1c4a060, C4<0>, C4<0>;
L_0x1c4a120 .delay 1 (40,40,40) L_0x1c4a120/d;
L_0x1c4a2d0/d .functor XOR 1, L_0x1c4a120, L_0x1c47500, C4<0>, C4<0>;
L_0x1c4a2d0 .delay 1 (40,40,40) L_0x1c4a2d0/d;
L_0x1c4a4d0/d .functor AND 1, L_0x1c4cbf0, L_0x1c4a060, C4<1>, C4<1>;
L_0x1c4a4d0 .delay 1 (40,40,40) L_0x1c4a4d0/d;
L_0x1c4a740/d .functor AND 1, L_0x1c4a120, L_0x1c47500, C4<1>, C4<1>;
L_0x1c4a740 .delay 1 (40,40,40) L_0x1c4a740/d;
L_0x1c4a7b0/d .functor OR 1, L_0x1c4a4d0, L_0x1c4a740, C4<0>, C4<0>;
L_0x1c4a7b0 .delay 1 (40,40,40) L_0x1c4a7b0/d;
v0x1ae7160_0 .net "AandB", 0 0, L_0x1c4a4d0;  1 drivers
v0x1ae7240_0 .net "BxorSub", 0 0, L_0x1c4a060;  1 drivers
v0x1ae7300_0 .net "a", 0 0, L_0x1c4cbf0;  alias, 1 drivers
v0x1ae73d0_0 .net "b", 0 0, L_0x1c49860;  alias, 1 drivers
v0x1ae7490_0 .net "carryin", 0 0, L_0x1c47500;  alias, 1 drivers
v0x1ae75a0_0 .net "carryout", 0 0, L_0x1c4a7b0;  alias, 1 drivers
v0x1ae7660_0 .net "isSubtract", 0 0, L_0x1c4f7d0;  alias, 1 drivers
v0x1ae7700_0 .net "res", 0 0, L_0x1c4a2d0;  alias, 1 drivers
v0x1ae77c0_0 .net "xAorB", 0 0, L_0x1c4a120;  1 drivers
v0x1ae7910_0 .net "xAorBandCin", 0 0, L_0x1c4a740;  1 drivers
S_0x1ae8ff0 .scope generate, "genblk2[0]" "genblk2[0]" 4 207, 4 207 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1aa2510 .param/l "j" 0 4 207, +C4<00>;
L_0x1c4b8a0/d .functor AND 1, L_0x1c49aa0, L_0x1c54b50, C4<1>, C4<1>;
L_0x1c4b8a0 .delay 1 (40,40,40) L_0x1c4b8a0/d;
v0x1ae93c0_0 .net *"_s1", 0 0, L_0x1c49aa0;  1 drivers
S_0x1ae9460 .scope generate, "genblk2[1]" "genblk2[1]" 4 207, 4 207 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1ae9670 .param/l "j" 0 4 207, +C4<01>;
L_0x1c49be0/d .functor AND 1, L_0x1c49cf0, L_0x1c54b50, C4<1>, C4<1>;
L_0x1c49be0 .delay 1 (40,40,40) L_0x1c49be0/d;
v0x1ae9730_0 .net *"_s1", 0 0, L_0x1c49cf0;  1 drivers
S_0x1ae9810 .scope generate, "genblk2[2]" "genblk2[2]" 4 207, 4 207 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1ae9a20 .param/l "j" 0 4 207, +C4<010>;
L_0x1c4cce0/d .functor AND 1, L_0x1c4cda0, L_0x1c54b50, C4<1>, C4<1>;
L_0x1c4cce0 .delay 1 (40,40,40) L_0x1c4cce0/d;
v0x1ae9ae0_0 .net *"_s1", 0 0, L_0x1c4cda0;  1 drivers
S_0x1ae9bc0 .scope generate, "genblk2[3]" "genblk2[3]" 4 207, 4 207 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1ae9dd0 .param/l "j" 0 4 207, +C4<011>;
L_0x1c4ce40/d .functor AND 1, L_0x1c4d020, L_0x1c54b50, C4<1>, C4<1>;
L_0x1c4ce40 .delay 1 (40,40,40) L_0x1c4ce40/d;
v0x1ae9e90_0 .net *"_s1", 0 0, L_0x1c4d020;  1 drivers
S_0x1ae9f70 .scope generate, "genblk2[4]" "genblk2[4]" 4 207, 4 207 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1aea180 .param/l "j" 0 4 207, +C4<0100>;
L_0x1c4d110/d .functor AND 1, L_0x1c4dcc0, L_0x1c54b50, C4<1>, C4<1>;
L_0x1c4d110 .delay 1 (40,40,40) L_0x1c4d110/d;
v0x1aea240_0 .net *"_s1", 0 0, L_0x1c4dcc0;  1 drivers
S_0x1aea320 .scope generate, "genblk2[5]" "genblk2[5]" 4 207, 4 207 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1aea530 .param/l "j" 0 4 207, +C4<0101>;
L_0x1c4d690/d .functor AND 1, L_0x1c4d750, L_0x1c54b50, C4<1>, C4<1>;
L_0x1c4d690 .delay 1 (40,40,40) L_0x1c4d690/d;
v0x1aea5f0_0 .net *"_s1", 0 0, L_0x1c4d750;  1 drivers
S_0x1aea6d0 .scope generate, "genblk2[6]" "genblk2[6]" 4 207, 4 207 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1aea8e0 .param/l "j" 0 4 207, +C4<0110>;
L_0x1c4d8b0/d .functor AND 1, L_0x1c4d970, L_0x1c54b50, C4<1>, C4<1>;
L_0x1c4d8b0 .delay 1 (40,40,40) L_0x1c4d8b0/d;
v0x1aea9a0_0 .net *"_s1", 0 0, L_0x1c4d970;  1 drivers
S_0x1aeaa80 .scope generate, "genblk2[7]" "genblk2[7]" 4 207, 4 207 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1aeac90 .param/l "j" 0 4 207, +C4<0111>;
L_0x1c4cf00/d .functor AND 1, L_0x1c4dbe0, L_0x1c54b50, C4<1>, C4<1>;
L_0x1c4cf00 .delay 1 (40,40,40) L_0x1c4cf00/d;
v0x1aead50_0 .net *"_s1", 0 0, L_0x1c4dbe0;  1 drivers
S_0x1aeae30 .scope generate, "genblk2[8]" "genblk2[8]" 4 207, 4 207 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1aeb040 .param/l "j" 0 4 207, +C4<01000>;
L_0x1c4e510/d .functor AND 1, L_0x1c4e5d0, L_0x1c54b50, C4<1>, C4<1>;
L_0x1c4e510 .delay 1 (40,40,40) L_0x1c4e510/d;
v0x1aeb100_0 .net *"_s1", 0 0, L_0x1c4e5d0;  1 drivers
S_0x1aeb1e0 .scope generate, "genblk2[9]" "genblk2[9]" 4 207, 4 207 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1aeb3f0 .param/l "j" 0 4 207, +C4<01001>;
L_0x1c4dd60/d .functor AND 1, L_0x1c4de20, L_0x1c54b50, C4<1>, C4<1>;
L_0x1c4dd60 .delay 1 (40,40,40) L_0x1c4dd60/d;
v0x1aeb4b0_0 .net *"_s1", 0 0, L_0x1c4de20;  1 drivers
S_0x1aeb590 .scope generate, "genblk2[10]" "genblk2[10]" 4 207, 4 207 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1aeb7a0 .param/l "j" 0 4 207, +C4<01010>;
L_0x1c4df80/d .functor AND 1, L_0x1c4e040, L_0x1c54b50, C4<1>, C4<1>;
L_0x1c4df80 .delay 1 (40,40,40) L_0x1c4df80/d;
v0x1aeb860_0 .net *"_s1", 0 0, L_0x1c4e040;  1 drivers
S_0x1aeb940 .scope generate, "genblk2[11]" "genblk2[11]" 4 207, 4 207 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1aebb50 .param/l "j" 0 4 207, +C4<01011>;
L_0x1c4e1a0/d .functor AND 1, L_0x1c4e260, L_0x1c54b50, C4<1>, C4<1>;
L_0x1c4e1a0 .delay 1 (40,40,40) L_0x1c4e1a0/d;
v0x1aebc10_0 .net *"_s1", 0 0, L_0x1c4e260;  1 drivers
S_0x1aebcf0 .scope generate, "genblk2[12]" "genblk2[12]" 4 207, 4 207 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1aebf00 .param/l "j" 0 4 207, +C4<01100>;
L_0x1c4edf0/d .functor AND 1, L_0x1c4ee60, L_0x1c54b50, C4<1>, C4<1>;
L_0x1c4edf0 .delay 1 (40,40,40) L_0x1c4edf0/d;
v0x1aebfc0_0 .net *"_s1", 0 0, L_0x1c4ee60;  1 drivers
S_0x1aec0a0 .scope generate, "genblk2[13]" "genblk2[13]" 4 207, 4 207 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1aec2b0 .param/l "j" 0 4 207, +C4<01101>;
L_0x1c4e730/d .functor AND 1, L_0x1c4e7f0, L_0x1c54b50, C4<1>, C4<1>;
L_0x1c4e730 .delay 1 (40,40,40) L_0x1c4e730/d;
v0x1aec370_0 .net *"_s1", 0 0, L_0x1c4e7f0;  1 drivers
S_0x1aec450 .scope generate, "genblk2[14]" "genblk2[14]" 4 207, 4 207 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1aec660 .param/l "j" 0 4 207, +C4<01110>;
L_0x1c4e950/d .functor AND 1, L_0x1c4ea10, L_0x1c54b50, C4<1>, C4<1>;
L_0x1c4e950 .delay 1 (40,40,40) L_0x1c4e950/d;
v0x1aec720_0 .net *"_s1", 0 0, L_0x1c4ea10;  1 drivers
S_0x1aec800 .scope generate, "genblk2[15]" "genblk2[15]" 4 207, 4 207 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1aeca10 .param/l "j" 0 4 207, +C4<01111>;
L_0x1c4dad0/d .functor AND 1, L_0x1c4e3b0, L_0x1c54b50, C4<1>, C4<1>;
L_0x1c4dad0 .delay 1 (40,40,40) L_0x1c4dad0/d;
v0x1aecad0_0 .net *"_s1", 0 0, L_0x1c4e3b0;  1 drivers
S_0x1aecbb0 .scope generate, "genblk2[16]" "genblk2[16]" 4 207, 4 207 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1aecdc0 .param/l "j" 0 4 207, +C4<010000>;
L_0x1c4f860/d .functor AND 1, L_0x1c4f920, L_0x1c54b50, C4<1>, C4<1>;
L_0x1c4f860 .delay 1 (40,40,40) L_0x1c4f860/d;
v0x1aece80_0 .net *"_s1", 0 0, L_0x1c4f920;  1 drivers
S_0x1aecf60 .scope generate, "genblk2[17]" "genblk2[17]" 4 207, 4 207 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1aed170 .param/l "j" 0 4 207, +C4<010001>;
L_0x1c4efc0/d .functor AND 1, L_0x1c4f080, L_0x1c54b50, C4<1>, C4<1>;
L_0x1c4efc0 .delay 1 (40,40,40) L_0x1c4efc0/d;
v0x1aed230_0 .net *"_s1", 0 0, L_0x1c4f080;  1 drivers
S_0x1aed310 .scope generate, "genblk2[18]" "genblk2[18]" 4 207, 4 207 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1aed520 .param/l "j" 0 4 207, +C4<010010>;
L_0x1c4f1e0/d .functor AND 1, L_0x1c4f2a0, L_0x1c54b50, C4<1>, C4<1>;
L_0x1c4f1e0 .delay 1 (40,40,40) L_0x1c4f1e0/d;
v0x1aed5e0_0 .net *"_s1", 0 0, L_0x1c4f2a0;  1 drivers
S_0x1aed6c0 .scope generate, "genblk2[19]" "genblk2[19]" 4 207, 4 207 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1aed8d0 .param/l "j" 0 4 207, +C4<010011>;
L_0x1c4f400/d .functor AND 1, L_0x1c4f4c0, L_0x1c54b50, C4<1>, C4<1>;
L_0x1c4f400 .delay 1 (40,40,40) L_0x1c4f400/d;
v0x1aed990_0 .net *"_s1", 0 0, L_0x1c4f4c0;  1 drivers
S_0x1aeda70 .scope generate, "genblk2[20]" "genblk2[20]" 4 207, 4 207 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1aedc80 .param/l "j" 0 4 207, +C4<010100>;
L_0x1c50130/d .functor AND 1, L_0x1c501f0, L_0x1c54b50, C4<1>, C4<1>;
L_0x1c50130 .delay 1 (40,40,40) L_0x1c50130/d;
v0x1aedd40_0 .net *"_s1", 0 0, L_0x1c501f0;  1 drivers
S_0x1aede20 .scope generate, "genblk2[21]" "genblk2[21]" 4 207, 4 207 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1aee030 .param/l "j" 0 4 207, +C4<010101>;
L_0x1c4fa80/d .functor AND 1, L_0x1c4fb40, L_0x1c54b50, C4<1>, C4<1>;
L_0x1c4fa80 .delay 1 (40,40,40) L_0x1c4fa80/d;
v0x1aee0f0_0 .net *"_s1", 0 0, L_0x1c4fb40;  1 drivers
S_0x1aee1d0 .scope generate, "genblk2[22]" "genblk2[22]" 4 207, 4 207 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1aee3e0 .param/l "j" 0 4 207, +C4<010110>;
L_0x1c4fca0/d .functor AND 1, L_0x1c4fd60, L_0x1c54b50, C4<1>, C4<1>;
L_0x1c4fca0 .delay 1 (40,40,40) L_0x1c4fca0/d;
v0x1aee4a0_0 .net *"_s1", 0 0, L_0x1c4fd60;  1 drivers
S_0x1aee580 .scope generate, "genblk2[23]" "genblk2[23]" 4 207, 4 207 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1aee790 .param/l "j" 0 4 207, +C4<010111>;
L_0x1c4fec0/d .functor AND 1, L_0x1c4ff80, L_0x1c54b50, C4<1>, C4<1>;
L_0x1c4fec0 .delay 1 (40,40,40) L_0x1c4fec0/d;
v0x1aee850_0 .net *"_s1", 0 0, L_0x1c4ff80;  1 drivers
S_0x1aee930 .scope generate, "genblk2[24]" "genblk2[24]" 4 207, 4 207 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1aeeb40 .param/l "j" 0 4 207, +C4<011000>;
L_0x1c50020/d .functor AND 1, L_0x1c50a70, L_0x1c54b50, C4<1>, C4<1>;
L_0x1c50020 .delay 1 (40,40,40) L_0x1c50020/d;
v0x1aeec00_0 .net *"_s1", 0 0, L_0x1c50a70;  1 drivers
S_0x1aeece0 .scope generate, "genblk2[25]" "genblk2[25]" 4 207, 4 207 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1aeeef0 .param/l "j" 0 4 207, +C4<011001>;
L_0x1c50350/d .functor AND 1, L_0x1c50410, L_0x1c54b50, C4<1>, C4<1>;
L_0x1c50350 .delay 1 (40,40,40) L_0x1c50350/d;
v0x1aeefb0_0 .net *"_s1", 0 0, L_0x1c50410;  1 drivers
S_0x1aef090 .scope generate, "genblk2[26]" "genblk2[26]" 4 207, 4 207 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1aef2a0 .param/l "j" 0 4 207, +C4<011010>;
L_0x1c50570/d .functor AND 1, L_0x1c50630, L_0x1c54b50, C4<1>, C4<1>;
L_0x1c50570 .delay 1 (40,40,40) L_0x1c50570/d;
v0x1aef360_0 .net *"_s1", 0 0, L_0x1c50630;  1 drivers
S_0x1aef440 .scope generate, "genblk2[27]" "genblk2[27]" 4 207, 4 207 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1aef650 .param/l "j" 0 4 207, +C4<011011>;
L_0x1c50790/d .functor AND 1, L_0x1c50850, L_0x1c54b50, C4<1>, C4<1>;
L_0x1c50790 .delay 1 (40,40,40) L_0x1c50790/d;
v0x1aef710_0 .net *"_s1", 0 0, L_0x1c50850;  1 drivers
S_0x1aef7f0 .scope generate, "genblk2[28]" "genblk2[28]" 4 207, 4 207 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1aefa00 .param/l "j" 0 4 207, +C4<011100>;
L_0x1c508f0/d .functor AND 1, L_0x1c51310, L_0x1c54b50, C4<1>, C4<1>;
L_0x1c508f0 .delay 1 (40,40,40) L_0x1c508f0/d;
v0x1aefac0_0 .net *"_s1", 0 0, L_0x1c51310;  1 drivers
S_0x1aefba0 .scope generate, "genblk2[29]" "genblk2[29]" 4 207, 4 207 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1aefdb0 .param/l "j" 0 4 207, +C4<011101>;
L_0x1c50bd0/d .functor AND 1, L_0x1c50c90, L_0x1c54b50, C4<1>, C4<1>;
L_0x1c50bd0 .delay 1 (40,40,40) L_0x1c50bd0/d;
v0x1aefe70_0 .net *"_s1", 0 0, L_0x1c50c90;  1 drivers
S_0x1aeff50 .scope generate, "genblk2[30]" "genblk2[30]" 4 207, 4 207 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1af0160 .param/l "j" 0 4 207, +C4<011110>;
L_0x1c50df0/d .functor AND 1, L_0x1c50eb0, L_0x1c54b50, C4<1>, C4<1>;
L_0x1c50df0 .delay 1 (40,40,40) L_0x1c50df0/d;
v0x1af0220_0 .net *"_s1", 0 0, L_0x1c50eb0;  1 drivers
S_0x1af0300 .scope generate, "genblk2[31]" "genblk2[31]" 4 207, 4 207 0, S_0x1a7b370;
 .timescale 0 0;
P_0x1af0510 .param/l "j" 0 4 207, +C4<011111>;
L_0x1c52690/d .functor AND 1, L_0x1c4f670, L_0x1c54b50, C4<1>, C4<1>;
L_0x1c52690 .delay 1 (40,40,40) L_0x1c52690/d;
v0x1af05d0_0 .net *"_s1", 0 0, L_0x1c4f670;  1 drivers
S_0x1af06b0 .scope module, "overflowCalc" "didOverflow" 4 184, 4 12 0, S_0x1a7b370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "overflow"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
    .port_info 4 /INPUT 1 "sub"
L_0x1c52c50/d .functor XOR 1, L_0x1c533f0, L_0x1c4f7d0, C4<0>, C4<0>;
L_0x1c52c50 .delay 1 (40,40,40) L_0x1c52c50/d;
L_0x1c52d10/d .functor NOT 1, L_0x1c541e0, C4<0>, C4<0>, C4<0>;
L_0x1c52d10 .delay 1 (10,10,10) L_0x1c52d10/d;
L_0x1c52e70/d .functor NOT 1, L_0x1c52c50, C4<0>, C4<0>, C4<0>;
L_0x1c52e70 .delay 1 (10,10,10) L_0x1c52e70/d;
L_0x1c52f80/d .functor NOT 1, L_0x1c534e0, C4<0>, C4<0>, C4<0>;
L_0x1c52f80 .delay 1 (10,10,10) L_0x1c52f80/d;
L_0x1c530e0/d .functor AND 1, L_0x1c541e0, L_0x1c52c50, C4<1>, C4<1>;
L_0x1c530e0 .delay 1 (40,40,40) L_0x1c530e0/d;
L_0x1c53b30/d .functor AND 1, L_0x1c52d10, L_0x1c52e70, C4<1>, C4<1>;
L_0x1c53b30 .delay 1 (40,40,40) L_0x1c53b30/d;
L_0x1c53c40/d .functor AND 1, L_0x1c530e0, L_0x1c52f80, C4<1>, C4<1>;
L_0x1c53c40 .delay 1 (40,40,40) L_0x1c53c40/d;
L_0x1c53df0/d .functor AND 1, L_0x1c53b30, L_0x1c534e0, C4<1>, C4<1>;
L_0x1c53df0 .delay 1 (40,40,40) L_0x1c53df0/d;
L_0x1c53ff0/d .functor OR 1, L_0x1c53c40, L_0x1c53df0, C4<0>, C4<0>;
L_0x1c53ff0 .delay 1 (40,40,40) L_0x1c53ff0/d;
v0x1ae9230_0 .net "BxorSub", 0 0, L_0x1c52c50;  1 drivers
v0x1ae9310_0 .net "a", 0 0, L_0x1c541e0;  1 drivers
v0x1af0cb0_0 .net "aAndB", 0 0, L_0x1c530e0;  1 drivers
v0x1af0d80_0 .net "b", 0 0, L_0x1c533f0;  1 drivers
v0x1af0e40_0 .net "negToPos", 0 0, L_0x1c53c40;  1 drivers
v0x1af0f50_0 .net "notA", 0 0, L_0x1c52d10;  1 drivers
v0x1af1010_0 .net "notB", 0 0, L_0x1c52e70;  1 drivers
v0x1af10d0_0 .net "notS", 0 0, L_0x1c52f80;  1 drivers
v0x1af1190_0 .net "notaAndNotb", 0 0, L_0x1c53b30;  1 drivers
v0x1af12e0_0 .net "overflow", 0 0, L_0x1c53ff0;  alias, 1 drivers
v0x1af13a0_0 .net "posToNeg", 0 0, L_0x1c53df0;  1 drivers
v0x1af1460_0 .net "s", 0 0, L_0x1c534e0;  1 drivers
v0x1af1520_0 .net "sub", 0 0, L_0x1c4f7d0;  alias, 1 drivers
S_0x1aa31e0 .scope module, "zeroCalc" "isZero" 4 216, 4 134 0, S_0x1a7b370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "bitt"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c546a0/0/0 .functor OR 1, L_0x1c54a10, L_0x1c54900, L_0x1c55860, L_0x1c55900;
L_0x1c546a0/0/4 .functor OR 1, L_0x1c559f0, L_0x1c55ae0, L_0x1c55bd0, L_0x1c55cc0;
L_0x1c546a0/0/8 .functor OR 1, L_0x1c55e00, L_0x1c55ef0, L_0x1c557b0, L_0x1c561f0;
L_0x1c546a0/0/12 .functor OR 1, L_0x1c56350, L_0x1c56440, L_0x1c565b0, L_0x1c566a0;
L_0x1c546a0/0/16 .functor OR 1, L_0x1c56820, L_0x1c56910, L_0x1c56aa0, L_0x1c56b40;
L_0x1c546a0/0/20 .functor OR 1, L_0x1c56a00, L_0x1c56d30, L_0x1c56c30, L_0x1c56f30;
L_0x1c546a0/0/24 .functor OR 1, L_0x1c56e20, L_0x1c57140, L_0x1c57020, L_0x1c560c0;
L_0x1c546a0/0/28 .functor OR 1, L_0x1c55fe0, L_0x1c57730, L_0x1c57640, L_0x1c578d0;
L_0x1c546a0/1/0 .functor OR 1, L_0x1c546a0/0/0, L_0x1c546a0/0/4, L_0x1c546a0/0/8, L_0x1c546a0/0/12;
L_0x1c546a0/1/4 .functor OR 1, L_0x1c546a0/0/16, L_0x1c546a0/0/20, L_0x1c546a0/0/24, L_0x1c546a0/0/28;
L_0x1c546a0/d .functor NOR 1, L_0x1c546a0/1/0, L_0x1c546a0/1/4, C4<0>, C4<0>;
L_0x1c546a0 .delay 1 (320,320,320) L_0x1c546a0/d;
v0x1aa33d0_0 .net *"_s10", 0 0, L_0x1c559f0;  1 drivers
v0x1aa34d0_0 .net *"_s12", 0 0, L_0x1c55ae0;  1 drivers
v0x1af1df0_0 .net *"_s14", 0 0, L_0x1c55bd0;  1 drivers
v0x1af1ee0_0 .net *"_s16", 0 0, L_0x1c55cc0;  1 drivers
v0x1af1fc0_0 .net *"_s18", 0 0, L_0x1c55e00;  1 drivers
v0x1af20f0_0 .net *"_s2", 0 0, L_0x1c54a10;  1 drivers
v0x1af21d0_0 .net *"_s20", 0 0, L_0x1c55ef0;  1 drivers
v0x1af22b0_0 .net *"_s22", 0 0, L_0x1c557b0;  1 drivers
v0x1af2390_0 .net *"_s24", 0 0, L_0x1c561f0;  1 drivers
v0x1af2500_0 .net *"_s26", 0 0, L_0x1c56350;  1 drivers
v0x1af25e0_0 .net *"_s28", 0 0, L_0x1c56440;  1 drivers
v0x1af26c0_0 .net *"_s30", 0 0, L_0x1c565b0;  1 drivers
v0x1af27a0_0 .net *"_s32", 0 0, L_0x1c566a0;  1 drivers
v0x1af2880_0 .net *"_s34", 0 0, L_0x1c56820;  1 drivers
v0x1af2960_0 .net *"_s36", 0 0, L_0x1c56910;  1 drivers
v0x1af2a40_0 .net *"_s38", 0 0, L_0x1c56aa0;  1 drivers
v0x1af2b20_0 .net *"_s4", 0 0, L_0x1c54900;  1 drivers
v0x1af2cd0_0 .net *"_s40", 0 0, L_0x1c56b40;  1 drivers
v0x1af2d70_0 .net *"_s42", 0 0, L_0x1c56a00;  1 drivers
v0x1af2e50_0 .net *"_s44", 0 0, L_0x1c56d30;  1 drivers
v0x1af2f30_0 .net *"_s46", 0 0, L_0x1c56c30;  1 drivers
v0x1af3010_0 .net *"_s48", 0 0, L_0x1c56f30;  1 drivers
v0x1af30f0_0 .net *"_s50", 0 0, L_0x1c56e20;  1 drivers
v0x1af31d0_0 .net *"_s52", 0 0, L_0x1c57140;  1 drivers
v0x1af32b0_0 .net *"_s54", 0 0, L_0x1c57020;  1 drivers
v0x1af3390_0 .net *"_s56", 0 0, L_0x1c560c0;  1 drivers
v0x1af3470_0 .net *"_s58", 0 0, L_0x1c55fe0;  1 drivers
v0x1af3550_0 .net *"_s6", 0 0, L_0x1c55860;  1 drivers
v0x1af3630_0 .net *"_s60", 0 0, L_0x1c57730;  1 drivers
v0x1af3710_0 .net *"_s62", 0 0, L_0x1c57640;  1 drivers
v0x1af37f0_0 .net *"_s64", 0 0, L_0x1c578d0;  1 drivers
v0x1af38d0_0 .net *"_s8", 0 0, L_0x1c55900;  1 drivers
v0x1af39b0_0 .net8 "bitt", 31 0, RS_0x7fef22a79e68;  alias, 2 drivers
v0x1af2c00_0 .net "out", 0 0, L_0x1c546a0;  alias, 1 drivers
L_0x1c54a10 .part RS_0x7fef22a79e68, 0, 1;
L_0x1c54900 .part RS_0x7fef22a79e68, 1, 1;
L_0x1c55860 .part RS_0x7fef22a79e68, 2, 1;
L_0x1c55900 .part RS_0x7fef22a79e68, 3, 1;
L_0x1c559f0 .part RS_0x7fef22a79e68, 4, 1;
L_0x1c55ae0 .part RS_0x7fef22a79e68, 5, 1;
L_0x1c55bd0 .part RS_0x7fef22a79e68, 6, 1;
L_0x1c55cc0 .part RS_0x7fef22a79e68, 7, 1;
L_0x1c55e00 .part RS_0x7fef22a79e68, 8, 1;
L_0x1c55ef0 .part RS_0x7fef22a79e68, 9, 1;
L_0x1c557b0 .part RS_0x7fef22a79e68, 10, 1;
L_0x1c561f0 .part RS_0x7fef22a79e68, 11, 1;
L_0x1c56350 .part RS_0x7fef22a79e68, 12, 1;
L_0x1c56440 .part RS_0x7fef22a79e68, 13, 1;
L_0x1c565b0 .part RS_0x7fef22a79e68, 14, 1;
L_0x1c566a0 .part RS_0x7fef22a79e68, 15, 1;
L_0x1c56820 .part RS_0x7fef22a79e68, 16, 1;
L_0x1c56910 .part RS_0x7fef22a79e68, 17, 1;
L_0x1c56aa0 .part RS_0x7fef22a79e68, 18, 1;
L_0x1c56b40 .part RS_0x7fef22a79e68, 19, 1;
L_0x1c56a00 .part RS_0x7fef22a79e68, 20, 1;
L_0x1c56d30 .part RS_0x7fef22a79e68, 21, 1;
L_0x1c56c30 .part RS_0x7fef22a79e68, 22, 1;
L_0x1c56f30 .part RS_0x7fef22a79e68, 23, 1;
L_0x1c56e20 .part RS_0x7fef22a79e68, 24, 1;
L_0x1c57140 .part RS_0x7fef22a79e68, 25, 1;
L_0x1c57020 .part RS_0x7fef22a79e68, 26, 1;
L_0x1c560c0 .part RS_0x7fef22a79e68, 27, 1;
L_0x1c55fe0 .part RS_0x7fef22a79e68, 28, 1;
L_0x1c57730 .part RS_0x7fef22a79e68, 29, 1;
L_0x1c57640 .part RS_0x7fef22a79e68, 30, 1;
L_0x1c578d0 .part RS_0x7fef22a79e68, 31, 1;
S_0x1af7130 .scope module, "datamem" "datamemory" 3 150, 5 8 0, S_0x19f10e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 32 "dataOut"
    .port_info 2 /INPUT 32 "address"
    .port_info 3 /INPUT 1 "writeEnable"
    .port_info 4 /INPUT 32 "dataIn"
P_0x1af72b0 .param/l "addresswidth" 0 5 10, +C4<00000000000000000000000000100000>;
P_0x1af72f0 .param/l "depth" 0 5 11, +C4<00000000000000000000010000000000>;
P_0x1af7330 .param/l "width" 0 5 12, +C4<00000000000000000000000000100000>;
v0x1af75d0_0 .net8 "address", 31 0, RS_0x7fef22a79e68;  alias, 2 drivers
v0x1af7700_0 .net "clk", 0 0, v0x1b1d7e0_0;  alias, 1 drivers
v0x1af77c0_0 .net "dataIn", 31 0, L_0x1bf6ea0;  alias, 1 drivers
v0x1af7880_0 .var "dataOut", 31 0;
v0x1af7960 .array "memory", 0 1023, 31 0;
v0x1af7a70_0 .net "writeEnable", 0 0, v0x1af9fd0_0;  alias, 1 drivers
E_0x193db20 .event posedge, v0x1af7700_0;
S_0x1af7bd0 .scope module, "decoder" "instructiondecoder" 3 40, 6 2 0, S_0x19f10e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "OP"
    .port_info 1 /OUTPUT 5 "RT"
    .port_info 2 /OUTPUT 5 "RS"
    .port_info 3 /OUTPUT 5 "RD"
    .port_info 4 /OUTPUT 16 "IMM16"
    .port_info 5 /OUTPUT 26 "TA"
    .port_info 6 /OUTPUT 5 "SHAMT"
    .port_info 7 /OUTPUT 6 "FUNCT"
    .port_info 8 /OUTPUT 32 "INSTRUCT"
    .port_info 9 /INPUT 32 "readAddress"
    .port_info 10 /INPUT 1 "Clk"
L_0x1b2e270 .functor BUFZ 32, L_0x1b1daa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1af8860_0 .net "Clk", 0 0, v0x1b1d7e0_0;  alias, 1 drivers
v0x1af8970_0 .net "FUNCT", 5 0, L_0x1b2e1d0;  alias, 1 drivers
v0x1af8a50_0 .net "IMM16", 15 0, L_0x1b2dee0;  alias, 1 drivers
v0x1af8b10_0 .net "INSTRUCT", 31 0, L_0x1b2e270;  alias, 1 drivers
v0x1af8bf0_0 .net "OP", 5 0, L_0x1b2db40;  alias, 1 drivers
v0x1af8d20_0 .net "RD", 4 0, L_0x1b2de40;  alias, 1 drivers
v0x1af8e00_0 .net "RS", 4 0, L_0x1b2dd10;  alias, 1 drivers
v0x1af8ee0_0 .net "RT", 4 0, L_0x1b2dbe0;  alias, 1 drivers
v0x1af8fc0_0 .net "SHAMT", 4 0, L_0x1b2e130;  alias, 1 drivers
v0x1af90f0_0 .net "TA", 25 0, L_0x1b2df80;  alias, 1 drivers
v0x1af91d0_0 .net "instructions", 31 0, L_0x1b1daa0;  1 drivers
v0x1af92c0_0 .net "readAddress", 31 0, v0x1afeb90_0;  alias, 1 drivers
L_0x1b2db40 .part L_0x1b1daa0, 26, 6;
L_0x1b2dbe0 .part L_0x1b1daa0, 16, 5;
L_0x1b2dd10 .part L_0x1b1daa0, 21, 5;
L_0x1b2de40 .part L_0x1b1daa0, 11, 5;
L_0x1b2dee0 .part L_0x1b1daa0, 0, 16;
L_0x1b2df80 .part L_0x1b1daa0, 0, 26;
L_0x1b2e130 .part L_0x1b1daa0, 6, 5;
L_0x1b2e1d0 .part L_0x1b1daa0, 0, 6;
S_0x1af7f60 .scope module, "instructionMem" "memory_test" 6 19, 7 1 0, S_0x1af7bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "regWE"
    .port_info 2 /INPUT 32 "Addr"
    .port_info 3 /INPUT 32 "DataIn"
    .port_info 4 /OUTPUT 32 "DataOut"
L_0x1b1daa0 .functor BUFZ 32, L_0x1b1d9e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1af81d0_0 .net "Addr", 31 0, v0x1afeb90_0;  alias, 1 drivers
L_0x7fef22a2b060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1af82b0_0 .net "DataIn", 31 0, L_0x7fef22a2b060;  1 drivers
v0x1af8370_0 .net "DataOut", 31 0, L_0x1b1daa0;  alias, 1 drivers
v0x1af8460_0 .net *"_s0", 31 0, L_0x1b1d9e0;  1 drivers
v0x1af8540_0 .net "clk", 0 0, v0x1b1d7e0_0;  alias, 1 drivers
v0x1af8630 .array "mem", 0 1023, 31 0;
L_0x7fef22a2b018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1af86d0_0 .net "regWE", 0 0, L_0x7fef22a2b018;  1 drivers
L_0x1b1d9e0 .array/port v0x1af8630, v0x1afeb90_0;
S_0x1af9520 .scope module, "lut" "instructionLUT" 3 52, 8 19 0, S_0x19f10e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "OP"
    .port_info 1 /INPUT 6 "FUNCT"
    .port_info 2 /INPUT 1 "zero"
    .port_info 3 /INPUT 1 "overflow"
    .port_info 4 /OUTPUT 1 "RegDst"
    .port_info 5 /OUTPUT 1 "RegWr"
    .port_info 6 /OUTPUT 1 "MemWr"
    .port_info 7 /OUTPUT 1 "MemToReg"
    .port_info 8 /OUTPUT 3 "ALUctrl"
    .port_info 9 /OUTPUT 1 "ALUsrc"
    .port_info 10 /OUTPUT 1 "IsJump"
    .port_info 11 /OUTPUT 1 "IsJAL"
    .port_info 12 /OUTPUT 1 "IsJR"
    .port_info 13 /OUTPUT 1 "IsBranch"
v0x1af9930_0 .var "ALUctrl", 2 0;
v0x1af9a40_0 .var "ALUsrc", 0 0;
v0x1af9ae0_0 .net "FUNCT", 5 0, L_0x1b2e1d0;  alias, 1 drivers
v0x1af9be0_0 .var "IsBranch", 0 0;
v0x1af9c80_0 .var "IsJAL", 0 0;
v0x1af9d90_0 .var "IsJR", 0 0;
v0x1af9e50_0 .var "IsJump", 0 0;
v0x1af9f10_0 .var "MemToReg", 0 0;
v0x1af9fd0_0 .var "MemWr", 0 0;
v0x1afa100_0 .net "OP", 5 0, L_0x1b2db40;  alias, 1 drivers
v0x1afa1d0_0 .var "RegDst", 0 0;
v0x1afa270_0 .var "RegWr", 0 0;
v0x1afa330_0 .net "overflow", 0 0, L_0x1c53ff0;  alias, 1 drivers
v0x1afa3d0_0 .net "zero", 0 0, L_0x1c546a0;  alias, 1 drivers
E_0x1af98d0 .event edge, v0x1af12e0_0, v0x1af2c00_0, v0x1af8970_0, v0x1af8bf0_0;
S_0x1afa700 .scope module, "muxalusrc" "mux2" 3 145, 9 22 0, S_0x19f10e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x1afa8d0 .param/l "W" 0 9 22, +C4<00000000000000000000000000100000>;
v0x1afa970_0 .net "in0", 31 0, L_0x1bf6ea0;  alias, 1 drivers
v0x1afaa40_0 .net "in1", 31 0, L_0x1c57c00;  alias, 1 drivers
v0x1afaae0_0 .net "out", 31 0, L_0x1c57fb0;  alias, 1 drivers
v0x1afabe0_0 .net "sel", 0 0, v0x1af9a40_0;  alias, 1 drivers
L_0x1c57fb0 .functor MUXZ 32, L_0x1bf6ea0, L_0x1c57c00, v0x1af9a40_0, C4<>;
S_0x1afad20 .scope module, "muxisbranch" "mux2" 3 96, 9 22 0, S_0x19f10e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x1afaef0 .param/l "W" 0 9 22, +C4<00000000000000000000000000100000>;
v0x1afb030_0 .net8 "in0", 31 0, RS_0x7fef22ab7198;  alias, 2 drivers
v0x1afb110_0 .net8 "in1", 31 0, RS_0x7fef22ab6778;  alias, 2 drivers
v0x1afb220_0 .net "out", 31 0, L_0x1bf10e0;  alias, 1 drivers
v0x1afb310_0 .net "sel", 0 0, v0x1af9be0_0;  alias, 1 drivers
L_0x1bf10e0 .functor MUXZ 32, RS_0x7fef22ab7198, RS_0x7fef22ab6778, v0x1af9be0_0, C4<>;
S_0x1afb470 .scope module, "muxisjaldin" "mux2" 3 121, 9 22 0, S_0x19f10e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x1af7da0 .param/l "W" 0 9 22, +C4<00000000000000000000000000100000>;
v0x1afb790_0 .net "in0", 31 0, L_0x1c58050;  alias, 1 drivers
v0x1afb890_0 .net8 "in1", 31 0, RS_0x7fef22ab7198;  alias, 2 drivers
v0x1afb9e0_0 .net "out", 31 0, L_0x1bf1a50;  alias, 1 drivers
v0x1afbad0_0 .net "sel", 0 0, v0x1af9c80_0;  alias, 1 drivers
L_0x1bf1a50 .functor MUXZ 32, L_0x1c58050, RS_0x7fef22ab7198, v0x1af9c80_0, C4<>;
S_0x1afbc30 .scope module, "muxisjr" "mux2" 3 106, 9 22 0, S_0x19f10e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x1afbdb0 .param/l "W" 0 9 22, +C4<00000000000000000000000000100000>;
v0x1afbf80_0 .net "in0", 31 0, L_0x1bf13e0;  alias, 1 drivers
v0x1afc020_0 .net "in1", 31 0, L_0x1bf5b50;  alias, 1 drivers
v0x1afc110_0 .net "out", 31 0, L_0x1bf1510;  alias, 1 drivers
v0x1afc1e0_0 .net "sel", 0 0, v0x1af9d90_0;  alias, 1 drivers
L_0x1bf1510 .functor MUXZ 32, L_0x1bf13e0, L_0x1bf5b50, v0x1af9d90_0, C4<>;
S_0x1afc340 .scope module, "muxisjump" "mux2" 3 101, 9 22 0, S_0x19f10e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x1afc510 .param/l "W" 0 9 22, +C4<00000000000000000000000000100000>;
v0x1afc620_0 .net "in0", 31 0, L_0x1bf10e0;  alias, 1 drivers
v0x1afc730_0 .net "in1", 31 0, L_0x1b900b0;  alias, 1 drivers
v0x1afc800_0 .net "out", 31 0, L_0x1bf13e0;  alias, 1 drivers
v0x1afc900_0 .net "sel", 0 0, v0x1af9e50_0;  alias, 1 drivers
L_0x1bf13e0 .functor MUXZ 32, L_0x1bf10e0, L_0x1b900b0, v0x1af9e50_0, C4<>;
S_0x1afca20 .scope module, "muxixjalaw" "mux2" 3 116, 9 22 0, S_0x19f10e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in0"
    .port_info 1 /INPUT 5 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 5 "out"
P_0x1afcbf0 .param/l "W" 0 9 22, +C4<00000000000000000000000000000101>;
v0x1afcdc0_0 .net "in0", 4 0, L_0x1bf1640;  alias, 1 drivers
L_0x7fef22a2b258 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x1afce60_0 .net "in1", 4 0, L_0x7fef22a2b258;  1 drivers
v0x1afcf40_0 .net "out", 4 0, L_0x1bf1770;  alias, 1 drivers
v0x1afd030_0 .net "sel", 0 0, v0x1af9c80_0;  alias, 1 drivers
L_0x1bf1770 .functor MUXZ 5, L_0x1bf1640, L_0x7fef22a2b258, v0x1af9c80_0, C4<>;
S_0x1afd1a0 .scope module, "muxmem2reg" "mux2" 3 156, 9 22 0, S_0x19f10e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x1afd370 .param/l "W" 0 9 22, +C4<00000000000000000000000000100000>;
v0x1afd480_0 .net8 "in0", 31 0, RS_0x7fef22a79e68;  alias, 2 drivers
v0x1afd560_0 .net "in1", 31 0, v0x1af7880_0;  alias, 1 drivers
v0x1afd650_0 .net "out", 31 0, L_0x1c58050;  alias, 1 drivers
v0x1afd750_0 .net "sel", 0 0, v0x1af9f10_0;  alias, 1 drivers
L_0x1c58050 .functor MUXZ 32, RS_0x7fef22a79e68, v0x1af7880_0, v0x1af9f10_0, C4<>;
S_0x1afd870 .scope module, "muxregdst" "mux2" 3 111, 9 22 0, S_0x19f10e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in0"
    .port_info 1 /INPUT 5 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 5 "out"
P_0x1afda40 .param/l "W" 0 9 22, +C4<00000000000000000000000000000101>;
v0x1afdc10_0 .net "in0", 4 0, L_0x1b2dbe0;  alias, 1 drivers
v0x1afdce0_0 .net "in1", 4 0, L_0x1b2de40;  alias, 1 drivers
v0x1afddb0_0 .net "out", 4 0, L_0x1bf1640;  alias, 1 drivers
v0x1afdeb0_0 .net "sel", 0 0, v0x1afa1d0_0;  alias, 1 drivers
L_0x1bf1640 .functor MUXZ 5, L_0x1b2dbe0, L_0x1b2de40, v0x1afa1d0_0, C4<>;
S_0x1afdfb0 .scope module, "muxshift2" "mux2" 3 83, 9 22 0, S_0x19f10e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x1afe180 .param/l "W" 0 9 22, +C4<00000000000000000000000000100000>;
v0x1afe290_0 .net "in0", 31 0, L_0x1b8fa40;  alias, 1 drivers
v0x1afe390_0 .net "in1", 31 0, L_0x1b8ff80;  alias, 1 drivers
v0x1afe470_0 .net "out", 31 0, L_0x1b900b0;  alias, 1 drivers
v0x1afe590_0 .net "sel", 0 0, v0x1af9be0_0;  alias, 1 drivers
L_0x1b900b0 .functor MUXZ 32, L_0x1b8fa40, L_0x1b8ff80, v0x1af9be0_0, C4<>;
S_0x1afe700 .scope module, "pccounter" "dff" 3 67, 9 7 0, S_0x19f10e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "trigger"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 32 "d"
    .port_info 3 /OUTPUT 32 "q"
P_0x1afe8d0 .param/l "W" 0 9 7, +C4<00000000000000000000000000100000>;
v0x1afe9e0_0 .net "d", 31 0, L_0x1bf1510;  alias, 1 drivers
L_0x7fef22a2b0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1afeaf0_0 .net "enable", 0 0, L_0x7fef22a2b0a8;  1 drivers
v0x1afeb90_0 .var "q", 31 0;
v0x1afec60_0 .net "trigger", 0 0, v0x1b1d7e0_0;  alias, 1 drivers
S_0x1afedb0 .scope module, "register" "regfile" 3 126, 10 9 0, S_0x19f10e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "ReadData1"
    .port_info 1 /OUTPUT 32 "ReadData2"
    .port_info 2 /INPUT 32 "WriteData"
    .port_info 3 /INPUT 5 "ReadRegister1"
    .port_info 4 /INPUT 5 "ReadRegister2"
    .port_info 5 /INPUT 5 "WriteRegister"
    .port_info 6 /INPUT 1 "RegWrite"
    .port_info 7 /INPUT 1 "Clk"
v0x1b19e10_0 .net "Clk", 0 0, v0x1b1d7e0_0;  alias, 1 drivers
v0x1b19ed0_0 .net "DecoderOutput", 31 0, L_0x1bf2690;  1 drivers
v0x1b13c40_0 .net "ReadData1", 31 0, L_0x1bf5b50;  alias, 1 drivers
v0x1b19f90_0 .net "ReadData2", 31 0, L_0x1bf6ea0;  alias, 1 drivers
v0x1b1a030_0 .net "ReadRegister1", 4 0, L_0x1b2dd10;  alias, 1 drivers
v0x1b1a170_0 .net "ReadRegister2", 4 0, L_0x1b2dbe0;  alias, 1 drivers
v0x1b1a210_0 .net "RegWrite", 0 0, v0x1afa270_0;  alias, 1 drivers
v0x1b1a2b0 .array "RegisterOutput", 0 31;
v0x1b1a2b0_0 .net v0x1b1a2b0 0, 31 0, v0x1b19bb0_0; 1 drivers
v0x1b1a2b0_1 .net v0x1b1a2b0 1, 31 0, v0x1b00070_0; 1 drivers
v0x1b1a2b0_2 .net v0x1b1a2b0 2, 31 0, v0x1b00a70_0; 1 drivers
v0x1b1a2b0_3 .net v0x1b1a2b0 3, 31 0, v0x1b013b0_0; 1 drivers
v0x1b1a2b0_4 .net v0x1b1a2b0 4, 31 0, v0x1b01e20_0; 1 drivers
v0x1b1a2b0_5 .net v0x1b1a2b0 5, 31 0, v0x1b028f0_0; 1 drivers
v0x1b1a2b0_6 .net v0x1b1a2b0 6, 31 0, v0x1b031e0_0; 1 drivers
v0x1b1a2b0_7 .net v0x1b1a2b0 7, 31 0, v0x1b03bf0_0; 1 drivers
v0x1b1a2b0_8 .net v0x1b1a2b0 8, 31 0, v0x1b046b0_0; 1 drivers
v0x1b1a2b0_9 .net v0x1b1a2b0 9, 31 0, v0x1b05030_0; 1 drivers
v0x1b1a2b0_10 .net v0x1b1a2b0 10, 31 0, v0x1b059a0_0; 1 drivers
v0x1b1a2b0_11 .net v0x1b1a2b0 11, 31 0, v0x1b063b0_0; 1 drivers
v0x1b1a2b0_12 .net v0x1b1a2b0 12, 31 0, v0x1b06d20_0; 1 drivers
v0x1b1a2b0_13 .net v0x1b1a2b0 13, 31 0, v0x1b078a0_0; 1 drivers
v0x1b1a2b0_14 .net v0x1b1a2b0 14, 31 0, v0x1b081c0_0; 1 drivers
v0x1b1a2b0_15 .net v0x1b1a2b0 15, 31 0, v0x1b08bd0_0; 1 drivers
v0x1b1a2b0_16 .net v0x1b1a2b0 16, 31 0, v0x1b045a0_0; 1 drivers
v0x1b1a2b0_17 .net v0x1b1a2b0 17, 31 0, v0x1b0a0d0_0; 1 drivers
v0x1b1a2b0_18 .net v0x1b1a2b0 18, 31 0, v0x1b0aa70_0; 1 drivers
v0x1b1a2b0_19 .net v0x1b1a2b0 19, 31 0, v0x1b0b430_0; 1 drivers
v0x1b1a2b0_20 .net v0x1b1a2b0 20, 31 0, v0x1b0bdf0_0; 1 drivers
v0x1b1a2b0_21 .net v0x1b1a2b0 21, 31 0, v0x1b0c7b0_0; 1 drivers
v0x1b1a2b0_22 .net v0x1b1a2b0 22, 31 0, v0x1b0d170_0; 1 drivers
v0x1b1a2b0_23 .net v0x1b1a2b0 23, 31 0, v0x1b0db30_0; 1 drivers
v0x1b1a2b0_24 .net v0x1b1a2b0 24, 31 0, v0x1b0e4f0_0; 1 drivers
v0x1b1a2b0_25 .net v0x1b1a2b0 25, 31 0, v0x1b0eeb0_0; 1 drivers
v0x1b1a2b0_26 .net v0x1b1a2b0 26, 31 0, v0x1b0f870_0; 1 drivers
v0x1b1a2b0_27 .net v0x1b1a2b0 27, 31 0, v0x1b10230_0; 1 drivers
v0x1b1a2b0_28 .net v0x1b1a2b0 28, 31 0, v0x1b10bf0_0; 1 drivers
v0x1b1a2b0_29 .net v0x1b1a2b0 29, 31 0, v0x1b07750_0; 1 drivers
v0x1b1a2b0_30 .net v0x1b1a2b0 30, 31 0, v0x1b12140_0; 1 drivers
v0x1b1a2b0_31 .net v0x1b1a2b0 31, 31 0, v0x1b12b00_0; 1 drivers
v0x1b1a460_0 .net "WriteData", 31 0, L_0x1bf1a50;  alias, 1 drivers
v0x1b095c0_0 .net "WriteRegister", 4 0, L_0x1bf1770;  alias, 1 drivers
L_0x1bf1af0 .part L_0x1bf2690, 1, 1;
L_0x1bf1b90 .part L_0x1bf2690, 2, 1;
L_0x1bf1c30 .part L_0x1bf2690, 3, 1;
L_0x1bf1d60 .part L_0x1bf2690, 4, 1;
L_0x1bf1e00 .part L_0x1bf2690, 5, 1;
L_0x1bf1ea0 .part L_0x1bf2690, 6, 1;
L_0x1bf1f40 .part L_0x1bf2690, 7, 1;
L_0x1bf20f0 .part L_0x1bf2690, 8, 1;
L_0x1bf2190 .part L_0x1bf2690, 9, 1;
L_0x1bf2230 .part L_0x1bf2690, 10, 1;
L_0x1bf22d0 .part L_0x1bf2690, 11, 1;
L_0x1bf2370 .part L_0x1bf2690, 12, 1;
L_0x1bf2410 .part L_0x1bf2690, 13, 1;
L_0x1bf24b0 .part L_0x1bf2690, 14, 1;
L_0x1bf2550 .part L_0x1bf2690, 15, 1;
L_0x1bf1fe0 .part L_0x1bf2690, 16, 1;
L_0x1bf2800 .part L_0x1bf2690, 17, 1;
L_0x1bf28a0 .part L_0x1bf2690, 18, 1;
L_0x1bf29e0 .part L_0x1bf2690, 19, 1;
L_0x1bf2a80 .part L_0x1bf2690, 20, 1;
L_0x1bf2940 .part L_0x1bf2690, 21, 1;
L_0x1bf2bd0 .part L_0x1bf2690, 22, 1;
L_0x1bf2b20 .part L_0x1bf2690, 23, 1;
L_0x1bf2d30 .part L_0x1bf2690, 24, 1;
L_0x1bf2c70 .part L_0x1bf2690, 25, 1;
L_0x1bf2ea0 .part L_0x1bf2690, 26, 1;
L_0x1bf2dd0 .part L_0x1bf2690, 27, 1;
L_0x1bf3020 .part L_0x1bf2690, 28, 1;
L_0x1bf2f40 .part L_0x1bf2690, 29, 1;
L_0x1bf31b0 .part L_0x1bf2690, 30, 1;
L_0x1bf30c0 .part L_0x1bf2690, 31, 1;
S_0x1aff160 .scope module, "decoder" "decoder1to32" 10 24, 10 87 0, S_0x1afedb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 5 "address"
v0x1aff380_0 .net *"_s0", 31 0, L_0x1bf25f0;  1 drivers
L_0x7fef22a2b2a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1aff480_0 .net *"_s3", 30 0, L_0x7fef22a2b2a0;  1 drivers
v0x1aff560_0 .net "address", 4 0, L_0x1bf1770;  alias, 1 drivers
v0x1aff660_0 .net "enable", 0 0, v0x1afa270_0;  alias, 1 drivers
v0x1aff730_0 .net "out", 31 0, L_0x1bf2690;  alias, 1 drivers
L_0x1bf25f0 .concat [ 1 31 0 0], v0x1afa270_0, L_0x7fef22a2b2a0;
L_0x1bf2690 .shift/l 32, L_0x1bf25f0, L_0x1bf1770;
S_0x1aff8a0 .scope generate, "genblk1[1]" "genblk1[1]" 10 28, 10 28 0, S_0x1afedb0;
 .timescale 0 0;
P_0x1affa90 .param/l "i" 0 10 28, +C4<01>;
S_0x1affb50 .scope module, "register" "register32" 10 29, 10 51 0, S_0x1aff8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1affd20 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x1affe30_0 .net "clk", 0 0, v0x1b1d7e0_0;  alias, 1 drivers
v0x1afff80_0 .net "d", 31 0, L_0x1bf1a50;  alias, 1 drivers
v0x1b00070_0 .var "q", 31 0;
v0x1b00140_0 .net "wrenable", 0 0, L_0x1bf1af0;  1 drivers
S_0x1b002b0 .scope generate, "genblk1[2]" "genblk1[2]" 10 28, 10 28 0, S_0x1afedb0;
 .timescale 0 0;
P_0x1b004a0 .param/l "i" 0 10 28, +C4<010>;
S_0x1b00540 .scope module, "register" "register32" 10 29, 10 51 0, S_0x1b002b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1b00710 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x1b008e0_0 .net "clk", 0 0, v0x1b1d7e0_0;  alias, 1 drivers
v0x1b00980_0 .net "d", 31 0, L_0x1bf1a50;  alias, 1 drivers
v0x1b00a70_0 .var "q", 31 0;
v0x1b00b10_0 .net "wrenable", 0 0, L_0x1bf1b90;  1 drivers
S_0x1b00c80 .scope generate, "genblk1[3]" "genblk1[3]" 10 28, 10 28 0, S_0x1afedb0;
 .timescale 0 0;
P_0x1b00e90 .param/l "i" 0 10 28, +C4<011>;
S_0x1b00f50 .scope module, "register" "register32" 10 29, 10 51 0, S_0x1b00c80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1b01120 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x1b01230_0 .net "clk", 0 0, v0x1b1d7e0_0;  alias, 1 drivers
v0x1b012f0_0 .net "d", 31 0, L_0x1bf1a50;  alias, 1 drivers
v0x1b013b0_0 .var "q", 31 0;
v0x1b014a0_0 .net "wrenable", 0 0, L_0x1bf1c30;  1 drivers
S_0x1b01610 .scope generate, "genblk1[4]" "genblk1[4]" 10 28, 10 28 0, S_0x1afedb0;
 .timescale 0 0;
P_0x1b01870 .param/l "i" 0 10 28, +C4<0100>;
S_0x1b01930 .scope module, "register" "register32" 10 29, 10 51 0, S_0x1b01610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1b01b00 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x1b01c10_0 .net "clk", 0 0, v0x1b1d7e0_0;  alias, 1 drivers
v0x1b01cd0_0 .net "d", 31 0, L_0x1bf1a50;  alias, 1 drivers
v0x1b01e20_0 .var "q", 31 0;
v0x1b01f10_0 .net "wrenable", 0 0, L_0x1bf1d60;  1 drivers
S_0x1b02080 .scope generate, "genblk1[5]" "genblk1[5]" 10 28, 10 28 0, S_0x1afedb0;
 .timescale 0 0;
P_0x1b02240 .param/l "i" 0 10 28, +C4<0101>;
S_0x1b02300 .scope module, "register" "register32" 10 29, 10 51 0, S_0x1b02080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1b024d0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x1b026a0_0 .net "clk", 0 0, v0x1b1d7e0_0;  alias, 1 drivers
v0x1b02850_0 .net "d", 31 0, L_0x1bf1a50;  alias, 1 drivers
v0x1b028f0_0 .var "q", 31 0;
v0x1b02990_0 .net "wrenable", 0 0, L_0x1bf1e00;  1 drivers
S_0x1b02ab0 .scope generate, "genblk1[6]" "genblk1[6]" 10 28, 10 28 0, S_0x1afedb0;
 .timescale 0 0;
P_0x1b02cc0 .param/l "i" 0 10 28, +C4<0110>;
S_0x1b02d80 .scope module, "register" "register32" 10 29, 10 51 0, S_0x1b02ab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1b02f50 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x1b03060_0 .net "clk", 0 0, v0x1b1d7e0_0;  alias, 1 drivers
v0x1b03120_0 .net "d", 31 0, L_0x1bf1a50;  alias, 1 drivers
v0x1b031e0_0 .var "q", 31 0;
v0x1b032d0_0 .net "wrenable", 0 0, L_0x1bf1ea0;  1 drivers
S_0x1b03440 .scope generate, "genblk1[7]" "genblk1[7]" 10 28, 10 28 0, S_0x1afedb0;
 .timescale 0 0;
P_0x1b03650 .param/l "i" 0 10 28, +C4<0111>;
S_0x1b03710 .scope module, "register" "register32" 10 29, 10 51 0, S_0x1b03440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1b038e0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x1b03ab0_0 .net "clk", 0 0, v0x1b1d7e0_0;  alias, 1 drivers
v0x1b03b50_0 .net "d", 31 0, L_0x1bf1a50;  alias, 1 drivers
v0x1b03bf0_0 .var "q", 31 0;
v0x1b03cc0_0 .net "wrenable", 0 0, L_0x1bf1f40;  1 drivers
S_0x1b03e30 .scope generate, "genblk1[8]" "genblk1[8]" 10 28, 10 28 0, S_0x1afedb0;
 .timescale 0 0;
P_0x1b01820 .param/l "i" 0 10 28, +C4<01000>;
S_0x1b04140 .scope module, "register" "register32" 10 29, 10 51 0, S_0x1b03e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1b04310 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x1b04420_0 .net "clk", 0 0, v0x1b1d7e0_0;  alias, 1 drivers
v0x1b044e0_0 .net "d", 31 0, L_0x1bf1a50;  alias, 1 drivers
v0x1b046b0_0 .var "q", 31 0;
v0x1b04750_0 .net "wrenable", 0 0, L_0x1bf20f0;  1 drivers
S_0x1b04880 .scope generate, "genblk1[9]" "genblk1[9]" 10 28, 10 28 0, S_0x1afedb0;
 .timescale 0 0;
P_0x1b04a90 .param/l "i" 0 10 28, +C4<01001>;
S_0x1b04b50 .scope module, "register" "register32" 10 29, 10 51 0, S_0x1b04880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1b04d20 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x1b04ef0_0 .net "clk", 0 0, v0x1b1d7e0_0;  alias, 1 drivers
v0x1b04f90_0 .net "d", 31 0, L_0x1bf1a50;  alias, 1 drivers
v0x1b05030_0 .var "q", 31 0;
v0x1b05100_0 .net "wrenable", 0 0, L_0x1bf2190;  1 drivers
S_0x1b05270 .scope generate, "genblk1[10]" "genblk1[10]" 10 28, 10 28 0, S_0x1afedb0;
 .timescale 0 0;
P_0x1b05480 .param/l "i" 0 10 28, +C4<01010>;
S_0x1b05540 .scope module, "register" "register32" 10 29, 10 51 0, S_0x1b05270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1b05710 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x1b05820_0 .net "clk", 0 0, v0x1b1d7e0_0;  alias, 1 drivers
v0x1b058e0_0 .net "d", 31 0, L_0x1bf1a50;  alias, 1 drivers
v0x1b059a0_0 .var "q", 31 0;
v0x1b05a90_0 .net "wrenable", 0 0, L_0x1bf2230;  1 drivers
S_0x1b05c00 .scope generate, "genblk1[11]" "genblk1[11]" 10 28, 10 28 0, S_0x1afedb0;
 .timescale 0 0;
P_0x1b05e10 .param/l "i" 0 10 28, +C4<01011>;
S_0x1b05ed0 .scope module, "register" "register32" 10 29, 10 51 0, S_0x1b05c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1b060a0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x1b06270_0 .net "clk", 0 0, v0x1b1d7e0_0;  alias, 1 drivers
v0x1b06310_0 .net "d", 31 0, L_0x1bf1a50;  alias, 1 drivers
v0x1b063b0_0 .var "q", 31 0;
v0x1b06480_0 .net "wrenable", 0 0, L_0x1bf22d0;  1 drivers
S_0x1b065f0 .scope generate, "genblk1[12]" "genblk1[12]" 10 28, 10 28 0, S_0x1afedb0;
 .timescale 0 0;
P_0x1b06800 .param/l "i" 0 10 28, +C4<01100>;
S_0x1b068c0 .scope module, "register" "register32" 10 29, 10 51 0, S_0x1b065f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1b06a90 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x1b06ba0_0 .net "clk", 0 0, v0x1b1d7e0_0;  alias, 1 drivers
v0x1b06c60_0 .net "d", 31 0, L_0x1bf1a50;  alias, 1 drivers
v0x1b06d20_0 .var "q", 31 0;
v0x1b06e10_0 .net "wrenable", 0 0, L_0x1bf2370;  1 drivers
S_0x1b06f80 .scope generate, "genblk1[13]" "genblk1[13]" 10 28, 10 28 0, S_0x1afedb0;
 .timescale 0 0;
P_0x1b07190 .param/l "i" 0 10 28, +C4<01101>;
S_0x1b07250 .scope module, "register" "register32" 10 29, 10 51 0, S_0x1b06f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1b07420 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x1b075f0_0 .net "clk", 0 0, v0x1b1d7e0_0;  alias, 1 drivers
v0x1b02740_0 .net "d", 31 0, L_0x1bf1a50;  alias, 1 drivers
v0x1b078a0_0 .var "q", 31 0;
v0x1b07940_0 .net "wrenable", 0 0, L_0x1bf2410;  1 drivers
S_0x1b07a90 .scope generate, "genblk1[14]" "genblk1[14]" 10 28, 10 28 0, S_0x1afedb0;
 .timescale 0 0;
P_0x1b07ca0 .param/l "i" 0 10 28, +C4<01110>;
S_0x1b07d60 .scope module, "register" "register32" 10 29, 10 51 0, S_0x1b07a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1b07f30 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x1b08040_0 .net "clk", 0 0, v0x1b1d7e0_0;  alias, 1 drivers
v0x1b08100_0 .net "d", 31 0, L_0x1bf1a50;  alias, 1 drivers
v0x1b081c0_0 .var "q", 31 0;
v0x1b082b0_0 .net "wrenable", 0 0, L_0x1bf24b0;  1 drivers
S_0x1b08420 .scope generate, "genblk1[15]" "genblk1[15]" 10 28, 10 28 0, S_0x1afedb0;
 .timescale 0 0;
P_0x1b08630 .param/l "i" 0 10 28, +C4<01111>;
S_0x1b086f0 .scope module, "register" "register32" 10 29, 10 51 0, S_0x1b08420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1b088c0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x1b08a90_0 .net "clk", 0 0, v0x1b1d7e0_0;  alias, 1 drivers
v0x1b08b30_0 .net "d", 31 0, L_0x1bf1a50;  alias, 1 drivers
v0x1b08bd0_0 .var "q", 31 0;
v0x1b08ca0_0 .net "wrenable", 0 0, L_0x1bf2550;  1 drivers
S_0x1b08e10 .scope generate, "genblk1[16]" "genblk1[16]" 10 28, 10 28 0, S_0x1afedb0;
 .timescale 0 0;
P_0x1b04040 .param/l "i" 0 10 28, +C4<010000>;
S_0x1b09180 .scope module, "register" "register32" 10 29, 10 51 0, S_0x1b08e10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1b09350 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x1b09460_0 .net "clk", 0 0, v0x1b1d7e0_0;  alias, 1 drivers
v0x1b09500_0 .net "d", 31 0, L_0x1bf1a50;  alias, 1 drivers
v0x1b045a0_0 .var "q", 31 0;
v0x1b097d0_0 .net "wrenable", 0 0, L_0x1bf1fe0;  1 drivers
S_0x1b09920 .scope generate, "genblk1[17]" "genblk1[17]" 10 28, 10 28 0, S_0x1afedb0;
 .timescale 0 0;
P_0x1b09b30 .param/l "i" 0 10 28, +C4<010001>;
S_0x1b09bf0 .scope module, "register" "register32" 10 29, 10 51 0, S_0x1b09920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1b09dc0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x1b09f90_0 .net "clk", 0 0, v0x1b1d7e0_0;  alias, 1 drivers
v0x1b0a030_0 .net "d", 31 0, L_0x1bf1a50;  alias, 1 drivers
v0x1b0a0d0_0 .var "q", 31 0;
v0x1b0a1a0_0 .net "wrenable", 0 0, L_0x1bf2800;  1 drivers
S_0x1b0a310 .scope generate, "genblk1[18]" "genblk1[18]" 10 28, 10 28 0, S_0x1afedb0;
 .timescale 0 0;
P_0x1b0a520 .param/l "i" 0 10 28, +C4<010010>;
S_0x1b0a5e0 .scope module, "register" "register32" 10 29, 10 51 0, S_0x1b0a310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1b0a7b0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x1b0a8f0_0 .net "clk", 0 0, v0x1b1d7e0_0;  alias, 1 drivers
v0x1b0a9b0_0 .net "d", 31 0, L_0x1bf1a50;  alias, 1 drivers
v0x1b0aa70_0 .var "q", 31 0;
v0x1b0ab60_0 .net "wrenable", 0 0, L_0x1bf28a0;  1 drivers
S_0x1b0acd0 .scope generate, "genblk1[19]" "genblk1[19]" 10 28, 10 28 0, S_0x1afedb0;
 .timescale 0 0;
P_0x1b0aee0 .param/l "i" 0 10 28, +C4<010011>;
S_0x1b0afa0 .scope module, "register" "register32" 10 29, 10 51 0, S_0x1b0acd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1b0b170 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x1b0b2b0_0 .net "clk", 0 0, v0x1b1d7e0_0;  alias, 1 drivers
v0x1b0b370_0 .net "d", 31 0, L_0x1bf1a50;  alias, 1 drivers
v0x1b0b430_0 .var "q", 31 0;
v0x1b0b520_0 .net "wrenable", 0 0, L_0x1bf29e0;  1 drivers
S_0x1b0b690 .scope generate, "genblk1[20]" "genblk1[20]" 10 28, 10 28 0, S_0x1afedb0;
 .timescale 0 0;
P_0x1b0b8a0 .param/l "i" 0 10 28, +C4<010100>;
S_0x1b0b960 .scope module, "register" "register32" 10 29, 10 51 0, S_0x1b0b690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1b0bb30 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x1b0bc70_0 .net "clk", 0 0, v0x1b1d7e0_0;  alias, 1 drivers
v0x1b0bd30_0 .net "d", 31 0, L_0x1bf1a50;  alias, 1 drivers
v0x1b0bdf0_0 .var "q", 31 0;
v0x1b0bee0_0 .net "wrenable", 0 0, L_0x1bf2a80;  1 drivers
S_0x1b0c050 .scope generate, "genblk1[21]" "genblk1[21]" 10 28, 10 28 0, S_0x1afedb0;
 .timescale 0 0;
P_0x1b0c260 .param/l "i" 0 10 28, +C4<010101>;
S_0x1b0c320 .scope module, "register" "register32" 10 29, 10 51 0, S_0x1b0c050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1b0c4f0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x1b0c630_0 .net "clk", 0 0, v0x1b1d7e0_0;  alias, 1 drivers
v0x1b0c6f0_0 .net "d", 31 0, L_0x1bf1a50;  alias, 1 drivers
v0x1b0c7b0_0 .var "q", 31 0;
v0x1b0c8a0_0 .net "wrenable", 0 0, L_0x1bf2940;  1 drivers
S_0x1b0ca10 .scope generate, "genblk1[22]" "genblk1[22]" 10 28, 10 28 0, S_0x1afedb0;
 .timescale 0 0;
P_0x1b0cc20 .param/l "i" 0 10 28, +C4<010110>;
S_0x1b0cce0 .scope module, "register" "register32" 10 29, 10 51 0, S_0x1b0ca10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1b0ceb0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x1b0cff0_0 .net "clk", 0 0, v0x1b1d7e0_0;  alias, 1 drivers
v0x1b0d0b0_0 .net "d", 31 0, L_0x1bf1a50;  alias, 1 drivers
v0x1b0d170_0 .var "q", 31 0;
v0x1b0d260_0 .net "wrenable", 0 0, L_0x1bf2bd0;  1 drivers
S_0x1b0d3d0 .scope generate, "genblk1[23]" "genblk1[23]" 10 28, 10 28 0, S_0x1afedb0;
 .timescale 0 0;
P_0x1b0d5e0 .param/l "i" 0 10 28, +C4<010111>;
S_0x1b0d6a0 .scope module, "register" "register32" 10 29, 10 51 0, S_0x1b0d3d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1b0d870 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x1b0d9b0_0 .net "clk", 0 0, v0x1b1d7e0_0;  alias, 1 drivers
v0x1b0da70_0 .net "d", 31 0, L_0x1bf1a50;  alias, 1 drivers
v0x1b0db30_0 .var "q", 31 0;
v0x1b0dc20_0 .net "wrenable", 0 0, L_0x1bf2b20;  1 drivers
S_0x1b0dd90 .scope generate, "genblk1[24]" "genblk1[24]" 10 28, 10 28 0, S_0x1afedb0;
 .timescale 0 0;
P_0x1b0dfa0 .param/l "i" 0 10 28, +C4<011000>;
S_0x1b0e060 .scope module, "register" "register32" 10 29, 10 51 0, S_0x1b0dd90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1b0e230 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x1b0e370_0 .net "clk", 0 0, v0x1b1d7e0_0;  alias, 1 drivers
v0x1b0e430_0 .net "d", 31 0, L_0x1bf1a50;  alias, 1 drivers
v0x1b0e4f0_0 .var "q", 31 0;
v0x1b0e5e0_0 .net "wrenable", 0 0, L_0x1bf2d30;  1 drivers
S_0x1b0e750 .scope generate, "genblk1[25]" "genblk1[25]" 10 28, 10 28 0, S_0x1afedb0;
 .timescale 0 0;
P_0x1b0e960 .param/l "i" 0 10 28, +C4<011001>;
S_0x1b0ea20 .scope module, "register" "register32" 10 29, 10 51 0, S_0x1b0e750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1b0ebf0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x1b0ed30_0 .net "clk", 0 0, v0x1b1d7e0_0;  alias, 1 drivers
v0x1b0edf0_0 .net "d", 31 0, L_0x1bf1a50;  alias, 1 drivers
v0x1b0eeb0_0 .var "q", 31 0;
v0x1b0efa0_0 .net "wrenable", 0 0, L_0x1bf2c70;  1 drivers
S_0x1b0f110 .scope generate, "genblk1[26]" "genblk1[26]" 10 28, 10 28 0, S_0x1afedb0;
 .timescale 0 0;
P_0x1b0f320 .param/l "i" 0 10 28, +C4<011010>;
S_0x1b0f3e0 .scope module, "register" "register32" 10 29, 10 51 0, S_0x1b0f110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1b0f5b0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x1b0f6f0_0 .net "clk", 0 0, v0x1b1d7e0_0;  alias, 1 drivers
v0x1b0f7b0_0 .net "d", 31 0, L_0x1bf1a50;  alias, 1 drivers
v0x1b0f870_0 .var "q", 31 0;
v0x1b0f960_0 .net "wrenable", 0 0, L_0x1bf2ea0;  1 drivers
S_0x1b0fad0 .scope generate, "genblk1[27]" "genblk1[27]" 10 28, 10 28 0, S_0x1afedb0;
 .timescale 0 0;
P_0x1b0fce0 .param/l "i" 0 10 28, +C4<011011>;
S_0x1b0fda0 .scope module, "register" "register32" 10 29, 10 51 0, S_0x1b0fad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1b0ff70 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x1b100b0_0 .net "clk", 0 0, v0x1b1d7e0_0;  alias, 1 drivers
v0x1b10170_0 .net "d", 31 0, L_0x1bf1a50;  alias, 1 drivers
v0x1b10230_0 .var "q", 31 0;
v0x1b10320_0 .net "wrenable", 0 0, L_0x1bf2dd0;  1 drivers
S_0x1b10490 .scope generate, "genblk1[28]" "genblk1[28]" 10 28, 10 28 0, S_0x1afedb0;
 .timescale 0 0;
P_0x1b106a0 .param/l "i" 0 10 28, +C4<011100>;
S_0x1b10760 .scope module, "register" "register32" 10 29, 10 51 0, S_0x1b10490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1b10930 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x1b10a70_0 .net "clk", 0 0, v0x1b1d7e0_0;  alias, 1 drivers
v0x1b10b30_0 .net "d", 31 0, L_0x1bf1a50;  alias, 1 drivers
v0x1b10bf0_0 .var "q", 31 0;
v0x1b10ce0_0 .net "wrenable", 0 0, L_0x1bf3020;  1 drivers
S_0x1b10e50 .scope generate, "genblk1[29]" "genblk1[29]" 10 28, 10 28 0, S_0x1afedb0;
 .timescale 0 0;
P_0x1b11060 .param/l "i" 0 10 28, +C4<011101>;
S_0x1b11120 .scope module, "register" "register32" 10 29, 10 51 0, S_0x1b10e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1b112f0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x1b11430_0 .net "clk", 0 0, v0x1b1d7e0_0;  alias, 1 drivers
v0x1b07690_0 .net "d", 31 0, L_0x1bf1a50;  alias, 1 drivers
v0x1b07750_0 .var "q", 31 0;
v0x1b11900_0 .net "wrenable", 0 0, L_0x1bf2f40;  1 drivers
S_0x1b119e0 .scope generate, "genblk1[30]" "genblk1[30]" 10 28, 10 28 0, S_0x1afedb0;
 .timescale 0 0;
P_0x1b11bf0 .param/l "i" 0 10 28, +C4<011110>;
S_0x1b11cb0 .scope module, "register" "register32" 10 29, 10 51 0, S_0x1b119e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1b11e80 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x1b11fc0_0 .net "clk", 0 0, v0x1b1d7e0_0;  alias, 1 drivers
v0x1b12080_0 .net "d", 31 0, L_0x1bf1a50;  alias, 1 drivers
v0x1b12140_0 .var "q", 31 0;
v0x1b12230_0 .net "wrenable", 0 0, L_0x1bf31b0;  1 drivers
S_0x1b123a0 .scope generate, "genblk1[31]" "genblk1[31]" 10 28, 10 28 0, S_0x1afedb0;
 .timescale 0 0;
P_0x1b125b0 .param/l "i" 0 10 28, +C4<011111>;
S_0x1b12670 .scope module, "register" "register32" 10 29, 10 51 0, S_0x1b123a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1b12840 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x1b12980_0 .net "clk", 0 0, v0x1b1d7e0_0;  alias, 1 drivers
v0x1b12a40_0 .net "d", 31 0, L_0x1bf1a50;  alias, 1 drivers
v0x1b12b00_0 .var "q", 31 0;
v0x1b12bf0_0 .net "wrenable", 0 0, L_0x1bf30c0;  1 drivers
S_0x1b12d60 .scope module, "multiplexer1" "mux32to1by32" 10 33, 10 100 0, S_0x1afedb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 5 "address"
    .port_info 2 /INPUT 32 "input0"
    .port_info 3 /INPUT 32 "input1"
    .port_info 4 /INPUT 32 "input2"
    .port_info 5 /INPUT 32 "input3"
    .port_info 6 /INPUT 32 "input4"
    .port_info 7 /INPUT 32 "input5"
    .port_info 8 /INPUT 32 "input6"
    .port_info 9 /INPUT 32 "input7"
    .port_info 10 /INPUT 32 "input8"
    .port_info 11 /INPUT 32 "input9"
    .port_info 12 /INPUT 32 "input10"
    .port_info 13 /INPUT 32 "input11"
    .port_info 14 /INPUT 32 "input12"
    .port_info 15 /INPUT 32 "input13"
    .port_info 16 /INPUT 32 "input14"
    .port_info 17 /INPUT 32 "input15"
    .port_info 18 /INPUT 32 "input16"
    .port_info 19 /INPUT 32 "input17"
    .port_info 20 /INPUT 32 "input18"
    .port_info 21 /INPUT 32 "input19"
    .port_info 22 /INPUT 32 "input20"
    .port_info 23 /INPUT 32 "input21"
    .port_info 24 /INPUT 32 "input22"
    .port_info 25 /INPUT 32 "input23"
    .port_info 26 /INPUT 32 "input24"
    .port_info 27 /INPUT 32 "input25"
    .port_info 28 /INPUT 32 "input26"
    .port_info 29 /INPUT 32 "input27"
    .port_info 30 /INPUT 32 "input28"
    .port_info 31 /INPUT 32 "input29"
    .port_info 32 /INPUT 32 "input30"
    .port_info 33 /INPUT 32 "input31"
L_0x1bf2080 .functor BUFZ 32, v0x1b19bb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf2730 .functor BUFZ 32, v0x1b00070_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf37f0 .functor BUFZ 32, v0x1b00a70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf38f0 .functor BUFZ 32, v0x1b013b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf39f0 .functor BUFZ 32, v0x1b01e20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf3af0 .functor BUFZ 32, v0x1b028f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf3bf0 .functor BUFZ 32, v0x1b031e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf3cf0 .functor BUFZ 32, v0x1b03bf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf3df0 .functor BUFZ 32, v0x1b046b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf3ef0 .functor BUFZ 32, v0x1b05030_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf3ff0 .functor BUFZ 32, v0x1b059a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf40f0 .functor BUFZ 32, v0x1b063b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf4260 .functor BUFZ 32, v0x1b06d20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf4360 .functor BUFZ 32, v0x1b078a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf41f0 .functor BUFZ 32, v0x1b081c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf4570 .functor BUFZ 32, v0x1b08bd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf4700 .functor BUFZ 32, v0x1b045a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf4800 .functor BUFZ 32, v0x1b0a0d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf4670 .functor BUFZ 32, v0x1b0aa70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf4a30 .functor BUFZ 32, v0x1b0b430_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf4900 .functor BUFZ 32, v0x1b0bdf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf4c70 .functor BUFZ 32, v0x1b0c7b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf4b30 .functor BUFZ 32, v0x1b0d170_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf4ec0 .functor BUFZ 32, v0x1b0db30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf4d70 .functor BUFZ 32, v0x1b0e4f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf5120 .functor BUFZ 32, v0x1b0eeb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf4fc0 .functor BUFZ 32, v0x1b0f870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf5390 .functor BUFZ 32, v0x1b10230_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf5220 .functor BUFZ 32, v0x1b10bf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf5610 .functor BUFZ 32, v0x1b07750_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf5490 .functor BUFZ 32, v0x1b12140_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf58a0 .functor BUFZ 32, v0x1b12b00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf5b50 .functor BUFZ 32, L_0x1bf5710, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fef22a2b2e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1b09020_0 .net *"_s101", 1 0, L_0x7fef22a2b2e8;  1 drivers
v0x1b135a0_0 .net *"_s96", 31 0, L_0x1bf5710;  1 drivers
v0x1b13680_0 .net *"_s98", 6 0, L_0x1bf5ab0;  1 drivers
v0x1b13740_0 .net "address", 4 0, L_0x1b2dd10;  alias, 1 drivers
v0x1b13830_0 .net "input0", 31 0, v0x1b19bb0_0;  alias, 1 drivers
v0x1b13940_0 .net "input1", 31 0, v0x1b00070_0;  alias, 1 drivers
v0x1b13a00_0 .net "input10", 31 0, v0x1b059a0_0;  alias, 1 drivers
v0x1b13ad0_0 .net "input11", 31 0, v0x1b063b0_0;  alias, 1 drivers
v0x1b13ba0_0 .net "input12", 31 0, v0x1b06d20_0;  alias, 1 drivers
v0x1b13d00_0 .net "input13", 31 0, v0x1b078a0_0;  alias, 1 drivers
v0x1b13dd0_0 .net "input14", 31 0, v0x1b081c0_0;  alias, 1 drivers
v0x1b13ea0_0 .net "input15", 31 0, v0x1b08bd0_0;  alias, 1 drivers
v0x1b13f70_0 .net "input16", 31 0, v0x1b045a0_0;  alias, 1 drivers
v0x1b14040_0 .net "input17", 31 0, v0x1b0a0d0_0;  alias, 1 drivers
v0x1b14110_0 .net "input18", 31 0, v0x1b0aa70_0;  alias, 1 drivers
v0x1b141e0_0 .net "input19", 31 0, v0x1b0b430_0;  alias, 1 drivers
v0x1b142b0_0 .net "input2", 31 0, v0x1b00a70_0;  alias, 1 drivers
v0x1b14460_0 .net "input20", 31 0, v0x1b0bdf0_0;  alias, 1 drivers
v0x1b14500_0 .net "input21", 31 0, v0x1b0c7b0_0;  alias, 1 drivers
v0x1b145a0_0 .net "input22", 31 0, v0x1b0d170_0;  alias, 1 drivers
v0x1b14670_0 .net "input23", 31 0, v0x1b0db30_0;  alias, 1 drivers
v0x1b14740_0 .net "input24", 31 0, v0x1b0e4f0_0;  alias, 1 drivers
v0x1b14810_0 .net "input25", 31 0, v0x1b0eeb0_0;  alias, 1 drivers
v0x1b148e0_0 .net "input26", 31 0, v0x1b0f870_0;  alias, 1 drivers
v0x1b149b0_0 .net "input27", 31 0, v0x1b10230_0;  alias, 1 drivers
v0x1b14a80_0 .net "input28", 31 0, v0x1b10bf0_0;  alias, 1 drivers
v0x1b14b50_0 .net "input29", 31 0, v0x1b07750_0;  alias, 1 drivers
v0x1b14c20_0 .net "input3", 31 0, v0x1b013b0_0;  alias, 1 drivers
v0x1b14cf0_0 .net "input30", 31 0, v0x1b12140_0;  alias, 1 drivers
v0x1b14dc0_0 .net "input31", 31 0, v0x1b12b00_0;  alias, 1 drivers
v0x1b14e90_0 .net "input4", 31 0, v0x1b01e20_0;  alias, 1 drivers
v0x1b14f60_0 .net "input5", 31 0, v0x1b028f0_0;  alias, 1 drivers
v0x1b15030_0 .net "input6", 31 0, v0x1b031e0_0;  alias, 1 drivers
v0x1b14380_0 .net "input7", 31 0, v0x1b03bf0_0;  alias, 1 drivers
v0x1b152e0_0 .net "input8", 31 0, v0x1b046b0_0;  alias, 1 drivers
v0x1b153b0_0 .net "input9", 31 0, v0x1b05030_0;  alias, 1 drivers
v0x1b15480 .array "mux", 0 31;
v0x1b15480_0 .net v0x1b15480 0, 31 0, L_0x1bf2080; 1 drivers
v0x1b15480_1 .net v0x1b15480 1, 31 0, L_0x1bf2730; 1 drivers
v0x1b15480_2 .net v0x1b15480 2, 31 0, L_0x1bf37f0; 1 drivers
v0x1b15480_3 .net v0x1b15480 3, 31 0, L_0x1bf38f0; 1 drivers
v0x1b15480_4 .net v0x1b15480 4, 31 0, L_0x1bf39f0; 1 drivers
v0x1b15480_5 .net v0x1b15480 5, 31 0, L_0x1bf3af0; 1 drivers
v0x1b15480_6 .net v0x1b15480 6, 31 0, L_0x1bf3bf0; 1 drivers
v0x1b15480_7 .net v0x1b15480 7, 31 0, L_0x1bf3cf0; 1 drivers
v0x1b15480_8 .net v0x1b15480 8, 31 0, L_0x1bf3df0; 1 drivers
v0x1b15480_9 .net v0x1b15480 9, 31 0, L_0x1bf3ef0; 1 drivers
v0x1b15480_10 .net v0x1b15480 10, 31 0, L_0x1bf3ff0; 1 drivers
v0x1b15480_11 .net v0x1b15480 11, 31 0, L_0x1bf40f0; 1 drivers
v0x1b15480_12 .net v0x1b15480 12, 31 0, L_0x1bf4260; 1 drivers
v0x1b15480_13 .net v0x1b15480 13, 31 0, L_0x1bf4360; 1 drivers
v0x1b15480_14 .net v0x1b15480 14, 31 0, L_0x1bf41f0; 1 drivers
v0x1b15480_15 .net v0x1b15480 15, 31 0, L_0x1bf4570; 1 drivers
v0x1b15480_16 .net v0x1b15480 16, 31 0, L_0x1bf4700; 1 drivers
v0x1b15480_17 .net v0x1b15480 17, 31 0, L_0x1bf4800; 1 drivers
v0x1b15480_18 .net v0x1b15480 18, 31 0, L_0x1bf4670; 1 drivers
v0x1b15480_19 .net v0x1b15480 19, 31 0, L_0x1bf4a30; 1 drivers
v0x1b15480_20 .net v0x1b15480 20, 31 0, L_0x1bf4900; 1 drivers
v0x1b15480_21 .net v0x1b15480 21, 31 0, L_0x1bf4c70; 1 drivers
v0x1b15480_22 .net v0x1b15480 22, 31 0, L_0x1bf4b30; 1 drivers
v0x1b15480_23 .net v0x1b15480 23, 31 0, L_0x1bf4ec0; 1 drivers
v0x1b15480_24 .net v0x1b15480 24, 31 0, L_0x1bf4d70; 1 drivers
v0x1b15480_25 .net v0x1b15480 25, 31 0, L_0x1bf5120; 1 drivers
v0x1b15480_26 .net v0x1b15480 26, 31 0, L_0x1bf4fc0; 1 drivers
v0x1b15480_27 .net v0x1b15480 27, 31 0, L_0x1bf5390; 1 drivers
v0x1b15480_28 .net v0x1b15480 28, 31 0, L_0x1bf5220; 1 drivers
v0x1b15480_29 .net v0x1b15480 29, 31 0, L_0x1bf5610; 1 drivers
v0x1b15480_30 .net v0x1b15480 30, 31 0, L_0x1bf5490; 1 drivers
v0x1b15480_31 .net v0x1b15480 31, 31 0, L_0x1bf58a0; 1 drivers
v0x1b15a30_0 .net "out", 31 0, L_0x1bf5b50;  alias, 1 drivers
L_0x1bf5710 .array/port v0x1b15480, L_0x1bf5ab0;
L_0x1bf5ab0 .concat [ 5 2 0 0], L_0x1b2dd10, L_0x7fef22a2b2e8;
S_0x1b16050 .scope module, "multiplexer2" "mux32to1by32" 10 39, 10 100 0, S_0x1afedb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 5 "address"
    .port_info 2 /INPUT 32 "input0"
    .port_info 3 /INPUT 32 "input1"
    .port_info 4 /INPUT 32 "input2"
    .port_info 5 /INPUT 32 "input3"
    .port_info 6 /INPUT 32 "input4"
    .port_info 7 /INPUT 32 "input5"
    .port_info 8 /INPUT 32 "input6"
    .port_info 9 /INPUT 32 "input7"
    .port_info 10 /INPUT 32 "input8"
    .port_info 11 /INPUT 32 "input9"
    .port_info 12 /INPUT 32 "input10"
    .port_info 13 /INPUT 32 "input11"
    .port_info 14 /INPUT 32 "input12"
    .port_info 15 /INPUT 32 "input13"
    .port_info 16 /INPUT 32 "input14"
    .port_info 17 /INPUT 32 "input15"
    .port_info 18 /INPUT 32 "input16"
    .port_info 19 /INPUT 32 "input17"
    .port_info 20 /INPUT 32 "input18"
    .port_info 21 /INPUT 32 "input19"
    .port_info 22 /INPUT 32 "input20"
    .port_info 23 /INPUT 32 "input21"
    .port_info 24 /INPUT 32 "input22"
    .port_info 25 /INPUT 32 "input23"
    .port_info 26 /INPUT 32 "input24"
    .port_info 27 /INPUT 32 "input25"
    .port_info 28 /INPUT 32 "input26"
    .port_info 29 /INPUT 32 "input27"
    .port_info 30 /INPUT 32 "input28"
    .port_info 31 /INPUT 32 "input29"
    .port_info 32 /INPUT 32 "input30"
    .port_info 33 /INPUT 32 "input31"
L_0x1bf5bc0 .functor BUFZ 32, v0x1b19bb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf5c30 .functor BUFZ 32, v0x1b00070_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf5ca0 .functor BUFZ 32, v0x1b00a70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf5d10 .functor BUFZ 32, v0x1b013b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf5d80 .functor BUFZ 32, v0x1b01e20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf5df0 .functor BUFZ 32, v0x1b028f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf5e60 .functor BUFZ 32, v0x1b031e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf5ed0 .functor BUFZ 32, v0x1b03bf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf5f40 .functor BUFZ 32, v0x1b046b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf5fb0 .functor BUFZ 32, v0x1b05030_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf6020 .functor BUFZ 32, v0x1b059a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf6090 .functor BUFZ 32, v0x1b063b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf6170 .functor BUFZ 32, v0x1b06d20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf61e0 .functor BUFZ 32, v0x1b078a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf6100 .functor BUFZ 32, v0x1b081c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf6250 .functor BUFZ 32, v0x1b08bd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf6350 .functor BUFZ 32, v0x1b045a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf63c0 .functor BUFZ 32, v0x1b0a0d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf62c0 .functor BUFZ 32, v0x1b0aa70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf64d0 .functor BUFZ 32, v0x1b0b430_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf6430 .functor BUFZ 32, v0x1b0bdf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf65f0 .functor BUFZ 32, v0x1b0c7b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf6540 .functor BUFZ 32, v0x1b0d170_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf6720 .functor BUFZ 32, v0x1b0db30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf6660 .functor BUFZ 32, v0x1b0e4f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf6860 .functor BUFZ 32, v0x1b0eeb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf6790 .functor BUFZ 32, v0x1b0f870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf69b0 .functor BUFZ 32, v0x1b10230_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf68d0 .functor BUFZ 32, v0x1b10bf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf6b10 .functor BUFZ 32, v0x1b07750_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf6a20 .functor BUFZ 32, v0x1b12140_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf6c80 .functor BUFZ 32, v0x1b12b00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bf6ea0 .functor BUFZ 32, L_0x1bf6b80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fef22a2b330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1b13190_0 .net *"_s101", 1 0, L_0x7fef22a2b330;  1 drivers
v0x1b16670_0 .net *"_s96", 31 0, L_0x1bf6b80;  1 drivers
v0x1b16770_0 .net *"_s98", 6 0, L_0x1bf6e00;  1 drivers
v0x1b16830_0 .net "address", 4 0, L_0x1b2dbe0;  alias, 1 drivers
v0x1b16940_0 .net "input0", 31 0, v0x1b19bb0_0;  alias, 1 drivers
v0x1b16a50_0 .net "input1", 31 0, v0x1b00070_0;  alias, 1 drivers
v0x1b16b40_0 .net "input10", 31 0, v0x1b059a0_0;  alias, 1 drivers
v0x1b16c50_0 .net "input11", 31 0, v0x1b063b0_0;  alias, 1 drivers
v0x1b16d60_0 .net "input12", 31 0, v0x1b06d20_0;  alias, 1 drivers
v0x1b16eb0_0 .net "input13", 31 0, v0x1b078a0_0;  alias, 1 drivers
v0x1b16fc0_0 .net "input14", 31 0, v0x1b081c0_0;  alias, 1 drivers
v0x1b170d0_0 .net "input15", 31 0, v0x1b08bd0_0;  alias, 1 drivers
v0x1b171e0_0 .net "input16", 31 0, v0x1b045a0_0;  alias, 1 drivers
v0x1b172f0_0 .net "input17", 31 0, v0x1b0a0d0_0;  alias, 1 drivers
v0x1b17400_0 .net "input18", 31 0, v0x1b0aa70_0;  alias, 1 drivers
v0x1b17510_0 .net "input19", 31 0, v0x1b0b430_0;  alias, 1 drivers
v0x1b17620_0 .net "input2", 31 0, v0x1b00a70_0;  alias, 1 drivers
v0x1b177d0_0 .net "input20", 31 0, v0x1b0bdf0_0;  alias, 1 drivers
v0x1b178c0_0 .net "input21", 31 0, v0x1b0c7b0_0;  alias, 1 drivers
v0x1b179d0_0 .net "input22", 31 0, v0x1b0d170_0;  alias, 1 drivers
v0x1b17ae0_0 .net "input23", 31 0, v0x1b0db30_0;  alias, 1 drivers
v0x1b17bf0_0 .net "input24", 31 0, v0x1b0e4f0_0;  alias, 1 drivers
v0x1b17d00_0 .net "input25", 31 0, v0x1b0eeb0_0;  alias, 1 drivers
v0x1b17e10_0 .net "input26", 31 0, v0x1b0f870_0;  alias, 1 drivers
v0x1b17f20_0 .net "input27", 31 0, v0x1b10230_0;  alias, 1 drivers
v0x1b18030_0 .net "input28", 31 0, v0x1b10bf0_0;  alias, 1 drivers
v0x1b18140_0 .net "input29", 31 0, v0x1b07750_0;  alias, 1 drivers
v0x1b18250_0 .net "input3", 31 0, v0x1b013b0_0;  alias, 1 drivers
v0x1b18360_0 .net "input30", 31 0, v0x1b12140_0;  alias, 1 drivers
v0x1b18470_0 .net "input31", 31 0, v0x1b12b00_0;  alias, 1 drivers
v0x1b18580_0 .net "input4", 31 0, v0x1b01e20_0;  alias, 1 drivers
v0x1b18690_0 .net "input5", 31 0, v0x1b028f0_0;  alias, 1 drivers
v0x1b187a0_0 .net "input6", 31 0, v0x1b031e0_0;  alias, 1 drivers
v0x1b17730_0 .net "input7", 31 0, v0x1b03bf0_0;  alias, 1 drivers
v0x1b18ac0_0 .net "input8", 31 0, v0x1b046b0_0;  alias, 1 drivers
v0x1b18bd0_0 .net "input9", 31 0, v0x1b05030_0;  alias, 1 drivers
v0x1b18ce0 .array "mux", 0 31;
v0x1b18ce0_0 .net v0x1b18ce0 0, 31 0, L_0x1bf5bc0; 1 drivers
v0x1b18ce0_1 .net v0x1b18ce0 1, 31 0, L_0x1bf5c30; 1 drivers
v0x1b18ce0_2 .net v0x1b18ce0 2, 31 0, L_0x1bf5ca0; 1 drivers
v0x1b18ce0_3 .net v0x1b18ce0 3, 31 0, L_0x1bf5d10; 1 drivers
v0x1b18ce0_4 .net v0x1b18ce0 4, 31 0, L_0x1bf5d80; 1 drivers
v0x1b18ce0_5 .net v0x1b18ce0 5, 31 0, L_0x1bf5df0; 1 drivers
v0x1b18ce0_6 .net v0x1b18ce0 6, 31 0, L_0x1bf5e60; 1 drivers
v0x1b18ce0_7 .net v0x1b18ce0 7, 31 0, L_0x1bf5ed0; 1 drivers
v0x1b18ce0_8 .net v0x1b18ce0 8, 31 0, L_0x1bf5f40; 1 drivers
v0x1b18ce0_9 .net v0x1b18ce0 9, 31 0, L_0x1bf5fb0; 1 drivers
v0x1b18ce0_10 .net v0x1b18ce0 10, 31 0, L_0x1bf6020; 1 drivers
v0x1b18ce0_11 .net v0x1b18ce0 11, 31 0, L_0x1bf6090; 1 drivers
v0x1b18ce0_12 .net v0x1b18ce0 12, 31 0, L_0x1bf6170; 1 drivers
v0x1b18ce0_13 .net v0x1b18ce0 13, 31 0, L_0x1bf61e0; 1 drivers
v0x1b18ce0_14 .net v0x1b18ce0 14, 31 0, L_0x1bf6100; 1 drivers
v0x1b18ce0_15 .net v0x1b18ce0 15, 31 0, L_0x1bf6250; 1 drivers
v0x1b18ce0_16 .net v0x1b18ce0 16, 31 0, L_0x1bf6350; 1 drivers
v0x1b18ce0_17 .net v0x1b18ce0 17, 31 0, L_0x1bf63c0; 1 drivers
v0x1b18ce0_18 .net v0x1b18ce0 18, 31 0, L_0x1bf62c0; 1 drivers
v0x1b18ce0_19 .net v0x1b18ce0 19, 31 0, L_0x1bf64d0; 1 drivers
v0x1b18ce0_20 .net v0x1b18ce0 20, 31 0, L_0x1bf6430; 1 drivers
v0x1b18ce0_21 .net v0x1b18ce0 21, 31 0, L_0x1bf65f0; 1 drivers
v0x1b18ce0_22 .net v0x1b18ce0 22, 31 0, L_0x1bf6540; 1 drivers
v0x1b18ce0_23 .net v0x1b18ce0 23, 31 0, L_0x1bf6720; 1 drivers
v0x1b18ce0_24 .net v0x1b18ce0 24, 31 0, L_0x1bf6660; 1 drivers
v0x1b18ce0_25 .net v0x1b18ce0 25, 31 0, L_0x1bf6860; 1 drivers
v0x1b18ce0_26 .net v0x1b18ce0 26, 31 0, L_0x1bf6790; 1 drivers
v0x1b18ce0_27 .net v0x1b18ce0 27, 31 0, L_0x1bf69b0; 1 drivers
v0x1b18ce0_28 .net v0x1b18ce0 28, 31 0, L_0x1bf68d0; 1 drivers
v0x1b18ce0_29 .net v0x1b18ce0 29, 31 0, L_0x1bf6b10; 1 drivers
v0x1b18ce0_30 .net v0x1b18ce0 30, 31 0, L_0x1bf6a20; 1 drivers
v0x1b18ce0_31 .net v0x1b18ce0 31, 31 0, L_0x1bf6c80; 1 drivers
v0x1b192b0_0 .net "out", 31 0, L_0x1bf6ea0;  alias, 1 drivers
L_0x1bf6b80 .array/port v0x1b18ce0, L_0x1bf6e00;
L_0x1bf6e00 .concat [ 5 2 0 0], L_0x1b2dbe0, L_0x7fef22a2b330;
S_0x1b19920 .scope module, "register0" "register32zero" 10 25, 10 68 0, S_0x1afedb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 1 "wrenable"
    .port_info 2 /INPUT 1 "clk"
P_0x1b16220 .param/l "W" 0 10 68, +C4<00000000000000000000000000100000>;
v0x1b19af0_0 .net "clk", 0 0, v0x1b1d7e0_0;  alias, 1 drivers
v0x1b19bb0_0 .var "q", 31 0;
v0x1b19cc0_0 .net "wrenable", 0 0, v0x1afa270_0;  alias, 1 drivers
    .scope S_0x1af7f60;
T_0 ;
    %wait E_0x193db20;
    %load/vec4 v0x1af86d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x1af82b0_0;
    %ix/getv 3, v0x1af81d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1af8630, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1af7f60;
T_1 ;
    %vpi_call 7 19 "$readmemh", "mem.dat", v0x1af8630 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1af9520;
T_2 ;
    %wait E_0x1af98d0;
    %load/vec4 v0x1afa100_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %vpi_call 8 197 "$display", "ERROR: Invalid operation or function code." {0 0 0};
    %jmp T_2.10;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1afa1d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1afa270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1af9f10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1af9930_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1af9a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9be0_0, 0, 1;
    %jmp T_2.10;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1afa1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1afa270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1af9fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9f10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1af9930_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1af9a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9be0_0, 0, 1;
    %jmp T_2.10;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1afa1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1afa270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9f10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1af9930_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1af9e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9be0_0, 0, 1;
    %jmp T_2.10;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1afa1d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1afa270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9f10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1af9930_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1af9e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1af9c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9be0_0, 0, 1;
    %jmp T_2.10;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1afa1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1afa270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9f10_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1af9930_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9d90_0, 0, 1;
    %load/vec4 v0x1afa3d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1afa330_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1af9be0_0, 0, 1;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9be0_0, 0, 1;
T_2.12 ;
    %jmp T_2.10;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1afa1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1afa270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9f10_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1af9930_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9d90_0, 0, 1;
    %load/vec4 v0x1afa3d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1afa330_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9be0_0, 0, 1;
    %jmp T_2.14;
T_2.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1af9be0_0, 0, 1;
T_2.14 ;
    %jmp T_2.10;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1afa1d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1afa270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9f10_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1af9930_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1af9a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9be0_0, 0, 1;
    %jmp T_2.10;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1afa1d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1afa270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9f10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1af9930_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1af9a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9be0_0, 0, 1;
    %jmp T_2.10;
T_2.8 ;
    %load/vec4 v0x1af9ae0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %vpi_call 8 192 "$display", "ERROR: Invalid operation or function code." {0 0 0};
    %jmp T_2.20;
T_2.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1afa1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1afa270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9f10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1af9930_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9c80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1af9d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9be0_0, 0, 1;
    %jmp T_2.20;
T_2.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1afa1d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1afa270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9f10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1af9930_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9be0_0, 0, 1;
    %jmp T_2.20;
T_2.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1afa1d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1afa270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9f10_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1af9930_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9be0_0, 0, 1;
    %jmp T_2.20;
T_2.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1afa1d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1afa270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9f10_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1af9930_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af9be0_0, 0, 1;
    %jmp T_2.20;
T_2.20 ;
    %pop/vec4 1;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1afe700;
T_3 ;
    %wait E_0x193db20;
    %load/vec4 v0x1afeaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x1afe9e0_0;
    %assign/vec4 v0x1afeb90_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1affb50;
T_4 ;
    %wait E_0x193db20;
    %load/vec4 v0x1b00140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x1afff80_0;
    %assign/vec4 v0x1b00070_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1b00540;
T_5 ;
    %wait E_0x193db20;
    %load/vec4 v0x1b00b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x1b00980_0;
    %assign/vec4 v0x1b00a70_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1b00f50;
T_6 ;
    %wait E_0x193db20;
    %load/vec4 v0x1b014a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1b012f0_0;
    %assign/vec4 v0x1b013b0_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1b01930;
T_7 ;
    %wait E_0x193db20;
    %load/vec4 v0x1b01f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1b01cd0_0;
    %assign/vec4 v0x1b01e20_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1b02300;
T_8 ;
    %wait E_0x193db20;
    %load/vec4 v0x1b02990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1b02850_0;
    %assign/vec4 v0x1b028f0_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1b02d80;
T_9 ;
    %wait E_0x193db20;
    %load/vec4 v0x1b032d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1b03120_0;
    %assign/vec4 v0x1b031e0_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1b03710;
T_10 ;
    %wait E_0x193db20;
    %load/vec4 v0x1b03cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1b03b50_0;
    %assign/vec4 v0x1b03bf0_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1b04140;
T_11 ;
    %wait E_0x193db20;
    %load/vec4 v0x1b04750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x1b044e0_0;
    %assign/vec4 v0x1b046b0_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1b04b50;
T_12 ;
    %wait E_0x193db20;
    %load/vec4 v0x1b05100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1b04f90_0;
    %assign/vec4 v0x1b05030_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1b05540;
T_13 ;
    %wait E_0x193db20;
    %load/vec4 v0x1b05a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x1b058e0_0;
    %assign/vec4 v0x1b059a0_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1b05ed0;
T_14 ;
    %wait E_0x193db20;
    %load/vec4 v0x1b06480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x1b06310_0;
    %assign/vec4 v0x1b063b0_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1b068c0;
T_15 ;
    %wait E_0x193db20;
    %load/vec4 v0x1b06e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x1b06c60_0;
    %assign/vec4 v0x1b06d20_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1b07250;
T_16 ;
    %wait E_0x193db20;
    %load/vec4 v0x1b07940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x1b02740_0;
    %assign/vec4 v0x1b078a0_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1b07d60;
T_17 ;
    %wait E_0x193db20;
    %load/vec4 v0x1b082b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x1b08100_0;
    %assign/vec4 v0x1b081c0_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1b086f0;
T_18 ;
    %wait E_0x193db20;
    %load/vec4 v0x1b08ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x1b08b30_0;
    %assign/vec4 v0x1b08bd0_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1b09180;
T_19 ;
    %wait E_0x193db20;
    %load/vec4 v0x1b097d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x1b09500_0;
    %assign/vec4 v0x1b045a0_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1b09bf0;
T_20 ;
    %wait E_0x193db20;
    %load/vec4 v0x1b0a1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x1b0a030_0;
    %assign/vec4 v0x1b0a0d0_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1b0a5e0;
T_21 ;
    %wait E_0x193db20;
    %load/vec4 v0x1b0ab60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x1b0a9b0_0;
    %assign/vec4 v0x1b0aa70_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1b0afa0;
T_22 ;
    %wait E_0x193db20;
    %load/vec4 v0x1b0b520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x1b0b370_0;
    %assign/vec4 v0x1b0b430_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x1b0b960;
T_23 ;
    %wait E_0x193db20;
    %load/vec4 v0x1b0bee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x1b0bd30_0;
    %assign/vec4 v0x1b0bdf0_0, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1b0c320;
T_24 ;
    %wait E_0x193db20;
    %load/vec4 v0x1b0c8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x1b0c6f0_0;
    %assign/vec4 v0x1b0c7b0_0, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x1b0cce0;
T_25 ;
    %wait E_0x193db20;
    %load/vec4 v0x1b0d260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x1b0d0b0_0;
    %assign/vec4 v0x1b0d170_0, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x1b0d6a0;
T_26 ;
    %wait E_0x193db20;
    %load/vec4 v0x1b0dc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x1b0da70_0;
    %assign/vec4 v0x1b0db30_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x1b0e060;
T_27 ;
    %wait E_0x193db20;
    %load/vec4 v0x1b0e5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x1b0e430_0;
    %assign/vec4 v0x1b0e4f0_0, 0;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x1b0ea20;
T_28 ;
    %wait E_0x193db20;
    %load/vec4 v0x1b0efa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x1b0edf0_0;
    %assign/vec4 v0x1b0eeb0_0, 0;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x1b0f3e0;
T_29 ;
    %wait E_0x193db20;
    %load/vec4 v0x1b0f960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x1b0f7b0_0;
    %assign/vec4 v0x1b0f870_0, 0;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x1b0fda0;
T_30 ;
    %wait E_0x193db20;
    %load/vec4 v0x1b10320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x1b10170_0;
    %assign/vec4 v0x1b10230_0, 0;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x1b10760;
T_31 ;
    %wait E_0x193db20;
    %load/vec4 v0x1b10ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x1b10b30_0;
    %assign/vec4 v0x1b10bf0_0, 0;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x1b11120;
T_32 ;
    %wait E_0x193db20;
    %load/vec4 v0x1b11900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x1b07690_0;
    %assign/vec4 v0x1b07750_0, 0;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x1b11cb0;
T_33 ;
    %wait E_0x193db20;
    %load/vec4 v0x1b12230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x1b12080_0;
    %assign/vec4 v0x1b12140_0, 0;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x1b12670;
T_34 ;
    %wait E_0x193db20;
    %load/vec4 v0x1b12bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x1b12a40_0;
    %assign/vec4 v0x1b12b00_0, 0;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x1b19920;
T_35 ;
    %wait E_0x193db20;
    %load/vec4 v0x1b19cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1b19bb0_0, 0;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x1af7130;
T_36 ;
    %wait E_0x193db20;
    %load/vec4 v0x1af7a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x1af77c0_0;
    %ix/getv 3, v0x1af75d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1af7960, 0, 4;
T_36.0 ;
    %ix/getv 4, v0x1af75d0_0;
    %load/vec4a v0x1af7960, 4;
    %assign/vec4 v0x1af7880_0, 0;
    %jmp T_36;
    .thread T_36;
    .scope S_0x17447f0;
T_37 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b1d880_0, 0, 1;
    %end;
    .thread T_37;
    .scope S_0x17447f0;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b1d7e0_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_0x17447f0;
T_39 ;
    %delay 10, 0;
    %load/vec4 v0x1b1d7e0_0;
    %nor/r;
    %store/vec4 v0x1b1d7e0_0, 0, 1;
    %jmp T_39;
    .thread T_39;
    .scope S_0x17447f0;
T_40 ;
    %vpi_call 2 57 "$dumpfile", "cputest.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b1d940_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b1d940_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b1d940_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 69 "$display", "Time | PC       | Instruction" {0 0 0};
    %pushi/vec4 3, 0, 32;
T_40.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_40.1, 5;
    %jmp/1 T_40.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_call 2 71 "$display", "%4t | %h | %h", $time, v0x1b1b3e0_0, v0x1b1acc0_0 {0 0 0};
    %delay 20, 0;
    %jmp T_40.0;
T_40.1 ;
    %pop/vec4 1;
    %vpi_call 2 73 "$display", "... more execution (see waveform)" {0 0 0};
    %delay 2000, 0;
    %vpi_call 2 78 "$finish" {0 0 0};
    %end;
    .thread T_40;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "execution.t.v";
    "./execution.v";
    "./alu.v";
    "./datamemory.v";
    "./instructiondecoder.v";
    "./memory.v";
    "./lut.v";
    "./basicbuildingblocks.v";
    "./regfile.v";
