|proce
CLOCK_50 => ~NO_FANOUT~
SW[0] => A[0].DATAIN
SW[1] => Mux0.IN9
SW[1] => Mux1.IN9
SW[1] => A[1].DATAIN
SW[2] => Mux0.IN8
SW[2] => Mux1.IN8
SW[2] => B[0].DATAIN
SW[3] => Mux0.IN7
SW[3] => Mux1.IN7
SW[3] => B[1].DATAIN
KEY[0] => B[0].CLK
KEY[0] => B[1].CLK
KEY[0] => A[0].CLK
KEY[0] => A[1].CLK
KEY[1] => LED[0]~reg0.CLK
KEY[1] => LED[1]~reg0.CLK
LED[0] <= LED[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[1] <= LED[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


