
/home/lodge/Allwinner/orangepi-build/external/cache/sources/arm-trusted-firmware-sunxi-mainline/master/build/sun50i_h616/debug/bl31/bl31.elf:     file format elf64-littleaarch64
/home/lodge/Allwinner/orangepi-build/external/cache/sources/arm-trusted-firmware-sunxi-mainline/master/build/sun50i_h616/debug/bl31/bl31.elf
architecture: aarch64, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x0000000040000000

Program Header:
    LOAD off    0x0000000000010000 vaddr 0x0000000040000000 paddr 0x0000000040000000 align 2**16
         filesz 0x000000000000c071 memsz 0x0000000000013000 flags rwx
   STACK off    0x0000000000000000 vaddr 0x0000000000000000 paddr 0x0000000000000000 align 2**4
         filesz 0x0000000000000000 memsz 0x0000000000000000 flags rw-
private flags = 0:

Sections:
Idx Name          Size      VMA               LMA               File off  Algn
  0 .text         0000a000  0000000040000000  0000000040000000  00010000  2**11
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rodata       00002000  000000004000a000  000000004000a000  0001a000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000071  000000004000c000  000000004000c000  0001c000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 stacks        00001000  000000004000c080  000000004000c080  0001c071  2**6
                  ALLOC
  4 .bss          00000f20  000000004000d080  000000004000d080  0001c071  2**6
                  ALLOC
  5 xlat_table    00004000  000000004000e000  000000004000e000  0001c071  2**12
                  ALLOC
  6 coherent_ram  00001000  0000000040012000  0000000040012000  0001c071  2**12
                  ALLOC
  7 .debug_info   000288c4  0000000000000000  0000000000000000  0001c071  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00008aa5  0000000000000000  0000000000000000  00044935  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000029c0  0000000000000000  0000000000000000  0004d3e0  2**4
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   0001198f  0000000000000000  0000000000000000  0004fda0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000057c8  0000000000000000  0000000000000000  0006172f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .comment      0000005a  0000000000000000  0000000000000000  00066ef7  2**0
                  CONTENTS, READONLY
 13 .debug_loc    00027ff9  0000000000000000  0000000000000000  00066f51  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000060a0  0000000000000000  0000000000000000  0008ef50  2**4
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00000d80  0000000000000000  0000000000000000  00094ff0  2**3
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
0000000040000000 l    d  .text	0000000000000000 .text
000000004000a000 l    d  .rodata	0000000000000000 .rodata
000000004000c000 l    d  .data	0000000000000000 .data
000000004000c080 l    d  stacks	0000000000000000 stacks
000000004000d080 l    d  .bss	0000000000000000 .bss
000000004000e000 l    d  xlat_table	0000000000000000 xlat_table
0000000040012000 l    d  coherent_ram	0000000000000000 coherent_ram
0000000000000000 l    d  .debug_info	0000000000000000 .debug_info
0000000000000000 l    d  .debug_abbrev	0000000000000000 .debug_abbrev
0000000000000000 l    d  .debug_aranges	0000000000000000 .debug_aranges
0000000000000000 l    d  .debug_line	0000000000000000 .debug_line
0000000000000000 l    d  .debug_str	0000000000000000 .debug_str
0000000000000000 l    d  .comment	0000000000000000 .comment
0000000000000000 l    d  .debug_loc	0000000000000000 .debug_loc
0000000000000000 l    d  .debug_ranges	0000000000000000 .debug_ranges
0000000000000000 l    d  .debug_frame	0000000000000000 .debug_frame
0000000000000000 l    df *ABS*	0000000000000000 /home/lodge/Allwinner/orangepi-build/external/cache/sources/arm-trusted-firmware-sunxi-mainline/master/build/sun50i_h616/debug/bl31/bl31_entrypoint.o
0000000000000000 l    df *ABS*	0000000000000000 assert.c
0000000000000000 l    df *ABS*	0000000000000000 arm_arch_svc_setup.c
0000000040000204 l     F .text	000000000000014c arm_arch_svc_smc_handler
000000004000b5b8 l     O .rodata	0000000000000020 __svc_desc_arm_arch_svc
0000000000000000 l    df *ABS*	0000000000000000 /home/lodge/Allwinner/orangepi-build/external/cache/sources/arm-trusted-firmware-sunxi-mainline/master/build/sun50i_h616/debug/bl31/cpu_data.o
0000000000000000 l    df *ABS*	0000000000000000 /home/lodge/Allwinner/orangepi-build/external/cache/sources/arm-trusted-firmware-sunxi-mainline/master/build/sun50i_h616/debug/bl31/cortex_a53.o
0000000000000008 l       *ABS*	0000000000000000 CPU_MIDR_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_EXTRA1_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_EXTRA2_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_EXTRA3_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_E_HANDLER_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_RESET_FUNC_SIZE
0000000000000010 l       *ABS*	0000000000000000 CPU_PWR_DWN_OPS_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_ERRATA_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_ERRATA_LOCK_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_ERRATA_PRINTED_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_REG_DUMP_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_MIDR
0000000000000008 l       *ABS*	0000000000000000 CPU_RESET_FUNC
0000000000000010 l       *ABS*	0000000000000000 CPU_EXTRA1_FUNC
0000000000000018 l       *ABS*	0000000000000000 CPU_EXTRA2_FUNC
0000000000000020 l       *ABS*	0000000000000000 CPU_EXTRA3_FUNC
0000000000000028 l       *ABS*	0000000000000000 CPU_E_HANDLER_FUNC
0000000000000030 l       *ABS*	0000000000000000 CPU_PWR_DWN_OPS
0000000000000040 l       *ABS*	0000000000000000 CPU_ERRATA_FUNC
0000000000000048 l       *ABS*	0000000000000000 CPU_ERRATA_LOCK
0000000000000050 l       *ABS*	0000000000000000 CPU_ERRATA_PRINTED
0000000000000058 l       *ABS*	0000000000000000 CPU_REG_DUMP
0000000000000060 l       *ABS*	0000000000000000 CPU_OPS_SIZE
0000000040000790 l     F .text	0000000000000014 cortex_a53_disable_dcache
00000000400007a4 l     F .text	0000000000000018 cortex_a53_disable_smp
0000000040000440 l     F .text	0000000000000008 check_errata_819472
0000000040000448 l     F .text	0000000000000008 check_errata_824069
0000000040000450 l     F .text	0000000000000008 check_errata_826319
0000000040000458 l     F .text	0000000000000008 check_errata_827319
0000000040000368 l     F .text	000000000000001c a53_disable_non_temporal_hint
00000000400004b0 l     F .text	0000000000000008 check_errata_disable_non_temporal_hint
0000000040000f9c l     F .text	000000000000001c errata_a53_855873_wa
00000000400004a8 l     F .text	0000000000000008 check_errata_855873
0000000040000460 l     F .text	0000000000000024 check_errata_835769
000000004000047c l       .text	0000000000000000 errata_not_applies
0000000040000480 l       .text	0000000000000000 exit_check_errata_835769
0000000040000484 l     F .text	0000000000000024 check_errata_843419
00000000400004a4 l       .text	0000000000000000 exit_check_errata_843419
0000000040000438 l     F .text	0000000000000008 check_errata_1530924
00000000400008a4 l     F .text	0000000000000030 cortex_a53_reset_func
0000000040000760 l     F .text	0000000000000018 cortex_a53_core_pwr_dwn
000000004000073c l     F .text	0000000000000024 cortex_a53_cluster_pwr_dwn
00000000400007bc l     F .text	00000000000000e8 cortex_a53_errata_report
000000004000b41a l       .rodata	0000000000000000 cortex_a53_errata_819472_str
000000004000b46d l       .rodata	0000000000000000 cortex_a53_cpu_str
000000004000b421 l       .rodata	0000000000000000 cortex_a53_errata_824069_str
000000004000b428 l       .rodata	0000000000000000 cortex_a53_errata_826319_str
000000004000b42f l       .rodata	0000000000000000 cortex_a53_errata_827319_str
000000004000b436 l       .rodata	0000000000000000 cortex_a53_errata_835769_str
000000004000b43d l       .rodata	0000000000000000 cortex_a53_errata_disable_non_temporal_hint_str
000000004000b457 l       .rodata	0000000000000000 cortex_a53_errata_843419_str
000000004000b45e l       .rodata	0000000000000000 cortex_a53_errata_855873_str
000000004000b465 l       .rodata	0000000000000000 cortex_a53_errata_1530924_str
000000004000b478 l       .rodata	0000000000000000 cortex_a53_regs
0000000040000778 l     F .text	0000000000000018 cortex_a53_cpu_reg_dump
000000004000c068 l       .data	0000000000000000 cortex_a53_errata_lock
000000004000c06c l       .data	0000000000000000 cortex_a53_errata_reported
0000000000000000 l    df *ABS*	0000000000000000 /home/lodge/Allwinner/orangepi-build/external/cache/sources/arm-trusted-firmware-sunxi-mainline/master/build/sun50i_h616/debug/bl31/debug.o
000000004000b4ef l       .rodata	0000000000000000 assert_msg1
000000004000b4fd l       .rodata	0000000000000000 assert_msg2
00000000400003dc l       .text	0000000000000000 _assert_loop
00000000400003c0 l       .text	0000000000000000 dec_print_loop
000000004000b504 l       .rodata	0000000000000000 panic_msg
0000000040000a70 l       .text	0000000000000000 panic_common
0000000040000a98 l       .text	0000000000000000 _panic_handler
0000000000000000 l    df *ABS*	0000000000000000 /home/lodge/Allwinner/orangepi-build/external/cache/sources/arm-trusted-firmware-sunxi-mainline/master/build/sun50i_h616/debug/bl31/platform_helpers.o
0000000000000000 l    df *ABS*	0000000000000000 /home/lodge/Allwinner/orangepi-build/external/cache/sources/arm-trusted-firmware-sunxi-mainline/master/build/sun50i_h616/debug/bl31/cpu_helpers.o
0000000000000008 l       *ABS*	0000000000000000 CPU_MIDR_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_EXTRA1_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_EXTRA2_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_EXTRA3_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_E_HANDLER_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_RESET_FUNC_SIZE
0000000000000010 l       *ABS*	0000000000000000 CPU_PWR_DWN_OPS_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_ERRATA_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_ERRATA_LOCK_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_ERRATA_PRINTED_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_REG_DUMP_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_MIDR
0000000000000008 l       *ABS*	0000000000000000 CPU_RESET_FUNC
0000000000000010 l       *ABS*	0000000000000000 CPU_EXTRA1_FUNC
0000000000000018 l       *ABS*	0000000000000000 CPU_EXTRA2_FUNC
0000000000000020 l       *ABS*	0000000000000000 CPU_EXTRA3_FUNC
0000000000000028 l       *ABS*	0000000000000000 CPU_E_HANDLER_FUNC
0000000000000030 l       *ABS*	0000000000000000 CPU_PWR_DWN_OPS
0000000000000040 l       *ABS*	0000000000000000 CPU_ERRATA_FUNC
0000000000000048 l       *ABS*	0000000000000000 CPU_ERRATA_LOCK
0000000000000050 l       *ABS*	0000000000000000 CPU_ERRATA_PRINTED
0000000000000058 l       *ABS*	0000000000000000 CPU_REG_DUMP
0000000000000060 l       *ABS*	0000000000000000 CPU_OPS_SIZE
0000000040001040 l       .text	0000000000000000 search_def_ptr
0000000000000000 l    df *ABS*	0000000000000000 /home/lodge/Allwinner/orangepi-build/external/cache/sources/arm-trusted-firmware-sunxi-mainline/master/build/sun50i_h616/debug/bl31/cache_helpers.o
0000000040000fec l       .text	0000000000000000 exit_loop_civac
0000000040000fd8 l       .text	0000000000000000 loop_civac
000000004000057c l       .text	0000000000000000 exit_loop_cvac
0000000040000568 l       .text	0000000000000000 loop_cvac
00000000400010c0 l       .text	0000000000000000 exit_loop_ivac
00000000400010ac l       .text	0000000000000000 loop_ivac
000000004000095c l     F .text	000000000000009c do_dcsw_op
00000000400009f4 l       .text	0000000000000000 exit
00000000400009f8 l       .text	0000000000000000 dcsw_loop_table
0000000040000978 l       .text	0000000000000000 loop1
00000000400009dc l       .text	0000000000000000 level_done
00000000400009f8 l       .text	0000000000000000 loop2_isw
00000000400009fc l       .text	0000000000000000 loop3_isw
0000000040000a18 l       .text	0000000000000000 loop2_cisw
0000000040000a1c l       .text	0000000000000000 loop3_cisw
0000000040000a38 l       .text	0000000000000000 loop2_csw
0000000040000a3c l       .text	0000000000000000 loop3_csw
0000000000000000 l    df *ABS*	0000000000000000 /home/lodge/Allwinner/orangepi-build/external/cache/sources/arm-trusted-firmware-sunxi-mainline/master/build/sun50i_h616/debug/bl31/16550_console.o
000000004000063c l       .text	0000000000000000 init_fail
0000000040000738 l       .text	0000000000000000 register_fail
0000000040000700 l       .text	0000000000000000 register_16550
00000000400005cc l       .text	0000000000000000 no_char
0000000000000000 l    df *ABS*	0000000000000000 /home/lodge/Allwinner/orangepi-build/external/cache/sources/arm-trusted-firmware-sunxi-mainline/master/build/sun50i_h616/debug/bl31/crash_reporting.o
000000004000b0b4 l       .rodata	0000000000000000 gicc_regs
000000004000b0d6 l       .rodata	0000000000000000 icc_regs
000000004000b102 l       .rodata	0000000000000000 gicd_pend_reg
000000004000b13a l       .rodata	0000000000000000 newline
000000004000b13c l       .rodata	0000000000000000 spacer
000000004000b143 l       .rodata	0000000000000000 prefix
000000004000b146 l       .rodata	0000000000000000 print_spacer
000000004000b158 l       .rodata	0000000000000000 gp_regs
000000004000b1c7 l       .rodata	0000000000000000 el3_sys_regs
000000004000b224 l       .rodata	0000000000000000 non_el3_sys_regs
000000004000b370 l       .rodata	0000000000000000 aarch32_regs
000000004000b387 l       .rodata	0000000000000000 panic_msg
000000004000b399 l       .rodata	0000000000000000 excpt_msg
000000004000b3b9 l       .rodata	0000000000000000 intr_excpt_msg
000000004000b3df l       .rodata	0000000000000000 x30_msg
000000004000b3e3 l       .rodata	0000000000000000 excpt_msg_el
00000000400013ec l     F .text	000000000000004c size_controlled_print
00000000400013f4 l       .text	0000000000000000 test_size_list
0000000040001430 l       .text	0000000000000000 exit_size_print
000000004000120c l     F .text	000000000000000c print_alignment
0000000040001510 l     F .text	0000000000000018 str_in_crash_buf_print
0000000040000c84 l       .text	0000000000000000 do_crash_reporting
0000000040000cfc l       .text	0000000000000000 print_el3_sys_regs
000000004000090c l     F .text	0000000000000008 crash_panic
0000000040000e2c l       .text	0000000000000000 print_gicv2
0000000040000e40 l       .text	0000000000000000 print_gic_common
0000000040000e4c l       .text	0000000000000000 gicd_ispendr_loop
0000000040000e88 l       .text	0000000000000000 exit_print_gic_regs
0000000000000000 l    df *ABS*	0000000000000000 /home/lodge/Allwinner/orangepi-build/external/cache/sources/arm-trusted-firmware-sunxi-mainline/master/build/sun50i_h616/debug/bl31/ea_delegate.o
0000000000000008 l       *ABS*	0000000000000000 CPU_MIDR_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_EXTRA1_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_EXTRA2_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_EXTRA3_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_E_HANDLER_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_RESET_FUNC_SIZE
0000000000000010 l       *ABS*	0000000000000000 CPU_PWR_DWN_OPS_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_ERRATA_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_ERRATA_LOCK_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_ERRATA_PRINTED_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_REG_DUMP_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_MIDR
0000000000000008 l       *ABS*	0000000000000000 CPU_RESET_FUNC
0000000000000010 l       *ABS*	0000000000000000 CPU_EXTRA1_FUNC
0000000000000018 l       *ABS*	0000000000000000 CPU_EXTRA2_FUNC
0000000000000020 l       *ABS*	0000000000000000 CPU_EXTRA3_FUNC
0000000000000028 l       *ABS*	0000000000000000 CPU_E_HANDLER_FUNC
0000000000000030 l       *ABS*	0000000000000000 CPU_PWR_DWN_OPS
0000000000000040 l       *ABS*	0000000000000000 CPU_ERRATA_FUNC
0000000000000048 l       *ABS*	0000000000000000 CPU_ERRATA_LOCK
0000000000000050 l       *ABS*	0000000000000000 CPU_ERRATA_PRINTED
0000000000000058 l       *ABS*	0000000000000000 CPU_REG_DUMP
0000000000000060 l       *ABS*	0000000000000000 CPU_OPS_SIZE
0000000040000aa0 l     F .text	000000000000009c ea_proceed
0000000040000938 l     F .text	0000000000000004 delegate_sync_ea
0000000040000934 l     F .text	0000000000000004 delegate_async_ea
0000000000000000 l    df *ABS*	0000000000000000 /home/lodge/Allwinner/orangepi-build/external/cache/sources/arm-trusted-firmware-sunxi-mainline/master/build/sun50i_h616/debug/bl31/context.o
0000000040000c2c l       .text	0000000000000000 sve_not_enabled
0000000000000000 l    df *ABS*	0000000000000000 /home/lodge/Allwinner/orangepi-build/external/cache/sources/arm-trusted-firmware-sunxi-mainline/master/build/sun50i_h616/debug/bl31/enable_mmu.o
0000000000000000 l    df *ABS*	0000000000000000 /home/lodge/Allwinner/orangepi-build/external/cache/sources/arm-trusted-firmware-sunxi-mainline/master/build/sun50i_h616/debug/bl31/plat_helpers.o
0000000000000000 l    df *ABS*	0000000000000000 /home/lodge/Allwinner/orangepi-build/external/cache/sources/arm-trusted-firmware-sunxi-mainline/master/build/sun50i_h616/debug/bl31/platform_mp_stack.o
000000004000c080 l       stacks	0000000000000000 platform_normal_stacks
0000000000000006 l       *ABS*	0000000000000000 TZ_COUNT
0000000000000000 l    df *ABS*	0000000000000000 /home/lodge/Allwinner/orangepi-build/external/cache/sources/arm-trusted-firmware-sunxi-mainline/master/build/sun50i_h616/debug/bl31/psci_helpers.o
0000000000000000 l    df *ABS*	0000000000000000 /home/lodge/Allwinner/orangepi-build/external/cache/sources/arm-trusted-firmware-sunxi-mainline/master/build/sun50i_h616/debug/bl31/runtime_exceptions.o
0000000040009390 l       .text	0000000000000000 exp_from_EL3
0000000040001438 l       .text	0000000000000000 smc_handler32
000000004000143c l       .text	0000000000000000 smc_handler64
00000000400094f8 l       .text	0000000000000000 interrupt_exit_irq_aarch64
0000000040009578 l       .text	0000000000000000 interrupt_exit_fiq_aarch64
00000000400096f8 l       .text	0000000000000000 interrupt_exit_irq_aarch32
0000000040009778 l       .text	0000000000000000 interrupt_exit_fiq_aarch32
0000000040001438 l     F .text	00000000000000b0 smc_handler
00000000400014b0 l       .text	0000000000000000 smc_prohibited
00000000400014a4 l       .text	0000000000000000 smc_unknown
00000000400014dc l       .text	0000000000000000 rt_svc_fw_critical_error
0000000000000000 l    df *ABS*	0000000000000000 /home/lodge/Allwinner/orangepi-build/external/cache/sources/arm-trusted-firmware-sunxi-mainline/master/build/sun50i_h616/debug/bl31/spinlock.o
00000000400014f0 l       .text	0000000000000000 l1
00000000400014f4 l       .text	0000000000000000 l2
0000000000000000 l    df *ABS*	0000000000000000 /home/lodge/Allwinner/orangepi-build/external/cache/sources/arm-trusted-firmware-sunxi-mainline/master/build/sun50i_h616/debug/bl31/misc_helpers.o
0000000040001530 l     F .text	0000000000000114 zeromem_dczva
0000000000000000 l    df *ABS*	0000000000000000 common.c
0000000000000000 l    df *ABS*	0000000000000000 sunxi_power.c
000000004000725c l     F .text	0000000000000058 rsb_init
000000004000ded0 l     O .bss	0000000000000004 pmic
0000000000000000 l    df *ABS*	0000000000000000 bakery_lock_coherent.c
0000000000000000 l    df *ABS*	0000000000000000 sunxi_bl31_setup.c
000000004000dc58 l     O .bss	0000000000000058 bl32_image_ep_info
000000004000dcb0 l     O .bss	0000000000000058 bl33_image_ep_info
000000004000dd08 l     O .bss	0000000000000030 console
000000004000dd38 l     O .bss	0000000000000008 fdt
000000004000a1b0 l     O .rodata	0000000000000030 sunxi_gic_data
0000000000000000 l    df *ABS*	0000000000000000 bl31_main.c
000000004000db80 l     O .bss	0000000000000008 bl32_init
000000004000c060 l     O .data	0000000000000004 next_image_type
000000004000a000 l     O .rodata	0000000000000010 psci_args.3284
0000000000000000 l    df *ABS*	0000000000000000 context_mgmt.c
0000000000000000 l    df *ABS*	0000000000000000 bl31_context_mgmt.c
0000000000000000 l    df *ABS*	0000000000000000 multi_console.c
0000000000000000 l    df *ABS*	0000000000000000 fdt_fixup.c
0000000040002668 l     F .text	0000000000000008 cpu_to_fdt32
00000000400040e0 l     F .text	0000000000000030 fdt_setprop_u32
0000000000000000 l    df *ABS*	0000000000000000 fdt_rw.c
0000000040002670 l     F .text	0000000000000008 cpu_to_fdt32
0000000040002800 l     F .text	0000000000000024 fdt32_ld
0000000040002d3c l     F .text	0000000000000088 fdt_blocks_misordered_
0000000040003f3c l     F .text	0000000000000074 fdt_rw_probe_
0000000040003c90 l     F .text	00000000000000dc fdt_packblocks_
0000000040004138 l     F .text	00000000000000a8 fdt_splice_
00000000400041e0 l     F .text	0000000000000068 fdt_splice_struct_
0000000040002868 l     F .text	00000000000001a8 fdt_add_property_
0000000000000000 l    df *ABS*	0000000000000000 xlat_tables_context.c
000000004000dd60 l     O .bss	0000000000000168 tf_mmap
000000004000c000 l     O .data	0000000000000060 tf_xlat_ctx
000000004000e000 l     O xlat_table	0000000000004000 tf_xlat_tables
000000004000df80 l     O .bss	0000000000000020 tf_base_xlat_table
0000000000000000 l    df *ABS*	0000000000000000 errata_report.c
0000000000000000 l    df *ABS*	0000000000000000 fdt.c
00000000400027b8 l     F .text	0000000000000024 fdt32_ld
0000000000000000 l    df *ABS*	0000000000000000 fdt_ro.c
00000000400027dc l     F .text	0000000000000024 fdt32_ld
0000000040002824 l     F .text	0000000000000044 fdt64_ld
00000000400035b0 l     F .text	0000000000000058 fdt_mem_rsv
0000000040005208 l     F .text	0000000000000064 nextprop_
0000000040003204 l     F .text	0000000000000068 fdt_get_property_by_offset_
00000000400032c0 l     F .text	00000000000000d8 fdt_get_property_namelen_
0000000000000000 l    df *ABS*	0000000000000000 fdt_addresses.c
0000000040002dc4 l     F .text	0000000000000060 fdt_cells
0000000000000000 l    df *ABS*	0000000000000000 generic_delay_timer.c
0000000040004514 l     F .text	000000000000000c get_timer_value
000000004000dbf8 l     O .bss	0000000000000010 ops
0000000000000000 l    df *ABS*	0000000000000000 interrupt_mgmt.c
000000004000db88 l     O .bss	0000000000000060 intr_type_descs
0000000000000000 l    df *ABS*	0000000000000000 gicdv2_helpers.c
0000000000000000 l    df *ABS*	0000000000000000 gicv2_main.c
000000004000dbe8 l     O .bss	0000000000000008 driver_data
0000000000000000 l    df *ABS*	0000000000000000 gicv2_helpers.c
0000000000000000 l    df *ABS*	0000000000000000 xlat_tables_core.c
00000000400088f8 l     F .text	000000000000023c xlat_tables_map_region
0000000000000000 l    df *ABS*	0000000000000000 xlat_tables_arch.c
000000004000a37c l     O .rodata	000000000000001c pa_range_bits_arr
0000000000000000 l    df *ABS*	0000000000000000 delay_timer.c
000000004000dbf0 l     O .bss	0000000000000008 timer_ops
0000000000000000 l    df *ABS*	0000000000000000 memchr.c
0000000000000000 l    df *ABS*	0000000000000000 memcmp.c
0000000000000000 l    df *ABS*	0000000000000000 memcpy.c
0000000000000000 l    df *ABS*	0000000000000000 memmove.c
0000000000000000 l    df *ABS*	0000000000000000 memset.c
0000000000000000 l    df *ABS*	0000000000000000 sunxi_topology.c
000000004000adb1 l     O .rodata	0000000000000003 plat_power_domain_tree_desc
0000000000000000 l    df *ABS*	0000000000000000 plat_common.c
0000000000000000 l    df *ABS*	0000000000000000 sunxi_common.c
000000004000a2b0 l     O .rodata	00000000000000a0 sunxi_mmap
0000000000000000 l    df *ABS*	0000000000000000 plat_psci_common.c
0000000000000000 l    df *ABS*	0000000000000000 plat_gicv2.c
0000000000000000 l    df *ABS*	0000000000000000 plat_log_common.c
000000004000a288 l     O .rodata	0000000000000028 plat_prefix_str
0000000000000000 l    df *ABS*	0000000000000000 sunxi_pm.c
0000000000000000 l    df *ABS*	0000000000000000 bl_common.c
0000000000000000 l    df *ABS*	0000000000000000 printf.c
0000000040008204 l     F .text	00000000000000d0 unsigned_num_print
0000000000000000 l    df *ABS*	0000000000000000 psci_common.c
0000000040006720 l     F .text	0000000000000050 psci_set_req_local_pwr_state
000000004000df54 l     O .bss	0000000000000008 psci_req_local_pwr_states
000000004000a198 l     O .rodata	0000000000000018 psci_state_type_str.3516
0000000000000000 l    df *ABS*	0000000000000000 psci_main.c
0000000000000000 l    df *ABS*	0000000000000000 psci_setup.c
000000004000d280 l     O .bss	0000000000000900 psci_ns_context
0000000000000000 l    df *ABS*	0000000000000000 psci_on.c
0000000000000000 l    df *ABS*	0000000000000000 psci_suspend.c
0000000000000000 l    df *ABS*	0000000000000000 psci_off.c
0000000000000000 l    df *ABS*	0000000000000000 psci_mem_protect.c
0000000000000000 l    df *ABS*	0000000000000000 psci_system_off.c
0000000000000000 l    df *ABS*	0000000000000000 putchar.c
0000000000000000 l    df *ABS*	0000000000000000 sunxi_rsb.c
000000004000739c l     F .text	0000000000000054 rsb_wait_bit
00000000400073f0 l     F .text	0000000000000058 rsb_wait_stat
0000000000000000 l    df *ABS*	0000000000000000 runtime_svc.c
0000000000000000 l    df *ABS*	0000000000000000 std_svc_setup.c
000000004000772c l     F .text	00000000000000b8 std_svc_smc_handler
00000000400076f4 l     F .text	0000000000000038 std_svc_setup
000000004000b5d8 l     O .rodata	0000000000000020 __svc_desc_std_svc
0000000000000000 l    df *ABS*	0000000000000000 strcmp.c
0000000000000000 l    df *ABS*	0000000000000000 strlen.c
0000000000000000 l    df *ABS*	0000000000000000 strncmp.c
0000000000000000 l    df *ABS*	0000000000000000 strrchr.c
0000000000000000 l    df *ABS*	0000000000000000 sunxi_cpu_ops.c
0000000000000000 l    df *ABS*	0000000000000000 sunxi_prepare_dtb.c
0000000000000000 l    df *ABS*	0000000000000000 sunxi_native_pm.c
0000000040007f38 l     F .text	000000000000003c sunxi_system_reset
0000000040007e38 l     F .text	0000000000000014 sunxi_pwr_domain_off
0000000040007f1c l     F .text	000000000000001c sunxi_system_off
0000000040007e64 l     F .text	0000000000000014 sunxi_pwr_domain_on_finish
0000000040007e4c l     F .text	0000000000000018 sunxi_pwr_domain_on
000000004000a1e0 l     O .rodata	00000000000000a8 sunxi_native_psci_ops
0000000000000000 l    df *ABS*	0000000000000000 sunxi_security.c
0000000000000000 l    df *ABS*	0000000000000000 tf_log.c
000000004000c064 l     O .data	0000000000000004 max_log_level
0000000000000000 l    df *ABS*	0000000000000000 xlat_tables_utils.c
0000000000000000 l    df *ABS*	0000000000000000 axp805.c
0000000000000000 l    df *ABS*	0000000000000000 
0000000000000000 l    df *ABS*	0000000000000000 cpu_data_array.c
00000000400072b4 g     F .text	0000000000000020 rsb_init_controller
00000000400071ec g     F .text	000000000000002c putchar
000000004000217c g     F .text	00000000000000d4 cm_prepare_el3_exit
0000000040002d08 g     F .text	0000000000000034 fdt_address_cells
0000000040004dcc g     F .text	0000000000000034 mdelay
00000000400053e4 g     F .text	0000000000000014 plat_is_smccc_feature_available
00000000400039e0 g     F .text	0000000000000088 fdt_offset_ptr
000000004000df80 g       .bss	0000000000000000 __PMF_TIMESTAMP_START__
00000000400053b4  w    F .text	0000000000000030 plat_ic_get_pending_interrupt_type
0000000040002020 g     F .text	0000000000000090 cm_el1_sysregs_context_restore
0000000040006424 g     F .text	0000000000000028 psci_migrate_info_up_cpu
0000000040013000 g       coherent_ram	0000000000000000 __BL31_END__
00000000400025ec g     F .text	0000000000000070 console_register
0000000040005984 g     F .text	000000000000011c psci_cpu_suspend
0000000040013000 g       coherent_ram	0000000000000000 __COHERENT_RAM_END__
0000000040001314 g     F .text	0000000000000034 reset_handler
0000000040000690 g     F .text	000000000000001c console_16550_flush
0000000040009600 g     F .text	0000000000000000 sync_exception_aarch32
0000000040001528 g     F .text	0000000000000008 zeromem
000000004000a3f0 g     O .rodata	0000000000000015 version_string
0000000040000414 g     F .text	0000000000000008 asm_print_newline
000000004000b658 g       .rodata	0000000000000000 __pubsub_psci_suspend_pwrdown_finish_end
0000000040006f18 g     F .text	00000000000000f4 psci_validate_entry_point
0000000040004f3c g     F .text	000000000000003c mmap_add_ctx
00000000400054ac g     F .text	0000000000000038 print_entry_point_info
00000000400020b0 g     F .text	000000000000002c cm_get_context
00000000400054e4 g     F .text	0000000000000054 printf
000000004000dd48 g     O .bss	0000000000000018 mmu_cfg_params
0000000040008b34 g     F .text	0000000000000004 xlat_tables_print
0000000040006628 g     F .text	0000000000000058 psci_release_pwr_domain_locks
000000004000702c g     F .text	0000000000000044 psci_validate_power_state
000000004000526c g     F .text	0000000000000034 plat_core_pos_by_mpidr
000000004000c000 g       .rodata	0000000000000000 __RW_START__
0000000040000644 g     F .text	000000000000004c console_16550_core_putc
0000000040004684 g     F .text	000000000000004c gicv2_cpuif_enable
0000000040005aa0 g     F .text	00000000000000d8 psci_cpu_suspend_finish
000000004000e000 g       xlat_table	0000000000000000 __XLAT_TABLE_START__
00000000400034f8 g     F .text	000000000000006c fdt_getprop_namelen
000000004000303c g     F .text	0000000000000038 fdt_first_property_offset
00000000400006c8 g     F .text	000000000000001c console_16550_putc
0000000040000384 g     F .text	0000000000000060 asm_assert
00000000400013b8 g     F .text	0000000000000034 save_and_update_ptw_el1_sys_regs
0000000040001ce4 g     F .text	0000000000000048 bl31_plat_get_next_image_ep_info
0000000040000914 g     F .text	0000000000000010 dcsw_op_level1
0000000040000a58 g     F .text	0000000000000048 do_panic
00000000400046d0 g     F .text	0000000000000078 gicv2_distif_init
0000000040004e80 g     F .text	0000000000000034 memmove
000000004000ded4 g     O .bss	0000000000000080 rt_svc_descs_indices
0000000040004624 g     F .text	0000000000000014 gicd_write_isenabler
0000000040005428 g     F .text	0000000000000084 plat_setup_psci_ops
0000000040009200 g     F .text	0000000000000000 sync_exception_sp_elx
00000000400075ec g     F .text	0000000000000108 setup_mmu_cfg
0000000040002250 g     F .text	0000000000000008 cm_prepare_el3_exit_ns
0000000040009000 g     F .text	0000000000000000 sync_exception_sp_el0
00000000400012b4 g     F .text	0000000000000010 psci_power_down_wfi
00000000400055a4 g     F .text	0000000000000058 psci_affinity_info
00000000400031b8 g     F .text	000000000000004c fdt_get_property
0000000040003d6c g     F .text	0000000000000034 fdt_path_offset
0000000040003fb0 g     F .text	0000000000000054 fdt_setprop
00000000400053f8  w    F .text	0000000000000030 plat_log_get_prefix
0000000040006368 g     F .text	00000000000000a4 psci_migrate
000000004000a3d2 g     O .rodata	000000000000001e build_message
0000000040000bdc g     F .text	0000000000000080 el3_exit
0000000040006770 g     F .text	00000000000003d8 psci_setup
0000000040004b10 g     F .text	0000000000000068 init_xlat_tables
0000000040001d2c g     F .text	0000000000000020 bl31_plat_runtime_setup
000000004000c000 g       .data	0000000000000000 __DATA_START__
0000000040012000 g     O coherent_ram	0000000000000010 psci_locks
0000000040003398 g     F .text	0000000000000114 fdt_get_string
00000000400010e8  w    F .text	0000000000000004 plat_disable_acp
0000000040003608 g     F .text	000000000000005c fdt_move
00000000400060a4 g     F .text	0000000000000034 psci_find_target_suspend_lvl
0000000040007448 g     F .text	000000000000004c rsb_write
000000004000876c g     F .text	0000000000000038 xlat_arch_regime_get_xn_desc
0000000040007934 g     F .text	0000000000000120 sunxi_cpu_on
0000000040002a10 g     F .text	0000000000000194 fdt_add_reserved_memory
0000000040002fcc g     F .text	0000000000000070 fdt_find_string_
00000000400045cc g     F .text	000000000000000c gicd_set_isenabler
00000000400055fc g     F .text	0000000000000020 psci_arch_setup
0000000040000500 g     F .text	0000000000000048 check_wa_cve_2017_5715
0000000040003918 g     F .text	0000000000000084 fdt_node_offset_by_compatible
0000000040001710 g     F .text	0000000000000384 axp_setup_regulators
0000000040006d4c g     F .text	000000000000005c psci_system_reset
0000000040004a74 g     F .text	000000000000009c gicv2_spis_configure_defaults
00000000400045b8 g     F .text	0000000000000014 gicd_set_ipriorityr
0000000040004e60 g     F .text	0000000000000020 memcpy
000000004000700c g     F .text	0000000000000020 psci_validate_mpidr
0000000040006e64 g     F .text	00000000000000b4 psci_system_suspend
0000000040009380 g     F .text	0000000000000000 serror_sp_elx
000000004000211c g     F .text	0000000000000030 cm_init_context_by_index
0000000040009080 g     F .text	0000000000000000 irq_sp_el0
0000000040001530 g     F .text	0000000000000114 zero_normalmem
00000000400060d8 g     F .text	0000000000000048 psci_get_parent_pwr_domain_nodes
0000000040007374 g     F .text	0000000000000028 rsb_set_device_mode
000000004000a018 g     O .rodata	0000000000000180 axp_regulators
00000000400052a0  w    F .text	0000000000000084 plat_ea_handler
0000000040007c90 g     F .text	0000000000000098 sunxi_pmic_setup
00000000400047d0 g     F .text	0000000000000044 gicv2_get_pending_interrupt_type
0000000040006cf0 g     F .text	000000000000005c psci_system_off
0000000040001140 g     F .text	0000000000000004 platform_mem_init
00000000400045d8 g     F .text	0000000000000014 gicd_write_icenabler
000000004000b658 g       .rodata	0000000000000000 __pubsub_cm_exited_secure_world_end
0000000040004f2c g     F .text	0000000000000010 mmap_add
0000000040000144 g     F .text	000000000000009c bl31_warm_entrypoint
0000000040005364 g     F .text	000000000000000c plat_get_syscnt_freq2
0000000040001124  w    F .text	0000000000000008 plat_panic_handler
000000004000b5b8 g       .rodata	0000000000000000 __RT_SVC_DESCS_START__
0000000040004324 g     F .text	00000000000000e8 fdt_subnode_offset_namelen
000000004000d080 g       stacks	0000000000000000 __STACKS_END__
000000004000b658 g       .rodata	0000000000000000 __pubsub_psci_suspend_pwrdown_start_end
00000000400004b8 g     F .text	0000000000000048 check_smccc_arch_wa3_applies
0000000040000548 g     F .text	0000000000000038 clean_dcache_range
0000000040007d58 g     F .text	00000000000000e0 sunxi_prepare_dtb
0000000040007b14 g     F .text	000000000000017c sunxi_init_platform_r_twi
0000000040001144 g     F .text	000000000000004c prepare_cpu_pwr_dwn
00000000400016a0 g     F .text	0000000000000054 axp_clrsetbits
000000004000399c g     F .text	0000000000000044 fdt_num_mem_rsv
0000000040001348 g     F .text	0000000000000070 restore_gp_pmcr_pauth_regs
0000000040003564 g     F .text	0000000000000018 fdt_header_size
0000000040007110 g     F .text	00000000000000dc psci_warmboot_entrypoint
000000004000b658 g       .rodata	0000000000000000 __pubsub_cm_exited_normal_world_start
0000000040001130  w    F .text	0000000000000010 plat_set_my_stack
0000000040002258 g     F .text	0000000000000040 cm_set_context_by_index
000000004000b5f8 g       .rodata	0000000000000000 __RT_SVC_DESCS_END__
0000000040002f4c g     F .text	0000000000000040 fdt_check_node_offset_
00000000400003e4 g     F .text	0000000000000030 asm_print_hex
0000000040001cdc g     F .text	0000000000000008 bl31_plat_arch_setup
0000000040001c4c g     F .text	0000000000000090 bl31_main
0000000040001644 g     F .text	000000000000005c axp_check_id
000000004000dc08 g     O .bss	0000000000000040 psci_cpu_pd_nodes
000000004000041c g     F .text	0000000000000018 asm_print_str
0000000040007d28 g     F .text	0000000000000030 sunxi_power_down
0000000040000434  w    F .text	0000000000000004 bl31_plat_enable_mmu
0000000040000580 g     F .text	0000000000000028 console_16550_core_flush
0000000040002118 g     F .text	0000000000000004 cm_init
00000000400010c4 g     F .text	0000000000000004 plat_crash_console_flush
0000000040009000 g       .text	0000000000000000 runtime_exceptions
0000000040007ae4 g     F .text	0000000000000030 sunxi_cpu_power_off_self
000000004000b658 g       .rodata	0000000000000000 __pubsub_cm_exited_secure_world_start
0000000040006ca4 g     F .text	000000000000004c psci_spd_migrate_info
00000000400034ac g     F .text	000000000000004c fdt_getprop
0000000040000350 g     F .text	0000000000000018 _cpu_data_by_index
00000000400064c8 g     F .text	0000000000000130 psci_print_power_domain_map
0000000040001704 g     F .text	000000000000000c axp_read
0000000040005370 g     F .text	0000000000000044 plat_get_target_pwr_state
0000000040002550 g     F .text	000000000000009c console_putc
0000000040007218 g     F .text	0000000000000044 rsb_assign_runtime_address
00000000400045ec g     F .text	0000000000000014 gicd_write_icfgr
000000004000110c  w    F .text	0000000000000004 plat_handle_el3_ea
000000004000a010 g     O .rodata	0000000000000008 axp_compatible
0000000040007864 g     F .text	0000000000000028 strrchr
0000000040006208 g     F .text	000000000000008c psci_is_last_on_cpu
00000000400010c8 g     F .text	0000000000000018 plat_crash_console_init
0000000040009680 g     F .text	0000000000000000 irq_aarch32
0000000040000fb8 g     F .text	0000000000000038 flush_dcache_range
000000004000811c g     F .text	0000000000000040 timer_init
0000000040004248 g     F .text	0000000000000098 fdt_stringlist_contains
0000000040001bf4 g     F .text	0000000000000058 bl31_early_platform_setup2
00000000400005a8 g     F .text	000000000000002c console_16550_core_getc
000000004000487c g     F .text	0000000000000114 gicv2_secure_ppi_sgi_setup_props
000000004000b5f8 g       .rodata	0000000000000000 __PMF_SVC_DESCS_END__
00000000400088d8 g     F .text	000000000000001c xlat_get_min_virt_addr_space_size
000000004000c078 g       .data	0000000000000000 __RELA_END__
000000004000c078 g       .data	0000000000000000 __RELA_START__
0000000040009180 g     F .text	0000000000000000 serror_sp_el0
00000000400082d4 g     F .text	0000000000000414 vprintf
0000000040003c18 g     F .text	0000000000000078 fdt_pack
00000000400012c4 g     F .text	0000000000000028 report_unhandled_exception
00000000400056a8 g     F .text	00000000000000f0 psci_cpu_on_finish
000000004000561c g     F .text	0000000000000030 psci_cpu_off
0000000040004004 g     F .text	00000000000000dc fdt_setprop_placeholder
000000004000112c  w    F .text	0000000000000004 plat_reset_handler
0000000040000e94 g     F .text	0000000000000070 enable_mmu_direct_el3
00000000400042e0 g     F .text	0000000000000044 fdt_subnode_offset
000000004000b658 g       .rodata	0000000000000000 __pubsub_cm_entering_normal_world_end
0000000040000ff0 g     F .text	0000000000000054 get_cpu_ops_ptr
0000000040000000 g     F .text	0000000000000144 bl31_entrypoint
00000000400020dc g     F .text	000000000000003c cm_get_context_by_index
000000004000214c g     F .text	0000000000000030 cm_init_my_context
0000000040009580 g     F .text	0000000000000000 serror_aarch64
0000000040004e00 g     F .text	000000000000002c memchr
0000000040001044 g     F .text	0000000000000014 init_cpu_data_ptr
000000004000c000 g       .rodata	0000000000000000 __RODATA_END__
0000000040004110 g     F .text	0000000000000028 fdt_size_cells
0000000040000f20 g     F .text	000000000000007c enter_lower_el_sync_ea
00000000400086e8 g     F .text	000000000000002c xlat_arch_current_el
0000000040004638 g     F .text	000000000000004c gicv2_cpuif_disable
0000000040007e78 g     F .text	0000000000000028 sunxi_read_soc_id
0000000040004550 g     F .text	0000000000000014 gicd_read_icfgr
0000000040008758 g     F .text	0000000000000014 xlat_arch_get_pas
000000004000374c g     F .text	0000000000000050 fdt_next_subnode
0000000040005d4c g     F .text	0000000000000124 psci_do_cpu_off
000000004000decc g     O .bss	0000000000000004 psci_caps
000000004000093c g     F .text	0000000000000020 do_cpu_reg_dump
00000000400022e4 g     F .text	00000000000001d0 cm_setup_context
0000000040000000 g       .text	0000000000000000 __BL31_START__
0000000040009280 g     F .text	0000000000000000 irq_sp_elx
000000004000df80 g       .bss	0000000000000000 __PMF_PERCPU_TIMESTAMP_END__
0000000040009100 g     F .text	0000000000000000 fiq_sp_el0
000000004000782c g     F .text	0000000000000038 strncmp
000000004000a000 g       .rodata	0000000000000000 __RODATA_START__
000000004000c071 g       .data	0000000000000000 __DATA_END__
00000000400003e8 g       .text	0000000000000000 asm_print_hex_bits
000000004000df80 g       .bss	0000000000000000 __BASE_XLAT_TABLE_START__
000000004000b5f8 g       .rodata	0000000000000000 __CPU_OPS_START__
000000004000815c g     F .text	00000000000000a8 udelay
0000000040002f8c g     F .text	0000000000000040 fdt_check_prop_offset_
0000000040007f88 g     F .text	000000000000006c tcr_physical_addr_size_bits
000000004000108c g     F .text	0000000000000038 inv_dcache_range
000000004000c070 g     O .data	0000000000000001 console_state
00000000400016f4 g     F .text	0000000000000010 axp_power_off
0000000040006b48 g     F .text	000000000000015c psci_smc_handler
000000004000440c g     F .text	0000000000000044 generic_delay_timer_init
0000000040005b78 g     F .text	00000000000001d4 psci_cpu_suspend_start
00000000400061b0 g     F .text	0000000000000058 psci_init_req_local_pwr_states
000000004000b658 g       .rodata	0000000000000000 __pubsub_cm_entering_secure_world_end
0000000040004450 g     F .text	0000000000000020 generic_delay_timer_init_args
0000000040004e2c g     F .text	0000000000000034 memcmp
00000000400008d4 g     F .text	0000000000000010 cpu_get_rev_var
0000000040005798 g     F .text	00000000000001ec psci_cpu_on_start
0000000040006058 g     F .text	000000000000004c psci_find_max_off_lvl
00000000400087a4 g     F .text	0000000000000134 xlat_desc
0000000040007f0c g     F .text	0000000000000010 sunxi_set_native_psci_ops
0000000040003da0 g     F .text	0000000000000100 fdt_path_offset_namelen
0000000040003714 g     F .text	0000000000000038 fdt_next_property_offset
0000000040004578 g     F .text	0000000000000040 gicd_set_icfgr
0000000040012010 g     O coherent_ram	0000000000000020 psci_non_cpu_pd_nodes
000000004000dfa0 g       .bss	0000000000000000 __BSS_END__
000000004000b658 g       .rodata	0000000000000000 __CPU_OPS_END__
0000000040005e70 g     F .text	0000000000000004 psci_do_pwrdown_sequence
000000004000326c g     F .text	0000000000000054 fdt_get_property_namelen
0000000040001278 g     F .text	000000000000003c psci_do_pwrdown_cache_maintenance
0000000040002298 g     F .text	000000000000004c cm_set_next_eret_context
000000004000b658 g       .rodata	0000000000000000 __pubsub_cm_entering_secure_world_start
000000004000564c g     F .text	000000000000005c psci_cpu_on
0000000040007a54 g     F .text	0000000000000090 sunxi_cpu_power_off_others
0000000040001f34 g     F .text	00000000000000d8 bl31_prepare_next_image_entry
0000000040007070 g     F .text	00000000000000a0 psci_validate_suspend_req
0000000040012000 g       coherent_ram	0000000000000000 __COHERENT_RAM_START__
000000004000dec8 g     O .bss	0000000000000004 psci_plat_core_count
0000000040005ff0 g     F .text	0000000000000068 psci_features
000000004000b658 g       .rodata	0000000000000000 __GOT_END__
0000000040004eb4 g     F .text	0000000000000078 memset
00000000400006e4 g     F .text	0000000000000058 console_16550_register
0000000040002ba4 g     F .text	0000000000000044 fdt_add_subnode
000000004000a649 g     O .rodata	0000000000000001 axp_chip_id
000000004000b5f8 g       .rodata	0000000000000000 __PARSER_LIB_DESCS_END__
0000000040002720 g     F .text	0000000000000098 errata_print_msg
0000000040006120 g     F .text	0000000000000090 psci_get_target_local_pwr_states
000000004000b658 g       .rodata	0000000000000000 __pubsub_cm_exited_normal_world_end
0000000040000f04 g     F .text	000000000000001c enter_lower_el_async_ea
000000004000dc48 g     O .bss	0000000000000008 psci_plat_pm_ops
0000000040005330 g     F .text	0000000000000014 plat_get_soc_revision
0000000040008714 g     F .text	0000000000000044 xlat_arch_get_max_supported_pa
000000004000200c g     F .text	0000000000000014 bl31_setup
000000004000b658 g       .rodata	0000000000000000 __pubsub_psci_suspend_pwrdown_start_start
000000004000b658 g       .rodata	0000000000000000 __GOT_START__
00000000400080bc g     F .text	0000000000000060 tf_log_newline
0000000040000f08 g       .text	0000000000000000 handle_lower_el_async_ea
0000000040004470 g     F .text	0000000000000030 get_arm_std_svc_args
000000004000b658 g       .rodata	0000000000000000 __pubsub_cm_entering_normal_world_start
0000000000000000 g       *ABS*	0000000000000000 __PERCPU_TIMESTAMP_SIZE__
00000000400077e4 g     F .text	000000000000002c strcmp
0000000040001aa4 g     F .text	00000000000000ec bakery_lock_get
00000000400052a0 g     F .text	0000000000000084 plat_default_ea_handler
000000004000a000 g       .text	0000000000000000 __TEXT_END__
00000000400062e8 g     F .text	0000000000000080 psci_mem_protect
0000000040003a68 g     F .text	00000000000001b0 fdt_open_into
000000004000b5f8 g       .rodata	0000000000000000 __FCONF_POPULATOR_END__
0000000040001b90 g     F .text	0000000000000064 bakery_lock_release
00000000400044a0 g     F .text	0000000000000024 get_interrupt_type_handler
0000000040005324 g     F .text	000000000000000c plat_get_power_domain_tree_desc
0000000040004990 g     F .text	00000000000000e4 gicv2_secure_spis_configure_props
0000000040004614 g     F .text	0000000000000010 gicd_write_ipriorityr
0000000040007f74 g     F .text	0000000000000014 sunxi_validate_ns_entrypoint
000000004000644c g     F .text	000000000000007c psci_node_hw_state
000000004000dfa0 g       .bss	0000000000000000 __BASE_XLAT_TABLE_END__
0000000040002e24 g     F .text	0000000000000128 fdt_check_header
0000000040000924 g     F .text	0000000000000010 dcsw_op_level2
0000000040001058 g     F .text	0000000000000034 init_cpu_ops
00000000400024b4 g     F .text	0000000000000054 console_flush
0000000040009300 g     F .text	0000000000000000 fiq_sp_elx
000000004000310c g     F .text	00000000000000ac fdt_get_name
0000000040009400 g     F .text	0000000000000000 sync_exception_aarch64
0000000040009500 g     F .text	0000000000000000 fiq_aarch64
0000000040004564 g     F .text	0000000000000014 gicd_read_igroupr
000000004000265c g     F .text	000000000000000c console_switch_state
0000000040001218 g     F .text	0000000000000060 print_errata_status
0000000040001508 g     F .text	0000000000000008 spin_unlock
0000000040003074 g     F .text	0000000000000034 fdt_first_subnode
0000000040001190 g     F .text	000000000000007c prepare_el3_entry
0000000040002be8 g     F .text	0000000000000120 fdt_add_subnode_namelen
000000004000d080 g       .bss	0000000000000000 __BSS_START__
000000004000733c g     F .text	0000000000000038 rsb_set_bus_speed
0000000040004fac g     F .text	000000000000025c mmap_add_region_ctx
000000004000b5f8 g       .rodata	0000000000000000 __PMF_SVC_DESCS_START__
00000000400010e0 g     F .text	0000000000000008 plat_crash_console_putc
000000004000d080 g     O .bss	0000000000000200 percpu_data
00000000400008e4 g     F .text	0000000000000014 cpu_rev_var_hs
0000000040003664 g     F .text	00000000000000b0 fdt_next_node
00000000400014e8 g     F .text	0000000000000020 spin_lock
0000000040002508 g     F .text	0000000000000048 console_is_registered
00000000400065f8 g     F .text	0000000000000030 psci_query_sys_suspend_pwrstate
0000000040004d40 g     F .text	000000000000008c is_mmu_enabled_ctx
0000000040007ff4 g     F .text	00000000000000c8 tf_log
000000004000b658 g       .rodata	0000000000000000 __pubsub_psci_cpu_on_finish_start
000000004000b5f8 g       .rodata	0000000000000000 __FCONF_POPULATOR_START__
00000000400008f8 g     F .text	0000000000000014 cpu_rev_var_ls
00000000400044c4 g     F .text	0000000000000050 get_scr_el3_from_routing_model
0000000040013000 g       coherent_ram	0000000000000000 __RW_END__
0000000040012030 g       coherent_ram	0000000000000000 __COHERENT_RAM_END_UNALIGNED__
000000004000788c g     F .text	00000000000000a8 sunxi_configure_mmu_el3
0000000040001d4c g     F .text	00000000000001e8 bl31_platform_setup
0000000040001a94 g     F .text	0000000000000010 axp_write
00000000400006ac g     F .text	000000000000001c console_16550_getc
000000004000c080 g       stacks	0000000000000000 __STACKS_START__
0000000040005e74 g     F .text	000000000000017c psci_do_state_coordination
0000000040006da8 g     F .text	00000000000000bc psci_system_reset2
0000000040002678 g     F .text	0000000000000048 enable_mmu_el3
000000004000379c g     F .text	0000000000000130 fdt_next_tag
0000000040009780 g     F .text	0000000000000000 serror_aarch32
0000000040001108  w    F .text	0000000000000004 plat_handle_double_fault
000000004000df80 g       .bss	0000000000000000 __PMF_TIMESTAMP_END__
0000000040004b78 g     F .text	00000000000001c8 init_xlat_tables_ctx
000000004000b658 g       .rodata	0000000000000000 __pubsub_psci_suspend_pwrdown_finish_start
0000000040012000 g       xlat_table	0000000000000000 __XLAT_TABLE_END__
0000000040001110 g     F .text	0000000000000014 plat_my_core_pos
00000000400030a8 g     F .text	0000000000000064 fdt_get_alias_namelen
0000000040004748 g     F .text	0000000000000088 gicv2_driver_init
0000000040007494 g     F .text	0000000000000158 runtime_svc_init
0000000040007810 g     F .text	000000000000001c strlen
0000000040004814 g     F .text	0000000000000068 gicv2_pcpu_distif_init
0000000040009480 g     F .text	0000000000000000 irq_aarch64
000000004000640c g     F .text	0000000000000018 psci_migrate_info_type
0000000040005344 g     F .text	0000000000000020 plat_get_soc_version
00000000400001e0 g     F .text	0000000000000024 __assert
0000000040006294 g     F .text	0000000000000054 psci_mem_chk_range
0000000040000c5c g     F .text	0000000000000238 el3_panic
0000000040004520 g     F .text	0000000000000030 gicd_clr_igroupr
00000000400088f4 g     F .text	0000000000000004 xlat_mmap_print
00000000400005d4 g     F .text	0000000000000070 console_16550_core_init
0000000040003ea0 g     F .text	000000000000009c fdt_ro_probe_
0000000040005538 g     F .text	000000000000006c psci_acquire_pwr_domain_locks
00000000400038cc g     F .text	000000000000004c fdt_node_check_compatible
000000004000b658 g       .rodata	0000000000000000 __pubsub_psci_cpu_on_finish_end
0000000040000b3c g     F .text	00000000000000a0 el1_sysregs_context_restore
000000004000dd40 g     O .bss	0000000000000008 console_list
0000000040006680 g     F .text	00000000000000a0 psci_set_pwr_domains_to_run
0000000040004600 g     F .text	0000000000000014 gicd_write_igroupr
00000000400012ec g     F .text	0000000000000028 report_unhandled_interrupt
000000004000357c g     F .text	0000000000000034 fdt_header_size_
0000000040009700 g     F .text	0000000000000000 fiq_aarch32
0000000040007ea0 g     F .text	000000000000006c sunxi_security_setup
00000000400072d4 g     F .text	0000000000000068 rsb_read
00000000400010ec  w    F .text	000000000000001c plat_get_my_stack
0000000040004f78 g     F .text	0000000000000034 mmap_add_region
0000000040000000 g       .text	0000000000000000 __TEXT_START__
00000000400026c0 g     F .text	0000000000000060 errata_needs_reporting
000000004000b5f8 g       .rodata	0000000000000000 __PARSER_LIB_DESCS_START__
000000004000dc50 g     O .bss	0000000000000008 psci_spd_pm



Disassembly of section .text:

0000000040000000 <bl31_entrypoint>:
    40000000:	aa0003f4 	mov	x20, x0
    40000004:	aa0103f5 	mov	x21, x1
    40000008:	aa0203f6 	mov	x22, x2
    4000000c:	aa0303f7 	mov	x23, x3
    40000010:	d2810600 	mov	x0, #0x830                 	// #2096
    40000014:	f2a618a0 	movk	x0, #0x30c5, lsl #16
    40000018:	d51e1000 	msr	sctlr_el3, x0
    4000001c:	d5033fdf 	isb
    40000020:	10047f00 	adr	x0, 40009000 <sync_exception_sp_el0>
    40000024:	d51ec000 	msr	vbar_el3, x0
    40000028:	d5033fdf 	isb
    4000002c:	940004ba 	bl	40001314 <reset_handler>
    40000030:	d2820141 	mov	x1, #0x100a                	// #4106
    40000034:	d53e1000 	mrs	x0, sctlr_el3
    40000038:	aa010000 	orr	x0, x0, x1
    4000003c:	d51e1000 	msr	sctlr_el3, x0
    40000040:	d5033fdf 	isb
    40000044:	94000400 	bl	40001044 <init_cpu_data_ptr>
    40000048:	d2804700 	mov	x0, #0x238                 	// #568
    4000004c:	d51e1100 	msr	scr_el3, x0
    40000050:	d2900000 	mov	x0, #0x8000                	// #32768
    40000054:	f2a01020 	movk	x0, #0x81, lsl #16
    40000058:	f2c00080 	movk	x0, #0x4, lsl #32
    4000005c:	d5380501 	mrs	x1, id_aa64dfr0_el1
    40000060:	d368ac21 	ubfx	x1, x1, #40, #4
    40000064:	b4000041 	cbz	x1, 4000006c <bl31_entrypoint+0x6c>
    40000068:	b26d0000 	orr	x0, x0, #0x80000
    4000006c:	d51e1320 	msr	mdcr_el3, x0
    40000070:	d2801c00 	mov	x0, #0xe0                  	// #224
    40000074:	d51b9c00 	msr	pmcr_el0, x0
    40000078:	d50344ff 	msr	daifclr, #0x4
    4000007c:	d2a80000 	mov	x0, #0x40000000            	// #1073741824
    40000080:	d5380501 	mrs	x1, id_aa64dfr0_el1
    40000084:	d3441c21 	ubfx	x1, x1, #4, #4
    40000088:	b4000041 	cbz	x1, 40000090 <bl31_entrypoint+0x90>
    4000008c:	b26c0000 	orr	x0, x0, #0x100000
    40000090:	d51e1140 	msr	cptr_el3, x0
    40000094:	9400042b 	bl	40001140 <platform_mem_init>
    40000098:	90000060 	adrp	x0, 4000c000 <__RODATA_END__>
    4000009c:	91000000 	add	x0, x0, #0x0
    400000a0:	f0000081 	adrp	x1, 40013000 <__BL31_END__>
    400000a4:	91000021 	add	x1, x1, #0x0
    400000a8:	cb000021 	sub	x1, x1, x0
    400000ac:	940003f8 	bl	4000108c <inv_dcache_range>
    400000b0:	b0000060 	adrp	x0, 4000d000 <__STACKS_START__+0xf80>
    400000b4:	91020000 	add	x0, x0, #0x80
    400000b8:	b0000061 	adrp	x1, 4000d000 <__STACKS_START__+0xf80>
    400000bc:	913e8021 	add	x1, x1, #0xfa0
    400000c0:	cb000021 	sub	x1, x1, x0
    400000c4:	94000519 	bl	40001528 <zeromem>
    400000c8:	d0000080 	adrp	x0, 40012000 <__XLAT_TABLE_END__>
    400000cc:	91000000 	add	x0, x0, #0x0
    400000d0:	d0000081 	adrp	x1, 40012000 <__XLAT_TABLE_END__>
    400000d4:	9100c021 	add	x1, x1, #0x30
    400000d8:	cb000021 	sub	x1, x1, x0
    400000dc:	94000513 	bl	40001528 <zeromem>
    400000e0:	d50040bf 	msr	spsel, #0x0
    400000e4:	94000413 	bl	40001130 <plat_set_my_stack>
    400000e8:	d2800014 	mov	x20, #0x0                   	// #0
    400000ec:	d2800015 	mov	x21, #0x0                   	// #0
    400000f0:	d2800016 	mov	x22, #0x0                   	// #0
    400000f4:	d2800017 	mov	x23, #0x0                   	// #0
    400000f8:	aa1403e0 	mov	x0, x20
    400000fc:	aa1503e1 	mov	x1, x21
    40000100:	aa1603e2 	mov	x2, x22
    40000104:	aa1703e3 	mov	x3, x23
    40000108:	940007c1 	bl	4000200c <bl31_setup>
    4000010c:	940006d0 	bl	40001c4c <bl31_main>
    40000110:	90000060 	adrp	x0, 4000c000 <__RODATA_END__>
    40000114:	91000000 	add	x0, x0, #0x0
    40000118:	90000061 	adrp	x1, 4000c000 <__RODATA_END__>
    4000011c:	9101c421 	add	x1, x1, #0x71
    40000120:	cb000021 	sub	x1, x1, x0
    40000124:	94000109 	bl	40000548 <clean_dcache_range>
    40000128:	b0000060 	adrp	x0, 4000d000 <__STACKS_START__+0xf80>
    4000012c:	91020000 	add	x0, x0, #0x80
    40000130:	b0000061 	adrp	x1, 4000d000 <__STACKS_START__+0xf80>
    40000134:	913e8021 	add	x1, x1, #0xfa0
    40000138:	cb000021 	sub	x1, x1, x0
    4000013c:	94000103 	bl	40000548 <clean_dcache_range>
    40000140:	140002a7 	b	40000bdc <el3_exit>

0000000040000144 <bl31_warm_entrypoint>:
    40000144:	d2810600 	mov	x0, #0x830                 	// #2096
    40000148:	f2a618a0 	movk	x0, #0x30c5, lsl #16
    4000014c:	d51e1000 	msr	sctlr_el3, x0
    40000150:	d5033fdf 	isb
    40000154:	10047560 	adr	x0, 40009000 <sync_exception_sp_el0>
    40000158:	d51ec000 	msr	vbar_el3, x0
    4000015c:	d5033fdf 	isb
    40000160:	9400046d 	bl	40001314 <reset_handler>
    40000164:	d2820141 	mov	x1, #0x100a                	// #4106
    40000168:	d53e1000 	mrs	x0, sctlr_el3
    4000016c:	aa010000 	orr	x0, x0, x1
    40000170:	d51e1000 	msr	sctlr_el3, x0
    40000174:	d5033fdf 	isb
    40000178:	940003b3 	bl	40001044 <init_cpu_data_ptr>
    4000017c:	d2804700 	mov	x0, #0x238                 	// #568
    40000180:	d51e1100 	msr	scr_el3, x0
    40000184:	d2900000 	mov	x0, #0x8000                	// #32768
    40000188:	f2a01020 	movk	x0, #0x81, lsl #16
    4000018c:	f2c00080 	movk	x0, #0x4, lsl #32
    40000190:	d5380501 	mrs	x1, id_aa64dfr0_el1
    40000194:	d368ac21 	ubfx	x1, x1, #40, #4
    40000198:	b4000041 	cbz	x1, 400001a0 <bl31_warm_entrypoint+0x5c>
    4000019c:	b26d0000 	orr	x0, x0, #0x80000
    400001a0:	d51e1320 	msr	mdcr_el3, x0
    400001a4:	d2801c00 	mov	x0, #0xe0                  	// #224
    400001a8:	d51b9c00 	msr	pmcr_el0, x0
    400001ac:	d50344ff 	msr	daifclr, #0x4
    400001b0:	d2a80000 	mov	x0, #0x40000000            	// #1073741824
    400001b4:	d5380501 	mrs	x1, id_aa64dfr0_el1
    400001b8:	d3441c21 	ubfx	x1, x1, #4, #4
    400001bc:	b4000041 	cbz	x1, 400001c4 <bl31_warm_entrypoint+0x80>
    400001c0:	b26c0000 	orr	x0, x0, #0x100000
    400001c4:	d51e1140 	msr	cptr_el3, x0
    400001c8:	d50040bf 	msr	spsel, #0x0
    400001cc:	940003d9 	bl	40001130 <plat_set_my_stack>
    400001d0:	aa1f03e0 	mov	x0, xzr
    400001d4:	94000098 	bl	40000434 <bl31_plat_enable_mmu>
    400001d8:	94001bce 	bl	40007110 <psci_warmboot_entrypoint>
    400001dc:	14000280 	b	40000bdc <el3_exit>

00000000400001e0 <__assert>:
    400001e0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    400001e4:	2a0103e2 	mov	w2, w1
    400001e8:	aa0003e1 	mov	x1, x0
    400001ec:	910003fd 	mov	x29, sp
    400001f0:	f0000040 	adrp	x0, 4000b000 <plat_power_domain_tree_desc+0x24f>
    400001f4:	91165000 	add	x0, x0, #0x594
    400001f8:	940014bb 	bl	400054e4 <printf>
    400001fc:	940008ae 	bl	400024b4 <console_flush>
    40000200:	940003c9 	bl	40001124 <plat_panic_handler>

0000000040000204 <arm_arch_svc_smc_handler>:
    40000204:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40000208:	2a0003e2 	mov	w2, w0
    4000020c:	aa0103e0 	mov	x0, x1
    40000210:	910003fd 	mov	x29, sp
    40000214:	f9000bf3 	str	x19, [sp, #16]
    40000218:	32013be1 	mov	w1, #0x80003fff            	// #-2147467265
    4000021c:	aa0603f3 	mov	x19, x6
    40000220:	6b01005f 	cmp	w2, w1
    40000224:	540002c0 	b.eq	4000027c <arm_arch_svc_smc_handler+0x78>  // b.none
    40000228:	54000208 	b.hi	40000268 <arm_arch_svc_smc_handler+0x64>  // b.pmore
    4000022c:	320107e1 	mov	w1, #0x80000001            	// #-2147483647
    40000230:	6b01005f 	cmp	w2, w1
    40000234:	54000340 	b.eq	4000029c <arm_arch_svc_smc_handler+0x98>  // b.none
    40000238:	11000421 	add	w1, w1, #0x1
    4000023c:	6b01005f 	cmp	w2, w1
    40000240:	54000760 	b.eq	4000032c <arm_arch_svc_smc_handler+0x128>  // b.none
    40000244:	52b00000 	mov	w0, #0x80000000            	// #-2147483648
    40000248:	6b00005f 	cmp	w2, w0
    4000024c:	54000200 	b.eq	4000028c <arm_arch_svc_smc_handler+0x88>  // b.none
    40000250:	2a0203e1 	mov	w1, w2
    40000254:	d0000040 	adrp	x0, 4000a000 <__TEXT_END__>
    40000258:	9138b000 	add	x0, x0, #0xe2c
    4000025c:	94001f66 	bl	40007ff4 <tf_log>
    40000260:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
    40000264:	1400000c 	b	40000294 <arm_arch_svc_smc_handler+0x90>
    40000268:	52900020 	mov	w0, #0x8001                	// #32769
    4000026c:	72afffe0 	movk	w0, #0x7fff, lsl #16
    40000270:	0b000040 	add	w0, w2, w0
    40000274:	7100041f 	cmp	w0, #0x1
    40000278:	54fffec8 	b.hi	40000250 <arm_arch_svc_smc_handler+0x4c>  // b.pmore
    4000027c:	aa1303e0 	mov	x0, x19
    40000280:	f9400bf3 	ldr	x19, [sp, #16]
    40000284:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40000288:	d65f03c0 	ret
    4000028c:	d2800040 	mov	x0, #0x2                   	// #2
    40000290:	f2a00020 	movk	x0, #0x1, lsl #16
    40000294:	f9000260 	str	x0, [x19]
    40000298:	17fffff9 	b	4000027c <arm_arch_svc_smc_handler+0x78>
    4000029c:	32013be1 	mov	w1, #0x80003fff            	// #-2147467265
    400002a0:	eb01001f 	cmp	x0, x1
    400002a4:	54000380 	b.eq	40000314 <arm_arch_svc_smc_handler+0x110>  // b.none
    400002a8:	540001e8 	b.hi	400002e4 <arm_arch_svc_smc_handler+0xe0>  // b.pmore
    400002ac:	320107e1 	mov	w1, #0x80000001            	// #-2147483647
    400002b0:	eb01001f 	cmp	x0, x1
    400002b4:	540000c8 	b.hi	400002cc <arm_arch_svc_smc_handler+0xc8>  // b.pmore
    400002b8:	b2407be1 	mov	x1, #0x7fffffff            	// #2147483647
    400002bc:	eb01001f 	cmp	x0, x1
    400002c0:	5a9f83e0 	csetm	w0, ls  // ls = plast
    400002c4:	93407c00 	sxtw	x0, w0
    400002c8:	17fffff3 	b	40000294 <arm_arch_svc_smc_handler+0x90>
    400002cc:	d2800041 	mov	x1, #0x2                   	// #2
    400002d0:	f2b00001 	movk	x1, #0x8000, lsl #16
    400002d4:	eb01001f 	cmp	x0, x1
    400002d8:	540001a0 	b.eq	4000030c <arm_arch_svc_smc_handler+0x108>  // b.none
    400002dc:	12800000 	mov	w0, #0xffffffff            	// #-1
    400002e0:	17fffff9 	b	400002c4 <arm_arch_svc_smc_handler+0xc0>
    400002e4:	32013fe1 	mov	w1, #0x80007fff            	// #-2147450881
    400002e8:	eb01001f 	cmp	x0, x1
    400002ec:	540001c0 	b.eq	40000324 <arm_arch_svc_smc_handler+0x120>  // b.none
    400002f0:	320183e1 	mov	w1, #0x80008000            	// #-2147450880
    400002f4:	eb01001f 	cmp	x0, x1
    400002f8:	54ffff21 	b.ne	400002dc <arm_arch_svc_smc_handler+0xd8>  // b.any
    400002fc:	94000081 	bl	40000500 <check_wa_cve_2017_5715>
    40000300:	7100001f 	cmp	w0, #0x0
    40000304:	1a9f17e0 	cset	w0, eq  // eq = none
    40000308:	17ffffef 	b	400002c4 <arm_arch_svc_smc_handler+0xc0>
    4000030c:	94001436 	bl	400053e4 <plat_is_smccc_feature_available>
    40000310:	17ffffed 	b	400002c4 <arm_arch_svc_smc_handler+0xc0>
    40000314:	94000069 	bl	400004b8 <check_smccc_arch_wa3_applies>
    40000318:	34ffff20 	cbz	w0, 400002fc <arm_arch_svc_smc_handler+0xf8>
    4000031c:	52800000 	mov	w0, #0x0                   	// #0
    40000320:	17ffffe9 	b	400002c4 <arm_arch_svc_smc_handler+0xc0>
    40000324:	12800020 	mov	w0, #0xfffffffe            	// #-2
    40000328:	17ffffe7 	b	400002c4 <arm_arch_svc_smc_handler+0xc0>
    4000032c:	f100041f 	cmp	x0, #0x1
    40000330:	54000061 	b.ne	4000033c <arm_arch_svc_smc_handler+0x138>  // b.any
    40000334:	940013ff 	bl	40005330 <plat_get_soc_revision>
    40000338:	17ffffe3 	b	400002c4 <arm_arch_svc_smc_handler+0xc0>
    4000033c:	b5000060 	cbnz	x0, 40000348 <arm_arch_svc_smc_handler+0x144>
    40000340:	94001401 	bl	40005344 <plat_get_soc_version>
    40000344:	17ffffe0 	b	400002c4 <arm_arch_svc_smc_handler+0xc0>
    40000348:	12800040 	mov	w0, #0xfffffffd            	// #-3
    4000034c:	17ffffde 	b	400002c4 <arm_arch_svc_smc_handler+0xc0>

0000000040000350 <_cpu_data_by_index>:
    40000350:	d2801001 	mov	x1, #0x80                  	// #128
    40000354:	9b017c00 	mul	x0, x0, x1
    40000358:	b0000061 	adrp	x1, 4000d000 <__STACKS_START__+0xf80>
    4000035c:	91020021 	add	x1, x1, #0x80
    40000360:	8b010000 	add	x0, x0, x1
    40000364:	d65f03c0 	ret

0000000040000368 <a53_disable_non_temporal_hint>:
    40000368:	aa1e03f1 	mov	x17, x30
    4000036c:	94000051 	bl	400004b0 <check_errata_disable_non_temporal_hint>
    40000370:	b4000080 	cbz	x0, 40000380 <a53_disable_non_temporal_hint+0x18>
    40000374:	d539f201 	mrs	x1, s3_1_c15_c2_0
    40000378:	b2680021 	orr	x1, x1, #0x1000000
    4000037c:	d519f201 	msr	s3_1_c15_c2_0, x1
    40000380:	d65f0220 	ret	x17

0000000040000384 <asm_assert>:
    40000384:	aa0003e5 	mov	x5, x0
    40000388:	aa0103e6 	mov	x6, x1
    4000038c:	9400034f 	bl	400010c8 <plat_crash_console_init>
    40000390:	b4000260 	cbz	x0, 400003dc <_assert_loop>
    40000394:	70058ac4 	adr	x4, 4000b4ef <assert_msg1>
    40000398:	94000021 	bl	4000041c <asm_print_str>
    4000039c:	aa0503e4 	mov	x4, x5
    400003a0:	9400001f 	bl	4000041c <asm_print_str>
    400003a4:	30058ac4 	adr	x4, 4000b4fd <assert_msg2>
    400003a8:	9400001d 	bl	4000041c <asm_print_str>
    400003ac:	f270bcdf 	tst	x6, #0xffffffffffff0000
    400003b0:	54000161 	b.ne	400003dc <_assert_loop>  // b.any
    400003b4:	aa0603e4 	mov	x4, x6
    400003b8:	d2800146 	mov	x6, #0xa                   	// #10
    400003bc:	d284e205 	mov	x5, #0x2710                	// #10000

00000000400003c0 <dec_print_loop>:
    400003c0:	9ac50880 	udiv	x0, x4, x5
    400003c4:	9b059004 	msub	x4, x0, x5, x4
    400003c8:	9100c000 	add	x0, x0, #0x30
    400003cc:	94000345 	bl	400010e0 <plat_crash_console_putc>
    400003d0:	9ac608a5 	udiv	x5, x5, x6
    400003d4:	b5ffff65 	cbnz	x5, 400003c0 <dec_print_loop>
    400003d8:	9400033b 	bl	400010c4 <plat_crash_console_flush>

00000000400003dc <_assert_loop>:
    400003dc:	94000352 	bl	40001124 <plat_panic_handler>
    400003e0:	d503201f 	nop

00000000400003e4 <asm_print_hex>:
    400003e4:	d2800805 	mov	x5, #0x40                  	// #64

00000000400003e8 <asm_print_hex_bits>:
    400003e8:	aa1e03e3 	mov	x3, x30
    400003ec:	d10010a5 	sub	x5, x5, #0x4
    400003f0:	9ac52480 	lsr	x0, x4, x5
    400003f4:	92400c00 	and	x0, x0, #0xf
    400003f8:	f100281f 	cmp	x0, #0xa
    400003fc:	54000043 	b.cc	40000404 <asm_print_hex_bits+0x1c>  // b.lo, b.ul, b.last
    40000400:	91009c00 	add	x0, x0, #0x27
    40000404:	9100c000 	add	x0, x0, #0x30
    40000408:	94000336 	bl	400010e0 <plat_crash_console_putc>
    4000040c:	b5ffff05 	cbnz	x5, 400003ec <asm_print_hex_bits+0x4>
    40000410:	d65f0060 	ret	x3

0000000040000414 <asm_print_newline>:
    40000414:	d2800140 	mov	x0, #0xa                   	// #10
    40000418:	14000332 	b	400010e0 <plat_crash_console_putc>

000000004000041c <asm_print_str>:
    4000041c:	aa1e03e3 	mov	x3, x30
    40000420:	38401480 	ldrb	w0, [x4], #1
    40000424:	b4000060 	cbz	x0, 40000430 <asm_print_str+0x14>
    40000428:	9400032e 	bl	400010e0 <plat_crash_console_putc>
    4000042c:	17fffffd 	b	40000420 <asm_print_str+0x4>
    40000430:	d65f0060 	ret	x3

0000000040000434 <bl31_plat_enable_mmu>:
    40000434:	14000298 	b	40000e94 <enable_mmu_direct_el3>

0000000040000438 <check_errata_1530924>:
    40000438:	d2800020 	mov	x0, #0x1                   	// #1
    4000043c:	d65f03c0 	ret

0000000040000440 <check_errata_819472>:
    40000440:	d2800021 	mov	x1, #0x1                   	// #1
    40000444:	1400012d 	b	400008f8 <cpu_rev_var_ls>

0000000040000448 <check_errata_824069>:
    40000448:	d2800041 	mov	x1, #0x2                   	// #2
    4000044c:	1400012b 	b	400008f8 <cpu_rev_var_ls>

0000000040000450 <check_errata_826319>:
    40000450:	d2800041 	mov	x1, #0x2                   	// #2
    40000454:	14000129 	b	400008f8 <cpu_rev_var_ls>

0000000040000458 <check_errata_827319>:
    40000458:	d2800041 	mov	x1, #0x2                   	// #2
    4000045c:	14000127 	b	400008f8 <cpu_rev_var_ls>

0000000040000460 <check_errata_835769>:
    40000460:	f100101f 	cmp	x0, #0x4
    40000464:	540000c8 	b.hi	4000047c <errata_not_applies>  // b.pmore
    40000468:	f100041f 	cmp	x0, #0x1
    4000046c:	d2800020 	mov	x0, #0x1                   	// #1
    40000470:	54000089 	b.ls	40000480 <exit_check_errata_835769>  // b.plast
    40000474:	d53800c1 	mrs	x1, revidr_el1
    40000478:	36380041 	tbz	w1, #7, 40000480 <exit_check_errata_835769>

000000004000047c <errata_not_applies>:
    4000047c:	d2800000 	mov	x0, #0x0                   	// #0

0000000040000480 <exit_check_errata_835769>:
    40000480:	d65f03c0 	ret

0000000040000484 <check_errata_843419>:
    40000484:	d2800021 	mov	x1, #0x1                   	// #1
    40000488:	d2800002 	mov	x2, #0x0                   	// #0
    4000048c:	f100101f 	cmp	x0, #0x4
    40000490:	9a829020 	csel	x0, x1, x2, ls  // ls = plast
    40000494:	54000081 	b.ne	400004a4 <exit_check_errata_843419>  // b.any
    40000498:	d53800c3 	mrs	x3, revidr_el1
    4000049c:	36400043 	tbz	w3, #8, 400004a4 <exit_check_errata_843419>
    400004a0:	aa0203e0 	mov	x0, x2

00000000400004a4 <exit_check_errata_843419>:
    400004a4:	d65f03c0 	ret

00000000400004a8 <check_errata_855873>:
    400004a8:	d2800061 	mov	x1, #0x3                   	// #3
    400004ac:	1400010e 	b	400008e4 <cpu_rev_var_hs>

00000000400004b0 <check_errata_disable_non_temporal_hint>:
    400004b0:	d2800061 	mov	x1, #0x3                   	// #3
    400004b4:	14000111 	b	400008f8 <cpu_rev_var_ls>

00000000400004b8 <check_smccc_arch_wa3_applies>:
    400004b8:	d53ed040 	mrs	x0, tpidr_el3
    400004bc:	f100001f 	cmp	x0, #0x0
    400004c0:	54000081 	b.ne	400004d0 <check_smccc_arch_wa3_applies+0x18>  // b.any
    400004c4:	50057f40 	adr	x0, 4000b4ae <cortex_a53_regs+0x36>
    400004c8:	d28036c1 	mov	x1, #0x1b6                 	// #438
    400004cc:	17ffffae 	b	40000384 <asm_assert>
    400004d0:	f9400800 	ldr	x0, [x0, #16]
    400004d4:	f100001f 	cmp	x0, #0x0
    400004d8:	54000081 	b.ne	400004e8 <check_smccc_arch_wa3_applies+0x30>  // b.any
    400004dc:	50057e80 	adr	x0, 4000b4ae <cortex_a53_regs+0x36>
    400004e0:	d2803761 	mov	x1, #0x1bb                 	// #443
    400004e4:	17ffffa8 	b	40000384 <asm_assert>
    400004e8:	f9401000 	ldr	x0, [x0, #32]
    400004ec:	f100001f 	cmp	x0, #0x0
    400004f0:	54000040 	b.eq	400004f8 <check_smccc_arch_wa3_applies+0x40>  // b.none
    400004f4:	d61f0000 	br	x0
    400004f8:	d2800000 	mov	x0, #0x0                   	// #0
    400004fc:	d65f03c0 	ret

0000000040000500 <check_wa_cve_2017_5715>:
    40000500:	d53ed040 	mrs	x0, tpidr_el3
    40000504:	f100001f 	cmp	x0, #0x0
    40000508:	54000081 	b.ne	40000518 <check_wa_cve_2017_5715+0x18>  // b.any
    4000050c:	50057d00 	adr	x0, 4000b4ae <cortex_a53_regs+0x36>
    40000510:	d2802e81 	mov	x1, #0x174                 	// #372
    40000514:	17ffff9c 	b	40000384 <asm_assert>
    40000518:	f9400800 	ldr	x0, [x0, #16]
    4000051c:	f100001f 	cmp	x0, #0x0
    40000520:	54000081 	b.ne	40000530 <check_wa_cve_2017_5715+0x30>  // b.any
    40000524:	50057c40 	adr	x0, 4000b4ae <cortex_a53_regs+0x36>
    40000528:	d2802f21 	mov	x1, #0x179                 	// #377
    4000052c:	17ffff96 	b	40000384 <asm_assert>
    40000530:	f9400800 	ldr	x0, [x0, #16]
    40000534:	f100001f 	cmp	x0, #0x0
    40000538:	54000040 	b.eq	40000540 <check_wa_cve_2017_5715+0x40>  // b.none
    4000053c:	d61f0000 	br	x0
    40000540:	d2800000 	mov	x0, #0x0                   	// #0
    40000544:	d65f03c0 	ret

0000000040000548 <clean_dcache_range>:
    40000548:	b40001a1 	cbz	x1, 4000057c <exit_loop_cvac>
    4000054c:	d53b0023 	mrs	x3, ctr_el0
    40000550:	d3504c63 	ubfx	x3, x3, #16, #4
    40000554:	d2800082 	mov	x2, #0x4                   	// #4
    40000558:	9ac32042 	lsl	x2, x2, x3
    4000055c:	8b010001 	add	x1, x0, x1
    40000560:	d1000443 	sub	x3, x2, #0x1
    40000564:	8a230000 	bic	x0, x0, x3

0000000040000568 <loop_cvac>:
    40000568:	d50b7a20 	dc	cvac, x0
    4000056c:	8b020000 	add	x0, x0, x2
    40000570:	eb01001f 	cmp	x0, x1
    40000574:	54ffffa3 	b.cc	40000568 <loop_cvac>  // b.lo, b.ul, b.last
    40000578:	d5033f9f 	dsb	sy

000000004000057c <exit_loop_cvac>:
    4000057c:	d65f03c0 	ret

0000000040000580 <console_16550_core_flush>:
    40000580:	f100001f 	cmp	x0, #0x0
    40000584:	54000081 	b.ne	40000594 <console_16550_core_flush+0x14>  // b.any
    40000588:	10057d40 	adr	x0, 4000b530 <panic_msg+0x2c>
    4000058c:	d2801de1 	mov	x1, #0xef                  	// #239
    40000590:	17ffff7d 	b	40000384 <asm_assert>
    40000594:	b9401401 	ldr	w1, [x0, #20]
    40000598:	121b0421 	and	w1, w1, #0x60
    4000059c:	7101803f 	cmp	w1, #0x60
    400005a0:	54ffffa1 	b.ne	40000594 <console_16550_core_flush+0x14>  // b.any
    400005a4:	d65f03c0 	ret

00000000400005a8 <console_16550_core_getc>:
    400005a8:	f100001f 	cmp	x0, #0x0
    400005ac:	54000081 	b.ne	400005bc <console_16550_core_getc+0x14>  // b.any
    400005b0:	10057c00 	adr	x0, 4000b530 <panic_msg+0x2c>
    400005b4:	d2801861 	mov	x1, #0xc3                  	// #195
    400005b8:	17ffff73 	b	40000384 <asm_assert>
    400005bc:	b9401401 	ldr	w1, [x0, #20]
    400005c0:	36000061 	tbz	w1, #0, 400005cc <no_char>
    400005c4:	b9400000 	ldr	w0, [x0]
    400005c8:	d65f03c0 	ret

00000000400005cc <no_char>:
    400005cc:	12800000 	mov	w0, #0xffffffff            	// #-1
    400005d0:	d65f03c0 	ret

00000000400005d4 <console_16550_core_init>:
    400005d4:	b4000340 	cbz	x0, 4000063c <init_fail>
    400005d8:	34000321 	cbz	w1, 4000063c <init_fail>
    400005dc:	34000302 	cbz	w2, 4000063c <init_fail>
    400005e0:	531c6c42 	lsl	w2, w2, #4
    400005e4:	1ac20822 	udiv	w2, w1, w2
    400005e8:	12001c41 	and	w1, w2, #0xff
    400005ec:	53087c42 	lsr	w2, w2, #8
    400005f0:	12001c42 	and	w2, w2, #0xff
    400005f4:	b9400c03 	ldr	w3, [x0, #12]
    400005f8:	32190063 	orr	w3, w3, #0x80
    400005fc:	b9000c03 	str	w3, [x0, #12]
    40000600:	b9000001 	str	w1, [x0]
    40000604:	b9000402 	str	w2, [x0, #4]
    40000608:	12801002 	mov	w2, #0xffffff7f            	// #-129
    4000060c:	0a020063 	and	w3, w3, w2
    40000610:	b9000c03 	str	w3, [x0, #12]
    40000614:	52800063 	mov	w3, #0x3                   	// #3
    40000618:	b9000c03 	str	w3, [x0, #12]
    4000061c:	52800003 	mov	w3, #0x0                   	// #0
    40000620:	b9000403 	str	w3, [x0, #4]
    40000624:	52800123 	mov	w3, #0x9                   	// #9
    40000628:	b9000803 	str	w3, [x0, #8]
    4000062c:	52800063 	mov	w3, #0x3                   	// #3
    40000630:	b9001003 	str	w3, [x0, #16]
    40000634:	52800020 	mov	w0, #0x1                   	// #1
    40000638:	d65f03c0 	ret

000000004000063c <init_fail>:
    4000063c:	52800000 	mov	w0, #0x0                   	// #0
    40000640:	d65f03c0 	ret

0000000040000644 <console_16550_core_putc>:
    40000644:	f100003f 	cmp	x1, #0x0
    40000648:	54000081 	b.ne	40000658 <console_16550_core_putc+0x14>  // b.any
    4000064c:	10057720 	adr	x0, 4000b530 <panic_msg+0x2c>
    40000650:	d2801181 	mov	x1, #0x8c                  	// #140
    40000654:	17ffff4c 	b	40000384 <asm_assert>
    40000658:	7100281f 	cmp	w0, #0xa
    4000065c:	540000e1 	b.ne	40000678 <console_16550_core_putc+0x34>  // b.any
    40000660:	b9401422 	ldr	w2, [x1, #20]
    40000664:	121b0442 	and	w2, w2, #0x60
    40000668:	7101805f 	cmp	w2, #0x60
    4000066c:	54ffffa1 	b.ne	40000660 <console_16550_core_putc+0x1c>  // b.any
    40000670:	528001a2 	mov	w2, #0xd                   	// #13
    40000674:	b9000022 	str	w2, [x1]
    40000678:	b9401422 	ldr	w2, [x1, #20]
    4000067c:	121b0442 	and	w2, w2, #0x60
    40000680:	7101805f 	cmp	w2, #0x60
    40000684:	54ffffa1 	b.ne	40000678 <console_16550_core_putc+0x34>  // b.any
    40000688:	b9000020 	str	w0, [x1]
    4000068c:	d65f03c0 	ret

0000000040000690 <console_16550_flush>:
    40000690:	f100001f 	cmp	x0, #0x0
    40000694:	54000081 	b.ne	400006a4 <console_16550_flush+0x14>  // b.any
    40000698:	100574c0 	adr	x0, 4000b530 <panic_msg+0x2c>
    4000069c:	d28020e1 	mov	x1, #0x107                 	// #263
    400006a0:	17ffff39 	b	40000384 <asm_assert>
    400006a4:	f9401400 	ldr	x0, [x0, #40]
    400006a8:	17ffffb6 	b	40000580 <console_16550_core_flush>

00000000400006ac <console_16550_getc>:
    400006ac:	f100003f 	cmp	x1, #0x0
    400006b0:	54000081 	b.ne	400006c0 <console_16550_getc+0x14>  // b.any
    400006b4:	100573e0 	adr	x0, 4000b530 <panic_msg+0x2c>
    400006b8:	d2801ba1 	mov	x1, #0xdd                  	// #221
    400006bc:	17ffff32 	b	40000384 <asm_assert>
    400006c0:	f9401400 	ldr	x0, [x0, #40]
    400006c4:	17ffffb9 	b	400005a8 <console_16550_core_getc>

00000000400006c8 <console_16550_putc>:
    400006c8:	f100003f 	cmp	x1, #0x0
    400006cc:	54000081 	b.ne	400006dc <console_16550_putc+0x14>  // b.any
    400006d0:	10057300 	adr	x0, 4000b530 <panic_msg+0x2c>
    400006d4:	d2801601 	mov	x1, #0xb0                  	// #176
    400006d8:	17ffff2b 	b	40000384 <asm_assert>
    400006dc:	f9401421 	ldr	x1, [x1, #40]
    400006e0:	17ffffd9 	b	40000644 <console_16550_core_putc>

00000000400006e4 <console_16550_register>:
    400006e4:	aa1e03e7 	mov	x7, x30
    400006e8:	aa0303e6 	mov	x6, x3
    400006ec:	b4000266 	cbz	x6, 40000738 <register_fail>
    400006f0:	f90014c0 	str	x0, [x6, #40]
    400006f4:	34000061 	cbz	w1, 40000700 <register_16550>
    400006f8:	97ffffb7 	bl	400005d4 <console_16550_core_init>
    400006fc:	b40001e0 	cbz	x0, 40000738 <register_fail>

0000000040000700 <register_16550>:
    40000700:	aa0603e0 	mov	x0, x6
    40000704:	aa0703fe 	mov	x30, x7
    40000708:	90000001 	adrp	x1, 40000000 <bl31_entrypoint>
    4000070c:	911b2021 	add	x1, x1, #0x6c8
    40000710:	f9000801 	str	x1, [x0, #16]
    40000714:	90000001 	adrp	x1, 40000000 <bl31_entrypoint>
    40000718:	911ab021 	add	x1, x1, #0x6ac
    4000071c:	f9000c01 	str	x1, [x0, #24]
    40000720:	90000001 	adrp	x1, 40000000 <bl31_entrypoint>
    40000724:	911a4021 	add	x1, x1, #0x690
    40000728:	f9001001 	str	x1, [x0, #32]
    4000072c:	d28000a1 	mov	x1, #0x5                   	// #5
    40000730:	f9000401 	str	x1, [x0, #8]
    40000734:	140007ae 	b	400025ec <console_register>

0000000040000738 <register_fail>:
    40000738:	d65f00e0 	ret	x7

000000004000073c <cortex_a53_cluster_pwr_dwn>:
    4000073c:	aa1e03f2 	mov	x18, x30
    40000740:	94000014 	bl	40000790 <cortex_a53_disable_dcache>
    40000744:	d2800020 	mov	x0, #0x1                   	// #1
    40000748:	94000073 	bl	40000914 <dcsw_op_level1>
    4000074c:	94000267 	bl	400010e8 <plat_disable_acp>
    40000750:	d2800020 	mov	x0, #0x1                   	// #1
    40000754:	94000074 	bl	40000924 <dcsw_op_level2>
    40000758:	aa1203fe 	mov	x30, x18
    4000075c:	14000012 	b	400007a4 <cortex_a53_disable_smp>

0000000040000760 <cortex_a53_core_pwr_dwn>:
    40000760:	aa1e03f2 	mov	x18, x30
    40000764:	9400000b 	bl	40000790 <cortex_a53_disable_dcache>
    40000768:	d2800020 	mov	x0, #0x1                   	// #1
    4000076c:	9400006a 	bl	40000914 <dcsw_op_level1>
    40000770:	aa1203fe 	mov	x30, x18
    40000774:	1400000c 	b	400007a4 <cortex_a53_disable_smp>

0000000040000778 <cortex_a53_cpu_reg_dump>:
    40000778:	10056806 	adr	x6, 4000b478 <cortex_a53_regs>
    4000077c:	d539f228 	mrs	x8, s3_1_c15_c2_1
    40000780:	d539f249 	mrs	x9, s3_1_c15_c2_2
    40000784:	d539f26a 	mrs	x10, s3_1_c15_c2_3
    40000788:	d539f20b 	mrs	x11, s3_1_c15_c2_0
    4000078c:	d65f03c0 	ret

0000000040000790 <cortex_a53_disable_dcache>:
    40000790:	d53e1001 	mrs	x1, sctlr_el3
    40000794:	927df821 	and	x1, x1, #0xfffffffffffffffb
    40000798:	d51e1001 	msr	sctlr_el3, x1
    4000079c:	d5033fdf 	isb
    400007a0:	d65f03c0 	ret

00000000400007a4 <cortex_a53_disable_smp>:
    400007a4:	d539f220 	mrs	x0, s3_1_c15_c2_1
    400007a8:	9279f800 	and	x0, x0, #0xffffffffffffffbf
    400007ac:	d519f220 	msr	s3_1_c15_c2_1, x0
    400007b0:	d5033fdf 	isb
    400007b4:	d5033f9f 	dsb	sy
    400007b8:	d65f03c0 	ret

00000000400007bc <cortex_a53_errata_report>:
    400007bc:	a9bf7be8 	stp	x8, x30, [sp, #-16]!
    400007c0:	94000045 	bl	400008d4 <cpu_get_rev_var>
    400007c4:	aa0003e8 	mov	x8, x0
    400007c8:	aa0803e0 	mov	x0, x8
    400007cc:	97ffff1d 	bl	40000440 <check_errata_819472>
    400007d0:	b4000040 	cbz	x0, 400007d8 <cortex_a53_errata_report+0x1c>
    400007d4:	d2800040 	mov	x0, #0x2                   	// #2
    400007d8:	300564a1 	adr	x1, 4000b46d <cortex_a53_cpu_str>
    400007dc:	500561e2 	adr	x2, 4000b41a <cortex_a53_errata_819472_str>
    400007e0:	940007d0 	bl	40002720 <errata_print_msg>
    400007e4:	aa0803e0 	mov	x0, x8
    400007e8:	97ffff18 	bl	40000448 <check_errata_824069>
    400007ec:	b4000040 	cbz	x0, 400007f4 <cortex_a53_errata_report+0x38>
    400007f0:	d2800040 	mov	x0, #0x2                   	// #2
    400007f4:	300563c1 	adr	x1, 4000b46d <cortex_a53_cpu_str>
    400007f8:	30056142 	adr	x2, 4000b421 <cortex_a53_errata_824069_str>
    400007fc:	940007c9 	bl	40002720 <errata_print_msg>
    40000800:	aa0803e0 	mov	x0, x8
    40000804:	97ffff13 	bl	40000450 <check_errata_826319>
    40000808:	b4000040 	cbz	x0, 40000810 <cortex_a53_errata_report+0x54>
    4000080c:	d2800040 	mov	x0, #0x2                   	// #2
    40000810:	300562e1 	adr	x1, 4000b46d <cortex_a53_cpu_str>
    40000814:	100560a2 	adr	x2, 4000b428 <cortex_a53_errata_826319_str>
    40000818:	940007c2 	bl	40002720 <errata_print_msg>
    4000081c:	aa0803e0 	mov	x0, x8
    40000820:	97ffff0e 	bl	40000458 <check_errata_827319>
    40000824:	b4000040 	cbz	x0, 4000082c <cortex_a53_errata_report+0x70>
    40000828:	d2800040 	mov	x0, #0x2                   	// #2
    4000082c:	30056201 	adr	x1, 4000b46d <cortex_a53_cpu_str>
    40000830:	70055fe2 	adr	x2, 4000b42f <cortex_a53_errata_827319_str>
    40000834:	940007bb 	bl	40002720 <errata_print_msg>
    40000838:	aa0803e0 	mov	x0, x8
    4000083c:	97ffff09 	bl	40000460 <check_errata_835769>
    40000840:	30056161 	adr	x1, 4000b46d <cortex_a53_cpu_str>
    40000844:	50055f82 	adr	x2, 4000b436 <cortex_a53_errata_835769_str>
    40000848:	940007b6 	bl	40002720 <errata_print_msg>
    4000084c:	aa0803e0 	mov	x0, x8
    40000850:	97ffff18 	bl	400004b0 <check_errata_disable_non_temporal_hint>
    40000854:	300560c1 	adr	x1, 4000b46d <cortex_a53_cpu_str>
    40000858:	30055f22 	adr	x2, 4000b43d <cortex_a53_errata_disable_non_temporal_hint_str>
    4000085c:	940007b1 	bl	40002720 <errata_print_msg>
    40000860:	aa0803e0 	mov	x0, x8
    40000864:	97ffff08 	bl	40000484 <check_errata_843419>
    40000868:	30056021 	adr	x1, 4000b46d <cortex_a53_cpu_str>
    4000086c:	70055f42 	adr	x2, 4000b457 <cortex_a53_errata_843419_str>
    40000870:	940007ac 	bl	40002720 <errata_print_msg>
    40000874:	aa0803e0 	mov	x0, x8
    40000878:	97ffff0c 	bl	400004a8 <check_errata_855873>
    4000087c:	30055f81 	adr	x1, 4000b46d <cortex_a53_cpu_str>
    40000880:	50055ee2 	adr	x2, 4000b45e <cortex_a53_errata_855873_str>
    40000884:	940007a7 	bl	40002720 <errata_print_msg>
    40000888:	aa0803e0 	mov	x0, x8
    4000088c:	97fffeeb 	bl	40000438 <check_errata_1530924>
    40000890:	30055ee1 	adr	x1, 4000b46d <cortex_a53_cpu_str>
    40000894:	30055e82 	adr	x2, 4000b465 <cortex_a53_errata_1530924_str>
    40000898:	940007a2 	bl	40002720 <errata_print_msg>
    4000089c:	a8c17be8 	ldp	x8, x30, [sp], #16
    400008a0:	d65f03c0 	ret

00000000400008a4 <cortex_a53_reset_func>:
    400008a4:	aa1e03f3 	mov	x19, x30
    400008a8:	9400000b 	bl	400008d4 <cpu_get_rev_var>
    400008ac:	aa0003f2 	mov	x18, x0
    400008b0:	aa1203e0 	mov	x0, x18
    400008b4:	97fffead 	bl	40000368 <a53_disable_non_temporal_hint>
    400008b8:	aa1203e0 	mov	x0, x18
    400008bc:	940001b8 	bl	40000f9c <errata_a53_855873_wa>
    400008c0:	d539f220 	mrs	x0, s3_1_c15_c2_1
    400008c4:	b27a0000 	orr	x0, x0, #0x40
    400008c8:	d519f220 	msr	s3_1_c15_c2_1, x0
    400008cc:	d5033fdf 	isb
    400008d0:	d65f0260 	ret	x19

00000000400008d4 <cpu_get_rev_var>:
    400008d4:	d5380001 	mrs	x1, midr_el1
    400008d8:	d3505c20 	ubfx	x0, x1, #16, #8
    400008dc:	b3400c20 	bfxil	x0, x1, #0, #4
    400008e0:	d65f03c0 	ret

00000000400008e4 <cpu_rev_var_hs>:
    400008e4:	d2800022 	mov	x2, #0x1                   	// #1
    400008e8:	d2800003 	mov	x3, #0x0                   	// #0
    400008ec:	eb01001f 	cmp	x0, x1
    400008f0:	9a832040 	csel	x0, x2, x3, cs  // cs = hs, nlast
    400008f4:	d65f03c0 	ret

00000000400008f8 <cpu_rev_var_ls>:
    400008f8:	d2800022 	mov	x2, #0x1                   	// #1
    400008fc:	d2800003 	mov	x3, #0x0                   	// #0
    40000900:	eb01001f 	cmp	x0, x1
    40000904:	9a839040 	csel	x0, x2, x3, ls  // ls = plast
    40000908:	d65f03c0 	ret

000000004000090c <crash_panic>:
    4000090c:	94000206 	bl	40001124 <plat_panic_handler>
    40000910:	d503201f 	nop

0000000040000914 <dcsw_op_level1>:
    40000914:	d5390029 	mrs	x9, clidr_el1
    40000918:	d2800043 	mov	x3, #0x2                   	// #2
    4000091c:	d100086a 	sub	x10, x3, #0x2
    40000920:	1400000f 	b	4000095c <do_dcsw_op>

0000000040000924 <dcsw_op_level2>:
    40000924:	d5390029 	mrs	x9, clidr_el1
    40000928:	d2800083 	mov	x3, #0x4                   	// #4
    4000092c:	d100086a 	sub	x10, x3, #0x2
    40000930:	1400000b 	b	4000095c <do_dcsw_op>

0000000040000934 <delegate_async_ea>:
    40000934:	1400005b 	b	40000aa0 <ea_proceed>

0000000040000938 <delegate_sync_ea>:
    40000938:	1400005a 	b	40000aa0 <ea_proceed>

000000004000093c <do_cpu_reg_dump>:
    4000093c:	aa1e03f0 	mov	x16, x30
    40000940:	940001ac 	bl	40000ff0 <get_cpu_ops_ptr>
    40000944:	b4000080 	cbz	x0, 40000954 <do_cpu_reg_dump+0x18>
    40000948:	f9402c02 	ldr	x2, [x0, #88]
    4000094c:	b4000042 	cbz	x2, 40000954 <do_cpu_reg_dump+0x18>
    40000950:	d63f0040 	blr	x2
    40000954:	aa1003fe 	mov	x30, x16
    40000958:	d65f03c0 	ret

000000004000095c <do_dcsw_op>:
    4000095c:	b40004c3 	cbz	x3, 400009f4 <exit>
    40000960:	d538074c 	mrs	x12, id_aa64mmfr2_el1
    40000964:	d3545d8c 	ubfx	x12, x12, #20, #4
    40000968:	1000048e 	adr	x14, 400009f8 <dcsw_loop_table>
    4000096c:	8b0015ce 	add	x14, x14, x0, lsl #5
    40000970:	aa0903e0 	mov	x0, x9
    40000974:	52800028 	mov	w8, #0x1                   	// #1

0000000040000978 <loop1>:
    40000978:	8b4a0542 	add	x2, x10, x10, lsr #1
    4000097c:	9ac22401 	lsr	x1, x0, x2
    40000980:	92400821 	and	x1, x1, #0x7
    40000984:	f100083f 	cmp	x1, #0x2
    40000988:	540002a3 	b.cc	400009dc <level_done>  // b.lo, b.ul, b.last
    4000098c:	d51a000a 	msr	csselr_el1, x10
    40000990:	d5033fdf 	isb
    40000994:	d5390001 	mrs	x1, ccsidr_el1
    40000998:	92400822 	and	x2, x1, #0x7
    4000099c:	91001042 	add	x2, x2, #0x4
    400009a0:	b400006c 	cbz	x12, 400009ac <loop1+0x34>
    400009a4:	d3435c24 	ubfx	x4, x1, #3, #21
    400009a8:	14000002 	b	400009b0 <loop1+0x38>
    400009ac:	d3433024 	ubfx	x4, x1, #3, #10
    400009b0:	5ac01085 	clz	w5, w4
    400009b4:	1ac52089 	lsl	w9, w4, w5
    400009b8:	1ac52110 	lsl	w16, w8, w5
    400009bc:	2a090149 	orr	w9, w10, w9
    400009c0:	b400006c 	cbz	x12, 400009cc <loop1+0x54>
    400009c4:	d360dc26 	ubfx	x6, x1, #32, #24
    400009c8:	14000002 	b	400009d0 <loop1+0x58>
    400009cc:	530d6c26 	ubfx	w6, w1, #13, #15
    400009d0:	1ac22111 	lsl	w17, w8, w2
    400009d4:	d5033f9f 	dsb	sy
    400009d8:	d61f01c0 	br	x14

00000000400009dc <level_done>:
    400009dc:	9100094a 	add	x10, x10, #0x2
    400009e0:	eb0a007f 	cmp	x3, x10
    400009e4:	54fffca8 	b.hi	40000978 <loop1>  // b.pmore
    400009e8:	d51a001f 	msr	csselr_el1, xzr
    400009ec:	d5033f9f 	dsb	sy
    400009f0:	d5033fdf 	isb

00000000400009f4 <exit>:
    400009f4:	d65f03c0 	ret

00000000400009f8 <dcsw_loop_table>:
    400009f8:	1ac220c7 	lsl	w7, w6, w2

00000000400009fc <loop3_isw>:
    400009fc:	2a07012b 	orr	w11, w9, w7
    40000a00:	d508764b 	dc	isw, x11
    40000a04:	6b1100e7 	subs	w7, w7, w17
    40000a08:	54ffffa2 	b.cs	400009fc <loop3_isw>  // b.hs, b.nlast
    40000a0c:	eb100129 	subs	x9, x9, x16
    40000a10:	54ffff42 	b.cs	400009f8 <dcsw_loop_table>  // b.hs, b.nlast
    40000a14:	17fffff2 	b	400009dc <level_done>

0000000040000a18 <loop2_cisw>:
    40000a18:	1ac220c7 	lsl	w7, w6, w2

0000000040000a1c <loop3_cisw>:
    40000a1c:	2a07012b 	orr	w11, w9, w7
    40000a20:	d5087e4b 	dc	cisw, x11
    40000a24:	6b1100e7 	subs	w7, w7, w17
    40000a28:	54ffffa2 	b.cs	40000a1c <loop3_cisw>  // b.hs, b.nlast
    40000a2c:	eb100129 	subs	x9, x9, x16
    40000a30:	54ffff42 	b.cs	40000a18 <loop2_cisw>  // b.hs, b.nlast
    40000a34:	17ffffea 	b	400009dc <level_done>

0000000040000a38 <loop2_csw>:
    40000a38:	1ac220c7 	lsl	w7, w6, w2

0000000040000a3c <loop3_csw>:
    40000a3c:	2a07012b 	orr	w11, w9, w7
    40000a40:	d5087a4b 	dc	csw, x11
    40000a44:	6b1100e7 	subs	w7, w7, w17
    40000a48:	54ffffa2 	b.cs	40000a3c <loop3_csw>  // b.hs, b.nlast
    40000a4c:	eb100129 	subs	x9, x9, x16
    40000a50:	54ffff42 	b.cs	40000a38 <loop2_csw>  // b.hs, b.nlast
    40000a54:	17ffffe2 	b	400009dc <level_done>

0000000040000a58 <do_panic>:
    40000a58:	f81f0fe0 	str	x0, [sp, #-16]!
    40000a5c:	d5384240 	mrs	x0, currentel
    40000a60:	d3420c00 	ubfx	x0, x0, #2, #2
    40000a64:	f1000c1f 	cmp	x0, #0x3
    40000a68:	f84107e0 	ldr	x0, [sp], #16
    40000a6c:	54000f80 	b.eq	40000c5c <el3_panic>  // b.none

0000000040000a70 <panic_common>:
    40000a70:	aa1e03e6 	mov	x6, x30
    40000a74:	94000195 	bl	400010c8 <plat_crash_console_init>
    40000a78:	b4000100 	cbz	x0, 40000a98 <_panic_handler>
    40000a7c:	10055444 	adr	x4, 4000b504 <panic_msg>
    40000a80:	97fffe67 	bl	4000041c <asm_print_str>
    40000a84:	aa0603e4 	mov	x4, x6
    40000a88:	d1001084 	sub	x4, x4, #0x4
    40000a8c:	97fffe56 	bl	400003e4 <asm_print_hex>
    40000a90:	97fffe61 	bl	40000414 <asm_print_newline>
    40000a94:	9400018c 	bl	400010c4 <plat_crash_console_flush>

0000000040000a98 <_panic_handler>:
    40000a98:	aa0603fe 	mov	x30, x6
    40000a9c:	140001a2 	b	40001124 <plat_panic_handler>

0000000040000aa0 <ea_proceed>:
    40000aa0:	f94087e5 	ldr	x5, [sp, #264]
    40000aa4:	b4000065 	cbz	x5, 40000ab0 <ea_proceed+0x10>
    40000aa8:	94000198 	bl	40001108 <plat_handle_double_fault>
    40000aac:	d503201f 	nop
    40000ab0:	d53e4002 	mrs	x2, spsr_el3
    40000ab4:	d53e4023 	mrs	x3, elr_el3
    40000ab8:	a9118fe2 	stp	x2, x3, [sp, #280]
    40000abc:	d53e1104 	mrs	x4, scr_el3
    40000ac0:	d53e5205 	mrs	x5, esr_el3
    40000ac4:	a91017e4 	stp	x4, x5, [sp, #256]
    40000ac8:	aa1f03e2 	mov	x2, xzr
    40000acc:	910003e3 	mov	x3, sp
    40000ad0:	d3400084 	ubfx	x4, x4, #0, #1
    40000ad4:	f9408be5 	ldr	x5, [sp, #272]
    40000ad8:	d50040bf 	msr	spsel, #0x0
    40000adc:	910000bf 	mov	sp, x5
    40000ae0:	aa1e03fd 	mov	x29, x30
    40000ae4:	910003fc 	mov	x28, sp
    40000ae8:	940011ee 	bl	400052a0 <plat_default_ea_handler>
    40000aec:	910003fb 	mov	x27, sp
    40000af0:	eb1b039f 	cmp	x28, x27
    40000af4:	54000080 	b.eq	40000b04 <ea_proceed+0x64>  // b.none
    40000af8:	70054820 	adr	x0, 4000b3ff <excpt_msg_el+0x1c>
    40000afc:	d2802481 	mov	x1, #0x124                 	// #292
    40000b00:	17fffe21 	b	40000384 <asm_assert>
    40000b04:	d50041bf 	msr	spsel, #0x1
    40000b08:	a9518be1 	ldp	x1, x2, [sp, #280]
    40000b0c:	d51e4001 	msr	spsr_el3, x1
    40000b10:	d51e4022 	msr	elr_el3, x2
    40000b14:	a95013e3 	ldp	x3, x4, [sp, #256]
    40000b18:	d51e1103 	msr	scr_el3, x3
    40000b1c:	d51e5204 	msr	esr_el3, x4
    40000b20:	eb1f009f 	cmp	x4, xzr
    40000b24:	54000081 	b.ne	40000b34 <ea_proceed+0x94>  // b.any
    40000b28:	700546a0 	adr	x0, 4000b3ff <excpt_msg_el+0x1c>
    40000b2c:	d28026c1 	mov	x1, #0x136                 	// #310
    40000b30:	17fffe15 	b	40000384 <asm_assert>
    40000b34:	f90087ff 	str	xzr, [sp, #264]
    40000b38:	d65f03a0 	ret	x29

0000000040000b3c <el1_sysregs_context_restore>:
    40000b3c:	a9402809 	ldp	x9, x10, [x0]
    40000b40:	d5184009 	msr	spsr_el1, x9
    40000b44:	d518402a 	msr	elr_el1, x10
    40000b48:	a9422411 	ldp	x17, x9, [x0, #32]
    40000b4c:	d5181051 	msr	cpacr_el1, x17
    40000b50:	d51a0009 	msr	csselr_el1, x9
    40000b54:	a9432c0a 	ldp	x10, x11, [x0, #48]
    40000b58:	d51c410a 	msr	sp_el1, x10
    40000b5c:	d518520b 	msr	esr_el1, x11
    40000b60:	a944340c 	ldp	x12, x13, [x0, #64]
    40000b64:	d518200c 	msr	ttbr0_el1, x12
    40000b68:	d518202d 	msr	ttbr1_el1, x13
    40000b6c:	a9453c0e 	ldp	x14, x15, [x0, #80]
    40000b70:	d518a20e 	msr	mair_el1, x14
    40000b74:	d518a30f 	msr	amair_el1, x15
    40000b78:	a9464410 	ldp	x16, x17, [x0, #96]
    40000b7c:	d5181030 	msr	actlr_el1, x16
    40000b80:	d518d091 	msr	tpidr_el1, x17
    40000b84:	a9472809 	ldp	x9, x10, [x0, #112]
    40000b88:	d51bd049 	msr	tpidr_el0, x9
    40000b8c:	d51bd06a 	msr	tpidrro_el0, x10
    40000b90:	a948380d 	ldp	x13, x14, [x0, #128]
    40000b94:	d518740d 	msr	par_el1, x13
    40000b98:	d518600e 	msr	far_el1, x14
    40000b9c:	a949400f 	ldp	x15, x16, [x0, #144]
    40000ba0:	d518510f 	msr	afsr0_el1, x15
    40000ba4:	d5185130 	msr	afsr1_el1, x16
    40000ba8:	a94a2411 	ldp	x17, x9, [x0, #160]
    40000bac:	d518d031 	msr	contextidr_el1, x17
    40000bb0:	d518c009 	msr	vbar_el1, x9
    40000bb4:	a94b300b 	ldp	x11, x12, [x0, #176]
    40000bb8:	d51c432b 	msr	spsr_abt, x11
    40000bbc:	d51c434c 	msr	spsr_und, x12
    40000bc0:	a94c380d 	ldp	x13, x14, [x0, #192]
    40000bc4:	d51c430d 	msr	spsr_irq, x13
    40000bc8:	d51c436e 	msr	spsr_fiq, x14
    40000bcc:	a94d400f 	ldp	x15, x16, [x0, #208]
    40000bd0:	d51c300f 	msr	dacr32_el2, x15
    40000bd4:	d51c5030 	msr	ifsr32_el2, x16
    40000bd8:	d65f03c0 	ret

0000000040000bdc <el3_exit>:
    40000bdc:	d5384211 	mrs	x17, spsel
    40000be0:	f100023f 	cmp	x17, #0x0
    40000be4:	54000080 	b.eq	40000bf4 <el3_exit+0x18>  // b.none
    40000be8:	30054720 	adr	x0, 4000b4cd <cortex_a53_regs+0x55>
    40000bec:	d2808201 	mov	x1, #0x410                 	// #1040
    40000bf0:	17fffde5 	b	40000384 <asm_assert>
    40000bf4:	910003f1 	mov	x17, sp
    40000bf8:	d50041bf 	msr	spsel, #0x1
    40000bfc:	f9008bf1 	str	x17, [sp, #272]
    40000c00:	f94083f2 	ldr	x18, [sp, #256]
    40000c04:	a951c7f0 	ldp	x16, x17, [sp, #280]
    40000c08:	d51e1112 	msr	scr_el3, x18
    40000c0c:	d51e4010 	msr	spsr_el3, x16
    40000c10:	d51e4031 	msr	elr_el3, x17
    40000c14:	a953d3f3 	ldp	x19, x20, [sp, #312]
    40000c18:	d51e1153 	msr	cptr_el3, x19
    40000c1c:	f2780273 	ands	x19, x19, #0x100
    40000c20:	54000060 	b.eq	40000c2c <sve_not_enabled>  // b.none
    40000c24:	d5033fdf 	isb
    40000c28:	d51e1214 	msr	zcr_el3, x20

0000000040000c2c <sve_not_enabled>:
    40000c2c:	d5033fdf 	isb
    40000c30:	a95677fc 	ldp	x28, x29, [sp, #352]
    40000c34:	d518101c 	msr	sctlr_el1, x28
    40000c38:	d5033fdf 	isb
    40000c3c:	d518205d 	msr	tcr_el1, x29
    40000c40:	940001c2 	bl	40001348 <restore_gp_pmcr_pauth_regs>
    40000c44:	f9407bfe 	ldr	x30, [sp, #240]
    40000c48:	d5033f9f 	dsb	sy
    40000c4c:	f9009bff 	str	xzr, [sp, #304]
    40000c50:	d69f03e0 	eret
    40000c54:	d503379f 	dsb	nsh
    40000c58:	d5033fdf 	isb

0000000040000c5c <el3_panic>:
    40000c5c:	d50041bf 	msr	spsel, #0x1
    40000c60:	9100001f 	mov	sp, x0
    40000c64:	d53ed040 	mrs	x0, tpidr_el3
    40000c68:	9100a000 	add	x0, x0, #0x28
    40000c6c:	d51ed040 	msr	tpidr_el3, x0
    40000c70:	f9000401 	str	x1, [x0, #8]
    40000c74:	910003e1 	mov	x1, sp
    40000c78:	f9000001 	str	x1, [x0]
    40000c7c:	70053840 	adr	x0, 4000b387 <panic_msg>
    40000c80:	9100001f 	mov	sp, x0

0000000040000c84 <do_crash_reporting>:
    40000c84:	d53ed040 	mrs	x0, tpidr_el3
    40000c88:	a9010c02 	stp	x2, x3, [x0, #16]
    40000c8c:	a9021404 	stp	x4, x5, [x0, #32]
    40000c90:	a9037806 	stp	x6, x30, [x0, #48]
    40000c94:	9400010d 	bl	400010c8 <plat_crash_console_init>
    40000c98:	b4ffe3a0 	cbz	x0, 4000090c <crash_panic>
    40000c9c:	910003e4 	mov	x4, sp
    40000ca0:	97fffddf 	bl	4000041c <asm_print_str>
    40000ca4:	d2800080 	mov	x0, #0x4                   	// #4
    40000ca8:	94000159 	bl	4000120c <print_alignment>
    40000cac:	d53ed040 	mrs	x0, tpidr_el3
    40000cb0:	f9401c04 	ldr	x4, [x0, #56]
    40000cb4:	97fffdcc 	bl	400003e4 <asm_print_hex>
    40000cb8:	97fffdd7 	bl	40000414 <asm_print_newline>
    40000cbc:	d53ed040 	mrs	x0, tpidr_el3
    40000cc0:	f9001c07 	str	x7, [x0, #56]
    40000cc4:	100524a6 	adr	x6, 4000b158 <gp_regs>
    40000cc8:	940001c9 	bl	400013ec <size_controlled_print>
    40000ccc:	94000211 	bl	40001510 <str_in_crash_buf_print>
    40000cd0:	d53ed040 	mrs	x0, tpidr_el3
    40000cd4:	a9004410 	stp	x16, x17, [x0]
    40000cd8:	a9014c12 	stp	x18, x19, [x0, #16]
    40000cdc:	a9025414 	stp	x20, x21, [x0, #32]
    40000ce0:	a9035c16 	stp	x22, x23, [x0, #48]
    40000ce4:	940001c2 	bl	400013ec <size_controlled_print>
    40000ce8:	d53ed040 	mrs	x0, tpidr_el3
    40000cec:	a9006418 	stp	x24, x25, [x0]
    40000cf0:	a9016c1a 	stp	x26, x27, [x0, #16]
    40000cf4:	a902741c 	stp	x28, x29, [x0, #32]
    40000cf8:	940001bd 	bl	400013ec <size_controlled_print>

0000000040000cfc <print_el3_sys_regs>:
    40000cfc:	70052646 	adr	x6, 4000b1c7 <el3_sys_regs>
    40000d00:	d53e1108 	mrs	x8, scr_el3
    40000d04:	d53e1009 	mrs	x9, sctlr_el3
    40000d08:	d53e114a 	mrs	x10, cptr_el3
    40000d0c:	d53e204b 	mrs	x11, tcr_el3
    40000d10:	d53b422c 	mrs	x12, daif
    40000d14:	d53ea20d 	mrs	x13, mair_el3
    40000d18:	d53e400e 	mrs	x14, spsr_el3
    40000d1c:	d53e402f 	mrs	x15, elr_el3
    40000d20:	940001fc 	bl	40001510 <str_in_crash_buf_print>
    40000d24:	d53e2008 	mrs	x8, ttbr0_el3
    40000d28:	d53e5209 	mrs	x9, esr_el3
    40000d2c:	d53e600a 	mrs	x10, far_el3
    40000d30:	940001f8 	bl	40001510 <str_in_crash_buf_print>
    40000d34:	10052786 	adr	x6, 4000b224 <non_el3_sys_regs>
    40000d38:	d5384008 	mrs	x8, spsr_el1
    40000d3c:	d5384029 	mrs	x9, elr_el1
    40000d40:	d53c432a 	mrs	x10, spsr_abt
    40000d44:	d53c434b 	mrs	x11, spsr_und
    40000d48:	d53c430c 	mrs	x12, spsr_irq
    40000d4c:	d53c436d 	mrs	x13, spsr_fiq
    40000d50:	d538100e 	mrs	x14, sctlr_el1
    40000d54:	d538102f 	mrs	x15, actlr_el1
    40000d58:	940001ee 	bl	40001510 <str_in_crash_buf_print>
    40000d5c:	d5381048 	mrs	x8, cpacr_el1
    40000d60:	d53a0009 	mrs	x9, csselr_el1
    40000d64:	d53c410a 	mrs	x10, sp_el1
    40000d68:	d538520b 	mrs	x11, esr_el1
    40000d6c:	d538200c 	mrs	x12, ttbr0_el1
    40000d70:	d538202d 	mrs	x13, ttbr1_el1
    40000d74:	d538a20e 	mrs	x14, mair_el1
    40000d78:	d538a30f 	mrs	x15, amair_el1
    40000d7c:	940001e5 	bl	40001510 <str_in_crash_buf_print>
    40000d80:	d5382048 	mrs	x8, tcr_el1
    40000d84:	d538d089 	mrs	x9, tpidr_el1
    40000d88:	d53bd04a 	mrs	x10, tpidr_el0
    40000d8c:	d53bd06b 	mrs	x11, tpidrro_el0
    40000d90:	d538740c 	mrs	x12, par_el1
    40000d94:	d53800ad 	mrs	x13, mpidr_el1
    40000d98:	d538510e 	mrs	x14, afsr0_el1
    40000d9c:	d538512f 	mrs	x15, afsr1_el1
    40000da0:	940001dc 	bl	40001510 <str_in_crash_buf_print>
    40000da4:	d538d028 	mrs	x8, contextidr_el1
    40000da8:	d538c009 	mrs	x9, vbar_el1
    40000dac:	d53be22a 	mrs	x10, cntp_ctl_el0
    40000db0:	d53be24b 	mrs	x11, cntp_cval_el0
    40000db4:	d53be32c 	mrs	x12, cntv_ctl_el0
    40000db8:	d53be34d 	mrs	x13, cntv_cval_el0
    40000dbc:	d538e10e 	mrs	x14, cntkctl_el1
    40000dc0:	d538410f 	mrs	x15, sp_el0
    40000dc4:	940001d3 	bl	40001510 <str_in_crash_buf_print>
    40000dc8:	d538c108 	mrs	x8, isr_el1
    40000dcc:	940001d1 	bl	40001510 <str_in_crash_buf_print>
    40000dd0:	10052d06 	adr	x6, 4000b370 <aarch32_regs>
    40000dd4:	d53c3008 	mrs	x8, dacr32_el2
    40000dd8:	d53c5029 	mrs	x9, ifsr32_el2
    40000ddc:	940001cd 	bl	40001510 <str_in_crash_buf_print>
    40000de0:	97fffed7 	bl	4000093c <do_cpu_reg_dump>
    40000de4:	940001cb 	bl	40001510 <str_in_crash_buf_print>
    40000de8:	d2840011 	mov	x17, #0x2000                	// #8192
    40000dec:	f2a06051 	movk	x17, #0x302, lsl #16
    40000df0:	d2820010 	mov	x16, #0x1000                	// #4096
    40000df4:	f2a06050 	movk	x16, #0x302, lsl #16
    40000df8:	d5380407 	mrs	x7, id_aa64pfr0_el1
    40000dfc:	d3586ce7 	ubfx	x7, x7, #24, #4
    40000e00:	f10004ff 	cmp	x7, #0x1
    40000e04:	54000141 	b.ne	40000e2c <print_gicv2>  // b.any
    40000e08:	d53ecca8 	mrs	x8, s3_6_c12_c12_5
    40000e0c:	f240011f 	tst	x8, #0x1
    40000e10:	540000e0 	b.eq	40000e2c <print_gicv2>  // b.none
    40000e14:	50051606 	adr	x6, 4000b0d6 <icc_regs>
    40000e18:	d538c848 	mrs	x8, s3_0_c12_c8_2
    40000e1c:	d538cc49 	mrs	x9, s3_0_c12_c12_2
    40000e20:	d53ecc8a 	mrs	x10, s3_6_c12_c12_4
    40000e24:	940001bb 	bl	40001510 <str_in_crash_buf_print>
    40000e28:	14000006 	b	40000e40 <print_gic_common>

0000000040000e2c <print_gicv2>:
    40000e2c:	10051446 	adr	x6, 4000b0b4 <gicc_regs>
    40000e30:	b9401a28 	ldr	w8, [x17, #24]
    40000e34:	b9402a29 	ldr	w9, [x17, #40]
    40000e38:	b940022a 	ldr	w10, [x17]
    40000e3c:	940001b5 	bl	40001510 <str_in_crash_buf_print>

0000000040000e40 <print_gic_common>:
    40000e40:	91080207 	add	x7, x16, #0x200
    40000e44:	500515e4 	adr	x4, 4000b102 <gicd_pend_reg>
    40000e48:	97fffd75 	bl	4000041c <asm_print_str>

0000000040000e4c <gicd_ispendr_loop>:
    40000e4c:	cb1000e4 	sub	x4, x7, x16
    40000e50:	f10a009f 	cmp	x4, #0x280
    40000e54:	540001a0 	b.eq	40000e88 <exit_print_gic_regs>  // b.none
    40000e58:	70051744 	adr	x4, 4000b143 <prefix>
    40000e5c:	97fffd70 	bl	4000041c <asm_print_str>
    40000e60:	cb1000e4 	sub	x4, x7, x16
    40000e64:	d2800185 	mov	x5, #0xc                   	// #12
    40000e68:	97fffd60 	bl	400003e8 <asm_print_hex_bits>
    40000e6c:	10051684 	adr	x4, 4000b13c <spacer>
    40000e70:	97fffd6b 	bl	4000041c <asm_print_str>
    40000e74:	f84084e4 	ldr	x4, [x7], #8
    40000e78:	97fffd5b 	bl	400003e4 <asm_print_hex>
    40000e7c:	500515e4 	adr	x4, 4000b13a <newline>
    40000e80:	97fffd67 	bl	4000041c <asm_print_str>
    40000e84:	17fffff2 	b	40000e4c <gicd_ispendr_loop>

0000000040000e88 <exit_print_gic_regs>:
    40000e88:	9400008f 	bl	400010c4 <plat_crash_console_flush>
    40000e8c:	940000a6 	bl	40001124 <plat_panic_handler>
    40000e90:	d503201f 	nop

0000000040000e94 <enable_mmu_direct_el3>:
    40000e94:	d53e1001 	mrs	x1, sctlr_el3
    40000e98:	f240003f 	tst	x1, #0x1
    40000e9c:	54000080 	b.eq	40000eac <enable_mmu_direct_el3+0x18>  // b.none
    40000ea0:	100535c0 	adr	x0, 4000b558 <panic_msg+0x54>
    40000ea4:	d2800541 	mov	x1, #0x2a                  	// #42
    40000ea8:	17fffd37 	b	40000384 <asm_assert>
    40000eac:	d50e871f 	tlbi	alle3
    40000eb0:	aa0003e7 	mov	x7, x0
    40000eb4:	b0000060 	adrp	x0, 4000d000 <__STACKS_START__+0xf80>
    40000eb8:	91352000 	add	x0, x0, #0xd48
    40000ebc:	f9400001 	ldr	x1, [x0]
    40000ec0:	d51ea201 	msr	mair_el3, x1
    40000ec4:	f9400402 	ldr	x2, [x0, #8]
    40000ec8:	d51e2042 	msr	tcr_el3, x2
    40000ecc:	f9400803 	ldr	x3, [x0, #16]
    40000ed0:	d51e2003 	msr	ttbr0_el3, x3
    40000ed4:	d5033b9f 	dsb	ish
    40000ed8:	d5033fdf 	isb
    40000edc:	d53e1004 	mrs	x4, sctlr_el3
    40000ee0:	d28000a5 	mov	x5, #0x5                   	// #5
    40000ee4:	f2a00105 	movk	x5, #0x8, lsl #16
    40000ee8:	aa050084 	orr	x4, x4, x5
    40000eec:	927df885 	and	x5, x4, #0xfffffffffffffffb
    40000ef0:	f24000ff 	tst	x7, #0x1
    40000ef4:	9a8410a4 	csel	x4, x5, x4, ne  // ne = any
    40000ef8:	d51e1004 	msr	sctlr_el3, x4
    40000efc:	d5033fdf 	isb
    40000f00:	d65f03c0 	ret

0000000040000f04 <enter_lower_el_async_ea>:
    40000f04:	f9007bfe 	str	x30, [sp, #240]

0000000040000f08 <handle_lower_el_async_ea>:
    40000f08:	940000a2 	bl	40001190 <prepare_el3_entry>
    40000f0c:	d2800000 	mov	x0, #0x0                   	// #0
    40000f10:	d53e5201 	mrs	x1, esr_el3
    40000f14:	97fffe88 	bl	40000934 <delegate_async_ea>
    40000f18:	d50040bf 	msr	spsel, #0x0
    40000f1c:	17ffff30 	b	40000bdc <el3_exit>

0000000040000f20 <enter_lower_el_sync_ea>:
    40000f20:	f9007bfe 	str	x30, [sp, #240]
    40000f24:	d53e521e 	mrs	x30, esr_el3
    40000f28:	d35a7fde 	ubfx	x30, x30, #26, #6
    40000f2c:	f10083df 	cmp	x30, #0x20
    40000f30:	540001a0 	b.eq	40000f64 <enter_lower_el_sync_ea+0x44>  // b.none
    40000f34:	f10093df 	cmp	x30, #0x24
    40000f38:	54000160 	b.eq	40000f64 <enter_lower_el_sync_ea+0x44>  // b.none
    40000f3c:	a90007e0 	stp	x0, x1, [sp]
    40000f40:	a9010fe2 	stp	x2, x3, [sp, #16]
    40000f44:	a90217e4 	stp	x4, x5, [sp, #32]
    40000f48:	9400002a 	bl	40000ff0 <get_cpu_ops_ptr>
    40000f4c:	f9401400 	ldr	x0, [x0, #40]
    40000f50:	b40001a0 	cbz	x0, 40000f84 <enter_lower_el_sync_ea+0x64>
    40000f54:	d53e5201 	mrs	x1, esr_el3
    40000f58:	d35a7c21 	ubfx	x1, x1, #26, #6
    40000f5c:	d63f0000 	blr	x0
    40000f60:	14000009 	b	40000f84 <enter_lower_el_sync_ea+0x64>
    40000f64:	d53e521e 	mrs	x30, esr_el3
    40000f68:	3648015e 	tbz	w30, #9, 40000f90 <enter_lower_el_sync_ea+0x70>
    40000f6c:	94000089 	bl	40001190 <prepare_el3_entry>
    40000f70:	d2800020 	mov	x0, #0x1                   	// #1
    40000f74:	d53e5201 	mrs	x1, esr_el3
    40000f78:	97fffe70 	bl	40000938 <delegate_sync_ea>
    40000f7c:	d50040bf 	msr	spsel, #0x0
    40000f80:	17ffff17 	b	40000bdc <el3_exit>
    40000f84:	a94007e0 	ldp	x0, x1, [sp]
    40000f88:	a9410fe2 	ldp	x2, x3, [sp, #16]
    40000f8c:	a94217e4 	ldp	x4, x5, [sp, #32]
    40000f90:	f9407bfe 	ldr	x30, [sp, #240]
    40000f94:	940000cc 	bl	400012c4 <report_unhandled_exception>
    40000f98:	d503201f 	nop

0000000040000f9c <errata_a53_855873_wa>:
    40000f9c:	aa1e03f1 	mov	x17, x30
    40000fa0:	97fffd42 	bl	400004a8 <check_errata_855873>
    40000fa4:	b4000080 	cbz	x0, 40000fb4 <errata_a53_855873_wa+0x18>
    40000fa8:	d539f201 	mrs	x1, s3_1_c15_c2_0
    40000fac:	b2540021 	orr	x1, x1, #0x100000000000
    40000fb0:	d519f201 	msr	s3_1_c15_c2_0, x1
    40000fb4:	d65f0220 	ret	x17

0000000040000fb8 <flush_dcache_range>:
    40000fb8:	b40001a1 	cbz	x1, 40000fec <exit_loop_civac>
    40000fbc:	d53b0023 	mrs	x3, ctr_el0
    40000fc0:	d3504c63 	ubfx	x3, x3, #16, #4
    40000fc4:	d2800082 	mov	x2, #0x4                   	// #4
    40000fc8:	9ac32042 	lsl	x2, x2, x3
    40000fcc:	8b010001 	add	x1, x0, x1
    40000fd0:	d1000443 	sub	x3, x2, #0x1
    40000fd4:	8a230000 	bic	x0, x0, x3

0000000040000fd8 <loop_civac>:
    40000fd8:	d50b7e20 	dc	civac, x0
    40000fdc:	8b020000 	add	x0, x0, x2
    40000fe0:	eb01001f 	cmp	x0, x1
    40000fe4:	54ffffa3 	b.cc	40000fd8 <loop_civac>  // b.lo, b.ul, b.last
    40000fe8:	d5033f9f 	dsb	sy

0000000040000fec <exit_loop_civac>:
    40000fec:	d65f03c0 	ret

0000000040000ff0 <get_cpu_ops_ptr>:
    40000ff0:	d5380002 	mrs	x2, midr_el1
    40000ff4:	d29ffe03 	mov	x3, #0xfff0                	// #65520
    40000ff8:	f2bfe003 	movk	x3, #0xff00, lsl #16
    40000ffc:	0a030042 	and	w2, w2, w3
    40001000:	100532c5 	adr	x5, 4000b658 <__CPU_OPS_END__>
    40001004:	d2800000 	mov	x0, #0x0                   	// #0
    40001008:	10052f84 	adr	x4, 4000b5f8 <__CPU_OPS_START__>
    4000100c:	eb05009f 	cmp	x4, x5
    40001010:	54000180 	b.eq	40001040 <search_def_ptr>  // b.none
    40001014:	f8460481 	ldr	x1, [x4], #96
    40001018:	0a030021 	and	w1, w1, w3
    4000101c:	6b02003f 	cmp	w1, w2
    40001020:	54ffff61 	b.ne	4000100c <get_cpu_ops_ptr+0x1c>  // b.any
    40001024:	d1018080 	sub	x0, x4, #0x60
    40001028:	f100001f 	cmp	x0, #0x0
    4000102c:	54000081 	b.ne	4000103c <get_cpu_ops_ptr+0x4c>  // b.any
    40001030:	500523e0 	adr	x0, 4000b4ae <cortex_a53_regs+0x36>
    40001034:	d28017c1 	mov	x1, #0xbe                  	// #190
    40001038:	17fffcd3 	b	40000384 <asm_assert>
    4000103c:	d65f03c0 	ret

0000000040001040 <search_def_ptr>:
    40001040:	d65f03c0 	ret

0000000040001044 <init_cpu_data_ptr>:
    40001044:	aa1e03ea 	mov	x10, x30
    40001048:	94000032 	bl	40001110 <plat_my_core_pos>
    4000104c:	97fffcc1 	bl	40000350 <_cpu_data_by_index>
    40001050:	d51ed040 	msr	tpidr_el3, x0
    40001054:	d65f0140 	ret	x10

0000000040001058 <init_cpu_ops>:
    40001058:	d53ed046 	mrs	x6, tpidr_el3
    4000105c:	f94008c0 	ldr	x0, [x6, #16]
    40001060:	b5000140 	cbnz	x0, 40001088 <init_cpu_ops+0x30>
    40001064:	aa1e03ea 	mov	x10, x30
    40001068:	97ffffe2 	bl	40000ff0 <get_cpu_ops_ptr>
    4000106c:	f100001f 	cmp	x0, #0x0
    40001070:	54000081 	b.ne	40001080 <init_cpu_ops+0x28>  // b.any
    40001074:	500521c0 	adr	x0, 4000b4ae <cortex_a53_regs+0x36>
    40001078:	d2800d01 	mov	x1, #0x68                  	// #104
    4000107c:	17fffcc2 	b	40000384 <asm_assert>
    40001080:	f8010cc0 	str	x0, [x6, #16]!
    40001084:	aa0a03fe 	mov	x30, x10
    40001088:	d65f03c0 	ret

000000004000108c <inv_dcache_range>:
    4000108c:	b40001a1 	cbz	x1, 400010c0 <exit_loop_ivac>
    40001090:	d53b0023 	mrs	x3, ctr_el0
    40001094:	d3504c63 	ubfx	x3, x3, #16, #4
    40001098:	d2800082 	mov	x2, #0x4                   	// #4
    4000109c:	9ac32042 	lsl	x2, x2, x3
    400010a0:	8b010001 	add	x1, x0, x1
    400010a4:	d1000443 	sub	x3, x2, #0x1
    400010a8:	8a230000 	bic	x0, x0, x3

00000000400010ac <loop_ivac>:
    400010ac:	d5087620 	dc	ivac, x0
    400010b0:	8b020000 	add	x0, x0, x2
    400010b4:	eb01001f 	cmp	x0, x1
    400010b8:	54ffffa3 	b.cc	400010ac <loop_ivac>  // b.lo, b.ul, b.last
    400010bc:	d5033f9f 	dsb	sy

00000000400010c0 <exit_loop_ivac>:
    400010c0:	d65f03c0 	ret

00000000400010c4 <plat_crash_console_flush>:
    400010c4:	d65f03c0 	ret

00000000400010c8 <plat_crash_console_init>:
    400010c8:	d2a0a000 	mov	x0, #0x5000000             	// #83886080
    400010cc:	d286c001 	mov	x1, #0x3600                	// #13824
    400010d0:	f2a02dc1 	movk	x1, #0x16e, lsl #16
    400010d4:	d2984002 	mov	x2, #0xc200                	// #49664
    400010d8:	f2a00022 	movk	x2, #0x1, lsl #16
    400010dc:	17fffd3e 	b	400005d4 <console_16550_core_init>

00000000400010e0 <plat_crash_console_putc>:
    400010e0:	d2a0a001 	mov	x1, #0x5000000             	// #83886080
    400010e4:	17fffd58 	b	40000644 <console_16550_core_putc>

00000000400010e8 <plat_disable_acp>:
    400010e8:	d65f03c0 	ret

00000000400010ec <plat_get_my_stack>:
    400010ec:	aa1e03ea 	mov	x10, x30
    400010f0:	94000008 	bl	40001110 <plat_my_core_pos>
    400010f4:	f0000042 	adrp	x2, 4000c000 <__RODATA_END__>
    400010f8:	91120042 	add	x2, x2, #0x480
    400010fc:	d2808001 	mov	x1, #0x400                 	// #1024
    40001100:	9b010800 	madd	x0, x0, x1, x2
    40001104:	d65f0140 	ret	x10

0000000040001108 <plat_handle_double_fault>:
    40001108:	1400006f 	b	400012c4 <report_unhandled_exception>

000000004000110c <plat_handle_el3_ea>:
    4000110c:	1400006e 	b	400012c4 <report_unhandled_exception>

0000000040001110 <plat_my_core_pos>:
    40001110:	d53800a0 	mrs	x0, mpidr_el1
    40001114:	92781c01 	and	x1, x0, #0xff00
    40001118:	92401c00 	and	x0, x0, #0xff
    4000111c:	8b411800 	add	x0, x0, x1, lsr #6
    40001120:	d65f03c0 	ret

0000000040001124 <plat_panic_handler>:
    40001124:	d503207f 	wfi
    40001128:	17ffffff 	b	40001124 <plat_panic_handler>

000000004000112c <plat_reset_handler>:
    4000112c:	d65f03c0 	ret

0000000040001130 <plat_set_my_stack>:
    40001130:	aa1e03e9 	mov	x9, x30
    40001134:	97ffffee 	bl	400010ec <plat_get_my_stack>
    40001138:	9100001f 	mov	sp, x0
    4000113c:	d65f0120 	ret	x9

0000000040001140 <platform_mem_init>:
    40001140:	d65f03c0 	ret

0000000040001144 <prepare_cpu_pwr_dwn>:
    40001144:	d2800022 	mov	x2, #0x1                   	// #1
    40001148:	eb02001f 	cmp	x0, x2
    4000114c:	9a808042 	csel	x2, x2, x0, hi  // hi = pmore
    40001150:	d53ed041 	mrs	x1, tpidr_el3
    40001154:	f9400820 	ldr	x0, [x1, #16]
    40001158:	f100001f 	cmp	x0, #0x0
    4000115c:	54000081 	b.ne	4000116c <prepare_cpu_pwr_dwn+0x28>  // b.any
    40001160:	50051a60 	adr	x0, 4000b4ae <cortex_a53_regs+0x36>
    40001164:	d2800941 	mov	x1, #0x4a                  	// #74
    40001168:	17fffc87 	b	40000384 <asm_assert>
    4000116c:	d2800601 	mov	x1, #0x30                  	// #48
    40001170:	8b020c21 	add	x1, x1, x2, lsl #3
    40001174:	f8616801 	ldr	x1, [x0, x1]
    40001178:	f100003f 	cmp	x1, #0x0
    4000117c:	54000081 	b.ne	4000118c <prepare_cpu_pwr_dwn+0x48>  // b.any
    40001180:	50051960 	adr	x0, 4000b4ae <cortex_a53_regs+0x36>
    40001184:	d2800a61 	mov	x1, #0x53                  	// #83
    40001188:	17fffc7f 	b	40000384 <asm_assert>
    4000118c:	d61f0020 	br	x1

0000000040001190 <prepare_el3_entry>:
    40001190:	a90007e0 	stp	x0, x1, [sp]
    40001194:	a9010fe2 	stp	x2, x3, [sp, #16]
    40001198:	a90217e4 	stp	x4, x5, [sp, #32]
    4000119c:	a9031fe6 	stp	x6, x7, [sp, #48]
    400011a0:	a90427e8 	stp	x8, x9, [sp, #64]
    400011a4:	a9052fea 	stp	x10, x11, [sp, #80]
    400011a8:	a90637ec 	stp	x12, x13, [sp, #96]
    400011ac:	a9073fee 	stp	x14, x15, [sp, #112]
    400011b0:	a90847f0 	stp	x16, x17, [sp, #128]
    400011b4:	a9094ff2 	stp	x18, x19, [sp, #144]
    400011b8:	a90a57f4 	stp	x20, x21, [sp, #160]
    400011bc:	a90b5ff6 	stp	x22, x23, [sp, #176]
    400011c0:	a90c67f8 	stp	x24, x25, [sp, #192]
    400011c4:	a90d6ffa 	stp	x26, x27, [sp, #208]
    400011c8:	a90e77fc 	stp	x28, x29, [sp, #224]
    400011cc:	d5384112 	mrs	x18, sp_el0
    400011d0:	f9007ff2 	str	x18, [sp, #248]
    400011d4:	d2a0100a 	mov	x10, #0x800000              	// #8388608
    400011d8:	f2c0008a 	movk	x10, #0x4, lsl #32
    400011dc:	d53e1329 	mrs	x9, mdcr_el3
    400011e0:	ea0a013f 	tst	x9, x10
    400011e4:	54000121 	b.ne	40001208 <prepare_el3_entry+0x78>  // b.any
    400011e8:	d53b9c09 	mrs	x9, pmcr_el0
    400011ec:	d53e110a 	mrs	x10, scr_el3
    400011f0:	f240015f 	tst	x10, #0x1
    400011f4:	54000040 	b.eq	400011fc <prepare_el3_entry+0x6c>  // b.none
    400011f8:	f90097e9 	str	x9, [sp, #296]
    400011fc:	b27b0129 	orr	x9, x9, #0x20
    40001200:	d51b9c09 	msr	pmcr_el0, x9
    40001204:	d5033fdf 	isb
    40001208:	d65f03c0 	ret

000000004000120c <print_alignment>:
    4000120c:	7004f9a4 	adr	x4, 4000b143 <prefix>
    40001210:	8b000084 	add	x4, x4, x0
    40001214:	17fffc82 	b	4000041c <asm_print_str>

0000000040001218 <print_errata_status>:
    40001218:	d53ed040 	mrs	x0, tpidr_el3
    4000121c:	f100001f 	cmp	x0, #0x0
    40001220:	54000081 	b.ne	40001230 <print_errata_status+0x18>  // b.any
    40001224:	50051440 	adr	x0, 4000b4ae <cortex_a53_regs+0x36>
    40001228:	d28027e1 	mov	x1, #0x13f                 	// #319
    4000122c:	17fffc56 	b	40000384 <asm_assert>
    40001230:	f9400801 	ldr	x1, [x0, #16]
    40001234:	f100003f 	cmp	x1, #0x0
    40001238:	54000081 	b.ne	40001248 <print_errata_status+0x30>  // b.any
    4000123c:	50051380 	adr	x0, 4000b4ae <cortex_a53_regs+0x36>
    40001240:	d2802881 	mov	x1, #0x144                 	// #324
    40001244:	17fffc50 	b	40000384 <asm_assert>
    40001248:	f9402020 	ldr	x0, [x1, #64]
    4000124c:	b4000120 	cbz	x0, 40001270 <print_errata_status+0x58>
    40001250:	a9bf7bf3 	stp	x19, x30, [sp, #-16]!
    40001254:	aa0003f3 	mov	x19, x0
    40001258:	f9402420 	ldr	x0, [x1, #72]
    4000125c:	f9402821 	ldr	x1, [x1, #80]
    40001260:	94000518 	bl	400026c0 <errata_needs_reporting>
    40001264:	aa1303e1 	mov	x1, x19
    40001268:	a8c17bf3 	ldp	x19, x30, [sp], #16
    4000126c:	b5000040 	cbnz	x0, 40001274 <print_errata_status+0x5c>
    40001270:	d65f03c0 	ret
    40001274:	d61f0020 	br	x1

0000000040001278 <psci_do_pwrdown_cache_maintenance>:
    40001278:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000127c:	a9bf53f3 	stp	x19, x20, [sp, #-16]!
    40001280:	97ffffb1 	bl	40001144 <prepare_cpu_pwr_dwn>
    40001284:	97ffff9a 	bl	400010ec <plat_get_my_stack>
    40001288:	aa0003f3 	mov	x19, x0
    4000128c:	910003e1 	mov	x1, sp
    40001290:	cb010001 	sub	x1, x0, x1
    40001294:	910003e0 	mov	x0, sp
    40001298:	97ffff48 	bl	40000fb8 <flush_dcache_range>
    4000129c:	d1100260 	sub	x0, x19, #0x400
    400012a0:	cb2063e1 	sub	x1, sp, x0
    400012a4:	97ffff7a 	bl	4000108c <inv_dcache_range>
    400012a8:	a8c153f3 	ldp	x19, x20, [sp], #16
    400012ac:	a8c17bfd 	ldp	x29, x30, [sp], #16
    400012b0:	d65f03c0 	ret

00000000400012b4 <psci_power_down_wfi>:
    400012b4:	d5033f9f 	dsb	sy
    400012b8:	d503207f 	wfi
    400012bc:	97ffff9a 	bl	40001124 <plat_panic_handler>
    400012c0:	d503201f 	nop

00000000400012c4 <report_unhandled_exception>:
    400012c4:	9100001f 	mov	sp, x0
    400012c8:	d53ed040 	mrs	x0, tpidr_el3
    400012cc:	9100a000 	add	x0, x0, #0x28
    400012d0:	d51ed040 	msr	tpidr_el3, x0
    400012d4:	f9000401 	str	x1, [x0, #8]
    400012d8:	910003e1 	mov	x1, sp
    400012dc:	f9000001 	str	x1, [x0]
    400012e0:	300505c0 	adr	x0, 4000b399 <excpt_msg>
    400012e4:	9100001f 	mov	sp, x0
    400012e8:	17fffe67 	b	40000c84 <do_crash_reporting>

00000000400012ec <report_unhandled_interrupt>:
    400012ec:	9100001f 	mov	sp, x0
    400012f0:	d53ed040 	mrs	x0, tpidr_el3
    400012f4:	9100a000 	add	x0, x0, #0x28
    400012f8:	d51ed040 	msr	tpidr_el3, x0
    400012fc:	f9000401 	str	x1, [x0, #8]
    40001300:	910003e1 	mov	x1, sp
    40001304:	f9000001 	str	x1, [x0]
    40001308:	30050580 	adr	x0, 4000b3b9 <intr_excpt_msg>
    4000130c:	9100001f 	mov	sp, x0
    40001310:	17fffe5d 	b	40000c84 <do_crash_reporting>

0000000040001314 <reset_handler>:
    40001314:	aa1e03f3 	mov	x19, x30
    40001318:	97ffff85 	bl	4000112c <plat_reset_handler>
    4000131c:	97ffff35 	bl	40000ff0 <get_cpu_ops_ptr>
    40001320:	f100001f 	cmp	x0, #0x0
    40001324:	54000081 	b.ne	40001334 <reset_handler+0x20>  // b.any
    40001328:	50050c20 	adr	x0, 4000b4ae <cortex_a53_regs+0x36>
    4000132c:	d2800461 	mov	x1, #0x23                  	// #35
    40001330:	17fffc15 	b	40000384 <asm_assert>
    40001334:	f9400402 	ldr	x2, [x0, #8]
    40001338:	aa1303fe 	mov	x30, x19
    4000133c:	b4000042 	cbz	x2, 40001344 <reset_handler+0x30>
    40001340:	d61f0040 	br	x2
    40001344:	d65f03c0 	ret

0000000040001348 <restore_gp_pmcr_pauth_regs>:
    40001348:	d53e1100 	mrs	x0, scr_el3
    4000134c:	f240001f 	tst	x0, #0x1
    40001350:	54000100 	b.eq	40001370 <restore_gp_pmcr_pauth_regs+0x28>  // b.none
    40001354:	d2a01001 	mov	x1, #0x800000              	// #8388608
    40001358:	f2c00081 	movk	x1, #0x4, lsl #32
    4000135c:	d53e1320 	mrs	x0, mdcr_el3
    40001360:	ea01001f 	tst	x0, x1
    40001364:	54000061 	b.ne	40001370 <restore_gp_pmcr_pauth_regs+0x28>  // b.any
    40001368:	f94097e0 	ldr	x0, [sp, #296]
    4000136c:	d51b9c00 	msr	pmcr_el0, x0
    40001370:	a94007e0 	ldp	x0, x1, [sp]
    40001374:	a9410fe2 	ldp	x2, x3, [sp, #16]
    40001378:	a94217e4 	ldp	x4, x5, [sp, #32]
    4000137c:	a9431fe6 	ldp	x6, x7, [sp, #48]
    40001380:	a94427e8 	ldp	x8, x9, [sp, #64]
    40001384:	a9452fea 	ldp	x10, x11, [sp, #80]
    40001388:	a94637ec 	ldp	x12, x13, [sp, #96]
    4000138c:	a9473fee 	ldp	x14, x15, [sp, #112]
    40001390:	a94847f0 	ldp	x16, x17, [sp, #128]
    40001394:	a9494ff2 	ldp	x18, x19, [sp, #144]
    40001398:	a94a57f4 	ldp	x20, x21, [sp, #160]
    4000139c:	a94b5ff6 	ldp	x22, x23, [sp, #176]
    400013a0:	a94c67f8 	ldp	x24, x25, [sp, #192]
    400013a4:	a94d6ffa 	ldp	x26, x27, [sp, #208]
    400013a8:	f9407ffc 	ldr	x28, [sp, #248]
    400013ac:	d518411c 	msr	sp_el0, x28
    400013b0:	a94e77fc 	ldp	x28, x29, [sp, #224]
    400013b4:	d65f03c0 	ret

00000000400013b8 <save_and_update_ptw_el1_sys_regs>:
    400013b8:	d538101d 	mrs	x29, sctlr_el1
    400013bc:	f900b3fd 	str	x29, [sp, #352]
    400013c0:	d538205d 	mrs	x29, tcr_el1
    400013c4:	f900b7fd 	str	x29, [sp, #360]
    400013c8:	b27903bd 	orr	x29, x29, #0x80
    400013cc:	b26903bd 	orr	x29, x29, #0x800000
    400013d0:	d518205d 	msr	tcr_el1, x29
    400013d4:	d5033fdf 	isb
    400013d8:	d538101d 	mrs	x29, sctlr_el1
    400013dc:	b24003bd 	orr	x29, x29, #0x1
    400013e0:	d518101d 	msr	sctlr_el1, x29
    400013e4:	d5033fdf 	isb
    400013e8:	d65f03c0 	ret

00000000400013ec <size_controlled_print>:
    400013ec:	910003df 	mov	sp, x30
    400013f0:	d53ed047 	mrs	x7, tpidr_el3

00000000400013f4 <test_size_list>:
    400013f4:	d53ed045 	mrs	x5, tpidr_el3
    400013f8:	910100a5 	add	x5, x5, #0x40
    400013fc:	eb0500ff 	cmp	x7, x5
    40001400:	54000180 	b.eq	40001430 <exit_size_print>  // b.none
    40001404:	394000c4 	ldrb	w4, [x6]
    40001408:	34000144 	cbz	w4, 40001430 <exit_size_print>
    4000140c:	aa0603e4 	mov	x4, x6
    40001410:	97fffc03 	bl	4000041c <asm_print_str>
    40001414:	cb060080 	sub	x0, x4, x6
    40001418:	aa0403e6 	mov	x6, x4
    4000141c:	97ffff7c 	bl	4000120c <print_alignment>
    40001420:	f84084e4 	ldr	x4, [x7], #8
    40001424:	97fffbf0 	bl	400003e4 <asm_print_hex>
    40001428:	97fffbfb 	bl	40000414 <asm_print_newline>
    4000142c:	17fffff2 	b	400013f4 <test_size_list>

0000000040001430 <exit_size_print>:
    40001430:	910003fe 	mov	x30, sp
    40001434:	d65f03c0 	ret

0000000040001438 <smc_handler>:
    40001438:	37f003c0 	tbnz	w0, #30, 400014b0 <smc_prohibited>

000000004000143c <smc_handler64>:
    4000143c:	97ffff55 	bl	40001190 <prepare_el3_entry>
    40001440:	aa1f03e5 	mov	x5, xzr
    40001444:	910003e6 	mov	x6, sp
    40001448:	f94088cc 	ldr	x12, [x6, #272]
    4000144c:	d50040bf 	msr	spsel, #0x0
    40001450:	d53e4010 	mrs	x16, spsr_el3
    40001454:	d53e4031 	mrs	x17, elr_el3
    40001458:	d53e1112 	mrs	x18, scr_el3
    4000145c:	a911c4d0 	stp	x16, x17, [x6, #280]
    40001460:	f90080d2 	str	x18, [x6, #256]
    40001464:	aa1f03e7 	mov	x7, xzr
    40001468:	b3400247 	bfxil	x7, x18, #0, #1
    4000146c:	9100019f 	mov	sp, x12
    40001470:	d3587410 	ubfx	x16, x0, #24, #6
    40001474:	d35f7c0f 	ubfx	x15, x0, #31, #1
    40001478:	aa0f1a10 	orr	x16, x16, x15, lsl #6
    4000147c:	9000006e 	adrp	x14, 4000d000 <__STACKS_START__+0xf80>
    40001480:	913b51ce 	add	x14, x14, #0xed4
    40001484:	387069cf 	ldrb	w15, [x14, x16]
    40001488:	373800ef 	tbnz	w15, #7, 400014a4 <smc_unknown>
    4000148c:	10050a2b 	adr	x11, 4000b5d0 <__RT_SVC_DESCS_START__+0x18>
    40001490:	531b69ea 	lsl	w10, w15, #5
    40001494:	f86a496f 	ldr	x15, [x11, w10, uxtw]
    40001498:	b400022f 	cbz	x15, 400014dc <rt_svc_fw_critical_error>
    4000149c:	d63f01e0 	blr	x15
    400014a0:	17fffdcf 	b	40000bdc <el3_exit>

00000000400014a4 <smc_unknown>:
    400014a4:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
    400014a8:	f90000c0 	str	x0, [x6]
    400014ac:	17fffdcc 	b	40000bdc <el3_exit>

00000000400014b0 <smc_prohibited>:
    400014b0:	d5033fdf 	isb
    400014b4:	a95677fc 	ldp	x28, x29, [sp, #352]
    400014b8:	d518101c 	msr	sctlr_el1, x28
    400014bc:	d5033fdf 	isb
    400014c0:	d518205d 	msr	tcr_el1, x29
    400014c4:	a94e77fc 	ldp	x28, x29, [sp, #224]
    400014c8:	f9407bfe 	ldr	x30, [sp, #240]
    400014cc:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
    400014d0:	d69f03e0 	eret
    400014d4:	d503379f 	dsb	nsh
    400014d8:	d5033fdf 	isb

00000000400014dc <rt_svc_fw_critical_error>:
    400014dc:	d50041bf 	msr	spsel, #0x1
    400014e0:	97ffff79 	bl	400012c4 <report_unhandled_exception>
    400014e4:	d503201f 	nop

00000000400014e8 <spin_lock>:
    400014e8:	52800022 	mov	w2, #0x1                   	// #1
    400014ec:	d50320bf 	sevl

00000000400014f0 <l1>:
    400014f0:	d503205f 	wfe

00000000400014f4 <l2>:
    400014f4:	885ffc01 	ldaxr	w1, [x0]
    400014f8:	35ffffc1 	cbnz	w1, 400014f0 <l1>
    400014fc:	88017c02 	stxr	w1, w2, [x0]
    40001500:	35ffffa1 	cbnz	w1, 400014f4 <l2>
    40001504:	d65f03c0 	ret

0000000040001508 <spin_unlock>:
    40001508:	889ffc1f 	stlr	wzr, [x0]
    4000150c:	d65f03c0 	ret

0000000040001510 <str_in_crash_buf_print>:
    40001510:	d53ed040 	mrs	x0, tpidr_el3
    40001514:	a9002408 	stp	x8, x9, [x0]
    40001518:	a9012c0a 	stp	x10, x11, [x0, #16]
    4000151c:	a902340c 	stp	x12, x13, [x0, #32]
    40001520:	a9033c0e 	stp	x14, x15, [x0, #48]
    40001524:	17ffffb2 	b	400013ec <size_controlled_print>

0000000040001528 <zeromem>:
    40001528:	8b010002 	add	x2, x0, x1
    4000152c:	1400003b 	b	40001618 <zero_normalmem+0xe8>

0000000040001530 <zero_normalmem>:
    40001530:	d53e1004 	mrs	x4, sctlr_el3
    40001534:	f240009f 	tst	x4, #0x1
    40001538:	54000081 	b.ne	40001548 <zero_normalmem+0x18>  // b.any
    4000153c:	3004fec0 	adr	x0, 4000b515 <panic_msg+0x11>
    40001540:	d28015c1 	mov	x1, #0xae                  	// #174
    40001544:	17fffb90 	b	40000384 <asm_assert>
    40001548:	8b010002 	add	x2, x0, x1
    4000154c:	d53b00e3 	mrs	x3, dczid_el0
    40001550:	d3400c63 	ubfx	x3, x3, #0, #4
    40001554:	d2800085 	mov	x5, #0x4                   	// #4
    40001558:	9ac320a3 	lsl	x3, x5, x3
    4000155c:	f100407f 	cmp	x3, #0x10
    40001560:	54000082 	b.cs	40001570 <zero_normalmem+0x40>  // b.hs, b.nlast
    40001564:	3004fd80 	adr	x0, 4000b515 <panic_msg+0x11>
    40001568:	d2801901 	mov	x1, #0xc8                  	// #200
    4000156c:	17fffb86 	b	40000384 <asm_assert>
    40001570:	eb03003f 	cmp	x1, x3
    40001574:	54000523 	b.cc	40001618 <zero_normalmem+0xe8>  // b.lo, b.ul, b.last
    40001578:	d1000461 	sub	x1, x3, #0x1
    4000157c:	ea01001f 	tst	x0, x1
    40001580:	54000260 	b.eq	400015cc <zero_normalmem+0x9c>  // b.none
    40001584:	aa010004 	orr	x4, x0, x1
    40001588:	91000484 	add	x4, x4, #0x1
    4000158c:	b4000464 	cbz	x4, 40001618 <zero_normalmem+0xe8>
    40001590:	eb02009f 	cmp	x4, x2
    40001594:	54000428 	b.hi	40001618 <zero_normalmem+0xe8>  // b.pmore
    40001598:	f2400c1f 	tst	x0, #0xf
    4000159c:	540000e0 	b.eq	400015b8 <zero_normalmem+0x88>  // b.none
    400015a0:	b2400c05 	orr	x5, x0, #0xf
    400015a4:	910004a5 	add	x5, x5, #0x1
    400015a8:	b4000385 	cbz	x5, 40001618 <zero_normalmem+0xe8>
    400015ac:	3800141f 	strb	wzr, [x0], #1
    400015b0:	eb05001f 	cmp	x0, x5
    400015b4:	54ffffc1 	b.ne	400015ac <zero_normalmem+0x7c>  // b.any
    400015b8:	eb04001f 	cmp	x0, x4
    400015bc:	54000082 	b.cs	400015cc <zero_normalmem+0x9c>  // b.hs, b.nlast
    400015c0:	a8817c1f 	stp	xzr, xzr, [x0], #16
    400015c4:	eb04001f 	cmp	x0, x4
    400015c8:	54ffffc3 	b.cc	400015c0 <zero_normalmem+0x90>  // b.lo, b.ul, b.last
    400015cc:	8a210044 	bic	x4, x2, x1
    400015d0:	eb04001f 	cmp	x0, x4
    400015d4:	540000a2 	b.cs	400015e8 <zero_normalmem+0xb8>  // b.hs, b.nlast
    400015d8:	d50b7420 	dc	zva, x0
    400015dc:	8b030000 	add	x0, x0, x3
    400015e0:	eb04001f 	cmp	x0, x4
    400015e4:	54ffffa3 	b.cc	400015d8 <zero_normalmem+0xa8>  // b.lo, b.ul, b.last
    400015e8:	927cec44 	and	x4, x2, #0xfffffffffffffff0
    400015ec:	eb04001f 	cmp	x0, x4
    400015f0:	54000082 	b.cs	40001600 <zero_normalmem+0xd0>  // b.hs, b.nlast
    400015f4:	a8817c1f 	stp	xzr, xzr, [x0], #16
    400015f8:	eb04001f 	cmp	x0, x4
    400015fc:	54ffffc3 	b.cc	400015f4 <zero_normalmem+0xc4>  // b.lo, b.ul, b.last
    40001600:	eb02001f 	cmp	x0, x2
    40001604:	54000080 	b.eq	40001614 <zero_normalmem+0xe4>  // b.none
    40001608:	3800141f 	strb	wzr, [x0], #1
    4000160c:	eb02001f 	cmp	x0, x2
    40001610:	54ffffc1 	b.ne	40001608 <zero_normalmem+0xd8>  // b.any
    40001614:	d65f03c0 	ret
    40001618:	f2400c1f 	tst	x0, #0xf
    4000161c:	54fffe60 	b.eq	400015e8 <zero_normalmem+0xb8>  // b.none
    40001620:	b2400c04 	orr	x4, x0, #0xf
    40001624:	91000484 	add	x4, x4, #0x1
    40001628:	b4fffec4 	cbz	x4, 40001600 <zero_normalmem+0xd0>
    4000162c:	eb02009f 	cmp	x4, x2
    40001630:	54fffe82 	b.cs	40001600 <zero_normalmem+0xd0>  // b.hs, b.nlast
    40001634:	3800141f 	strb	wzr, [x0], #1
    40001638:	eb04001f 	cmp	x0, x4
    4000163c:	54ffffc1 	b.ne	40001634 <zero_normalmem+0x104>  // b.any
    40001640:	17ffffea 	b	400015e8 <zero_normalmem+0xb8>

0000000040001644 <axp_check_id>:
    40001644:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40001648:	52800060 	mov	w0, #0x3                   	// #3
    4000164c:	910003fd 	mov	x29, sp
    40001650:	f9000bf3 	str	x19, [sp, #16]
    40001654:	9400002c 	bl	40001704 <axp_read>
    40001658:	2a0003f3 	mov	w19, w0
    4000165c:	37f80160 	tbnz	w0, #31, 40001688 <axp_check_id+0x44>
    40001660:	528019e0 	mov	w0, #0xcf                  	// #207
    40001664:	0a000273 	and	w19, w19, w0
    40001668:	b0000040 	adrp	x0, 4000a000 <__TEXT_END__>
    4000166c:	39592400 	ldrb	w0, [x0, #1609]
    40001670:	6b13001f 	cmp	w0, w19
    40001674:	54000120 	b.eq	40001698 <axp_check_id+0x54>  // b.none
    40001678:	b0000040 	adrp	x0, 4000a000 <__TEXT_END__>
    4000167c:	2a1303e1 	mov	w1, w19
    40001680:	91192800 	add	x0, x0, #0x64a
    40001684:	94001a5c 	bl	40007ff4 <tf_log>
    40001688:	2a1303e0 	mov	w0, w19
    4000168c:	f9400bf3 	ldr	x19, [sp, #16]
    40001690:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40001694:	d65f03c0 	ret
    40001698:	52800013 	mov	w19, #0x0                   	// #0
    4000169c:	17fffffb 	b	40001688 <axp_check_id+0x44>

00000000400016a0 <axp_clrsetbits>:
    400016a0:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    400016a4:	910003fd 	mov	x29, sp
    400016a8:	a90153f3 	stp	x19, x20, [sp, #16]
    400016ac:	12001c14 	and	w20, w0, #0xff
    400016b0:	12001c33 	and	w19, w1, #0xff
    400016b4:	2a1403e0 	mov	w0, w20
    400016b8:	f90013f5 	str	x21, [sp, #32]
    400016bc:	12001c55 	and	w21, w2, #0xff
    400016c0:	94000011 	bl	40001704 <axp_read>
    400016c4:	37f80100 	tbnz	w0, #31, 400016e4 <axp_clrsetbits+0x44>
    400016c8:	0a330003 	bic	w3, w0, w19
    400016cc:	2a1403e0 	mov	w0, w20
    400016d0:	2a150061 	orr	w1, w3, w21
    400016d4:	a94153f3 	ldp	x19, x20, [sp, #16]
    400016d8:	f94013f5 	ldr	x21, [sp, #32]
    400016dc:	a8c37bfd 	ldp	x29, x30, [sp], #48
    400016e0:	140000ed 	b	40001a94 <axp_write>
    400016e4:	a94153f3 	ldp	x19, x20, [sp, #16]
    400016e8:	f94013f5 	ldr	x21, [sp, #32]
    400016ec:	a8c37bfd 	ldp	x29, x30, [sp], #48
    400016f0:	d65f03c0 	ret

00000000400016f4 <axp_power_off>:
    400016f4:	12800fe2 	mov	w2, #0xffffff80            	// #-128
    400016f8:	52800001 	mov	w1, #0x0                   	// #0
    400016fc:	52800640 	mov	w0, #0x32                  	// #50
    40001700:	17ffffe8 	b	400016a0 <axp_clrsetbits>

0000000040001704 <axp_read>:
    40001704:	2a0003e1 	mov	w1, w0
    40001708:	52800740 	mov	w0, #0x3a                  	// #58
    4000170c:	140016f2 	b	400072d4 <rsb_read>

0000000040001710 <axp_setup_regulators>:
    40001710:	b4001c00 	cbz	x0, 40001a90 <axp_setup_regulators+0x380>
    40001714:	a9ba7bfd 	stp	x29, x30, [sp, #-96]!
    40001718:	b0000041 	adrp	x1, 4000a000 <__TEXT_END__>
    4000171c:	910003fd 	mov	x29, sp
    40001720:	f9400822 	ldr	x2, [x1, #16]
    40001724:	12800001 	mov	w1, #0xffffffff            	// #-1
    40001728:	a90153f3 	stp	x19, x20, [sp, #16]
    4000172c:	aa0003f3 	mov	x19, x0
    40001730:	a9025bf5 	stp	x21, x22, [sp, #32]
    40001734:	a90363f7 	stp	x23, x24, [sp, #48]
    40001738:	f90023f9 	str	x25, [sp, #64]
    4000173c:	94000877 	bl	40003918 <fdt_node_offset_by_compatible>
    40001740:	2a0003f4 	mov	w20, w0
    40001744:	36f80140 	tbz	w0, #31, 4000176c <axp_setup_regulators+0x5c>
    40001748:	b0000040 	adrp	x0, 4000a000 <__TEXT_END__>
    4000174c:	9119a800 	add	x0, x0, #0x66a
    40001750:	94001a29 	bl	40007ff4 <tf_log>
    40001754:	a94153f3 	ldp	x19, x20, [sp, #16]
    40001758:	a9425bf5 	ldp	x21, x22, [sp, #32]
    4000175c:	a94363f7 	ldp	x23, x24, [sp, #48]
    40001760:	f94023f9 	ldr	x25, [sp, #64]
    40001764:	a8c67bfd 	ldp	x29, x30, [sp], #96
    40001768:	d65f03c0 	ret
    4000176c:	2a0003e1 	mov	w1, w0
    40001770:	b0000042 	adrp	x2, 4000a000 <__TEXT_END__>
    40001774:	aa1303e0 	mov	x0, x19
    40001778:	911a4842 	add	x2, x2, #0x692
    4000177c:	d2800003 	mov	x3, #0x0                   	// #0
    40001780:	9400074b 	bl	400034ac <fdt_getprop>
    40001784:	b40003c0 	cbz	x0, 400017fc <axp_setup_regulators+0xec>
    40001788:	12800001 	mov	w1, #0xffffffff            	// #-1
    4000178c:	aa1303e0 	mov	x0, x19
    40001790:	b0000042 	adrp	x2, 4000a000 <__TEXT_END__>
    40001794:	911aa442 	add	x2, x2, #0x6a9
    40001798:	94000860 	bl	40003918 <fdt_node_offset_by_compatible>
    4000179c:	2a0003e1 	mov	w1, w0
    400017a0:	37f802e0 	tbnz	w0, #31, 400017fc <axp_setup_regulators+0xec>
    400017a4:	b0000042 	adrp	x2, 4000a000 <__TEXT_END__>
    400017a8:	910173e3 	add	x3, sp, #0x5c
    400017ac:	911b0842 	add	x2, x2, #0x6c2
    400017b0:	aa1303e0 	mov	x0, x19
    400017b4:	9400073e 	bl	400034ac <fdt_getprop>
    400017b8:	b4000220 	cbz	x0, 400017fc <axp_setup_regulators+0xec>
    400017bc:	b9805fe2 	ldrsw	x2, [sp, #92]
    400017c0:	b0000041 	adrp	x1, 4000a000 <__TEXT_END__>
    400017c4:	911b2821 	add	x1, x1, #0x6ca
    400017c8:	94001819 	bl	4000782c <strncmp>
    400017cc:	35000180 	cbnz	w0, 400017fc <axp_setup_regulators+0xec>
    400017d0:	52800002 	mov	w2, #0x0                   	// #0
    400017d4:	52800201 	mov	w1, #0x10                  	// #16
    400017d8:	12800e00 	mov	w0, #0xffffff8f            	// #-113
    400017dc:	97ffffb1 	bl	400016a0 <axp_clrsetbits>
    400017e0:	52800082 	mov	w2, #0x4                   	// #4
    400017e4:	52800001 	mov	w1, #0x0                   	// #0
    400017e8:	52800600 	mov	w0, #0x30                  	// #48
    400017ec:	97ffffad 	bl	400016a0 <axp_clrsetbits>
    400017f0:	b0000040 	adrp	x0, 4000a000 <__TEXT_END__>
    400017f4:	911b3c00 	add	x0, x0, #0x6cf
    400017f8:	940019ff 	bl	40007ff4 <tf_log>
    400017fc:	2a1403e1 	mov	w1, w20
    40001800:	aa1303e0 	mov	x0, x19
    40001804:	b0000042 	adrp	x2, 4000a000 <__TEXT_END__>
    40001808:	911ba842 	add	x2, x2, #0x6ea
    4000180c:	94000ab5 	bl	400042e0 <fdt_subnode_offset>
    40001810:	2a0003e1 	mov	w1, w0
    40001814:	36f80080 	tbz	w0, #31, 40001824 <axp_setup_regulators+0x114>
    40001818:	b0000040 	adrp	x0, 4000a000 <__TEXT_END__>
    4000181c:	911bd400 	add	x0, x0, #0x6f5
    40001820:	17ffffcc 	b	40001750 <axp_setup_regulators+0x40>
    40001824:	aa1303e0 	mov	x0, x19
    40001828:	b0000057 	adrp	x23, 4000a000 <__TEXT_END__>
    4000182c:	b0000058 	adrp	x24, 4000a000 <__TEXT_END__>
    40001830:	94000611 	bl	40003074 <fdt_first_subnode>
    40001834:	911c8ef7 	add	x23, x23, #0x723
    40001838:	2a0003f4 	mov	w20, w0
    4000183c:	911ccb18 	add	x24, x24, #0x732
    40001840:	52800019 	mov	w25, #0x0                   	// #0
    40001844:	36f801d4 	tbz	w20, #31, 4000187c <axp_setup_regulators+0x16c>
    40001848:	34fff879 	cbz	w25, 40001754 <axp_setup_regulators+0x44>
    4000184c:	b0000040 	adrp	x0, 4000a000 <__TEXT_END__>
    40001850:	911e7800 	add	x0, x0, #0x79e
    40001854:	940019e8 	bl	40007ff4 <tf_log>
    40001858:	b0000040 	adrp	x0, 4000a000 <__TEXT_END__>
    4000185c:	39592400 	ldrb	w0, [x0, #1609]
    40001860:	7101041f 	cmp	w0, #0x41
    40001864:	540010a1 	b.ne	40001a78 <axp_setup_regulators+0x368>  // b.any
    40001868:	12800fe2 	mov	w2, #0xffffff80            	// #-128
    4000186c:	52800001 	mov	w1, #0x0                   	// #0
    40001870:	52800240 	mov	w0, #0x12                  	// #18
    40001874:	97ffff8b 	bl	400016a0 <axp_clrsetbits>
    40001878:	17ffffb7 	b	40001754 <axp_setup_regulators+0x44>
    4000187c:	aa1703e2 	mov	x2, x23
    40001880:	2a1403e1 	mov	w1, w20
    40001884:	aa1303e0 	mov	x0, x19
    40001888:	d2800003 	mov	x3, #0x0                   	// #0
    4000188c:	94000708 	bl	400034ac <fdt_getprop>
    40001890:	b5000a40 	cbnz	x0, 400019d8 <axp_setup_regulators+0x2c8>
    40001894:	b0000042 	adrp	x2, 4000a000 <__TEXT_END__>
    40001898:	2a1403e1 	mov	w1, w20
    4000189c:	911ca842 	add	x2, x2, #0x72a
    400018a0:	aa1303e0 	mov	x0, x19
    400018a4:	d2800003 	mov	x3, #0x0                   	// #0
    400018a8:	94000701 	bl	400034ac <fdt_getprop>
    400018ac:	b5000100 	cbnz	x0, 400018cc <axp_setup_regulators+0x1bc>
    400018b0:	b0000042 	adrp	x2, 4000a000 <__TEXT_END__>
    400018b4:	2a1403e1 	mov	w1, w20
    400018b8:	911cf442 	add	x2, x2, #0x73d
    400018bc:	aa1303e0 	mov	x0, x19
    400018c0:	d2800003 	mov	x3, #0x0                   	// #0
    400018c4:	940006fa 	bl	400034ac <fdt_getprop>
    400018c8:	b40008e0 	cbz	x0, 400019e4 <axp_setup_regulators+0x2d4>
    400018cc:	910173e2 	add	x2, sp, #0x5c
    400018d0:	2a1403e1 	mov	w1, w20
    400018d4:	aa1303e0 	mov	x0, x19
    400018d8:	9400060d 	bl	4000310c <fdt_get_name>
    400018dc:	b9805fe2 	ldrsw	x2, [sp, #92]
    400018e0:	b0000041 	adrp	x1, 4000a000 <__TEXT_END__>
    400018e4:	aa0003f6 	mov	x22, x0
    400018e8:	911cdc21 	add	x1, x1, #0x737
    400018ec:	940017d0 	bl	4000782c <strncmp>
    400018f0:	34000840 	cbz	w0, 400019f8 <axp_setup_regulators+0x2e8>
    400018f4:	b9805fe2 	ldrsw	x2, [sp, #92]
    400018f8:	b0000041 	adrp	x1, 4000a000 <__TEXT_END__>
    400018fc:	aa1603e0 	mov	x0, x22
    40001900:	911ce821 	add	x1, x1, #0x73a
    40001904:	940017ca 	bl	4000782c <strncmp>
    40001908:	34000780 	cbz	w0, 400019f8 <axp_setup_regulators+0x2e8>
    4000190c:	b0000055 	adrp	x21, 4000a000 <__TEXT_END__>
    40001910:	910062b5 	add	x21, x21, #0x18
    40001914:	f94002a1 	ldr	x1, [x21]
    40001918:	b4000661 	cbz	x1, 400019e4 <axp_setup_regulators+0x2d4>
    4000191c:	b9805fe2 	ldrsw	x2, [sp, #92]
    40001920:	aa1603e0 	mov	x0, x22
    40001924:	940017c2 	bl	4000782c <strncmp>
    40001928:	35000a40 	cbnz	w0, 40001a70 <axp_setup_regulators+0x360>
    4000192c:	b0000042 	adrp	x2, 4000a000 <__TEXT_END__>
    40001930:	2a1403e1 	mov	w1, w20
    40001934:	911d4442 	add	x2, x2, #0x751
    40001938:	aa1303e0 	mov	x0, x19
    4000193c:	d2800003 	mov	x3, #0x0                   	// #0
    40001940:	940006db 	bl	400034ac <fdt_getprop>
    40001944:	b50005e0 	cbnz	x0, 40001a00 <axp_setup_regulators+0x2f0>
    40001948:	128002b6 	mov	w22, #0xffffffea            	// #-22
    4000194c:	794012a1 	ldrh	w1, [x21, #8]
    40001950:	6b16003f 	cmp	w1, w22
    40001954:	5400048c 	b.gt	400019e4 <axp_setup_regulators+0x2d4>
    40001958:	794016a0 	ldrh	w0, [x21, #10]
    4000195c:	6b16001f 	cmp	w0, w22
    40001960:	5400042b 	b.lt	400019e4 <axp_setup_regulators+0x2d4>  // b.tstop
    40001964:	79401aa2 	ldrh	w2, [x21, #12]
    40001968:	1ac20821 	udiv	w1, w1, w2
    4000196c:	1ac20ec0 	sdiv	w0, w22, w2
    40001970:	39403aa2 	ldrb	w2, [x21, #14]
    40001974:	4b010000 	sub	w0, w0, w1
    40001978:	12001c01 	and	w1, w0, #0xff
    4000197c:	6b20005f 	cmp	w2, w0, uxtb
    40001980:	540000c2 	b.cs	40001998 <axp_setup_regulators+0x288>  // b.hs, b.nlast
    40001984:	4b020021 	sub	w1, w1, w2
    40001988:	52800040 	mov	w0, #0x2                   	// #2
    4000198c:	1ac00c21 	sdiv	w1, w1, w0
    40001990:	0b210041 	add	w1, w2, w1, uxtb
    40001994:	12001c21 	and	w1, w1, #0xff
    40001998:	39403ea0 	ldrb	w0, [x21, #15]
    4000199c:	9400003e 	bl	40001a94 <axp_write>
    400019a0:	394046a0 	ldrb	w0, [x21, #17]
    400019a4:	d2800022 	mov	x2, #0x1                   	// #1
    400019a8:	52800001 	mov	w1, #0x0                   	// #0
    400019ac:	9ac02042 	lsl	x2, x2, x0
    400019b0:	394042a0 	ldrb	w0, [x21, #16]
    400019b4:	97ffff3b 	bl	400016a0 <axp_clrsetbits>
    400019b8:	52807d03 	mov	w3, #0x3e8                 	// #1000
    400019bc:	b0000040 	adrp	x0, 4000a000 <__TEXT_END__>
    400019c0:	f94002a1 	ldr	x1, [x21]
    400019c4:	911e0400 	add	x0, x0, #0x781
    400019c8:	1ac30ec2 	sdiv	w2, w22, w3
    400019cc:	1b03d843 	msub	w3, w2, w3, w22
    400019d0:	94001989 	bl	40007ff4 <tf_log>
    400019d4:	14000004 	b	400019e4 <axp_setup_regulators+0x2d4>
    400019d8:	aa1803e1 	mov	x1, x24
    400019dc:	94001782 	bl	400077e4 <strcmp>
    400019e0:	34fff5a0 	cbz	w0, 40001894 <axp_setup_regulators+0x184>
    400019e4:	2a1403e1 	mov	w1, w20
    400019e8:	aa1303e0 	mov	x0, x19
    400019ec:	94000758 	bl	4000374c <fdt_next_subnode>
    400019f0:	2a0003f4 	mov	w20, w0
    400019f4:	17ffff94 	b	40001844 <axp_setup_regulators+0x134>
    400019f8:	52800039 	mov	w25, #0x1                   	// #1
    400019fc:	17fffffa 	b	400019e4 <axp_setup_regulators+0x2d4>
    40001a00:	b9400000 	ldr	w0, [x0]
    40001a04:	b0000042 	adrp	x2, 4000a000 <__TEXT_END__>
    40001a08:	2a1403e1 	mov	w1, w20
    40001a0c:	911da442 	add	x2, x2, #0x769
    40001a10:	d3505c03 	ubfx	x3, x0, #16, #8
    40001a14:	d3483c16 	ubfx	x22, x0, #8, #8
    40001a18:	53185c63 	lsl	w3, w3, #8
    40001a1c:	2a164076 	orr	w22, w3, w22, lsl #16
    40001a20:	53187c03 	lsr	w3, w0, #24
    40001a24:	2a006060 	orr	w0, w3, w0, lsl #24
    40001a28:	d2800003 	mov	x3, #0x0                   	// #0
    40001a2c:	2a0002d6 	orr	w22, w22, w0
    40001a30:	aa1303e0 	mov	x0, x19
    40001a34:	9400069e 	bl	400034ac <fdt_getprop>
    40001a38:	b4fff880 	cbz	x0, 40001948 <axp_setup_regulators+0x238>
    40001a3c:	b9400000 	ldr	w0, [x0]
    40001a40:	d3505c02 	ubfx	x2, x0, #16, #8
    40001a44:	d3483c01 	ubfx	x1, x0, #8, #8
    40001a48:	53185c42 	lsl	w2, w2, #8
    40001a4c:	2a014041 	orr	w1, w2, w1, lsl #16
    40001a50:	53187c02 	lsr	w2, w0, #24
    40001a54:	2a006040 	orr	w0, w2, w0, lsl #24
    40001a58:	2a000020 	orr	w0, w1, w0
    40001a5c:	6b0002df 	cmp	w22, w0
    40001a60:	54fff741 	b.ne	40001948 <axp_setup_regulators+0x238>  // b.any
    40001a64:	52807d03 	mov	w3, #0x3e8                 	// #1000
    40001a68:	1ac30ad6 	udiv	w22, w22, w3
    40001a6c:	17ffffb8 	b	4000194c <axp_setup_regulators+0x23c>
    40001a70:	910062b5 	add	x21, x21, #0x18
    40001a74:	17ffffa8 	b	40001914 <axp_setup_regulators+0x204>
    40001a78:	7101001f 	cmp	w0, #0x40
    40001a7c:	54ffe6c1 	b.ne	40001754 <axp_setup_regulators+0x44>  // b.any
    40001a80:	12800fe2 	mov	w2, #0xffffff80            	// #-128
    40001a84:	52800001 	mov	w1, #0x0                   	// #0
    40001a88:	52800220 	mov	w0, #0x11                  	// #17
    40001a8c:	17ffff7a 	b	40001874 <axp_setup_regulators+0x164>
    40001a90:	d65f03c0 	ret

0000000040001a94 <axp_write>:
    40001a94:	2a0103e2 	mov	w2, w1
    40001a98:	2a0003e1 	mov	w1, w0
    40001a9c:	52800740 	mov	w0, #0x3a                  	// #58
    40001aa0:	1400166a 	b	40007448 <rsb_write>

0000000040001aa4 <bakery_lock_get>:
    40001aa4:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40001aa8:	910003fd 	mov	x29, sp
    40001aac:	f9000bf3 	str	x19, [sp, #16]
    40001ab0:	aa0003f3 	mov	x19, x0
    40001ab4:	97fffd97 	bl	40001110 <plat_my_core_pos>
    40001ab8:	b50000b3 	cbnz	x19, 40001acc <bakery_lock_get+0x28>
    40001abc:	52800c81 	mov	w1, #0x64                  	// #100
    40001ac0:	b0000040 	adrp	x0, 4000a000 <__TEXT_END__>
    40001ac4:	91272000 	add	x0, x0, #0x9c8
    40001ac8:	97fff9c6 	bl	400001e0 <__assert>
    40001acc:	71000c1f 	cmp	w0, #0x3
    40001ad0:	54ffff68 	b.hi	40001abc <bakery_lock_get+0x18>  // b.pmore
    40001ad4:	d37f7c05 	ubfiz	x5, x0, #1, #32
    40001ad8:	78656a61 	ldrh	w1, [x19, x5]
    40001adc:	d3413c21 	ubfx	x1, x1, #1, #15
    40001ae0:	34000061 	cbz	w1, 40001aec <bakery_lock_get+0x48>
    40001ae4:	52800641 	mov	w1, #0x32                  	// #50
    40001ae8:	17fffff6 	b	40001ac0 <bakery_lock_get+0x1c>
    40001aec:	52800022 	mov	w2, #0x1                   	// #1
    40001af0:	52800003 	mov	w3, #0x0                   	// #0
    40001af4:	78256a62 	strh	w2, [x19, x5]
    40001af8:	52800002 	mov	w2, #0x0                   	// #0
    40001afc:	2a0303e4 	mov	w4, w3
    40001b00:	11000463 	add	w3, w3, #0x1
    40001b04:	78647a64 	ldrh	w4, [x19, x4, lsl #1]
    40001b08:	d3413c84 	ubfx	x4, x4, #1, #15
    40001b0c:	6b04005f 	cmp	w2, w4
    40001b10:	1a842042 	csel	w2, w2, w4, cs  // cs = hs, nlast
    40001b14:	7100107f 	cmp	w3, #0x4
    40001b18:	54ffff21 	b.ne	40001afc <bakery_lock_get+0x58>  // b.any
    40001b1c:	11000442 	add	w2, w2, #0x1
    40001b20:	531f3843 	ubfiz	w3, w2, #1, #15
    40001b24:	2a022002 	orr	w2, w0, w2, lsl #8
    40001b28:	78256a63 	strh	w3, [x19, x5]
    40001b2c:	6b01001f 	cmp	w0, w1
    40001b30:	54000220 	b.eq	40001b74 <bakery_lock_get+0xd0>  // b.none
    40001b34:	d37f7c25 	ubfiz	x5, x1, #1, #32
    40001b38:	78656a64 	ldrh	w4, [x19, x5]
    40001b3c:	8b050266 	add	x6, x19, x5
    40001b40:	12003c83 	and	w3, w4, #0xffff
    40001b44:	3707ffa4 	tbnz	w4, #0, 40001b38 <bakery_lock_get+0x94>
    40001b48:	53017c64 	lsr	w4, w3, #1
    40001b4c:	6b4307ff 	cmp	wzr, w3, lsr #1
    40001b50:	54000120 	b.eq	40001b74 <bakery_lock_get+0xd0>  // b.none
    40001b54:	2a042023 	orr	w3, w1, w4, lsl #8
    40001b58:	6b03005f 	cmp	w2, w3
    40001b5c:	540000c9 	b.ls	40001b74 <bakery_lock_get+0xd0>  // b.plast
    40001b60:	d503205f 	wfe
    40001b64:	794000c3 	ldrh	w3, [x6]
    40001b68:	d3413c63 	ubfx	x3, x3, #1, #15
    40001b6c:	6b03009f 	cmp	w4, w3
    40001b70:	54ffff80 	b.eq	40001b60 <bakery_lock_get+0xbc>  // b.none
    40001b74:	11000421 	add	w1, w1, #0x1
    40001b78:	7100103f 	cmp	w1, #0x4
    40001b7c:	54fffd81 	b.ne	40001b2c <bakery_lock_get+0x88>  // b.any
    40001b80:	d5033bbf 	dmb	ish
    40001b84:	f9400bf3 	ldr	x19, [sp, #16]
    40001b88:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40001b8c:	d65f03c0 	ret

0000000040001b90 <bakery_lock_release>:
    40001b90:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40001b94:	910003fd 	mov	x29, sp
    40001b98:	f9000bf3 	str	x19, [sp, #16]
    40001b9c:	aa0003f3 	mov	x19, x0
    40001ba0:	97fffd5c 	bl	40001110 <plat_my_core_pos>
    40001ba4:	b50000b3 	cbnz	x19, 40001bb8 <bakery_lock_release+0x28>
    40001ba8:	52801321 	mov	w1, #0x99                  	// #153
    40001bac:	b0000040 	adrp	x0, 4000a000 <__TEXT_END__>
    40001bb0:	91272000 	add	x0, x0, #0x9c8
    40001bb4:	97fff98b 	bl	400001e0 <__assert>
    40001bb8:	71000c1f 	cmp	w0, #0x3
    40001bbc:	54ffff68 	b.hi	40001ba8 <bakery_lock_release+0x18>  // b.pmore
    40001bc0:	d37f7c01 	ubfiz	x1, x0, #1, #32
    40001bc4:	78616a60 	ldrh	w0, [x19, x1]
    40001bc8:	f27f381f 	tst	x0, #0xfffe
    40001bcc:	54000061 	b.ne	40001bd8 <bakery_lock_release+0x48>  // b.any
    40001bd0:	52801341 	mov	w1, #0x9a                  	// #154
    40001bd4:	17fffff6 	b	40001bac <bakery_lock_release+0x1c>
    40001bd8:	d5033bbf 	dmb	ish
    40001bdc:	78216a7f 	strh	wzr, [x19, x1]
    40001be0:	d5033f9f 	dsb	sy
    40001be4:	d503209f 	sev
    40001be8:	f9400bf3 	ldr	x19, [sp, #16]
    40001bec:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40001bf0:	d65f03c0 	ret

0000000040001bf4 <bl31_early_platform_setup2>:
    40001bf4:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40001bf8:	52984002 	mov	w2, #0xc200                	// #49664
    40001bfc:	5286c001 	mov	w1, #0x3600                	// #13824
    40001c00:	910003fd 	mov	x29, sp
    40001c04:	72a00022 	movk	w2, #0x1, lsl #16
    40001c08:	72a02dc1 	movk	w1, #0x16e, lsl #16
    40001c0c:	90000063 	adrp	x3, 4000d000 <__STACKS_START__+0xf80>
    40001c10:	d2a0a000 	mov	x0, #0x5000000             	// #83886080
    40001c14:	91342063 	add	x3, x3, #0xd08
    40001c18:	97fffab3 	bl	400006e4 <console_16550_register>
    40001c1c:	90000061 	adrp	x1, 4000d000 <__STACKS_START__+0xf80>
    40001c20:	d2802022 	mov	x2, #0x101                 	// #257
    40001c24:	9132c020 	add	x0, x1, #0xcb0
    40001c28:	f2a00b02 	movk	x2, #0x58, lsl #16
    40001c2c:	f2c00022 	movk	x2, #0x1, lsl #32
    40001c30:	f9065822 	str	x2, [x1, #3248]
    40001c34:	d2a94001 	mov	x1, #0x4a000000            	// #1241513984
    40001c38:	f9000401 	str	x1, [x0, #8]
    40001c3c:	52807921 	mov	w1, #0x3c9                 	// #969
    40001c40:	b9001001 	str	w1, [x0, #16]
    40001c44:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40001c48:	d65f03c0 	ret

0000000040001c4c <bl31_main>:
    40001c4c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40001c50:	b0000041 	adrp	x1, 4000a000 <__TEXT_END__>
    40001c54:	910fc021 	add	x1, x1, #0x3f0
    40001c58:	910003fd 	mov	x29, sp
    40001c5c:	f9000bf3 	str	x19, [sp, #16]
    40001c60:	b0000053 	adrp	x19, 4000a000 <__TEXT_END__>
    40001c64:	9112e273 	add	x19, x19, #0x4b8
    40001c68:	aa1303e0 	mov	x0, x19
    40001c6c:	940018e2 	bl	40007ff4 <tf_log>
    40001c70:	aa1303e0 	mov	x0, x19
    40001c74:	b0000041 	adrp	x1, 4000a000 <__TEXT_END__>
    40001c78:	910f4821 	add	x1, x1, #0x3d2
    40001c7c:	940018de 	bl	40007ff4 <tf_log>
    40001c80:	90000073 	adrp	x19, 4000d000 <__STACKS_START__+0xf80>
    40001c84:	94000032 	bl	40001d4c <bl31_platform_setup>
    40001c88:	94000124 	bl	40002118 <cm_init>
    40001c8c:	b0000040 	adrp	x0, 4000a000 <__TEXT_END__>
    40001c90:	91130c00 	add	x0, x0, #0x4c3
    40001c94:	940018d8 	bl	40007ff4 <tf_log>
    40001c98:	940015ff 	bl	40007494 <runtime_svc_init>
    40001c9c:	f945c260 	ldr	x0, [x19, #2944]
    40001ca0:	b4000140 	cbz	x0, 40001cc8 <bl31_main+0x7c>
    40001ca4:	b0000040 	adrp	x0, 4000a000 <__TEXT_END__>
    40001ca8:	9113a400 	add	x0, x0, #0x4e9
    40001cac:	940018d2 	bl	40007ff4 <tf_log>
    40001cb0:	f945c260 	ldr	x0, [x19, #2944]
    40001cb4:	d63f0000 	blr	x0
    40001cb8:	35000080 	cbnz	w0, 40001cc8 <bl31_main+0x7c>
    40001cbc:	b0000040 	adrp	x0, 4000a000 <__TEXT_END__>
    40001cc0:	91140c00 	add	x0, x0, #0x503
    40001cc4:	940018cc 	bl	40007ff4 <tf_log>
    40001cc8:	9400009b 	bl	40001f34 <bl31_prepare_next_image_entry>
    40001ccc:	940001fa 	bl	400024b4 <console_flush>
    40001cd0:	f9400bf3 	ldr	x19, [sp, #16]
    40001cd4:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40001cd8:	14000015 	b	40001d2c <bl31_plat_runtime_setup>

0000000040001cdc <bl31_plat_arch_setup>:
    40001cdc:	52800000 	mov	w0, #0x0                   	// #0
    40001ce0:	140016eb 	b	4000788c <sunxi_configure_mmu_el3>

0000000040001ce4 <bl31_plat_get_next_image_ep_info>:
    40001ce4:	7100041f 	cmp	w0, #0x1
    40001ce8:	540000e9 	b.ls	40001d04 <bl31_plat_get_next_image_ep_info+0x20>  // b.plast
    40001cec:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40001cf0:	b0000040 	adrp	x0, 4000a000 <__TEXT_END__>
    40001cf4:	52801861 	mov	w1, #0xc3                  	// #195
    40001cf8:	910003fd 	mov	x29, sp
    40001cfc:	9131ac00 	add	x0, x0, #0xc6b
    40001d00:	97fff938 	bl	400001e0 <__assert>
    40001d04:	540000e0 	b.eq	40001d20 <bl31_plat_get_next_image_ep_info+0x3c>  // b.none
    40001d08:	90000060 	adrp	x0, 4000d000 <__STACKS_START__+0xf80>
    40001d0c:	91316000 	add	x0, x0, #0xc58
    40001d10:	f9400401 	ldr	x1, [x0, #8]
    40001d14:	f100003f 	cmp	x1, #0x0
    40001d18:	9a9f1000 	csel	x0, x0, xzr, ne  // ne = any
    40001d1c:	d65f03c0 	ret
    40001d20:	90000060 	adrp	x0, 4000d000 <__STACKS_START__+0xf80>
    40001d24:	9132c000 	add	x0, x0, #0xcb0
    40001d28:	d65f03c0 	ret

0000000040001d2c <bl31_plat_runtime_setup>:
    40001d2c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40001d30:	90000060 	adrp	x0, 4000d000 <__STACKS_START__+0xf80>
    40001d34:	910003fd 	mov	x29, sp
    40001d38:	f9469c00 	ldr	x0, [x0, #3384]
    40001d3c:	94001807 	bl	40007d58 <sunxi_prepare_dtb>
    40001d40:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40001d44:	52800040 	mov	w0, #0x2                   	// #2
    40001d48:	14000245 	b	4000265c <console_switch_state>

0000000040001d4c <bl31_platform_setup>:
    40001d4c:	a9ba7bfd 	stp	x29, x30, [sp, #-96]!
    40001d50:	910003fd 	mov	x29, sp
    40001d54:	a90153f3 	stp	x19, x20, [sp, #16]
    40001d58:	a9025bf5 	stp	x21, x22, [sp, #32]
    40001d5c:	a90363f7 	stp	x23, x24, [sp, #48]
    40001d60:	f90023f9 	str	x25, [sp, #64]
    40001d64:	94001845 	bl	40007e78 <sunxi_read_soc_id>
    40001d68:	12003c13 	and	w19, w0, #0xffff
    40001d6c:	5282e500 	mov	w0, #0x1728                	// #5928
    40001d70:	2a1303f4 	mov	w20, w19
    40001d74:	6b00027f 	cmp	w19, w0
    40001d78:	540009e0 	b.eq	40001eb4 <bl31_platform_setup+0x168>  // b.none
    40001d7c:	54000888 	b.hi	40001e8c <bl31_platform_setup+0x140>  // b.pmore
    40001d80:	5282d120 	mov	w0, #0x1689                	// #5769
    40001d84:	6b00027f 	cmp	w19, w0
    40001d88:	540009c0 	b.eq	40001ec0 <bl31_platform_setup+0x174>  // b.none
    40001d8c:	b0000040 	adrp	x0, 4000a000 <__TEXT_END__>
    40001d90:	b0000041 	adrp	x1, 4000a000 <__TEXT_END__>
    40001d94:	5282e302 	mov	w2, #0x1718                	// #5912
    40001d98:	912f5400 	add	x0, x0, #0xbd5
    40001d9c:	6b02027f 	cmp	w19, w2
    40001da0:	912f4821 	add	x1, x1, #0xbd2
    40001da4:	9a800021 	csel	x1, x1, x0, eq  // eq = none
    40001da8:	2a1303e2 	mov	w2, w19
    40001dac:	b0000040 	adrp	x0, 4000a000 <__TEXT_END__>
    40001db0:	d2a94015 	mov	x21, #0x4a000000            	// #1241513984
    40001db4:	912f8000 	add	x0, x0, #0xbe0
    40001db8:	d2810018 	mov	x24, #0x800                 	// #2048
    40001dbc:	aa1503f7 	mov	x23, x21
    40001dc0:	b2406ff9 	mov	x25, #0xfffffff             	// #268435455
    40001dc4:	f2a94018 	movk	x24, #0x4a00, lsl #16
    40001dc8:	9400188b 	bl	40007ff4 <tf_log>
    40001dcc:	94000990 	bl	4000440c <generic_delay_timer_init>
    40001dd0:	f94002a0 	ldr	x0, [x21]
    40001dd4:	eb17001f 	cmp	x0, x23
    40001dd8:	54000801 	b.ne	40001ed8 <bl31_platform_setup+0x18c>  // b.any
    40001ddc:	f94006b6 	ldr	x22, [x21, #8]
    40001de0:	eb1902df 	cmp	x22, x25
    40001de4:	540007a8 	b.hi	40001ed8 <bl31_platform_setup+0x18c>  // b.pmore
    40001de8:	8b1702d6 	add	x22, x22, x23
    40001dec:	aa1603e0 	mov	x0, x22
    40001df0:	9400040d 	bl	40002e24 <fdt_check_header>
    40001df4:	35000720 	cbnz	w0, 40001ed8 <bl31_platform_setup+0x18c>
    40001df8:	90000060 	adrp	x0, 4000d000 <__STACKS_START__+0xf80>
    40001dfc:	f9069c16 	str	x22, [x0, #3384]
    40001e00:	90000075 	adrp	x21, 4000d000 <__STACKS_START__+0xf80>
    40001e04:	f9469ea0 	ldr	x0, [x21, #3384]
    40001e08:	b4000700 	cbz	x0, 40001ee8 <bl31_platform_setup+0x19c>
    40001e0c:	52800001 	mov	w1, #0x0                   	// #0
    40001e10:	910173e3 	add	x3, sp, #0x5c
    40001e14:	b0000042 	adrp	x2, 4000a000 <__TEXT_END__>
    40001e18:	91302442 	add	x2, x2, #0xc09
    40001e1c:	940005a4 	bl	400034ac <fdt_getprop>
    40001e20:	aa0003e2 	mov	x2, x0
    40001e24:	f9469ea1 	ldr	x1, [x21, #3384]
    40001e28:	b5000060 	cbnz	x0, 40001e34 <bl31_platform_setup+0xe8>
    40001e2c:	b0000042 	adrp	x2, 4000a000 <__TEXT_END__>
    40001e30:	912f5442 	add	x2, x2, #0xbd5
    40001e34:	b0000040 	adrp	x0, 4000a000 <__TEXT_END__>
    40001e38:	91303c00 	add	x0, x0, #0xc0f
    40001e3c:	9400186e 	bl	40007ff4 <tf_log>
    40001e40:	b0000040 	adrp	x0, 4000a000 <__TEXT_END__>
    40001e44:	9106c000 	add	x0, x0, #0x1b0
    40001e48:	94000a40 	bl	40004748 <gicv2_driver_init>
    40001e4c:	94000a21 	bl	400046d0 <gicv2_distif_init>
    40001e50:	94000a71 	bl	40004814 <gicv2_pcpu_distif_init>
    40001e54:	94000a0c 	bl	40004684 <gicv2_cpuif_enable>
    40001e58:	94001812 	bl	40007ea0 <sunxi_security_setup>
    40001e5c:	5282d120 	mov	w0, #0x1689                	// #5769
    40001e60:	6b00027f 	cmp	w19, w0
    40001e64:	540004a1 	b.ne	40001ef8 <bl31_platform_setup+0x1ac>  // b.any
    40001e68:	d2820a80 	mov	x0, #0x1054                	// #4180
    40001e6c:	52863001 	mov	w1, #0x3180                	// #12672
    40001e70:	f2a06000 	movk	x0, #0x300, lsl #16
    40001e74:	b9000001 	str	w1, [x0]
    40001e78:	d2820b80 	mov	x0, #0x105c                	// #4188
    40001e7c:	52800021 	mov	w1, #0x1                   	// #1
    40001e80:	f2a06000 	movk	x0, #0x300, lsl #16
    40001e84:	b9000001 	str	w1, [x0]
    40001e88:	1400001f 	b	40001f04 <bl31_platform_setup+0x1b8>
    40001e8c:	52830460 	mov	w0, #0x1823                	// #6179
    40001e90:	6b00027f 	cmp	w19, w0
    40001e94:	540001c0 	b.eq	40001ecc <bl31_platform_setup+0x180>  // b.none
    40001e98:	b0000040 	adrp	x0, 4000a000 <__TEXT_END__>
    40001e9c:	b0000041 	adrp	x1, 4000a000 <__TEXT_END__>
    40001ea0:	52830a22 	mov	w2, #0x1851                	// #6225
    40001ea4:	912f5400 	add	x0, x0, #0xbd5
    40001ea8:	6b02027f 	cmp	w19, w2
    40001eac:	912f2021 	add	x1, x1, #0xbc8
    40001eb0:	17ffffbd 	b	40001da4 <bl31_platform_setup+0x58>
    40001eb4:	b0000041 	adrp	x1, 4000a000 <__TEXT_END__>
    40001eb8:	912f7421 	add	x1, x1, #0xbdd
    40001ebc:	17ffffbb 	b	40001da8 <bl31_platform_setup+0x5c>
    40001ec0:	b0000041 	adrp	x1, 4000a000 <__TEXT_END__>
    40001ec4:	912ef021 	add	x1, x1, #0xbbc
    40001ec8:	17ffffb8 	b	40001da8 <bl31_platform_setup+0x5c>
    40001ecc:	b0000041 	adrp	x1, 4000a000 <__TEXT_END__>
    40001ed0:	912f3421 	add	x1, x1, #0xbcd
    40001ed4:	17ffffb5 	b	40001da8 <bl31_platform_setup+0x5c>
    40001ed8:	910022b5 	add	x21, x21, #0x8
    40001edc:	eb1802bf 	cmp	x21, x24
    40001ee0:	54fff781 	b.ne	40001dd0 <bl31_platform_setup+0x84>  // b.any
    40001ee4:	17ffffc7 	b	40001e00 <bl31_platform_setup+0xb4>
    40001ee8:	b0000040 	adrp	x0, 4000a000 <__TEXT_END__>
    40001eec:	9130e400 	add	x0, x0, #0xc39
    40001ef0:	94001841 	bl	40007ff4 <tf_log>
    40001ef4:	17ffffd3 	b	40001e40 <bl31_platform_setup+0xf4>
    40001ef8:	5282e300 	mov	w0, #0x1718                	// #5912
    40001efc:	6b00027f 	cmp	w19, w0
    40001f00:	54fffbc0 	b.eq	40001e78 <bl31_platform_setup+0x12c>  // b.none
    40001f04:	f9469ea1 	ldr	x1, [x21, #3384]
    40001f08:	2a1403e0 	mov	w0, w20
    40001f0c:	94001761 	bl	40007c90 <sunxi_pmic_setup>
    40001f10:	b0000040 	adrp	x0, 4000a000 <__TEXT_END__>
    40001f14:	91313c00 	add	x0, x0, #0xc4f
    40001f18:	94001837 	bl	40007ff4 <tf_log>
    40001f1c:	a94153f3 	ldp	x19, x20, [sp, #16]
    40001f20:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40001f24:	a94363f7 	ldp	x23, x24, [sp, #48]
    40001f28:	f94023f9 	ldr	x25, [sp, #64]
    40001f2c:	a8c67bfd 	ldp	x29, x30, [sp], #96
    40001f30:	d65f03c0 	ret

0000000040001f34 <bl31_prepare_next_image_entry>:
    40001f34:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    40001f38:	910003fd 	mov	x29, sp
    40001f3c:	a90153f3 	stp	x19, x20, [sp, #16]
    40001f40:	f90013f5 	str	x21, [sp, #32]
    40001f44:	d5380400 	mrs	x0, id_aa64pfr0_el1
    40001f48:	d3441c00 	ubfx	x0, x0, #4, #4
    40001f4c:	f100041f 	cmp	x0, #0x1
    40001f50:	540000c1 	b.ne	40001f68 <bl31_prepare_next_image_entry+0x34>  // b.any
    40001f54:	b0000040 	adrp	x0, 4000a000 <__TEXT_END__>
    40001f58:	9110f400 	add	x0, x0, #0x43d
    40001f5c:	94001826 	bl	40007ff4 <tf_log>
    40001f60:	94000155 	bl	400024b4 <console_flush>
    40001f64:	97fffabd 	bl	40000a58 <do_panic>
    40001f68:	f0000040 	adrp	x0, 4000c000 <__RODATA_END__>
    40001f6c:	b9406015 	ldr	w21, [x0, #96]
    40001f70:	2a1503e0 	mov	w0, w21
    40001f74:	97ffff5c 	bl	40001ce4 <bl31_plat_get_next_image_ep_info>
    40001f78:	aa0003f4 	mov	x20, x0
    40001f7c:	b50000a0 	cbnz	x0, 40001f90 <bl31_prepare_next_image_entry+0x5c>
    40001f80:	52801fe1 	mov	w1, #0xff                  	// #255
    40001f84:	b0000040 	adrp	x0, 4000a000 <__TEXT_END__>
    40001f88:	91107800 	add	x0, x0, #0x41e
    40001f8c:	97fff895 	bl	400001e0 <__assert>
    40001f90:	b9400693 	ldr	w19, [x20, #4]
    40001f94:	52800420 	mov	w0, #0x21                  	// #33
    40001f98:	0a000273 	and	w19, w19, w0
    40001f9c:	6b15027f 	cmp	w19, w21
    40001fa0:	54000060 	b.eq	40001fac <bl31_prepare_next_image_entry+0x78>  // b.none
    40001fa4:	52802001 	mov	w1, #0x100                 	// #256
    40001fa8:	17fffff7 	b	40001f84 <bl31_prepare_next_image_entry+0x50>
    40001fac:	7100027f 	cmp	w19, #0x0
    40001fb0:	b0000040 	adrp	x0, 4000a000 <__TEXT_END__>
    40001fb4:	b0000041 	adrp	x1, 4000a000 <__TEXT_END__>
    40001fb8:	9110d800 	add	x0, x0, #0x436
    40001fbc:	9110bc21 	add	x1, x1, #0x42f
    40001fc0:	9a800021 	csel	x1, x1, x0, eq  // eq = none
    40001fc4:	b0000040 	adrp	x0, 4000a000 <__TEXT_END__>
    40001fc8:	91123400 	add	x0, x0, #0x48d
    40001fcc:	9400180a 	bl	40007ff4 <tf_log>
    40001fd0:	aa1403e0 	mov	x0, x20
    40001fd4:	94000d36 	bl	400054ac <print_entry_point_info>
    40001fd8:	aa1403e0 	mov	x0, x20
    40001fdc:	9400005c 	bl	4000214c <cm_init_my_context>
    40001fe0:	7100067f 	cmp	w19, #0x1
    40001fe4:	540000a1 	b.ne	40001ff8 <bl31_prepare_next_image_entry+0xc4>  // b.any
    40001fe8:	a94153f3 	ldp	x19, x20, [sp, #16]
    40001fec:	f94013f5 	ldr	x21, [sp, #32]
    40001ff0:	a8c37bfd 	ldp	x29, x30, [sp], #48
    40001ff4:	14000097 	b	40002250 <cm_prepare_el3_exit_ns>
    40001ff8:	2a1303e0 	mov	w0, w19
    40001ffc:	a94153f3 	ldp	x19, x20, [sp, #16]
    40002000:	f94013f5 	ldr	x21, [sp, #32]
    40002004:	a8c37bfd 	ldp	x29, x30, [sp], #48
    40002008:	1400005d 	b	4000217c <cm_prepare_el3_exit>

000000004000200c <bl31_setup>:
    4000200c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40002010:	910003fd 	mov	x29, sp
    40002014:	97fffef8 	bl	40001bf4 <bl31_early_platform_setup2>
    40002018:	a8c17bfd 	ldp	x29, x30, [sp], #16
    4000201c:	17ffff30 	b	40001cdc <bl31_plat_arch_setup>

0000000040002020 <cm_el1_sysregs_context_restore>:
    40002020:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40002024:	910003fd 	mov	x29, sp
    40002028:	a90153f3 	stp	x19, x20, [sp, #16]
    4000202c:	2a0003f3 	mov	w19, w0
    40002030:	94000020 	bl	400020b0 <cm_get_context>
    40002034:	b50000a0 	cbnz	x0, 40002048 <cm_el1_sysregs_context_restore+0x28>
    40002038:	90000040 	adrp	x0, 4000a000 <__TEXT_END__>
    4000203c:	52807961 	mov	w1, #0x3cb                 	// #971
    40002040:	9124f400 	add	x0, x0, #0x93d
    40002044:	97fff867 	bl	400001e0 <__assert>
    40002048:	91054000 	add	x0, x0, #0x150
    4000204c:	97fffabc 	bl	40000b3c <el1_sysregs_context_restore>
    40002050:	34000273 	cbz	w19, 4000209c <cm_el1_sysregs_context_restore+0x7c>
    40002054:	b0000053 	adrp	x19, 4000b000 <plat_power_domain_tree_desc+0x24f>
    40002058:	b0000054 	adrp	x20, 4000b000 <plat_power_domain_tree_desc+0x24f>
    4000205c:	91196273 	add	x19, x19, #0x658
    40002060:	91196294 	add	x20, x20, #0x658
    40002064:	eb14027f 	cmp	x19, x20
    40002068:	54000142 	b.cs	40002090 <cm_el1_sysregs_context_restore+0x70>  // b.hs, b.nlast
    4000206c:	f8408661 	ldr	x1, [x19], #8
    40002070:	d2800000 	mov	x0, #0x0                   	// #0
    40002074:	d63f0020 	blr	x1
    40002078:	17fffffb 	b	40002064 <cm_el1_sysregs_context_restore+0x44>
    4000207c:	f8408661 	ldr	x1, [x19], #8
    40002080:	d2800000 	mov	x0, #0x0                   	// #0
    40002084:	d63f0020 	blr	x1
    40002088:	eb14027f 	cmp	x19, x20
    4000208c:	54ffff83 	b.cc	4000207c <cm_el1_sysregs_context_restore+0x5c>  // b.lo, b.ul, b.last
    40002090:	a94153f3 	ldp	x19, x20, [sp, #16]
    40002094:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40002098:	d65f03c0 	ret
    4000209c:	b0000053 	adrp	x19, 4000b000 <plat_power_domain_tree_desc+0x24f>
    400020a0:	b0000054 	adrp	x20, 4000b000 <plat_power_domain_tree_desc+0x24f>
    400020a4:	91196273 	add	x19, x19, #0x658
    400020a8:	91196294 	add	x20, x20, #0x658
    400020ac:	17fffff7 	b	40002088 <cm_el1_sysregs_context_restore+0x68>

00000000400020b0 <cm_get_context>:
    400020b0:	7100041f 	cmp	w0, #0x1
    400020b4:	540000e9 	b.ls	400020d0 <cm_get_context+0x20>  // b.plast
    400020b8:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    400020bc:	90000040 	adrp	x0, 4000a000 <__TEXT_END__>
    400020c0:	528002c1 	mov	w1, #0x16                  	// #22
    400020c4:	910003fd 	mov	x29, sp
    400020c8:	91101400 	add	x0, x0, #0x405
    400020cc:	97fff845 	bl	400001e0 <__assert>
    400020d0:	d53ed041 	mrs	x1, tpidr_el3
    400020d4:	f8605820 	ldr	x0, [x1, w0, uxtw #3]
    400020d8:	d65f03c0 	ret

00000000400020dc <cm_get_context_by_index>:
    400020dc:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    400020e0:	7100043f 	cmp	w1, #0x1
    400020e4:	910003fd 	mov	x29, sp
    400020e8:	f9000bf3 	str	x19, [sp, #16]
    400020ec:	540000a9 	b.ls	40002100 <cm_get_context_by_index+0x24>  // b.plast
    400020f0:	90000040 	adrp	x0, 4000a000 <__TEXT_END__>
    400020f4:	52800601 	mov	w1, #0x30                  	// #48
    400020f8:	91101400 	add	x0, x0, #0x405
    400020fc:	97fff839 	bl	400001e0 <__assert>
    40002100:	2a0103f3 	mov	w19, w1
    40002104:	97fff893 	bl	40000350 <_cpu_data_by_index>
    40002108:	f8735800 	ldr	x0, [x0, w19, uxtw #3]
    4000210c:	f9400bf3 	ldr	x19, [sp, #16]
    40002110:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40002114:	d65f03c0 	ret

0000000040002118 <cm_init>:
    40002118:	d65f03c0 	ret

000000004000211c <cm_init_context_by_index>:
    4000211c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40002120:	910003fd 	mov	x29, sp
    40002124:	f9000bf3 	str	x19, [sp, #16]
    40002128:	aa0103f3 	mov	x19, x1
    4000212c:	52800421 	mov	w1, #0x21                  	// #33
    40002130:	b9400662 	ldr	w2, [x19, #4]
    40002134:	0a010041 	and	w1, w2, w1
    40002138:	97ffffe9 	bl	400020dc <cm_get_context_by_index>
    4000213c:	aa1303e1 	mov	x1, x19
    40002140:	f9400bf3 	ldr	x19, [sp, #16]
    40002144:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40002148:	14000067 	b	400022e4 <cm_setup_context>

000000004000214c <cm_init_my_context>:
    4000214c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40002150:	910003fd 	mov	x29, sp
    40002154:	f9000bf3 	str	x19, [sp, #16]
    40002158:	aa0003f3 	mov	x19, x0
    4000215c:	52800420 	mov	w0, #0x21                  	// #33
    40002160:	b9400661 	ldr	w1, [x19, #4]
    40002164:	0a000020 	and	w0, w1, w0
    40002168:	97ffffd2 	bl	400020b0 <cm_get_context>
    4000216c:	aa1303e1 	mov	x1, x19
    40002170:	f9400bf3 	ldr	x19, [sp, #16]
    40002174:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40002178:	1400005b 	b	400022e4 <cm_setup_context>

000000004000217c <cm_prepare_el3_exit>:
    4000217c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40002180:	910003fd 	mov	x29, sp
    40002184:	f9000bf3 	str	x19, [sp, #16]
    40002188:	2a0003f3 	mov	w19, w0
    4000218c:	97ffffc9 	bl	400020b0 <cm_get_context>
    40002190:	b50000a0 	cbnz	x0, 400021a4 <cm_prepare_el3_exit+0x28>
    40002194:	90000040 	adrp	x0, 4000a000 <__TEXT_END__>
    40002198:	52804721 	mov	w1, #0x239                 	// #569
    4000219c:	9124f400 	add	x0, x0, #0x93d
    400021a0:	97fff810 	bl	400001e0 <__assert>
    400021a4:	7100067f 	cmp	w19, #0x1
    400021a8:	54000141 	b.ne	400021d0 <cm_prepare_el3_exit+0x54>  // b.any
    400021ac:	f9408001 	ldr	x1, [x0, #256]
    400021b0:	92780022 	and	x2, x1, #0x100
    400021b4:	364001a1 	tbz	w1, #8, 400021e8 <cm_prepare_el3_exit+0x6c>
    400021b8:	f940b000 	ldr	x0, [x0, #352]
    400021bc:	d2810601 	mov	x1, #0x830                 	// #2096
    400021c0:	f2a618a1 	movk	x1, #0x30c5, lsl #16
    400021c4:	92670000 	and	x0, x0, #0x2000000
    400021c8:	aa010000 	orr	x0, x0, x1
    400021cc:	d51c1000 	msr	sctlr_el2, x0
    400021d0:	2a1303e0 	mov	w0, w19
    400021d4:	97ffff93 	bl	40002020 <cm_el1_sysregs_context_restore>
    400021d8:	2a1303e0 	mov	w0, w19
    400021dc:	f9400bf3 	ldr	x19, [sp, #16]
    400021e0:	a8c27bfd 	ldp	x29, x30, [sp], #32
    400021e4:	1400002d 	b	40002298 <cm_set_next_eret_context>
    400021e8:	d5380400 	mrs	x0, id_aa64pfr0_el1
    400021ec:	f2780c1f 	tst	x0, #0xf00
    400021f0:	54ffff00 	b.eq	400021d0 <cm_prepare_el3_exit+0x54>  // b.none
    400021f4:	f2760021 	ands	x1, x1, #0x400
    400021f8:	d2b00000 	mov	x0, #0x80000000            	// #2147483648
    400021fc:	9a800021 	csel	x1, x1, x0, eq  // eq = none
    40002200:	b2580421 	orr	x1, x1, #0x30000000000
    40002204:	d51c1101 	msr	hcr_el2, x1
    40002208:	d2867fe0 	mov	x0, #0x33ff                	// #13311
    4000220c:	d51c1140 	msr	cptr_el2, x0
    40002210:	d2800060 	mov	x0, #0x3                   	// #3
    40002214:	d51ce100 	msr	cnthctl_el2, x0
    40002218:	d51ce062 	msr	cntvoff_el2, x2
    4000221c:	d5380000 	mrs	x0, midr_el1
    40002220:	d51c0000 	msr	vpidr_el2, x0
    40002224:	d53800a0 	mrs	x0, mpidr_el1
    40002228:	d51c00a0 	msr	vmpidr_el2, x0
    4000222c:	d51c2102 	msr	vttbr_el2, x2
    40002230:	d53b9c00 	mrs	x0, pmcr_el0
    40002234:	d34b3c00 	ubfx	x0, x0, #11, #5
    40002238:	d2a08041 	mov	x1, #0x4020000             	// #67239936
    4000223c:	aa010000 	orr	x0, x0, x1
    40002240:	d51c1120 	msr	mdcr_el2, x0
    40002244:	d51c1162 	msr	hstr_el2, x2
    40002248:	d51ce222 	msr	cnthp_ctl_el2, x2
    4000224c:	17ffffe1 	b	400021d0 <cm_prepare_el3_exit+0x54>

0000000040002250 <cm_prepare_el3_exit_ns>:
    40002250:	52800020 	mov	w0, #0x1                   	// #1
    40002254:	17ffffca 	b	4000217c <cm_prepare_el3_exit>

0000000040002258 <cm_set_context_by_index>:
    40002258:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    4000225c:	7100045f 	cmp	w2, #0x1
    40002260:	910003fd 	mov	x29, sp
    40002264:	a90153f3 	stp	x19, x20, [sp, #16]
    40002268:	540000a9 	b.ls	4000227c <cm_set_context_by_index+0x24>  // b.plast
    4000226c:	90000040 	adrp	x0, 4000a000 <__TEXT_END__>
    40002270:	528007a1 	mov	w1, #0x3d                  	// #61
    40002274:	91101400 	add	x0, x0, #0x405
    40002278:	97fff7da 	bl	400001e0 <__assert>
    4000227c:	2a0203f3 	mov	w19, w2
    40002280:	aa0103f4 	mov	x20, x1
    40002284:	97fff833 	bl	40000350 <_cpu_data_by_index>
    40002288:	f8335814 	str	x20, [x0, w19, uxtw #3]
    4000228c:	a94153f3 	ldp	x19, x20, [sp, #16]
    40002290:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40002294:	d65f03c0 	ret

0000000040002298 <cm_set_next_eret_context>:
    40002298:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000229c:	910003fd 	mov	x29, sp
    400022a0:	97ffff84 	bl	400020b0 <cm_get_context>
    400022a4:	b50000a0 	cbnz	x0, 400022b8 <cm_set_next_eret_context+0x20>
    400022a8:	90000040 	adrp	x0, 4000a000 <__TEXT_END__>
    400022ac:	9124f400 	add	x0, x0, #0x93d
    400022b0:	528086e1 	mov	w1, #0x437                 	// #1079
    400022b4:	97fff7cb 	bl	400001e0 <__assert>
    400022b8:	d5384201 	mrs	x1, spsel
    400022bc:	b40000a1 	cbz	x1, 400022d0 <cm_set_next_eret_context+0x38>
    400022c0:	90000040 	adrp	x0, 4000a000 <__TEXT_END__>
    400022c4:	52800961 	mov	w1, #0x4b                  	// #75
    400022c8:	91268400 	add	x0, x0, #0x9a1
    400022cc:	17fffffa 	b	400022b4 <cm_set_next_eret_context+0x1c>
    400022d0:	d50041bf 	msr	spsel, #0x1
    400022d4:	9100001f 	mov	sp, x0
    400022d8:	d50040bf 	msr	spsel, #0x0
    400022dc:	a8c17bfd 	ldp	x29, x30, [sp], #16
    400022e0:	d65f03c0 	ret

00000000400022e4 <cm_setup_context>:
    400022e4:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    400022e8:	910003fd 	mov	x29, sp
    400022ec:	a90153f3 	stp	x19, x20, [sp, #16]
    400022f0:	f90013f5 	str	x21, [sp, #32]
    400022f4:	b50000a0 	cbnz	x0, 40002308 <cm_setup_context+0x24>
    400022f8:	90000040 	adrp	x0, 4000a000 <__TEXT_END__>
    400022fc:	528033c1 	mov	w1, #0x19e                 	// #414
    40002300:	9124f400 	add	x0, x0, #0x93d
    40002304:	97fff7b7 	bl	400001e0 <__assert>
    40002308:	aa0003f3 	mov	x19, x0
    4000230c:	aa0103f4 	mov	x20, x1
    40002310:	d2804801 	mov	x1, #0x240                 	// #576
    40002314:	97fffc85 	bl	40001528 <zeromem>
    40002318:	d53e1102 	mrs	x2, scr_el3
    4000231c:	9281a0e0 	mov	x0, #0xfffffffffffff2f8    	// #-3336
    40002320:	f2f7ffe0 	movk	x0, #0xbfff, lsl #48
    40002324:	8a000042 	and	x2, x2, x0
    40002328:	b9401280 	ldr	w0, [x20, #16]
    4000232c:	d3441001 	ubfx	x1, x0, #4, #1
    40002330:	37200040 	tbnz	w0, #4, 40002338 <cm_setup_context+0x54>
    40002334:	b2760042 	orr	x2, x2, #0x400
    40002338:	b9400683 	ldr	w3, [x20, #4]
    4000233c:	36100043 	tbz	w3, #2, 40002344 <cm_setup_context+0x60>
    40002340:	b2750042 	orr	x2, x2, #0x800
    40002344:	927cf842 	and	x2, x2, #0xfffffffffffffff7
    40002348:	d53e1143 	mrs	x3, cptr_el3
    4000234c:	f9009e63 	str	x3, [x19, #312]
    40002350:	35000441 	cbnz	w1, 400023d8 <cm_setup_context+0xf4>
    40002354:	d3420c01 	ubfx	x1, x0, #2, #2
    40002358:	7100083f 	cmp	w1, #0x2
    4000235c:	540001c1 	b.ne	40002394 <cm_setup_context+0xb0>  // b.any
    40002360:	d5380701 	mrs	x1, id_aa64mmfr0_el1
    40002364:	d2802004 	mov	x4, #0x100                 	// #256
    40002368:	d378ec21 	ubfx	x1, x1, #56, #4
    4000236c:	b2780043 	orr	x3, x2, #0x100
    40002370:	f100043f 	cmp	x1, #0x1
    40002374:	f2a10004 	movk	x4, #0x800, lsl #16
    40002378:	aa040042 	orr	x2, x2, x4
    4000237c:	9a830042 	csel	x2, x2, x3, eq  // eq = none
    40002380:	d5380701 	mrs	x1, id_aa64mmfr0_el1
    40002384:	d37cfc21 	lsr	x1, x1, #60
    40002388:	f100083f 	cmp	x1, #0x2
    4000238c:	54000041 	b.ne	40002394 <cm_setup_context+0xb0>  // b.any
    40002390:	b2640042 	orr	x2, x2, #0x10000000
    40002394:	f9008262 	str	x2, [x19, #256]
    40002398:	2a0003e0 	mov	w0, w0
    4000239c:	f9400682 	ldr	x2, [x20, #8]
    400023a0:	a9118a60 	stp	x0, x2, [x19, #280]
    400023a4:	91006281 	add	x1, x20, #0x18
    400023a8:	aa1303e0 	mov	x0, x19
    400023ac:	d2800802 	mov	x2, #0x40                  	// #64
    400023b0:	94000aac 	bl	40004e60 <memcpy>
    400023b4:	b9400680 	ldr	w0, [x20, #4]
    400023b8:	52800421 	mov	w1, #0x21                  	// #33
    400023bc:	6a010000 	ands	w0, w0, w1
    400023c0:	54000120 	b.eq	400023e4 <cm_setup_context+0x100>  // b.none
    400023c4:	7100041f 	cmp	w0, #0x1
    400023c8:	54000480 	b.eq	40002458 <cm_setup_context+0x174>  // b.none
    400023cc:	90000040 	adrp	x0, 4000a000 <__TEXT_END__>
    400023d0:	91262000 	add	x0, x0, #0x988
    400023d4:	14000019 	b	40002438 <cm_setup_context+0x154>
    400023d8:	12000c01 	and	w1, w0, #0xf
    400023dc:	7100283f 	cmp	w1, #0xa
    400023e0:	17ffffdf 	b	4000235c <cm_setup_context+0x78>
    400023e4:	f9408275 	ldr	x21, [x19, #256]
    400023e8:	52800000 	mov	w0, #0x0                   	// #0
    400023ec:	94000836 	bl	400044c4 <get_scr_el3_from_routing_model>
    400023f0:	aa0002a0 	orr	x0, x21, x0
    400023f4:	d5380421 	mrs	x1, id_aa64pfr1_el1
    400023f8:	53082c21 	ubfx	w1, w1, #8, #4
    400023fc:	7100043f 	cmp	w1, #0x1
    40002400:	54000041 	b.ne	40002408 <cm_setup_context+0x124>  // b.any
    40002404:	b2660000 	orr	x0, x0, #0x4000000
    40002408:	b9401282 	ldr	w2, [x20, #16]
    4000240c:	d3420c41 	ubfx	x1, x2, #2, #2
    40002410:	7100083f 	cmp	w1, #0x2
    40002414:	54000181 	b.ne	40002444 <cm_setup_context+0x160>  // b.any
    40002418:	d5380401 	mrs	x1, id_aa64pfr0_el1
    4000241c:	d3649c21 	ubfx	x1, x1, #36, #4
    40002420:	f100043f 	cmp	x1, #0x1
    40002424:	54000101 	b.ne	40002444 <cm_setup_context+0x160>  // b.any
    40002428:	b26e0000 	orr	x0, x0, #0x40000
    4000242c:	362000c2 	tbz	w2, #4, 40002444 <cm_setup_context+0x160>
    40002430:	90000040 	adrp	x0, 4000a000 <__TEXT_END__>
    40002434:	91259000 	add	x0, x0, #0x964
    40002438:	940016ef 	bl	40007ff4 <tf_log>
    4000243c:	9400001e 	bl	400024b4 <console_flush>
    40002440:	97fff986 	bl	40000a58 <do_panic>
    40002444:	f9008260 	str	x0, [x19, #256]
    40002448:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000244c:	f94013f5 	ldr	x21, [sp, #32]
    40002450:	a8c37bfd 	ldp	x29, x30, [sp], #48
    40002454:	d65f03c0 	ret
    40002458:	f9408275 	ldr	x21, [x19, #256]
    4000245c:	9400081a 	bl	400044c4 <get_scr_el3_from_routing_model>
    40002460:	b9401282 	ldr	w2, [x20, #16]
    40002464:	d2810001 	mov	x1, #0x800                 	// #2048
    40002468:	aa0002b5 	orr	x21, x21, x0
    4000246c:	d2800020 	mov	x0, #0x1                   	// #1
    40002470:	f2a08060 	movk	x0, #0x403, lsl #16
    40002474:	aa0002b5 	orr	x21, x21, x0
    40002478:	b9400680 	ldr	w0, [x20, #4]
    4000247c:	d2810703 	mov	x3, #0x838                 	// #2104
    40002480:	f27c005f 	tst	x2, #0x10
    40002484:	f2a018a3 	movk	x3, #0xc5, lsl #16
    40002488:	f2a61a01 	movk	x1, #0x30d0, lsl #16
    4000248c:	f9008275 	str	x21, [x19, #256]
    40002490:	d3689c00 	lsl	x0, x0, #24
    40002494:	92670000 	and	x0, x0, #0x2000000
    40002498:	aa010001 	orr	x1, x0, x1
    4000249c:	aa030000 	orr	x0, x0, x3
    400024a0:	9a811000 	csel	x0, x0, x1, ne  // ne = any
    400024a4:	f900b260 	str	x0, [x19, #352]
    400024a8:	d5381020 	mrs	x0, actlr_el1
    400024ac:	f900da60 	str	x0, [x19, #432]
    400024b0:	17ffffe6 	b	40002448 <cm_setup_context+0x164>

00000000400024b4 <console_flush>:
    400024b4:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    400024b8:	f0000040 	adrp	x0, 4000d000 <__STACKS_START__+0xf80>
    400024bc:	910003fd 	mov	x29, sp
    400024c0:	a90153f3 	stp	x19, x20, [sp, #16]
    400024c4:	d0000054 	adrp	x20, 4000c000 <__RODATA_END__>
    400024c8:	9101c294 	add	x20, x20, #0x70
    400024cc:	f946a013 	ldr	x19, [x0, #3392]
    400024d0:	b5000093 	cbnz	x19, 400024e0 <console_flush+0x2c>
    400024d4:	a94153f3 	ldp	x19, x20, [sp, #16]
    400024d8:	a8c27bfd 	ldp	x29, x30, [sp], #32
    400024dc:	d65f03c0 	ret
    400024e0:	f9400660 	ldr	x0, [x19, #8]
    400024e4:	39400281 	ldrb	w1, [x20]
    400024e8:	ea00003f 	tst	x1, x0
    400024ec:	540000a0 	b.eq	40002500 <console_flush+0x4c>  // b.none
    400024f0:	f9401261 	ldr	x1, [x19, #32]
    400024f4:	b4000061 	cbz	x1, 40002500 <console_flush+0x4c>
    400024f8:	aa1303e0 	mov	x0, x19
    400024fc:	d63f0020 	blr	x1
    40002500:	f9400273 	ldr	x19, [x19]
    40002504:	17fffff3 	b	400024d0 <console_flush+0x1c>

0000000040002508 <console_is_registered>:
    40002508:	b50000e0 	cbnz	x0, 40002524 <console_is_registered+0x1c>
    4000250c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40002510:	90000040 	adrp	x0, 4000a000 <__TEXT_END__>
    40002514:	52800681 	mov	w1, #0x34                  	// #52
    40002518:	910003fd 	mov	x29, sp
    4000251c:	913b4c00 	add	x0, x0, #0xed3
    40002520:	97fff730 	bl	400001e0 <__assert>
    40002524:	f0000041 	adrp	x1, 4000d000 <__STACKS_START__+0xf80>
    40002528:	f946a021 	ldr	x1, [x1, #3392]
    4000252c:	b5000061 	cbnz	x1, 40002538 <console_is_registered+0x30>
    40002530:	52800000 	mov	w0, #0x0                   	// #0
    40002534:	d65f03c0 	ret
    40002538:	eb00003f 	cmp	x1, x0
    4000253c:	54000060 	b.eq	40002548 <console_is_registered+0x40>  // b.none
    40002540:	f9400021 	ldr	x1, [x1]
    40002544:	17fffffa 	b	4000252c <console_is_registered+0x24>
    40002548:	52800020 	mov	w0, #0x1                   	// #1
    4000254c:	d65f03c0 	ret

0000000040002550 <console_putc>:
    40002550:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    40002554:	910003fd 	mov	x29, sp
    40002558:	a9025bf5 	stp	x21, x22, [sp, #32]
    4000255c:	2a0003f5 	mov	w21, w0
    40002560:	f0000040 	adrp	x0, 4000d000 <__STACKS_START__+0xf80>
    40002564:	a90153f3 	stp	x19, x20, [sp, #16]
    40002568:	d0000056 	adrp	x22, 4000c000 <__RODATA_END__>
    4000256c:	9101c2d6 	add	x22, x22, #0x70
    40002570:	f946a013 	ldr	x19, [x0, #3392]
    40002574:	12800ff4 	mov	w20, #0xffffff80            	// #-128
    40002578:	b50000d3 	cbnz	x19, 40002590 <console_putc+0x40>
    4000257c:	2a1403e0 	mov	w0, w20
    40002580:	a94153f3 	ldp	x19, x20, [sp, #16]
    40002584:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40002588:	a8c37bfd 	ldp	x29, x30, [sp], #48
    4000258c:	d65f03c0 	ret
    40002590:	f9400660 	ldr	x0, [x19, #8]
    40002594:	394002c1 	ldrb	w1, [x22]
    40002598:	ea00003f 	tst	x1, x0
    4000259c:	54000180 	b.eq	400025cc <console_putc+0x7c>  // b.none
    400025a0:	f9400a62 	ldr	x2, [x19, #16]
    400025a4:	b4000142 	cbz	x2, 400025cc <console_putc+0x7c>
    400025a8:	71002abf 	cmp	w21, #0xa
    400025ac:	54000140 	b.eq	400025d4 <console_putc+0x84>  // b.none
    400025b0:	f9400a62 	ldr	x2, [x19, #16]
    400025b4:	aa1303e1 	mov	x1, x19
    400025b8:	2a1503e0 	mov	w0, w21
    400025bc:	d63f0040 	blr	x2
    400025c0:	3102029f 	cmn	w20, #0x80
    400025c4:	7a401280 	ccmp	w20, w0, #0x0, ne  // ne = any
    400025c8:	1a80d294 	csel	w20, w20, w0, le
    400025cc:	f9400273 	ldr	x19, [x19]
    400025d0:	17ffffea 	b	40002578 <console_putc+0x28>
    400025d4:	3647fee0 	tbz	w0, #8, 400025b0 <console_putc+0x60>
    400025d8:	aa1303e1 	mov	x1, x19
    400025dc:	528001a0 	mov	w0, #0xd                   	// #13
    400025e0:	d63f0040 	blr	x2
    400025e4:	36fffe60 	tbz	w0, #31, 400025b0 <console_putc+0x60>
    400025e8:	17fffff6 	b	400025c0 <console_putc+0x70>

00000000400025ec <console_register>:
    400025ec:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    400025f0:	910003fd 	mov	x29, sp
    400025f4:	f9000bf3 	str	x19, [sp, #16]
    400025f8:	aa0003f3 	mov	x19, x0
    400025fc:	d0000040 	adrp	x0, 4000c000 <__RODATA_END__>
    40002600:	91020000 	add	x0, x0, #0x80
    40002604:	eb00027f 	cmp	x19, x0
    40002608:	54000123 	b.cc	4000262c <console_register+0x40>  // b.lo, b.ul, b.last
    4000260c:	f0000040 	adrp	x0, 4000d000 <__STACKS_START__+0xf80>
    40002610:	91020000 	add	x0, x0, #0x80
    40002614:	eb00027f 	cmp	x19, x0
    40002618:	540000a2 	b.cs	4000262c <console_register+0x40>  // b.hs, b.nlast
    4000261c:	90000040 	adrp	x0, 4000a000 <__TEXT_END__>
    40002620:	52800281 	mov	w1, #0x14                  	// #20
    40002624:	913b4c00 	add	x0, x0, #0xed3
    40002628:	97fff6ee 	bl	400001e0 <__assert>
    4000262c:	aa1303e0 	mov	x0, x19
    40002630:	97ffffb6 	bl	40002508 <console_is_registered>
    40002634:	7100041f 	cmp	w0, #0x1
    40002638:	540000a0 	b.eq	4000264c <console_register+0x60>  // b.none
    4000263c:	f0000040 	adrp	x0, 4000d000 <__STACKS_START__+0xf80>
    40002640:	f946a001 	ldr	x1, [x0, #3392]
    40002644:	f9000261 	str	x1, [x19]
    40002648:	f906a013 	str	x19, [x0, #3392]
    4000264c:	52800020 	mov	w0, #0x1                   	// #1
    40002650:	f9400bf3 	ldr	x19, [sp, #16]
    40002654:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40002658:	d65f03c0 	ret

000000004000265c <console_switch_state>:
    4000265c:	d0000041 	adrp	x1, 4000c000 <__RODATA_END__>
    40002660:	3901c020 	strb	w0, [x1, #112]
    40002664:	d65f03c0 	ret

0000000040002668 <cpu_to_fdt32>:
    40002668:	5ac00800 	rev	w0, w0
    4000266c:	d65f03c0 	ret

0000000040002670 <cpu_to_fdt32>:
    40002670:	5ac00800 	rev	w0, w0
    40002674:	d65f03c0 	ret

0000000040002678 <enable_mmu_el3>:
    40002678:	d0000042 	adrp	x2, 4000c000 <__RODATA_END__>
    4000267c:	91000042 	add	x2, x2, #0x0
    40002680:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40002684:	2a0003e1 	mov	w1, w0
    40002688:	52800065 	mov	w5, #0x3                   	// #3
    4000268c:	910003fd 	mov	x29, sp
    40002690:	f9400444 	ldr	x4, [x2, #8]
    40002694:	f9402043 	ldr	x3, [x2, #64]
    40002698:	f9401842 	ldr	x2, [x2, #48]
    4000269c:	f9000bf3 	str	x19, [sp, #16]
    400026a0:	2a0003f3 	mov	w19, w0
    400026a4:	f0000040 	adrp	x0, 4000d000 <__STACKS_START__+0xf80>
    400026a8:	91352000 	add	x0, x0, #0xd48
    400026ac:	940013d0 	bl	400075ec <setup_mmu_cfg>
    400026b0:	2a1303e0 	mov	w0, w19
    400026b4:	f9400bf3 	ldr	x19, [sp, #16]
    400026b8:	a8c27bfd 	ldp	x29, x30, [sp], #32
    400026bc:	17fff9f6 	b	40000e94 <enable_mmu_direct_el3>

00000000400026c0 <errata_needs_reporting>:
    400026c0:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    400026c4:	910003fd 	mov	x29, sp
    400026c8:	a90153f3 	stp	x19, x20, [sp, #16]
    400026cc:	aa0103f3 	mov	x19, x1
    400026d0:	b9400021 	ldr	w1, [x1]
    400026d4:	f90013f5 	str	x21, [sp, #32]
    400026d8:	35000201 	cbnz	w1, 40002718 <errata_needs_reporting+0x58>
    400026dc:	aa0003f5 	mov	x21, x0
    400026e0:	97fffb82 	bl	400014e8 <spin_lock>
    400026e4:	b9400260 	ldr	w0, [x19]
    400026e8:	7100001f 	cmp	w0, #0x0
    400026ec:	1a9f17f4 	cset	w20, eq  // eq = none
    400026f0:	35000060 	cbnz	w0, 400026fc <errata_needs_reporting+0x3c>
    400026f4:	52800020 	mov	w0, #0x1                   	// #1
    400026f8:	b9000260 	str	w0, [x19]
    400026fc:	aa1503e0 	mov	x0, x21
    40002700:	97fffb82 	bl	40001508 <spin_unlock>
    40002704:	2a1403e0 	mov	w0, w20
    40002708:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000270c:	f94013f5 	ldr	x21, [sp, #32]
    40002710:	a8c37bfd 	ldp	x29, x30, [sp], #48
    40002714:	d65f03c0 	ret
    40002718:	52800000 	mov	w0, #0x0                   	// #0
    4000271c:	17fffffb 	b	40002708 <errata_needs_reporting+0x48>

0000000040002720 <errata_print_msg>:
    40002720:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40002724:	7100081f 	cmp	w0, #0x2
    40002728:	910003fd 	mov	x29, sp
    4000272c:	540000a9 	b.ls	40002740 <errata_print_msg+0x20>  // b.plast
    40002730:	528009c1 	mov	w1, #0x4e                  	// #78
    40002734:	90000040 	adrp	x0, 4000a000 <__TEXT_END__>
    40002738:	91230000 	add	x0, x0, #0x8c0
    4000273c:	97fff6a9 	bl	400001e0 <__assert>
    40002740:	b5000061 	cbnz	x1, 4000274c <errata_print_msg+0x2c>
    40002744:	528009e1 	mov	w1, #0x4f                  	// #79
    40002748:	17fffffb 	b	40002734 <errata_print_msg+0x14>
    4000274c:	aa0203e3 	mov	x3, x2
    40002750:	b5000062 	cbnz	x2, 4000275c <errata_print_msg+0x3c>
    40002754:	52800a01 	mov	w1, #0x50                  	// #80
    40002758:	17fffff7 	b	40002734 <errata_print_msg+0x14>
    4000275c:	7100041f 	cmp	w0, #0x1
    40002760:	540000a0 	b.eq	40002774 <errata_print_msg+0x54>  // b.none
    40002764:	7100081f 	cmp	w0, #0x2
    40002768:	54000180 	b.eq	40002798 <errata_print_msg+0x78>  // b.none
    4000276c:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40002770:	d65f03c0 	ret
    40002774:	aa0103e2 	mov	x2, x1
    40002778:	90000044 	adrp	x4, 4000a000 <__TEXT_END__>
    4000277c:	90000041 	adrp	x1, 4000a000 <__TEXT_END__>
    40002780:	90000040 	adrp	x0, 4000a000 <__TEXT_END__>
    40002784:	91236484 	add	x4, x4, #0x8d9
    40002788:	91238421 	add	x1, x1, #0x8e1
    4000278c:	91239800 	add	x0, x0, #0x8e6
    40002790:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40002794:	14001618 	b	40007ff4 <tf_log>
    40002798:	aa0103e2 	mov	x2, x1
    4000279c:	90000044 	adrp	x4, 4000a000 <__TEXT_END__>
    400027a0:	90000041 	adrp	x1, 4000a000 <__TEXT_END__>
    400027a4:	90000040 	adrp	x0, 4000a000 <__TEXT_END__>
    400027a8:	91243484 	add	x4, x4, #0x90d
    400027ac:	91238421 	add	x1, x1, #0x8e1
    400027b0:	91245800 	add	x0, x0, #0x916
    400027b4:	17fffff7 	b	40002790 <errata_print_msg+0x70>

00000000400027b8 <fdt32_ld>:
    400027b8:	39400401 	ldrb	w1, [x0, #1]
    400027bc:	39400002 	ldrb	w2, [x0]
    400027c0:	aa012042 	orr	x2, x2, x1, lsl #8
    400027c4:	39400801 	ldrb	w1, [x0, #2]
    400027c8:	39400c00 	ldrb	w0, [x0, #3]
    400027cc:	aa014041 	orr	x1, x2, x1, lsl #16
    400027d0:	aa006020 	orr	x0, x1, x0, lsl #24
    400027d4:	5ac00800 	rev	w0, w0
    400027d8:	d65f03c0 	ret

00000000400027dc <fdt32_ld>:
    400027dc:	39400401 	ldrb	w1, [x0, #1]
    400027e0:	39400002 	ldrb	w2, [x0]
    400027e4:	aa012042 	orr	x2, x2, x1, lsl #8
    400027e8:	39400801 	ldrb	w1, [x0, #2]
    400027ec:	39400c00 	ldrb	w0, [x0, #3]
    400027f0:	aa014041 	orr	x1, x2, x1, lsl #16
    400027f4:	aa006020 	orr	x0, x1, x0, lsl #24
    400027f8:	5ac00800 	rev	w0, w0
    400027fc:	d65f03c0 	ret

0000000040002800 <fdt32_ld>:
    40002800:	39400401 	ldrb	w1, [x0, #1]
    40002804:	39400002 	ldrb	w2, [x0]
    40002808:	aa012042 	orr	x2, x2, x1, lsl #8
    4000280c:	39400801 	ldrb	w1, [x0, #2]
    40002810:	39400c00 	ldrb	w0, [x0, #3]
    40002814:	aa014041 	orr	x1, x2, x1, lsl #16
    40002818:	aa006020 	orr	x0, x1, x0, lsl #24
    4000281c:	5ac00800 	rev	w0, w0
    40002820:	d65f03c0 	ret

0000000040002824 <fdt64_ld>:
    40002824:	39400401 	ldrb	w1, [x0, #1]
    40002828:	39400002 	ldrb	w2, [x0]
    4000282c:	aa012042 	orr	x2, x2, x1, lsl #8
    40002830:	39400801 	ldrb	w1, [x0, #2]
    40002834:	aa014041 	orr	x1, x2, x1, lsl #16
    40002838:	39400c02 	ldrb	w2, [x0, #3]
    4000283c:	aa026021 	orr	x1, x1, x2, lsl #24
    40002840:	39401002 	ldrb	w2, [x0, #4]
    40002844:	aa028022 	orr	x2, x1, x2, lsl #32
    40002848:	39401401 	ldrb	w1, [x0, #5]
    4000284c:	aa01a042 	orr	x2, x2, x1, lsl #40
    40002850:	39401801 	ldrb	w1, [x0, #6]
    40002854:	39401c00 	ldrb	w0, [x0, #7]
    40002858:	aa01c041 	orr	x1, x2, x1, lsl #48
    4000285c:	aa00e020 	orr	x0, x1, x0, lsl #56
    40002860:	dac00c00 	rev	x0, x0
    40002864:	d65f03c0 	ret

0000000040002868 <fdt_add_property_>:
    40002868:	a9b97bfd 	stp	x29, x30, [sp, #-112]!
    4000286c:	910003fd 	mov	x29, sp
    40002870:	a90153f3 	stp	x19, x20, [sp, #16]
    40002874:	aa0003f4 	mov	x20, x0
    40002878:	a9025bf5 	stp	x21, x22, [sp, #32]
    4000287c:	aa0203f6 	mov	x22, x2
    40002880:	a90363f7 	stp	x23, x24, [sp, #48]
    40002884:	2a0303f8 	mov	w24, w3
    40002888:	a9046bf9 	stp	x25, x26, [sp, #64]
    4000288c:	a90573fb 	stp	x27, x28, [sp, #80]
    40002890:	f90033e4 	str	x4, [sp, #96]
    40002894:	940001ae 	bl	40002f4c <fdt_check_node_offset_>
    40002898:	2a0003f3 	mov	w19, w0
    4000289c:	37f80900 	tbnz	w0, #31, 400029bc <fdt_add_property_+0x154>
    400028a0:	91003299 	add	x25, x20, #0xc
    400028a4:	9100829a 	add	x26, x20, #0x20
    400028a8:	aa1903e0 	mov	x0, x25
    400028ac:	97ffffd5 	bl	40002800 <fdt32_ld>
    400028b0:	8b204297 	add	x23, x20, w0, uxtw
    400028b4:	aa1603e0 	mov	x0, x22
    400028b8:	940013d6 	bl	40007810 <strlen>
    400028bc:	aa0003f5 	mov	x21, x0
    400028c0:	aa1a03e0 	mov	x0, x26
    400028c4:	97ffffcf 	bl	40002800 <fdt32_ld>
    400028c8:	aa1603e2 	mov	x2, x22
    400028cc:	2a0003e1 	mov	w1, w0
    400028d0:	aa1703e0 	mov	x0, x23
    400028d4:	940001be 	bl	40002fcc <fdt_find_string_>
    400028d8:	b4000080 	cbz	x0, 400028e8 <fdt_add_property_+0x80>
    400028dc:	4b170004 	sub	w4, w0, w23
    400028e0:	52800015 	mov	w21, #0x0                   	// #0
    400028e4:	1400001a 	b	4000294c <fdt_add_property_+0xe4>
    400028e8:	aa1a03e0 	mov	x0, x26
    400028ec:	97ffffc5 	bl	40002800 <fdt32_ld>
    400028f0:	2a0003fc 	mov	w28, w0
    400028f4:	110006b5 	add	w21, w21, #0x1
    400028f8:	aa1903e0 	mov	x0, x25
    400028fc:	97ffffc1 	bl	40002800 <fdt32_ld>
    40002900:	8b204381 	add	x1, x28, w0, uxtw
    40002904:	2a1503e3 	mov	w3, w21
    40002908:	8b010281 	add	x1, x20, x1
    4000290c:	aa1403e0 	mov	x0, x20
    40002910:	52800002 	mov	w2, #0x0                   	// #0
    40002914:	94000609 	bl	40004138 <fdt_splice_>
    40002918:	2a0003e4 	mov	w4, w0
    4000291c:	35fffe20 	cbnz	w0, 400028e0 <fdt_add_property_+0x78>
    40002920:	aa1a03e0 	mov	x0, x26
    40002924:	97ffffb7 	bl	40002800 <fdt32_ld>
    40002928:	0b0002a0 	add	w0, w21, w0
    4000292c:	97ffff51 	bl	40002670 <cpu_to_fdt32>
    40002930:	b9002280 	str	w0, [x20, #32]
    40002934:	93407ea2 	sxtw	x2, w21
    40002938:	aa1603e1 	mov	x1, x22
    4000293c:	8b1c02e0 	add	x0, x23, x28
    40002940:	94000948 	bl	40004e60 <memcpy>
    40002944:	52800035 	mov	w21, #0x1                   	// #1
    40002948:	2a1c03e4 	mov	w4, w28
    4000294c:	37f805e4 	tbnz	w4, #31, 40002a08 <fdt_add_property_+0x1a0>
    40002950:	91002280 	add	x0, x20, #0x8
    40002954:	b9006fe4 	str	w4, [sp, #108]
    40002958:	97ffffaa 	bl	40002800 <fdt32_ld>
    4000295c:	93407e61 	sxtw	x1, w19
    40002960:	11000f03 	add	w3, w24, #0x3
    40002964:	8b204021 	add	x1, x1, w0, uxtw
    40002968:	121e7463 	and	w3, w3, #0xfffffffc
    4000296c:	f94033e0 	ldr	x0, [sp, #96]
    40002970:	8b010281 	add	x1, x20, x1
    40002974:	11003063 	add	w3, w3, #0xc
    40002978:	52800002 	mov	w2, #0x0                   	// #0
    4000297c:	f9000001 	str	x1, [x0]
    40002980:	aa1403e0 	mov	x0, x20
    40002984:	94000617 	bl	400041e0 <fdt_splice_struct_>
    40002988:	2a0003f3 	mov	w19, w0
    4000298c:	b9406fe4 	ldr	w4, [sp, #108]
    40002990:	34000260 	cbz	w0, 400029dc <fdt_add_property_+0x174>
    40002994:	34000155 	cbz	w21, 400029bc <fdt_add_property_+0x154>
    40002998:	aa1603e0 	mov	x0, x22
    4000299c:	9400139d 	bl	40007810 <strlen>
    400029a0:	aa0003e3 	mov	x3, x0
    400029a4:	aa1a03e0 	mov	x0, x26
    400029a8:	97ffff96 	bl	40002800 <fdt32_ld>
    400029ac:	51000400 	sub	w0, w0, #0x1
    400029b0:	4b030000 	sub	w0, w0, w3
    400029b4:	97ffff2f 	bl	40002670 <cpu_to_fdt32>
    400029b8:	b9002280 	str	w0, [x20, #32]
    400029bc:	2a1303e0 	mov	w0, w19
    400029c0:	a94153f3 	ldp	x19, x20, [sp, #16]
    400029c4:	a9425bf5 	ldp	x21, x22, [sp, #32]
    400029c8:	a94363f7 	ldp	x23, x24, [sp, #48]
    400029cc:	a9446bf9 	ldp	x25, x26, [sp, #64]
    400029d0:	a94573fb 	ldp	x27, x28, [sp, #80]
    400029d4:	a8c77bfd 	ldp	x29, x30, [sp], #112
    400029d8:	d65f03c0 	ret
    400029dc:	f94033e0 	ldr	x0, [sp, #96]
    400029e0:	f9400001 	ldr	x1, [x0]
    400029e4:	52a06000 	mov	w0, #0x3000000             	// #50331648
    400029e8:	b9000020 	str	w0, [x1]
    400029ec:	2a0403e0 	mov	w0, w4
    400029f0:	97ffff20 	bl	40002670 <cpu_to_fdt32>
    400029f4:	b9000820 	str	w0, [x1, #8]
    400029f8:	2a1803e0 	mov	w0, w24
    400029fc:	97ffff1d 	bl	40002670 <cpu_to_fdt32>
    40002a00:	b9000420 	str	w0, [x1, #4]
    40002a04:	17ffffee 	b	400029bc <fdt_add_property_+0x154>
    40002a08:	2a0403f3 	mov	w19, w4
    40002a0c:	17ffffec 	b	400029bc <fdt_add_property_+0x154>

0000000040002a10 <fdt_add_reserved_memory>:
    40002a10:	a9ba7bfd 	stp	x29, x30, [sp, #-96]!
    40002a14:	910003fd 	mov	x29, sp
    40002a18:	a90153f3 	stp	x19, x20, [sp, #16]
    40002a1c:	aa0003f4 	mov	x20, x0
    40002a20:	a9025bf5 	stp	x21, x22, [sp, #32]
    40002a24:	aa0203f5 	mov	x21, x2
    40002a28:	a90363f7 	stp	x23, x24, [sp, #48]
    40002a2c:	aa0303f7 	mov	x23, x3
    40002a30:	f90023f9 	str	x25, [sp, #64]
    40002a34:	aa0103f9 	mov	x25, x1
    40002a38:	90000041 	adrp	x1, 4000a000 <__TEXT_END__>
    40002a3c:	9114f021 	add	x1, x1, #0x53c
    40002a40:	940004cb 	bl	40003d6c <fdt_path_offset>
    40002a44:	2a0003f3 	mov	w19, w0
    40002a48:	52800001 	mov	w1, #0x0                   	// #0
    40002a4c:	aa1403e0 	mov	x0, x20
    40002a50:	940000ae 	bl	40002d08 <fdt_address_cells>
    40002a54:	2a0003f6 	mov	w22, w0
    40002a58:	52800001 	mov	w1, #0x0                   	// #0
    40002a5c:	aa1403e0 	mov	x0, x20
    40002a60:	940005ac 	bl	40004110 <fdt_size_cells>
    40002a64:	2a0003f8 	mov	w24, w0
    40002a68:	36f80373 	tbz	w19, #31, 40002ad4 <fdt_add_reserved_memory+0xc4>
    40002a6c:	aa1403e0 	mov	x0, x20
    40002a70:	90000042 	adrp	x2, 4000a000 <__TEXT_END__>
    40002a74:	52800001 	mov	w1, #0x0                   	// #0
    40002a78:	9114f442 	add	x2, x2, #0x53d
    40002a7c:	9400004a 	bl	40002ba4 <fdt_add_subnode>
    40002a80:	2a0003f3 	mov	w19, w0
    40002a84:	37f807e0 	tbnz	w0, #31, 40002b80 <fdt_add_reserved_memory+0x170>
    40002a88:	2a0003e1 	mov	w1, w0
    40002a8c:	2a1603e3 	mov	w3, w22
    40002a90:	aa1403e0 	mov	x0, x20
    40002a94:	90000042 	adrp	x2, 4000a000 <__TEXT_END__>
    40002a98:	91153442 	add	x2, x2, #0x54d
    40002a9c:	94000591 	bl	400040e0 <fdt_setprop_u32>
    40002aa0:	2a1803e3 	mov	w3, w24
    40002aa4:	2a1303e1 	mov	w1, w19
    40002aa8:	aa1403e0 	mov	x0, x20
    40002aac:	90000042 	adrp	x2, 4000a000 <__TEXT_END__>
    40002ab0:	91157042 	add	x2, x2, #0x55c
    40002ab4:	9400058b 	bl	400040e0 <fdt_setprop_u32>
    40002ab8:	90000042 	adrp	x2, 4000a000 <__TEXT_END__>
    40002abc:	2a1303e1 	mov	w1, w19
    40002ac0:	9115a042 	add	x2, x2, #0x568
    40002ac4:	aa1403e0 	mov	x0, x20
    40002ac8:	52800004 	mov	w4, #0x0                   	// #0
    40002acc:	d2800003 	mov	x3, #0x0                   	// #0
    40002ad0:	94000538 	bl	40003fb0 <fdt_setprop>
    40002ad4:	710006df 	cmp	w22, #0x1
    40002ad8:	5400062d 	b.le	40002b9c <fdt_add_reserved_memory+0x18c>
    40002adc:	d360fea0 	lsr	x0, x21, #32
    40002ae0:	97fffee2 	bl	40002668 <cpu_to_fdt32>
    40002ae4:	52800023 	mov	w3, #0x1                   	// #1
    40002ae8:	b90053e0 	str	w0, [sp, #80]
    40002aec:	2a1503e0 	mov	w0, w21
    40002af0:	910143f6 	add	x22, sp, #0x50
    40002af4:	97fffedd 	bl	40002668 <cpu_to_fdt32>
    40002af8:	2a0303e1 	mov	w1, w3
    40002afc:	11000475 	add	w21, w3, #0x1
    40002b00:	7100071f 	cmp	w24, #0x1
    40002b04:	b8217ac0 	str	w0, [x22, x1, lsl #2]
    40002b08:	540000cd 	b.le	40002b20 <fdt_add_reserved_memory+0x110>
    40002b0c:	d37e06b5 	ubfiz	x21, x21, #2, #2
    40002b10:	d360fee0 	lsr	x0, x23, #32
    40002b14:	97fffed5 	bl	40002668 <cpu_to_fdt32>
    40002b18:	b8356ac0 	str	w0, [x22, x21]
    40002b1c:	11000875 	add	w21, w3, #0x2
    40002b20:	2a1703e0 	mov	w0, w23
    40002b24:	97fffed1 	bl	40002668 <cpu_to_fdt32>
    40002b28:	2a1303e1 	mov	w1, w19
    40002b2c:	aa1903e2 	mov	x2, x25
    40002b30:	b8355ac0 	str	w0, [x22, w21, uxtw #2]
    40002b34:	aa1403e0 	mov	x0, x20
    40002b38:	9400001b 	bl	40002ba4 <fdt_add_subnode>
    40002b3c:	2a0003f3 	mov	w19, w0
    40002b40:	2a0003e1 	mov	w1, w0
    40002b44:	52800004 	mov	w4, #0x0                   	// #0
    40002b48:	d2800003 	mov	x3, #0x0                   	// #0
    40002b4c:	aa1403e0 	mov	x0, x20
    40002b50:	90000042 	adrp	x2, 4000a000 <__TEXT_END__>
    40002b54:	9115bc42 	add	x2, x2, #0x56f
    40002b58:	94000516 	bl	40003fb0 <fdt_setprop>
    40002b5c:	2a1303e1 	mov	w1, w19
    40002b60:	110006a4 	add	w4, w21, #0x1
    40002b64:	52800013 	mov	w19, #0x0                   	// #0
    40002b68:	aa1603e3 	mov	x3, x22
    40002b6c:	531e7484 	lsl	w4, w4, #2
    40002b70:	aa1403e0 	mov	x0, x20
    40002b74:	90000042 	adrp	x2, 4000a000 <__TEXT_END__>
    40002b78:	9115d842 	add	x2, x2, #0x576
    40002b7c:	9400050d 	bl	40003fb0 <fdt_setprop>
    40002b80:	2a1303e0 	mov	w0, w19
    40002b84:	a94153f3 	ldp	x19, x20, [sp, #16]
    40002b88:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40002b8c:	a94363f7 	ldp	x23, x24, [sp, #48]
    40002b90:	f94023f9 	ldr	x25, [sp, #64]
    40002b94:	a8c67bfd 	ldp	x29, x30, [sp], #96
    40002b98:	d65f03c0 	ret
    40002b9c:	52800003 	mov	w3, #0x0                   	// #0
    40002ba0:	17ffffd3 	b	40002aec <fdt_add_reserved_memory+0xdc>

0000000040002ba4 <fdt_add_subnode>:
    40002ba4:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    40002ba8:	910003fd 	mov	x29, sp
    40002bac:	a90153f3 	stp	x19, x20, [sp, #16]
    40002bb0:	aa0003f4 	mov	x20, x0
    40002bb4:	aa0203f3 	mov	x19, x2
    40002bb8:	aa0203e0 	mov	x0, x2
    40002bbc:	f90013f5 	str	x21, [sp, #32]
    40002bc0:	2a0103f5 	mov	w21, w1
    40002bc4:	94001313 	bl	40007810 <strlen>
    40002bc8:	aa1303e2 	mov	x2, x19
    40002bcc:	2a0003e3 	mov	w3, w0
    40002bd0:	2a1503e1 	mov	w1, w21
    40002bd4:	aa1403e0 	mov	x0, x20
    40002bd8:	a94153f3 	ldp	x19, x20, [sp, #16]
    40002bdc:	f94013f5 	ldr	x21, [sp, #32]
    40002be0:	a8c37bfd 	ldp	x29, x30, [sp], #48
    40002be4:	14000001 	b	40002be8 <fdt_add_subnode_namelen>

0000000040002be8 <fdt_add_subnode_namelen>:
    40002be8:	a9ba7bfd 	stp	x29, x30, [sp, #-96]!
    40002bec:	910003fd 	mov	x29, sp
    40002bf0:	a90153f3 	stp	x19, x20, [sp, #16]
    40002bf4:	aa0003f3 	mov	x19, x0
    40002bf8:	2a0103f4 	mov	w20, w1
    40002bfc:	a9025bf5 	stp	x21, x22, [sp, #32]
    40002c00:	aa0203f6 	mov	x22, x2
    40002c04:	2a0303f5 	mov	w21, w3
    40002c08:	a90363f7 	stp	x23, x24, [sp, #48]
    40002c0c:	f90023f9 	str	x25, [sp, #64]
    40002c10:	940004cb 	bl	40003f3c <fdt_rw_probe_>
    40002c14:	350006a0 	cbnz	w0, 40002ce8 <fdt_add_subnode_namelen+0x100>
    40002c18:	2a1503e3 	mov	w3, w21
    40002c1c:	aa1603e2 	mov	x2, x22
    40002c20:	2a1403e1 	mov	w1, w20
    40002c24:	aa1303e0 	mov	x0, x19
    40002c28:	940005bf 	bl	40004324 <fdt_subnode_offset_namelen>
    40002c2c:	36f806a0 	tbz	w0, #31, 40002d00 <fdt_add_subnode_namelen+0x118>
    40002c30:	3100041f 	cmn	w0, #0x1
    40002c34:	540005a1 	b.ne	40002ce8 <fdt_add_subnode_namelen+0x100>  // b.any
    40002c38:	910173e2 	add	x2, sp, #0x5c
    40002c3c:	2a1403e1 	mov	w1, w20
    40002c40:	aa1303e0 	mov	x0, x19
    40002c44:	940002d6 	bl	4000379c <fdt_next_tag>
    40002c48:	b9405ff7 	ldr	w23, [sp, #92]
    40002c4c:	910173e2 	add	x2, sp, #0x5c
    40002c50:	aa1303e0 	mov	x0, x19
    40002c54:	2a1703e1 	mov	w1, w23
    40002c58:	940002d1 	bl	4000379c <fdt_next_tag>
    40002c5c:	51000c00 	sub	w0, w0, #0x3
    40002c60:	7100041f 	cmp	w0, #0x1
    40002c64:	54ffff29 	b.ls	40002c48 <fdt_add_subnode_namelen+0x60>  // b.plast
    40002c68:	93407ef8 	sxtw	x24, w23
    40002c6c:	110012b4 	add	w20, w21, #0x4
    40002c70:	91002260 	add	x0, x19, #0x8
    40002c74:	121e7694 	and	w20, w20, #0xfffffffc
    40002c78:	97fffee2 	bl	40002800 <fdt32_ld>
    40002c7c:	8b204318 	add	x24, x24, w0, uxtw
    40002c80:	8b180279 	add	x25, x19, x24
    40002c84:	11002294 	add	w20, w20, #0x8
    40002c88:	2a1403e3 	mov	w3, w20
    40002c8c:	aa1903e1 	mov	x1, x25
    40002c90:	aa1303e0 	mov	x0, x19
    40002c94:	52800002 	mov	w2, #0x0                   	// #0
    40002c98:	94000552 	bl	400041e0 <fdt_splice_struct_>
    40002c9c:	35000260 	cbnz	w0, 40002ce8 <fdt_add_subnode_namelen+0x100>
    40002ca0:	52a02000 	mov	w0, #0x1000000             	// #16777216
    40002ca4:	b8386a60 	str	w0, [x19, x24]
    40002ca8:	110006a0 	add	w0, w21, #0x1
    40002cac:	91001333 	add	x19, x25, #0x4
    40002cb0:	52800001 	mov	w1, #0x0                   	// #0
    40002cb4:	8b34c334 	add	x20, x25, w20, sxtw
    40002cb8:	93407c00 	sxtw	x0, w0
    40002cbc:	91000c00 	add	x0, x0, #0x3
    40002cc0:	927ef402 	and	x2, x0, #0xfffffffffffffffc
    40002cc4:	aa1303e0 	mov	x0, x19
    40002cc8:	9400087b 	bl	40004eb4 <memset>
    40002ccc:	93407ea2 	sxtw	x2, w21
    40002cd0:	aa1603e1 	mov	x1, x22
    40002cd4:	aa1303e0 	mov	x0, x19
    40002cd8:	94000862 	bl	40004e60 <memcpy>
    40002cdc:	52a04000 	mov	w0, #0x2000000             	// #33554432
    40002ce0:	b81fc280 	stur	w0, [x20, #-4]
    40002ce4:	2a1703e0 	mov	w0, w23
    40002ce8:	a94153f3 	ldp	x19, x20, [sp, #16]
    40002cec:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40002cf0:	a94363f7 	ldp	x23, x24, [sp, #48]
    40002cf4:	f94023f9 	ldr	x25, [sp, #64]
    40002cf8:	a8c67bfd 	ldp	x29, x30, [sp], #96
    40002cfc:	d65f03c0 	ret
    40002d00:	12800020 	mov	w0, #0xfffffffe            	// #-2
    40002d04:	17fffff9 	b	40002ce8 <fdt_add_subnode_namelen+0x100>

0000000040002d08 <fdt_address_cells>:
    40002d08:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40002d0c:	90000042 	adrp	x2, 4000a000 <__TEXT_END__>
    40002d10:	91153442 	add	x2, x2, #0x54d
    40002d14:	910003fd 	mov	x29, sp
    40002d18:	9400002b 	bl	40002dc4 <fdt_cells>
    40002d1c:	340000c0 	cbz	w0, 40002d34 <fdt_address_cells+0x2c>
    40002d20:	3100041f 	cmn	w0, #0x1
    40002d24:	54000041 	b.ne	40002d2c <fdt_address_cells+0x24>  // b.any
    40002d28:	52800040 	mov	w0, #0x2                   	// #2
    40002d2c:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40002d30:	d65f03c0 	ret
    40002d34:	128001a0 	mov	w0, #0xfffffff2            	// #-14
    40002d38:	17fffffd 	b	40002d2c <fdt_address_cells+0x24>

0000000040002d3c <fdt_blocks_misordered_>:
    40002d3c:	aa0003e3 	mov	x3, x0
    40002d40:	2a0103e4 	mov	w4, w1
    40002d44:	2a0203e5 	mov	w5, w2
    40002d48:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40002d4c:	91004000 	add	x0, x0, #0x10
    40002d50:	910003fd 	mov	x29, sp
    40002d54:	97fffeab 	bl	40002800 <fdt32_ld>
    40002d58:	71009c1f 	cmp	w0, #0x27
    40002d5c:	54000309 	b.ls	40002dbc <fdt_blocks_misordered_+0x80>  // b.plast
    40002d60:	2a0003e7 	mov	w7, w0
    40002d64:	91002060 	add	x0, x3, #0x8
    40002d68:	97fffea6 	bl	40002800 <fdt32_ld>
    40002d6c:	0b070084 	add	w4, w4, w7
    40002d70:	2a0003e6 	mov	w6, w0
    40002d74:	6b04001f 	cmp	w0, w4
    40002d78:	54000223 	b.cc	40002dbc <fdt_blocks_misordered_+0x80>  // b.lo, b.ul, b.last
    40002d7c:	91003060 	add	x0, x3, #0xc
    40002d80:	97fffea0 	bl	40002800 <fdt32_ld>
    40002d84:	0b0600a5 	add	w5, w5, w6
    40002d88:	2a0003e4 	mov	w4, w0
    40002d8c:	6b05001f 	cmp	w0, w5
    40002d90:	54000163 	b.cc	40002dbc <fdt_blocks_misordered_+0x80>  // b.lo, b.ul, b.last
    40002d94:	91001060 	add	x0, x3, #0x4
    40002d98:	97fffe9a 	bl	40002800 <fdt32_ld>
    40002d9c:	2a0003e5 	mov	w5, w0
    40002da0:	91008060 	add	x0, x3, #0x20
    40002da4:	97fffe97 	bl	40002800 <fdt32_ld>
    40002da8:	0b000084 	add	w4, w4, w0
    40002dac:	6b0400bf 	cmp	w5, w4
    40002db0:	1a9f27e0 	cset	w0, cc  // cc = lo, ul, last
    40002db4:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40002db8:	d65f03c0 	ret
    40002dbc:	52800020 	mov	w0, #0x1                   	// #1
    40002dc0:	17fffffd 	b	40002db4 <fdt_blocks_misordered_+0x78>

0000000040002dc4 <fdt_cells>:
    40002dc4:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40002dc8:	910003fd 	mov	x29, sp
    40002dcc:	910073e3 	add	x3, sp, #0x1c
    40002dd0:	940001b7 	bl	400034ac <fdt_getprop>
    40002dd4:	aa0003e1 	mov	x1, x0
    40002dd8:	b9401fe0 	ldr	w0, [sp, #28]
    40002ddc:	b40001c1 	cbz	x1, 40002e14 <fdt_cells+0x50>
    40002de0:	7100101f 	cmp	w0, #0x4
    40002de4:	540001c1 	b.ne	40002e1c <fdt_cells+0x58>  // b.any
    40002de8:	b9400021 	ldr	w1, [x1]
    40002dec:	d3505c22 	ubfx	x2, x1, #16, #8
    40002df0:	d3483c20 	ubfx	x0, x1, #8, #8
    40002df4:	53185c42 	lsl	w2, w2, #8
    40002df8:	2a004040 	orr	w0, w2, w0, lsl #16
    40002dfc:	53187c22 	lsr	w2, w1, #24
    40002e00:	2a016041 	orr	w1, w2, w1, lsl #24
    40002e04:	2a010000 	orr	w0, w0, w1
    40002e08:	128001a1 	mov	w1, #0xfffffff2            	// #-14
    40002e0c:	7100101f 	cmp	w0, #0x4
    40002e10:	1a819000 	csel	w0, w0, w1, ls  // ls = plast
    40002e14:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40002e18:	d65f03c0 	ret
    40002e1c:	128001a0 	mov	w0, #0xfffffff2            	// #-14
    40002e20:	17fffffd 	b	40002e14 <fdt_cells+0x50>

0000000040002e24 <fdt_check_header>:
    40002e24:	aa0003e3 	mov	x3, x0
    40002e28:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40002e2c:	910003fd 	mov	x29, sp
    40002e30:	97fffe62 	bl	400027b8 <fdt32_ld>
    40002e34:	529fdda1 	mov	w1, #0xfeed                	// #65261
    40002e38:	72ba01a1 	movk	w1, #0xd00d, lsl #16
    40002e3c:	6b01001f 	cmp	w0, w1
    40002e40:	540007e1 	b.ne	40002f3c <fdt_check_header+0x118>  // b.any
    40002e44:	91005060 	add	x0, x3, #0x14
    40002e48:	97fffe5c 	bl	400027b8 <fdt32_ld>
    40002e4c:	2a0003e7 	mov	w7, w0
    40002e50:	7100041f 	cmp	w0, #0x1
    40002e54:	54000789 	b.ls	40002f44 <fdt_check_header+0x120>  // b.plast
    40002e58:	91006060 	add	x0, x3, #0x18
    40002e5c:	97fffe57 	bl	400027b8 <fdt32_ld>
    40002e60:	7100441f 	cmp	w0, #0x11
    40002e64:	54000708 	b.hi	40002f44 <fdt_check_header+0x120>  // b.pmore
    40002e68:	6b0000ff 	cmp	w7, w0
    40002e6c:	540006c3 	b.cc	40002f44 <fdt_check_header+0x120>  // b.lo, b.ul, b.last
    40002e70:	aa0303e0 	mov	x0, x3
    40002e74:	940001bc 	bl	40003564 <fdt_header_size>
    40002e78:	aa0003e6 	mov	x6, x0
    40002e7c:	91001060 	add	x0, x3, #0x4
    40002e80:	97fffe4e 	bl	400027b8 <fdt32_ld>
    40002e84:	2a0003e5 	mov	w5, w0
    40002e88:	eb2040df 	cmp	x6, w0, uxtw
    40002e8c:	54000248 	b.hi	40002ed4 <fdt_check_header+0xb0>  // b.pmore
    40002e90:	37f80220 	tbnz	w0, #31, 40002ed4 <fdt_check_header+0xb0>
    40002e94:	91004060 	add	x0, x3, #0x10
    40002e98:	97fffe48 	bl	400027b8 <fdt32_ld>
    40002e9c:	6b0000bf 	cmp	w5, w0
    40002ea0:	7a4020c2 	ccmp	w6, w0, #0x2, cs  // cs = hs, nlast
    40002ea4:	54000188 	b.hi	40002ed4 <fdt_check_header+0xb0>  // b.pmore
    40002ea8:	91002060 	add	x0, x3, #0x8
    40002eac:	97fffe43 	bl	400027b8 <fdt32_ld>
    40002eb0:	6b0000bf 	cmp	w5, w0
    40002eb4:	2a0003e4 	mov	w4, w0
    40002eb8:	1a9f37e8 	cset	w8, cs  // cs = hs, nlast
    40002ebc:	6b0000df 	cmp	w6, w0
    40002ec0:	1a9f87e0 	cset	w0, ls  // ls = plast
    40002ec4:	710040ff 	cmp	w7, #0x10
    40002ec8:	0a000108 	and	w8, w8, w0
    40002ecc:	54000088 	b.hi	40002edc <fdt_check_header+0xb8>  // b.pmore
    40002ed0:	35000168 	cbnz	w8, 40002efc <fdt_check_header+0xd8>
    40002ed4:	128000e0 	mov	w0, #0xfffffff8            	// #-8
    40002ed8:	14000017 	b	40002f34 <fdt_check_header+0x110>
    40002edc:	91009060 	add	x0, x3, #0x24
    40002ee0:	97fffe36 	bl	400027b8 <fdt32_ld>
    40002ee4:	34ffff88 	cbz	w8, 40002ed4 <fdt_check_header+0xb0>
    40002ee8:	2b040000 	adds	w0, w0, w4
    40002eec:	54ffff42 	b.cs	40002ed4 <fdt_check_header+0xb0>  // b.hs, b.nlast
    40002ef0:	6b0000df 	cmp	w6, w0
    40002ef4:	7a4090a0 	ccmp	w5, w0, #0x0, ls  // ls = plast
    40002ef8:	54fffee3 	b.cc	40002ed4 <fdt_check_header+0xb0>  // b.lo, b.ul, b.last
    40002efc:	91003060 	add	x0, x3, #0xc
    40002f00:	97fffe2e 	bl	400027b8 <fdt32_ld>
    40002f04:	2a0003e4 	mov	w4, w0
    40002f08:	91008060 	add	x0, x3, #0x20
    40002f0c:	97fffe2b 	bl	400027b8 <fdt32_ld>
    40002f10:	6b0400df 	cmp	w6, w4
    40002f14:	7a4490a0 	ccmp	w5, w4, #0x0, ls  // ls = plast
    40002f18:	54fffde3 	b.cc	40002ed4 <fdt_check_header+0xb0>  // b.lo, b.ul, b.last
    40002f1c:	2b000084 	adds	w4, w4, w0
    40002f20:	54fffda2 	b.cs	40002ed4 <fdt_check_header+0xb0>  // b.hs, b.nlast
    40002f24:	6b0400df 	cmp	w6, w4
    40002f28:	128000e0 	mov	w0, #0xfffffff8            	// #-8
    40002f2c:	7a4490a0 	ccmp	w5, w4, #0x0, ls  // ls = plast
    40002f30:	1a9f3000 	csel	w0, w0, wzr, cc  // cc = lo, ul, last
    40002f34:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40002f38:	d65f03c0 	ret
    40002f3c:	12800100 	mov	w0, #0xfffffff7            	// #-9
    40002f40:	17fffffd 	b	40002f34 <fdt_check_header+0x110>
    40002f44:	12800120 	mov	w0, #0xfffffff6            	// #-10
    40002f48:	17fffffb 	b	40002f34 <fdt_check_header+0x110>

0000000040002f4c <fdt_check_node_offset_>:
    40002f4c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40002f50:	910003fd 	mov	x29, sp
    40002f54:	b9001fe1 	str	w1, [sp, #28]
    40002f58:	36f80081 	tbz	w1, #31, 40002f68 <fdt_check_node_offset_+0x1c>
    40002f5c:	12800060 	mov	w0, #0xfffffffc            	// #-4
    40002f60:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40002f64:	d65f03c0 	ret
    40002f68:	2a0103e2 	mov	w2, w1
    40002f6c:	f240045f 	tst	x2, #0x3
    40002f70:	54ffff61 	b.ne	40002f5c <fdt_check_node_offset_+0x10>  // b.any
    40002f74:	910073e2 	add	x2, sp, #0x1c
    40002f78:	94000209 	bl	4000379c <fdt_next_tag>
    40002f7c:	7100041f 	cmp	w0, #0x1
    40002f80:	54fffee1 	b.ne	40002f5c <fdt_check_node_offset_+0x10>  // b.any
    40002f84:	b9401fe0 	ldr	w0, [sp, #28]
    40002f88:	17fffff6 	b	40002f60 <fdt_check_node_offset_+0x14>

0000000040002f8c <fdt_check_prop_offset_>:
    40002f8c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40002f90:	910003fd 	mov	x29, sp
    40002f94:	b9001fe1 	str	w1, [sp, #28]
    40002f98:	36f80081 	tbz	w1, #31, 40002fa8 <fdt_check_prop_offset_+0x1c>
    40002f9c:	12800060 	mov	w0, #0xfffffffc            	// #-4
    40002fa0:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40002fa4:	d65f03c0 	ret
    40002fa8:	2a0103e2 	mov	w2, w1
    40002fac:	f240045f 	tst	x2, #0x3
    40002fb0:	54ffff61 	b.ne	40002f9c <fdt_check_prop_offset_+0x10>  // b.any
    40002fb4:	910073e2 	add	x2, sp, #0x1c
    40002fb8:	940001f9 	bl	4000379c <fdt_next_tag>
    40002fbc:	71000c1f 	cmp	w0, #0x3
    40002fc0:	54fffee1 	b.ne	40002f9c <fdt_check_prop_offset_+0x10>  // b.any
    40002fc4:	b9401fe0 	ldr	w0, [sp, #28]
    40002fc8:	17fffff6 	b	40002fa0 <fdt_check_prop_offset_+0x14>

0000000040002fcc <fdt_find_string_>:
    40002fcc:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    40002fd0:	910003fd 	mov	x29, sp
    40002fd4:	a90153f3 	stp	x19, x20, [sp, #16]
    40002fd8:	aa0003f3 	mov	x19, x0
    40002fdc:	93407c34 	sxtw	x20, w1
    40002fe0:	aa0203e0 	mov	x0, x2
    40002fe4:	a9025bf5 	stp	x21, x22, [sp, #32]
    40002fe8:	aa0203f5 	mov	x21, x2
    40002fec:	94001209 	bl	40007810 <strlen>
    40002ff0:	11000400 	add	w0, w0, #0x1
    40002ff4:	cb20c294 	sub	x20, x20, w0, sxtw
    40002ff8:	93407c16 	sxtw	x22, w0
    40002ffc:	8b140274 	add	x20, x19, x20
    40003000:	eb14027f 	cmp	x19, x20
    40003004:	540000e9 	b.ls	40003020 <fdt_find_string_+0x54>  // b.plast
    40003008:	d2800013 	mov	x19, #0x0                   	// #0
    4000300c:	aa1303e0 	mov	x0, x19
    40003010:	a94153f3 	ldp	x19, x20, [sp, #16]
    40003014:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40003018:	a8c37bfd 	ldp	x29, x30, [sp], #48
    4000301c:	d65f03c0 	ret
    40003020:	aa1603e2 	mov	x2, x22
    40003024:	aa1503e1 	mov	x1, x21
    40003028:	aa1303e0 	mov	x0, x19
    4000302c:	94000780 	bl	40004e2c <memcmp>
    40003030:	34fffee0 	cbz	w0, 4000300c <fdt_find_string_+0x40>
    40003034:	91000673 	add	x19, x19, #0x1
    40003038:	17fffff2 	b	40003000 <fdt_find_string_+0x34>

000000004000303c <fdt_first_property_offset>:
    4000303c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40003040:	910003fd 	mov	x29, sp
    40003044:	f9000bf3 	str	x19, [sp, #16]
    40003048:	aa0003f3 	mov	x19, x0
    4000304c:	97ffffc0 	bl	40002f4c <fdt_check_node_offset_>
    40003050:	37f800c0 	tbnz	w0, #31, 40003068 <fdt_first_property_offset+0x2c>
    40003054:	2a0003e1 	mov	w1, w0
    40003058:	aa1303e0 	mov	x0, x19
    4000305c:	f9400bf3 	ldr	x19, [sp, #16]
    40003060:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40003064:	14000869 	b	40005208 <nextprop_>
    40003068:	f9400bf3 	ldr	x19, [sp, #16]
    4000306c:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40003070:	d65f03c0 	ret

0000000040003074 <fdt_first_subnode>:
    40003074:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40003078:	910003fd 	mov	x29, sp
    4000307c:	910073e2 	add	x2, sp, #0x1c
    40003080:	b9001fff 	str	wzr, [sp, #28]
    40003084:	94000178 	bl	40003664 <fdt_next_node>
    40003088:	37f800c0 	tbnz	w0, #31, 400030a0 <fdt_first_subnode+0x2c>
    4000308c:	b9401fe1 	ldr	w1, [sp, #28]
    40003090:	7100043f 	cmp	w1, #0x1
    40003094:	5a9f0000 	csinv	w0, w0, wzr, eq  // eq = none
    40003098:	a8c27bfd 	ldp	x29, x30, [sp], #32
    4000309c:	d65f03c0 	ret
    400030a0:	12800000 	mov	w0, #0xffffffff            	// #-1
    400030a4:	17fffffd 	b	40003098 <fdt_first_subnode+0x24>

00000000400030a8 <fdt_get_alias_namelen>:
    400030a8:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    400030ac:	910003fd 	mov	x29, sp
    400030b0:	a90153f3 	stp	x19, x20, [sp, #16]
    400030b4:	aa0103f4 	mov	x20, x1
    400030b8:	aa0003f3 	mov	x19, x0
    400030bc:	90000041 	adrp	x1, 4000b000 <plat_power_domain_tree_desc+0x24f>
    400030c0:	91160021 	add	x1, x1, #0x580
    400030c4:	f90013f5 	str	x21, [sp, #32]
    400030c8:	2a0203f5 	mov	w21, w2
    400030cc:	94000328 	bl	40003d6c <fdt_path_offset>
    400030d0:	37f80140 	tbnz	w0, #31, 400030f8 <fdt_get_alias_namelen+0x50>
    400030d4:	2a0003e1 	mov	w1, w0
    400030d8:	2a1503e3 	mov	w3, w21
    400030dc:	aa1403e2 	mov	x2, x20
    400030e0:	aa1303e0 	mov	x0, x19
    400030e4:	a94153f3 	ldp	x19, x20, [sp, #16]
    400030e8:	d2800004 	mov	x4, #0x0                   	// #0
    400030ec:	f94013f5 	ldr	x21, [sp, #32]
    400030f0:	a8c37bfd 	ldp	x29, x30, [sp], #48
    400030f4:	14000101 	b	400034f8 <fdt_getprop_namelen>
    400030f8:	d2800000 	mov	x0, #0x0                   	// #0
    400030fc:	a94153f3 	ldp	x19, x20, [sp, #16]
    40003100:	f94013f5 	ldr	x21, [sp, #32]
    40003104:	a8c37bfd 	ldp	x29, x30, [sp], #48
    40003108:	d65f03c0 	ret

000000004000310c <fdt_get_name>:
    4000310c:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    40003110:	910003fd 	mov	x29, sp
    40003114:	a90153f3 	stp	x19, x20, [sp, #16]
    40003118:	aa0203f4 	mov	x20, x2
    4000311c:	a9025bf5 	stp	x21, x22, [sp, #32]
    40003120:	aa0003f5 	mov	x21, x0
    40003124:	93407c36 	sxtw	x22, w1
    40003128:	91002000 	add	x0, x0, #0x8
    4000312c:	97fffdac 	bl	400027dc <fdt32_ld>
    40003130:	2a0003f3 	mov	w19, w0
    40003134:	aa1503e0 	mov	x0, x21
    40003138:	9400035a 	bl	40003ea0 <fdt_ro_probe_>
    4000313c:	37f80360 	tbnz	w0, #31, 400031a8 <fdt_get_name+0x9c>
    40003140:	2a1603e1 	mov	w1, w22
    40003144:	aa1503e0 	mov	x0, x21
    40003148:	97ffff81 	bl	40002f4c <fdt_check_node_offset_>
    4000314c:	37f802e0 	tbnz	w0, #31, 400031a8 <fdt_get_name+0x9c>
    40003150:	8b3342d3 	add	x19, x22, w19, uxtw
    40003154:	910052a0 	add	x0, x21, #0x14
    40003158:	8b1302b3 	add	x19, x21, x19
    4000315c:	97fffda0 	bl	400027dc <fdt32_ld>
    40003160:	91001273 	add	x19, x19, #0x4
    40003164:	71003c1f 	cmp	w0, #0xf
    40003168:	540000c8 	b.hi	40003180 <fdt_get_name+0x74>  // b.pmore
    4000316c:	aa1303e0 	mov	x0, x19
    40003170:	528005e1 	mov	w1, #0x2f                  	// #47
    40003174:	940011bc 	bl	40007864 <strrchr>
    40003178:	b4000160 	cbz	x0, 400031a4 <fdt_get_name+0x98>
    4000317c:	91000413 	add	x19, x0, #0x1
    40003180:	b4000094 	cbz	x20, 40003190 <fdt_get_name+0x84>
    40003184:	aa1303e0 	mov	x0, x19
    40003188:	940011a2 	bl	40007810 <strlen>
    4000318c:	b9000280 	str	w0, [x20]
    40003190:	aa1303e0 	mov	x0, x19
    40003194:	a94153f3 	ldp	x19, x20, [sp, #16]
    40003198:	a9425bf5 	ldp	x21, x22, [sp, #32]
    4000319c:	a8c37bfd 	ldp	x29, x30, [sp], #48
    400031a0:	d65f03c0 	ret
    400031a4:	12800140 	mov	w0, #0xfffffff5            	// #-11
    400031a8:	b4000054 	cbz	x20, 400031b0 <fdt_get_name+0xa4>
    400031ac:	b9000280 	str	w0, [x20]
    400031b0:	d2800013 	mov	x19, #0x0                   	// #0
    400031b4:	17fffff7 	b	40003190 <fdt_get_name+0x84>

00000000400031b8 <fdt_get_property>:
    400031b8:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    400031bc:	910003fd 	mov	x29, sp
    400031c0:	a90153f3 	stp	x19, x20, [sp, #16]
    400031c4:	aa0003f4 	mov	x20, x0
    400031c8:	aa0203f3 	mov	x19, x2
    400031cc:	aa0203e0 	mov	x0, x2
    400031d0:	a9025bf5 	stp	x21, x22, [sp, #32]
    400031d4:	aa0303f6 	mov	x22, x3
    400031d8:	2a0103f5 	mov	w21, w1
    400031dc:	9400118d 	bl	40007810 <strlen>
    400031e0:	aa1603e4 	mov	x4, x22
    400031e4:	2a0003e3 	mov	w3, w0
    400031e8:	aa1303e2 	mov	x2, x19
    400031ec:	2a1503e1 	mov	w1, w21
    400031f0:	aa1403e0 	mov	x0, x20
    400031f4:	a94153f3 	ldp	x19, x20, [sp, #16]
    400031f8:	a9425bf5 	ldp	x21, x22, [sp, #32]
    400031fc:	a8c37bfd 	ldp	x29, x30, [sp], #48
    40003200:	1400001b 	b	4000326c <fdt_get_property_namelen>

0000000040003204 <fdt_get_property_by_offset_>:
    40003204:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    40003208:	910003fd 	mov	x29, sp
    4000320c:	a90153f3 	stp	x19, x20, [sp, #16]
    40003210:	aa0003f3 	mov	x19, x0
    40003214:	aa0203f4 	mov	x20, x2
    40003218:	f90013f5 	str	x21, [sp, #32]
    4000321c:	93407c35 	sxtw	x21, w1
    40003220:	97ffff5b 	bl	40002f8c <fdt_check_prop_offset_>
    40003224:	36f800a0 	tbz	w0, #31, 40003238 <fdt_get_property_by_offset_+0x34>
    40003228:	b4000054 	cbz	x20, 40003230 <fdt_get_property_by_offset_+0x2c>
    4000322c:	b9000280 	str	w0, [x20]
    40003230:	d2800013 	mov	x19, #0x0                   	// #0
    40003234:	14000009 	b	40003258 <fdt_get_property_by_offset_+0x54>
    40003238:	91002260 	add	x0, x19, #0x8
    4000323c:	97fffd68 	bl	400027dc <fdt32_ld>
    40003240:	8b2042b5 	add	x21, x21, w0, uxtw
    40003244:	8b150273 	add	x19, x19, x21
    40003248:	b4000094 	cbz	x20, 40003258 <fdt_get_property_by_offset_+0x54>
    4000324c:	91001260 	add	x0, x19, #0x4
    40003250:	97fffd63 	bl	400027dc <fdt32_ld>
    40003254:	b9000280 	str	w0, [x20]
    40003258:	aa1303e0 	mov	x0, x19
    4000325c:	a94153f3 	ldp	x19, x20, [sp, #16]
    40003260:	f94013f5 	ldr	x21, [sp, #32]
    40003264:	a8c37bfd 	ldp	x29, x30, [sp], #48
    40003268:	d65f03c0 	ret

000000004000326c <fdt_get_property_namelen>:
    4000326c:	aa0003e6 	mov	x6, x0
    40003270:	2a0103e7 	mov	w7, w1
    40003274:	aa0203e8 	mov	x8, x2
    40003278:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000327c:	91005000 	add	x0, x0, #0x14
    40003280:	910003fd 	mov	x29, sp
    40003284:	97fffd56 	bl	400027dc <fdt32_ld>
    40003288:	71003c1f 	cmp	w0, #0xf
    4000328c:	540000e8 	b.hi	400032a8 <fdt_get_property_namelen+0x3c>  // b.pmore
    40003290:	b4000064 	cbz	x4, 4000329c <fdt_get_property_namelen+0x30>
    40003294:	12800120 	mov	w0, #0xfffffff6            	// #-10
    40003298:	b9000080 	str	w0, [x4]
    4000329c:	d2800000 	mov	x0, #0x0                   	// #0
    400032a0:	a8c17bfd 	ldp	x29, x30, [sp], #16
    400032a4:	d65f03c0 	ret
    400032a8:	a8c17bfd 	ldp	x29, x30, [sp], #16
    400032ac:	aa0803e2 	mov	x2, x8
    400032b0:	2a0703e1 	mov	w1, w7
    400032b4:	aa0603e0 	mov	x0, x6
    400032b8:	d2800005 	mov	x5, #0x0                   	// #0
    400032bc:	14000001 	b	400032c0 <fdt_get_property_namelen_>

00000000400032c0 <fdt_get_property_namelen_>:
    400032c0:	a9ba7bfd 	stp	x29, x30, [sp, #-96]!
    400032c4:	910003fd 	mov	x29, sp
    400032c8:	a9046bf9 	stp	x25, x26, [sp, #64]
    400032cc:	93407c7a 	sxtw	x26, w3
    400032d0:	aa0203f9 	mov	x25, x2
    400032d4:	a90153f3 	stp	x19, x20, [sp, #16]
    400032d8:	a9025bf5 	stp	x21, x22, [sp, #32]
    400032dc:	aa0003f6 	mov	x22, x0
    400032e0:	aa0403f5 	mov	x21, x4
    400032e4:	a90363f7 	stp	x23, x24, [sp, #48]
    400032e8:	aa1a03f7 	mov	x23, x26
    400032ec:	aa0503f8 	mov	x24, x5
    400032f0:	97ffff53 	bl	4000303c <fdt_first_property_offset>
    400032f4:	2a0003f3 	mov	w19, w0
    400032f8:	36f800a0 	tbz	w0, #31, 4000330c <fdt_get_property_namelen_+0x4c>
    400032fc:	b4000055 	cbz	x21, 40003304 <fdt_get_property_namelen_+0x44>
    40003300:	b90002b3 	str	w19, [x21]
    40003304:	d2800014 	mov	x20, #0x0                   	// #0
    40003308:	1400001b 	b	40003374 <fdt_get_property_namelen_+0xb4>
    4000330c:	aa1503e2 	mov	x2, x21
    40003310:	2a1303e1 	mov	w1, w19
    40003314:	aa1603e0 	mov	x0, x22
    40003318:	97ffffbb 	bl	40003204 <fdt_get_property_by_offset_>
    4000331c:	aa0003f4 	mov	x20, x0
    40003320:	b4000380 	cbz	x0, 40003390 <fdt_get_property_namelen_+0xd0>
    40003324:	91002000 	add	x0, x0, #0x8
    40003328:	97fffd2d 	bl	400027dc <fdt32_ld>
    4000332c:	910173e2 	add	x2, sp, #0x5c
    40003330:	2a0003e1 	mov	w1, w0
    40003334:	aa1603e0 	mov	x0, x22
    40003338:	94000018 	bl	40003398 <fdt_get_string>
    4000333c:	b50000a0 	cbnz	x0, 40003350 <fdt_get_property_namelen_+0x90>
    40003340:	2a1303e1 	mov	w1, w19
    40003344:	aa1603e0 	mov	x0, x22
    40003348:	940000f3 	bl	40003714 <fdt_next_property_offset>
    4000334c:	17ffffea 	b	400032f4 <fdt_get_property_namelen_+0x34>
    40003350:	b9405fe1 	ldr	w1, [sp, #92]
    40003354:	6b0102ff 	cmp	w23, w1
    40003358:	54ffff41 	b.ne	40003340 <fdt_get_property_namelen_+0x80>  // b.any
    4000335c:	aa1a03e2 	mov	x2, x26
    40003360:	aa1903e1 	mov	x1, x25
    40003364:	940006b2 	bl	40004e2c <memcmp>
    40003368:	35fffec0 	cbnz	w0, 40003340 <fdt_get_property_namelen_+0x80>
    4000336c:	b4000058 	cbz	x24, 40003374 <fdt_get_property_namelen_+0xb4>
    40003370:	b9000313 	str	w19, [x24]
    40003374:	aa1403e0 	mov	x0, x20
    40003378:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000337c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40003380:	a94363f7 	ldp	x23, x24, [sp, #48]
    40003384:	a9446bf9 	ldp	x25, x26, [sp, #64]
    40003388:	a8c67bfd 	ldp	x29, x30, [sp], #96
    4000338c:	d65f03c0 	ret
    40003390:	12800193 	mov	w19, #0xfffffff3            	// #-13
    40003394:	17ffffda 	b	400032fc <fdt_get_property_namelen_+0x3c>

0000000040003398 <fdt_get_string>:
    40003398:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    4000339c:	910003fd 	mov	x29, sp
    400033a0:	a90153f3 	stp	x19, x20, [sp, #16]
    400033a4:	2a0103f4 	mov	w20, w1
    400033a8:	a9025bf5 	stp	x21, x22, [sp, #32]
    400033ac:	aa0003f5 	mov	x21, x0
    400033b0:	aa0203f6 	mov	x22, x2
    400033b4:	940002bb 	bl	40003ea0 <fdt_ro_probe_>
    400033b8:	2a0003e3 	mov	w3, w0
    400033bc:	37f806c0 	tbnz	w0, #31, 40003494 <fdt_get_string+0xfc>
    400033c0:	910032a0 	add	x0, x21, #0xc
    400033c4:	97fffd06 	bl	400027dc <fdt32_ld>
    400033c8:	0b140013 	add	w19, w0, w20
    400033cc:	6b13007f 	cmp	w3, w19
    400033d0:	540005c9 	b.ls	40003488 <fdt_get_string+0xf0>  // b.plast
    400033d4:	4b130064 	sub	w4, w3, w19
    400033d8:	4b130063 	sub	w3, w3, w19
    400033dc:	aa1503e0 	mov	x0, x21
    400033e0:	97fffcff 	bl	400027dc <fdt32_ld>
    400033e4:	529fdda1 	mov	w1, #0xfeed                	// #65261
    400033e8:	72ba01a1 	movk	w1, #0xd00d, lsl #16
    400033ec:	6b01001f 	cmp	w0, w1
    400033f0:	54000381 	b.ne	40003460 <fdt_get_string+0xc8>  // b.any
    400033f4:	37f804b4 	tbnz	w20, #31, 40003488 <fdt_get_string+0xf0>
    400033f8:	910052a0 	add	x0, x21, #0x14
    400033fc:	97fffcf8 	bl	400027dc <fdt32_ld>
    40003400:	7100401f 	cmp	w0, #0x10
    40003404:	54000129 	b.ls	40003428 <fdt_get_string+0x90>  // b.plast
    40003408:	910082a0 	add	x0, x21, #0x20
    4000340c:	97fffcf4 	bl	400027dc <fdt32_ld>
    40003410:	6b00029f 	cmp	w20, w0
    40003414:	540003a2 	b.cs	40003488 <fdt_get_string+0xf0>  // b.hs, b.nlast
    40003418:	4b140014 	sub	w20, w0, w20
    4000341c:	6b14009f 	cmp	w4, w20
    40003420:	54000049 	b.ls	40003428 <fdt_get_string+0x90>  // b.plast
    40003424:	2a1403e3 	mov	w3, w20
    40003428:	8b3342b3 	add	x19, x21, w19, uxtw
    4000342c:	aa0303e2 	mov	x2, x3
    40003430:	aa1303e0 	mov	x0, x19
    40003434:	52800001 	mov	w1, #0x0                   	// #0
    40003438:	94000672 	bl	40004e00 <memchr>
    4000343c:	b4000340 	cbz	x0, 400034a4 <fdt_get_string+0x10c>
    40003440:	b4000076 	cbz	x22, 4000344c <fdt_get_string+0xb4>
    40003444:	cb130000 	sub	x0, x0, x19
    40003448:	b90002c0 	str	w0, [x22]
    4000344c:	aa1303e0 	mov	x0, x19
    40003450:	a94153f3 	ldp	x19, x20, [sp, #16]
    40003454:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40003458:	a8c37bfd 	ldp	x29, x30, [sp], #48
    4000345c:	d65f03c0 	ret
    40003460:	52802241 	mov	w1, #0x112                 	// #274
    40003464:	72a5fe41 	movk	w1, #0x2ff2, lsl #16
    40003468:	6b01001f 	cmp	w0, w1
    4000346c:	54000121 	b.ne	40003490 <fdt_get_string+0xf8>  // b.any
    40003470:	36f800d4 	tbz	w20, #31, 40003488 <fdt_get_string+0xf0>
    40003474:	4b1403f4 	neg	w20, w20
    40003478:	910082a0 	add	x0, x21, #0x20
    4000347c:	97fffcd8 	bl	400027dc <fdt32_ld>
    40003480:	6b14001f 	cmp	w0, w20
    40003484:	54fffcc2 	b.cs	4000341c <fdt_get_string+0x84>  // b.hs, b.nlast
    40003488:	12800063 	mov	w3, #0xfffffffc            	// #-4
    4000348c:	14000002 	b	40003494 <fdt_get_string+0xfc>
    40003490:	12800183 	mov	w3, #0xfffffff3            	// #-13
    40003494:	b4000056 	cbz	x22, 4000349c <fdt_get_string+0x104>
    40003498:	b90002c3 	str	w3, [x22]
    4000349c:	d2800013 	mov	x19, #0x0                   	// #0
    400034a0:	17ffffeb 	b	4000344c <fdt_get_string+0xb4>
    400034a4:	128000e3 	mov	w3, #0xfffffff8            	// #-8
    400034a8:	17fffffb 	b	40003494 <fdt_get_string+0xfc>

00000000400034ac <fdt_getprop>:
    400034ac:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    400034b0:	910003fd 	mov	x29, sp
    400034b4:	a90153f3 	stp	x19, x20, [sp, #16]
    400034b8:	aa0003f4 	mov	x20, x0
    400034bc:	aa0203f3 	mov	x19, x2
    400034c0:	aa0203e0 	mov	x0, x2
    400034c4:	a9025bf5 	stp	x21, x22, [sp, #32]
    400034c8:	aa0303f6 	mov	x22, x3
    400034cc:	2a0103f5 	mov	w21, w1
    400034d0:	940010d0 	bl	40007810 <strlen>
    400034d4:	aa1603e4 	mov	x4, x22
    400034d8:	2a0003e3 	mov	w3, w0
    400034dc:	aa1303e2 	mov	x2, x19
    400034e0:	2a1503e1 	mov	w1, w21
    400034e4:	aa1403e0 	mov	x0, x20
    400034e8:	a94153f3 	ldp	x19, x20, [sp, #16]
    400034ec:	a9425bf5 	ldp	x21, x22, [sp, #32]
    400034f0:	a8c37bfd 	ldp	x29, x30, [sp], #48
    400034f4:	14000001 	b	400034f8 <fdt_getprop_namelen>

00000000400034f8 <fdt_getprop_namelen>:
    400034f8:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    400034fc:	910003fd 	mov	x29, sp
    40003500:	9100b3e5 	add	x5, sp, #0x2c
    40003504:	f9000bf3 	str	x19, [sp, #16]
    40003508:	aa0003f3 	mov	x19, x0
    4000350c:	97ffff6d 	bl	400032c0 <fdt_get_property_namelen_>
    40003510:	aa0003e3 	mov	x3, x0
    40003514:	b40001c0 	cbz	x0, 4000354c <fdt_getprop_namelen+0x54>
    40003518:	91005260 	add	x0, x19, #0x14
    4000351c:	97fffcb0 	bl	400027dc <fdt32_ld>
    40003520:	71003c1f 	cmp	w0, #0xf
    40003524:	540001c8 	b.hi	4000355c <fdt_getprop_namelen+0x64>  // b.pmore
    40003528:	b9802fe0 	ldrsw	x0, [sp, #44]
    4000352c:	91003000 	add	x0, x0, #0xc
    40003530:	f240081f 	tst	x0, #0x7
    40003534:	54000140 	b.eq	4000355c <fdt_getprop_namelen+0x64>  // b.none
    40003538:	91001060 	add	x0, x3, #0x4
    4000353c:	97fffca8 	bl	400027dc <fdt32_ld>
    40003540:	71001c1f 	cmp	w0, #0x7
    40003544:	540000c9 	b.ls	4000355c <fdt_getprop_namelen+0x64>  // b.plast
    40003548:	91004063 	add	x3, x3, #0x10
    4000354c:	aa0303e0 	mov	x0, x3
    40003550:	f9400bf3 	ldr	x19, [sp, #16]
    40003554:	a8c37bfd 	ldp	x29, x30, [sp], #48
    40003558:	d65f03c0 	ret
    4000355c:	91003063 	add	x3, x3, #0xc
    40003560:	17fffffb 	b	4000354c <fdt_getprop_namelen+0x54>

0000000040003564 <fdt_header_size>:
    40003564:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40003568:	91005000 	add	x0, x0, #0x14
    4000356c:	910003fd 	mov	x29, sp
    40003570:	97fffc92 	bl	400027b8 <fdt32_ld>
    40003574:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40003578:	14000001 	b	4000357c <fdt_header_size_>

000000004000357c <fdt_header_size_>:
    4000357c:	7100041f 	cmp	w0, #0x1
    40003580:	54000109 	b.ls	400035a0 <fdt_header_size_+0x24>  // b.plast
    40003584:	7100081f 	cmp	w0, #0x2
    40003588:	54000100 	b.eq	400035a8 <fdt_header_size_+0x2c>  // b.none
    4000358c:	7100441f 	cmp	w0, #0x11
    40003590:	d2800501 	mov	x1, #0x28                  	// #40
    40003594:	d2800480 	mov	x0, #0x24                  	// #36
    40003598:	9a813000 	csel	x0, x0, x1, cc  // cc = lo, ul, last
    4000359c:	d65f03c0 	ret
    400035a0:	d2800380 	mov	x0, #0x1c                  	// #28
    400035a4:	17fffffe 	b	4000359c <fdt_header_size_+0x20>
    400035a8:	d2800400 	mov	x0, #0x20                  	// #32
    400035ac:	17fffffc 	b	4000359c <fdt_header_size_+0x20>

00000000400035b0 <fdt_mem_rsv>:
    400035b0:	aa0003e3 	mov	x3, x0
    400035b4:	2a0103e5 	mov	w5, w1
    400035b8:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    400035bc:	91004000 	add	x0, x0, #0x10
    400035c0:	910003fd 	mov	x29, sp
    400035c4:	97fffc86 	bl	400027dc <fdt32_ld>
    400035c8:	2a0003e4 	mov	w4, w0
    400035cc:	531c6ca0 	lsl	w0, w5, #4
    400035d0:	2b000086 	adds	w6, w4, w0
    400035d4:	54000162 	b.cs	40003600 <fdt_mem_rsv+0x50>  // b.hs, b.nlast
    400035d8:	91001060 	add	x0, x3, #0x4
    400035dc:	97fffc80 	bl	400027dc <fdt32_ld>
    400035e0:	2a0003e1 	mov	w1, w0
    400035e4:	8b25d080 	add	x0, x4, w5, sxtw #4
    400035e8:	d1004021 	sub	x1, x1, #0x10
    400035ec:	8b000060 	add	x0, x3, x0
    400035f0:	eb26403f 	cmp	x1, w6, uxtw
    400035f4:	9a9f2000 	csel	x0, x0, xzr, cs  // cs = hs, nlast
    400035f8:	a8c17bfd 	ldp	x29, x30, [sp], #16
    400035fc:	d65f03c0 	ret
    40003600:	d2800000 	mov	x0, #0x0                   	// #0
    40003604:	17fffffd 	b	400035f8 <fdt_mem_rsv+0x48>

0000000040003608 <fdt_move>:
    40003608:	37f80262 	tbnz	w2, #31, 40003654 <fdt_move+0x4c>
    4000360c:	aa0003e5 	mov	x5, x0
    40003610:	aa0103e7 	mov	x7, x1
    40003614:	2a0203e6 	mov	w6, w2
    40003618:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000361c:	910003fd 	mov	x29, sp
    40003620:	94000220 	bl	40003ea0 <fdt_ro_probe_>
    40003624:	37f80140 	tbnz	w0, #31, 4000364c <fdt_move+0x44>
    40003628:	910010a0 	add	x0, x5, #0x4
    4000362c:	97fffc63 	bl	400027b8 <fdt32_ld>
    40003630:	6b06001f 	cmp	w0, w6
    40003634:	54000148 	b.hi	4000365c <fdt_move+0x54>  // b.pmore
    40003638:	2a0003e2 	mov	w2, w0
    4000363c:	aa0503e1 	mov	x1, x5
    40003640:	aa0703e0 	mov	x0, x7
    40003644:	9400060f 	bl	40004e80 <memmove>
    40003648:	52800000 	mov	w0, #0x0                   	// #0
    4000364c:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40003650:	d65f03c0 	ret
    40003654:	12800040 	mov	w0, #0xfffffffd            	// #-3
    40003658:	d65f03c0 	ret
    4000365c:	12800040 	mov	w0, #0xfffffffd            	// #-3
    40003660:	17fffffb 	b	4000364c <fdt_move+0x44>

0000000040003664 <fdt_next_node>:
    40003664:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40003668:	aa0003ef 	mov	x15, x0
    4000366c:	aa0203ee 	mov	x14, x2
    40003670:	910003fd 	mov	x29, sp
    40003674:	b9001fff 	str	wzr, [sp, #28]
    40003678:	37f800a1 	tbnz	w1, #31, 4000368c <fdt_next_node+0x28>
    4000367c:	97fffe34 	bl	40002f4c <fdt_check_node_offset_>
    40003680:	b9001fe0 	str	w0, [sp, #28]
    40003684:	2a0003ed 	mov	w13, w0
    40003688:	37f80200 	tbnz	w0, #31, 400036c8 <fdt_next_node+0x64>
    4000368c:	b9401fed 	ldr	w13, [sp, #28]
    40003690:	910073e2 	add	x2, sp, #0x1c
    40003694:	aa0f03e0 	mov	x0, x15
    40003698:	2a0d03e1 	mov	w1, w13
    4000369c:	94000040 	bl	4000379c <fdt_next_tag>
    400036a0:	7100081f 	cmp	w0, #0x2
    400036a4:	54000180 	b.eq	400036d4 <fdt_next_node+0x70>  // b.none
    400036a8:	7100241f 	cmp	w0, #0x9
    400036ac:	54000220 	b.eq	400036f0 <fdt_next_node+0x8c>  // b.none
    400036b0:	7100041f 	cmp	w0, #0x1
    400036b4:	54fffec1 	b.ne	4000368c <fdt_next_node+0x28>  // b.any
    400036b8:	b400008e 	cbz	x14, 400036c8 <fdt_next_node+0x64>
    400036bc:	b94001c0 	ldr	w0, [x14]
    400036c0:	11000400 	add	w0, w0, #0x1
    400036c4:	b90001c0 	str	w0, [x14]
    400036c8:	2a0d03e0 	mov	w0, w13
    400036cc:	a8c27bfd 	ldp	x29, x30, [sp], #32
    400036d0:	d65f03c0 	ret
    400036d4:	b4fffdce 	cbz	x14, 4000368c <fdt_next_node+0x28>
    400036d8:	b94001c1 	ldr	w1, [x14]
    400036dc:	51000421 	sub	w1, w1, #0x1
    400036e0:	b90001c1 	str	w1, [x14]
    400036e4:	36fffd41 	tbz	w1, #31, 4000368c <fdt_next_node+0x28>
    400036e8:	b9401fed 	ldr	w13, [sp, #28]
    400036ec:	17fffff7 	b	400036c8 <fdt_next_node+0x64>
    400036f0:	b9401fed 	ldr	w13, [sp, #28]
    400036f4:	36f800cd 	tbz	w13, #31, 4000370c <fdt_next_node+0xa8>
    400036f8:	310021bf 	cmn	w13, #0x8
    400036fc:	54fffe61 	b.ne	400036c8 <fdt_next_node+0x64>  // b.any
    40003700:	f10001df 	cmp	x14, #0x0
    40003704:	5a9f11ad 	csinv	w13, w13, wzr, ne  // ne = any
    40003708:	17fffff0 	b	400036c8 <fdt_next_node+0x64>
    4000370c:	1280000d 	mov	w13, #0xffffffff            	// #-1
    40003710:	17ffffee 	b	400036c8 <fdt_next_node+0x64>

0000000040003714 <fdt_next_property_offset>:
    40003714:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40003718:	910003fd 	mov	x29, sp
    4000371c:	f9000bf3 	str	x19, [sp, #16]
    40003720:	aa0003f3 	mov	x19, x0
    40003724:	97fffe1a 	bl	40002f8c <fdt_check_prop_offset_>
    40003728:	37f800c0 	tbnz	w0, #31, 40003740 <fdt_next_property_offset+0x2c>
    4000372c:	2a0003e1 	mov	w1, w0
    40003730:	aa1303e0 	mov	x0, x19
    40003734:	f9400bf3 	ldr	x19, [sp, #16]
    40003738:	a8c27bfd 	ldp	x29, x30, [sp], #32
    4000373c:	140006b3 	b	40005208 <nextprop_>
    40003740:	f9400bf3 	ldr	x19, [sp, #16]
    40003744:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40003748:	d65f03c0 	ret

000000004000374c <fdt_next_subnode>:
    4000374c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40003750:	aa0003f2 	mov	x18, x0
    40003754:	52800020 	mov	w0, #0x1                   	// #1
    40003758:	910003fd 	mov	x29, sp
    4000375c:	b9001fe0 	str	w0, [sp, #28]
    40003760:	910073e2 	add	x2, sp, #0x1c
    40003764:	aa1203e0 	mov	x0, x18
    40003768:	97ffffbf 	bl	40003664 <fdt_next_node>
    4000376c:	2a0003e1 	mov	w1, w0
    40003770:	37f80120 	tbnz	w0, #31, 40003794 <fdt_next_subnode+0x48>
    40003774:	b9401fe0 	ldr	w0, [sp, #28]
    40003778:	7100001f 	cmp	w0, #0x0
    4000377c:	540000cd 	b.le	40003794 <fdt_next_subnode+0x48>
    40003780:	7100041f 	cmp	w0, #0x1
    40003784:	54fffee1 	b.ne	40003760 <fdt_next_subnode+0x14>  // b.any
    40003788:	2a0103e0 	mov	w0, w1
    4000378c:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40003790:	d65f03c0 	ret
    40003794:	12800001 	mov	w1, #0xffffffff            	// #-1
    40003798:	17fffffc 	b	40003788 <fdt_next_subnode+0x3c>

000000004000379c <fdt_next_tag>:
    4000379c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    400037a0:	aa0203ec 	mov	x12, x2
    400037a4:	aa0003ea 	mov	x10, x0
    400037a8:	910003fd 	mov	x29, sp
    400037ac:	2a0103eb 	mov	w11, w1
    400037b0:	128000e2 	mov	w2, #0xfffffff8            	// #-8
    400037b4:	b9000182 	str	w2, [x12]
    400037b8:	52800082 	mov	w2, #0x4                   	// #4
    400037bc:	94000089 	bl	400039e0 <fdt_offset_ptr>
    400037c0:	b5000060 	cbnz	x0, 400037cc <fdt_next_tag+0x30>
    400037c4:	52800129 	mov	w9, #0x9                   	// #9
    400037c8:	14000025 	b	4000385c <fdt_next_tag+0xc0>
    400037cc:	b9400000 	ldr	w0, [x0]
    400037d0:	11001168 	add	w8, w11, #0x4
    400037d4:	d3505c01 	ubfx	x1, x0, #16, #8
    400037d8:	d3483c09 	ubfx	x9, x0, #8, #8
    400037dc:	53185c21 	lsl	w1, w1, #8
    400037e0:	2a094029 	orr	w9, w1, w9, lsl #16
    400037e4:	53187c01 	lsr	w1, w0, #24
    400037e8:	2a006020 	orr	w0, w1, w0, lsl #24
    400037ec:	2a000129 	orr	w9, w9, w0
    400037f0:	12800140 	mov	w0, #0xfffffff5            	// #-11
    400037f4:	b9000180 	str	w0, [x12]
    400037f8:	51000521 	sub	w1, w9, #0x1
    400037fc:	7100203f 	cmp	w1, #0x8
    40003800:	54fffe28 	b.hi	400037c4 <fdt_next_tag+0x28>  // b.pmore
    40003804:	f0000020 	adrp	x0, 4000a000 <__TEXT_END__>
    40003808:	910e6000 	add	x0, x0, #0x398
    4000380c:	38614800 	ldrb	w0, [x0, w1, uxtw]
    40003810:	10000061 	adr	x1, 4000381c <fdt_next_tag+0x80>
    40003814:	8b208820 	add	x0, x1, w0, sxtb #2
    40003818:	d61f0000 	br	x0
    4000381c:	2a0803e1 	mov	w1, w8
    40003820:	52800022 	mov	w2, #0x1                   	// #1
    40003824:	0b020108 	add	w8, w8, w2
    40003828:	aa0a03e0 	mov	x0, x10
    4000382c:	9400006d 	bl	400039e0 <fdt_offset_ptr>
    40003830:	b4fffca0 	cbz	x0, 400037c4 <fdt_next_tag+0x28>
    40003834:	39400000 	ldrb	w0, [x0]
    40003838:	35ffff20 	cbnz	w0, 4000381c <fdt_next_tag+0x80>
    4000383c:	4b0b0102 	sub	w2, w8, w11
    40003840:	2a0b03e1 	mov	w1, w11
    40003844:	aa0a03e0 	mov	x0, x10
    40003848:	94000066 	bl	400039e0 <fdt_offset_ptr>
    4000384c:	b4fffbc0 	cbz	x0, 400037c4 <fdt_next_tag+0x28>
    40003850:	11000d08 	add	w8, w8, #0x3
    40003854:	121e7508 	and	w8, w8, #0xfffffffc
    40003858:	b9000188 	str	w8, [x12]
    4000385c:	2a0903e0 	mov	w0, w9
    40003860:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40003864:	d65f03c0 	ret
    40003868:	2a0803e1 	mov	w1, w8
    4000386c:	aa0a03e0 	mov	x0, x10
    40003870:	52800082 	mov	w2, #0x4                   	// #4
    40003874:	9400005b 	bl	400039e0 <fdt_offset_ptr>
    40003878:	b4fffa60 	cbz	x0, 400037c4 <fdt_next_tag+0x28>
    4000387c:	b9400000 	ldr	w0, [x0]
    40003880:	11003164 	add	w4, w11, #0xc
    40003884:	d3505c01 	ubfx	x1, x0, #16, #8
    40003888:	d3483c03 	ubfx	x3, x0, #8, #8
    4000388c:	53185c21 	lsl	w1, w1, #8
    40003890:	2a034023 	orr	w3, w1, w3, lsl #16
    40003894:	53187c01 	lsr	w1, w0, #24
    40003898:	2a006020 	orr	w0, w1, w0, lsl #24
    4000389c:	2a000063 	orr	w3, w3, w0
    400038a0:	91005140 	add	x0, x10, #0x14
    400038a4:	0b030088 	add	w8, w4, w3
    400038a8:	97fffbc4 	bl	400027b8 <fdt32_ld>
    400038ac:	71003c1f 	cmp	w0, #0xf
    400038b0:	54fffc68 	b.hi	4000383c <fdt_next_tag+0xa0>  // b.pmore
    400038b4:	71001c7f 	cmp	w3, #0x7
    400038b8:	54fffc29 	b.ls	4000383c <fdt_next_tag+0xa0>  // b.plast
    400038bc:	f240089f 	tst	x4, #0x7
    400038c0:	54fffbe0 	b.eq	4000383c <fdt_next_tag+0xa0>  // b.none
    400038c4:	11001108 	add	w8, w8, #0x4
    400038c8:	17ffffdd 	b	4000383c <fdt_next_tag+0xa0>

00000000400038cc <fdt_node_check_compatible>:
    400038cc:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    400038d0:	910003fd 	mov	x29, sp
    400038d4:	9100b3e3 	add	x3, sp, #0x2c
    400038d8:	f9000bf3 	str	x19, [sp, #16]
    400038dc:	aa0203f3 	mov	x19, x2
    400038e0:	90000042 	adrp	x2, 4000b000 <plat_power_domain_tree_desc+0x24f>
    400038e4:	91162442 	add	x2, x2, #0x589
    400038e8:	97fffef1 	bl	400034ac <fdt_getprop>
    400038ec:	b50000a0 	cbnz	x0, 40003900 <fdt_node_check_compatible+0x34>
    400038f0:	b9402fe0 	ldr	w0, [sp, #44]
    400038f4:	f9400bf3 	ldr	x19, [sp, #16]
    400038f8:	a8c37bfd 	ldp	x29, x30, [sp], #48
    400038fc:	d65f03c0 	ret
    40003900:	b9402fe1 	ldr	w1, [sp, #44]
    40003904:	aa1303e2 	mov	x2, x19
    40003908:	94000250 	bl	40004248 <fdt_stringlist_contains>
    4000390c:	7100001f 	cmp	w0, #0x0
    40003910:	1a9f17e0 	cset	w0, eq  // eq = none
    40003914:	17fffff8 	b	400038f4 <fdt_node_check_compatible+0x28>

0000000040003918 <fdt_node_offset_by_compatible>:
    40003918:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    4000391c:	910003fd 	mov	x29, sp
    40003920:	a90153f3 	stp	x19, x20, [sp, #16]
    40003924:	aa0003f4 	mov	x20, x0
    40003928:	a9025bf5 	stp	x21, x22, [sp, #32]
    4000392c:	2a0103f6 	mov	w22, w1
    40003930:	aa0203f5 	mov	x21, x2
    40003934:	9400015b 	bl	40003ea0 <fdt_ro_probe_>
    40003938:	2a0003f3 	mov	w19, w0
    4000393c:	37f800e0 	tbnz	w0, #31, 40003958 <fdt_node_offset_by_compatible+0x40>
    40003940:	2a1603e1 	mov	w1, w22
    40003944:	d2800002 	mov	x2, #0x0                   	// #0
    40003948:	aa1403e0 	mov	x0, x20
    4000394c:	97ffff46 	bl	40003664 <fdt_next_node>
    40003950:	2a0003f3 	mov	w19, w0
    40003954:	36f800c0 	tbz	w0, #31, 4000396c <fdt_node_offset_by_compatible+0x54>
    40003958:	2a1303e0 	mov	w0, w19
    4000395c:	a94153f3 	ldp	x19, x20, [sp, #16]
    40003960:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40003964:	a8c37bfd 	ldp	x29, x30, [sp], #48
    40003968:	d65f03c0 	ret
    4000396c:	aa1503e2 	mov	x2, x21
    40003970:	2a1303e1 	mov	w1, w19
    40003974:	aa1403e0 	mov	x0, x20
    40003978:	97ffffd5 	bl	400038cc <fdt_node_check_compatible>
    4000397c:	3100041f 	cmn	w0, #0x1
    40003980:	540000ab 	b.lt	40003994 <fdt_node_offset_by_compatible+0x7c>  // b.tstop
    40003984:	34fffea0 	cbz	w0, 40003958 <fdt_node_offset_by_compatible+0x40>
    40003988:	2a1303e1 	mov	w1, w19
    4000398c:	d2800002 	mov	x2, #0x0                   	// #0
    40003990:	17ffffee 	b	40003948 <fdt_node_offset_by_compatible+0x30>
    40003994:	2a0003f3 	mov	w19, w0
    40003998:	17fffff0 	b	40003958 <fdt_node_offset_by_compatible+0x40>

000000004000399c <fdt_num_mem_rsv>:
    4000399c:	aa0003e8 	mov	x8, x0
    400039a0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    400039a4:	52800007 	mov	w7, #0x0                   	// #0
    400039a8:	910003fd 	mov	x29, sp
    400039ac:	2a0703e1 	mov	w1, w7
    400039b0:	aa0803e0 	mov	x0, x8
    400039b4:	97fffeff 	bl	400035b0 <fdt_mem_rsv>
    400039b8:	b50000a0 	cbnz	x0, 400039cc <fdt_num_mem_rsv+0x30>
    400039bc:	128000e7 	mov	w7, #0xfffffff8            	// #-8
    400039c0:	2a0703e0 	mov	w0, w7
    400039c4:	a8c17bfd 	ldp	x29, x30, [sp], #16
    400039c8:	d65f03c0 	ret
    400039cc:	91002000 	add	x0, x0, #0x8
    400039d0:	97fffb95 	bl	40002824 <fdt64_ld>
    400039d4:	b4ffff60 	cbz	x0, 400039c0 <fdt_num_mem_rsv+0x24>
    400039d8:	110004e7 	add	w7, w7, #0x1
    400039dc:	17fffff4 	b	400039ac <fdt_num_mem_rsv+0x10>

00000000400039e0 <fdt_offset_ptr>:
    400039e0:	93407c24 	sxtw	x4, w1
    400039e4:	aa0003e3 	mov	x3, x0
    400039e8:	2a0203e6 	mov	w6, w2
    400039ec:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    400039f0:	91002000 	add	x0, x0, #0x8
    400039f4:	910003fd 	mov	x29, sp
    400039f8:	97fffb70 	bl	400027b8 <fdt32_ld>
    400039fc:	2a0003e5 	mov	w5, w0
    40003a00:	2b040000 	adds	w0, w0, w4
    40003a04:	1a9f37e1 	cset	w1, cs  // cs = hs, nlast
    40003a08:	37f80104 	tbnz	w4, #31, 40003a28 <fdt_offset_ptr+0x48>
    40003a0c:	350000e1 	cbnz	w1, 40003a28 <fdt_offset_ptr+0x48>
    40003a10:	2b060007 	adds	w7, w0, w6
    40003a14:	540000a2 	b.cs	40003a28 <fdt_offset_ptr+0x48>  // b.hs, b.nlast
    40003a18:	91001060 	add	x0, x3, #0x4
    40003a1c:	97fffb67 	bl	400027b8 <fdt32_ld>
    40003a20:	6b0000ff 	cmp	w7, w0
    40003a24:	54000069 	b.ls	40003a30 <fdt_offset_ptr+0x50>  // b.plast
    40003a28:	d2800000 	mov	x0, #0x0                   	// #0
    40003a2c:	1400000d 	b	40003a60 <fdt_offset_ptr+0x80>
    40003a30:	91005060 	add	x0, x3, #0x14
    40003a34:	97fffb61 	bl	400027b8 <fdt32_ld>
    40003a38:	7100401f 	cmp	w0, #0x10
    40003a3c:	540000e9 	b.ls	40003a58 <fdt_offset_ptr+0x78>  // b.plast
    40003a40:	2b060086 	adds	w6, w4, w6
    40003a44:	54ffff22 	b.cs	40003a28 <fdt_offset_ptr+0x48>  // b.hs, b.nlast
    40003a48:	91009060 	add	x0, x3, #0x24
    40003a4c:	97fffb5b 	bl	400027b8 <fdt32_ld>
    40003a50:	6b0000df 	cmp	w6, w0
    40003a54:	54fffea8 	b.hi	40003a28 <fdt_offset_ptr+0x48>  // b.pmore
    40003a58:	8b254084 	add	x4, x4, w5, uxtw
    40003a5c:	8b040060 	add	x0, x3, x4
    40003a60:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40003a64:	d65f03c0 	ret

0000000040003a68 <fdt_open_into>:
    40003a68:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    40003a6c:	910003fd 	mov	x29, sp
    40003a70:	a90153f3 	stp	x19, x20, [sp, #16]
    40003a74:	aa0003f4 	mov	x20, x0
    40003a78:	aa0103f3 	mov	x19, x1
    40003a7c:	91001000 	add	x0, x0, #0x4
    40003a80:	a9025bf5 	stp	x21, x22, [sp, #32]
    40003a84:	2a0203f6 	mov	w22, w2
    40003a88:	a90363f7 	stp	x23, x24, [sp, #48]
    40003a8c:	97fffb5d 	bl	40002800 <fdt32_ld>
    40003a90:	2a0003f5 	mov	w21, w0
    40003a94:	aa1403e0 	mov	x0, x20
    40003a98:	94000102 	bl	40003ea0 <fdt_ro_probe_>
    40003a9c:	2a0003e3 	mov	w3, w0
    40003aa0:	37f80540 	tbnz	w0, #31, 40003b48 <fdt_open_into+0xe0>
    40003aa4:	aa1403e0 	mov	x0, x20
    40003aa8:	97ffffbd 	bl	4000399c <fdt_num_mem_rsv>
    40003aac:	11000417 	add	w23, w0, #0x1
    40003ab0:	91005280 	add	x0, x20, #0x14
    40003ab4:	97fffb53 	bl	40002800 <fdt32_ld>
    40003ab8:	7100401f 	cmp	w0, #0x10
    40003abc:	531c6ef7 	lsl	w23, w23, #4
    40003ac0:	54000329 	b.ls	40003b24 <fdt_open_into+0xbc>  // b.plast
    40003ac4:	91009280 	add	x0, x20, #0x24
    40003ac8:	97fffb4e 	bl	40002800 <fdt32_ld>
    40003acc:	b9004fe0 	str	w0, [sp, #76]
    40003ad0:	b9404fe8 	ldr	w8, [sp, #76]
    40003ad4:	2a1703e1 	mov	w1, w23
    40003ad8:	aa1403e0 	mov	x0, x20
    40003adc:	2a0803e2 	mov	w2, w8
    40003ae0:	97fffc97 	bl	40002d3c <fdt_blocks_misordered_>
    40003ae4:	350003e0 	cbnz	w0, 40003b60 <fdt_open_into+0xf8>
    40003ae8:	2a1603e2 	mov	w2, w22
    40003aec:	aa1303e1 	mov	x1, x19
    40003af0:	aa1403e0 	mov	x0, x20
    40003af4:	97fffec5 	bl	40003608 <fdt_move>
    40003af8:	2a0003e3 	mov	w3, w0
    40003afc:	35000260 	cbnz	w0, 40003b48 <fdt_open_into+0xe0>
    40003b00:	52a22000 	mov	w0, #0x11000000            	// #285212672
    40003b04:	b9001660 	str	w0, [x19, #20]
    40003b08:	b9404fe0 	ldr	w0, [sp, #76]
    40003b0c:	97fffad9 	bl	40002670 <cpu_to_fdt32>
    40003b10:	b9002660 	str	w0, [x19, #36]
    40003b14:	2a1603e0 	mov	w0, w22
    40003b18:	97fffad6 	bl	40002670 <cpu_to_fdt32>
    40003b1c:	b9000660 	str	w0, [x19, #4]
    40003b20:	1400000a 	b	40003b48 <fdt_open_into+0xe0>
    40003b24:	b9004fff 	str	wzr, [sp, #76]
    40003b28:	b9404fe1 	ldr	w1, [sp, #76]
    40003b2c:	910133e2 	add	x2, sp, #0x4c
    40003b30:	aa1403e0 	mov	x0, x20
    40003b34:	97ffff1a 	bl	4000379c <fdt_next_tag>
    40003b38:	7100241f 	cmp	w0, #0x9
    40003b3c:	54ffff61 	b.ne	40003b28 <fdt_open_into+0xc0>  // b.any
    40003b40:	b9404fe3 	ldr	w3, [sp, #76]
    40003b44:	36fffc63 	tbz	w3, #31, 40003ad0 <fdt_open_into+0x68>
    40003b48:	2a0303e0 	mov	w0, w3
    40003b4c:	a94153f3 	ldp	x19, x20, [sp, #16]
    40003b50:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40003b54:	a94363f7 	ldp	x23, x24, [sp, #48]
    40003b58:	a8c57bfd 	ldp	x29, x30, [sp], #80
    40003b5c:	d65f03c0 	ret
    40003b60:	91008280 	add	x0, x20, #0x20
    40003b64:	97fffb27 	bl	40002800 <fdt32_ld>
    40003b68:	1100a101 	add	w1, w8, #0x28
    40003b6c:	0b0002e0 	add	w0, w23, w0
    40003b70:	0b000020 	add	w0, w1, w0
    40003b74:	6b16001f 	cmp	w0, w22
    40003b78:	5400018c 	b.gt	40003ba8 <fdt_open_into+0x140>
    40003b7c:	93407c18 	sxtw	x24, w0
    40003b80:	8b20c260 	add	x0, x19, w0, sxtw
    40003b84:	eb00029f 	cmp	x20, x0
    40003b88:	54000142 	b.cs	40003bb0 <fdt_open_into+0x148>  // b.hs, b.nlast
    40003b8c:	8b354295 	add	x21, x20, w21, uxtw
    40003b90:	eb1302bf 	cmp	x21, x19
    40003b94:	540000e9 	b.ls	40003bb0 <fdt_open_into+0x148>  // b.plast
    40003b98:	8b1802a0 	add	x0, x21, x24
    40003b9c:	8b36c261 	add	x1, x19, w22, sxtw
    40003ba0:	eb01001f 	cmp	x0, x1
    40003ba4:	54000089 	b.ls	40003bb4 <fdt_open_into+0x14c>  // b.plast
    40003ba8:	12800043 	mov	w3, #0xfffffffd            	// #-3
    40003bac:	17ffffe7 	b	40003b48 <fdt_open_into+0xe0>
    40003bb0:	aa1303f5 	mov	x21, x19
    40003bb4:	2a0803e3 	mov	w3, w8
    40003bb8:	2a1703e2 	mov	w2, w23
    40003bbc:	aa1503e1 	mov	x1, x21
    40003bc0:	aa1403e0 	mov	x0, x20
    40003bc4:	94000033 	bl	40003c90 <fdt_packblocks_>
    40003bc8:	aa1803e2 	mov	x2, x24
    40003bcc:	aa1503e1 	mov	x1, x21
    40003bd0:	aa1303e0 	mov	x0, x19
    40003bd4:	940004ab 	bl	40004e80 <memmove>
    40003bd8:	5281ba00 	mov	w0, #0xdd0                 	// #3536
    40003bdc:	72bdbfc0 	movk	w0, #0xedfe, lsl #16
    40003be0:	b9000260 	str	w0, [x19]
    40003be4:	2a1603e0 	mov	w0, w22
    40003be8:	97fffaa2 	bl	40002670 <cpu_to_fdt32>
    40003bec:	b9000660 	str	w0, [x19, #4]
    40003bf0:	52a22000 	mov	w0, #0x11000000            	// #285212672
    40003bf4:	b9001660 	str	w0, [x19, #20]
    40003bf8:	52a20000 	mov	w0, #0x10000000            	// #268435456
    40003bfc:	b9001a60 	str	w0, [x19, #24]
    40003c00:	91007280 	add	x0, x20, #0x1c
    40003c04:	97fffaff 	bl	40002800 <fdt32_ld>
    40003c08:	97fffa9a 	bl	40002670 <cpu_to_fdt32>
    40003c0c:	b9001e60 	str	w0, [x19, #28]
    40003c10:	52800003 	mov	w3, #0x0                   	// #0
    40003c14:	17ffffcd 	b	40003b48 <fdt_open_into+0xe0>

0000000040003c18 <fdt_pack>:
    40003c18:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40003c1c:	910003fd 	mov	x29, sp
    40003c20:	a90153f3 	stp	x19, x20, [sp, #16]
    40003c24:	aa0003f3 	mov	x19, x0
    40003c28:	940000c5 	bl	40003f3c <fdt_rw_probe_>
    40003c2c:	2a0003f4 	mov	w20, w0
    40003c30:	35000280 	cbnz	w0, 40003c80 <fdt_pack+0x68>
    40003c34:	aa1303e0 	mov	x0, x19
    40003c38:	97ffff59 	bl	4000399c <fdt_num_mem_rsv>
    40003c3c:	2a0003e4 	mov	w4, w0
    40003c40:	91009260 	add	x0, x19, #0x24
    40003c44:	97fffaef 	bl	40002800 <fdt32_ld>
    40003c48:	11000482 	add	w2, w4, #0x1
    40003c4c:	2a0003e3 	mov	w3, w0
    40003c50:	aa1303e1 	mov	x1, x19
    40003c54:	531c6c42 	lsl	w2, w2, #4
    40003c58:	aa1303e0 	mov	x0, x19
    40003c5c:	9400000d 	bl	40003c90 <fdt_packblocks_>
    40003c60:	91003260 	add	x0, x19, #0xc
    40003c64:	97fffae7 	bl	40002800 <fdt32_ld>
    40003c68:	2a0003e3 	mov	w3, w0
    40003c6c:	91008260 	add	x0, x19, #0x20
    40003c70:	97fffae4 	bl	40002800 <fdt32_ld>
    40003c74:	0b000060 	add	w0, w3, w0
    40003c78:	97fffa7e 	bl	40002670 <cpu_to_fdt32>
    40003c7c:	b9000660 	str	w0, [x19, #4]
    40003c80:	2a1403e0 	mov	w0, w20
    40003c84:	a94153f3 	ldp	x19, x20, [sp, #16]
    40003c88:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40003c8c:	d65f03c0 	ret

0000000040003c90 <fdt_packblocks_>:
    40003c90:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    40003c94:	2a0203e4 	mov	w4, w2
    40003c98:	910003fd 	mov	x29, sp
    40003c9c:	a9025bf5 	stp	x21, x22, [sp, #32]
    40003ca0:	1100a056 	add	w22, w2, #0x28
    40003ca4:	2a0303f5 	mov	w21, w3
    40003ca8:	a90153f3 	stp	x19, x20, [sp, #16]
    40003cac:	aa0103f4 	mov	x20, x1
    40003cb0:	aa0003f3 	mov	x19, x0
    40003cb4:	91004000 	add	x0, x0, #0x10
    40003cb8:	f9001bf7 	str	x23, [sp, #48]
    40003cbc:	0b0302d7 	add	w23, w22, w3
    40003cc0:	97fffad0 	bl	40002800 <fdt32_ld>
    40003cc4:	93407c82 	sxtw	x2, w4
    40003cc8:	8b204261 	add	x1, x19, w0, uxtw
    40003ccc:	9100a280 	add	x0, x20, #0x28
    40003cd0:	9400046c 	bl	40004e80 <memmove>
    40003cd4:	8b36c283 	add	x3, x20, w22, sxtw
    40003cd8:	52a50000 	mov	w0, #0x28000000            	// #671088640
    40003cdc:	b9001280 	str	w0, [x20, #16]
    40003ce0:	91002260 	add	x0, x19, #0x8
    40003ce4:	97fffac7 	bl	40002800 <fdt32_ld>
    40003ce8:	8b204261 	add	x1, x19, w0, uxtw
    40003cec:	93407ea2 	sxtw	x2, w21
    40003cf0:	aa0303e0 	mov	x0, x3
    40003cf4:	94000463 	bl	40004e80 <memmove>
    40003cf8:	2a1603e0 	mov	w0, w22
    40003cfc:	97fffa5d 	bl	40002670 <cpu_to_fdt32>
    40003d00:	b9000a80 	str	w0, [x20, #8]
    40003d04:	2a1503e0 	mov	w0, w21
    40003d08:	97fffa5a 	bl	40002670 <cpu_to_fdt32>
    40003d0c:	b9002680 	str	w0, [x20, #36]
    40003d10:	8b37c284 	add	x4, x20, w23, sxtw
    40003d14:	91003260 	add	x0, x19, #0xc
    40003d18:	97fffaba 	bl	40002800 <fdt32_ld>
    40003d1c:	8b204263 	add	x3, x19, w0, uxtw
    40003d20:	91008273 	add	x19, x19, #0x20
    40003d24:	aa1303e0 	mov	x0, x19
    40003d28:	97fffab6 	bl	40002800 <fdt32_ld>
    40003d2c:	2a0003e2 	mov	w2, w0
    40003d30:	aa0303e1 	mov	x1, x3
    40003d34:	aa0403e0 	mov	x0, x4
    40003d38:	94000452 	bl	40004e80 <memmove>
    40003d3c:	2a1703e0 	mov	w0, w23
    40003d40:	97fffa4c 	bl	40002670 <cpu_to_fdt32>
    40003d44:	b9000e80 	str	w0, [x20, #12]
    40003d48:	aa1303e0 	mov	x0, x19
    40003d4c:	97fffaad 	bl	40002800 <fdt32_ld>
    40003d50:	97fffa48 	bl	40002670 <cpu_to_fdt32>
    40003d54:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40003d58:	f9401bf7 	ldr	x23, [sp, #48]
    40003d5c:	b9002280 	str	w0, [x20, #32]
    40003d60:	a94153f3 	ldp	x19, x20, [sp, #16]
    40003d64:	a8c47bfd 	ldp	x29, x30, [sp], #64
    40003d68:	d65f03c0 	ret

0000000040003d6c <fdt_path_offset>:
    40003d6c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40003d70:	910003fd 	mov	x29, sp
    40003d74:	a90153f3 	stp	x19, x20, [sp, #16]
    40003d78:	aa0003f4 	mov	x20, x0
    40003d7c:	aa0103f3 	mov	x19, x1
    40003d80:	aa0103e0 	mov	x0, x1
    40003d84:	94000ea3 	bl	40007810 <strlen>
    40003d88:	aa1303e1 	mov	x1, x19
    40003d8c:	2a0003e2 	mov	w2, w0
    40003d90:	aa1403e0 	mov	x0, x20
    40003d94:	a94153f3 	ldp	x19, x20, [sp, #16]
    40003d98:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40003d9c:	14000001 	b	40003da0 <fdt_path_offset_namelen>

0000000040003da0 <fdt_path_offset_namelen>:
    40003da0:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    40003da4:	910003fd 	mov	x29, sp
    40003da8:	a90153f3 	stp	x19, x20, [sp, #16]
    40003dac:	aa0103f3 	mov	x19, x1
    40003db0:	a9025bf5 	stp	x21, x22, [sp, #32]
    40003db4:	2a0203f5 	mov	w21, w2
    40003db8:	f9001bf7 	str	x23, [sp, #48]
    40003dbc:	aa0003f7 	mov	x23, x0
    40003dc0:	94000038 	bl	40003ea0 <fdt_ro_probe_>
    40003dc4:	2a0003f4 	mov	w20, w0
    40003dc8:	37f80580 	tbnz	w0, #31, 40003e78 <fdt_path_offset_namelen+0xd8>
    40003dcc:	39400260 	ldrb	w0, [x19]
    40003dd0:	93407ea2 	sxtw	x2, w21
    40003dd4:	8b35c275 	add	x21, x19, w21, sxtw
    40003dd8:	7100bc1f 	cmp	w0, #0x2f
    40003ddc:	540005a0 	b.eq	40003e90 <fdt_path_offset_namelen+0xf0>  // b.none
    40003de0:	528005e1 	mov	w1, #0x2f                  	// #47
    40003de4:	aa1303e0 	mov	x0, x19
    40003de8:	94000406 	bl	40004e00 <memchr>
    40003dec:	f100001f 	cmp	x0, #0x0
    40003df0:	9a951016 	csel	x22, x0, x21, ne  // ne = any
    40003df4:	aa1303e1 	mov	x1, x19
    40003df8:	4b1302c2 	sub	w2, w22, w19
    40003dfc:	aa1703e0 	mov	x0, x23
    40003e00:	97fffcaa 	bl	400030a8 <fdt_get_alias_namelen>
    40003e04:	aa0003e1 	mov	x1, x0
    40003e08:	b4000480 	cbz	x0, 40003e98 <fdt_path_offset_namelen+0xf8>
    40003e0c:	aa1703e0 	mov	x0, x23
    40003e10:	aa1603f3 	mov	x19, x22
    40003e14:	97ffffd6 	bl	40003d6c <fdt_path_offset>
    40003e18:	2a0003f4 	mov	w20, w0
    40003e1c:	eb15027f 	cmp	x19, x21
    40003e20:	540002c2 	b.cs	40003e78 <fdt_path_offset_namelen+0xd8>  // b.hs, b.nlast
    40003e24:	aa1303f6 	mov	x22, x19
    40003e28:	394002c0 	ldrb	w0, [x22]
    40003e2c:	7100bc1f 	cmp	w0, #0x2f
    40003e30:	540001e0 	b.eq	40003e6c <fdt_path_offset_namelen+0xcc>  // b.none
    40003e34:	cb1602a2 	sub	x2, x21, x22
    40003e38:	528005e1 	mov	w1, #0x2f                  	// #47
    40003e3c:	aa1603e0 	mov	x0, x22
    40003e40:	940003f0 	bl	40004e00 <memchr>
    40003e44:	f100001f 	cmp	x0, #0x0
    40003e48:	2a1403e1 	mov	w1, w20
    40003e4c:	9a951013 	csel	x19, x0, x21, ne  // ne = any
    40003e50:	aa1603e2 	mov	x2, x22
    40003e54:	4b160263 	sub	w3, w19, w22
    40003e58:	aa1703e0 	mov	x0, x23
    40003e5c:	94000132 	bl	40004324 <fdt_subnode_offset_namelen>
    40003e60:	2a0003f4 	mov	w20, w0
    40003e64:	36fffdc0 	tbz	w0, #31, 40003e1c <fdt_path_offset_namelen+0x7c>
    40003e68:	14000004 	b	40003e78 <fdt_path_offset_namelen+0xd8>
    40003e6c:	910006d6 	add	x22, x22, #0x1
    40003e70:	eb1602bf 	cmp	x21, x22
    40003e74:	54fffda1 	b.ne	40003e28 <fdt_path_offset_namelen+0x88>  // b.any
    40003e78:	2a1403e0 	mov	w0, w20
    40003e7c:	a94153f3 	ldp	x19, x20, [sp, #16]
    40003e80:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40003e84:	f9401bf7 	ldr	x23, [sp, #48]
    40003e88:	a8c47bfd 	ldp	x29, x30, [sp], #64
    40003e8c:	d65f03c0 	ret
    40003e90:	52800014 	mov	w20, #0x0                   	// #0
    40003e94:	17ffffe2 	b	40003e1c <fdt_path_offset_namelen+0x7c>
    40003e98:	12800094 	mov	w20, #0xfffffffb            	// #-5
    40003e9c:	17fffff7 	b	40003e78 <fdt_path_offset_namelen+0xd8>

0000000040003ea0 <fdt_ro_probe_>:
    40003ea0:	aa0003e4 	mov	x4, x0
    40003ea4:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40003ea8:	91001000 	add	x0, x0, #0x4
    40003eac:	910003fd 	mov	x29, sp
    40003eb0:	97fffa42 	bl	400027b8 <fdt32_ld>
    40003eb4:	2a0003e3 	mov	w3, w0
    40003eb8:	aa0403e0 	mov	x0, x4
    40003ebc:	97fffa3f 	bl	400027b8 <fdt32_ld>
    40003ec0:	529fdda1 	mov	w1, #0xfeed                	// #65261
    40003ec4:	72ba01a1 	movk	w1, #0xd00d, lsl #16
    40003ec8:	6b01001f 	cmp	w0, w1
    40003ecc:	54000161 	b.ne	40003ef8 <fdt_ro_probe_+0x58>  // b.any
    40003ed0:	91005080 	add	x0, x4, #0x14
    40003ed4:	97fffa39 	bl	400027b8 <fdt32_ld>
    40003ed8:	7100041f 	cmp	w0, #0x1
    40003edc:	540000a9 	b.ls	40003ef0 <fdt_ro_probe_+0x50>  // b.plast
    40003ee0:	91006080 	add	x0, x4, #0x18
    40003ee4:	97fffa35 	bl	400027b8 <fdt32_ld>
    40003ee8:	7100441f 	cmp	w0, #0x11
    40003eec:	54000149 	b.ls	40003f14 <fdt_ro_probe_+0x74>  // b.plast
    40003ef0:	12800120 	mov	w0, #0xfffffff6            	// #-10
    40003ef4:	1400000c 	b	40003f24 <fdt_ro_probe_+0x84>
    40003ef8:	52802241 	mov	w1, #0x112                 	// #274
    40003efc:	72a5fe41 	movk	w1, #0x2ff2, lsl #16
    40003f00:	6b01001f 	cmp	w0, w1
    40003f04:	54000141 	b.ne	40003f2c <fdt_ro_probe_+0x8c>  // b.any
    40003f08:	91009080 	add	x0, x4, #0x24
    40003f0c:	97fffa2b 	bl	400027b8 <fdt32_ld>
    40003f10:	34000120 	cbz	w0, 40003f34 <fdt_ro_probe_+0x94>
    40003f14:	321f77e0 	mov	w0, #0x7ffffffe            	// #2147483646
    40003f18:	6b00007f 	cmp	w3, w0
    40003f1c:	128000e0 	mov	w0, #0xfffffff8            	// #-8
    40003f20:	1a809060 	csel	w0, w3, w0, ls  // ls = plast
    40003f24:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40003f28:	d65f03c0 	ret
    40003f2c:	12800100 	mov	w0, #0xfffffff7            	// #-9
    40003f30:	17fffffd 	b	40003f24 <fdt_ro_probe_+0x84>
    40003f34:	128000c0 	mov	w0, #0xfffffff9            	// #-7
    40003f38:	17fffffb 	b	40003f24 <fdt_ro_probe_+0x84>

0000000040003f3c <fdt_rw_probe_>:
    40003f3c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40003f40:	910003fd 	mov	x29, sp
    40003f44:	f9000bf3 	str	x19, [sp, #16]
    40003f48:	aa0003f3 	mov	x19, x0
    40003f4c:	97ffffd5 	bl	40003ea0 <fdt_ro_probe_>
    40003f50:	37f80220 	tbnz	w0, #31, 40003f94 <fdt_rw_probe_+0x58>
    40003f54:	91005260 	add	x0, x19, #0x14
    40003f58:	97fffa2a 	bl	40002800 <fdt32_ld>
    40003f5c:	2a0003e8 	mov	w8, w0
    40003f60:	7100401f 	cmp	w0, #0x10
    40003f64:	540001e9 	b.ls	40003fa0 <fdt_rw_probe_+0x64>  // b.plast
    40003f68:	91009260 	add	x0, x19, #0x24
    40003f6c:	97fffa25 	bl	40002800 <fdt32_ld>
    40003f70:	52800201 	mov	w1, #0x10                  	// #16
    40003f74:	2a0003e2 	mov	w2, w0
    40003f78:	aa1303e0 	mov	x0, x19
    40003f7c:	97fffb70 	bl	40002d3c <fdt_blocks_misordered_>
    40003f80:	35000140 	cbnz	w0, 40003fa8 <fdt_rw_probe_+0x6c>
    40003f84:	7100451f 	cmp	w8, #0x11
    40003f88:	54000060 	b.eq	40003f94 <fdt_rw_probe_+0x58>  // b.none
    40003f8c:	52a22001 	mov	w1, #0x11000000            	// #285212672
    40003f90:	b9001661 	str	w1, [x19, #20]
    40003f94:	f9400bf3 	ldr	x19, [sp, #16]
    40003f98:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40003f9c:	d65f03c0 	ret
    40003fa0:	12800120 	mov	w0, #0xfffffff6            	// #-10
    40003fa4:	17fffffc 	b	40003f94 <fdt_rw_probe_+0x58>
    40003fa8:	12800160 	mov	w0, #0xfffffff4            	// #-12
    40003fac:	17fffffa 	b	40003f94 <fdt_rw_probe_+0x58>

0000000040003fb0 <fdt_setprop>:
    40003fb0:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    40003fb4:	910003fd 	mov	x29, sp
    40003fb8:	a90153f3 	stp	x19, x20, [sp, #16]
    40003fbc:	2a0403f3 	mov	w19, w4
    40003fc0:	9100e3e4 	add	x4, sp, #0x38
    40003fc4:	f90013f5 	str	x21, [sp, #32]
    40003fc8:	aa0303f5 	mov	x21, x3
    40003fcc:	2a1303e3 	mov	w3, w19
    40003fd0:	9400000d 	bl	40004004 <fdt_setprop_placeholder>
    40003fd4:	2a0003f4 	mov	w20, w0
    40003fd8:	350000c0 	cbnz	w0, 40003ff0 <fdt_setprop+0x40>
    40003fdc:	340000b3 	cbz	w19, 40003ff0 <fdt_setprop+0x40>
    40003fe0:	f9401fe0 	ldr	x0, [sp, #56]
    40003fe4:	93407e62 	sxtw	x2, w19
    40003fe8:	aa1503e1 	mov	x1, x21
    40003fec:	9400039d 	bl	40004e60 <memcpy>
    40003ff0:	2a1403e0 	mov	w0, w20
    40003ff4:	a94153f3 	ldp	x19, x20, [sp, #16]
    40003ff8:	f94013f5 	ldr	x21, [sp, #32]
    40003ffc:	a8c47bfd 	ldp	x29, x30, [sp], #64
    40004000:	d65f03c0 	ret

0000000040004004 <fdt_setprop_placeholder>:
    40004004:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    40004008:	910003fd 	mov	x29, sp
    4000400c:	a90153f3 	stp	x19, x20, [sp, #16]
    40004010:	2a0103f4 	mov	w20, w1
    40004014:	2a0303f3 	mov	w19, w3
    40004018:	a9025bf5 	stp	x21, x22, [sp, #32]
    4000401c:	aa0203f6 	mov	x22, x2
    40004020:	aa0403f5 	mov	x21, x4
    40004024:	f9001bf7 	str	x23, [sp, #48]
    40004028:	aa0003f7 	mov	x23, x0
    4000402c:	97ffffc4 	bl	40003f3c <fdt_rw_probe_>
    40004030:	350001a0 	cbnz	w0, 40004064 <fdt_setprop_placeholder+0x60>
    40004034:	2a1403e1 	mov	w1, w20
    40004038:	910113e3 	add	x3, sp, #0x44
    4000403c:	aa1603e2 	mov	x2, x22
    40004040:	aa1703e0 	mov	x0, x23
    40004044:	97fffc5d 	bl	400031b8 <fdt_get_property>
    40004048:	aa0003e1 	mov	x1, x0
    4000404c:	f90027e1 	str	x1, [sp, #72]
    40004050:	b94047e0 	ldr	w0, [sp, #68]
    40004054:	b5000121 	cbnz	x1, 40004078 <fdt_setprop_placeholder+0x74>
    40004058:	3100041f 	cmn	w0, #0x1
    4000405c:	54000340 	b.eq	400040c4 <fdt_setprop_placeholder+0xc0>  // b.none
    40004060:	34000240 	cbz	w0, 400040a8 <fdt_setprop_placeholder+0xa4>
    40004064:	a94153f3 	ldp	x19, x20, [sp, #16]
    40004068:	a9425bf5 	ldp	x21, x22, [sp, #32]
    4000406c:	f9401bf7 	ldr	x23, [sp, #48]
    40004070:	a8c57bfd 	ldp	x29, x30, [sp], #80
    40004074:	d65f03c0 	ret
    40004078:	11000c00 	add	w0, w0, #0x3
    4000407c:	11000e63 	add	w3, w19, #0x3
    40004080:	121e7402 	and	w2, w0, #0xfffffffc
    40004084:	121e7463 	and	w3, w3, #0xfffffffc
    40004088:	91003021 	add	x1, x1, #0xc
    4000408c:	aa1703e0 	mov	x0, x23
    40004090:	94000054 	bl	400041e0 <fdt_splice_struct_>
    40004094:	35000140 	cbnz	w0, 400040bc <fdt_setprop_placeholder+0xb8>
    40004098:	2a1303e0 	mov	w0, w19
    4000409c:	97fff975 	bl	40002670 <cpu_to_fdt32>
    400040a0:	f94027e1 	ldr	x1, [sp, #72]
    400040a4:	b9000420 	str	w0, [x1, #4]
    400040a8:	f94027e0 	ldr	x0, [sp, #72]
    400040ac:	91003000 	add	x0, x0, #0xc
    400040b0:	f90002a0 	str	x0, [x21]
    400040b4:	52800000 	mov	w0, #0x0                   	// #0
    400040b8:	17ffffeb 	b	40004064 <fdt_setprop_placeholder+0x60>
    400040bc:	3100041f 	cmn	w0, #0x1
    400040c0:	54fffd21 	b.ne	40004064 <fdt_setprop_placeholder+0x60>  // b.any
    400040c4:	910123e4 	add	x4, sp, #0x48
    400040c8:	2a1303e3 	mov	w3, w19
    400040cc:	aa1603e2 	mov	x2, x22
    400040d0:	2a1403e1 	mov	w1, w20
    400040d4:	aa1703e0 	mov	x0, x23
    400040d8:	97fff9e4 	bl	40002868 <fdt_add_property_>
    400040dc:	17ffffe1 	b	40004060 <fdt_setprop_placeholder+0x5c>

00000000400040e0 <fdt_setprop_u32>:
    400040e0:	aa0003e5 	mov	x5, x0
    400040e4:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    400040e8:	2a0303e0 	mov	w0, w3
    400040ec:	910003fd 	mov	x29, sp
    400040f0:	97fff95e 	bl	40002668 <cpu_to_fdt32>
    400040f4:	b9001fe0 	str	w0, [sp, #28]
    400040f8:	910073e3 	add	x3, sp, #0x1c
    400040fc:	aa0503e0 	mov	x0, x5
    40004100:	52800084 	mov	w4, #0x4                   	// #4
    40004104:	97ffffab 	bl	40003fb0 <fdt_setprop>
    40004108:	a8c27bfd 	ldp	x29, x30, [sp], #32
    4000410c:	d65f03c0 	ret

0000000040004110 <fdt_size_cells>:
    40004110:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40004114:	d0000022 	adrp	x2, 4000a000 <__TEXT_END__>
    40004118:	91157042 	add	x2, x2, #0x55c
    4000411c:	910003fd 	mov	x29, sp
    40004120:	97fffb29 	bl	40002dc4 <fdt_cells>
    40004124:	3100041f 	cmn	w0, #0x1
    40004128:	54000041 	b.ne	40004130 <fdt_size_cells+0x20>  // b.any
    4000412c:	52800020 	mov	w0, #0x1                   	// #1
    40004130:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40004134:	d65f03c0 	ret

0000000040004138 <fdt_splice_>:
    40004138:	aa0003e4 	mov	x4, x0
    4000413c:	aa0103e7 	mov	x7, x1
    40004140:	2a0203e5 	mov	w5, w2
    40004144:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40004148:	91003000 	add	x0, x0, #0xc
    4000414c:	910003fd 	mov	x29, sp
    40004150:	97fff9ac 	bl	40002800 <fdt32_ld>
    40004154:	2a0003e6 	mov	w6, w0
    40004158:	91008080 	add	x0, x4, #0x20
    4000415c:	97fff9a9 	bl	40002800 <fdt32_ld>
    40004160:	0b0000c0 	add	w0, w6, w0
    40004164:	cb0400e1 	sub	x1, x7, x4
    40004168:	37f800e5 	tbnz	w5, #31, 40004184 <fdt_splice_+0x4c>
    4000416c:	93407ca6 	sxtw	x6, w5
    40004170:	ab0100c1 	adds	x1, x6, x1
    40004174:	54000082 	b.cs	40004184 <fdt_splice_+0x4c>  // b.hs, b.nlast
    40004178:	2a0003e8 	mov	w8, w0
    4000417c:	eb20403f 	cmp	x1, w0, uxtw
    40004180:	54000069 	b.ls	4000418c <fdt_splice_+0x54>  // b.plast
    40004184:	12800060 	mov	w0, #0xfffffffc            	// #-4
    40004188:	14000012 	b	400041d0 <fdt_splice_+0x98>
    4000418c:	eb0400ff 	cmp	x7, x4
    40004190:	54ffffa3 	b.cc	40004184 <fdt_splice_+0x4c>  // b.lo, b.ul, b.last
    40004194:	0b000061 	add	w1, w3, w0
    40004198:	6b05003f 	cmp	w1, w5
    4000419c:	54ffff43 	b.cc	40004184 <fdt_splice_+0x4c>  // b.lo, b.ul, b.last
    400041a0:	4b050065 	sub	w5, w3, w5
    400041a4:	0b0000a5 	add	w5, w5, w0
    400041a8:	91001080 	add	x0, x4, #0x4
    400041ac:	97fff995 	bl	40002800 <fdt32_ld>
    400041b0:	6b0000bf 	cmp	w5, w0
    400041b4:	54000128 	b.hi	400041d8 <fdt_splice_+0xa0>  // b.pmore
    400041b8:	8b0600e1 	add	x1, x7, x6
    400041bc:	8b080082 	add	x2, x4, x8
    400041c0:	cb010042 	sub	x2, x2, x1
    400041c4:	8b23c0e0 	add	x0, x7, w3, sxtw
    400041c8:	9400032e 	bl	40004e80 <memmove>
    400041cc:	52800000 	mov	w0, #0x0                   	// #0
    400041d0:	a8c17bfd 	ldp	x29, x30, [sp], #16
    400041d4:	d65f03c0 	ret
    400041d8:	12800040 	mov	w0, #0xfffffffd            	// #-3
    400041dc:	17fffffd 	b	400041d0 <fdt_splice_+0x98>

00000000400041e0 <fdt_splice_struct_>:
    400041e0:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    400041e4:	910003fd 	mov	x29, sp
    400041e8:	a90153f3 	stp	x19, x20, [sp, #16]
    400041ec:	aa0003f3 	mov	x19, x0
    400041f0:	2a0303f4 	mov	w20, w3
    400041f4:	f90013f5 	str	x21, [sp, #32]
    400041f8:	2a0203f5 	mov	w21, w2
    400041fc:	97ffffcf 	bl	40004138 <fdt_splice_>
    40004200:	2a0003e4 	mov	w4, w0
    40004204:	35000180 	cbnz	w0, 40004234 <fdt_splice_struct_+0x54>
    40004208:	4b150294 	sub	w20, w20, w21
    4000420c:	91009260 	add	x0, x19, #0x24
    40004210:	97fff97c 	bl	40002800 <fdt32_ld>
    40004214:	0b140000 	add	w0, w0, w20
    40004218:	97fff916 	bl	40002670 <cpu_to_fdt32>
    4000421c:	b9002660 	str	w0, [x19, #36]
    40004220:	91003260 	add	x0, x19, #0xc
    40004224:	97fff977 	bl	40002800 <fdt32_ld>
    40004228:	0b000280 	add	w0, w20, w0
    4000422c:	97fff911 	bl	40002670 <cpu_to_fdt32>
    40004230:	b9000e60 	str	w0, [x19, #12]
    40004234:	2a0403e0 	mov	w0, w4
    40004238:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000423c:	f94013f5 	ldr	x21, [sp, #32]
    40004240:	a8c37bfd 	ldp	x29, x30, [sp], #48
    40004244:	d65f03c0 	ret

0000000040004248 <fdt_stringlist_contains>:
    40004248:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    4000424c:	910003fd 	mov	x29, sp
    40004250:	a90153f3 	stp	x19, x20, [sp, #16]
    40004254:	aa0003f4 	mov	x20, x0
    40004258:	2a0103f3 	mov	w19, w1
    4000425c:	aa0203e0 	mov	x0, x2
    40004260:	a9025bf5 	stp	x21, x22, [sp, #32]
    40004264:	f9001bf7 	str	x23, [sp, #48]
    40004268:	aa0203f7 	mov	x23, x2
    4000426c:	94000d69 	bl	40007810 <strlen>
    40004270:	11000415 	add	w21, w0, #0x1
    40004274:	2a0003f6 	mov	w22, w0
    40004278:	93407eb5 	sxtw	x21, w21
    4000427c:	6b16027f 	cmp	w19, w22
    40004280:	5400016b 	b.lt	400042ac <fdt_stringlist_contains+0x64>  // b.tstop
    40004284:	aa1503e2 	mov	x2, x21
    40004288:	aa1403e1 	mov	x1, x20
    4000428c:	aa1703e0 	mov	x0, x23
    40004290:	940002e7 	bl	40004e2c <memcmp>
    40004294:	34000220 	cbz	w0, 400042d8 <fdt_stringlist_contains+0x90>
    40004298:	93407e62 	sxtw	x2, w19
    4000429c:	aa1403e0 	mov	x0, x20
    400042a0:	52800001 	mov	w1, #0x0                   	// #0
    400042a4:	940002d7 	bl	40004e00 <memchr>
    400042a8:	b50000e0 	cbnz	x0, 400042c4 <fdt_stringlist_contains+0x7c>
    400042ac:	52800000 	mov	w0, #0x0                   	// #0
    400042b0:	a94153f3 	ldp	x19, x20, [sp, #16]
    400042b4:	a9425bf5 	ldp	x21, x22, [sp, #32]
    400042b8:	f9401bf7 	ldr	x23, [sp, #48]
    400042bc:	a8c47bfd 	ldp	x29, x30, [sp], #64
    400042c0:	d65f03c0 	ret
    400042c4:	cb140014 	sub	x20, x0, x20
    400042c8:	51000673 	sub	w19, w19, #0x1
    400042cc:	4b140273 	sub	w19, w19, w20
    400042d0:	91000414 	add	x20, x0, #0x1
    400042d4:	17ffffea 	b	4000427c <fdt_stringlist_contains+0x34>
    400042d8:	52800020 	mov	w0, #0x1                   	// #1
    400042dc:	17fffff5 	b	400042b0 <fdt_stringlist_contains+0x68>

00000000400042e0 <fdt_subnode_offset>:
    400042e0:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    400042e4:	910003fd 	mov	x29, sp
    400042e8:	a90153f3 	stp	x19, x20, [sp, #16]
    400042ec:	aa0003f4 	mov	x20, x0
    400042f0:	aa0203f3 	mov	x19, x2
    400042f4:	aa0203e0 	mov	x0, x2
    400042f8:	f90013f5 	str	x21, [sp, #32]
    400042fc:	2a0103f5 	mov	w21, w1
    40004300:	94000d44 	bl	40007810 <strlen>
    40004304:	aa1303e2 	mov	x2, x19
    40004308:	2a0003e3 	mov	w3, w0
    4000430c:	2a1503e1 	mov	w1, w21
    40004310:	aa1403e0 	mov	x0, x20
    40004314:	a94153f3 	ldp	x19, x20, [sp, #16]
    40004318:	f94013f5 	ldr	x21, [sp, #32]
    4000431c:	a8c37bfd 	ldp	x29, x30, [sp], #48
    40004320:	14000001 	b	40004324 <fdt_subnode_offset_namelen>

0000000040004324 <fdt_subnode_offset_namelen>:
    40004324:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    40004328:	910003fd 	mov	x29, sp
    4000432c:	a90153f3 	stp	x19, x20, [sp, #16]
    40004330:	2a0103f4 	mov	w20, w1
    40004334:	a9025bf5 	stp	x21, x22, [sp, #32]
    40004338:	aa0003f5 	mov	x21, x0
    4000433c:	aa0203f6 	mov	x22, x2
    40004340:	a90363f7 	stp	x23, x24, [sp, #48]
    40004344:	2a0303f7 	mov	w23, w3
    40004348:	97fffed6 	bl	40003ea0 <fdt_ro_probe_>
    4000434c:	2a0003f3 	mov	w19, w0
    40004350:	37f80140 	tbnz	w0, #31, 40004378 <fdt_subnode_offset_namelen+0x54>
    40004354:	2a1403f3 	mov	w19, w20
    40004358:	93407ef8 	sxtw	x24, w23
    4000435c:	b9004bff 	str	wzr, [sp, #72]
    40004360:	b9404be0 	ldr	w0, [sp, #72]
    40004364:	7100027f 	cmp	w19, #0x0
    40004368:	7a40a801 	ccmp	w0, #0x0, #0x1, ge  // ge = tcont
    4000436c:	5400012a 	b.ge	40004390 <fdt_subnode_offset_namelen+0x6c>  // b.tcont
    40004370:	7100001f 	cmp	w0, #0x0
    40004374:	5a9fa273 	csinv	w19, w19, wzr, ge  // ge = tcont
    40004378:	2a1303e0 	mov	w0, w19
    4000437c:	a94153f3 	ldp	x19, x20, [sp, #16]
    40004380:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40004384:	a94363f7 	ldp	x23, x24, [sp, #48]
    40004388:	a8c57bfd 	ldp	x29, x30, [sp], #80
    4000438c:	d65f03c0 	ret
    40004390:	7100041f 	cmp	w0, #0x1
    40004394:	54000301 	b.ne	400043f4 <fdt_subnode_offset_namelen+0xd0>  // b.any
    40004398:	910133e2 	add	x2, sp, #0x4c
    4000439c:	2a1303e1 	mov	w1, w19
    400043a0:	aa1503e0 	mov	x0, x21
    400043a4:	97fffb5a 	bl	4000310c <fdt_get_name>
    400043a8:	aa0003f4 	mov	x20, x0
    400043ac:	b4000240 	cbz	x0, 400043f4 <fdt_subnode_offset_namelen+0xd0>
    400043b0:	b9404fe1 	ldr	w1, [sp, #76]
    400043b4:	6b0102ff 	cmp	w23, w1
    400043b8:	540001ec 	b.gt	400043f4 <fdt_subnode_offset_namelen+0xd0>
    400043bc:	aa1803e2 	mov	x2, x24
    400043c0:	aa1603e1 	mov	x1, x22
    400043c4:	9400029a 	bl	40004e2c <memcmp>
    400043c8:	35000160 	cbnz	w0, 400043f4 <fdt_subnode_offset_namelen+0xd0>
    400043cc:	38786a80 	ldrb	w0, [x20, x24]
    400043d0:	34fffd40 	cbz	w0, 40004378 <fdt_subnode_offset_namelen+0x54>
    400043d4:	aa1803e2 	mov	x2, x24
    400043d8:	aa1603e0 	mov	x0, x22
    400043dc:	52800801 	mov	w1, #0x40                  	// #64
    400043e0:	94000288 	bl	40004e00 <memchr>
    400043e4:	b5000080 	cbnz	x0, 400043f4 <fdt_subnode_offset_namelen+0xd0>
    400043e8:	38786a80 	ldrb	w0, [x20, x24]
    400043ec:	7101001f 	cmp	w0, #0x40
    400043f0:	54fffc40 	b.eq	40004378 <fdt_subnode_offset_namelen+0x54>  // b.none
    400043f4:	2a1303e1 	mov	w1, w19
    400043f8:	910123e2 	add	x2, sp, #0x48
    400043fc:	aa1503e0 	mov	x0, x21
    40004400:	97fffc99 	bl	40003664 <fdt_next_node>
    40004404:	2a0003f3 	mov	w19, w0
    40004408:	17ffffd6 	b	40004360 <fdt_subnode_offset_namelen+0x3c>

000000004000440c <generic_delay_timer_init>:
    4000440c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40004410:	910003fd 	mov	x29, sp
    40004414:	940003d4 	bl	40005364 <plat_get_syscnt_freq2>
    40004418:	2a0003e1 	mov	w1, w0
    4000441c:	52884800 	mov	w0, #0x4240                	// #16960
    40004420:	528000c3 	mov	w3, #0x6                   	// #6
    40004424:	72a001e0 	movk	w0, #0xf, lsl #16
    40004428:	52800142 	mov	w2, #0xa                   	// #10
    4000442c:	1ac20824 	udiv	w4, w1, w2
    40004430:	1b028485 	msub	w5, w4, w2, w1
    40004434:	350000a5 	cbnz	w5, 40004448 <generic_delay_timer_init+0x3c>
    40004438:	1ac20800 	udiv	w0, w0, w2
    4000443c:	2a0403e1 	mov	w1, w4
    40004440:	71000463 	subs	w3, w3, #0x1
    40004444:	54ffff41 	b.ne	4000442c <generic_delay_timer_init+0x20>  // b.any
    40004448:	a8c17bfd 	ldp	x29, x30, [sp], #16
    4000444c:	14000001 	b	40004450 <generic_delay_timer_init_args>

0000000040004450 <generic_delay_timer_init_args>:
    40004450:	2a0003e4 	mov	w4, w0
    40004454:	b0000043 	adrp	x3, 4000d000 <__STACKS_START__+0xf80>
    40004458:	912fe060 	add	x0, x3, #0xbf8
    4000445c:	90000002 	adrp	x2, 40004000 <fdt_setprop+0x50>
    40004460:	91145042 	add	x2, x2, #0x514
    40004464:	f905fc62 	str	x2, [x3, #3064]
    40004468:	29010404 	stp	w4, w1, [x0, #8]
    4000446c:	14000f2c 	b	4000811c <timer_init>

0000000040004470 <get_arm_std_svc_args>:
    40004470:	529ffc01 	mov	w1, #0xffe0                	// #65504
    40004474:	6b01001f 	cmp	w0, w1
    40004478:	540000e0 	b.eq	40004494 <get_arm_std_svc_args+0x24>  // b.none
    4000447c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40004480:	d0000020 	adrp	x0, 4000a000 <__TEXT_END__>
    40004484:	528008e1 	mov	w1, #0x47                  	// #71
    40004488:	910003fd 	mov	x29, sp
    4000448c:	91107800 	add	x0, x0, #0x41e
    40004490:	97ffef54 	bl	400001e0 <__assert>
    40004494:	d0000020 	adrp	x0, 4000a000 <__TEXT_END__>
    40004498:	91000000 	add	x0, x0, #0x0
    4000449c:	d65f03c0 	ret

00000000400044a0 <get_interrupt_type_handler>:
    400044a0:	7100081f 	cmp	w0, #0x2
    400044a4:	540000c8 	b.hi	400044bc <get_interrupt_type_handler+0x1c>  // b.pmore
    400044a8:	d37b7c00 	ubfiz	x0, x0, #5, #32
    400044ac:	b0000041 	adrp	x1, 4000d000 <__STACKS_START__+0xf80>
    400044b0:	912e2021 	add	x1, x1, #0xb88
    400044b4:	f8606820 	ldr	x0, [x1, x0]
    400044b8:	d65f03c0 	ret
    400044bc:	d2800000 	mov	x0, #0x0                   	// #0
    400044c0:	17fffffe 	b	400044b8 <get_interrupt_type_handler+0x18>

00000000400044c4 <get_scr_el3_from_routing_model>:
    400044c4:	7100041f 	cmp	w0, #0x1
    400044c8:	540000e9 	b.ls	400044e4 <get_scr_el3_from_routing_model+0x20>  // b.plast
    400044cc:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    400044d0:	d0000020 	adrp	x0, 4000a000 <__TEXT_END__>
    400044d4:	52800aa1 	mov	w1, #0x55                  	// #85
    400044d8:	910003fd 	mov	x29, sp
    400044dc:	91149800 	add	x0, x0, #0x526
    400044e0:	97ffef40 	bl	400001e0 <__assert>
    400044e4:	b0000041 	adrp	x1, 4000d000 <__STACKS_START__+0xf80>
    400044e8:	912e2022 	add	x2, x1, #0xb88
    400044ec:	2a0003e1 	mov	w1, w0
    400044f0:	8b010c40 	add	x0, x2, x1, lsl #3
    400044f4:	8b010c43 	add	x3, x2, x1, lsl #3
    400044f8:	8b010c41 	add	x1, x2, x1, lsl #3
    400044fc:	f9400463 	ldr	x3, [x3, #8]
    40004500:	f9402400 	ldr	x0, [x0, #72]
    40004504:	f9401421 	ldr	x1, [x1, #40]
    40004508:	aa030000 	orr	x0, x0, x3
    4000450c:	aa010000 	orr	x0, x0, x1
    40004510:	d65f03c0 	ret

0000000040004514 <get_timer_value>:
    40004514:	d53be020 	mrs	x0, cntpct_el0
    40004518:	2a2003e0 	mvn	w0, w0
    4000451c:	d65f03c0 	ret

0000000040004520 <gicd_clr_igroupr>:
    40004520:	2a0103e3 	mov	w3, w1
    40004524:	aa0003e4 	mov	x4, x0
    40004528:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000452c:	910003fd 	mov	x29, sp
    40004530:	9400000d 	bl	40004564 <gicd_read_igroupr>
    40004534:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40004538:	52800021 	mov	w1, #0x1                   	// #1
    4000453c:	1ac32021 	lsl	w1, w1, w3
    40004540:	0a210002 	bic	w2, w0, w1
    40004544:	2a0303e1 	mov	w1, w3
    40004548:	aa0403e0 	mov	x0, x4
    4000454c:	1400002d 	b	40004600 <gicd_write_igroupr>

0000000040004550 <gicd_read_icfgr>:
    40004550:	53047c21 	lsr	w1, w1, #4
    40004554:	91300000 	add	x0, x0, #0xc00
    40004558:	d37e6c21 	ubfiz	x1, x1, #2, #28
    4000455c:	b8606820 	ldr	w0, [x1, x0]
    40004560:	d65f03c0 	ret

0000000040004564 <gicd_read_igroupr>:
    40004564:	53057c21 	lsr	w1, w1, #5
    40004568:	91020000 	add	x0, x0, #0x80
    4000456c:	d37e6821 	ubfiz	x1, x1, #2, #27
    40004570:	b8606820 	ldr	w0, [x1, x0]
    40004574:	d65f03c0 	ret

0000000040004578 <gicd_set_icfgr>:
    40004578:	531f0c26 	ubfiz	w6, w1, #1, #4
    4000457c:	aa0003e5 	mov	x5, x0
    40004580:	2a0103e4 	mov	w4, w1
    40004584:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40004588:	910003fd 	mov	x29, sp
    4000458c:	97fffff1 	bl	40004550 <gicd_read_icfgr>
    40004590:	12000442 	and	w2, w2, #0x3
    40004594:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40004598:	52800063 	mov	w3, #0x3                   	// #3
    4000459c:	1ac62063 	lsl	w3, w3, w6
    400045a0:	0a230003 	bic	w3, w0, w3
    400045a4:	1ac62042 	lsl	w2, w2, w6
    400045a8:	2a0403e1 	mov	w1, w4
    400045ac:	2a030042 	orr	w2, w2, w3
    400045b0:	aa0503e0 	mov	x0, x5
    400045b4:	1400000e 	b	400045ec <gicd_write_icfgr>

00000000400045b8 <gicd_set_ipriorityr>:
    400045b8:	91100000 	add	x0, x0, #0x400
    400045bc:	2a0103e1 	mov	w1, w1
    400045c0:	12001c42 	and	w2, w2, #0xff
    400045c4:	38216802 	strb	w2, [x0, x1]
    400045c8:	d65f03c0 	ret

00000000400045cc <gicd_set_isenabler>:
    400045cc:	52800022 	mov	w2, #0x1                   	// #1
    400045d0:	1ac12042 	lsl	w2, w2, w1
    400045d4:	14000014 	b	40004624 <gicd_write_isenabler>

00000000400045d8 <gicd_write_icenabler>:
    400045d8:	53057c21 	lsr	w1, w1, #5
    400045dc:	91060000 	add	x0, x0, #0x180
    400045e0:	d37e6821 	ubfiz	x1, x1, #2, #27
    400045e4:	b8206822 	str	w2, [x1, x0]
    400045e8:	d65f03c0 	ret

00000000400045ec <gicd_write_icfgr>:
    400045ec:	53047c21 	lsr	w1, w1, #4
    400045f0:	91300000 	add	x0, x0, #0xc00
    400045f4:	d37e6c21 	ubfiz	x1, x1, #2, #28
    400045f8:	b8206822 	str	w2, [x1, x0]
    400045fc:	d65f03c0 	ret

0000000040004600 <gicd_write_igroupr>:
    40004600:	53057c21 	lsr	w1, w1, #5
    40004604:	91020000 	add	x0, x0, #0x80
    40004608:	d37e6821 	ubfiz	x1, x1, #2, #27
    4000460c:	b8206822 	str	w2, [x1, x0]
    40004610:	d65f03c0 	ret

0000000040004614 <gicd_write_ipriorityr>:
    40004614:	927e7421 	and	x1, x1, #0xfffffffc
    40004618:	91100000 	add	x0, x0, #0x400
    4000461c:	b8206822 	str	w2, [x1, x0]
    40004620:	d65f03c0 	ret

0000000040004624 <gicd_write_isenabler>:
    40004624:	53057c21 	lsr	w1, w1, #5
    40004628:	91040000 	add	x0, x0, #0x100
    4000462c:	d37e6821 	ubfiz	x1, x1, #2, #27
    40004630:	b8206822 	str	w2, [x1, x0]
    40004634:	d65f03c0 	ret

0000000040004638 <gicv2_cpuif_disable>:
    40004638:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000463c:	b0000040 	adrp	x0, 4000d000 <__STACKS_START__+0xf80>
    40004640:	910003fd 	mov	x29, sp
    40004644:	f945f400 	ldr	x0, [x0, #3048]
    40004648:	b50000a0 	cbnz	x0, 4000465c <gicv2_cpuif_disable+0x24>
    4000464c:	528007a1 	mov	w1, #0x3d                  	// #61
    40004650:	d0000020 	adrp	x0, 4000a000 <__TEXT_END__>
    40004654:	91217c00 	add	x0, x0, #0x85f
    40004658:	97ffeee2 	bl	400001e0 <__assert>
    4000465c:	f9400401 	ldr	x1, [x0, #8]
    40004660:	b5000061 	cbnz	x1, 4000466c <gicv2_cpuif_disable+0x34>
    40004664:	528007c1 	mov	w1, #0x3e                  	// #62
    40004668:	17fffffa 	b	40004650 <gicv2_cpuif_disable+0x18>
    4000466c:	b9400020 	ldr	w0, [x1]
    40004670:	121e7400 	and	w0, w0, #0xfffffffc
    40004674:	321b0c00 	orr	w0, w0, #0x1e0
    40004678:	b9000020 	str	w0, [x1]
    4000467c:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40004680:	d65f03c0 	ret

0000000040004684 <gicv2_cpuif_enable>:
    40004684:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40004688:	b0000040 	adrp	x0, 4000d000 <__STACKS_START__+0xf80>
    4000468c:	910003fd 	mov	x29, sp
    40004690:	f945f400 	ldr	x0, [x0, #3048]
    40004694:	b50000a0 	cbnz	x0, 400046a8 <gicv2_cpuif_enable+0x24>
    40004698:	528004c1 	mov	w1, #0x26                  	// #38
    4000469c:	d0000020 	adrp	x0, 4000a000 <__TEXT_END__>
    400046a0:	91217c00 	add	x0, x0, #0x85f
    400046a4:	97ffeecf 	bl	400001e0 <__assert>
    400046a8:	f9400400 	ldr	x0, [x0, #8]
    400046ac:	b5000060 	cbnz	x0, 400046b8 <gicv2_cpuif_enable+0x34>
    400046b0:	528004e1 	mov	w1, #0x27                  	// #39
    400046b4:	17fffffa 	b	4000469c <gicv2_cpuif_enable+0x18>
    400046b8:	52801fe1 	mov	w1, #0xff                  	// #255
    400046bc:	b9000401 	str	w1, [x0, #4]
    400046c0:	52803d21 	mov	w1, #0x1e9                 	// #489
    400046c4:	b9000001 	str	w1, [x0]
    400046c8:	a8c17bfd 	ldp	x29, x30, [sp], #16
    400046cc:	d65f03c0 	ret

00000000400046d0 <gicv2_distif_init>:
    400046d0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    400046d4:	910003fd 	mov	x29, sp
    400046d8:	a90153f3 	stp	x19, x20, [sp, #16]
    400046dc:	b0000054 	adrp	x20, 4000d000 <__STACKS_START__+0xf80>
    400046e0:	f945f680 	ldr	x0, [x20, #3048]
    400046e4:	b50000a0 	cbnz	x0, 400046f8 <gicv2_distif_init+0x28>
    400046e8:	52800d01 	mov	w1, #0x68                  	// #104
    400046ec:	d0000020 	adrp	x0, 4000a000 <__TEXT_END__>
    400046f0:	91217c00 	add	x0, x0, #0x85f
    400046f4:	97ffeebb 	bl	400001e0 <__assert>
    400046f8:	f9400000 	ldr	x0, [x0]
    400046fc:	b5000060 	cbnz	x0, 40004708 <gicv2_distif_init+0x38>
    40004700:	52800d21 	mov	w1, #0x69                  	// #105
    40004704:	17fffffa 	b	400046ec <gicv2_distif_init+0x1c>
    40004708:	b9400013 	ldr	w19, [x0]
    4000470c:	121e7661 	and	w1, w19, #0xfffffffc
    40004710:	b9000001 	str	w1, [x0]
    40004714:	32000273 	orr	w19, w19, #0x1
    40004718:	940000d7 	bl	40004a74 <gicv2_spis_configure_defaults>
    4000471c:	f945f680 	ldr	x0, [x20, #3048]
    40004720:	b9402802 	ldr	w2, [x0, #40]
    40004724:	f9401001 	ldr	x1, [x0, #32]
    40004728:	f9400000 	ldr	x0, [x0]
    4000472c:	94000099 	bl	40004990 <gicv2_secure_spis_configure_props>
    40004730:	f945f680 	ldr	x0, [x20, #3048]
    40004734:	f9400000 	ldr	x0, [x0]
    40004738:	b9000013 	str	w19, [x0]
    4000473c:	a94153f3 	ldp	x19, x20, [sp, #16]
    40004740:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40004744:	d65f03c0 	ret

0000000040004748 <gicv2_driver_init>:
    40004748:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000474c:	910003fd 	mov	x29, sp
    40004750:	b50000a0 	cbnz	x0, 40004764 <gicv2_driver_init+0x1c>
    40004754:	52801061 	mov	w1, #0x83                  	// #131
    40004758:	d0000020 	adrp	x0, 4000a000 <__TEXT_END__>
    4000475c:	91217c00 	add	x0, x0, #0x85f
    40004760:	97ffeea0 	bl	400001e0 <__assert>
    40004764:	f9400001 	ldr	x1, [x0]
    40004768:	b5000061 	cbnz	x1, 40004774 <gicv2_driver_init+0x2c>
    4000476c:	52801081 	mov	w1, #0x84                  	// #132
    40004770:	17fffffa 	b	40004758 <gicv2_driver_init+0x10>
    40004774:	f9400402 	ldr	x2, [x0, #8]
    40004778:	b5000062 	cbnz	x2, 40004784 <gicv2_driver_init+0x3c>
    4000477c:	528010a1 	mov	w1, #0x85                  	// #133
    40004780:	17fffff6 	b	40004758 <gicv2_driver_init+0x10>
    40004784:	b9402802 	ldr	w2, [x0, #40]
    40004788:	340000a2 	cbz	w2, 4000479c <gicv2_driver_init+0x54>
    4000478c:	f9401002 	ldr	x2, [x0, #32]
    40004790:	b5000062 	cbnz	x2, 4000479c <gicv2_driver_init+0x54>
    40004794:	528010e1 	mov	w1, #0x87                  	// #135
    40004798:	17fffff0 	b	40004758 <gicv2_driver_init+0x10>
    4000479c:	b94fe821 	ldr	w1, [x1, #4072]
    400047a0:	d3441c21 	ubfx	x1, x1, #4, #4
    400047a4:	51000421 	sub	w1, w1, #0x1
    400047a8:	7100043f 	cmp	w1, #0x1
    400047ac:	54000069 	b.ls	400047b8 <gicv2_driver_init+0x70>  // b.plast
    400047b0:	52801341 	mov	w1, #0x9a                  	// #154
    400047b4:	17ffffe9 	b	40004758 <gicv2_driver_init+0x10>
    400047b8:	a8c17bfd 	ldp	x29, x30, [sp], #16
    400047bc:	b0000041 	adrp	x1, 4000d000 <__STACKS_START__+0xf80>
    400047c0:	f905f420 	str	x0, [x1, #3048]
    400047c4:	d0000020 	adrp	x0, 4000a000 <__TEXT_END__>
    400047c8:	9121fc00 	add	x0, x0, #0x87f
    400047cc:	14000e0a 	b	40007ff4 <tf_log>

00000000400047d0 <gicv2_get_pending_interrupt_type>:
    400047d0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    400047d4:	b0000040 	adrp	x0, 4000d000 <__STACKS_START__+0xf80>
    400047d8:	910003fd 	mov	x29, sp
    400047dc:	f945f400 	ldr	x0, [x0, #3048]
    400047e0:	b50000a0 	cbnz	x0, 400047f4 <gicv2_get_pending_interrupt_type+0x24>
    400047e4:	528018c1 	mov	w1, #0xc6                  	// #198
    400047e8:	d0000020 	adrp	x0, 4000a000 <__TEXT_END__>
    400047ec:	91217c00 	add	x0, x0, #0x85f
    400047f0:	97ffee7c 	bl	400001e0 <__assert>
    400047f4:	f9400400 	ldr	x0, [x0, #8]
    400047f8:	b5000060 	cbnz	x0, 40004804 <gicv2_get_pending_interrupt_type+0x34>
    400047fc:	528018e1 	mov	w1, #0xc7                  	// #199
    40004800:	17fffffa 	b	400047e8 <gicv2_get_pending_interrupt_type+0x18>
    40004804:	b9401800 	ldr	w0, [x0, #24]
    40004808:	a8c17bfd 	ldp	x29, x30, [sp], #16
    4000480c:	12002400 	and	w0, w0, #0x3ff
    40004810:	d65f03c0 	ret

0000000040004814 <gicv2_pcpu_distif_init>:
    40004814:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40004818:	910003fd 	mov	x29, sp
    4000481c:	f9000bf3 	str	x19, [sp, #16]
    40004820:	b0000053 	adrp	x19, 4000d000 <__STACKS_START__+0xf80>
    40004824:	f945f661 	ldr	x1, [x19, #3048]
    40004828:	b50000a1 	cbnz	x1, 4000483c <gicv2_pcpu_distif_init+0x28>
    4000482c:	52800a01 	mov	w1, #0x50                  	// #80
    40004830:	d0000020 	adrp	x0, 4000a000 <__TEXT_END__>
    40004834:	91217c00 	add	x0, x0, #0x85f
    40004838:	97ffee6a 	bl	400001e0 <__assert>
    4000483c:	f9400020 	ldr	x0, [x1]
    40004840:	b5000060 	cbnz	x0, 4000484c <gicv2_pcpu_distif_init+0x38>
    40004844:	52800a21 	mov	w1, #0x51                  	// #81
    40004848:	17fffffa 	b	40004830 <gicv2_pcpu_distif_init+0x1c>
    4000484c:	b9402822 	ldr	w2, [x1, #40]
    40004850:	f9401021 	ldr	x1, [x1, #32]
    40004854:	9400000a 	bl	4000487c <gicv2_secure_ppi_sgi_setup_props>
    40004858:	f945f660 	ldr	x0, [x19, #3048]
    4000485c:	f9400001 	ldr	x1, [x0]
    40004860:	b9400020 	ldr	w0, [x1]
    40004864:	37000060 	tbnz	w0, #0, 40004870 <gicv2_pcpu_distif_init+0x5c>
    40004868:	32000000 	orr	w0, w0, #0x1
    4000486c:	b9000020 	str	w0, [x1]
    40004870:	f9400bf3 	ldr	x19, [sp, #16]
    40004874:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40004878:	d65f03c0 	ret

000000004000487c <gicv2_secure_ppi_sgi_setup_props>:
    4000487c:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    40004880:	910003fd 	mov	x29, sp
    40004884:	a90153f3 	stp	x19, x20, [sp, #16]
    40004888:	aa0003f4 	mov	x20, x0
    4000488c:	aa0103f3 	mov	x19, x1
    40004890:	a9025bf5 	stp	x21, x22, [sp, #32]
    40004894:	2a0203f5 	mov	w21, w2
    40004898:	f9001bf7 	str	x23, [sp, #48]
    4000489c:	340000c2 	cbz	w2, 400048b4 <gicv2_secure_ppi_sgi_setup_props+0x38>
    400048a0:	b50000a1 	cbnz	x1, 400048b4 <gicv2_secure_ppi_sgi_setup_props+0x38>
    400048a4:	52801581 	mov	w1, #0xac                  	// #172
    400048a8:	d0000020 	adrp	x0, 4000a000 <__TEXT_END__>
    400048ac:	9120f000 	add	x0, x0, #0x83c
    400048b0:	97ffee4c 	bl	400001e0 <__assert>
    400048b4:	52800016 	mov	w22, #0x0                   	// #0
    400048b8:	aa1403e0 	mov	x0, x20
    400048bc:	12800002 	mov	w2, #0xffffffff            	// #-1
    400048c0:	52800001 	mov	w1, #0x0                   	// #0
    400048c4:	97ffff45 	bl	400045d8 <gicd_write_icenabler>
    400048c8:	2a1603e1 	mov	w1, w22
    400048cc:	aa1403e0 	mov	x0, x20
    400048d0:	110012d6 	add	w22, w22, #0x4
    400048d4:	3201c3e2 	mov	w2, #0x80808080            	// #-2139062144
    400048d8:	97ffff4f 	bl	40004614 <gicd_write_ipriorityr>
    400048dc:	710082df 	cmp	w22, #0x20
    400048e0:	54ffff41 	b.ne	400048c8 <gicv2_secure_ppi_sgi_setup_props+0x4c>  // b.any
    400048e4:	8b354a76 	add	x22, x19, w21, uxtw #2
    400048e8:	52800037 	mov	w23, #0x1                   	// #1
    400048ec:	52800015 	mov	w21, #0x0                   	// #0
    400048f0:	eb1302df 	cmp	x22, x19
    400048f4:	540001a1 	b.ne	40004928 <gicv2_secure_ppi_sgi_setup_props+0xac>  // b.any
    400048f8:	2a3503e2 	mvn	w2, w21
    400048fc:	aa1403e0 	mov	x0, x20
    40004900:	52800001 	mov	w1, #0x0                   	// #0
    40004904:	97ffff3f 	bl	40004600 <gicd_write_igroupr>
    40004908:	2a1503e2 	mov	w2, w21
    4000490c:	aa1403e0 	mov	x0, x20
    40004910:	a94153f3 	ldp	x19, x20, [sp, #16]
    40004914:	52800001 	mov	w1, #0x0                   	// #0
    40004918:	a9425bf5 	ldp	x21, x22, [sp, #32]
    4000491c:	f9401bf7 	ldr	x23, [sp, #48]
    40004920:	a8c47bfd 	ldp	x29, x30, [sp], #64
    40004924:	17ffff40 	b	40004624 <gicd_write_isenabler>
    40004928:	79400261 	ldrh	w1, [x19]
    4000492c:	12002421 	and	w1, w1, #0x3ff
    40004930:	71007c3f 	cmp	w1, #0x1f
    40004934:	540002a8 	b.hi	40004988 <gicv2_secure_ppi_sgi_setup_props+0x10c>  // b.pmore
    40004938:	39400a62 	ldrb	w2, [x19, #2]
    4000493c:	721e045f 	tst	w2, #0xc
    40004940:	54000060 	b.eq	4000494c <gicv2_secure_ppi_sgi_setup_props+0xd0>  // b.none
    40004944:	52801801 	mov	w1, #0xc0                  	// #192
    40004948:	17ffffd8 	b	400048a8 <gicv2_secure_ppi_sgi_setup_props+0x2c>
    4000494c:	110fc020 	add	w0, w1, #0x3f0
    40004950:	12002400 	and	w0, w0, #0x3ff
    40004954:	71003c1f 	cmp	w0, #0xf
    40004958:	54000088 	b.hi	40004968 <gicv2_secure_ppi_sgi_setup_props+0xec>  // b.pmore
    4000495c:	d3441442 	ubfx	x2, x2, #4, #2
    40004960:	aa1403e0 	mov	x0, x20
    40004964:	97ffff05 	bl	40004578 <gicd_set_icfgr>
    40004968:	79400261 	ldrh	w1, [x19]
    4000496c:	b9400262 	ldr	w2, [x19]
    40004970:	1ac122e0 	lsl	w0, w23, w1
    40004974:	12002421 	and	w1, w1, #0x3ff
    40004978:	2a0002b5 	orr	w21, w21, w0
    4000497c:	d34a4442 	ubfx	x2, x2, #10, #8
    40004980:	aa1403e0 	mov	x0, x20
    40004984:	97ffff0d 	bl	400045b8 <gicd_set_ipriorityr>
    40004988:	91001273 	add	x19, x19, #0x4
    4000498c:	17ffffd9 	b	400048f0 <gicv2_secure_ppi_sgi_setup_props+0x74>

0000000040004990 <gicv2_secure_spis_configure_props>:
    40004990:	34000702 	cbz	w2, 40004a70 <gicv2_secure_spis_configure_props+0xe0>
    40004994:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    40004998:	910003fd 	mov	x29, sp
    4000499c:	a90153f3 	stp	x19, x20, [sp, #16]
    400049a0:	aa0103f3 	mov	x19, x1
    400049a4:	a9025bf5 	stp	x21, x22, [sp, #32]
    400049a8:	b4000141 	cbz	x1, 400049d0 <gicv2_secure_spis_configure_props+0x40>
    400049ac:	aa0003f4 	mov	x20, x0
    400049b0:	8b224835 	add	x21, x1, w2, uxtw #2
    400049b4:	91200016 	add	x22, x0, #0x800
    400049b8:	eb15027f 	cmp	x19, x21
    400049bc:	54000121 	b.ne	400049e0 <gicv2_secure_spis_configure_props+0x50>  // b.any
    400049c0:	a94153f3 	ldp	x19, x20, [sp, #16]
    400049c4:	a9425bf5 	ldp	x21, x22, [sp, #32]
    400049c8:	a8c37bfd 	ldp	x29, x30, [sp], #48
    400049cc:	d65f03c0 	ret
    400049d0:	d0000020 	adrp	x0, 4000a000 <__TEXT_END__>
    400049d4:	52801041 	mov	w1, #0x82                  	// #130
    400049d8:	9120f000 	add	x0, x0, #0x83c
    400049dc:	97ffee01 	bl	400001e0 <__assert>
    400049e0:	79400261 	ldrh	w1, [x19]
    400049e4:	12002421 	and	w1, w1, #0x3ff
    400049e8:	71007c3f 	cmp	w1, #0x1f
    400049ec:	540003e9 	b.ls	40004a68 <gicv2_secure_spis_configure_props+0xd8>  // b.plast
    400049f0:	39400a60 	ldrb	w0, [x19, #2]
    400049f4:	721e041f 	tst	w0, #0xc
    400049f8:	540000a0 	b.eq	40004a0c <gicv2_secure_spis_configure_props+0x7c>  // b.none
    400049fc:	d0000020 	adrp	x0, 4000a000 <__TEXT_END__>
    40004a00:	52801161 	mov	w1, #0x8b                  	// #139
    40004a04:	9120f000 	add	x0, x0, #0x83c
    40004a08:	97ffedf6 	bl	400001e0 <__assert>
    40004a0c:	aa1403e0 	mov	x0, x20
    40004a10:	97fffec4 	bl	40004520 <gicd_clr_igroupr>
    40004a14:	b9400262 	ldr	w2, [x19]
    40004a18:	aa1403e0 	mov	x0, x20
    40004a1c:	79400261 	ldrh	w1, [x19]
    40004a20:	d34a4442 	ubfx	x2, x2, #10, #8
    40004a24:	12002421 	and	w1, w1, #0x3ff
    40004a28:	97fffee4 	bl	400045b8 <gicd_set_ipriorityr>
    40004a2c:	79400260 	ldrh	w0, [x19]
    40004a30:	b94002c1 	ldr	w1, [x22]
    40004a34:	92402400 	and	x0, x0, #0x3ff
    40004a38:	12001c21 	and	w1, w1, #0xff
    40004a3c:	38366801 	strb	w1, [x0, x22]
    40004a40:	aa1403e0 	mov	x0, x20
    40004a44:	39400a62 	ldrb	w2, [x19, #2]
    40004a48:	79400261 	ldrh	w1, [x19]
    40004a4c:	d3441442 	ubfx	x2, x2, #4, #2
    40004a50:	12002421 	and	w1, w1, #0x3ff
    40004a54:	97fffec9 	bl	40004578 <gicd_set_icfgr>
    40004a58:	79400261 	ldrh	w1, [x19]
    40004a5c:	aa1403e0 	mov	x0, x20
    40004a60:	12002421 	and	w1, w1, #0x3ff
    40004a64:	97fffeda 	bl	400045cc <gicd_set_isenabler>
    40004a68:	91001273 	add	x19, x19, #0x4
    40004a6c:	17ffffd3 	b	400049b8 <gicv2_secure_spis_configure_props+0x28>
    40004a70:	d65f03c0 	ret

0000000040004a74 <gicv2_spis_configure_defaults>:
    40004a74:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    40004a78:	910003fd 	mov	x29, sp
    40004a7c:	a90153f3 	stp	x19, x20, [sp, #16]
    40004a80:	aa0003f4 	mov	x20, x0
    40004a84:	b9400413 	ldr	w19, [x0, #4]
    40004a88:	f90013f5 	str	x21, [sp, #32]
    40004a8c:	52800415 	mov	w21, #0x20                  	// #32
    40004a90:	531b1273 	ubfiz	w19, w19, #5, #5
    40004a94:	11008273 	add	w19, w19, #0x20
    40004a98:	6b1302bf 	cmp	w21, w19
    40004a9c:	54000163 	b.cc	40004ac8 <gicv2_spis_configure_defaults+0x54>  // b.lo, b.ul, b.last
    40004aa0:	52800415 	mov	w21, #0x20                  	// #32
    40004aa4:	6b1302bf 	cmp	w21, w19
    40004aa8:	540001c3 	b.cc	40004ae0 <gicv2_spis_configure_defaults+0x6c>  // b.lo, b.ul, b.last
    40004aac:	52800415 	mov	w21, #0x20                  	// #32
    40004ab0:	6b1302bf 	cmp	w21, w19
    40004ab4:	54000223 	b.cc	40004af8 <gicv2_spis_configure_defaults+0x84>  // b.lo, b.ul, b.last
    40004ab8:	a94153f3 	ldp	x19, x20, [sp, #16]
    40004abc:	f94013f5 	ldr	x21, [sp, #32]
    40004ac0:	a8c37bfd 	ldp	x29, x30, [sp], #48
    40004ac4:	d65f03c0 	ret
    40004ac8:	2a1503e1 	mov	w1, w21
    40004acc:	aa1403e0 	mov	x0, x20
    40004ad0:	12800002 	mov	w2, #0xffffffff            	// #-1
    40004ad4:	110082b5 	add	w21, w21, #0x20
    40004ad8:	97fffeca 	bl	40004600 <gicd_write_igroupr>
    40004adc:	17ffffef 	b	40004a98 <gicv2_spis_configure_defaults+0x24>
    40004ae0:	2a1503e1 	mov	w1, w21
    40004ae4:	aa1403e0 	mov	x0, x20
    40004ae8:	3201c3e2 	mov	w2, #0x80808080            	// #-2139062144
    40004aec:	110012b5 	add	w21, w21, #0x4
    40004af0:	97fffec9 	bl	40004614 <gicd_write_ipriorityr>
    40004af4:	17ffffec 	b	40004aa4 <gicv2_spis_configure_defaults+0x30>
    40004af8:	2a1503e1 	mov	w1, w21
    40004afc:	aa1403e0 	mov	x0, x20
    40004b00:	52800002 	mov	w2, #0x0                   	// #0
    40004b04:	110042b5 	add	w21, w21, #0x10
    40004b08:	97fffeb9 	bl	400045ec <gicd_write_icfgr>
    40004b0c:	17ffffe9 	b	40004ab0 <gicv2_spis_configure_defaults+0x3c>

0000000040004b10 <init_xlat_tables>:
    40004b10:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40004b14:	910003fd 	mov	x29, sp
    40004b18:	f9000bf3 	str	x19, [sp, #16]
    40004b1c:	90000053 	adrp	x19, 4000c000 <__RODATA_END__>
    40004b20:	91000273 	add	x19, x19, #0x0
    40004b24:	b9405a60 	ldr	w0, [x19, #88]
    40004b28:	3100041f 	cmn	w0, #0x1
    40004b2c:	540000a0 	b.eq	40004b40 <init_xlat_tables+0x30>  // b.none
    40004b30:	52800c21 	mov	w1, #0x61                  	// #97
    40004b34:	d0000020 	adrp	x0, 4000a000 <__TEXT_END__>
    40004b38:	913eec00 	add	x0, x0, #0xfbb
    40004b3c:	97ffeda9 	bl	400001e0 <__assert>
    40004b40:	94000eea 	bl	400086e8 <xlat_arch_current_el>
    40004b44:	7100041f 	cmp	w0, #0x1
    40004b48:	540000c1 	b.ne	40004b60 <init_xlat_tables+0x50>  // b.any
    40004b4c:	b9005a60 	str	w0, [x19, #88]
    40004b50:	aa1303e0 	mov	x0, x19
    40004b54:	f9400bf3 	ldr	x19, [sp, #16]
    40004b58:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40004b5c:	14000007 	b	40004b78 <init_xlat_tables_ctx>
    40004b60:	7100081f 	cmp	w0, #0x2
    40004b64:	54ffff40 	b.eq	40004b4c <init_xlat_tables+0x3c>  // b.none
    40004b68:	71000c1f 	cmp	w0, #0x3
    40004b6c:	54ffff00 	b.eq	40004b4c <init_xlat_tables+0x3c>  // b.none
    40004b70:	52800d41 	mov	w1, #0x6a                  	// #106
    40004b74:	17fffff0 	b	40004b34 <init_xlat_tables+0x24>

0000000040004b78 <init_xlat_tables_ctx>:
    40004b78:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    40004b7c:	910003fd 	mov	x29, sp
    40004b80:	a90153f3 	stp	x19, x20, [sp, #16]
    40004b84:	f90013f5 	str	x21, [sp, #32]
    40004b88:	b50000a0 	cbnz	x0, 40004b9c <init_xlat_tables_ctx+0x24>
    40004b8c:	528094c1 	mov	w1, #0x4a6                 	// #1190
    40004b90:	d0000020 	adrp	x0, 4000a000 <__TEXT_END__>
    40004b94:	913f9000 	add	x0, x0, #0xfe4
    40004b98:	97ffed92 	bl	400001e0 <__assert>
    40004b9c:	39415001 	ldrb	w1, [x0, #84]
    40004ba0:	aa0003f3 	mov	x19, x0
    40004ba4:	34000061 	cbz	w1, 40004bb0 <init_xlat_tables_ctx+0x38>
    40004ba8:	528094e1 	mov	w1, #0x4a7                 	// #1191
    40004bac:	17fffff9 	b	40004b90 <init_xlat_tables_ctx+0x18>
    40004bb0:	b9405801 	ldr	w1, [x0, #88]
    40004bb4:	51000421 	sub	w1, w1, #0x1
    40004bb8:	7100083f 	cmp	w1, #0x2
    40004bbc:	54000069 	b.ls	40004bc8 <init_xlat_tables_ctx+0x50>  // b.plast
    40004bc0:	52809501 	mov	w1, #0x4a8                 	// #1192
    40004bc4:	17fffff3 	b	40004b90 <init_xlat_tables_ctx+0x18>
    40004bc8:	9400005e 	bl	40004d40 <is_mmu_enabled_ctx>
    40004bcc:	72001c1f 	tst	w0, #0xff
    40004bd0:	54000060 	b.eq	40004bdc <init_xlat_tables_ctx+0x64>  // b.none
    40004bd4:	52809561 	mov	w1, #0x4ab                 	// #1195
    40004bd8:	17ffffee 	b	40004b90 <init_xlat_tables_ctx+0x18>
    40004bdc:	a940d275 	ldp	x21, x20, [x19, #8]
    40004be0:	94000f3e 	bl	400088d8 <xlat_get_min_virt_addr_space_size>
    40004be4:	d1000400 	sub	x0, x0, #0x1
    40004be8:	eb0002bf 	cmp	x21, x0
    40004bec:	54000062 	b.cs	40004bf8 <init_xlat_tables_ctx+0x80>  // b.hs, b.nlast
    40004bf0:	528095e1 	mov	w1, #0x4af                 	// #1199
    40004bf4:	17ffffe7 	b	40004b90 <init_xlat_tables_ctx+0x18>
    40004bf8:	f9400660 	ldr	x0, [x19, #8]
    40004bfc:	92ffffe1 	mov	x1, #0xffffffffffff        	// #281474976710655
    40004c00:	eb01001f 	cmp	x0, x1
    40004c04:	54000069 	b.ls	40004c10 <init_xlat_tables_ctx+0x98>  // b.plast
    40004c08:	52809621 	mov	w1, #0x4b1                 	// #1201
    40004c0c:	17ffffe1 	b	40004b90 <init_xlat_tables_ctx+0x18>
    40004c10:	91000401 	add	x1, x0, #0x1
    40004c14:	ea00003f 	tst	x1, x0
    40004c18:	54000060 	b.eq	40004c24 <init_xlat_tables_ctx+0xac>  // b.none
    40004c1c:	52809641 	mov	w1, #0x4b2                 	// #1202
    40004c20:	17ffffdc 	b	40004b90 <init_xlat_tables_ctx+0x18>
    40004c24:	aa1403e0 	mov	x0, x20
    40004c28:	94000f33 	bl	400088f4 <xlat_mmap_print>
    40004c2c:	b9403a61 	ldr	w1, [x19, #56]
    40004c30:	d2800000 	mov	x0, #0x0                   	// #0
    40004c34:	6b00003f 	cmp	w1, w0
    40004c38:	540001a8 	b.hi	40004c6c <init_xlat_tables_ctx+0xf4>  // b.pmore
    40004c3c:	b9402a63 	ldr	w3, [x19, #40]
    40004c40:	d2800000 	mov	x0, #0x0                   	// #0
    40004c44:	6b00007f 	cmp	w3, w0
    40004c48:	540001ac 	b.gt	40004c7c <init_xlat_tables_ctx+0x104>
    40004c4c:	f9400a80 	ldr	x0, [x20, #16]
    40004c50:	b5000280 	cbnz	x0, 40004ca0 <init_xlat_tables_ctx+0x128>
    40004c54:	f9400274 	ldr	x20, [x19]
    40004c58:	94000eaf 	bl	40008714 <xlat_arch_get_max_supported_pa>
    40004c5c:	eb00029f 	cmp	x20, x0
    40004c60:	540004a9 	b.ls	40004cf4 <init_xlat_tables_ctx+0x17c>  // b.plast
    40004c64:	52809aa1 	mov	w1, #0x4d5                 	// #1237
    40004c68:	17ffffca 	b	40004b90 <init_xlat_tables_ctx+0x18>
    40004c6c:	f9401a62 	ldr	x2, [x19, #48]
    40004c70:	f820785f 	str	xzr, [x2, x0, lsl #3]
    40004c74:	91000400 	add	x0, x0, #0x1
    40004c78:	17ffffef 	b	40004c34 <init_xlat_tables_ctx+0xbc>
    40004c7c:	f9401262 	ldr	x2, [x19, #32]
    40004c80:	d2800001 	mov	x1, #0x0                   	// #0
    40004c84:	8b003042 	add	x2, x2, x0, lsl #12
    40004c88:	f821785f 	str	xzr, [x2, x1, lsl #3]
    40004c8c:	91000421 	add	x1, x1, #0x1
    40004c90:	f108003f 	cmp	x1, #0x200
    40004c94:	54ffffa1 	b.ne	40004c88 <init_xlat_tables_ctx+0x110>  // b.any
    40004c98:	91000400 	add	x0, x0, #0x1
    40004c9c:	17ffffea 	b	40004c44 <init_xlat_tables_ctx+0xcc>
    40004ca0:	b9403a64 	ldr	w4, [x19, #56]
    40004ca4:	aa1403e1 	mov	x1, x20
    40004ca8:	b9405265 	ldr	w5, [x19, #80]
    40004cac:	d2800002 	mov	x2, #0x0                   	// #0
    40004cb0:	f9401a63 	ldr	x3, [x19, #48]
    40004cb4:	aa1303e0 	mov	x0, x19
    40004cb8:	94000f10 	bl	400088f8 <xlat_tables_map_region>
    40004cbc:	a9408e81 	ldp	x1, x3, [x20, #8]
    40004cc0:	8b030022 	add	x2, x1, x3
    40004cc4:	d1000442 	sub	x2, x2, #0x1
    40004cc8:	eb00005f 	cmp	x2, x0
    40004ccc:	54000100 	b.eq	40004cec <init_xlat_tables_ctx+0x174>  // b.none
    40004cd0:	b9401a84 	ldr	w4, [x20, #24]
    40004cd4:	f0000020 	adrp	x0, 4000b000 <plat_power_domain_tree_desc+0x24f>
    40004cd8:	f9400282 	ldr	x2, [x20]
    40004cdc:	9100d400 	add	x0, x0, #0x35
    40004ce0:	94000cc5 	bl	40007ff4 <tf_log>
    40004ce4:	97fff5f4 	bl	400024b4 <console_flush>
    40004ce8:	97ffef5c 	bl	40000a58 <do_panic>
    40004cec:	9100a294 	add	x20, x20, #0x28
    40004cf0:	17ffffd7 	b	40004c4c <init_xlat_tables_ctx+0xd4>
    40004cf4:	f9400660 	ldr	x0, [x19, #8]
    40004cf8:	f9402661 	ldr	x1, [x19, #72]
    40004cfc:	eb00003f 	cmp	x1, x0
    40004d00:	54000069 	b.ls	40004d0c <init_xlat_tables_ctx+0x194>  // b.plast
    40004d04:	52809ac1 	mov	w1, #0x4d6                 	// #1238
    40004d08:	17ffffa2 	b	40004b90 <init_xlat_tables_ctx+0x18>
    40004d0c:	f9400260 	ldr	x0, [x19]
    40004d10:	f9402261 	ldr	x1, [x19, #64]
    40004d14:	eb00003f 	cmp	x1, x0
    40004d18:	54000069 	b.ls	40004d24 <init_xlat_tables_ctx+0x1ac>  // b.plast
    40004d1c:	52809ae1 	mov	w1, #0x4d7                 	// #1239
    40004d20:	17ffff9c 	b	40004b90 <init_xlat_tables_ctx+0x18>
    40004d24:	52800020 	mov	w0, #0x1                   	// #1
    40004d28:	39015260 	strb	w0, [x19, #84]
    40004d2c:	aa1303e0 	mov	x0, x19
    40004d30:	a94153f3 	ldp	x19, x20, [sp, #16]
    40004d34:	f94013f5 	ldr	x21, [sp, #32]
    40004d38:	a8c37bfd 	ldp	x29, x30, [sp], #48
    40004d3c:	14000f7e 	b	40008b34 <xlat_tables_print>

0000000040004d40 <is_mmu_enabled_ctx>:
    40004d40:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40004d44:	910003fd 	mov	x29, sp
    40004d48:	b9405800 	ldr	w0, [x0, #88]
    40004d4c:	7100041f 	cmp	w0, #0x1
    40004d50:	54000161 	b.ne	40004d7c <is_mmu_enabled_ctx+0x3c>  // b.any
    40004d54:	94000e65 	bl	400086e8 <xlat_arch_current_el>
    40004d58:	350000a0 	cbnz	w0, 40004d6c <is_mmu_enabled_ctx+0x2c>
    40004d5c:	528012e1 	mov	w1, #0x97                  	// #151
    40004d60:	d0000020 	adrp	x0, 4000a000 <__TEXT_END__>
    40004d64:	913e3400 	add	x0, x0, #0xf8d
    40004d68:	97ffed1e 	bl	400001e0 <__assert>
    40004d6c:	d5381000 	mrs	x0, sctlr_el1
    40004d70:	12000000 	and	w0, w0, #0x1
    40004d74:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40004d78:	d65f03c0 	ret
    40004d7c:	7100081f 	cmp	w0, #0x2
    40004d80:	54000101 	b.ne	40004da0 <is_mmu_enabled_ctx+0x60>  // b.any
    40004d84:	94000e59 	bl	400086e8 <xlat_arch_current_el>
    40004d88:	7100041f 	cmp	w0, #0x1
    40004d8c:	54000068 	b.hi	40004d98 <is_mmu_enabled_ctx+0x58>  // b.pmore
    40004d90:	52801341 	mov	w1, #0x9a                  	// #154
    40004d94:	17fffff3 	b	40004d60 <is_mmu_enabled_ctx+0x20>
    40004d98:	d53c1000 	mrs	x0, sctlr_el2
    40004d9c:	17fffff5 	b	40004d70 <is_mmu_enabled_ctx+0x30>
    40004da0:	71000c1f 	cmp	w0, #0x3
    40004da4:	54000060 	b.eq	40004db0 <is_mmu_enabled_ctx+0x70>  // b.none
    40004da8:	528013a1 	mov	w1, #0x9d                  	// #157
    40004dac:	17ffffed 	b	40004d60 <is_mmu_enabled_ctx+0x20>
    40004db0:	94000e4e 	bl	400086e8 <xlat_arch_current_el>
    40004db4:	7100081f 	cmp	w0, #0x2
    40004db8:	54000068 	b.hi	40004dc4 <is_mmu_enabled_ctx+0x84>  // b.pmore
    40004dbc:	528013c1 	mov	w1, #0x9e                  	// #158
    40004dc0:	17ffffe8 	b	40004d60 <is_mmu_enabled_ctx+0x20>
    40004dc4:	d53e1000 	mrs	x0, sctlr_el3
    40004dc8:	17ffffea 	b	40004d70 <is_mmu_enabled_ctx+0x30>

0000000040004dcc <mdelay>:
    40004dcc:	52807d01 	mov	w1, #0x3e8                 	// #1000
    40004dd0:	b27f7be2 	mov	x2, #0xfffffffe            	// #4294967294
    40004dd4:	9ba17c03 	umull	x3, w0, w1
    40004dd8:	eb02007f 	cmp	x3, x2
    40004ddc:	540000e9 	b.ls	40004df8 <mdelay+0x2c>  // b.plast
    40004de0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40004de4:	d0000020 	adrp	x0, 4000a000 <__TEXT_END__>
    40004de8:	52800841 	mov	w1, #0x42                  	// #66
    40004dec:	910003fd 	mov	x29, sp
    40004df0:	91227800 	add	x0, x0, #0x89e
    40004df4:	97ffecfb 	bl	400001e0 <__assert>
    40004df8:	1b017c00 	mul	w0, w0, w1
    40004dfc:	14000cd8 	b	4000815c <udelay>

0000000040004e00 <memchr>:
    40004e00:	8b020002 	add	x2, x0, x2
    40004e04:	12001c21 	and	w1, w1, #0xff
    40004e08:	eb02001f 	cmp	x0, x2
    40004e0c:	54000061 	b.ne	40004e18 <memchr+0x18>  // b.any
    40004e10:	d2800000 	mov	x0, #0x0                   	// #0
    40004e14:	d65f03c0 	ret
    40004e18:	39400003 	ldrb	w3, [x0]
    40004e1c:	6b01007f 	cmp	w3, w1
    40004e20:	54ffffa0 	b.eq	40004e14 <memchr+0x14>  // b.none
    40004e24:	91000400 	add	x0, x0, #0x1
    40004e28:	17fffff8 	b	40004e08 <memchr+0x8>

0000000040004e2c <memcmp>:
    40004e2c:	d1000421 	sub	x1, x1, #0x1
    40004e30:	d2800004 	mov	x4, #0x0                   	// #0
    40004e34:	eb04005f 	cmp	x2, x4
    40004e38:	54000061 	b.ne	40004e44 <memcmp+0x18>  // b.any
    40004e3c:	52800000 	mov	w0, #0x0                   	// #0
    40004e40:	14000007 	b	40004e5c <memcmp+0x30>
    40004e44:	38646803 	ldrb	w3, [x0, x4]
    40004e48:	91000484 	add	x4, x4, #0x1
    40004e4c:	38646825 	ldrb	w5, [x1, x4]
    40004e50:	6b05007f 	cmp	w3, w5
    40004e54:	54ffff00 	b.eq	40004e34 <memcmp+0x8>  // b.none
    40004e58:	4b050060 	sub	w0, w3, w5
    40004e5c:	d65f03c0 	ret

0000000040004e60 <memcpy>:
    40004e60:	d2800003 	mov	x3, #0x0                   	// #0
    40004e64:	eb03005f 	cmp	x2, x3
    40004e68:	54000041 	b.ne	40004e70 <memcpy+0x10>  // b.any
    40004e6c:	d65f03c0 	ret
    40004e70:	38636824 	ldrb	w4, [x1, x3]
    40004e74:	38236804 	strb	w4, [x0, x3]
    40004e78:	91000463 	add	x3, x3, #0x1
    40004e7c:	17fffffa 	b	40004e64 <memcpy+0x4>

0000000040004e80 <memmove>:
    40004e80:	cb010006 	sub	x6, x0, x1
    40004e84:	aa0003e5 	mov	x5, x0
    40004e88:	eb0200df 	cmp	x6, x2
    40004e8c:	54000043 	b.cc	40004e94 <memmove+0x14>  // b.lo, b.ul, b.last
    40004e90:	17fffff4 	b	40004e60 <memcpy>
    40004e94:	8b020024 	add	x4, x1, x2
    40004e98:	8b020000 	add	x0, x0, x2
    40004e9c:	eb05001f 	cmp	x0, x5
    40004ea0:	54000041 	b.ne	40004ea8 <memmove+0x28>  // b.any
    40004ea4:	d65f03c0 	ret
    40004ea8:	385ffc81 	ldrb	w1, [x4, #-1]!
    40004eac:	381ffc01 	strb	w1, [x0, #-1]!
    40004eb0:	17fffffb 	b	40004e9c <memmove+0x1c>

0000000040004eb4 <memset>:
    40004eb4:	b4000342 	cbz	x2, 40004f1c <memset+0x68>
    40004eb8:	12001c21 	and	w1, w1, #0xff
    40004ebc:	aa0003e5 	mov	x5, x0
    40004ec0:	f24008a6 	ands	x6, x5, #0x7
    40004ec4:	54000261 	b.ne	40004f10 <memset+0x5c>  // b.any
    40004ec8:	d3781c24 	ubfiz	x4, x1, #8, #8
    40004ecc:	92401c23 	and	x3, x1, #0xff
    40004ed0:	aa030083 	orr	x3, x4, x3
    40004ed4:	d2800004 	mov	x4, #0x0                   	// #0
    40004ed8:	aa034063 	orr	x3, x3, x3, lsl #16
    40004edc:	aa038063 	orr	x3, x3, x3, lsl #32
    40004ee0:	cb040047 	sub	x7, x2, x4
    40004ee4:	f1001cff 	cmp	x7, #0x7
    40004ee8:	540001c8 	b.hi	40004f20 <memset+0x6c>  // b.pmore
    40004eec:	d343fc43 	lsr	x3, x2, #3
    40004ef0:	928000e4 	mov	x4, #0xfffffffffffffff8    	// #-8
    40004ef4:	8b030ca5 	add	x5, x5, x3, lsl #3
    40004ef8:	9b040862 	madd	x2, x3, x4, x2
    40004efc:	eb06005f 	cmp	x2, x6
    40004f00:	540000e0 	b.eq	40004f1c <memset+0x68>  // b.none
    40004f04:	382668a1 	strb	w1, [x5, x6]
    40004f08:	910004c6 	add	x6, x6, #0x1
    40004f0c:	17fffffc 	b	40004efc <memset+0x48>
    40004f10:	380014a1 	strb	w1, [x5], #1
    40004f14:	f1000442 	subs	x2, x2, #0x1
    40004f18:	54fffd41 	b.ne	40004ec0 <memset+0xc>  // b.any
    40004f1c:	d65f03c0 	ret
    40004f20:	f82468a3 	str	x3, [x5, x4]
    40004f24:	91002084 	add	x4, x4, #0x8
    40004f28:	17ffffee 	b	40004ee0 <memset+0x2c>

0000000040004f2c <mmap_add>:
    40004f2c:	aa0003e1 	mov	x1, x0
    40004f30:	90000040 	adrp	x0, 4000c000 <__RODATA_END__>
    40004f34:	91000000 	add	x0, x0, #0x0
    40004f38:	14000001 	b	40004f3c <mmap_add_ctx>

0000000040004f3c <mmap_add_ctx>:
    40004f3c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40004f40:	910003fd 	mov	x29, sp
    40004f44:	a90153f3 	stp	x19, x20, [sp, #16]
    40004f48:	aa0003f4 	mov	x20, x0
    40004f4c:	aa0103f3 	mov	x19, x1
    40004f50:	f9401260 	ldr	x0, [x19, #32]
    40004f54:	b5000080 	cbnz	x0, 40004f64 <mmap_add_ctx+0x28>
    40004f58:	a94153f3 	ldp	x19, x20, [sp, #16]
    40004f5c:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40004f60:	d65f03c0 	ret
    40004f64:	aa1303e1 	mov	x1, x19
    40004f68:	aa1403e0 	mov	x0, x20
    40004f6c:	9100a273 	add	x19, x19, #0x28
    40004f70:	9400000f 	bl	40004fac <mmap_add_region_ctx>
    40004f74:	17fffff7 	b	40004f50 <mmap_add_ctx+0x14>

0000000040004f78 <mmap_add_region>:
    40004f78:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    40004f7c:	910003fd 	mov	x29, sp
    40004f80:	a90187e0 	stp	x0, x1, [sp, #24]
    40004f84:	d2a80000 	mov	x0, #0x40000000            	// #1073741824
    40004f88:	910063e1 	add	x1, sp, #0x18
    40004f8c:	f90017e2 	str	x2, [sp, #40]
    40004f90:	b90033e3 	str	w3, [sp, #48]
    40004f94:	f9001fe0 	str	x0, [sp, #56]
    40004f98:	90000040 	adrp	x0, 4000c000 <__RODATA_END__>
    40004f9c:	91000000 	add	x0, x0, #0x0
    40004fa0:	94000003 	bl	40004fac <mmap_add_region_ctx>
    40004fa4:	a8c47bfd 	ldp	x29, x30, [sp], #64
    40004fa8:	d65f03c0 	ret

0000000040004fac <mmap_add_region_ctx>:
    40004fac:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    40004fb0:	910003fd 	mov	x29, sp
    40004fb4:	a90363f7 	stp	x23, x24, [sp, #48]
    40004fb8:	aa0103f7 	mov	x23, x1
    40004fbc:	f9400821 	ldr	x1, [x1, #16]
    40004fc0:	a90153f3 	stp	x19, x20, [sp, #16]
    40004fc4:	a9025bf5 	stp	x21, x22, [sp, #32]
    40004fc8:	b4000fe1 	cbz	x1, 400051c4 <mmap_add_region_ctx+0x218>
    40004fcc:	aa0003f4 	mov	x20, x0
    40004fd0:	39415000 	ldrb	w0, [x0, #84]
    40004fd4:	340000a0 	cbz	w0, 40004fe8 <mmap_add_region_ctx+0x3c>
    40004fd8:	52806281 	mov	w1, #0x314                 	// #788
    40004fdc:	d0000020 	adrp	x0, 4000a000 <__TEXT_END__>
    40004fe0:	913f9000 	add	x0, x0, #0xfe4
    40004fe4:	97ffec7f 	bl	400001e0 <__assert>
    40004fe8:	a94002e5 	ldp	x5, x0, [x23]
    40004fec:	f94012e2 	ldr	x2, [x23, #32]
    40004ff0:	aa0100a3 	orr	x3, x5, x1
    40004ff4:	aa000063 	orr	x3, x3, x0
    40004ff8:	f2402c7f 	tst	x3, #0xfff
    40004ffc:	54000ac1 	b.ne	40005154 <mmap_add_region_ctx+0x1a8>  // b.any
    40005000:	f148005f 	cmp	x2, #0x200, lsl #12
    40005004:	d2a80003 	mov	x3, #0x40000000            	// #1073741824
    40005008:	fa431044 	ccmp	x2, x3, #0x4, ne  // ne = any
    4000500c:	54000060 	b.eq	40005018 <mmap_add_region_ctx+0x6c>  // b.none
    40005010:	f140045f 	cmp	x2, #0x1, lsl #12
    40005014:	54000a01 	b.ne	40005154 <mmap_add_region_ctx+0x1a8>  // b.any
    40005018:	8b0100b6 	add	x22, x5, x1
    4000501c:	8b000029 	add	x9, x1, x0
    40005020:	d10006d6 	sub	x22, x22, #0x1
    40005024:	d1000535 	sub	x21, x9, #0x1
    40005028:	eb1600bf 	cmp	x5, x22
    4000502c:	fa559002 	ccmp	x0, x21, #0x2, ls  // ls = plast
    40005030:	540009e8 	b.hi	4000516c <mmap_add_region_ctx+0x1c0>  // b.pmore
    40005034:	f9400682 	ldr	x2, [x20, #8]
    40005038:	eb0202bf 	cmp	x21, x2
    4000503c:	54000988 	b.hi	4000516c <mmap_add_region_ctx+0x1c0>  // b.pmore
    40005040:	f9400282 	ldr	x2, [x20]
    40005044:	eb0202df 	cmp	x22, x2
    40005048:	54000928 	b.hi	4000516c <mmap_add_region_ctx+0x1c0>  // b.pmore
    4000504c:	b9401a98 	ldr	w24, [x20, #24]
    40005050:	52800503 	mov	w3, #0x28                  	// #40
    40005054:	f9400a82 	ldr	x2, [x20, #16]
    40005058:	9b230b18 	smaddl	x24, w24, w3, x2
    4000505c:	f85e8303 	ldur	x3, [x24, #-24]
    40005060:	b50008a3 	cbnz	x3, 40005174 <mmap_add_region_ctx+0x1c8>
    40005064:	aa0203e6 	mov	x6, x2
    40005068:	cb05000a 	sub	x10, x0, x5
    4000506c:	f94008c3 	ldr	x3, [x6, #16]
    40005070:	b50002a3 	cbnz	x3, 400050c4 <mmap_add_region_ctx+0x118>
    40005074:	aa0203f3 	mov	x19, x2
    40005078:	a9408e60 	ldp	x0, x3, [x19, #8]
    4000507c:	8b000060 	add	x0, x3, x0
    40005080:	d1000400 	sub	x0, x0, #0x1
    40005084:	eb15001f 	cmp	x0, x21
    40005088:	54000042 	b.cs	40005090 <mmap_add_region_ctx+0xe4>  // b.hs, b.nlast
    4000508c:	b5000783 	cbnz	x3, 4000517c <mmap_add_region_ctx+0x1d0>
    40005090:	a9408263 	ldp	x3, x0, [x19, #8]
    40005094:	8b030003 	add	x3, x0, x3
    40005098:	eb03013f 	cmp	x9, x3
    4000509c:	54000081 	b.ne	400050ac <mmap_add_region_ctx+0x100>  // b.any
    400050a0:	b4000060 	cbz	x0, 400050ac <mmap_add_region_ctx+0x100>
    400050a4:	eb00003f 	cmp	x1, x0
    400050a8:	540006e8 	b.hi	40005184 <mmap_add_region_ctx+0x1d8>  // b.pmore
    400050ac:	f9400840 	ldr	x0, [x2, #16]
    400050b0:	b4000940 	cbz	x0, 400051d8 <mmap_add_region_ctx+0x22c>
    400050b4:	eb18005f 	cmp	x2, x24
    400050b8:	540006a3 	b.cc	4000518c <mmap_add_region_ctx+0x1e0>  // b.lo, b.ul, b.last
    400050bc:	52806981 	mov	w1, #0x34c                 	// #844
    400050c0:	17ffffc7 	b	40004fdc <mmap_add_region_ctx+0x30>
    400050c4:	a94010c7 	ldp	x7, x4, [x6]
    400050c8:	8b030088 	add	x8, x4, x3
    400050cc:	eb04001f 	cmp	x0, x4
    400050d0:	d1000508 	sub	x8, x8, #0x1
    400050d4:	54000263 	b.cc	40005120 <mmap_add_region_ctx+0x174>  // b.lo, b.ul, b.last
    400050d8:	eb0802bf 	cmp	x21, x8
    400050dc:	54000269 	b.ls	40005128 <mmap_add_region_ctx+0x17c>  // b.plast
    400050e0:	eb04001f 	cmp	x0, x4
    400050e4:	54000220 	b.eq	40005128 <mmap_add_region_ctx+0x17c>  // b.none
    400050e8:	eb0702df 	cmp	x22, x7
    400050ec:	54000863 	b.cc	400051f8 <mmap_add_region_ctx+0x24c>  // b.lo, b.ul, b.last
    400050f0:	8b070063 	add	x3, x3, x7
    400050f4:	d1000463 	sub	x3, x3, #0x1
    400050f8:	eb0300bf 	cmp	x5, x3
    400050fc:	1a9f97e3 	cset	w3, hi  // hi = pmore
    40005100:	eb0402bf 	cmp	x21, x4
    40005104:	54000243 	b.cc	4000514c <mmap_add_region_ctx+0x1a0>  // b.lo, b.ul, b.last
    40005108:	eb08001f 	cmp	x0, x8
    4000510c:	1a9f97e4 	cset	w4, hi  // hi = pmore
    40005110:	6a03009f 	tst	w4, w3
    40005114:	54000180 	b.eq	40005144 <mmap_add_region_ctx+0x198>  // b.none
    40005118:	9100a0c6 	add	x6, x6, #0x28
    4000511c:	17ffffd4 	b	4000506c <mmap_add_region_ctx+0xc0>
    40005120:	eb0802bf 	cmp	x21, x8
    40005124:	54fffe23 	b.cc	400050e8 <mmap_add_region_ctx+0x13c>  // b.lo, b.ul, b.last
    40005128:	cb070087 	sub	x7, x4, x7
    4000512c:	eb0a00ff 	cmp	x7, x10
    40005130:	540000a1 	b.ne	40005144 <mmap_add_region_ctx+0x198>  // b.any
    40005134:	eb04001f 	cmp	x0, x4
    40005138:	54ffff01 	b.ne	40005118 <mmap_add_region_ctx+0x16c>  // b.any
    4000513c:	eb03003f 	cmp	x1, x3
    40005140:	54fffec1 	b.ne	40005118 <mmap_add_region_ctx+0x16c>  // b.any
    40005144:	12800001 	mov	w1, #0xffffffff            	// #-1
    40005148:	14000004 	b	40005158 <mmap_add_region_ctx+0x1ac>
    4000514c:	52800024 	mov	w4, #0x1                   	// #1
    40005150:	17fffff0 	b	40005110 <mmap_add_region_ctx+0x164>
    40005154:	128002a1 	mov	w1, #0xffffffea            	// #-22
    40005158:	d0000020 	adrp	x0, 4000b000 <plat_power_domain_tree_desc+0x24f>
    4000515c:	91002800 	add	x0, x0, #0xa
    40005160:	94000ba5 	bl	40007ff4 <tf_log>
    40005164:	52806321 	mov	w1, #0x319                 	// #793
    40005168:	17ffff9d 	b	40004fdc <mmap_add_region_ctx+0x30>
    4000516c:	12800421 	mov	w1, #0xffffffde            	// #-34
    40005170:	17fffffa 	b	40005158 <mmap_add_region_ctx+0x1ac>
    40005174:	12800161 	mov	w1, #0xfffffff4            	// #-12
    40005178:	17fffff8 	b	40005158 <mmap_add_region_ctx+0x1ac>
    4000517c:	9100a273 	add	x19, x19, #0x28
    40005180:	17ffffbe 	b	40005078 <mmap_add_region_ctx+0xcc>
    40005184:	9100a273 	add	x19, x19, #0x28
    40005188:	17ffffc2 	b	40005090 <mmap_add_region_ctx+0xe4>
    4000518c:	9100a042 	add	x2, x2, #0x28
    40005190:	17ffffc7 	b	400050ac <mmap_add_region_ctx+0x100>
    40005194:	aa1703e1 	mov	x1, x23
    40005198:	aa1303e0 	mov	x0, x19
    4000519c:	d2800502 	mov	x2, #0x28                  	// #40
    400051a0:	97ffff30 	bl	40004e60 <memcpy>
    400051a4:	f9402280 	ldr	x0, [x20, #64]
    400051a8:	eb16001f 	cmp	x0, x22
    400051ac:	54000042 	b.cs	400051b4 <mmap_add_region_ctx+0x208>  // b.hs, b.nlast
    400051b0:	f9002296 	str	x22, [x20, #64]
    400051b4:	f9402680 	ldr	x0, [x20, #72]
    400051b8:	eb15001f 	cmp	x0, x21
    400051bc:	54000042 	b.cs	400051c4 <mmap_add_region_ctx+0x218>  // b.hs, b.nlast
    400051c0:	f9002695 	str	x21, [x20, #72]
    400051c4:	a94153f3 	ldp	x19, x20, [sp, #16]
    400051c8:	a9425bf5 	ldp	x21, x22, [sp, #32]
    400051cc:	a94363f7 	ldp	x23, x24, [sp, #48]
    400051d0:	a8c47bfd 	ldp	x29, x30, [sp], #64
    400051d4:	d65f03c0 	ret
    400051d8:	cb130042 	sub	x2, x2, x19
    400051dc:	aa1303e1 	mov	x1, x19
    400051e0:	9100a260 	add	x0, x19, #0x28
    400051e4:	97ffff27 	bl	40004e80 <memmove>
    400051e8:	f9400b00 	ldr	x0, [x24, #16]
    400051ec:	b4fffd40 	cbz	x0, 40005194 <mmap_add_region_ctx+0x1e8>
    400051f0:	52806b01 	mov	w1, #0x358                 	// #856
    400051f4:	17ffff7a 	b	40004fdc <mmap_add_region_ctx+0x30>
    400051f8:	eb0402bf 	cmp	x21, x4
    400051fc:	54fff8e3 	b.cc	40005118 <mmap_add_region_ctx+0x16c>  // b.lo, b.ul, b.last
    40005200:	52800023 	mov	w3, #0x1                   	// #1
    40005204:	17ffffc1 	b	40005108 <mmap_add_region_ctx+0x15c>

0000000040005208 <nextprop_>:
    40005208:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    4000520c:	910003fd 	mov	x29, sp
    40005210:	a90153f3 	stp	x19, x20, [sp, #16]
    40005214:	aa0003f4 	mov	x20, x0
    40005218:	2a0103f3 	mov	w19, w1
    4000521c:	9100b3e2 	add	x2, sp, #0x2c
    40005220:	2a1303e1 	mov	w1, w19
    40005224:	aa1403e0 	mov	x0, x20
    40005228:	97fff95d 	bl	4000379c <fdt_next_tag>
    4000522c:	71000c1f 	cmp	w0, #0x3
    40005230:	540000e0 	b.eq	4000524c <nextprop_+0x44>  // b.none
    40005234:	b9402ff3 	ldr	w19, [sp, #44]
    40005238:	7100241f 	cmp	w0, #0x9
    4000523c:	54000101 	b.ne	4000525c <nextprop_+0x54>  // b.any
    40005240:	7100027f 	cmp	w19, #0x0
    40005244:	12800141 	mov	w1, #0xfffffff5            	// #-11
    40005248:	1a81b273 	csel	w19, w19, w1, lt  // lt = tstop
    4000524c:	2a1303e0 	mov	w0, w19
    40005250:	a94153f3 	ldp	x19, x20, [sp, #16]
    40005254:	a8c37bfd 	ldp	x29, x30, [sp], #48
    40005258:	d65f03c0 	ret
    4000525c:	7100101f 	cmp	w0, #0x4
    40005260:	54fffde0 	b.eq	4000521c <nextprop_+0x14>  // b.none
    40005264:	12800013 	mov	w19, #0xffffffff            	// #-1
    40005268:	17fffff9 	b	4000524c <nextprop_+0x44>

000000004000526c <plat_core_pos_by_mpidr>:
    4000526c:	d350fc02 	lsr	x2, x0, #16
    40005270:	53083c03 	ubfx	w3, w0, #8, #8
    40005274:	aa408042 	orr	x2, x2, x0, lsr #32
    40005278:	12001c01 	and	w1, w0, #0xff
    4000527c:	72001c5f 	tst	w2, #0xff
    40005280:	540000c1 	b.ne	40005298 <plat_core_pos_by_mpidr+0x2c>  // b.any
    40005284:	121e1400 	and	w0, w0, #0xfc
    40005288:	2a030000 	orr	w0, w0, w3
    4000528c:	7100001f 	cmp	w0, #0x0
    40005290:	5a9f0020 	csinv	w0, w1, wzr, eq  // eq = none
    40005294:	d65f03c0 	ret
    40005298:	12800000 	mov	w0, #0xffffffff            	// #-1
    4000529c:	17fffffe 	b	40005294 <plat_core_pos_by_mpidr+0x28>

00000000400052a0 <plat_default_ea_handler>:
    400052a0:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    400052a4:	910003fd 	mov	x29, sp
    400052a8:	a90153f3 	stp	x19, x20, [sp, #16]
    400052ac:	2a0003f4 	mov	w20, w0
    400052b0:	f90013f5 	str	x21, [sp, #32]
    400052b4:	aa0103f5 	mov	x21, x1
    400052b8:	d53e4013 	mrs	x19, spsr_el3
    400052bc:	b0000020 	adrp	x0, 4000a000 <__TEXT_END__>
    400052c0:	53020e73 	ubfx	w19, w19, #2, #2
    400052c4:	91397c00 	add	x0, x0, #0xe5f
    400052c8:	94000b7d 	bl	400080bc <tf_log_newline>
    400052cc:	d53800a1 	mrs	x1, mpidr_el1
    400052d0:	71000e7f 	cmp	w19, #0x3
    400052d4:	54000220 	b.eq	40005318 <plat_default_ea_handler+0x78>  // b.none
    400052d8:	71000a7f 	cmp	w19, #0x2
    400052dc:	b0000020 	adrp	x0, 4000a000 <__TEXT_END__>
    400052e0:	b0000022 	adrp	x2, 4000a000 <__TEXT_END__>
    400052e4:	913cbc00 	add	x0, x0, #0xf2f
    400052e8:	913ca442 	add	x2, x2, #0xf29
    400052ec:	9a801042 	csel	x2, x2, x0, ne  // ne = any
    400052f0:	b0000020 	adrp	x0, 4000a000 <__TEXT_END__>
    400052f4:	913ccc00 	add	x0, x0, #0xf33
    400052f8:	94000b3f 	bl	40007ff4 <tf_log>
    400052fc:	aa1503e2 	mov	x2, x21
    40005300:	2a1403e1 	mov	w1, w20
    40005304:	b0000020 	adrp	x0, 4000a000 <__TEXT_END__>
    40005308:	913da000 	add	x0, x0, #0xf68
    4000530c:	94000b3a 	bl	40007ff4 <tf_log>
    40005310:	97fff469 	bl	400024b4 <console_flush>
    40005314:	97ffedd1 	bl	40000a58 <do_panic>
    40005318:	b0000022 	adrp	x2, 4000a000 <__TEXT_END__>
    4000531c:	913c9442 	add	x2, x2, #0xf25
    40005320:	17fffff4 	b	400052f0 <plat_default_ea_handler+0x50>

0000000040005324 <plat_get_power_domain_tree_desc>:
    40005324:	b0000020 	adrp	x0, 4000a000 <__TEXT_END__>
    40005328:	9136c400 	add	x0, x0, #0xdb1
    4000532c:	d65f03c0 	ret

0000000040005330 <plat_get_soc_revision>:
    40005330:	d2800480 	mov	x0, #0x24                  	// #36
    40005334:	f2a06000 	movk	x0, #0x300, lsl #16
    40005338:	b9400000 	ldr	w0, [x0]
    4000533c:	12001c00 	and	w0, w0, #0xff
    40005340:	d65f03c0 	ret

0000000040005344 <plat_get_soc_version>:
    40005344:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40005348:	910003fd 	mov	x29, sp
    4000534c:	94000acb 	bl	40007e78 <sunxi_read_soc_id>
    40005350:	12003c00 	and	w0, w0, #0xffff
    40005354:	52a133c1 	mov	w1, #0x99e0000             	// #161349632
    40005358:	2a010000 	orr	w0, w0, w1
    4000535c:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40005360:	d65f03c0 	ret

0000000040005364 <plat_get_syscnt_freq2>:
    40005364:	5286c000 	mov	w0, #0x3600                	// #13824
    40005368:	72a02dc0 	movk	w0, #0x16e, lsl #16
    4000536c:	d65f03c0 	ret

0000000040005370 <plat_get_target_pwr_state>:
    40005370:	350000e2 	cbnz	w2, 4000538c <plat_get_target_pwr_state+0x1c>
    40005374:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40005378:	b0000020 	adrp	x0, 4000a000 <__TEXT_END__>
    4000537c:	52801381 	mov	w1, #0x9c                  	// #156
    40005380:	910003fd 	mov	x29, sp
    40005384:	91383400 	add	x0, x0, #0xe0d
    40005388:	97ffeb96 	bl	400001e0 <__assert>
    4000538c:	d2800003 	mov	x3, #0x0                   	// #0
    40005390:	52800060 	mov	w0, #0x3                   	// #3
    40005394:	38636824 	ldrb	w4, [x1, x3]
    40005398:	91000463 	add	x3, x3, #0x1
    4000539c:	6b00009f 	cmp	w4, w0
    400053a0:	1a809080 	csel	w0, w4, w0, ls  // ls = plast
    400053a4:	6b03005f 	cmp	w2, w3
    400053a8:	12001c00 	and	w0, w0, #0xff
    400053ac:	54ffff41 	b.ne	40005394 <plat_get_target_pwr_state+0x24>  // b.any
    400053b0:	d65f03c0 	ret

00000000400053b4 <plat_ic_get_pending_interrupt_type>:
    400053b4:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    400053b8:	910003fd 	mov	x29, sp
    400053bc:	97fffd05 	bl	400047d0 <gicv2_get_pending_interrupt_type>
    400053c0:	710ff41f 	cmp	w0, #0x3fd
    400053c4:	540000c9 	b.ls	400053dc <plat_ic_get_pending_interrupt_type+0x28>  // b.plast
    400053c8:	710ffc1f 	cmp	w0, #0x3ff
    400053cc:	1a9f17e0 	cset	w0, eq  // eq = none
    400053d0:	11000800 	add	w0, w0, #0x2
    400053d4:	a8c17bfd 	ldp	x29, x30, [sp], #16
    400053d8:	d65f03c0 	ret
    400053dc:	52800000 	mov	w0, #0x0                   	// #0
    400053e0:	17fffffd 	b	400053d4 <plat_ic_get_pending_interrupt_type+0x20>

00000000400053e4 <plat_is_smccc_feature_available>:
    400053e4:	d2800041 	mov	x1, #0x2                   	// #2
    400053e8:	f2b00001 	movk	x1, #0x8000, lsl #16
    400053ec:	eb01001f 	cmp	x0, x1
    400053f0:	5a9f03e0 	csetm	w0, ne  // ne = any
    400053f4:	d65f03c0 	ret

00000000400053f8 <plat_log_get_prefix>:
    400053f8:	7100c81f 	cmp	w0, #0x32
    400053fc:	52800641 	mov	w1, #0x32                  	// #50
    40005400:	1a819000 	csel	w0, w0, w1, ls  // ls = plast
    40005404:	52800141 	mov	w1, #0xa                   	// #10
    40005408:	6b01001f 	cmp	w0, w1
    4000540c:	1a812000 	csel	w0, w0, w1, cs  // cs = hs, nlast
    40005410:	1ac10800 	udiv	w0, w0, w1
    40005414:	b0000021 	adrp	x1, 4000a000 <__TEXT_END__>
    40005418:	910a2021 	add	x1, x1, #0x288
    4000541c:	51000400 	sub	w0, w0, #0x1
    40005420:	f8607820 	ldr	x0, [x1, x0, lsl #3]
    40005424:	d65f03c0 	ret

0000000040005428 <plat_setup_psci_ops>:
    40005428:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    4000542c:	910003fd 	mov	x29, sp
    40005430:	f9000bf3 	str	x19, [sp, #16]
    40005434:	b50000a1 	cbnz	x1, 40005448 <plat_setup_psci_ops+0x20>
    40005438:	b0000020 	adrp	x0, 4000a000 <__TEXT_END__>
    4000543c:	52800521 	mov	w1, #0x29                  	// #41
    40005440:	91333c00 	add	x0, x0, #0xccf
    40005444:	97ffeb67 	bl	400001e0 <__assert>
    40005448:	aa0103f3 	mov	x19, x1
    4000544c:	d2800801 	mov	x1, #0x40                  	// #64
    40005450:	f2a12021 	movk	x1, #0x901, lsl #16
    40005454:	d2800882 	mov	x2, #0x44                  	// #68
    40005458:	f2a12022 	movk	x2, #0x901, lsl #16
    4000545c:	b9000020 	str	w0, [x1]
    40005460:	d360fc01 	lsr	x1, x0, #32
    40005464:	b9000041 	str	w1, [x2]
    40005468:	b9000440 	str	w0, [x2, #4]
    4000546c:	b9000841 	str	w1, [x2, #8]
    40005470:	b9000c40 	str	w0, [x2, #12]
    40005474:	b9001041 	str	w1, [x2, #16]
    40005478:	b9001440 	str	w0, [x2, #20]
    4000547c:	d2800b80 	mov	x0, #0x5c                  	// #92
    40005480:	f2a12020 	movk	x0, #0x901, lsl #16
    40005484:	b9000001 	str	w1, [x0]
    40005488:	b0000020 	adrp	x0, 4000a000 <__TEXT_END__>
    4000548c:	9132c000 	add	x0, x0, #0xcb0
    40005490:	94000ad9 	bl	40007ff4 <tf_log>
    40005494:	aa1303e0 	mov	x0, x19
    40005498:	94000a9d 	bl	40007f0c <sunxi_set_native_psci_ops>
    4000549c:	52800000 	mov	w0, #0x0                   	// #0
    400054a0:	f9400bf3 	ldr	x19, [sp, #16]
    400054a4:	a8c27bfd 	ldp	x29, x30, [sp], #32
    400054a8:	d65f03c0 	ret

00000000400054ac <print_entry_point_info>:
    400054ac:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    400054b0:	910003fd 	mov	x29, sp
    400054b4:	f9000bf3 	str	x19, [sp, #16]
    400054b8:	aa0003f3 	mov	x19, x0
    400054bc:	b0000020 	adrp	x0, 4000a000 <__TEXT_END__>
    400054c0:	913a5c00 	add	x0, x0, #0xe97
    400054c4:	f9400661 	ldr	x1, [x19, #8]
    400054c8:	94000acb 	bl	40007ff4 <tf_log>
    400054cc:	b9401261 	ldr	w1, [x19, #16]
    400054d0:	b0000020 	adrp	x0, 4000a000 <__TEXT_END__>
    400054d4:	f9400bf3 	ldr	x19, [sp, #16]
    400054d8:	913ad400 	add	x0, x0, #0xeb5
    400054dc:	a8c27bfd 	ldp	x29, x30, [sp], #32
    400054e0:	14000ac5 	b	40007ff4 <tf_log>

00000000400054e4 <printf>:
    400054e4:	a9b77bfd 	stp	x29, x30, [sp, #-144]!
    400054e8:	910003fd 	mov	x29, sp
    400054ec:	a9058be1 	stp	x1, x2, [sp, #88]
    400054f0:	910243e1 	add	x1, sp, #0x90
    400054f4:	a90307e1 	stp	x1, x1, [sp, #48]
    400054f8:	910143e1 	add	x1, sp, #0x50
    400054fc:	f90023e1 	str	x1, [sp, #64]
    40005500:	128006e1 	mov	w1, #0xffffffc8            	// #-56
    40005504:	b9004be1 	str	w1, [sp, #72]
    40005508:	910043e1 	add	x1, sp, #0x10
    4000550c:	b9004fff 	str	wzr, [sp, #76]
    40005510:	a90693e3 	stp	x3, x4, [sp, #104]
    40005514:	a9430fe2 	ldp	x2, x3, [sp, #48]
    40005518:	a9010fe2 	stp	x2, x3, [sp, #16]
    4000551c:	a9440fe2 	ldp	x2, x3, [sp, #64]
    40005520:	a9020fe2 	stp	x2, x3, [sp, #32]
    40005524:	a9079be5 	stp	x5, x6, [sp, #120]
    40005528:	f90047e7 	str	x7, [sp, #136]
    4000552c:	94000b6a 	bl	400082d4 <vprintf>
    40005530:	a8c97bfd 	ldp	x29, x30, [sp], #144
    40005534:	d65f03c0 	ret

0000000040005538 <psci_acquire_pwr_domain_locks>:
    40005538:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    4000553c:	910003fd 	mov	x29, sp
    40005540:	a90153f3 	stp	x19, x20, [sp, #16]
    40005544:	2a0003f4 	mov	w20, w0
    40005548:	52800033 	mov	w19, #0x1                   	// #1
    4000554c:	a9025bf5 	stp	x21, x22, [sp, #32]
    40005550:	b0000076 	adrp	x22, 40012000 <__XLAT_TABLE_END__>
    40005554:	aa0103f5 	mov	x21, x1
    40005558:	910002d6 	add	x22, x22, #0x0
    4000555c:	f9001bf7 	str	x23, [sp, #48]
    40005560:	b0000077 	adrp	x23, 40012000 <__XLAT_TABLE_END__>
    40005564:	910042f7 	add	x23, x23, #0x10
    40005568:	6b14027f 	cmp	w19, w20
    4000556c:	540000c9 	b.ls	40005584 <psci_acquire_pwr_domain_locks+0x4c>  // b.plast
    40005570:	a94153f3 	ldp	x19, x20, [sp, #16]
    40005574:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40005578:	f9401bf7 	ldr	x23, [sp, #48]
    4000557c:	a8c47bfd 	ldp	x29, x30, [sp], #64
    40005580:	d65f03c0 	ret
    40005584:	51000660 	sub	w0, w19, #0x1
    40005588:	11000673 	add	w19, w19, #0x1
    4000558c:	b8607aa0 	ldr	w0, [x21, x0, lsl #2]
    40005590:	8b0012e0 	add	x0, x23, x0, lsl #4
    40005594:	79401c00 	ldrh	w0, [x0, #14]
    40005598:	8b000ec0 	add	x0, x22, x0, lsl #3
    4000559c:	97fff142 	bl	40001aa4 <bakery_lock_get>
    400055a0:	17fffff2 	b	40005568 <psci_acquire_pwr_domain_locks+0x30>

00000000400055a4 <psci_affinity_info>:
    400055a4:	340000e1 	cbz	w1, 400055c0 <psci_affinity_info+0x1c>
    400055a8:	12800020 	mov	w0, #0xfffffffe            	// #-2
    400055ac:	d65f03c0 	ret
    400055b0:	12800020 	mov	w0, #0xfffffffe            	// #-2
    400055b4:	f9400bf3 	ldr	x19, [sp, #16]
    400055b8:	a8c27bfd 	ldp	x29, x30, [sp], #32
    400055bc:	d65f03c0 	ret
    400055c0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    400055c4:	910003fd 	mov	x29, sp
    400055c8:	f9000bf3 	str	x19, [sp, #16]
    400055cc:	97ffff28 	bl	4000526c <plat_core_pos_by_mpidr>
    400055d0:	2a0003f3 	mov	w19, w0
    400055d4:	3100041f 	cmn	w0, #0x1
    400055d8:	54fffec0 	b.eq	400055b0 <psci_affinity_info+0xc>  // b.none
    400055dc:	97ffeb5d 	bl	40000350 <_cpu_data_by_index>
    400055e0:	91006000 	add	x0, x0, #0x18
    400055e4:	d2800081 	mov	x1, #0x4                   	// #4
    400055e8:	97ffee74 	bl	40000fb8 <flush_dcache_range>
    400055ec:	2a1303e0 	mov	w0, w19
    400055f0:	97ffeb58 	bl	40000350 <_cpu_data_by_index>
    400055f4:	b9401800 	ldr	w0, [x0, #24]
    400055f8:	17ffffef 	b	400055b4 <psci_affinity_info+0x10>

00000000400055fc <psci_arch_setup>:
    400055fc:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40005600:	910003fd 	mov	x29, sp
    40005604:	97ffff58 	bl	40005364 <plat_get_syscnt_freq2>
    40005608:	2a0003e0 	mov	w0, w0
    4000560c:	d51be000 	msr	cntfrq_el0, x0
    40005610:	97ffee92 	bl	40001058 <init_cpu_ops>
    40005614:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40005618:	17ffef00 	b	40001218 <print_errata_status>

000000004000561c <psci_cpu_off>:
    4000561c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40005620:	52800040 	mov	w0, #0x2                   	// #2
    40005624:	910003fd 	mov	x29, sp
    40005628:	940001c9 	bl	40005d4c <psci_do_cpu_off>
    4000562c:	31000c1f 	cmn	w0, #0x3
    40005630:	540000a0 	b.eq	40005644 <psci_cpu_off+0x28>  // b.none
    40005634:	b0000020 	adrp	x0, 4000a000 <__TEXT_END__>
    40005638:	52801ac1 	mov	w1, #0xd6                  	// #214
    4000563c:	912b2000 	add	x0, x0, #0xac8
    40005640:	97ffeae8 	bl	400001e0 <__assert>
    40005644:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40005648:	d65f03c0 	ret

000000004000564c <psci_cpu_on>:
    4000564c:	a9b77bfd 	stp	x29, x30, [sp, #-144]!
    40005650:	910003fd 	mov	x29, sp
    40005654:	a90153f3 	stp	x19, x20, [sp, #16]
    40005658:	aa0003f3 	mov	x19, x0
    4000565c:	aa0103f4 	mov	x20, x1
    40005660:	f90013f5 	str	x21, [sp, #32]
    40005664:	aa0203f5 	mov	x21, x2
    40005668:	94000669 	bl	4000700c <psci_validate_mpidr>
    4000566c:	350001a0 	cbnz	w0, 400056a0 <psci_cpu_on+0x54>
    40005670:	aa1503e2 	mov	x2, x21
    40005674:	aa1403e1 	mov	x1, x20
    40005678:	9100e3e0 	add	x0, sp, #0x38
    4000567c:	94000627 	bl	40006f18 <psci_validate_entry_point>
    40005680:	35000080 	cbnz	w0, 40005690 <psci_cpu_on+0x44>
    40005684:	9100e3e1 	add	x1, sp, #0x38
    40005688:	aa1303e0 	mov	x0, x19
    4000568c:	94000043 	bl	40005798 <psci_cpu_on_start>
    40005690:	a94153f3 	ldp	x19, x20, [sp, #16]
    40005694:	f94013f5 	ldr	x21, [sp, #32]
    40005698:	a8c97bfd 	ldp	x29, x30, [sp], #144
    4000569c:	d65f03c0 	ret
    400056a0:	12800020 	mov	w0, #0xfffffffe            	// #-2
    400056a4:	17fffffb 	b	40005690 <psci_cpu_on+0x44>

00000000400056a8 <psci_cpu_on_finish>:
    400056a8:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    400056ac:	910003fd 	mov	x29, sp
    400056b0:	a9025bf5 	stp	x21, x22, [sp, #32]
    400056b4:	90000055 	adrp	x21, 4000d000 <__STACKS_START__+0xf80>
    400056b8:	a90153f3 	stp	x19, x20, [sp, #16]
    400056bc:	2a0003f3 	mov	w19, w0
    400056c0:	aa0103f4 	mov	x20, x1
    400056c4:	f94626a0 	ldr	x0, [x21, #3144]
    400056c8:	f9401401 	ldr	x1, [x0, #40]
    400056cc:	aa1403e0 	mov	x0, x20
    400056d0:	d63f0020 	blr	x1
    400056d4:	f94626a0 	ldr	x0, [x21, #3144]
    400056d8:	f9401801 	ldr	x1, [x0, #48]
    400056dc:	b4000061 	cbz	x1, 400056e8 <psci_cpu_on_finish+0x40>
    400056e0:	aa1403e0 	mov	x0, x20
    400056e4:	d63f0020 	blr	x1
    400056e8:	d2800194 	mov	x20, #0xc                   	// #12
    400056ec:	90000055 	adrp	x21, 4000d000 <__STACKS_START__+0xf80>
    400056f0:	8b335294 	add	x20, x20, w19, uxtw #4
    400056f4:	913022b5 	add	x21, x21, #0xc08
    400056f8:	8b150294 	add	x20, x20, x21
    400056fc:	97ffffc0 	bl	400055fc <psci_arch_setup>
    40005700:	aa1403e0 	mov	x0, x20
    40005704:	97ffef79 	bl	400014e8 <spin_lock>
    40005708:	aa1403e0 	mov	x0, x20
    4000570c:	97ffef7f 	bl	40001508 <spin_unlock>
    40005710:	d53ed040 	mrs	x0, tpidr_el3
    40005714:	b9401800 	ldr	w0, [x0, #24]
    40005718:	7100081f 	cmp	w0, #0x2
    4000571c:	540000a0 	b.eq	40005730 <psci_cpu_on_finish+0x88>  // b.none
    40005720:	b0000020 	adrp	x0, 4000a000 <__TEXT_END__>
    40005724:	52801a61 	mov	w1, #0xd3                  	// #211
    40005728:	912d8000 	add	x0, x0, #0xb60
    4000572c:	97ffeaad 	bl	400001e0 <__assert>
    40005730:	90000040 	adrp	x0, 4000d000 <__STACKS_START__+0xf80>
    40005734:	f9462800 	ldr	x0, [x0, #3152]
    40005738:	b40000a0 	cbz	x0, 4000574c <psci_cpu_on_finish+0xa4>
    4000573c:	f9400c01 	ldr	x1, [x0, #24]
    40005740:	b4000061 	cbz	x1, 4000574c <psci_cpu_on_finish+0xa4>
    40005744:	d2800000 	mov	x0, #0x0                   	// #0
    40005748:	d63f0020 	blr	x1
    4000574c:	d0000034 	adrp	x20, 4000b000 <plat_power_domain_tree_desc+0x24f>
    40005750:	d0000036 	adrp	x22, 4000b000 <plat_power_domain_tree_desc+0x24f>
    40005754:	91196294 	add	x20, x20, #0x658
    40005758:	911962d6 	add	x22, x22, #0x658
    4000575c:	eb16029f 	cmp	x20, x22
    40005760:	54000143 	b.cc	40005788 <psci_cpu_on_finish+0xe0>  // b.lo, b.ul, b.last
    40005764:	d53800a1 	mrs	x1, mpidr_el1
    40005768:	d37c7e73 	ubfiz	x19, x19, #4, #32
    4000576c:	92409c21 	and	x1, x1, #0xffffffffff
    40005770:	9260dc21 	and	x1, x1, #0xffffffff00ffffff
    40005774:	f8336aa1 	str	x1, [x21, x19]
    40005778:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000577c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40005780:	a8c37bfd 	ldp	x29, x30, [sp], #48
    40005784:	17fff2b3 	b	40002250 <cm_prepare_el3_exit_ns>
    40005788:	f8408681 	ldr	x1, [x20], #8
    4000578c:	d2800000 	mov	x0, #0x0                   	// #0
    40005790:	d63f0020 	blr	x1
    40005794:	17fffff2 	b	4000575c <psci_cpu_on_finish+0xb4>

0000000040005798 <psci_cpu_on_start>:
    40005798:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    4000579c:	910003fd 	mov	x29, sp
    400057a0:	a90153f3 	stp	x19, x20, [sp, #16]
    400057a4:	aa0003f4 	mov	x20, x0
    400057a8:	a9025bf5 	stp	x21, x22, [sp, #32]
    400057ac:	aa0103f6 	mov	x22, x1
    400057b0:	a90363f7 	stp	x23, x24, [sp, #48]
    400057b4:	97fffeae 	bl	4000526c <plat_core_pos_by_mpidr>
    400057b8:	36f800a0 	tbz	w0, #31, 400057cc <psci_cpu_on_start+0x34>
    400057bc:	52800881 	mov	w1, #0x44                  	// #68
    400057c0:	b0000020 	adrp	x0, 4000a000 <__TEXT_END__>
    400057c4:	912d8000 	add	x0, x0, #0xb60
    400057c8:	97ffea86 	bl	400001e0 <__assert>
    400057cc:	b5000076 	cbnz	x22, 400057d8 <psci_cpu_on_start+0x40>
    400057d0:	528008a1 	mov	w1, #0x45                  	// #69
    400057d4:	17fffffb 	b	400057c0 <psci_cpu_on_start+0x28>
    400057d8:	90000057 	adrp	x23, 4000d000 <__STACKS_START__+0xf80>
    400057dc:	2a0003f3 	mov	w19, w0
    400057e0:	f94626e0 	ldr	x0, [x23, #3144]
    400057e4:	f9400401 	ldr	x1, [x0, #8]
    400057e8:	b4000061 	cbz	x1, 400057f4 <psci_cpu_on_start+0x5c>
    400057ec:	f9401400 	ldr	x0, [x0, #40]
    400057f0:	b5000060 	cbnz	x0, 400057fc <psci_cpu_on_start+0x64>
    400057f4:	52800981 	mov	w1, #0x4c                  	// #76
    400057f8:	17fffff2 	b	400057c0 <psci_cpu_on_start+0x28>
    400057fc:	d2800195 	mov	x21, #0xc                   	// #12
    40005800:	90000042 	adrp	x2, 4000d000 <__STACKS_START__+0xf80>
    40005804:	91302042 	add	x2, x2, #0xc08
    40005808:	8b3352b5 	add	x21, x21, w19, uxtw #4
    4000580c:	8b0202b5 	add	x21, x21, x2
    40005810:	aa1503e0 	mov	x0, x21
    40005814:	97ffef35 	bl	400014e8 <spin_lock>
    40005818:	2a1303e0 	mov	w0, w19
    4000581c:	97ffeacd 	bl	40000350 <_cpu_data_by_index>
    40005820:	d2800081 	mov	x1, #0x4                   	// #4
    40005824:	91006000 	add	x0, x0, #0x18
    40005828:	97ffede4 	bl	40000fb8 <flush_dcache_range>
    4000582c:	2a1303e0 	mov	w0, w19
    40005830:	97ffeac8 	bl	40000350 <_cpu_data_by_index>
    40005834:	b9401802 	ldr	w2, [x0, #24]
    40005838:	340009e2 	cbz	w2, 40005974 <psci_cpu_on_start+0x1dc>
    4000583c:	7100085f 	cmp	w2, #0x2
    40005840:	540009e0 	b.eq	4000597c <psci_cpu_on_start+0x1e4>  // b.none
    40005844:	7100045f 	cmp	w2, #0x1
    40005848:	54000060 	b.eq	40005854 <psci_cpu_on_start+0xbc>  // b.none
    4000584c:	528005a1 	mov	w1, #0x2d                  	// #45
    40005850:	17ffffdc 	b	400057c0 <psci_cpu_on_start+0x28>
    40005854:	90000040 	adrp	x0, 4000d000 <__STACKS_START__+0xf80>
    40005858:	f9462800 	ldr	x0, [x0, #3152]
    4000585c:	b40000a0 	cbz	x0, 40005870 <psci_cpu_on_start+0xd8>
    40005860:	f9400001 	ldr	x1, [x0]
    40005864:	b4000061 	cbz	x1, 40005870 <psci_cpu_on_start+0xd8>
    40005868:	aa1403e0 	mov	x0, x20
    4000586c:	d63f0020 	blr	x1
    40005870:	52800058 	mov	w24, #0x2                   	// #2
    40005874:	2a1303e0 	mov	w0, w19
    40005878:	97ffeab6 	bl	40000350 <_cpu_data_by_index>
    4000587c:	b9001818 	str	w24, [x0, #24]
    40005880:	2a1303e0 	mov	w0, w19
    40005884:	97ffeab3 	bl	40000350 <_cpu_data_by_index>
    40005888:	91006000 	add	x0, x0, #0x18
    4000588c:	d2800081 	mov	x1, #0x4                   	// #4
    40005890:	97ffedca 	bl	40000fb8 <flush_dcache_range>
    40005894:	2a1303e0 	mov	w0, w19
    40005898:	97ffeaae 	bl	40000350 <_cpu_data_by_index>
    4000589c:	b9401800 	ldr	w0, [x0, #24]
    400058a0:	6b18001f 	cmp	w0, w24
    400058a4:	54000280 	b.eq	400058f4 <psci_cpu_on_start+0x15c>  // b.none
    400058a8:	7100041f 	cmp	w0, #0x1
    400058ac:	54000060 	b.eq	400058b8 <psci_cpu_on_start+0x120>  // b.none
    400058b0:	52801021 	mov	w1, #0x81                  	// #129
    400058b4:	17ffffc3 	b	400057c0 <psci_cpu_on_start+0x28>
    400058b8:	2a1303e0 	mov	w0, w19
    400058bc:	97ffeaa5 	bl	40000350 <_cpu_data_by_index>
    400058c0:	b9001818 	str	w24, [x0, #24]
    400058c4:	2a1303e0 	mov	w0, w19
    400058c8:	97ffeaa2 	bl	40000350 <_cpu_data_by_index>
    400058cc:	91006000 	add	x0, x0, #0x18
    400058d0:	d2800081 	mov	x1, #0x4                   	// #4
    400058d4:	97ffedb9 	bl	40000fb8 <flush_dcache_range>
    400058d8:	2a1303e0 	mov	w0, w19
    400058dc:	97ffea9d 	bl	40000350 <_cpu_data_by_index>
    400058e0:	b9401800 	ldr	w0, [x0, #24]
    400058e4:	7100081f 	cmp	w0, #0x2
    400058e8:	54000060 	b.eq	400058f4 <psci_cpu_on_start+0x15c>  // b.none
    400058ec:	528010c1 	mov	w1, #0x86                  	// #134
    400058f0:	17ffffb4 	b	400057c0 <psci_cpu_on_start+0x28>
    400058f4:	f94626e0 	ldr	x0, [x23, #3144]
    400058f8:	f9400401 	ldr	x1, [x0, #8]
    400058fc:	aa1403e0 	mov	x0, x20
    40005900:	d63f0020 	blr	x1
    40005904:	7100001f 	cmp	w0, #0x0
    40005908:	2a0003f4 	mov	w20, w0
    4000590c:	3a461804 	ccmn	w0, #0x6, #0x4, ne  // ne = any
    40005910:	54000060 	b.eq	4000591c <psci_cpu_on_start+0x184>  // b.none
    40005914:	52801261 	mov	w1, #0x93                  	// #147
    40005918:	17ffffaa 	b	400057c0 <psci_cpu_on_start+0x28>
    4000591c:	35000180 	cbnz	w0, 4000594c <psci_cpu_on_start+0x1b4>
    40005920:	aa1603e1 	mov	x1, x22
    40005924:	2a1303e0 	mov	w0, w19
    40005928:	97fff1fd 	bl	4000211c <cm_init_context_by_index>
    4000592c:	aa1503e0 	mov	x0, x21
    40005930:	97ffeef6 	bl	40001508 <spin_unlock>
    40005934:	2a1403e0 	mov	w0, w20
    40005938:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000593c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40005940:	a94363f7 	ldp	x23, x24, [sp, #48]
    40005944:	a8c47bfd 	ldp	x29, x30, [sp], #64
    40005948:	d65f03c0 	ret
    4000594c:	2a1303e0 	mov	w0, w19
    40005950:	97ffea80 	bl	40000350 <_cpu_data_by_index>
    40005954:	52800021 	mov	w1, #0x1                   	// #1
    40005958:	b9001801 	str	w1, [x0, #24]
    4000595c:	2a1303e0 	mov	w0, w19
    40005960:	97ffea7c 	bl	40000350 <_cpu_data_by_index>
    40005964:	91006000 	add	x0, x0, #0x18
    40005968:	d2800081 	mov	x1, #0x4                   	// #4
    4000596c:	97ffed93 	bl	40000fb8 <flush_dcache_range>
    40005970:	17ffffef 	b	4000592c <psci_cpu_on_start+0x194>
    40005974:	12800074 	mov	w20, #0xfffffffc            	// #-4
    40005978:	17ffffed 	b	4000592c <psci_cpu_on_start+0x194>
    4000597c:	12800094 	mov	w20, #0xfffffffb            	// #-5
    40005980:	17ffffeb 	b	4000592c <psci_cpu_on_start+0x194>

0000000040005984 <psci_cpu_suspend>:
    40005984:	a9b67bfd 	stp	x29, x30, [sp, #-160]!
    40005988:	910003fd 	mov	x29, sp
    4000598c:	a90153f3 	stp	x19, x20, [sp, #16]
    40005990:	2a0003f3 	mov	w19, w0
    40005994:	a9025bf5 	stp	x21, x22, [sp, #32]
    40005998:	aa0103f6 	mov	x22, x1
    4000599c:	910103e1 	add	x1, sp, #0x40
    400059a0:	f9001bf7 	str	x23, [sp, #48]
    400059a4:	aa0203f7 	mov	x23, x2
    400059a8:	790083ff 	strh	wzr, [sp, #64]
    400059ac:	39010bff 	strb	wzr, [sp, #66]
    400059b0:	9400059f 	bl	4000702c <psci_validate_power_state>
    400059b4:	340001c0 	cbz	w0, 400059ec <psci_cpu_suspend+0x68>
    400059b8:	3100081f 	cmn	w0, #0x2
    400059bc:	54000101 	b.ne	400059dc <psci_cpu_suspend+0x58>  // b.any
    400059c0:	12800034 	mov	w20, #0xfffffffe            	// #-2
    400059c4:	2a1403e0 	mov	w0, w20
    400059c8:	a94153f3 	ldp	x19, x20, [sp, #16]
    400059cc:	a9425bf5 	ldp	x21, x22, [sp, #32]
    400059d0:	f9401bf7 	ldr	x23, [sp, #48]
    400059d4:	a8ca7bfd 	ldp	x29, x30, [sp], #160
    400059d8:	d65f03c0 	ret
    400059dc:	52800861 	mov	w1, #0x43                  	// #67
    400059e0:	b0000020 	adrp	x0, 4000a000 <__TEXT_END__>
    400059e4:	912b2000 	add	x0, x0, #0xac8
    400059e8:	97ffe9fe 	bl	400001e0 <__assert>
    400059ec:	d3504273 	ubfx	x19, x19, #16, #1
    400059f0:	910103e0 	add	x0, sp, #0x40
    400059f4:	2a1303e1 	mov	w1, w19
    400059f8:	9400059e 	bl	40007070 <psci_validate_suspend_req>
    400059fc:	2a0003f4 	mov	w20, w0
    40005a00:	34000060 	cbz	w0, 40005a0c <psci_cpu_suspend+0x88>
    40005a04:	528009a1 	mov	w1, #0x4d                  	// #77
    40005a08:	17fffff6 	b	400059e0 <psci_cpu_suspend+0x5c>
    40005a0c:	910103e0 	add	x0, sp, #0x40
    40005a10:	940001a5 	bl	400060a4 <psci_find_target_suspend_lvl>
    40005a14:	2a0003f5 	mov	w21, w0
    40005a18:	71000c1f 	cmp	w0, #0x3
    40005a1c:	540000c1 	b.ne	40005a34 <psci_cpu_suspend+0xb0>  // b.any
    40005a20:	b0000020 	adrp	x0, 4000a000 <__TEXT_END__>
    40005a24:	912b7400 	add	x0, x0, #0xadd
    40005a28:	94000973 	bl	40007ff4 <tf_log>
    40005a2c:	97fff2a2 	bl	400024b4 <console_flush>
    40005a30:	97ffec0a 	bl	40000a58 <do_panic>
    40005a34:	2a000260 	orr	w0, w19, w0
    40005a38:	35000180 	cbnz	w0, 40005a68 <psci_cpu_suspend+0xe4>
    40005a3c:	90000040 	adrp	x0, 4000d000 <__STACKS_START__+0xf80>
    40005a40:	f9462400 	ldr	x0, [x0, #3144]
    40005a44:	f9400001 	ldr	x1, [x0]
    40005a48:	b4fffbc1 	cbz	x1, 400059c0 <psci_cpu_suspend+0x3c>
    40005a4c:	394103e0 	ldrb	w0, [sp, #64]
    40005a50:	d53ed042 	mrs	x2, tpidr_el3
    40005a54:	39008040 	strb	w0, [x2, #32]
    40005a58:	d63f0020 	blr	x1
    40005a5c:	d53ed040 	mrs	x0, tpidr_el3
    40005a60:	3900801f 	strb	wzr, [x0, #32]
    40005a64:	17ffffd8 	b	400059c4 <psci_cpu_suspend+0x40>
    40005a68:	350000f3 	cbnz	w19, 40005a84 <psci_cpu_suspend+0x100>
    40005a6c:	2a1303e3 	mov	w3, w19
    40005a70:	910103e2 	add	x2, sp, #0x40
    40005a74:	2a1503e1 	mov	w1, w21
    40005a78:	910123e0 	add	x0, sp, #0x48
    40005a7c:	9400003f 	bl	40005b78 <psci_cpu_suspend_start>
    40005a80:	17ffffd1 	b	400059c4 <psci_cpu_suspend+0x40>
    40005a84:	aa1703e2 	mov	x2, x23
    40005a88:	aa1603e1 	mov	x1, x22
    40005a8c:	910123e0 	add	x0, sp, #0x48
    40005a90:	94000522 	bl	40006f18 <psci_validate_entry_point>
    40005a94:	34fffec0 	cbz	w0, 40005a6c <psci_cpu_suspend+0xe8>
    40005a98:	2a0003f4 	mov	w20, w0
    40005a9c:	17ffffca 	b	400059c4 <psci_cpu_suspend+0x40>

0000000040005aa0 <psci_cpu_suspend_finish>:
    40005aa0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40005aa4:	910003fd 	mov	x29, sp
    40005aa8:	a90153f3 	stp	x19, x20, [sp, #16]
    40005aac:	d53ed040 	mrs	x0, tpidr_el3
    40005ab0:	b9401800 	ldr	w0, [x0, #24]
    40005ab4:	350000c0 	cbnz	w0, 40005acc <psci_cpu_suspend_finish+0x2c>
    40005ab8:	39400020 	ldrb	w0, [x1]
    40005abc:	aa0103f3 	mov	x19, x1
    40005ac0:	51000800 	sub	w0, w0, #0x2
    40005ac4:	7100041f 	cmp	w0, #0x1
    40005ac8:	540000a9 	b.ls	40005adc <psci_cpu_suspend_finish+0x3c>  // b.plast
    40005acc:	528023a1 	mov	w1, #0x11d                 	// #285
    40005ad0:	b0000020 	adrp	x0, 4000a000 <__TEXT_END__>
    40005ad4:	912e2400 	add	x0, x0, #0xb89
    40005ad8:	97ffe9c2 	bl	400001e0 <__assert>
    40005adc:	90000040 	adrp	x0, 4000d000 <__STACKS_START__+0xf80>
    40005ae0:	f9462400 	ldr	x0, [x0, #3144]
    40005ae4:	f9401c01 	ldr	x1, [x0, #56]
    40005ae8:	aa1303e0 	mov	x0, x19
    40005aec:	d63f0020 	blr	x1
    40005af0:	97fffe1d 	bl	40005364 <plat_get_syscnt_freq2>
    40005af4:	2a0003e0 	mov	w0, w0
    40005af8:	d51be000 	msr	cntfrq_el0, x0
    40005afc:	90000054 	adrp	x20, 4000d000 <__STACKS_START__+0xf80>
    40005b00:	f9462a80 	ldr	x0, [x20, #3152]
    40005b04:	b40001a0 	cbz	x0, 40005b38 <psci_cpu_suspend_finish+0x98>
    40005b08:	f9401000 	ldr	x0, [x0, #32]
    40005b0c:	b4000160 	cbz	x0, 40005b38 <psci_cpu_suspend_finish+0x98>
    40005b10:	aa1303e0 	mov	x0, x19
    40005b14:	94000151 	bl	40006058 <psci_find_max_off_lvl>
    40005b18:	71000c1f 	cmp	w0, #0x3
    40005b1c:	54000061 	b.ne	40005b28 <psci_cpu_suspend_finish+0x88>  // b.any
    40005b20:	52802801 	mov	w1, #0x140                 	// #320
    40005b24:	17ffffeb 	b	40005ad0 <psci_cpu_suspend_finish+0x30>
    40005b28:	f9462a81 	ldr	x1, [x20, #3152]
    40005b2c:	2a0003e0 	mov	w0, w0
    40005b30:	f9401021 	ldr	x1, [x1, #32]
    40005b34:	d63f0020 	blr	x1
    40005b38:	d53ed040 	mrs	x0, tpidr_el3
    40005b3c:	d0000033 	adrp	x19, 4000b000 <plat_power_domain_tree_desc+0x24f>
    40005b40:	d0000034 	adrp	x20, 4000b000 <plat_power_domain_tree_desc+0x24f>
    40005b44:	91196273 	add	x19, x19, #0x658
    40005b48:	91196294 	add	x20, x20, #0x658
    40005b4c:	52800061 	mov	w1, #0x3                   	// #3
    40005b50:	b9001c01 	str	w1, [x0, #28]
    40005b54:	eb14027f 	cmp	x19, x20
    40005b58:	54000083 	b.cc	40005b68 <psci_cpu_suspend_finish+0xc8>  // b.lo, b.ul, b.last
    40005b5c:	a94153f3 	ldp	x19, x20, [sp, #16]
    40005b60:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40005b64:	17fff1bb 	b	40002250 <cm_prepare_el3_exit_ns>
    40005b68:	f8408661 	ldr	x1, [x19], #8
    40005b6c:	d2800000 	mov	x0, #0x0                   	// #0
    40005b70:	d63f0020 	blr	x1
    40005b74:	17fffff8 	b	40005b54 <psci_cpu_suspend_finish+0xb4>

0000000040005b78 <psci_cpu_suspend_start>:
    40005b78:	a9b87bfd 	stp	x29, x30, [sp, #-128]!
    40005b7c:	910003fd 	mov	x29, sp
    40005b80:	a90153f3 	stp	x19, x20, [sp, #16]
    40005b84:	90000054 	adrp	x20, 4000d000 <__STACKS_START__+0xf80>
    40005b88:	2a0103f3 	mov	w19, w1
    40005b8c:	a9025bf5 	stp	x21, x22, [sp, #32]
    40005b90:	aa0203f5 	mov	x21, x2
    40005b94:	a90363f7 	stp	x23, x24, [sp, #48]
    40005b98:	2a0303f7 	mov	w23, w3
    40005b9c:	a9046bf9 	stp	x25, x26, [sp, #64]
    40005ba0:	aa0003fa 	mov	x26, x0
    40005ba4:	f9002bfb 	str	x27, [sp, #80]
    40005ba8:	97ffed5a 	bl	40001110 <plat_my_core_pos>
    40005bac:	f9462681 	ldr	x1, [x20, #3144]
    40005bb0:	f9003bff 	str	xzr, [sp, #112]
    40005bb4:	f9401022 	ldr	x2, [x1, #32]
    40005bb8:	b4000062 	cbz	x2, 40005bc4 <psci_cpu_suspend_start+0x4c>
    40005bbc:	f9401c21 	ldr	x1, [x1, #56]
    40005bc0:	b50000a1 	cbnz	x1, 40005bd4 <psci_cpu_suspend_start+0x5c>
    40005bc4:	b0000020 	adrp	x0, 4000a000 <__TEXT_END__>
    40005bc8:	528014e1 	mov	w1, #0xa7                  	// #167
    40005bcc:	912e2400 	add	x0, x0, #0xb89
    40005bd0:	97ffe984 	bl	400001e0 <__assert>
    40005bd4:	9101c3e2 	add	x2, sp, #0x70
    40005bd8:	2a0003f9 	mov	w25, w0
    40005bdc:	2a1303e1 	mov	w1, w19
    40005be0:	9400013e 	bl	400060d8 <psci_get_parent_pwr_domain_nodes>
    40005be4:	9101c3e1 	add	x1, sp, #0x70
    40005be8:	2a1303e0 	mov	w0, w19
    40005bec:	97fffe53 	bl	40005538 <psci_acquire_pwr_domain_locks>
    40005bf0:	d538c100 	mrs	x0, isr_el1
    40005bf4:	b50006e0 	cbnz	x0, 40005cd0 <psci_cpu_suspend_start+0x158>
    40005bf8:	aa1503e1 	mov	x1, x21
    40005bfc:	2a1303e0 	mov	w0, w19
    40005c00:	9400009d 	bl	40005e74 <psci_do_state_coordination>
    40005c04:	34000417 	cbz	w23, 40005c84 <psci_cpu_suspend_start+0x10c>
    40005c08:	aa1503e0 	mov	x0, x21
    40005c0c:	d0000036 	adrp	x22, 4000b000 <plat_power_domain_tree_desc+0x24f>
    40005c10:	d000003b 	adrp	x27, 4000b000 <plat_power_domain_tree_desc+0x24f>
    40005c14:	94000111 	bl	40006058 <psci_find_max_off_lvl>
    40005c18:	911962d6 	add	x22, x22, #0x658
    40005c1c:	2a0003f8 	mov	w24, w0
    40005c20:	9119637b 	add	x27, x27, #0x658
    40005c24:	eb1b02df 	cmp	x22, x27
    40005c28:	540004c3 	b.cc	40005cc0 <psci_cpu_suspend_start+0x148>  // b.lo, b.ul, b.last
    40005c2c:	d53ed040 	mrs	x0, tpidr_el3
    40005c30:	b9001c13 	str	w19, [x0, #28]
    40005c34:	d53ed040 	mrs	x0, tpidr_el3
    40005c38:	d2800081 	mov	x1, #0x4                   	// #4
    40005c3c:	91007000 	add	x0, x0, #0x1c
    40005c40:	97ffecde 	bl	40000fb8 <flush_dcache_range>
    40005c44:	90000040 	adrp	x0, 4000d000 <__STACKS_START__+0xf80>
    40005c48:	f9462800 	ldr	x0, [x0, #3152]
    40005c4c:	b40000a0 	cbz	x0, 40005c60 <psci_cpu_suspend_start+0xe8>
    40005c50:	f9400801 	ldr	x1, [x0, #16]
    40005c54:	b4000061 	cbz	x1, 40005c60 <psci_cpu_suspend_start+0xe8>
    40005c58:	2a1803e0 	mov	w0, w24
    40005c5c:	d63f0020 	blr	x1
    40005c60:	f9462680 	ldr	x0, [x20, #3144]
    40005c64:	f9400c01 	ldr	x1, [x0, #24]
    40005c68:	b4000061 	cbz	x1, 40005c74 <psci_cpu_suspend_start+0xfc>
    40005c6c:	aa1503e0 	mov	x0, x21
    40005c70:	d63f0020 	blr	x1
    40005c74:	aa1a03e0 	mov	x0, x26
    40005c78:	97fff135 	bl	4000214c <cm_init_my_context>
    40005c7c:	2a1803e0 	mov	w0, w24
    40005c80:	9400007c 	bl	40005e70 <psci_do_pwrdown_sequence>
    40005c84:	f9462680 	ldr	x0, [x20, #3144]
    40005c88:	52800016 	mov	w22, #0x0                   	// #0
    40005c8c:	f9401001 	ldr	x1, [x0, #32]
    40005c90:	aa1503e0 	mov	x0, x21
    40005c94:	d63f0020 	blr	x1
    40005c98:	9101c3e1 	add	x1, sp, #0x70
    40005c9c:	2a1303e0 	mov	w0, w19
    40005ca0:	94000262 	bl	40006628 <psci_release_pwr_domain_locks>
    40005ca4:	35000476 	cbnz	w22, 40005d30 <psci_cpu_suspend_start+0x1b8>
    40005ca8:	340001b7 	cbz	w23, 40005cdc <psci_cpu_suspend_start+0x164>
    40005cac:	f9462680 	ldr	x0, [x20, #3144]
    40005cb0:	f9402001 	ldr	x1, [x0, #64]
    40005cb4:	b4000121 	cbz	x1, 40005cd8 <psci_cpu_suspend_start+0x160>
    40005cb8:	aa1503e0 	mov	x0, x21
    40005cbc:	d63f0020 	blr	x1
    40005cc0:	f84086c1 	ldr	x1, [x22], #8
    40005cc4:	d2800000 	mov	x0, #0x0                   	// #0
    40005cc8:	d63f0020 	blr	x1
    40005ccc:	17ffffd6 	b	40005c24 <psci_cpu_suspend_start+0xac>
    40005cd0:	52800036 	mov	w22, #0x1                   	// #1
    40005cd4:	17fffff1 	b	40005c98 <psci_cpu_suspend_start+0x120>
    40005cd8:	97ffed77 	bl	400012b4 <psci_power_down_wfi>
    40005cdc:	d503207f 	wfi
    40005ce0:	9101e3e2 	add	x2, sp, #0x78
    40005ce4:	2a1303e1 	mov	w1, w19
    40005ce8:	2a1903e0 	mov	w0, w25
    40005cec:	f9003fff 	str	xzr, [sp, #120]
    40005cf0:	940000fa 	bl	400060d8 <psci_get_parent_pwr_domain_nodes>
    40005cf4:	9101e3e1 	add	x1, sp, #0x78
    40005cf8:	2a1303e0 	mov	w0, w19
    40005cfc:	97fffe0f 	bl	40005538 <psci_acquire_pwr_domain_locks>
    40005d00:	9101a3e1 	add	x1, sp, #0x68
    40005d04:	2a1303e0 	mov	w0, w19
    40005d08:	94000106 	bl	40006120 <psci_get_target_local_pwr_states>
    40005d0c:	f9462680 	ldr	x0, [x20, #3144]
    40005d10:	f9401c01 	ldr	x1, [x0, #56]
    40005d14:	9101a3e0 	add	x0, sp, #0x68
    40005d18:	d63f0020 	blr	x1
    40005d1c:	2a1303e0 	mov	w0, w19
    40005d20:	94000258 	bl	40006680 <psci_set_pwr_domains_to_run>
    40005d24:	9101e3e1 	add	x1, sp, #0x78
    40005d28:	2a1303e0 	mov	w0, w19
    40005d2c:	9400023f 	bl	40006628 <psci_release_pwr_domain_locks>
    40005d30:	a94153f3 	ldp	x19, x20, [sp, #16]
    40005d34:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40005d38:	a94363f7 	ldp	x23, x24, [sp, #48]
    40005d3c:	a9446bf9 	ldp	x25, x26, [sp, #64]
    40005d40:	f9402bfb 	ldr	x27, [sp, #80]
    40005d44:	a8c87bfd 	ldp	x29, x30, [sp], #128
    40005d48:	d65f03c0 	ret

0000000040005d4c <psci_do_cpu_off>:
    40005d4c:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    40005d50:	910003fd 	mov	x29, sp
    40005d54:	f90013f5 	str	x21, [sp, #32]
    40005d58:	90000055 	adrp	x21, 4000d000 <__STACKS_START__+0xf80>
    40005d5c:	a90153f3 	stp	x19, x20, [sp, #16]
    40005d60:	2a0003f4 	mov	w20, w0
    40005d64:	97ffeceb 	bl	40001110 <plat_my_core_pos>
    40005d68:	f94626a1 	ldr	x1, [x21, #3144]
    40005d6c:	f9001fff 	str	xzr, [sp, #56]
    40005d70:	f9400821 	ldr	x1, [x1, #16]
    40005d74:	b40005c1 	cbz	x1, 40005e2c <psci_do_cpu_off+0xe0>
    40005d78:	9100e3e2 	add	x2, sp, #0x38
    40005d7c:	52806061 	mov	w1, #0x303                 	// #771
    40005d80:	790063e1 	strh	w1, [sp, #48]
    40005d84:	52800061 	mov	w1, #0x3                   	// #3
    40005d88:	3900cbe1 	strb	w1, [sp, #50]
    40005d8c:	2a1403e1 	mov	w1, w20
    40005d90:	940000d2 	bl	400060d8 <psci_get_parent_pwr_domain_nodes>
    40005d94:	2a1403e0 	mov	w0, w20
    40005d98:	9100e3e1 	add	x1, sp, #0x38
    40005d9c:	97fffde7 	bl	40005538 <psci_acquire_pwr_domain_locks>
    40005da0:	90000040 	adrp	x0, 4000d000 <__STACKS_START__+0xf80>
    40005da4:	f9462800 	ldr	x0, [x0, #3152]
    40005da8:	b50004a0 	cbnz	x0, 40005e3c <psci_do_cpu_off+0xf0>
    40005dac:	9100c3e1 	add	x1, sp, #0x30
    40005db0:	2a1403e0 	mov	w0, w20
    40005db4:	94000030 	bl	40005e74 <psci_do_state_coordination>
    40005db8:	52800013 	mov	w19, #0x0                   	// #0
    40005dbc:	9100c3e0 	add	x0, sp, #0x30
    40005dc0:	940000a6 	bl	40006058 <psci_find_max_off_lvl>
    40005dc4:	9400002b 	bl	40005e70 <psci_do_pwrdown_sequence>
    40005dc8:	f94626a0 	ldr	x0, [x21, #3144]
    40005dcc:	f9400801 	ldr	x1, [x0, #16]
    40005dd0:	9100c3e0 	add	x0, sp, #0x30
    40005dd4:	d63f0020 	blr	x1
    40005dd8:	9100e3e1 	add	x1, sp, #0x38
    40005ddc:	2a1403e0 	mov	w0, w20
    40005de0:	94000212 	bl	40006628 <psci_release_pwr_domain_locks>
    40005de4:	350003d3 	cbnz	w19, 40005e5c <psci_do_cpu_off+0x110>
    40005de8:	d53ed040 	mrs	x0, tpidr_el3
    40005dec:	d2800081 	mov	x1, #0x4                   	// #4
    40005df0:	91006000 	add	x0, x0, #0x18
    40005df4:	97ffec71 	bl	40000fb8 <flush_dcache_range>
    40005df8:	d53ed040 	mrs	x0, tpidr_el3
    40005dfc:	52800021 	mov	w1, #0x1                   	// #1
    40005e00:	b9001801 	str	w1, [x0, #24]
    40005e04:	d5033b9f 	dsb	ish
    40005e08:	d53ed040 	mrs	x0, tpidr_el3
    40005e0c:	d2800081 	mov	x1, #0x4                   	// #4
    40005e10:	91006000 	add	x0, x0, #0x18
    40005e14:	97ffec9e 	bl	4000108c <inv_dcache_range>
    40005e18:	f94626a0 	ldr	x0, [x21, #3144]
    40005e1c:	f9402001 	ldr	x1, [x0, #64]
    40005e20:	b40001c1 	cbz	x1, 40005e58 <psci_do_cpu_off+0x10c>
    40005e24:	9100c3e0 	add	x0, sp, #0x30
    40005e28:	d63f0020 	blr	x1
    40005e2c:	b0000020 	adrp	x0, 4000a000 <__TEXT_END__>
    40005e30:	528006c1 	mov	w1, #0x36                  	// #54
    40005e34:	912d3000 	add	x0, x0, #0xb4c
    40005e38:	97ffe8ea 	bl	400001e0 <__assert>
    40005e3c:	f9400401 	ldr	x1, [x0, #8]
    40005e40:	b4fffb61 	cbz	x1, 40005dac <psci_do_cpu_off+0x60>
    40005e44:	d2800000 	mov	x0, #0x0                   	// #0
    40005e48:	d63f0020 	blr	x1
    40005e4c:	2a0003f3 	mov	w19, w0
    40005e50:	34fffae0 	cbz	w0, 40005dac <psci_do_cpu_off+0x60>
    40005e54:	17ffffe1 	b	40005dd8 <psci_do_cpu_off+0x8c>
    40005e58:	97ffed17 	bl	400012b4 <psci_power_down_wfi>
    40005e5c:	2a1303e0 	mov	w0, w19
    40005e60:	a94153f3 	ldp	x19, x20, [sp, #16]
    40005e64:	f94013f5 	ldr	x21, [sp, #32]
    40005e68:	a8c47bfd 	ldp	x29, x30, [sp], #64
    40005e6c:	d65f03c0 	ret

0000000040005e70 <psci_do_pwrdown_sequence>:
    40005e70:	17ffed02 	b	40001278 <psci_do_pwrdown_cache_maintenance>

0000000040005e74 <psci_do_state_coordination>:
    40005e74:	a9ba7bfd 	stp	x29, x30, [sp, #-96]!
    40005e78:	910003fd 	mov	x29, sp
    40005e7c:	a90153f3 	stp	x19, x20, [sp, #16]
    40005e80:	aa0103f4 	mov	x20, x1
    40005e84:	a9025bf5 	stp	x21, x22, [sp, #32]
    40005e88:	2a0003f5 	mov	w21, w0
    40005e8c:	a90363f7 	stp	x23, x24, [sp, #48]
    40005e90:	a9046bf9 	stp	x25, x26, [sp, #64]
    40005e94:	a90573fb 	stp	x27, x28, [sp, #80]
    40005e98:	97ffec9e 	bl	40001110 <plat_my_core_pos>
    40005e9c:	71000abf 	cmp	w21, #0x2
    40005ea0:	540000a9 	b.ls	40005eb4 <psci_do_state_coordination+0x40>  // b.plast
    40005ea4:	b0000020 	adrp	x0, 4000a000 <__TEXT_END__>
    40005ea8:	52803581 	mov	w1, #0x1ac                 	// #428
    40005eac:	9127c000 	add	x0, x0, #0x9f0
    40005eb0:	97ffe8cc 	bl	400001e0 <__assert>
    40005eb4:	2a0003f7 	mov	w23, w0
    40005eb8:	90000056 	adrp	x22, 4000d000 <__STACKS_START__+0xf80>
    40005ebc:	913022d6 	add	x22, x22, #0xc08
    40005ec0:	b0000079 	adrp	x25, 40012000 <__XLAT_TABLE_END__>
    40005ec4:	d37c7ee0 	ubfiz	x0, x23, #4, #32
    40005ec8:	9000005a 	adrp	x26, 4000d000 <__STACKS_START__+0xf80>
    40005ecc:	8b0002c0 	add	x0, x22, x0
    40005ed0:	91004339 	add	x25, x25, #0x10
    40005ed4:	913b235a 	add	x26, x26, #0xec8
    40005ed8:	d2800033 	mov	x19, #0x1                   	// #1
    40005edc:	b9400818 	ldr	w24, [x0, #8]
    40005ee0:	2a1303fb 	mov	w27, w19
    40005ee4:	6b1302bf 	cmp	w21, w19
    40005ee8:	54000303 	b.cc	40005f48 <psci_do_state_coordination+0xd4>  // b.lo, b.ul, b.last
    40005eec:	38736a82 	ldrb	w2, [x20, x19]
    40005ef0:	d37c7f18 	ubfiz	x24, x24, #4, #32
    40005ef4:	2a1303e0 	mov	w0, w19
    40005ef8:	2a1703e1 	mov	w1, w23
    40005efc:	8b18033c 	add	x28, x25, x24
    40005f00:	94000208 	bl	40006720 <psci_set_req_local_pwr_state>
    40005f04:	b8786b22 	ldr	w2, [x25, x24]
    40005f08:	d37ef661 	lsl	x1, x19, #2
    40005f0c:	b9400343 	ldr	w3, [x26]
    40005f10:	d1001021 	sub	x1, x1, #0x4
    40005f14:	8b224020 	add	x0, x1, w2, uxtw
    40005f18:	6b03005f 	cmp	w2, w3
    40005f1c:	b9400782 	ldr	w2, [x28, #4]
    40005f20:	90000041 	adrp	x1, 4000d000 <__STACKS_START__+0xf80>
    40005f24:	913d5021 	add	x1, x1, #0xf54
    40005f28:	8b000021 	add	x1, x1, x0
    40005f2c:	2a1303e0 	mov	w0, w19
    40005f30:	9a9f3021 	csel	x1, x1, xzr, cc  // cc = lo, ul, last
    40005f34:	97fffd0f 	bl	40005370 <plat_get_target_pwr_state>
    40005f38:	38336a80 	strb	w0, [x20, x19]
    40005f3c:	72001c1f 	tst	w0, #0xff
    40005f40:	91000673 	add	x19, x19, #0x1
    40005f44:	54000381 	b.ne	40005fb4 <psci_do_state_coordination+0x140>  // b.any
    40005f48:	11000760 	add	w0, w27, #0x1
    40005f4c:	6b15001f 	cmp	w0, w21
    40005f50:	54000369 	b.ls	40005fbc <psci_do_state_coordination+0x148>  // b.plast
    40005f54:	39400281 	ldrb	w1, [x20]
    40005f58:	d53ed040 	mrs	x0, tpidr_el3
    40005f5c:	39008001 	strb	w1, [x0, #32]
    40005f60:	d53ed040 	mrs	x0, tpidr_el3
    40005f64:	91008000 	add	x0, x0, #0x20
    40005f68:	d2800021 	mov	x1, #0x1                   	// #1
    40005f6c:	97ffec13 	bl	40000fb8 <flush_dcache_range>
    40005f70:	97ffec68 	bl	40001110 <plat_my_core_pos>
    40005f74:	d37c7c00 	ubfiz	x0, x0, #4, #32
    40005f78:	8b0002d6 	add	x22, x22, x0
    40005f7c:	b0000062 	adrp	x2, 40012000 <__XLAT_TABLE_END__>
    40005f80:	91004042 	add	x2, x2, #0x10
    40005f84:	d2800000 	mov	x0, #0x0                   	// #0
    40005f88:	b9400ac1 	ldr	w1, [x22, #8]
    40005f8c:	91000400 	add	x0, x0, #0x1
    40005f90:	6b0002bf 	cmp	w21, w0
    40005f94:	54000222 	b.cs	40005fd8 <psci_do_state_coordination+0x164>  // b.hs, b.nlast
    40005f98:	a94153f3 	ldp	x19, x20, [sp, #16]
    40005f9c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40005fa0:	a94363f7 	ldp	x23, x24, [sp, #48]
    40005fa4:	a9446bf9 	ldp	x25, x26, [sp, #64]
    40005fa8:	a94573fb 	ldp	x27, x28, [sp, #80]
    40005fac:	a8c67bfd 	ldp	x29, x30, [sp], #96
    40005fb0:	d65f03c0 	ret
    40005fb4:	b9400b98 	ldr	w24, [x28, #8]
    40005fb8:	17ffffca 	b	40005ee0 <psci_do_state_coordination+0x6c>
    40005fbc:	39400a82 	ldrb	w2, [x20, #2]
    40005fc0:	52800040 	mov	w0, #0x2                   	// #2
    40005fc4:	2a1703e1 	mov	w1, w23
    40005fc8:	940001d6 	bl	40006720 <psci_set_req_local_pwr_state>
    40005fcc:	39000a9f 	strb	wzr, [x20, #2]
    40005fd0:	52800060 	mov	w0, #0x3                   	// #3
    40005fd4:	17ffffde 	b	40005f4c <psci_do_state_coordination+0xd8>
    40005fd8:	d37c7c21 	ubfiz	x1, x1, #4, #32
    40005fdc:	38606a83 	ldrb	w3, [x20, x0]
    40005fe0:	8b010041 	add	x1, x2, x1
    40005fe4:	39003023 	strb	w3, [x1, #12]
    40005fe8:	b9400821 	ldr	w1, [x1, #8]
    40005fec:	17ffffe8 	b	40005f8c <psci_do_state_coordination+0x118>

0000000040005ff0 <psci_features>:
    40005ff0:	90000041 	adrp	x1, 4000d000 <__STACKS_START__+0xf80>
    40005ff4:	52b00002 	mov	w2, #0x80000000            	// #-2147483648
    40005ff8:	6b02001f 	cmp	w0, w2
    40005ffc:	b94ecc21 	ldr	w1, [x1, #3788]
    40006000:	54000240 	b.eq	40006048 <psci_features+0x58>  // b.none
    40006004:	36f00080 	tbz	w0, #30, 40006014 <psci_features+0x24>
    40006008:	528c1742 	mov	w2, #0x60ba                	// #24762
    4000600c:	72a002e2 	movk	w2, #0x17, lsl #16
    40006010:	0a020021 	and	w1, w1, w2
    40006014:	d3587402 	ubfx	x2, x0, #24, #6
    40006018:	7100105f 	cmp	w2, #0x4
    4000601c:	540001a1 	b.ne	40006050 <psci_features+0x60>  // b.any
    40006020:	d3505c04 	ubfx	x4, x0, #16, #8
    40006024:	531f7c02 	lsr	w2, w0, #31
    40006028:	36f80140 	tbz	w0, #31, 40006050 <psci_features+0x60>
    4000602c:	121b2803 	and	w3, w0, #0xffe0
    40006030:	2a040063 	orr	w3, w3, w4
    40006034:	350000e3 	cbnz	w3, 40006050 <psci_features+0x60>
    40006038:	1ac02040 	lsl	w0, w2, w0
    4000603c:	6a01001f 	tst	w0, w1
    40006040:	5a9f13e0 	csetm	w0, eq  // eq = none
    40006044:	d65f03c0 	ret
    40006048:	52800000 	mov	w0, #0x0                   	// #0
    4000604c:	17fffffe 	b	40006044 <psci_features+0x54>
    40006050:	12800000 	mov	w0, #0xffffffff            	// #-1
    40006054:	17fffffc 	b	40006044 <psci_features+0x54>

0000000040006058 <psci_find_max_off_lvl>:
    40006058:	39400801 	ldrb	w1, [x0, #2]
    4000605c:	51000821 	sub	w1, w1, #0x2
    40006060:	7100043f 	cmp	w1, #0x1
    40006064:	54000189 	b.ls	40006094 <psci_find_max_off_lvl+0x3c>  // b.plast
    40006068:	39400401 	ldrb	w1, [x0, #1]
    4000606c:	51000821 	sub	w1, w1, #0x2
    40006070:	7100043f 	cmp	w1, #0x1
    40006074:	54000149 	b.ls	4000609c <psci_find_max_off_lvl+0x44>  // b.plast
    40006078:	39400001 	ldrb	w1, [x0]
    4000607c:	52800060 	mov	w0, #0x3                   	// #3
    40006080:	51000821 	sub	w1, w1, #0x2
    40006084:	7100043f 	cmp	w1, #0x1
    40006088:	54000048 	b.hi	40006090 <psci_find_max_off_lvl+0x38>  // b.pmore
    4000608c:	52800000 	mov	w0, #0x0                   	// #0
    40006090:	d65f03c0 	ret
    40006094:	52800040 	mov	w0, #0x2                   	// #2
    40006098:	17fffffe 	b	40006090 <psci_find_max_off_lvl+0x38>
    4000609c:	52800020 	mov	w0, #0x1                   	// #1
    400060a0:	17fffffc 	b	40006090 <psci_find_max_off_lvl+0x38>

00000000400060a4 <psci_find_target_suspend_lvl>:
    400060a4:	39400801 	ldrb	w1, [x0, #2]
    400060a8:	35000101 	cbnz	w1, 400060c8 <psci_find_target_suspend_lvl+0x24>
    400060ac:	39400401 	ldrb	w1, [x0, #1]
    400060b0:	35000101 	cbnz	w1, 400060d0 <psci_find_target_suspend_lvl+0x2c>
    400060b4:	39400001 	ldrb	w1, [x0]
    400060b8:	52800060 	mov	w0, #0x3                   	// #3
    400060bc:	34000041 	cbz	w1, 400060c4 <psci_find_target_suspend_lvl+0x20>
    400060c0:	52800000 	mov	w0, #0x0                   	// #0
    400060c4:	d65f03c0 	ret
    400060c8:	52800040 	mov	w0, #0x2                   	// #2
    400060cc:	17fffffe 	b	400060c4 <psci_find_target_suspend_lvl+0x20>
    400060d0:	52800020 	mov	w0, #0x1                   	// #1
    400060d4:	17fffffc 	b	400060c4 <psci_find_target_suspend_lvl+0x20>

00000000400060d8 <psci_get_parent_pwr_domain_nodes>:
    400060d8:	d37c7c03 	ubfiz	x3, x0, #4, #32
    400060dc:	f0000020 	adrp	x0, 4000d000 <__STACKS_START__+0xf80>
    400060e0:	91302000 	add	x0, x0, #0xc08
    400060e4:	90000064 	adrp	x4, 40012000 <__XLAT_TABLE_END__>
    400060e8:	8b030000 	add	x0, x0, x3
    400060ec:	d1001042 	sub	x2, x2, #0x4
    400060f0:	91004084 	add	x4, x4, #0x10
    400060f4:	d2800003 	mov	x3, #0x0                   	// #0
    400060f8:	b9400800 	ldr	w0, [x0, #8]
    400060fc:	91000463 	add	x3, x3, #0x1
    40006100:	6b03003f 	cmp	w1, w3
    40006104:	54000042 	b.cs	4000610c <psci_get_parent_pwr_domain_nodes+0x34>  // b.hs, b.nlast
    40006108:	d65f03c0 	ret
    4000610c:	b8237840 	str	w0, [x2, x3, lsl #2]
    40006110:	d37c7c00 	ubfiz	x0, x0, #4, #32
    40006114:	8b000080 	add	x0, x4, x0
    40006118:	b9400800 	ldr	w0, [x0, #8]
    4000611c:	17fffff8 	b	400060fc <psci_get_parent_pwr_domain_nodes+0x24>

0000000040006120 <psci_get_target_local_pwr_states>:
    40006120:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40006124:	910003fd 	mov	x29, sp
    40006128:	a90153f3 	stp	x19, x20, [sp, #16]
    4000612c:	2a0003f4 	mov	w20, w0
    40006130:	aa0103f3 	mov	x19, x1
    40006134:	d53ed040 	mrs	x0, tpidr_el3
    40006138:	39408000 	ldrb	w0, [x0, #32]
    4000613c:	39000020 	strb	w0, [x1]
    40006140:	97ffebf4 	bl	40001110 <plat_my_core_pos>
    40006144:	d37c7c00 	ubfiz	x0, x0, #4, #32
    40006148:	f0000021 	adrp	x1, 4000d000 <__STACKS_START__+0xf80>
    4000614c:	91302021 	add	x1, x1, #0xc08
    40006150:	8b000021 	add	x1, x1, x0
    40006154:	90000060 	adrp	x0, 40012000 <__XLAT_TABLE_END__>
    40006158:	91004000 	add	x0, x0, #0x10
    4000615c:	52800022 	mov	w2, #0x1                   	// #1
    40006160:	b9400823 	ldr	w3, [x1, #8]
    40006164:	6b14005f 	cmp	w2, w20
    40006168:	2a0203e1 	mov	w1, w2
    4000616c:	540000e9 	b.ls	40006188 <psci_get_target_local_pwr_states+0x68>  // b.plast
    40006170:	8b010273 	add	x19, x19, x1
    40006174:	7100085f 	cmp	w2, #0x2
    40006178:	54000169 	b.ls	400061a4 <psci_get_target_local_pwr_states+0x84>  // b.plast
    4000617c:	a94153f3 	ldp	x19, x20, [sp, #16]
    40006180:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40006184:	d65f03c0 	ret
    40006188:	d37c7c63 	ubfiz	x3, x3, #4, #32
    4000618c:	11000442 	add	w2, w2, #0x1
    40006190:	8b030003 	add	x3, x0, x3
    40006194:	39403064 	ldrb	w4, [x3, #12]
    40006198:	38216a64 	strb	w4, [x19, x1]
    4000619c:	b9400863 	ldr	w3, [x3, #8]
    400061a0:	17fffff1 	b	40006164 <psci_get_target_local_pwr_states+0x44>
    400061a4:	11000442 	add	w2, w2, #0x1
    400061a8:	3800167f 	strb	wzr, [x19], #1
    400061ac:	17fffff2 	b	40006174 <psci_get_target_local_pwr_states+0x54>

00000000400061b0 <psci_init_req_local_pwr_states>:
    400061b0:	f0000020 	adrp	x0, 4000d000 <__STACKS_START__+0xf80>
    400061b4:	f0000021 	adrp	x1, 4000d000 <__STACKS_START__+0xf80>
    400061b8:	913d5021 	add	x1, x1, #0xf54
    400061bc:	52800063 	mov	w3, #0x3                   	// #3
    400061c0:	b94ec802 	ldr	w2, [x0, #3784]
    400061c4:	d2800000 	mov	x0, #0x0                   	// #0
    400061c8:	6b00005f 	cmp	w2, w0
    400061cc:	54000089 	b.ls	400061dc <psci_init_req_local_pwr_states+0x2c>  // b.plast
    400061d0:	38216803 	strb	w3, [x0, x1]
    400061d4:	91000400 	add	x0, x0, #0x1
    400061d8:	17fffffc 	b	400061c8 <psci_init_req_local_pwr_states+0x18>
    400061dc:	f0000021 	adrp	x1, 4000d000 <__STACKS_START__+0xf80>
    400061e0:	913d5021 	add	x1, x1, #0xf54
    400061e4:	d2800000 	mov	x0, #0x0                   	// #0
    400061e8:	52800064 	mov	w4, #0x3                   	// #3
    400061ec:	6b00005f 	cmp	w2, w0
    400061f0:	540000a9 	b.ls	40006204 <psci_init_req_local_pwr_states+0x54>  // b.plast
    400061f4:	8b000023 	add	x3, x1, x0
    400061f8:	91000400 	add	x0, x0, #0x1
    400061fc:	39001064 	strb	w4, [x3, #4]
    40006200:	17fffffb 	b	400061ec <psci_init_req_local_pwr_states+0x3c>
    40006204:	d65f03c0 	ret

0000000040006208 <psci_is_last_on_cpu>:
    40006208:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    4000620c:	910003fd 	mov	x29, sp
    40006210:	a90153f3 	stp	x19, x20, [sp, #16]
    40006214:	f0000034 	adrp	x20, 4000d000 <__STACKS_START__+0xf80>
    40006218:	913b2294 	add	x20, x20, #0xec8
    4000621c:	f90013f5 	str	x21, [sp, #32]
    40006220:	97ffebbc 	bl	40001110 <plat_my_core_pos>
    40006224:	2a0003f5 	mov	w21, w0
    40006228:	52800013 	mov	w19, #0x0                   	// #0
    4000622c:	b9400280 	ldr	w0, [x20]
    40006230:	6b13001f 	cmp	w0, w19
    40006234:	540000c8 	b.hi	4000624c <psci_is_last_on_cpu+0x44>  // b.pmore
    40006238:	52800020 	mov	w0, #0x1                   	// #1
    4000623c:	a94153f3 	ldp	x19, x20, [sp, #16]
    40006240:	f94013f5 	ldr	x21, [sp, #32]
    40006244:	a8c37bfd 	ldp	x29, x30, [sp], #48
    40006248:	d65f03c0 	ret
    4000624c:	6b15027f 	cmp	w19, w21
    40006250:	54000141 	b.ne	40006278 <psci_is_last_on_cpu+0x70>  // b.any
    40006254:	d53ed040 	mrs	x0, tpidr_el3
    40006258:	b9401800 	ldr	w0, [x0, #24]
    4000625c:	35000060 	cbnz	w0, 40006268 <psci_is_last_on_cpu+0x60>
    40006260:	11000673 	add	w19, w19, #0x1
    40006264:	17fffff2 	b	4000622c <psci_is_last_on_cpu+0x24>
    40006268:	90000020 	adrp	x0, 4000a000 <__TEXT_END__>
    4000626c:	52801521 	mov	w1, #0xa9                  	// #169
    40006270:	9127c000 	add	x0, x0, #0x9f0
    40006274:	97ffe7db 	bl	400001e0 <__assert>
    40006278:	2a1303e0 	mov	w0, w19
    4000627c:	97ffe835 	bl	40000350 <_cpu_data_by_index>
    40006280:	b9401800 	ldr	w0, [x0, #24]
    40006284:	7100041f 	cmp	w0, #0x1
    40006288:	54fffec0 	b.eq	40006260 <psci_is_last_on_cpu+0x58>  // b.none
    4000628c:	52800000 	mov	w0, #0x0                   	// #0
    40006290:	17ffffeb 	b	4000623c <psci_is_last_on_cpu+0x34>

0000000040006294 <psci_mem_chk_range>:
    40006294:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40006298:	f0000024 	adrp	x4, 4000d000 <__STACKS_START__+0xf80>
    4000629c:	910003fd 	mov	x29, sp
    400062a0:	f9462484 	ldr	x4, [x4, #3144]
    400062a4:	f9404484 	ldr	x4, [x4, #136]
    400062a8:	b50000a4 	cbnz	x4, 400062bc <psci_mem_chk_range+0x28>
    400062ac:	90000020 	adrp	x0, 4000a000 <__TEXT_END__>
    400062b0:	52800421 	mov	w1, #0x21                  	// #33
    400062b4:	912cc000 	add	x0, x0, #0xb30
    400062b8:	97ffe7ca 	bl	400001e0 <__assert>
    400062bc:	b5000081 	cbnz	x1, 400062cc <psci_mem_chk_range+0x38>
    400062c0:	92800040 	mov	x0, #0xfffffffffffffffd    	// #-3
    400062c4:	a8c17bfd 	ldp	x29, x30, [sp], #16
    400062c8:	d65f03c0 	ret
    400062cc:	cb0103e2 	neg	x2, x1
    400062d0:	eb00005f 	cmp	x2, x0
    400062d4:	54ffff63 	b.cc	400062c0 <psci_mem_chk_range+0x2c>  // b.lo, b.ul, b.last
    400062d8:	d63f0080 	blr	x4
    400062dc:	37ffff20 	tbnz	w0, #31, 400062c0 <psci_mem_chk_range+0x2c>
    400062e0:	d2800000 	mov	x0, #0x0                   	// #0
    400062e4:	17fffff8 	b	400062c4 <psci_mem_chk_range+0x30>

00000000400062e8 <psci_mem_protect>:
    400062e8:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    400062ec:	910003fd 	mov	x29, sp
    400062f0:	a90153f3 	stp	x19, x20, [sp, #16]
    400062f4:	f0000034 	adrp	x20, 4000d000 <__STACKS_START__+0xf80>
    400062f8:	2a0003f3 	mov	w19, w0
    400062fc:	f9462680 	ldr	x0, [x20, #3144]
    40006300:	f9404801 	ldr	x1, [x0, #144]
    40006304:	b50000a1 	cbnz	x1, 40006318 <psci_mem_protect+0x30>
    40006308:	52800241 	mov	w1, #0x12                  	// #18
    4000630c:	90000020 	adrp	x0, 4000a000 <__TEXT_END__>
    40006310:	912cc000 	add	x0, x0, #0xb30
    40006314:	97ffe7b3 	bl	400001e0 <__assert>
    40006318:	f9404c00 	ldr	x0, [x0, #152]
    4000631c:	b5000060 	cbnz	x0, 40006328 <psci_mem_protect+0x40>
    40006320:	52800261 	mov	w1, #0x13                  	// #19
    40006324:	17fffffa 	b	4000630c <psci_mem_protect+0x24>
    40006328:	9100b3e0 	add	x0, sp, #0x2c
    4000632c:	d63f0020 	blr	x1
    40006330:	36f800a0 	tbz	w0, #31, 40006344 <psci_mem_protect+0x5c>
    40006334:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
    40006338:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000633c:	a8c37bfd 	ldp	x29, x30, [sp], #48
    40006340:	d65f03c0 	ret
    40006344:	f9462680 	ldr	x0, [x20, #3144]
    40006348:	f9404c01 	ldr	x1, [x0, #152]
    4000634c:	2a1303e0 	mov	w0, w19
    40006350:	d63f0020 	blr	x1
    40006354:	37ffff00 	tbnz	w0, #31, 40006334 <psci_mem_protect+0x4c>
    40006358:	b9402fe0 	ldr	w0, [sp, #44]
    4000635c:	7100001f 	cmp	w0, #0x0
    40006360:	9a9f07e0 	cset	x0, ne  // ne = any
    40006364:	17fffff5 	b	40006338 <psci_mem_protect+0x50>

0000000040006368 <psci_migrate>:
    40006368:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    4000636c:	910003fd 	mov	x29, sp
    40006370:	f9000bf3 	str	x19, [sp, #16]
    40006374:	aa0003f3 	mov	x19, x0
    40006378:	9100a3e0 	add	x0, sp, #0x28
    4000637c:	9400024a 	bl	40006ca4 <psci_spd_migrate_info>
    40006380:	340000e0 	cbz	w0, 4000639c <psci_migrate+0x34>
    40006384:	7100041f 	cmp	w0, #0x1
    40006388:	12800040 	mov	w0, #0xfffffffd            	// #-3
    4000638c:	5a9f0000 	csinv	w0, w0, wzr, eq  // eq = none
    40006390:	f9400bf3 	ldr	x19, [sp, #16]
    40006394:	a8c37bfd 	ldp	x29, x30, [sp], #48
    40006398:	d65f03c0 	ret
    4000639c:	d53800a0 	mrs	x0, mpidr_el1
    400063a0:	f94017e1 	ldr	x1, [sp, #40]
    400063a4:	eb00003f 	cmp	x1, x0
    400063a8:	540002a1 	b.ne	400063fc <psci_migrate+0x94>  // b.any
    400063ac:	aa1303e0 	mov	x0, x19
    400063b0:	94000317 	bl	4000700c <psci_validate_mpidr>
    400063b4:	35000280 	cbnz	w0, 40006404 <psci_migrate+0x9c>
    400063b8:	f0000020 	adrp	x0, 4000d000 <__STACKS_START__+0xf80>
    400063bc:	f9462800 	ldr	x0, [x0, #3152]
    400063c0:	b4000060 	cbz	x0, 400063cc <psci_migrate+0x64>
    400063c4:	f9401402 	ldr	x2, [x0, #40]
    400063c8:	b50000a2 	cbnz	x2, 400063dc <psci_migrate+0x74>
    400063cc:	528022e1 	mov	w1, #0x117                 	// #279
    400063d0:	90000020 	adrp	x0, 4000a000 <__TEXT_END__>
    400063d4:	912b2000 	add	x0, x0, #0xac8
    400063d8:	97ffe782 	bl	400001e0 <__assert>
    400063dc:	d53800a0 	mrs	x0, mpidr_el1
    400063e0:	aa1303e1 	mov	x1, x19
    400063e4:	d63f0040 	blr	x2
    400063e8:	7100001f 	cmp	w0, #0x0
    400063ec:	3a461804 	ccmn	w0, #0x6, #0x4, ne  // ne = any
    400063f0:	54fffd00 	b.eq	40006390 <psci_migrate+0x28>  // b.none
    400063f4:	52802341 	mov	w1, #0x11a                 	// #282
    400063f8:	17fffff6 	b	400063d0 <psci_migrate+0x68>
    400063fc:	128000c0 	mov	w0, #0xfffffff9            	// #-7
    40006400:	17ffffe4 	b	40006390 <psci_migrate+0x28>
    40006404:	12800020 	mov	w0, #0xfffffffe            	// #-2
    40006408:	17ffffe2 	b	40006390 <psci_migrate+0x28>

000000004000640c <psci_migrate_info_type>:
    4000640c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40006410:	910003fd 	mov	x29, sp
    40006414:	910063e0 	add	x0, sp, #0x18
    40006418:	94000223 	bl	40006ca4 <psci_spd_migrate_info>
    4000641c:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40006420:	d65f03c0 	ret

0000000040006424 <psci_migrate_info_up_cpu>:
    40006424:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40006428:	910003fd 	mov	x29, sp
    4000642c:	910063e0 	add	x0, sp, #0x18
    40006430:	9400021d 	bl	40006ca4 <psci_spd_migrate_info>
    40006434:	f9400fe1 	ldr	x1, [sp, #24]
    40006438:	7100041f 	cmp	w0, #0x1
    4000643c:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40006440:	92800020 	mov	x0, #0xfffffffffffffffe    	// #-2
    40006444:	9a809020 	csel	x0, x1, x0, ls  // ls = plast
    40006448:	d65f03c0 	ret

000000004000644c <psci_node_hw_state>:
    4000644c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40006450:	910003fd 	mov	x29, sp
    40006454:	a90153f3 	stp	x19, x20, [sp, #16]
    40006458:	aa0003f4 	mov	x20, x0
    4000645c:	2a0103f3 	mov	w19, w1
    40006460:	940002eb 	bl	4000700c <psci_validate_mpidr>
    40006464:	350002a0 	cbnz	w0, 400064b8 <psci_node_hw_state+0x6c>
    40006468:	71000a7f 	cmp	w19, #0x2
    4000646c:	54000268 	b.hi	400064b8 <psci_node_hw_state+0x6c>  // b.pmore
    40006470:	f0000020 	adrp	x0, 4000d000 <__STACKS_START__+0xf80>
    40006474:	f9462400 	ldr	x0, [x0, #3144]
    40006478:	f9404002 	ldr	x2, [x0, #128]
    4000647c:	b50000a2 	cbnz	x2, 40006490 <psci_node_hw_state+0x44>
    40006480:	52802901 	mov	w1, #0x148                 	// #328
    40006484:	90000020 	adrp	x0, 4000a000 <__TEXT_END__>
    40006488:	912b2000 	add	x0, x0, #0xac8
    4000648c:	97ffe755 	bl	400001e0 <__assert>
    40006490:	2a1303e1 	mov	w1, w19
    40006494:	aa1403e0 	mov	x0, x20
    40006498:	d63f0040 	blr	x2
    4000649c:	11000401 	add	w1, w0, #0x1
    400064a0:	71000c3f 	cmp	w1, #0x3
    400064a4:	540000c9 	b.ls	400064bc <psci_node_hw_state+0x70>  // b.plast
    400064a8:	3100081f 	cmn	w0, #0x2
    400064ac:	54000060 	b.eq	400064b8 <psci_node_hw_state+0x6c>  // b.none
    400064b0:	52802941 	mov	w1, #0x14a                 	// #330
    400064b4:	17fffff4 	b	40006484 <psci_node_hw_state+0x38>
    400064b8:	12800020 	mov	w0, #0xfffffffe            	// #-2
    400064bc:	a94153f3 	ldp	x19, x20, [sp, #16]
    400064c0:	a8c27bfd 	ldp	x29, x30, [sp], #32
    400064c4:	d65f03c0 	ret

00000000400064c8 <psci_print_power_domain_map>:
    400064c8:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    400064cc:	90000020 	adrp	x0, 4000a000 <__TEXT_END__>
    400064d0:	9128a400 	add	x0, x0, #0xa29
    400064d4:	910003fd 	mov	x29, sp
    400064d8:	a90153f3 	stp	x19, x20, [sp, #16]
    400064dc:	90000073 	adrp	x19, 40012000 <__XLAT_TABLE_END__>
    400064e0:	f0000034 	adrp	x20, 4000d000 <__STACKS_START__+0xf80>
    400064e4:	91004273 	add	x19, x19, #0x10
    400064e8:	913b2294 	add	x20, x20, #0xec8
    400064ec:	a9025bf5 	stp	x21, x22, [sp, #32]
    400064f0:	90000036 	adrp	x22, 4000a000 <__TEXT_END__>
    400064f4:	910662d6 	add	x22, x22, #0x198
    400064f8:	52800015 	mov	w21, #0x0                   	// #0
    400064fc:	a90363f7 	stp	x23, x24, [sp, #48]
    40006500:	528000d7 	mov	w23, #0x6                   	// #6
    40006504:	a9046bf9 	stp	x25, x26, [sp, #64]
    40006508:	940006bb 	bl	40007ff4 <tf_log>
    4000650c:	b9400280 	ldr	w0, [x20]
    40006510:	4b0002e0 	sub	w0, w23, w0
    40006514:	6b15001f 	cmp	w0, w21
    40006518:	54000228 	b.hi	4000655c <psci_print_power_domain_map+0x94>  // b.pmore
    4000651c:	f0000033 	adrp	x19, 4000d000 <__STACKS_START__+0xf80>
    40006520:	90000036 	adrp	x22, 4000a000 <__TEXT_END__>
    40006524:	90000037 	adrp	x23, 4000a000 <__TEXT_END__>
    40006528:	91302273 	add	x19, x19, #0xc08
    4000652c:	910662d6 	add	x22, x22, #0x198
    40006530:	9129faf7 	add	x23, x23, #0xa7e
    40006534:	52800015 	mov	w21, #0x0                   	// #0
    40006538:	b9400280 	ldr	w0, [x20]
    4000653c:	6b15001f 	cmp	w0, w21
    40006540:	540002e8 	b.hi	4000659c <psci_print_power_domain_map+0xd4>  // b.pmore
    40006544:	a94153f3 	ldp	x19, x20, [sp, #16]
    40006548:	a9425bf5 	ldp	x21, x22, [sp, #32]
    4000654c:	a94363f7 	ldp	x23, x24, [sp, #48]
    40006550:	a9446bf9 	ldp	x25, x26, [sp, #64]
    40006554:	a8c57bfd 	ldp	x29, x30, [sp], #80
    40006558:	d65f03c0 	ret
    4000655c:	39403264 	ldrb	w4, [x19, #12]
    40006560:	340001a4 	cbz	w4, 40006594 <psci_print_power_domain_map+0xcc>
    40006564:	7100049f 	cmp	w4, #0x1
    40006568:	1a9f97e0 	cset	w0, hi  // hi = pmore
    4000656c:	11000400 	add	w0, w0, #0x1
    40006570:	39403661 	ldrb	w1, [x19, #13]
    40006574:	110006b5 	add	w21, w21, #0x1
    40006578:	b9400a62 	ldr	w2, [x19, #8]
    4000657c:	91004273 	add	x19, x19, #0x10
    40006580:	f8607ac3 	ldr	x3, [x22, x0, lsl #3]
    40006584:	90000020 	adrp	x0, 4000a000 <__TEXT_END__>
    40006588:	91290800 	add	x0, x0, #0xa42
    4000658c:	9400069a 	bl	40007ff4 <tf_log>
    40006590:	17ffffdf 	b	4000650c <psci_print_power_domain_map+0x44>
    40006594:	d2800000 	mov	x0, #0x0                   	// #0
    40006598:	17fffff6 	b	40006570 <psci_print_power_domain_map+0xa8>
    4000659c:	2a1503e0 	mov	w0, w21
    400065a0:	97ffe76c 	bl	40000350 <_cpu_data_by_index>
    400065a4:	39408000 	ldrb	w0, [x0, #32]
    400065a8:	34000240 	cbz	w0, 400065f0 <psci_print_power_domain_map+0x128>
    400065ac:	7100041f 	cmp	w0, #0x1
    400065b0:	1a9f97e0 	cset	w0, hi  // hi = pmore
    400065b4:	11000400 	add	w0, w0, #0x1
    400065b8:	b9400a79 	ldr	w25, [x19, #8]
    400065bc:	91004273 	add	x19, x19, #0x10
    400065c0:	f85f0278 	ldur	x24, [x19, #-16]
    400065c4:	f8607ada 	ldr	x26, [x22, x0, lsl #3]
    400065c8:	2a1503e0 	mov	w0, w21
    400065cc:	97ffe761 	bl	40000350 <_cpu_data_by_index>
    400065d0:	39408004 	ldrb	w4, [x0, #32]
    400065d4:	aa1a03e3 	mov	x3, x26
    400065d8:	2a1903e2 	mov	w2, w25
    400065dc:	aa1803e1 	mov	x1, x24
    400065e0:	aa1703e0 	mov	x0, x23
    400065e4:	110006b5 	add	w21, w21, #0x1
    400065e8:	94000683 	bl	40007ff4 <tf_log>
    400065ec:	17ffffd3 	b	40006538 <psci_print_power_domain_map+0x70>
    400065f0:	d2800000 	mov	x0, #0x0                   	// #0
    400065f4:	17fffff1 	b	400065b8 <psci_print_power_domain_map+0xf0>

00000000400065f8 <psci_query_sys_suspend_pwrstate>:
    400065f8:	f0000021 	adrp	x1, 4000d000 <__STACKS_START__+0xf80>
    400065fc:	f9462421 	ldr	x1, [x1, #3144]
    40006600:	f9403421 	ldr	x1, [x1, #104]
    40006604:	b50000e1 	cbnz	x1, 40006620 <psci_query_sys_suspend_pwrstate+0x28>
    40006608:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000660c:	90000020 	adrp	x0, 4000a000 <__TEXT_END__>
    40006610:	52801281 	mov	w1, #0x94                  	// #148
    40006614:	910003fd 	mov	x29, sp
    40006618:	9127c000 	add	x0, x0, #0x9f0
    4000661c:	97ffe6f1 	bl	400001e0 <__assert>
    40006620:	aa0103f0 	mov	x16, x1
    40006624:	d61f0200 	br	x16

0000000040006628 <psci_release_pwr_domain_locks>:
    40006628:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    4000662c:	910003fd 	mov	x29, sp
    40006630:	a90153f3 	stp	x19, x20, [sp, #16]
    40006634:	2a0003f3 	mov	w19, w0
    40006638:	aa0103f4 	mov	x20, x1
    4000663c:	a9025bf5 	stp	x21, x22, [sp, #32]
    40006640:	90000075 	adrp	x21, 40012000 <__XLAT_TABLE_END__>
    40006644:	90000076 	adrp	x22, 40012000 <__XLAT_TABLE_END__>
    40006648:	910002b5 	add	x21, x21, #0x0
    4000664c:	910042d6 	add	x22, x22, #0x10
    40006650:	350000b3 	cbnz	w19, 40006664 <psci_release_pwr_domain_locks+0x3c>
    40006654:	a94153f3 	ldp	x19, x20, [sp, #16]
    40006658:	a9425bf5 	ldp	x21, x22, [sp, #32]
    4000665c:	a8c37bfd 	ldp	x29, x30, [sp], #48
    40006660:	d65f03c0 	ret
    40006664:	51000673 	sub	w19, w19, #0x1
    40006668:	b8735a80 	ldr	w0, [x20, w19, uxtw #2]
    4000666c:	8b0012c0 	add	x0, x22, x0, lsl #4
    40006670:	79401c00 	ldrh	w0, [x0, #14]
    40006674:	8b000ea0 	add	x0, x21, x0, lsl #3
    40006678:	97ffed46 	bl	40001b90 <bakery_lock_release>
    4000667c:	17fffff5 	b	40006650 <psci_release_pwr_domain_locks+0x28>

0000000040006680 <psci_set_pwr_domains_to_run>:
    40006680:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    40006684:	910003fd 	mov	x29, sp
    40006688:	a90153f3 	stp	x19, x20, [sp, #16]
    4000668c:	52800034 	mov	w20, #0x1                   	// #1
    40006690:	a9025bf5 	stp	x21, x22, [sp, #32]
    40006694:	2a0003f6 	mov	w22, w0
    40006698:	f9001bf7 	str	x23, [sp, #48]
    4000669c:	97ffea9d 	bl	40001110 <plat_my_core_pos>
    400066a0:	2a0003f5 	mov	w21, w0
    400066a4:	f0000022 	adrp	x2, 4000d000 <__STACKS_START__+0xf80>
    400066a8:	91302042 	add	x2, x2, #0xc08
    400066ac:	90000077 	adrp	x23, 40012000 <__XLAT_TABLE_END__>
    400066b0:	d37c7ea0 	ubfiz	x0, x21, #4, #32
    400066b4:	910042f7 	add	x23, x23, #0x10
    400066b8:	8b000042 	add	x2, x2, x0
    400066bc:	b9400853 	ldr	w19, [x2, #8]
    400066c0:	6b16029f 	cmp	w20, w22
    400066c4:	540001a9 	b.ls	400066f8 <psci_set_pwr_domains_to_run+0x78>  // b.plast
    400066c8:	d53ed040 	mrs	x0, tpidr_el3
    400066cc:	b900181f 	str	wzr, [x0, #24]
    400066d0:	d53ed040 	mrs	x0, tpidr_el3
    400066d4:	3900801f 	strb	wzr, [x0, #32]
    400066d8:	d53ed040 	mrs	x0, tpidr_el3
    400066dc:	a94153f3 	ldp	x19, x20, [sp, #16]
    400066e0:	91006000 	add	x0, x0, #0x18
    400066e4:	a9425bf5 	ldp	x21, x22, [sp, #32]
    400066e8:	d2800181 	mov	x1, #0xc                   	// #12
    400066ec:	f9401bf7 	ldr	x23, [sp, #48]
    400066f0:	a8c47bfd 	ldp	x29, x30, [sp], #64
    400066f4:	17ffea31 	b	40000fb8 <flush_dcache_range>
    400066f8:	d37c7e73 	ubfiz	x19, x19, #4, #32
    400066fc:	2a1403e0 	mov	w0, w20
    40006700:	8b1302f3 	add	x19, x23, x19
    40006704:	2a1503e1 	mov	w1, w21
    40006708:	52800002 	mov	w2, #0x0                   	// #0
    4000670c:	11000694 	add	w20, w20, #0x1
    40006710:	3900327f 	strb	wzr, [x19, #12]
    40006714:	94000003 	bl	40006720 <psci_set_req_local_pwr_state>
    40006718:	b9400a73 	ldr	w19, [x19, #8]
    4000671c:	17ffffe9 	b	400066c0 <psci_set_pwr_domains_to_run+0x40>

0000000040006720 <psci_set_req_local_pwr_state>:
    40006720:	350000e0 	cbnz	w0, 4000673c <psci_set_req_local_pwr_state+0x1c>
    40006724:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40006728:	90000020 	adrp	x0, 4000a000 <__TEXT_END__>
    4000672c:	52801a61 	mov	w1, #0xd3                  	// #211
    40006730:	910003fd 	mov	x29, sp
    40006734:	9127c000 	add	x0, x0, #0x9f0
    40006738:	97ffe6aa 	bl	400001e0 <__assert>
    4000673c:	51000400 	sub	w0, w0, #0x1
    40006740:	7100041f 	cmp	w0, #0x1
    40006744:	54000148 	b.hi	4000676c <psci_set_req_local_pwr_state+0x4c>  // b.pmore
    40006748:	f0000023 	adrp	x3, 4000d000 <__STACKS_START__+0xf80>
    4000674c:	b94ec863 	ldr	w3, [x3, #3784]
    40006750:	6b01007f 	cmp	w3, w1
    40006754:	540000c9 	b.ls	4000676c <psci_set_req_local_pwr_state+0x4c>  // b.plast
    40006758:	f0000023 	adrp	x3, 4000d000 <__STACKS_START__+0xf80>
    4000675c:	913d5063 	add	x3, x3, #0xf54
    40006760:	8b204860 	add	x0, x3, w0, uxtw #2
    40006764:	12001c42 	and	w2, w2, #0xff
    40006768:	38214802 	strb	w2, [x0, w1, uxtw]
    4000676c:	d65f03c0 	ret

0000000040006770 <psci_setup>:
    40006770:	a9b77bfd 	stp	x29, x30, [sp, #-144]!
    40006774:	910003fd 	mov	x29, sp
    40006778:	a90153f3 	stp	x19, x20, [sp, #16]
    4000677c:	a9025bf5 	stp	x21, x22, [sp, #32]
    40006780:	a90363f7 	stp	x23, x24, [sp, #48]
    40006784:	a9046bf9 	stp	x25, x26, [sp, #64]
    40006788:	a90573fb 	stp	x27, x28, [sp, #80]
    4000678c:	b4000160 	cbz	x0, 400067b8 <psci_setup+0x48>
    40006790:	aa0003f4 	mov	x20, x0
    40006794:	79400000 	ldrh	w0, [x0]
    40006798:	7104181f 	cmp	w0, #0x106
    4000679c:	540000e1 	b.ne	400067b8 <psci_setup+0x48>  // b.any
    400067a0:	f9400280 	ldr	x0, [x20]
    400067a4:	9270bc00 	and	x0, x0, #0xffffffffffff0000
    400067a8:	f144001f 	cmp	x0, #0x100, lsl #12
    400067ac:	54000061 	b.ne	400067b8 <psci_setup+0x48>  // b.any
    400067b0:	f9400680 	ldr	x0, [x20, #8]
    400067b4:	b50000a0 	cbnz	x0, 400067c8 <psci_setup+0x58>
    400067b8:	528019c1 	mov	w1, #0xce                  	// #206
    400067bc:	90000020 	adrp	x0, 4000a000 <__TEXT_END__>
    400067c0:	912dcc00 	add	x0, x0, #0xb73
    400067c4:	97ffe687 	bl	400001e0 <__assert>
    400067c8:	97fffb8d 	bl	400055fc <psci_arch_setup>
    400067cc:	f000003b 	adrp	x27, 4000d000 <__STACKS_START__+0xf80>
    400067d0:	f0000035 	adrp	x21, 4000d000 <__STACKS_START__+0xf80>
    400067d4:	97fffad4 	bl	40005324 <plat_get_power_domain_tree_desc>
    400067d8:	9130237b 	add	x27, x27, #0xc08
    400067dc:	aa0003e3 	mov	x3, x0
    400067e0:	910a02b5 	add	x21, x21, #0x280
    400067e4:	52800017 	mov	w23, #0x0                   	// #0
    400067e8:	5280001a 	mov	w26, #0x0                   	// #0
    400067ec:	52800016 	mov	w22, #0x0                   	// #0
    400067f0:	52800039 	mov	w25, #0x1                   	// #1
    400067f4:	52800058 	mov	w24, #0x2                   	// #2
    400067f8:	0b170324 	add	w4, w25, w23
    400067fc:	8b37407c 	add	x28, x3, w23, uxtw
    40006800:	52800019 	mov	w25, #0x0                   	// #0
    40006804:	1400000f 	b	40006840 <psci_setup+0xd0>
    40006808:	71000aff 	cmp	w23, #0x2
    4000680c:	54000069 	b.ls	40006818 <psci_setup+0xa8>  // b.plast
    40006810:	528012e1 	mov	w1, #0x97                  	// #151
    40006814:	17ffffea 	b	400067bc <psci_setup+0x4c>
    40006818:	39400385 	ldrb	w5, [x28]
    4000681c:	2a1a03f6 	mov	w22, w26
    40006820:	510006e6 	sub	w6, w23, #0x1
    40006824:	0b1a00a0 	add	w0, w5, w26
    40006828:	6b0002df 	cmp	w22, w0
    4000682c:	540001e3 	b.cc	40006868 <psci_setup+0xf8>  // b.lo, b.ul, b.last
    40006830:	0b050339 	add	w25, w25, w5
    40006834:	110006f7 	add	w23, w23, #0x1
    40006838:	9100079c 	add	x28, x28, #0x1
    4000683c:	2a1603fa 	mov	w26, w22
    40006840:	6b0402ff 	cmp	w23, w4
    40006844:	54fffe21 	b.ne	40006808 <psci_setup+0x98>  // b.any
    40006848:	71000718 	subs	w24, w24, #0x1
    4000684c:	54000740 	b.eq	40006934 <psci_setup+0x1c4>  // b.none
    40006850:	3100071f 	cmn	w24, #0x1
    40006854:	54000721 	b.ne	40006938 <psci_setup+0x1c8>  // b.any
    40006858:	710012df 	cmp	w22, #0x4
    4000685c:	54000729 	b.ls	40006940 <psci_setup+0x1d0>  // b.plast
    40006860:	528015e1 	mov	w1, #0xaf                  	// #175
    40006864:	17ffffd6 	b	400067bc <psci_setup+0x4c>
    40006868:	12003ec1 	and	w1, w22, #0xffff
    4000686c:	12003ed3 	and	w19, w22, #0xffff
    40006870:	34000238 	cbz	w24, 400068b4 <psci_setup+0x144>
    40006874:	7100043f 	cmp	w1, #0x1
    40006878:	54000069 	b.ls	40006884 <psci_setup+0x114>  // b.plast
    4000687c:	52800601 	mov	w1, #0x30                  	// #48
    40006880:	17ffffcf 	b	400067bc <psci_setup+0x4c>
    40006884:	90000062 	adrp	x2, 40012000 <__XLAT_TABLE_END__>
    40006888:	91004042 	add	x2, x2, #0x10
    4000688c:	8b33d053 	add	x19, x2, w19, sxtw #4
    40006890:	d37c3c20 	ubfiz	x0, x1, #4, #16
    40006894:	8b020002 	add	x2, x0, x2
    40006898:	52800060 	mov	w0, #0x3                   	// #3
    4000689c:	39003678 	strb	w24, [x19, #13]
    400068a0:	79001c41 	strh	w1, [x2, #14]
    400068a4:	b9000a66 	str	w6, [x19, #8]
    400068a8:	39003260 	strb	w0, [x19, #12]
    400068ac:	110006d6 	add	w22, w22, #0x1
    400068b0:	17ffffdd 	b	40006824 <psci_setup+0xb4>
    400068b4:	71000c3f 	cmp	w1, #0x3
    400068b8:	54000069 	b.ls	400068c4 <psci_setup+0x154>  // b.plast
    400068bc:	52800741 	mov	w1, #0x3a                  	// #58
    400068c0:	17ffffbf 	b	400067bc <psci_setup+0x4c>
    400068c4:	8b33d361 	add	x1, x27, w19, sxtw #4
    400068c8:	937c7e60 	sbfiz	x0, x19, #4, #32
    400068cc:	b9006fe6 	str	w6, [sp, #108]
    400068d0:	f9003be3 	str	x3, [sp, #112]
    400068d4:	b9000826 	str	w6, [x1, #8]
    400068d8:	92800001 	mov	x1, #0xffffffffffffffff    	// #-1
    400068dc:	f8206b61 	str	x1, [x27, x0]
    400068e0:	2a1303e0 	mov	w0, w19
    400068e4:	290f13e5 	stp	w5, w4, [sp, #120]
    400068e8:	97ffe69a 	bl	40000350 <_cpu_data_by_index>
    400068ec:	aa0003e1 	mov	x1, x0
    400068f0:	91006000 	add	x0, x0, #0x18
    400068f4:	52800022 	mov	w2, #0x1                   	// #1
    400068f8:	b9001822 	str	w2, [x1, #24]
    400068fc:	52800061 	mov	w1, #0x3                   	// #3
    40006900:	b9000401 	str	w1, [x0, #4]
    40006904:	39002001 	strb	w1, [x0, #8]
    40006908:	d2800181 	mov	x1, #0xc                   	// #12
    4000690c:	97ffe9ab 	bl	40000fb8 <flush_dcache_range>
    40006910:	52804801 	mov	w1, #0x240                 	// #576
    40006914:	2a1303e0 	mov	w0, w19
    40006918:	52800022 	mov	w2, #0x1                   	// #1
    4000691c:	9ba15661 	umaddl	x1, w19, w1, x21
    40006920:	97ffee4e 	bl	40002258 <cm_set_context_by_index>
    40006924:	b9406fe6 	ldr	w6, [sp, #108]
    40006928:	294f13e5 	ldp	w5, w4, [sp, #120]
    4000692c:	f9403be3 	ldr	x3, [sp, #112]
    40006930:	17ffffdf 	b	400068ac <psci_setup+0x13c>
    40006934:	5280001a 	mov	w26, #0x0                   	// #0
    40006938:	2a0403f7 	mov	w23, w4
    4000693c:	17ffffaf 	b	400067f8 <psci_setup+0x88>
    40006940:	f0000020 	adrp	x0, 4000d000 <__STACKS_START__+0xf80>
    40006944:	90000075 	adrp	x21, 40012000 <__XLAT_TABLE_END__>
    40006948:	910042b5 	add	x21, x21, #0x10
    4000694c:	52800018 	mov	w24, #0x0                   	// #0
    40006950:	b90ec816 	str	w22, [x0, #3784]
    40006954:	913b2016 	add	x22, x0, #0xec8
    40006958:	52800017 	mov	w23, #0x0                   	// #0
    4000695c:	52800013 	mov	w19, #0x0                   	// #0
    40006960:	b94002c0 	ldr	w0, [x22]
    40006964:	6b00027f 	cmp	w19, w0
    40006968:	540002a3 	b.cc	400069bc <psci_setup+0x24c>  // b.lo, b.ul, b.last
    4000696c:	d53800b3 	mrs	x19, mpidr_el1
    40006970:	97ffe9e8 	bl	40001110 <plat_my_core_pos>
    40006974:	d37c7c00 	ubfiz	x0, x0, #4, #32
    40006978:	f0000022 	adrp	x2, 4000d000 <__STACKS_START__+0xf80>
    4000697c:	91302042 	add	x2, x2, #0xc08
    40006980:	92409e61 	and	x1, x19, #0xffffffffff
    40006984:	f0000033 	adrp	x19, 4000d000 <__STACKS_START__+0xf80>
    40006988:	9260dc21 	and	x1, x1, #0xffffffff00ffffff
    4000698c:	91312275 	add	x21, x19, #0xc48
    40006990:	f8206841 	str	x1, [x2, x0]
    40006994:	97fffe07 	bl	400061b0 <psci_init_req_local_pwr_states>
    40006998:	52800040 	mov	w0, #0x2                   	// #2
    4000699c:	97ffff39 	bl	40006680 <psci_set_pwr_domains_to_run>
    400069a0:	f9400680 	ldr	x0, [x20, #8]
    400069a4:	aa1503e1 	mov	x1, x21
    400069a8:	97fffaa0 	bl	40005428 <plat_setup_psci_ops>
    400069ac:	f9462660 	ldr	x0, [x19, #3144]
    400069b0:	b50003e0 	cbnz	x0, 40006a2c <psci_setup+0x2bc>
    400069b4:	52801d41 	mov	w1, #0xea                  	// #234
    400069b8:	17ffff81 	b	400067bc <psci_setup+0x4c>
    400069bc:	910223e2 	add	x2, sp, #0x88
    400069c0:	2a1303e0 	mov	w0, w19
    400069c4:	52800041 	mov	w1, #0x2                   	// #2
    400069c8:	97fffdc4 	bl	400060d8 <psci_get_parent_pwr_domain_nodes>
    400069cc:	b9408fe2 	ldr	w2, [sp, #140]
    400069d0:	6b02031f 	cmp	w24, w2
    400069d4:	2a0203e0 	mov	w0, w2
    400069d8:	54000060 	b.eq	400069e4 <psci_setup+0x274>  // b.none
    400069dc:	d37cec01 	lsl	x1, x0, #4
    400069e0:	b8216ab3 	str	w19, [x21, x1]
    400069e4:	8b0012a0 	add	x0, x21, x0, lsl #4
    400069e8:	b9400401 	ldr	w1, [x0, #4]
    400069ec:	11000421 	add	w1, w1, #0x1
    400069f0:	b9000401 	str	w1, [x0, #4]
    400069f4:	b9408be1 	ldr	w1, [sp, #136]
    400069f8:	6b0102ff 	cmp	w23, w1
    400069fc:	2a0103e0 	mov	w0, w1
    40006a00:	54000060 	b.eq	40006a0c <psci_setup+0x29c>  // b.none
    40006a04:	d37cec03 	lsl	x3, x0, #4
    40006a08:	b8236ab3 	str	w19, [x21, x3]
    40006a0c:	8b0012a0 	add	x0, x21, x0, lsl #4
    40006a10:	11000673 	add	w19, w19, #0x1
    40006a14:	2a0203f8 	mov	w24, w2
    40006a18:	2a0103f7 	mov	w23, w1
    40006a1c:	b9400403 	ldr	w3, [x0, #4]
    40006a20:	11000463 	add	w3, w3, #0x1
    40006a24:	b9000403 	str	w3, [x0, #4]
    40006a28:	17ffffce 	b	40006960 <psci_setup+0x1f0>
    40006a2c:	aa1503e0 	mov	x0, x21
    40006a30:	d2800101 	mov	x1, #0x8                   	// #8
    40006a34:	97ffe961 	bl	40000fb8 <flush_dcache_range>
    40006a38:	f9462661 	ldr	x1, [x19, #3144]
    40006a3c:	52808223 	mov	w3, #0x411                 	// #1041
    40006a40:	f0000020 	adrp	x0, 4000d000 <__STACKS_START__+0xf80>
    40006a44:	f9400822 	ldr	x2, [x1, #16]
    40006a48:	f100005f 	cmp	x2, #0x0
    40006a4c:	528082a2 	mov	w2, #0x415                 	// #1045
    40006a50:	1a831042 	csel	w2, w2, w3, ne  // ne = any
    40006a54:	b90ecc02 	str	w2, [x0, #3788]
    40006a58:	f9400423 	ldr	x3, [x1, #8]
    40006a5c:	b40000a3 	cbz	x3, 40006a70 <psci_setup+0x300>
    40006a60:	f9401423 	ldr	x3, [x1, #40]
    40006a64:	b4000063 	cbz	x3, 40006a70 <psci_setup+0x300>
    40006a68:	321d0042 	orr	w2, w2, #0x8
    40006a6c:	b90ecc02 	str	w2, [x0, #3788]
    40006a70:	f9401022 	ldr	x2, [x1, #32]
    40006a74:	b40001a2 	cbz	x2, 40006aa8 <psci_setup+0x338>
    40006a78:	f9401c22 	ldr	x2, [x1, #56]
    40006a7c:	b4000162 	cbz	x2, 40006aa8 <psci_setup+0x338>
    40006a80:	f9402c22 	ldr	x2, [x1, #88]
    40006a84:	b4000082 	cbz	x2, 40006a94 <psci_setup+0x324>
    40006a88:	b94ecc02 	ldr	w2, [x0, #3788]
    40006a8c:	321f0042 	orr	w2, w2, #0x2
    40006a90:	b90ecc02 	str	w2, [x0, #3788]
    40006a94:	f9403422 	ldr	x2, [x1, #104]
    40006a98:	b4000082 	cbz	x2, 40006aa8 <psci_setup+0x338>
    40006a9c:	b94ecc02 	ldr	w2, [x0, #3788]
    40006aa0:	32120042 	orr	w2, w2, #0x4000
    40006aa4:	b90ecc02 	str	w2, [x0, #3788]
    40006aa8:	f9402422 	ldr	x2, [x1, #72]
    40006aac:	b4000082 	cbz	x2, 40006abc <psci_setup+0x34c>
    40006ab0:	b94ecc02 	ldr	w2, [x0, #3788]
    40006ab4:	32180042 	orr	w2, w2, #0x100
    40006ab8:	b90ecc02 	str	w2, [x0, #3788]
    40006abc:	f9402822 	ldr	x2, [x1, #80]
    40006ac0:	b4000082 	cbz	x2, 40006ad0 <psci_setup+0x360>
    40006ac4:	b94ecc02 	ldr	w2, [x0, #3788]
    40006ac8:	32170042 	orr	w2, w2, #0x200
    40006acc:	b90ecc02 	str	w2, [x0, #3788]
    40006ad0:	f9404022 	ldr	x2, [x1, #128]
    40006ad4:	b4000082 	cbz	x2, 40006ae4 <psci_setup+0x374>
    40006ad8:	b94ecc02 	ldr	w2, [x0, #3788]
    40006adc:	32130042 	orr	w2, w2, #0x2000
    40006ae0:	b90ecc02 	str	w2, [x0, #3788]
    40006ae4:	f9404822 	ldr	x2, [x1, #144]
    40006ae8:	b40000c2 	cbz	x2, 40006b00 <psci_setup+0x390>
    40006aec:	f9404c22 	ldr	x2, [x1, #152]
    40006af0:	b4000082 	cbz	x2, 40006b00 <psci_setup+0x390>
    40006af4:	b94ecc02 	ldr	w2, [x0, #3788]
    40006af8:	320d0042 	orr	w2, w2, #0x80000
    40006afc:	b90ecc02 	str	w2, [x0, #3788]
    40006b00:	f9404422 	ldr	x2, [x1, #136]
    40006b04:	b4000082 	cbz	x2, 40006b14 <psci_setup+0x3a4>
    40006b08:	b94ecc02 	ldr	w2, [x0, #3788]
    40006b0c:	320c0042 	orr	w2, w2, #0x100000
    40006b10:	b90ecc02 	str	w2, [x0, #3788]
    40006b14:	f9405021 	ldr	x1, [x1, #160]
    40006b18:	b4000081 	cbz	x1, 40006b28 <psci_setup+0x3b8>
    40006b1c:	b94ecc01 	ldr	w1, [x0, #3788]
    40006b20:	320e0021 	orr	w1, w1, #0x40000
    40006b24:	b90ecc01 	str	w1, [x0, #3788]
    40006b28:	52800000 	mov	w0, #0x0                   	// #0
    40006b2c:	a94153f3 	ldp	x19, x20, [sp, #16]
    40006b30:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40006b34:	a94363f7 	ldp	x23, x24, [sp, #48]
    40006b38:	a9446bf9 	ldp	x25, x26, [sp, #64]
    40006b3c:	a94573fb 	ldp	x27, x28, [sp, #80]
    40006b40:	a8c97bfd 	ldp	x29, x30, [sp], #144
    40006b44:	d65f03c0 	ret

0000000040006b48 <psci_smc_handler>:
    40006b48:	36000a67 	tbz	w7, #0, 40006c94 <psci_smc_handler+0x14c>
    40006b4c:	f0000025 	adrp	x5, 4000d000 <__STACKS_START__+0xf80>
    40006b50:	2a0003e4 	mov	w4, w0
    40006b54:	aa0103e0 	mov	x0, x1
    40006b58:	aa0203e1 	mov	x1, x2
    40006b5c:	b94ecca5 	ldr	w5, [x5, #3788]
    40006b60:	aa0303e2 	mov	x2, x3
    40006b64:	52800023 	mov	w3, #0x1                   	// #1
    40006b68:	1ac42063 	lsl	w3, w3, w4
    40006b6c:	6a05007f 	tst	w3, w5
    40006b70:	54000920 	b.eq	40006c94 <psci_smc_handler+0x14c>  // b.none
    40006b74:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40006b78:	910003fd 	mov	x29, sp
    40006b7c:	37f00784 	tbnz	w4, #30, 40006c6c <psci_smc_handler+0x124>
    40006b80:	52af8003 	mov	w3, #0x7c000000            	// #2080374784
    40006b84:	0b030083 	add	w3, w4, w3
    40006b88:	7100507f 	cmp	w3, #0x14
    40006b8c:	54000628 	b.hi	40006c50 <psci_smc_handler+0x108>  // b.pmore
    40006b90:	90000025 	adrp	x5, 4000a000 <__TEXT_END__>
    40006b94:	910d40a5 	add	x5, x5, #0x350
    40006b98:	386348a3 	ldrb	w3, [x5, w3, uxtw]
    40006b9c:	10000065 	adr	x5, 40006ba8 <psci_smc_handler+0x60>
    40006ba0:	8b2388a3 	add	x3, x5, w3, sxtb #2
    40006ba4:	d61f0060 	br	x3
    40006ba8:	97fffa9d 	bl	4000561c <psci_cpu_off>
    40006bac:	93407c00 	sxtw	x0, w0
    40006bb0:	1400002d 	b	40006c64 <psci_smc_handler+0x11c>
    40006bb4:	2a0203e2 	mov	w2, w2
    40006bb8:	2a0103e1 	mov	w1, w1
    40006bbc:	97fffb72 	bl	40005984 <psci_cpu_suspend>
    40006bc0:	17fffffb 	b	40006bac <psci_smc_handler+0x64>
    40006bc4:	2a0203e2 	mov	w2, w2
    40006bc8:	2a0103e1 	mov	w1, w1
    40006bcc:	2a0003e0 	mov	w0, w0
    40006bd0:	97fffa9f 	bl	4000564c <psci_cpu_on>
    40006bd4:	17fffff6 	b	40006bac <psci_smc_handler+0x64>
    40006bd8:	2a0003e0 	mov	w0, w0
    40006bdc:	97fffa72 	bl	400055a4 <psci_affinity_info>
    40006be0:	17fffff3 	b	40006bac <psci_smc_handler+0x64>
    40006be4:	2a0003e0 	mov	w0, w0
    40006be8:	97fffde0 	bl	40006368 <psci_migrate>
    40006bec:	17fffff0 	b	40006bac <psci_smc_handler+0x64>
    40006bf0:	97fffe07 	bl	4000640c <psci_migrate_info_type>
    40006bf4:	17ffffee 	b	40006bac <psci_smc_handler+0x64>
    40006bf8:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40006bfc:	17fffe0a 	b	40006424 <psci_migrate_info_up_cpu>
    40006c00:	2a0003e0 	mov	w0, w0
    40006c04:	97fffe12 	bl	4000644c <psci_node_hw_state>
    40006c08:	17ffffe9 	b	40006bac <psci_smc_handler+0x64>
    40006c0c:	2a0103e1 	mov	w1, w1
    40006c10:	2a0003e0 	mov	w0, w0
    40006c14:	94000094 	bl	40006e64 <psci_system_suspend>
    40006c18:	17ffffe5 	b	40006bac <psci_smc_handler+0x64>
    40006c1c:	94000035 	bl	40006cf0 <psci_system_off>
    40006c20:	9400004b 	bl	40006d4c <psci_system_reset>
    40006c24:	97fffcf3 	bl	40005ff0 <psci_features>
    40006c28:	17ffffe1 	b	40006bac <psci_smc_handler+0x64>
    40006c2c:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40006c30:	17fffdae 	b	400062e8 <psci_mem_protect>
    40006c34:	2a0103e1 	mov	w1, w1
    40006c38:	2a0003e0 	mov	w0, w0
    40006c3c:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40006c40:	17fffd95 	b	40006294 <psci_mem_chk_range>
    40006c44:	2a0103e1 	mov	w1, w1
    40006c48:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40006c4c:	14000057 	b	40006da8 <psci_system_reset2>
    40006c50:	2a0403e1 	mov	w1, w4
    40006c54:	90000020 	adrp	x0, 4000a000 <__TEXT_END__>
    40006c58:	912c4000 	add	x0, x0, #0xb10
    40006c5c:	940004e6 	bl	40007ff4 <tf_log>
    40006c60:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
    40006c64:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40006c68:	d65f03c0 	ret
    40006c6c:	12b88003 	mov	w3, #0x3bffffff            	// #1006632959
    40006c70:	0b030083 	add	w3, w4, w3
    40006c74:	71004c7f 	cmp	w3, #0x13
    40006c78:	54fffec8 	b.hi	40006c50 <psci_smc_handler+0x108>  // b.pmore
    40006c7c:	90000025 	adrp	x5, 4000a000 <__TEXT_END__>
    40006c80:	910da0a5 	add	x5, x5, #0x368
    40006c84:	386348a3 	ldrb	w3, [x5, w3, uxtw]
    40006c88:	10000065 	adr	x5, 40006c94 <psci_smc_handler+0x14c>
    40006c8c:	8b2388a3 	add	x3, x5, w3, sxtb #2
    40006c90:	d61f0060 	br	x3
    40006c94:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
    40006c98:	d65f03c0 	ret
    40006c9c:	320083e0 	mov	w0, #0x10001               	// #65537
    40006ca0:	17fffff1 	b	40006c64 <psci_smc_handler+0x11c>

0000000040006ca4 <psci_spd_migrate_info>:
    40006ca4:	f0000021 	adrp	x1, 4000d000 <__STACKS_START__+0xf80>
    40006ca8:	f9462821 	ldr	x1, [x1, #3152]
    40006cac:	b40001a1 	cbz	x1, 40006ce0 <psci_spd_migrate_info+0x3c>
    40006cb0:	f9401821 	ldr	x1, [x1, #48]
    40006cb4:	b4000161 	cbz	x1, 40006ce0 <psci_spd_migrate_info+0x3c>
    40006cb8:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40006cbc:	910003fd 	mov	x29, sp
    40006cc0:	d63f0020 	blr	x1
    40006cc4:	11000401 	add	w1, w0, #0x1
    40006cc8:	71000c3f 	cmp	w1, #0x3
    40006ccc:	540000e9 	b.ls	40006ce8 <psci_spd_migrate_info+0x44>  // b.plast
    40006cd0:	90000020 	adrp	x0, 4000a000 <__TEXT_END__>
    40006cd4:	52806e21 	mov	w1, #0x371                 	// #881
    40006cd8:	9127c000 	add	x0, x0, #0x9f0
    40006cdc:	97ffe541 	bl	400001e0 <__assert>
    40006ce0:	12800000 	mov	w0, #0xffffffff            	// #-1
    40006ce4:	d65f03c0 	ret
    40006ce8:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40006cec:	d65f03c0 	ret

0000000040006cf0 <psci_system_off>:
    40006cf0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40006cf4:	910003fd 	mov	x29, sp
    40006cf8:	f9000bf3 	str	x19, [sp, #16]
    40006cfc:	97fffdf3 	bl	400064c8 <psci_print_power_domain_map>
    40006d00:	f0000020 	adrp	x0, 4000d000 <__STACKS_START__+0xf80>
    40006d04:	f9462401 	ldr	x1, [x0, #3144]
    40006d08:	f9402421 	ldr	x1, [x1, #72]
    40006d0c:	b50000a1 	cbnz	x1, 40006d20 <psci_system_off+0x30>
    40006d10:	90000020 	adrp	x0, 4000a000 <__TEXT_END__>
    40006d14:	528002a1 	mov	w1, #0x15                  	// #21
    40006d18:	912e8400 	add	x0, x0, #0xba1
    40006d1c:	97ffe531 	bl	400001e0 <__assert>
    40006d20:	aa0003f3 	mov	x19, x0
    40006d24:	f0000020 	adrp	x0, 4000d000 <__STACKS_START__+0xf80>
    40006d28:	f9462800 	ldr	x0, [x0, #3152]
    40006d2c:	b4000080 	cbz	x0, 40006d3c <psci_system_off+0x4c>
    40006d30:	f9401c00 	ldr	x0, [x0, #56]
    40006d34:	b4000040 	cbz	x0, 40006d3c <psci_system_off+0x4c>
    40006d38:	d63f0000 	blr	x0
    40006d3c:	97ffedde 	bl	400024b4 <console_flush>
    40006d40:	f9462660 	ldr	x0, [x19, #3144]
    40006d44:	f9402400 	ldr	x0, [x0, #72]
    40006d48:	d63f0000 	blr	x0

0000000040006d4c <psci_system_reset>:
    40006d4c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40006d50:	910003fd 	mov	x29, sp
    40006d54:	f9000bf3 	str	x19, [sp, #16]
    40006d58:	97fffddc 	bl	400064c8 <psci_print_power_domain_map>
    40006d5c:	f0000020 	adrp	x0, 4000d000 <__STACKS_START__+0xf80>
    40006d60:	f9462401 	ldr	x1, [x0, #3144]
    40006d64:	f9402821 	ldr	x1, [x1, #80]
    40006d68:	b50000a1 	cbnz	x1, 40006d7c <psci_system_reset+0x30>
    40006d6c:	90000020 	adrp	x0, 4000a000 <__TEXT_END__>
    40006d70:	52800501 	mov	w1, #0x28                  	// #40
    40006d74:	912e8400 	add	x0, x0, #0xba1
    40006d78:	97ffe51a 	bl	400001e0 <__assert>
    40006d7c:	aa0003f3 	mov	x19, x0
    40006d80:	f0000020 	adrp	x0, 4000d000 <__STACKS_START__+0xf80>
    40006d84:	f9462800 	ldr	x0, [x0, #3152]
    40006d88:	b4000080 	cbz	x0, 40006d98 <psci_system_reset+0x4c>
    40006d8c:	f9402000 	ldr	x0, [x0, #64]
    40006d90:	b4000040 	cbz	x0, 40006d98 <psci_system_reset+0x4c>
    40006d94:	d63f0000 	blr	x0
    40006d98:	97ffedc7 	bl	400024b4 <console_flush>
    40006d9c:	f9462660 	ldr	x0, [x19, #3144]
    40006da0:	f9402800 	ldr	x0, [x0, #80]
    40006da4:	d63f0000 	blr	x0

0000000040006da8 <psci_system_reset2>:
    40006da8:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    40006dac:	910003fd 	mov	x29, sp
    40006db0:	a90153f3 	stp	x19, x20, [sp, #16]
    40006db4:	2a0003f3 	mov	w19, w0
    40006db8:	a9025bf5 	stp	x21, x22, [sp, #32]
    40006dbc:	aa0103f5 	mov	x21, x1
    40006dc0:	97fffdc2 	bl	400064c8 <psci_print_power_domain_map>
    40006dc4:	f0000022 	adrp	x2, 4000d000 <__STACKS_START__+0xf80>
    40006dc8:	f9462440 	ldr	x0, [x2, #3144]
    40006dcc:	f9405001 	ldr	x1, [x0, #160]
    40006dd0:	b50000a1 	cbnz	x1, 40006de4 <psci_system_reset2+0x3c>
    40006dd4:	90000020 	adrp	x0, 4000a000 <__TEXT_END__>
    40006dd8:	528007a1 	mov	w1, #0x3d                  	// #61
    40006ddc:	912e8400 	add	x0, x0, #0xba1
    40006de0:	97ffe500 	bl	400001e0 <__assert>
    40006de4:	aa0203f4 	mov	x20, x2
    40006de8:	531f7e76 	lsr	w22, w19, #31
    40006dec:	36f80213 	tbz	w19, #31, 40006e2c <psci_system_reset2+0x84>
    40006df0:	f0000020 	adrp	x0, 4000d000 <__STACKS_START__+0xf80>
    40006df4:	f9462800 	ldr	x0, [x0, #3152]
    40006df8:	b50002a0 	cbnz	x0, 40006e4c <psci_system_reset2+0xa4>
    40006dfc:	97ffedae 	bl	400024b4 <console_flush>
    40006e00:	f9462680 	ldr	x0, [x20, #3144]
    40006e04:	aa1503e2 	mov	x2, x21
    40006e08:	2a1303e1 	mov	w1, w19
    40006e0c:	f9405003 	ldr	x3, [x0, #160]
    40006e10:	2a1603e0 	mov	w0, w22
    40006e14:	d63f0060 	blr	x3
    40006e18:	93407c00 	sxtw	x0, w0
    40006e1c:	a94153f3 	ldp	x19, x20, [sp, #16]
    40006e20:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40006e24:	a8c37bfd 	ldp	x29, x30, [sp], #48
    40006e28:	d65f03c0 	ret
    40006e2c:	35000193 	cbnz	w19, 40006e5c <psci_system_reset2+0xb4>
    40006e30:	f9404c02 	ldr	x2, [x0, #152]
    40006e34:	b4fffde2 	cbz	x2, 40006df0 <psci_system_reset2+0x48>
    40006e38:	52800000 	mov	w0, #0x0                   	// #0
    40006e3c:	d63f0040 	blr	x2
    40006e40:	36fffd80 	tbz	w0, #31, 40006df0 <psci_system_reset2+0x48>
    40006e44:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
    40006e48:	17fffff5 	b	40006e1c <psci_system_reset2+0x74>
    40006e4c:	f9402000 	ldr	x0, [x0, #64]
    40006e50:	b4fffd60 	cbz	x0, 40006dfc <psci_system_reset2+0x54>
    40006e54:	d63f0000 	blr	x0
    40006e58:	17ffffe9 	b	40006dfc <psci_system_reset2+0x54>
    40006e5c:	92800020 	mov	x0, #0xfffffffffffffffe    	// #-2
    40006e60:	17ffffef 	b	40006e1c <psci_system_reset2+0x74>

0000000040006e64 <psci_system_suspend>:
    40006e64:	a9b87bfd 	stp	x29, x30, [sp, #-128]!
    40006e68:	910003fd 	mov	x29, sp
    40006e6c:	a90153f3 	stp	x19, x20, [sp, #16]
    40006e70:	aa0003f3 	mov	x19, x0
    40006e74:	aa0103f4 	mov	x20, x1
    40006e78:	97fffce4 	bl	40006208 <psci_is_last_on_cpu>
    40006e7c:	350000c0 	cbnz	w0, 40006e94 <psci_system_suspend+0x30>
    40006e80:	12800053 	mov	w19, #0xfffffffd            	// #-3
    40006e84:	2a1303e0 	mov	w0, w19
    40006e88:	a94153f3 	ldp	x19, x20, [sp, #16]
    40006e8c:	a8c87bfd 	ldp	x29, x30, [sp], #128
    40006e90:	d65f03c0 	ret
    40006e94:	aa1303e1 	mov	x1, x19
    40006e98:	aa1403e2 	mov	x2, x20
    40006e9c:	9100a3e0 	add	x0, sp, #0x28
    40006ea0:	9400001e 	bl	40006f18 <psci_validate_entry_point>
    40006ea4:	2a0003f3 	mov	w19, w0
    40006ea8:	35fffee0 	cbnz	w0, 40006e84 <psci_system_suspend+0x20>
    40006eac:	910083e0 	add	x0, sp, #0x20
    40006eb0:	97fffdd2 	bl	400065f8 <psci_query_sys_suspend_pwrstate>
    40006eb4:	910083e0 	add	x0, sp, #0x20
    40006eb8:	97fffc7b 	bl	400060a4 <psci_find_target_suspend_lvl>
    40006ebc:	7100041f 	cmp	w0, #0x1
    40006ec0:	54fffe09 	b.ls	40006e80 <psci_system_suspend+0x1c>  // b.plast
    40006ec4:	910083e0 	add	x0, sp, #0x20
    40006ec8:	52800021 	mov	w1, #0x1                   	// #1
    40006ecc:	94000069 	bl	40007070 <psci_validate_suspend_req>
    40006ed0:	2a0003f3 	mov	w19, w0
    40006ed4:	340000a0 	cbz	w0, 40006ee8 <psci_system_suspend+0x84>
    40006ed8:	52801681 	mov	w1, #0xb4                  	// #180
    40006edc:	90000020 	adrp	x0, 4000a000 <__TEXT_END__>
    40006ee0:	912b2000 	add	x0, x0, #0xac8
    40006ee4:	97ffe4bf 	bl	400001e0 <__assert>
    40006ee8:	39408be0 	ldrb	w0, [sp, #34]
    40006eec:	51000800 	sub	w0, w0, #0x2
    40006ef0:	7100041f 	cmp	w0, #0x1
    40006ef4:	54000069 	b.ls	40006f00 <psci_system_suspend+0x9c>  // b.plast
    40006ef8:	528016c1 	mov	w1, #0xb6                  	// #182
    40006efc:	17fffff8 	b	40006edc <psci_system_suspend+0x78>
    40006f00:	910083e2 	add	x2, sp, #0x20
    40006f04:	9100a3e0 	add	x0, sp, #0x28
    40006f08:	52800023 	mov	w3, #0x1                   	// #1
    40006f0c:	52800041 	mov	w1, #0x2                   	// #2
    40006f10:	97fffb1a 	bl	40005b78 <psci_cpu_suspend_start>
    40006f14:	17ffffdc 	b	40006e84 <psci_system_suspend+0x20>

0000000040006f18 <psci_validate_entry_point>:
    40006f18:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    40006f1c:	910003fd 	mov	x29, sp
    40006f20:	a90153f3 	stp	x19, x20, [sp, #16]
    40006f24:	aa0003f4 	mov	x20, x0
    40006f28:	f0000020 	adrp	x0, 4000d000 <__STACKS_START__+0xf80>
    40006f2c:	aa0103f3 	mov	x19, x1
    40006f30:	a9025bf5 	stp	x21, x22, [sp, #32]
    40006f34:	f9462400 	ldr	x0, [x0, #3144]
    40006f38:	a90363f7 	stp	x23, x24, [sp, #48]
    40006f3c:	aa0203f8 	mov	x24, x2
    40006f40:	f9403001 	ldr	x1, [x0, #96]
    40006f44:	f90023f9 	str	x25, [sp, #64]
    40006f48:	b5000361 	cbnz	x1, 40006fb4 <psci_validate_entry_point+0x9c>
    40006f4c:	d53e1117 	mrs	x23, scr_el3
    40006f50:	d5381000 	mrs	x0, sctlr_el1
    40006f54:	927802f9 	and	x25, x23, #0x100
    40006f58:	37400437 	tbnz	w23, #8, 40006fdc <psci_validate_entry_point+0xc4>
    40006f5c:	f2670001 	ands	x1, x0, #0x2000000
    40006f60:	53196415 	ubfx	w21, w0, #25, #1
    40006f64:	52802021 	mov	w1, #0x101                 	// #257
    40006f68:	d2800076 	mov	x22, #0x3                   	// #3
    40006f6c:	72a00b01 	movk	w1, #0x58, lsl #16
    40006f70:	9a9f16c0 	csinc	x0, x22, xzr, ne  // ne = any
    40006f74:	29000281 	stp	w1, w0, [x20]
    40006f78:	91006280 	add	x0, x20, #0x18
    40006f7c:	f9000693 	str	x19, [x20, #8]
    40006f80:	d2800801 	mov	x1, #0x40                  	// #64
    40006f84:	97ffe969 	bl	40001528 <zeromem>
    40006f88:	f9000e98 	str	x24, [x20, #24]
    40006f8c:	365002d7 	tbz	w23, #10, 40006fe4 <psci_validate_entry_point+0xcc>
    40006f90:	37000193 	tbnz	w19, #0, 40006fc0 <psci_validate_entry_point+0xa8>
    40006f94:	f100033f 	cmp	x25, #0x0
    40006f98:	52807821 	mov	w1, #0x3c1                 	// #961
    40006f9c:	1a9f07e0 	cset	w0, ne  // ne = any
    40006fa0:	11000400 	add	w0, w0, #0x1
    40006fa4:	2a000820 	orr	w0, w1, w0, lsl #2
    40006fa8:	b9001280 	str	w0, [x20, #16]
    40006fac:	52800000 	mov	w0, #0x0                   	// #0
    40006fb0:	14000005 	b	40006fc4 <psci_validate_entry_point+0xac>
    40006fb4:	aa1303e0 	mov	x0, x19
    40006fb8:	d63f0020 	blr	x1
    40006fbc:	34fffc80 	cbz	w0, 40006f4c <psci_validate_entry_point+0x34>
    40006fc0:	12800100 	mov	w0, #0xfffffff7            	// #-9
    40006fc4:	a94153f3 	ldp	x19, x20, [sp, #16]
    40006fc8:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40006fcc:	a94363f7 	ldp	x23, x24, [sp, #48]
    40006fd0:	f94023f9 	ldr	x25, [sp, #64]
    40006fd4:	a8c57bfd 	ldp	x29, x30, [sp], #80
    40006fd8:	d65f03c0 	ret
    40006fdc:	d53c1000 	mrs	x0, sctlr_el2
    40006fe0:	17ffffdf 	b	40006f5c <psci_validate_entry_point+0x44>
    40006fe4:	52800140 	mov	w0, #0xa                   	// #10
    40006fe8:	f100033f 	cmp	x25, #0x0
    40006fec:	1a8002d6 	csel	w22, w22, w0, eq  // eq = none
    40006ff0:	531b0273 	ubfiz	w19, w19, #5, #1
    40006ff4:	52803a00 	mov	w0, #0x1d0                 	// #464
    40006ff8:	2a160273 	orr	w19, w19, w22
    40006ffc:	2a152400 	orr	w0, w0, w21, lsl #9
    40007000:	2a000273 	orr	w19, w19, w0
    40007004:	b9001293 	str	w19, [x20, #16]
    40007008:	17ffffe9 	b	40006fac <psci_validate_entry_point+0x94>

000000004000700c <psci_validate_mpidr>:
    4000700c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40007010:	910003fd 	mov	x29, sp
    40007014:	97fff896 	bl	4000526c <plat_core_pos_by_mpidr>
    40007018:	7100001f 	cmp	w0, #0x0
    4000701c:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40007020:	12800020 	mov	w0, #0xfffffffe            	// #-2
    40007024:	1a9fb000 	csel	w0, w0, wzr, lt  // lt = tstop
    40007028:	d65f03c0 	ret

000000004000702c <psci_validate_power_state>:
    4000702c:	52bf9fc2 	mov	w2, #0xfcfe0000            	// #-50462720
    40007030:	6a02001f 	tst	w0, w2
    40007034:	540001a1 	b.ne	40007068 <psci_validate_power_state+0x3c>  // b.any
    40007038:	d0000022 	adrp	x2, 4000d000 <__STACKS_START__+0xf80>
    4000703c:	f9462442 	ldr	x2, [x2, #3144]
    40007040:	f9402c42 	ldr	x2, [x2, #88]
    40007044:	b50000e2 	cbnz	x2, 40007060 <psci_validate_power_state+0x34>
    40007048:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000704c:	f0000000 	adrp	x0, 4000a000 <__TEXT_END__>
    40007050:	52801081 	mov	w1, #0x84                  	// #132
    40007054:	910003fd 	mov	x29, sp
    40007058:	9127c000 	add	x0, x0, #0x9f0
    4000705c:	97ffe461 	bl	400001e0 <__assert>
    40007060:	aa0203f0 	mov	x16, x2
    40007064:	d61f0200 	br	x16
    40007068:	12800020 	mov	w0, #0xfffffffe            	// #-2
    4000706c:	d65f03c0 	ret

0000000040007070 <psci_validate_suspend_req>:
    40007070:	aa0003e3 	mov	x3, x0
    40007074:	2a0103e5 	mov	w5, w1
    40007078:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000707c:	910003fd 	mov	x29, sp
    40007080:	97fffc09 	bl	400060a4 <psci_find_target_suspend_lvl>
    40007084:	71000c1f 	cmp	w0, #0x3
    40007088:	54000300 	b.eq	400070e8 <psci_validate_suspend_req+0x78>  // b.none
    4000708c:	2a0003e2 	mov	w2, w0
    40007090:	93407c00 	sxtw	x0, w0
    40007094:	52800001 	mov	w1, #0x0                   	// #0
    40007098:	36f801a0 	tbz	w0, #31, 400070cc <psci_validate_suspend_req+0x5c>
    4000709c:	aa0303e0 	mov	x0, x3
    400070a0:	97fffbee 	bl	40006058 <psci_find_max_off_lvl>
    400070a4:	6b00005f 	cmp	w2, w0
    400070a8:	52800061 	mov	w1, #0x3                   	// #3
    400070ac:	1a811042 	csel	w2, w2, w1, ne  // ne = any
    400070b0:	350002c5 	cbnz	w5, 40007108 <psci_validate_suspend_req+0x98>
    400070b4:	6b01001f 	cmp	w0, w1
    400070b8:	12800020 	mov	w0, #0xfffffffe            	// #-2
    400070bc:	7a410044 	ccmp	w2, w1, #0x4, eq  // eq = none
    400070c0:	1a8013e0 	csel	w0, wzr, w0, ne  // ne = any
    400070c4:	a8c17bfd 	ldp	x29, x30, [sp], #16
    400070c8:	d65f03c0 	ret
    400070cc:	38606864 	ldrb	w4, [x3, x0]
    400070d0:	34000104 	cbz	w4, 400070f0 <psci_validate_suspend_req+0x80>
    400070d4:	7100049f 	cmp	w4, #0x1
    400070d8:	54000108 	b.hi	400070f8 <psci_validate_suspend_req+0x88>  // b.pmore
    400070dc:	52800024 	mov	w4, #0x1                   	// #1
    400070e0:	6b04003f 	cmp	w1, w4
    400070e4:	540000c9 	b.ls	400070fc <psci_validate_suspend_req+0x8c>  // b.plast
    400070e8:	12800020 	mov	w0, #0xfffffffe            	// #-2
    400070ec:	17fffff6 	b	400070c4 <psci_validate_suspend_req+0x54>
    400070f0:	52800004 	mov	w4, #0x0                   	// #0
    400070f4:	17fffffb 	b	400070e0 <psci_validate_suspend_req+0x70>
    400070f8:	52800044 	mov	w4, #0x2                   	// #2
    400070fc:	d1000400 	sub	x0, x0, #0x1
    40007100:	2a0403e1 	mov	w1, w4
    40007104:	17ffffe5 	b	40007098 <psci_validate_suspend_req+0x28>
    40007108:	52800000 	mov	w0, #0x0                   	// #0
    4000710c:	17ffffee 	b	400070c4 <psci_validate_suspend_req+0x54>

0000000040007110 <psci_warmboot_entrypoint>:
    40007110:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    40007114:	910003fd 	mov	x29, sp
    40007118:	a90153f3 	stp	x19, x20, [sp, #16]
    4000711c:	97ffe7fd 	bl	40001110 <plat_my_core_pos>
    40007120:	2a0003f4 	mov	w20, w0
    40007124:	790043ff 	strh	wzr, [sp, #32]
    40007128:	39008bff 	strb	wzr, [sp, #34]
    4000712c:	f90017ff 	str	xzr, [sp, #40]
    40007130:	d53ed040 	mrs	x0, tpidr_el3
    40007134:	b9401800 	ldr	w0, [x0, #24]
    40007138:	7100041f 	cmp	w0, #0x1
    4000713c:	540000c1 	b.ne	40007154 <psci_warmboot_entrypoint+0x44>  // b.any
    40007140:	f0000000 	adrp	x0, 4000a000 <__TEXT_END__>
    40007144:	91281c00 	add	x0, x0, #0xa07
    40007148:	940003ab 	bl	40007ff4 <tf_log>
    4000714c:	97ffecda 	bl	400024b4 <console_flush>
    40007150:	97ffe642 	bl	40000a58 <do_panic>
    40007154:	d53ed040 	mrs	x0, tpidr_el3
    40007158:	b9401c13 	ldr	w19, [x0, #28]
    4000715c:	71000e7f 	cmp	w19, #0x3
    40007160:	540000e0 	b.eq	4000717c <psci_warmboot_entrypoint+0x6c>  // b.none
    40007164:	71000a7f 	cmp	w19, #0x2
    40007168:	540000c9 	b.ls	40007180 <psci_warmboot_entrypoint+0x70>  // b.plast
    4000716c:	f0000000 	adrp	x0, 4000a000 <__TEXT_END__>
    40007170:	528018c1 	mov	w1, #0xc6                  	// #198
    40007174:	9127c000 	add	x0, x0, #0x9f0
    40007178:	97ffe41a 	bl	400001e0 <__assert>
    4000717c:	52800053 	mov	w19, #0x2                   	// #2
    40007180:	9100a3e2 	add	x2, sp, #0x28
    40007184:	2a1303e1 	mov	w1, w19
    40007188:	2a1403e0 	mov	w0, w20
    4000718c:	97fffbd3 	bl	400060d8 <psci_get_parent_pwr_domain_nodes>
    40007190:	9100a3e1 	add	x1, sp, #0x28
    40007194:	2a1303e0 	mov	w0, w19
    40007198:	97fff8e8 	bl	40005538 <psci_acquire_pwr_domain_locks>
    4000719c:	910083e1 	add	x1, sp, #0x20
    400071a0:	2a1303e0 	mov	w0, w19
    400071a4:	97fffbdf 	bl	40006120 <psci_get_target_local_pwr_states>
    400071a8:	d53ed040 	mrs	x0, tpidr_el3
    400071ac:	b9401800 	ldr	w0, [x0, #24]
    400071b0:	910083e1 	add	x1, sp, #0x20
    400071b4:	7100081f 	cmp	w0, #0x2
    400071b8:	2a1403e0 	mov	w0, w20
    400071bc:	54000141 	b.ne	400071e4 <psci_warmboot_entrypoint+0xd4>  // b.any
    400071c0:	97fff93a 	bl	400056a8 <psci_cpu_on_finish>
    400071c4:	2a1303e0 	mov	w0, w19
    400071c8:	97fffd2e 	bl	40006680 <psci_set_pwr_domains_to_run>
    400071cc:	9100a3e1 	add	x1, sp, #0x28
    400071d0:	2a1303e0 	mov	w0, w19
    400071d4:	97fffd15 	bl	40006628 <psci_release_pwr_domain_locks>
    400071d8:	a94153f3 	ldp	x19, x20, [sp, #16]
    400071dc:	a8c37bfd 	ldp	x29, x30, [sp], #48
    400071e0:	d65f03c0 	ret
    400071e4:	97fffa2f 	bl	40005aa0 <psci_cpu_suspend_finish>
    400071e8:	17fffff7 	b	400071c4 <psci_warmboot_entrypoint+0xb4>

00000000400071ec <putchar>:
    400071ec:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    400071f0:	910003fd 	mov	x29, sp
    400071f4:	f9000bf3 	str	x19, [sp, #16]
    400071f8:	2a0003f3 	mov	w19, w0
    400071fc:	12001c00 	and	w0, w0, #0xff
    40007200:	97ffecd4 	bl	40002550 <console_putc>
    40007204:	7100001f 	cmp	w0, #0x0
    40007208:	5a9fa260 	csinv	w0, w19, wzr, ge  // ge = tcont
    4000720c:	f9400bf3 	ldr	x19, [sp, #16]
    40007210:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40007214:	d65f03c0 	ret

0000000040007218 <rsb_assign_runtime_address>:
    40007218:	12003c00 	and	w0, w0, #0xffff
    4000721c:	53101c21 	ubfiz	w1, w1, #16, #8
    40007220:	2a000021 	orr	w1, w1, w0
    40007224:	d2860600 	mov	x0, #0x3030                	// #12336
    40007228:	f2a0e100 	movk	x0, #0x708, lsl #16
    4000722c:	b9000001 	str	w1, [x0]
    40007230:	d2860580 	mov	x0, #0x302c                	// #12332
    40007234:	f2a0e100 	movk	x0, #0x708, lsl #16
    40007238:	52801d01 	mov	w1, #0xe8                  	// #232
    4000723c:	b9000001 	str	w1, [x0]
    40007240:	d2860000 	mov	x0, #0x3000                	// #12288
    40007244:	f2a0e100 	movk	x0, #0x708, lsl #16
    40007248:	52801001 	mov	w1, #0x80                  	// #128
    4000724c:	b9000001 	str	w1, [x0]
    40007250:	f0000000 	adrp	x0, 4000a000 <__TEXT_END__>
    40007254:	91208800 	add	x0, x0, #0x822
    40007258:	14000066 	b	400073f0 <rsb_wait_stat>

000000004000725c <rsb_init>:
    4000725c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40007260:	910003fd 	mov	x29, sp
    40007264:	94000014 	bl	400072b4 <rsb_init_controller>
    40007268:	35000220 	cbnz	w0, 400072ac <rsb_init+0x50>
    4000726c:	5298d801 	mov	w1, #0xc6c0                	// #50880
    40007270:	5286c000 	mov	w0, #0x3600                	// #13824
    40007274:	72a005a1 	movk	w1, #0x2d, lsl #16
    40007278:	72a02dc0 	movk	w0, #0x16e, lsl #16
    4000727c:	94000030 	bl	4000733c <rsb_set_bus_speed>
    40007280:	35000160 	cbnz	w0, 400072ac <rsb_init+0x50>
    40007284:	5287c000 	mov	w0, #0x3e00                	// #15872
    40007288:	72a00f80 	movk	w0, #0x7c, lsl #16
    4000728c:	9400003a 	bl	40007374 <rsb_set_device_mode>
    40007290:	350000e0 	cbnz	w0, 400072ac <rsb_init+0x50>
    40007294:	52800741 	mov	w1, #0x3a                  	// #58
    40007298:	5280e8a0 	mov	w0, #0x745                 	// #1861
    4000729c:	97ffffdf 	bl	40007218 <rsb_assign_runtime_address>
    400072a0:	35000060 	cbnz	w0, 400072ac <rsb_init+0x50>
    400072a4:	a8c17bfd 	ldp	x29, x30, [sp], #16
    400072a8:	17ffe8e7 	b	40001644 <axp_check_id>
    400072ac:	a8c17bfd 	ldp	x29, x30, [sp], #16
    400072b0:	d65f03c0 	ret

00000000400072b4 <rsb_init_controller>:
    400072b4:	d2860000 	mov	x0, #0x3000                	// #12288
    400072b8:	52800022 	mov	w2, #0x1                   	// #1
    400072bc:	f2a0e100 	movk	x0, #0x708, lsl #16
    400072c0:	52800001 	mov	w1, #0x0                   	// #0
    400072c4:	b9000002 	str	w2, [x0]
    400072c8:	f0000000 	adrp	x0, 4000a000 <__TEXT_END__>
    400072cc:	911f4000 	add	x0, x0, #0x7d0
    400072d0:	14000033 	b	4000739c <rsb_wait_bit>

00000000400072d4 <rsb_read>:
    400072d4:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    400072d8:	d2860582 	mov	x2, #0x302c                	// #12332
    400072dc:	f2a0e102 	movk	x2, #0x708, lsl #16
    400072e0:	910003fd 	mov	x29, sp
    400072e4:	53101c00 	ubfiz	w0, w0, #16, #8
    400072e8:	52801163 	mov	w3, #0x8b                  	// #139
    400072ec:	b9000043 	str	w3, [x2]
    400072f0:	12001c21 	and	w1, w1, #0xff
    400072f4:	b9000440 	str	w0, [x2, #4]
    400072f8:	d2860200 	mov	x0, #0x3010                	// #12304
    400072fc:	f2a0e100 	movk	x0, #0x708, lsl #16
    40007300:	b9000001 	str	w1, [x0]
    40007304:	d2860000 	mov	x0, #0x3000                	// #12288
    40007308:	f2a0e100 	movk	x0, #0x708, lsl #16
    4000730c:	52801001 	mov	w1, #0x80                  	// #128
    40007310:	b9000001 	str	w1, [x0]
    40007314:	f0000000 	adrp	x0, 4000a000 <__TEXT_END__>
    40007318:	911f9800 	add	x0, x0, #0x7e6
    4000731c:	94000035 	bl	400073f0 <rsb_wait_stat>
    40007320:	350000a0 	cbnz	w0, 40007334 <rsb_read+0x60>
    40007324:	d2860380 	mov	x0, #0x301c                	// #12316
    40007328:	f2a0e100 	movk	x0, #0x708, lsl #16
    4000732c:	b9400000 	ldr	w0, [x0]
    40007330:	12001c00 	and	w0, w0, #0xff
    40007334:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40007338:	d65f03c0 	ret

000000004000733c <rsb_set_bus_speed>:
    4000733c:	34000181 	cbz	w1, 4000736c <rsb_set_bus_speed+0x30>
    40007340:	1ac10800 	udiv	w0, w0, w1
    40007344:	7100041f 	cmp	w0, #0x1
    40007348:	54000129 	b.ls	4000736c <rsb_set_bus_speed+0x30>  // b.plast
    4000734c:	53017c00 	lsr	w0, w0, #1
    40007350:	d2860081 	mov	x1, #0x3004                	// #12292
    40007354:	51000400 	sub	w0, w0, #0x1
    40007358:	f2a0e101 	movk	x1, #0x708, lsl #16
    4000735c:	32180000 	orr	w0, w0, #0x100
    40007360:	b9000020 	str	w0, [x1]
    40007364:	52800000 	mov	w0, #0x0                   	// #0
    40007368:	d65f03c0 	ret
    4000736c:	128002a0 	mov	w0, #0xffffffea            	// #-22
    40007370:	17fffffe 	b	40007368 <rsb_set_bus_speed+0x2c>

0000000040007374 <rsb_set_device_mode>:
    40007374:	d2860501 	mov	x1, #0x3028                	// #12328
    40007378:	12005c00 	and	w0, w0, #0xffffff
    4000737c:	f2a0e101 	movk	x1, #0x708, lsl #16
    40007380:	32010000 	orr	w0, w0, #0x80000000
    40007384:	52b00002 	mov	w2, #0x80000000            	// #-2147483648
    40007388:	b9000020 	str	w0, [x1]
    4000738c:	52800501 	mov	w1, #0x28                  	// #40
    40007390:	f0000000 	adrp	x0, 4000a000 <__TEXT_END__>
    40007394:	91202c00 	add	x0, x0, #0x80b
    40007398:	14000001 	b	4000739c <rsb_wait_bit>

000000004000739c <rsb_wait_bit>:
    4000739c:	52860004 	mov	w4, #0x3000                	// #12288
    400073a0:	5290d403 	mov	w3, #0x86a0                	// #34464
    400073a4:	72a0e104 	movk	w4, #0x708, lsl #16
    400073a8:	0b040021 	add	w1, w1, w4
    400073ac:	72a00023 	movk	w3, #0x1, lsl #16
    400073b0:	b9400024 	ldr	w4, [x1]
    400073b4:	6a04005f 	tst	w2, w4
    400073b8:	54000180 	b.eq	400073e8 <rsb_wait_bit+0x4c>  // b.none
    400073bc:	71000463 	subs	w3, w3, #0x1
    400073c0:	54ffff81 	b.ne	400073b0 <rsb_wait_bit+0x14>  // b.any
    400073c4:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    400073c8:	aa0003e1 	mov	x1, x0
    400073cc:	f0000000 	adrp	x0, 4000a000 <__TEXT_END__>
    400073d0:	910003fd 	mov	x29, sp
    400073d4:	911ed400 	add	x0, x0, #0x7b5
    400073d8:	94000307 	bl	40007ff4 <tf_log>
    400073dc:	12800760 	mov	w0, #0xffffffc4            	// #-60
    400073e0:	a8c17bfd 	ldp	x29, x30, [sp], #16
    400073e4:	d65f03c0 	ret
    400073e8:	52800000 	mov	w0, #0x0                   	// #0
    400073ec:	d65f03c0 	ret

00000000400073f0 <rsb_wait_stat>:
    400073f0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    400073f4:	52801002 	mov	w2, #0x80                  	// #128
    400073f8:	52800001 	mov	w1, #0x0                   	// #0
    400073fc:	910003fd 	mov	x29, sp
    40007400:	a90153f3 	stp	x19, x20, [sp, #16]
    40007404:	aa0003f4 	mov	x20, x0
    40007408:	97ffffe5 	bl	4000739c <rsb_wait_bit>
    4000740c:	35000180 	cbnz	w0, 4000743c <rsb_wait_stat+0x4c>
    40007410:	d2860181 	mov	x1, #0x300c                	// #12300
    40007414:	f2a0e101 	movk	x1, #0x708, lsl #16
    40007418:	b9400033 	ldr	w19, [x1]
    4000741c:	7100067f 	cmp	w19, #0x1
    40007420:	540000e0 	b.eq	4000743c <rsb_wait_stat+0x4c>  // b.none
    40007424:	2a1303e2 	mov	w2, w19
    40007428:	aa1403e1 	mov	x1, x20
    4000742c:	f0000000 	adrp	x0, 4000a000 <__TEXT_END__>
    40007430:	911f1400 	add	x0, x0, #0x7c5
    40007434:	940002f0 	bl	40007ff4 <tf_log>
    40007438:	4b1303e0 	neg	w0, w19
    4000743c:	a94153f3 	ldp	x19, x20, [sp, #16]
    40007440:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40007444:	d65f03c0 	ret

0000000040007448 <rsb_write>:
    40007448:	d2860583 	mov	x3, #0x302c                	// #12332
    4000744c:	53101c00 	ubfiz	w0, w0, #16, #8
    40007450:	f2a0e103 	movk	x3, #0x708, lsl #16
    40007454:	528009c4 	mov	w4, #0x4e                  	// #78
    40007458:	12001c21 	and	w1, w1, #0xff
    4000745c:	12001c42 	and	w2, w2, #0xff
    40007460:	b9000064 	str	w4, [x3]
    40007464:	b9000460 	str	w0, [x3, #4]
    40007468:	d2860200 	mov	x0, #0x3010                	// #12304
    4000746c:	f2a0e100 	movk	x0, #0x708, lsl #16
    40007470:	b9000001 	str	w1, [x0]
    40007474:	52801001 	mov	w1, #0x80                  	// #128
    40007478:	b9000c02 	str	w2, [x0, #12]
    4000747c:	d2860000 	mov	x0, #0x3000                	// #12288
    40007480:	f2a0e100 	movk	x0, #0x708, lsl #16
    40007484:	b9000001 	str	w1, [x0]
    40007488:	f0000000 	adrp	x0, 4000a000 <__TEXT_END__>
    4000748c:	911fe000 	add	x0, x0, #0x7f8
    40007490:	17ffffd8 	b	400073f0 <rsb_wait_stat>

0000000040007494 <runtime_svc_init>:
    40007494:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    40007498:	910003fd 	mov	x29, sp
    4000749c:	a90153f3 	stp	x19, x20, [sp, #16]
    400074a0:	90000033 	adrp	x19, 4000b000 <plat_power_domain_tree_desc+0x24f>
    400074a4:	9117e273 	add	x19, x19, #0x5f8
    400074a8:	a9025bf5 	stp	x21, x22, [sp, #32]
    400074ac:	a90363f7 	stp	x23, x24, [sp, #48]
    400074b0:	90000038 	adrp	x24, 4000b000 <plat_power_domain_tree_desc+0x24f>
    400074b4:	9116e318 	add	x24, x24, #0x5b8
    400074b8:	f90023f9 	str	x25, [sp, #64]
    400074bc:	eb18027f 	cmp	x19, x24
    400074c0:	54000083 	b.cc	400074d0 <runtime_svc_init+0x3c>  // b.lo, b.ul, b.last
    400074c4:	cb180273 	sub	x19, x19, x24
    400074c8:	f13ffe7f 	cmp	x19, #0xfff
    400074cc:	540000a9 	b.ls	400074e0 <runtime_svc_init+0x4c>  // b.plast
    400074d0:	52800c21 	mov	w1, #0x61                  	// #97
    400074d4:	f0000000 	adrp	x0, 4000a000 <__TEXT_END__>
    400074d8:	9115e800 	add	x0, x0, #0x57a
    400074dc:	97ffe341 	bl	400001e0 <__assert>
    400074e0:	f1007e7f 	cmp	x19, #0x1f
    400074e4:	540001a9 	b.ls	40007518 <runtime_svc_init+0x84>  // b.plast
    400074e8:	f0000017 	adrp	x23, 4000a000 <__TEXT_END__>
    400074ec:	d345fe74 	lsr	x20, x19, #5
    400074f0:	9116def7 	add	x23, x23, #0x5b7
    400074f4:	52800015 	mov	w21, #0x0                   	// #0
    400074f8:	d0000036 	adrp	x22, 4000d000 <__STACKS_START__+0xf80>
    400074fc:	913b52d6 	add	x22, x22, #0xed4
    40007500:	aa1603e0 	mov	x0, x22
    40007504:	d2801002 	mov	x2, #0x80                  	// #128
    40007508:	12800001 	mov	w1, #0xffffffff            	// #-1
    4000750c:	97fff66a 	bl	40004eb4 <memset>
    40007510:	eb35029f 	cmp	x20, w21, uxtb
    40007514:	540000e8 	b.hi	40007530 <runtime_svc_init+0x9c>  // b.pmore
    40007518:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000751c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40007520:	a94363f7 	ldp	x23, x24, [sp, #48]
    40007524:	f94023f9 	ldr	x25, [sp, #64]
    40007528:	a8c57bfd 	ldp	x29, x30, [sp], #80
    4000752c:	d65f03c0 	ret
    40007530:	d37b1eb9 	ubfiz	x25, x21, #5, #8
    40007534:	8b190313 	add	x19, x24, x25
    40007538:	38796b01 	ldrb	w1, [x24, x25]
    4000753c:	39400660 	ldrb	w0, [x19, #1]
    40007540:	6b00003f 	cmp	w1, w0
    40007544:	54000148 	b.hi	4000756c <runtime_svc_init+0xd8>  // b.pmore
    40007548:	7100fc1f 	cmp	w0, #0x3f
    4000754c:	54000108 	b.hi	4000756c <runtime_svc_init+0xd8>  // b.pmore
    40007550:	39400a60 	ldrb	w0, [x19, #2]
    40007554:	7100041f 	cmp	w0, #0x1
    40007558:	540000a8 	b.hi	4000756c <runtime_svc_init+0xd8>  // b.pmore
    4000755c:	f9400a60 	ldr	x0, [x19, #16]
    40007560:	b5000120 	cbnz	x0, 40007584 <runtime_svc_init+0xf0>
    40007564:	f9400e60 	ldr	x0, [x19, #24]
    40007568:	b50001e0 	cbnz	x0, 400075a4 <runtime_svc_init+0x110>
    4000756c:	aa1303e1 	mov	x1, x19
    40007570:	f0000000 	adrp	x0, 4000a000 <__TEXT_END__>
    40007574:	91163c00 	add	x0, x0, #0x58f
    40007578:	9400029f 	bl	40007ff4 <tf_log>
    4000757c:	97ffebce 	bl	400024b4 <console_flush>
    40007580:	97ffe536 	bl	40000a58 <do_panic>
    40007584:	d63f0000 	blr	x0
    40007588:	340000e0 	cbz	w0, 400075a4 <runtime_svc_init+0x110>
    4000758c:	f9400661 	ldr	x1, [x19, #8]
    40007590:	aa1703e0 	mov	x0, x23
    40007594:	94000298 	bl	40007ff4 <tf_log>
    40007598:	110006b5 	add	w21, w21, #0x1
    4000759c:	12001eb5 	and	w21, w21, #0xff
    400075a0:	17ffffdc 	b	40007510 <runtime_svc_init+0x7c>
    400075a4:	39400a61 	ldrb	w1, [x19, #2]
    400075a8:	38796b00 	ldrb	w0, [x24, x25]
    400075ac:	531a0022 	ubfiz	w2, w1, #6, #1
    400075b0:	39400661 	ldrb	w1, [x19, #1]
    400075b4:	12001400 	and	w0, w0, #0x3f
    400075b8:	12001421 	and	w1, w1, #0x3f
    400075bc:	2a020000 	orr	w0, w0, w2
    400075c0:	2a020021 	orr	w1, w1, w2
    400075c4:	6b01001f 	cmp	w0, w1
    400075c8:	54000069 	b.ls	400075d4 <runtime_svc_init+0x140>  // b.plast
    400075cc:	528012a1 	mov	w1, #0x95                  	// #149
    400075d0:	17ffffc1 	b	400074d4 <runtime_svc_init+0x40>
    400075d4:	92401c00 	and	x0, x0, #0xff
    400075d8:	38206ad5 	strb	w21, [x22, x0]
    400075dc:	91000400 	add	x0, x0, #0x1
    400075e0:	6b20003f 	cmp	w1, w0, uxtb
    400075e4:	54ffffa2 	b.cs	400075d8 <runtime_svc_init+0x144>  // b.hs, b.nlast
    400075e8:	17ffffec 	b	40007598 <runtime_svc_init+0x104>

00000000400075ec <setup_mmu_cfg>:
    400075ec:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    400075f0:	b100049f 	cmn	x4, #0x1
    400075f4:	910003fd 	mov	x29, sp
    400075f8:	a90153f3 	stp	x19, x20, [sp, #16]
    400075fc:	a9025bf5 	stp	x21, x22, [sp, #32]
    40007600:	540000a1 	b.ne	40007614 <setup_mmu_cfg+0x28>  // b.any
    40007604:	528020e1 	mov	w1, #0x107                 	// #263
    40007608:	f0000000 	adrp	x0, 4000a000 <__TEXT_END__>
    4000760c:	913e3400 	add	x0, x0, #0xf8d
    40007610:	97ffe2f4 	bl	400001e0 <__assert>
    40007614:	2a0103e6 	mov	w6, w1
    40007618:	91000493 	add	x19, x4, #0x1
    4000761c:	aa0003f5 	mov	x21, x0
    40007620:	940004ae 	bl	400088d8 <xlat_get_min_virt_addr_space_size>
    40007624:	eb13001f 	cmp	x0, x19
    40007628:	54000069 	b.ls	40007634 <setup_mmu_cfg+0x48>  // b.plast
    4000762c:	52802161 	mov	w1, #0x10b                 	// #267
    40007630:	17fffff6 	b	40007608 <setup_mmu_cfg+0x1c>
    40007634:	d2e00020 	mov	x0, #0x1000000000000       	// #281474976710656
    40007638:	eb00027f 	cmp	x19, x0
    4000763c:	54000069 	b.ls	40007648 <setup_mmu_cfg+0x5c>  // b.plast
    40007640:	528021a1 	mov	w1, #0x10d                 	// #269
    40007644:	17fffff1 	b	40007608 <setup_mmu_cfg+0x1c>
    40007648:	ea13009f 	tst	x4, x19
    4000764c:	54000060 	b.eq	40007658 <setup_mmu_cfg+0x6c>  // b.none
    40007650:	528021c1 	mov	w1, #0x10e                 	// #270
    40007654:	17ffffed 	b	40007608 <setup_mmu_cfg+0x1c>
    40007658:	dac00261 	rbit	x1, x19
    4000765c:	aa0203f4 	mov	x20, x2
    40007660:	dac01021 	clz	x1, x1
    40007664:	52800813 	mov	w19, #0x40                  	// #64
    40007668:	2a0503f6 	mov	w22, w5
    4000766c:	4b010261 	sub	w1, w19, w1
    40007670:	37080066 	tbnz	w6, #1, 4000767c <setup_mmu_cfg+0x90>
    40007674:	5286a000 	mov	w0, #0x3500                	// #13568
    40007678:	2a000021 	orr	w1, w1, w0
    4000767c:	93407c33 	sxtw	x19, w1
    40007680:	aa0303e0 	mov	x0, x3
    40007684:	94000241 	bl	40007f88 <tcr_physical_addr_size_bits>
    40007688:	710006df 	cmp	w22, #0x1
    4000768c:	540001e1 	b.ne	400076c8 <setup_mmu_cfg+0xdc>  // b.any
    40007690:	aa008261 	orr	x1, x19, x0, lsl #32
    40007694:	b2690021 	orr	x1, x1, #0x800000
    40007698:	d5380740 	mrs	x0, id_aa64mmfr2_el1
    4000769c:	f2400c1f 	tst	x0, #0xf
    400076a0:	54000040 	b.eq	400076a8 <setup_mmu_cfg+0xbc>  // b.none
    400076a4:	b2400294 	orr	x20, x20, #0x1
    400076a8:	d2809fe0 	mov	x0, #0x4ff                 	// #1279
    400076ac:	f9000ab4 	str	x20, [x21, #16]
    400076b0:	f2a00880 	movk	x0, #0x44, lsl #16
    400076b4:	a90006a0 	stp	x0, x1, [x21]
    400076b8:	a94153f3 	ldp	x19, x20, [sp, #16]
    400076bc:	a9425bf5 	ldp	x21, x22, [sp, #32]
    400076c0:	a8c37bfd 	ldp	x29, x30, [sp], #48
    400076c4:	d65f03c0 	ret
    400076c8:	71000adf 	cmp	w22, #0x2
    400076cc:	d370bc01 	lsl	x1, x0, #16
    400076d0:	540000a1 	b.ne	400076e4 <setup_mmu_cfg+0xf8>  // b.any
    400076d4:	aa130021 	orr	x1, x1, x19
    400076d8:	d2b01000 	mov	x0, #0x80800000            	// #2155872256
    400076dc:	aa000021 	orr	x1, x1, x0
    400076e0:	17ffffee 	b	40007698 <setup_mmu_cfg+0xac>
    400076e4:	71000edf 	cmp	w22, #0x3
    400076e8:	54ffff60 	b.eq	400076d4 <setup_mmu_cfg+0xe8>  // b.none
    400076ec:	528026a1 	mov	w1, #0x135                 	// #309
    400076f0:	17ffffc6 	b	40007608 <setup_mmu_cfg+0x1c>

00000000400076f4 <std_svc_setup>:
    400076f4:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    400076f8:	529ffc00 	mov	w0, #0xffe0                	// #65504
    400076fc:	910003fd 	mov	x29, sp
    40007700:	97fff35c 	bl	40004470 <get_arm_std_svc_args>
    40007704:	b50000a0 	cbnz	x0, 40007718 <std_svc_setup+0x24>
    40007708:	f0000000 	adrp	x0, 4000a000 <__TEXT_END__>
    4000770c:	52800561 	mov	w1, #0x2b                  	// #43
    40007710:	9139b800 	add	x0, x0, #0xe6e
    40007714:	97ffe2b3 	bl	400001e0 <__assert>
    40007718:	97fffc16 	bl	40006770 <psci_setup>
    4000771c:	7100001f 	cmp	w0, #0x0
    40007720:	1a9f07e0 	cset	w0, ne  // ne = any
    40007724:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40007728:	d65f03c0 	ret

000000004000772c <std_svc_smc_handler>:
    4000772c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40007730:	910003fd 	mov	x29, sp
    40007734:	f9000bf3 	str	x19, [sp, #16]
    40007738:	aa0603f3 	mov	x19, x6
    4000773c:	37f000a0 	tbnz	w0, #30, 40007750 <std_svc_smc_handler+0x24>
    40007740:	92407c21 	and	x1, x1, #0xffffffff
    40007744:	92407c42 	and	x2, x2, #0xffffffff
    40007748:	92407c63 	and	x3, x3, #0xffffffff
    4000774c:	92407c84 	and	x4, x4, #0xffffffff
    40007750:	721b281f 	tst	w0, #0xffe0
    40007754:	54000101 	b.ne	40007774 <std_svc_smc_handler+0x48>  // b.any
    40007758:	aa1303e6 	mov	x6, x19
    4000775c:	97fffcfb 	bl	40006b48 <psci_smc_handler>
    40007760:	f9000260 	str	x0, [x19]
    40007764:	aa1303e0 	mov	x0, x19
    40007768:	f9400bf3 	ldr	x19, [sp, #16]
    4000776c:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40007770:	d65f03c0 	ret
    40007774:	529fe021 	mov	w1, #0xff01                	// #65281
    40007778:	72b08001 	movk	w1, #0x8400, lsl #16
    4000777c:	6b01001f 	cmp	w0, w1
    40007780:	54000140 	b.eq	400077a8 <std_svc_smc_handler+0x7c>  // b.none
    40007784:	11000821 	add	w1, w1, #0x2
    40007788:	6b01001f 	cmp	w0, w1
    4000778c:	54000260 	b.eq	400077d8 <std_svc_smc_handler+0xac>  // b.none
    40007790:	529fe001 	mov	w1, #0xff00                	// #65280
    40007794:	72b08001 	movk	w1, #0x8400, lsl #16
    40007798:	6b01001f 	cmp	w0, w1
    4000779c:	d2800240 	mov	x0, #0x12                  	// #18
    400077a0:	da9f0000 	csinv	x0, x0, xzr, eq  // eq = none
    400077a4:	17ffffef 	b	40007760 <std_svc_smc_handler+0x34>
    400077a8:	d2882ac0 	mov	x0, #0x4156                	// #16726
    400077ac:	f2bc5ec0 	movk	x0, #0xe2f6, lsl #16
    400077b0:	f9000e60 	str	x0, [x19, #24]
    400077b4:	d285b5c0 	mov	x0, #0x2dae                	// #11694
    400077b8:	f2bf7800 	movk	x0, #0xfbc0, lsl #16
    400077bc:	f9000a60 	str	x0, [x19, #16]
    400077c0:	d29f0c60 	mov	x0, #0xf863                	// #63587
    400077c4:	f2a8fd00 	movk	x0, #0x47e8, lsl #16
    400077c8:	f9000660 	str	x0, [x19, #8]
    400077cc:	d2920b60 	mov	x0, #0x905b                	// #36955
    400077d0:	f2a211a0 	movk	x0, #0x108d, lsl #16
    400077d4:	17ffffe3 	b	40007760 <std_svc_smc_handler+0x34>
    400077d8:	d2800020 	mov	x0, #0x1                   	// #1
    400077dc:	a900027f 	stp	xzr, x0, [x19]
    400077e0:	17ffffe1 	b	40007764 <std_svc_smc_handler+0x38>

00000000400077e4 <strcmp>:
    400077e4:	d2800003 	mov	x3, #0x0                   	// #0
    400077e8:	38636802 	ldrb	w2, [x0, x3]
    400077ec:	38636824 	ldrb	w4, [x1, x3]
    400077f0:	6b04005f 	cmp	w2, w4
    400077f4:	54000060 	b.eq	40007800 <strcmp+0x1c>  // b.none
    400077f8:	4b040040 	sub	w0, w2, w4
    400077fc:	d65f03c0 	ret
    40007800:	91000463 	add	x3, x3, #0x1
    40007804:	35ffff22 	cbnz	w2, 400077e8 <strcmp+0x4>
    40007808:	52800000 	mov	w0, #0x0                   	// #0
    4000780c:	17fffffc 	b	400077fc <strcmp+0x18>

0000000040007810 <strlen>:
    40007810:	aa0003e1 	mov	x1, x0
    40007814:	39400022 	ldrb	w2, [x1]
    40007818:	35000062 	cbnz	w2, 40007824 <strlen+0x14>
    4000781c:	cb000020 	sub	x0, x1, x0
    40007820:	d65f03c0 	ret
    40007824:	91000421 	add	x1, x1, #0x1
    40007828:	17fffffb 	b	40007814 <strlen+0x4>

000000004000782c <strncmp>:
    4000782c:	b4000182 	cbz	x2, 4000785c <strncmp+0x30>
    40007830:	d2800004 	mov	x4, #0x0                   	// #0
    40007834:	38646803 	ldrb	w3, [x0, x4]
    40007838:	38646825 	ldrb	w5, [x1, x4]
    4000783c:	6b05007f 	cmp	w3, w5
    40007840:	54000060 	b.eq	4000784c <strncmp+0x20>  // b.none
    40007844:	4b050060 	sub	w0, w3, w5
    40007848:	d65f03c0 	ret
    4000784c:	34000083 	cbz	w3, 4000785c <strncmp+0x30>
    40007850:	91000484 	add	x4, x4, #0x1
    40007854:	eb04005f 	cmp	x2, x4
    40007858:	54fffee1 	b.ne	40007834 <strncmp+0x8>  // b.any
    4000785c:	52800000 	mov	w0, #0x0                   	// #0
    40007860:	17fffffa 	b	40007848 <strncmp+0x1c>

0000000040007864 <strrchr>:
    40007864:	12001c21 	and	w1, w1, #0xff
    40007868:	aa0003e2 	mov	x2, x0
    4000786c:	d2800000 	mov	x0, #0x0                   	// #0
    40007870:	39400043 	ldrb	w3, [x2]
    40007874:	6b01007f 	cmp	w3, w1
    40007878:	9a821000 	csel	x0, x0, x2, ne  // ne = any
    4000787c:	34000063 	cbz	w3, 40007888 <strrchr+0x24>
    40007880:	91000442 	add	x2, x2, #0x1
    40007884:	17fffffb 	b	40007870 <strrchr+0xc>
    40007888:	d65f03c0 	ret

000000004000788c <sunxi_configure_mmu_el3>:
    4000788c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40007890:	b0ffffc1 	adrp	x1, 40000000 <bl31_entrypoint>
    40007894:	91000021 	add	x1, x1, #0x0
    40007898:	910003fd 	mov	x29, sp
    4000789c:	f9000bf3 	str	x19, [sp, #16]
    400078a0:	f0000013 	adrp	x19, 4000a000 <__TEXT_END__>
    400078a4:	91000273 	add	x19, x19, #0x0
    400078a8:	aa0103e0 	mov	x0, x1
    400078ac:	cb010262 	sub	x2, x19, x1
    400078b0:	52800043 	mov	w3, #0x2                   	// #2
    400078b4:	97fff5b1 	bl	40004f78 <mmap_add_region>
    400078b8:	90000062 	adrp	x2, 40013000 <__BL31_END__>
    400078bc:	91000042 	add	x2, x2, #0x0
    400078c0:	cb130042 	sub	x2, x2, x19
    400078c4:	aa1303e1 	mov	x1, x19
    400078c8:	aa1303e0 	mov	x0, x19
    400078cc:	52800943 	mov	w3, #0x4a                  	// #74
    400078d0:	97fff5aa 	bl	40004f78 <mmap_add_region>
    400078d4:	f0000001 	adrp	x1, 4000a000 <__TEXT_END__>
    400078d8:	b0000022 	adrp	x2, 4000c000 <__RODATA_END__>
    400078dc:	91000021 	add	x1, x1, #0x0
    400078e0:	91000042 	add	x2, x2, #0x0
    400078e4:	cb010042 	sub	x2, x2, x1
    400078e8:	aa0103e0 	mov	x0, x1
    400078ec:	52800843 	mov	w3, #0x42                  	// #66
    400078f0:	97fff5a2 	bl	40004f78 <mmap_add_region>
    400078f4:	f0000041 	adrp	x1, 40012000 <__XLAT_TABLE_END__>
    400078f8:	90000062 	adrp	x2, 40013000 <__BL31_END__>
    400078fc:	91000021 	add	x1, x1, #0x0
    40007900:	91000042 	add	x2, x2, #0x0
    40007904:	aa0103e0 	mov	x0, x1
    40007908:	cb010042 	sub	x2, x2, x1
    4000790c:	52800903 	mov	w3, #0x48                  	// #72
    40007910:	97fff59a 	bl	40004f78 <mmap_add_region>
    40007914:	f0000000 	adrp	x0, 4000a000 <__TEXT_END__>
    40007918:	910ac000 	add	x0, x0, #0x2b0
    4000791c:	97fff584 	bl	40004f2c <mmap_add>
    40007920:	97fff47c 	bl	40004b10 <init_xlat_tables>
    40007924:	f9400bf3 	ldr	x19, [sp, #16]
    40007928:	52800000 	mov	w0, #0x0                   	// #0
    4000792c:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40007930:	17ffeb52 	b	40002678 <enable_mmu_el3>

0000000040007934 <sunxi_cpu_on>:
    40007934:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    40007938:	53083c03 	ubfx	w3, w0, #8, #8
    4000793c:	52880002 	mov	w2, #0x4000                	// #16384
    40007940:	72a04802 	movk	w2, #0x240, lsl #16
    40007944:	0b020062 	add	w2, w3, w2
    40007948:	910003fd 	mov	x29, sp
    4000794c:	a9025bf5 	stp	x21, x22, [sp, #32]
    40007950:	531e7456 	lsl	w22, w2, #2
    40007954:	12001c06 	and	w6, w0, #0xff
    40007958:	a90153f3 	stp	x19, x20, [sp, #16]
    4000795c:	52808814 	mov	w20, #0x440                 	// #1088
    40007960:	b94002c4 	ldr	w4, [x22]
    40007964:	aa0003f3 	mov	x19, x0
    40007968:	72bfbff4 	movk	w20, #0xfdff, lsl #16
    4000796c:	0b020a94 	add	w20, w20, w2, lsl #2
    40007970:	d2800020 	mov	x0, #0x1                   	// #1
    40007974:	f9001bf7 	str	x23, [sp, #48]
    40007978:	9ad32013 	lsl	x19, x0, x19
    4000797c:	11640463 	add	w3, w3, #0x901, lsl #12
    40007980:	0a330084 	bic	w4, w4, w19
    40007984:	b90002c4 	str	w4, [x22]
    40007988:	11000463 	add	w3, w3, #0x1
    4000798c:	52802281 	mov	w1, #0x114                 	// #276
    40007990:	110060c5 	add	w5, w6, #0x18
    40007994:	b9400284 	ldr	w4, [x20]
    40007998:	d37c6063 	ubfiz	x3, x3, #4, #25
    4000799c:	72bf17e1 	movk	w1, #0xf8bf, lsl #16
    400079a0:	9ac52005 	lsl	x5, x0, x5
    400079a4:	0b020821 	add	w1, w1, w2, lsl #2
    400079a8:	0a330084 	bic	w4, w4, w19
    400079ac:	b9000284 	str	w4, [x20]
    400079b0:	0b060021 	add	w1, w1, w6
    400079b4:	531e7455 	lsl	w21, w2, #2
    400079b8:	2a3303f7 	mvn	w23, w19
    400079bc:	b9400064 	ldr	w4, [x3]
    400079c0:	531e7421 	lsl	w1, w1, #2
    400079c4:	2a050084 	orr	w4, w4, w5
    400079c8:	b9000064 	str	w4, [x3]
    400079cc:	b9400022 	ldr	w2, [x1]
    400079d0:	34000162 	cbz	w2, 400079fc <sunxi_cpu_on+0xc8>
    400079d4:	52801fc2 	mov	w2, #0xfe                  	// #254
    400079d8:	b9000022 	str	w2, [x1]
    400079dc:	52801f02 	mov	w2, #0xf8                  	// #248
    400079e0:	b9000022 	str	w2, [x1]
    400079e4:	52801c02 	mov	w2, #0xe0                  	// #224
    400079e8:	b9000022 	str	w2, [x1]
    400079ec:	52801002 	mov	w2, #0x80                  	// #128
    400079f0:	b9000022 	str	w2, [x1]
    400079f4:	b900003f 	str	wzr, [x1]
    400079f8:	940001d9 	bl	4000815c <udelay>
    400079fc:	52808880 	mov	w0, #0x444                 	// #1092
    40007a00:	72bfbfe0 	movk	w0, #0xfdff, lsl #16
    40007a04:	0b0002a0 	add	w0, w21, w0
    40007a08:	b9400001 	ldr	w1, [x0]
    40007a0c:	0a170021 	and	w1, w1, w23
    40007a10:	f9401bf7 	ldr	x23, [sp, #48]
    40007a14:	b9000001 	str	w1, [x0]
    40007a18:	d2801801 	mov	x1, #0xc0                  	// #192
    40007a1c:	b9400280 	ldr	w0, [x20]
    40007a20:	f2a12021 	movk	x1, #0x901, lsl #16
    40007a24:	2a130000 	orr	w0, w0, w19
    40007a28:	b9000280 	str	w0, [x20]
    40007a2c:	b94002c0 	ldr	w0, [x22]
    40007a30:	2a130000 	orr	w0, w0, w19
    40007a34:	b90002c0 	str	w0, [x22]
    40007a38:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40007a3c:	b9400020 	ldr	w0, [x1]
    40007a40:	2a130013 	orr	w19, w0, w19
    40007a44:	b9000033 	str	w19, [x1]
    40007a48:	a94153f3 	ldp	x19, x20, [sp, #16]
    40007a4c:	a8c47bfd 	ldp	x29, x30, [sp], #64
    40007a50:	d65f03c0 	ret

0000000040007a54 <sunxi_cpu_power_off_others>:
    40007a54:	d53800a8 	mrs	x8, mpidr_el1
    40007a58:	d2801804 	mov	x4, #0xc0                  	// #192
    40007a5c:	d2808805 	mov	x5, #0x440                 	// #1088
    40007a60:	d2808a06 	mov	x6, #0x450                 	// #1104
    40007a64:	d2808887 	mov	x7, #0x444                 	// #1092
    40007a68:	d2800000 	mov	x0, #0x0                   	// #0
    40007a6c:	d2800029 	mov	x9, #0x1                   	// #1
    40007a70:	f2a12024 	movk	x4, #0x901, lsl #16
    40007a74:	f2a0e005 	movk	x5, #0x700, lsl #16
    40007a78:	f2a0e006 	movk	x6, #0x700, lsl #16
    40007a7c:	52801fea 	mov	w10, #0xff                  	// #255
    40007a80:	f2a0e007 	movk	x7, #0x700, lsl #16
    40007a84:	32010001 	orr	w1, w0, #0x80000000
    40007a88:	eb08003f 	cmp	x1, x8
    40007a8c:	54000240 	b.eq	40007ad4 <sunxi_cpu_power_off_others+0x80>  // b.none
    40007a90:	b9400082 	ldr	w2, [x4]
    40007a94:	9ac02123 	lsl	x3, x9, x0
    40007a98:	2a2303e1 	mvn	w1, w3
    40007a9c:	0a230042 	bic	w2, w2, w3
    40007aa0:	b9000082 	str	w2, [x4]
    40007aa4:	b4000080 	cbz	x0, 40007ab4 <sunxi_cpu_power_off_others+0x60>
    40007aa8:	b94000e2 	ldr	w2, [x7]
    40007aac:	2a030042 	orr	w2, w2, w3
    40007ab0:	b90000e2 	str	w2, [x7]
    40007ab4:	b94000a2 	ldr	w2, [x5]
    40007ab8:	0a020021 	and	w1, w1, w2
    40007abc:	b90000a1 	str	w1, [x5]
    40007ac0:	d37ef401 	lsl	x1, x0, #2
    40007ac4:	b8666822 	ldr	w2, [x1, x6]
    40007ac8:	7103fc5f 	cmp	w2, #0xff
    40007acc:	54000040 	b.eq	40007ad4 <sunxi_cpu_power_off_others+0x80>  // b.none
    40007ad0:	b826682a 	str	w10, [x1, x6]
    40007ad4:	91000400 	add	x0, x0, #0x1
    40007ad8:	f100101f 	cmp	x0, #0x4
    40007adc:	54fffd41 	b.ne	40007a84 <sunxi_cpu_power_off_others+0x30>  // b.any
    40007ae0:	d65f03c0 	ret

0000000040007ae4 <sunxi_cpu_power_off_self>:
    40007ae4:	d53800a2 	mrs	x2, mpidr_el1
    40007ae8:	d280a001 	mov	x1, #0x500                 	// #1280
    40007aec:	52a2d540 	mov	w0, #0x16aa0000            	// #380239872
    40007af0:	f2a0e001 	movk	x1, #0x700, lsl #16
    40007af4:	b9000020 	str	w0, [x1]
    40007af8:	52800020 	mov	w0, #0x1                   	// #1
    40007afc:	72b542c0 	movk	w0, #0xaa16, lsl #16
    40007b00:	b9000020 	str	w0, [x1]
    40007b04:	52800020 	mov	w0, #0x1                   	// #1
    40007b08:	1ac22000 	lsl	w0, w0, w2
    40007b0c:	b9000420 	str	w0, [x1, #4]
    40007b10:	d65f03c0 	ret

0000000040007b14 <sunxi_init_platform_r_twi>:
    40007b14:	12003c00 	and	w0, w0, #0xffff
    40007b18:	5282e302 	mov	w2, #0x1718                	// #5912
    40007b1c:	12001c21 	and	w1, w1, #0xff
    40007b20:	6b02001f 	cmp	w0, w2
    40007b24:	540003a0 	b.eq	40007b98 <sunxi_init_platform_r_twi+0x84>  // b.none
    40007b28:	540001a8 	b.hi	40007b5c <sunxi_init_platform_r_twi+0x48>  // b.pmore
    40007b2c:	5282d122 	mov	w2, #0x1689                	// #5769
    40007b30:	6b02001f 	cmp	w0, w2
    40007b34:	54000960 	b.eq	40007c60 <sunxi_init_platform_r_twi+0x14c>  // b.none
    40007b38:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40007b3c:	2a0003e1 	mov	w1, w0
    40007b40:	90000020 	adrp	x0, 4000b000 <plat_power_domain_tree_desc+0x24f>
    40007b44:	910003fd 	mov	x29, sp
    40007b48:	91021000 	add	x0, x0, #0x84
    40007b4c:	9400012a 	bl	40007ff4 <tf_log>
    40007b50:	12800240 	mov	w0, #0xffffffed            	// #-19
    40007b54:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40007b58:	d65f03c0 	ret
    40007b5c:	5282e502 	mov	w2, #0x1728                	// #5928
    40007b60:	6b02001f 	cmp	w0, w2
    40007b64:	54000080 	b.eq	40007b74 <sunxi_init_platform_r_twi+0x60>  // b.none
    40007b68:	52830462 	mov	w2, #0x1823                	// #6179
    40007b6c:	6b02001f 	cmp	w0, w2
    40007b70:	54fffe41 	b.ne	40007b38 <sunxi_init_platform_r_twi+0x24>  // b.any
    40007b74:	52803783 	mov	w3, #0x1bc                 	// #444
    40007b78:	7100003f 	cmp	w1, #0x0
    40007b7c:	52803382 	mov	w2, #0x19c                 	// #412
    40007b80:	1a821062 	csel	w2, w3, w2, ne  // ne = any
    40007b84:	52a00023 	mov	w3, #0x10000               	// #65536
    40007b88:	52800441 	mov	w1, #0x22                  	// #34
    40007b8c:	52800664 	mov	w4, #0x33                  	// #51
    40007b90:	1a841021 	csel	w1, w1, w4, ne  // ne = any
    40007b94:	14000005 	b	40007ba8 <sunxi_init_platform_r_twi+0x94>
    40007b98:	35000781 	cbnz	w1, 40007c88 <sunxi_init_platform_r_twi+0x174>
    40007b9c:	52801602 	mov	w2, #0xb0                  	// #176
    40007ba0:	52800803 	mov	w3, #0x40                  	// #64
    40007ba4:	52800441 	mov	w1, #0x22                  	// #34
    40007ba8:	5282e504 	mov	w4, #0x1728                	// #5928
    40007bac:	6b04001f 	cmp	w0, w4
    40007bb0:	1a9f07e4 	cset	w4, ne  // ne = any
    40007bb4:	52830465 	mov	w5, #0x1823                	// #6179
    40007bb8:	6b05001f 	cmp	w0, w5
    40007bbc:	1a9f1084 	csel	w4, w4, wzr, ne  // ne = any
    40007bc0:	340000c4 	cbz	w4, 40007bd8 <sunxi_init_platform_r_twi+0xc4>
    40007bc4:	d2800505 	mov	x5, #0x28                  	// #40
    40007bc8:	f2a0e025 	movk	x5, #0x701, lsl #16
    40007bcc:	b94000a0 	ldr	w0, [x5]
    40007bd0:	32000000 	orr	w0, w0, #0x1
    40007bd4:	b90000a0 	str	w0, [x5]
    40007bd8:	d2840005 	mov	x5, #0x2000                	// #8192
    40007bdc:	f2a0e045 	movk	x5, #0x702, lsl #16
    40007be0:	b94000a0 	ldr	w0, [x5]
    40007be4:	12185c00 	and	w0, w0, #0xffffff00
    40007be8:	2a010001 	orr	w1, w0, w1
    40007bec:	b90000a1 	str	w1, [x5]
    40007bf0:	d2840281 	mov	x1, #0x2014                	// #8212
    40007bf4:	52800145 	mov	w5, #0xa                   	// #10
    40007bf8:	f2a0e041 	movk	x1, #0x702, lsl #16
    40007bfc:	b9400020 	ldr	w0, [x1]
    40007c00:	121c6c00 	and	w0, w0, #0xfffffff0
    40007c04:	2a050000 	orr	w0, w0, w5
    40007c08:	b9000020 	str	w0, [x1]
    40007c0c:	528000a5 	mov	w5, #0x5                   	// #5
    40007c10:	b9400820 	ldr	w0, [x1, #8]
    40007c14:	121c6c00 	and	w0, w0, #0xfffffff0
    40007c18:	2a050000 	orr	w0, w0, w5
    40007c1c:	b9000820 	str	w0, [x1, #8]
    40007c20:	52a0e020 	mov	w0, #0x7010000             	// #117506048
    40007c24:	0b000040 	add	w0, w2, w0
    40007c28:	34000284 	cbz	w4, 40007c78 <sunxi_init_platform_r_twi+0x164>
    40007c2c:	d2800502 	mov	x2, #0x28                  	// #40
    40007c30:	f2a0e022 	movk	x2, #0x701, lsl #16
    40007c34:	b9400041 	ldr	w1, [x2]
    40007c38:	2a010061 	orr	w1, w3, w1
    40007c3c:	b9000041 	str	w1, [x2]
    40007c40:	b9400001 	ldr	w1, [x0]
    40007c44:	0a230021 	bic	w1, w1, w3
    40007c48:	b9000001 	str	w1, [x0]
    40007c4c:	b9400001 	ldr	w1, [x0]
    40007c50:	2a010063 	orr	w3, w3, w1
    40007c54:	b9000003 	str	w3, [x0]
    40007c58:	52800000 	mov	w0, #0x0                   	// #0
    40007c5c:	d65f03c0 	ret
    40007c60:	7100003f 	cmp	w1, #0x0
    40007c64:	52800104 	mov	w4, #0x8                   	// #8
    40007c68:	52800803 	mov	w3, #0x40                  	// #64
    40007c6c:	52801602 	mov	w2, #0xb0                  	// #176
    40007c70:	1a831083 	csel	w3, w4, w3, ne  // ne = any
    40007c74:	17ffffc5 	b	40007b88 <sunxi_init_platform_r_twi+0x74>
    40007c78:	b9400001 	ldr	w1, [x0]
    40007c7c:	32000021 	orr	w1, w1, #0x1
    40007c80:	b9000001 	str	w1, [x0]
    40007c84:	17ffffef 	b	40007c40 <sunxi_init_platform_r_twi+0x12c>
    40007c88:	12800240 	mov	w0, #0xffffffed            	// #-19
    40007c8c:	d65f03c0 	ret

0000000040007c90 <sunxi_pmic_setup>:
    40007c90:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40007c94:	910003fd 	mov	x29, sp
    40007c98:	a90153f3 	stp	x19, x20, [sp, #16]
    40007c9c:	12003c13 	and	w19, w0, #0xffff
    40007ca0:	aa0103f4 	mov	x20, x1
    40007ca4:	f0000000 	adrp	x0, 4000a000 <__TEXT_END__>
    40007ca8:	9136d000 	add	x0, x0, #0xdb4
    40007cac:	940000d2 	bl	40007ff4 <tf_log>
    40007cb0:	2a1303e0 	mov	w0, w19
    40007cb4:	52800021 	mov	w1, #0x1                   	// #1
    40007cb8:	97ffff97 	bl	40007b14 <sunxi_init_platform_r_twi>
    40007cbc:	34000140 	cbz	w0, 40007ce4 <sunxi_pmic_setup+0x54>
    40007cc0:	2a0003f3 	mov	w19, w0
    40007cc4:	2a0003e1 	mov	w1, w0
    40007cc8:	f0000000 	adrp	x0, 4000a000 <__TEXT_END__>
    40007ccc:	91374800 	add	x0, x0, #0xdd2
    40007cd0:	940000c9 	bl	40007ff4 <tf_log>
    40007cd4:	2a1303e0 	mov	w0, w19
    40007cd8:	a94153f3 	ldp	x19, x20, [sp, #16]
    40007cdc:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40007ce0:	d65f03c0 	ret
    40007ce4:	97fffd5e 	bl	4000725c <rsb_init>
    40007ce8:	2a0003f3 	mov	w19, w0
    40007cec:	340000a0 	cbz	w0, 40007d00 <sunxi_pmic_setup+0x70>
    40007cf0:	2a0003e1 	mov	w1, w0
    40007cf4:	f0000000 	adrp	x0, 4000a000 <__TEXT_END__>
    40007cf8:	9137d000 	add	x0, x0, #0xdf4
    40007cfc:	17fffff5 	b	40007cd0 <sunxi_pmic_setup+0x40>
    40007d00:	52800021 	mov	w1, #0x1                   	// #1
    40007d04:	d0000020 	adrp	x0, 4000d000 <__STACKS_START__+0xf80>
    40007d08:	b90ed001 	str	w1, [x0, #3792]
    40007d0c:	aa1403e0 	mov	x0, x20
    40007d10:	97ffe680 	bl	40001710 <axp_setup_regulators>
    40007d14:	a94153f3 	ldp	x19, x20, [sp, #16]
    40007d18:	52800001 	mov	w1, #0x0                   	// #0
    40007d1c:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40007d20:	528007c0 	mov	w0, #0x3e                  	// #62
    40007d24:	17ffe75c 	b	40001a94 <axp_write>

0000000040007d28 <sunxi_power_down>:
    40007d28:	d0000020 	adrp	x0, 4000d000 <__STACKS_START__+0xf80>
    40007d2c:	b94ed001 	ldr	w1, [x0, #3792]
    40007d30:	7100043f 	cmp	w1, #0x1
    40007d34:	54000101 	b.ne	40007d54 <sunxi_power_down+0x2c>  // b.any
    40007d38:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40007d3c:	52830460 	mov	w0, #0x1823                	// #6179
    40007d40:	910003fd 	mov	x29, sp
    40007d44:	97ffff74 	bl	40007b14 <sunxi_init_platform_r_twi>
    40007d48:	97fffd45 	bl	4000725c <rsb_init>
    40007d4c:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40007d50:	17ffe669 	b	400016f4 <axp_power_off>
    40007d54:	d65f03c0 	ret

0000000040007d58 <sunxi_prepare_dtb>:
    40007d58:	b40006e0 	cbz	x0, 40007e34 <sunxi_prepare_dtb+0xdc>
    40007d5c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40007d60:	910003fd 	mov	x29, sp
    40007d64:	f9000bf3 	str	x19, [sp, #16]
    40007d68:	aa0003f3 	mov	x19, x0
    40007d6c:	97ffec2e 	bl	40002e24 <fdt_check_header>
    40007d70:	350005c0 	cbnz	w0, 40007e28 <sunxi_prepare_dtb+0xd0>
    40007d74:	52a00022 	mov	w2, #0x10000               	// #65536
    40007d78:	aa1303e1 	mov	x1, x19
    40007d7c:	aa1303e0 	mov	x0, x19
    40007d80:	97ffef3a 	bl	40003a68 <fdt_open_into>
    40007d84:	2a0003e2 	mov	w2, w0
    40007d88:	36f800e0 	tbz	w0, #31, 40007da4 <sunxi_prepare_dtb+0x4c>
    40007d8c:	aa1303e1 	mov	x1, x19
    40007d90:	f0000000 	adrp	x0, 4000a000 <__TEXT_END__>
    40007d94:	f9400bf3 	ldr	x19, [sp, #16]
    40007d98:	9133c000 	add	x0, x0, #0xcf0
    40007d9c:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40007da0:	14000095 	b	40007ff4 <tf_log>
    40007da4:	f0000001 	adrp	x1, 4000a000 <__TEXT_END__>
    40007da8:	aa1303e0 	mov	x0, x19
    40007dac:	91345c21 	add	x1, x1, #0xd17
    40007db0:	d2a00083 	mov	x3, #0x40000               	// #262144
    40007db4:	d2a80002 	mov	x2, #0x40000000            	// #1073741824
    40007db8:	97ffeb16 	bl	40002a10 <fdt_add_reserved_memory>
    40007dbc:	34000080 	cbz	w0, 40007dcc <sunxi_prepare_dtb+0x74>
    40007dc0:	f0000000 	adrp	x0, 4000a000 <__TEXT_END__>
    40007dc4:	91349400 	add	x0, x0, #0xd25
    40007dc8:	9400008b 	bl	40007ff4 <tf_log>
    40007dcc:	aa1303e0 	mov	x0, x19
    40007dd0:	97ffef92 	bl	40003c18 <fdt_pack>
    40007dd4:	2a0003e2 	mov	w2, w0
    40007dd8:	36f800a0 	tbz	w0, #31, 40007dec <sunxi_prepare_dtb+0x94>
    40007ddc:	f0000000 	adrp	x0, 4000a000 <__TEXT_END__>
    40007de0:	aa1303e1 	mov	x1, x19
    40007de4:	91354800 	add	x0, x0, #0xd52
    40007de8:	94000083 	bl	40007ff4 <tf_log>
    40007dec:	b9400660 	ldr	w0, [x19, #4]
    40007df0:	d3505c02 	ubfx	x2, x0, #16, #8
    40007df4:	d3483c01 	ubfx	x1, x0, #8, #8
    40007df8:	53185c42 	lsl	w2, w2, #8
    40007dfc:	2a014041 	orr	w1, w2, w1, lsl #16
    40007e00:	53187c02 	lsr	w2, w0, #24
    40007e04:	2a006040 	orr	w0, w2, w0, lsl #24
    40007e08:	2a000021 	orr	w1, w1, w0
    40007e0c:	aa1303e0 	mov	x0, x19
    40007e10:	97ffe1ce 	bl	40000548 <clean_dcache_range>
    40007e14:	f9400bf3 	ldr	x19, [sp, #16]
    40007e18:	f0000000 	adrp	x0, 4000a000 <__TEXT_END__>
    40007e1c:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40007e20:	9135f800 	add	x0, x0, #0xd7e
    40007e24:	14000074 	b	40007ff4 <tf_log>
    40007e28:	f9400bf3 	ldr	x19, [sp, #16]
    40007e2c:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40007e30:	d65f03c0 	ret
    40007e34:	d65f03c0 	ret

0000000040007e38 <sunxi_pwr_domain_off>:
    40007e38:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40007e3c:	910003fd 	mov	x29, sp
    40007e40:	97fff1fe 	bl	40004638 <gicv2_cpuif_disable>
    40007e44:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40007e48:	17ffff27 	b	40007ae4 <sunxi_cpu_power_off_self>

0000000040007e4c <sunxi_pwr_domain_on>:
    40007e4c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40007e50:	910003fd 	mov	x29, sp
    40007e54:	97fffeb8 	bl	40007934 <sunxi_cpu_on>
    40007e58:	52800000 	mov	w0, #0x0                   	// #0
    40007e5c:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40007e60:	d65f03c0 	ret

0000000040007e64 <sunxi_pwr_domain_on_finish>:
    40007e64:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40007e68:	910003fd 	mov	x29, sp
    40007e6c:	97fff26a 	bl	40004814 <gicv2_pcpu_distif_init>
    40007e70:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40007e74:	17fff204 	b	40004684 <gicv2_cpuif_enable>

0000000040007e78 <sunxi_read_soc_id>:
    40007e78:	d2800481 	mov	x1, #0x24                  	// #36
    40007e7c:	f2a06001 	movk	x1, #0x300, lsl #16
    40007e80:	b9400020 	ldr	w0, [x1]
    40007e84:	32110000 	orr	w0, w0, #0x8000
    40007e88:	b9000020 	str	w0, [x1]
    40007e8c:	b9400020 	ldr	w0, [x1]
    40007e90:	12107802 	and	w2, w0, #0xffff7fff
    40007e94:	b9000022 	str	w2, [x1]
    40007e98:	53107c00 	lsr	w0, w0, #16
    40007e9c:	d65f03c0 	ret

0000000040007ea0 <sunxi_security_setup>:
    40007ea0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40007ea4:	f0000000 	adrp	x0, 4000a000 <__TEXT_END__>
    40007ea8:	91365000 	add	x0, x0, #0xd94
    40007eac:	910003fd 	mov	x29, sp
    40007eb0:	94000051 	bl	40007ff4 <tf_log>
    40007eb4:	d2900080 	mov	x0, #0x8004                	// #32772
    40007eb8:	d2901c81 	mov	x1, #0x80e4                	// #32996
    40007ebc:	f2a06000 	movk	x0, #0x300, lsl #16
    40007ec0:	12800002 	mov	w2, #0xffffffff            	// #-1
    40007ec4:	f2a06001 	movk	x1, #0x300, lsl #16
    40007ec8:	b8010402 	str	w2, [x0], #16
    40007ecc:	eb01001f 	cmp	x0, x1
    40007ed0:	54ffffc1 	b.ne	40007ec8 <sunxi_security_setup+0x28>  // b.any
    40007ed4:	d283e000 	mov	x0, #0x1f00                	// #7936
    40007ed8:	528000e1 	mov	w1, #0x7                   	// #7
    40007edc:	f2a06000 	movk	x0, #0x300, lsl #16
    40007ee0:	b9000001 	str	w1, [x0]
    40007ee4:	d2805200 	mov	x0, #0x290                 	// #656
    40007ee8:	f2a0e020 	movk	x0, #0x701, lsl #16
    40007eec:	52800021 	mov	w1, #0x1                   	// #1
    40007ef0:	b9000001 	str	w1, [x0]
    40007ef4:	d2840400 	mov	x0, #0x2020                	// #8224
    40007ef8:	f2a06000 	movk	x0, #0x300, lsl #16
    40007efc:	529fffe1 	mov	w1, #0xffff                	// #65535
    40007f00:	b9000001 	str	w1, [x0]
    40007f04:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40007f08:	d65f03c0 	ret

0000000040007f0c <sunxi_set_native_psci_ops>:
    40007f0c:	f0000001 	adrp	x1, 4000a000 <__TEXT_END__>
    40007f10:	91078021 	add	x1, x1, #0x1e0
    40007f14:	f9000001 	str	x1, [x0]
    40007f18:	d65f03c0 	ret

0000000040007f1c <sunxi_system_off>:
    40007f1c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40007f20:	910003fd 	mov	x29, sp
    40007f24:	97fff1c5 	bl	40004638 <gicv2_cpuif_disable>
    40007f28:	97ffff80 	bl	40007d28 <sunxi_power_down>
    40007f2c:	97fffeca 	bl	40007a54 <sunxi_cpu_power_off_others>
    40007f30:	97fffeed 	bl	40007ae4 <sunxi_cpu_power_off_self>
    40007f34:	97ffe4e0 	bl	400012b4 <psci_power_down_wfi>

0000000040007f38 <sunxi_system_reset>:
    40007f38:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40007f3c:	910003fd 	mov	x29, sp
    40007f40:	97fff1be 	bl	40004638 <gicv2_cpuif_disable>
    40007f44:	d2921681 	mov	x1, #0x90b4                	// #37044
    40007f48:	52800020 	mov	w0, #0x1                   	// #1
    40007f4c:	f2a06001 	movk	x1, #0x300, lsl #16
    40007f50:	b9000020 	str	w0, [x1]
    40007f54:	b9000420 	str	w0, [x1, #4]
    40007f58:	52807d00 	mov	w0, #0x3e8                 	// #1000
    40007f5c:	97fff39c 	bl	40004dcc <mdelay>
    40007f60:	f0000000 	adrp	x0, 4000a000 <__TEXT_END__>
    40007f64:	91325000 	add	x0, x0, #0xc94
    40007f68:	94000023 	bl	40007ff4 <tf_log>
    40007f6c:	97ffe952 	bl	400024b4 <console_flush>
    40007f70:	97ffe2ba 	bl	40000a58 <do_panic>

0000000040007f74 <sunxi_validate_ns_entrypoint>:
    40007f74:	b24077e1 	mov	x1, #0x3fffffff            	// #1073741823
    40007f78:	eb01001f 	cmp	x0, x1
    40007f7c:	12800100 	mov	w0, #0xfffffff7            	// #-9
    40007f80:	1a9f9000 	csel	w0, w0, wzr, ls  // ls = plast
    40007f84:	d65f03c0 	ret

0000000040007f88 <tcr_physical_addr_size_bits>:
    40007f88:	f2503c1f 	tst	x0, #0xffff000000000000
    40007f8c:	540000e0 	b.eq	40007fa8 <tcr_physical_addr_size_bits+0x20>  // b.none
    40007f90:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40007f94:	f0000000 	adrp	x0, 4000a000 <__TEXT_END__>
    40007f98:	52800ac1 	mov	w1, #0x56                  	// #86
    40007f9c:	910003fd 	mov	x29, sp
    40007fa0:	913e3400 	add	x0, x0, #0xf8d
    40007fa4:	97ffe08f 	bl	400001e0 <__assert>
    40007fa8:	f2540c1f 	tst	x0, #0xf00000000000
    40007fac:	54000141 	b.ne	40007fd4 <tcr_physical_addr_size_bits+0x4c>  // b.any
    40007fb0:	f256041f 	tst	x0, #0xc0000000000
    40007fb4:	54000141 	b.ne	40007fdc <tcr_physical_addr_size_bits+0x54>  // b.any
    40007fb8:	f258041f 	tst	x0, #0x30000000000
    40007fbc:	54000141 	b.ne	40007fe4 <tcr_physical_addr_size_bits+0x5c>  // b.any
    40007fc0:	f25c0c1f 	tst	x0, #0xf000000000
    40007fc4:	54000141 	b.ne	40007fec <tcr_physical_addr_size_bits+0x64>  // b.any
    40007fc8:	f2600c1f 	tst	x0, #0xf00000000
    40007fcc:	9a9f07e0 	cset	x0, ne  // ne = any
    40007fd0:	d65f03c0 	ret
    40007fd4:	d28000a0 	mov	x0, #0x5                   	// #5
    40007fd8:	d65f03c0 	ret
    40007fdc:	d2800080 	mov	x0, #0x4                   	// #4
    40007fe0:	d65f03c0 	ret
    40007fe4:	d2800060 	mov	x0, #0x3                   	// #3
    40007fe8:	d65f03c0 	ret
    40007fec:	d2800040 	mov	x0, #0x2                   	// #2
    40007ff0:	d65f03c0 	ret

0000000040007ff4 <tf_log>:
    40007ff4:	a9b67bfd 	stp	x29, x30, [sp, #-160]!
    40007ff8:	910003fd 	mov	x29, sp
    40007ffc:	a90153f3 	stp	x19, x20, [sp, #16]
    40008000:	aa0003f4 	mov	x20, x0
    40008004:	a9068be1 	stp	x1, x2, [sp, #104]
    40008008:	a90793e3 	stp	x3, x4, [sp, #120]
    4000800c:	a9089be5 	stp	x5, x6, [sp, #136]
    40008010:	f9004fe7 	str	x7, [sp, #152]
    40008014:	39400000 	ldrb	w0, [x0]
    40008018:	51000401 	sub	w1, w0, #0x1
    4000801c:	7100c43f 	cmp	w1, #0x31
    40008020:	540000a9 	b.ls	40008034 <tf_log+0x40>  // b.plast
    40008024:	52800441 	mov	w1, #0x22                  	// #34
    40008028:	d0000000 	adrp	x0, 4000a000 <__TEXT_END__>
    4000802c:	913b0c00 	add	x0, x0, #0xec3
    40008030:	97ffe06c 	bl	400001e0 <__assert>
    40008034:	52800142 	mov	w2, #0xa                   	// #10
    40008038:	1ac20801 	udiv	w1, w0, w2
    4000803c:	1b028021 	msub	w1, w1, w2, w0
    40008040:	34000061 	cbz	w1, 4000804c <tf_log+0x58>
    40008044:	52800461 	mov	w1, #0x23                  	// #35
    40008048:	17fffff8 	b	40008028 <tf_log+0x34>
    4000804c:	90000021 	adrp	x1, 4000c000 <__RODATA_END__>
    40008050:	b9406421 	ldr	w1, [x1, #100]
    40008054:	6b00003f 	cmp	w1, w0
    40008058:	54000263 	b.cc	400080a4 <tf_log+0xb0>  // b.lo, b.ul, b.last
    4000805c:	97fff4e7 	bl	400053f8 <plat_log_get_prefix>
    40008060:	aa0003f3 	mov	x19, x0
    40008064:	39400260 	ldrb	w0, [x19]
    40008068:	35000240 	cbnz	w0, 400080b0 <tf_log+0xbc>
    4000806c:	910283e0 	add	x0, sp, #0xa0
    40008070:	a90403e0 	stp	x0, x0, [sp, #64]
    40008074:	910183e0 	add	x0, sp, #0x60
    40008078:	f9002be0 	str	x0, [sp, #80]
    4000807c:	128006e0 	mov	w0, #0xffffffc8            	// #-56
    40008080:	b9005be0 	str	w0, [sp, #88]
    40008084:	b9005fff 	str	wzr, [sp, #92]
    40008088:	a94407e0 	ldp	x0, x1, [sp, #64]
    4000808c:	a90207e0 	stp	x0, x1, [sp, #32]
    40008090:	a94507e0 	ldp	x0, x1, [sp, #80]
    40008094:	a90307e0 	stp	x0, x1, [sp, #48]
    40008098:	910083e1 	add	x1, sp, #0x20
    4000809c:	91000680 	add	x0, x20, #0x1
    400080a0:	9400008d 	bl	400082d4 <vprintf>
    400080a4:	a94153f3 	ldp	x19, x20, [sp, #16]
    400080a8:	a8ca7bfd 	ldp	x29, x30, [sp], #160
    400080ac:	d65f03c0 	ret
    400080b0:	91000673 	add	x19, x19, #0x1
    400080b4:	97fffc4e 	bl	400071ec <putchar>
    400080b8:	17ffffeb 	b	40008064 <tf_log+0x70>

00000000400080bc <tf_log_newline>:
    400080bc:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    400080c0:	910003fd 	mov	x29, sp
    400080c4:	39400001 	ldrb	w1, [x0]
    400080c8:	51000420 	sub	w0, w1, #0x1
    400080cc:	7100c41f 	cmp	w0, #0x31
    400080d0:	540000a9 	b.ls	400080e4 <tf_log_newline+0x28>  // b.plast
    400080d4:	52800721 	mov	w1, #0x39                  	// #57
    400080d8:	d0000000 	adrp	x0, 4000a000 <__TEXT_END__>
    400080dc:	913b0c00 	add	x0, x0, #0xec3
    400080e0:	97ffe040 	bl	400001e0 <__assert>
    400080e4:	52800140 	mov	w0, #0xa                   	// #10
    400080e8:	1ac00822 	udiv	w2, w1, w0
    400080ec:	1b008442 	msub	w2, w2, w0, w1
    400080f0:	34000062 	cbz	w2, 400080fc <tf_log_newline+0x40>
    400080f4:	52800741 	mov	w1, #0x3a                  	// #58
    400080f8:	17fffff8 	b	400080d8 <tf_log_newline+0x1c>
    400080fc:	90000022 	adrp	x2, 4000c000 <__RODATA_END__>
    40008100:	b9406442 	ldr	w2, [x2, #100]
    40008104:	6b01005f 	cmp	w2, w1
    40008108:	54000063 	b.cc	40008114 <tf_log_newline+0x58>  // b.lo, b.ul, b.last
    4000810c:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40008110:	17fffc37 	b	400071ec <putchar>
    40008114:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40008118:	d65f03c0 	ret

000000004000811c <timer_init>:
    4000811c:	b40000e0 	cbz	x0, 40008138 <timer_init+0x1c>
    40008120:	b9400801 	ldr	w1, [x0, #8]
    40008124:	340000a1 	cbz	w1, 40008138 <timer_init+0x1c>
    40008128:	b9400c01 	ldr	w1, [x0, #12]
    4000812c:	34000061 	cbz	w1, 40008138 <timer_init+0x1c>
    40008130:	f9400001 	ldr	x1, [x0]
    40008134:	b50000e1 	cbnz	x1, 40008150 <timer_init+0x34>
    40008138:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000813c:	d0000000 	adrp	x0, 4000a000 <__TEXT_END__>
    40008140:	52800981 	mov	w1, #0x4c                  	// #76
    40008144:	910003fd 	mov	x29, sp
    40008148:	91227800 	add	x0, x0, #0x89e
    4000814c:	97ffe025 	bl	400001e0 <__assert>
    40008150:	b0000021 	adrp	x1, 4000d000 <__STACKS_START__+0xf80>
    40008154:	f905f820 	str	x0, [x1, #3056]
    40008158:	d65f03c0 	ret

000000004000815c <udelay>:
    4000815c:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    40008160:	910003fd 	mov	x29, sp
    40008164:	a9025bf5 	stp	x21, x22, [sp, #32]
    40008168:	b0000036 	adrp	x22, 4000d000 <__STACKS_START__+0xf80>
    4000816c:	a90153f3 	stp	x19, x20, [sp, #16]
    40008170:	2a0003f3 	mov	w19, w0
    40008174:	f945fac0 	ldr	x0, [x22, #3056]
    40008178:	b40000e0 	cbz	x0, 40008194 <udelay+0x38>
    4000817c:	b9400801 	ldr	w1, [x0, #8]
    40008180:	340000a1 	cbz	w1, 40008194 <udelay+0x38>
    40008184:	b9400c01 	ldr	w1, [x0, #12]
    40008188:	34000061 	cbz	w1, 40008194 <udelay+0x38>
    4000818c:	f9400000 	ldr	x0, [x0]
    40008190:	b50000a0 	cbnz	x0, 400081a4 <udelay+0x48>
    40008194:	52800321 	mov	w1, #0x19                  	// #25
    40008198:	d0000000 	adrp	x0, 4000a000 <__TEXT_END__>
    4000819c:	91227800 	add	x0, x0, #0x89e
    400081a0:	97ffe010 	bl	400001e0 <__assert>
    400081a4:	d63f0000 	blr	x0
    400081a8:	2a0003f4 	mov	w20, w0
    400081ac:	f945fac2 	ldr	x2, [x22, #3056]
    400081b0:	aa1603f5 	mov	x21, x22
    400081b4:	29410841 	ldp	w1, w2, [x2, #8]
    400081b8:	d1000420 	sub	x0, x1, #0x1
    400081bc:	9ba20273 	umaddl	x19, w19, w2, x0
    400081c0:	12807d20 	mov	w0, #0xfffffc16            	// #-1002
    400081c4:	9ac10a73 	udiv	x19, x19, x1
    400081c8:	91000673 	add	x19, x19, #0x1
    400081cc:	eb00027f 	cmp	x19, x0
    400081d0:	54000069 	b.ls	400081dc <udelay+0x80>  // b.plast
    400081d4:	528005e1 	mov	w1, #0x2f                  	// #47
    400081d8:	17fffff0 	b	40008198 <udelay+0x3c>
    400081dc:	f945faa0 	ldr	x0, [x21, #3056]
    400081e0:	f9400000 	ldr	x0, [x0]
    400081e4:	d63f0000 	blr	x0
    400081e8:	4b000281 	sub	w1, w20, w0
    400081ec:	eb13003f 	cmp	x1, x19
    400081f0:	54ffff63 	b.cc	400081dc <udelay+0x80>  // b.lo, b.ul, b.last
    400081f4:	a94153f3 	ldp	x19, x20, [sp, #16]
    400081f8:	a9425bf5 	ldp	x21, x22, [sp, #32]
    400081fc:	a8c37bfd 	ldp	x29, x30, [sp], #48
    40008200:	d65f03c0 	ret

0000000040008204 <unsigned_num_print>:
    40008204:	a9ba7bfd 	stp	x29, x30, [sp, #-96]!
    40008208:	2a0103e1 	mov	w1, w1
    4000820c:	910003fd 	mov	x29, sp
    40008210:	a9025bf5 	stp	x21, x22, [sp, #32]
    40008214:	910123f5 	add	x21, sp, #0x48
    40008218:	f9001bf7 	str	x23, [sp, #48]
    4000821c:	12001c57 	and	w23, w2, #0xff
    40008220:	a90153f3 	stp	x19, x20, [sp, #16]
    40008224:	2a0303f3 	mov	w19, w3
    40008228:	d2800003 	mov	x3, #0x0                   	// #0
    4000822c:	9ac10807 	udiv	x7, x0, x1
    40008230:	11000474 	add	w20, w3, #0x1
    40008234:	9b0180e6 	msub	x6, x7, x1, x0
    40008238:	12001cc4 	and	w4, w6, #0xff
    4000823c:	f10024df 	cmp	x6, #0x9
    40008240:	1100c085 	add	w5, w4, #0x30
    40008244:	11015c84 	add	w4, w4, #0x57
    40008248:	12001ca5 	and	w5, w5, #0xff
    4000824c:	12001c84 	and	w4, w4, #0xff
    40008250:	1a858084 	csel	w4, w4, w5, hi  // hi = pmore
    40008254:	38356864 	strb	w4, [x3, x21]
    40008258:	eb00003f 	cmp	x1, x0
    4000825c:	91000463 	add	x3, x3, #0x1
    40008260:	540001c9 	b.ls	40008298 <unsigned_num_print+0x94>  // b.plast
    40008264:	7100027f 	cmp	w19, #0x0
    40008268:	540002cc 	b.gt	400082c0 <unsigned_num_print+0xbc>
    4000826c:	52800013 	mov	w19, #0x0                   	// #0
    40008270:	93407e96 	sxtw	x22, w20
    40008274:	d10006d6 	sub	x22, x22, #0x1
    40008278:	310006df 	cmn	w22, #0x1
    4000827c:	54000261 	b.ne	400082c8 <unsigned_num_print+0xc4>  // b.any
    40008280:	0b140260 	add	w0, w19, w20
    40008284:	a94153f3 	ldp	x19, x20, [sp, #16]
    40008288:	a9425bf5 	ldp	x21, x22, [sp, #32]
    4000828c:	f9401bf7 	ldr	x23, [sp, #48]
    40008290:	a8c67bfd 	ldp	x29, x30, [sp], #96
    40008294:	d65f03c0 	ret
    40008298:	aa0703e0 	mov	x0, x7
    4000829c:	17ffffe4 	b	4000822c <unsigned_num_print+0x28>
    400082a0:	510006d6 	sub	w22, w22, #0x1
    400082a4:	2a1703e0 	mov	w0, w23
    400082a8:	97fffbd1 	bl	400071ec <putchar>
    400082ac:	6b1402df 	cmp	w22, w20
    400082b0:	54ffff8c 	b.gt	400082a0 <unsigned_num_print+0x9c>
    400082b4:	6b140260 	subs	w0, w19, w20
    400082b8:	1a9fa013 	csel	w19, w0, wzr, ge  // ge = tcont
    400082bc:	17ffffed 	b	40008270 <unsigned_num_print+0x6c>
    400082c0:	2a1303f6 	mov	w22, w19
    400082c4:	17fffffa 	b	400082ac <unsigned_num_print+0xa8>
    400082c8:	38766aa0 	ldrb	w0, [x21, x22]
    400082cc:	97fffbc8 	bl	400071ec <putchar>
    400082d0:	17ffffe9 	b	40008274 <unsigned_num_print+0x70>

00000000400082d4 <vprintf>:
    400082d4:	a9b97bfd 	stp	x29, x30, [sp, #-112]!
    400082d8:	910003fd 	mov	x29, sp
    400082dc:	a90153f3 	stp	x19, x20, [sp, #16]
    400082e0:	b9401834 	ldr	w20, [x1, #24]
    400082e4:	a90363f7 	stp	x23, x24, [sp, #48]
    400082e8:	a9405c33 	ldp	x19, x23, [x1]
    400082ec:	a9025bf5 	stp	x21, x22, [sp, #32]
    400082f0:	aa0003f6 	mov	x22, x0
    400082f4:	a9046bf9 	stp	x25, x26, [sp, #64]
    400082f8:	d000001a 	adrp	x26, 4000a000 <__TEXT_END__>
    400082fc:	910e935a 	add	x26, x26, #0x3a4
    40008300:	52800015 	mov	w21, #0x0                   	// #0
    40008304:	52800019 	mov	w25, #0x0                   	// #0
    40008308:	a90573fb 	stp	x27, x28, [sp, #80]
    4000830c:	394002c0 	ldrb	w0, [x22]
    40008310:	35000120 	cbnz	w0, 40008334 <vprintf+0x60>
    40008314:	2a1503e0 	mov	w0, w21
    40008318:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000831c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40008320:	a94363f7 	ldp	x23, x24, [sp, #48]
    40008324:	a9446bf9 	ldp	x25, x26, [sp, #64]
    40008328:	a94573fb 	ldp	x27, x28, [sp, #80]
    4000832c:	a8c77bfd 	ldp	x29, x30, [sp], #112
    40008330:	d65f03c0 	ret
    40008334:	910006d6 	add	x22, x22, #0x1
    40008338:	7100941f 	cmp	w0, #0x25
    4000833c:	54001d01 	b.ne	400086dc <vprintf+0x408>  // b.any
    40008340:	52800018 	mov	w24, #0x0                   	// #0
    40008344:	52800001 	mov	w1, #0x0                   	// #0
    40008348:	14000002 	b	40008350 <vprintf+0x7c>
    4000834c:	52800619 	mov	w25, #0x30                  	// #48
    40008350:	394002c0 	ldrb	w0, [x22]
    40008354:	7101e81f 	cmp	w0, #0x7a
    40008358:	540000e8 	b.hi	40008374 <vprintf+0xa0>  // b.pmore
    4000835c:	71018c1f 	cmp	w0, #0x63
    40008360:	540000e8 	b.hi	4000837c <vprintf+0xa8>  // b.pmore
    40008364:	7100941f 	cmp	w0, #0x25
    40008368:	54000180 	b.eq	40008398 <vprintf+0xc4>  // b.none
    4000836c:	7100c01f 	cmp	w0, #0x30
    40008370:	54001a00 	b.eq	400086b0 <vprintf+0x3dc>  // b.none
    40008374:	12800015 	mov	w21, #0xffffffff            	// #-1
    40008378:	17ffffe7 	b	40008314 <vprintf+0x40>
    4000837c:	51019000 	sub	w0, w0, #0x64
    40008380:	7100581f 	cmp	w0, #0x16
    40008384:	54ffff88 	b.hi	40008374 <vprintf+0xa0>  // b.pmore
    40008388:	78605b40 	ldrh	w0, [x26, w0, uxtw #1]
    4000838c:	10000062 	adr	x2, 40008398 <vprintf+0xc4>
    40008390:	8b20a840 	add	x0, x2, w0, sxth #2
    40008394:	d61f0000 	br	x0
    40008398:	97fffb95 	bl	400071ec <putchar>
    4000839c:	910006d6 	add	x22, x22, #0x1
    400083a0:	17ffffdb 	b	4000830c <vprintf+0x38>
    400083a4:	7100043f 	cmp	w1, #0x1
    400083a8:	5400022d 	b.le	400083ec <vprintf+0x118>
    400083ac:	37f802f4 	tbnz	w20, #31, 40008408 <vprintf+0x134>
    400083b0:	91003e60 	add	x0, x19, #0xf
    400083b4:	2a1403e1 	mov	w1, w20
    400083b8:	927df000 	and	x0, x0, #0xfffffffffffffff8
    400083bc:	f940027c 	ldr	x28, [x19]
    400083c0:	2a0103f4 	mov	w20, w1
    400083c4:	aa0003f3 	mov	x19, x0
    400083c8:	b6f8045c 	tbz	x28, #63, 40008450 <vprintf+0x17c>
    400083cc:	528005a0 	mov	w0, #0x2d                  	// #45
    400083d0:	97fffb87 	bl	400071ec <putchar>
    400083d4:	cb1c03e0 	neg	x0, x28
    400083d8:	51000718 	sub	w24, w24, #0x1
    400083dc:	2a1803e3 	mov	w3, w24
    400083e0:	2a1903e2 	mov	w2, w25
    400083e4:	52800141 	mov	w1, #0xa                   	// #10
    400083e8:	1400006d 	b	4000859c <vprintf+0x2c8>
    400083ec:	54fffe00 	b.eq	400083ac <vprintf+0xd8>  // b.none
    400083f0:	37f801f4 	tbnz	w20, #31, 4000842c <vprintf+0x158>
    400083f4:	91002e60 	add	x0, x19, #0xb
    400083f8:	2a1403e1 	mov	w1, w20
    400083fc:	927df000 	and	x0, x0, #0xfffffffffffffff8
    40008400:	b980027c 	ldrsw	x28, [x19]
    40008404:	17ffffef 	b	400083c0 <vprintf+0xec>
    40008408:	11002281 	add	w1, w20, #0x8
    4000840c:	7100003f 	cmp	w1, #0x0
    40008410:	5400008d 	b.le	40008420 <vprintf+0x14c>
    40008414:	91003e60 	add	x0, x19, #0xf
    40008418:	927df000 	and	x0, x0, #0xfffffffffffffff8
    4000841c:	17ffffe8 	b	400083bc <vprintf+0xe8>
    40008420:	aa1303e0 	mov	x0, x19
    40008424:	8b34c2f3 	add	x19, x23, w20, sxtw
    40008428:	17ffffe5 	b	400083bc <vprintf+0xe8>
    4000842c:	11002281 	add	w1, w20, #0x8
    40008430:	7100003f 	cmp	w1, #0x0
    40008434:	5400008d 	b.le	40008444 <vprintf+0x170>
    40008438:	91002e60 	add	x0, x19, #0xb
    4000843c:	927df000 	and	x0, x0, #0xfffffffffffffff8
    40008440:	17fffff0 	b	40008400 <vprintf+0x12c>
    40008444:	aa1303e0 	mov	x0, x19
    40008448:	8b34c2f3 	add	x19, x23, w20, sxtw
    4000844c:	17ffffed 	b	40008400 <vprintf+0x12c>
    40008450:	aa1c03e0 	mov	x0, x28
    40008454:	17ffffe2 	b	400083dc <vprintf+0x108>
    40008458:	37f80154 	tbnz	w20, #31, 40008480 <vprintf+0x1ac>
    4000845c:	91003e78 	add	x24, x19, #0xf
    40008460:	2a1403fc 	mov	w28, w20
    40008464:	927df318 	and	x24, x24, #0xfffffffffffffff8
    40008468:	f9400260 	ldr	x0, [x19]
    4000846c:	b50002e0 	cbnz	x0, 400084c8 <vprintf+0x1f4>
    40008470:	f0000000 	adrp	x0, 4000b000 <plat_power_domain_tree_desc+0x24f>
    40008474:	52800381 	mov	w1, #0x1c                  	// #28
    40008478:	91168c00 	add	x0, x0, #0x5a3
    4000847c:	97ffdf59 	bl	400001e0 <__assert>
    40008480:	1100229c 	add	w28, w20, #0x8
    40008484:	7100039f 	cmp	w28, #0x0
    40008488:	5400008d 	b.le	40008498 <vprintf+0x1c4>
    4000848c:	91003e78 	add	x24, x19, #0xf
    40008490:	927df318 	and	x24, x24, #0xfffffffffffffff8
    40008494:	17fffff5 	b	40008468 <vprintf+0x194>
    40008498:	aa1303f8 	mov	x24, x19
    4000849c:	8b34c2f3 	add	x19, x23, w20, sxtw
    400084a0:	17fffff2 	b	40008468 <vprintf+0x194>
    400084a4:	97fffb52 	bl	400071ec <putchar>
    400084a8:	2a1303e1 	mov	w1, w19
    400084ac:	91000673 	add	x19, x19, #0x1
    400084b0:	38736a80 	ldrb	w0, [x20, x19]
    400084b4:	35ffff80 	cbnz	w0, 400084a4 <vprintf+0x1d0>
    400084b8:	0b0102b5 	add	w21, w21, w1
    400084bc:	2a1c03f4 	mov	w20, w28
    400084c0:	aa1803f3 	mov	x19, x24
    400084c4:	17ffffb6 	b	4000839c <vprintf+0xc8>
    400084c8:	d1000414 	sub	x20, x0, #0x1
    400084cc:	d2800013 	mov	x19, #0x0                   	// #0
    400084d0:	17fffff6 	b	400084a8 <vprintf+0x1d4>
    400084d4:	37f801f4 	tbnz	w20, #31, 40008510 <vprintf+0x23c>
    400084d8:	91003e7c 	add	x28, x19, #0xf
    400084dc:	2a1403fb 	mov	w27, w20
    400084e0:	927df39c 	and	x28, x28, #0xfffffffffffffff8
    400084e4:	f9400265 	ldr	x5, [x19]
    400084e8:	b50003a5 	cbnz	x5, 4000855c <vprintf+0x288>
    400084ec:	2a1803e3 	mov	w3, w24
    400084f0:	2a1903e2 	mov	w2, w25
    400084f4:	aa0503e0 	mov	x0, x5
    400084f8:	52800201 	mov	w1, #0x10                  	// #16
    400084fc:	2a1b03f4 	mov	w20, w27
    40008500:	97ffff41 	bl	40008204 <unsigned_num_print>
    40008504:	aa1c03f3 	mov	x19, x28
    40008508:	0b0002b5 	add	w21, w21, w0
    4000850c:	17ffffa4 	b	4000839c <vprintf+0xc8>
    40008510:	1100229b 	add	w27, w20, #0x8
    40008514:	7100037f 	cmp	w27, #0x0
    40008518:	5400008d 	b.le	40008528 <vprintf+0x254>
    4000851c:	91003e7c 	add	x28, x19, #0xf
    40008520:	927df39c 	and	x28, x28, #0xfffffffffffffff8
    40008524:	17fffff0 	b	400084e4 <vprintf+0x210>
    40008528:	aa1303fc 	mov	x28, x19
    4000852c:	8b34c2f3 	add	x19, x23, w20, sxtw
    40008530:	17ffffed 	b	400084e4 <vprintf+0x210>
    40008534:	f90037e5 	str	x5, [sp, #104]
    40008538:	97fffb2d 	bl	400071ec <putchar>
    4000853c:	f94037e5 	ldr	x5, [sp, #104]
    40008540:	2a1303e1 	mov	w1, w19
    40008544:	91000673 	add	x19, x19, #0x1
    40008548:	38746a60 	ldrb	w0, [x19, x20]
    4000854c:	35ffff40 	cbnz	w0, 40008534 <vprintf+0x260>
    40008550:	0b0102b5 	add	w21, w21, w1
    40008554:	51000b18 	sub	w24, w24, #0x2
    40008558:	17ffffe5 	b	400084ec <vprintf+0x218>
    4000855c:	f0000014 	adrp	x20, 4000b000 <plat_power_domain_tree_desc+0x24f>
    40008560:	d2800013 	mov	x19, #0x0                   	// #0
    40008564:	9116d294 	add	x20, x20, #0x5b4
    40008568:	17fffff6 	b	40008540 <vprintf+0x26c>
    4000856c:	7100043f 	cmp	w1, #0x1
    40008570:	540001cd 	b.le	400085a8 <vprintf+0x2d4>
    40008574:	37f80294 	tbnz	w20, #31, 400085c4 <vprintf+0x2f0>
    40008578:	91003e61 	add	x1, x19, #0xf
    4000857c:	2a1403e2 	mov	w2, w20
    40008580:	927df021 	and	x1, x1, #0xfffffffffffffff8
    40008584:	f9400260 	ldr	x0, [x19]
    40008588:	2a0203f4 	mov	w20, w2
    4000858c:	2a1803e3 	mov	w3, w24
    40008590:	2a1903e2 	mov	w2, w25
    40008594:	aa0103f3 	mov	x19, x1
    40008598:	52800201 	mov	w1, #0x10                  	// #16
    4000859c:	97ffff1a 	bl	40008204 <unsigned_num_print>
    400085a0:	0b0002b5 	add	w21, w21, w0
    400085a4:	17ffff7e 	b	4000839c <vprintf+0xc8>
    400085a8:	54fffe60 	b.eq	40008574 <vprintf+0x2a0>  // b.none
    400085ac:	37f801f4 	tbnz	w20, #31, 400085e8 <vprintf+0x314>
    400085b0:	91002e61 	add	x1, x19, #0xb
    400085b4:	2a1403e2 	mov	w2, w20
    400085b8:	927df021 	and	x1, x1, #0xfffffffffffffff8
    400085bc:	b9400260 	ldr	w0, [x19]
    400085c0:	17fffff2 	b	40008588 <vprintf+0x2b4>
    400085c4:	11002282 	add	w2, w20, #0x8
    400085c8:	7100005f 	cmp	w2, #0x0
    400085cc:	5400008d 	b.le	400085dc <vprintf+0x308>
    400085d0:	91003e61 	add	x1, x19, #0xf
    400085d4:	927df021 	and	x1, x1, #0xfffffffffffffff8
    400085d8:	17ffffeb 	b	40008584 <vprintf+0x2b0>
    400085dc:	aa1303e1 	mov	x1, x19
    400085e0:	8b34c2f3 	add	x19, x23, w20, sxtw
    400085e4:	17ffffe8 	b	40008584 <vprintf+0x2b0>
    400085e8:	11002282 	add	w2, w20, #0x8
    400085ec:	7100005f 	cmp	w2, #0x0
    400085f0:	5400008d 	b.le	40008600 <vprintf+0x32c>
    400085f4:	91002e61 	add	x1, x19, #0xb
    400085f8:	927df021 	and	x1, x1, #0xfffffffffffffff8
    400085fc:	17fffff0 	b	400085bc <vprintf+0x2e8>
    40008600:	aa1303e1 	mov	x1, x19
    40008604:	8b34c2f3 	add	x19, x23, w20, sxtw
    40008608:	17ffffed 	b	400085bc <vprintf+0x2e8>
    4000860c:	910006d6 	add	x22, x22, #0x1
    40008610:	52800041 	mov	w1, #0x2                   	// #2
    40008614:	17ffff4f 	b	40008350 <vprintf+0x7c>
    40008618:	11000421 	add	w1, w1, #0x1
    4000861c:	910006d6 	add	x22, x22, #0x1
    40008620:	17ffff4c 	b	40008350 <vprintf+0x7c>
    40008624:	7100043f 	cmp	w1, #0x1
    40008628:	5400012d 	b.le	4000864c <vprintf+0x378>
    4000862c:	37f801f4 	tbnz	w20, #31, 40008668 <vprintf+0x394>
    40008630:	91003e61 	add	x1, x19, #0xf
    40008634:	2a1403e2 	mov	w2, w20
    40008638:	927df021 	and	x1, x1, #0xfffffffffffffff8
    4000863c:	f9400260 	ldr	x0, [x19]
    40008640:	2a0203f4 	mov	w20, w2
    40008644:	aa0103f3 	mov	x19, x1
    40008648:	17ffff65 	b	400083dc <vprintf+0x108>
    4000864c:	54ffff00 	b.eq	4000862c <vprintf+0x358>  // b.none
    40008650:	37f801f4 	tbnz	w20, #31, 4000868c <vprintf+0x3b8>
    40008654:	91002e61 	add	x1, x19, #0xb
    40008658:	2a1403e2 	mov	w2, w20
    4000865c:	927df021 	and	x1, x1, #0xfffffffffffffff8
    40008660:	b9400260 	ldr	w0, [x19]
    40008664:	17fffff7 	b	40008640 <vprintf+0x36c>
    40008668:	11002282 	add	w2, w20, #0x8
    4000866c:	7100005f 	cmp	w2, #0x0
    40008670:	5400008d 	b.le	40008680 <vprintf+0x3ac>
    40008674:	91003e61 	add	x1, x19, #0xf
    40008678:	927df021 	and	x1, x1, #0xfffffffffffffff8
    4000867c:	17fffff0 	b	4000863c <vprintf+0x368>
    40008680:	aa1303e1 	mov	x1, x19
    40008684:	8b34c2f3 	add	x19, x23, w20, sxtw
    40008688:	17ffffed 	b	4000863c <vprintf+0x368>
    4000868c:	11002282 	add	w2, w20, #0x8
    40008690:	7100005f 	cmp	w2, #0x0
    40008694:	5400008d 	b.le	400086a4 <vprintf+0x3d0>
    40008698:	91002e61 	add	x1, x19, #0xb
    4000869c:	927df021 	and	x1, x1, #0xfffffffffffffff8
    400086a0:	17fffff0 	b	40008660 <vprintf+0x38c>
    400086a4:	aa1303e1 	mov	x1, x19
    400086a8:	8b34c2f3 	add	x19, x23, w20, sxtw
    400086ac:	17ffffed 	b	40008660 <vprintf+0x38c>
    400086b0:	910006d6 	add	x22, x22, #0x1
    400086b4:	52800018 	mov	w24, #0x0                   	// #0
    400086b8:	394002c0 	ldrb	w0, [x22]
    400086bc:	5100c000 	sub	w0, w0, #0x30
    400086c0:	12001c02 	and	w2, w0, #0xff
    400086c4:	7100245f 	cmp	w2, #0x9
    400086c8:	54ffe428 	b.hi	4000834c <vprintf+0x78>  // b.pmore
    400086cc:	52800142 	mov	w2, #0xa                   	// #10
    400086d0:	910006d6 	add	x22, x22, #0x1
    400086d4:	1b020318 	madd	w24, w24, w2, w0
    400086d8:	17fffff8 	b	400086b8 <vprintf+0x3e4>
    400086dc:	110006b5 	add	w21, w21, #0x1
    400086e0:	97fffac3 	bl	400071ec <putchar>
    400086e4:	17ffff0a 	b	4000830c <vprintf+0x38>

00000000400086e8 <xlat_arch_current_el>:
    400086e8:	d5384241 	mrs	x1, currentel
    400086ec:	53020c20 	ubfx	w0, w1, #2, #2
    400086f0:	721e043f 	tst	w1, #0xc
    400086f4:	540000e1 	b.ne	40008710 <xlat_arch_current_el+0x28>  // b.any
    400086f8:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    400086fc:	d0000000 	adrp	x0, 4000a000 <__TEXT_END__>
    40008700:	52801e41 	mov	w1, #0xf2                  	// #242
    40008704:	910003fd 	mov	x29, sp
    40008708:	913e3400 	add	x0, x0, #0xf8d
    4000870c:	97ffdeb5 	bl	400001e0 <__assert>
    40008710:	d65f03c0 	ret

0000000040008714 <xlat_arch_get_max_supported_pa>:
    40008714:	d5380700 	mrs	x0, id_aa64mmfr0_el1
    40008718:	92400c00 	and	x0, x0, #0xf
    4000871c:	f100181f 	cmp	x0, #0x6
    40008720:	540000e9 	b.ls	4000873c <xlat_arch_get_max_supported_pa+0x28>  // b.plast
    40008724:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40008728:	d0000000 	adrp	x0, 4000a000 <__TEXT_END__>
    4000872c:	52800fe1 	mov	w1, #0x7f                  	// #127
    40008730:	910003fd 	mov	x29, sp
    40008734:	913e3400 	add	x0, x0, #0xf8d
    40008738:	97ffdeaa 	bl	400001e0 <__assert>
    4000873c:	d0000001 	adrp	x1, 4000a000 <__TEXT_END__>
    40008740:	910df021 	add	x1, x1, #0x37c
    40008744:	b8607821 	ldr	w1, [x1, x0, lsl #2]
    40008748:	d2800020 	mov	x0, #0x1                   	// #1
    4000874c:	9ac12000 	lsl	x0, x0, x1
    40008750:	d1000400 	sub	x0, x0, #0x1
    40008754:	d65f03c0 	ret

0000000040008758 <xlat_arch_get_pas>:
    40008758:	121c0400 	and	w0, w0, #0x30
    4000875c:	7100401f 	cmp	w0, #0x10
    40008760:	1a9f17e0 	cset	w0, eq  // eq = none
    40008764:	531b6800 	lsl	w0, w0, #5
    40008768:	d65f03c0 	ret

000000004000876c <xlat_arch_regime_get_xn_desc>:
    4000876c:	7100041f 	cmp	w0, #0x1
    40008770:	54000160 	b.eq	4000879c <xlat_arch_regime_get_xn_desc+0x30>  // b.none
    40008774:	51000801 	sub	w1, w0, #0x2
    40008778:	d2e00800 	mov	x0, #0x40000000000000      	// #18014398509481984
    4000877c:	7100043f 	cmp	w1, #0x1
    40008780:	54000109 	b.ls	400087a0 <xlat_arch_regime_get_xn_desc+0x34>  // b.plast
    40008784:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40008788:	d0000000 	adrp	x0, 4000a000 <__TEXT_END__>
    4000878c:	528016a1 	mov	w1, #0xb5                  	// #181
    40008790:	910003fd 	mov	x29, sp
    40008794:	913e3400 	add	x0, x0, #0xf8d
    40008798:	97ffde92 	bl	400001e0 <__assert>
    4000879c:	d2e00c00 	mov	x0, #0x60000000000000      	// #27021597764222976
    400087a0:	d65f03c0 	ret

00000000400087a4 <xlat_desc>:
    400087a4:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    400087a8:	910003fd 	mov	x29, sp
    400087ac:	a90153f3 	stp	x19, x20, [sp, #16]
    400087b0:	2a0103f4 	mov	w20, w1
    400087b4:	12800101 	mov	w1, #0xfffffff7            	// #-9
    400087b8:	a9025bf5 	stp	x21, x22, [sp, #32]
    400087bc:	aa0003f6 	mov	x22, x0
    400087c0:	1b017c61 	mul	w1, w3, w1
    400087c4:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
    400087c8:	11009c21 	add	w1, w1, #0x27
    400087cc:	9ac12001 	lsl	x1, x0, x1
    400087d0:	ea21005f 	bics	xzr, x2, x1
    400087d4:	540000a0 	b.eq	400087e8 <xlat_desc+0x44>  // b.none
    400087d8:	52800e61 	mov	w1, #0x73                  	// #115
    400087dc:	d0000000 	adrp	x0, 4000a000 <__TEXT_END__>
    400087e0:	913f9000 	add	x0, x0, #0xfe4
    400087e4:	97ffde7f 	bl	400001e0 <__assert>
    400087e8:	71000c7f 	cmp	w3, #0x3
    400087ec:	d2800073 	mov	x19, #0x3                   	// #3
    400087f0:	9a9f0673 	csinc	x19, x19, xzr, eq  // eq = none
    400087f4:	2a1403e0 	mov	w0, w20
    400087f8:	aa020275 	orr	x21, x19, x2
    400087fc:	97ffffd7 	bl	40008758 <xlat_arch_get_pas>
    40008800:	2a0003f3 	mov	w19, w0
    40008804:	f27d029f 	tst	x20, #0x8
    40008808:	d2801000 	mov	x0, #0x80                  	// #128
    4000880c:	9a8013e0 	csel	x0, xzr, x0, ne  // ne = any
    40008810:	aa000273 	orr	x19, x19, x0
    40008814:	b9405ac0 	ldr	w0, [x22, #88]
    40008818:	aa150273 	orr	x19, x19, x21
    4000881c:	7100041f 	cmp	w0, #0x1
    40008820:	540001a1 	b.ne	40008854 <xlat_desc+0xb0>  // b.any
    40008824:	b2760261 	orr	x1, x19, #0x400
    40008828:	f279029f 	tst	x20, #0x80
    4000882c:	d2808802 	mov	x2, #0x440                 	// #1088
    40008830:	aa020273 	orr	x19, x19, x2
    40008834:	9a811273 	csel	x19, x19, x1, ne  // ne = any
    40008838:	72000a95 	ands	w21, w20, #0x7
    4000883c:	540001c1 	b.ne	40008874 <xlat_desc+0xd0>  // b.any
    40008840:	97ffffcb 	bl	4000876c <xlat_arch_regime_get_xn_desc>
    40008844:	aa000273 	orr	x19, x19, x0
    40008848:	d2804080 	mov	x0, #0x204                 	// #516
    4000884c:	aa000273 	orr	x19, x19, x0
    40008850:	14000017 	b	400088ac <xlat_desc+0x108>
    40008854:	51000801 	sub	w1, w0, #0x2
    40008858:	7100043f 	cmp	w1, #0x1
    4000885c:	54000069 	b.ls	40008868 <xlat_desc+0xc4>  // b.plast
    40008860:	52801301 	mov	w1, #0x98                  	// #152
    40008864:	17ffffde 	b	400087dc <xlat_desc+0x38>
    40008868:	d2808801 	mov	x1, #0x440                 	// #1088
    4000886c:	aa010273 	orr	x19, x19, x1
    40008870:	17fffff2 	b	40008838 <xlat_desc+0x94>
    40008874:	52800901 	mov	w1, #0x48                  	// #72
    40008878:	6a01029f 	tst	w20, w1
    4000887c:	54000060 	b.eq	40008888 <xlat_desc+0xe4>  // b.none
    40008880:	97ffffbb 	bl	4000876c <xlat_arch_regime_get_xn_desc>
    40008884:	aa000273 	orr	x19, x19, x0
    40008888:	71000abf 	cmp	w21, #0x2
    4000888c:	540001a1 	b.ne	400088c0 <xlat_desc+0x11c>  // b.any
    40008890:	12180694 	and	w20, w20, #0x300
    40008894:	710c029f 	cmp	w20, #0x300
    40008898:	540000a0 	b.eq	400088ac <xlat_desc+0x108>  // b.none
    4000889c:	b2770260 	orr	x0, x19, #0x200
    400088a0:	7108029f 	cmp	w20, #0x200
    400088a4:	b2780673 	orr	x19, x19, #0x300
    400088a8:	9a801273 	csel	x19, x19, x0, ne  // ne = any
    400088ac:	aa1303e0 	mov	x0, x19
    400088b0:	a94153f3 	ldp	x19, x20, [sp, #16]
    400088b4:	a9425bf5 	ldp	x21, x22, [sp, #32]
    400088b8:	a8c37bfd 	ldp	x29, x30, [sp], #48
    400088bc:	d65f03c0 	ret
    400088c0:	710006bf 	cmp	w21, #0x1
    400088c4:	54000060 	b.eq	400088d0 <xlat_desc+0x12c>  // b.none
    400088c8:	52801c01 	mov	w1, #0xe0                  	// #224
    400088cc:	17ffffc4 	b	400087dc <xlat_desc+0x38>
    400088d0:	d2804100 	mov	x0, #0x208                 	// #520
    400088d4:	17ffffde 	b	4000884c <xlat_desc+0xa8>

00000000400088d8 <xlat_get_min_virt_addr_space_size>:
    400088d8:	d5380740 	mrs	x0, id_aa64mmfr2_el1
    400088dc:	531c7c00 	lsr	w0, w0, #28
    400088e0:	d2a00021 	mov	x1, #0x10000               	// #65536
    400088e4:	f100041f 	cmp	x0, #0x1
    400088e8:	d2a04000 	mov	x0, #0x2000000             	// #33554432
    400088ec:	9a800020 	csel	x0, x1, x0, eq  // eq = none
    400088f0:	d65f03c0 	ret

00000000400088f4 <xlat_mmap_print>:
    400088f4:	d65f03c0 	ret

00000000400088f8 <xlat_tables_map_region>:
    400088f8:	a9b97bfd 	stp	x29, x30, [sp, #-112]!
    400088fc:	910003fd 	mov	x29, sp
    40008900:	a90153f3 	stp	x19, x20, [sp, #16]
    40008904:	a9025bf5 	stp	x21, x22, [sp, #32]
    40008908:	a90363f7 	stp	x23, x24, [sp, #48]
    4000890c:	aa0003f8 	mov	x24, x0
    40008910:	b9405000 	ldr	w0, [x0, #80]
    40008914:	a9046bf9 	stp	x25, x26, [sp, #64]
    40008918:	6b05001f 	cmp	w0, w5
    4000891c:	a90573fb 	stp	x27, x28, [sp, #80]
    40008920:	b9006fe4 	str	w4, [sp, #108]
    40008924:	54000088 	b.hi	40008934 <xlat_tables_map_region+0x3c>  // b.pmore
    40008928:	2a0503fa 	mov	w26, w5
    4000892c:	71000cbf 	cmp	w5, #0x3
    40008930:	540000a9 	b.ls	40008944 <xlat_tables_map_region+0x4c>  // b.plast
    40008934:	52804801 	mov	w1, #0x240                 	// #576
    40008938:	d0000000 	adrp	x0, 4000a000 <__TEXT_END__>
    4000893c:	913f9000 	add	x0, x0, #0xfe4
    40008940:	97ffde28 	bl	400001e0 <__assert>
    40008944:	aa0103fc 	mov	x28, x1
    40008948:	12800114 	mov	w20, #0xfffffff7            	// #-9
    4000894c:	a940d421 	ldp	x1, x21, [x1, #8]
    40008950:	1b147cb4 	mul	w20, w5, w20
    40008954:	d2800037 	mov	x23, #0x1                   	// #1
    40008958:	92800016 	mov	x22, #0xffffffffffffffff    	// #-1
    4000895c:	11009e94 	add	w20, w20, #0x27
    40008960:	110004bb 	add	w27, w5, #0x1
    40008964:	9ad422f7 	lsl	x23, x23, x20
    40008968:	8b150035 	add	x21, x1, x21
    4000896c:	eb02003f 	cmp	x1, x2
    40008970:	d10006a0 	sub	x0, x21, #0x1
    40008974:	f90033e0 	str	x0, [sp, #96]
    40008978:	cb1703e0 	neg	x0, x23
    4000897c:	9ad422d6 	lsl	x22, x22, x20
    40008980:	8a010000 	and	x0, x0, x1
    40008984:	aa3603f6 	mvn	x22, x22
    40008988:	9a828000 	csel	x0, x0, x2, hi  // hi = pmore
    4000898c:	cb020013 	sub	x19, x0, x2
    40008990:	9ad42673 	lsr	x19, x19, x20
    40008994:	b9006bf3 	str	w19, [sp, #104]
    40008998:	8b334c73 	add	x19, x3, w19, uxtw #3
    4000899c:	294d0be1 	ldp	w1, w2, [sp, #104]
    400089a0:	6b02003f 	cmp	w1, w2
    400089a4:	54000842 	b.cs	40008aac <xlat_tables_map_region+0x1b4>  // b.hs, b.nlast
    400089a8:	a9409385 	ldp	x5, x4, [x28, #8]
    400089ac:	8b170019 	add	x25, x0, x23
    400089b0:	f9400263 	ldr	x3, [x19]
    400089b4:	d1000735 	sub	x21, x25, #0x1
    400089b8:	12000461 	and	w1, w3, #0x3
    400089bc:	8b0400a4 	add	x4, x5, x4
    400089c0:	eb0000bf 	cmp	x5, x0
    400089c4:	d1000484 	sub	x4, x4, #0x1
    400089c8:	540003e8 	b.hi	40008a44 <xlat_tables_map_region+0x14c>  // b.pmore
    400089cc:	eb15009f 	cmp	x4, x21
    400089d0:	540003a3 	b.cc	40008a44 <xlat_tables_map_region+0x14c>  // b.lo, b.ul, b.last
    400089d4:	f9400382 	ldr	x2, [x28]
    400089d8:	71000f5f 	cmp	w26, #0x3
    400089dc:	cb050042 	sub	x2, x2, x5
    400089e0:	8b000042 	add	x2, x2, x0
    400089e4:	540000c1 	b.ne	400089fc <xlat_tables_map_region+0x104>  // b.any
    400089e8:	71000c3f 	cmp	w1, #0x3
    400089ec:	54000500 	b.eq	40008a8c <xlat_tables_map_region+0x194>  // b.none
    400089f0:	34000441 	cbz	w1, 40008a78 <xlat_tables_map_region+0x180>
    400089f4:	52803ae1 	mov	w1, #0x1d7                 	// #471
    400089f8:	17ffffd0 	b	40008938 <xlat_tables_map_region+0x40>
    400089fc:	71000c3f 	cmp	w1, #0x3
    40008a00:	54000880 	b.eq	40008b10 <xlat_tables_map_region+0x218>  // b.none
    40008a04:	35000181 	cbnz	w1, 40008a34 <xlat_tables_map_region+0x13c>
    40008a08:	ea16005f 	tst	x2, x22
    40008a0c:	540000a1 	b.ne	40008a20 <xlat_tables_map_region+0x128>  // b.any
    40008a10:	3400009a 	cbz	w26, 40008a20 <xlat_tables_map_region+0x128>
    40008a14:	f9401381 	ldr	x1, [x28, #32]
    40008a18:	9ad42421 	lsr	x1, x1, x20
    40008a1c:	b50002e1 	cbnz	x1, 40008a78 <xlat_tables_map_region+0x180>
    40008a20:	29450702 	ldp	w2, w1, [x24, #40]
    40008a24:	6b02003f 	cmp	w1, w2
    40008a28:	5400046b 	b.lt	40008ab4 <xlat_tables_map_region+0x1bc>  // b.tstop
    40008a2c:	52800c21 	mov	w1, #0x61                  	// #97
    40008a30:	17ffffc2 	b	40008938 <xlat_tables_map_region+0x40>
    40008a34:	7100043f 	cmp	w1, #0x1
    40008a38:	540002a0 	b.eq	40008a8c <xlat_tables_map_region+0x194>  // b.none
    40008a3c:	52803fc1 	mov	w1, #0x1fe                 	// #510
    40008a40:	17ffffbe 	b	40008938 <xlat_tables_map_region+0x40>
    40008a44:	eb1500bf 	cmp	x5, x21
    40008a48:	54000069 	b.ls	40008a54 <xlat_tables_map_region+0x15c>  // b.plast
    40008a4c:	eb04001f 	cmp	x0, x4
    40008a50:	540001e8 	b.hi	40008a8c <xlat_tables_map_region+0x194>  // b.pmore
    40008a54:	71000f5f 	cmp	w26, #0x3
    40008a58:	54000061 	b.ne	40008a64 <xlat_tables_map_region+0x16c>  // b.any
    40008a5c:	52804261 	mov	w1, #0x213                 	// #531
    40008a60:	17ffffb6 	b	40008938 <xlat_tables_map_region+0x40>
    40008a64:	34fffde1 	cbz	w1, 40008a20 <xlat_tables_map_region+0x128>
    40008a68:	71000c3f 	cmp	w1, #0x3
    40008a6c:	54000520 	b.eq	40008b10 <xlat_tables_map_region+0x218>  // b.none
    40008a70:	528043c1 	mov	w1, #0x21e                 	// #542
    40008a74:	17ffffb1 	b	40008938 <xlat_tables_map_region+0x40>
    40008a78:	b9401b81 	ldr	w1, [x28, #24]
    40008a7c:	2a1a03e3 	mov	w3, w26
    40008a80:	aa1803e0 	mov	x0, x24
    40008a84:	97ffff48 	bl	400087a4 <xlat_desc>
    40008a88:	f9000260 	str	x0, [x19]
    40008a8c:	b9406be0 	ldr	w0, [sp, #104]
    40008a90:	91002273 	add	x19, x19, #0x8
    40008a94:	11000400 	add	w0, w0, #0x1
    40008a98:	b9006be0 	str	w0, [sp, #104]
    40008a9c:	f94033e0 	ldr	x0, [sp, #96]
    40008aa0:	eb19001f 	cmp	x0, x25
    40008aa4:	aa1903e0 	mov	x0, x25
    40008aa8:	54fff7a8 	b.hi	4000899c <xlat_tables_map_region+0xa4>  // b.pmore
    40008aac:	d1000400 	sub	x0, x0, #0x1
    40008ab0:	14000011 	b	40008af4 <xlat_tables_map_region+0x1fc>
    40008ab4:	f9401303 	ldr	x3, [x24, #32]
    40008ab8:	11000422 	add	w2, w1, #0x1
    40008abc:	b9002f02 	str	w2, [x24, #44]
    40008ac0:	93747c21 	sbfiz	x1, x1, #12, #32
    40008ac4:	ab010063 	adds	x3, x3, x1
    40008ac8:	54000160 	b.eq	40008af4 <xlat_tables_map_region+0x1fc>  // b.none
    40008acc:	b2400461 	orr	x1, x3, #0x3
    40008ad0:	f9000261 	str	x1, [x19]
    40008ad4:	aa0003e2 	mov	x2, x0
    40008ad8:	2a1b03e5 	mov	w5, w27
    40008adc:	aa1803e0 	mov	x0, x24
    40008ae0:	aa1c03e1 	mov	x1, x28
    40008ae4:	52804004 	mov	w4, #0x200                 	// #512
    40008ae8:	97ffff84 	bl	400088f8 <xlat_tables_map_region>
    40008aec:	eb0002bf 	cmp	x21, x0
    40008af0:	54fffce0 	b.eq	40008a8c <xlat_tables_map_region+0x194>  // b.none
    40008af4:	a94153f3 	ldp	x19, x20, [sp, #16]
    40008af8:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40008afc:	a94363f7 	ldp	x23, x24, [sp, #48]
    40008b00:	a9446bf9 	ldp	x25, x26, [sp, #64]
    40008b04:	a94573fb 	ldp	x27, x28, [sp, #80]
    40008b08:	a8c77bfd 	ldp	x29, x30, [sp], #112
    40008b0c:	d65f03c0 	ret
    40008b10:	aa0003e2 	mov	x2, x0
    40008b14:	2a1b03e5 	mov	w5, w27
    40008b18:	92748c63 	and	x3, x3, #0xfffffffff000
    40008b1c:	aa1c03e1 	mov	x1, x28
    40008b20:	aa1803e0 	mov	x0, x24
    40008b24:	52804004 	mov	w4, #0x200                 	// #512
    40008b28:	97ffff74 	bl	400088f8 <xlat_tables_map_region>
    40008b2c:	eb15001f 	cmp	x0, x21
    40008b30:	17fffff0 	b	40008af0 <xlat_tables_map_region+0x1f8>

0000000040008b34 <xlat_tables_print>:
    40008b34:	d65f03c0 	ret
	...

0000000040009000 <sync_exception_sp_el0>:
    40009000:	17ffe0b1 	b	400012c4 <report_unhandled_exception>
	...

0000000040009080 <irq_sp_el0>:
    40009080:	17ffe09b 	b	400012ec <report_unhandled_interrupt>
	...

0000000040009100 <fiq_sp_el0>:
    40009100:	17ffe07b 	b	400012ec <report_unhandled_interrupt>
	...

0000000040009180 <serror_sp_el0>:
    40009180:	97ffdfe3 	bl	4000110c <plat_handle_el3_ea>
    40009184:	d503201f 	nop
	...

0000000040009200 <sync_exception_sp_elx>:
    40009200:	17ffe031 	b	400012c4 <report_unhandled_exception>
	...

0000000040009280 <irq_sp_elx>:
    40009280:	17ffe01b 	b	400012ec <report_unhandled_interrupt>
	...

0000000040009300 <fiq_sp_elx>:
    40009300:	17ffdffb 	b	400012ec <report_unhandled_interrupt>
	...

0000000040009380 <serror_sp_elx>:
    40009380:	f9007bfe 	str	x30, [sp, #240]
    40009384:	f9409bfe 	ldr	x30, [sp, #304]
    40009388:	b500005e 	cbnz	x30, 40009390 <exp_from_EL3>
    4000938c:	17ffdedf 	b	40000f08 <handle_lower_el_async_ea>

0000000040009390 <exp_from_EL3>:
    40009390:	97ffdf5f 	bl	4000110c <plat_handle_el3_ea>
    40009394:	d503201f 	nop
	...

0000000040009400 <sync_exception_aarch64>:
    40009400:	a90efbfd 	stp	x29, x30, [sp, #232]
    40009404:	97ffdfed 	bl	400013b8 <save_and_update_ptw_el1_sys_regs>
    40009408:	a94efbfd 	ldp	x29, x30, [sp, #232]
    4000940c:	d5033f9f 	dsb	sy
    40009410:	d50344ff 	msr	daifclr, #0x4
    40009414:	d5033fdf 	isb
    40009418:	f9007bfe 	str	x30, [sp, #240]
    4000941c:	d280003e 	mov	x30, #0x1                   	// #1
    40009420:	f9009bfe 	str	x30, [sp, #304]
    40009424:	d5033fbf 	dmb	sy
    40009428:	d53e521e 	mrs	x30, esr_el3
    4000942c:	d35a7fde 	ubfx	x30, x30, #26, #6
    40009430:	f1004fdf 	cmp	x30, #0x13
    40009434:	54fc0020 	b.eq	40001438 <smc_handler>  // b.none
    40009438:	f1005fdf 	cmp	x30, #0x17
    4000943c:	54fc0000 	b.eq	4000143c <smc_handler64>  // b.none
    40009440:	f9407bfe 	ldr	x30, [sp, #240]
    40009444:	17ffdeb7 	b	40000f20 <enter_lower_el_sync_ea>
	...

0000000040009480 <irq_aarch64>:
    40009480:	a90efbfd 	stp	x29, x30, [sp, #232]
    40009484:	97ffdfcd 	bl	400013b8 <save_and_update_ptw_el1_sys_regs>
    40009488:	a94efbfd 	ldp	x29, x30, [sp, #232]
    4000948c:	d5033f9f 	dsb	sy
    40009490:	d50344ff 	msr	daifclr, #0x4
    40009494:	d5033fdf 	isb
    40009498:	f9007bfe 	str	x30, [sp, #240]
    4000949c:	d280003e 	mov	x30, #0x1                   	// #1
    400094a0:	f9009bfe 	str	x30, [sp, #304]
    400094a4:	d5033fbf 	dmb	sy
    400094a8:	97ffdf3a 	bl	40001190 <prepare_el3_entry>
    400094ac:	d53e4000 	mrs	x0, spsr_el3
    400094b0:	d53e4021 	mrs	x1, elr_el3
    400094b4:	a91187e0 	stp	x0, x1, [sp, #280]
    400094b8:	f9408be2 	ldr	x2, [sp, #272]
    400094bc:	910003f4 	mov	x20, sp
    400094c0:	d50040bf 	msr	spsel, #0x0
    400094c4:	9100005f 	mov	sp, x2
    400094c8:	97ffefbb 	bl	400053b4 <plat_ic_get_pending_interrupt_type>
    400094cc:	f1000c1f 	cmp	x0, #0x3
    400094d0:	54000140 	b.eq	400094f8 <interrupt_exit_irq_aarch64>  // b.none
    400094d4:	97ffebf3 	bl	400044a0 <get_interrupt_type_handler>
    400094d8:	b4000100 	cbz	x0, 400094f8 <interrupt_exit_irq_aarch64>
    400094dc:	aa0003f5 	mov	x21, x0
    400094e0:	b2407fe0 	mov	x0, #0xffffffff            	// #4294967295
    400094e4:	d53e1102 	mrs	x2, scr_el3
    400094e8:	d3400041 	ubfx	x1, x2, #0, #1
    400094ec:	aa1403e2 	mov	x2, x20
    400094f0:	aa1f03e3 	mov	x3, xzr
    400094f4:	d63f02a0 	blr	x21

00000000400094f8 <interrupt_exit_irq_aarch64>:
    400094f8:	17ffddb9 	b	40000bdc <el3_exit>
    400094fc:	00000000 	.word	0x00000000

0000000040009500 <fiq_aarch64>:
    40009500:	a90efbfd 	stp	x29, x30, [sp, #232]
    40009504:	97ffdfad 	bl	400013b8 <save_and_update_ptw_el1_sys_regs>
    40009508:	a94efbfd 	ldp	x29, x30, [sp, #232]
    4000950c:	d5033f9f 	dsb	sy
    40009510:	d50344ff 	msr	daifclr, #0x4
    40009514:	d5033fdf 	isb
    40009518:	f9007bfe 	str	x30, [sp, #240]
    4000951c:	d280003e 	mov	x30, #0x1                   	// #1
    40009520:	f9009bfe 	str	x30, [sp, #304]
    40009524:	d5033fbf 	dmb	sy
    40009528:	97ffdf1a 	bl	40001190 <prepare_el3_entry>
    4000952c:	d53e4000 	mrs	x0, spsr_el3
    40009530:	d53e4021 	mrs	x1, elr_el3
    40009534:	a91187e0 	stp	x0, x1, [sp, #280]
    40009538:	f9408be2 	ldr	x2, [sp, #272]
    4000953c:	910003f4 	mov	x20, sp
    40009540:	d50040bf 	msr	spsel, #0x0
    40009544:	9100005f 	mov	sp, x2
    40009548:	97ffef9b 	bl	400053b4 <plat_ic_get_pending_interrupt_type>
    4000954c:	f1000c1f 	cmp	x0, #0x3
    40009550:	54000140 	b.eq	40009578 <interrupt_exit_fiq_aarch64>  // b.none
    40009554:	97ffebd3 	bl	400044a0 <get_interrupt_type_handler>
    40009558:	b4000100 	cbz	x0, 40009578 <interrupt_exit_fiq_aarch64>
    4000955c:	aa0003f5 	mov	x21, x0
    40009560:	b2407fe0 	mov	x0, #0xffffffff            	// #4294967295
    40009564:	d53e1102 	mrs	x2, scr_el3
    40009568:	d3400041 	ubfx	x1, x2, #0, #1
    4000956c:	aa1403e2 	mov	x2, x20
    40009570:	aa1f03e3 	mov	x3, xzr
    40009574:	d63f02a0 	blr	x21

0000000040009578 <interrupt_exit_fiq_aarch64>:
    40009578:	17ffdd99 	b	40000bdc <el3_exit>
    4000957c:	00000000 	.word	0x00000000

0000000040009580 <serror_aarch64>:
    40009580:	a90efbfd 	stp	x29, x30, [sp, #232]
    40009584:	97ffdf8d 	bl	400013b8 <save_and_update_ptw_el1_sys_regs>
    40009588:	a94efbfd 	ldp	x29, x30, [sp, #232]
    4000958c:	d5033f9f 	dsb	sy
    40009590:	d50344ff 	msr	daifclr, #0x4
    40009594:	d5033fdf 	isb
    40009598:	f9007bfe 	str	x30, [sp, #240]
    4000959c:	d280003e 	mov	x30, #0x1                   	// #1
    400095a0:	f9009bfe 	str	x30, [sp, #304]
    400095a4:	d5033fbf 	dmb	sy
    400095a8:	17ffde58 	b	40000f08 <handle_lower_el_async_ea>
	...

0000000040009600 <sync_exception_aarch32>:
    40009600:	a90efbfd 	stp	x29, x30, [sp, #232]
    40009604:	97ffdf6d 	bl	400013b8 <save_and_update_ptw_el1_sys_regs>
    40009608:	a94efbfd 	ldp	x29, x30, [sp, #232]
    4000960c:	d5033f9f 	dsb	sy
    40009610:	d50344ff 	msr	daifclr, #0x4
    40009614:	d5033fdf 	isb
    40009618:	f9007bfe 	str	x30, [sp, #240]
    4000961c:	d280003e 	mov	x30, #0x1                   	// #1
    40009620:	f9009bfe 	str	x30, [sp, #304]
    40009624:	d5033fbf 	dmb	sy
    40009628:	d53e521e 	mrs	x30, esr_el3
    4000962c:	d35a7fde 	ubfx	x30, x30, #26, #6
    40009630:	f1004fdf 	cmp	x30, #0x13
    40009634:	54fbf020 	b.eq	40001438 <smc_handler>  // b.none
    40009638:	f1005fdf 	cmp	x30, #0x17
    4000963c:	54fbf000 	b.eq	4000143c <smc_handler64>  // b.none
    40009640:	f9407bfe 	ldr	x30, [sp, #240]
    40009644:	17ffde37 	b	40000f20 <enter_lower_el_sync_ea>
	...

0000000040009680 <irq_aarch32>:
    40009680:	a90efbfd 	stp	x29, x30, [sp, #232]
    40009684:	97ffdf4d 	bl	400013b8 <save_and_update_ptw_el1_sys_regs>
    40009688:	a94efbfd 	ldp	x29, x30, [sp, #232]
    4000968c:	d5033f9f 	dsb	sy
    40009690:	d50344ff 	msr	daifclr, #0x4
    40009694:	d5033fdf 	isb
    40009698:	f9007bfe 	str	x30, [sp, #240]
    4000969c:	d280003e 	mov	x30, #0x1                   	// #1
    400096a0:	f9009bfe 	str	x30, [sp, #304]
    400096a4:	d5033fbf 	dmb	sy
    400096a8:	97ffdeba 	bl	40001190 <prepare_el3_entry>
    400096ac:	d53e4000 	mrs	x0, spsr_el3
    400096b0:	d53e4021 	mrs	x1, elr_el3
    400096b4:	a91187e0 	stp	x0, x1, [sp, #280]
    400096b8:	f9408be2 	ldr	x2, [sp, #272]
    400096bc:	910003f4 	mov	x20, sp
    400096c0:	d50040bf 	msr	spsel, #0x0
    400096c4:	9100005f 	mov	sp, x2
    400096c8:	97ffef3b 	bl	400053b4 <plat_ic_get_pending_interrupt_type>
    400096cc:	f1000c1f 	cmp	x0, #0x3
    400096d0:	54000140 	b.eq	400096f8 <interrupt_exit_irq_aarch32>  // b.none
    400096d4:	97ffeb73 	bl	400044a0 <get_interrupt_type_handler>
    400096d8:	b4000100 	cbz	x0, 400096f8 <interrupt_exit_irq_aarch32>
    400096dc:	aa0003f5 	mov	x21, x0
    400096e0:	b2407fe0 	mov	x0, #0xffffffff            	// #4294967295
    400096e4:	d53e1102 	mrs	x2, scr_el3
    400096e8:	d3400041 	ubfx	x1, x2, #0, #1
    400096ec:	aa1403e2 	mov	x2, x20
    400096f0:	aa1f03e3 	mov	x3, xzr
    400096f4:	d63f02a0 	blr	x21

00000000400096f8 <interrupt_exit_irq_aarch32>:
    400096f8:	17ffdd39 	b	40000bdc <el3_exit>
    400096fc:	00000000 	.word	0x00000000

0000000040009700 <fiq_aarch32>:
    40009700:	a90efbfd 	stp	x29, x30, [sp, #232]
    40009704:	97ffdf2d 	bl	400013b8 <save_and_update_ptw_el1_sys_regs>
    40009708:	a94efbfd 	ldp	x29, x30, [sp, #232]
    4000970c:	d5033f9f 	dsb	sy
    40009710:	d50344ff 	msr	daifclr, #0x4
    40009714:	d5033fdf 	isb
    40009718:	f9007bfe 	str	x30, [sp, #240]
    4000971c:	d280003e 	mov	x30, #0x1                   	// #1
    40009720:	f9009bfe 	str	x30, [sp, #304]
    40009724:	d5033fbf 	dmb	sy
    40009728:	97ffde9a 	bl	40001190 <prepare_el3_entry>
    4000972c:	d53e4000 	mrs	x0, spsr_el3
    40009730:	d53e4021 	mrs	x1, elr_el3
    40009734:	a91187e0 	stp	x0, x1, [sp, #280]
    40009738:	f9408be2 	ldr	x2, [sp, #272]
    4000973c:	910003f4 	mov	x20, sp
    40009740:	d50040bf 	msr	spsel, #0x0
    40009744:	9100005f 	mov	sp, x2
    40009748:	97ffef1b 	bl	400053b4 <plat_ic_get_pending_interrupt_type>
    4000974c:	f1000c1f 	cmp	x0, #0x3
    40009750:	54000140 	b.eq	40009778 <interrupt_exit_fiq_aarch32>  // b.none
    40009754:	97ffeb53 	bl	400044a0 <get_interrupt_type_handler>
    40009758:	b4000100 	cbz	x0, 40009778 <interrupt_exit_fiq_aarch32>
    4000975c:	aa0003f5 	mov	x21, x0
    40009760:	b2407fe0 	mov	x0, #0xffffffff            	// #4294967295
    40009764:	d53e1102 	mrs	x2, scr_el3
    40009768:	d3400041 	ubfx	x1, x2, #0, #1
    4000976c:	aa1403e2 	mov	x2, x20
    40009770:	aa1f03e3 	mov	x3, xzr
    40009774:	d63f02a0 	blr	x21

0000000040009778 <interrupt_exit_fiq_aarch32>:
    40009778:	17ffdd19 	b	40000bdc <el3_exit>
    4000977c:	00000000 	.word	0x00000000

0000000040009780 <serror_aarch32>:
    40009780:	a90efbfd 	stp	x29, x30, [sp, #232]
    40009784:	97ffdf0d 	bl	400013b8 <save_and_update_ptw_el1_sys_regs>
    40009788:	a94efbfd 	ldp	x29, x30, [sp, #232]
    4000978c:	d5033f9f 	dsb	sy
    40009790:	d50344ff 	msr	daifclr, #0x4
    40009794:	d5033fdf 	isb
    40009798:	f9007bfe 	str	x30, [sp, #240]
    4000979c:	d280003e 	mov	x30, #0x1                   	// #1
    400097a0:	f9009bfe 	str	x30, [sp, #304]
    400097a4:	d5033fbf 	dmb	sy
    400097a8:	17ffddd8 	b	40000f08 <handle_lower_el_async_ea>
	...
