// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vtestharness.h for the primary calling header

#include "Vtestharness__pch.h"
#include "Vtestharness__Syms.h"
#include "Vtestharness___024root.h"

extern const VlWide<16>/*511:0*/ Vtestharness__ConstPool__CONST_h93e1b771_0;

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__65(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__65\n"); );
    // Init
    QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0;
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 = 0;
    QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0;
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 = 0;
    QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0;
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 = 0;
    QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0;
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 = 0;
    VlWide<49>/*1567:0*/ __Vtemp_58;
    VlWide<65>/*2079:0*/ __Vtemp_59;
    VlWide<16>/*511:0*/ __Vtemp_60;
    VlWide<49>/*1567:0*/ __Vtemp_63;
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[0U] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__0__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            << 1U) | (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.ready_o));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[1U] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__0__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            >> 0x1fU) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_q)
                                    ? (((QData)((IData)(
                                                        (1U 
                                                         & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                        << 0x20U) | (QData)((IData)(
                                                                    (1U 
                                                                     & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                    : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__0__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                  >> 0x20U)) << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[2U] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__1__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            << 2U) | (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.ready_o) 
                       << 1U) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_q)
                                            ? (((QData)((IData)(
                                                                (1U 
                                                                 & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                                << 0x20U) 
                                               | (QData)((IData)(
                                                                 (1U 
                                                                  & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                            : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__0__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                          >> 0x20U)) 
                                 >> 0x1fU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[3U] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__1__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            >> 0x1eU) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_q)
                                    ? (((QData)((IData)(
                                                        (1U 
                                                         & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                        << 0x20U) | (QData)((IData)(
                                                                    (1U 
                                                                     & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                    : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__1__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                  >> 0x20U)) << 2U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[4U] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__2__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            << 3U) | (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.ready_o) 
                       << 2U) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_q)
                                            ? (((QData)((IData)(
                                                                (1U 
                                                                 & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                                << 0x20U) 
                                               | (QData)((IData)(
                                                                 (1U 
                                                                  & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                            : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__1__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                          >> 0x20U)) 
                                 >> 0x1eU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[5U] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__2__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            >> 0x1dU) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_q)
                                    ? (((QData)((IData)(
                                                        (1U 
                                                         & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                        << 0x20U) | (QData)((IData)(
                                                                    (1U 
                                                                     & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                    : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__2__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                  >> 0x20U)) << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[6U] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__3__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            << 4U) | (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.ready_o) 
                       << 3U) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_q)
                                            ? (((QData)((IData)(
                                                                (1U 
                                                                 & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                                << 0x20U) 
                                               | (QData)((IData)(
                                                                 (1U 
                                                                  & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                            : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__2__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                          >> 0x20U)) 
                                 >> 0x1dU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[7U] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__3__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            >> 0x1cU) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_q)
                                    ? (((QData)((IData)(
                                                        (1U 
                                                         & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                        << 0x20U) | (QData)((IData)(
                                                                    (1U 
                                                                     & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                    : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__3__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                  >> 0x20U)) << 4U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[8U] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__4__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            << 5U) | (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.ready_o) 
                       << 4U) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_q)
                                            ? (((QData)((IData)(
                                                                (1U 
                                                                 & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                                << 0x20U) 
                                               | (QData)((IData)(
                                                                 (1U 
                                                                  & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                            : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__3__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                          >> 0x20U)) 
                                 >> 0x1cU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[9U] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__4__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            >> 0x1bU) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_q)
                                    ? (((QData)((IData)(
                                                        (1U 
                                                         & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                        << 0x20U) | (QData)((IData)(
                                                                    (1U 
                                                                     & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                    : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__4__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                  >> 0x20U)) << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[0xaU] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__5__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            << 6U) | (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.ready_o) 
                       << 5U) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_q)
                                            ? (((QData)((IData)(
                                                                (1U 
                                                                 & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                                << 0x20U) 
                                               | (QData)((IData)(
                                                                 (1U 
                                                                  & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                            : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__4__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                          >> 0x20U)) 
                                 >> 0x1bU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[0xbU] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__5__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            >> 0x1aU) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_q)
                                    ? (((QData)((IData)(
                                                        (1U 
                                                         & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                        << 0x20U) | (QData)((IData)(
                                                                    (1U 
                                                                     & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                    : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__5__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                  >> 0x20U)) << 6U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[0xcU] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__6__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            << 7U) | (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.ready_o) 
                       << 6U) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_q)
                                            ? (((QData)((IData)(
                                                                (1U 
                                                                 & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                                << 0x20U) 
                                               | (QData)((IData)(
                                                                 (1U 
                                                                  & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                            : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__5__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                          >> 0x20U)) 
                                 >> 0x1aU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[0xdU] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__6__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            >> 0x19U) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_q)
                                    ? (((QData)((IData)(
                                                        (1U 
                                                         & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                        << 0x20U) | (QData)((IData)(
                                                                    (1U 
                                                                     & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                    : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__6__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                  >> 0x20U)) << 7U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[0xeU] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__7__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            << 8U) | (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.ready_o) 
                       << 7U) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_q)
                                            ? (((QData)((IData)(
                                                                (1U 
                                                                 & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                                << 0x20U) 
                                               | (QData)((IData)(
                                                                 (1U 
                                                                  & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                            : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__6__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                          >> 0x20U)) 
                                 >> 0x19U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[0xfU] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__7__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            >> 0x18U) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_q)
                                    ? (((QData)((IData)(
                                                        (1U 
                                                         & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                        << 0x20U) | (QData)((IData)(
                                                                    (1U 
                                                                     & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                    : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__7__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                  >> 0x20U)) << 8U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[0x10U] 
        = ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__7__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                    >> 0x20U)) >> 0x18U);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[0U] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__8__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            << 1U) | (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.ready_o));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[1U] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__8__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            >> 0x1fU) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_q)
                                    ? (((QData)((IData)(
                                                        (1U 
                                                         & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                        << 0x20U) | (QData)((IData)(
                                                                    (1U 
                                                                     & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                    : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__8__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                  >> 0x20U)) << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[2U] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__9__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            << 2U) | (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.ready_o) 
                       << 1U) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_q)
                                            ? (((QData)((IData)(
                                                                (1U 
                                                                 & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                                << 0x20U) 
                                               | (QData)((IData)(
                                                                 (1U 
                                                                  & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                            : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__8__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                          >> 0x20U)) 
                                 >> 0x1fU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[3U] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__9__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            >> 0x1eU) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_q)
                                    ? (((QData)((IData)(
                                                        (1U 
                                                         & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                        << 0x20U) | (QData)((IData)(
                                                                    (1U 
                                                                     & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                    : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__9__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                  >> 0x20U)) << 2U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[4U] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__10__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            << 3U) | (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.ready_o) 
                       << 2U) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_q)
                                            ? (((QData)((IData)(
                                                                (1U 
                                                                 & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                                << 0x20U) 
                                               | (QData)((IData)(
                                                                 (1U 
                                                                  & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                            : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__9__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                          >> 0x20U)) 
                                 >> 0x1eU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[5U] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__10__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            >> 0x1dU) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_q)
                                    ? (((QData)((IData)(
                                                        (1U 
                                                         & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                        << 0x20U) | (QData)((IData)(
                                                                    (1U 
                                                                     & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                    : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__10__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                  >> 0x20U)) << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[6U] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__11__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            << 4U) | (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.ready_o) 
                       << 3U) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_q)
                                            ? (((QData)((IData)(
                                                                (1U 
                                                                 & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                                << 0x20U) 
                                               | (QData)((IData)(
                                                                 (1U 
                                                                  & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                            : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__10__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                          >> 0x20U)) 
                                 >> 0x1dU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[7U] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__11__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            >> 0x1cU) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_q)
                                    ? (((QData)((IData)(
                                                        (1U 
                                                         & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                        << 0x20U) | (QData)((IData)(
                                                                    (1U 
                                                                     & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                    : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__11__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                  >> 0x20U)) << 4U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[8U] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__12__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            << 5U) | (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.ready_o) 
                       << 4U) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_q)
                                            ? (((QData)((IData)(
                                                                (1U 
                                                                 & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                                << 0x20U) 
                                               | (QData)((IData)(
                                                                 (1U 
                                                                  & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                            : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__11__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                          >> 0x20U)) 
                                 >> 0x1cU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[9U] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__12__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            >> 0x1bU) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_q)
                                    ? (((QData)((IData)(
                                                        (1U 
                                                         & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                        << 0x20U) | (QData)((IData)(
                                                                    (1U 
                                                                     & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                    : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__12__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                  >> 0x20U)) << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[0xaU] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__13__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            << 6U) | (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.ready_o) 
                       << 5U) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_q)
                                            ? (((QData)((IData)(
                                                                (1U 
                                                                 & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                                << 0x20U) 
                                               | (QData)((IData)(
                                                                 (1U 
                                                                  & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                            : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__12__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                          >> 0x20U)) 
                                 >> 0x1bU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[0xbU] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__13__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            >> 0x1aU) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_q)
                                    ? (((QData)((IData)(
                                                        (1U 
                                                         & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                        << 0x20U) | (QData)((IData)(
                                                                    (1U 
                                                                     & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                    : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__13__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                  >> 0x20U)) << 6U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[0xcU] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__14__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            << 7U) | (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.ready_o) 
                       << 6U) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_q)
                                            ? (((QData)((IData)(
                                                                (1U 
                                                                 & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                                << 0x20U) 
                                               | (QData)((IData)(
                                                                 (1U 
                                                                  & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                            : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__13__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                          >> 0x20U)) 
                                 >> 0x1aU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[0xdU] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__14__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            >> 0x19U) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_q)
                                    ? (((QData)((IData)(
                                                        (1U 
                                                         & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                        << 0x20U) | (QData)((IData)(
                                                                    (1U 
                                                                     & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                    : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__14__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                  >> 0x20U)) << 7U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[0xeU] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__15__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            << 8U) | (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.ready_o) 
                       << 7U) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_q)
                                            ? (((QData)((IData)(
                                                                (1U 
                                                                 & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                                << 0x20U) 
                                               | (QData)((IData)(
                                                                 (1U 
                                                                  & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                            : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__14__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                          >> 0x20U)) 
                                 >> 0x19U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[0xfU] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__15__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            >> 0x18U) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_q)
                                    ? (((QData)((IData)(
                                                        (1U 
                                                         & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                        << 0x20U) | (QData)((IData)(
                                                                    (1U 
                                                                     & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                    : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__15__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                  >> 0x20U)) << 8U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[0x10U] 
        = ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__15__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                    >> 0x20U)) >> 0x18U);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[0U] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__16__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            << 1U) | (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.ready_o));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[1U] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__16__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            >> 0x1fU) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_q)
                                    ? (((QData)((IData)(
                                                        (1U 
                                                         & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                        << 0x20U) | (QData)((IData)(
                                                                    (1U 
                                                                     & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                    : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__16__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                  >> 0x20U)) << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[2U] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__17__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            << 2U) | (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.ready_o) 
                       << 1U) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_q)
                                            ? (((QData)((IData)(
                                                                (1U 
                                                                 & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                                << 0x20U) 
                                               | (QData)((IData)(
                                                                 (1U 
                                                                  & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                            : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__16__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                          >> 0x20U)) 
                                 >> 0x1fU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[3U] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__17__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            >> 0x1eU) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_q)
                                    ? (((QData)((IData)(
                                                        (1U 
                                                         & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                        << 0x20U) | (QData)((IData)(
                                                                    (1U 
                                                                     & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                    : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__17__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                  >> 0x20U)) << 2U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[4U] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__18__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            << 3U) | (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.ready_o) 
                       << 2U) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_q)
                                            ? (((QData)((IData)(
                                                                (1U 
                                                                 & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                                << 0x20U) 
                                               | (QData)((IData)(
                                                                 (1U 
                                                                  & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                            : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__17__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                          >> 0x20U)) 
                                 >> 0x1eU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[5U] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__18__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            >> 0x1dU) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_q)
                                    ? (((QData)((IData)(
                                                        (1U 
                                                         & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                        << 0x20U) | (QData)((IData)(
                                                                    (1U 
                                                                     & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                    : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__18__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                  >> 0x20U)) << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[6U] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__19__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            << 4U) | (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.ready_o) 
                       << 3U) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_q)
                                            ? (((QData)((IData)(
                                                                (1U 
                                                                 & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                                << 0x20U) 
                                               | (QData)((IData)(
                                                                 (1U 
                                                                  & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                            : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__18__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                          >> 0x20U)) 
                                 >> 0x1dU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[7U] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__19__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            >> 0x1cU) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_q)
                                    ? (((QData)((IData)(
                                                        (1U 
                                                         & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                        << 0x20U) | (QData)((IData)(
                                                                    (1U 
                                                                     & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                    : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__19__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                  >> 0x20U)) << 4U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[8U] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__20__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            << 5U) | (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.ready_o) 
                       << 4U) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_q)
                                            ? (((QData)((IData)(
                                                                (1U 
                                                                 & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                                << 0x20U) 
                                               | (QData)((IData)(
                                                                 (1U 
                                                                  & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                            : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__19__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                          >> 0x20U)) 
                                 >> 0x1cU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[9U] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__20__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            >> 0x1bU) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_q)
                                    ? (((QData)((IData)(
                                                        (1U 
                                                         & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                        << 0x20U) | (QData)((IData)(
                                                                    (1U 
                                                                     & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                    : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__20__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                  >> 0x20U)) << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[0xaU] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__21__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            << 6U) | (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.ready_o) 
                       << 5U) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_q)
                                            ? (((QData)((IData)(
                                                                (1U 
                                                                 & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                                << 0x20U) 
                                               | (QData)((IData)(
                                                                 (1U 
                                                                  & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                            : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__20__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                          >> 0x20U)) 
                                 >> 0x1bU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[0xbU] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__21__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            >> 0x1aU) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_q)
                                    ? (((QData)((IData)(
                                                        (1U 
                                                         & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                        << 0x20U) | (QData)((IData)(
                                                                    (1U 
                                                                     & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                    : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__21__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                  >> 0x20U)) << 6U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[0xcU] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__22__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            << 7U) | (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.ready_o) 
                       << 6U) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_q)
                                            ? (((QData)((IData)(
                                                                (1U 
                                                                 & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                                << 0x20U) 
                                               | (QData)((IData)(
                                                                 (1U 
                                                                  & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                            : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__21__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                          >> 0x20U)) 
                                 >> 0x1aU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[0xdU] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__22__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            >> 0x19U) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_q)
                                    ? (((QData)((IData)(
                                                        (1U 
                                                         & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                        << 0x20U) | (QData)((IData)(
                                                                    (1U 
                                                                     & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                    : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__22__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                  >> 0x20U)) << 7U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[0xeU] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__23__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            << 8U) | (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.ready_o) 
                       << 7U) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_q)
                                            ? (((QData)((IData)(
                                                                (1U 
                                                                 & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                                << 0x20U) 
                                               | (QData)((IData)(
                                                                 (1U 
                                                                  & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                            : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__22__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                          >> 0x20U)) 
                                 >> 0x19U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[0xfU] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__23__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            >> 0x18U) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_q)
                                    ? (((QData)((IData)(
                                                        (1U 
                                                         & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                        << 0x20U) | (QData)((IData)(
                                                                    (1U 
                                                                     & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                    : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__23__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                  >> 0x20U)) << 8U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[0x10U] 
        = ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__23__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                    >> 0x20U)) >> 0x18U);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[0U] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__24__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            << 1U) | (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.ready_o));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[1U] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__24__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            >> 0x1fU) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_q)
                                    ? (((QData)((IData)(
                                                        (1U 
                                                         & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                        << 0x20U) | (QData)((IData)(
                                                                    (1U 
                                                                     & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                    : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__24__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                  >> 0x20U)) << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[2U] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__25__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            << 2U) | (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.ready_o) 
                       << 1U) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_q)
                                            ? (((QData)((IData)(
                                                                (1U 
                                                                 & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                                << 0x20U) 
                                               | (QData)((IData)(
                                                                 (1U 
                                                                  & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                            : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__24__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                          >> 0x20U)) 
                                 >> 0x1fU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[3U] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__25__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            >> 0x1eU) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_q)
                                    ? (((QData)((IData)(
                                                        (1U 
                                                         & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                        << 0x20U) | (QData)((IData)(
                                                                    (1U 
                                                                     & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                    : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__25__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                  >> 0x20U)) << 2U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[4U] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__26__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            << 3U) | (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.ready_o) 
                       << 2U) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_q)
                                            ? (((QData)((IData)(
                                                                (1U 
                                                                 & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                                << 0x20U) 
                                               | (QData)((IData)(
                                                                 (1U 
                                                                  & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                            : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__25__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                          >> 0x20U)) 
                                 >> 0x1eU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[5U] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__26__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            >> 0x1dU) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_q)
                                    ? (((QData)((IData)(
                                                        (1U 
                                                         & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                        << 0x20U) | (QData)((IData)(
                                                                    (1U 
                                                                     & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                    : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__26__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                  >> 0x20U)) << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[6U] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__27__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            << 4U) | (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.ready_o) 
                       << 3U) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_q)
                                            ? (((QData)((IData)(
                                                                (1U 
                                                                 & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                                << 0x20U) 
                                               | (QData)((IData)(
                                                                 (1U 
                                                                  & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                            : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__26__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                          >> 0x20U)) 
                                 >> 0x1dU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[7U] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__27__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            >> 0x1cU) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_q)
                                    ? (((QData)((IData)(
                                                        (1U 
                                                         & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                        << 0x20U) | (QData)((IData)(
                                                                    (1U 
                                                                     & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                    : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__27__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                  >> 0x20U)) << 4U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[8U] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__28__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            << 5U) | (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.ready_o) 
                       << 4U) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_q)
                                            ? (((QData)((IData)(
                                                                (1U 
                                                                 & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                                << 0x20U) 
                                               | (QData)((IData)(
                                                                 (1U 
                                                                  & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                            : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__27__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                          >> 0x20U)) 
                                 >> 0x1cU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[9U] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__28__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            >> 0x1bU) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_q)
                                    ? (((QData)((IData)(
                                                        (1U 
                                                         & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                        << 0x20U) | (QData)((IData)(
                                                                    (1U 
                                                                     & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                    : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__28__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                  >> 0x20U)) << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[0xaU] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__29__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            << 6U) | (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.ready_o) 
                       << 5U) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_q)
                                            ? (((QData)((IData)(
                                                                (1U 
                                                                 & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                                << 0x20U) 
                                               | (QData)((IData)(
                                                                 (1U 
                                                                  & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                            : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__28__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                          >> 0x20U)) 
                                 >> 0x1bU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[0xbU] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__29__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            >> 0x1aU) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_q)
                                    ? (((QData)((IData)(
                                                        (1U 
                                                         & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                        << 0x20U) | (QData)((IData)(
                                                                    (1U 
                                                                     & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                    : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__29__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                  >> 0x20U)) << 6U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[0xcU] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__30__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            << 7U) | (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.ready_o) 
                       << 6U) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_q)
                                            ? (((QData)((IData)(
                                                                (1U 
                                                                 & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                                << 0x20U) 
                                               | (QData)((IData)(
                                                                 (1U 
                                                                  & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                            : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__29__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                          >> 0x20U)) 
                                 >> 0x1aU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[0xdU] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__30__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            >> 0x19U) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_q)
                                    ? (((QData)((IData)(
                                                        (1U 
                                                         & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                        << 0x20U) | (QData)((IData)(
                                                                    (1U 
                                                                     & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                    : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__30__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                  >> 0x20U)) << 7U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[0xeU] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__31__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            << 8U) | (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.ready_o) 
                       << 7U) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_q)
                                            ? (((QData)((IData)(
                                                                (1U 
                                                                 & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                                << 0x20U) 
                                               | (QData)((IData)(
                                                                 (1U 
                                                                  & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                            : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__30__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                          >> 0x20U)) 
                                 >> 0x19U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[0xfU] 
        = (((IData)(((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__31__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q)) 
            >> 0x18U) | ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_q)
                                    ? (((QData)((IData)(
                                                        (1U 
                                                         & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                                        << 0x20U) | (QData)((IData)(
                                                                    (1U 
                                                                     & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                                    : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__31__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                                  >> 0x20U)) << 8U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[0x10U] 
        = ((IData)((((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_q)
                      ? (((QData)((IData)((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))) 
                          << 0x20U) | (QData)((IData)(
                                                      (1U 
                                                       & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.__PVT__sc_successful_q))))))
                      : vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__31__KET____DOT__i_data_mem.__PVT__i_tc_sram__DOT__rdata_q) 
                    >> 0x20U)) >> 0x18U);
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
        = (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[2U])) 
            << 0x3fU) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[1U])) 
                          << 0x1fU) | ((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[0U])) 
                                       >> 1U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U] 
        = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
              << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[1U] 
        = (((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
            >> 0x1fU) | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                                  >> 0x20U)) << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[2U] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[2U]) 
           | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                       >> 0x20U)) >> 0x1fU));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
        = (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[4U])) 
            << 0x3eU) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[3U])) 
                          << 0x1eU) | ((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[2U])) 
                                       >> 2U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[2U] 
        = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[2U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
              << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[3U] 
        = (((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
            >> 0x1fU) | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                                  >> 0x20U)) << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[4U] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[4U]) 
           | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                       >> 0x20U)) >> 0x1fU));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
        = (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[6U])) 
            << 0x3dU) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[5U])) 
                          << 0x1dU) | ((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[4U])) 
                                       >> 3U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[4U] 
        = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[4U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
              << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[5U] 
        = (((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
            >> 0x1fU) | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                                  >> 0x20U)) << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[6U] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[6U]) 
           | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                       >> 0x20U)) >> 0x1fU));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
        = (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[8U])) 
            << 0x3cU) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[7U])) 
                          << 0x1cU) | ((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[6U])) 
                                       >> 4U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[6U] 
        = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[6U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
              << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[7U] 
        = (((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
            >> 0x1fU) | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                                  >> 0x20U)) << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[8U] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[8U]) 
           | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                       >> 0x20U)) >> 0x1fU));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
        = (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[0xaU])) 
            << 0x3bU) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[9U])) 
                          << 0x1bU) | ((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[8U])) 
                                       >> 5U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[8U] 
        = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[8U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
              << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[9U] 
        = (((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
            >> 0x1fU) | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                                  >> 0x20U)) << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xaU] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xaU]) 
           | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                       >> 0x20U)) >> 0x1fU));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
        = (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[0xcU])) 
            << 0x3aU) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[0xbU])) 
                          << 0x1aU) | ((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[0xaU])) 
                                       >> 6U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xaU] 
        = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xaU]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
              << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xbU] 
        = (((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
            >> 0x1fU) | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                                  >> 0x20U)) << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xcU] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xcU]) 
           | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                       >> 0x20U)) >> 0x1fU));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
        = (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[0xeU])) 
            << 0x39U) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[0xdU])) 
                          << 0x19U) | ((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[0xcU])) 
                                       >> 7U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xcU] 
        = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xcU]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
              << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xdU] 
        = (((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
            >> 0x1fU) | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                                  >> 0x20U)) << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xeU] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xeU]) 
           | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                       >> 0x20U)) >> 0x1fU));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
        = (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[0x10U])) 
            << 0x38U) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[0xfU])) 
                          << 0x18U) | ((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[0xeU])) 
                                       >> 8U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xeU] 
        = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xeU]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
              << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xfU] 
        = (((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
            >> 0x1fU) | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                                  >> 0x20U)) << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0x10U] 
        = ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                    >> 0x20U)) >> 0x1fU);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U] 
        = (0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U]);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[0U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[1U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[2U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[2U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[3U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[3U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[4U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[4U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[5U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[5U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[6U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[6U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[7U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[7U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[8U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[8U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[9U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[9U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xaU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[0xaU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xbU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[0xbU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xcU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[0xcU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xdU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[0xdU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xeU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[0xeU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xfU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[0xfU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0x10U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp[0x10U];
    if ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U] 
            = (1U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U] 
            = (1U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U] 
            = (1U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U] 
            = (1U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U] 
            = (1U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U] 
            = (1U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U] 
            = (1U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U] 
            = (1U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0U] 
            = (0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[2U] 
            = (0xfffffffdU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[2U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[4U] 
            = (0xfffffffbU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[4U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[6U] 
            = (0xfffffff7U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[6U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[8U] 
            = (0xffffffefU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[8U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xaU] 
            = (0xffffffdfU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xaU]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xcU] 
            = (0xffffffbfU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xcU]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xeU] 
            = (0xffffff7fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xeU]);
    }
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
        = (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[2U])) 
            << 0x3fU) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[1U])) 
                          << 0x1fU) | ((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[0U])) 
                                       >> 1U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U] 
        = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
              << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[1U] 
        = (((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
            >> 0x1fU) | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                                  >> 0x20U)) << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[2U] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[2U]) 
           | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                       >> 0x20U)) >> 0x1fU));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
        = (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[4U])) 
            << 0x3eU) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[3U])) 
                          << 0x1eU) | ((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[2U])) 
                                       >> 2U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[2U] 
        = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[2U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
              << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[3U] 
        = (((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
            >> 0x1fU) | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                                  >> 0x20U)) << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[4U] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[4U]) 
           | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                       >> 0x20U)) >> 0x1fU));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
        = (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[6U])) 
            << 0x3dU) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[5U])) 
                          << 0x1dU) | ((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[4U])) 
                                       >> 3U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[4U] 
        = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[4U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
              << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[5U] 
        = (((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
            >> 0x1fU) | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                                  >> 0x20U)) << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[6U] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[6U]) 
           | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                       >> 0x20U)) >> 0x1fU));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
        = (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[8U])) 
            << 0x3cU) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[7U])) 
                          << 0x1cU) | ((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[6U])) 
                                       >> 4U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[6U] 
        = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[6U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
              << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[7U] 
        = (((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
            >> 0x1fU) | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                                  >> 0x20U)) << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[8U] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[8U]) 
           | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                       >> 0x20U)) >> 0x1fU));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
        = (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[0xaU])) 
            << 0x3bU) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[9U])) 
                          << 0x1bU) | ((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[8U])) 
                                       >> 5U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[8U] 
        = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[8U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
              << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[9U] 
        = (((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
            >> 0x1fU) | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                                  >> 0x20U)) << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xaU] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xaU]) 
           | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                       >> 0x20U)) >> 0x1fU));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
        = (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[0xcU])) 
            << 0x3aU) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[0xbU])) 
                          << 0x1aU) | ((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[0xaU])) 
                                       >> 6U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xaU] 
        = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xaU]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
              << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xbU] 
        = (((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
            >> 0x1fU) | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                                  >> 0x20U)) << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xcU] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xcU]) 
           | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                       >> 0x20U)) >> 0x1fU));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
        = (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[0xeU])) 
            << 0x39U) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[0xdU])) 
                          << 0x19U) | ((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[0xcU])) 
                                       >> 7U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xcU] 
        = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xcU]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
              << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xdU] 
        = (((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
            >> 0x1fU) | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                                  >> 0x20U)) << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xeU] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xeU]) 
           | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                       >> 0x20U)) >> 0x1fU));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
        = (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[0x10U])) 
            << 0x38U) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[0xfU])) 
                          << 0x18U) | ((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[0xeU])) 
                                       >> 8U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xeU] 
        = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xeU]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
              << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xfU] 
        = (((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
            >> 0x1fU) | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                                  >> 0x20U)) << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0x10U] 
        = ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                    >> 0x20U)) >> 0x1fU);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U] 
        = (0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U]);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[0U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[1U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[2U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[2U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[3U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[3U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[4U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[4U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[5U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[5U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[6U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[6U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[7U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[7U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[8U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[8U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[9U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[9U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xaU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[0xaU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xbU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[0xbU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xcU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[0xcU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xdU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[0xdU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xeU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[0xeU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xfU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[0xfU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0x10U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp[0x10U];
    if ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U] 
            = (1U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U] 
            = (1U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U] 
            = (1U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U] 
            = (1U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U] 
            = (1U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U] 
            = (1U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U] 
            = (1U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U] 
            = (1U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0U] 
            = (0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[2U] 
            = (0xfffffffdU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[2U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[4U] 
            = (0xfffffffbU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[4U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[6U] 
            = (0xfffffff7U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[6U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[8U] 
            = (0xffffffefU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[8U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xaU] 
            = (0xffffffdfU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xaU]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xcU] 
            = (0xffffffbfU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xcU]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xeU] 
            = (0xffffff7fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xeU]);
    }
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
        = (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[2U])) 
            << 0x3fU) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[1U])) 
                          << 0x1fU) | ((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[0U])) 
                                       >> 1U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U] 
        = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
              << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[1U] 
        = (((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
            >> 0x1fU) | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                                  >> 0x20U)) << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[2U] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[2U]) 
           | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                       >> 0x20U)) >> 0x1fU));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
        = (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[4U])) 
            << 0x3eU) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[3U])) 
                          << 0x1eU) | ((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[2U])) 
                                       >> 2U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[2U] 
        = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[2U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
              << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[3U] 
        = (((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
            >> 0x1fU) | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                                  >> 0x20U)) << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[4U] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[4U]) 
           | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                       >> 0x20U)) >> 0x1fU));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
        = (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[6U])) 
            << 0x3dU) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[5U])) 
                          << 0x1dU) | ((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[4U])) 
                                       >> 3U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[4U] 
        = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[4U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
              << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[5U] 
        = (((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
            >> 0x1fU) | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                                  >> 0x20U)) << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[6U] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[6U]) 
           | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                       >> 0x20U)) >> 0x1fU));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
        = (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[8U])) 
            << 0x3cU) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[7U])) 
                          << 0x1cU) | ((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[6U])) 
                                       >> 4U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[6U] 
        = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[6U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
              << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[7U] 
        = (((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
            >> 0x1fU) | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                                  >> 0x20U)) << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[8U] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[8U]) 
           | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                       >> 0x20U)) >> 0x1fU));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
        = (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[0xaU])) 
            << 0x3bU) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[9U])) 
                          << 0x1bU) | ((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[8U])) 
                                       >> 5U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[8U] 
        = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[8U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
              << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[9U] 
        = (((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
            >> 0x1fU) | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                                  >> 0x20U)) << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xaU] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xaU]) 
           | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                       >> 0x20U)) >> 0x1fU));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
        = (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[0xcU])) 
            << 0x3aU) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[0xbU])) 
                          << 0x1aU) | ((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[0xaU])) 
                                       >> 6U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xaU] 
        = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xaU]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
              << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xbU] 
        = (((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
            >> 0x1fU) | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                                  >> 0x20U)) << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xcU] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xcU]) 
           | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                       >> 0x20U)) >> 0x1fU));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
        = (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[0xeU])) 
            << 0x39U) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[0xdU])) 
                          << 0x19U) | ((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[0xcU])) 
                                       >> 7U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xcU] 
        = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xcU]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
              << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xdU] 
        = (((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
            >> 0x1fU) | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                                  >> 0x20U)) << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xeU] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xeU]) 
           | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                       >> 0x20U)) >> 0x1fU));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
        = (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[0x10U])) 
            << 0x38U) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[0xfU])) 
                          << 0x18U) | ((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[0xeU])) 
                                       >> 8U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xeU] 
        = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xeU]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
              << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xfU] 
        = (((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
            >> 0x1fU) | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                                  >> 0x20U)) << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0x10U] 
        = ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                    >> 0x20U)) >> 0x1fU);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U] 
        = (0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U]);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[0U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[1U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[2U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[2U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[3U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[3U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[4U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[4U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[5U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[5U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[6U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[6U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[7U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[7U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[8U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[8U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[9U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[9U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xaU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[0xaU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xbU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[0xbU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xcU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[0xcU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xdU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[0xdU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xeU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[0xeU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xfU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[0xfU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0x10U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp[0x10U];
    if ((4U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U] 
            = (1U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U] 
            = (1U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U] 
            = (1U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U] 
            = (1U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U] 
            = (1U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U] 
            = (1U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U] 
            = (1U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U] 
            = (1U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0U] 
            = (0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[2U] 
            = (0xfffffffdU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[2U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[4U] 
            = (0xfffffffbU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[4U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[6U] 
            = (0xfffffff7U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[6U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[8U] 
            = (0xffffffefU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[8U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xaU] 
            = (0xffffffdfU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xaU]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xcU] 
            = (0xffffffbfU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xcU]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xeU] 
            = (0xffffff7fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xeU]);
    }
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
        = (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[2U])) 
            << 0x3fU) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[1U])) 
                          << 0x1fU) | ((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[0U])) 
                                       >> 1U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U] 
        = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
              << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[1U] 
        = (((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
            >> 0x1fU) | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                                  >> 0x20U)) << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[2U] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[2U]) 
           | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                       >> 0x20U)) >> 0x1fU));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
        = (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[4U])) 
            << 0x3eU) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[3U])) 
                          << 0x1eU) | ((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[2U])) 
                                       >> 2U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[2U] 
        = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[2U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
              << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[3U] 
        = (((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
            >> 0x1fU) | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                                  >> 0x20U)) << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[4U] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[4U]) 
           | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                       >> 0x20U)) >> 0x1fU));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
        = (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[6U])) 
            << 0x3dU) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[5U])) 
                          << 0x1dU) | ((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[4U])) 
                                       >> 3U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[4U] 
        = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[4U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
              << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[5U] 
        = (((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
            >> 0x1fU) | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                                  >> 0x20U)) << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[6U] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[6U]) 
           | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                       >> 0x20U)) >> 0x1fU));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
        = (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[8U])) 
            << 0x3cU) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[7U])) 
                          << 0x1cU) | ((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[6U])) 
                                       >> 4U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[6U] 
        = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[6U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
              << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[7U] 
        = (((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
            >> 0x1fU) | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                                  >> 0x20U)) << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[8U] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[8U]) 
           | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                       >> 0x20U)) >> 0x1fU));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
        = (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[0xaU])) 
            << 0x3bU) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[9U])) 
                          << 0x1bU) | ((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[8U])) 
                                       >> 5U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[8U] 
        = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[8U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
              << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[9U] 
        = (((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
            >> 0x1fU) | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                                  >> 0x20U)) << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xaU] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xaU]) 
           | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                       >> 0x20U)) >> 0x1fU));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
        = (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[0xcU])) 
            << 0x3aU) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[0xbU])) 
                          << 0x1aU) | ((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[0xaU])) 
                                       >> 6U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xaU] 
        = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xaU]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
              << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xbU] 
        = (((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
            >> 0x1fU) | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                                  >> 0x20U)) << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xcU] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xcU]) 
           | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                       >> 0x20U)) >> 0x1fU));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
        = (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[0xeU])) 
            << 0x39U) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[0xdU])) 
                          << 0x19U) | ((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[0xcU])) 
                                       >> 7U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xcU] 
        = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xcU]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
              << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xdU] 
        = (((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
            >> 0x1fU) | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                                  >> 0x20U)) << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xeU] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xeU]) 
           | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                       >> 0x20U)) >> 0x1fU));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
        = (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[0x10U])) 
            << 0x38U) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[0xfU])) 
                          << 0x18U) | ((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[0xeU])) 
                                       >> 8U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xeU] 
        = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xeU]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
              << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xfU] 
        = (((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0) 
            >> 0x1fU) | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                                  >> 0x20U)) << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0x10U] 
        = ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hb245c66f__0 
                    >> 0x20U)) >> 0x1fU);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U] 
        = (0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U]);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[0U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[1U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[2U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[2U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[3U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[3U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[4U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[4U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[5U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[5U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[6U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[6U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[7U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[7U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[8U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[8U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[9U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[9U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xaU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[0xaU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xbU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[0xbU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xcU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[0xcU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xdU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[0xdU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xeU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[0xeU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xfU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[0xfU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0x10U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp[0x10U];
    if ((8U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U] 
            = (1U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U] 
            = (1U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U] 
            = (1U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U] 
            = (1U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U] 
            = (1U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U] 
            = (1U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U] 
            = (1U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U] 
            = (1U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0U] 
            = (0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[2U] 
            = (0xfffffffdU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[2U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[4U] 
            = (0xfffffffbU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[4U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[6U] 
            = (0xfffffff7U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[6U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[8U] 
            = (0xffffffefU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[8U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xaU] 
            = (0xffffffdfU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xaU]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xcU] 
            = (0xffffffbfU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xcU]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xeU] 
            = (0xffffff7fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xeU]);
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__rsp_q_ready_flat 
        = (1U & (((8U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U] 
                         << 3U)) | ((4U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U] 
                                           << 2U)) 
                                    | ((2U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U] 
                                              << 1U)) 
                                       | (1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U])))) 
                 >> (3U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0x12U] 
                           >> 0xdU))));
    __Vtemp_58[0U] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U];
    __Vtemp_58[1U] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[1U];
    __Vtemp_58[2U] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[2U];
    __Vtemp_58[3U] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[3U];
    __Vtemp_58[4U] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[4U];
    __Vtemp_58[5U] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[5U];
    __Vtemp_58[6U] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[6U];
    __Vtemp_58[7U] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[7U];
    __Vtemp_58[8U] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[8U];
    __Vtemp_58[9U] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[9U];
    __Vtemp_58[0xaU] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xaU];
    __Vtemp_58[0xbU] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xbU];
    __Vtemp_58[0xcU] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xcU];
    __Vtemp_58[0xdU] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xdU];
    __Vtemp_58[0xeU] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xeU];
    __Vtemp_58[0xfU] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xfU];
    __Vtemp_58[0x10U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U] 
                          << 1U) | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0x10U]);
    __Vtemp_58[0x11U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U] 
                          >> 0x1fU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[1U] 
                                       << 1U));
    __Vtemp_58[0x12U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[1U] 
                          >> 0x1fU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[2U] 
                                       << 1U));
    __Vtemp_58[0x13U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[2U] 
                          >> 0x1fU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[3U] 
                                       << 1U));
    __Vtemp_58[0x14U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[3U] 
                          >> 0x1fU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[4U] 
                                       << 1U));
    __Vtemp_58[0x15U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[4U] 
                          >> 0x1fU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[5U] 
                                       << 1U));
    __Vtemp_58[0x16U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[5U] 
                          >> 0x1fU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[6U] 
                                       << 1U));
    __Vtemp_58[0x17U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[6U] 
                          >> 0x1fU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[7U] 
                                       << 1U));
    __Vtemp_58[0x18U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[7U] 
                          >> 0x1fU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[8U] 
                                       << 1U));
    __Vtemp_58[0x19U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[8U] 
                          >> 0x1fU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[9U] 
                                       << 1U));
    __Vtemp_58[0x1aU] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[9U] 
                          >> 0x1fU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xaU] 
                                       << 1U));
    __Vtemp_58[0x1bU] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xaU] 
                          >> 0x1fU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xbU] 
                                       << 1U));
    __Vtemp_58[0x1cU] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xbU] 
                          >> 0x1fU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xcU] 
                                       << 1U));
    __Vtemp_58[0x1dU] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xcU] 
                          >> 0x1fU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xdU] 
                                       << 1U));
    __Vtemp_58[0x1eU] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xdU] 
                          >> 0x1fU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xeU] 
                                       << 1U));
    __Vtemp_58[0x1fU] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xeU] 
                          >> 0x1fU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xfU] 
                                       << 1U));
    __Vtemp_58[0x20U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U] 
                          << 2U) | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xfU] 
                                     >> 0x1fU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0x10U] 
                                                  << 1U)));
    __Vtemp_58[0x21U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0U] 
                          >> 0x1eU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[1U] 
                                       << 2U));
    __Vtemp_58[0x22U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[1U] 
                          >> 0x1eU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[2U] 
                                       << 2U));
    __Vtemp_58[0x23U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[2U] 
                          >> 0x1eU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[3U] 
                                       << 2U));
    __Vtemp_58[0x24U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[3U] 
                          >> 0x1eU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[4U] 
                                       << 2U));
    __Vtemp_58[0x25U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[4U] 
                          >> 0x1eU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[5U] 
                                       << 2U));
    __Vtemp_58[0x26U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[5U] 
                          >> 0x1eU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[6U] 
                                       << 2U));
    __Vtemp_58[0x27U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[6U] 
                          >> 0x1eU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[7U] 
                                       << 2U));
    __Vtemp_58[0x28U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[7U] 
                          >> 0x1eU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[8U] 
                                       << 2U));
    __Vtemp_58[0x29U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[8U] 
                          >> 0x1eU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[9U] 
                                       << 2U));
    __Vtemp_58[0x2aU] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[9U] 
                          >> 0x1eU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xaU] 
                                       << 2U));
    __Vtemp_58[0x2bU] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xaU] 
                          >> 0x1eU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xbU] 
                                       << 2U));
    __Vtemp_58[0x2cU] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xbU] 
                          >> 0x1eU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xcU] 
                                       << 2U));
    __Vtemp_58[0x2dU] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xcU] 
                          >> 0x1eU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xdU] 
                                       << 2U));
    __Vtemp_58[0x2eU] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xdU] 
                          >> 0x1eU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xeU] 
                                       << 2U));
    __Vtemp_58[0x2fU] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xeU] 
                          >> 0x1eU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xfU] 
                                       << 2U));
    __Vtemp_58[0x30U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0xfU] 
                          >> 0x1eU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o[0x10U] 
                                       << 2U));
    VL_CONCAT_WWW(2052,513,1539, __Vtemp_59, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o, __Vtemp_58);
    __Vtemp_60[0U] = (((0U == (0x1fU & ((IData)(1U) 
                                        + (0xfffU & 
                                           ((IData)(0x201U) 
                                            * (3U & 
                                               ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                >> 1U)))))))
                        ? 0U : (__Vtemp_59[((IData)(1U) 
                                            + (((IData)(1U) 
                                                + (0xfffU 
                                                   & ((IData)(0x201U) 
                                                      * 
                                                      (3U 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))) 
                                               >> 5U))] 
                                << ((IData)(0x20U) 
                                    - (0x1fU & ((IData)(1U) 
                                                + (0xfffU 
                                                   & ((IData)(0x201U) 
                                                      * 
                                                      (3U 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))))))) 
                      | (__Vtemp_59[(((IData)(1U) + 
                                      (0xfffU & ((IData)(0x201U) 
                                                 * 
                                                 (3U 
                                                  & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                     >> 1U))))) 
                                     >> 5U)] >> (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x201U) 
                                                        * 
                                                        (3U 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U))))))));
    __Vtemp_60[1U] = (((0U == (0x1fU & ((IData)(1U) 
                                        + (0xfffU & 
                                           ((IData)(0x201U) 
                                            * (3U & 
                                               ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                >> 1U)))))))
                        ? 0U : (__Vtemp_59[((IData)(2U) 
                                            + (((IData)(1U) 
                                                + (0xfffU 
                                                   & ((IData)(0x201U) 
                                                      * 
                                                      (3U 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))) 
                                               >> 5U))] 
                                << ((IData)(0x20U) 
                                    - (0x1fU & ((IData)(1U) 
                                                + (0xfffU 
                                                   & ((IData)(0x201U) 
                                                      * 
                                                      (3U 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))))))) 
                      | (__Vtemp_59[((IData)(1U) + 
                                     (((IData)(1U) 
                                       + (0xfffU & 
                                          ((IData)(0x201U) 
                                           * (3U & 
                                              ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                               >> 1U))))) 
                                      >> 5U))] >> (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x201U) 
                                                          * 
                                                          (3U 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))));
    __Vtemp_60[2U] = (((0U == (0x1fU & ((IData)(1U) 
                                        + (0xfffU & 
                                           ((IData)(0x201U) 
                                            * (3U & 
                                               ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                >> 1U)))))))
                        ? 0U : (__Vtemp_59[((IData)(3U) 
                                            + (((IData)(1U) 
                                                + (0xfffU 
                                                   & ((IData)(0x201U) 
                                                      * 
                                                      (3U 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))) 
                                               >> 5U))] 
                                << ((IData)(0x20U) 
                                    - (0x1fU & ((IData)(1U) 
                                                + (0xfffU 
                                                   & ((IData)(0x201U) 
                                                      * 
                                                      (3U 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))))))) 
                      | (__Vtemp_59[((IData)(2U) + 
                                     (((IData)(1U) 
                                       + (0xfffU & 
                                          ((IData)(0x201U) 
                                           * (3U & 
                                              ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                               >> 1U))))) 
                                      >> 5U))] >> (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x201U) 
                                                          * 
                                                          (3U 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))));
    __Vtemp_60[3U] = (((0U == (0x1fU & ((IData)(1U) 
                                        + (0xfffU & 
                                           ((IData)(0x201U) 
                                            * (3U & 
                                               ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                >> 1U)))))))
                        ? 0U : (__Vtemp_59[((IData)(4U) 
                                            + (((IData)(1U) 
                                                + (0xfffU 
                                                   & ((IData)(0x201U) 
                                                      * 
                                                      (3U 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))) 
                                               >> 5U))] 
                                << ((IData)(0x20U) 
                                    - (0x1fU & ((IData)(1U) 
                                                + (0xfffU 
                                                   & ((IData)(0x201U) 
                                                      * 
                                                      (3U 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))))))) 
                      | (__Vtemp_59[((IData)(3U) + 
                                     (((IData)(1U) 
                                       + (0xfffU & 
                                          ((IData)(0x201U) 
                                           * (3U & 
                                              ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                               >> 1U))))) 
                                      >> 5U))] >> (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x201U) 
                                                          * 
                                                          (3U 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))));
    __Vtemp_60[4U] = (((0U == (0x1fU & ((IData)(1U) 
                                        + (0xfffU & 
                                           ((IData)(0x201U) 
                                            * (3U & 
                                               ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                >> 1U)))))))
                        ? 0U : (__Vtemp_59[((IData)(5U) 
                                            + (((IData)(1U) 
                                                + (0xfffU 
                                                   & ((IData)(0x201U) 
                                                      * 
                                                      (3U 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))) 
                                               >> 5U))] 
                                << ((IData)(0x20U) 
                                    - (0x1fU & ((IData)(1U) 
                                                + (0xfffU 
                                                   & ((IData)(0x201U) 
                                                      * 
                                                      (3U 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))))))) 
                      | (__Vtemp_59[((IData)(4U) + 
                                     (((IData)(1U) 
                                       + (0xfffU & 
                                          ((IData)(0x201U) 
                                           * (3U & 
                                              ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                               >> 1U))))) 
                                      >> 5U))] >> (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x201U) 
                                                          * 
                                                          (3U 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))));
    __Vtemp_60[5U] = (((0U == (0x1fU & ((IData)(1U) 
                                        + (0xfffU & 
                                           ((IData)(0x201U) 
                                            * (3U & 
                                               ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                >> 1U)))))))
                        ? 0U : (__Vtemp_59[((IData)(6U) 
                                            + (((IData)(1U) 
                                                + (0xfffU 
                                                   & ((IData)(0x201U) 
                                                      * 
                                                      (3U 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))) 
                                               >> 5U))] 
                                << ((IData)(0x20U) 
                                    - (0x1fU & ((IData)(1U) 
                                                + (0xfffU 
                                                   & ((IData)(0x201U) 
                                                      * 
                                                      (3U 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))))))) 
                      | (__Vtemp_59[((IData)(5U) + 
                                     (((IData)(1U) 
                                       + (0xfffU & 
                                          ((IData)(0x201U) 
                                           * (3U & 
                                              ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                               >> 1U))))) 
                                      >> 5U))] >> (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x201U) 
                                                          * 
                                                          (3U 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))));
    __Vtemp_60[6U] = (((0U == (0x1fU & ((IData)(1U) 
                                        + (0xfffU & 
                                           ((IData)(0x201U) 
                                            * (3U & 
                                               ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                >> 1U)))))))
                        ? 0U : (__Vtemp_59[((IData)(7U) 
                                            + (((IData)(1U) 
                                                + (0xfffU 
                                                   & ((IData)(0x201U) 
                                                      * 
                                                      (3U 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))) 
                                               >> 5U))] 
                                << ((IData)(0x20U) 
                                    - (0x1fU & ((IData)(1U) 
                                                + (0xfffU 
                                                   & ((IData)(0x201U) 
                                                      * 
                                                      (3U 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))))))) 
                      | (__Vtemp_59[((IData)(6U) + 
                                     (((IData)(1U) 
                                       + (0xfffU & 
                                          ((IData)(0x201U) 
                                           * (3U & 
                                              ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                               >> 1U))))) 
                                      >> 5U))] >> (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x201U) 
                                                          * 
                                                          (3U 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))));
    __Vtemp_60[7U] = (((0U == (0x1fU & ((IData)(1U) 
                                        + (0xfffU & 
                                           ((IData)(0x201U) 
                                            * (3U & 
                                               ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                >> 1U)))))))
                        ? 0U : (__Vtemp_59[((IData)(8U) 
                                            + (((IData)(1U) 
                                                + (0xfffU 
                                                   & ((IData)(0x201U) 
                                                      * 
                                                      (3U 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))) 
                                               >> 5U))] 
                                << ((IData)(0x20U) 
                                    - (0x1fU & ((IData)(1U) 
                                                + (0xfffU 
                                                   & ((IData)(0x201U) 
                                                      * 
                                                      (3U 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))))))) 
                      | (__Vtemp_59[((IData)(7U) + 
                                     (((IData)(1U) 
                                       + (0xfffU & 
                                          ((IData)(0x201U) 
                                           * (3U & 
                                              ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                               >> 1U))))) 
                                      >> 5U))] >> (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x201U) 
                                                          * 
                                                          (3U 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))));
    __Vtemp_60[8U] = (((0U == (0x1fU & ((IData)(1U) 
                                        + (0xfffU & 
                                           ((IData)(0x201U) 
                                            * (3U & 
                                               ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                >> 1U)))))))
                        ? 0U : (__Vtemp_59[((IData)(9U) 
                                            + (((IData)(1U) 
                                                + (0xfffU 
                                                   & ((IData)(0x201U) 
                                                      * 
                                                      (3U 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))) 
                                               >> 5U))] 
                                << ((IData)(0x20U) 
                                    - (0x1fU & ((IData)(1U) 
                                                + (0xfffU 
                                                   & ((IData)(0x201U) 
                                                      * 
                                                      (3U 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))))))) 
                      | (__Vtemp_59[((IData)(8U) + 
                                     (((IData)(1U) 
                                       + (0xfffU & 
                                          ((IData)(0x201U) 
                                           * (3U & 
                                              ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                               >> 1U))))) 
                                      >> 5U))] >> (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x201U) 
                                                          * 
                                                          (3U 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))));
    __Vtemp_60[9U] = (((0U == (0x1fU & ((IData)(1U) 
                                        + (0xfffU & 
                                           ((IData)(0x201U) 
                                            * (3U & 
                                               ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                >> 1U)))))))
                        ? 0U : (__Vtemp_59[((IData)(0xaU) 
                                            + (((IData)(1U) 
                                                + (0xfffU 
                                                   & ((IData)(0x201U) 
                                                      * 
                                                      (3U 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))) 
                                               >> 5U))] 
                                << ((IData)(0x20U) 
                                    - (0x1fU & ((IData)(1U) 
                                                + (0xfffU 
                                                   & ((IData)(0x201U) 
                                                      * 
                                                      (3U 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))))))) 
                      | (__Vtemp_59[((IData)(9U) + 
                                     (((IData)(1U) 
                                       + (0xfffU & 
                                          ((IData)(0x201U) 
                                           * (3U & 
                                              ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                               >> 1U))))) 
                                      >> 5U))] >> (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x201U) 
                                                          * 
                                                          (3U 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))));
    __Vtemp_60[0xaU] = (((0U == (0x1fU & ((IData)(1U) 
                                          + (0xfffU 
                                             & ((IData)(0x201U) 
                                                * (3U 
                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                      >> 1U)))))))
                          ? 0U : (__Vtemp_59[((IData)(0xbU) 
                                              + (((IData)(1U) 
                                                  + 
                                                  (0xfffU 
                                                   & ((IData)(0x201U) 
                                                      * 
                                                      (3U 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))) 
                                                 >> 5U))] 
                                  << ((IData)(0x20U) 
                                      - (0x1fU & ((IData)(1U) 
                                                  + 
                                                  (0xfffU 
                                                   & ((IData)(0x201U) 
                                                      * 
                                                      (3U 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))))))) 
                        | (__Vtemp_59[((IData)(0xaU) 
                                       + (((IData)(1U) 
                                           + (0xfffU 
                                              & ((IData)(0x201U) 
                                                 * 
                                                 (3U 
                                                  & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                     >> 1U))))) 
                                          >> 5U))] 
                           >> (0x1fU & ((IData)(1U) 
                                        + (0xfffU & 
                                           ((IData)(0x201U) 
                                            * (3U & 
                                               ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                >> 1U))))))));
    __Vtemp_60[0xbU] = (((0U == (0x1fU & ((IData)(1U) 
                                          + (0xfffU 
                                             & ((IData)(0x201U) 
                                                * (3U 
                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                      >> 1U)))))))
                          ? 0U : (__Vtemp_59[((IData)(0xcU) 
                                              + (((IData)(1U) 
                                                  + 
                                                  (0xfffU 
                                                   & ((IData)(0x201U) 
                                                      * 
                                                      (3U 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))) 
                                                 >> 5U))] 
                                  << ((IData)(0x20U) 
                                      - (0x1fU & ((IData)(1U) 
                                                  + 
                                                  (0xfffU 
                                                   & ((IData)(0x201U) 
                                                      * 
                                                      (3U 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))))))) 
                        | (__Vtemp_59[((IData)(0xbU) 
                                       + (((IData)(1U) 
                                           + (0xfffU 
                                              & ((IData)(0x201U) 
                                                 * 
                                                 (3U 
                                                  & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                     >> 1U))))) 
                                          >> 5U))] 
                           >> (0x1fU & ((IData)(1U) 
                                        + (0xfffU & 
                                           ((IData)(0x201U) 
                                            * (3U & 
                                               ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                >> 1U))))))));
    __Vtemp_60[0xcU] = (((0U == (0x1fU & ((IData)(1U) 
                                          + (0xfffU 
                                             & ((IData)(0x201U) 
                                                * (3U 
                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                      >> 1U)))))))
                          ? 0U : (__Vtemp_59[((IData)(0xdU) 
                                              + (((IData)(1U) 
                                                  + 
                                                  (0xfffU 
                                                   & ((IData)(0x201U) 
                                                      * 
                                                      (3U 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))) 
                                                 >> 5U))] 
                                  << ((IData)(0x20U) 
                                      - (0x1fU & ((IData)(1U) 
                                                  + 
                                                  (0xfffU 
                                                   & ((IData)(0x201U) 
                                                      * 
                                                      (3U 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))))))) 
                        | (__Vtemp_59[((IData)(0xcU) 
                                       + (((IData)(1U) 
                                           + (0xfffU 
                                              & ((IData)(0x201U) 
                                                 * 
                                                 (3U 
                                                  & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                     >> 1U))))) 
                                          >> 5U))] 
                           >> (0x1fU & ((IData)(1U) 
                                        + (0xfffU & 
                                           ((IData)(0x201U) 
                                            * (3U & 
                                               ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                >> 1U))))))));
    __Vtemp_60[0xdU] = (((0U == (0x1fU & ((IData)(1U) 
                                          + (0xfffU 
                                             & ((IData)(0x201U) 
                                                * (3U 
                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                      >> 1U)))))))
                          ? 0U : (__Vtemp_59[((IData)(0xeU) 
                                              + (((IData)(1U) 
                                                  + 
                                                  (0xfffU 
                                                   & ((IData)(0x201U) 
                                                      * 
                                                      (3U 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))) 
                                                 >> 5U))] 
                                  << ((IData)(0x20U) 
                                      - (0x1fU & ((IData)(1U) 
                                                  + 
                                                  (0xfffU 
                                                   & ((IData)(0x201U) 
                                                      * 
                                                      (3U 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))))))) 
                        | (__Vtemp_59[((IData)(0xdU) 
                                       + (((IData)(1U) 
                                           + (0xfffU 
                                              & ((IData)(0x201U) 
                                                 * 
                                                 (3U 
                                                  & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                     >> 1U))))) 
                                          >> 5U))] 
                           >> (0x1fU & ((IData)(1U) 
                                        + (0xfffU & 
                                           ((IData)(0x201U) 
                                            * (3U & 
                                               ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                >> 1U))))))));
    __Vtemp_60[0xeU] = (((0U == (0x1fU & ((IData)(1U) 
                                          + (0xfffU 
                                             & ((IData)(0x201U) 
                                                * (3U 
                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                      >> 1U)))))))
                          ? 0U : (__Vtemp_59[((IData)(0xfU) 
                                              + (((IData)(1U) 
                                                  + 
                                                  (0xfffU 
                                                   & ((IData)(0x201U) 
                                                      * 
                                                      (3U 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))) 
                                                 >> 5U))] 
                                  << ((IData)(0x20U) 
                                      - (0x1fU & ((IData)(1U) 
                                                  + 
                                                  (0xfffU 
                                                   & ((IData)(0x201U) 
                                                      * 
                                                      (3U 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))))))) 
                        | (__Vtemp_59[((IData)(0xeU) 
                                       + (((IData)(1U) 
                                           + (0xfffU 
                                              & ((IData)(0x201U) 
                                                 * 
                                                 (3U 
                                                  & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                     >> 1U))))) 
                                          >> 5U))] 
                           >> (0x1fU & ((IData)(1U) 
                                        + (0xfffU & 
                                           ((IData)(0x201U) 
                                            * (3U & 
                                               ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                >> 1U))))))));
    __Vtemp_60[0xfU] = (((0U == (0x1fU & ((IData)(1U) 
                                          + (0xfffU 
                                             & ((IData)(0x201U) 
                                                * (3U 
                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                      >> 1U)))))))
                          ? 0U : (__Vtemp_59[((IData)(0x10U) 
                                              + (((IData)(1U) 
                                                  + 
                                                  (0xfffU 
                                                   & ((IData)(0x201U) 
                                                      * 
                                                      (3U 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))) 
                                                 >> 5U))] 
                                  << ((IData)(0x20U) 
                                      - (0x1fU & ((IData)(1U) 
                                                  + 
                                                  (0xfffU 
                                                   & ((IData)(0x201U) 
                                                      * 
                                                      (3U 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))))))) 
                        | (__Vtemp_59[((IData)(0xfU) 
                                       + (((IData)(1U) 
                                           + (0xfffU 
                                              & ((IData)(0x201U) 
                                                 * 
                                                 (3U 
                                                  & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                     >> 1U))))) 
                                          >> 5U))] 
                           >> (0x1fU & ((IData)(1U) 
                                        + (0xfffU & 
                                           ((IData)(0x201U) 
                                            * (3U & 
                                               ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                >> 1U))))))));
    if ((0x803U >= ((IData)(1U) + (0xfffU & ((IData)(0x201U) 
                                             * (3U 
                                                & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                   >> 1U))))))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__r_mem_rdata[0U] 
            = __Vtemp_60[0U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__r_mem_rdata[1U] 
            = __Vtemp_60[1U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__r_mem_rdata[2U] 
            = __Vtemp_60[2U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__r_mem_rdata[3U] 
            = __Vtemp_60[3U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__r_mem_rdata[4U] 
            = __Vtemp_60[4U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__r_mem_rdata[5U] 
            = __Vtemp_60[5U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__r_mem_rdata[6U] 
            = __Vtemp_60[6U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__r_mem_rdata[7U] 
            = __Vtemp_60[7U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__r_mem_rdata[8U] 
            = __Vtemp_60[8U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__r_mem_rdata[9U] 
            = __Vtemp_60[9U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__r_mem_rdata[0xaU] 
            = __Vtemp_60[0xaU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__r_mem_rdata[0xbU] 
            = __Vtemp_60[0xbU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__r_mem_rdata[0xcU] 
            = __Vtemp_60[0xcU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__r_mem_rdata[0xdU] 
            = __Vtemp_60[0xdU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__r_mem_rdata[0xeU] 
            = __Vtemp_60[0xeU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__r_mem_rdata[0xfU] 
            = __Vtemp_60[0xfU];
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__r_mem_rdata[0U] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[0U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__r_mem_rdata[1U] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[1U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__r_mem_rdata[2U] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[2U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__r_mem_rdata[3U] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[3U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__r_mem_rdata[4U] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[4U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__r_mem_rdata[5U] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[5U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__r_mem_rdata[6U] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[6U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__r_mem_rdata[7U] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[7U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__r_mem_rdata[8U] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[8U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__r_mem_rdata[9U] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[9U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__r_mem_rdata[0xaU] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[0xaU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__r_mem_rdata[0xbU] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[0xbU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__r_mem_rdata[0xcU] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[0xcU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__r_mem_rdata[0xdU] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[0xdU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__r_mem_rdata[0xeU] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[0xeU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__r_mem_rdata[0xfU] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[0xfU];
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__mem_q_ready_flat 
        = ((0x80000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xeU] 
                           << 0x18U)) | ((0x40000000U 
                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xcU] 
                                             << 0x18U)) 
                                         | ((0x20000000U 
                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xaU] 
                                                << 0x18U)) 
                                            | ((0x10000000U 
                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[8U] 
                                                   << 0x18U)) 
                                               | ((0x8000000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[6U] 
                                                      << 0x18U)) 
                                                  | ((0x4000000U 
                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[4U] 
                                                         << 0x18U)) 
                                                     | ((0x2000000U 
                                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[2U] 
                                                            << 0x18U)) 
                                                        | ((0x1000000U 
                                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0U] 
                                                               << 0x18U)) 
                                                           | ((0x800000U 
                                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xeU] 
                                                                  << 0x10U)) 
                                                              | ((0x400000U 
                                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xcU] 
                                                                     << 0x10U)) 
                                                                 | ((0x200000U 
                                                                     & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xaU] 
                                                                        << 0x10U)) 
                                                                    | ((0x100000U 
                                                                        & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[8U] 
                                                                           << 0x10U)) 
                                                                       | ((0x80000U 
                                                                           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[6U] 
                                                                              << 0x10U)) 
                                                                          | ((0x40000U 
                                                                              & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[4U] 
                                                                                << 0x10U)) 
                                                                             | ((0x20000U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[2U] 
                                                                                << 0x10U)) 
                                                                                | ((0x10000U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0U] 
                                                                                << 0x10U)) 
                                                                                | ((0x8000U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xeU] 
                                                                                << 8U)) 
                                                                                | ((0x4000U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xcU] 
                                                                                << 8U)) 
                                                                                | ((0x2000U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xaU] 
                                                                                << 8U)) 
                                                                                | ((0x1000U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[8U] 
                                                                                << 8U)) 
                                                                                | ((0x800U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[6U] 
                                                                                << 8U)) 
                                                                                | ((0x400U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[4U] 
                                                                                << 8U)) 
                                                                                | ((0x200U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[2U] 
                                                                                << 8U)) 
                                                                                | ((0x100U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0U] 
                                                                                << 8U)) 
                                                                                | ((0x80U 
                                                                                & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xeU]) 
                                                                                | ((0x40U 
                                                                                & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xcU]) 
                                                                                | ((0x20U 
                                                                                & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xaU]) 
                                                                                | ((0x10U 
                                                                                & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[8U]) 
                                                                                | ((8U 
                                                                                & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[6U]) 
                                                                                | ((4U 
                                                                                & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[4U]) 
                                                                                | ((2U 
                                                                                & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[2U]) 
                                                                                | (1U 
                                                                                & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0U]))))))))))))))))))))))))))))))));
    __Vtemp_63[0U] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0U];
    __Vtemp_63[1U] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[1U];
    __Vtemp_63[2U] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[2U];
    __Vtemp_63[3U] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[3U];
    __Vtemp_63[4U] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[4U];
    __Vtemp_63[5U] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[5U];
    __Vtemp_63[6U] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[6U];
    __Vtemp_63[7U] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[7U];
    __Vtemp_63[8U] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[8U];
    __Vtemp_63[9U] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[9U];
    __Vtemp_63[0xaU] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xaU];
    __Vtemp_63[0xbU] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xbU];
    __Vtemp_63[0xcU] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xcU];
    __Vtemp_63[0xdU] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xdU];
    __Vtemp_63[0xeU] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xeU];
    __Vtemp_63[0xfU] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xfU];
    __Vtemp_63[0x10U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0U] 
                          << 8U) | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0x10U]);
    __Vtemp_63[0x11U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0U] 
                          >> 0x18U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[1U] 
                                       << 8U));
    __Vtemp_63[0x12U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[1U] 
                          >> 0x18U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[2U] 
                                       << 8U));
    __Vtemp_63[0x13U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[2U] 
                          >> 0x18U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[3U] 
                                       << 8U));
    __Vtemp_63[0x14U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[3U] 
                          >> 0x18U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[4U] 
                                       << 8U));
    __Vtemp_63[0x15U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[4U] 
                          >> 0x18U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[5U] 
                                       << 8U));
    __Vtemp_63[0x16U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[5U] 
                          >> 0x18U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[6U] 
                                       << 8U));
    __Vtemp_63[0x17U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[6U] 
                          >> 0x18U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[7U] 
                                       << 8U));
    __Vtemp_63[0x18U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[7U] 
                          >> 0x18U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[8U] 
                                       << 8U));
    __Vtemp_63[0x19U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[8U] 
                          >> 0x18U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[9U] 
                                       << 8U));
    __Vtemp_63[0x1aU] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[9U] 
                          >> 0x18U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xaU] 
                                       << 8U));
    __Vtemp_63[0x1bU] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xaU] 
                          >> 0x18U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xbU] 
                                       << 8U));
    __Vtemp_63[0x1cU] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xbU] 
                          >> 0x18U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xcU] 
                                       << 8U));
    __Vtemp_63[0x1dU] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xcU] 
                          >> 0x18U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xdU] 
                                       << 8U));
    __Vtemp_63[0x1eU] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xdU] 
                          >> 0x18U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xeU] 
                                       << 8U));
    __Vtemp_63[0x1fU] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xeU] 
                          >> 0x18U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xfU] 
                                       << 8U));
    __Vtemp_63[0x20U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0U] 
                          << 0x10U) | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xfU] 
                                        >> 0x18U) | 
                                       (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0x10U] 
                                        << 8U)));
    __Vtemp_63[0x21U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0U] 
                          >> 0x10U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[1U] 
                                       << 0x10U));
    __Vtemp_63[0x22U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[1U] 
                          >> 0x10U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[2U] 
                                       << 0x10U));
    __Vtemp_63[0x23U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[2U] 
                          >> 0x10U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[3U] 
                                       << 0x10U));
    __Vtemp_63[0x24U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[3U] 
                          >> 0x10U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[4U] 
                                       << 0x10U));
    __Vtemp_63[0x25U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[4U] 
                          >> 0x10U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[5U] 
                                       << 0x10U));
    __Vtemp_63[0x26U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[5U] 
                          >> 0x10U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[6U] 
                                       << 0x10U));
    __Vtemp_63[0x27U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[6U] 
                          >> 0x10U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[7U] 
                                       << 0x10U));
    __Vtemp_63[0x28U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[7U] 
                          >> 0x10U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[8U] 
                                       << 0x10U));
    __Vtemp_63[0x29U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[8U] 
                          >> 0x10U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[9U] 
                                       << 0x10U));
    __Vtemp_63[0x2aU] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[9U] 
                          >> 0x10U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xaU] 
                                       << 0x10U));
    __Vtemp_63[0x2bU] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xaU] 
                          >> 0x10U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xbU] 
                                       << 0x10U));
    __Vtemp_63[0x2cU] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xbU] 
                          >> 0x10U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xcU] 
                                       << 0x10U));
    __Vtemp_63[0x2dU] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xcU] 
                          >> 0x10U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xdU] 
                                       << 0x10U));
    __Vtemp_63[0x2eU] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xdU] 
                          >> 0x10U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xeU] 
                                       << 0x10U));
    __Vtemp_63[0x2fU] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xeU] 
                          >> 0x10U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xfU] 
                                       << 0x10U));
    __Vtemp_63[0x30U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0xfU] 
                          >> 0x10U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o[0x10U] 
                                       << 0x10U));
    VL_CONCAT_WWW(2080,520,1560, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_narrow_rsp_o, __Vtemp_63);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__w_mem_gnt 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__rsp_q_ready_flat) 
           & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__arb_outcome)) 
              & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_write.__PVT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__empty))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__r_mem_gnt 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__rsp_q_ready_flat) 
           & ((~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_read.__PVT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__empty)) 
              & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__arb_outcome)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__push_i 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__rsp_q_ready_flat) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__req_q_valid_flat));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__gate_clock = 1U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__write_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__write_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__status_cnt_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__push_i) 
         & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__gate_clock = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__write_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__write_pointer_q))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__write_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__status_cnt_q)));
    }
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__push_i) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q)) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d 
        = (1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__push_i)
                  ? ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                      ? (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                      : (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))
                  : (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__rr_q)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__mem_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__mem_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__push_i) 
         & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT____Vlvbound_h94a500ec__0 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__arb_outcome;
        if ((2U >= (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__write_pointer_q))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__mem_n 
                = (((~ ((IData)(1U) << (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__write_pointer_q))) 
                    & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__mem_n)) 
                   | (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT____Vlvbound_h94a500ec__0) 
                            << (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__write_pointer_q))));
        }
    }
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__66(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__66\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q)
            ? (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q)
            : ((2U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_write.axi_resp_o[0x10U] 
                      >> 0xfU)) | (1U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_read.axi_resp_o[0x10U] 
                                         >> 0x10U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q)
            ? (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q)
            : ((2U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_write.axi_resp_o[0x10U] 
                      >> 7U)) | (1U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_read.axi_resp_o[0x10U] 
                                       >> 8U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellinp__i_split_read_write__mst_resps_i[0U] 
        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_read.axi_resp_o[0U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellinp__i_split_read_write__mst_resps_i[1U] 
        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_read.axi_resp_o[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellinp__i_split_read_write__mst_resps_i[2U] 
        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_read.axi_resp_o[2U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellinp__i_split_read_write__mst_resps_i[3U] 
        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_read.axi_resp_o[3U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellinp__i_split_read_write__mst_resps_i[4U] 
        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_read.axi_resp_o[4U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellinp__i_split_read_write__mst_resps_i[5U] 
        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_read.axi_resp_o[5U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellinp__i_split_read_write__mst_resps_i[6U] 
        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_read.axi_resp_o[6U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellinp__i_split_read_write__mst_resps_i[7U] 
        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_read.axi_resp_o[7U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellinp__i_split_read_write__mst_resps_i[8U] 
        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_read.axi_resp_o[8U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellinp__i_split_read_write__mst_resps_i[9U] 
        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_read.axi_resp_o[9U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellinp__i_split_read_write__mst_resps_i[0xaU] 
        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_read.axi_resp_o[0xaU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellinp__i_split_read_write__mst_resps_i[0xbU] 
        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_read.axi_resp_o[0xbU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellinp__i_split_read_write__mst_resps_i[0xcU] 
        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_read.axi_resp_o[0xcU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellinp__i_split_read_write__mst_resps_i[0xdU] 
        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_read.axi_resp_o[0xdU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellinp__i_split_read_write__mst_resps_i[0xeU] 
        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_read.axi_resp_o[0xeU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellinp__i_split_read_write__mst_resps_i[0xfU] 
        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_read.axi_resp_o[0xfU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellinp__i_split_read_write__mst_resps_i[0x10U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_write.axi_resp_o[0U] 
            << 0x14U) | vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_read.axi_resp_o[0x10U]);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellinp__i_split_read_write__mst_resps_i[0x11U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_write.axi_resp_o[0U] 
            >> 0xcU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_write.axi_resp_o[1U] 
                        << 0x14U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellinp__i_split_read_write__mst_resps_i[0x12U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_write.axi_resp_o[1U] 
            >> 0xcU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_write.axi_resp_o[2U] 
                        << 0x14U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellinp__i_split_read_write__mst_resps_i[0x13U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_write.axi_resp_o[2U] 
            >> 0xcU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_write.axi_resp_o[3U] 
                        << 0x14U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellinp__i_split_read_write__mst_resps_i[0x14U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_write.axi_resp_o[3U] 
            >> 0xcU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_write.axi_resp_o[4U] 
                        << 0x14U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellinp__i_split_read_write__mst_resps_i[0x15U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_write.axi_resp_o[4U] 
            >> 0xcU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_write.axi_resp_o[5U] 
                        << 0x14U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellinp__i_split_read_write__mst_resps_i[0x16U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_write.axi_resp_o[5U] 
            >> 0xcU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_write.axi_resp_o[6U] 
                        << 0x14U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellinp__i_split_read_write__mst_resps_i[0x17U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_write.axi_resp_o[6U] 
            >> 0xcU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_write.axi_resp_o[7U] 
                        << 0x14U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellinp__i_split_read_write__mst_resps_i[0x18U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_write.axi_resp_o[7U] 
            >> 0xcU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_write.axi_resp_o[8U] 
                        << 0x14U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellinp__i_split_read_write__mst_resps_i[0x19U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_write.axi_resp_o[8U] 
            >> 0xcU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_write.axi_resp_o[9U] 
                        << 0x14U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellinp__i_split_read_write__mst_resps_i[0x1aU] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_write.axi_resp_o[9U] 
            >> 0xcU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_write.axi_resp_o[0xaU] 
                        << 0x14U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellinp__i_split_read_write__mst_resps_i[0x1bU] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_write.axi_resp_o[0xaU] 
            >> 0xcU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_write.axi_resp_o[0xbU] 
                        << 0x14U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellinp__i_split_read_write__mst_resps_i[0x1cU] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_write.axi_resp_o[0xbU] 
            >> 0xcU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_write.axi_resp_o[0xcU] 
                        << 0x14U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellinp__i_split_read_write__mst_resps_i[0x1dU] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_write.axi_resp_o[0xcU] 
            >> 0xcU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_write.axi_resp_o[0xdU] 
                        << 0x14U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellinp__i_split_read_write__mst_resps_i[0x1eU] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_write.axi_resp_o[0xdU] 
            >> 0xcU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_write.axi_resp_o[0xeU] 
                        << 0x14U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellinp__i_split_read_write__mst_resps_i[0x1fU] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_write.axi_resp_o[0xeU] 
            >> 0xcU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_write.axi_resp_o[0xfU] 
                        << 0x14U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellinp__i_split_read_write__mst_resps_i[0x20U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_write.axi_resp_o[0xfU] 
            >> 0xcU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_write.axi_resp_o[0x10U] 
                        << 0x14U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellinp__i_split_read_write__mst_resps_i[0x21U] 
        = (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_write.axi_resp_o[0x10U] 
           >> 0xcU);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__b_idx 
        = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d)) 
                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d) 
                     >> 1U) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__rr_q))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask 
        = ((0xfffffffeU & (((1U <= (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__rr_q)) 
                            << 1U) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d))) 
           | (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask 
        = (0xfffffffeU & (((1U > (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__rr_q)) 
                           << 1U) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes 
        = (IData)((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__r_idx 
        = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d)) 
                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d) 
                     >> 1U) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__rr_q))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask 
        = ((0xfffffffeU & (((1U <= (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__rr_q)) 
                            << 1U) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d))) 
           | (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask 
        = (0xfffffffeU & (((1U > (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__rr_q)) 
                           << 1U) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes 
        = (IData)((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__w_cnt_down = 0U;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__w_select_valid) 
         & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__w_select)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__w_cnt_down 
            = (1U & (IData)(((0x1200000U == (0x1200000U 
                                             & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[2U])) 
                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellinp__i_split_read_write__mst_resps_i[0x10U] 
                                >> 0x11U))));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_mem_dma__axi_resp_o[0x10U] 
        = (0xdffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_mem_dma__axi_resp_o[0x10U]);
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__w_select_valid) 
         & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__w_select)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_mem_dma__axi_resp_o[0x10U] 
            = ((0xdffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_mem_dma__axi_resp_o[0x10U]) 
               | (0x20000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellinp__i_split_read_write__mst_resps_i[0x10U]));
    }
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__w_select_valid) 
         & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__w_select))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__w_cnt_down 
            = (1U & (IData)(((0x1200000U == (0x1200000U 
                                             & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[2U])) 
                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellinp__i_split_read_write__mst_resps_i[0x21U] 
                                >> 5U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_mem_dma__axi_resp_o[0x10U] 
            = ((0xdffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_mem_dma__axi_resp_o[0x10U]) 
               | (0x20000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellinp__i_split_read_write__mst_resps_i[0x21U] 
                              << 0xcU)));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__ar_ready 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__ar_valid) 
           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellinp__i_split_read_write__mst_resps_i[0x10U] 
              >> 0x12U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__aw_ready 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__aw_valid) 
           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellinp__i_split_read_write__mst_resps_i[0x21U] 
              >> 7U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (IData)((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (IData)((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_mem_dma__axi_resp_o[0x10U] 
        = ((0xeffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_mem_dma__axi_resp_o[0x10U]) 
           | (0xfffffU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes) 
                          << 0x10U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (IData)((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (IData)((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_mem_dma__axi_resp_o[0x10U] 
        = ((0xffeffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_mem_dma__axi_resp_o[0x10U]) 
           | (0xfffffU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes) 
                          << 8U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_counter_open_w__DOT__i_counter__DOT__counter_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_counter_open_w__DOT__i_counter__DOT__counter_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__w_cnt_down) 
         ^ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__w_cnt_up))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_counter_open_w__DOT__i_counter__DOT__counter_d 
            = (3U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__w_cnt_down)
                      ? ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_counter_open_w__DOT__i_counter__DOT__counter_q) 
                         - (IData)(1U)) : ((IData)(1U) 
                                           + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_counter_open_w__DOT__i_counter__DOT__counter_q))));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__lock_ar_valid_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__lock_ar_valid_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__load_ar_lock = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__ar_push = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_mem_dma__axi_resp_o[0x10U] 
        = (0xbffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_mem_dma__axi_resp_o[0x10U]);
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__lock_ar_valid_q) {
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__ar_ready) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__lock_ar_valid_d = 0U;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__load_ar_lock = 1U;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__ar_push = 1U;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_mem_dma__axi_resp_o[0x10U] 
                = (0x40000U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_mem_dma__axi_resp_o[0x10U]);
        }
    } else if ((2U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0U])) {
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__ar_ready)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__lock_ar_valid_d = 1U;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__load_ar_lock = 1U;
        }
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__ar_ready) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__ar_push = 1U;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_mem_dma__axi_resp_o[0x10U] 
                = (0x40000U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_mem_dma__axi_resp_o[0x10U]);
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__lock_aw_valid_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__lock_aw_valid_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__load_aw_lock = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__atop_inject = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_mem_dma__axi_resp_o[0x10U] 
        = (0x7ffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_mem_dma__axi_resp_o[0x10U]);
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__lock_aw_valid_q) {
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__aw_ready) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__lock_aw_valid_d = 0U;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__load_aw_lock = 1U;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__atop_inject 
                = (1U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0x15U] 
                         >> 1U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_mem_dma__axi_resp_o[0x10U] 
                = (0x80000U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_mem_dma__axi_resp_o[0x10U]);
        }
    } else if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_counter_open_w__DOT__i_counter__DOT__counter_q)))) {
        if ((1U & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0x14U] 
                    >> 0x19U) & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_counter_open_w__DOT__i_counter__DOT__counter_q)) 
                                 | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__w_select))))) {
            if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__aw_ready)))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__lock_aw_valid_d = 1U;
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__load_aw_lock = 1U;
            }
            if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__aw_ready) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__atop_inject 
                    = (1U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0x15U] 
                             >> 1U));
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_mem_dma__axi_resp_o[0x10U] 
                    = (0x80000U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_mem_dma__axi_resp_o[0x10U]);
            }
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d 
        = (1U & (((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[2U] 
                   >> 0x14U) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes))
                  ? ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                      ? (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                      : (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))
                  : (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__rr_q)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d 
        = (1U & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0U] 
                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes))
                  ? ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                      ? (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                      : (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))
                  : (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__rr_q)));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__72(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__72\n"); );
    // Body
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U] 
        = ((0x7ffffU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U]) 
           | (0x380000U & (((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_aw_chan__ax_ready_o) 
                            << 0x15U) | (((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_ar_chan__ax_ready_o) 
                                          << 0x14U) 
                                         | (0x80000U 
                                            & (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__lite_resp[2U] 
                                               << 0xcU))))));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d 
        = ((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q)
            ? (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q)
            : ((2U & (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[2U] 
                      >> 0x11U)) | (1U & (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U] 
                                          >> 0x12U))));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d 
        = ((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q)
            ? (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q)
            : ((2U & (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[2U] 
                      >> 8U)) | (1U & (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U] 
                                       >> 9U))));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[0U] 
        = vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0U];
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[1U] 
        = vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[1U];
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[2U] 
        = ((vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0U] 
            << 0x16U) | vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U]);
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[3U] 
        = ((vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0U] 
            >> 0xaU) | (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[1U] 
                        << 0x16U));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[4U] 
        = ((vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[1U] 
            >> 0xaU) | (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[2U] 
                        << 0x16U));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[5U] 
        = (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[2U] 
           >> 0xaU);
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__b_idx 
        = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d)) 
                 | (((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d) 
                     >> 1U) & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__rr_q))));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask 
        = ((0xfffffffeU & (((1U <= (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__rr_q)) 
                            << 1U) & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d))) 
           | (1U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d)));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask 
        = (0xfffffffeU & (((1U > (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__rr_q)) 
                           << 1U) & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d)));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes 
        = (IData)((0U != (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d)));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx 
        = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d)) 
                 | (((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d) 
                     >> 1U) & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__rr_q))));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask 
        = ((0xfffffffeU & (((1U <= (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__rr_q)) 
                            << 1U) & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d))) 
           | (1U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d)));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask 
        = (0xfffffffeU & (((1U > (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__rr_q)) 
                           << 1U) & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d)));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes 
        = (IData)((0U != (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d)));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_cnt_down = 0U;
    if (((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_select_valid) 
         & (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_select)))) {
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_cnt_down 
            = (1U & (IData)(((0x2400000U == (0x2400000U 
                                             & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[2U])) 
                             & (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[2U] 
                                >> 0x13U))));
    }
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U] 
        = (0x37ffffU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U]);
    if (((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_select_valid) 
         & (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_select)))) {
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U] 
            = ((0x37ffffU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U]) 
               | (0x80000U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[2U]));
    }
    if (((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_select_valid) 
         & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_select))) {
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_cnt_down 
            = (1U & (IData)(((0x2400000U == (0x2400000U 
                                             & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[2U])) 
                             & (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[5U] 
                                >> 9U))));
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U] 
            = ((0x37ffffU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U]) 
               | (0x80000U & (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[5U] 
                              << 0xaU)));
    }
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__ar_ready 
        = ((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__ar_valid) 
           & ((0xabU >= ((IData)(0x54U) + (0xffU & 
                                           ((IData)(0x56U) 
                                            * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__sel_ar_unsupported))))) 
              && (1U & (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[
                        (((IData)(0x54U) + (0xffU & 
                                            ((IData)(0x56U) 
                                             * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__sel_ar_unsupported)))) 
                         >> 5U)] >> (0x1fU & ((IData)(0x54U) 
                                              + (0xffU 
                                                 & ((IData)(0x56U) 
                                                    * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__sel_ar_unsupported)))))))));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__aw_ready 
        = ((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__aw_valid) 
           & ((0xabU >= ((IData)(0x55U) + (0xffU & 
                                           ((IData)(0x56U) 
                                            * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__sel_aw_unsupported))))) 
              && (1U & (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[
                        (((IData)(0x55U) + (0xffU & 
                                            ((IData)(0x56U) 
                                             * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__sel_aw_unsupported)))) 
                         >> 5U)] >> (0x1fU & ((IData)(0x55U) 
                                              + (0xffU 
                                                 & ((IData)(0x56U) 
                                                    * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__sel_aw_unsupported)))))))));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (IData)((0U != (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask))));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask))));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask))));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (IData)((0U != (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask))));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U] 
        = ((0x3bffffU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U]) 
           | (0x3fffffU & ((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes) 
                           << 0x12U)));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (IData)((0U != (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask))));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask))));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask))));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (IData)((0U != (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask))));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U] 
        = ((0x3ffdffU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U]) 
           | (0x3fffffU & ((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes) 
                           << 9U)));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_counter_open_w__DOT__i_counter__DOT__counter_d 
        = vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_counter_open_w__DOT__i_counter__DOT__counter_q;
    if (((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_cnt_down) 
         ^ (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_cnt_up))) {
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_counter_open_w__DOT__i_counter__DOT__counter_d 
            = (0xffU & ((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_cnt_down)
                         ? ((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_counter_open_w__DOT__i_counter__DOT__counter_q) 
                            - (IData)(1U)) : ((IData)(1U) 
                                              + (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_counter_open_w__DOT__i_counter__DOT__counter_q))));
    }
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__lock_ar_valid_d 
        = vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__lock_ar_valid_q;
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__load_ar_lock = 0U;
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__ar_push = 0U;
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U] 
        = (0x2fffffU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U]);
    if (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__lock_ar_valid_q) {
        if (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__ar_ready) {
            vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__lock_ar_valid_d = 0U;
            vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__load_ar_lock = 1U;
            vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__ar_push = 1U;
            vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U] 
                = (0x100000U | vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U]);
        }
    } else if ((1U & (~ (IData)((0U != (IData)(vlSymsp->TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter.__PVT__cnt_full)))))) {
        if ((1U & ((vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0U] 
                    >> 1U) & ((~ (IData)(vlSymsp->TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter.lookup_mst_select_occupied_o)) 
                              | ((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__sel_ar_unsupported) 
                                 == (IData)(vlSymsp->TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter.lookup_mst_select_o)))))) {
            if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__ar_ready)))) {
                vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__lock_ar_valid_d = 1U;
                vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__load_ar_lock = 1U;
            }
            if (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__ar_ready) {
                vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__ar_push = 1U;
                vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U] 
                    = (0x100000U | vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U]);
            }
        }
    }
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__lock_aw_valid_d 
        = vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__lock_aw_valid_q;
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__load_aw_lock = 0U;
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__atop_inject = 0U;
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U] 
        = (0x1fffffU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U]);
    if (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__lock_aw_valid_q) {
        if (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__aw_ready) {
            vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__lock_aw_valid_d = 0U;
            vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__load_aw_lock = 1U;
            vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__atop_inject 
                = (1U & (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[5U] 
                         >> 0xaU));
            vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U] 
                = (0x200000U | vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U]);
        }
    } else if ((((~ (IData)((0U != (IData)(vlSymsp->TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter.__PVT__cnt_full)))) 
                 & (0x7fU != (0x7fU & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_counter_open_w__DOT__i_counter__DOT__counter_q)))) 
                & (~ ((0U != (IData)(vlSymsp->TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter.__PVT__cnt_full)) 
                      & (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[5U] 
                         >> 0xaU))))) {
        if ((((vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[5U] 
               >> 2U) & ((0U == (0x7fU & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_counter_open_w__DOT__i_counter__DOT__counter_q))) 
                         | ((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_select) 
                            == (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__sel_aw_unsupported)))) 
             & ((~ (IData)(vlSymsp->TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter.lookup_mst_select_occupied_o)) 
                | ((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__sel_aw_unsupported) 
                   == (IData)(vlSymsp->TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter.lookup_mst_select_o))))) {
            if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__aw_ready)))) {
                vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__lock_aw_valid_d = 1U;
                vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__load_aw_lock = 1U;
            }
            if (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__aw_ready) {
                vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__atop_inject 
                    = (1U & (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[5U] 
                             >> 0xaU));
                vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U] 
                    = (0x200000U | vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U]);
            }
        }
    }
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d 
        = (1U & (((vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[2U] 
                   >> 0x15U) & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes))
                  ? ((1U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                      ? (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                      : (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))
                  : (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__rr_q)));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d 
        = (1U & ((vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0U] 
                  & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes))
                  ? ((1U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                      ? (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                      : (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))
                  : (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__rr_q)));
}

extern const VlWide<17>/*543:0*/ Vtestharness__ConstPool__CONST_h00a443f1_0;

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__98(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__98\n"); );
    // Init
    VlWide<50>/*1599:0*/ __Vtemp_8;
    VlWide<50>/*1599:0*/ __Vtemp_16;
    VlWide<50>/*1599:0*/ __Vtemp_24;
    // Body
    __Vtemp_8[0U] = (Vtestharness__ConstPool__CONST_h00a443f1_0[0U] 
                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0U]);
    __Vtemp_8[1U] = (Vtestharness__ConstPool__CONST_h00a443f1_0[1U] 
                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[1U]);
    __Vtemp_8[2U] = (Vtestharness__ConstPool__CONST_h00a443f1_0[2U] 
                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[2U]);
    __Vtemp_8[3U] = (Vtestharness__ConstPool__CONST_h00a443f1_0[3U] 
                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[3U]);
    __Vtemp_8[4U] = (Vtestharness__ConstPool__CONST_h00a443f1_0[4U] 
                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[4U]);
    __Vtemp_8[5U] = (Vtestharness__ConstPool__CONST_h00a443f1_0[5U] 
                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[5U]);
    __Vtemp_8[6U] = (Vtestharness__ConstPool__CONST_h00a443f1_0[6U] 
                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[6U]);
    __Vtemp_8[7U] = (Vtestharness__ConstPool__CONST_h00a443f1_0[7U] 
                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[7U]);
    __Vtemp_8[8U] = (Vtestharness__ConstPool__CONST_h00a443f1_0[8U] 
                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[8U]);
    __Vtemp_8[9U] = (Vtestharness__ConstPool__CONST_h00a443f1_0[9U] 
                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[9U]);
    __Vtemp_8[0xaU] = (Vtestharness__ConstPool__CONST_h00a443f1_0[0xaU] 
                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0xaU]);
    __Vtemp_8[0xbU] = (Vtestharness__ConstPool__CONST_h00a443f1_0[0xbU] 
                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0xbU]);
    __Vtemp_8[0xcU] = (Vtestharness__ConstPool__CONST_h00a443f1_0[0xcU] 
                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0xcU]);
    __Vtemp_8[0xdU] = (Vtestharness__ConstPool__CONST_h00a443f1_0[0xdU] 
                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0xdU]);
    __Vtemp_8[0xeU] = (Vtestharness__ConstPool__CONST_h00a443f1_0[0xeU] 
                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0xeU]);
    __Vtemp_8[0xfU] = (Vtestharness__ConstPool__CONST_h00a443f1_0[0xfU] 
                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0xfU]);
    __Vtemp_8[0x10U] = (((Vtestharness__ConstPool__CONST_h00a443f1_0[0U] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0U]) 
                         << 0x10U) | (Vtestharness__ConstPool__CONST_h00a443f1_0[0x10U] 
                                      & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x10U]));
    __Vtemp_8[0x11U] = (((Vtestharness__ConstPool__CONST_h00a443f1_0[0U] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0U]) 
                         >> 0x10U) | ((Vtestharness__ConstPool__CONST_h00a443f1_0[1U] 
                                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[1U]) 
                                      << 0x10U));
    __Vtemp_8[0x12U] = (((Vtestharness__ConstPool__CONST_h00a443f1_0[1U] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[1U]) 
                         >> 0x10U) | ((Vtestharness__ConstPool__CONST_h00a443f1_0[2U] 
                                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[2U]) 
                                      << 0x10U));
    __Vtemp_8[0x13U] = (((Vtestharness__ConstPool__CONST_h00a443f1_0[2U] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[2U]) 
                         >> 0x10U) | ((Vtestharness__ConstPool__CONST_h00a443f1_0[3U] 
                                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[3U]) 
                                      << 0x10U));
    __Vtemp_8[0x14U] = (((Vtestharness__ConstPool__CONST_h00a443f1_0[3U] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[3U]) 
                         >> 0x10U) | ((Vtestharness__ConstPool__CONST_h00a443f1_0[4U] 
                                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[4U]) 
                                      << 0x10U));
    __Vtemp_8[0x15U] = (((Vtestharness__ConstPool__CONST_h00a443f1_0[4U] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[4U]) 
                         >> 0x10U) | ((Vtestharness__ConstPool__CONST_h00a443f1_0[5U] 
                                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[5U]) 
                                      << 0x10U));
    __Vtemp_8[0x16U] = (((Vtestharness__ConstPool__CONST_h00a443f1_0[5U] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[5U]) 
                         >> 0x10U) | ((Vtestharness__ConstPool__CONST_h00a443f1_0[6U] 
                                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[6U]) 
                                      << 0x10U));
    __Vtemp_8[0x17U] = (((Vtestharness__ConstPool__CONST_h00a443f1_0[6U] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[6U]) 
                         >> 0x10U) | ((Vtestharness__ConstPool__CONST_h00a443f1_0[7U] 
                                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[7U]) 
                                      << 0x10U));
    __Vtemp_8[0x18U] = (((Vtestharness__ConstPool__CONST_h00a443f1_0[7U] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[7U]) 
                         >> 0x10U) | ((Vtestharness__ConstPool__CONST_h00a443f1_0[8U] 
                                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[8U]) 
                                      << 0x10U));
    __Vtemp_8[0x19U] = (((Vtestharness__ConstPool__CONST_h00a443f1_0[8U] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[8U]) 
                         >> 0x10U) | ((Vtestharness__ConstPool__CONST_h00a443f1_0[9U] 
                                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[9U]) 
                                      << 0x10U));
    __Vtemp_8[0x1aU] = (((Vtestharness__ConstPool__CONST_h00a443f1_0[9U] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[9U]) 
                         >> 0x10U) | ((Vtestharness__ConstPool__CONST_h00a443f1_0[0xaU] 
                                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0xaU]) 
                                      << 0x10U));
    __Vtemp_8[0x1bU] = (((Vtestharness__ConstPool__CONST_h00a443f1_0[0xaU] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0xaU]) 
                         >> 0x10U) | ((Vtestharness__ConstPool__CONST_h00a443f1_0[0xbU] 
                                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0xbU]) 
                                      << 0x10U));
    __Vtemp_8[0x1cU] = (((Vtestharness__ConstPool__CONST_h00a443f1_0[0xbU] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0xbU]) 
                         >> 0x10U) | ((Vtestharness__ConstPool__CONST_h00a443f1_0[0xcU] 
                                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0xcU]) 
                                      << 0x10U));
    __Vtemp_8[0x1dU] = (((Vtestharness__ConstPool__CONST_h00a443f1_0[0xcU] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0xcU]) 
                         >> 0x10U) | ((Vtestharness__ConstPool__CONST_h00a443f1_0[0xdU] 
                                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0xdU]) 
                                      << 0x10U));
    __Vtemp_8[0x1eU] = (((Vtestharness__ConstPool__CONST_h00a443f1_0[0xdU] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0xdU]) 
                         >> 0x10U) | ((Vtestharness__ConstPool__CONST_h00a443f1_0[0xeU] 
                                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0xeU]) 
                                      << 0x10U));
    __Vtemp_8[0x1fU] = (((Vtestharness__ConstPool__CONST_h00a443f1_0[0xeU] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0xeU]) 
                         >> 0x10U) | ((Vtestharness__ConstPool__CONST_h00a443f1_0[0xfU] 
                                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0xfU]) 
                                      << 0x10U));
    __Vtemp_8[0x20U] = (((Vtestharness__ConstPool__CONST_h00a443f1_0[0xfU] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0xfU]) 
                         >> 0x10U) | ((Vtestharness__ConstPool__CONST_h00a443f1_0[0x10U] 
                                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x10U]) 
                                      << 0x10U));
    __Vtemp_8[0x21U] = (((0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[0U] 
                                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0U])) 
                         | ((Vtestharness__ConstPool__CONST_h00a443f1_0[0x10U] 
                             & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x10U]) 
                            >> 0x10U)) | (0xffff0000U 
                                          & (Vtestharness__ConstPool__CONST_h00a443f1_0[0U] 
                                             & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0U])));
    __Vtemp_8[0x22U] = ((0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[1U] 
                                    & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[1U])) 
                        | (0xffff0000U & (Vtestharness__ConstPool__CONST_h00a443f1_0[1U] 
                                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[1U])));
    __Vtemp_8[0x23U] = ((0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[2U] 
                                    & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[2U])) 
                        | (0xffff0000U & (Vtestharness__ConstPool__CONST_h00a443f1_0[2U] 
                                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[2U])));
    __Vtemp_8[0x24U] = ((0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[3U] 
                                    & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[3U])) 
                        | (0xffff0000U & (Vtestharness__ConstPool__CONST_h00a443f1_0[3U] 
                                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[3U])));
    __Vtemp_8[0x25U] = ((0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[4U] 
                                    & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[4U])) 
                        | (0xffff0000U & (Vtestharness__ConstPool__CONST_h00a443f1_0[4U] 
                                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[4U])));
    __Vtemp_8[0x26U] = ((0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[5U] 
                                    & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[5U])) 
                        | (0xffff0000U & (Vtestharness__ConstPool__CONST_h00a443f1_0[5U] 
                                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[5U])));
    __Vtemp_8[0x27U] = ((0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[6U] 
                                    & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[6U])) 
                        | (0xffff0000U & (Vtestharness__ConstPool__CONST_h00a443f1_0[6U] 
                                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[6U])));
    __Vtemp_8[0x28U] = ((0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[7U] 
                                    & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[7U])) 
                        | (0xffff0000U & (Vtestharness__ConstPool__CONST_h00a443f1_0[7U] 
                                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[7U])));
    __Vtemp_8[0x29U] = ((0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[8U] 
                                    & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[8U])) 
                        | (0xffff0000U & (Vtestharness__ConstPool__CONST_h00a443f1_0[8U] 
                                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[8U])));
    __Vtemp_8[0x2aU] = ((0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[9U] 
                                    & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[9U])) 
                        | (0xffff0000U & (Vtestharness__ConstPool__CONST_h00a443f1_0[9U] 
                                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[9U])));
    __Vtemp_8[0x2bU] = ((0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[0xaU] 
                                    & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0xaU])) 
                        | (0xffff0000U & (Vtestharness__ConstPool__CONST_h00a443f1_0[0xaU] 
                                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0xaU])));
    __Vtemp_8[0x2cU] = ((0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[0xbU] 
                                    & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0xbU])) 
                        | (0xffff0000U & (Vtestharness__ConstPool__CONST_h00a443f1_0[0xbU] 
                                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0xbU])));
    __Vtemp_8[0x2dU] = ((0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[0xcU] 
                                    & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0xcU])) 
                        | (0xffff0000U & (Vtestharness__ConstPool__CONST_h00a443f1_0[0xcU] 
                                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0xcU])));
    __Vtemp_8[0x2eU] = ((0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[0xdU] 
                                    & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0xdU])) 
                        | (0xffff0000U & (Vtestharness__ConstPool__CONST_h00a443f1_0[0xdU] 
                                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0xdU])));
    __Vtemp_8[0x2fU] = ((0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[0xeU] 
                                    & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0xeU])) 
                        | (0xffff0000U & (Vtestharness__ConstPool__CONST_h00a443f1_0[0xeU] 
                                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0xeU])));
    __Vtemp_8[0x30U] = ((0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[0xfU] 
                                    & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0xfU])) 
                        | (0xffff0000U & (Vtestharness__ConstPool__CONST_h00a443f1_0[0xfU] 
                                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0xfU])));
    __Vtemp_8[0x31U] = (0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[0x10U] 
                                   & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x10U]));
    VL_CONCAT_WWW(2112,528,1584, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT____Vcellinp__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_resps_i, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp, __Vtemp_8);
    __Vtemp_16[0U] = (Vtestharness__ConstPool__CONST_h00a443f1_0[0U] 
                      & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x11U] 
                          << 0x10U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x10U] 
                                       >> 0x10U)));
    __Vtemp_16[1U] = (Vtestharness__ConstPool__CONST_h00a443f1_0[1U] 
                      & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x12U] 
                          << 0x10U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x11U] 
                                       >> 0x10U)));
    __Vtemp_16[2U] = (Vtestharness__ConstPool__CONST_h00a443f1_0[2U] 
                      & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x13U] 
                          << 0x10U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x12U] 
                                       >> 0x10U)));
    __Vtemp_16[3U] = (Vtestharness__ConstPool__CONST_h00a443f1_0[3U] 
                      & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x14U] 
                          << 0x10U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x13U] 
                                       >> 0x10U)));
    __Vtemp_16[4U] = (Vtestharness__ConstPool__CONST_h00a443f1_0[4U] 
                      & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x15U] 
                          << 0x10U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x14U] 
                                       >> 0x10U)));
    __Vtemp_16[5U] = (Vtestharness__ConstPool__CONST_h00a443f1_0[5U] 
                      & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x16U] 
                          << 0x10U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x15U] 
                                       >> 0x10U)));
    __Vtemp_16[6U] = (Vtestharness__ConstPool__CONST_h00a443f1_0[6U] 
                      & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x17U] 
                          << 0x10U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x16U] 
                                       >> 0x10U)));
    __Vtemp_16[7U] = (Vtestharness__ConstPool__CONST_h00a443f1_0[7U] 
                      & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x18U] 
                          << 0x10U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x17U] 
                                       >> 0x10U)));
    __Vtemp_16[8U] = (Vtestharness__ConstPool__CONST_h00a443f1_0[8U] 
                      & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x19U] 
                          << 0x10U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x18U] 
                                       >> 0x10U)));
    __Vtemp_16[9U] = (Vtestharness__ConstPool__CONST_h00a443f1_0[9U] 
                      & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x1aU] 
                          << 0x10U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x19U] 
                                       >> 0x10U)));
    __Vtemp_16[0xaU] = (Vtestharness__ConstPool__CONST_h00a443f1_0[0xaU] 
                        & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x1bU] 
                            << 0x10U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x1aU] 
                                         >> 0x10U)));
    __Vtemp_16[0xbU] = (Vtestharness__ConstPool__CONST_h00a443f1_0[0xbU] 
                        & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x1cU] 
                            << 0x10U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x1bU] 
                                         >> 0x10U)));
    __Vtemp_16[0xcU] = (Vtestharness__ConstPool__CONST_h00a443f1_0[0xcU] 
                        & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x1dU] 
                            << 0x10U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x1cU] 
                                         >> 0x10U)));
    __Vtemp_16[0xdU] = (Vtestharness__ConstPool__CONST_h00a443f1_0[0xdU] 
                        & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x1eU] 
                            << 0x10U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x1dU] 
                                         >> 0x10U)));
    __Vtemp_16[0xeU] = (Vtestharness__ConstPool__CONST_h00a443f1_0[0xeU] 
                        & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x1fU] 
                            << 0x10U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x1eU] 
                                         >> 0x10U)));
    __Vtemp_16[0xfU] = (Vtestharness__ConstPool__CONST_h00a443f1_0[0xfU] 
                        & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x20U] 
                            << 0x10U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x1fU] 
                                         >> 0x10U)));
    __Vtemp_16[0x10U] = ((0xffff0000U & ((Vtestharness__ConstPool__CONST_h00a443f1_0[0U] 
                                          << 0x10U) 
                                         & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x10U])) 
                         | (Vtestharness__ConstPool__CONST_h00a443f1_0[0x10U] 
                            & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x21U] 
                                << 0x10U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x20U] 
                                             >> 0x10U))));
    __Vtemp_16[0x11U] = ((0xffffU & ((Vtestharness__ConstPool__CONST_h00a443f1_0[0U] 
                                      >> 0x10U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x11U])) 
                         | (0xffff0000U & ((Vtestharness__ConstPool__CONST_h00a443f1_0[1U] 
                                            << 0x10U) 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x11U])));
    __Vtemp_16[0x12U] = ((0xffffU & ((Vtestharness__ConstPool__CONST_h00a443f1_0[1U] 
                                      >> 0x10U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x12U])) 
                         | (0xffff0000U & ((Vtestharness__ConstPool__CONST_h00a443f1_0[2U] 
                                            << 0x10U) 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x12U])));
    __Vtemp_16[0x13U] = ((0xffffU & ((Vtestharness__ConstPool__CONST_h00a443f1_0[2U] 
                                      >> 0x10U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x13U])) 
                         | (0xffff0000U & ((Vtestharness__ConstPool__CONST_h00a443f1_0[3U] 
                                            << 0x10U) 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x13U])));
    __Vtemp_16[0x14U] = ((0xffffU & ((Vtestharness__ConstPool__CONST_h00a443f1_0[3U] 
                                      >> 0x10U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x14U])) 
                         | (0xffff0000U & ((Vtestharness__ConstPool__CONST_h00a443f1_0[4U] 
                                            << 0x10U) 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x14U])));
    __Vtemp_16[0x15U] = ((0xffffU & ((Vtestharness__ConstPool__CONST_h00a443f1_0[4U] 
                                      >> 0x10U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x15U])) 
                         | (0xffff0000U & ((Vtestharness__ConstPool__CONST_h00a443f1_0[5U] 
                                            << 0x10U) 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x15U])));
    __Vtemp_16[0x16U] = ((0xffffU & ((Vtestharness__ConstPool__CONST_h00a443f1_0[5U] 
                                      >> 0x10U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x16U])) 
                         | (0xffff0000U & ((Vtestharness__ConstPool__CONST_h00a443f1_0[6U] 
                                            << 0x10U) 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x16U])));
    __Vtemp_16[0x17U] = ((0xffffU & ((Vtestharness__ConstPool__CONST_h00a443f1_0[6U] 
                                      >> 0x10U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x17U])) 
                         | (0xffff0000U & ((Vtestharness__ConstPool__CONST_h00a443f1_0[7U] 
                                            << 0x10U) 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x17U])));
    __Vtemp_16[0x18U] = ((0xffffU & ((Vtestharness__ConstPool__CONST_h00a443f1_0[7U] 
                                      >> 0x10U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x18U])) 
                         | (0xffff0000U & ((Vtestharness__ConstPool__CONST_h00a443f1_0[8U] 
                                            << 0x10U) 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x18U])));
    __Vtemp_16[0x19U] = ((0xffffU & ((Vtestharness__ConstPool__CONST_h00a443f1_0[8U] 
                                      >> 0x10U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x19U])) 
                         | (0xffff0000U & ((Vtestharness__ConstPool__CONST_h00a443f1_0[9U] 
                                            << 0x10U) 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x19U])));
    __Vtemp_16[0x1aU] = ((0xffffU & ((Vtestharness__ConstPool__CONST_h00a443f1_0[9U] 
                                      >> 0x10U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x1aU])) 
                         | (0xffff0000U & ((Vtestharness__ConstPool__CONST_h00a443f1_0[0xaU] 
                                            << 0x10U) 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x1aU])));
    __Vtemp_16[0x1bU] = ((0xffffU & ((Vtestharness__ConstPool__CONST_h00a443f1_0[0xaU] 
                                      >> 0x10U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x1bU])) 
                         | (0xffff0000U & ((Vtestharness__ConstPool__CONST_h00a443f1_0[0xbU] 
                                            << 0x10U) 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x1bU])));
    __Vtemp_16[0x1cU] = ((0xffffU & ((Vtestharness__ConstPool__CONST_h00a443f1_0[0xbU] 
                                      >> 0x10U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x1cU])) 
                         | (0xffff0000U & ((Vtestharness__ConstPool__CONST_h00a443f1_0[0xcU] 
                                            << 0x10U) 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x1cU])));
    __Vtemp_16[0x1dU] = ((0xffffU & ((Vtestharness__ConstPool__CONST_h00a443f1_0[0xcU] 
                                      >> 0x10U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x1dU])) 
                         | (0xffff0000U & ((Vtestharness__ConstPool__CONST_h00a443f1_0[0xdU] 
                                            << 0x10U) 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x1dU])));
    __Vtemp_16[0x1eU] = ((0xffffU & ((Vtestharness__ConstPool__CONST_h00a443f1_0[0xdU] 
                                      >> 0x10U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x1eU])) 
                         | (0xffff0000U & ((Vtestharness__ConstPool__CONST_h00a443f1_0[0xeU] 
                                            << 0x10U) 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x1eU])));
    __Vtemp_16[0x1fU] = ((0xffffU & ((Vtestharness__ConstPool__CONST_h00a443f1_0[0xeU] 
                                      >> 0x10U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x1fU])) 
                         | (0xffff0000U & ((Vtestharness__ConstPool__CONST_h00a443f1_0[0xfU] 
                                            << 0x10U) 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x1fU])));
    __Vtemp_16[0x20U] = ((0xffffU & ((Vtestharness__ConstPool__CONST_h00a443f1_0[0xfU] 
                                      >> 0x10U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x20U])) 
                         | (0xffff0000U & ((Vtestharness__ConstPool__CONST_h00a443f1_0[0x10U] 
                                            << 0x10U) 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x20U])));
    __Vtemp_16[0x21U] = ((0xffffU & ((Vtestharness__ConstPool__CONST_h00a443f1_0[0U] 
                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x10U] 
                                         >> 0x10U)) 
                                     | ((Vtestharness__ConstPool__CONST_h00a443f1_0[0x10U] 
                                         >> 0x10U) 
                                        & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x21U]))) 
                         | (0xffff0000U & (Vtestharness__ConstPool__CONST_h00a443f1_0[0U] 
                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x11U] 
                                              << 0x10U))));
    __Vtemp_16[0x22U] = ((0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[1U] 
                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x11U] 
                                        >> 0x10U))) 
                         | (0xffff0000U & (Vtestharness__ConstPool__CONST_h00a443f1_0[1U] 
                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x12U] 
                                              << 0x10U))));
    __Vtemp_16[0x23U] = ((0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[2U] 
                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x12U] 
                                        >> 0x10U))) 
                         | (0xffff0000U & (Vtestharness__ConstPool__CONST_h00a443f1_0[2U] 
                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x13U] 
                                              << 0x10U))));
    __Vtemp_16[0x24U] = ((0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[3U] 
                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x13U] 
                                        >> 0x10U))) 
                         | (0xffff0000U & (Vtestharness__ConstPool__CONST_h00a443f1_0[3U] 
                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x14U] 
                                              << 0x10U))));
    __Vtemp_16[0x25U] = ((0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[4U] 
                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x14U] 
                                        >> 0x10U))) 
                         | (0xffff0000U & (Vtestharness__ConstPool__CONST_h00a443f1_0[4U] 
                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x15U] 
                                              << 0x10U))));
    __Vtemp_16[0x26U] = ((0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[5U] 
                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x15U] 
                                        >> 0x10U))) 
                         | (0xffff0000U & (Vtestharness__ConstPool__CONST_h00a443f1_0[5U] 
                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x16U] 
                                              << 0x10U))));
    __Vtemp_16[0x27U] = ((0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[6U] 
                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x16U] 
                                        >> 0x10U))) 
                         | (0xffff0000U & (Vtestharness__ConstPool__CONST_h00a443f1_0[6U] 
                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x17U] 
                                              << 0x10U))));
    __Vtemp_16[0x28U] = ((0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[7U] 
                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x17U] 
                                        >> 0x10U))) 
                         | (0xffff0000U & (Vtestharness__ConstPool__CONST_h00a443f1_0[7U] 
                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x18U] 
                                              << 0x10U))));
    __Vtemp_16[0x29U] = ((0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[8U] 
                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x18U] 
                                        >> 0x10U))) 
                         | (0xffff0000U & (Vtestharness__ConstPool__CONST_h00a443f1_0[8U] 
                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x19U] 
                                              << 0x10U))));
    __Vtemp_16[0x2aU] = ((0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[9U] 
                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x19U] 
                                        >> 0x10U))) 
                         | (0xffff0000U & (Vtestharness__ConstPool__CONST_h00a443f1_0[9U] 
                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x1aU] 
                                              << 0x10U))));
    __Vtemp_16[0x2bU] = ((0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[0xaU] 
                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x1aU] 
                                        >> 0x10U))) 
                         | (0xffff0000U & (Vtestharness__ConstPool__CONST_h00a443f1_0[0xaU] 
                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x1bU] 
                                              << 0x10U))));
    __Vtemp_16[0x2cU] = ((0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[0xbU] 
                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x1bU] 
                                        >> 0x10U))) 
                         | (0xffff0000U & (Vtestharness__ConstPool__CONST_h00a443f1_0[0xbU] 
                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x1cU] 
                                              << 0x10U))));
    __Vtemp_16[0x2dU] = ((0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[0xcU] 
                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x1cU] 
                                        >> 0x10U))) 
                         | (0xffff0000U & (Vtestharness__ConstPool__CONST_h00a443f1_0[0xcU] 
                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x1dU] 
                                              << 0x10U))));
    __Vtemp_16[0x2eU] = ((0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[0xdU] 
                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x1dU] 
                                        >> 0x10U))) 
                         | (0xffff0000U & (Vtestharness__ConstPool__CONST_h00a443f1_0[0xdU] 
                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x1eU] 
                                              << 0x10U))));
    __Vtemp_16[0x2fU] = ((0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[0xeU] 
                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x1eU] 
                                        >> 0x10U))) 
                         | (0xffff0000U & (Vtestharness__ConstPool__CONST_h00a443f1_0[0xeU] 
                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x1fU] 
                                              << 0x10U))));
    __Vtemp_16[0x30U] = ((0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[0xfU] 
                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x1fU] 
                                        >> 0x10U))) 
                         | (0xffff0000U & (Vtestharness__ConstPool__CONST_h00a443f1_0[0xfU] 
                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x20U] 
                                              << 0x10U))));
    __Vtemp_16[0x31U] = (0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[0x10U] 
                                    & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x20U] 
                                       >> 0x10U)));
    VL_CONCAT_WWW(2112,528,1584, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT____Vcellinp__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_resps_i, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp, __Vtemp_16);
    __Vtemp_24[0U] = (Vtestharness__ConstPool__CONST_h00a443f1_0[0U] 
                      & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x21U]);
    __Vtemp_24[1U] = (Vtestharness__ConstPool__CONST_h00a443f1_0[1U] 
                      & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x22U]);
    __Vtemp_24[2U] = (Vtestharness__ConstPool__CONST_h00a443f1_0[2U] 
                      & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x23U]);
    __Vtemp_24[3U] = (Vtestharness__ConstPool__CONST_h00a443f1_0[3U] 
                      & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x24U]);
    __Vtemp_24[4U] = (Vtestharness__ConstPool__CONST_h00a443f1_0[4U] 
                      & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x25U]);
    __Vtemp_24[5U] = (Vtestharness__ConstPool__CONST_h00a443f1_0[5U] 
                      & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x26U]);
    __Vtemp_24[6U] = (Vtestharness__ConstPool__CONST_h00a443f1_0[6U] 
                      & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x27U]);
    __Vtemp_24[7U] = (Vtestharness__ConstPool__CONST_h00a443f1_0[7U] 
                      & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x28U]);
    __Vtemp_24[8U] = (Vtestharness__ConstPool__CONST_h00a443f1_0[8U] 
                      & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x29U]);
    __Vtemp_24[9U] = (Vtestharness__ConstPool__CONST_h00a443f1_0[9U] 
                      & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x2aU]);
    __Vtemp_24[0xaU] = (Vtestharness__ConstPool__CONST_h00a443f1_0[0xaU] 
                        & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x2bU]);
    __Vtemp_24[0xbU] = (Vtestharness__ConstPool__CONST_h00a443f1_0[0xbU] 
                        & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x2cU]);
    __Vtemp_24[0xcU] = (Vtestharness__ConstPool__CONST_h00a443f1_0[0xcU] 
                        & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x2dU]);
    __Vtemp_24[0xdU] = (Vtestharness__ConstPool__CONST_h00a443f1_0[0xdU] 
                        & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x2eU]);
    __Vtemp_24[0xeU] = (Vtestharness__ConstPool__CONST_h00a443f1_0[0xeU] 
                        & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x2fU]);
    __Vtemp_24[0xfU] = (Vtestharness__ConstPool__CONST_h00a443f1_0[0xfU] 
                        & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x30U]);
    __Vtemp_24[0x10U] = (((Vtestharness__ConstPool__CONST_h00a443f1_0[0U] 
                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x21U]) 
                          << 0x10U) | (Vtestharness__ConstPool__CONST_h00a443f1_0[0x10U] 
                                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0x31U]));
    __Vtemp_24[0x11U] = (((Vtestharness__ConstPool__CONST_h00a443f1_0[0U] 
                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x21U]) 
                          >> 0x10U) | ((Vtestharness__ConstPool__CONST_h00a443f1_0[1U] 
                                        & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x22U]) 
                                       << 0x10U));
    __Vtemp_24[0x12U] = (((Vtestharness__ConstPool__CONST_h00a443f1_0[1U] 
                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x22U]) 
                          >> 0x10U) | ((Vtestharness__ConstPool__CONST_h00a443f1_0[2U] 
                                        & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x23U]) 
                                       << 0x10U));
    __Vtemp_24[0x13U] = (((Vtestharness__ConstPool__CONST_h00a443f1_0[2U] 
                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x23U]) 
                          >> 0x10U) | ((Vtestharness__ConstPool__CONST_h00a443f1_0[3U] 
                                        & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x24U]) 
                                       << 0x10U));
    __Vtemp_24[0x14U] = (((Vtestharness__ConstPool__CONST_h00a443f1_0[3U] 
                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x24U]) 
                          >> 0x10U) | ((Vtestharness__ConstPool__CONST_h00a443f1_0[4U] 
                                        & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x25U]) 
                                       << 0x10U));
    __Vtemp_24[0x15U] = (((Vtestharness__ConstPool__CONST_h00a443f1_0[4U] 
                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x25U]) 
                          >> 0x10U) | ((Vtestharness__ConstPool__CONST_h00a443f1_0[5U] 
                                        & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x26U]) 
                                       << 0x10U));
    __Vtemp_24[0x16U] = (((Vtestharness__ConstPool__CONST_h00a443f1_0[5U] 
                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x26U]) 
                          >> 0x10U) | ((Vtestharness__ConstPool__CONST_h00a443f1_0[6U] 
                                        & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x27U]) 
                                       << 0x10U));
    __Vtemp_24[0x17U] = (((Vtestharness__ConstPool__CONST_h00a443f1_0[6U] 
                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x27U]) 
                          >> 0x10U) | ((Vtestharness__ConstPool__CONST_h00a443f1_0[7U] 
                                        & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x28U]) 
                                       << 0x10U));
    __Vtemp_24[0x18U] = (((Vtestharness__ConstPool__CONST_h00a443f1_0[7U] 
                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x28U]) 
                          >> 0x10U) | ((Vtestharness__ConstPool__CONST_h00a443f1_0[8U] 
                                        & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x29U]) 
                                       << 0x10U));
    __Vtemp_24[0x19U] = (((Vtestharness__ConstPool__CONST_h00a443f1_0[8U] 
                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x29U]) 
                          >> 0x10U) | ((Vtestharness__ConstPool__CONST_h00a443f1_0[9U] 
                                        & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x2aU]) 
                                       << 0x10U));
    __Vtemp_24[0x1aU] = (((Vtestharness__ConstPool__CONST_h00a443f1_0[9U] 
                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x2aU]) 
                          >> 0x10U) | ((Vtestharness__ConstPool__CONST_h00a443f1_0[0xaU] 
                                        & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x2bU]) 
                                       << 0x10U));
    __Vtemp_24[0x1bU] = (((Vtestharness__ConstPool__CONST_h00a443f1_0[0xaU] 
                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x2bU]) 
                          >> 0x10U) | ((Vtestharness__ConstPool__CONST_h00a443f1_0[0xbU] 
                                        & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x2cU]) 
                                       << 0x10U));
    __Vtemp_24[0x1cU] = (((Vtestharness__ConstPool__CONST_h00a443f1_0[0xbU] 
                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x2cU]) 
                          >> 0x10U) | ((Vtestharness__ConstPool__CONST_h00a443f1_0[0xcU] 
                                        & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x2dU]) 
                                       << 0x10U));
    __Vtemp_24[0x1dU] = (((Vtestharness__ConstPool__CONST_h00a443f1_0[0xcU] 
                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x2dU]) 
                          >> 0x10U) | ((Vtestharness__ConstPool__CONST_h00a443f1_0[0xdU] 
                                        & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x2eU]) 
                                       << 0x10U));
    __Vtemp_24[0x1eU] = (((Vtestharness__ConstPool__CONST_h00a443f1_0[0xdU] 
                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x2eU]) 
                          >> 0x10U) | ((Vtestharness__ConstPool__CONST_h00a443f1_0[0xeU] 
                                        & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x2fU]) 
                                       << 0x10U));
    __Vtemp_24[0x1fU] = (((Vtestharness__ConstPool__CONST_h00a443f1_0[0xeU] 
                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x2fU]) 
                          >> 0x10U) | ((Vtestharness__ConstPool__CONST_h00a443f1_0[0xfU] 
                                        & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x30U]) 
                                       << 0x10U));
    __Vtemp_24[0x20U] = (((Vtestharness__ConstPool__CONST_h00a443f1_0[0xfU] 
                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x30U]) 
                          >> 0x10U) | ((Vtestharness__ConstPool__CONST_h00a443f1_0[0x10U] 
                                        & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x31U]) 
                                       << 0x10U));
    __Vtemp_24[0x21U] = (((0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[0U] 
                                      & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x21U])) 
                          | ((Vtestharness__ConstPool__CONST_h00a443f1_0[0x10U] 
                              & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0x31U]) 
                             >> 0x10U)) | (0xffff0000U 
                                           & (Vtestharness__ConstPool__CONST_h00a443f1_0[0U] 
                                              & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x21U])));
    __Vtemp_24[0x22U] = ((0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[1U] 
                                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x22U])) 
                         | (0xffff0000U & (Vtestharness__ConstPool__CONST_h00a443f1_0[1U] 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x22U])));
    __Vtemp_24[0x23U] = ((0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[2U] 
                                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x23U])) 
                         | (0xffff0000U & (Vtestharness__ConstPool__CONST_h00a443f1_0[2U] 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x23U])));
    __Vtemp_24[0x24U] = ((0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[3U] 
                                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x24U])) 
                         | (0xffff0000U & (Vtestharness__ConstPool__CONST_h00a443f1_0[3U] 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x24U])));
    __Vtemp_24[0x25U] = ((0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[4U] 
                                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x25U])) 
                         | (0xffff0000U & (Vtestharness__ConstPool__CONST_h00a443f1_0[4U] 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x25U])));
    __Vtemp_24[0x26U] = ((0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[5U] 
                                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x26U])) 
                         | (0xffff0000U & (Vtestharness__ConstPool__CONST_h00a443f1_0[5U] 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x26U])));
    __Vtemp_24[0x27U] = ((0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[6U] 
                                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x27U])) 
                         | (0xffff0000U & (Vtestharness__ConstPool__CONST_h00a443f1_0[6U] 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x27U])));
    __Vtemp_24[0x28U] = ((0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[7U] 
                                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x28U])) 
                         | (0xffff0000U & (Vtestharness__ConstPool__CONST_h00a443f1_0[7U] 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x28U])));
    __Vtemp_24[0x29U] = ((0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[8U] 
                                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x29U])) 
                         | (0xffff0000U & (Vtestharness__ConstPool__CONST_h00a443f1_0[8U] 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x29U])));
    __Vtemp_24[0x2aU] = ((0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[9U] 
                                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x2aU])) 
                         | (0xffff0000U & (Vtestharness__ConstPool__CONST_h00a443f1_0[9U] 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x2aU])));
    __Vtemp_24[0x2bU] = ((0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[0xaU] 
                                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x2bU])) 
                         | (0xffff0000U & (Vtestharness__ConstPool__CONST_h00a443f1_0[0xaU] 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x2bU])));
    __Vtemp_24[0x2cU] = ((0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[0xbU] 
                                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x2cU])) 
                         | (0xffff0000U & (Vtestharness__ConstPool__CONST_h00a443f1_0[0xbU] 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x2cU])));
    __Vtemp_24[0x2dU] = ((0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[0xcU] 
                                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x2dU])) 
                         | (0xffff0000U & (Vtestharness__ConstPool__CONST_h00a443f1_0[0xcU] 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x2dU])));
    __Vtemp_24[0x2eU] = ((0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[0xdU] 
                                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x2eU])) 
                         | (0xffff0000U & (Vtestharness__ConstPool__CONST_h00a443f1_0[0xdU] 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x2eU])));
    __Vtemp_24[0x2fU] = ((0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[0xeU] 
                                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x2fU])) 
                         | (0xffff0000U & (Vtestharness__ConstPool__CONST_h00a443f1_0[0xeU] 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x2fU])));
    __Vtemp_24[0x30U] = ((0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[0xfU] 
                                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x30U])) 
                         | (0xffff0000U & (Vtestharness__ConstPool__CONST_h00a443f1_0[0xfU] 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x30U])));
    __Vtemp_24[0x31U] = (0xffffU & (Vtestharness__ConstPool__CONST_h00a443f1_0[0x10U] 
                                    & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0x31U]));
    VL_CONCAT_WWW(2112,528,1584, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT____Vcellinp__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_resps_i, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp, __Vtemp_24);
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__99(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__99\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_resps_i[0U] 
        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[0U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_resps_i[1U] 
        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_resps_i[2U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0U] 
            << 0x12U) | (0x3ffffU & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[2U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_resps_i[3U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[0U] 
            >> 0xeU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[1U] 
                        << 0x12U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_resps_i[4U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[1U] 
            >> 0xeU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[2U] 
                        << 0x12U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_resps_i[5U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0U] 
            << 4U) | (0xfU & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[2U] 
                              >> 0xeU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_resps_i[6U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[0U] 
            >> 0x1cU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[1U] 
                         << 4U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_resps_i[7U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv.slv_resp_o[0U] 
            << 0x16U) | ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[1U] 
                          >> 0x1cU) | (0x3ffff0U & 
                                       (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[2U] 
                                        << 4U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_resps_i[8U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv.slv_resp_o[0U] 
            >> 0xaU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv.slv_resp_o[1U] 
                        << 0x16U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_resps_i[9U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv.slv_resp_o[1U] 
            >> 0xaU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv.slv_resp_o[2U] 
                        << 0x16U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_resps_i[0xaU] 
        = (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv.slv_resp_o[2U] 
           >> 0xaU);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_resps_i[0U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[3U] 
            << 0xeU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[2U] 
                        >> 0x12U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_resps_i[1U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[4U] 
            << 0xeU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[3U] 
                        >> 0x12U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_resps_i[2U] 
        = ((0xfffc0000U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[2U]) 
           | (0x3ffffU & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[5U] 
                           << 0xeU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[4U] 
                                       >> 0x12U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_resps_i[3U] 
        = ((0x3ffffU & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[3U]) 
           | (0xfffc0000U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[3U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_resps_i[4U] 
        = ((0x3ffffU & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[4U]) 
           | (0xfffc0000U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[4U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_resps_i[5U] 
        = (((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[3U] 
             << 0x12U) | (0x3fff0U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[2U] 
                                      >> 0xeU))) | 
           (0xfU & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[5U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_resps_i[6U] 
        = ((0xfU & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[3U] 
                    >> 0xeU)) | ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[4U] 
                                  << 0x12U) | (0x3fff0U 
                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[3U] 
                                                  >> 0xeU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_resps_i[7U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv.slv_resp_o[0U] 
            << 0x16U) | ((0xfU & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[4U] 
                                  >> 0xeU)) | (0x3ffff0U 
                                               & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[5U] 
                                                   << 0x12U) 
                                                  | (0x3fff0U 
                                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[4U] 
                                                        >> 0xeU))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_resps_i[8U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv.slv_resp_o[0U] 
            >> 0xaU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv.slv_resp_o[1U] 
                        << 0x16U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_resps_i[9U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv.slv_resp_o[1U] 
            >> 0xaU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv.slv_resp_o[2U] 
                        << 0x16U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_resps_i[0xaU] 
        = (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv.slv_resp_o[2U] 
           >> 0xaU);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_resps_i[0U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[6U] 
            << 0x1cU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[5U] 
                         >> 4U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_resps_i[1U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[7U] 
            << 0x1cU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[6U] 
                         >> 4U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_resps_i[2U] 
        = ((0xfffc0000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[5U] 
                           << 0xeU)) | (0x3ffffU & 
                                        (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.slv_resps_o[7U] 
                                         >> 4U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_resps_i[3U] 
        = (((0x3c000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[6U] 
                         << 0xeU)) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[5U] 
                                      >> 0x12U)) | 
           (0xfffc0000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[6U] 
                           << 0xeU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_resps_i[4U] 
        = (((0x3c000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[7U] 
                         << 0xeU)) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[6U] 
                                      >> 0x12U)) | 
           (0xfffc0000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[7U] 
                           << 0xeU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_resps_i[5U] 
        = ((0xfffffff0U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[5U]) 
           | (0xfU & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.slv_resps_o[7U] 
                      >> 0x12U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_resps_i[6U] 
        = ((0xfU & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[6U]) 
           | (0xfffffff0U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[6U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_resps_i[7U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv.slv_resp_o[0U] 
            << 0x16U) | ((0xfU & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[7U]) 
                         | (0x3ffff0U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.slv_resps_o[7U])));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_resps_i[8U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv.slv_resp_o[0U] 
            >> 0xaU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv.slv_resp_o[1U] 
                        << 0x16U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_resps_i[9U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv.slv_resp_o[1U] 
            >> 0xaU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv.slv_resp_o[2U] 
                        << 0x16U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_resps_i[0xaU] 
        = (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv.slv_resp_o[2U] 
           >> 0xaU);
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__103(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__103\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q)
            ? (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q)
            : ((2U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[2U] 
                      >> 0x11U)) | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U] 
                                          >> 0x12U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q)
            ? (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q)
            : ((2U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[2U] 
                      >> 8U)) | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U] 
                                       >> 9U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[0U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[1U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[2U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0U] 
            << 0x16U) | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U]);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[3U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0U] 
            >> 0xaU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[1U] 
                        << 0x16U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[4U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[1U] 
            >> 0xaU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[2U] 
                        << 0x16U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[5U] 
        = (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[2U] 
           >> 0xaU);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__aw_push 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT____VdfgRegularize_h8aa27137_0_7) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellinp__i_axi_burst_splitter_aw_chan__ax_ready_i));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__b_idx 
        = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d)) 
                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d) 
                     >> 1U) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__rr_q))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask 
        = ((0xfffffffeU & (((1U <= (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__rr_q)) 
                            << 1U) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d))) 
           | (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask 
        = (0xfffffffeU & (((1U > (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__rr_q)) 
                           << 1U) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes 
        = (IData)((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx 
        = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d)) 
                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d) 
                     >> 1U) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__rr_q))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask 
        = ((0xfffffffeU & (((1U <= (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__rr_q)) 
                            << 1U) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d))) 
           | (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask 
        = (0xfffffffeU & (((1U > (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__rr_q)) 
                           << 1U) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes 
        = (IData)((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_cnt_down = 0U;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_select_valid) 
         & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_select)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_cnt_down 
            = (1U & (IData)(((0x2400000U == (0x2400000U 
                                             & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__filtered_req[2U])) 
                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[2U] 
                                >> 0x13U))));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U] 
        = (0x37ffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U]);
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_select_valid) 
         & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_select)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U] 
            = ((0x37ffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U]) 
               | (0x80000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[2U]));
    }
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_select_valid) 
         & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_select))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_cnt_down 
            = (1U & (IData)(((0x2400000U == (0x2400000U 
                                             & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__filtered_req[2U])) 
                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[5U] 
                                >> 9U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U] 
            = ((0x37ffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U]) 
               | (0x80000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[5U] 
                              << 0xaU)));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__ar_ready 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__ar_valid) 
           & ((0xabU >= ((IData)(0x54U) + (0xffU & 
                                           ((IData)(0x56U) 
                                            * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__sel_ar_unsupported))))) 
              && (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[
                        (((IData)(0x54U) + (0xffU & 
                                            ((IData)(0x56U) 
                                             * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__sel_ar_unsupported)))) 
                         >> 5U)] >> (0x1fU & ((IData)(0x54U) 
                                              + (0xffU 
                                                 & ((IData)(0x56U) 
                                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__sel_ar_unsupported)))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__aw_ready 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__aw_valid) 
           & ((0xabU >= ((IData)(0x55U) + (0xffU & 
                                           ((IData)(0x56U) 
                                            * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__sel_aw_unsupported))))) 
              && (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[
                        (((IData)(0x55U) + (0xffU & 
                                            ((IData)(0x56U) 
                                             * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__sel_aw_unsupported)))) 
                         >> 5U)] >> (0x1fU & ((IData)(0x55U) 
                                              + (0xffU 
                                                 & ((IData)(0x56U) 
                                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__sel_aw_unsupported)))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__gate_clock = 1U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__write_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__write_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__status_cnt_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__aw_push) 
         & (1U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__gate_clock = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__write_pointer_n 
            = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__write_pointer_q) 
               & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__write_pointer_q)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__aw_pop) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__aw_push) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__aw_pop)) 
          & (1U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__mem_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__mem_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__aw_push) 
         & (1U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__mem_n 
            = (((~ ((IData)(0xfU) << (3U & VL_SHIFTL_III(2,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__write_pointer_q), 2U)))) 
                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__mem_n)) 
               | (0xfU & ((0xfU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__splitted_req[7U] 
                                   >> 0x18U)) << (3U 
                                                  & VL_SHIFTL_III(2,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__write_pointer_q), 2U)))));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (IData)((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (IData)((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U] 
        = ((0x3bffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U]) 
           | (0x3fffffU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes) 
                           << 0x12U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (IData)((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (IData)((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U] 
        = ((0x3ffdffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U]) 
           | (0x3fffffU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes) 
                           << 9U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_counter_open_w__DOT__i_counter__DOT__counter_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_counter_open_w__DOT__i_counter__DOT__counter_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_cnt_down) 
         ^ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_cnt_up))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_counter_open_w__DOT__i_counter__DOT__counter_d 
            = (3U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_cnt_down)
                      ? ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_counter_open_w__DOT__i_counter__DOT__counter_q) 
                         - (IData)(1U)) : ((IData)(1U) 
                                           + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_counter_open_w__DOT__i_counter__DOT__counter_q))));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__lock_ar_valid_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__lock_ar_valid_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__load_ar_lock = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__ar_push = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U] 
        = (0x2fffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U]);
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__lock_ar_valid_q) {
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__ar_ready) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__lock_ar_valid_d = 0U;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__load_ar_lock = 1U;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__ar_push = 1U;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U] 
                = (0x100000U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U]);
        }
    } else if ((1U & (~ (IData)((0U != (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter.__PVT__cnt_full)))))) {
        if ((1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__filtered_req[0U] 
                    >> 1U) & ((~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter.lookup_mst_select_occupied_o)) 
                              | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__sel_ar_unsupported) 
                                 == (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter.lookup_mst_select_o)))))) {
            if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__ar_ready)))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__lock_ar_valid_d = 1U;
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__load_ar_lock = 1U;
            }
            if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__ar_ready) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__ar_push = 1U;
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U] 
                    = (0x100000U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U]);
            }
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__lock_aw_valid_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__lock_aw_valid_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__load_aw_lock = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__atop_inject = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U] 
        = (0x1fffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U]);
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__lock_aw_valid_q) {
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__aw_ready) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__lock_aw_valid_d = 0U;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__load_aw_lock = 1U;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__atop_inject 
                = (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__filtered_req[5U] 
                         >> 0xaU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U] 
                = (0x200000U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U]);
        }
    } else if ((1U & (((~ (IData)((0U != (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter.__PVT__cnt_full)))) 
                       & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_counter_open_w__DOT__i_counter__DOT__counter_q))) 
                      & (~ ((0U != (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter.__PVT__cnt_full)) 
                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__filtered_req[5U] 
                               >> 0xaU)))))) {
        if ((1U & (((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__filtered_req[5U] 
                     >> 2U) & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_counter_open_w__DOT__i_counter__DOT__counter_q)) 
                               | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_select) 
                                  == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__sel_aw_unsupported)))) 
                   & ((~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter.lookup_mst_select_occupied_o)) 
                      | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__sel_aw_unsupported) 
                         == (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter.lookup_mst_select_o)))))) {
            if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__aw_ready)))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__lock_aw_valid_d = 1U;
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__load_aw_lock = 1U;
            }
            if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__aw_ready) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__atop_inject 
                    = (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__filtered_req[5U] 
                             >> 0xaU));
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U] 
                    = (0x200000U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U]);
            }
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d 
        = (1U & (((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__filtered_req[2U] 
                   >> 0x15U) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes))
                  ? ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                      ? (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                      : (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))
                  : (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__rr_q)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d 
        = (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__filtered_req[0U] 
                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes))
                  ? ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                      ? (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                      : (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))
                  : (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__rr_q)));
}

extern const VlUnpacked<CData/*0:0*/, 256> Vtestharness__ConstPool__TABLE_h524e65de_0;
extern const VlUnpacked<CData/*0:0*/, 256> Vtestharness__ConstPool__TABLE_h59fa7ce8_0;

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__123(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__123\n"); );
    // Init
    CData/*7:0*/ __Vtableidx4;
    __Vtableidx4 = 0;
    VlWide<3>/*95:0*/ __Vtemp_113;
    VlWide<3>/*95:0*/ __Vtemp_119;
    VlWide<3>/*95:0*/ __Vtemp_129;
    VlWide<3>/*95:0*/ __Vtemp_140;
    VlWide<4>/*127:0*/ __Vtemp_161;
    VlWide<4>/*127:0*/ __Vtemp_172;
    VlWide<5>/*159:0*/ __Vtemp_193;
    VlWide<5>/*159:0*/ __Vtemp_204;
    VlWide<6>/*191:0*/ __Vtemp_225;
    VlWide<6>/*191:0*/ __Vtemp_236;
    VlWide<7>/*223:0*/ __Vtemp_257;
    VlWide<7>/*223:0*/ __Vtemp_268;
    VlWide<8>/*255:0*/ __Vtemp_289;
    VlWide<8>/*255:0*/ __Vtemp_300;
    VlWide<9>/*287:0*/ __Vtemp_321;
    VlWide<9>/*287:0*/ __Vtemp_332;
    VlWide<10>/*319:0*/ __Vtemp_353;
    VlWide<10>/*319:0*/ __Vtemp_364;
    VlWide<11>/*351:0*/ __Vtemp_385;
    VlWide<11>/*351:0*/ __Vtemp_396;
    VlWide<12>/*383:0*/ __Vtemp_417;
    VlWide<12>/*383:0*/ __Vtemp_428;
    VlWide<13>/*415:0*/ __Vtemp_449;
    VlWide<13>/*415:0*/ __Vtemp_460;
    VlWide<14>/*447:0*/ __Vtemp_481;
    VlWide<14>/*447:0*/ __Vtemp_492;
    VlWide<15>/*479:0*/ __Vtemp_513;
    VlWide<15>/*479:0*/ __Vtemp_524;
    VlWide<16>/*511:0*/ __Vtemp_545;
    VlWide<16>/*511:0*/ __Vtemp_556;
    VlWide<17>/*543:0*/ __Vtemp_577;
    VlWide<17>/*543:0*/ __Vtemp_588;
    VlWide<18>/*575:0*/ __Vtemp_609;
    VlWide<18>/*575:0*/ __Vtemp_620;
    VlWide<19>/*607:0*/ __Vtemp_641;
    VlWide<19>/*607:0*/ __Vtemp_652;
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__resp = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__resp 
        = ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__resp)) 
           | (2U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__reqrsp_rsp[0U] 
                    >> 1U)));
    if ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta_buf[0U])) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__resp 
            = ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__resp)) 
               | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__reqrsp_rsp[0U] 
                        >> 3U)));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellinp__i_join__inp_valid_i 
        = ((2U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__reqrsp_rsp[0U]) 
           | (1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__empty))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__oup_ready 
        = (1U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__oup_ready));
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q)))) {
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__arb_valid) {
            if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellinp__i_fork__ready_i)))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__oup_ready 
                    = (6U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__oup_ready));
            }
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__oup_ready 
        = (2U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__oup_ready));
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_q)))) {
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__arb_valid) {
            if ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellinp__i_fork__ready_i) 
                          >> 1U)))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__oup_ready 
                    = (5U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__oup_ready));
            }
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__oup_ready 
        = (4U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__oup_ready));
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__gen_oup_state__BRA__2__KET____DOT__oup_state_q)))) {
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__arb_valid) {
            if ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellinp__i_fork__ready_i) 
                          >> 2U)))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__oup_ready 
                    = (3U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__oup_ready));
            }
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__int_inp_valid = 0U;
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__inp_state_q) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__inp_state_d = 1U;
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__inp_state_q) {
            if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__arb_valid) 
                 & (7U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__oup_ready)))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__inp_state_d = 0U;
            }
        } else {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__inp_state_d = 0U;
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__arb_ready 
            = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__inp_state_q) 
               && ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__arb_valid) 
                   & (7U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__oup_ready))));
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__inp_state_d = 0U;
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__arb_valid) {
            if ((1U & (~ ((7U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellout__i_fork__valid_o)) 
                          & (7U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellinp__i_fork__ready_i)))))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__inp_state_d = 1U;
            }
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__arb_ready 
            = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__arb_valid) 
               && ((7U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellout__i_fork__valid_o)) 
                   & (7U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellinp__i_fork__ready_i))));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__i_fork__DOT__oup_ready 
        = (1U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__i_fork__DOT__oup_ready));
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__empty)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__int_inp_valid 
            = (3U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellinp__i_join__inp_valid_i));
    }
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__i_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q)))) {
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__int_inp_valid) {
            if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__int_oup_ready)))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__i_fork__DOT__oup_ready 
                    = (2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__i_fork__DOT__oup_ready));
            }
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__i_fork__DOT__oup_ready 
        = (2U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__i_fork__DOT__oup_ready));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__int_oup_valid 
        = (2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__int_oup_valid));
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__i_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q)))) {
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__int_inp_valid) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__int_oup_valid 
                = (1U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__int_oup_valid));
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__int_oup_valid 
        = (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__int_oup_valid));
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__i_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_q)))) {
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__int_inp_valid) {
            if ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__int_oup_ready) 
                          >> 1U)))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__i_fork__DOT__oup_ready 
                    = (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__i_fork__DOT__oup_ready));
            }
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__int_oup_valid 
                = (2U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__int_oup_valid));
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellout__i_ax_mux__inp_ready_o = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellout__i_ax_mux__inp_ready_o 
        = (((~ ((IData)(1U) << (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta_sel_d))) 
            & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellout__i_ax_mux__inp_ready_o)) 
           | (3U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__arb_ready) 
                    << (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta_sel_d))));
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__sel_lock_q) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__sel_lock_d = 1U;
        if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__arb_valid) 
             & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__arb_ready))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__sel_lock_d = 0U;
        }
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__sel_lock_d = 0U;
        if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__arb_valid) 
             & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__arb_ready)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__sel_lock_d = 1U;
        }
    }
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d = 1U;
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q) {
            if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__arb_valid) 
                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__arb_ready))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d = 0U;
            }
        } else {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d = 0U;
        }
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d = 0U;
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__arb_valid) {
            if ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellinp__i_fork__ready_i))) {
                if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__arb_ready)))) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d = 1U;
                }
            }
        }
    }
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_q) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d = 1U;
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_q) {
            if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__arb_valid) 
                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__arb_ready))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d = 0U;
            }
        } else {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d = 0U;
        }
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d = 0U;
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__arb_valid) {
            if ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellinp__i_fork__ready_i))) {
                if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__arb_ready)))) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d = 1U;
                }
            }
        }
    }
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__gen_oup_state__BRA__2__KET____DOT__oup_state_q) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__gen_oup_state__BRA__2__KET____DOT__oup_state_d = 1U;
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__gen_oup_state__BRA__2__KET____DOT__oup_state_q) {
            if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__arb_valid) 
                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__arb_ready))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__gen_oup_state__BRA__2__KET____DOT__oup_state_d = 0U;
            }
        } else {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__gen_oup_state__BRA__2__KET____DOT__oup_state_d = 0U;
        }
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__gen_oup_state__BRA__2__KET____DOT__oup_state_d = 0U;
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__arb_valid) {
            if ((4U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellinp__i_fork__ready_i))) {
                if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__arb_ready)))) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__gen_oup_state__BRA__2__KET____DOT__oup_state_d = 1U;
                }
            }
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellout__i_fork_dynamic__valid_o 
        = (2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellout__i_fork_dynamic__valid_o));
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__empty)))) {
        if ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellout__i_sel_buf__data_o))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellout__i_fork_dynamic__valid_o 
                = ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellout__i_fork_dynamic__valid_o)) 
                   | (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__int_oup_valid)));
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellout__i_fork_dynamic__valid_o 
        = (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellout__i_fork_dynamic__valid_o));
    __Vtableidx4 = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__int_oup_ready) 
                     << 6U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__int_oup_valid) 
                                << 4U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__i_fork__DOT__oup_ready) 
                                           << 2U) | 
                                          (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__int_inp_valid) 
                                            << 1U) 
                                           | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__i_fork__DOT__inp_state_q)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__i_fork__DOT__inp_state_d 
        = Vtestharness__ConstPool__TABLE_h524e65de_0
        [__Vtableidx4];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__int_inp_ready 
        = Vtestharness__ConstPool__TABLE_h59fa7ce8_0
        [__Vtableidx4];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_tcdm__axi_rsp_o[0U] 
        = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__reqrsp_rsp[2U])) 
                      << 0x3dU) | (((QData)((IData)(
                                                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__reqrsp_rsp[1U])) 
                                    << 0x1dU) | ((QData)((IData)(
                                                                 vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__reqrsp_rsp[0U])) 
                                                 >> 3U)))) 
            << 5U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__resp) 
                       << 3U) | (4U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta_buf[0U] 
                                       >> 7U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_tcdm__axi_rsp_o[1U] 
        = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__reqrsp_rsp[2U])) 
                      << 0x3dU) | (((QData)((IData)(
                                                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__reqrsp_rsp[1U])) 
                                    << 0x1dU) | ((QData)((IData)(
                                                                 vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__reqrsp_rsp[0U])) 
                                                 >> 3U)))) 
            >> 0x1bU) | ((IData)(((((QData)((IData)(
                                                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__reqrsp_rsp[2U])) 
                                    << 0x3dU) | (((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__reqrsp_rsp[1U])) 
                                                  << 0x1dU) 
                                                 | ((QData)((IData)(
                                                                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__reqrsp_rsp[0U])) 
                                                    >> 3U))) 
                                  >> 0x20U)) << 5U));
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__empty)))) {
        if ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellout__i_sel_buf__data_o))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellout__i_fork_dynamic__valid_o 
                = ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellout__i_fork_dynamic__valid_o)) 
                   | (2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__int_oup_valid)));
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_tcdm__axi_rsp_o[2U] 
        = ((0x380000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_tcdm__axi_rsp_o[2U]) 
           | (0x3fffffU & ((0x40000U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellout__i_fork_dynamic__valid_o) 
                                        << 0x11U)) 
                           | ((0x3c000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta_buf[0U] 
                                           << 4U)) 
                              | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__resp) 
                                  << 0xcU) | ((0x200U 
                                               & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellout__i_fork_dynamic__valid_o) 
                                                  << 9U)) 
                                              | ((0x1e0U 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta_buf[0U] 
                                                     >> 5U)) 
                                                 | ((IData)(
                                                            ((((QData)((IData)(
                                                                               vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__reqrsp_rsp[2U])) 
                                                               << 0x3dU) 
                                                              | (((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__reqrsp_rsp[1U])) 
                                                                  << 0x1dU) 
                                                                 | ((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__reqrsp_rsp[0U])) 
                                                                    >> 3U))) 
                                                             >> 0x20U)) 
                                                    >> 0x1bU))))))));
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__i_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__i_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d = 1U;
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__i_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q) {
            if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__int_inp_valid) 
                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__int_inp_ready))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__i_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d = 0U;
            }
        } else {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__i_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d = 0U;
        }
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__i_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d = 0U;
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__int_inp_valid) {
            if ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__int_oup_ready))) {
                if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__int_inp_ready)))) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__i_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d = 1U;
                }
            }
        }
    }
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__i_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_q) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__i_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d = 1U;
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__i_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_q) {
            if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__int_inp_valid) 
                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__int_inp_ready))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__i_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d = 0U;
            }
        } else {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__i_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d = 0U;
        }
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__i_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d = 0U;
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__int_inp_valid) {
            if ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__int_oup_ready))) {
                if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__int_inp_ready)))) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__i_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d = 1U;
                }
            }
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__sel_buf_ready = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__mem_join_ready = 0U;
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__empty)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__sel_buf_ready 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__int_inp_ready;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__mem_join_ready 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__int_inp_ready;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__pop 
        = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__empty)) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__sel_buf_ready));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_join__DOT__i_stream_join_dynamic__DOT____VdfgRegularize_he4822490_0_0 
        = ((3U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellinp__i_join__inp_valid_i)) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__mem_join_ready));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__write_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__write_pointer_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__push) 
         & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__write_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__write_pointer_q))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__write_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__status_cnt_q;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__status_cnt_q)));
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__status_cnt_q;
    }
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__pop) 
         & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__empty)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__push) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__pop)) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__status_cnt_q))) 
         & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__empty)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__read_pointer_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__pop) 
         & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__empty)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__read_pointer_q))));
    }
    if (((0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__status_cnt_q)) 
         & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__push))) {
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__pop) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__write_pointer_n 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__write_pointer_q;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__status_cnt_n 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__status_cnt_q;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__read_pointer_n 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__read_pointer_q;
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__pop 
        = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__empty)) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_join__DOT__i_stream_join_dynamic__DOT____VdfgRegularize_he4822490_0_0));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__reqrsp_req[0U] 
        = (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__data 
                     & (- (QData)((IData)((1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta[0U] 
                                                 >> 1U))))))) 
            << 0xdU) | ((0x1fe0U & (((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[3U] 
                                      << 0xbU) | (0x7e0U 
                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[2U] 
                                                     >> 0x15U))) 
                                    & ((- (IData)((1U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta[0U] 
                                                      >> 1U)))) 
                                       << 5U))) | (
                                                   (0x1cU 
                                                    & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta[0U]) 
                                                   | ((2U 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellout__i_fork__valid_o) 
                                                          << 1U)) 
                                                      | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_join__DOT__i_stream_join_dynamic__DOT____VdfgRegularize_he4822490_0_0)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__reqrsp_req[1U] 
        = (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__data 
                     & (- (QData)((IData)((1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta[0U] 
                                                 >> 1U))))))) 
            >> 0x13U) | ((IData)(((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__data 
                                   & (- (QData)((IData)(
                                                        (1U 
                                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta[0U] 
                                                            >> 1U)))))) 
                                  >> 0x20U)) << 0xdU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__reqrsp_req[2U] 
        = (((IData)((0xffffffffffffULL & (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta[2U])) 
                                           << 0x2cU) 
                                          | (((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta[1U])) 
                                              << 0xcU) 
                                             | ((QData)((IData)(
                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta[0U])) 
                                                >> 0x14U))))) 
            << 0x12U) | ((0xfffe0000U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta[0U] 
                                          << 0x10U) 
                                         & ((0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__amo)) 
                                            << 0x11U))) 
                         | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__amo) 
                             << 0xdU) | ((IData)(((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__data 
                                                   & (- (QData)((IData)(
                                                                        (1U 
                                                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta[0U] 
                                                                            >> 1U)))))) 
                                                  >> 0x20U)) 
                                         >> 0x13U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__reqrsp_req[3U] 
        = (((IData)((0xffffffffffffULL & (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta[2U])) 
                                           << 0x2cU) 
                                          | (((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta[1U])) 
                                              << 0xcU) 
                                             | ((QData)((IData)(
                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta[0U])) 
                                                >> 0x14U))))) 
            >> 0xeU) | ((IData)(((0xffffffffffffULL 
                                  & (((QData)((IData)(
                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta[2U])) 
                                      << 0x2cU) | (
                                                   ((QData)((IData)(
                                                                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta[1U])) 
                                                    << 0xcU) 
                                                   | ((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta[0U])) 
                                                      >> 0x14U)))) 
                                 >> 0x20U)) << 0x12U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__reqrsp_req[4U] 
        = ((IData)(((0xffffffffffffULL & (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta[2U])) 
                                           << 0x2cU) 
                                          | (((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta[1U])) 
                                              << 0xcU) 
                                             | ((QData)((IData)(
                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta[0U])) 
                                                >> 0x14U)))) 
                    >> 0x20U)) >> 0xeU);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__write_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__write_pointer_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__push) 
         & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__write_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__write_pointer_q))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__write_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__status_cnt_q;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__status_cnt_q)));
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__status_cnt_q;
    }
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__pop) 
         & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__empty)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__push) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__pop)) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__status_cnt_q))) 
         & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__empty)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__pop) 
         & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__empty)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q))));
    }
    if (((0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__status_cnt_q)) 
         & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__push))) {
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__pop) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__write_pointer_n 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__write_pointer_q;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__status_cnt_n 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__status_cnt_q;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_n 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q;
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__req_ready 
        = (1U & ((2U > (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__cnt_q)) 
                 | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__reqrsp_req[0U] 
                    & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__empty)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__cnt_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__cnt_q;
    if (((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__reqrsp_req[0U] 
          >> 1U) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__req_ready_o))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__cnt_d 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__cnt_d)));
    }
    if ((1U & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__empty)) 
               & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__reqrsp_req[0U]))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__cnt_d 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__cnt_d) 
                     - (IData)(1U)));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__pop 
        = (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__reqrsp_req[0U] 
                 & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__empty))));
    IData/*31:0*/ __Vilp1;
    __Vilp1 = 0U;
    while ((__Vilp1 <= 0x2fU)) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[__Vilp1] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[__Vilp1];
        __Vilp1 = ((IData)(1U) + __Vilp1);
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x30U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__tcdm_req[0U] 
            << 0x10U) | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x30U]);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x31U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__tcdm_req[0U] 
            >> 0x10U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__tcdm_req[1U] 
                         << 0x10U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x32U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__tcdm_req[1U] 
            >> 0x10U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__tcdm_req[2U] 
                         << 0x10U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x33U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__tcdm_req[2U] 
            >> 0x10U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__tcdm_req[3U] 
                         << 0x10U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x34U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__tcdm_req[3U] 
            >> 0x10U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__tcdm_req[4U] 
                         << 0x10U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x35U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__tcdm_req[4U] 
            >> 0x10U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__tcdm_req[5U] 
                         << 0x10U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x36U] 
        = (((0xffe00000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__reqrsp_req[0U] 
                            << 0x10U)) | (0xfffc0000U 
                                          & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__reqrsp_req[0U] 
                                              << 0x11U) 
                                             & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__req_ready) 
                                                << 0x12U)))) 
           | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__tcdm_req[5U] 
               >> 0x10U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__tcdm_req[6U] 
                            << 0x10U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x37U] 
        = ((((0x30000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__reqrsp_req[1U] 
                          << 0x10U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__reqrsp_req[0U] 
                                        >> 0x10U)) 
            | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__reqrsp_req[0U] 
                >> 0xfU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__req_ready) 
                            >> 0xeU))) | ((0x1c0000U 
                                           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__reqrsp_req[1U] 
                                              << 0x10U)) 
                                          | (0xffe00000U 
                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__reqrsp_req[1U] 
                                                << 0x10U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x38U] 
        = (((0x30000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__reqrsp_req[2U] 
                         << 0x10U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__reqrsp_req[1U] 
                                       >> 0x10U)) | 
           ((0x1c0000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__reqrsp_req[2U] 
                          << 0x10U)) | (0xffe00000U 
                                        & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__reqrsp_req[2U] 
                                           << 0x10U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x39U] 
        = ((0x3ffffU & ((0x30000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__reqrsp_req[3U] 
                                     << 0x10U)) | (
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__reqrsp_req[2U] 
                                                   >> 0x10U))) 
           | (0x40000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__reqrsp_req[3U] 
                          << 0x10U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__push) 
         & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_n 
            = (1U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_q)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q)));
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q;
    }
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__pop) 
         & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__empty)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_n 
            = (3U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__push) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__pop)) 
          & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q))) 
         & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__empty)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__pop) 
         & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__empty)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_n 
            = (1U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)));
    }
    if (((0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q)) 
         & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__push))) {
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__pop) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_n 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_q;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_n 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_n 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q;
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[0U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[1U] 
            << 0x1fU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0U] 
                         >> 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[1U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[2U] 
            << 0x1fU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[1U] 
                         >> 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[2U] 
        = ((0xff000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[3U] 
                           << 0x16U)) | ((0xff8000U 
                                          & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[3U] 
                                              << 0x17U) 
                                             | (0x7f8000U 
                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[2U] 
                                                   >> 9U)))) 
                                         | (0x7fffU 
                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[2U] 
                                               >> 1U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[3U] 
        = (((0xc00000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[4U] 
                          << 0x16U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[3U] 
                                        >> 0xaU)) | 
           (0xff000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[4U] 
                           << 0x16U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[4U] 
        = (((0xc00000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[5U] 
                          << 0x16U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[4U] 
                                        >> 0xaU)) | 
           (0xff000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[5U] 
                           << 0x16U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[5U] 
        = ((0xffff0000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[6U] 
                           << 0xdU)) | ((0xff80U & 
                                         ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[6U] 
                                           << 0xeU) 
                                          | (0x3f80U 
                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[5U] 
                                                >> 0x12U)))) 
                                        | (0x7fU & 
                                           (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[5U] 
                                            >> 0xaU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[6U] 
        = (((0xe000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[7U] 
                        << 0xdU)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[6U] 
                                     >> 0x13U)) | (0xffff0000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[7U] 
                                                      << 0xdU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[7U] 
        = ((0x80000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[8U] 
                           << 5U)) | (((0xe000U & (
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[8U] 
                                                   << 0xdU)) 
                                       | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[7U] 
                                          >> 0x13U)) 
                                      | (0x7fff0000U 
                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[8U] 
                                            << 0xdU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[8U] 
        = ((0xffffff00U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[9U] 
                           << 4U)) | (0xffU & ((0x7fffffe0U 
                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[9U] 
                                                   << 5U)) 
                                               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[8U] 
                                                  >> 0x1bU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[9U] 
        = (((0xf0U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0xaU] 
                      << 4U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[9U] 
                                 >> 0x1cU)) | (0xffffff00U 
                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0xaU] 
                                                  << 4U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[0xaU] 
        = ((0xff800000U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0xcU] 
                            << 0x1cU) | (0xf800000U 
                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0xbU] 
                                            >> 4U)))) 
           | (((0xf0U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0xbU] 
                         << 4U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0xaU] 
                                    >> 0x1cU)) | (0x7fff00U 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0xbU] 
                                                     << 4U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[0xbU] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0xdU] 
            << 0x1bU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0xcU] 
                         >> 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[0xcU] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0xeU] 
            << 0x1bU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0xdU] 
                         >> 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[0xdU] 
        = ((0xff000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0xfU] 
                           << 0x12U)) | ((0xff8000U 
                                          & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0xfU] 
                                              << 0x13U) 
                                             | (0x78000U 
                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0xeU] 
                                                   >> 0xdU)))) 
                                         | (0x7fffU 
                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0xeU] 
                                               >> 5U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[0xeU] 
        = (((0xfc0000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x10U] 
                          << 0x12U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0xfU] 
                                        >> 0xeU)) | 
           (0xff000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x10U] 
                           << 0x12U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[0xfU] 
        = (((0xfc0000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x11U] 
                          << 0x12U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x10U] 
                                        >> 0xeU)) | 
           (0xff000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x11U] 
                           << 0x12U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[0x10U] 
        = ((0xffff0000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x12U] 
                           << 9U)) | ((0xff80U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x12U] 
                                                   << 0xaU) 
                                                  | (0x380U 
                                                     & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x11U] 
                                                        >> 0x16U)))) 
                                      | (0x7fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x11U] 
                                                  >> 0xeU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[0x11U] 
        = (((0xfe00U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x13U] 
                        << 9U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x12U] 
                                   >> 0x17U)) | (0xffff0000U 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x13U] 
                                                    << 9U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[0x12U] 
        = ((0x80000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x14U] 
                           << 1U)) | (((0xfe00U & (
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x14U] 
                                                   << 9U)) 
                                       | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x13U] 
                                          >> 0x17U)) 
                                      | (0x7fff0000U 
                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x14U] 
                                            << 9U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[0x13U] 
        = ((0xffffff00U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x15U]) 
           | (0xffU & ((0x7ffffffeU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x15U] 
                                       << 1U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x14U] 
                                                  >> 0x1fU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[0x14U] 
        = ((0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x16U]) 
           | (0xffffff00U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x16U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[0x15U] 
        = ((0xff800000U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x18U] 
                            << 0x18U) | (0x800000U 
                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x17U] 
                                            >> 8U)))) 
           | ((0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x17U]) 
              | (0x7fff00U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x17U])));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[0x16U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x19U] 
            << 0x17U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x18U] 
                         >> 9U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[0x17U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x1aU] 
            << 0x17U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x19U] 
                         >> 9U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[0x18U] 
        = ((0xff000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x1bU] 
                           << 0xeU)) | ((0xff8000U 
                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x1bU] 
                                            << 0xfU)) 
                                        | (0x7fffU 
                                           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x1aU] 
                                              >> 9U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[0x19U] 
        = (((0xffc000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x1cU] 
                          << 0xeU)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x1bU] 
                                       >> 0x12U)) | 
           (0xff000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x1cU] 
                           << 0xeU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[0x1aU] 
        = (((0xffc000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x1dU] 
                          << 0xeU)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x1cU] 
                                       >> 0x12U)) | 
           (0xff000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x1dU] 
                           << 0xeU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[0x1bU] 
        = ((0xffff0000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x1eU] 
                           << 5U)) | ((0xff80U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x1eU] 
                                                  << 6U)) 
                                      | (0x7fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x1dU] 
                                                  >> 0x12U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[0x1cU] 
        = (((0xffe0U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x1fU] 
                        << 5U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x1eU] 
                                   >> 0x1bU)) | (0xffff0000U 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x1fU] 
                                                    << 5U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[0x1dU] 
        = ((0x80000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x21U] 
                           << 0x1dU)) | (((0xffe0U 
                                           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x20U] 
                                              << 5U)) 
                                          | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x1fU] 
                                             >> 0x1bU)) 
                                         | (0x7fff0000U 
                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x20U] 
                                               << 5U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[0x1eU] 
        = (((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x22U] 
             << 0x1cU) | (0xfffff00U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x21U] 
                                        >> 4U))) | 
           (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x21U] 
                     >> 3U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[0x1fU] 
        = ((0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x22U] 
                     >> 4U)) | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x23U] 
                                 << 0x1cU) | (0xfffff00U 
                                              & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x22U] 
                                                 >> 4U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[0x20U] 
        = ((0xff800000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x24U] 
                           << 0x14U)) | ((0xffU & (
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x23U] 
                                                   >> 4U)) 
                                         | (0x7fff00U 
                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x23U] 
                                               >> 4U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[0x21U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x25U] 
            << 0x13U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x24U] 
                         >> 0xdU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[0x22U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x26U] 
            << 0x13U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x25U] 
                         >> 0xdU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[0x23U] 
        = ((0xff000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x27U] 
                           << 0xaU)) | ((0xff8000U 
                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x27U] 
                                            << 0xbU)) 
                                        | (0x7fffU 
                                           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x26U] 
                                              >> 0xdU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[0x24U] 
        = (((0xfffc00U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x28U] 
                          << 0xaU)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x27U] 
                                       >> 0x16U)) | 
           (0xff000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x28U] 
                           << 0xaU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[0x25U] 
        = (((0xfffc00U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x29U] 
                          << 0xaU)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x28U] 
                                       >> 0x16U)) | 
           (0xff000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x29U] 
                           << 0xaU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[0x26U] 
        = ((0xffff0000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x2aU] 
                           << 1U)) | ((0xff80U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x2aU] 
                                                  << 2U)) 
                                      | (0x7fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x29U] 
                                                  >> 0x16U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[0x27U] 
        = (((0xfffeU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x2bU] 
                        << 1U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x2aU] 
                                   >> 0x1fU)) | (0xffff0000U 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x2bU] 
                                                    << 1U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[0x28U] 
        = ((0x80000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x2dU] 
                           << 0x19U)) | (((0xfffeU 
                                           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x2cU] 
                                              << 1U)) 
                                          | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x2bU] 
                                             >> 0x1fU)) 
                                         | (0x7fff0000U 
                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x2cU] 
                                               << 1U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[0x29U] 
        = (((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x2eU] 
             << 0x18U) | (0xffff00U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x2dU] 
                                       >> 8U))) | (0xffU 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x2dU] 
                                                      >> 7U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[0x2aU] 
        = ((0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x2eU] 
                     >> 8U)) | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x2fU] 
                                 << 0x18U) | (0xffff00U 
                                              & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x2eU] 
                                                 >> 8U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[0x2bU] 
        = ((0xff800000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x30U] 
                           << 0x10U)) | ((0xffU & (
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x2fU] 
                                                   >> 8U)) 
                                         | (0x7fff00U 
                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x2fU] 
                                               >> 8U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[0x2cU] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x31U] 
            << 0xfU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x30U] 
                        >> 0x11U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[0x2dU] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x32U] 
            << 0xfU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x31U] 
                        >> 0x11U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[0x2eU] 
        = ((0xff000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x33U] 
                           << 6U)) | ((0xff8000U & 
                                       (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x33U] 
                                        << 7U)) | (
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x32U] 
                                                   >> 0x11U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[0x2fU] 
        = (((0xffffc0U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x34U] 
                          << 6U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x33U] 
                                     >> 0x1aU)) | (0xff000000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x34U] 
                                                      << 6U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[0x30U] 
        = (((0xffffc0U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x35U] 
                          << 6U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x34U] 
                                     >> 0x1aU)) | (0xff000000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x35U] 
                                                      << 6U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[0x31U] 
        = (((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x37U] 
             << 0x1dU) | (0x1fff0000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x36U] 
                                         >> 3U))) | 
           ((0xff80U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x36U] 
                        >> 2U)) | (0x7fU & ((0xffffc0U 
                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x36U] 
                                                << 6U)) 
                                            | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x35U] 
                                               >> 0x1aU)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[0x32U] 
        = ((0xffffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x37U] 
                       >> 3U)) | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x38U] 
                                   << 0x1dU) | (0x1fff0000U 
                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x37U] 
                                                   >> 3U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[0x33U] 
        = ((0x80000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x39U] 
                           << 0x15U)) | ((0xffffU & 
                                          (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x38U] 
                                           >> 3U)) 
                                         | (0x7fff0000U 
                                            & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x39U] 
                                                << 0x1dU) 
                                               | (0x1fff0000U 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x38U] 
                                                     >> 3U))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req[0x34U] 
        = (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x39U] 
                    >> 0xbU));
    __Vtemp_113[0U] = (IData)((((QData)((IData)((0x1fU 
                                                 & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x24U] 
                                                     << 2U) 
                                                    | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x23U] 
                                                       >> 0x1eU))))) 
                                << 0x37U) | (((QData)((IData)(
                                                              (0x1fU 
                                                               & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x21U] 
                                                                   << 3U) 
                                                                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x20U] 
                                                                     >> 0x1dU))))) 
                                              << 0x32U) 
                                             | (((QData)((IData)(
                                                                 (0x1fU 
                                                                  & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x1eU] 
                                                                      << 4U) 
                                                                     | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x1dU] 
                                                                        >> 0x1cU))))) 
                                                 << 0x2dU) 
                                                | (((QData)((IData)(
                                                                    (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x1aU] 
                                                                     >> 0x1bU))) 
                                                    << 0x28U) 
                                                   | (((QData)((IData)(
                                                                       (0x1fU 
                                                                        & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x17U] 
                                                                           >> 0x1aU)))) 
                                                       << 0x23U) 
                                                      | (((QData)((IData)(
                                                                          (0x1fU 
                                                                           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x14U] 
                                                                              >> 0x19U)))) 
                                                          << 0x1eU) 
                                                         | (QData)((IData)(
                                                                           ((0x3e000000U 
                                                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x11U] 
                                                                                << 1U)) 
                                                                            | ((0x1f00000U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0xeU] 
                                                                                >> 3U)) 
                                                                               | ((0xf8000U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0xbU] 
                                                                                >> 7U)) 
                                                                                | ((0x7c00U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[8U] 
                                                                                >> 0xbU)) 
                                                                                | ((0x3e0U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[5U] 
                                                                                >> 0xfU)) 
                                                                                | (0x1fU 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[2U] 
                                                                                >> 0x13U))))))))))))))));
    __Vtemp_113[1U] = ((0xf0000000U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x27U] 
                                        << 0x1dU) | 
                                       (0x10000000U 
                                        & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x26U] 
                                           >> 3U)))) 
                       | (IData)(((((QData)((IData)(
                                                    (0x1fU 
                                                     & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x24U] 
                                                         << 2U) 
                                                        | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x23U] 
                                                           >> 0x1eU))))) 
                                    << 0x37U) | (((QData)((IData)(
                                                                  (0x1fU 
                                                                   & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x21U] 
                                                                       << 3U) 
                                                                      | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x20U] 
                                                                         >> 0x1dU))))) 
                                                  << 0x32U) 
                                                 | (((QData)((IData)(
                                                                     (0x1fU 
                                                                      & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x1eU] 
                                                                          << 4U) 
                                                                         | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x1dU] 
                                                                            >> 0x1cU))))) 
                                                     << 0x2dU) 
                                                    | (((QData)((IData)(
                                                                        (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x1aU] 
                                                                         >> 0x1bU))) 
                                                        << 0x28U) 
                                                       | (((QData)((IData)(
                                                                           (0x1fU 
                                                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x17U] 
                                                                               >> 0x1aU)))) 
                                                           << 0x23U) 
                                                          | (((QData)((IData)(
                                                                              (0x1fU 
                                                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x14U] 
                                                                                >> 0x19U)))) 
                                                              << 0x1eU) 
                                                             | (QData)((IData)(
                                                                               ((0x3e000000U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x11U] 
                                                                                << 1U)) 
                                                                                | ((0x1f00000U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0xeU] 
                                                                                >> 3U)) 
                                                                                | ((0xf8000U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0xbU] 
                                                                                >> 7U)) 
                                                                                | ((0x7c00U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[8U] 
                                                                                >> 0xbU)) 
                                                                                | ((0x3e0U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[5U] 
                                                                                >> 0xfU)) 
                                                                                | (0x1fU 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[2U] 
                                                                                >> 0x13U))))))))))))))) 
                                  >> 0x20U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[0U] 
        = __Vtemp_113[0U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[1U] 
        = __Vtemp_113[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[2U] 
        = ((0x7c000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x39U] 
                           << 0x15U)) | ((0x3e00000U 
                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x36U] 
                                             << 0x11U)) 
                                         | ((0x1f0000U 
                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x33U] 
                                                << 0xdU)) 
                                            | ((0xf800U 
                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x30U] 
                                                   << 9U)) 
                                               | ((0x7c0U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x2dU] 
                                                      << 5U)) 
                                                  | ((0x3eU 
                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x2aU] 
                                                         << 1U)) 
                                                     | (1U 
                                                        & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x27U] 
                                                           >> 3U))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o 
        = (((~ ((IData)(1U) << (0x1fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[0U]))) 
            & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o) 
           | (0xffffffffULL & ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0U]) 
                               << (0x1fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[0U]))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__1__KET____DOT__i_stream_demux__oup_valid_o = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__1__KET____DOT__i_stream_demux__oup_valid_o 
        = (((~ ((IData)(1U) << (0x1fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[0U] 
                                         >> 5U)))) 
            & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__1__KET____DOT__i_stream_demux__oup_valid_o) 
           | (0xffffffffULL & ((1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[3U] 
                                      >> 1U)) << (0x1fU 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[0U] 
                                                     >> 5U)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__2__KET____DOT__i_stream_demux__oup_valid_o = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__2__KET____DOT__i_stream_demux__oup_valid_o 
        = (((~ ((IData)(1U) << (0x1fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[0U] 
                                         >> 0xaU)))) 
            & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__2__KET____DOT__i_stream_demux__oup_valid_o) 
           | (0xffffffffULL & ((1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[6U] 
                                      >> 2U)) << (0x1fU 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[0U] 
                                                     >> 0xaU)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__3__KET____DOT__i_stream_demux__oup_valid_o = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__3__KET____DOT__i_stream_demux__oup_valid_o 
        = (((~ ((IData)(1U) << (0x1fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[0U] 
                                         >> 0xfU)))) 
            & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__3__KET____DOT__i_stream_demux__oup_valid_o) 
           | (0xffffffffULL & ((1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[9U] 
                                      >> 3U)) << (0x1fU 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[0U] 
                                                     >> 0xfU)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__4__KET____DOT__i_stream_demux__oup_valid_o = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__4__KET____DOT__i_stream_demux__oup_valid_o 
        = (((~ ((IData)(1U) << (0x1fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[0U] 
                                         >> 0x14U)))) 
            & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__4__KET____DOT__i_stream_demux__oup_valid_o) 
           | (0xffffffffULL & ((1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0xcU] 
                                      >> 4U)) << (0x1fU 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[0U] 
                                                     >> 0x14U)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__5__KET____DOT__i_stream_demux__oup_valid_o = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__5__KET____DOT__i_stream_demux__oup_valid_o 
        = (((~ ((IData)(1U) << (0x1fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[0U] 
                                         >> 0x19U)))) 
            & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__5__KET____DOT__i_stream_demux__oup_valid_o) 
           | (0xffffffffULL & ((1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0xfU] 
                                      >> 5U)) << (0x1fU 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[0U] 
                                                     >> 0x19U)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__6__KET____DOT__i_stream_demux__oup_valid_o = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__6__KET____DOT__i_stream_demux__oup_valid_o 
        = (((~ ((IData)(1U) << (0x1fU & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[1U] 
                                          << 2U) | 
                                         (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[0U] 
                                          >> 0x1eU))))) 
            & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__6__KET____DOT__i_stream_demux__oup_valid_o) 
           | (0xffffffffULL & ((1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x12U] 
                                      >> 6U)) << (0x1fU 
                                                  & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[1U] 
                                                      << 2U) 
                                                     | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[0U] 
                                                        >> 0x1eU))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__7__KET____DOT__i_stream_demux__oup_valid_o = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__7__KET____DOT__i_stream_demux__oup_valid_o 
        = (((~ ((IData)(1U) << (0x1fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[1U] 
                                         >> 3U)))) 
            & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__7__KET____DOT__i_stream_demux__oup_valid_o) 
           | (0xffffffffULL & ((1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x15U] 
                                      >> 7U)) << (0x1fU 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[1U] 
                                                     >> 3U)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__8__KET____DOT__i_stream_demux__oup_valid_o = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__8__KET____DOT__i_stream_demux__oup_valid_o 
        = (((~ ((IData)(1U) << (0x1fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[1U] 
                                         >> 8U)))) 
            & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__8__KET____DOT__i_stream_demux__oup_valid_o) 
           | (0xffffffffULL & ((1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x18U] 
                                      >> 8U)) << (0x1fU 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[1U] 
                                                     >> 8U)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__9__KET____DOT__i_stream_demux__oup_valid_o = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__9__KET____DOT__i_stream_demux__oup_valid_o 
        = (((~ ((IData)(1U) << (0x1fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[1U] 
                                         >> 0xdU)))) 
            & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__9__KET____DOT__i_stream_demux__oup_valid_o) 
           | (0xffffffffULL & ((1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x1bU] 
                                      >> 9U)) << (0x1fU 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[1U] 
                                                     >> 0xdU)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__10__KET____DOT__i_stream_demux__oup_valid_o = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__10__KET____DOT__i_stream_demux__oup_valid_o 
        = (((~ ((IData)(1U) << (0x1fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[1U] 
                                         >> 0x12U)))) 
            & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__10__KET____DOT__i_stream_demux__oup_valid_o) 
           | (0xffffffffULL & ((1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x1eU] 
                                      >> 0xaU)) << 
                               (0x1fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[1U] 
                                         >> 0x12U)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__11__KET____DOT__i_stream_demux__oup_valid_o = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__11__KET____DOT__i_stream_demux__oup_valid_o 
        = (((~ ((IData)(1U) << (0x1fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[1U] 
                                         >> 0x17U)))) 
            & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__11__KET____DOT__i_stream_demux__oup_valid_o) 
           | (0xffffffffULL & ((1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x21U] 
                                      >> 0xbU)) << 
                               (0x1fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[1U] 
                                         >> 0x17U)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__12__KET____DOT__i_stream_demux__oup_valid_o = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__12__KET____DOT__i_stream_demux__oup_valid_o 
        = (((~ ((IData)(1U) << (0x1fU & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[2U] 
                                          << 4U) | 
                                         (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[1U] 
                                          >> 0x1cU))))) 
            & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__12__KET____DOT__i_stream_demux__oup_valid_o) 
           | (0xffffffffULL & ((1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x24U] 
                                      >> 0xcU)) << 
                               (0x1fU & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[2U] 
                                          << 4U) | 
                                         (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[1U] 
                                          >> 0x1cU))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__13__KET____DOT__i_stream_demux__oup_valid_o = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__13__KET____DOT__i_stream_demux__oup_valid_o 
        = (((~ ((IData)(1U) << (0x1fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[2U] 
                                         >> 1U)))) 
            & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__13__KET____DOT__i_stream_demux__oup_valid_o) 
           | (0xffffffffULL & ((1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x27U] 
                                      >> 0xdU)) << 
                               (0x1fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[2U] 
                                         >> 1U)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__14__KET____DOT__i_stream_demux__oup_valid_o = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__14__KET____DOT__i_stream_demux__oup_valid_o 
        = (((~ ((IData)(1U) << (0x1fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[2U] 
                                         >> 6U)))) 
            & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__14__KET____DOT__i_stream_demux__oup_valid_o) 
           | (0xffffffffULL & ((1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x2aU] 
                                      >> 0xeU)) << 
                               (0x1fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[2U] 
                                         >> 6U)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__15__KET____DOT__i_stream_demux__oup_valid_o = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__15__KET____DOT__i_stream_demux__oup_valid_o 
        = (((~ ((IData)(1U) << (0x1fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[2U] 
                                         >> 0xbU)))) 
            & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__15__KET____DOT__i_stream_demux__oup_valid_o) 
           | (0xffffffffULL & ((1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x2dU] 
                                      >> 0xfU)) << 
                               (0x1fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[2U] 
                                         >> 0xbU)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__16__KET____DOT__i_stream_demux__oup_valid_o = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__16__KET____DOT__i_stream_demux__oup_valid_o 
        = (((~ ((IData)(1U) << (0x1fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[2U] 
                                         >> 0x10U)))) 
            & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__16__KET____DOT__i_stream_demux__oup_valid_o) 
           | (0xffffffffULL & ((1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x30U] 
                                      >> 0x10U)) << 
                               (0x1fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[2U] 
                                         >> 0x10U)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__17__KET____DOT__i_stream_demux__oup_valid_o = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__17__KET____DOT__i_stream_demux__oup_valid_o 
        = (((~ ((IData)(1U) << (0x1fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[2U] 
                                         >> 0x15U)))) 
            & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__17__KET____DOT__i_stream_demux__oup_valid_o) 
           | (0xffffffffULL & ((1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x33U] 
                                      >> 0x11U)) << 
                               (0x1fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[2U] 
                                         >> 0x15U)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__18__KET____DOT__i_stream_demux__oup_valid_o = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__18__KET____DOT__i_stream_demux__oup_valid_o 
        = (((~ ((IData)(1U) << (0x1fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[2U] 
                                         >> 0x1aU)))) 
            & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__18__KET____DOT__i_stream_demux__oup_valid_o) 
           | (0xffffffffULL & ((1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i[0x36U] 
                                      >> 0x12U)) << 
                               (0x1fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[2U] 
                                         >> 0x1aU)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree__req_i 
        = ((0x40000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__18__KET____DOT__i_stream_demux__oup_valid_o 
                        << 0x12U)) | ((0x20000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__17__KET____DOT__i_stream_demux__oup_valid_o 
                                                   << 0x11U)) 
                                      | ((0x10000U 
                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__16__KET____DOT__i_stream_demux__oup_valid_o 
                                             << 0x10U)) 
                                         | ((0x8000U 
                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__15__KET____DOT__i_stream_demux__oup_valid_o 
                                                << 0xfU)) 
                                            | ((0x4000U 
                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__14__KET____DOT__i_stream_demux__oup_valid_o 
                                                   << 0xeU)) 
                                               | ((0x2000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__13__KET____DOT__i_stream_demux__oup_valid_o 
                                                      << 0xdU)) 
                                                  | ((0x1000U 
                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__12__KET____DOT__i_stream_demux__oup_valid_o 
                                                         << 0xcU)) 
                                                     | ((0x800U 
                                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__11__KET____DOT__i_stream_demux__oup_valid_o 
                                                            << 0xbU)) 
                                                        | ((0x400U 
                                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__10__KET____DOT__i_stream_demux__oup_valid_o 
                                                               << 0xaU)) 
                                                           | ((0x200U 
                                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__9__KET____DOT__i_stream_demux__oup_valid_o 
                                                                  << 9U)) 
                                                              | ((0x100U 
                                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__8__KET____DOT__i_stream_demux__oup_valid_o 
                                                                     << 8U)) 
                                                                 | ((0x80U 
                                                                     & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__7__KET____DOT__i_stream_demux__oup_valid_o 
                                                                        << 7U)) 
                                                                    | ((0x40U 
                                                                        & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__6__KET____DOT__i_stream_demux__oup_valid_o 
                                                                           << 6U)) 
                                                                       | ((0x20U 
                                                                           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__5__KET____DOT__i_stream_demux__oup_valid_o 
                                                                              << 5U)) 
                                                                          | ((0x10U 
                                                                              & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__4__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                << 4U)) 
                                                                             | ((8U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__3__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                << 3U)) 
                                                                                | ((4U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__2__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                << 2U)) 
                                                                                | ((2U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__1__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                << 1U)) 
                                                                                | (1U 
                                                                                & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o)))))))))))))))))));
    __Vtemp_119[0U] = (IData)((((QData)((IData)((1U 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__6__KET____DOT__i_stream_demux__oup_valid_o 
                                                    >> 3U)))) 
                                << 0x3fU) | (((QData)((IData)(
                                                              (1U 
                                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__5__KET____DOT__i_stream_demux__oup_valid_o 
                                                                  >> 3U)))) 
                                              << 0x3eU) 
                                             | (((QData)((IData)(
                                                                 (1U 
                                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__4__KET____DOT__i_stream_demux__oup_valid_o 
                                                                     >> 3U)))) 
                                                 << 0x3dU) 
                                                | (((QData)((IData)(
                                                                    (1U 
                                                                     & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__3__KET____DOT__i_stream_demux__oup_valid_o 
                                                                        >> 3U)))) 
                                                    << 0x3cU) 
                                                   | (((QData)((IData)(
                                                                       (1U 
                                                                        & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__2__KET____DOT__i_stream_demux__oup_valid_o 
                                                                           >> 3U)))) 
                                                       << 0x3bU) 
                                                      | (((QData)((IData)(
                                                                          (1U 
                                                                           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__1__KET____DOT__i_stream_demux__oup_valid_o 
                                                                              >> 3U)))) 
                                                          << 0x3aU) 
                                                         | (((QData)((IData)(
                                                                             (1U 
                                                                              & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 3U)))) 
                                                             << 0x39U) 
                                                            | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__18__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 2U)))) 
                                                                << 0x38U) 
                                                               | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__17__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 2U)))) 
                                                                   << 0x37U) 
                                                                  | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__16__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 2U)))) 
                                                                      << 0x36U) 
                                                                     | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__15__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 2U)))) 
                                                                         << 0x35U) 
                                                                        | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__14__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 2U)))) 
                                                                            << 0x34U) 
                                                                           | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__13__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 2U)))) 
                                                                               << 0x33U) 
                                                                              | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__12__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 2U)))) 
                                                                                << 0x32U) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__11__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 2U)))) 
                                                                                << 0x31U) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__10__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 2U)))) 
                                                                                << 0x30U) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__9__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 2U)))) 
                                                                                << 0x2fU) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__8__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 2U)))) 
                                                                                << 0x2eU) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__7__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 2U)))) 
                                                                                << 0x2dU) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__6__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 2U)))) 
                                                                                << 0x2cU) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__5__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 2U)))) 
                                                                                << 0x2bU) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__4__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 2U)))) 
                                                                                << 0x2aU) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__3__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 2U)))) 
                                                                                << 0x29U) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__2__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 2U)))) 
                                                                                << 0x28U) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__1__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 2U)))) 
                                                                                << 0x27U) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 2U)))) 
                                                                                << 0x26U) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__18__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 1U)))) 
                                                                                << 0x25U) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__17__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 1U)))) 
                                                                                << 0x24U) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__16__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 1U)))) 
                                                                                << 0x23U) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__15__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 1U)))) 
                                                                                << 0x22U) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__14__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 1U)))) 
                                                                                << 0x21U) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__13__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 1U)))) 
                                                                                << 0x20U) 
                                                                                | (QData)((IData)(
                                                                                ((0x80000000U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__12__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                << 0x1eU)) 
                                                                                | ((0x40000000U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__11__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                << 0x1dU)) 
                                                                                | ((0x20000000U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__10__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                << 0x1cU)) 
                                                                                | ((0x10000000U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__9__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                << 0x1bU)) 
                                                                                | ((0x8000000U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__8__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                << 0x1aU)) 
                                                                                | ((0x4000000U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__7__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                << 0x19U)) 
                                                                                | ((0x2000000U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__6__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                << 0x18U)) 
                                                                                | ((0x1000000U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__5__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                << 0x17U)) 
                                                                                | ((0x800000U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__4__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                << 0x16U)) 
                                                                                | ((0x400000U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__3__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                << 0x15U)) 
                                                                                | ((0x200000U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__2__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                << 0x14U)) 
                                                                                | ((0x100000U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__1__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                << 0x13U)) 
                                                                                | ((0x80000U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                << 0x12U)) 
                                                                                | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree__req_i))))))))))))))))))))))))))))))))))))))))))))))));
    __Vtemp_119[1U] = (IData)(((((QData)((IData)((1U 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__6__KET____DOT__i_stream_demux__oup_valid_o 
                                                     >> 3U)))) 
                                 << 0x3fU) | (((QData)((IData)(
                                                               (1U 
                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__5__KET____DOT__i_stream_demux__oup_valid_o 
                                                                   >> 3U)))) 
                                               << 0x3eU) 
                                              | (((QData)((IData)(
                                                                  (1U 
                                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__4__KET____DOT__i_stream_demux__oup_valid_o 
                                                                      >> 3U)))) 
                                                  << 0x3dU) 
                                                 | (((QData)((IData)(
                                                                     (1U 
                                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__3__KET____DOT__i_stream_demux__oup_valid_o 
                                                                         >> 3U)))) 
                                                     << 0x3cU) 
                                                    | (((QData)((IData)(
                                                                        (1U 
                                                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__2__KET____DOT__i_stream_demux__oup_valid_o 
                                                                            >> 3U)))) 
                                                        << 0x3bU) 
                                                       | (((QData)((IData)(
                                                                           (1U 
                                                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__1__KET____DOT__i_stream_demux__oup_valid_o 
                                                                               >> 3U)))) 
                                                           << 0x3aU) 
                                                          | (((QData)((IData)(
                                                                              (1U 
                                                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 3U)))) 
                                                              << 0x39U) 
                                                             | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__18__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 2U)))) 
                                                                 << 0x38U) 
                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__17__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 2U)))) 
                                                                    << 0x37U) 
                                                                   | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__16__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 2U)))) 
                                                                       << 0x36U) 
                                                                      | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__15__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 2U)))) 
                                                                          << 0x35U) 
                                                                         | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__14__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 2U)))) 
                                                                             << 0x34U) 
                                                                            | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__13__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 2U)))) 
                                                                                << 0x33U) 
                                                                               | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__12__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 2U)))) 
                                                                                << 0x32U) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__11__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 2U)))) 
                                                                                << 0x31U) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__10__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 2U)))) 
                                                                                << 0x30U) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__9__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 2U)))) 
                                                                                << 0x2fU) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__8__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 2U)))) 
                                                                                << 0x2eU) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__7__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 2U)))) 
                                                                                << 0x2dU) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__6__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 2U)))) 
                                                                                << 0x2cU) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__5__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 2U)))) 
                                                                                << 0x2bU) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__4__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 2U)))) 
                                                                                << 0x2aU) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__3__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 2U)))) 
                                                                                << 0x29U) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__2__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 2U)))) 
                                                                                << 0x28U) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__1__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 2U)))) 
                                                                                << 0x27U) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 2U)))) 
                                                                                << 0x26U) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__18__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 1U)))) 
                                                                                << 0x25U) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__17__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 1U)))) 
                                                                                << 0x24U) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__16__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 1U)))) 
                                                                                << 0x23U) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__15__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 1U)))) 
                                                                                << 0x22U) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__14__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 1U)))) 
                                                                                << 0x21U) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__13__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 1U)))) 
                                                                                << 0x20U) 
                                                                                | (QData)((IData)(
                                                                                ((0x80000000U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__12__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                << 0x1eU)) 
                                                                                | ((0x40000000U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__11__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                << 0x1dU)) 
                                                                                | ((0x20000000U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__10__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                << 0x1cU)) 
                                                                                | ((0x10000000U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__9__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                << 0x1bU)) 
                                                                                | ((0x8000000U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__8__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                << 0x1aU)) 
                                                                                | ((0x4000000U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__7__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                << 0x19U)) 
                                                                                | ((0x2000000U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__6__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                << 0x18U)) 
                                                                                | ((0x1000000U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__5__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                << 0x17U)) 
                                                                                | ((0x800000U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__4__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                << 0x16U)) 
                                                                                | ((0x400000U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__3__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                << 0x15U)) 
                                                                                | ((0x200000U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__2__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                << 0x14U)) 
                                                                                | ((0x100000U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__1__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                << 0x13U)) 
                                                                                | ((0x80000U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                << 0x12U)) 
                                                                                | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree__req_i))))))))))))))))))))))))))))))))))))))))))))))) 
                               >> 0x20U));
    __Vtemp_129[2U] = ((0x400U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__17__KET____DOT__i_stream_demux__oup_valid_o 
                                  << 7U)) | ((0x200U 
                                              & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__16__KET____DOT__i_stream_demux__oup_valid_o 
                                                 << 6U)) 
                                             | ((0x100U 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__15__KET____DOT__i_stream_demux__oup_valid_o 
                                                    << 5U)) 
                                                | ((0x80U 
                                                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__14__KET____DOT__i_stream_demux__oup_valid_o 
                                                       << 4U)) 
                                                   | ((0x40U 
                                                       & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__13__KET____DOT__i_stream_demux__oup_valid_o 
                                                          << 3U)) 
                                                      | ((0x20U 
                                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__12__KET____DOT__i_stream_demux__oup_valid_o 
                                                             << 2U)) 
                                                         | ((0x10U 
                                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__11__KET____DOT__i_stream_demux__oup_valid_o 
                                                                << 1U)) 
                                                            | ((8U 
                                                                & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__10__KET____DOT__i_stream_demux__oup_valid_o) 
                                                               | ((4U 
                                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__9__KET____DOT__i_stream_demux__oup_valid_o 
                                                                      >> 1U)) 
                                                                  | ((2U 
                                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__8__KET____DOT__i_stream_demux__oup_valid_o 
                                                                         >> 2U)) 
                                                                     | (1U 
                                                                        & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__7__KET____DOT__i_stream_demux__oup_valid_o 
                                                                           >> 3U))))))))))));
    __Vtemp_140[2U] = ((0x200000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__9__KET____DOT__i_stream_demux__oup_valid_o 
                                     << 0x11U)) | (
                                                   (0x100000U 
                                                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__8__KET____DOT__i_stream_demux__oup_valid_o 
                                                       << 0x10U)) 
                                                   | ((0x80000U 
                                                       & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__7__KET____DOT__i_stream_demux__oup_valid_o 
                                                          << 0xfU)) 
                                                      | ((0x40000U 
                                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__6__KET____DOT__i_stream_demux__oup_valid_o 
                                                             << 0xeU)) 
                                                         | ((0x20000U 
                                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__5__KET____DOT__i_stream_demux__oup_valid_o 
                                                                << 0xdU)) 
                                                            | ((0x10000U 
                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__4__KET____DOT__i_stream_demux__oup_valid_o 
                                                                   << 0xcU)) 
                                                               | ((0x8000U 
                                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__3__KET____DOT__i_stream_demux__oup_valid_o 
                                                                      << 0xbU)) 
                                                                  | ((0x4000U 
                                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__2__KET____DOT__i_stream_demux__oup_valid_o 
                                                                         << 0xaU)) 
                                                                     | ((0x2000U 
                                                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__1__KET____DOT__i_stream_demux__oup_valid_o 
                                                                            << 9U)) 
                                                                        | ((0x1000U 
                                                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o 
                                                                               << 8U)) 
                                                                           | ((0x800U 
                                                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__18__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                << 8U)) 
                                                                              | __Vtemp_129[2U])))))))))));
    __Vtemp_161[3U] = ((0x400U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__11__KET____DOT__i_stream_demux__oup_valid_o 
                                  << 5U)) | ((0x200U 
                                              & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__10__KET____DOT__i_stream_demux__oup_valid_o 
                                                 << 4U)) 
                                             | ((0x100U 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__9__KET____DOT__i_stream_demux__oup_valid_o 
                                                    << 3U)) 
                                                | ((0x80U 
                                                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__8__KET____DOT__i_stream_demux__oup_valid_o 
                                                       << 2U)) 
                                                   | ((0x40U 
                                                       & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__7__KET____DOT__i_stream_demux__oup_valid_o 
                                                          << 1U)) 
                                                      | ((0x20U 
                                                          & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__6__KET____DOT__i_stream_demux__oup_valid_o) 
                                                         | ((0x10U 
                                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__5__KET____DOT__i_stream_demux__oup_valid_o 
                                                                >> 1U)) 
                                                            | ((8U 
                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__4__KET____DOT__i_stream_demux__oup_valid_o 
                                                                   >> 2U)) 
                                                               | ((4U 
                                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__3__KET____DOT__i_stream_demux__oup_valid_o 
                                                                      >> 3U)) 
                                                                  | ((2U 
                                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__2__KET____DOT__i_stream_demux__oup_valid_o 
                                                                         >> 4U)) 
                                                                     | (1U 
                                                                        & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__1__KET____DOT__i_stream_demux__oup_valid_o 
                                                                           >> 5U))))))))))));
    __Vtemp_172[3U] = ((0x200000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__3__KET____DOT__i_stream_demux__oup_valid_o 
                                     << 0xfU)) | ((0x100000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__2__KET____DOT__i_stream_demux__oup_valid_o 
                                                      << 0xeU)) 
                                                  | ((0x80000U 
                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__1__KET____DOT__i_stream_demux__oup_valid_o 
                                                         << 0xdU)) 
                                                     | ((0x40000U 
                                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o 
                                                            << 0xcU)) 
                                                        | ((0x20000U 
                                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__18__KET____DOT__i_stream_demux__oup_valid_o 
                                                               << 0xcU)) 
                                                           | ((0x10000U 
                                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__17__KET____DOT__i_stream_demux__oup_valid_o 
                                                                  << 0xbU)) 
                                                              | ((0x8000U 
                                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__16__KET____DOT__i_stream_demux__oup_valid_o 
                                                                     << 0xaU)) 
                                                                 | ((0x4000U 
                                                                     & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__15__KET____DOT__i_stream_demux__oup_valid_o 
                                                                        << 9U)) 
                                                                    | ((0x2000U 
                                                                        & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__14__KET____DOT__i_stream_demux__oup_valid_o 
                                                                           << 8U)) 
                                                                       | ((0x1000U 
                                                                           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__13__KET____DOT__i_stream_demux__oup_valid_o 
                                                                              << 7U)) 
                                                                          | ((0x800U 
                                                                              & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__12__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                << 6U)) 
                                                                             | __Vtemp_161[3U])))))))))));
    __Vtemp_193[4U] = ((0x400U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__5__KET____DOT__i_stream_demux__oup_valid_o 
                                  << 3U)) | ((0x200U 
                                              & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__4__KET____DOT__i_stream_demux__oup_valid_o 
                                                 << 2U)) 
                                             | ((0x100U 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__3__KET____DOT__i_stream_demux__oup_valid_o 
                                                    << 1U)) 
                                                | ((0x80U 
                                                    & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__2__KET____DOT__i_stream_demux__oup_valid_o) 
                                                   | ((0x40U 
                                                       & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__1__KET____DOT__i_stream_demux__oup_valid_o 
                                                          >> 1U)) 
                                                      | ((0x20U 
                                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o 
                                                             >> 2U)) 
                                                         | ((0x10U 
                                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__18__KET____DOT__i_stream_demux__oup_valid_o 
                                                                >> 2U)) 
                                                            | ((8U 
                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__17__KET____DOT__i_stream_demux__oup_valid_o 
                                                                   >> 3U)) 
                                                               | ((4U 
                                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__16__KET____DOT__i_stream_demux__oup_valid_o 
                                                                      >> 4U)) 
                                                                  | ((2U 
                                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__15__KET____DOT__i_stream_demux__oup_valid_o 
                                                                         >> 5U)) 
                                                                     | (1U 
                                                                        & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__14__KET____DOT__i_stream_demux__oup_valid_o 
                                                                           >> 6U))))))))))));
    __Vtemp_204[4U] = ((0x200000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__16__KET____DOT__i_stream_demux__oup_valid_o 
                                     << 0xeU)) | ((0x100000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__15__KET____DOT__i_stream_demux__oup_valid_o 
                                                      << 0xdU)) 
                                                  | ((0x80000U 
                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__14__KET____DOT__i_stream_demux__oup_valid_o 
                                                         << 0xcU)) 
                                                     | ((0x40000U 
                                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__13__KET____DOT__i_stream_demux__oup_valid_o 
                                                            << 0xbU)) 
                                                        | ((0x20000U 
                                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__12__KET____DOT__i_stream_demux__oup_valid_o 
                                                               << 0xaU)) 
                                                           | ((0x10000U 
                                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__11__KET____DOT__i_stream_demux__oup_valid_o 
                                                                  << 9U)) 
                                                              | ((0x8000U 
                                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__10__KET____DOT__i_stream_demux__oup_valid_o 
                                                                     << 8U)) 
                                                                 | ((0x4000U 
                                                                     & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__9__KET____DOT__i_stream_demux__oup_valid_o 
                                                                        << 7U)) 
                                                                    | ((0x2000U 
                                                                        & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__8__KET____DOT__i_stream_demux__oup_valid_o 
                                                                           << 6U)) 
                                                                       | ((0x1000U 
                                                                           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__7__KET____DOT__i_stream_demux__oup_valid_o 
                                                                              << 5U)) 
                                                                          | ((0x800U 
                                                                              & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__6__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                << 4U)) 
                                                                             | __Vtemp_193[4U])))))))))));
    __Vtemp_225[5U] = ((0x400U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__18__KET____DOT__i_stream_demux__oup_valid_o 
                                  << 2U)) | ((0x200U 
                                              & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__17__KET____DOT__i_stream_demux__oup_valid_o 
                                                 << 1U)) 
                                             | ((0x100U 
                                                 & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__16__KET____DOT__i_stream_demux__oup_valid_o) 
                                                | ((0x80U 
                                                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__15__KET____DOT__i_stream_demux__oup_valid_o 
                                                       >> 1U)) 
                                                   | ((0x40U 
                                                       & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__14__KET____DOT__i_stream_demux__oup_valid_o 
                                                          >> 2U)) 
                                                      | ((0x20U 
                                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__13__KET____DOT__i_stream_demux__oup_valid_o 
                                                             >> 3U)) 
                                                         | ((0x10U 
                                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__12__KET____DOT__i_stream_demux__oup_valid_o 
                                                                >> 4U)) 
                                                            | ((8U 
                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__11__KET____DOT__i_stream_demux__oup_valid_o 
                                                                   >> 5U)) 
                                                               | ((4U 
                                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__10__KET____DOT__i_stream_demux__oup_valid_o 
                                                                      >> 6U)) 
                                                                  | ((2U 
                                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__9__KET____DOT__i_stream_demux__oup_valid_o 
                                                                         >> 7U)) 
                                                                     | (1U 
                                                                        & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__8__KET____DOT__i_stream_demux__oup_valid_o 
                                                                           >> 8U))))))))))));
    __Vtemp_236[5U] = ((0x200000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__10__KET____DOT__i_stream_demux__oup_valid_o 
                                     << 0xcU)) | ((0x100000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__9__KET____DOT__i_stream_demux__oup_valid_o 
                                                      << 0xbU)) 
                                                  | ((0x80000U 
                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__8__KET____DOT__i_stream_demux__oup_valid_o 
                                                         << 0xaU)) 
                                                     | ((0x40000U 
                                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__7__KET____DOT__i_stream_demux__oup_valid_o 
                                                            << 9U)) 
                                                        | ((0x20000U 
                                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__6__KET____DOT__i_stream_demux__oup_valid_o 
                                                               << 8U)) 
                                                           | ((0x10000U 
                                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__5__KET____DOT__i_stream_demux__oup_valid_o 
                                                                  << 7U)) 
                                                              | ((0x8000U 
                                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__4__KET____DOT__i_stream_demux__oup_valid_o 
                                                                     << 6U)) 
                                                                 | ((0x4000U 
                                                                     & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__3__KET____DOT__i_stream_demux__oup_valid_o 
                                                                        << 5U)) 
                                                                    | ((0x2000U 
                                                                        & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__2__KET____DOT__i_stream_demux__oup_valid_o 
                                                                           << 4U)) 
                                                                       | ((0x1000U 
                                                                           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__1__KET____DOT__i_stream_demux__oup_valid_o 
                                                                              << 3U)) 
                                                                          | ((0x800U 
                                                                              & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                << 2U)) 
                                                                             | __Vtemp_225[5U])))))))))));
    __Vtemp_257[6U] = ((0x400U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__12__KET____DOT__i_stream_demux__oup_valid_o) 
                       | ((0x200U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__11__KET____DOT__i_stream_demux__oup_valid_o 
                                     >> 1U)) | ((0x100U 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__10__KET____DOT__i_stream_demux__oup_valid_o 
                                                    >> 2U)) 
                                                | ((0x80U 
                                                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__9__KET____DOT__i_stream_demux__oup_valid_o 
                                                       >> 3U)) 
                                                   | ((0x40U 
                                                       & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__8__KET____DOT__i_stream_demux__oup_valid_o 
                                                          >> 4U)) 
                                                      | ((0x20U 
                                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__7__KET____DOT__i_stream_demux__oup_valid_o 
                                                             >> 5U)) 
                                                         | ((0x10U 
                                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__6__KET____DOT__i_stream_demux__oup_valid_o 
                                                                >> 6U)) 
                                                            | ((8U 
                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__5__KET____DOT__i_stream_demux__oup_valid_o 
                                                                   >> 7U)) 
                                                               | ((4U 
                                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__4__KET____DOT__i_stream_demux__oup_valid_o 
                                                                      >> 8U)) 
                                                                  | ((2U 
                                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__3__KET____DOT__i_stream_demux__oup_valid_o 
                                                                         >> 9U)) 
                                                                     | (1U 
                                                                        & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__2__KET____DOT__i_stream_demux__oup_valid_o 
                                                                           >> 0xaU))))))))))));
    __Vtemp_268[6U] = ((0x200000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__4__KET____DOT__i_stream_demux__oup_valid_o 
                                     << 0xaU)) | ((0x100000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__3__KET____DOT__i_stream_demux__oup_valid_o 
                                                      << 9U)) 
                                                  | ((0x80000U 
                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__2__KET____DOT__i_stream_demux__oup_valid_o 
                                                         << 8U)) 
                                                     | ((0x40000U 
                                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__1__KET____DOT__i_stream_demux__oup_valid_o 
                                                            << 7U)) 
                                                        | ((0x20000U 
                                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o 
                                                               << 6U)) 
                                                           | ((0x10000U 
                                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__18__KET____DOT__i_stream_demux__oup_valid_o 
                                                                  << 6U)) 
                                                              | ((0x8000U 
                                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__17__KET____DOT__i_stream_demux__oup_valid_o 
                                                                     << 5U)) 
                                                                 | ((0x4000U 
                                                                     & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__16__KET____DOT__i_stream_demux__oup_valid_o 
                                                                        << 4U)) 
                                                                    | ((0x2000U 
                                                                        & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__15__KET____DOT__i_stream_demux__oup_valid_o 
                                                                           << 3U)) 
                                                                       | ((0x1000U 
                                                                           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__14__KET____DOT__i_stream_demux__oup_valid_o 
                                                                              << 2U)) 
                                                                          | ((0x800U 
                                                                              & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__13__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                << 1U)) 
                                                                             | __Vtemp_257[6U])))))))))));
    __Vtemp_289[7U] = ((0x400U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__6__KET____DOT__i_stream_demux__oup_valid_o 
                                  >> 2U)) | ((0x200U 
                                              & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__5__KET____DOT__i_stream_demux__oup_valid_o 
                                                 >> 3U)) 
                                             | ((0x100U 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__4__KET____DOT__i_stream_demux__oup_valid_o 
                                                    >> 4U)) 
                                                | ((0x80U 
                                                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__3__KET____DOT__i_stream_demux__oup_valid_o 
                                                       >> 5U)) 
                                                   | ((0x40U 
                                                       & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__2__KET____DOT__i_stream_demux__oup_valid_o 
                                                          >> 6U)) 
                                                      | ((0x20U 
                                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__1__KET____DOT__i_stream_demux__oup_valid_o 
                                                             >> 7U)) 
                                                         | ((0x10U 
                                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o 
                                                                >> 8U)) 
                                                            | ((8U 
                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__18__KET____DOT__i_stream_demux__oup_valid_o 
                                                                   >> 8U)) 
                                                               | ((4U 
                                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__17__KET____DOT__i_stream_demux__oup_valid_o 
                                                                      >> 9U)) 
                                                                  | ((2U 
                                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__16__KET____DOT__i_stream_demux__oup_valid_o 
                                                                         >> 0xaU)) 
                                                                     | (1U 
                                                                        & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__15__KET____DOT__i_stream_demux__oup_valid_o 
                                                                           >> 0xbU))))))))))));
    __Vtemp_300[7U] = ((0x200000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__17__KET____DOT__i_stream_demux__oup_valid_o 
                                     << 9U)) | ((0x100000U 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__16__KET____DOT__i_stream_demux__oup_valid_o 
                                                    << 8U)) 
                                                | ((0x80000U 
                                                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__15__KET____DOT__i_stream_demux__oup_valid_o 
                                                       << 7U)) 
                                                   | ((0x40000U 
                                                       & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__14__KET____DOT__i_stream_demux__oup_valid_o 
                                                          << 6U)) 
                                                      | ((0x20000U 
                                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__13__KET____DOT__i_stream_demux__oup_valid_o 
                                                             << 5U)) 
                                                         | ((0x10000U 
                                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__12__KET____DOT__i_stream_demux__oup_valid_o 
                                                                << 4U)) 
                                                            | ((0x8000U 
                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__11__KET____DOT__i_stream_demux__oup_valid_o 
                                                                   << 3U)) 
                                                               | ((0x4000U 
                                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__10__KET____DOT__i_stream_demux__oup_valid_o 
                                                                      << 2U)) 
                                                                  | ((0x2000U 
                                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__9__KET____DOT__i_stream_demux__oup_valid_o 
                                                                         << 1U)) 
                                                                     | ((0x1000U 
                                                                         & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__8__KET____DOT__i_stream_demux__oup_valid_o) 
                                                                        | ((0x800U 
                                                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__7__KET____DOT__i_stream_demux__oup_valid_o 
                                                                               >> 1U)) 
                                                                           | __Vtemp_289[7U])))))))))));
    __Vtemp_321[8U] = ((0x400U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o 
                                  >> 4U)) | ((0x200U 
                                              & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__18__KET____DOT__i_stream_demux__oup_valid_o 
                                                 >> 4U)) 
                                             | ((0x100U 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__17__KET____DOT__i_stream_demux__oup_valid_o 
                                                    >> 5U)) 
                                                | ((0x80U 
                                                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__16__KET____DOT__i_stream_demux__oup_valid_o 
                                                       >> 6U)) 
                                                   | ((0x40U 
                                                       & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__15__KET____DOT__i_stream_demux__oup_valid_o 
                                                          >> 7U)) 
                                                      | ((0x20U 
                                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__14__KET____DOT__i_stream_demux__oup_valid_o 
                                                             >> 8U)) 
                                                         | ((0x10U 
                                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__13__KET____DOT__i_stream_demux__oup_valid_o 
                                                                >> 9U)) 
                                                            | ((8U 
                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__12__KET____DOT__i_stream_demux__oup_valid_o 
                                                                   >> 0xaU)) 
                                                               | ((4U 
                                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__11__KET____DOT__i_stream_demux__oup_valid_o 
                                                                      >> 0xbU)) 
                                                                  | ((2U 
                                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__10__KET____DOT__i_stream_demux__oup_valid_o 
                                                                         >> 0xcU)) 
                                                                     | (1U 
                                                                        & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__9__KET____DOT__i_stream_demux__oup_valid_o 
                                                                           >> 0xdU))))))))))));
    __Vtemp_332[8U] = ((0x200000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__11__KET____DOT__i_stream_demux__oup_valid_o 
                                     << 7U)) | ((0x100000U 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__10__KET____DOT__i_stream_demux__oup_valid_o 
                                                    << 6U)) 
                                                | ((0x80000U 
                                                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__9__KET____DOT__i_stream_demux__oup_valid_o 
                                                       << 5U)) 
                                                   | ((0x40000U 
                                                       & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__8__KET____DOT__i_stream_demux__oup_valid_o 
                                                          << 4U)) 
                                                      | ((0x20000U 
                                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__7__KET____DOT__i_stream_demux__oup_valid_o 
                                                             << 3U)) 
                                                         | ((0x10000U 
                                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__6__KET____DOT__i_stream_demux__oup_valid_o 
                                                                << 2U)) 
                                                            | ((0x8000U 
                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__5__KET____DOT__i_stream_demux__oup_valid_o 
                                                                   << 1U)) 
                                                               | ((0x4000U 
                                                                   & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__4__KET____DOT__i_stream_demux__oup_valid_o) 
                                                                  | ((0x2000U 
                                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__3__KET____DOT__i_stream_demux__oup_valid_o 
                                                                         >> 1U)) 
                                                                     | ((0x1000U 
                                                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__2__KET____DOT__i_stream_demux__oup_valid_o 
                                                                            >> 2U)) 
                                                                        | ((0x800U 
                                                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__1__KET____DOT__i_stream_demux__oup_valid_o 
                                                                               >> 3U)) 
                                                                           | __Vtemp_321[8U])))))))))));
    __Vtemp_353[9U] = ((0x400U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__13__KET____DOT__i_stream_demux__oup_valid_o 
                                  >> 5U)) | ((0x200U 
                                              & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__12__KET____DOT__i_stream_demux__oup_valid_o 
                                                 >> 6U)) 
                                             | ((0x100U 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__11__KET____DOT__i_stream_demux__oup_valid_o 
                                                    >> 7U)) 
                                                | ((0x80U 
                                                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__10__KET____DOT__i_stream_demux__oup_valid_o 
                                                       >> 8U)) 
                                                   | ((0x40U 
                                                       & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__9__KET____DOT__i_stream_demux__oup_valid_o 
                                                          >> 9U)) 
                                                      | ((0x20U 
                                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__8__KET____DOT__i_stream_demux__oup_valid_o 
                                                             >> 0xaU)) 
                                                         | ((0x10U 
                                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__7__KET____DOT__i_stream_demux__oup_valid_o 
                                                                >> 0xbU)) 
                                                            | ((8U 
                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__6__KET____DOT__i_stream_demux__oup_valid_o 
                                                                   >> 0xcU)) 
                                                               | ((4U 
                                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__5__KET____DOT__i_stream_demux__oup_valid_o 
                                                                      >> 0xdU)) 
                                                                  | ((2U 
                                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__4__KET____DOT__i_stream_demux__oup_valid_o 
                                                                         >> 0xeU)) 
                                                                     | (1U 
                                                                        & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__3__KET____DOT__i_stream_demux__oup_valid_o 
                                                                           >> 0xfU))))))))))));
    __Vtemp_364[9U] = ((0x200000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__5__KET____DOT__i_stream_demux__oup_valid_o 
                                     << 5U)) | ((0x100000U 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__4__KET____DOT__i_stream_demux__oup_valid_o 
                                                    << 4U)) 
                                                | ((0x80000U 
                                                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__3__KET____DOT__i_stream_demux__oup_valid_o 
                                                       << 3U)) 
                                                   | ((0x40000U 
                                                       & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__2__KET____DOT__i_stream_demux__oup_valid_o 
                                                          << 2U)) 
                                                      | ((0x20000U 
                                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__1__KET____DOT__i_stream_demux__oup_valid_o 
                                                             << 1U)) 
                                                         | ((0x10000U 
                                                             & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o) 
                                                            | ((0x8000U 
                                                                & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__18__KET____DOT__i_stream_demux__oup_valid_o) 
                                                               | ((0x4000U 
                                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__17__KET____DOT__i_stream_demux__oup_valid_o 
                                                                      >> 1U)) 
                                                                  | ((0x2000U 
                                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__16__KET____DOT__i_stream_demux__oup_valid_o 
                                                                         >> 2U)) 
                                                                     | ((0x1000U 
                                                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__15__KET____DOT__i_stream_demux__oup_valid_o 
                                                                            >> 3U)) 
                                                                        | ((0x800U 
                                                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__14__KET____DOT__i_stream_demux__oup_valid_o 
                                                                               >> 4U)) 
                                                                           | __Vtemp_353[9U])))))))))));
    __Vtemp_385[0xaU] = ((0x400U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__7__KET____DOT__i_stream_demux__oup_valid_o 
                                    >> 7U)) | ((0x200U 
                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__6__KET____DOT__i_stream_demux__oup_valid_o 
                                                   >> 8U)) 
                                               | ((0x100U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__5__KET____DOT__i_stream_demux__oup_valid_o 
                                                      >> 9U)) 
                                                  | ((0x80U 
                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__4__KET____DOT__i_stream_demux__oup_valid_o 
                                                         >> 0xaU)) 
                                                     | ((0x40U 
                                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__3__KET____DOT__i_stream_demux__oup_valid_o 
                                                            >> 0xbU)) 
                                                        | ((0x20U 
                                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__2__KET____DOT__i_stream_demux__oup_valid_o 
                                                               >> 0xcU)) 
                                                           | ((0x10U 
                                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__1__KET____DOT__i_stream_demux__oup_valid_o 
                                                                  >> 0xdU)) 
                                                              | ((8U 
                                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o 
                                                                     >> 0xeU)) 
                                                                 | ((4U 
                                                                     & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__18__KET____DOT__i_stream_demux__oup_valid_o 
                                                                        >> 0xeU)) 
                                                                    | ((2U 
                                                                        & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__17__KET____DOT__i_stream_demux__oup_valid_o 
                                                                           >> 0xfU)) 
                                                                       | (1U 
                                                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__16__KET____DOT__i_stream_demux__oup_valid_o 
                                                                             >> 0x10U))))))))))));
    __Vtemp_396[0xaU] = ((0x200000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__18__KET____DOT__i_stream_demux__oup_valid_o 
                                       << 4U)) | ((0x100000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__17__KET____DOT__i_stream_demux__oup_valid_o 
                                                      << 3U)) 
                                                  | ((0x80000U 
                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__16__KET____DOT__i_stream_demux__oup_valid_o 
                                                         << 2U)) 
                                                     | ((0x40000U 
                                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__15__KET____DOT__i_stream_demux__oup_valid_o 
                                                            << 1U)) 
                                                        | ((0x20000U 
                                                            & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__14__KET____DOT__i_stream_demux__oup_valid_o) 
                                                           | ((0x10000U 
                                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__13__KET____DOT__i_stream_demux__oup_valid_o 
                                                                  >> 1U)) 
                                                              | ((0x8000U 
                                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__12__KET____DOT__i_stream_demux__oup_valid_o 
                                                                     >> 2U)) 
                                                                 | ((0x4000U 
                                                                     & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__11__KET____DOT__i_stream_demux__oup_valid_o 
                                                                        >> 3U)) 
                                                                    | ((0x2000U 
                                                                        & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__10__KET____DOT__i_stream_demux__oup_valid_o 
                                                                           >> 4U)) 
                                                                       | ((0x1000U 
                                                                           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__9__KET____DOT__i_stream_demux__oup_valid_o 
                                                                              >> 5U)) 
                                                                          | ((0x800U 
                                                                              & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__8__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 6U)) 
                                                                             | __Vtemp_385[0xaU])))))))))));
    __Vtemp_417[0xbU] = ((0x400U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__1__KET____DOT__i_stream_demux__oup_valid_o 
                                    >> 9U)) | ((0x200U 
                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o 
                                                   >> 0xaU)) 
                                               | ((0x100U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__18__KET____DOT__i_stream_demux__oup_valid_o 
                                                      >> 0xaU)) 
                                                  | ((0x80U 
                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__17__KET____DOT__i_stream_demux__oup_valid_o 
                                                         >> 0xbU)) 
                                                     | ((0x40U 
                                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__16__KET____DOT__i_stream_demux__oup_valid_o 
                                                            >> 0xcU)) 
                                                        | ((0x20U 
                                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__15__KET____DOT__i_stream_demux__oup_valid_o 
                                                               >> 0xdU)) 
                                                           | ((0x10U 
                                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__14__KET____DOT__i_stream_demux__oup_valid_o 
                                                                  >> 0xeU)) 
                                                              | ((8U 
                                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__13__KET____DOT__i_stream_demux__oup_valid_o 
                                                                     >> 0xfU)) 
                                                                 | ((4U 
                                                                     & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__12__KET____DOT__i_stream_demux__oup_valid_o 
                                                                        >> 0x10U)) 
                                                                    | ((2U 
                                                                        & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__11__KET____DOT__i_stream_demux__oup_valid_o 
                                                                           >> 0x11U)) 
                                                                       | (1U 
                                                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__10__KET____DOT__i_stream_demux__oup_valid_o 
                                                                             >> 0x12U))))))))))));
    __Vtemp_428[0xbU] = ((0x200000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__12__KET____DOT__i_stream_demux__oup_valid_o 
                                       << 2U)) | ((0x100000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__11__KET____DOT__i_stream_demux__oup_valid_o 
                                                      << 1U)) 
                                                  | ((0x80000U 
                                                      & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__10__KET____DOT__i_stream_demux__oup_valid_o) 
                                                     | ((0x40000U 
                                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__9__KET____DOT__i_stream_demux__oup_valid_o 
                                                            >> 1U)) 
                                                        | ((0x20000U 
                                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__8__KET____DOT__i_stream_demux__oup_valid_o 
                                                               >> 2U)) 
                                                           | ((0x10000U 
                                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__7__KET____DOT__i_stream_demux__oup_valid_o 
                                                                  >> 3U)) 
                                                              | ((0x8000U 
                                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__6__KET____DOT__i_stream_demux__oup_valid_o 
                                                                     >> 4U)) 
                                                                 | ((0x4000U 
                                                                     & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__5__KET____DOT__i_stream_demux__oup_valid_o 
                                                                        >> 5U)) 
                                                                    | ((0x2000U 
                                                                        & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__4__KET____DOT__i_stream_demux__oup_valid_o 
                                                                           >> 6U)) 
                                                                       | ((0x1000U 
                                                                           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__3__KET____DOT__i_stream_demux__oup_valid_o 
                                                                              >> 7U)) 
                                                                          | ((0x800U 
                                                                              & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__2__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 8U)) 
                                                                             | __Vtemp_417[0xbU])))))))))));
    __Vtemp_449[0xcU] = ((0x400U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__14__KET____DOT__i_stream_demux__oup_valid_o 
                                    >> 0xaU)) | ((0x200U 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__13__KET____DOT__i_stream_demux__oup_valid_o 
                                                     >> 0xbU)) 
                                                 | ((0x100U 
                                                     & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__12__KET____DOT__i_stream_demux__oup_valid_o 
                                                        >> 0xcU)) 
                                                    | ((0x80U 
                                                        & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__11__KET____DOT__i_stream_demux__oup_valid_o 
                                                           >> 0xdU)) 
                                                       | ((0x40U 
                                                           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__10__KET____DOT__i_stream_demux__oup_valid_o 
                                                              >> 0xeU)) 
                                                          | ((0x20U 
                                                              & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__9__KET____DOT__i_stream_demux__oup_valid_o 
                                                                 >> 0xfU)) 
                                                             | ((0x10U 
                                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__8__KET____DOT__i_stream_demux__oup_valid_o 
                                                                    >> 0x10U)) 
                                                                | ((8U 
                                                                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__7__KET____DOT__i_stream_demux__oup_valid_o 
                                                                       >> 0x11U)) 
                                                                   | ((4U 
                                                                       & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__6__KET____DOT__i_stream_demux__oup_valid_o 
                                                                          >> 0x12U)) 
                                                                      | ((2U 
                                                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__5__KET____DOT__i_stream_demux__oup_valid_o 
                                                                             >> 0x13U)) 
                                                                         | (1U 
                                                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__4__KET____DOT__i_stream_demux__oup_valid_o 
                                                                               >> 0x14U))))))))))));
    __Vtemp_460[0xcU] = ((0x200000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__6__KET____DOT__i_stream_demux__oup_valid_o) 
                         | ((0x100000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__5__KET____DOT__i_stream_demux__oup_valid_o 
                                          >> 1U)) | 
                            ((0x80000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__4__KET____DOT__i_stream_demux__oup_valid_o 
                                          >> 2U)) | 
                             ((0x40000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__3__KET____DOT__i_stream_demux__oup_valid_o 
                                           >> 3U)) 
                              | ((0x20000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__2__KET____DOT__i_stream_demux__oup_valid_o 
                                              >> 4U)) 
                                 | ((0x10000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__1__KET____DOT__i_stream_demux__oup_valid_o 
                                                 >> 5U)) 
                                    | ((0x8000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o 
                                                   >> 6U)) 
                                       | ((0x4000U 
                                           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__18__KET____DOT__i_stream_demux__oup_valid_o 
                                              >> 6U)) 
                                          | ((0x2000U 
                                              & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__17__KET____DOT__i_stream_demux__oup_valid_o 
                                                 >> 7U)) 
                                             | ((0x1000U 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__16__KET____DOT__i_stream_demux__oup_valid_o 
                                                    >> 8U)) 
                                                | ((0x800U 
                                                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__15__KET____DOT__i_stream_demux__oup_valid_o 
                                                       >> 9U)) 
                                                   | __Vtemp_449[0xcU])))))))))));
    __Vtemp_481[0xdU] = ((0x400U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__8__KET____DOT__i_stream_demux__oup_valid_o 
                                    >> 0xcU)) | ((0x200U 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__7__KET____DOT__i_stream_demux__oup_valid_o 
                                                     >> 0xdU)) 
                                                 | ((0x100U 
                                                     & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__6__KET____DOT__i_stream_demux__oup_valid_o 
                                                        >> 0xeU)) 
                                                    | ((0x80U 
                                                        & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__5__KET____DOT__i_stream_demux__oup_valid_o 
                                                           >> 0xfU)) 
                                                       | ((0x40U 
                                                           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__4__KET____DOT__i_stream_demux__oup_valid_o 
                                                              >> 0x10U)) 
                                                          | ((0x20U 
                                                              & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__3__KET____DOT__i_stream_demux__oup_valid_o 
                                                                 >> 0x11U)) 
                                                             | ((0x10U 
                                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__2__KET____DOT__i_stream_demux__oup_valid_o 
                                                                    >> 0x12U)) 
                                                                | ((8U 
                                                                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__1__KET____DOT__i_stream_demux__oup_valid_o 
                                                                       >> 0x13U)) 
                                                                   | ((4U 
                                                                       & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o 
                                                                          >> 0x14U)) 
                                                                      | ((2U 
                                                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__18__KET____DOT__i_stream_demux__oup_valid_o 
                                                                             >> 0x14U)) 
                                                                         | (1U 
                                                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__17__KET____DOT__i_stream_demux__oup_valid_o 
                                                                               >> 0x15U))))))))))));
    __Vtemp_492[0xdU] = ((0x200000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o 
                                       >> 2U)) | ((0x100000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__18__KET____DOT__i_stream_demux__oup_valid_o 
                                                      >> 2U)) 
                                                  | ((0x80000U 
                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__17__KET____DOT__i_stream_demux__oup_valid_o 
                                                         >> 3U)) 
                                                     | ((0x40000U 
                                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__16__KET____DOT__i_stream_demux__oup_valid_o 
                                                            >> 4U)) 
                                                        | ((0x20000U 
                                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__15__KET____DOT__i_stream_demux__oup_valid_o 
                                                               >> 5U)) 
                                                           | ((0x10000U 
                                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__14__KET____DOT__i_stream_demux__oup_valid_o 
                                                                  >> 6U)) 
                                                              | ((0x8000U 
                                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__13__KET____DOT__i_stream_demux__oup_valid_o 
                                                                     >> 7U)) 
                                                                 | ((0x4000U 
                                                                     & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__12__KET____DOT__i_stream_demux__oup_valid_o 
                                                                        >> 8U)) 
                                                                    | ((0x2000U 
                                                                        & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__11__KET____DOT__i_stream_demux__oup_valid_o 
                                                                           >> 9U)) 
                                                                       | ((0x1000U 
                                                                           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__10__KET____DOT__i_stream_demux__oup_valid_o 
                                                                              >> 0xaU)) 
                                                                          | ((0x800U 
                                                                              & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__9__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 0xbU)) 
                                                                             | __Vtemp_481[0xdU])))))))))));
    __Vtemp_513[0xeU] = ((0x400U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__2__KET____DOT__i_stream_demux__oup_valid_o 
                                    >> 0xeU)) | ((0x200U 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__1__KET____DOT__i_stream_demux__oup_valid_o 
                                                     >> 0xfU)) 
                                                 | ((0x100U 
                                                     & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o 
                                                        >> 0x10U)) 
                                                    | ((0x80U 
                                                        & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__18__KET____DOT__i_stream_demux__oup_valid_o 
                                                           >> 0x10U)) 
                                                       | ((0x40U 
                                                           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__17__KET____DOT__i_stream_demux__oup_valid_o 
                                                              >> 0x11U)) 
                                                          | ((0x20U 
                                                              & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__16__KET____DOT__i_stream_demux__oup_valid_o 
                                                                 >> 0x12U)) 
                                                             | ((0x10U 
                                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__15__KET____DOT__i_stream_demux__oup_valid_o 
                                                                    >> 0x13U)) 
                                                                | ((8U 
                                                                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__14__KET____DOT__i_stream_demux__oup_valid_o 
                                                                       >> 0x14U)) 
                                                                   | ((4U 
                                                                       & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__13__KET____DOT__i_stream_demux__oup_valid_o 
                                                                          >> 0x15U)) 
                                                                      | ((2U 
                                                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__12__KET____DOT__i_stream_demux__oup_valid_o 
                                                                             >> 0x16U)) 
                                                                         | (1U 
                                                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__11__KET____DOT__i_stream_demux__oup_valid_o 
                                                                               >> 0x17U))))))))))));
    __Vtemp_524[0xeU] = ((0x200000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__13__KET____DOT__i_stream_demux__oup_valid_o 
                                       >> 3U)) | ((0x100000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__12__KET____DOT__i_stream_demux__oup_valid_o 
                                                      >> 4U)) 
                                                  | ((0x80000U 
                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__11__KET____DOT__i_stream_demux__oup_valid_o 
                                                         >> 5U)) 
                                                     | ((0x40000U 
                                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__10__KET____DOT__i_stream_demux__oup_valid_o 
                                                            >> 6U)) 
                                                        | ((0x20000U 
                                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__9__KET____DOT__i_stream_demux__oup_valid_o 
                                                               >> 7U)) 
                                                           | ((0x10000U 
                                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__8__KET____DOT__i_stream_demux__oup_valid_o 
                                                                  >> 8U)) 
                                                              | ((0x8000U 
                                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__7__KET____DOT__i_stream_demux__oup_valid_o 
                                                                     >> 9U)) 
                                                                 | ((0x4000U 
                                                                     & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__6__KET____DOT__i_stream_demux__oup_valid_o 
                                                                        >> 0xaU)) 
                                                                    | ((0x2000U 
                                                                        & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__5__KET____DOT__i_stream_demux__oup_valid_o 
                                                                           >> 0xbU)) 
                                                                       | ((0x1000U 
                                                                           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__4__KET____DOT__i_stream_demux__oup_valid_o 
                                                                              >> 0xcU)) 
                                                                          | ((0x800U 
                                                                              & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__3__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 0xdU)) 
                                                                             | __Vtemp_513[0xeU])))))))))));
    __Vtemp_545[0xfU] = ((0x400U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__15__KET____DOT__i_stream_demux__oup_valid_o 
                                    >> 0xfU)) | ((0x200U 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__14__KET____DOT__i_stream_demux__oup_valid_o 
                                                     >> 0x10U)) 
                                                 | ((0x100U 
                                                     & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__13__KET____DOT__i_stream_demux__oup_valid_o 
                                                        >> 0x11U)) 
                                                    | ((0x80U 
                                                        & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__12__KET____DOT__i_stream_demux__oup_valid_o 
                                                           >> 0x12U)) 
                                                       | ((0x40U 
                                                           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__11__KET____DOT__i_stream_demux__oup_valid_o 
                                                              >> 0x13U)) 
                                                          | ((0x20U 
                                                              & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__10__KET____DOT__i_stream_demux__oup_valid_o 
                                                                 >> 0x14U)) 
                                                             | ((0x10U 
                                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__9__KET____DOT__i_stream_demux__oup_valid_o 
                                                                    >> 0x15U)) 
                                                                | ((8U 
                                                                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__8__KET____DOT__i_stream_demux__oup_valid_o 
                                                                       >> 0x16U)) 
                                                                   | ((4U 
                                                                       & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__7__KET____DOT__i_stream_demux__oup_valid_o 
                                                                          >> 0x17U)) 
                                                                      | ((2U 
                                                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__6__KET____DOT__i_stream_demux__oup_valid_o 
                                                                             >> 0x18U)) 
                                                                         | (1U 
                                                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__5__KET____DOT__i_stream_demux__oup_valid_o 
                                                                               >> 0x19U))))))))))));
    __Vtemp_556[0xfU] = ((0x200000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__7__KET____DOT__i_stream_demux__oup_valid_o 
                                       >> 5U)) | ((0x100000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__6__KET____DOT__i_stream_demux__oup_valid_o 
                                                      >> 6U)) 
                                                  | ((0x80000U 
                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__5__KET____DOT__i_stream_demux__oup_valid_o 
                                                         >> 7U)) 
                                                     | ((0x40000U 
                                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__4__KET____DOT__i_stream_demux__oup_valid_o 
                                                            >> 8U)) 
                                                        | ((0x20000U 
                                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__3__KET____DOT__i_stream_demux__oup_valid_o 
                                                               >> 9U)) 
                                                           | ((0x10000U 
                                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__2__KET____DOT__i_stream_demux__oup_valid_o 
                                                                  >> 0xaU)) 
                                                              | ((0x8000U 
                                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__1__KET____DOT__i_stream_demux__oup_valid_o 
                                                                     >> 0xbU)) 
                                                                 | ((0x4000U 
                                                                     & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o 
                                                                        >> 0xcU)) 
                                                                    | ((0x2000U 
                                                                        & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__18__KET____DOT__i_stream_demux__oup_valid_o 
                                                                           >> 0xcU)) 
                                                                       | ((0x1000U 
                                                                           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__17__KET____DOT__i_stream_demux__oup_valid_o 
                                                                              >> 0xdU)) 
                                                                          | ((0x800U 
                                                                              & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__16__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 0xeU)) 
                                                                             | __Vtemp_545[0xfU])))))))))));
    __Vtemp_577[0x10U] = ((0x400U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__9__KET____DOT__i_stream_demux__oup_valid_o 
                                     >> 0x11U)) | (
                                                   (0x200U 
                                                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__8__KET____DOT__i_stream_demux__oup_valid_o 
                                                       >> 0x12U)) 
                                                   | ((0x100U 
                                                       & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__7__KET____DOT__i_stream_demux__oup_valid_o 
                                                          >> 0x13U)) 
                                                      | ((0x80U 
                                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__6__KET____DOT__i_stream_demux__oup_valid_o 
                                                             >> 0x14U)) 
                                                         | ((0x40U 
                                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__5__KET____DOT__i_stream_demux__oup_valid_o 
                                                                >> 0x15U)) 
                                                            | ((0x20U 
                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__4__KET____DOT__i_stream_demux__oup_valid_o 
                                                                   >> 0x16U)) 
                                                               | ((0x10U 
                                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__3__KET____DOT__i_stream_demux__oup_valid_o 
                                                                      >> 0x17U)) 
                                                                  | ((8U 
                                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__2__KET____DOT__i_stream_demux__oup_valid_o 
                                                                         >> 0x18U)) 
                                                                     | ((4U 
                                                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__1__KET____DOT__i_stream_demux__oup_valid_o 
                                                                            >> 0x19U)) 
                                                                        | ((2U 
                                                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o 
                                                                               >> 0x1aU)) 
                                                                           | (1U 
                                                                              & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__18__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 0x1aU))))))))))));
    __Vtemp_588[0x10U] = ((0x200000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__1__KET____DOT__i_stream_demux__oup_valid_o 
                                        >> 7U)) | (
                                                   (0x100000U 
                                                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o 
                                                       >> 8U)) 
                                                   | ((0x80000U 
                                                       & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__18__KET____DOT__i_stream_demux__oup_valid_o 
                                                          >> 8U)) 
                                                      | ((0x40000U 
                                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__17__KET____DOT__i_stream_demux__oup_valid_o 
                                                             >> 9U)) 
                                                         | ((0x20000U 
                                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__16__KET____DOT__i_stream_demux__oup_valid_o 
                                                                >> 0xaU)) 
                                                            | ((0x10000U 
                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__15__KET____DOT__i_stream_demux__oup_valid_o 
                                                                   >> 0xbU)) 
                                                               | ((0x8000U 
                                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__14__KET____DOT__i_stream_demux__oup_valid_o 
                                                                      >> 0xcU)) 
                                                                  | ((0x4000U 
                                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__13__KET____DOT__i_stream_demux__oup_valid_o 
                                                                         >> 0xdU)) 
                                                                     | ((0x2000U 
                                                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__12__KET____DOT__i_stream_demux__oup_valid_o 
                                                                            >> 0xeU)) 
                                                                        | ((0x1000U 
                                                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__11__KET____DOT__i_stream_demux__oup_valid_o 
                                                                               >> 0xfU)) 
                                                                           | ((0x800U 
                                                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__10__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 0x10U)) 
                                                                              | __Vtemp_577[0x10U])))))))))));
    __Vtemp_609[0x11U] = ((0x400U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__3__KET____DOT__i_stream_demux__oup_valid_o 
                                     >> 0x13U)) | (
                                                   (0x200U 
                                                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__2__KET____DOT__i_stream_demux__oup_valid_o 
                                                       >> 0x14U)) 
                                                   | ((0x100U 
                                                       & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__1__KET____DOT__i_stream_demux__oup_valid_o 
                                                          >> 0x15U)) 
                                                      | ((0x80U 
                                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o 
                                                             >> 0x16U)) 
                                                         | ((0x40U 
                                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__18__KET____DOT__i_stream_demux__oup_valid_o 
                                                                >> 0x16U)) 
                                                            | ((0x20U 
                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__17__KET____DOT__i_stream_demux__oup_valid_o 
                                                                   >> 0x17U)) 
                                                               | ((0x10U 
                                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__16__KET____DOT__i_stream_demux__oup_valid_o 
                                                                      >> 0x18U)) 
                                                                  | ((8U 
                                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__15__KET____DOT__i_stream_demux__oup_valid_o 
                                                                         >> 0x19U)) 
                                                                     | ((4U 
                                                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__14__KET____DOT__i_stream_demux__oup_valid_o 
                                                                            >> 0x1aU)) 
                                                                        | ((2U 
                                                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__13__KET____DOT__i_stream_demux__oup_valid_o 
                                                                               >> 0x1bU)) 
                                                                           | (1U 
                                                                              & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__12__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 0x1cU))))))))))));
    __Vtemp_620[0x11U] = ((0x200000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__14__KET____DOT__i_stream_demux__oup_valid_o 
                                        >> 8U)) | (
                                                   (0x100000U 
                                                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__13__KET____DOT__i_stream_demux__oup_valid_o 
                                                       >> 9U)) 
                                                   | ((0x80000U 
                                                       & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__12__KET____DOT__i_stream_demux__oup_valid_o 
                                                          >> 0xaU)) 
                                                      | ((0x40000U 
                                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__11__KET____DOT__i_stream_demux__oup_valid_o 
                                                             >> 0xbU)) 
                                                         | ((0x20000U 
                                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__10__KET____DOT__i_stream_demux__oup_valid_o 
                                                                >> 0xcU)) 
                                                            | ((0x10000U 
                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__9__KET____DOT__i_stream_demux__oup_valid_o 
                                                                   >> 0xdU)) 
                                                               | ((0x8000U 
                                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__8__KET____DOT__i_stream_demux__oup_valid_o 
                                                                      >> 0xeU)) 
                                                                  | ((0x4000U 
                                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__7__KET____DOT__i_stream_demux__oup_valid_o 
                                                                         >> 0xfU)) 
                                                                     | ((0x2000U 
                                                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__6__KET____DOT__i_stream_demux__oup_valid_o 
                                                                            >> 0x10U)) 
                                                                        | ((0x1000U 
                                                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__5__KET____DOT__i_stream_demux__oup_valid_o 
                                                                               >> 0x11U)) 
                                                                           | ((0x800U 
                                                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__4__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 0x12U)) 
                                                                              | __Vtemp_609[0x11U])))))))))));
    __Vtemp_641[0x12U] = ((0x400U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__16__KET____DOT__i_stream_demux__oup_valid_o 
                                     >> 0x14U)) | (
                                                   (0x200U 
                                                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__15__KET____DOT__i_stream_demux__oup_valid_o 
                                                       >> 0x15U)) 
                                                   | ((0x100U 
                                                       & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__14__KET____DOT__i_stream_demux__oup_valid_o 
                                                          >> 0x16U)) 
                                                      | ((0x80U 
                                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__13__KET____DOT__i_stream_demux__oup_valid_o 
                                                             >> 0x17U)) 
                                                         | ((0x40U 
                                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__12__KET____DOT__i_stream_demux__oup_valid_o 
                                                                >> 0x18U)) 
                                                            | ((0x20U 
                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__11__KET____DOT__i_stream_demux__oup_valid_o 
                                                                   >> 0x19U)) 
                                                               | ((0x10U 
                                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__10__KET____DOT__i_stream_demux__oup_valid_o 
                                                                      >> 0x1aU)) 
                                                                  | ((8U 
                                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__9__KET____DOT__i_stream_demux__oup_valid_o 
                                                                         >> 0x1bU)) 
                                                                     | ((4U 
                                                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__8__KET____DOT__i_stream_demux__oup_valid_o 
                                                                            >> 0x1cU)) 
                                                                        | ((2U 
                                                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__7__KET____DOT__i_stream_demux__oup_valid_o 
                                                                               >> 0x1dU)) 
                                                                           | (1U 
                                                                              & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__6__KET____DOT__i_stream_demux__oup_valid_o 
                                                                                >> 0x1eU))))))))))));
    __Vtemp_652[0x12U] = ((0x200000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__8__KET____DOT__i_stream_demux__oup_valid_o 
                                        >> 0xaU)) | 
                          ((0x100000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__7__KET____DOT__i_stream_demux__oup_valid_o 
                                         >> 0xbU)) 
                           | ((0x80000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__6__KET____DOT__i_stream_demux__oup_valid_o 
                                           >> 0xcU)) 
                              | ((0x40000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__5__KET____DOT__i_stream_demux__oup_valid_o 
                                              >> 0xdU)) 
                                 | ((0x20000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__4__KET____DOT__i_stream_demux__oup_valid_o 
                                                 >> 0xeU)) 
                                    | ((0x10000U & 
                                        (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__3__KET____DOT__i_stream_demux__oup_valid_o 
                                         >> 0xfU)) 
                                       | ((0x8000U 
                                           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__2__KET____DOT__i_stream_demux__oup_valid_o 
                                              >> 0x10U)) 
                                          | ((0x4000U 
                                              & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__1__KET____DOT__i_stream_demux__oup_valid_o 
                                                 >> 0x11U)) 
                                             | ((0x2000U 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o 
                                                    >> 0x12U)) 
                                                | ((0x1000U 
                                                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__18__KET____DOT__i_stream_demux__oup_valid_o 
                                                       >> 0x12U)) 
                                                   | ((0x800U 
                                                       & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__17__KET____DOT__i_stream_demux__oup_valid_o 
                                                          >> 0x13U)) 
                                                      | __Vtemp_641[0x12U])))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__out_valid[0U] 
        = __Vtemp_119[0U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__out_valid[1U] 
        = __Vtemp_119[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__out_valid[2U] 
        = ((0x80000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o 
                           << 0x1aU)) | ((0x40000000U 
                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__18__KET____DOT__i_stream_demux__oup_valid_o 
                                             << 0x1aU)) 
                                         | ((0x20000000U 
                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__17__KET____DOT__i_stream_demux__oup_valid_o 
                                                << 0x19U)) 
                                            | ((0x10000000U 
                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__16__KET____DOT__i_stream_demux__oup_valid_o 
                                                   << 0x18U)) 
                                               | ((0x8000000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__15__KET____DOT__i_stream_demux__oup_valid_o 
                                                      << 0x17U)) 
                                                  | ((0x4000000U 
                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__14__KET____DOT__i_stream_demux__oup_valid_o 
                                                         << 0x16U)) 
                                                     | ((0x2000000U 
                                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__13__KET____DOT__i_stream_demux__oup_valid_o 
                                                            << 0x15U)) 
                                                        | ((0x1000000U 
                                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__12__KET____DOT__i_stream_demux__oup_valid_o 
                                                               << 0x14U)) 
                                                           | ((0x800000U 
                                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__11__KET____DOT__i_stream_demux__oup_valid_o 
                                                                  << 0x13U)) 
                                                              | ((0x400000U 
                                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__10__KET____DOT__i_stream_demux__oup_valid_o 
                                                                     << 0x12U)) 
                                                                 | __Vtemp_140[2U]))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__out_valid[3U] 
        = ((0x80000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__13__KET____DOT__i_stream_demux__oup_valid_o 
                           << 0x19U)) | ((0x40000000U 
                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__12__KET____DOT__i_stream_demux__oup_valid_o 
                                             << 0x18U)) 
                                         | ((0x20000000U 
                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__11__KET____DOT__i_stream_demux__oup_valid_o 
                                                << 0x17U)) 
                                            | ((0x10000000U 
                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__10__KET____DOT__i_stream_demux__oup_valid_o 
                                                   << 0x16U)) 
                                               | ((0x8000000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__9__KET____DOT__i_stream_demux__oup_valid_o 
                                                      << 0x15U)) 
                                                  | ((0x4000000U 
                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__8__KET____DOT__i_stream_demux__oup_valid_o 
                                                         << 0x14U)) 
                                                     | ((0x2000000U 
                                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__7__KET____DOT__i_stream_demux__oup_valid_o 
                                                            << 0x13U)) 
                                                        | ((0x1000000U 
                                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__6__KET____DOT__i_stream_demux__oup_valid_o 
                                                               << 0x12U)) 
                                                           | ((0x800000U 
                                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__5__KET____DOT__i_stream_demux__oup_valid_o 
                                                                  << 0x11U)) 
                                                              | ((0x400000U 
                                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__4__KET____DOT__i_stream_demux__oup_valid_o 
                                                                     << 0x10U)) 
                                                                 | __Vtemp_172[3U]))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__out_valid[4U] 
        = ((0x80000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__7__KET____DOT__i_stream_demux__oup_valid_o 
                           << 0x17U)) | ((0x40000000U 
                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__6__KET____DOT__i_stream_demux__oup_valid_o 
                                             << 0x16U)) 
                                         | ((0x20000000U 
                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__5__KET____DOT__i_stream_demux__oup_valid_o 
                                                << 0x15U)) 
                                            | ((0x10000000U 
                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__4__KET____DOT__i_stream_demux__oup_valid_o 
                                                   << 0x14U)) 
                                               | ((0x8000000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__3__KET____DOT__i_stream_demux__oup_valid_o 
                                                      << 0x13U)) 
                                                  | ((0x4000000U 
                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__2__KET____DOT__i_stream_demux__oup_valid_o 
                                                         << 0x12U)) 
                                                     | ((0x2000000U 
                                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__1__KET____DOT__i_stream_demux__oup_valid_o 
                                                            << 0x11U)) 
                                                        | ((0x1000000U 
                                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o 
                                                               << 0x10U)) 
                                                           | ((0x800000U 
                                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__18__KET____DOT__i_stream_demux__oup_valid_o 
                                                                  << 0x10U)) 
                                                              | ((0x400000U 
                                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__17__KET____DOT__i_stream_demux__oup_valid_o 
                                                                     << 0xfU)) 
                                                                 | __Vtemp_204[4U]))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__out_valid[5U] 
        = ((0x80000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__1__KET____DOT__i_stream_demux__oup_valid_o 
                           << 0x15U)) | ((0x40000000U 
                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o 
                                             << 0x14U)) 
                                         | ((0x20000000U 
                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__18__KET____DOT__i_stream_demux__oup_valid_o 
                                                << 0x14U)) 
                                            | ((0x10000000U 
                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__17__KET____DOT__i_stream_demux__oup_valid_o 
                                                   << 0x13U)) 
                                               | ((0x8000000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__16__KET____DOT__i_stream_demux__oup_valid_o 
                                                      << 0x12U)) 
                                                  | ((0x4000000U 
                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__15__KET____DOT__i_stream_demux__oup_valid_o 
                                                         << 0x11U)) 
                                                     | ((0x2000000U 
                                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__14__KET____DOT__i_stream_demux__oup_valid_o 
                                                            << 0x10U)) 
                                                        | ((0x1000000U 
                                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__13__KET____DOT__i_stream_demux__oup_valid_o 
                                                               << 0xfU)) 
                                                           | ((0x800000U 
                                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__12__KET____DOT__i_stream_demux__oup_valid_o 
                                                                  << 0xeU)) 
                                                              | ((0x400000U 
                                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__11__KET____DOT__i_stream_demux__oup_valid_o 
                                                                     << 0xdU)) 
                                                                 | __Vtemp_236[5U]))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__out_valid[6U] 
        = ((0x80000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__14__KET____DOT__i_stream_demux__oup_valid_o 
                           << 0x14U)) | ((0x40000000U 
                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__13__KET____DOT__i_stream_demux__oup_valid_o 
                                             << 0x13U)) 
                                         | ((0x20000000U 
                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__12__KET____DOT__i_stream_demux__oup_valid_o 
                                                << 0x12U)) 
                                            | ((0x10000000U 
                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__11__KET____DOT__i_stream_demux__oup_valid_o 
                                                   << 0x11U)) 
                                               | ((0x8000000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__10__KET____DOT__i_stream_demux__oup_valid_o 
                                                      << 0x10U)) 
                                                  | ((0x4000000U 
                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__9__KET____DOT__i_stream_demux__oup_valid_o 
                                                         << 0xfU)) 
                                                     | ((0x2000000U 
                                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__8__KET____DOT__i_stream_demux__oup_valid_o 
                                                            << 0xeU)) 
                                                        | ((0x1000000U 
                                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__7__KET____DOT__i_stream_demux__oup_valid_o 
                                                               << 0xdU)) 
                                                           | ((0x800000U 
                                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__6__KET____DOT__i_stream_demux__oup_valid_o 
                                                                  << 0xcU)) 
                                                              | ((0x400000U 
                                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__5__KET____DOT__i_stream_demux__oup_valid_o 
                                                                     << 0xbU)) 
                                                                 | __Vtemp_268[6U]))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__out_valid[7U] 
        = ((0x80000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__8__KET____DOT__i_stream_demux__oup_valid_o 
                           << 0x12U)) | ((0x40000000U 
                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__7__KET____DOT__i_stream_demux__oup_valid_o 
                                             << 0x11U)) 
                                         | ((0x20000000U 
                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__6__KET____DOT__i_stream_demux__oup_valid_o 
                                                << 0x10U)) 
                                            | ((0x10000000U 
                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__5__KET____DOT__i_stream_demux__oup_valid_o 
                                                   << 0xfU)) 
                                               | ((0x8000000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__4__KET____DOT__i_stream_demux__oup_valid_o 
                                                      << 0xeU)) 
                                                  | ((0x4000000U 
                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__3__KET____DOT__i_stream_demux__oup_valid_o 
                                                         << 0xdU)) 
                                                     | ((0x2000000U 
                                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__2__KET____DOT__i_stream_demux__oup_valid_o 
                                                            << 0xcU)) 
                                                        | ((0x1000000U 
                                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__1__KET____DOT__i_stream_demux__oup_valid_o 
                                                               << 0xbU)) 
                                                           | ((0x800000U 
                                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o 
                                                                  << 0xaU)) 
                                                              | ((0x400000U 
                                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__18__KET____DOT__i_stream_demux__oup_valid_o 
                                                                     << 0xaU)) 
                                                                 | __Vtemp_300[7U]))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__out_valid[8U] 
        = ((0x80000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__2__KET____DOT__i_stream_demux__oup_valid_o 
                           << 0x10U)) | ((0x40000000U 
                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__1__KET____DOT__i_stream_demux__oup_valid_o 
                                             << 0xfU)) 
                                         | ((0x20000000U 
                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o 
                                                << 0xeU)) 
                                            | ((0x10000000U 
                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__18__KET____DOT__i_stream_demux__oup_valid_o 
                                                   << 0xeU)) 
                                               | ((0x8000000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__17__KET____DOT__i_stream_demux__oup_valid_o 
                                                      << 0xdU)) 
                                                  | ((0x4000000U 
                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__16__KET____DOT__i_stream_demux__oup_valid_o 
                                                         << 0xcU)) 
                                                     | ((0x2000000U 
                                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__15__KET____DOT__i_stream_demux__oup_valid_o 
                                                            << 0xbU)) 
                                                        | ((0x1000000U 
                                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__14__KET____DOT__i_stream_demux__oup_valid_o 
                                                               << 0xaU)) 
                                                           | ((0x800000U 
                                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__13__KET____DOT__i_stream_demux__oup_valid_o 
                                                                  << 9U)) 
                                                              | ((0x400000U 
                                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__12__KET____DOT__i_stream_demux__oup_valid_o 
                                                                     << 8U)) 
                                                                 | __Vtemp_332[8U]))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__out_valid[9U] 
        = ((0x80000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__15__KET____DOT__i_stream_demux__oup_valid_o 
                           << 0xfU)) | ((0x40000000U 
                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__14__KET____DOT__i_stream_demux__oup_valid_o 
                                            << 0xeU)) 
                                        | ((0x20000000U 
                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__13__KET____DOT__i_stream_demux__oup_valid_o 
                                               << 0xdU)) 
                                           | ((0x10000000U 
                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__12__KET____DOT__i_stream_demux__oup_valid_o 
                                                  << 0xcU)) 
                                              | ((0x8000000U 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__11__KET____DOT__i_stream_demux__oup_valid_o 
                                                     << 0xbU)) 
                                                 | ((0x4000000U 
                                                     & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__10__KET____DOT__i_stream_demux__oup_valid_o 
                                                        << 0xaU)) 
                                                    | ((0x2000000U 
                                                        & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__9__KET____DOT__i_stream_demux__oup_valid_o 
                                                           << 9U)) 
                                                       | ((0x1000000U 
                                                           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__8__KET____DOT__i_stream_demux__oup_valid_o 
                                                              << 8U)) 
                                                          | ((0x800000U 
                                                              & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__7__KET____DOT__i_stream_demux__oup_valid_o 
                                                                 << 7U)) 
                                                             | ((0x400000U 
                                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__6__KET____DOT__i_stream_demux__oup_valid_o 
                                                                    << 6U)) 
                                                                | __Vtemp_364[9U]))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__out_valid[0xaU] 
        = ((0x80000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__9__KET____DOT__i_stream_demux__oup_valid_o 
                           << 0xdU)) | ((0x40000000U 
                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__8__KET____DOT__i_stream_demux__oup_valid_o 
                                            << 0xcU)) 
                                        | ((0x20000000U 
                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__7__KET____DOT__i_stream_demux__oup_valid_o 
                                               << 0xbU)) 
                                           | ((0x10000000U 
                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__6__KET____DOT__i_stream_demux__oup_valid_o 
                                                  << 0xaU)) 
                                              | ((0x8000000U 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__5__KET____DOT__i_stream_demux__oup_valid_o 
                                                     << 9U)) 
                                                 | ((0x4000000U 
                                                     & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__4__KET____DOT__i_stream_demux__oup_valid_o 
                                                        << 8U)) 
                                                    | ((0x2000000U 
                                                        & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__3__KET____DOT__i_stream_demux__oup_valid_o 
                                                           << 7U)) 
                                                       | ((0x1000000U 
                                                           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__2__KET____DOT__i_stream_demux__oup_valid_o 
                                                              << 6U)) 
                                                          | ((0x800000U 
                                                              & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__1__KET____DOT__i_stream_demux__oup_valid_o 
                                                                 << 5U)) 
                                                             | ((0x400000U 
                                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o 
                                                                    << 4U)) 
                                                                | __Vtemp_396[0xaU]))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__out_valid[0xbU] 
        = ((0x80000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__3__KET____DOT__i_stream_demux__oup_valid_o 
                           << 0xbU)) | ((0x40000000U 
                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__2__KET____DOT__i_stream_demux__oup_valid_o 
                                            << 0xaU)) 
                                        | ((0x20000000U 
                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__1__KET____DOT__i_stream_demux__oup_valid_o 
                                               << 9U)) 
                                           | ((0x10000000U 
                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o 
                                                  << 8U)) 
                                              | ((0x8000000U 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__18__KET____DOT__i_stream_demux__oup_valid_o 
                                                     << 8U)) 
                                                 | ((0x4000000U 
                                                     & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__17__KET____DOT__i_stream_demux__oup_valid_o 
                                                        << 7U)) 
                                                    | ((0x2000000U 
                                                        & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__16__KET____DOT__i_stream_demux__oup_valid_o 
                                                           << 6U)) 
                                                       | ((0x1000000U 
                                                           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__15__KET____DOT__i_stream_demux__oup_valid_o 
                                                              << 5U)) 
                                                          | ((0x800000U 
                                                              & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__14__KET____DOT__i_stream_demux__oup_valid_o 
                                                                 << 4U)) 
                                                             | ((0x400000U 
                                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__13__KET____DOT__i_stream_demux__oup_valid_o 
                                                                    << 3U)) 
                                                                | __Vtemp_428[0xbU]))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__out_valid[0xcU] 
        = ((0x80000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__16__KET____DOT__i_stream_demux__oup_valid_o 
                           << 0xaU)) | ((0x40000000U 
                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__15__KET____DOT__i_stream_demux__oup_valid_o 
                                            << 9U)) 
                                        | ((0x20000000U 
                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__14__KET____DOT__i_stream_demux__oup_valid_o 
                                               << 8U)) 
                                           | ((0x10000000U 
                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__13__KET____DOT__i_stream_demux__oup_valid_o 
                                                  << 7U)) 
                                              | ((0x8000000U 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__12__KET____DOT__i_stream_demux__oup_valid_o 
                                                     << 6U)) 
                                                 | ((0x4000000U 
                                                     & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__11__KET____DOT__i_stream_demux__oup_valid_o 
                                                        << 5U)) 
                                                    | ((0x2000000U 
                                                        & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__10__KET____DOT__i_stream_demux__oup_valid_o 
                                                           << 4U)) 
                                                       | ((0x1000000U 
                                                           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__9__KET____DOT__i_stream_demux__oup_valid_o 
                                                              << 3U)) 
                                                          | ((0x800000U 
                                                              & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__8__KET____DOT__i_stream_demux__oup_valid_o 
                                                                 << 2U)) 
                                                             | ((0x400000U 
                                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__7__KET____DOT__i_stream_demux__oup_valid_o 
                                                                    << 1U)) 
                                                                | __Vtemp_460[0xcU]))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__out_valid[0xdU] 
        = ((0x80000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__10__KET____DOT__i_stream_demux__oup_valid_o 
                           << 8U)) | ((0x40000000U 
                                       & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__9__KET____DOT__i_stream_demux__oup_valid_o 
                                          << 7U)) | 
                                      ((0x20000000U 
                                        & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__8__KET____DOT__i_stream_demux__oup_valid_o 
                                           << 6U)) 
                                       | ((0x10000000U 
                                           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__7__KET____DOT__i_stream_demux__oup_valid_o 
                                              << 5U)) 
                                          | ((0x8000000U 
                                              & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__6__KET____DOT__i_stream_demux__oup_valid_o 
                                                 << 4U)) 
                                             | ((0x4000000U 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__5__KET____DOT__i_stream_demux__oup_valid_o 
                                                    << 3U)) 
                                                | ((0x2000000U 
                                                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__4__KET____DOT__i_stream_demux__oup_valid_o 
                                                       << 2U)) 
                                                   | ((0x1000000U 
                                                       & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__3__KET____DOT__i_stream_demux__oup_valid_o 
                                                          << 1U)) 
                                                      | ((0x800000U 
                                                          & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__2__KET____DOT__i_stream_demux__oup_valid_o) 
                                                         | ((0x400000U 
                                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__1__KET____DOT__i_stream_demux__oup_valid_o 
                                                                >> 1U)) 
                                                            | __Vtemp_492[0xdU]))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__out_valid[0xeU] 
        = ((0x80000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__4__KET____DOT__i_stream_demux__oup_valid_o 
                           << 6U)) | ((0x40000000U 
                                       & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__3__KET____DOT__i_stream_demux__oup_valid_o 
                                          << 5U)) | 
                                      ((0x20000000U 
                                        & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__2__KET____DOT__i_stream_demux__oup_valid_o 
                                           << 4U)) 
                                       | ((0x10000000U 
                                           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__1__KET____DOT__i_stream_demux__oup_valid_o 
                                              << 3U)) 
                                          | ((0x8000000U 
                                              & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o 
                                                 << 2U)) 
                                             | ((0x4000000U 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__18__KET____DOT__i_stream_demux__oup_valid_o 
                                                    << 2U)) 
                                                | ((0x2000000U 
                                                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__17__KET____DOT__i_stream_demux__oup_valid_o 
                                                       << 1U)) 
                                                   | ((0x1000000U 
                                                       & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__16__KET____DOT__i_stream_demux__oup_valid_o) 
                                                      | ((0x800000U 
                                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__15__KET____DOT__i_stream_demux__oup_valid_o 
                                                             >> 1U)) 
                                                         | ((0x400000U 
                                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__14__KET____DOT__i_stream_demux__oup_valid_o 
                                                                >> 2U)) 
                                                            | __Vtemp_524[0xeU]))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__out_valid[0xfU] 
        = ((0x80000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__17__KET____DOT__i_stream_demux__oup_valid_o 
                           << 5U)) | ((0x40000000U 
                                       & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__16__KET____DOT__i_stream_demux__oup_valid_o 
                                          << 4U)) | 
                                      ((0x20000000U 
                                        & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__15__KET____DOT__i_stream_demux__oup_valid_o 
                                           << 3U)) 
                                       | ((0x10000000U 
                                           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__14__KET____DOT__i_stream_demux__oup_valid_o 
                                              << 2U)) 
                                          | ((0x8000000U 
                                              & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__13__KET____DOT__i_stream_demux__oup_valid_o 
                                                 << 1U)) 
                                             | ((0x4000000U 
                                                 & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__12__KET____DOT__i_stream_demux__oup_valid_o) 
                                                | ((0x2000000U 
                                                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__11__KET____DOT__i_stream_demux__oup_valid_o 
                                                       >> 1U)) 
                                                   | ((0x1000000U 
                                                       & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__10__KET____DOT__i_stream_demux__oup_valid_o 
                                                          >> 2U)) 
                                                      | ((0x800000U 
                                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__9__KET____DOT__i_stream_demux__oup_valid_o 
                                                             >> 3U)) 
                                                         | ((0x400000U 
                                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__8__KET____DOT__i_stream_demux__oup_valid_o 
                                                                >> 4U)) 
                                                            | __Vtemp_556[0xfU]))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__out_valid[0x10U] 
        = ((0x80000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__11__KET____DOT__i_stream_demux__oup_valid_o 
                           << 3U)) | ((0x40000000U 
                                       & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__10__KET____DOT__i_stream_demux__oup_valid_o 
                                          << 2U)) | 
                                      ((0x20000000U 
                                        & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__9__KET____DOT__i_stream_demux__oup_valid_o 
                                           << 1U)) 
                                       | ((0x10000000U 
                                           & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__8__KET____DOT__i_stream_demux__oup_valid_o) 
                                          | ((0x8000000U 
                                              & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__7__KET____DOT__i_stream_demux__oup_valid_o 
                                                 >> 1U)) 
                                             | ((0x4000000U 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__6__KET____DOT__i_stream_demux__oup_valid_o 
                                                    >> 2U)) 
                                                | ((0x2000000U 
                                                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__5__KET____DOT__i_stream_demux__oup_valid_o 
                                                       >> 3U)) 
                                                   | ((0x1000000U 
                                                       & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__4__KET____DOT__i_stream_demux__oup_valid_o 
                                                          >> 4U)) 
                                                      | ((0x800000U 
                                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__3__KET____DOT__i_stream_demux__oup_valid_o 
                                                             >> 5U)) 
                                                         | ((0x400000U 
                                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__2__KET____DOT__i_stream_demux__oup_valid_o 
                                                                >> 6U)) 
                                                            | __Vtemp_588[0x10U]))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__out_valid[0x11U] 
        = ((0x80000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__5__KET____DOT__i_stream_demux__oup_valid_o 
                           << 1U)) | ((0x40000000U 
                                       & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__4__KET____DOT__i_stream_demux__oup_valid_o) 
                                      | ((0x20000000U 
                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__3__KET____DOT__i_stream_demux__oup_valid_o 
                                             >> 1U)) 
                                         | ((0x10000000U 
                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__2__KET____DOT__i_stream_demux__oup_valid_o 
                                                >> 2U)) 
                                            | ((0x8000000U 
                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__1__KET____DOT__i_stream_demux__oup_valid_o 
                                                   >> 3U)) 
                                               | ((0x4000000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o 
                                                      >> 4U)) 
                                                  | ((0x2000000U 
                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__18__KET____DOT__i_stream_demux__oup_valid_o 
                                                         >> 4U)) 
                                                     | ((0x1000000U 
                                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__17__KET____DOT__i_stream_demux__oup_valid_o 
                                                            >> 5U)) 
                                                        | ((0x800000U 
                                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__16__KET____DOT__i_stream_demux__oup_valid_o 
                                                               >> 6U)) 
                                                           | ((0x400000U 
                                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__15__KET____DOT__i_stream_demux__oup_valid_o 
                                                                  >> 7U)) 
                                                              | __Vtemp_620[0x11U]))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__out_valid[0x12U] 
        = ((0x80000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__18__KET____DOT__i_stream_demux__oup_valid_o) 
           | ((0x40000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__17__KET____DOT__i_stream_demux__oup_valid_o 
                              >> 1U)) | ((0x20000000U 
                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__16__KET____DOT__i_stream_demux__oup_valid_o 
                                             >> 2U)) 
                                         | ((0x10000000U 
                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__15__KET____DOT__i_stream_demux__oup_valid_o 
                                                >> 3U)) 
                                            | ((0x8000000U 
                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__14__KET____DOT__i_stream_demux__oup_valid_o 
                                                   >> 4U)) 
                                               | ((0x4000000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__13__KET____DOT__i_stream_demux__oup_valid_o 
                                                      >> 5U)) 
                                                  | ((0x2000000U 
                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__12__KET____DOT__i_stream_demux__oup_valid_o 
                                                         >> 6U)) 
                                                     | ((0x1000000U 
                                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__11__KET____DOT__i_stream_demux__oup_valid_o 
                                                            >> 7U)) 
                                                        | ((0x800000U 
                                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__10__KET____DOT__i_stream_demux__oup_valid_o 
                                                               >> 8U)) 
                                                           | ((0x400000U 
                                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__9__KET____DOT__i_stream_demux__oup_valid_o 
                                                                  >> 9U)) 
                                                              | __Vtemp_652[0x12U]))))))))));
}
