<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="FDHDChannelMapSP.cxx:169:21" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 150 has been inferred" BundleName="gmem1" VarName="chanmap_fUprightFromCrate" LoopLoc="FDHDChannelMapSP.cxx:169:21" LoopName="VITIS_LOOP_169_1" ParentFunc="process_data(int, char*, dune::FDHDChannelMapSP&amp;, int*)" Length="150" Direction="read" AccessID="chanmap_fUprightFromCrate3seq" OrigID="for.body.i.load.6" OrigAccess-DebugLoc="FDHDChannelMapSP.cxx:171:28" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="kernel.cpp:215:21" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 3 has been inferred" BundleName="gmem" VarName="outdata" LoopLoc="kernel.cpp:215:21" LoopName="VITIS_LOOP_215_6" ParentFunc="process_data(int, char*, dune::FDHDChannelMapSP&amp;, int*)" Length="3" Direction="write" AccessID="outdata4seq" OrigID="for.inc173.store.4" OrigAccess-DebugLoc="kernel.cpp:217:31" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="kernel.cpp:239:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 3 has been inferred" BundleName="gmem" VarName="outdata" LoopLoc="kernel.cpp:239:22" LoopName="VITIS_LOOP_239_10" ParentFunc="process_data(int, char*, dune::FDHDChannelMapSP&amp;, int*)" Length="3" Direction="write" AccessID="scevgepseq" OrigID="for.inc223.store.6" OrigAccess-DebugLoc="kernel.cpp:241:42" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="FDHDChannelMapSP.cxx:201:29" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="FDHDChannelMapSP.cxx:201:29" LoopName="anonymous" ParentFunc="process_data(int, char*, dune::FDHDChannelMapSP&amp;, int*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="InsufficientAlignmentMissed" src_info="kernel.cpp:59:39" msg_id="214-228" msg_severity="INFO" msg_body="Alignment is insufficient, current alignment is 4 byte(s) but 32 is required" resolution="214-228" BundleName="gmem" VarName="infiledata" ParentFunc="process_data(int, char*, dune::FDHDChannelMapSP&amp;, int*)" OrigID="if.then8.load.1" OrigAccess-DebugLoc="kernel.cpp:59:39" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="kernel.cpp:118:9" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem4" VarName="chanmap_DetToChanInfo" LoopLoc="kernel.cpp:118:9" LoopName="second_chan_loop" ParentFunc="process_data(int, char*, dune::FDHDChannelMapSP&amp;, int*)" OrigID="_ZN4dune16FDHDChannelMapSP26GetChanInfoFromWIBElementsEjjjj.exit.load.2" OrigAccess-DebugLoc="FDHDChannelMapSP.cxx:210:21" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="kernel.cpp:118:9" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem4" VarName="chanmap_DetToChanInfo" LoopLoc="kernel.cpp:118:9" LoopName="second_chan_loop" ParentFunc="process_data(int, char*, dune::FDHDChannelMapSP&amp;, int*)" OrigID="_ZN4dune16FDHDChannelMapSP26GetChanInfoFromWIBElementsEjjjj.exit.load.4" OrigAccess-DebugLoc="FDHDChannelMapSP.cxx:210:21" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="kernel.cpp:118:9" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem1" VarName="chanmap_fUprightFromCrate" LoopLoc="kernel.cpp:118:9" LoopName="second_chan_loop" ParentFunc="process_data(int, char*, dune::FDHDChannelMapSP&amp;, int*)" OrigID="chanmap_fUprightFromCrate3seq" OrigAccess-DebugLoc="FDHDChannelMapSP.cxx:169:21" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="kernel.cpp:239:22" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by call" resolution="214-231" BundleName="gmem" VarName="outdata" ParentFunc="process_data(int, char*, dune::FDHDChannelMapSP&amp;, int*)" OrigID="scevgepseq" OrigAccess-DebugLoc="kernel.cpp:239:22" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualAlignmentMissed" src_info="kernel.cpp:239:22" msg_id="214-307" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to alignment 4(bytes)" resolution="214-307" BundleName="gmem" VarName="outdata" LoopLoc="kernel.cpp:239:22" LoopName="VITIS_LOOP_239_10" ParentFunc="process_data(int, char*, dune::FDHDChannelMapSP&amp;, int*)" OrigID="scevgepseq" OrigAccess-DebugLoc="kernel.cpp:239:22" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="BadAccessLenMissed" src_info="kernel.cpp:215:21" msg_id="214-234" msg_severity="INFO" msg_body="Sequential access length is not divisible by 2" resolution="214-234" BundleName="gmem" VarName="outdata" LoopLoc="kernel.cpp:215:21" LoopName="VITIS_LOOP_215_6" ParentFunc="process_data(int, char*, dune::FDHDChannelMapSP&amp;, int*)" OrigID="outdata4seq" OrigAccess-DebugLoc="kernel.cpp:215:21" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_PASSED" fe_name="BurstWidenedPassed" src_info="FDHDChannelMapSP.cxx:169:21" msg_id="214-119" msg_severity="INFO" msg_body="Sequential read of 150 x 64bit words has been widened by 2: 75 x 128bit words" BundleName="gmem1" VarName="chanmap_fUprightFromCrate" LoopLoc="FDHDChannelMapSP.cxx:169:21" LoopName="VITIS_LOOP_169_1" ParentFunc="process_data(int, char*, dune::FDHDChannelMapSP&amp;, int*)" Length="75" Direction="read" AccessID="wseq" OrigID="chanmap_fUprightFromCrate3seq" OrigAccess-DebugLoc="FDHDChannelMapSP.cxx:169:21" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="FDHDChannelMapSP.cxx:169:21" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 75 and bit width 128 has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" Length="75" Width="128" Direction="read"/>
</VitisHLS:BurstInfo>

