#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("class_hw0", 16, hls_out, 0, "ap_vld", "out_data", 1),
	Port_Property("class_hw1", 16, hls_out, 1, "ap_vld", "out_data", 1),
	Port_Property("class_hw2", 16, hls_out, 2, "ap_vld", "out_data", 1),
	Port_Property("x0_0_address0", 1, hls_out, 3, "ap_memory", "mem_address", 1),
	Port_Property("x0_0_ce0", 1, hls_out, 3, "ap_memory", "mem_ce", 1),
	Port_Property("x0_0_d0", 32, hls_out, 3, "ap_memory", "mem_din", 1),
	Port_Property("x0_0_q0", 32, hls_in, 3, "ap_memory", "mem_dout", 1),
	Port_Property("x0_0_we0", 1, hls_out, 3, "ap_memory", "mem_we", 1),
	Port_Property("x0_0_address1", 1, hls_out, 3, "ap_memory", "mem_address", 1),
	Port_Property("x0_0_ce1", 1, hls_out, 3, "ap_memory", "mem_ce", 1),
	Port_Property("x0_0_d1", 32, hls_out, 3, "ap_memory", "mem_din", 1),
	Port_Property("x0_0_q1", 32, hls_in, 3, "ap_memory", "mem_dout", 1),
	Port_Property("x0_0_we1", 1, hls_out, 3, "ap_memory", "mem_we", 1),
	Port_Property("x0_1_address0", 1, hls_out, 4, "ap_memory", "mem_address", 1),
	Port_Property("x0_1_ce0", 1, hls_out, 4, "ap_memory", "mem_ce", 1),
	Port_Property("x0_1_d0", 32, hls_out, 4, "ap_memory", "mem_din", 1),
	Port_Property("x0_1_q0", 32, hls_in, 4, "ap_memory", "mem_dout", 1),
	Port_Property("x0_1_we0", 1, hls_out, 4, "ap_memory", "mem_we", 1),
	Port_Property("x0_1_address1", 1, hls_out, 4, "ap_memory", "mem_address", 1),
	Port_Property("x0_1_ce1", 1, hls_out, 4, "ap_memory", "mem_ce", 1),
	Port_Property("x0_1_d1", 32, hls_out, 4, "ap_memory", "mem_din", 1),
	Port_Property("x0_1_q1", 32, hls_in, 4, "ap_memory", "mem_dout", 1),
	Port_Property("x0_1_we1", 1, hls_out, 4, "ap_memory", "mem_we", 1),
	Port_Property("x0_2_address0", 1, hls_out, 5, "ap_memory", "mem_address", 1),
	Port_Property("x0_2_ce0", 1, hls_out, 5, "ap_memory", "mem_ce", 1),
	Port_Property("x0_2_d0", 32, hls_out, 5, "ap_memory", "mem_din", 1),
	Port_Property("x0_2_q0", 32, hls_in, 5, "ap_memory", "mem_dout", 1),
	Port_Property("x0_2_we0", 1, hls_out, 5, "ap_memory", "mem_we", 1),
	Port_Property("x0_2_address1", 1, hls_out, 5, "ap_memory", "mem_address", 1),
	Port_Property("x0_2_ce1", 1, hls_out, 5, "ap_memory", "mem_ce", 1),
	Port_Property("x0_2_d1", 32, hls_out, 5, "ap_memory", "mem_din", 1),
	Port_Property("x0_2_q1", 32, hls_in, 5, "ap_memory", "mem_dout", 1),
	Port_Property("x0_2_we1", 1, hls_out, 5, "ap_memory", "mem_we", 1),
	Port_Property("x0_3_address0", 1, hls_out, 6, "ap_memory", "mem_address", 1),
	Port_Property("x0_3_ce0", 1, hls_out, 6, "ap_memory", "mem_ce", 1),
	Port_Property("x0_3_d0", 32, hls_out, 6, "ap_memory", "mem_din", 1),
	Port_Property("x0_3_q0", 32, hls_in, 6, "ap_memory", "mem_dout", 1),
	Port_Property("x0_3_we0", 1, hls_out, 6, "ap_memory", "mem_we", 1),
	Port_Property("x0_3_address1", 1, hls_out, 6, "ap_memory", "mem_address", 1),
	Port_Property("x0_3_ce1", 1, hls_out, 6, "ap_memory", "mem_ce", 1),
	Port_Property("x0_3_d1", 32, hls_out, 6, "ap_memory", "mem_din", 1),
	Port_Property("x0_3_q1", 32, hls_in, 6, "ap_memory", "mem_dout", 1),
	Port_Property("x0_3_we1", 1, hls_out, 6, "ap_memory", "mem_we", 1),
	Port_Property("x0_4_address0", 1, hls_out, 7, "ap_memory", "mem_address", 1),
	Port_Property("x0_4_ce0", 1, hls_out, 7, "ap_memory", "mem_ce", 1),
	Port_Property("x0_4_d0", 32, hls_out, 7, "ap_memory", "mem_din", 1),
	Port_Property("x0_4_q0", 32, hls_in, 7, "ap_memory", "mem_dout", 1),
	Port_Property("x0_4_we0", 1, hls_out, 7, "ap_memory", "mem_we", 1),
	Port_Property("x0_4_address1", 1, hls_out, 7, "ap_memory", "mem_address", 1),
	Port_Property("x0_4_ce1", 1, hls_out, 7, "ap_memory", "mem_ce", 1),
	Port_Property("x0_4_d1", 32, hls_out, 7, "ap_memory", "mem_din", 1),
	Port_Property("x0_4_q1", 32, hls_in, 7, "ap_memory", "mem_dout", 1),
	Port_Property("x0_4_we1", 1, hls_out, 7, "ap_memory", "mem_we", 1),
	Port_Property("x0_5_address0", 1, hls_out, 8, "ap_memory", "mem_address", 1),
	Port_Property("x0_5_ce0", 1, hls_out, 8, "ap_memory", "mem_ce", 1),
	Port_Property("x0_5_d0", 32, hls_out, 8, "ap_memory", "mem_din", 1),
	Port_Property("x0_5_q0", 32, hls_in, 8, "ap_memory", "mem_dout", 1),
	Port_Property("x0_5_we0", 1, hls_out, 8, "ap_memory", "mem_we", 1),
	Port_Property("x0_5_address1", 1, hls_out, 8, "ap_memory", "mem_address", 1),
	Port_Property("x0_5_ce1", 1, hls_out, 8, "ap_memory", "mem_ce", 1),
	Port_Property("x0_5_d1", 32, hls_out, 8, "ap_memory", "mem_din", 1),
	Port_Property("x0_5_q1", 32, hls_in, 8, "ap_memory", "mem_dout", 1),
	Port_Property("x0_5_we1", 1, hls_out, 8, "ap_memory", "mem_we", 1),
	Port_Property("x0_6_address0", 1, hls_out, 9, "ap_memory", "mem_address", 1),
	Port_Property("x0_6_ce0", 1, hls_out, 9, "ap_memory", "mem_ce", 1),
	Port_Property("x0_6_d0", 32, hls_out, 9, "ap_memory", "mem_din", 1),
	Port_Property("x0_6_q0", 32, hls_in, 9, "ap_memory", "mem_dout", 1),
	Port_Property("x0_6_we0", 1, hls_out, 9, "ap_memory", "mem_we", 1),
	Port_Property("x0_6_address1", 1, hls_out, 9, "ap_memory", "mem_address", 1),
	Port_Property("x0_6_ce1", 1, hls_out, 9, "ap_memory", "mem_ce", 1),
	Port_Property("x0_6_d1", 32, hls_out, 9, "ap_memory", "mem_din", 1),
	Port_Property("x0_6_q1", 32, hls_in, 9, "ap_memory", "mem_dout", 1),
	Port_Property("x0_6_we1", 1, hls_out, 9, "ap_memory", "mem_we", 1),
	Port_Property("x0_7_address0", 1, hls_out, 10, "ap_memory", "mem_address", 1),
	Port_Property("x0_7_ce0", 1, hls_out, 10, "ap_memory", "mem_ce", 1),
	Port_Property("x0_7_d0", 32, hls_out, 10, "ap_memory", "mem_din", 1),
	Port_Property("x0_7_q0", 32, hls_in, 10, "ap_memory", "mem_dout", 1),
	Port_Property("x0_7_we0", 1, hls_out, 10, "ap_memory", "mem_we", 1),
	Port_Property("x0_7_address1", 1, hls_out, 10, "ap_memory", "mem_address", 1),
	Port_Property("x0_7_ce1", 1, hls_out, 10, "ap_memory", "mem_ce", 1),
	Port_Property("x0_7_d1", 32, hls_out, 10, "ap_memory", "mem_din", 1),
	Port_Property("x0_7_q1", 32, hls_in, 10, "ap_memory", "mem_dout", 1),
	Port_Property("x0_7_we1", 1, hls_out, 10, "ap_memory", "mem_we", 1),
	Port_Property("x0_8_address0", 1, hls_out, 11, "ap_memory", "mem_address", 1),
	Port_Property("x0_8_ce0", 1, hls_out, 11, "ap_memory", "mem_ce", 1),
	Port_Property("x0_8_d0", 32, hls_out, 11, "ap_memory", "mem_din", 1),
	Port_Property("x0_8_q0", 32, hls_in, 11, "ap_memory", "mem_dout", 1),
	Port_Property("x0_8_we0", 1, hls_out, 11, "ap_memory", "mem_we", 1),
	Port_Property("x0_8_address1", 1, hls_out, 11, "ap_memory", "mem_address", 1),
	Port_Property("x0_8_ce1", 1, hls_out, 11, "ap_memory", "mem_ce", 1),
	Port_Property("x0_8_d1", 32, hls_out, 11, "ap_memory", "mem_din", 1),
	Port_Property("x0_8_q1", 32, hls_in, 11, "ap_memory", "mem_dout", 1),
	Port_Property("x0_8_we1", 1, hls_out, 11, "ap_memory", "mem_we", 1),
	Port_Property("x1_0_address0", 1, hls_out, 12, "ap_memory", "mem_address", 1),
	Port_Property("x1_0_ce0", 1, hls_out, 12, "ap_memory", "mem_ce", 1),
	Port_Property("x1_0_d0", 32, hls_out, 12, "ap_memory", "mem_din", 1),
	Port_Property("x1_0_q0", 32, hls_in, 12, "ap_memory", "mem_dout", 1),
	Port_Property("x1_0_we0", 1, hls_out, 12, "ap_memory", "mem_we", 1),
	Port_Property("x1_0_address1", 1, hls_out, 12, "ap_memory", "mem_address", 1),
	Port_Property("x1_0_ce1", 1, hls_out, 12, "ap_memory", "mem_ce", 1),
	Port_Property("x1_0_d1", 32, hls_out, 12, "ap_memory", "mem_din", 1),
	Port_Property("x1_0_q1", 32, hls_in, 12, "ap_memory", "mem_dout", 1),
	Port_Property("x1_0_we1", 1, hls_out, 12, "ap_memory", "mem_we", 1),
	Port_Property("x1_1_address0", 1, hls_out, 13, "ap_memory", "mem_address", 1),
	Port_Property("x1_1_ce0", 1, hls_out, 13, "ap_memory", "mem_ce", 1),
	Port_Property("x1_1_d0", 32, hls_out, 13, "ap_memory", "mem_din", 1),
	Port_Property("x1_1_q0", 32, hls_in, 13, "ap_memory", "mem_dout", 1),
	Port_Property("x1_1_we0", 1, hls_out, 13, "ap_memory", "mem_we", 1),
	Port_Property("x1_1_address1", 1, hls_out, 13, "ap_memory", "mem_address", 1),
	Port_Property("x1_1_ce1", 1, hls_out, 13, "ap_memory", "mem_ce", 1),
	Port_Property("x1_1_d1", 32, hls_out, 13, "ap_memory", "mem_din", 1),
	Port_Property("x1_1_q1", 32, hls_in, 13, "ap_memory", "mem_dout", 1),
	Port_Property("x1_1_we1", 1, hls_out, 13, "ap_memory", "mem_we", 1),
	Port_Property("x1_2_address0", 1, hls_out, 14, "ap_memory", "mem_address", 1),
	Port_Property("x1_2_ce0", 1, hls_out, 14, "ap_memory", "mem_ce", 1),
	Port_Property("x1_2_d0", 32, hls_out, 14, "ap_memory", "mem_din", 1),
	Port_Property("x1_2_q0", 32, hls_in, 14, "ap_memory", "mem_dout", 1),
	Port_Property("x1_2_we0", 1, hls_out, 14, "ap_memory", "mem_we", 1),
	Port_Property("x1_2_address1", 1, hls_out, 14, "ap_memory", "mem_address", 1),
	Port_Property("x1_2_ce1", 1, hls_out, 14, "ap_memory", "mem_ce", 1),
	Port_Property("x1_2_d1", 32, hls_out, 14, "ap_memory", "mem_din", 1),
	Port_Property("x1_2_q1", 32, hls_in, 14, "ap_memory", "mem_dout", 1),
	Port_Property("x1_2_we1", 1, hls_out, 14, "ap_memory", "mem_we", 1),
	Port_Property("x1_3_address0", 1, hls_out, 15, "ap_memory", "mem_address", 1),
	Port_Property("x1_3_ce0", 1, hls_out, 15, "ap_memory", "mem_ce", 1),
	Port_Property("x1_3_d0", 32, hls_out, 15, "ap_memory", "mem_din", 1),
	Port_Property("x1_3_q0", 32, hls_in, 15, "ap_memory", "mem_dout", 1),
	Port_Property("x1_3_we0", 1, hls_out, 15, "ap_memory", "mem_we", 1),
	Port_Property("x1_3_address1", 1, hls_out, 15, "ap_memory", "mem_address", 1),
	Port_Property("x1_3_ce1", 1, hls_out, 15, "ap_memory", "mem_ce", 1),
	Port_Property("x1_3_d1", 32, hls_out, 15, "ap_memory", "mem_din", 1),
	Port_Property("x1_3_q1", 32, hls_in, 15, "ap_memory", "mem_dout", 1),
	Port_Property("x1_3_we1", 1, hls_out, 15, "ap_memory", "mem_we", 1),
	Port_Property("x1_4_address0", 1, hls_out, 16, "ap_memory", "mem_address", 1),
	Port_Property("x1_4_ce0", 1, hls_out, 16, "ap_memory", "mem_ce", 1),
	Port_Property("x1_4_d0", 32, hls_out, 16, "ap_memory", "mem_din", 1),
	Port_Property("x1_4_q0", 32, hls_in, 16, "ap_memory", "mem_dout", 1),
	Port_Property("x1_4_we0", 1, hls_out, 16, "ap_memory", "mem_we", 1),
	Port_Property("x1_4_address1", 1, hls_out, 16, "ap_memory", "mem_address", 1),
	Port_Property("x1_4_ce1", 1, hls_out, 16, "ap_memory", "mem_ce", 1),
	Port_Property("x1_4_d1", 32, hls_out, 16, "ap_memory", "mem_din", 1),
	Port_Property("x1_4_q1", 32, hls_in, 16, "ap_memory", "mem_dout", 1),
	Port_Property("x1_4_we1", 1, hls_out, 16, "ap_memory", "mem_we", 1),
	Port_Property("x1_5_address0", 1, hls_out, 17, "ap_memory", "mem_address", 1),
	Port_Property("x1_5_ce0", 1, hls_out, 17, "ap_memory", "mem_ce", 1),
	Port_Property("x1_5_d0", 32, hls_out, 17, "ap_memory", "mem_din", 1),
	Port_Property("x1_5_q0", 32, hls_in, 17, "ap_memory", "mem_dout", 1),
	Port_Property("x1_5_we0", 1, hls_out, 17, "ap_memory", "mem_we", 1),
	Port_Property("x1_5_address1", 1, hls_out, 17, "ap_memory", "mem_address", 1),
	Port_Property("x1_5_ce1", 1, hls_out, 17, "ap_memory", "mem_ce", 1),
	Port_Property("x1_5_d1", 32, hls_out, 17, "ap_memory", "mem_din", 1),
	Port_Property("x1_5_q1", 32, hls_in, 17, "ap_memory", "mem_dout", 1),
	Port_Property("x1_5_we1", 1, hls_out, 17, "ap_memory", "mem_we", 1),
	Port_Property("x1_6_address0", 1, hls_out, 18, "ap_memory", "mem_address", 1),
	Port_Property("x1_6_ce0", 1, hls_out, 18, "ap_memory", "mem_ce", 1),
	Port_Property("x1_6_d0", 32, hls_out, 18, "ap_memory", "mem_din", 1),
	Port_Property("x1_6_q0", 32, hls_in, 18, "ap_memory", "mem_dout", 1),
	Port_Property("x1_6_we0", 1, hls_out, 18, "ap_memory", "mem_we", 1),
	Port_Property("x1_6_address1", 1, hls_out, 18, "ap_memory", "mem_address", 1),
	Port_Property("x1_6_ce1", 1, hls_out, 18, "ap_memory", "mem_ce", 1),
	Port_Property("x1_6_d1", 32, hls_out, 18, "ap_memory", "mem_din", 1),
	Port_Property("x1_6_q1", 32, hls_in, 18, "ap_memory", "mem_dout", 1),
	Port_Property("x1_6_we1", 1, hls_out, 18, "ap_memory", "mem_we", 1),
	Port_Property("x1_7_address0", 1, hls_out, 19, "ap_memory", "mem_address", 1),
	Port_Property("x1_7_ce0", 1, hls_out, 19, "ap_memory", "mem_ce", 1),
	Port_Property("x1_7_d0", 32, hls_out, 19, "ap_memory", "mem_din", 1),
	Port_Property("x1_7_q0", 32, hls_in, 19, "ap_memory", "mem_dout", 1),
	Port_Property("x1_7_we0", 1, hls_out, 19, "ap_memory", "mem_we", 1),
	Port_Property("x1_7_address1", 1, hls_out, 19, "ap_memory", "mem_address", 1),
	Port_Property("x1_7_ce1", 1, hls_out, 19, "ap_memory", "mem_ce", 1),
	Port_Property("x1_7_d1", 32, hls_out, 19, "ap_memory", "mem_din", 1),
	Port_Property("x1_7_q1", 32, hls_in, 19, "ap_memory", "mem_dout", 1),
	Port_Property("x1_7_we1", 1, hls_out, 19, "ap_memory", "mem_we", 1),
	Port_Property("x1_8_address0", 1, hls_out, 20, "ap_memory", "mem_address", 1),
	Port_Property("x1_8_ce0", 1, hls_out, 20, "ap_memory", "mem_ce", 1),
	Port_Property("x1_8_d0", 32, hls_out, 20, "ap_memory", "mem_din", 1),
	Port_Property("x1_8_q0", 32, hls_in, 20, "ap_memory", "mem_dout", 1),
	Port_Property("x1_8_we0", 1, hls_out, 20, "ap_memory", "mem_we", 1),
	Port_Property("x1_8_address1", 1, hls_out, 20, "ap_memory", "mem_address", 1),
	Port_Property("x1_8_ce1", 1, hls_out, 20, "ap_memory", "mem_ce", 1),
	Port_Property("x1_8_d1", 32, hls_out, 20, "ap_memory", "mem_din", 1),
	Port_Property("x1_8_q1", 32, hls_in, 20, "ap_memory", "mem_dout", 1),
	Port_Property("x1_8_we1", 1, hls_out, 20, "ap_memory", "mem_we", 1),
	Port_Property("x2_0_address0", 1, hls_out, 21, "ap_memory", "mem_address", 1),
	Port_Property("x2_0_ce0", 1, hls_out, 21, "ap_memory", "mem_ce", 1),
	Port_Property("x2_0_d0", 32, hls_out, 21, "ap_memory", "mem_din", 1),
	Port_Property("x2_0_q0", 32, hls_in, 21, "ap_memory", "mem_dout", 1),
	Port_Property("x2_0_we0", 1, hls_out, 21, "ap_memory", "mem_we", 1),
	Port_Property("x2_0_address1", 1, hls_out, 21, "ap_memory", "mem_address", 1),
	Port_Property("x2_0_ce1", 1, hls_out, 21, "ap_memory", "mem_ce", 1),
	Port_Property("x2_0_d1", 32, hls_out, 21, "ap_memory", "mem_din", 1),
	Port_Property("x2_0_q1", 32, hls_in, 21, "ap_memory", "mem_dout", 1),
	Port_Property("x2_0_we1", 1, hls_out, 21, "ap_memory", "mem_we", 1),
	Port_Property("x2_1_address0", 1, hls_out, 22, "ap_memory", "mem_address", 1),
	Port_Property("x2_1_ce0", 1, hls_out, 22, "ap_memory", "mem_ce", 1),
	Port_Property("x2_1_d0", 32, hls_out, 22, "ap_memory", "mem_din", 1),
	Port_Property("x2_1_q0", 32, hls_in, 22, "ap_memory", "mem_dout", 1),
	Port_Property("x2_1_we0", 1, hls_out, 22, "ap_memory", "mem_we", 1),
	Port_Property("x2_1_address1", 1, hls_out, 22, "ap_memory", "mem_address", 1),
	Port_Property("x2_1_ce1", 1, hls_out, 22, "ap_memory", "mem_ce", 1),
	Port_Property("x2_1_d1", 32, hls_out, 22, "ap_memory", "mem_din", 1),
	Port_Property("x2_1_q1", 32, hls_in, 22, "ap_memory", "mem_dout", 1),
	Port_Property("x2_1_we1", 1, hls_out, 22, "ap_memory", "mem_we", 1),
	Port_Property("x2_2_address0", 1, hls_out, 23, "ap_memory", "mem_address", 1),
	Port_Property("x2_2_ce0", 1, hls_out, 23, "ap_memory", "mem_ce", 1),
	Port_Property("x2_2_d0", 32, hls_out, 23, "ap_memory", "mem_din", 1),
	Port_Property("x2_2_q0", 32, hls_in, 23, "ap_memory", "mem_dout", 1),
	Port_Property("x2_2_we0", 1, hls_out, 23, "ap_memory", "mem_we", 1),
	Port_Property("x2_2_address1", 1, hls_out, 23, "ap_memory", "mem_address", 1),
	Port_Property("x2_2_ce1", 1, hls_out, 23, "ap_memory", "mem_ce", 1),
	Port_Property("x2_2_d1", 32, hls_out, 23, "ap_memory", "mem_din", 1),
	Port_Property("x2_2_q1", 32, hls_in, 23, "ap_memory", "mem_dout", 1),
	Port_Property("x2_2_we1", 1, hls_out, 23, "ap_memory", "mem_we", 1),
	Port_Property("x2_3_address0", 1, hls_out, 24, "ap_memory", "mem_address", 1),
	Port_Property("x2_3_ce0", 1, hls_out, 24, "ap_memory", "mem_ce", 1),
	Port_Property("x2_3_d0", 32, hls_out, 24, "ap_memory", "mem_din", 1),
	Port_Property("x2_3_q0", 32, hls_in, 24, "ap_memory", "mem_dout", 1),
	Port_Property("x2_3_we0", 1, hls_out, 24, "ap_memory", "mem_we", 1),
	Port_Property("x2_3_address1", 1, hls_out, 24, "ap_memory", "mem_address", 1),
	Port_Property("x2_3_ce1", 1, hls_out, 24, "ap_memory", "mem_ce", 1),
	Port_Property("x2_3_d1", 32, hls_out, 24, "ap_memory", "mem_din", 1),
	Port_Property("x2_3_q1", 32, hls_in, 24, "ap_memory", "mem_dout", 1),
	Port_Property("x2_3_we1", 1, hls_out, 24, "ap_memory", "mem_we", 1),
	Port_Property("x2_4_address0", 1, hls_out, 25, "ap_memory", "mem_address", 1),
	Port_Property("x2_4_ce0", 1, hls_out, 25, "ap_memory", "mem_ce", 1),
	Port_Property("x2_4_d0", 32, hls_out, 25, "ap_memory", "mem_din", 1),
	Port_Property("x2_4_q0", 32, hls_in, 25, "ap_memory", "mem_dout", 1),
	Port_Property("x2_4_we0", 1, hls_out, 25, "ap_memory", "mem_we", 1),
	Port_Property("x2_4_address1", 1, hls_out, 25, "ap_memory", "mem_address", 1),
	Port_Property("x2_4_ce1", 1, hls_out, 25, "ap_memory", "mem_ce", 1),
	Port_Property("x2_4_d1", 32, hls_out, 25, "ap_memory", "mem_din", 1),
	Port_Property("x2_4_q1", 32, hls_in, 25, "ap_memory", "mem_dout", 1),
	Port_Property("x2_4_we1", 1, hls_out, 25, "ap_memory", "mem_we", 1),
	Port_Property("x2_5_address0", 1, hls_out, 26, "ap_memory", "mem_address", 1),
	Port_Property("x2_5_ce0", 1, hls_out, 26, "ap_memory", "mem_ce", 1),
	Port_Property("x2_5_d0", 32, hls_out, 26, "ap_memory", "mem_din", 1),
	Port_Property("x2_5_q0", 32, hls_in, 26, "ap_memory", "mem_dout", 1),
	Port_Property("x2_5_we0", 1, hls_out, 26, "ap_memory", "mem_we", 1),
	Port_Property("x2_5_address1", 1, hls_out, 26, "ap_memory", "mem_address", 1),
	Port_Property("x2_5_ce1", 1, hls_out, 26, "ap_memory", "mem_ce", 1),
	Port_Property("x2_5_d1", 32, hls_out, 26, "ap_memory", "mem_din", 1),
	Port_Property("x2_5_q1", 32, hls_in, 26, "ap_memory", "mem_dout", 1),
	Port_Property("x2_5_we1", 1, hls_out, 26, "ap_memory", "mem_we", 1),
	Port_Property("x2_6_address0", 1, hls_out, 27, "ap_memory", "mem_address", 1),
	Port_Property("x2_6_ce0", 1, hls_out, 27, "ap_memory", "mem_ce", 1),
	Port_Property("x2_6_d0", 32, hls_out, 27, "ap_memory", "mem_din", 1),
	Port_Property("x2_6_q0", 32, hls_in, 27, "ap_memory", "mem_dout", 1),
	Port_Property("x2_6_we0", 1, hls_out, 27, "ap_memory", "mem_we", 1),
	Port_Property("x2_6_address1", 1, hls_out, 27, "ap_memory", "mem_address", 1),
	Port_Property("x2_6_ce1", 1, hls_out, 27, "ap_memory", "mem_ce", 1),
	Port_Property("x2_6_d1", 32, hls_out, 27, "ap_memory", "mem_din", 1),
	Port_Property("x2_6_q1", 32, hls_in, 27, "ap_memory", "mem_dout", 1),
	Port_Property("x2_6_we1", 1, hls_out, 27, "ap_memory", "mem_we", 1),
	Port_Property("x2_7_address0", 1, hls_out, 28, "ap_memory", "mem_address", 1),
	Port_Property("x2_7_ce0", 1, hls_out, 28, "ap_memory", "mem_ce", 1),
	Port_Property("x2_7_d0", 32, hls_out, 28, "ap_memory", "mem_din", 1),
	Port_Property("x2_7_q0", 32, hls_in, 28, "ap_memory", "mem_dout", 1),
	Port_Property("x2_7_we0", 1, hls_out, 28, "ap_memory", "mem_we", 1),
	Port_Property("x2_7_address1", 1, hls_out, 28, "ap_memory", "mem_address", 1),
	Port_Property("x2_7_ce1", 1, hls_out, 28, "ap_memory", "mem_ce", 1),
	Port_Property("x2_7_d1", 32, hls_out, 28, "ap_memory", "mem_din", 1),
	Port_Property("x2_7_q1", 32, hls_in, 28, "ap_memory", "mem_dout", 1),
	Port_Property("x2_7_we1", 1, hls_out, 28, "ap_memory", "mem_we", 1),
	Port_Property("x2_8_address0", 1, hls_out, 29, "ap_memory", "mem_address", 1),
	Port_Property("x2_8_ce0", 1, hls_out, 29, "ap_memory", "mem_ce", 1),
	Port_Property("x2_8_d0", 32, hls_out, 29, "ap_memory", "mem_din", 1),
	Port_Property("x2_8_q0", 32, hls_in, 29, "ap_memory", "mem_dout", 1),
	Port_Property("x2_8_we0", 1, hls_out, 29, "ap_memory", "mem_we", 1),
	Port_Property("x2_8_address1", 1, hls_out, 29, "ap_memory", "mem_address", 1),
	Port_Property("x2_8_ce1", 1, hls_out, 29, "ap_memory", "mem_ce", 1),
	Port_Property("x2_8_d1", 32, hls_out, 29, "ap_memory", "mem_din", 1),
	Port_Property("x2_8_q1", 32, hls_in, 29, "ap_memory", "mem_dout", 1),
	Port_Property("x2_8_we1", 1, hls_out, 29, "ap_memory", "mem_we", 1),
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst", 1, hls_in, -1, "", "", 1),
	Port_Property("class_hw0_ap_vld", 1, hls_out, 0, "ap_vld", "out_vld", 1),
	Port_Property("ap_done", 1, hls_out, -1, "", "", 1),
	Port_Property("class_hw1_ap_vld", 1, hls_out, 1, "ap_vld", "out_vld", 1),
	Port_Property("class_hw2_ap_vld", 1, hls_out, 2, "ap_vld", "out_vld", 1),
	Port_Property("ap_start", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_ready", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_idle", 1, hls_out, -1, "", "", 1),
};
const char* HLS_Design_Meta::dut_name = "svm_top";
