TimeQuest Timing Analyzer report for VT_Demo
Wed Dec 12 16:01:10 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Recovery: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Removal: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_in'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Hold: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Recovery: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Removal: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_in'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Hold: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Recovery: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 48. Fast 1200mV 0C Model Removal: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_in'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Slow Corner Signal Integrity Metrics
 64. Fast Corner Signal Integrity Metrics
 65. Setup Transfers
 66. Hold Transfers
 67. Recovery Transfers
 68. Removal Transfers
 69. Report TCCS
 70. Report RSKM
 71. Unconstrained Paths
 72. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; VT_Demo                                                           ;
; Device Family      ; Cyclone III                                                       ;
; Device Name        ; EP3C16Q240C8                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------------+------------------------------------------------------------------+
; Clock Name                                                   ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                         ; Targets                                                          ;
+--------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------------+------------------------------------------------------------------+
; clk_in                                                       ; Base      ; 37.037 ; 27.0 MHz   ; 0.000 ; 18.518 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                ; { clk_in }                                                       ;
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 7.142  ; 140.02 MHz ; 0.000 ; 3.571  ; 50.00      ; 27        ; 140         ;       ;        ;           ;            ; false    ; clk_in ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|inclk[0] ; { u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] } ;
+--------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                 ;
+------------+-----------------+--------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                   ; Note ;
+------------+-----------------+--------------------------------------------------------------+------+
; 137.51 MHz ; 137.51 MHz      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                   ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -0.130 ; -0.325        ;
+--------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                   ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.434 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -2.809 ; -5.618        ;
+--------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 2.072 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                     ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 3.238  ; 0.000         ;
; clk_in                                                       ; 18.277 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                   ;
+--------+---------------------------------------+---------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -0.130 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.397      ; 7.670      ;
; -0.099 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.343      ; 7.585      ;
; -0.073 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.396      ; 7.612      ;
; -0.034 ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.397      ; 7.574      ;
; -0.023 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.383      ; 7.549      ;
; -0.023 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.397      ; 7.563      ;
; -0.003 ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.343      ; 7.489      ;
; 0.008  ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.343      ; 7.478      ;
; 0.018  ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.397      ; 7.522      ;
; 0.019  ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.343      ; 7.467      ;
; 0.023  ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.396      ; 7.516      ;
; 0.034  ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.396      ; 7.505      ;
; 0.038  ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.397      ; 7.502      ;
; 0.049  ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.343      ; 7.437      ;
; 0.073  ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|char_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.383      ; 7.453      ;
; 0.075  ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.396      ; 7.464      ;
; 0.082  ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.343      ; 7.404      ;
; 0.084  ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|char_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.383      ; 7.442      ;
; 0.095  ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.396      ; 7.444      ;
; 0.113  ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.337      ; 7.367      ;
; 0.125  ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|char_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.383      ; 7.401      ;
; 0.135  ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.397      ; 7.405      ;
; 0.145  ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|char_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.383      ; 7.381      ;
; 0.152  ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.397      ; 7.388      ;
; 0.154  ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.352      ; 7.341      ;
; 0.155  ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.358      ; 7.346      ;
; 0.166  ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.343      ; 7.320      ;
; 0.166  ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.343      ; 7.320      ;
; 0.178  ; lcd_display:u_lcd_display|cnt3[4]     ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.343      ; 7.308      ;
; 0.178  ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.343      ; 7.308      ;
; 0.180  ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.343      ; 7.306      ;
; 0.189  ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.343      ; 7.297      ;
; 0.192  ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.396      ; 7.347      ;
; 0.196  ; lcd_display:u_lcd_display|cnt3[4]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.397      ; 7.344      ;
; 0.199  ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.351      ; 7.295      ;
; 0.201  ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.343      ; 7.285      ;
; 0.220  ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.337      ; 7.260      ;
; 0.231  ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.337      ; 7.249      ;
; 0.242  ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|char_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.383      ; 7.284      ;
; 0.242  ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.337      ; 7.238      ;
; 0.250  ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.352      ; 7.245      ;
; 0.251  ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.358      ; 7.250      ;
; 0.253  ; lcd_display:u_lcd_display|cnt3[4]     ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.396      ; 7.286      ;
; 0.259  ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|char_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.383      ; 7.267      ;
; 0.261  ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.352      ; 7.234      ;
; 0.262  ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.358      ; 7.239      ;
; 0.272  ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.337      ; 7.208      ;
; 0.278  ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.396      ; 7.261      ;
; 0.284  ; lcd_display:u_lcd_display|char_reg[1] ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.139     ; 6.720      ;
; 0.292  ; lcd_display:u_lcd_display|char_reg[0] ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.139     ; 6.712      ;
; 0.295  ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.351      ; 7.199      ;
; 0.302  ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.352      ; 7.193      ;
; 0.303  ; lcd_display:u_lcd_display|cnt3[4]     ; lcd_display:u_lcd_display|char_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.383      ; 7.223      ;
; 0.303  ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.358      ; 7.198      ;
; 0.306  ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.351      ; 7.188      ;
; 0.314  ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.343      ; 7.172      ;
; 0.316  ; lcd_display:u_lcd_display|char_reg[3] ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.124     ; 6.703      ;
; 0.321  ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.397      ; 7.219      ;
; 0.322  ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.352      ; 7.173      ;
; 0.323  ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.358      ; 7.178      ;
; 0.325  ; lcd_display:u_lcd_display|cnt3[4]     ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.343      ; 7.161      ;
; 0.327  ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.343      ; 7.159      ;
; 0.331  ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[7] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.358      ; 7.170      ;
; 0.341  ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.343      ; 7.145      ;
; 0.347  ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.351      ; 7.147      ;
; 0.351  ; lcd_display:u_lcd_display|char_reg[2] ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.124     ; 6.668      ;
; 0.359  ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.397      ; 7.181      ;
; 0.367  ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.351      ; 7.127      ;
; 0.372  ; lcd_display:u_lcd_display|char_reg[2] ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.139     ; 6.632      ;
; 0.372  ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.343      ; 7.114      ;
; 0.378  ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.396      ; 7.161      ;
; 0.378  ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.337      ; 7.102      ;
; 0.378  ; lcd_display:u_lcd_display|char_reg[0] ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.139     ; 6.626      ;
; 0.388  ; lcd_display:u_lcd_display|char_reg[3] ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.139     ; 6.616      ;
; 0.393  ; lcd_display:u_lcd_display|cnt3[15]    ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.397      ; 7.147      ;
; 0.394  ; lcd_display:u_lcd_display|cnt3[3]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.397      ; 7.146      ;
; 0.395  ; lcd_display:u_lcd_display|cnt3[3]     ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.343      ; 7.091      ;
; 0.401  ; lcd_display:u_lcd_display|cnt3[4]     ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.337      ; 7.079      ;
; 0.403  ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.337      ; 7.077      ;
; 0.405  ; lcd_display:u_lcd_display|char_reg[1] ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.124     ; 6.614      ;
; 0.415  ; lcd_display:u_lcd_display|cnt3[15]    ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.343      ; 7.071      ;
; 0.416  ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.396      ; 7.123      ;
; 0.419  ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.352      ; 7.076      ;
; 0.420  ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.358      ; 7.081      ;
; 0.427  ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|data_reg[7] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.358      ; 7.074      ;
; 0.428  ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|char_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.383      ; 7.098      ;
; 0.436  ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.352      ; 7.059      ;
; 0.438  ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[7] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.358      ; 7.063      ;
; 0.439  ; lcd_display:u_lcd_display|char_reg[5] ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.139     ; 6.565      ;
; 0.451  ; lcd_display:u_lcd_display|cnt3[3]     ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.396      ; 7.088      ;
; 0.464  ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.351      ; 7.030      ;
; 0.466  ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|char_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.383      ; 7.060      ;
; 0.472  ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.383      ; 7.054      ;
; 0.474  ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.383      ; 7.052      ;
; 0.474  ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.383      ; 7.052      ;
; 0.475  ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.383      ; 7.051      ;
; 0.475  ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.383      ; 7.051      ;
; 0.479  ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[7] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.358      ; 7.022      ;
; 0.480  ; lcd_display:u_lcd_display|cnt3[4]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.352      ; 7.015      ;
; 0.481  ; lcd_display:u_lcd_display|cnt3[4]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.358      ; 7.020      ;
+--------+---------------------------------------+---------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                 ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.434 ; lcd_display:u_lcd_display|data_reg[0]                ; lcd_display:u_lcd_display|data_reg[0]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.435 ; lcd_display:u_lcd_display|p2.idle                    ; lcd_display:u_lcd_display|p2.idle                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; lcd_display:u_lcd_display|char_reg[3]                ; lcd_display:u_lcd_display|char_reg[3]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; lcd_display:u_lcd_display|char_reg[2]                ; lcd_display:u_lcd_display|char_reg[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; lcd_display:u_lcd_display|char_reg[1]                ; lcd_display:u_lcd_display|char_reg[1]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; lcd_display:u_lcd_display|char_reg[0]                ; lcd_display:u_lcd_display|char_reg[0]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; lcd_display:u_lcd_display|char_reg[4]                ; lcd_display:u_lcd_display|char_reg[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; lcd_display:u_lcd_display|char_reg[5]                ; lcd_display:u_lcd_display|char_reg[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; lcd_display:u_lcd_display|char_reg[6]                ; lcd_display:u_lcd_display|char_reg[6]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.436 ; lcd_display:u_lcd_display|lcd_dc                     ; lcd_display:u_lcd_display|lcd_dc                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.437 ; lcd_display:u_lcd_display|p_back.set_xy              ; lcd_display:u_lcd_display|p_back.set_xy              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.746      ;
; 0.437 ; lcd_display:u_lcd_display|p_back.disp_char           ; lcd_display:u_lcd_display|p_back.disp_char           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.746      ;
; 0.437 ; lcd_display:u_lcd_display|p_back.idle                ; lcd_display:u_lcd_display|p_back.idle                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.746      ;
; 0.437 ; lcd_display:u_lcd_display|p_back.clear_screen        ; lcd_display:u_lcd_display|p_back.clear_screen        ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.746      ;
; 0.454 ; uart:u_uart|cstate.SENDDELAY                         ; uart:u_uart|cstate.SENDDELAY                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart:u_uart|send24bitend                             ; uart:u_uart|send24bitend                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart:u_uart|isEn                                     ; uart:u_uart|isEn                                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; lcd_display:u_lcd_display|cnt2[1]                    ; lcd_display:u_lcd_display|cnt2[1]                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; lcd_display:u_lcd_display|cnt2[2]                    ; lcd_display:u_lcd_display|cnt2[2]                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; lcd_display:u_lcd_display|lcd_ce                     ; lcd_display:u_lcd_display|lcd_ce                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1ms  ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1ms  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[3]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[9]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[8]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[10] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[11] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[4]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[6]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[5]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[7]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[12] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[13] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[14] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[15] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|en_p14v                              ; switch:u_switch|en_p14v                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|en_gvddp                             ; switch:u_switch|en_gvddp                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|mux_en1                              ; switch:u_switch|mux_en1                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tgen:u_tgen|da1_a[0]                                 ; tgen:u_tgen|da1_a[0]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; tx_module:u_tx_module|tx_rdy                         ; tx_module:u_tx_module|tx_rdy                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; tx_module:u_tx_module|tx_bit[1]                      ; tx_module:u_tx_module|tx_bit[1]                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; tx_module:u_tx_module|txd                            ; tx_module:u_tx_module|txd                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; lcd_display:u_lcd_display|p.00                       ; lcd_display:u_lcd_display|p.00                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; lcd_display:u_lcd_display|p.clk_h                    ; lcd_display:u_lcd_display|p.clk_h                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; lcd_display:u_lcd_display|p2.shift_data1             ; lcd_display:u_lcd_display|p2.shift_data1             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; lcd_display:u_lcd_display|x_reg[0]                   ; lcd_display:u_lcd_display|x_reg[0]                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; lcd_display:u_lcd_display|lcd_din                    ; lcd_display:u_lcd_display|lcd_din                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u2_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u2_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|dis_sn[0]                            ; switch:u_switch|dis_sn[0]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u1_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u1_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[3]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1ms  ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1ms  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; tgen:u_tgen|cs_ctrl.GRST                             ; tgen:u_tgen|cs_ctrl.GRST                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; tgen:u_tgen|num_vdiv64[0]                            ; tgen:u_tgen|num_vdiv64[0]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; tgen:u_tgen|r_data[0]                                ; tgen:u_tgen|r_data[0]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; tgen:u_tgen|g_data[0]                                ; tgen:u_tgen|g_data[0]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u0_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1ms  ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1ms  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[4]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[6]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[7]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[8]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[9]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[10] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[11] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[12] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[13] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[14] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[15] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[5]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u3_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1ms  ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1ms  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[3]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[4]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[5]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[6]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[7]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[8]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[9]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[10] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[11] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[12] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[13] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[14] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[15] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|timer:u0_timer|pulse_1us             ; switch:u_switch|timer:u0_timer|pulse_1us             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|timer:u0_timer|pulse_1ms             ; switch:u_switch|timer:u0_timer|pulse_1ms             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|timer:u0_timer|t_cnt_en              ; switch:u_switch|timer:u0_timer|t_cnt_en              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|igr_sw                               ; switch:u_switch|igr_sw                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|len_pwr_timer[8]                     ; switch:u_switch|len_pwr_timer[8]                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|FPGA_LED_Test                        ; switch:u_switch|FPGA_LED_Test                        ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[3]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[4]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[5]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[6]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[8]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[9]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                     ;
+--------+-----------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                              ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -2.809 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys_p1                         ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.194        ; -1.374     ; 1.600      ;
; -2.809 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys                            ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.194        ; -1.374     ; 1.600      ;
; 3.288  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|len_lock_timer[4]                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.607     ; 3.248      ;
; 3.288  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|len_lock_timer[9]                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.607     ; 3.248      ;
; 3.288  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|len_lock_timer[10]                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.607     ; 3.248      ;
; 3.288  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|len_lock_timer[6]                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.607     ; 3.248      ;
; 3.288  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|pulse_1us             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.608     ; 3.247      ;
; 3.288  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[0]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.619     ; 3.236      ;
; 3.288  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[1]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.619     ; 3.236      ;
; 3.288  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[2]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.619     ; 3.236      ;
; 3.288  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[3]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.619     ; 3.236      ;
; 3.288  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[4]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.619     ; 3.236      ;
; 3.288  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[5]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.619     ; 3.236      ;
; 3.288  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[6]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.619     ; 3.236      ;
; 3.288  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[7]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.619     ; 3.236      ;
; 3.288  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[8]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.619     ; 3.236      ;
; 3.288  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[9]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.619     ; 3.236      ;
; 3.288  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[10]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.619     ; 3.236      ;
; 3.288  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[11]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.619     ; 3.236      ;
; 3.288  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[12]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.619     ; 3.236      ;
; 3.288  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[13]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.619     ; 3.236      ;
; 3.288  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[14]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.619     ; 3.236      ;
; 3.288  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[15]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.619     ; 3.236      ;
; 3.288  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|pulse_1ms             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.608     ; 3.247      ;
; 3.288  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|t_cnt_en              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.607     ; 3.248      ;
; 3.288  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[0]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.606     ; 3.249      ;
; 3.288  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[1]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.606     ; 3.249      ;
; 3.288  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[2]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.606     ; 3.249      ;
; 3.288  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[3]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.606     ; 3.249      ;
; 3.288  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[4]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.606     ; 3.249      ;
; 3.288  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[5]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.606     ; 3.249      ;
; 3.288  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[6]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.606     ; 3.249      ;
; 3.288  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[8]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.606     ; 3.249      ;
; 3.288  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[9]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.606     ; 3.249      ;
; 3.288  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[10]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.606     ; 3.249      ;
; 3.288  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[11]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.606     ; 3.249      ;
; 3.288  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|len_lock_timer[11]                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.606     ; 3.249      ;
; 3.288  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[12]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.606     ; 3.249      ;
; 3.288  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[13]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.606     ; 3.249      ;
; 3.288  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[14]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.606     ; 3.249      ;
; 3.288  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[15]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.606     ; 3.249      ;
; 3.288  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[7]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.606     ; 3.249      ;
; 3.288  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|tpulse                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.608     ; 3.247      ;
; 3.290  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.591     ; 3.262      ;
; 3.290  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.591     ; 3.262      ;
; 3.290  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.591     ; 3.262      ;
; 3.290  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.591     ; 3.262      ;
; 3.290  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.591     ; 3.262      ;
; 3.290  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.591     ; 3.262      ;
; 3.290  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.591     ; 3.262      ;
; 3.290  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.591     ; 3.262      ;
; 3.290  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.591     ; 3.262      ;
; 3.290  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.591     ; 3.262      ;
; 3.290  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.591     ; 3.262      ;
; 3.290  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.591     ; 3.262      ;
; 3.290  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[1]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.604     ; 3.249      ;
; 3.290  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[3]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.604     ; 3.249      ;
; 3.290  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[4]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.604     ; 3.249      ;
; 3.290  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[5]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.604     ; 3.249      ;
; 3.290  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[6]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.604     ; 3.249      ;
; 3.290  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[7]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.604     ; 3.249      ;
; 3.290  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[8]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.604     ; 3.249      ;
; 3.290  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[9]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.604     ; 3.249      ;
; 3.290  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[10]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.604     ; 3.249      ;
; 3.290  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[11]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.604     ; 3.249      ;
; 3.290  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[12]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.604     ; 3.249      ;
; 3.290  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[13]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.604     ; 3.249      ;
; 3.290  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[14]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.604     ; 3.249      ;
; 3.290  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[15]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.604     ; 3.249      ;
; 3.290  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vact[7]                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.605     ; 3.248      ;
; 3.290  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vact[8]                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.605     ; 3.248      ;
; 3.290  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vact[4]                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.605     ; 3.248      ;
; 3.290  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cs_ctrl.DISPLAY                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.605     ; 3.248      ;
; 3.290  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vact[11]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.605     ; 3.248      ;
; 3.290  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|ckv1_L_pre                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.606     ; 3.247      ;
; 3.290  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|ckh1                                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.596     ; 3.257      ;
; 3.290  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|ckh2                                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.596     ; 3.257      ;
; 3.290  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|ckh3                                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.596     ; 3.257      ;
; 3.290  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da2_din[2]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.604     ; 3.249      ;
; 3.290  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da2_din[3]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.604     ; 3.249      ;
; 3.290  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da2_din[4]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.604     ; 3.249      ;
; 3.290  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da2_din[5]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.604     ; 3.249      ;
; 3.290  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da2_din[6]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.604     ; 3.249      ;
; 3.290  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da2_din[7]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.604     ; 3.249      ;
; 3.290  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da3_din[2]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.604     ; 3.249      ;
; 3.290  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da3_din[3]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.604     ; 3.249      ;
; 3.290  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da3_din[4]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.604     ; 3.249      ;
; 3.290  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da3_din[5]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.604     ; 3.249      ;
; 3.290  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da3_din[6]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.604     ; 3.249      ;
; 3.290  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da3_din[7]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.604     ; 3.249      ;
; 3.291  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|s_in_d1                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.619     ; 3.233      ;
; 3.291  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|s_in_d2                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.619     ; 3.233      ;
; 3.291  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|s_in_d3                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.619     ; 3.233      ;
; 3.291  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.616     ; 3.236      ;
; 3.291  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.616     ; 3.236      ;
; 3.291  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.616     ; 3.236      ;
; 3.291  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.616     ; 3.236      ;
; 3.291  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.616     ; 3.236      ;
; 3.291  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.616     ; 3.236      ;
; 3.291  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.616     ; 3.236      ;
+--------+-----------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                      ;
+-------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                               ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 2.072 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys_p1                          ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -0.119       ; -0.793     ; 1.452      ;
; 2.072 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys                             ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -0.119       ; -0.793     ; 1.452      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|tpulse      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 3.084      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|s_out                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 3.084      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[0]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 3.084      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[1]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 3.084      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[2]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 3.084      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 3.084      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 3.084      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 3.084      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 3.084      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 3.084      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 3.084      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 3.084      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 3.084      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 3.084      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 3.084      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 3.084      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 3.084      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 3.084      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1us   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 3.084      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[0]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 3.084      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[1]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 3.084      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[2]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 3.084      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[3]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 3.084      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[4]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 3.084      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[5]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 3.084      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[6]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 3.084      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[7]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 3.084      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[8]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 3.084      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[9]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 3.084      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[10]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 3.084      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[11]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 3.084      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[12]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 3.084      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[13]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 3.084      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[14]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 3.084      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[15]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 3.084      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1ms   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 3.084      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[0]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 3.084      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[1]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 3.084      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[2]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 3.084      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[3]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 3.084      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[0]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.380     ; 3.079      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[1]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.380     ; 3.079      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[2]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.380     ; 3.079      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[3]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.380     ; 3.079      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[4]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.380     ; 3.079      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[5]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.380     ; 3.079      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[6]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.380     ; 3.079      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[7]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.380     ; 3.079      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[8]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.380     ; 3.079      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[9]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.380     ; 3.079      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[10]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.380     ; 3.079      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[11]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.380     ; 3.079      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[12]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.380     ; 3.079      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[13]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.380     ; 3.079      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[14]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.380     ; 3.079      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[15]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.380     ; 3.079      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|trig_pwr_timer                        ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.378     ; 3.081      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|flag_pwr                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.378     ; 3.081      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|en_p14v                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.378     ; 3.081      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|en_gvddp                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.378     ; 3.081      ;
; 3.247 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|mux_en1                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.378     ; 3.081      ;
; 3.248 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|s_in_d1                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.406     ; 3.054      ;
; 3.248 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|s_in_d2                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.406     ; 3.054      ;
; 3.248 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|s_in_d3                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.406     ; 3.054      ;
; 3.248 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|t_cnt_en    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.402     ; 3.058      ;
; 3.248 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1us   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.402     ; 3.058      ;
; 3.248 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1ms   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.402     ; 3.058      ;
; 3.248 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[0]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.402     ; 3.058      ;
; 3.248 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[1]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.402     ; 3.058      ;
; 3.248 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[2]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.402     ; 3.058      ;
; 3.248 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1us   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.395     ; 3.065      ;
; 3.248 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[0]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.407     ; 3.053      ;
; 3.248 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[1]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.407     ; 3.053      ;
; 3.248 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[2]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.407     ; 3.053      ;
; 3.248 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[3]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.407     ; 3.053      ;
; 3.248 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[4]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.407     ; 3.053      ;
; 3.248 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[5]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.407     ; 3.053      ;
; 3.248 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[6]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.407     ; 3.053      ;
; 3.248 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[7]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.407     ; 3.053      ;
; 3.248 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[8]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.407     ; 3.053      ;
; 3.248 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[9]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.407     ; 3.053      ;
; 3.248 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[10]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.407     ; 3.053      ;
; 3.248 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[11]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.407     ; 3.053      ;
; 3.248 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[12]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.407     ; 3.053      ;
; 3.248 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[13]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.407     ; 3.053      ;
; 3.248 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[14]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.407     ; 3.053      ;
; 3.248 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[15]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.407     ; 3.053      ;
; 3.248 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1ms   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.395     ; 3.065      ;
; 3.248 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[0]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.395     ; 3.065      ;
; 3.248 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[2]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.395     ; 3.065      ;
; 3.248 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[1]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.395     ; 3.065      ;
; 3.248 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|len_lock_timer[4]                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.394     ; 3.066      ;
; 3.248 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|len_lock_timer[9]                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.394     ; 3.066      ;
; 3.248 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|len_lock_timer[10]                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.394     ; 3.066      ;
; 3.248 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|len_lock_timer[6]                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.394     ; 3.066      ;
; 3.248 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|t_cnt_en               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.394     ; 3.066      ;
; 3.248 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[0]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.393     ; 3.067      ;
; 3.248 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[1]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.393     ; 3.067      ;
+-------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------+
; 3.238 ; 3.458        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[3]                 ;
; 3.242 ; 3.462        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p_back.clear_screen         ;
; 3.242 ; 3.462        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p_back.disp_char            ;
; 3.242 ; 3.462        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p_back.idle                 ;
; 3.242 ; 3.462        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p_back.set_xy               ;
; 3.244 ; 3.464        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[1]                 ;
; 3.244 ; 3.464        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|lcd_dc                      ;
; 3.245 ; 3.465        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[2]                 ;
; 3.245 ; 3.465        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[4]                 ;
; 3.245 ; 3.465        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[5]                 ;
; 3.251 ; 3.471        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[6]                 ;
; 3.251 ; 3.471        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[7]                 ;
; 3.257 ; 3.477        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p2.clear_screen             ;
; 3.257 ; 3.477        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p2.disp_char                ;
; 3.257 ; 3.477        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p2.idle                     ;
; 3.259 ; 3.479        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[0]                 ;
; 3.259 ; 3.479        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[1]                 ;
; 3.259 ; 3.479        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[2]                 ;
; 3.259 ; 3.479        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[3]                 ;
; 3.259 ; 3.479        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[4]                 ;
; 3.259 ; 3.479        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[5]                 ;
; 3.260 ; 3.480        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p2.set_xy                   ;
; 3.262 ; 3.482        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[0]                 ;
; 3.263 ; 3.483        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clkrst:u_clkrst|rst_n_sys                             ;
; 3.263 ; 3.483        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clkrst:u_clkrst|rst_n_sys_p1                          ;
; 3.263 ; 3.483        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[6]                 ;
; 3.263 ; 3.483        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p2.shift_data               ;
; 3.268 ; 3.488        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|x_reg[0]                    ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt[0]                      ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt[1]                      ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt[2]                      ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt[3]                      ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt[4]                      ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt[5]                      ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt[6]                      ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt[7]                      ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|lcd_clk                     ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_decode:u6_mux_decode|a[0]                         ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_decode:u6_mux_decode|a[1]                         ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|b_data[0]                                 ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|b_data[1]                                 ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|b_data[2]                                 ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|b_data[4]                                 ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|b_data[5]                                 ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|b_data[6]                                 ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|da1_din[1]                                ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|da1_din[5]                                ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|da1_din[6]                                ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|g_data[1]                                 ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|g_data[4]                                 ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|g_data[5]                                 ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|g_data[6]                                 ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|r_data[1]                                 ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|r_data[2]                                 ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|r_data[4]                                 ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|r_data[5]                                 ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|r_data[6]                                 ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[0]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[10] ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[11] ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[12] ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[13] ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[14] ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[15] ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[1]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[2]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[3]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[4]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[5]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[6]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[7]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[8]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[9]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[0]   ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[10]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[11]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[12]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[13]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[14]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[15]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[1]   ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[2]   ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[3]   ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[4]   ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[5]   ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[6]   ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[7]   ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[8]   ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[9]   ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1ms   ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1us   ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|t_cnt_en    ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[10]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[11]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[12]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[13]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[14]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[15]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[3]   ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[4]   ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_in'                                                                                                      ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------+
; 18.277 ; 18.465       ; 0.188          ; Low Pulse Width  ; clk_in ; Rise       ; clkrst:u_clkrst|rst_n_inclk                                            ;
; 18.350 ; 18.570       ; 0.220          ; High Pulse Width ; clk_in ; Rise       ; clkrst:u_clkrst|rst_n_inclk                                            ;
; 18.416 ; 18.416       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|rst_n_inclk|clk                                               ;
; 18.446 ; 18.446       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 18.446 ; 18.446       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 18.481 ; 18.481       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; clk_in~input|o                                                         ;
; 18.513 ; 18.513       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; clk_in~input|i                                                         ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; clk_in~input|i                                                         ;
; 18.522 ; 18.522       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.556 ; 18.556       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; clk_in~input|o                                                         ;
; 18.589 ; 18.589       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 18.589 ; 18.589       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 18.618 ; 18.618       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|rst_n_inclk|clk                                               ;
; 33.037 ; 37.037       ; 4.000          ; Port Rate        ; clk_in ; Rise       ; clk_in                                                                 ;
; 34.550 ; 37.037       ; 2.487          ; Min Period       ; clk_in ; Rise       ; clkrst:u_clkrst|rst_n_inclk                                            ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; sw6       ; clk_in     ; 2.868 ; 3.127 ; Rise       ; clk_in                                                       ;
; sw1       ; clk_in     ; 5.270 ; 5.581 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk_in     ; 5.689 ; 5.954 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw3       ; clk_in     ; 5.648 ; 5.915 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw4       ; clk_in     ; 5.254 ; 5.536 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; sw6       ; clk_in     ; -2.431 ; -2.669 ; Rise       ; clk_in                                                       ;
; sw1       ; clk_in     ; -4.378 ; -4.665 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk_in     ; -4.797 ; -5.051 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw3       ; clk_in     ; -4.756 ; -5.012 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw4       ; clk_in     ; -4.362 ; -4.621 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; FPGA_LED_Test ; clk_in     ; 5.922 ; 6.056 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CE          ; clk_in     ; 5.442 ; 5.346 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CLK         ; clk_in     ; 6.665 ; 6.326 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DC          ; clk_in     ; 6.340 ; 6.183 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DIN         ; clk_in     ; 5.599 ; 5.526 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_a[*]      ; clk_in     ; 5.895 ; 5.571 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_a[0]     ; clk_in     ; 5.895 ; 5.571 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_din[*]    ; clk_in     ; 6.761 ; 6.728 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[0]   ; clk_in     ; 5.617 ; 5.392 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[1]   ; clk_in     ; 5.206 ; 5.086 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[2]   ; clk_in     ; 5.491 ; 5.346 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[3]   ; clk_in     ; 5.522 ; 5.360 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[4]   ; clk_in     ; 6.761 ; 6.728 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[5]   ; clk_in     ; 4.701 ; 4.600 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[6]   ; clk_in     ; 4.893 ; 4.721 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[7]   ; clk_in     ; 5.073 ; 4.901 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_wr        ; clk_in     ; 3.992 ; 4.049 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_din[*]    ; clk_in     ; 6.413 ; 6.454 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[2]   ; clk_in     ; 4.669 ; 4.554 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[3]   ; clk_in     ; 4.683 ; 4.545 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[4]   ; clk_in     ; 4.586 ; 4.447 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[5]   ; clk_in     ; 5.069 ; 4.928 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[6]   ; clk_in     ; 5.114 ; 4.951 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[7]   ; clk_in     ; 6.413 ; 6.454 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_wr        ; clk_in     ; 4.085 ; 4.133 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_din[*]    ; clk_in     ; 5.854 ; 5.677 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[2]   ; clk_in     ; 5.513 ; 5.344 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[3]   ; clk_in     ; 5.515 ; 5.374 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[4]   ; clk_in     ; 5.172 ; 5.064 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[5]   ; clk_in     ; 5.511 ; 5.363 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[6]   ; clk_in     ; 5.854 ; 5.677 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[7]   ; clk_in     ; 5.328 ; 5.500 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_wr        ; clk_in     ; 4.062 ; 4.110 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_wr        ; clk_in     ; 4.035 ; 4.154 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddn      ; clk_in     ; 7.387 ; 7.706 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddp      ; clk_in     ; 7.758 ; 8.136 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_n14v       ; clk_in     ; 5.175 ; 5.263 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_p14v       ; clk_in     ; 5.647 ; 5.754 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgh        ; clk_in     ; 6.937 ; 7.242 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgl        ; clk_in     ; 6.530 ; 6.736 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_1[*]      ; clk_in     ; 4.980 ; 4.790 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[0]     ; clk_in     ; 4.980 ; 4.790 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_2[*]      ; clk_in     ; 5.310 ; 5.075 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[0]     ; clk_in     ; 4.972 ; 4.795 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[1]     ; clk_in     ; 5.310 ; 5.075 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_3[*]      ; clk_in     ; 5.136 ; 4.931 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[0]     ; clk_in     ; 4.993 ; 4.827 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[1]     ; clk_in     ; 5.136 ; 4.931 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_4[*]      ; clk_in     ; 6.437 ; 6.414 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[0]     ; clk_in     ; 6.437 ; 6.414 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[1]     ; clk_in     ; 5.024 ; 4.862 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_5[*]      ; clk_in     ; 5.349 ; 5.134 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[0]     ; clk_in     ; 5.349 ; 5.134 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[1]     ; clk_in     ; 5.280 ; 5.081 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_6[*]      ; clk_in     ; 4.230 ; 4.119 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[0]     ; clk_in     ; 4.224 ; 4.117 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[1]     ; clk_in     ; 4.230 ; 4.119 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_7[*]      ; clk_in     ; 5.004 ; 4.849 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[0]     ; clk_in     ; 4.652 ; 4.522 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[1]     ; clk_in     ; 5.004 ; 4.849 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_8[*]      ; clk_in     ; 5.388 ; 5.190 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[0]     ; clk_in     ; 5.288 ; 5.088 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[1]     ; clk_in     ; 5.388 ; 5.190 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_10[*]     ; clk_in     ; 6.063 ; 5.822 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_10[0]    ; clk_in     ; 6.063 ; 5.822 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en1       ; clk_in     ; 5.978 ; 5.667 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en2       ; clk_in     ; 5.664 ; 5.383 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en3       ; clk_in     ; 5.759 ; 5.500 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en4       ; clk_in     ; 6.185 ; 5.971 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test1  ; clk_in     ; 6.237 ; 6.015 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test2  ; clk_in     ; 6.220 ; 6.006 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; txd           ; clk_in     ; 4.984 ; 4.849 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                          ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; FPGA_LED_Test ; clk_in     ; 5.333 ; 5.463 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CE          ; clk_in     ; 4.865 ; 4.770 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CLK         ; clk_in     ; 6.040 ; 5.711 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DC          ; clk_in     ; 5.728 ; 5.574 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DIN         ; clk_in     ; 5.016 ; 4.944 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_a[*]      ; clk_in     ; 5.301 ; 4.987 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_a[0]     ; clk_in     ; 5.301 ; 4.987 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_din[*]    ; clk_in     ; 4.163 ; 4.064 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[0]   ; clk_in     ; 5.037 ; 4.819 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[1]   ; clk_in     ; 4.647 ; 4.531 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[2]   ; clk_in     ; 4.920 ; 4.779 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[3]   ; clk_in     ; 4.950 ; 4.792 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[4]   ; clk_in     ; 6.194 ; 6.165 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[5]   ; clk_in     ; 4.163 ; 4.064 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[6]   ; clk_in     ; 4.347 ; 4.181 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[7]   ; clk_in     ; 4.518 ; 4.352 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_wr        ; clk_in     ; 3.477 ; 3.533 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_din[*]    ; clk_in     ; 4.046 ; 3.911 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[2]   ; clk_in     ; 4.130 ; 4.018 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[3]   ; clk_in     ; 4.143 ; 4.009 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[4]   ; clk_in     ; 4.046 ; 3.911 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[5]   ; clk_in     ; 4.514 ; 4.377 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[6]   ; clk_in     ; 4.558 ; 4.400 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[7]   ; clk_in     ; 5.862 ; 5.899 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_wr        ; clk_in     ; 3.569 ; 3.616 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_din[*]    ; clk_in     ; 4.614 ; 4.509 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[2]   ; clk_in     ; 4.941 ; 4.778 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[3]   ; clk_in     ; 4.943 ; 4.806 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[4]   ; clk_in     ; 4.614 ; 4.509 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[5]   ; clk_in     ; 4.940 ; 4.796 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[6]   ; clk_in     ; 5.269 ; 5.097 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[7]   ; clk_in     ; 4.762 ; 4.930 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_wr        ; clk_in     ; 3.547 ; 3.594 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_wr        ; clk_in     ; 3.513 ; 3.629 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddn      ; clk_in     ; 6.739 ; 7.047 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddp      ; clk_in     ; 7.095 ; 7.459 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_n14v       ; clk_in     ; 4.610 ; 4.697 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_p14v       ; clk_in     ; 5.068 ; 5.172 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgh        ; clk_in     ; 6.303 ; 6.597 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgl        ; clk_in     ; 5.916 ; 6.116 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_1[*]      ; clk_in     ; 4.423 ; 4.238 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[0]     ; clk_in     ; 4.423 ; 4.238 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_2[*]      ; clk_in     ; 4.415 ; 4.242 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[0]     ; clk_in     ; 4.415 ; 4.242 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[1]     ; clk_in     ; 4.739 ; 4.511 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_3[*]      ; clk_in     ; 4.435 ; 4.272 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[0]     ; clk_in     ; 4.435 ; 4.272 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[1]     ; clk_in     ; 4.573 ; 4.372 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_4[*]      ; clk_in     ; 4.465 ; 4.306 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[0]     ; clk_in     ; 5.880 ; 5.859 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[1]     ; clk_in     ; 4.465 ; 4.306 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_5[*]      ; clk_in     ; 4.711 ; 4.516 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[0]     ; clk_in     ; 4.776 ; 4.567 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[1]     ; clk_in     ; 4.711 ; 4.516 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_6[*]      ; clk_in     ; 3.697 ; 3.590 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[0]     ; clk_in     ; 3.697 ; 3.590 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[1]     ; clk_in     ; 3.702 ; 3.592 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_7[*]      ; clk_in     ; 4.106 ; 3.979 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[0]     ; clk_in     ; 4.106 ; 3.979 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[1]     ; clk_in     ; 4.444 ; 4.293 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_8[*]      ; clk_in     ; 4.717 ; 4.522 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[0]     ; clk_in     ; 4.717 ; 4.522 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[1]     ; clk_in     ; 4.813 ; 4.620 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_10[*]     ; clk_in     ; 5.461 ; 5.226 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_10[0]    ; clk_in     ; 5.461 ; 5.226 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en1       ; clk_in     ; 5.381 ; 5.080 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en2       ; clk_in     ; 5.078 ; 4.806 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en3       ; clk_in     ; 5.170 ; 4.918 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en4       ; clk_in     ; 5.579 ; 5.370 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test1  ; clk_in     ; 5.629 ; 5.413 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test2  ; clk_in     ; 5.613 ; 5.405 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; txd           ; clk_in     ; 4.427 ; 4.295 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                  ;
+------------+-----------------+--------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                   ; Note ;
+------------+-----------------+--------------------------------------------------------------+------+
; 145.22 MHz ; 145.22 MHz      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                   ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.256 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                    ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.383 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                 ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -2.416 ; -4.832        ;
+--------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                 ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 1.809 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 3.218  ; 0.000         ;
; clk_in                                                       ; 18.252 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                           ;
+-------+---------------------------------------+-----------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                       ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-----------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.256 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[6]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.376      ; 7.264      ;
; 0.325 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[0]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.377      ; 7.196      ;
; 0.375 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[4]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.364      ; 7.133      ;
; 0.388 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[4]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.320      ; 7.076      ;
; 0.416 ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|char_reg[6]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.376      ; 7.104      ;
; 0.419 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|char_reg[6]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.376      ; 7.101      ;
; 0.471 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|char_reg[6]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.376      ; 7.049      ;
; 0.485 ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|data_reg[0]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.377      ; 7.036      ;
; 0.486 ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|char_reg[6]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.376      ; 7.034      ;
; 0.488 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[0]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.377      ; 7.033      ;
; 0.523 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|char_reg[6]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.376      ; 6.997      ;
; 0.535 ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|char_reg[4]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.364      ; 6.973      ;
; 0.538 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|char_reg[4]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.364      ; 6.970      ;
; 0.540 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[0]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.377      ; 6.981      ;
; 0.548 ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|data_reg[4]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.320      ; 6.916      ;
; 0.551 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[4]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.320      ; 6.913      ;
; 0.552 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[5]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.320      ; 6.912      ;
; 0.555 ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|data_reg[0]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.377      ; 6.966      ;
; 0.563 ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|data_reg[4]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.320      ; 6.901      ;
; 0.572 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[3]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.313      ; 6.885      ;
; 0.575 ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|char_reg[6]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.376      ; 6.945      ;
; 0.585 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[2]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.327      ; 6.886      ;
; 0.590 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|char_reg[4]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.364      ; 6.918      ;
; 0.591 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[4]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.320      ; 6.873      ;
; 0.592 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[0]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.377      ; 6.929      ;
; 0.605 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[1]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.329      ; 6.868      ;
; 0.605 ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|char_reg[4]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.364      ; 6.903      ;
; 0.627 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[6]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.333      ; 6.850      ;
; 0.630 ; lcd_display:u_lcd_display|cnt3[4]     ; lcd_display:u_lcd_display|char_reg[6]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.376      ; 6.890      ;
; 0.630 ; lcd_display:u_lcd_display|char_reg[1] ; lcd_display:u_lcd_display|data_reg[5]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.134     ; 6.380      ;
; 0.642 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|char_reg[4]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.364      ; 6.866      ;
; 0.655 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[4]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.320      ; 6.809      ;
; 0.684 ; lcd_display:u_lcd_display|char_reg[0] ; lcd_display:u_lcd_display|data_reg[5]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.134     ; 6.326      ;
; 0.693 ; lcd_display:u_lcd_display|cnt3[4]     ; lcd_display:u_lcd_display|data_reg[4]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.320      ; 6.771      ;
; 0.694 ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|char_reg[4]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.364      ; 6.814      ;
; 0.695 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|char_reg[6]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.376      ; 6.825      ;
; 0.697 ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|data_reg[5]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.320      ; 6.767      ;
; 0.699 ; lcd_display:u_lcd_display|cnt3[4]     ; lcd_display:u_lcd_display|data_reg[0]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.377      ; 6.822      ;
; 0.707 ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|data_reg[4]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.320      ; 6.757      ;
; 0.707 ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|data_reg[5]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.320      ; 6.757      ;
; 0.714 ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|data_reg[0]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.377      ; 6.807      ;
; 0.715 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[5]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.320      ; 6.749      ;
; 0.725 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[5]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.320      ; 6.739      ;
; 0.739 ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|data_reg[3]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.313      ; 6.718      ;
; 0.740 ; lcd_display:u_lcd_display|char_reg[3] ; lcd_display:u_lcd_display|data_reg[6]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.121     ; 6.283      ;
; 0.742 ; lcd_display:u_lcd_display|char_reg[0] ; lcd_display:u_lcd_display|data_reg[4]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.134     ; 6.268      ;
; 0.742 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[3]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.313      ; 6.715      ;
; 0.745 ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|data_reg[2]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.327      ; 6.726      ;
; 0.748 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[2]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.327      ; 6.723      ;
; 0.749 ; lcd_display:u_lcd_display|cnt3[4]     ; lcd_display:u_lcd_display|char_reg[4]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.364      ; 6.759      ;
; 0.752 ; lcd_display:u_lcd_display|char_reg[3] ; lcd_display:u_lcd_display|data_reg[5]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.134     ; 6.258      ;
; 0.761 ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|data_reg[3]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.313      ; 6.696      ;
; 0.763 ; lcd_display:u_lcd_display|char_reg[2] ; lcd_display:u_lcd_display|data_reg[6]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.121     ; 6.260      ;
; 0.764 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[0]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.377      ; 6.757      ;
; 0.765 ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|data_reg[1]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.329      ; 6.708      ;
; 0.768 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[1]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.329      ; 6.705      ;
; 0.775 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[7]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.333      ; 6.702      ;
; 0.776 ; lcd_display:u_lcd_display|char_reg[5] ; lcd_display:u_lcd_display|data_reg[5]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.134     ; 6.234      ;
; 0.787 ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|data_reg[6]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.333      ; 6.690      ;
; 0.788 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|char_reg[6]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.376      ; 6.732      ;
; 0.789 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[3]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.313      ; 6.668      ;
; 0.790 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[6]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.333      ; 6.687      ;
; 0.800 ; lcd_display:u_lcd_display|cnt3[15]    ; lcd_display:u_lcd_display|char_reg[6]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.376      ; 6.720      ;
; 0.800 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[2]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.327      ; 6.671      ;
; 0.813 ; lcd_display:u_lcd_display|char_reg[2] ; lcd_display:u_lcd_display|data_reg[4]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.134     ; 6.197      ;
; 0.814 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|char_reg[4]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.364      ; 6.694      ;
; 0.815 ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|data_reg[2]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.327      ; 6.656      ;
; 0.819 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[5]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.320      ; 6.645      ;
; 0.820 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[1]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.329      ; 6.653      ;
; 0.827 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[4]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.320      ; 6.637      ;
; 0.827 ; lcd_display:u_lcd_display|cnt3[4]     ; lcd_display:u_lcd_display|data_reg[5]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.320      ; 6.637      ;
; 0.835 ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|data_reg[1]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.329      ; 6.638      ;
; 0.839 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[3]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.313      ; 6.618      ;
; 0.841 ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|data_reg[6]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.333      ; 6.636      ;
; 0.842 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[6]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.333      ; 6.635      ;
; 0.843 ; lcd_display:u_lcd_display|char_reg[4] ; lcd_display:u_lcd_display|data_reg[4]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.134     ; 6.167      ;
; 0.844 ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|data_reg[5]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.320      ; 6.620      ;
; 0.849 ; lcd_display:u_lcd_display|cnt3[3]     ; lcd_display:u_lcd_display|data_reg[4]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.320      ; 6.615      ;
; 0.852 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[2]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.327      ; 6.619      ;
; 0.855 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[0]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.364      ; 6.653      ;
; 0.856 ; lcd_display:u_lcd_display|char_reg[1] ; lcd_display:u_lcd_display|data_reg[6]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.121     ; 6.167      ;
; 0.857 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[3]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.364      ; 6.651      ;
; 0.857 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[0]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.377      ; 6.664      ;
; 0.858 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[2]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.364      ; 6.650      ;
; 0.858 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[5]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.364      ; 6.650      ;
; 0.859 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[1]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.364      ; 6.649      ;
; 0.862 ; lcd_display:u_lcd_display|cnt3[3]     ; lcd_display:u_lcd_display|char_reg[6]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.376      ; 6.658      ;
; 0.864 ; lcd_display:u_lcd_display|char_reg[1] ; lcd_display:u_lcd_display|data_reg[4]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.134     ; 6.146      ;
; 0.869 ; lcd_display:u_lcd_display|char_reg[5] ; lcd_display:u_lcd_display|data_reg[6]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.121     ; 6.154      ;
; 0.870 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[4]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.320      ; 6.594      ;
; 0.872 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[1]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.329      ; 6.601      ;
; 0.881 ; lcd_display:u_lcd_display|cnt3[8]     ; lcd_display:u_lcd_display|char_reg[6]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.376      ; 6.639      ;
; 0.891 ; lcd_display:u_lcd_display|cnt3[4]     ; lcd_display:u_lcd_display|data_reg[3]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.313      ; 6.566      ;
; 0.893 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|p_back.disp_char    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.322      ; 6.573      ;
; 0.893 ; lcd_display:u_lcd_display|char_reg[2] ; lcd_display:u_lcd_display|data_reg[5]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.134     ; 6.117      ;
; 0.894 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[6]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.333      ; 6.583      ;
; 0.895 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|p_back.clear_screen ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.322      ; 6.571      ;
; 0.898 ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|data_reg[3]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.313      ; 6.559      ;
; 0.904 ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|data_reg[2]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.327      ; 6.567      ;
; 0.907 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|char_reg[4]         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.364      ; 6.601      ;
+-------+---------------------------------------+-----------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.383 ; lcd_display:u_lcd_display|data_reg[0]                ; lcd_display:u_lcd_display|data_reg[0]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.384 ; lcd_display:u_lcd_display|p2.idle                    ; lcd_display:u_lcd_display|p2.idle                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; lcd_display:u_lcd_display|char_reg[3]                ; lcd_display:u_lcd_display|char_reg[3]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; lcd_display:u_lcd_display|char_reg[2]                ; lcd_display:u_lcd_display|char_reg[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; lcd_display:u_lcd_display|char_reg[1]                ; lcd_display:u_lcd_display|char_reg[1]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; lcd_display:u_lcd_display|char_reg[0]                ; lcd_display:u_lcd_display|char_reg[0]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; lcd_display:u_lcd_display|char_reg[4]                ; lcd_display:u_lcd_display|char_reg[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; lcd_display:u_lcd_display|char_reg[5]                ; lcd_display:u_lcd_display|char_reg[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; lcd_display:u_lcd_display|char_reg[6]                ; lcd_display:u_lcd_display|char_reg[6]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.386 ; lcd_display:u_lcd_display|p_back.set_xy              ; lcd_display:u_lcd_display|p_back.set_xy              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.386 ; lcd_display:u_lcd_display|p_back.disp_char           ; lcd_display:u_lcd_display|p_back.disp_char           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.386 ; lcd_display:u_lcd_display|p_back.idle                ; lcd_display:u_lcd_display|p_back.idle                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.386 ; lcd_display:u_lcd_display|p_back.clear_screen        ; lcd_display:u_lcd_display|p_back.clear_screen        ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.386 ; lcd_display:u_lcd_display|lcd_dc                     ; lcd_display:u_lcd_display|lcd_dc                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.402 ; uart:u_uart|cstate.SENDDELAY                         ; uart:u_uart|cstate.SENDDELAY                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart:u_uart|send24bitend                             ; uart:u_uart|send24bitend                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart:u_uart|isEn                                     ; uart:u_uart|isEn                                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_module:u_tx_module|tx_bit[1]                      ; tx_module:u_tx_module|tx_bit[1]                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_module:u_tx_module|txd                            ; tx_module:u_tx_module|txd                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_display:u_lcd_display|p.00                       ; lcd_display:u_lcd_display|p.00                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_display:u_lcd_display|p.clk_h                    ; lcd_display:u_lcd_display|p.clk_h                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_display:u_lcd_display|p2.shift_data1             ; lcd_display:u_lcd_display|p2.shift_data1             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_display:u_lcd_display|cnt2[1]                    ; lcd_display:u_lcd_display|cnt2[1]                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_display:u_lcd_display|cnt2[2]                    ; lcd_display:u_lcd_display|cnt2[2]                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_display:u_lcd_display|lcd_ce                     ; lcd_display:u_lcd_display|lcd_ce                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_display:u_lcd_display|x_reg[0]                   ; lcd_display:u_lcd_display|x_reg[0]                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_display:u_lcd_display|lcd_din                    ; lcd_display:u_lcd_display|lcd_din                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1ms  ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1ms  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[3]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u1_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u1_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[9]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[8]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[10] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[11] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[4]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[6]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[5]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[7]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[3]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[12] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[13] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[14] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[15] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1ms  ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1ms  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tgen:u_tgen|r_data[0]                                ; tgen:u_tgen|r_data[0]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tgen:u_tgen|g_data[0]                                ; tgen:u_tgen|g_data[0]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|en_p14v                              ; switch:u_switch|en_p14v                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|en_gvddp                             ; switch:u_switch|en_gvddp                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|mux_en1                              ; switch:u_switch|mux_en1                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tgen:u_tgen|da1_a[0]                                 ; tgen:u_tgen|da1_a[0]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|timer:u0_timer|pulse_1us             ; switch:u_switch|timer:u0_timer|pulse_1us             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|timer:u0_timer|pulse_1ms             ; switch:u_switch|timer:u0_timer|pulse_1ms             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; tx_module:u_tx_module|tx_rdy                         ; tx_module:u_tx_module|tx_rdy                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u2_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|dis_sn[0]                            ; switch:u_switch|dis_sn[0]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tgen:u_tgen|cs_ctrl.GRST                             ; tgen:u_tgen|cs_ctrl.GRST                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tgen:u_tgen|num_vdiv64[0]                            ; tgen:u_tgen|num_vdiv64[0]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u0_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1ms  ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1ms  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[3]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[4]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[5]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[6]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[8]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[9]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[10] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[11] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[12] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[13] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[14] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[15] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[7]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[4]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[6]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[7]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[8]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[9]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[10] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[11] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[12] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[13] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[14] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[15] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[5]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1ms  ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1ms  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[3]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[4]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[5]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[6]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[7]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[8]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[9]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[10] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[11] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[12] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[13] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                       ;
+--------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                               ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -2.416 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys_p1                          ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.194        ; -1.143     ; 1.439      ;
; -2.416 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys                             ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.194        ; -1.143     ; 1.439      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[3]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.575     ; 2.925      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[4]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.575     ; 2.925      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[5]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.575     ; 2.925      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[6]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.575     ; 2.925      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[8]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.575     ; 2.925      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[9]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.575     ; 2.925      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[10]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.575     ; 2.925      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[11]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.575     ; 2.925      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[12]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.575     ; 2.925      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[13]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.575     ; 2.925      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[14]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.575     ; 2.925      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[15]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.575     ; 2.925      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[7]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.575     ; 2.925      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|pulse_1us              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.569     ; 2.931      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|pulse_1ms              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.569     ; 2.931      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|tpulse                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.569     ; 2.931      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[0]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.573     ; 2.927      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[1]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.573     ; 2.927      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[2]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.573     ; 2.927      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[3]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.573     ; 2.927      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[4]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.573     ; 2.927      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[5]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.573     ; 2.927      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[6]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.573     ; 2.927      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[7]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.573     ; 2.927      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[8]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.573     ; 2.927      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[9]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.573     ; 2.927      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[10]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.573     ; 2.927      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[11]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.573     ; 2.927      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[12]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.573     ; 2.927      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[13]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.573     ; 2.927      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[14]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.573     ; 2.927      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[15]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.573     ; 2.927      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|tpulse      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|s_out                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|s_in_d3                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|t_cnt_en    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[0]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[1]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[2]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1us   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[0]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[1]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[2]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[3]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[4]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[5]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[6]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[7]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[8]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[9]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[10]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[11]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[12]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[13]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[14]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[15]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1ms   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[0]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[1]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[2]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[3]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|tpulse      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|s_out                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|s_in_d1                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|s_in_d2                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|s_in_d3                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|s_out                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.552     ; 2.948      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[2]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.557     ; 2.943      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[4]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.557     ; 2.943      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[0]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.557     ; 2.943      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[1]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.557     ; 2.943      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[4]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.557     ; 2.943      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[5]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.557     ; 2.943      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[3]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.557     ; 2.943      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[2]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.557     ; 2.943      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[6]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.557     ; 2.943      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|trig_lock_timer                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.557     ; 2.943      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|t_cnt_en    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.554     ; 2.946      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[9]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.551     ; 2.949      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[8]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.551     ; 2.949      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[10]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.551     ; 2.949      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[11]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.551     ; 2.949      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[4]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.551     ; 2.949      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[6]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.551     ; 2.949      ;
; 3.644  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[5]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.551     ; 2.949      ;
+--------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                       ;
+-------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                               ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 1.809 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys_p1                          ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -0.119       ; -0.630     ; 1.335      ;
; 1.809 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys                             ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -0.119       ; -0.630     ; 1.335      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|t_cnt_en    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.382     ; 2.744      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1us   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.382     ; 2.744      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1ms   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.382     ; 2.744      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[0]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.382     ; 2.744      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[1]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.382     ; 2.744      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[2]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.382     ; 2.744      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[4]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.380     ; 2.746      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[6]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.380     ; 2.746      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[7]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.380     ; 2.746      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[8]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.380     ; 2.746      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[9]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.380     ; 2.746      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[10]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.380     ; 2.746      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[11]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.380     ; 2.746      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[12]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.380     ; 2.746      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[13]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.380     ; 2.746      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[14]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.380     ; 2.746      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[15]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.380     ; 2.746      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[5]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.380     ; 2.746      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[0]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 2.740      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[1]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 2.740      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[2]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 2.740      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[3]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 2.740      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[4]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 2.740      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[5]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 2.740      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[6]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 2.740      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[7]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 2.740      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[8]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 2.740      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[9]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 2.740      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[10]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 2.740      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[11]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 2.740      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[12]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 2.740      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[13]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 2.740      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[14]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 2.740      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[15]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 2.740      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|len_pwr_timer[3]                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.381     ; 2.745      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|len_pwr_timer[8]                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.381     ; 2.745      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|t_cnt_en               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.381     ; 2.745      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[0]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.384     ; 2.742      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[1]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.384     ; 2.742      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[2]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.384     ; 2.742      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[3]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.384     ; 2.742      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[4]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.384     ; 2.742      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[5]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.384     ; 2.742      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[6]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.384     ; 2.742      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[7]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.384     ; 2.742      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[8]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.384     ; 2.742      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[9]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.384     ; 2.742      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[10]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.384     ; 2.742      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[11]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.384     ; 2.742      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[12]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.384     ; 2.742      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[13]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.384     ; 2.742      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[14]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.384     ; 2.742      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[15]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.384     ; 2.742      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|pulse_1us              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.381     ; 2.745      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|pulse_1ms              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.381     ; 2.745      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[0]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.381     ; 2.745      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[1]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.381     ; 2.745      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[2]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.381     ; 2.745      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[3]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.381     ; 2.745      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[4]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.381     ; 2.745      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[5]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.381     ; 2.745      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[6]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.381     ; 2.745      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[7]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.381     ; 2.745      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[8]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.381     ; 2.745      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[9]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.381     ; 2.745      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[10]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.381     ; 2.745      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[11]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.381     ; 2.745      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[12]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.381     ; 2.745      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[13]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.381     ; 2.745      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[14]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.381     ; 2.745      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[15]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.381     ; 2.745      ;
; 2.931 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|tpulse                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.381     ; 2.745      ;
; 2.932 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|s_in_d1                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.384     ; 2.743      ;
; 2.932 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|s_in_d2                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.384     ; 2.743      ;
; 2.932 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|s_in_d3                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.384     ; 2.743      ;
; 2.932 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[0]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.382     ; 2.745      ;
; 2.932 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[1]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.382     ; 2.745      ;
; 2.932 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[2]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.382     ; 2.745      ;
; 2.932 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.382     ; 2.745      ;
; 2.932 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.382     ; 2.745      ;
; 2.932 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.382     ; 2.745      ;
; 2.932 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.382     ; 2.745      ;
; 2.932 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.382     ; 2.745      ;
; 2.932 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.382     ; 2.745      ;
; 2.932 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.382     ; 2.745      ;
; 2.932 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.382     ; 2.745      ;
; 2.932 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.382     ; 2.745      ;
; 2.932 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.382     ; 2.745      ;
; 2.932 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.382     ; 2.745      ;
; 2.932 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.382     ; 2.745      ;
; 2.932 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.382     ; 2.745      ;
; 2.932 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[3]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 2.744      ;
; 2.932 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[4]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 2.744      ;
; 2.932 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[5]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 2.744      ;
; 2.932 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[6]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 2.744      ;
; 2.932 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[8]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 2.744      ;
; 2.932 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[9]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 2.744      ;
; 2.932 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[10]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 2.744      ;
+-------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------+
; 3.218 ; 3.434        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[3]                 ;
; 3.221 ; 3.437        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[1]                 ;
; 3.221 ; 3.437        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|lcd_dc                      ;
; 3.221 ; 3.437        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p_back.clear_screen         ;
; 3.221 ; 3.437        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p_back.disp_char            ;
; 3.221 ; 3.437        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p_back.idle                 ;
; 3.221 ; 3.437        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p_back.set_xy               ;
; 3.222 ; 3.438        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[2]                 ;
; 3.223 ; 3.439        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[0]                 ;
; 3.223 ; 3.439        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[1]                 ;
; 3.223 ; 3.439        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[2]                 ;
; 3.223 ; 3.439        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[3]                 ;
; 3.223 ; 3.439        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[4]                 ;
; 3.223 ; 3.439        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[5]                 ;
; 3.223 ; 3.439        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[4]                 ;
; 3.223 ; 3.439        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[5]                 ;
; 3.223 ; 3.439        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p2.clear_screen             ;
; 3.223 ; 3.439        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p2.disp_char                ;
; 3.223 ; 3.439        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p2.idle                     ;
; 3.223 ; 3.439        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p2.set_xy                   ;
; 3.224 ; 3.440        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[0]                 ;
; 3.224 ; 3.440        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p2.shift_data               ;
; 3.226 ; 3.442        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clkrst:u_clkrst|rst_n_sys                             ;
; 3.226 ; 3.442        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clkrst:u_clkrst|rst_n_sys_p1                          ;
; 3.227 ; 3.443        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[6]                 ;
; 3.227 ; 3.443        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[6]                 ;
; 3.227 ; 3.443        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[7]                 ;
; 3.268 ; 3.484        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[0]             ;
; 3.268 ; 3.484        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[10]            ;
; 3.268 ; 3.484        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[11]            ;
; 3.268 ; 3.484        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[12]            ;
; 3.268 ; 3.484        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[13]            ;
; 3.268 ; 3.484        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[14]            ;
; 3.268 ; 3.484        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[15]            ;
; 3.268 ; 3.484        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[1]             ;
; 3.268 ; 3.484        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[2]             ;
; 3.268 ; 3.484        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[3]             ;
; 3.268 ; 3.484        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[4]             ;
; 3.268 ; 3.484        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[5]             ;
; 3.268 ; 3.484        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[6]             ;
; 3.268 ; 3.484        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[7]             ;
; 3.268 ; 3.484        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[8]             ;
; 3.268 ; 3.484        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[9]             ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|x_reg[0]                    ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|FPGA_LED_Test                         ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|s_in_d1                    ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|s_in_d2                    ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|s_in_d3                    ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[0]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[10] ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[11] ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[12] ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[13] ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[14] ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[15] ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[1]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[2]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[3]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[4]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[5]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[6]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[7]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[8]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[9]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[0]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[1]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[2]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1ms   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1us   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|t_cnt_en    ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|s_in_d1                    ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|s_in_d2                    ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|s_in_d3                    ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[10]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[11]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[12]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[13]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[14]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[15]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[4]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[5]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[6]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[7]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[8]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[9]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[10]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[11]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[12]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[13]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[14]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[15]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[3]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[4]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[5]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[6]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[7]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[8]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[9]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|t_cnt_en    ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|tpulse      ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_in'                                                                                                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------+
; 18.252 ; 18.436       ; 0.184          ; Low Pulse Width  ; clk_in ; Rise       ; clkrst:u_clkrst|rst_n_inclk                                            ;
; 18.382 ; 18.382       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|rst_n_inclk|clk                                               ;
; 18.384 ; 18.600       ; 0.216          ; High Pulse Width ; clk_in ; Rise       ; clkrst:u_clkrst|rst_n_inclk                                            ;
; 18.423 ; 18.423       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 18.423 ; 18.423       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 18.481 ; 18.481       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; clk_in~input|o                                                         ;
; 18.506 ; 18.506       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; clk_in~input|i                                                         ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; clk_in~input|i                                                         ;
; 18.530 ; 18.530       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.556 ; 18.556       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; clk_in~input|o                                                         ;
; 18.613 ; 18.613       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 18.613 ; 18.613       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 18.651 ; 18.651       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|rst_n_inclk|clk                                               ;
; 33.037 ; 37.037       ; 4.000          ; Port Rate        ; clk_in ; Rise       ; clk_in                                                                 ;
; 34.550 ; 37.037       ; 2.487          ; Min Period       ; clk_in ; Rise       ; clkrst:u_clkrst|rst_n_inclk                                            ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; sw6       ; clk_in     ; 2.531 ; 2.656 ; Rise       ; clk_in                                                       ;
; sw1       ; clk_in     ; 4.649 ; 4.798 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk_in     ; 5.047 ; 5.130 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw3       ; clk_in     ; 5.006 ; 5.099 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw4       ; clk_in     ; 4.639 ; 4.747 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; sw6       ; clk_in     ; -2.139 ; -2.251 ; Rise       ; clk_in                                                       ;
; sw1       ; clk_in     ; -3.857 ; -3.992 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk_in     ; -4.254 ; -4.337 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw3       ; clk_in     ; -4.215 ; -4.306 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw4       ; clk_in     ; -3.846 ; -3.943 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; FPGA_LED_Test ; clk_in     ; 5.771 ; 6.047 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CE          ; clk_in     ; 5.451 ; 5.200 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CLK         ; clk_in     ; 6.633 ; 6.123 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DC          ; clk_in     ; 6.295 ; 5.973 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DIN         ; clk_in     ; 5.593 ; 5.360 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_a[*]      ; clk_in     ; 5.901 ; 5.437 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_a[0]     ; clk_in     ; 5.901 ; 5.437 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_din[*]    ; clk_in     ; 6.784 ; 6.623 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[0]   ; clk_in     ; 5.632 ; 5.250 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[1]   ; clk_in     ; 5.222 ; 5.022 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[2]   ; clk_in     ; 5.502 ; 5.231 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[3]   ; clk_in     ; 5.541 ; 5.247 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[4]   ; clk_in     ; 6.784 ; 6.623 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[5]   ; clk_in     ; 4.743 ; 4.563 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[6]   ; clk_in     ; 4.951 ; 4.673 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[7]   ; clk_in     ; 5.109 ; 4.833 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_wr        ; clk_in     ; 4.018 ; 4.105 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_din[*]    ; clk_in     ; 6.358 ; 6.484 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[2]   ; clk_in     ; 4.716 ; 4.523 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[3]   ; clk_in     ; 4.739 ; 4.515 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[4]   ; clk_in     ; 4.632 ; 4.416 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[5]   ; clk_in     ; 5.090 ; 4.872 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[6]   ; clk_in     ; 5.137 ; 4.900 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[7]   ; clk_in     ; 6.358 ; 6.484 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_wr        ; clk_in     ; 4.109 ; 4.187 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_din[*]    ; clk_in     ; 5.852 ; 5.555 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[2]   ; clk_in     ; 5.528 ; 5.239 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[3]   ; clk_in     ; 5.531 ; 5.270 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[4]   ; clk_in     ; 5.201 ; 4.978 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[5]   ; clk_in     ; 5.529 ; 5.250 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[6]   ; clk_in     ; 5.852 ; 5.555 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[7]   ; clk_in     ; 5.230 ; 5.517 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_wr        ; clk_in     ; 4.089 ; 4.167 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_wr        ; clk_in     ; 4.044 ; 4.221 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddn      ; clk_in     ; 7.128 ; 7.632 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddp      ; clk_in     ; 7.459 ; 8.039 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_n14v       ; clk_in     ; 5.080 ; 5.282 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_p14v       ; clk_in     ; 5.518 ; 5.747 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgh        ; clk_in     ; 6.687 ; 7.195 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgl        ; clk_in     ; 6.338 ; 6.694 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_1[*]      ; clk_in     ; 5.003 ; 4.710 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[0]     ; clk_in     ; 5.003 ; 4.710 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_2[*]      ; clk_in     ; 5.306 ; 4.997 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[0]     ; clk_in     ; 4.998 ; 4.727 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[1]     ; clk_in     ; 5.306 ; 4.997 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_3[*]      ; clk_in     ; 5.169 ; 4.846 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[0]     ; clk_in     ; 5.000 ; 4.780 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[1]     ; clk_in     ; 5.169 ; 4.846 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_4[*]      ; clk_in     ; 6.446 ; 6.361 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[0]     ; clk_in     ; 6.446 ; 6.361 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[1]     ; clk_in     ; 5.028 ; 4.813 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_5[*]      ; clk_in     ; 5.363 ; 5.052 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[0]     ; clk_in     ; 5.363 ; 5.052 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[1]     ; clk_in     ; 5.292 ; 5.001 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_6[*]      ; clk_in     ; 4.274 ; 4.115 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[0]     ; clk_in     ; 4.268 ; 4.112 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[1]     ; clk_in     ; 4.274 ; 4.115 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_7[*]      ; clk_in     ; 5.039 ; 4.784 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[0]     ; clk_in     ; 4.693 ; 4.492 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[1]     ; clk_in     ; 5.039 ; 4.784 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_8[*]      ; clk_in     ; 5.371 ; 5.095 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[0]     ; clk_in     ; 5.305 ; 4.988 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[1]     ; clk_in     ; 5.371 ; 5.095 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_10[*]     ; clk_in     ; 6.053 ; 5.656 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_10[0]    ; clk_in     ; 6.053 ; 5.656 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en1       ; clk_in     ; 5.958 ; 5.503 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en2       ; clk_in     ; 5.645 ; 5.249 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en3       ; clk_in     ; 5.741 ; 5.360 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en4       ; clk_in     ; 6.149 ; 5.775 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test1  ; clk_in     ; 6.201 ; 5.825 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test2  ; clk_in     ; 6.184 ; 5.811 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; txd           ; clk_in     ; 5.027 ; 4.769 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                          ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; FPGA_LED_Test ; clk_in     ; 5.252 ; 5.519 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CE          ; clk_in     ; 4.938 ; 4.694 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CLK         ; clk_in     ; 6.072 ; 5.580 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DC          ; clk_in     ; 5.749 ; 5.437 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DIN         ; clk_in     ; 5.074 ; 4.848 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_a[*]      ; clk_in     ; 5.370 ; 4.922 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_a[0]     ; clk_in     ; 5.370 ; 4.922 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_din[*]    ; clk_in     ; 4.266 ; 4.091 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[0]   ; clk_in     ; 5.116 ; 4.746 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[1]   ; clk_in     ; 4.727 ; 4.533 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[2]   ; clk_in     ; 4.994 ; 4.732 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[3]   ; clk_in     ; 5.032 ; 4.748 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[4]   ; clk_in     ; 6.280 ; 6.128 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[5]   ; clk_in     ; 4.266 ; 4.091 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[6]   ; clk_in     ; 4.465 ; 4.197 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[7]   ; clk_in     ; 4.618 ; 4.351 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_wr        ; clk_in     ; 3.565 ; 3.651 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_din[*]    ; clk_in     ; 4.155 ; 3.945 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[2]   ; clk_in     ; 4.240 ; 4.052 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[3]   ; clk_in     ; 4.261 ; 4.045 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[4]   ; clk_in     ; 4.155 ; 3.945 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[5]   ; clk_in     ; 4.598 ; 4.388 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[6]   ; clk_in     ; 4.643 ; 4.414 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[7]   ; clk_in     ; 5.874 ; 5.992 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_wr        ; clk_in     ; 3.656 ; 3.733 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_din[*]    ; clk_in     ; 4.706 ; 4.491 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[2]   ; clk_in     ; 5.019 ; 4.740 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[3]   ; clk_in     ; 5.022 ; 4.770 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[4]   ; clk_in     ; 4.706 ; 4.491 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[5]   ; clk_in     ; 5.021 ; 4.752 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[6]   ; clk_in     ; 5.331 ; 5.045 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[7]   ; clk_in     ; 4.733 ; 5.010 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_wr        ; clk_in     ; 3.637 ; 3.714 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_wr        ; clk_in     ; 3.587 ; 3.759 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddn      ; clk_in     ; 6.554 ; 7.040 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddp      ; clk_in     ; 6.872 ; 7.431 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_n14v       ; clk_in     ; 4.583 ; 4.779 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_p14v       ; clk_in     ; 5.008 ; 5.230 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgh        ; clk_in     ; 6.128 ; 6.617 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgl        ; clk_in     ; 5.796 ; 6.140 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_1[*]      ; clk_in     ; 4.509 ; 4.225 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[0]     ; clk_in     ; 4.509 ; 4.225 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_2[*]      ; clk_in     ; 4.504 ; 4.241 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[0]     ; clk_in     ; 4.504 ; 4.241 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[1]     ; clk_in     ; 4.800 ; 4.500 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_3[*]      ; clk_in     ; 4.507 ; 4.292 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[0]     ; clk_in     ; 4.507 ; 4.292 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[1]     ; clk_in     ; 4.668 ; 4.354 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_4[*]      ; clk_in     ; 4.533 ; 4.323 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[0]     ; clk_in     ; 5.952 ; 5.872 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[1]     ; clk_in     ; 4.533 ; 4.323 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_5[*]      ; clk_in     ; 4.786 ; 4.504 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[0]     ; clk_in     ; 4.854 ; 4.553 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[1]     ; clk_in     ; 4.786 ; 4.504 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_6[*]      ; clk_in     ; 3.802 ; 3.650 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[0]     ; clk_in     ; 3.802 ; 3.650 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[1]     ; clk_in     ; 3.808 ; 3.653 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_7[*]      ; clk_in     ; 4.210 ; 4.014 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[0]     ; clk_in     ; 4.210 ; 4.014 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[1]     ; clk_in     ; 4.542 ; 4.294 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_8[*]      ; clk_in     ; 4.797 ; 4.491 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[0]     ; clk_in     ; 4.797 ; 4.491 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[1]     ; clk_in     ; 4.861 ; 4.593 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_10[*]     ; clk_in     ; 5.515 ; 5.132 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_10[0]    ; clk_in     ; 5.515 ; 5.132 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en1       ; clk_in     ; 5.426 ; 4.986 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en2       ; clk_in     ; 5.125 ; 4.741 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en3       ; clk_in     ; 5.216 ; 4.847 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en4       ; clk_in     ; 5.608 ; 5.246 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test1  ; clk_in     ; 5.659 ; 5.294 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test2  ; clk_in     ; 5.643 ; 5.281 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; txd           ; clk_in     ; 4.531 ; 4.281 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                   ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 4.035 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                    ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.179 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                 ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -1.292 ; -2.584        ;
+--------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                 ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 1.019 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 3.350  ; 0.000         ;
; clk_in                                                       ; 17.959 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                   ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 4.035 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.155      ; 3.249      ;
; 4.071 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.147      ; 3.205      ;
; 4.072 ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.155      ; 3.212      ;
; 4.077 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.154      ; 3.206      ;
; 4.087 ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.155      ; 3.197      ;
; 4.095 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.155      ; 3.189      ;
; 4.095 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.155      ; 3.189      ;
; 4.108 ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|char_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.147      ; 3.168      ;
; 4.114 ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.154      ; 3.169      ;
; 4.116 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.132      ; 3.145      ;
; 4.123 ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|char_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.147      ; 3.153      ;
; 4.129 ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.154      ; 3.154      ;
; 4.131 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|char_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.147      ; 3.145      ;
; 4.131 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|char_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.147      ; 3.145      ;
; 4.137 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.154      ; 3.146      ;
; 4.137 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.154      ; 3.146      ;
; 4.143 ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.132      ; 3.118      ;
; 4.144 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.132      ; 3.117      ;
; 4.146 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.155      ; 3.138      ;
; 4.151 ; lcd_display:u_lcd_display|cnt3[4]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.155      ; 3.133      ;
; 4.153 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.128      ; 3.104      ;
; 4.153 ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.132      ; 3.108      ;
; 4.157 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.132      ; 3.104      ;
; 4.158 ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.155      ; 3.126      ;
; 4.158 ; tgen:u_tgen|hcnt[8]                   ; tgen:u_tgen|da1_din[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.041     ; 2.930      ;
; 4.171 ; lcd_display:u_lcd_display|char_reg[3] ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.049     ; 2.909      ;
; 4.172 ; tgen:u_tgen|hcnt[8]                   ; tgen:u_tgen|da1_din[1]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.050     ; 2.907      ;
; 4.174 ; lcd_display:u_lcd_display|char_reg[1] ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 2.897      ;
; 4.174 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.132      ; 3.087      ;
; 4.180 ; lcd_display:u_lcd_display|char_reg[2] ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.049     ; 2.900      ;
; 4.182 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|char_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.147      ; 3.094      ;
; 4.187 ; lcd_display:u_lcd_display|cnt3[4]     ; lcd_display:u_lcd_display|char_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.147      ; 3.089      ;
; 4.188 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.154      ; 3.095      ;
; 4.193 ; lcd_display:u_lcd_display|cnt3[4]     ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.154      ; 3.090      ;
; 4.194 ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|char_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.147      ; 3.082      ;
; 4.201 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.138      ; 3.066      ;
; 4.208 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.141      ; 3.062      ;
; 4.211 ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.132      ; 3.050      ;
; 4.214 ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.154      ; 3.069      ;
; 4.214 ; lcd_display:u_lcd_display|char_reg[0] ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 2.857      ;
; 4.216 ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.132      ; 3.045      ;
; 4.217 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.132      ; 3.044      ;
; 4.220 ; lcd_display:u_lcd_display|cnt3[4]     ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.132      ; 3.041      ;
; 4.222 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.132      ; 3.039      ;
; 4.222 ; lcd_display:u_lcd_display|char_reg[5] ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.049     ; 2.858      ;
; 4.226 ; tgen:u_tgen|hcnt[8]                   ; tgen:u_tgen|da1_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.050     ; 2.853      ;
; 4.226 ; tgen:u_tgen|hcnt[8]                   ; tgen:u_tgen|da1_din[6]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.050     ; 2.853      ;
; 4.227 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.138      ; 3.040      ;
; 4.228 ; lcd_display:u_lcd_display|char_reg[0] ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 2.843      ;
; 4.230 ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.141      ; 3.040      ;
; 4.230 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.132      ; 3.031      ;
; 4.231 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.155      ; 3.053      ;
; 4.231 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.141      ; 3.039      ;
; 4.235 ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.128      ; 3.022      ;
; 4.236 ; lcd_display:u_lcd_display|char_reg[2] ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 2.835      ;
; 4.236 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.128      ; 3.021      ;
; 4.237 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.155      ; 3.047      ;
; 4.238 ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.138      ; 3.029      ;
; 4.239 ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.132      ; 3.022      ;
; 4.240 ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.128      ; 3.017      ;
; 4.242 ; lcd_display:u_lcd_display|char_reg[4] ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.059     ; 2.828      ;
; 4.244 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.141      ; 3.026      ;
; 4.246 ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.141      ; 3.024      ;
; 4.249 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.128      ; 3.008      ;
; 4.249 ; tgen:u_tgen|hcnt[8]                   ; tgen:u_tgen|da1_din[7]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.049     ; 2.831      ;
; 4.253 ; lcd_display:u_lcd_display|char_reg[4] ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.063     ; 2.813      ;
; 4.253 ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.138      ; 3.014      ;
; 4.255 ; tgen:u_tgen|hcnt[8]                   ; tgen:u_tgen|da1_din[3]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.041     ; 2.833      ;
; 4.258 ; lcd_display:u_lcd_display|cnt3[3]     ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.132      ; 3.003      ;
; 4.260 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.138      ; 3.007      ;
; 4.261 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.138      ; 3.006      ;
; 4.264 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.128      ; 2.993      ;
; 4.264 ; lcd_display:u_lcd_display|char_reg[5] ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 2.807      ;
; 4.264 ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.138      ; 3.003      ;
; 4.267 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|char_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.147      ; 3.009      ;
; 4.270 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[7] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.141      ; 3.000      ;
; 4.271 ; lcd_display:u_lcd_display|char_reg[1] ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.049     ; 2.809      ;
; 4.273 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.154      ; 3.010      ;
; 4.273 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|char_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.147      ; 3.003      ;
; 4.273 ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.138      ; 2.994      ;
; 4.274 ; lcd_display:u_lcd_display|cnt3[15]    ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.155      ; 3.010      ;
; 4.274 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.138      ; 2.993      ;
; 4.275 ; lcd_display:u_lcd_display|cnt3[3]     ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.154      ; 3.008      ;
; 4.277 ; lcd_display:u_lcd_display|char_reg[3] ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 2.794      ;
; 4.279 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.154      ; 3.004      ;
; 4.285 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.132      ; 2.976      ;
; 4.286 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.147      ; 2.990      ;
; 4.286 ; lcd_display:u_lcd_display|cnt3[2]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.155      ; 2.998      ;
; 4.287 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.138      ; 2.980      ;
; 4.288 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.147      ; 2.988      ;
; 4.290 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.147      ; 2.986      ;
; 4.290 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.147      ; 2.986      ;
; 4.290 ; lcd_display:u_lcd_display|cnt3[4]     ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.132      ; 2.971      ;
; 4.291 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.132      ; 2.970      ;
; 4.292 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.147      ; 2.984      ;
; 4.292 ; lcd_display:u_lcd_display|char_reg[0] ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.052     ; 2.785      ;
; 4.292 ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|data_reg[7] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.141      ; 2.978      ;
; 4.293 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[7] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.141      ; 2.977      ;
; 4.295 ; lcd_display:u_lcd_display|cnt3[3]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.155      ; 2.989      ;
; 4.297 ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.132      ; 2.964      ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.179 ; lcd_display:u_lcd_display|p_back.set_xy              ; lcd_display:u_lcd_display|p_back.set_xy              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; lcd_display:u_lcd_display|p_back.disp_char           ; lcd_display:u_lcd_display|p_back.disp_char           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; lcd_display:u_lcd_display|p_back.idle                ; lcd_display:u_lcd_display|p_back.idle                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; lcd_display:u_lcd_display|p2.idle                    ; lcd_display:u_lcd_display|p2.idle                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; lcd_display:u_lcd_display|p_back.clear_screen        ; lcd_display:u_lcd_display|p_back.clear_screen        ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; lcd_display:u_lcd_display|char_reg[4]                ; lcd_display:u_lcd_display|char_reg[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; lcd_display:u_lcd_display|char_reg[6]                ; lcd_display:u_lcd_display|char_reg[6]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; lcd_display:u_lcd_display|data_reg[0]                ; lcd_display:u_lcd_display|data_reg[0]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; lcd_display:u_lcd_display|char_reg[3]                ; lcd_display:u_lcd_display|char_reg[3]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lcd_display:u_lcd_display|char_reg[2]                ; lcd_display:u_lcd_display|char_reg[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lcd_display:u_lcd_display|char_reg[1]                ; lcd_display:u_lcd_display|char_reg[1]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lcd_display:u_lcd_display|char_reg[0]                ; lcd_display:u_lcd_display|char_reg[0]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lcd_display:u_lcd_display|char_reg[5]                ; lcd_display:u_lcd_display|char_reg[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lcd_display:u_lcd_display|lcd_dc                     ; lcd_display:u_lcd_display|lcd_dc                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.186 ; clkrst:u_clkrst|rst_n_sys_p1                         ; clkrst:u_clkrst|rst_n_sys                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; switch:u_switch|glf:u2_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u2_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; switch:u_switch|dis_sn[0]                            ; switch:u_switch|dis_sn[0]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[3]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; tx_module:u_tx_module|tx_rdy                         ; tx_module:u_tx_module|tx_rdy                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|cstate.SENDDELAY                         ; uart:u_uart|cstate.SENDDELAY                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|send24bitend                             ; uart:u_uart|send24bitend                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|isEn                                     ; uart:u_uart|isEn                                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tx_module:u_tx_module|tx_bit[1]                      ; tx_module:u_tx_module|tx_bit[1]                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tx_module:u_tx_module|txd                            ; tx_module:u_tx_module|txd                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_display:u_lcd_display|p.00                       ; lcd_display:u_lcd_display|p.00                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_display:u_lcd_display|p.clk_h                    ; lcd_display:u_lcd_display|p.clk_h                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_display:u_lcd_display|p2.shift_data1             ; lcd_display:u_lcd_display|p2.shift_data1             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_display:u_lcd_display|cnt2[1]                    ; lcd_display:u_lcd_display|cnt2[1]                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_display:u_lcd_display|cnt2[2]                    ; lcd_display:u_lcd_display|cnt2[2]                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_display:u_lcd_display|lcd_ce                     ; lcd_display:u_lcd_display|lcd_ce                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_display:u_lcd_display|x_reg[0]                   ; lcd_display:u_lcd_display|x_reg[0]                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_display:u_lcd_display|lcd_din                    ; lcd_display:u_lcd_display|lcd_din                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1ms  ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1ms  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[3]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u1_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[9]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[8]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[10] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[11] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[4]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[6]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[5]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[7]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[12] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[13] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[14] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[15] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1ms  ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1ms  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tgen:u_tgen|cs_ctrl.GRST                             ; tgen:u_tgen|cs_ctrl.GRST                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tgen:u_tgen|r_data[0]                                ; tgen:u_tgen|r_data[0]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tgen:u_tgen|g_data[0]                                ; tgen:u_tgen|g_data[0]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|en_p14v                              ; switch:u_switch|en_p14v                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|en_gvddp                             ; switch:u_switch|en_gvddp                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|mux_en1                              ; switch:u_switch|mux_en1                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u0_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u0_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1ms  ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1ms  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[3]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[4]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[5]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[6]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[8]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[9]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[10] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[11] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[12] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[13] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[14] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[15] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[7]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|timer:u0_timer|pulse_1us             ; switch:u_switch|timer:u0_timer|pulse_1us             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|timer:u0_timer|pulse_1ms             ; switch:u_switch|timer:u0_timer|pulse_1ms             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|igr_sw                               ; switch:u_switch|igr_sw                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|len_pwr_timer[8]                     ; switch:u_switch|len_pwr_timer[8]                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|timer:u1_timer|t_cnt_en              ; switch:u_switch|timer:u1_timer|t_cnt_en              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|timer:u1_timer|pulse_1us             ; switch:u_switch|timer:u1_timer|pulse_1us             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|timer:u1_timer|pulse_1ms             ; switch:u_switch|timer:u1_timer|pulse_1ms             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|FPGA_LED_Test                        ; switch:u_switch|FPGA_LED_Test                        ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; tgen:u_tgen|num_vdiv64[0]                            ; tgen:u_tgen|num_vdiv64[0]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; tgen:u_tgen|da1_a[0]                                 ; tgen:u_tgen|da1_a[0]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[4]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[6]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[7]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[8]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[9]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[10] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[11] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[12] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[13] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[14] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[15] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[5]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u3_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u3_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1ms  ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1ms  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[3]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[4]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[5]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                      ;
+--------+-----------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                              ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -1.292 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys_p1                         ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.194        ; -0.730     ; 0.713      ;
; -1.292 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys                            ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.194        ; -0.730     ; 0.713      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[0]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.260     ; 1.502      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[1]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.260     ; 1.502      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[2]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.260     ; 1.502      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[3]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.260     ; 1.502      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[4]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.260     ; 1.502      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[5]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.260     ; 1.502      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[6]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.260     ; 1.502      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[7]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.260     ; 1.502      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[8]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.260     ; 1.502      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[9]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.260     ; 1.502      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[10]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.260     ; 1.502      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[11]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.260     ; 1.502      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[12]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.260     ; 1.502      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[13]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.260     ; 1.502      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[14]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.260     ; 1.502      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[15]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.260     ; 1.502      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[0]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.253     ; 1.509      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[1]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.253     ; 1.509      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[2]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.253     ; 1.509      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[3]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.253     ; 1.509      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[4]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.253     ; 1.509      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[5]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.253     ; 1.509      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[6]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.253     ; 1.509      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[8]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.253     ; 1.509      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[9]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.253     ; 1.509      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[10]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.253     ; 1.509      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[11]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.253     ; 1.509      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[12]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.253     ; 1.509      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[13]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.253     ; 1.509      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[14]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.253     ; 1.509      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[15]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.253     ; 1.509      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[7]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.253     ; 1.509      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|tpulse     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.243     ; 1.519      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|s_out                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.243     ; 1.519      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|s_in_d3                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.244     ; 1.518      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.244     ; 1.518      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.243     ; 1.519      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[0]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.243     ; 1.519      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[1]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.243     ; 1.519      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[2]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.243     ; 1.519      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.243     ; 1.519      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.243     ; 1.519      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.243     ; 1.519      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.243     ; 1.519      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.243     ; 1.519      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.243     ; 1.519      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.243     ; 1.519      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.243     ; 1.519      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.243     ; 1.519      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.243     ; 1.519      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.243     ; 1.519      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.243     ; 1.519      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.243     ; 1.519      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1ms  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.243     ; 1.519      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[0]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.243     ; 1.519      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[1]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.243     ; 1.519      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[2]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.243     ; 1.519      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.243     ; 1.519      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|tpulse     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.244     ; 1.518      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|s_out                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.244     ; 1.518      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|s_in_d1                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.244     ; 1.518      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|s_in_d2                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.244     ; 1.518      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|s_in_d3                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.244     ; 1.518      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|s_out                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.244     ; 1.518      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[2]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 1.515      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[3]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 1.515      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[4]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 1.515      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[5]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 1.515      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[6]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 1.515      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[0]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 1.515      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[0]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 1.515      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[1]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 1.515      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[4]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 1.515      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[5]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 1.515      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[3]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 1.515      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[2]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 1.515      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[6]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 1.515      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|trig_lock_timer                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 1.515      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 1.515      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.245     ; 1.517      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.245     ; 1.517      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.245     ; 1.517      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.245     ; 1.517      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.245     ; 1.517      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.245     ; 1.517      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.245     ; 1.517      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.245     ; 1.517      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.245     ; 1.517      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[2]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 1.515      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[1]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.245     ; 1.517      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[0]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 1.515      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.245     ; 1.517      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.245     ; 1.517      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.245     ; 1.517      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.245     ; 1.517      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 1.515      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 1.515      ;
; 5.367  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 1.515      ;
+--------+-----------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                       ;
+-------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                               ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 1.019 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys_p1                          ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -0.119       ; -0.453     ; 0.611      ;
; 1.019 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys                             ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -0.119       ; -0.453     ; 0.611      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|pulse_1us              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 1.373      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|pulse_1ms              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 1.373      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|tpulse                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 1.373      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|len_pwr_timer[3]                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 1.370      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|len_pwr_timer[8]                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 1.370      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[0]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.160     ; 1.367      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[1]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.160     ; 1.367      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[2]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.160     ; 1.367      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[3]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.160     ; 1.367      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[4]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.160     ; 1.367      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[5]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.160     ; 1.367      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[6]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.160     ; 1.367      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[7]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.160     ; 1.367      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[8]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.160     ; 1.367      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[9]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.160     ; 1.367      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[10]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.160     ; 1.367      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[11]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.160     ; 1.367      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[12]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.160     ; 1.367      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[13]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.160     ; 1.367      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[14]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.160     ; 1.367      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[15]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.160     ; 1.367      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[0]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 1.370      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[1]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 1.370      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[2]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 1.370      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[3]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 1.370      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[4]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 1.370      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[5]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 1.370      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[6]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 1.370      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[7]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 1.370      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[8]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 1.370      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[9]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 1.370      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[10]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 1.370      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[11]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 1.370      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[12]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 1.370      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[13]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 1.370      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[14]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 1.370      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[15]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 1.370      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|tpulse      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.142     ; 1.385      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|s_out                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.142     ; 1.385      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|s_in_d3                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.143     ; 1.384      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|t_cnt_en    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.143     ; 1.384      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[0]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.142     ; 1.385      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[1]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.142     ; 1.385      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[2]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.142     ; 1.385      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.142     ; 1.385      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.142     ; 1.385      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.142     ; 1.385      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.142     ; 1.385      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.142     ; 1.385      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.142     ; 1.385      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.142     ; 1.385      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.142     ; 1.385      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.142     ; 1.385      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.142     ; 1.385      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.142     ; 1.385      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.142     ; 1.385      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.142     ; 1.385      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1us   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.143     ; 1.384      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[0]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.143     ; 1.384      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[1]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.143     ; 1.384      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[2]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.143     ; 1.384      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[3]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.143     ; 1.384      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[4]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.143     ; 1.384      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[5]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.143     ; 1.384      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[6]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.143     ; 1.384      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[7]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.143     ; 1.384      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[8]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.143     ; 1.384      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[9]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.143     ; 1.384      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[10]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.143     ; 1.384      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[11]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.143     ; 1.384      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[12]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.143     ; 1.384      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[13]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.143     ; 1.384      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[14]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.143     ; 1.384      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[15]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.143     ; 1.384      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1ms   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.143     ; 1.384      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[0]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.143     ; 1.384      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[1]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.143     ; 1.384      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[2]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.143     ; 1.384      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[3]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.143     ; 1.384      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|tpulse      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.143     ; 1.384      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|s_out                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.143     ; 1.384      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|s_in_d1                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.143     ; 1.384      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|s_in_d2                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.143     ; 1.384      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|s_in_d3                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.143     ; 1.384      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|s_out                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.143     ; 1.384      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[2]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.147     ; 1.380      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[3]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.146     ; 1.381      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[4]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.147     ; 1.380      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[5]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.146     ; 1.381      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[6]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.146     ; 1.381      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[0]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.146     ; 1.381      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[0]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.147     ; 1.380      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[1]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.147     ; 1.380      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[4]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.147     ; 1.380      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[5]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.147     ; 1.380      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[3]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.147     ; 1.380      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[2]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.147     ; 1.380      ;
; 1.443 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[6]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.147     ; 1.380      ;
+-------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------+
; 3.350 ; 3.534        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[0]                 ;
; 3.350 ; 3.534        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p2.shift_data               ;
; 3.351 ; 3.535        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clkrst:u_clkrst|rst_n_sys                             ;
; 3.351 ; 3.535        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clkrst:u_clkrst|rst_n_sys_p1                          ;
; 3.351 ; 3.535        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[6]                 ;
; 3.353 ; 3.537        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[0]                 ;
; 3.353 ; 3.537        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[1]                 ;
; 3.353 ; 3.537        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[2]                 ;
; 3.353 ; 3.537        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[3]                 ;
; 3.353 ; 3.537        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[5]                 ;
; 3.353 ; 3.537        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p2.clear_screen             ;
; 3.353 ; 3.537        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p2.disp_char                ;
; 3.353 ; 3.537        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p2.idle                     ;
; 3.353 ; 3.537        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p2.set_xy                   ;
; 3.354 ; 3.538        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[4]                 ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_decode:u1_mux_decode|a[0]                         ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_decode:u6_mux_decode|a[0]                         ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_decode:u6_mux_decode|a[1]                         ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|FPGA_LED_Test                         ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|s_in_d1                    ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|s_in_d2                    ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|s_in_d3                    ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[0]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[10] ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[11] ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[12] ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[13] ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[14] ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[15] ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[1]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[2]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[3]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[4]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[5]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[6]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[7]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[8]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[9]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|s_in_d1                    ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|s_in_d2                    ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|s_in_d3                    ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[10]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[11]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[12]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[13]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[14]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[15]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[4]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[5]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[6]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[7]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[8]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[9]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[10]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[11]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[12]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[13]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[14]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[15]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[3]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[4]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[5]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[6]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[7]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[8]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[9]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|t_cnt_en    ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|tpulse      ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|igr_sw                                ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|len_pwr_timer[3]                      ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|len_pwr_timer[8]                      ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u0_timer|cnt_clk[0]             ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u0_timer|cnt_clk[10]            ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u0_timer|cnt_clk[11]            ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u0_timer|cnt_clk[12]            ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u0_timer|cnt_clk[13]            ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u0_timer|cnt_clk[14]            ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u0_timer|cnt_clk[15]            ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u0_timer|cnt_clk[1]             ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u0_timer|cnt_clk[2]             ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u0_timer|cnt_clk[3]             ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u0_timer|cnt_clk[4]             ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u0_timer|cnt_clk[5]             ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u0_timer|cnt_clk[6]             ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u0_timer|cnt_clk[7]             ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u0_timer|cnt_clk[8]             ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u0_timer|cnt_clk[9]             ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[0]             ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[10]            ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[11]            ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[12]            ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[13]            ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[14]            ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[15]            ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[1]             ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[2]             ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[3]             ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[4]             ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[5]             ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[6]             ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_in'                                                                                                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------+
; 17.959 ; 18.143       ; 0.184          ; Low Pulse Width  ; clk_in ; Rise       ; clkrst:u_clkrst|rst_n_inclk                                            ;
; 18.101 ; 18.101       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 18.101 ; 18.101       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 18.137 ; 18.137       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; clk_in~input|o                                                         ;
; 18.139 ; 18.139       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|rst_n_inclk|clk                                               ;
; 18.146 ; 18.146       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; clk_in~input|i                                                         ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; clk_in~input|i                                                         ;
; 18.676 ; 18.892       ; 0.216          ; High Pulse Width ; clk_in ; Rise       ; clkrst:u_clkrst|rst_n_inclk                                            ;
; 18.891 ; 18.891       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.898 ; 18.898       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|rst_n_inclk|clk                                               ;
; 18.900 ; 18.900       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; clk_in~input|o                                                         ;
; 18.934 ; 18.934       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 18.934 ; 18.934       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 33.037 ; 37.037       ; 4.000          ; Port Rate        ; clk_in ; Rise       ; clk_in                                                                 ;
; 35.037 ; 37.037       ; 2.000          ; Min Period       ; clk_in ; Rise       ; clkrst:u_clkrst|rst_n_inclk                                            ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; sw6       ; clk_in     ; 1.406 ; 2.017 ; Rise       ; clk_in                                                       ;
; sw1       ; clk_in     ; 2.611 ; 3.278 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk_in     ; 2.727 ; 3.388 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw3       ; clk_in     ; 2.697 ; 3.350 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw4       ; clk_in     ; 2.582 ; 3.244 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; sw6       ; clk_in     ; -1.218 ; -1.813 ; Rise       ; clk_in                                                       ;
; sw1       ; clk_in     ; -2.200 ; -2.849 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk_in     ; -2.316 ; -2.966 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw3       ; clk_in     ; -2.288 ; -2.929 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw4       ; clk_in     ; -2.171 ; -2.815 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; FPGA_LED_Test ; clk_in     ; 3.011 ; 2.880 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CE          ; clk_in     ; 2.525 ; 2.654 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CLK         ; clk_in     ; 2.999 ; 3.156 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DC          ; clk_in     ; 2.877 ; 3.037 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DIN         ; clk_in     ; 2.581 ; 2.719 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_a[*]      ; clk_in     ; 2.662 ; 2.776 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_a[0]     ; clk_in     ; 2.662 ; 2.776 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_din[*]    ; clk_in     ; 3.352 ; 3.571 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[0]   ; clk_in     ; 2.561 ; 2.701 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[1]   ; clk_in     ; 2.486 ; 2.558 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[2]   ; clk_in     ; 2.590 ; 2.688 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[3]   ; clk_in     ; 2.594 ; 2.689 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[4]   ; clk_in     ; 3.352 ; 3.571 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[5]   ; clk_in     ; 2.235 ; 2.279 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[6]   ; clk_in     ; 2.299 ; 2.347 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[7]   ; clk_in     ; 2.386 ; 2.454 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_wr        ; clk_in     ; 1.989 ; 1.935 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_din[*]    ; clk_in     ; 3.423 ; 3.217 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[2]   ; clk_in     ; 2.224 ; 2.264 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[3]   ; clk_in     ; 2.222 ; 2.256 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[4]   ; clk_in     ; 2.125 ; 2.209 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[5]   ; clk_in     ; 2.402 ; 2.459 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[6]   ; clk_in     ; 2.409 ; 2.478 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[7]   ; clk_in     ; 3.423 ; 3.217 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_wr        ; clk_in     ; 2.030 ; 2.012 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_din[*]    ; clk_in     ; 2.755 ; 2.860 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[2]   ; clk_in     ; 2.596 ; 2.701 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[3]   ; clk_in     ; 2.602 ; 2.690 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[4]   ; clk_in     ; 2.461 ; 2.551 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[5]   ; clk_in     ; 2.594 ; 2.689 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[6]   ; clk_in     ; 2.755 ; 2.860 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[7]   ; clk_in     ; 2.706 ; 2.599 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_wr        ; clk_in     ; 2.019 ; 2.001 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_wr        ; clk_in     ; 1.986 ; 1.954 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddn      ; clk_in     ; 3.764 ; 3.533 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddp      ; clk_in     ; 3.948 ; 3.705 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_n14v       ; clk_in     ; 2.600 ; 2.447 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_p14v       ; clk_in     ; 2.838 ; 2.703 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgh        ; clk_in     ; 3.525 ; 3.276 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgl        ; clk_in     ; 3.321 ; 3.142 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_1[*]      ; clk_in     ; 2.287 ; 2.376 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[0]     ; clk_in     ; 2.287 ; 2.376 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_2[*]      ; clk_in     ; 2.437 ; 2.533 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[0]     ; clk_in     ; 2.287 ; 2.366 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[1]     ; clk_in     ; 2.437 ; 2.533 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_3[*]      ; clk_in     ; 2.362 ; 2.429 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[0]     ; clk_in     ; 2.321 ; 2.406 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[1]     ; clk_in     ; 2.362 ; 2.429 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_4[*]      ; clk_in     ; 3.248 ; 3.434 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[0]     ; clk_in     ; 3.248 ; 3.434 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[1]     ; clk_in     ; 2.335 ; 2.423 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_5[*]      ; clk_in     ; 2.454 ; 2.567 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[0]     ; clk_in     ; 2.454 ; 2.567 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[1]     ; clk_in     ; 2.431 ; 2.537 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_6[*]      ; clk_in     ; 1.974 ; 2.023 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[0]     ; clk_in     ; 1.972 ; 2.021 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[1]     ; clk_in     ; 1.974 ; 2.023 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_7[*]      ; clk_in     ; 2.304 ; 2.404 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[0]     ; clk_in     ; 2.153 ; 2.230 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[1]     ; clk_in     ; 2.304 ; 2.404 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_8[*]      ; clk_in     ; 2.496 ; 2.590 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[0]     ; clk_in     ; 2.420 ; 2.509 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[1]     ; clk_in     ; 2.496 ; 2.590 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_10[*]     ; clk_in     ; 2.737 ; 2.882 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_10[0]    ; clk_in     ; 2.737 ; 2.882 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en1       ; clk_in     ; 2.715 ; 2.855 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en2       ; clk_in     ; 2.581 ; 2.700 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en3       ; clk_in     ; 2.627 ; 2.779 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en4       ; clk_in     ; 2.820 ; 3.019 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test1  ; clk_in     ; 2.855 ; 3.053 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test2  ; clk_in     ; 2.856 ; 3.055 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; txd           ; clk_in     ; 2.311 ; 2.390 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                          ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; FPGA_LED_Test ; clk_in     ; 2.723 ; 2.599 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CE          ; clk_in     ; 2.251 ; 2.375 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CLK         ; clk_in     ; 2.706 ; 2.856 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DC          ; clk_in     ; 2.590 ; 2.743 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DIN         ; clk_in     ; 2.304 ; 2.436 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_a[*]      ; clk_in     ; 2.385 ; 2.494 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_a[0]     ; clk_in     ; 2.385 ; 2.494 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_din[*]    ; clk_in     ; 1.980 ; 2.021 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[0]   ; clk_in     ; 2.289 ; 2.424 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[1]   ; clk_in     ; 2.221 ; 2.289 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[2]   ; clk_in     ; 2.321 ; 2.414 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[3]   ; clk_in     ; 2.325 ; 2.416 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[4]   ; clk_in     ; 3.085 ; 3.301 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[5]   ; clk_in     ; 1.980 ; 2.021 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[6]   ; clk_in     ; 2.041 ; 2.087 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[7]   ; clk_in     ; 2.124 ; 2.188 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_wr        ; clk_in     ; 1.741 ; 1.689 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_din[*]    ; clk_in     ; 1.869 ; 1.950 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[2]   ; clk_in     ; 1.968 ; 2.006 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[3]   ; clk_in     ; 1.967 ; 1.998 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[4]   ; clk_in     ; 1.869 ; 1.950 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[5]   ; clk_in     ; 2.139 ; 2.193 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[6]   ; clk_in     ; 2.146 ; 2.212 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[7]   ; clk_in     ; 3.157 ; 2.954 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_wr        ; clk_in     ; 1.781 ; 1.765 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_din[*]    ; clk_in     ; 2.197 ; 2.283 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[2]   ; clk_in     ; 2.326 ; 2.426 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[3]   ; clk_in     ; 2.332 ; 2.416 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[4]   ; clk_in     ; 2.197 ; 2.283 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[5]   ; clk_in     ; 2.324 ; 2.415 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[6]   ; clk_in     ; 2.479 ; 2.579 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[7]   ; clk_in     ; 2.431 ; 2.330 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_wr        ; clk_in     ; 1.771 ; 1.755 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_wr        ; clk_in     ; 1.735 ; 1.705 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddn      ; clk_in     ; 3.446 ; 3.225 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddp      ; clk_in     ; 3.623 ; 3.391 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_n14v       ; clk_in     ; 2.326 ; 2.178 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_p14v       ; clk_in     ; 2.557 ; 2.428 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgh        ; clk_in     ; 3.215 ; 2.976 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgl        ; clk_in     ; 3.022 ; 2.850 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_1[*]      ; clk_in     ; 2.024 ; 2.109 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[0]     ; clk_in     ; 2.024 ; 2.109 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_2[*]      ; clk_in     ; 2.023 ; 2.098 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[0]     ; clk_in     ; 2.023 ; 2.098 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[1]     ; clk_in     ; 2.167 ; 2.259 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_3[*]      ; clk_in     ; 2.056 ; 2.137 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[0]     ; clk_in     ; 2.056 ; 2.137 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[1]     ; clk_in     ; 2.096 ; 2.160 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_4[*]      ; clk_in     ; 2.069 ; 2.153 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[0]     ; clk_in     ; 2.983 ; 3.165 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[1]     ; clk_in     ; 2.069 ; 2.153 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_5[*]      ; clk_in     ; 2.160 ; 2.262 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[0]     ; clk_in     ; 2.182 ; 2.291 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[1]     ; clk_in     ; 2.160 ; 2.262 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_6[*]      ; clk_in     ; 1.720 ; 1.767 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[0]     ; clk_in     ; 1.720 ; 1.767 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[1]     ; clk_in     ; 1.721 ; 1.768 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_7[*]      ; clk_in     ; 1.894 ; 1.967 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[0]     ; clk_in     ; 1.894 ; 1.967 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[1]     ; clk_in     ; 2.039 ; 2.134 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_8[*]      ; clk_in     ; 2.150 ; 2.235 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[0]     ; clk_in     ; 2.150 ; 2.235 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[1]     ; clk_in     ; 2.223 ; 2.313 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_10[*]     ; clk_in     ; 2.454 ; 2.593 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_10[0]    ; clk_in     ; 2.454 ; 2.593 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en1       ; clk_in     ; 2.435 ; 2.569 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en2       ; clk_in     ; 2.305 ; 2.419 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en3       ; clk_in     ; 2.349 ; 2.495 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en4       ; clk_in     ; 2.534 ; 2.725 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test1  ; clk_in     ; 2.569 ; 2.758 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test2  ; clk_in     ; 2.570 ; 2.761 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; txd           ; clk_in     ; 2.046 ; 2.122 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                       ;
+---------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                         ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                              ; -0.130 ; 0.179 ; -2.809   ; 1.019   ; 3.218               ;
;  clk_in                                                       ; N/A    ; N/A   ; N/A      ; N/A     ; 17.959              ;
;  u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -0.130 ; 0.179 ; -2.809   ; 1.019   ; 3.218               ;
; Design-wide TNS                                               ; -0.325 ; 0.0   ; -5.618   ; 0.0     ; 0.0                 ;
;  clk_in                                                       ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -0.325 ; 0.000 ; -5.618   ; 0.000   ; 0.000               ;
+---------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; sw6       ; clk_in     ; 2.868 ; 3.127 ; Rise       ; clk_in                                                       ;
; sw1       ; clk_in     ; 5.270 ; 5.581 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk_in     ; 5.689 ; 5.954 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw3       ; clk_in     ; 5.648 ; 5.915 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw4       ; clk_in     ; 5.254 ; 5.536 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; sw6       ; clk_in     ; -1.218 ; -1.813 ; Rise       ; clk_in                                                       ;
; sw1       ; clk_in     ; -2.200 ; -2.849 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk_in     ; -2.316 ; -2.966 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw3       ; clk_in     ; -2.288 ; -2.929 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw4       ; clk_in     ; -2.171 ; -2.815 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; FPGA_LED_Test ; clk_in     ; 5.922 ; 6.056 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CE          ; clk_in     ; 5.451 ; 5.346 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CLK         ; clk_in     ; 6.665 ; 6.326 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DC          ; clk_in     ; 6.340 ; 6.183 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DIN         ; clk_in     ; 5.599 ; 5.526 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_a[*]      ; clk_in     ; 5.901 ; 5.571 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_a[0]     ; clk_in     ; 5.901 ; 5.571 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_din[*]    ; clk_in     ; 6.784 ; 6.728 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[0]   ; clk_in     ; 5.632 ; 5.392 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[1]   ; clk_in     ; 5.222 ; 5.086 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[2]   ; clk_in     ; 5.502 ; 5.346 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[3]   ; clk_in     ; 5.541 ; 5.360 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[4]   ; clk_in     ; 6.784 ; 6.728 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[5]   ; clk_in     ; 4.743 ; 4.600 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[6]   ; clk_in     ; 4.951 ; 4.721 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[7]   ; clk_in     ; 5.109 ; 4.901 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_wr        ; clk_in     ; 4.018 ; 4.105 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_din[*]    ; clk_in     ; 6.413 ; 6.484 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[2]   ; clk_in     ; 4.716 ; 4.554 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[3]   ; clk_in     ; 4.739 ; 4.545 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[4]   ; clk_in     ; 4.632 ; 4.447 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[5]   ; clk_in     ; 5.090 ; 4.928 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[6]   ; clk_in     ; 5.137 ; 4.951 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[7]   ; clk_in     ; 6.413 ; 6.484 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_wr        ; clk_in     ; 4.109 ; 4.187 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_din[*]    ; clk_in     ; 5.854 ; 5.677 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[2]   ; clk_in     ; 5.528 ; 5.344 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[3]   ; clk_in     ; 5.531 ; 5.374 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[4]   ; clk_in     ; 5.201 ; 5.064 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[5]   ; clk_in     ; 5.529 ; 5.363 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[6]   ; clk_in     ; 5.854 ; 5.677 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[7]   ; clk_in     ; 5.328 ; 5.517 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_wr        ; clk_in     ; 4.089 ; 4.167 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_wr        ; clk_in     ; 4.044 ; 4.221 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddn      ; clk_in     ; 7.387 ; 7.706 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddp      ; clk_in     ; 7.758 ; 8.136 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_n14v       ; clk_in     ; 5.175 ; 5.282 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_p14v       ; clk_in     ; 5.647 ; 5.754 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgh        ; clk_in     ; 6.937 ; 7.242 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgl        ; clk_in     ; 6.530 ; 6.736 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_1[*]      ; clk_in     ; 5.003 ; 4.790 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[0]     ; clk_in     ; 5.003 ; 4.790 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_2[*]      ; clk_in     ; 5.310 ; 5.075 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[0]     ; clk_in     ; 4.998 ; 4.795 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[1]     ; clk_in     ; 5.310 ; 5.075 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_3[*]      ; clk_in     ; 5.169 ; 4.931 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[0]     ; clk_in     ; 5.000 ; 4.827 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[1]     ; clk_in     ; 5.169 ; 4.931 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_4[*]      ; clk_in     ; 6.446 ; 6.414 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[0]     ; clk_in     ; 6.446 ; 6.414 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[1]     ; clk_in     ; 5.028 ; 4.862 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_5[*]      ; clk_in     ; 5.363 ; 5.134 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[0]     ; clk_in     ; 5.363 ; 5.134 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[1]     ; clk_in     ; 5.292 ; 5.081 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_6[*]      ; clk_in     ; 4.274 ; 4.119 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[0]     ; clk_in     ; 4.268 ; 4.117 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[1]     ; clk_in     ; 4.274 ; 4.119 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_7[*]      ; clk_in     ; 5.039 ; 4.849 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[0]     ; clk_in     ; 4.693 ; 4.522 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[1]     ; clk_in     ; 5.039 ; 4.849 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_8[*]      ; clk_in     ; 5.388 ; 5.190 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[0]     ; clk_in     ; 5.305 ; 5.088 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[1]     ; clk_in     ; 5.388 ; 5.190 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_10[*]     ; clk_in     ; 6.063 ; 5.822 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_10[0]    ; clk_in     ; 6.063 ; 5.822 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en1       ; clk_in     ; 5.978 ; 5.667 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en2       ; clk_in     ; 5.664 ; 5.383 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en3       ; clk_in     ; 5.759 ; 5.500 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en4       ; clk_in     ; 6.185 ; 5.971 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test1  ; clk_in     ; 6.237 ; 6.015 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test2  ; clk_in     ; 6.220 ; 6.006 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; txd           ; clk_in     ; 5.027 ; 4.849 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                          ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; FPGA_LED_Test ; clk_in     ; 2.723 ; 2.599 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CE          ; clk_in     ; 2.251 ; 2.375 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CLK         ; clk_in     ; 2.706 ; 2.856 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DC          ; clk_in     ; 2.590 ; 2.743 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DIN         ; clk_in     ; 2.304 ; 2.436 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_a[*]      ; clk_in     ; 2.385 ; 2.494 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_a[0]     ; clk_in     ; 2.385 ; 2.494 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_din[*]    ; clk_in     ; 1.980 ; 2.021 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[0]   ; clk_in     ; 2.289 ; 2.424 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[1]   ; clk_in     ; 2.221 ; 2.289 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[2]   ; clk_in     ; 2.321 ; 2.414 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[3]   ; clk_in     ; 2.325 ; 2.416 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[4]   ; clk_in     ; 3.085 ; 3.301 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[5]   ; clk_in     ; 1.980 ; 2.021 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[6]   ; clk_in     ; 2.041 ; 2.087 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[7]   ; clk_in     ; 2.124 ; 2.188 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_wr        ; clk_in     ; 1.741 ; 1.689 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_din[*]    ; clk_in     ; 1.869 ; 1.950 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[2]   ; clk_in     ; 1.968 ; 2.006 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[3]   ; clk_in     ; 1.967 ; 1.998 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[4]   ; clk_in     ; 1.869 ; 1.950 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[5]   ; clk_in     ; 2.139 ; 2.193 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[6]   ; clk_in     ; 2.146 ; 2.212 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[7]   ; clk_in     ; 3.157 ; 2.954 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_wr        ; clk_in     ; 1.781 ; 1.765 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_din[*]    ; clk_in     ; 2.197 ; 2.283 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[2]   ; clk_in     ; 2.326 ; 2.426 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[3]   ; clk_in     ; 2.332 ; 2.416 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[4]   ; clk_in     ; 2.197 ; 2.283 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[5]   ; clk_in     ; 2.324 ; 2.415 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[6]   ; clk_in     ; 2.479 ; 2.579 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[7]   ; clk_in     ; 2.431 ; 2.330 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_wr        ; clk_in     ; 1.771 ; 1.755 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_wr        ; clk_in     ; 1.735 ; 1.705 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddn      ; clk_in     ; 3.446 ; 3.225 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddp      ; clk_in     ; 3.623 ; 3.391 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_n14v       ; clk_in     ; 2.326 ; 2.178 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_p14v       ; clk_in     ; 2.557 ; 2.428 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgh        ; clk_in     ; 3.215 ; 2.976 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgl        ; clk_in     ; 3.022 ; 2.850 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_1[*]      ; clk_in     ; 2.024 ; 2.109 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[0]     ; clk_in     ; 2.024 ; 2.109 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_2[*]      ; clk_in     ; 2.023 ; 2.098 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[0]     ; clk_in     ; 2.023 ; 2.098 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[1]     ; clk_in     ; 2.167 ; 2.259 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_3[*]      ; clk_in     ; 2.056 ; 2.137 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[0]     ; clk_in     ; 2.056 ; 2.137 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[1]     ; clk_in     ; 2.096 ; 2.160 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_4[*]      ; clk_in     ; 2.069 ; 2.153 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[0]     ; clk_in     ; 2.983 ; 3.165 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[1]     ; clk_in     ; 2.069 ; 2.153 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_5[*]      ; clk_in     ; 2.160 ; 2.262 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[0]     ; clk_in     ; 2.182 ; 2.291 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[1]     ; clk_in     ; 2.160 ; 2.262 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_6[*]      ; clk_in     ; 1.720 ; 1.767 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[0]     ; clk_in     ; 1.720 ; 1.767 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[1]     ; clk_in     ; 1.721 ; 1.768 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_7[*]      ; clk_in     ; 1.894 ; 1.967 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[0]     ; clk_in     ; 1.894 ; 1.967 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[1]     ; clk_in     ; 2.039 ; 2.134 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_8[*]      ; clk_in     ; 2.150 ; 2.235 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[0]     ; clk_in     ; 2.150 ; 2.235 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[1]     ; clk_in     ; 2.223 ; 2.313 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_10[*]     ; clk_in     ; 2.454 ; 2.593 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_10[0]    ; clk_in     ; 2.454 ; 2.593 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en1       ; clk_in     ; 2.435 ; 2.569 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en2       ; clk_in     ; 2.305 ; 2.419 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en3       ; clk_in     ; 2.349 ; 2.495 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en4       ; clk_in     ; 2.534 ; 2.725 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test1  ; clk_in     ; 2.569 ; 2.758 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test2  ; clk_in     ; 2.570 ; 2.761 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; txd           ; clk_in     ; 2.046 ; 2.122 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; txd           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_LED_Test ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; en_p14v       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; en_n14v       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; en_gvddp      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; en_gvddn      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; en_vgh        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; en_vgl        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_en_Test1  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_en_Test2  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_en1       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_en2       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_en3       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_en4       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_1[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_1[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_2[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_2[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_3[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_3[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_4[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_4[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_5[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_5[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_6[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_6[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_7[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_7[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_8[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_8[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_9[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_9[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_10[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_10[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_11[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_11[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_12[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_12[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_13[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_13[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_14[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_14[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_Test1[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_Test1[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_Test2[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_Test2[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_wr        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_wr        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_wr        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_wr        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_a[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_a[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_a[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_a[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_a[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_a[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_a[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_a[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_din[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_din[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_din[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_din[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_din[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_din[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_din[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_din[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_din[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_din[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_din[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_din[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_din[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_din[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_din[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_din[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_din[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_din[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_din[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_din[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_din[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_din[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_din[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_din[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_din[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_din[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_din[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_din[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_din[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_din[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_din[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_din[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; L_RST         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; L_CE          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; L_DC          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; L_DIN         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; L_CLK         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sw5                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rxd                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_in                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw6                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw3                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw4                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw1                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw2                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_LED_Test ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; en_p14v       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; en_n14v       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00616 V          ; 0.065 V                              ; 0.016 V                              ; 6.89e-10 s                  ; 6.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00616 V         ; 0.065 V                             ; 0.016 V                             ; 6.89e-10 s                 ; 6.77e-10 s                 ; Yes                       ; Yes                       ;
; en_gvddp      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; en_gvddn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; en_vgh        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00616 V          ; 0.065 V                              ; 0.016 V                              ; 6.89e-10 s                  ; 6.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00616 V         ; 0.065 V                             ; 0.016 V                             ; 6.89e-10 s                 ; 6.77e-10 s                 ; Yes                       ; Yes                       ;
; en_vgl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; mux_en_Test1  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_en_Test2  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_en1       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_en2       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_en3       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_en4       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_1[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_1[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; mux_2[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_2[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_3[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_3[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_4[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; mux_4[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_5[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_5[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_6[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_6[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_7[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_7[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_8[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_8[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_9[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_9[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_10[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_10[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_11[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_11[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_12[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_12[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_13[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; mux_13[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_14[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_14[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_Test1[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_Test1[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_Test2[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_Test2[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da1_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00616 V          ; 0.065 V                              ; 0.016 V                              ; 6.89e-10 s                  ; 6.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00616 V         ; 0.065 V                             ; 0.016 V                             ; 6.89e-10 s                 ; 6.77e-10 s                 ; Yes                       ; Yes                       ;
; da2_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da3_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da4_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da1_a[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da1_a[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da2_a[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00205 V          ; 0.092 V                              ; 0.051 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00205 V         ; 0.092 V                             ; 0.051 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; da2_a[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da3_a[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da3_a[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da4_a[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da4_a[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da1_din[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00616 V          ; 0.065 V                              ; 0.016 V                              ; 6.89e-10 s                  ; 6.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00616 V         ; 0.065 V                             ; 0.016 V                             ; 6.89e-10 s                 ; 6.77e-10 s                 ; Yes                       ; Yes                       ;
; da1_din[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da1_din[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da1_din[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da1_din[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00205 V          ; 0.092 V                              ; 0.051 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00205 V         ; 0.092 V                             ; 0.051 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; da1_din[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da1_din[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da1_din[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da2_din[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da2_din[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da2_din[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da2_din[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da2_din[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00616 V          ; 0.065 V                              ; 0.016 V                              ; 6.89e-10 s                  ; 6.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00616 V         ; 0.065 V                             ; 0.016 V                             ; 6.89e-10 s                 ; 6.77e-10 s                 ; Yes                       ; Yes                       ;
; da2_din[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da2_din[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da2_din[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00205 V          ; 0.092 V                              ; 0.051 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00205 V         ; 0.092 V                             ; 0.051 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; da3_din[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da3_din[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00205 V          ; 0.092 V                              ; 0.051 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00205 V         ; 0.092 V                             ; 0.051 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; da3_din[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da3_din[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da3_din[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da3_din[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da3_din[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da3_din[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; da4_din[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; L_RST         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; L_CE          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; L_DC          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; L_DIN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; L_CLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.34 V              ; -0.00861 V          ; 0.106 V                              ; 0.016 V                              ; 6.53e-10 s                  ; 5.54e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.34 V             ; -0.00861 V         ; 0.106 V                             ; 0.016 V                             ; 6.53e-10 s                 ; 5.54e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.00303 V          ; 0.118 V                              ; 0.017 V                              ; 8.67e-10 s                  ; 1.08e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.00303 V         ; 0.118 V                             ; 0.017 V                             ; 8.67e-10 s                 ; 1.08e-09 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_LED_Test ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; en_p14v       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; en_n14v       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; en_gvddp      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; en_gvddn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; en_vgh        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; en_vgl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; mux_en_Test1  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_en_Test2  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_en1       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_en2       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_en3       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_en4       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_1[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_1[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; mux_2[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_2[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_3[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_3[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_4[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; mux_4[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_5[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_5[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_6[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_6[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_7[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_7[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_8[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_8[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_9[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_9[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_10[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_10[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_11[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_11[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_12[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_12[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_13[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; mux_13[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_14[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_14[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_Test1[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_Test1[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_Test2[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_Test2[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da1_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; da2_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da3_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da4_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da1_a[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da1_a[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da2_a[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; da2_a[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da3_a[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da3_a[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da4_a[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da4_a[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da1_din[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; da1_din[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da1_din[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da1_din[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da1_din[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; da1_din[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da1_din[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da1_din[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da2_din[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da2_din[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da2_din[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da2_din[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da2_din[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; da2_din[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da2_din[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da2_din[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; da3_din[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da3_din[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; da3_din[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da3_din[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da3_din[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da3_din[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da3_din[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da3_din[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da4_din[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; da4_din[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; L_RST         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; L_CE          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; L_DC          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; L_DIN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; L_CLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                         ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 45637    ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                          ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 45637    ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                      ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 531      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                       ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 531      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 5     ; 5    ;
; Unconstrained Output Ports      ; 59    ; 59   ;
; Unconstrained Output Port Paths ; 59    ; 59   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Dec 12 16:01:05 2018
Info: Command: quartus_sta VT_Demo -c VT_Demo
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'VT_Demo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 37.037 -waveform {0.000 18.518} -name clk_in clk_in
    Info (332110): create_generated_clock -source {u_clkrst|u_mypll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 27 -multiply_by 140 -duty_cycle 50.00 -name {u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]} {u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.130
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.130        -0.325 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.434
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.434         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -2.809
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.809        -5.618 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.072
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.072         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.238
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.238         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    18.277         0.000 clk_in 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.256
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.256         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.383
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.383         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case recovery slack is -2.416
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.416        -4.832 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.809
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.809         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.218
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.218         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    18.252         0.000 clk_in 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 4.035
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.035         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.179         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case recovery slack is -1.292
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.292        -2.584 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.019
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.019         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.350
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.350         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.959         0.000 clk_in 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 471 megabytes
    Info: Processing ended: Wed Dec 12 16:01:10 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


