git clone --depth 1 --no-tags https://github.com/Preethigrace-7/4bit_Rippercarryadder.git f:/verilog_sva_gh_scraper/data/full_repos/701436016
git clone --depth 1 --no-tags https://github.com/sameekshya1999/Adventure-game.git f:/verilog_sva_gh_scraper/data/full_repos/704186546
git clone --depth 1 --no-tags https://github.com/rudra-101/4-byte-RAM.git f:/verilog_sva_gh_scraper/data/full_repos/700382727
git clone --depth 1 --no-tags https://github.com/polatztrk/multiplexer_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/701231272
git clone --depth 1 --no-tags https://github.com/algofoogle/tt05-vga-spi-rom.git f:/verilog_sva_gh_scraper/data/full_repos/702261487
git clone --depth 1 --no-tags https://github.com/Cutexbx/lab1.git f:/verilog_sva_gh_scraper/data/full_repos/702509682
git clone --depth 1 --no-tags https://github.com/amrmagdi777/Viterbi_Decoder.git f:/verilog_sva_gh_scraper/data/full_repos/703732662
git clone --depth 1 --no-tags https://github.com/MoustafaDarsh/floating-point-sigmoid-and-tanh-using-PWL.git f:/verilog_sva_gh_scraper/data/full_repos/703841540
git clone --depth 1 --no-tags https://github.com/stevej/tt05-minipit-stevej.git f:/verilog_sva_gh_scraper/data/full_repos/706444662
git clone --depth 1 --no-tags https://github.com/zhenhegao/Electronics.git f:/verilog_sva_gh_scraper/data/full_repos/706595463
git clone --depth 1 --no-tags https://github.com/MohdAbdulKhadeer/ASIC-Flow-Implementation-on-RV32I-Microarchitecture-using-EDA-Tools.git f:/verilog_sva_gh_scraper/data/full_repos/706086752
git clone --depth 1 --no-tags https://github.com/AdrikaMohanty/pes_pipeline_mul.git f:/verilog_sva_gh_scraper/data/full_repos/706753476
git clone --depth 1 --no-tags https://github.com/Guoz7/tpu-mine.git f:/verilog_sva_gh_scraper/data/full_repos/705538291
git clone --depth 1 --no-tags https://github.com/rpirayadi/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/705359149
git clone --depth 1 --no-tags https://github.com/Abner2111/GreayToDecimal.git f:/verilog_sva_gh_scraper/data/full_repos/700643932
git clone --depth 1 --no-tags https://github.com/Benisonpin/USB_C_Industrial_Camera_FPGA_USB3.git f:/verilog_sva_gh_scraper/data/full_repos/701613998
git clone --depth 1 --no-tags https://github.com/hanerdemhan/Comminication_with_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/702867170
git clone --depth 1 --no-tags https://github.com/Josue-Marin/SNTRUP677.git f:/verilog_sva_gh_scraper/data/full_repos/702612430
git clone --depth 1 --no-tags https://github.com/Navya-tayi/pes_rr_arbiter.git f:/verilog_sva_gh_scraper/data/full_repos/706825356
git clone --depth 1 --no-tags https://github.com/mercurius-rl/RISCBench.git f:/verilog_sva_gh_scraper/data/full_repos/706774985
git clone --depth 1 --no-tags https://github.com/Shashanksharma280201/pes_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/706834670
git clone --depth 1 --no-tags https://github.com/GuanZhe0707/hdl2023fall.git f:/verilog_sva_gh_scraper/data/full_repos/706989459
git clone --depth 1 --no-tags https://github.com/williamchang0825/Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/707847842
git clone --depth 1 --no-tags https://github.com/emareeeb/ddco-iverilogChallenges.git f:/verilog_sva_gh_scraper/data/full_repos/707532952
git clone --depth 1 --no-tags https://github.com/ani171/pes_vending_machine.git f:/verilog_sva_gh_scraper/data/full_repos/707789780
git clone --depth 1 --no-tags https://github.com/rasin1999/RISC-V-processor.git f:/verilog_sva_gh_scraper/data/full_repos/705178521
git clone --depth 1 --no-tags https://github.com/AdiPadi2703/End-To-End-Encrypted-Communication.git f:/verilog_sva_gh_scraper/data/full_repos/702162000
git clone --depth 1 --no-tags https://github.com/cp024s/AXI-stream.git f:/verilog_sva_gh_scraper/data/full_repos/707032369
git clone --depth 1 --no-tags https://github.com/BitC3t/CS215_DigitalDesign.git f:/verilog_sva_gh_scraper/data/full_repos/701042936
git clone --depth 1 --no-tags https://github.com/BK1031/ece154a.git f:/verilog_sva_gh_scraper/data/full_repos/701591100
git clone --depth 1 --no-tags https://github.com/JPShen-UWM/Amadeus.git f:/verilog_sva_gh_scraper/data/full_repos/707329956
git clone --depth 1 --no-tags https://github.com/gabrielruggie/single-cycle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/701829368
git clone --depth 1 --no-tags https://github.com/zizi0123/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/702317283
git clone --depth 1 --no-tags https://github.com/TinyTapeout/tt05-ringosc-counter.git f:/verilog_sva_gh_scraper/data/full_repos/705217667
git clone --depth 1 --no-tags https://github.com/Vishnu5789/100DaysOfRTL.git f:/verilog_sva_gh_scraper/data/full_repos/705736561
git clone --depth 1 --no-tags https://github.com/briancook247/SWE450.git f:/verilog_sva_gh_scraper/data/full_repos/705508893
git clone --depth 1 --no-tags https://github.com/NinjaKnight1/ComputerSystemerCellDetection2.git f:/verilog_sva_gh_scraper/data/full_repos/700336967
git clone --depth 1 --no-tags https://github.com/V3D4NTH/von-Neumann.git f:/verilog_sva_gh_scraper/data/full_repos/701726698
git clone --depth 1 --no-tags https://github.com/AlbertoLagoFdez/EstructuraComputadores.git f:/verilog_sva_gh_scraper/data/full_repos/706850995
git clone --depth 1 --no-tags https://github.com/mohamedtarek54/CORDIC_vectoring-rotation.git f:/verilog_sva_gh_scraper/data/full_repos/704039058
git clone --depth 1 --no-tags https://github.com/Divya23-star/SDLX_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/704074822
git clone --depth 1 --no-tags https://github.com/AhmadAlzhrani/Digital-Systems-Design.git f:/verilog_sva_gh_scraper/data/full_repos/703785877
git clone --depth 1 --no-tags https://github.com/mattvenn/caravel_user_project_mpw9e.git f:/verilog_sva_gh_scraper/data/full_repos/700441144
git clone --depth 1 --no-tags https://github.com/ryanjuniox/criptografia-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/702525591
git clone --depth 1 --no-tags https://github.com/JZ-Ping/TrafficLight_Control.git f:/verilog_sva_gh_scraper/data/full_repos/702333568
git clone --depth 1 --no-tags https://github.com/birdyberth/usb4tinyfpga.git f:/verilog_sva_gh_scraper/data/full_repos/702609337
git clone --depth 1 --no-tags https://github.com/dlmosfet/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/705127007
git clone --depth 1 --no-tags https://github.com/Ritvik123487/ECE241-lab4.git f:/verilog_sva_gh_scraper/data/full_repos/705029186
git clone --depth 1 --no-tags https://github.com/saitejagln/16-bit-risc-processor.git f:/verilog_sva_gh_scraper/data/full_repos/704853363
git clone --depth 1 --no-tags https://github.com/AashiSrivastava/Project_6_HalfAndFullSubtractor_ParallelSubtractor.git f:/verilog_sva_gh_scraper/data/full_repos/703619193
git clone --depth 1 --no-tags https://github.com/googleguru/vlsi-implementation.git f:/verilog_sva_gh_scraper/data/full_repos/703419380
git clone --depth 1 --no-tags https://github.com/codesiena/caca.git f:/verilog_sva_gh_scraper/data/full_repos/706018349
git clone --depth 1 --no-tags https://github.com/Raymonna/fir_axilite_axistream.git f:/verilog_sva_gh_scraper/data/full_repos/707028019
git clone --depth 1 --no-tags https://github.com/Tkulishyhan/gsensor.git f:/verilog_sva_gh_scraper/data/full_repos/707012877
git clone --depth 1 --no-tags https://github.com/Mariela1051/DISPLAYYYYYYYYYYYYYYYYY.git f:/verilog_sva_gh_scraper/data/full_repos/707870398
git clone --depth 1 --no-tags https://github.com/aniket-mtr/LED-Chaser-Game.git f:/verilog_sva_gh_scraper/data/full_repos/707662255
git clone --depth 1 --no-tags https://github.com/Shashanksharma280201/pes_single_cycle.git f:/verilog_sva_gh_scraper/data/full_repos/706829461
git clone --depth 1 --no-tags https://github.com/Nada-Salheen/RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System.git f:/verilog_sva_gh_scraper/data/full_repos/700750774
git clone --depth 1 --no-tags https://github.com/ENVY271204/Ripple-Carry-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/701549128
git clone --depth 1 --no-tags https://github.com/Khaled-taher/Chipions_Tasks.git f:/verilog_sva_gh_scraper/data/full_repos/701887589
git clone --depth 1 --no-tags https://github.com/BigNixon/caravel_uniccass_example.git f:/verilog_sva_gh_scraper/data/full_repos/705798553
git clone --depth 1 --no-tags https://github.com/MonisRaza123/dual_dice.git f:/verilog_sva_gh_scraper/data/full_repos/701213421
git clone --depth 1 --no-tags https://github.com/Conless/tiramisu.git f:/verilog_sva_gh_scraper/data/full_repos/703818504
git clone --depth 1 --no-tags https://github.com/akhiiasati/Touch_Bell_RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/700860415
git clone --depth 1 --no-tags https://github.com/malobimukherjee/RISCV-based-Project.git f:/verilog_sva_gh_scraper/data/full_repos/700511583
git clone --depth 1 --no-tags https://github.com/coolboyvaibhav/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/701430184
git clone --depth 1 --no-tags https://github.com/KIK313/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/701775270
git clone --depth 1 --no-tags https://github.com/time-inter-space/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/701977907
git clone --depth 1 --no-tags https://github.com/rajat21186/ProjectViv.git f:/verilog_sva_gh_scraper/data/full_repos/704461251
git clone --depth 1 --no-tags https://github.com/sicajc/IC_LAB_2023.git f:/verilog_sva_gh_scraper/data/full_repos/706026190
git clone --depth 1 --no-tags https://github.com/jiqian1984/soc_work_test.git f:/verilog_sva_gh_scraper/data/full_repos/707583686
git clone --depth 1 --no-tags https://github.com/nutritions/NiuMoWang.git f:/verilog_sva_gh_scraper/data/full_repos/701997470
git clone --depth 1 --no-tags https://github.com/ANDYLBOOF/unnamedcourse.git f:/verilog_sva_gh_scraper/data/full_repos/700447986
git clone --depth 1 --no-tags https://github.com/KrishnaBhargavN/Uart.git f:/verilog_sva_gh_scraper/data/full_repos/704649854
git clone --depth 1 --no-tags https://github.com/BarryJu1999/SOC_LAB3.git f:/verilog_sva_gh_scraper/data/full_repos/706589944
git clone --depth 1 --no-tags https://github.com/amith-bharadwaj/Hall_sensor_based_Door_Alarm.git f:/verilog_sva_gh_scraper/data/full_repos/700510836
git clone --depth 1 --no-tags https://github.com/Namita0007/30-days-of-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/703358659
git clone --depth 1 --no-tags https://github.com/takeshiho0531/verilog-practice.git f:/verilog_sva_gh_scraper/data/full_repos/705923449
git clone --depth 1 --no-tags https://github.com/FabrizioC01/Architetture.git f:/verilog_sva_gh_scraper/data/full_repos/704149291
git clone --depth 1 --no-tags https://github.com/eunice-chen/logic-design-lab.git f:/verilog_sva_gh_scraper/data/full_repos/701754834
git clone --depth 1 --no-tags https://github.com/alumpish/CA-Course-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/701294556
git clone --depth 1 --no-tags https://github.com/AashiSrivastava/Project_9_BCDAdder.git f:/verilog_sva_gh_scraper/data/full_repos/705778205
git clone --depth 1 --no-tags https://github.com/jorgeav55/Integer_issueque.git f:/verilog_sva_gh_scraper/data/full_repos/705449716
git clone --depth 1 --no-tags https://github.com/Josephood7/SoC-lab3.git f:/verilog_sva_gh_scraper/data/full_repos/707284750
git clone --depth 1 --no-tags https://github.com/abcntuee207/SoC-Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/707273074
git clone --depth 1 --no-tags https://github.com/povik/yug3_demo.git f:/verilog_sva_gh_scraper/data/full_repos/707165688
git clone --depth 1 --no-tags https://github.com/Shanmukha190602/Basic_Combinational_Circuits.git f:/verilog_sva_gh_scraper/data/full_repos/702131061
git clone --depth 1 --no-tags https://github.com/anshjoseph/Verilog_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/701927155
git clone --depth 1 --no-tags https://github.com/cascade-artifacts-designs/cascade-chipyard-b1.git f:/verilog_sva_gh_scraper/data/full_repos/703024077
git clone --depth 1 --no-tags https://github.com/YZZZZZ2333/MIPS_RIJ.git f:/verilog_sva_gh_scraper/data/full_repos/705159752
git clone --depth 1 --no-tags https://github.com/snevindsouza/FPGA_DipSwitchControl_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/705133423
git clone --depth 1 --no-tags https://github.com/gene5487/2023-Fall-NTU-Soc-Design-Laboratory-Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/706291663
git clone --depth 1 --no-tags https://github.com/DonghanTsai/SoC_lab3.git f:/verilog_sva_gh_scraper/data/full_repos/706568177
git clone --depth 1 --no-tags https://github.com/scar027/basic-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/702193997
git clone --depth 1 --no-tags https://github.com/urielcho/ITA23.git f:/verilog_sva_gh_scraper/data/full_repos/702253356
git clone --depth 1 --no-tags https://github.com/jjv224/ECE128-Lab6.git f:/verilog_sva_gh_scraper/data/full_repos/703213186
git clone --depth 1 --no-tags https://github.com/jaidenk23/CS3710.git f:/verilog_sva_gh_scraper/data/full_repos/705019610
git clone --depth 1 --no-tags https://github.com/khaja7289/digital_clock_alarm.git f:/verilog_sva_gh_scraper/data/full_repos/704896761
git clone --depth 1 --no-tags https://github.com/probablyyw/verilog_learing.git f:/verilog_sva_gh_scraper/data/full_repos/703449937
git clone --depth 1 --no-tags https://github.com/Muhammed-Hamzaa/rv32i.git f:/verilog_sva_gh_scraper/data/full_repos/702971950
