Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2.2 (lin64) Build 3118627 Tue Feb  9 05:13:49 MST 2021
| Date         : Sun Apr  3 18:05:16 2022
| Host         : SnowLion7520 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_methodology -file zturn_wrapper_methodology_drc_routed.rpt -pb zturn_wrapper_methodology_drc_routed.pb -rpx zturn_wrapper_methodology_drc_routed.rpx
| Design       : zturn_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 33
+-----------+----------+-----------------------+------------+
| Rule      | Severity | Description           | Violations |
+-----------+----------+-----------------------+------------+
| TIMING-16 | Warning  | Large setup violation | 33         |
+-----------+----------+-----------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.005 ns between zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2[56]_i_2_psdsp/C (clocked by clk_fpga_0) and zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[122]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.015 ns between zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2[56]_i_2_psdsp_2/C (clocked by clk_fpga_0) and zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[120]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2[56]_i_2_psdsp_2/C (clocked by clk_fpga_0) and zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[123]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.026 ns between zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2[56]_i_2_psdsp/C (clocked by clk_fpga_0) and zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[120]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.028 ns between zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2[56]_i_2_psdsp/C (clocked by clk_fpga_0) and zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[123]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.034 ns between zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2[56]_i_2_psdsp_2/C (clocked by clk_fpga_0) and zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[125]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.042 ns between zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C (clocked by clk_fpga_0) and zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.044 ns between zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2[56]_i_2_psdsp/C (clocked by clk_fpga_0) and zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[125]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.049 ns between zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/r_V_27_reg_2617_reg[31]/C (clocked by clk_fpga_0) and zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_82ns_6ns_88_5_1_U7/multivariate_mul_82ns_6ns_88_5_1_Multiplier_6_U/buff1_reg/B[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.058 ns between zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C (clocked by clk_fpga_0) and zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.108 ns between zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2[56]_i_2_psdsp_2/C (clocked by clk_fpga_0) and zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[126]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.118 ns between zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2[56]_i_2_psdsp/C (clocked by clk_fpga_0) and zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[126]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.129 ns between zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2[56]_i_2_psdsp_2/C (clocked by clk_fpga_0) and zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[124]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.132 ns between zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C (clocked by clk_fpga_0) and zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.133 ns between zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2[56]_i_2_psdsp_2/C (clocked by clk_fpga_0) and zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[127]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.133 ns between zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C (clocked by clk_fpga_0) and zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.139 ns between zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2[56]_i_2_psdsp/C (clocked by clk_fpga_0) and zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[124]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.142 ns between zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2[56]_i_2_psdsp/C (clocked by clk_fpga_0) and zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[127]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.149 ns between zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2[56]_i_2_psdsp_2/C (clocked by clk_fpga_0) and zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[129]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.149 ns between zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/trunc_ln_reg_2812_reg[35]/C (clocked by clk_fpga_0) and zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff1_reg[16]_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.149 ns between zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C (clocked by clk_fpga_0) and zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.153 ns between zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C (clocked by clk_fpga_0) and zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.157 ns between zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C (clocked by clk_fpga_0) and zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.158 ns between zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2[56]_i_2_psdsp/C (clocked by clk_fpga_0) and zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[129]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.173 ns between zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C (clocked by clk_fpga_0) and zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.223 ns between zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C (clocked by clk_fpga_0) and zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.244 ns between zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2[56]_i_2_psdsp_2/C (clocked by clk_fpga_0) and zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_54ns_130_5_1_U11/multivariate_mul_77s_54ns_130_5_1_Multiplier_10_U/buff2_reg[128]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.244 ns between zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C (clocked by clk_fpga_0) and zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.246 ns between zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C (clocked by clk_fpga_0) and zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.253 ns between zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2[56]_i_2_psdsp/C (clocked by clk_fpga_0) and zturn_i/multivariate_0/inst/grp_pow_generic_double_s_fu_111/mul_77s_55ns_130_5_1_U12/multivariate_mul_77s_55ns_130_5_1_Multiplier_11_U/buff2_reg[128]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.262 ns between zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C (clocked by clk_fpga_0) and zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.268 ns between zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C (clocked by clk_fpga_0) and zturn_i/multivariate_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U48/multivariate_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.357 ns between zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C (clocked by clk_fpga_0) and zturn_i/pnq_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U44/pnq_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>


