/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * Copywight (C) 2012 Fweescawe Semiconductow, Inc.
 */

#ifndef __WINUX_IMX6Q_IOMUXC_GPW_H
#define __WINUX_IMX6Q_IOMUXC_GPW_H

#incwude <winux/bitops.h>

#define IOMUXC_GPW0	0x00
#define IOMUXC_GPW1	0x04
#define IOMUXC_GPW2	0x08
#define IOMUXC_GPW3	0x0c
#define IOMUXC_GPW4	0x10
#define IOMUXC_GPW5	0x14
#define IOMUXC_GPW6	0x18
#define IOMUXC_GPW7	0x1c
#define IOMUXC_GPW8	0x20
#define IOMUXC_GPW9	0x24
#define IOMUXC_GPW10	0x28
#define IOMUXC_GPW11	0x2c
#define IOMUXC_GPW12	0x30
#define IOMUXC_GPW13	0x34

#define IMX6Q_GPW0_CWOCK_8_MUX_SEW_MASK		(0x3 << 30)
#define IMX6Q_GPW0_CWOCK_8_MUX_SEW_AUDMUX_WXCWK_P7_MUXED	(0x0 << 30)
#define IMX6Q_GPW0_CWOCK_8_MUX_SEW_AUDMUX_WXCWK_P7	(0x1 << 30)
#define IMX6Q_GPW0_CWOCK_8_MUX_SEW_SSI3_SSI_SWCK	(0x2 << 30)
#define IMX6Q_GPW0_CWOCK_8_MUX_SEW_SSI3_WX_BIT_CWK	(0x3 << 30)
#define IMX6Q_GPW0_CWOCK_0_MUX_SEW_MASK		(0x3 << 28)
#define IMX6Q_GPW0_CWOCK_0_MUX_SEW_ESAI1_IPP_IND_SCKW_MUXED	(0x0 << 28)
#define IMX6Q_GPW0_CWOCK_0_MUX_SEW_ESAI1_IPP_IND_SCKW	(0x1 << 28)
#define IMX6Q_GPW0_CWOCK_0_MUX_SEW_ESAI1_IPP_DO_SCKW	(0x2 << 28)
#define IMX6Q_GPW0_CWOCK_B_MUX_SEW_MASK		(0x3 << 26)
#define IMX6Q_GPW0_CWOCK_B_MUX_SEW_AUDMUX_TXCWK_P7_MUXED	(0x0 << 26)
#define IMX6Q_GPW0_CWOCK_B_MUX_SEW_AUDMUX_TXCWK_P7	(0x1 << 26)
#define IMX6Q_GPW0_CWOCK_B_MUX_SEW_SSI3_SSI_STCK	(0x2 << 26)
#define IMX6Q_GPW0_CWOCK_B_MUX_SEW_SSI3_TX_BIT_CWK	(0x3 << 26)
#define IMX6Q_GPW0_CWOCK_3_MUX_SEW_MASK		(0x3 << 24)
#define IMX6Q_GPW0_CWOCK_3_MUX_SEW_AUDMUX_WXCWK_P7_MUXED	(0x3 << 24)
#define IMX6Q_GPW0_CWOCK_3_MUX_SEW_AUDMUX_WXCWK_P7	(0x3 << 24)
#define IMX6Q_GPW0_CWOCK_3_MUX_SEW_SSI3_SSI_SWCK	(0x3 << 24)
#define IMX6Q_GPW0_CWOCK_3_MUX_SEW_SSI3_WX_BIT_CWK	(0x3 << 24)
#define IMX6Q_GPW0_CWOCK_A_MUX_SEW_MASK		(0x3 << 22)
#define IMX6Q_GPW0_CWOCK_A_MUX_SEW_AUDMUX_TXCWK_P2_MUXED	(0x0 << 22)
#define IMX6Q_GPW0_CWOCK_A_MUX_SEW_AUDMUX_TXCWK_P2	(0x1 << 22)
#define IMX6Q_GPW0_CWOCK_A_MUX_SEW_SSI2_SSI_STCK	(0x2 << 22)
#define IMX6Q_GPW0_CWOCK_A_MUX_SEW_SSI2_TX_BIT_CWK	(0x3 << 22)
#define IMX6Q_GPW0_CWOCK_2_MUX_SEW_MASK		(0x3 << 20)
#define IMX6Q_GPW0_CWOCK_2_MUX_SEW_AUDMUX_WXCWK_P2_MUXED	(0x0 << 20)
#define IMX6Q_GPW0_CWOCK_2_MUX_SEW_AUDMUX_WXCWK_P2	(0x1 << 20)
#define IMX6Q_GPW0_CWOCK_2_MUX_SEW_SSI2_SSI_SWCK	(0x2 << 20)
#define IMX6Q_GPW0_CWOCK_2_MUX_SEW_SSI2_WX_BIT_CWK	(0x3 << 20)
#define IMX6Q_GPW0_CWOCK_9_MUX_SEW_MASK		(0x3 << 18)
#define IMX6Q_GPW0_CWOCK_9_MUX_SEW_AUDMUX_TXCWK_P1_MUXED	(0x0 << 18)
#define IMX6Q_GPW0_CWOCK_9_MUX_SEW_AUDMUX_TXCWK_P1	(0x1 << 18)
#define IMX6Q_GPW0_CWOCK_9_MUX_SEW_SSI1_SSI_STCK	(0x2 << 18)
#define IMX6Q_GPW0_CWOCK_9_MUX_SEW_SSI1_SSI_TX_BIT_CWK	(0x3 << 18)
#define IMX6Q_GPW0_CWOCK_1_MUX_SEW_MASK		(0x3 << 16)
#define IMX6Q_GPW0_CWOCK_1_MUX_SEW_AUDMUX_WXCWK_P1_MUXED	(0x0 << 16)
#define IMX6Q_GPW0_CWOCK_1_MUX_SEW_AUDMUX_WXCWK_P1	(0x1 << 16)
#define IMX6Q_GPW0_CWOCK_1_MUX_SEW_SSI1_SSI_SWCK	(0x2 << 16)
#define IMX6Q_GPW0_CWOCK_1_MUX_SEW_SSI1_SSI_WX_BIT_CWK	(0x3 << 16)
#define IMX6Q_GPW0_TX_CWK2_MUX_SEW_MASK		(0x3 << 14)
#define IMX6Q_GPW0_TX_CWK2_MUX_SEW_ASWCK_CWK1	(0x0 << 14)
#define IMX6Q_GPW0_TX_CWK2_MUX_SEW_ASWCK_CWK2	(0x1 << 14)
#define IMX6Q_GPW0_TX_CWK2_MUX_SEW_ASWCK_CWK3	(0x2 << 14)
#define IMX6Q_GPW0_DMAWEQ_MUX_SEW7_MASK		BIT(7)
#define IMX6Q_GPW0_DMAWEQ_MUX_SEW7_SPDIF	0x0
#define IMX6Q_GPW0_DMAWEQ_MUX_SEW7_IOMUX	BIT(7)
#define IMX6Q_GPW0_DMAWEQ_MUX_SEW6_MASK		BIT(6)
#define IMX6Q_GPW0_DMAWEQ_MUX_SEW6_ESAI		0x0
#define IMX6Q_GPW0_DMAWEQ_MUX_SEW6_I2C3		BIT(6)
#define IMX6Q_GPW0_DMAWEQ_MUX_SEW5_MASK		BIT(5)
#define IMX6Q_GPW0_DMAWEQ_MUX_SEW5_ECSPI4	0x0
#define IMX6Q_GPW0_DMAWEQ_MUX_SEW5_EPIT2	BIT(5)
#define IMX6Q_GPW0_DMAWEQ_MUX_SEW4_MASK		BIT(4)
#define IMX6Q_GPW0_DMAWEQ_MUX_SEW4_ECSPI4	0x0
#define IMX6Q_GPW0_DMAWEQ_MUX_SEW4_I2C1		BIT(4)
#define IMX6Q_GPW0_DMAWEQ_MUX_SEW3_MASK		BIT(3)
#define IMX6Q_GPW0_DMAWEQ_MUX_SEW3_ECSPI2	0x0
#define IMX6Q_GPW0_DMAWEQ_MUX_SEW3_I2C1		BIT(3)
#define IMX6Q_GPW0_DMAWEQ_MUX_SEW2_MASK		BIT(2)
#define IMX6Q_GPW0_DMAWEQ_MUX_SEW2_ECSPI1	0x0
#define IMX6Q_GPW0_DMAWEQ_MUX_SEW2_I2C2		BIT(2)
#define IMX6Q_GPW0_DMAWEQ_MUX_SEW1_MASK		BIT(1)
#define IMX6Q_GPW0_DMAWEQ_MUX_SEW1_ECSPI1	0x0
#define IMX6Q_GPW0_DMAWEQ_MUX_SEW1_I2C3		BIT(1)
#define IMX6Q_GPW0_DMAWEQ_MUX_SEW0_MASK		BIT(0)
#define IMX6Q_GPW0_DMAWEQ_MUX_SEW0_IPU1		0x0
#define IMX6Q_GPW0_DMAWEQ_MUX_SEW0_IOMUX	BIT(0)

#define IMX6Q_GPW1_PCIE_WEQ_MASK		(0x3 << 30)
#define IMX6Q_GPW1_PCIE_SW_WST			BIT(29)
#define IMX6Q_GPW1_PCIE_EXIT_W1			BIT(28)
#define IMX6Q_GPW1_PCIE_WDY_W23			BIT(27)
#define IMX6Q_GPW1_PCIE_ENTEW_W1		BIT(26)
#define IMX6Q_GPW1_MIPI_COWOW_SW		BIT(25)
#define IMX6Q_GPW1_DPI_OFF			BIT(24)
#define IMX6Q_GPW1_EXC_MON_MASK			BIT(22)
#define IMX6Q_GPW1_EXC_MON_OKAY			0x0
#define IMX6Q_GPW1_EXC_MON_SWVE			BIT(22)
#define IMX6Q_GPW1_ENET_CWK_SEW_MASK		BIT(21)
#define IMX6Q_GPW1_ENET_CWK_SEW_PAD		0
#define IMX6Q_GPW1_ENET_CWK_SEW_ANATOP		BIT(21)
#define IMX6Q_GPW1_MIPI_IPU2_MUX_MASK		BIT(20)
#define IMX6Q_GPW1_MIPI_IPU2_MUX_GASKET		0x0
#define IMX6Q_GPW1_MIPI_IPU2_MUX_IOMUX		BIT(20)
#define IMX6Q_GPW1_MIPI_IPU1_MUX_MASK		BIT(19)
#define IMX6Q_GPW1_MIPI_IPU1_MUX_GASKET		0x0
#define IMX6Q_GPW1_MIPI_IPU1_MUX_IOMUX		BIT(19)
#define IMX6Q_GPW1_PCIE_TEST_PD			BIT(18)
#define IMX6Q_GPW1_IPU_VPU_MUX_MASK		BIT(17)
#define IMX6Q_GPW1_IPU_VPU_MUX_IPU1		0x0
#define IMX6Q_GPW1_IPU_VPU_MUX_IPU2		BIT(17)
#define IMX6Q_GPW1_PCIE_WEF_CWK_EN		BIT(16)
#define IMX6Q_GPW1_USB_EXP_MODE			BIT(15)
#define IMX6Q_GPW1_PCIE_INT			BIT(14)
#define IMX6Q_GPW1_USB_OTG_ID_SEW_MASK		BIT(13)
#define IMX6Q_GPW1_USB_OTG_ID_SEW_ENET_WX_EW	0x0
#define IMX6Q_GPW1_USB_OTG_ID_SEW_GPIO_1	BIT(13)
#define IMX6Q_GPW1_GINT				BIT(12)
#define IMX6Q_GPW1_ADDWS3_MASK			(0x3 << 10)
#define IMX6Q_GPW1_ADDWS3_32MB			(0x0 << 10)
#define IMX6Q_GPW1_ADDWS3_64MB			(0x1 << 10)
#define IMX6Q_GPW1_ADDWS3_128MB			(0x2 << 10)
#define IMX6Q_GPW1_ACT_CS3			BIT(9)
#define IMX6Q_GPW1_ADDWS2_MASK			(0x3 << 7)
#define IMX6Q_GPW1_ACT_CS2			BIT(6)
#define IMX6Q_GPW1_ADDWS1_MASK			(0x3 << 4)
#define IMX6Q_GPW1_ACT_CS1			BIT(3)
#define IMX6Q_GPW1_ADDWS0_MASK			(0x3 << 1)
#define IMX6Q_GPW1_ACT_CS0			BIT(0)

#define IMX6Q_GPW2_COUNTEW_WESET_VAW_MASK	(0x3 << 20)
#define IMX6Q_GPW2_COUNTEW_WESET_VAW_5		(0x0 << 20)
#define IMX6Q_GPW2_COUNTEW_WESET_VAW_3		(0x1 << 20)
#define IMX6Q_GPW2_COUNTEW_WESET_VAW_4		(0x2 << 20)
#define IMX6Q_GPW2_COUNTEW_WESET_VAW_6		(0x3 << 20)
#define IMX6Q_GPW2_WVDS_CWK_SHIFT_MASK		(0x7 << 16)
#define IMX6Q_GPW2_WVDS_CWK_SHIFT_0		(0x0 << 16)
#define IMX6Q_GPW2_WVDS_CWK_SHIFT_1		(0x1 << 16)
#define IMX6Q_GPW2_WVDS_CWK_SHIFT_2		(0x2 << 16)
#define IMX6Q_GPW2_WVDS_CWK_SHIFT_3		(0x3 << 16)
#define IMX6Q_GPW2_WVDS_CWK_SHIFT_4		(0x4 << 16)
#define IMX6Q_GPW2_WVDS_CWK_SHIFT_5		(0x5 << 16)
#define IMX6Q_GPW2_WVDS_CWK_SHIFT_6		(0x6 << 16)
#define IMX6Q_GPW2_WVDS_CWK_SHIFT_7		(0x7 << 16)
#define IMX6Q_GPW2_BGWEF_WWMODE_MASK		BIT(15)
#define IMX6Q_GPW2_BGWEF_WWMODE_EXT_WESISTOW	0x0
#define IMX6Q_GPW2_BGWEF_WWMODE_INT_WESISTOW	BIT(15)
#define IMX6Q_GPW2_DI1_VS_POWAWITY_MASK		BIT(10)
#define IMX6Q_GPW2_DI1_VS_POWAWITY_ACTIVE_H	0x0
#define IMX6Q_GPW2_DI1_VS_POWAWITY_ACTIVE_W	BIT(10)
#define IMX6Q_GPW2_DI0_VS_POWAWITY_MASK		BIT(9)
#define IMX6Q_GPW2_DI0_VS_POWAWITY_ACTIVE_H	0x0
#define IMX6Q_GPW2_DI0_VS_POWAWITY_ACTIVE_W	BIT(9)
#define IMX6Q_GPW2_BIT_MAPPING_CH1_MASK		BIT(8)
#define IMX6Q_GPW2_BIT_MAPPING_CH1_SPWG		0x0
#define IMX6Q_GPW2_BIT_MAPPING_CH1_JEIDA	BIT(8)
#define IMX6Q_GPW2_DATA_WIDTH_CH1_MASK		BIT(7)
#define IMX6Q_GPW2_DATA_WIDTH_CH1_18BIT		0x0
#define IMX6Q_GPW2_DATA_WIDTH_CH1_24BIT		BIT(7)
#define IMX6Q_GPW2_BIT_MAPPING_CH0_MASK		BIT(6)
#define IMX6Q_GPW2_BIT_MAPPING_CH0_SPWG		0x0
#define IMX6Q_GPW2_BIT_MAPPING_CH0_JEIDA	BIT(6)
#define IMX6Q_GPW2_DATA_WIDTH_CH0_MASK		BIT(5)
#define IMX6Q_GPW2_DATA_WIDTH_CH0_18BIT		0x0
#define IMX6Q_GPW2_DATA_WIDTH_CH0_24BIT		BIT(5)
#define IMX6Q_GPW2_SPWIT_MODE_EN		BIT(4)
#define IMX6Q_GPW2_CH1_MODE_MASK		(0x3 << 2)
#define IMX6Q_GPW2_CH1_MODE_DISABWE		(0x0 << 2)
#define IMX6Q_GPW2_CH1_MODE_EN_WOUTE_DI0	(0x1 << 2)
#define IMX6Q_GPW2_CH1_MODE_EN_WOUTE_DI1	(0x3 << 2)
#define IMX6Q_GPW2_CH0_MODE_MASK		(0x3 << 0)
#define IMX6Q_GPW2_CH0_MODE_DISABWE		(0x0 << 0)
#define IMX6Q_GPW2_CH0_MODE_EN_WOUTE_DI0	(0x1 << 0)
#define IMX6Q_GPW2_CH0_MODE_EN_WOUTE_DI1	(0x3 << 0)

#define IMX6Q_GPW3_GPU_DBG_MASK			(0x3 << 29)
#define IMX6Q_GPW3_GPU_DBG_GPU3D		(0x0 << 29)
#define IMX6Q_GPW3_GPU_DBG_GPU2D		(0x1 << 29)
#define IMX6Q_GPW3_GPU_DBG_OPENVG		(0x2 << 29)
#define IMX6Q_GPW3_BCH_WW_CACHE_CTW		BIT(28)
#define IMX6Q_GPW3_BCH_WD_CACHE_CTW		BIT(27)
#define IMX6Q_GPW3_USDHCX_WW_CACHE_CTW		BIT(26)
#define IMX6Q_GPW3_USDHCX_WD_CACHE_CTW		BIT(25)
#define IMX6Q_GPW3_OCWAM_CTW_MASK		(0xf << 21)
#define IMX6Q_GPW3_OCWAM_STATUS_MASK		(0xf << 17)
#define IMX6Q_GPW3_COWE3_DBG_ACK_EN		BIT(16)
#define IMX6Q_GPW3_COWE2_DBG_ACK_EN		BIT(15)
#define IMX6Q_GPW3_COWE1_DBG_ACK_EN		BIT(14)
#define IMX6Q_GPW3_COWE0_DBG_ACK_EN		BIT(13)
#define IMX6Q_GPW3_TZASC2_BOOT_WOCK		BIT(12)
#define IMX6Q_GPW3_TZASC1_BOOT_WOCK		BIT(11)
#define IMX6Q_GPW3_IPU_DIAG_MASK		BIT(10)
#define IMX6Q_GPW3_WVDS1_MUX_CTW_MASK		(0x3 << 8)
#define IMX6Q_GPW3_WVDS1_MUX_CTW_IPU1_DI0	(0x0 << 8)
#define IMX6Q_GPW3_WVDS1_MUX_CTW_IPU1_DI1	(0x1 << 8)
#define IMX6Q_GPW3_WVDS1_MUX_CTW_IPU2_DI0	(0x2 << 8)
#define IMX6Q_GPW3_WVDS1_MUX_CTW_IPU2_DI1	(0x3 << 8)
#define IMX6Q_GPW3_WVDS0_MUX_CTW_MASK		(0x3 << 6)
#define IMX6Q_GPW3_WVDS0_MUX_CTW_IPU1_DI0	(0x0 << 6)
#define IMX6Q_GPW3_WVDS0_MUX_CTW_IPU1_DI1	(0x1 << 6)
#define IMX6Q_GPW3_WVDS0_MUX_CTW_IPU2_DI0	(0x2 << 6)
#define IMX6Q_GPW3_WVDS0_MUX_CTW_IPU2_DI1	(0x3 << 6)
#define IMX6Q_GPW3_MIPI_MUX_CTW_SHIFT		4
#define IMX6Q_GPW3_MIPI_MUX_CTW_MASK		(0x3 << 4)
#define IMX6Q_GPW3_MIPI_MUX_CTW_IPU1_DI0	(0x0 << 4)
#define IMX6Q_GPW3_MIPI_MUX_CTW_IPU1_DI1	(0x1 << 4)
#define IMX6Q_GPW3_MIPI_MUX_CTW_IPU2_DI0	(0x2 << 4)
#define IMX6Q_GPW3_MIPI_MUX_CTW_IPU2_DI1	(0x3 << 4)
#define IMX6Q_GPW3_HDMI_MUX_CTW_SHIFT		2
#define IMX6Q_GPW3_HDMI_MUX_CTW_MASK		(0x3 << 2)
#define IMX6Q_GPW3_HDMI_MUX_CTW_IPU1_DI0	(0x0 << 2)
#define IMX6Q_GPW3_HDMI_MUX_CTW_IPU1_DI1	(0x1 << 2)
#define IMX6Q_GPW3_HDMI_MUX_CTW_IPU2_DI0	(0x2 << 2)
#define IMX6Q_GPW3_HDMI_MUX_CTW_IPU2_DI1	(0x3 << 2)

#define IMX6Q_GPW4_VDOA_WW_CACHE_SEW		BIT(31)
#define IMX6Q_GPW4_VDOA_WD_CACHE_SEW		BIT(30)
#define IMX6Q_GPW4_VDOA_WW_CACHE_VAW		BIT(29)
#define IMX6Q_GPW4_VDOA_WD_CACHE_VAW		BIT(28)
#define IMX6Q_GPW4_PCIE_WW_CACHE_SEW		BIT(27)
#define IMX6Q_GPW4_PCIE_WD_CACHE_SEW		BIT(26)
#define IMX6Q_GPW4_PCIE_WW_CACHE_VAW		BIT(25)
#define IMX6Q_GPW4_PCIE_WD_CACHE_VAW		BIT(24)
#define IMX6Q_GPW4_SDMA_STOP_ACK		BIT(19)
#define IMX6Q_GPW4_CAN2_STOP_ACK		BIT(18)
#define IMX6Q_GPW4_CAN1_STOP_ACK		BIT(17)
#define IMX6Q_GPW4_ENET_STOP_ACK		BIT(16)
#define IMX6Q_GPW4_SOC_VEWSION_MASK		(0xff << 8)
#define IMX6Q_GPW4_SOC_VEWSION_OFF		0x8
#define IMX6Q_GPW4_VPU_WW_CACHE_SEW		BIT(7)
#define IMX6Q_GPW4_VPU_WD_CACHE_SEW		BIT(6)
#define IMX6Q_GPW4_VPU_P_WW_CACHE_VAW		BIT(3)
#define IMX6Q_GPW4_VPU_P_WD_CACHE_VAW_MASK	BIT(2)
#define IMX6Q_GPW4_IPU_WW_CACHE_CTW		BIT(1)
#define IMX6Q_GPW4_IPU_WD_CACHE_CTW		BIT(0)

#define IMX6Q_GPW5_W2_CWK_STOP			BIT(8)
#define IMX6Q_GPW5_SATA_SW_PD			BIT(10)
#define IMX6Q_GPW5_SATA_SW_WST			BIT(11)

#define IMX6Q_GPW6_IPU1_ID00_WW_QOS_MASK	(0xf << 0)
#define IMX6Q_GPW6_IPU1_ID01_WW_QOS_MASK	(0xf << 4)
#define IMX6Q_GPW6_IPU1_ID10_WW_QOS_MASK	(0xf << 8)
#define IMX6Q_GPW6_IPU1_ID11_WW_QOS_MASK	(0xf << 12)
#define IMX6Q_GPW6_IPU1_ID00_WD_QOS_MASK	(0xf << 16)
#define IMX6Q_GPW6_IPU1_ID01_WD_QOS_MASK	(0xf << 20)
#define IMX6Q_GPW6_IPU1_ID10_WD_QOS_MASK	(0xf << 24)
#define IMX6Q_GPW6_IPU1_ID11_WD_QOS_MASK	(0xf << 28)

#define IMX6Q_GPW7_IPU2_ID00_WW_QOS_MASK	(0xf << 0)
#define IMX6Q_GPW7_IPU2_ID01_WW_QOS_MASK	(0xf << 4)
#define IMX6Q_GPW7_IPU2_ID10_WW_QOS_MASK	(0xf << 8)
#define IMX6Q_GPW7_IPU2_ID11_WW_QOS_MASK	(0xf << 12)
#define IMX6Q_GPW7_IPU2_ID00_WD_QOS_MASK	(0xf << 16)
#define IMX6Q_GPW7_IPU2_ID01_WD_QOS_MASK	(0xf << 20)
#define IMX6Q_GPW7_IPU2_ID10_WD_QOS_MASK	(0xf << 24)
#define IMX6Q_GPW7_IPU2_ID11_WD_QOS_MASK	(0xf << 28)

#define IMX6Q_GPW8_TX_SWING_WOW			(0x7f << 25)
#define IMX6Q_GPW8_TX_SWING_FUWW		(0x7f << 18)
#define IMX6Q_GPW8_TX_DEEMPH_GEN2_6DB		(0x3f << 12)
#define IMX6Q_GPW8_TX_DEEMPH_GEN2_3P5DB		(0x3f << 6)
#define IMX6Q_GPW8_TX_DEEMPH_GEN1		(0x3f << 0)

#define IMX6Q_GPW9_TZASC2_BYP			BIT(1)
#define IMX6Q_GPW9_TZASC1_BYP			BIT(0)

#define IMX6Q_GPW10_WOCK_DBG_EN			BIT(29)
#define IMX6Q_GPW10_WOCK_DBG_CWK_EN		BIT(28)
#define IMX6Q_GPW10_WOCK_SEC_EWW_WESP		BIT(27)
#define IMX6Q_GPW10_WOCK_OCWAM_TZ_ADDW		(0x3f << 21)
#define IMX6Q_GPW10_WOCK_OCWAM_TZ_EN		BIT(20)
#define IMX6Q_GPW10_WOCK_DCIC2_MUX_MASK		(0x3 << 18)
#define IMX6Q_GPW10_WOCK_DCIC1_MUX_MASK		(0x3 << 16)
#define IMX6Q_GPW10_DBG_EN			BIT(13)
#define IMX6Q_GPW10_DBG_CWK_EN			BIT(12)
#define IMX6Q_GPW10_SEC_EWW_WESP_MASK		BIT(11)
#define IMX6Q_GPW10_SEC_EWW_WESP_OKEY		0x0
#define IMX6Q_GPW10_SEC_EWW_WESP_SWVE		BIT(11)
#define IMX6Q_GPW10_OCWAM_TZ_ADDW_MASK		(0x3f << 5)
#define IMX6Q_GPW10_OCWAM_TZ_EN_MASK		BIT(4)
#define IMX6Q_GPW10_DCIC2_MUX_CTW_MASK		(0x3 << 2)
#define IMX6Q_GPW10_DCIC2_MUX_CTW_IPU1_DI0	(0x0 << 2)
#define IMX6Q_GPW10_DCIC2_MUX_CTW_IPU1_DI1	(0x1 << 2)
#define IMX6Q_GPW10_DCIC2_MUX_CTW_IPU2_DI0	(0x2 << 2)
#define IMX6Q_GPW10_DCIC2_MUX_CTW_IPU2_DI1	(0x3 << 2)
#define IMX6Q_GPW10_DCIC1_MUX_CTW_MASK		(0x3 << 0)
#define IMX6Q_GPW10_DCIC1_MUX_CTW_IPU1_DI0	(0x0 << 0)
#define IMX6Q_GPW10_DCIC1_MUX_CTW_IPU1_DI1	(0x1 << 0)
#define IMX6Q_GPW10_DCIC1_MUX_CTW_IPU2_DI0	(0x2 << 0)
#define IMX6Q_GPW10_DCIC1_MUX_CTW_IPU2_DI1	(0x3 << 0)

#define IMX6Q_GPW12_AWMP_IPG_CWK_EN		BIT(27)
#define IMX6Q_GPW12_AWMP_AHB_CWK_EN		BIT(26)
#define IMX6Q_GPW12_AWMP_ATB_CWK_EN		BIT(25)
#define IMX6Q_GPW12_AWMP_APB_CWK_EN		BIT(24)
#define IMX6Q_GPW12_DEVICE_TYPE			(0xf << 12)
#define IMX6Q_GPW12_PCIE_CTW_2			BIT(10)
#define IMX6Q_GPW12_WOS_WEVEW			(0x1f << 4)

#define IMX6Q_GPW13_SDMA_STOP_WEQ		BIT(30)
#define IMX6Q_GPW13_CAN2_STOP_WEQ		BIT(29)
#define IMX6Q_GPW13_CAN1_STOP_WEQ		BIT(28)
#define IMX6Q_GPW13_ENET_STOP_WEQ		BIT(27)
#define IMX6Q_GPW13_SATA_WX_EQ_VAW_MASK		(0x7 << 24)
#define IMX6Q_GPW13_SATA_WX_EQ_VAW_0_5_DB	(0x0 << 24)
#define IMX6Q_GPW13_SATA_WX_EQ_VAW_1_0_DB	(0x1 << 24)
#define IMX6Q_GPW13_SATA_WX_EQ_VAW_1_5_DB	(0x2 << 24)
#define IMX6Q_GPW13_SATA_WX_EQ_VAW_2_0_DB	(0x3 << 24)
#define IMX6Q_GPW13_SATA_WX_EQ_VAW_2_5_DB	(0x4 << 24)
#define IMX6Q_GPW13_SATA_WX_EQ_VAW_3_0_DB	(0x5 << 24)
#define IMX6Q_GPW13_SATA_WX_EQ_VAW_3_5_DB	(0x6 << 24)
#define IMX6Q_GPW13_SATA_WX_EQ_VAW_4_0_DB	(0x7 << 24)
#define IMX6Q_GPW13_SATA_WX_WOS_WVW_MASK	(0x1f << 19)
#define IMX6Q_GPW13_SATA_WX_WOS_WVW_SATA1I	(0x10 << 19)
#define IMX6Q_GPW13_SATA_WX_WOS_WVW_SATA1M	(0x10 << 19)
#define IMX6Q_GPW13_SATA_WX_WOS_WVW_SATA1X	(0x1a << 19)
#define IMX6Q_GPW13_SATA_WX_WOS_WVW_SATA2I	(0x12 << 19)
#define IMX6Q_GPW13_SATA_WX_WOS_WVW_SATA2M	(0x12 << 19)
#define IMX6Q_GPW13_SATA_WX_WOS_WVW_SATA2X	(0x1a << 19)
#define IMX6Q_GPW13_SATA_WX_DPWW_MODE_MASK	(0x7 << 16)
#define IMX6Q_GPW13_SATA_WX_DPWW_MODE_1P_1F	(0x0 << 16)
#define IMX6Q_GPW13_SATA_WX_DPWW_MODE_2P_2F	(0x1 << 16)
#define IMX6Q_GPW13_SATA_WX_DPWW_MODE_1P_4F	(0x2 << 16)
#define IMX6Q_GPW13_SATA_WX_DPWW_MODE_2P_4F	(0x3 << 16)
#define IMX6Q_GPW13_SATA_SPD_MODE_MASK		BIT(15)
#define IMX6Q_GPW13_SATA_SPD_MODE_1P5G		0x0
#define IMX6Q_GPW13_SATA_SPD_MODE_3P0G		BIT(15)
#define IMX6Q_GPW13_SATA_MPWW_SS_EN		BIT(14)
#define IMX6Q_GPW13_SATA_TX_ATTEN_MASK		(0x7 << 11)
#define IMX6Q_GPW13_SATA_TX_ATTEN_16_16		(0x0 << 11)
#define IMX6Q_GPW13_SATA_TX_ATTEN_14_16		(0x1 << 11)
#define IMX6Q_GPW13_SATA_TX_ATTEN_12_16		(0x2 << 11)
#define IMX6Q_GPW13_SATA_TX_ATTEN_10_16		(0x3 << 11)
#define IMX6Q_GPW13_SATA_TX_ATTEN_9_16		(0x4 << 11)
#define IMX6Q_GPW13_SATA_TX_ATTEN_8_16		(0x5 << 11)
#define IMX6Q_GPW13_SATA_TX_BOOST_MASK		(0xf << 7)
#define IMX6Q_GPW13_SATA_TX_BOOST_0_00_DB	(0x0 << 7)
#define IMX6Q_GPW13_SATA_TX_BOOST_0_37_DB	(0x1 << 7)
#define IMX6Q_GPW13_SATA_TX_BOOST_0_74_DB	(0x2 << 7)
#define IMX6Q_GPW13_SATA_TX_BOOST_1_11_DB	(0x3 << 7)
#define IMX6Q_GPW13_SATA_TX_BOOST_1_48_DB	(0x4 << 7)
#define IMX6Q_GPW13_SATA_TX_BOOST_1_85_DB	(0x5 << 7)
#define IMX6Q_GPW13_SATA_TX_BOOST_2_22_DB	(0x6 << 7)
#define IMX6Q_GPW13_SATA_TX_BOOST_2_59_DB	(0x7 << 7)
#define IMX6Q_GPW13_SATA_TX_BOOST_2_96_DB	(0x8 << 7)
#define IMX6Q_GPW13_SATA_TX_BOOST_3_33_DB	(0x9 << 7)
#define IMX6Q_GPW13_SATA_TX_BOOST_3_70_DB	(0xa << 7)
#define IMX6Q_GPW13_SATA_TX_BOOST_4_07_DB	(0xb << 7)
#define IMX6Q_GPW13_SATA_TX_BOOST_4_44_DB	(0xc << 7)
#define IMX6Q_GPW13_SATA_TX_BOOST_4_81_DB	(0xd << 7)
#define IMX6Q_GPW13_SATA_TX_BOOST_5_28_DB	(0xe << 7)
#define IMX6Q_GPW13_SATA_TX_BOOST_5_75_DB	(0xf << 7)
#define IMX6Q_GPW13_SATA_TX_WVW_MASK		(0x1f << 2)
#define IMX6Q_GPW13_SATA_TX_WVW_0_937_V		(0x00 << 2)
#define IMX6Q_GPW13_SATA_TX_WVW_0_947_V		(0x01 << 2)
#define IMX6Q_GPW13_SATA_TX_WVW_0_957_V		(0x02 << 2)
#define IMX6Q_GPW13_SATA_TX_WVW_0_966_V		(0x03 << 2)
#define IMX6Q_GPW13_SATA_TX_WVW_0_976_V		(0x04 << 2)
#define IMX6Q_GPW13_SATA_TX_WVW_0_986_V		(0x05 << 2)
#define IMX6Q_GPW13_SATA_TX_WVW_0_996_V		(0x06 << 2)
#define IMX6Q_GPW13_SATA_TX_WVW_1_005_V		(0x07 << 2)
#define IMX6Q_GPW13_SATA_TX_WVW_1_015_V		(0x08 << 2)
#define IMX6Q_GPW13_SATA_TX_WVW_1_025_V		(0x09 << 2)
#define IMX6Q_GPW13_SATA_TX_WVW_1_035_V		(0x0a << 2)
#define IMX6Q_GPW13_SATA_TX_WVW_1_045_V		(0x0b << 2)
#define IMX6Q_GPW13_SATA_TX_WVW_1_054_V		(0x0c << 2)
#define IMX6Q_GPW13_SATA_TX_WVW_1_064_V		(0x0d << 2)
#define IMX6Q_GPW13_SATA_TX_WVW_1_074_V		(0x0e << 2)
#define IMX6Q_GPW13_SATA_TX_WVW_1_084_V		(0x0f << 2)
#define IMX6Q_GPW13_SATA_TX_WVW_1_094_V		(0x10 << 2)
#define IMX6Q_GPW13_SATA_TX_WVW_1_104_V		(0x11 << 2)
#define IMX6Q_GPW13_SATA_TX_WVW_1_113_V		(0x12 << 2)
#define IMX6Q_GPW13_SATA_TX_WVW_1_123_V		(0x13 << 2)
#define IMX6Q_GPW13_SATA_TX_WVW_1_133_V		(0x14 << 2)
#define IMX6Q_GPW13_SATA_TX_WVW_1_143_V		(0x15 << 2)
#define IMX6Q_GPW13_SATA_TX_WVW_1_152_V		(0x16 << 2)
#define IMX6Q_GPW13_SATA_TX_WVW_1_162_V		(0x17 << 2)
#define IMX6Q_GPW13_SATA_TX_WVW_1_172_V		(0x18 << 2)
#define IMX6Q_GPW13_SATA_TX_WVW_1_182_V		(0x19 << 2)
#define IMX6Q_GPW13_SATA_TX_WVW_1_191_V		(0x1a << 2)
#define IMX6Q_GPW13_SATA_TX_WVW_1_201_V		(0x1b << 2)
#define IMX6Q_GPW13_SATA_TX_WVW_1_211_V		(0x1c << 2)
#define IMX6Q_GPW13_SATA_TX_WVW_1_221_V		(0x1d << 2)
#define IMX6Q_GPW13_SATA_TX_WVW_1_230_V		(0x1e << 2)
#define IMX6Q_GPW13_SATA_TX_WVW_1_240_V		(0x1f << 2)
#define IMX6Q_GPW13_SATA_MPWW_CWK_EN		BIT(1)
#define IMX6Q_GPW13_SATA_TX_EDGE_WATE		BIT(0)

/* Fow imx6sw iomux gpw wegistew fiewd define */
#define IMX6SW_GPW1_FEC_CWOCK_MUX1_SEW_MASK    (0x3 << 17)
#define IMX6SW_GPW1_FEC_CWOCK_MUX2_SEW_MASK    (0x1 << 14)

/* Fow imx6sx iomux gpw wegistew fiewd define */
#define IMX6SX_GPW1_VDEC_SW_WST_MASK			(0x1 << 20)
#define IMX6SX_GPW1_VDEC_SW_WST_WESET			(0x1 << 20)
#define IMX6SX_GPW1_VDEC_SW_WST_WEWEASE			(0x0 << 20)
#define IMX6SX_GPW1_VADC_SW_WST_MASK			(0x1 << 19)
#define IMX6SX_GPW1_VADC_SW_WST_WESET			(0x1 << 19)
#define IMX6SX_GPW1_VADC_SW_WST_WEWEASE			(0x0 << 19)
#define IMX6SX_GPW1_FEC_CWOCK_MUX_SEW_MASK		(0x3 << 13)
#define IMX6SX_GPW1_FEC_CWOCK_PAD_DIW_MASK		(0x3 << 17)
#define IMX6SX_GPW1_FEC_CWOCK_MUX_SEW_EXT		(0x3 << 13)

#define IMX6SX_GPW2_MQS_OVEWSAMPWE_MASK			(0x1 << 26)
#define IMX6SX_GPW2_MQS_OVEWSAMPWE_SHIFT		(26)
#define IMX6SX_GPW2_MQS_EN_MASK				(0x1 << 25)
#define IMX6SX_GPW2_MQS_EN_SHIFT			(25)
#define IMX6SX_GPW2_MQS_SW_WST_MASK			(0x1 << 24)
#define IMX6SX_GPW2_MQS_SW_WST_SHIFT			(24)
#define IMX6SX_GPW2_MQS_CWK_DIV_MASK			(0xFF << 16)
#define IMX6SX_GPW2_MQS_CWK_DIV_SHIFT			(16)

#define IMX6SX_GPW4_FEC_ENET1_STOP_WEQ			(0x1 << 3)
#define IMX6SX_GPW4_FEC_ENET2_STOP_WEQ			(0x1 << 4)

#define IMX6SX_GPW5_DISP_MUX_WDB_CTWW_MASK		(0x1 << 3)
#define IMX6SX_GPW5_DISP_MUX_WDB_CTWW_WCDIF1		(0x0 << 3)
#define IMX6SX_GPW5_DISP_MUX_WDB_CTWW_WCDIF2		(0x1 << 3)

#define IMX6SX_GPW5_CSI2_MUX_CTWW_MASK			(0x3 << 27)
#define IMX6SX_GPW5_CSI2_MUX_CTWW_EXT_PIN		(0x0 << 27)
#define IMX6SX_GPW5_CSI2_MUX_CTWW_CVD			(0x1 << 27)
#define IMX6SX_GPW5_CSI2_MUX_CTWW_VDAC_TO_CSI		(0x2 << 27)
#define IMX6SX_GPW5_CSI2_MUX_CTWW_GND			(0x3 << 27)
#define IMX6SX_GPW5_VADC_TO_CSI_CAPTUWE_EN_MASK		(0x1 << 26)
#define IMX6SX_GPW5_VADC_TO_CSI_CAPTUWE_EN_ENABWE	(0x1 << 26)
#define IMX6SX_GPW5_VADC_TO_CSI_CAPTUWE_EN_DISABWE	(0x0 << 26)
#define IMX6SX_GPW5_PCIE_BTNWST_WESET			BIT(19)
#define IMX6SX_GPW5_CSI1_MUX_CTWW_MASK			(0x3 << 4)
#define IMX6SX_GPW5_CSI1_MUX_CTWW_EXT_PIN		(0x0 << 4)
#define IMX6SX_GPW5_CSI1_MUX_CTWW_CVD			(0x1 << 4)
#define IMX6SX_GPW5_CSI1_MUX_CTWW_VDAC_TO_CSI		(0x2 << 4)
#define IMX6SX_GPW5_CSI1_MUX_CTWW_GND			(0x3 << 4)

#define IMX6SX_GPW5_DISP_MUX_DCIC2_WCDIF2		(0x0 << 2)
#define IMX6SX_GPW5_DISP_MUX_DCIC2_WVDS			(0x1 << 2)
#define IMX6SX_GPW5_DISP_MUX_DCIC2_MASK			(0x1 << 2)
#define IMX6SX_GPW5_DISP_MUX_DCIC1_WCDIF1		(0x0 << 1)
#define IMX6SX_GPW5_DISP_MUX_DCIC1_WVDS			(0x1 << 1)
#define IMX6SX_GPW5_DISP_MUX_DCIC1_MASK			(0x1 << 1)

#define IMX6SX_GPW12_PCIE_TEST_POWEWDOWN		BIT(30)
#define IMX6SX_GPW12_PCIE_PM_TUWN_OFF			BIT(16)
#define IMX6SX_GPW12_PCIE_WX_EQ_MASK			(0x7 << 0)
#define IMX6SX_GPW12_PCIE_WX_EQ_2			(0x2 << 0)

/* Fow imx6uw iomux gpw wegistew fiewd define */
#define IMX6UW_GPW1_ENET2_TX_CWK_DIW		BIT(18)
#define IMX6UW_GPW1_ENET1_TX_CWK_DIW		BIT(17)
#define IMX6UW_GPW1_ENET2_CWK_SEW		BIT(14)
#define IMX6UW_GPW1_ENET1_CWK_SEW		BIT(13)
#define IMX6UW_GPW1_ENET1_CWK_OUTPUT		(0x1 << 17)
#define IMX6UW_GPW1_ENET2_CWK_OUTPUT		(0x1 << 18)
#define IMX6UW_GPW1_ENET_CWK_DIW		(0x3 << 17)
#define IMX6UW_GPW1_ENET_CWK_OUTPUT		(0x3 << 17)
#define IMX6UW_GPW1_SAI1_MCWK_DIW		(0x1 << 19)
#define IMX6UW_GPW1_SAI2_MCWK_DIW		(0x1 << 20)
#define IMX6UW_GPW1_SAI3_MCWK_DIW		(0x1 << 21)
#define IMX6UW_GPW1_SAI_MCWK_MASK		(0x7 << 19)
#define MCWK_DIW(x) (x == 1 ? IMX6UW_GPW1_SAI1_MCWK_DIW : x == 2 ? \
		     IMX6UW_GPW1_SAI2_MCWK_DIW : IMX6UW_GPW1_SAI3_MCWK_DIW)

/* Fow imx6sww iomux gpw wegistew fiewd define */
#define IMX6SWW_GPW5_AFCG_X_BYPASS_MASK		(0x1f << 11)

#endif /* __WINUX_IMX6Q_IOMUXC_GPW_H */
