<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>PDL for FM Family: stc_extif_area_config Struct Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>


</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  <td id="projectlogo"><img alt="Logo" src="products_site_image.png"/></td>
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">PDL for FM Family
   &#160;<span id="projectnumber">Version2.0.0</span>
   </div>
   <div id="projectbrief">FM Peripheral Driver Library</div>
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div>
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
  initNavTree('structstc__extif__area__config.html','');
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">stc_extif_area_config Struct Reference<div class="ingroups"><a class="el" href="group___extif_group.html">External Bus Interface Functions (EXTIF)</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="stc_extif_area_config" -->
<p>Extif area configuration.  
 <a href="structstc__extif__area__config.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="extif_8h_source.html">extif.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for stc_extif_area_config:</div>
<div class="dyncontent">
<div class="center"><img src="structstc__extif__area__config__coll__graph.png" border="0" usemap="#stc__extif__area__config_coll__map" alt="Collaboration graph"/></div>
<map name="stc__extif__area__config_coll__map" id="stc__extif__area__config_coll__map">
<area shape="rect" id="node2" href="structstc__extif__sdram__config.html" title="stc_extif_sdram_config" alt="" coords="5,5,157,32"/></map>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___extif_group.html#gac1997799a657fe26be44905458e89fd6">en_extif_width_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__extif__area__config.html#a85e8798c1a48a82c74b42b5d48718323">enWidth</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">8, 16 bit data bus width. See description of <a class="el" href="group___extif_group.html#gac1997799a657fe26be44905458e89fd6" title="Extif data width.">en_extif_width_t</a>  <a href="#a85e8798c1a48a82c74b42b5d48718323"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">boolean_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__extif__area__config.html#aabb75829f48e77aba705d2939313f44c">bReadByteMask</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TRUE: Read Byte Mask enable.  <a href="#aabb75829f48e77aba705d2939313f44c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">boolean_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__extif__area__config.html#ac04d25aab321e187be5f8a104e6751fd">bWriteEnableOff</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TRUE: Write enable disabled.  <a href="#ac04d25aab321e187be5f8a104e6751fd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">boolean_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__extif__area__config.html#a4574b1cee810d2177b411fe28beb46ac">bNandFlash</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TRUE: NAND Flash bus enable, FLASE: NOR Flash/SRAM bus enable.  <a href="#a4574b1cee810d2177b411fe28beb46ac"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">boolean_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__extif__area__config.html#a80b549ca682b3e5de2e2fdd1990d93e5">bPageAccess</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TRUE: NOR Flash memory page access mode enabled.  <a href="#a80b549ca682b3e5de2e2fdd1990d93e5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___extif_group.html#ga6d861a4838957ee466cceb3812430852">en_extif_cycle_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__extif__area__config.html#aef420a7e587850c57e3af558e9024ce6">enReadAccessCycle</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Access Cycle timing.  <a href="#aef420a7e587850c57e3af558e9024ce6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___extif_group.html#ga6d861a4838957ee466cceb3812430852">en_extif_cycle_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__extif__area__config.html#a644d2d9a6099b40fbce36d4e9d966197">enReadAddressSetupCycle</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Address Setup Cycle timing.  <a href="#a644d2d9a6099b40fbce36d4e9d966197"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___extif_group.html#ga6d861a4838957ee466cceb3812430852">en_extif_cycle_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__extif__area__config.html#a38c84d2e5712a83c303cbd089017716e">enFirstReadAddressCycle</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">First Read Address Cycle timing.  <a href="#a38c84d2e5712a83c303cbd089017716e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___extif_group.html#ga6d861a4838957ee466cceb3812430852">en_extif_cycle_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__extif__area__config.html#ad50cde6febf4a92f705ae5e8a51f1a79">enReadIdleCycle</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Idle Cycle timing.  <a href="#ad50cde6febf4a92f705ae5e8a51f1a79"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___extif_group.html#ga6d861a4838957ee466cceb3812430852">en_extif_cycle_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__extif__area__config.html#a7df11ac428dbfdd628d1ba5fa37d1104">enWriteAccessCycle</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Write Access Cycle timing.  <a href="#a7df11ac428dbfdd628d1ba5fa37d1104"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___extif_group.html#ga6d861a4838957ee466cceb3812430852">en_extif_cycle_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__extif__area__config.html#a287a0250447ad4a694b0db2aea450b81">enWriteAddressSetupCycle</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Write Address Setup Cycle timing.  <a href="#a287a0250447ad4a694b0db2aea450b81"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___extif_group.html#ga6d861a4838957ee466cceb3812430852">en_extif_cycle_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__extif__area__config.html#a717880ebeaad298d8d44860a1f42a5d4">enWriteEnableCycle</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Write Enable Cycle timing.  <a href="#a717880ebeaad298d8d44860a1f42a5d4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___extif_group.html#ga6d861a4838957ee466cceb3812430852">en_extif_cycle_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__extif__area__config.html#a44b8c28f660259fd8c0888049c0b3d1e">enWriteIdleCycle</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Write Idle Cycle timing.  <a href="#a44b8c28f660259fd8c0888049c0b3d1e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__extif__area__config.html#ab011e7c0b22f5da245ff0bbe8d031a08">u8AreaAddress</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Address bits [27:20].  <a href="#ab011e7c0b22f5da245ff0bbe8d031a08"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___extif_group.html#gadc167cd7bc330772dfad33211d832ec9">en_extif_mask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__extif__area__config.html#ac5cc3c240b1c621337360b4a7bf5fe86">enAreaMask</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">See description of <a class="el" href="group___extif_group.html#gadc167cd7bc330772dfad33211d832ec9" title="Extif mask setup (area size)">en_extif_mask_t</a>.  <a href="#ac5cc3c240b1c621337360b4a7bf5fe86"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___extif_group.html#ga6d861a4838957ee466cceb3812430852">en_extif_cycle_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__extif__area__config.html#a8ffc6700d3cf91c256e102f5024d7043">enAddressLatchCycle</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Address Latch Cycles.  <a href="#a8ffc6700d3cf91c256e102f5024d7043"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___extif_group.html#ga6d861a4838957ee466cceb3812430852">en_extif_cycle_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__extif__area__config.html#a22712c4fb995fe6d9f7444c41599516a">enAddressLatchSetupCycle</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Address Latch Enable Setup Cycles.  <a href="#a22712c4fb995fe6d9f7444c41599516a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___extif_group.html#ga6d861a4838957ee466cceb3812430852">en_extif_cycle_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__extif__area__config.html#aa8ef08cfc8528d0d1a27c029aa339b31">enAddressLatchWidthCycle</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Address Latch Enable Width Cycles.  <a href="#aa8ef08cfc8528d0d1a27c029aa339b31"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">boolean_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__extif__area__config.html#a266715c6f28bab33f9cc0ac9f67abf96">bPrecedReadContinuousWrite</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TRUE: Enables preceding read and continuous write request.  <a href="#a266715c6f28bab33f9cc0ac9f67abf96"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___extif_group.html#ga22667c181023053dc57cd5254c80e99c">stc_extif_sdram_config_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__extif__area__config.html#a74d9301c43037ba30e2ebcdfa1654bd2">pExtifSdramConfig</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to the configuration of SDRAM I/F of external bus interface.  <a href="#a74d9301c43037ba30e2ebcdfa1654bd2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___extif_group.html#ga22667c181023053dc57cd5254c80e99c">stc_extif_sdram_config_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__extif__area__config.html#ac5dadb8349e5d76f5a8dadb9124a288c">pGdcSdramConfig</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to the configuration of SDRAM I/F of GDC.  <a href="#ac5dadb8349e5d76f5a8dadb9124a288c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">boolean_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__extif__area__config.html#a1aa39da381b1348f589646066def3cde">bSramFlashErrorInterruptEnable</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TRUE: Enables SRAM/Flash Error Interrupt.  <a href="#a1aa39da381b1348f589646066def3cde"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">func_ptr_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__extif__area__config.html#a342cd8ec382d175394183126dbf9fc04">pfnSramFlashErrorCallback</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to SRAM/Flash Error Callback Function.  <a href="#a342cd8ec382d175394183126dbf9fc04"></a><br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>Extif area configuration. </p>
<p>The WDG configuration is done on a per area (Chip select) basis </p>

<p>Definition at line <a class="el" href="extif_8h_source.html#l00332">332</a> of file <a class="el" href="extif_8h_source.html">extif.h</a>.</p>
</div><hr/><h2>Field Documentation</h2>
<a class="anchor" id="a4574b1cee810d2177b411fe28beb46ac"></a><!-- doxytag: member="stc_extif_area_config::bNandFlash" ref="a4574b1cee810d2177b411fe28beb46ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">boolean_t <a class="el" href="structstc__extif__area__config.html#a4574b1cee810d2177b411fe28beb46ac">bNandFlash</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>TRUE: NAND Flash bus enable, FLASE: NOR Flash/SRAM bus enable. </p>

<p>Definition at line <a class="el" href="extif_8h_source.html#l00337">337</a> of file <a class="el" href="extif_8h_source.html">extif.h</a>.</p>

<p>Referenced by <a class="el" href="extif_8c_source.html#l00154">Extif_InitArea()</a>.</p>

</div>
</div>
<a class="anchor" id="a80b549ca682b3e5de2e2fdd1990d93e5"></a><!-- doxytag: member="stc_extif_area_config::bPageAccess" ref="a80b549ca682b3e5de2e2fdd1990d93e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">boolean_t <a class="el" href="structstc__extif__area__config.html#a80b549ca682b3e5de2e2fdd1990d93e5">bPageAccess</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>TRUE: NOR Flash memory page access mode enabled. </p>

<p>Definition at line <a class="el" href="extif_8h_source.html#l00338">338</a> of file <a class="el" href="extif_8h_source.html">extif.h</a>.</p>

<p>Referenced by <a class="el" href="extif_8c_source.html#l00154">Extif_InitArea()</a>.</p>

</div>
</div>
<a class="anchor" id="a266715c6f28bab33f9cc0ac9f67abf96"></a><!-- doxytag: member="stc_extif_area_config::bPrecedReadContinuousWrite" ref="a266715c6f28bab33f9cc0ac9f67abf96" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">boolean_t <a class="el" href="structstc__extif__area__config.html#a266715c6f28bab33f9cc0ac9f67abf96">bPrecedReadContinuousWrite</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>TRUE: Enables preceding read and continuous write request. </p>

<p>Definition at line <a class="el" href="extif_8h_source.html#l00364">364</a> of file <a class="el" href="extif_8h_source.html">extif.h</a>.</p>

<p>Referenced by <a class="el" href="extif_8c_source.html#l00154">Extif_InitArea()</a>.</p>

</div>
</div>
<a class="anchor" id="aabb75829f48e77aba705d2939313f44c"></a><!-- doxytag: member="stc_extif_area_config::bReadByteMask" ref="aabb75829f48e77aba705d2939313f44c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">boolean_t <a class="el" href="structstc__extif__area__config.html#aabb75829f48e77aba705d2939313f44c">bReadByteMask</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>TRUE: Read Byte Mask enable. </p>

<p>Definition at line <a class="el" href="extif_8h_source.html#l00335">335</a> of file <a class="el" href="extif_8h_source.html">extif.h</a>.</p>

<p>Referenced by <a class="el" href="extif_8c_source.html#l00154">Extif_InitArea()</a>.</p>

</div>
</div>
<a class="anchor" id="a1aa39da381b1348f589646066def3cde"></a><!-- doxytag: member="stc_extif_area_config::bSramFlashErrorInterruptEnable" ref="a1aa39da381b1348f589646066def3cde" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">boolean_t <a class="el" href="structstc__extif__area__config.html#a1aa39da381b1348f589646066def3cde">bSramFlashErrorInterruptEnable</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>TRUE: Enables SRAM/Flash Error Interrupt. </p>

<p>Definition at line <a class="el" href="extif_8h_source.html#l00369">369</a> of file <a class="el" href="extif_8h_source.html">extif.h</a>.</p>

<p>Referenced by <a class="el" href="extif_8c_source.html#l00154">Extif_InitArea()</a>.</p>

</div>
</div>
<a class="anchor" id="ac04d25aab321e187be5f8a104e6751fd"></a><!-- doxytag: member="stc_extif_area_config::bWriteEnableOff" ref="ac04d25aab321e187be5f8a104e6751fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">boolean_t <a class="el" href="structstc__extif__area__config.html#ac04d25aab321e187be5f8a104e6751fd">bWriteEnableOff</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>TRUE: Write enable disabled. </p>

<p>Definition at line <a class="el" href="extif_8h_source.html#l00336">336</a> of file <a class="el" href="extif_8h_source.html">extif.h</a>.</p>

<p>Referenced by <a class="el" href="extif_8c_source.html#l00154">Extif_InitArea()</a>.</p>

</div>
</div>
<a class="anchor" id="a8ffc6700d3cf91c256e102f5024d7043"></a><!-- doxytag: member="stc_extif_area_config::enAddressLatchCycle" ref="a8ffc6700d3cf91c256e102f5024d7043" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___extif_group.html#ga6d861a4838957ee466cceb3812430852">en_extif_cycle_t</a> <a class="el" href="structstc__extif__area__config.html#a8ffc6700d3cf91c256e102f5024d7043">enAddressLatchCycle</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Address Latch Cycles. </p>

<p>Definition at line <a class="el" href="extif_8h_source.html#l00360">360</a> of file <a class="el" href="extif_8h_source.html">extif.h</a>.</p>

<p>Referenced by <a class="el" href="extif_8c_source.html#l00154">Extif_InitArea()</a>.</p>

</div>
</div>
<a class="anchor" id="a22712c4fb995fe6d9f7444c41599516a"></a><!-- doxytag: member="stc_extif_area_config::enAddressLatchSetupCycle" ref="a22712c4fb995fe6d9f7444c41599516a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___extif_group.html#ga6d861a4838957ee466cceb3812430852">en_extif_cycle_t</a> <a class="el" href="structstc__extif__area__config.html#a22712c4fb995fe6d9f7444c41599516a">enAddressLatchSetupCycle</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Address Latch Enable Setup Cycles. </p>

<p>Definition at line <a class="el" href="extif_8h_source.html#l00361">361</a> of file <a class="el" href="extif_8h_source.html">extif.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa8ef08cfc8528d0d1a27c029aa339b31"></a><!-- doxytag: member="stc_extif_area_config::enAddressLatchWidthCycle" ref="aa8ef08cfc8528d0d1a27c029aa339b31" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___extif_group.html#ga6d861a4838957ee466cceb3812430852">en_extif_cycle_t</a> <a class="el" href="structstc__extif__area__config.html#aa8ef08cfc8528d0d1a27c029aa339b31">enAddressLatchWidthCycle</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Address Latch Enable Width Cycles. </p>

<p>Definition at line <a class="el" href="extif_8h_source.html#l00362">362</a> of file <a class="el" href="extif_8h_source.html">extif.h</a>.</p>

<p>Referenced by <a class="el" href="extif_8c_source.html#l00154">Extif_InitArea()</a>.</p>

</div>
</div>
<a class="anchor" id="ac5cc3c240b1c621337360b4a7bf5fe86"></a><!-- doxytag: member="stc_extif_area_config::enAreaMask" ref="ac5cc3c240b1c621337360b4a7bf5fe86" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___extif_group.html#gadc167cd7bc330772dfad33211d832ec9">en_extif_mask_t</a> <a class="el" href="structstc__extif__area__config.html#ac5cc3c240b1c621337360b4a7bf5fe86">enAreaMask</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>See description of <a class="el" href="group___extif_group.html#gadc167cd7bc330772dfad33211d832ec9" title="Extif mask setup (area size)">en_extif_mask_t</a>. </p>

<p>Definition at line <a class="el" href="extif_8h_source.html#l00359">359</a> of file <a class="el" href="extif_8h_source.html">extif.h</a>.</p>

<p>Referenced by <a class="el" href="extif_8c_source.html#l00154">Extif_InitArea()</a>.</p>

</div>
</div>
<a class="anchor" id="a38c84d2e5712a83c303cbd089017716e"></a><!-- doxytag: member="stc_extif_area_config::enFirstReadAddressCycle" ref="a38c84d2e5712a83c303cbd089017716e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___extif_group.html#ga6d861a4838957ee466cceb3812430852">en_extif_cycle_t</a> <a class="el" href="structstc__extif__area__config.html#a38c84d2e5712a83c303cbd089017716e">enFirstReadAddressCycle</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>First Read Address Cycle timing. </p>

<p>Definition at line <a class="el" href="extif_8h_source.html#l00352">352</a> of file <a class="el" href="extif_8h_source.html">extif.h</a>.</p>

<p>Referenced by <a class="el" href="extif_8c_source.html#l00154">Extif_InitArea()</a>.</p>

</div>
</div>
<a class="anchor" id="aef420a7e587850c57e3af558e9024ce6"></a><!-- doxytag: member="stc_extif_area_config::enReadAccessCycle" ref="aef420a7e587850c57e3af558e9024ce6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___extif_group.html#ga6d861a4838957ee466cceb3812430852">en_extif_cycle_t</a> <a class="el" href="structstc__extif__area__config.html#aef420a7e587850c57e3af558e9024ce6">enReadAccessCycle</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Read Access Cycle timing. </p>

<p>Definition at line <a class="el" href="extif_8h_source.html#l00350">350</a> of file <a class="el" href="extif_8h_source.html">extif.h</a>.</p>

<p>Referenced by <a class="el" href="extif_8c_source.html#l00154">Extif_InitArea()</a>.</p>

</div>
</div>
<a class="anchor" id="a644d2d9a6099b40fbce36d4e9d966197"></a><!-- doxytag: member="stc_extif_area_config::enReadAddressSetupCycle" ref="a644d2d9a6099b40fbce36d4e9d966197" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___extif_group.html#ga6d861a4838957ee466cceb3812430852">en_extif_cycle_t</a> <a class="el" href="structstc__extif__area__config.html#a644d2d9a6099b40fbce36d4e9d966197">enReadAddressSetupCycle</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Read Address Setup Cycle timing. </p>

<p>Definition at line <a class="el" href="extif_8h_source.html#l00351">351</a> of file <a class="el" href="extif_8h_source.html">extif.h</a>.</p>

<p>Referenced by <a class="el" href="extif_8c_source.html#l00154">Extif_InitArea()</a>.</p>

</div>
</div>
<a class="anchor" id="ad50cde6febf4a92f705ae5e8a51f1a79"></a><!-- doxytag: member="stc_extif_area_config::enReadIdleCycle" ref="ad50cde6febf4a92f705ae5e8a51f1a79" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___extif_group.html#ga6d861a4838957ee466cceb3812430852">en_extif_cycle_t</a> <a class="el" href="structstc__extif__area__config.html#ad50cde6febf4a92f705ae5e8a51f1a79">enReadIdleCycle</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Read Idle Cycle timing. </p>

<p>Definition at line <a class="el" href="extif_8h_source.html#l00353">353</a> of file <a class="el" href="extif_8h_source.html">extif.h</a>.</p>

<p>Referenced by <a class="el" href="extif_8c_source.html#l00154">Extif_InitArea()</a>.</p>

</div>
</div>
<a class="anchor" id="a85e8798c1a48a82c74b42b5d48718323"></a><!-- doxytag: member="stc_extif_area_config::enWidth" ref="a85e8798c1a48a82c74b42b5d48718323" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___extif_group.html#gac1997799a657fe26be44905458e89fd6">en_extif_width_t</a> <a class="el" href="structstc__extif__area__config.html#a85e8798c1a48a82c74b42b5d48718323">enWidth</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>8, 16 bit data bus width. See description of <a class="el" href="group___extif_group.html#gac1997799a657fe26be44905458e89fd6" title="Extif data width.">en_extif_width_t</a> </p>

<p>Definition at line <a class="el" href="extif_8h_source.html#l00334">334</a> of file <a class="el" href="extif_8h_source.html">extif.h</a>.</p>

<p>Referenced by <a class="el" href="extif_8c_source.html#l00154">Extif_InitArea()</a>.</p>

</div>
</div>
<a class="anchor" id="a7df11ac428dbfdd628d1ba5fa37d1104"></a><!-- doxytag: member="stc_extif_area_config::enWriteAccessCycle" ref="a7df11ac428dbfdd628d1ba5fa37d1104" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___extif_group.html#ga6d861a4838957ee466cceb3812430852">en_extif_cycle_t</a> <a class="el" href="structstc__extif__area__config.html#a7df11ac428dbfdd628d1ba5fa37d1104">enWriteAccessCycle</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Write Access Cycle timing. </p>

<p>Definition at line <a class="el" href="extif_8h_source.html#l00354">354</a> of file <a class="el" href="extif_8h_source.html">extif.h</a>.</p>

<p>Referenced by <a class="el" href="extif_8c_source.html#l00154">Extif_InitArea()</a>.</p>

</div>
</div>
<a class="anchor" id="a287a0250447ad4a694b0db2aea450b81"></a><!-- doxytag: member="stc_extif_area_config::enWriteAddressSetupCycle" ref="a287a0250447ad4a694b0db2aea450b81" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___extif_group.html#ga6d861a4838957ee466cceb3812430852">en_extif_cycle_t</a> <a class="el" href="structstc__extif__area__config.html#a287a0250447ad4a694b0db2aea450b81">enWriteAddressSetupCycle</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Write Address Setup Cycle timing. </p>

<p>Definition at line <a class="el" href="extif_8h_source.html#l00355">355</a> of file <a class="el" href="extif_8h_source.html">extif.h</a>.</p>

<p>Referenced by <a class="el" href="extif_8c_source.html#l00154">Extif_InitArea()</a>.</p>

</div>
</div>
<a class="anchor" id="a717880ebeaad298d8d44860a1f42a5d4"></a><!-- doxytag: member="stc_extif_area_config::enWriteEnableCycle" ref="a717880ebeaad298d8d44860a1f42a5d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___extif_group.html#ga6d861a4838957ee466cceb3812430852">en_extif_cycle_t</a> <a class="el" href="structstc__extif__area__config.html#a717880ebeaad298d8d44860a1f42a5d4">enWriteEnableCycle</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Write Enable Cycle timing. </p>

<p>Definition at line <a class="el" href="extif_8h_source.html#l00356">356</a> of file <a class="el" href="extif_8h_source.html">extif.h</a>.</p>

<p>Referenced by <a class="el" href="extif_8c_source.html#l00154">Extif_InitArea()</a>.</p>

</div>
</div>
<a class="anchor" id="a44b8c28f660259fd8c0888049c0b3d1e"></a><!-- doxytag: member="stc_extif_area_config::enWriteIdleCycle" ref="a44b8c28f660259fd8c0888049c0b3d1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___extif_group.html#ga6d861a4838957ee466cceb3812430852">en_extif_cycle_t</a> <a class="el" href="structstc__extif__area__config.html#a44b8c28f660259fd8c0888049c0b3d1e">enWriteIdleCycle</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Write Idle Cycle timing. </p>

<p>Definition at line <a class="el" href="extif_8h_source.html#l00357">357</a> of file <a class="el" href="extif_8h_source.html">extif.h</a>.</p>

<p>Referenced by <a class="el" href="extif_8c_source.html#l00154">Extif_InitArea()</a>.</p>

</div>
</div>
<a class="anchor" id="a74d9301c43037ba30e2ebcdfa1654bd2"></a><!-- doxytag: member="stc_extif_area_config::pExtifSdramConfig" ref="a74d9301c43037ba30e2ebcdfa1654bd2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___extif_group.html#ga22667c181023053dc57cd5254c80e99c">stc_extif_sdram_config_t</a>* <a class="el" href="structstc__extif__area__config.html#a74d9301c43037ba30e2ebcdfa1654bd2">pExtifSdramConfig</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Pointer to the configuration of SDRAM I/F of external bus interface. </p>

<p>Definition at line <a class="el" href="extif_8h_source.html#l00365">365</a> of file <a class="el" href="extif_8h_source.html">extif.h</a>.</p>

<p>Referenced by <a class="el" href="extif_8c_source.html#l00154">Extif_InitArea()</a>.</p>

</div>
</div>
<a class="anchor" id="a342cd8ec382d175394183126dbf9fc04"></a><!-- doxytag: member="stc_extif_area_config::pfnSramFlashErrorCallback" ref="a342cd8ec382d175394183126dbf9fc04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">func_ptr_t <a class="el" href="structstc__extif__area__config.html#a342cd8ec382d175394183126dbf9fc04">pfnSramFlashErrorCallback</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Pointer to SRAM/Flash Error Callback Function. </p>

<p>Definition at line <a class="el" href="extif_8h_source.html#l00370">370</a> of file <a class="el" href="extif_8h_source.html">extif.h</a>.</p>

<p>Referenced by <a class="el" href="extif_8c_source.html#l00154">Extif_InitArea()</a>.</p>

</div>
</div>
<a class="anchor" id="ac5dadb8349e5d76f5a8dadb9124a288c"></a><!-- doxytag: member="stc_extif_area_config::pGdcSdramConfig" ref="ac5dadb8349e5d76f5a8dadb9124a288c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___extif_group.html#ga22667c181023053dc57cd5254c80e99c">stc_extif_sdram_config_t</a>* <a class="el" href="structstc__extif__area__config.html#ac5dadb8349e5d76f5a8dadb9124a288c">pGdcSdramConfig</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Pointer to the configuration of SDRAM I/F of GDC. </p>

<p>Definition at line <a class="el" href="extif_8h_source.html#l00367">367</a> of file <a class="el" href="extif_8h_source.html">extif.h</a>.</p>

<p>Referenced by <a class="el" href="extif_8c_source.html#l00154">Extif_InitArea()</a>.</p>

</div>
</div>
<a class="anchor" id="ab011e7c0b22f5da245ff0bbe8d031a08"></a><!-- doxytag: member="stc_extif_area_config::u8AreaAddress" ref="ab011e7c0b22f5da245ff0bbe8d031a08" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="structstc__extif__area__config.html#ab011e7c0b22f5da245ff0bbe8d031a08">u8AreaAddress</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Address bits [27:20]. </p>

<p>Definition at line <a class="el" href="extif_8h_source.html#l00358">358</a> of file <a class="el" href="extif_8h_source.html">extif.h</a>.</p>

<p>Referenced by <a class="el" href="extif_8c_source.html#l00154">Extif_InitArea()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>C:/Users/chzhang/Desktop/FM0 MCU/universial PDL/release_v11f_doxy/driver/extif/<a class="el" href="extif_8h_source.html">extif.h</a></li>
</ul>
</div><!-- contents -->
</div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="structstc__extif__area__config.html">stc_extif_area_config</a>      </li>

    <li class="footer">Generated on Tue Sep 29 2015 15:08:07 for PDL for FM Family by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.6.1 </li>
   </ul>
 </div>


</body>
</html>
