ARM GAS  C:\Users\zafee\AppData\Local\Temp\ccLMvNiZ.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"bluenrg1_l2cap_aci.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c"
  20              		.section	.text.aci_l2cap_connection_parameter_update_req,"ax",%progbits
  21              		.align	1
  22              		.global	aci_l2cap_connection_parameter_update_req
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	aci_l2cap_connection_parameter_update_req:
  28              	.LVL0:
  29              	.LFB130:
   1:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c **** /**
   2:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   ******************************************************************************
   3:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   * @file    bluenrg1_l2cap_aci.c
   4:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   * @author  AMG - RF Application team
   5:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   * @brief   Source file for external uC - BlueNRG-x in network coprocessor mode 
   6:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   *          (l2cap_aci)
   7:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   *          Autogenerated files, do not edit!!
   8:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   ******************************************************************************
   9:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   * @attention
  10:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   *
  11:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   * Copyright (c) 2018 STMicroelectronics.
  12:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   * All rights reserved.
  13:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   *
  14:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   * This software is licensed under terms that can be found in the LICENSE file
  15:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   * in the root directory of this software component.
  16:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  17:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   *
  18:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   ******************************************************************************
  19:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   */
  20:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c **** #include "ble_types.h"
  21:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c **** #include "bluenrg1_l2cap_aci.h"
  22:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c **** tBleStatus aci_l2cap_connection_parameter_update_req(uint16_t Connection_Handle,
  23:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****                                                      uint16_t Conn_Interval_Min,
  24:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****                                                      uint16_t Conn_Interval_Max,
  25:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****                                                      uint16_t Slave_latency,
  26:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****                                                      uint16_t Timeout_Multiplier)
  27:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c **** {
  30              		.loc 1 27 1 view -0
  31              		.cfi_startproc
ARM GAS  C:\Users\zafee\AppData\Local\Temp\ccLMvNiZ.s 			page 2


  32              		@ args = 4, pretend = 0, frame = 288
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 27 1 is_stmt 0 view .LVU1
  35 0000 30B5     		push	{r4, r5, lr}
  36              		.cfi_def_cfa_offset 12
  37              		.cfi_offset 4, -12
  38              		.cfi_offset 5, -8
  39              		.cfi_offset 14, -4
  40 0002 C9B0     		sub	sp, sp, #292
  41              		.cfi_def_cfa_offset 304
  42 0004 8C46     		mov	ip, r1
  28:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   struct hci_request rq;
  43              		.loc 1 28 3 is_stmt 1 view .LVU2
  29:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   uint8_t cmd_buffer[258];
  44              		.loc 1 29 3 view .LVU3
  30:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   aci_l2cap_connection_parameter_update_req_cp0 *cp0 = (aci_l2cap_connection_parameter_update_req_c
  45              		.loc 1 30 3 view .LVU4
  46              	.LVL1:
  31:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   tBleStatus status = 0;
  47              		.loc 1 31 3 view .LVU5
  48              		.loc 1 31 14 is_stmt 0 view .LVU6
  49 0006 0DF10305 		add	r5, sp, #3
  50 000a 0021     		movs	r1, #0
  51              	.LVL2:
  52              		.loc 1 31 14 view .LVU7
  53 000c 8DF80310 		strb	r1, [sp, #3]
  32:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   uint8_t index_input = 0;
  54              		.loc 1 32 3 is_stmt 1 view .LVU8
  55              	.LVL3:
  33:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   cp0->Connection_Handle = htob(Connection_Handle, 2);
  56              		.loc 1 33 3 view .LVU9
  57              		.loc 1 33 26 is_stmt 0 view .LVU10
  58 0010 01AC     		add	r4, sp, #4
  59              	.LVL4:
  60              		.loc 1 33 26 view .LVU11
  61 0012 ADF80400 		strh	r0, [sp, #4]	@ movhi
  34:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   index_input += 2;
  62              		.loc 1 34 3 is_stmt 1 view .LVU12
  63              	.LVL5:
  35:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   cp0->Conn_Interval_Min = htob(Conn_Interval_Min, 2);
  64              		.loc 1 35 3 view .LVU13
  65              		.loc 1 35 26 is_stmt 0 view .LVU14
  66 0016 ADF806C0 		strh	ip, [sp, #6]	@ movhi
  36:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   index_input += 2;
  67              		.loc 1 36 3 is_stmt 1 view .LVU15
  68              	.LVL6:
  37:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   cp0->Conn_Interval_Max = htob(Conn_Interval_Max, 2);
  69              		.loc 1 37 3 view .LVU16
  70              		.loc 1 37 26 is_stmt 0 view .LVU17
  71 001a ADF80820 		strh	r2, [sp, #8]	@ movhi
  38:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   index_input += 2;
  72              		.loc 1 38 3 is_stmt 1 view .LVU18
  73              	.LVL7:
  39:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   cp0->Slave_latency = htob(Slave_latency, 2);
  74              		.loc 1 39 3 view .LVU19
  75              		.loc 1 39 22 is_stmt 0 view .LVU20
  76 001e ADF80A30 		strh	r3, [sp, #10]	@ movhi
ARM GAS  C:\Users\zafee\AppData\Local\Temp\ccLMvNiZ.s 			page 3


  40:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   index_input += 2;
  77              		.loc 1 40 3 is_stmt 1 view .LVU21
  78              	.LVL8:
  41:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   cp0->Timeout_Multiplier = htob(Timeout_Multiplier, 2);
  79              		.loc 1 41 3 view .LVU22
  80              		.loc 1 41 27 is_stmt 0 view .LVU23
  81 0022 BDF83031 		ldrh	r3, [sp, #304]
  82              	.LVL9:
  83              		.loc 1 41 27 view .LVU24
  84 0026 ADF80C30 		strh	r3, [sp, #12]	@ movhi
  42:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   index_input += 2;
  85              		.loc 1 42 3 is_stmt 1 view .LVU25
  86              	.LVL10:
  43:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
  87              		.loc 1 43 3 view .LVU26
  88 002a 4291     		str	r1, [sp, #264]
  89 002c 4391     		str	r1, [sp, #268]
  90 002e 4491     		str	r1, [sp, #272]
  91 0030 4591     		str	r1, [sp, #276]
  92 0032 4691     		str	r1, [sp, #280]
  93 0034 4791     		str	r1, [sp, #284]
  44:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   rq.ogf = 0x3f;
  94              		.loc 1 44 3 view .LVU27
  95              		.loc 1 44 10 is_stmt 0 view .LVU28
  96 0036 3F23     		movs	r3, #63
  97 0038 ADF80831 		strh	r3, [sp, #264]	@ movhi
  45:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   rq.ocf = 0x181;
  98              		.loc 1 45 3 is_stmt 1 view .LVU29
  99              		.loc 1 45 10 is_stmt 0 view .LVU30
 100 003c 40F28113 		movw	r3, #385
 101 0040 ADF80A31 		strh	r3, [sp, #266]	@ movhi
  46:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   rq.event = 0x0F;
 102              		.loc 1 46 3 is_stmt 1 view .LVU31
 103              		.loc 1 46 12 is_stmt 0 view .LVU32
 104 0044 0F23     		movs	r3, #15
 105 0046 4393     		str	r3, [sp, #268]
  47:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   rq.cparam = cmd_buffer;
 106              		.loc 1 47 3 is_stmt 1 view .LVU33
 107              		.loc 1 47 13 is_stmt 0 view .LVU34
 108 0048 4494     		str	r4, [sp, #272]
  48:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   rq.clen = index_input;
 109              		.loc 1 48 3 is_stmt 1 view .LVU35
 110              		.loc 1 48 11 is_stmt 0 view .LVU36
 111 004a 0A23     		movs	r3, #10
 112 004c 4593     		str	r3, [sp, #276]
  49:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   rq.rparam = &status;
 113              		.loc 1 49 3 is_stmt 1 view .LVU37
 114              		.loc 1 49 13 is_stmt 0 view .LVU38
 115 004e 4695     		str	r5, [sp, #280]
  50:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   rq.rlen = 1;
 116              		.loc 1 50 3 is_stmt 1 view .LVU39
 117              		.loc 1 50 11 is_stmt 0 view .LVU40
 118 0050 0123     		movs	r3, #1
 119 0052 4793     		str	r3, [sp, #284]
  51:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 120              		.loc 1 51 3 is_stmt 1 view .LVU41
 121              		.loc 1 51 7 is_stmt 0 view .LVU42
ARM GAS  C:\Users\zafee\AppData\Local\Temp\ccLMvNiZ.s 			page 4


 122 0054 42A8     		add	r0, sp, #264
 123              	.LVL11:
 124              		.loc 1 51 7 view .LVU43
 125 0056 FFF7FEFF 		bl	hci_send_req
 126              	.LVL12:
 127              		.loc 1 51 6 view .LVU44
 128 005a 0028     		cmp	r0, #0
 129 005c 03DB     		blt	.L3
  52:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****     return BLE_STATUS_TIMEOUT;
  53:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   if (status) {
 130              		.loc 1 53 3 is_stmt 1 view .LVU45
 131              		.loc 1 53 7 is_stmt 0 view .LVU46
 132 005e 9DF80300 		ldrb	r0, [sp, #3]	@ zero_extendqisi2
 133              	.L2:
  54:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****     return status;
  55:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   }
  56:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   return BLE_STATUS_SUCCESS;
  57:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c **** }
 134              		.loc 1 57 1 view .LVU47
 135 0062 49B0     		add	sp, sp, #292
 136              		.cfi_remember_state
 137              		.cfi_def_cfa_offset 12
 138              		@ sp needed
 139 0064 30BD     		pop	{r4, r5, pc}
 140              	.LVL13:
 141              	.L3:
 142              		.cfi_restore_state
  52:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****     return BLE_STATUS_TIMEOUT;
 143              		.loc 1 52 12 view .LVU48
 144 0066 FF20     		movs	r0, #255
 145 0068 FBE7     		b	.L2
 146              		.cfi_endproc
 147              	.LFE130:
 149              		.section	.text.aci_l2cap_connection_parameter_update_resp,"ax",%progbits
 150              		.align	1
 151              		.global	aci_l2cap_connection_parameter_update_resp
 152              		.syntax unified
 153              		.thumb
 154              		.thumb_func
 156              	aci_l2cap_connection_parameter_update_resp:
 157              	.LVL14:
 158              	.LFB131:
  58:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c **** tBleStatus aci_l2cap_connection_parameter_update_resp(uint16_t Connection_Handle,
  59:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****                                                       uint16_t Conn_Interval_Min,
  60:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****                                                       uint16_t Conn_Interval_Max,
  61:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****                                                       uint16_t Slave_latency,
  62:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****                                                       uint16_t Timeout_Multiplier,
  63:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****                                                       uint16_t Minimum_CE_Length,
  64:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****                                                       uint16_t Maximum_CE_Length,
  65:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****                                                       uint8_t Identifier,
  66:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****                                                       uint8_t Accept)
  67:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c **** {
 159              		.loc 1 67 1 is_stmt 1 view -0
 160              		.cfi_startproc
 161              		@ args = 20, pretend = 0, frame = 288
 162              		@ frame_needed = 0, uses_anonymous_args = 0
 163              		.loc 1 67 1 is_stmt 0 view .LVU50
ARM GAS  C:\Users\zafee\AppData\Local\Temp\ccLMvNiZ.s 			page 5


 164 0000 30B5     		push	{r4, r5, lr}
 165              		.cfi_def_cfa_offset 12
 166              		.cfi_offset 4, -12
 167              		.cfi_offset 5, -8
 168              		.cfi_offset 14, -4
 169 0002 C9B0     		sub	sp, sp, #292
 170              		.cfi_def_cfa_offset 304
 171 0004 8C46     		mov	ip, r1
  68:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   struct hci_request rq;
 172              		.loc 1 68 3 is_stmt 1 view .LVU51
  69:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   uint8_t cmd_buffer[258];
 173              		.loc 1 69 3 view .LVU52
  70:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   aci_l2cap_connection_parameter_update_resp_cp0 *cp0 = (aci_l2cap_connection_parameter_update_resp
 174              		.loc 1 70 3 view .LVU53
 175              	.LVL15:
  71:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   tBleStatus status = 0;
 176              		.loc 1 71 3 view .LVU54
 177              		.loc 1 71 14 is_stmt 0 view .LVU55
 178 0006 0DF10305 		add	r5, sp, #3
 179 000a 0021     		movs	r1, #0
 180              	.LVL16:
 181              		.loc 1 71 14 view .LVU56
 182 000c 8DF80310 		strb	r1, [sp, #3]
  72:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   uint8_t index_input = 0;
 183              		.loc 1 72 3 is_stmt 1 view .LVU57
 184              	.LVL17:
  73:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   cp0->Connection_Handle = htob(Connection_Handle, 2);
 185              		.loc 1 73 3 view .LVU58
 186              		.loc 1 73 26 is_stmt 0 view .LVU59
 187 0010 01AC     		add	r4, sp, #4
 188              	.LVL18:
 189              		.loc 1 73 26 view .LVU60
 190 0012 ADF80400 		strh	r0, [sp, #4]	@ movhi
  74:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   index_input += 2;
 191              		.loc 1 74 3 is_stmt 1 view .LVU61
 192              	.LVL19:
  75:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   cp0->Conn_Interval_Min = htob(Conn_Interval_Min, 2);
 193              		.loc 1 75 3 view .LVU62
 194              		.loc 1 75 26 is_stmt 0 view .LVU63
 195 0016 ADF806C0 		strh	ip, [sp, #6]	@ movhi
  76:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   index_input += 2;
 196              		.loc 1 76 3 is_stmt 1 view .LVU64
 197              	.LVL20:
  77:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   cp0->Conn_Interval_Max = htob(Conn_Interval_Max, 2);
 198              		.loc 1 77 3 view .LVU65
 199              		.loc 1 77 26 is_stmt 0 view .LVU66
 200 001a ADF80820 		strh	r2, [sp, #8]	@ movhi
  78:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   index_input += 2;
 201              		.loc 1 78 3 is_stmt 1 view .LVU67
 202              	.LVL21:
  79:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   cp0->Slave_latency = htob(Slave_latency, 2);
 203              		.loc 1 79 3 view .LVU68
 204              		.loc 1 79 22 is_stmt 0 view .LVU69
 205 001e ADF80A30 		strh	r3, [sp, #10]	@ movhi
  80:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   index_input += 2;
 206              		.loc 1 80 3 is_stmt 1 view .LVU70
 207              	.LVL22:
ARM GAS  C:\Users\zafee\AppData\Local\Temp\ccLMvNiZ.s 			page 6


  81:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   cp0->Timeout_Multiplier = htob(Timeout_Multiplier, 2);
 208              		.loc 1 81 3 view .LVU71
 209              		.loc 1 81 27 is_stmt 0 view .LVU72
 210 0022 BDF83031 		ldrh	r3, [sp, #304]
 211              	.LVL23:
 212              		.loc 1 81 27 view .LVU73
 213 0026 ADF80C30 		strh	r3, [sp, #12]	@ movhi
  82:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   index_input += 2;
 214              		.loc 1 82 3 is_stmt 1 view .LVU74
 215              	.LVL24:
  83:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   cp0->Minimum_CE_Length = htob(Minimum_CE_Length, 2);
 216              		.loc 1 83 3 view .LVU75
 217              		.loc 1 83 26 is_stmt 0 view .LVU76
 218 002a BDF83431 		ldrh	r3, [sp, #308]
 219 002e ADF80E30 		strh	r3, [sp, #14]	@ movhi
  84:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   index_input += 2;
 220              		.loc 1 84 3 is_stmt 1 view .LVU77
 221              	.LVL25:
  85:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   cp0->Maximum_CE_Length = htob(Maximum_CE_Length, 2);
 222              		.loc 1 85 3 view .LVU78
 223              		.loc 1 85 26 is_stmt 0 view .LVU79
 224 0032 BDF83831 		ldrh	r3, [sp, #312]
 225 0036 ADF81030 		strh	r3, [sp, #16]	@ movhi
  86:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   index_input += 2;
 226              		.loc 1 86 3 is_stmt 1 view .LVU80
 227              	.LVL26:
  87:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   cp0->Identifier = htob(Identifier, 1);
 228              		.loc 1 87 3 view .LVU81
 229              		.loc 1 87 19 is_stmt 0 view .LVU82
 230 003a 9DF83C31 		ldrb	r3, [sp, #316]	@ zero_extendqisi2
 231 003e 8DF81230 		strb	r3, [sp, #18]
  88:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   index_input += 1;
 232              		.loc 1 88 3 is_stmt 1 view .LVU83
 233              	.LVL27:
  89:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   cp0->Accept = htob(Accept, 1);
 234              		.loc 1 89 3 view .LVU84
 235              		.loc 1 89 15 is_stmt 0 view .LVU85
 236 0042 9DF84031 		ldrb	r3, [sp, #320]	@ zero_extendqisi2
 237 0046 8DF81330 		strb	r3, [sp, #19]
  90:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   index_input += 1;
 238              		.loc 1 90 3 is_stmt 1 view .LVU86
 239              	.LVL28:
  91:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 240              		.loc 1 91 3 view .LVU87
 241 004a 4291     		str	r1, [sp, #264]
 242 004c 4391     		str	r1, [sp, #268]
 243 004e 4491     		str	r1, [sp, #272]
 244 0050 4591     		str	r1, [sp, #276]
 245 0052 4691     		str	r1, [sp, #280]
 246 0054 4791     		str	r1, [sp, #284]
  92:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   rq.ogf = 0x3f;
 247              		.loc 1 92 3 view .LVU88
 248              		.loc 1 92 10 is_stmt 0 view .LVU89
 249 0056 3F23     		movs	r3, #63
 250 0058 ADF80831 		strh	r3, [sp, #264]	@ movhi
  93:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   rq.ocf = 0x182;
 251              		.loc 1 93 3 is_stmt 1 view .LVU90
ARM GAS  C:\Users\zafee\AppData\Local\Temp\ccLMvNiZ.s 			page 7


 252              		.loc 1 93 10 is_stmt 0 view .LVU91
 253 005c 4FF4C173 		mov	r3, #386
 254 0060 ADF80A31 		strh	r3, [sp, #266]	@ movhi
  94:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   rq.cparam = cmd_buffer;
 255              		.loc 1 94 3 is_stmt 1 view .LVU92
 256              		.loc 1 94 13 is_stmt 0 view .LVU93
 257 0064 4494     		str	r4, [sp, #272]
  95:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   rq.clen = index_input;
 258              		.loc 1 95 3 is_stmt 1 view .LVU94
 259              		.loc 1 95 11 is_stmt 0 view .LVU95
 260 0066 1023     		movs	r3, #16
 261 0068 4593     		str	r3, [sp, #276]
  96:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   rq.rparam = &status;
 262              		.loc 1 96 3 is_stmt 1 view .LVU96
 263              		.loc 1 96 13 is_stmt 0 view .LVU97
 264 006a 4695     		str	r5, [sp, #280]
  97:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   rq.rlen = 1;
 265              		.loc 1 97 3 is_stmt 1 view .LVU98
 266              		.loc 1 97 11 is_stmt 0 view .LVU99
 267 006c 0123     		movs	r3, #1
 268 006e 4793     		str	r3, [sp, #284]
  98:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 269              		.loc 1 98 3 is_stmt 1 view .LVU100
 270              		.loc 1 98 7 is_stmt 0 view .LVU101
 271 0070 42A8     		add	r0, sp, #264
 272              	.LVL29:
 273              		.loc 1 98 7 view .LVU102
 274 0072 FFF7FEFF 		bl	hci_send_req
 275              	.LVL30:
 276              		.loc 1 98 6 view .LVU103
 277 0076 0028     		cmp	r0, #0
 278 0078 03DB     		blt	.L7
  99:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****     return BLE_STATUS_TIMEOUT;
 100:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   if (status) {
 279              		.loc 1 100 3 is_stmt 1 view .LVU104
 280              		.loc 1 100 7 is_stmt 0 view .LVU105
 281 007a 9DF80300 		ldrb	r0, [sp, #3]	@ zero_extendqisi2
 282              	.L6:
 101:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****     return status;
 102:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   }
 103:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****   return BLE_STATUS_SUCCESS;
 104:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c **** }
 283              		.loc 1 104 1 view .LVU106
 284 007e 49B0     		add	sp, sp, #292
 285              		.cfi_remember_state
 286              		.cfi_def_cfa_offset 12
 287              		@ sp needed
 288 0080 30BD     		pop	{r4, r5, pc}
 289              	.LVL31:
 290              	.L7:
 291              		.cfi_restore_state
  99:Middlewares/ST/BlueNRG-2/hci/controller/bluenrg1_l2cap_aci.c ****     return BLE_STATUS_TIMEOUT;
 292              		.loc 1 99 12 view .LVU107
 293 0082 FF20     		movs	r0, #255
 294 0084 FBE7     		b	.L6
 295              		.cfi_endproc
 296              	.LFE131:
ARM GAS  C:\Users\zafee\AppData\Local\Temp\ccLMvNiZ.s 			page 8


 298              		.text
 299              	.Letext0:
 300              		.file 2 "c:\\users\\zafee\\appdata\\roaming\\code - insiders\\user\\globalstorage\\bmd.stm32-for-v
 301              		.file 3 "c:\\users\\zafee\\appdata\\roaming\\code - insiders\\user\\globalstorage\\bmd.stm32-for-v
 302              		.file 4 "Middlewares/ST/BlueNRG-2/includes/ble_types.h"
 303              		.file 5 "c:\\users\\zafee\\appdata\\roaming\\code - insiders\\user\\globalstorage\\bmd.stm32-for-v
 304              		.file 6 "Middlewares/ST/BlueNRG-2/hci/hci_tl_patterns/Basic/hci_tl.h"
 305              		.file 7 "Middlewares/ST/BlueNRG-2/includes/bluenrg1_types.h"
 306              		.file 8 "c:\\users\\zafee\\appdata\\roaming\\code - insiders\\user\\globalstorage\\bmd.stm32-for-v
ARM GAS  C:\Users\zafee\AppData\Local\Temp\ccLMvNiZ.s 			page 9


DEFINED SYMBOLS
                            *ABS*:00000000 bluenrg1_l2cap_aci.c
C:\Users\zafee\AppData\Local\Temp\ccLMvNiZ.s:21     .text.aci_l2cap_connection_parameter_update_req:00000000 $t
C:\Users\zafee\AppData\Local\Temp\ccLMvNiZ.s:27     .text.aci_l2cap_connection_parameter_update_req:00000000 aci_l2cap_connection_parameter_update_req
C:\Users\zafee\AppData\Local\Temp\ccLMvNiZ.s:150    .text.aci_l2cap_connection_parameter_update_resp:00000000 $t
C:\Users\zafee\AppData\Local\Temp\ccLMvNiZ.s:156    .text.aci_l2cap_connection_parameter_update_resp:00000000 aci_l2cap_connection_parameter_update_resp

UNDEFINED SYMBOLS
hci_send_req
