// Seed: 806798698
module module_0 (
    input supply0 id_0,
    output tri0 id_1,
    input supply0 id_2,
    input wor id_3
);
  wire id_5;
  tri1 id_6, id_7, id_8 = 1'h0;
  assign id_1 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    output tri1 id_2,
    input wire id_3,
    input uwire id_4,
    input wor id_5,
    output wire id_6,
    output wand id_7,
    input tri id_8,
    output tri0 id_9,
    input supply0 id_10,
    input wand id_11,
    input uwire id_12,
    output tri1 id_13
);
  assign id_7 = id_11;
  module_0(
      id_8, id_9, id_12, id_12
  );
endmodule
