<stg><name>shift_register</name>


<trans_list>

<trans id="173" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="33" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:11 %din_V = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %data_in

]]></Node>
<StgValue><ssdm name="din_V"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry_ifconv:12 %din_V_1 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %data_in

]]></Node>
<StgValue><ssdm name="din_V_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="35" st_id="3" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry_ifconv:13 %din_V_2 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %data_in

]]></Node>
<StgValue><ssdm name="din_V_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="36" st_id="4" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry_ifconv:14 %din_V_3 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %data_in

]]></Node>
<StgValue><ssdm name="din_V_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="37" st_id="5" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry_ifconv:15 %din_V_4 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %data_in

]]></Node>
<StgValue><ssdm name="din_V_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="38" st_id="6" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry_ifconv:16 %din_V_5 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %data_in

]]></Node>
<StgValue><ssdm name="din_V_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="39" st_id="7" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry_ifconv:17 %din_V_6 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %data_in

]]></Node>
<StgValue><ssdm name="din_V_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="40" st_id="8" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry_ifconv:18 %din_V_7 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %data_in

]]></Node>
<StgValue><ssdm name="din_V_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="41" st_id="9" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry_ifconv:19 %din_V_8 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %data_in

]]></Node>
<StgValue><ssdm name="din_V_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="42" st_id="10" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry_ifconv:20 %din_V_9 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %data_in

]]></Node>
<StgValue><ssdm name="din_V_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="43" st_id="11" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry_ifconv:21 %din_V_10 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %data_in

]]></Node>
<StgValue><ssdm name="din_V_10"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="44" st_id="12" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry_ifconv:22 %din_V_11 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %data_in

]]></Node>
<StgValue><ssdm name="din_V_11"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="45" st_id="13" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry_ifconv:23 %din_V_12 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %data_in

]]></Node>
<StgValue><ssdm name="din_V_12"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="46" st_id="14" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry_ifconv:24 %din_V_13 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %data_in

]]></Node>
<StgValue><ssdm name="din_V_13"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="47" st_id="15" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry_ifconv:25 %din_V_14 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %data_in

]]></Node>
<StgValue><ssdm name="din_V_14"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="48" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1 %shift_flag_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %shift_flag

]]></Node>
<StgValue><ssdm name="shift_flag_read"/></StgValue>
</operation>

<operation id="49" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2 %shift_value_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %shift_value

]]></Node>
<StgValue><ssdm name="shift_value_read"/></StgValue>
</operation>

<operation id="50" st_id="16" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry_ifconv:26 %din_V_15 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %data_in

]]></Node>
<StgValue><ssdm name="din_V_15"/></StgValue>
</operation>

<operation id="51" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="16">
<![CDATA[
entry_ifconv:27 %trunc_ln26 = trunc i16 %shift_value_read

]]></Node>
<StgValue><ssdm name="trunc_ln26"/></StgValue>
</operation>

<operation id="52" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:28 %sub_ln26 = sub i4 0, i4 %trunc_ln26

]]></Node>
<StgValue><ssdm name="sub_ln26"/></StgValue>
</operation>

<operation id="53" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="4">
<![CDATA[
entry_ifconv:29 %tmp = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %sub_ln26

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="54" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:30 %sub_ln26_1 = sub i4 1, i4 %trunc_ln26

]]></Node>
<StgValue><ssdm name="sub_ln26_1"/></StgValue>
</operation>

<operation id="55" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="4">
<![CDATA[
entry_ifconv:31 %tmp_1 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %sub_ln26_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="56" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:32 %sub_ln26_2 = sub i4 2, i4 %trunc_ln26

]]></Node>
<StgValue><ssdm name="sub_ln26_2"/></StgValue>
</operation>

<operation id="57" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="4">
<![CDATA[
entry_ifconv:33 %tmp_2 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %sub_ln26_2

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="58" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:34 %sub_ln26_3 = sub i4 3, i4 %trunc_ln26

]]></Node>
<StgValue><ssdm name="sub_ln26_3"/></StgValue>
</operation>

<operation id="59" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="4">
<![CDATA[
entry_ifconv:35 %tmp_3 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %sub_ln26_3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="60" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:36 %sub_ln26_4 = sub i4 4, i4 %trunc_ln26

]]></Node>
<StgValue><ssdm name="sub_ln26_4"/></StgValue>
</operation>

<operation id="61" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="4">
<![CDATA[
entry_ifconv:37 %tmp_4 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %sub_ln26_4

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="62" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:38 %sub_ln26_5 = sub i4 5, i4 %trunc_ln26

]]></Node>
<StgValue><ssdm name="sub_ln26_5"/></StgValue>
</operation>

<operation id="63" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="4">
<![CDATA[
entry_ifconv:39 %tmp_5 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %sub_ln26_5

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="64" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:40 %sub_ln26_6 = sub i4 6, i4 %trunc_ln26

]]></Node>
<StgValue><ssdm name="sub_ln26_6"/></StgValue>
</operation>

<operation id="65" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="4">
<![CDATA[
entry_ifconv:41 %tmp_6 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %sub_ln26_6

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="66" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:42 %sub_ln26_7 = sub i4 7, i4 %trunc_ln26

]]></Node>
<StgValue><ssdm name="sub_ln26_7"/></StgValue>
</operation>

<operation id="67" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="4">
<![CDATA[
entry_ifconv:43 %tmp_7 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %sub_ln26_7

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="68" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:44 %sub_ln26_8 = sub i4 8, i4 %trunc_ln26

]]></Node>
<StgValue><ssdm name="sub_ln26_8"/></StgValue>
</operation>

<operation id="69" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="4">
<![CDATA[
entry_ifconv:45 %tmp_8 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %sub_ln26_8

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="70" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:46 %sub_ln26_9 = sub i4 9, i4 %trunc_ln26

]]></Node>
<StgValue><ssdm name="sub_ln26_9"/></StgValue>
</operation>

<operation id="71" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="4">
<![CDATA[
entry_ifconv:47 %tmp_9 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %sub_ln26_9

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="72" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:48 %sub_ln26_10 = sub i4 10, i4 %trunc_ln26

]]></Node>
<StgValue><ssdm name="sub_ln26_10"/></StgValue>
</operation>

<operation id="73" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="4">
<![CDATA[
entry_ifconv:49 %tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %sub_ln26_10

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="74" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:50 %sub_ln26_11 = sub i4 11, i4 %trunc_ln26

]]></Node>
<StgValue><ssdm name="sub_ln26_11"/></StgValue>
</operation>

<operation id="75" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="4">
<![CDATA[
entry_ifconv:51 %tmp_10 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %sub_ln26_11

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="76" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:52 %sub_ln26_12 = sub i4 12, i4 %trunc_ln26

]]></Node>
<StgValue><ssdm name="sub_ln26_12"/></StgValue>
</operation>

<operation id="77" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="4">
<![CDATA[
entry_ifconv:53 %tmp_11 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %sub_ln26_12

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="78" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:54 %sub_ln26_13 = sub i4 13, i4 %trunc_ln26

]]></Node>
<StgValue><ssdm name="sub_ln26_13"/></StgValue>
</operation>

<operation id="79" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="4">
<![CDATA[
entry_ifconv:55 %tmp_12 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %sub_ln26_13

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="80" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:56 %sub_ln26_14 = sub i4 14, i4 %trunc_ln26

]]></Node>
<StgValue><ssdm name="sub_ln26_14"/></StgValue>
</operation>

<operation id="81" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="4">
<![CDATA[
entry_ifconv:57 %tmp_13 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %sub_ln26_14

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="82" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:58 %xor_ln26 = xor i4 %trunc_ln26, i4 15

]]></Node>
<StgValue><ssdm name="xor_ln26"/></StgValue>
</operation>

<operation id="83" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="4">
<![CDATA[
entry_ifconv:59 %tmp_14 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %xor_ln26

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="84" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="4">
<![CDATA[
entry_ifconv:60 %tmp_15 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %trunc_ln26

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="85" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:61 %add_ln37 = add i4 %trunc_ln26, i4 1

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="86" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="4">
<![CDATA[
entry_ifconv:62 %tmp_16 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %add_ln37

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="87" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:63 %add_ln37_1 = add i4 %trunc_ln26, i4 2

]]></Node>
<StgValue><ssdm name="add_ln37_1"/></StgValue>
</operation>

<operation id="88" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="4">
<![CDATA[
entry_ifconv:64 %tmp_17 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %add_ln37_1

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="89" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:65 %add_ln37_2 = add i4 %trunc_ln26, i4 3

]]></Node>
<StgValue><ssdm name="add_ln37_2"/></StgValue>
</operation>

<operation id="90" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="4">
<![CDATA[
entry_ifconv:66 %tmp_18 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %add_ln37_2

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="91" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:67 %add_ln37_3 = add i4 %trunc_ln26, i4 4

]]></Node>
<StgValue><ssdm name="add_ln37_3"/></StgValue>
</operation>

<operation id="92" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="4">
<![CDATA[
entry_ifconv:68 %tmp_19 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %add_ln37_3

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="93" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:69 %add_ln37_4 = add i4 %trunc_ln26, i4 5

]]></Node>
<StgValue><ssdm name="add_ln37_4"/></StgValue>
</operation>

<operation id="94" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="4">
<![CDATA[
entry_ifconv:70 %tmp_20 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %add_ln37_4

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="95" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:71 %add_ln37_5 = add i4 %trunc_ln26, i4 6

]]></Node>
<StgValue><ssdm name="add_ln37_5"/></StgValue>
</operation>

<operation id="96" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="4">
<![CDATA[
entry_ifconv:72 %tmp_21 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %add_ln37_5

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="97" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:73 %add_ln37_6 = add i4 %trunc_ln26, i4 7

]]></Node>
<StgValue><ssdm name="add_ln37_6"/></StgValue>
</operation>

<operation id="98" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="4">
<![CDATA[
entry_ifconv:74 %tmp_22 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %add_ln37_6

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="99" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:75 %xor_ln37 = xor i4 %trunc_ln26, i4 8

]]></Node>
<StgValue><ssdm name="xor_ln37"/></StgValue>
</operation>

<operation id="100" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="4">
<![CDATA[
entry_ifconv:76 %tmp_23 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %xor_ln37

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="101" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:77 %add_ln37_7 = add i4 %trunc_ln26, i4 9

]]></Node>
<StgValue><ssdm name="add_ln37_7"/></StgValue>
</operation>

<operation id="102" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="4">
<![CDATA[
entry_ifconv:78 %tmp_24 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %add_ln37_7

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="103" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:79 %add_ln37_8 = add i4 %trunc_ln26, i4 10

]]></Node>
<StgValue><ssdm name="add_ln37_8"/></StgValue>
</operation>

<operation id="104" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="4">
<![CDATA[
entry_ifconv:80 %tmp_25 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %add_ln37_8

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="105" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:81 %add_ln37_9 = add i4 %trunc_ln26, i4 11

]]></Node>
<StgValue><ssdm name="add_ln37_9"/></StgValue>
</operation>

<operation id="106" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="4">
<![CDATA[
entry_ifconv:82 %tmp_26 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %add_ln37_9

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="107" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:83 %add_ln37_10 = add i4 %trunc_ln26, i4 12

]]></Node>
<StgValue><ssdm name="add_ln37_10"/></StgValue>
</operation>

<operation id="108" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="4">
<![CDATA[
entry_ifconv:84 %tmp_27 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %add_ln37_10

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="109" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:85 %add_ln37_11 = add i4 %trunc_ln26, i4 13

]]></Node>
<StgValue><ssdm name="add_ln37_11"/></StgValue>
</operation>

<operation id="110" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="4">
<![CDATA[
entry_ifconv:86 %tmp_28 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %add_ln37_11

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="111" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:87 %add_ln37_12 = add i4 %trunc_ln26, i4 14

]]></Node>
<StgValue><ssdm name="add_ln37_12"/></StgValue>
</operation>

<operation id="112" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="4">
<![CDATA[
entry_ifconv:88 %tmp_29 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %add_ln37_12

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="113" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:89 %add_ln37_13 = add i4 %trunc_ln26, i4 15

]]></Node>
<StgValue><ssdm name="add_ln37_13"/></StgValue>
</operation>

<operation id="114" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="4">
<![CDATA[
entry_ifconv:90 %tmp_30 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %add_ln37_13

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="115" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:91 %select_ln4 = select i1 %shift_flag_read, i16 %tmp_14, i16 %tmp_30

]]></Node>
<StgValue><ssdm name="select_ln4"/></StgValue>
</operation>

<operation id="116" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:92 %select_ln4_1 = select i1 %shift_flag_read, i16 %tmp_13, i16 %tmp_29

]]></Node>
<StgValue><ssdm name="select_ln4_1"/></StgValue>
</operation>

<operation id="117" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:93 %select_ln4_2 = select i1 %shift_flag_read, i16 %tmp_12, i16 %tmp_28

]]></Node>
<StgValue><ssdm name="select_ln4_2"/></StgValue>
</operation>

<operation id="118" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:94 %select_ln4_3 = select i1 %shift_flag_read, i16 %tmp_11, i16 %tmp_27

]]></Node>
<StgValue><ssdm name="select_ln4_3"/></StgValue>
</operation>

<operation id="119" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:95 %select_ln4_4 = select i1 %shift_flag_read, i16 %tmp_10, i16 %tmp_26

]]></Node>
<StgValue><ssdm name="select_ln4_4"/></StgValue>
</operation>

<operation id="120" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:96 %select_ln4_5 = select i1 %shift_flag_read, i16 %tmp_s, i16 %tmp_25

]]></Node>
<StgValue><ssdm name="select_ln4_5"/></StgValue>
</operation>

<operation id="121" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:97 %select_ln4_6 = select i1 %shift_flag_read, i16 %tmp_9, i16 %tmp_24

]]></Node>
<StgValue><ssdm name="select_ln4_6"/></StgValue>
</operation>

<operation id="122" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:98 %select_ln4_7 = select i1 %shift_flag_read, i16 %tmp_8, i16 %tmp_23

]]></Node>
<StgValue><ssdm name="select_ln4_7"/></StgValue>
</operation>

<operation id="123" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:99 %select_ln4_8 = select i1 %shift_flag_read, i16 %tmp_7, i16 %tmp_22

]]></Node>
<StgValue><ssdm name="select_ln4_8"/></StgValue>
</operation>

<operation id="124" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:100 %select_ln4_9 = select i1 %shift_flag_read, i16 %tmp_6, i16 %tmp_21

]]></Node>
<StgValue><ssdm name="select_ln4_9"/></StgValue>
</operation>

<operation id="125" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:101 %select_ln4_10 = select i1 %shift_flag_read, i16 %tmp_5, i16 %tmp_20

]]></Node>
<StgValue><ssdm name="select_ln4_10"/></StgValue>
</operation>

<operation id="126" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:102 %select_ln4_11 = select i1 %shift_flag_read, i16 %tmp_4, i16 %tmp_19

]]></Node>
<StgValue><ssdm name="select_ln4_11"/></StgValue>
</operation>

<operation id="127" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:103 %select_ln4_12 = select i1 %shift_flag_read, i16 %tmp_3, i16 %tmp_18

]]></Node>
<StgValue><ssdm name="select_ln4_12"/></StgValue>
</operation>

<operation id="128" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:104 %select_ln4_13 = select i1 %shift_flag_read, i16 %tmp_2, i16 %tmp_17

]]></Node>
<StgValue><ssdm name="select_ln4_13"/></StgValue>
</operation>

<operation id="129" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:105 %select_ln4_14 = select i1 %shift_flag_read, i16 %tmp_1, i16 %tmp_16

]]></Node>
<StgValue><ssdm name="select_ln4_14"/></StgValue>
</operation>

<operation id="130" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:106 %select_ln4_15 = select i1 %shift_flag_read, i16 %tmp, i16 %tmp_15

]]></Node>
<StgValue><ssdm name="select_ln4_15"/></StgValue>
</operation>

<operation id="131" st_id="16" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:107 %write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_15

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="132" st_id="17" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:107 %write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_15

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>

<operation id="133" st_id="17" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
entry_ifconv:108 %write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_14

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="134" st_id="18" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
entry_ifconv:108 %write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_14

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>

<operation id="135" st_id="18" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
entry_ifconv:109 %write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_13

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="136" st_id="19" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
entry_ifconv:109 %write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_13

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>

<operation id="137" st_id="19" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
entry_ifconv:110 %write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_12

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="138" st_id="20" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
entry_ifconv:110 %write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_12

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>

<operation id="139" st_id="20" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
entry_ifconv:111 %write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_11

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="140" st_id="21" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
entry_ifconv:111 %write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_11

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>

<operation id="141" st_id="21" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
entry_ifconv:112 %write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_10

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="142" st_id="22" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
entry_ifconv:112 %write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_10

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>

<operation id="143" st_id="22" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
entry_ifconv:113 %write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_9

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="144" st_id="23" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
entry_ifconv:113 %write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_9

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>

<operation id="145" st_id="23" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
entry_ifconv:114 %write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_8

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="146" st_id="24" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
entry_ifconv:114 %write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_8

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>

<operation id="147" st_id="24" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
entry_ifconv:115 %write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_7

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="148" st_id="25" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
entry_ifconv:115 %write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_7

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>

<operation id="149" st_id="25" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
entry_ifconv:116 %write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_6

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="150" st_id="26" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
entry_ifconv:116 %write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_6

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>

<operation id="151" st_id="26" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
entry_ifconv:117 %write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_5

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="152" st_id="27" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
entry_ifconv:117 %write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_5

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>

<operation id="153" st_id="27" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
entry_ifconv:118 %write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_4

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="154" st_id="28" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
entry_ifconv:118 %write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_4

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>

<operation id="155" st_id="28" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
entry_ifconv:119 %write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_3

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="156" st_id="29" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
entry_ifconv:119 %write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_3

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>

<operation id="157" st_id="29" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
entry_ifconv:120 %write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_2

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="158" st_id="30" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
entry_ifconv:120 %write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_2

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>

<operation id="159" st_id="30" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
entry_ifconv:121 %write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_1

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="160" st_id="31" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
entry_ifconv:121 %write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_1

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>

<operation id="161" st_id="31" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
entry_ifconv:122 %write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="162" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry_ifconv:0 %spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3

]]></Node>
<StgValue><ssdm name="spectopmodule_ln4"/></StgValue>
</operation>

<operation id="163" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %data_in, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="164" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry_ifconv:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %data_in

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="165" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry_ifconv:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %shift_value

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="166" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %shift_value, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="167" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry_ifconv:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %shift_flag

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="168" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %shift_flag, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="169" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %data_out, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="170" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry_ifconv:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %data_out

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="171" st_id="32" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
entry_ifconv:122 %write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>

<operation id="172" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0">
<![CDATA[
entry_ifconv:123 %ret_ln46 = ret

]]></Node>
<StgValue><ssdm name="ret_ln46"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
