# Benchmark "control_merge" written by ABC on Sun Jul 13 14:40:04 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins_valid[0] ins_valid[1] ins_valid[2] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] outs[0] outs[1] outs[2] \
 outs[3] outs[4] outs[5] outs_valid index index_valid

.latch        n76 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n81 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n86 control.tehb.dataReg  0
.latch        n91 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n51
01 1
.names control.tehb.control.fullReg new_n51 ins_ready[1]
01 1
.names ins_valid[0] new_n51 new_n53
00 1
.names ins_valid[2] new_n53 new_n54
11 1
.names control.tehb.control.fullReg new_n54 ins_ready[2]
01 1
.names control.tehb.dataReg control.tehb.control.fullReg new_n56
11 1
.names ins_ready[1] new_n56 index
00 0
.names ins[0] index new_n58
10 1
.names ins[6] index new_n59
11 1
.names new_n58 new_n59 outs[0]
00 0
.names ins[1] index new_n61
10 1
.names ins[7] index new_n62
11 1
.names new_n61 new_n62 outs[1]
00 0
.names ins[2] index new_n64
10 1
.names ins[8] index new_n65
11 1
.names new_n64 new_n65 outs[2]
00 0
.names ins[3] index new_n67
10 1
.names ins[9] index new_n68
11 1
.names new_n67 new_n68 outs[3]
00 0
.names ins[10] index new_n70
11 1
.names ins[4] index new_n71
10 1
.names new_n70 new_n71 outs[4]
00 0
.names ins[11] index new_n73
11 1
.names ins[5] index new_n74
10 1
.names new_n73 new_n74 outs[5]
00 0
.names new_n53 new_n54 new_n76_1
00 1
.names new_n54 new_n76_1 new_n77
00 1
.names control.tehb.control.fullReg new_n77 new_n78
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n78 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n78 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n81_1
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n82
01 1
.names new_n81_1 new_n82 new_n83
00 1
.names rst new_n83 new_n84
00 1
.names new_n78 new_n84 n91
01 1
.names new_n81_1 n91 n76
01 0
.names new_n82 n91 n81
01 0
.names control.tehb.control.fullReg new_n83 new_n88
00 1
.names new_n77 new_n88 new_n89
01 1
.names control.tehb.dataReg new_n89 new_n90
10 1
.names new_n51 new_n89 new_n91_1
11 1
.names new_n90 new_n91_1 new_n92
00 1
.names rst new_n92 n86
00 1
.end
