
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.122149                       # Number of seconds simulated
sim_ticks                                122148723459                       # Number of ticks simulated
final_tick                               1176715250550                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 103453                       # Simulator instruction rate (inst/s)
host_op_rate                                   134195                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3943124                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906552                       # Number of bytes of host memory used
host_seconds                                 30977.65                       # Real time elapsed on the host
sim_insts                                  3204740663                       # Number of instructions simulated
sim_ops                                    4157053710                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1205248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1952512                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1688576                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4851072                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1617408                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1617408                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         9416                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15254                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        13192                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 37899                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12636                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12636                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        13623                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      9867054                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        10479                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     15984711                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14671                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13823935                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                39714472                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        13623                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        10479                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14671                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              38772                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13241301                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13241301                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13241301                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        13623                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      9867054                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        10479                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     15984711                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14671                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13823935                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               52955772                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               146637124                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22773736                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18773874                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2030333                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9170292                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8715488                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2384493                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        88947                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    110890116                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             125149825                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22773736                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11099981                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26131210                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6025636                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3222431                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12862938                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1681785                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    144205410                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.065537                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.486099                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       118074200     81.88%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1347259      0.93%     82.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1914903      1.33%     84.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2521683      1.75%     85.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2831505      1.96%     87.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2108890      1.46%     89.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1211488      0.84%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1789208      1.24%     91.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12406274      8.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    144205410                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.155307                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.853466                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       109664682                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4856864                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25662435                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        60005                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3961418                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3638005                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          238                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     151000867                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1321                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3961418                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       110420500                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1084509                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2406840                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24969645                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1362493                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     150007007                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          775                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        274416                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       563844                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          559                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    209186768                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    700793648                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    700793648                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        38437730                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        39398                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22729                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4116891                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14243274                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7406556                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       122946                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1615821                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         145831535                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39366                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        136404561                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        26981                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21108591                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49875859                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6030                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    144205410                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.945905                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.506065                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     86516688     60.00%     60.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23215036     16.10%     76.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12858522      8.92%     85.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8312146      5.76%     90.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7637754      5.30%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3041230      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1843331      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       526733      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       253970      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    144205410                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          65431     22.55%     22.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         98284     33.88%     56.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       126392     43.57%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114529438     83.96%     83.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2085472      1.53%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12424890      9.11%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7348092      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     136404561                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.930218                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             290107                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002127                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    417331618                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    166979827                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133811415                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     136694668                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       334005                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2975346                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          141                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          335                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       184112                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked           90                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3961418                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         814752                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       111581                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    145870901                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1330983                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14243274                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7406556                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22698                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         85103                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          335                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1188604                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1154267                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2342871                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134565109                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12256281                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1839450                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19602759                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18848776                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7346478                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.917674                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133811664                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133811415                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78375995                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        212971489                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.912534                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368012                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22975852                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2063396                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    140243992                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.876361                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.683540                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     90426910     64.48%     64.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23952912     17.08%     81.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9408959      6.71%     88.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4836815      3.45%     91.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4223918      3.01%     94.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2025964      1.44%     96.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1761618      1.26%     97.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       827220      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2779676      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    140243992                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2779676                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283344591                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          295722026                       # The number of ROB writes
system.switch_cpus0.timesIdled                  46962                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2431714                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.466371                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.466371                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.681956                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.681956                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       606317606                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      185651169                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      141453154                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               146637124                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23769105                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19584785                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1975689                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9193226                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8854428                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2491633                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        89215                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    106730323                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             131159906                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23769105                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11346061                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27843783                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6381500                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5382885                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12368474                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1609058                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    144333234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.107351                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.549892                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       116489451     80.71%     80.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2853270      1.98%     82.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2426655      1.68%     84.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2425462      1.68%     86.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2313584      1.60%     87.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1131988      0.78%     88.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          785222      0.54%     88.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2041884      1.41%     90.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13865718      9.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    144333234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.162095                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.894452                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       105565677                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6797197                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27486053                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       114658                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4369647                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3821317                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6596                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     158277197                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        52242                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4369647                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       106093941                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        4338322                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1271393                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27057085                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1202844                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     156817718                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          518                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        426701                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       630716                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         3996                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    219414323                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    730800286                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    730800286                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172502361                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46911948                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33255                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16829                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3930355                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15570626                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8090533                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       319871                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1785290                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         152806524                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        33255                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        142495450                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       107878                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     25782224                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     59071889                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          403                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    144333234                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.987267                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.584844                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     85638211     59.33%     59.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24257560     16.81%     76.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12202934      8.45%     84.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7996634      5.54%     90.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7075208      4.90%     95.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2780945      1.93%     96.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3135106      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1147161      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        99475      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    144333234                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1002255     74.62%     74.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        164268     12.23%     86.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       176655     13.15%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117708374     82.61%     82.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2053913      1.44%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16426      0.01%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14676050     10.30%     94.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8040687      5.64%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     142495450                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.971756                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1343178                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009426                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    430775190                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    178622710                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138292539                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     143838628                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       201181                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3045516                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          830                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          726                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       150106                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          607                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4369647                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3629372                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       279130                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    152839779                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1222096                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15570626                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8090533                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        16829                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        228511                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        13497                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          726                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1167771                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1117115                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2284886                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    140071145                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14427012                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2424305                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22466415                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19755440                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8039403                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.955223                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138298546                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138292539                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83406301                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        226549607                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.943094                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368159                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102528617                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125515709                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     27332140                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32852                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1998105                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    139963587                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.896774                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.713145                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     89645247     64.05%     64.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23062377     16.48%     80.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11068003      7.91%     88.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4934246      3.53%     91.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3872745      2.77%     94.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1566856      1.12%     95.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1603124      1.15%     96.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1117328      0.80%     97.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3093661      2.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    139963587                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102528617                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125515709                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20465537                       # Number of memory references committed
system.switch_cpus1.commit.loads             12525110                       # Number of loads committed
system.switch_cpus1.commit.membars              16426                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18017735                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112929259                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2474065                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3093661                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           289717775                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          310065712                       # The number of ROB writes
system.switch_cpus1.timesIdled                  52775                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2303890                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102528617                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125515709                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102528617                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.430207                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.430207                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.699200                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.699200                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       632830810                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190822627                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      149345235                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32852                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               146637124                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        21741310                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19054995                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1694862                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10795167                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        10500369                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1511547                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        53039                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    114684952                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             120862139                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           21741310                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12011916                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24584555                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5543020                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       1892635                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         13071779                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1069635                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    145000401                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.947780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.316753                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       120415846     83.05%     83.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1235063      0.85%     83.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2264202      1.56%     85.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1897952      1.31%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3485127      2.40%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3767975      2.60%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          819510      0.57%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          644045      0.44%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10470681      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    145000401                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.148266                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.824226                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       113789648                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      2974543                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24378763                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        24228                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3833215                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      2333123                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5046                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     136368367                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1297                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3833215                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       114245327                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1397726                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       763148                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         23935477                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       825498                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     135415651                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         85767                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       500287                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    179824179                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    614388534                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    614388534                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    145068948                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        34755218                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        19309                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         9661                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2610186                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     22563537                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      4372230                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        79790                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       974091                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         133841823                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        19309                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        125744913                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       101150                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22193895                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     47628578                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    145000401                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.867204                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.478167                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     92665889     63.91%     63.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     21311429     14.70%     78.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10698289      7.38%     85.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7023561      4.84%     90.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7318754      5.05%     95.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3785159      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1696062      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       421024      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        80234      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    145000401                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         314610     59.94%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        131780     25.11%     85.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        78503     14.96%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     99244136     78.92%     78.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1052131      0.84%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         9648      0.01%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     21098361     16.78%     96.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      4340637      3.45%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     125744913                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.857524                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             524893                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.004174                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    397116266                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    156055330                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    122901722                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     126269806                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       234551                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      4078744                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           73                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          303                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       134895                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3833215                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         914997                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        50344                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    133861132                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        47169                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     22563537                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      4372230                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         9661                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         33125                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          203                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          303                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       820061                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1006880                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1826941                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    124394063                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     20772762                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1350846                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            25113246                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19163709                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           4340484                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.848312                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             123011926                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            122901722                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         70984379                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        168456175                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.838135                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.421382                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     97487573                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    110723880                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     23138124                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        19296                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1699486                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    141167186                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.784346                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.660445                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    100048916     70.87%     70.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     15952688     11.30%     82.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11535511      8.17%     90.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2578410      1.83%     92.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2934882      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1041049      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      4354215      3.08%     98.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       877243      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1844272      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    141167186                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     97487573                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     110723880                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              22722127                       # Number of memory references committed
system.switch_cpus2.commit.loads             18484792                       # Number of loads committed
system.switch_cpus2.commit.membars               9648                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17340851                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         96650019                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1495079                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1844272                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           273184918                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          271557300                       # The number of ROB writes
system.switch_cpus2.timesIdled                  39406                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1636723                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           97487573                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            110723880                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     97487573                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.504162                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.504162                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.664822                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.664822                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       575539873                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      161433761                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      143091532                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         19296                       # number of misc regfile writes
system.l2.replacements                          37899                       # number of replacements
system.l2.tagsinuse                      32767.974487                       # Cycle average of tags in use
system.l2.total_refs                          1196650                       # Total number of references to valid blocks.
system.l2.sampled_refs                          70667                       # Sample count of references to valid blocks.
system.l2.avg_refs                          16.933647                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           652.152049                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.644954                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4041.328897                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      5.898537                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   6777.594249                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.321173                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5662.348702                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4503.936619                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6100.473027                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           5006.276281                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.019902                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000264                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.123332                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000180                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.206836                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000284                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.172801                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.137449                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.186172                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.152779                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        43009                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        84508                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        35006                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  162523                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            51831                       # number of Writeback hits
system.l2.Writeback_hits::total                 51831                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        43009                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        84508                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        35006                       # number of demand (read+write) hits
system.l2.demand_hits::total                   162523                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        43009                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        84508                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        35006                       # number of overall hits
system.l2.overall_hits::total                  162523                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         9411                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        15254                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        13192                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 37894                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         9416                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        15254                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        13192                       # number of demand (read+write) misses
system.l2.demand_misses::total                  37899                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         9416                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        15254                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        13192                       # number of overall misses
system.l2.overall_misses::total                 37899                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2238719                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1887660804                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1482412                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   3152097069                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2325052                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2616029928                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      7661833984                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data      1003671                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1003671                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2238719                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1888664475                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1482412                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   3152097069                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2325052                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2616029928                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7662837655                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2238719                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1888664475                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1482412                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   3152097069                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2325052                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2616029928                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7662837655                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        52420                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        99762                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        48198                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              200417                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        51831                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             51831                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        52425                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        99762                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        48198                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               200422                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        52425                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        99762                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        48198                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              200422                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.179531                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.152904                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.273704                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.189076                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.179609                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.152904                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.273704                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.189096                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.179609                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.152904                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.273704                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.189096                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 172209.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 200580.257571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 148241.200000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 206640.688934                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 166075.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 198304.269861                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 202191.217185                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 200734.200000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 200734.200000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 172209.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 200580.339316                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 148241.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 206640.688934                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 166075.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 198304.269861                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 202191.024961                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 172209.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 200580.339316                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 148241.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 206640.688934                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 166075.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 198304.269861                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 202191.024961                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12636                       # number of writebacks
system.l2.writebacks::total                     12636                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         9411                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        15254                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        13192                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            37894                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         9416                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        15254                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        13192                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             37899                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         9416                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        15254                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        13192                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            37899                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1480912                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1339135332                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       899891                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   2264199985                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1510512                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1847386218                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   5454612850                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       711798                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       711798                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1480912                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1339847130                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       899891                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   2264199985                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1510512                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1847386218                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5455324648                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1480912                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1339847130                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       899891                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   2264199985                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1510512                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1847386218                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5455324648                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.179531                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.152904                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.273704                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.189076                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.179609                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.152904                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.273704                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.189096                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.179609                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.152904                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.273704                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.189096                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 113916.307692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 142294.690469                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 89989.100000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 148433.196866                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 107893.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 140038.373105                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 143943.971341                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 142359.600000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 142359.600000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 113916.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 142294.724936                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 89989.100000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 148433.196866                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 107893.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 140038.373105                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 143943.762316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 113916.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 142294.724936                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 89989.100000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 148433.196866                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 107893.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 140038.373105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 143943.762316                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996270                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012870539                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042077.699597                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996270                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020827                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12862922                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12862922                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12862922                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12862922                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12862922                       # number of overall hits
system.cpu0.icache.overall_hits::total       12862922                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2931764                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2931764                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2931764                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2931764                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2931764                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2931764                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12862938                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12862938                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12862938                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12862938                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12862938                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12862938                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 183235.250000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 183235.250000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 183235.250000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 183235.250000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 183235.250000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 183235.250000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2346819                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2346819                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2346819                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2346819                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2346819                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2346819                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 180524.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 180524.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 180524.538462                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 180524.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 180524.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 180524.538462                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52425                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               172318099                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52681                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3270.972438                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.281697                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.718303                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911257                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088743                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9125463                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9125463                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7185235                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7185235                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17563                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17563                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16310698                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16310698                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16310698                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16310698                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       150375                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       150375                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2867                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2867                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       153242                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        153242                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       153242                       # number of overall misses
system.cpu0.dcache.overall_misses::total       153242                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  16661328872                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  16661328872                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    450139196                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    450139196                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  17111468068                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17111468068                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  17111468068                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17111468068                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9275838                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9275838                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17563                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17563                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16463940                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16463940                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16463940                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16463940                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.016211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016211                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000399                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000399                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009308                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009308                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009308                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009308                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 110798.529490                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 110798.529490                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 157007.044297                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 157007.044297                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 111663.043213                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 111663.043213                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 111663.043213                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 111663.043213                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1249668                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets       104139                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        23868                       # number of writebacks
system.cpu0.dcache.writebacks::total            23868                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        97955                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        97955                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         2862                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2862                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       100817                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       100817                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       100817                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       100817                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52420                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52420                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            5                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52425                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52425                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52425                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52425                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4795157301                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4795157301                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1045171                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1045171                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4796202472                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4796202472                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4796202472                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4796202472                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.005651                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.005651                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003184                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003184                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003184                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003184                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91475.721118                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 91475.721118                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 209034.200000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 209034.200000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 91486.933181                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 91486.933181                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 91486.933181                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 91486.933181                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               549.821416                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009146789                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1834812.343636                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst     9.821416                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.015739                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.881124                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12368464                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12368464                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12368464                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12368464                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12368464                       # number of overall hits
system.cpu1.icache.overall_hits::total       12368464                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.cpu1.icache.overall_misses::total           10                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1687993                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1687993                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1687993                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1687993                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1687993                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1687993                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12368474                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12368474                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12368474                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12368474                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12368474                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12368474                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 168799.300000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 168799.300000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 168799.300000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 168799.300000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 168799.300000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 168799.300000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1582993                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1582993                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1582993                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1582993                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1582993                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1582993                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 158299.300000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 158299.300000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 158299.300000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 158299.300000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 158299.300000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 158299.300000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 99762                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               191149660                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                100018                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               1911.152593                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.584905                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.415095                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.916347                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.083653                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     11202627                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11202627                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7907380                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7907380                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16705                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16705                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16426                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16426                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19110007                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19110007                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19110007                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19110007                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       415805                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       415805                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           90                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       415895                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        415895                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       415895                       # number of overall misses
system.cpu1.dcache.overall_misses::total       415895                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  40623344670                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  40623344670                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      9239517                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      9239517                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  40632584187                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  40632584187                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  40632584187                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  40632584187                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11618432                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11618432                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7907470                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7907470                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16705                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16705                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16426                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16426                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19525902                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19525902                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19525902                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19525902                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.035788                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.035788                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000011                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.021300                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021300                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.021300                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021300                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 97698.066810                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 97698.066810                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 102661.300000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 102661.300000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 97699.140858                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 97699.140858                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 97699.140858                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 97699.140858                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        17808                       # number of writebacks
system.cpu1.dcache.writebacks::total            17808                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       316043                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       316043                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           90                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       316133                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       316133                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       316133                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       316133                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        99762                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        99762                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        99762                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        99762                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        99762                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        99762                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8968815321                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8968815321                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8968815321                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8968815321                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8968815321                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8968815321                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008587                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008587                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.005109                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005109                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.005109                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005109                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 89902.120256                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 89902.120256                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 89902.120256                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89902.120256                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 89902.120256                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89902.120256                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               540.857029                       # Cycle average of tags in use
system.cpu2.icache.total_refs               921057685                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1702509.584104                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.857029                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022207                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.866758                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13071763                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13071763                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13071763                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13071763                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13071763                       # number of overall hits
system.cpu2.icache.overall_hits::total       13071763                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2769956                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2769956                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2769956                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2769956                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2769956                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2769956                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13071779                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13071779                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13071779                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13071779                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13071779                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13071779                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 173122.250000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 173122.250000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 173122.250000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 173122.250000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 173122.250000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 173122.250000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2441452                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2441452                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2441452                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2441452                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2441452                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2441452                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 174389.428571                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 174389.428571                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 174389.428571                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 174389.428571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 174389.428571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 174389.428571                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 48198                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               227339772                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 48454                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4691.867999                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   213.396480                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    42.603520                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.833580                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.166420                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     18799985                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       18799985                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4218023                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4218023                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         9663                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         9663                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         9648                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         9648                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     23018008                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        23018008                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     23018008                       # number of overall hits
system.cpu2.dcache.overall_hits::total       23018008                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       178640                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       178640                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       178640                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        178640                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       178640                       # number of overall misses
system.cpu2.dcache.overall_misses::total       178640                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  21215964585                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  21215964585                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  21215964585                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  21215964585                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  21215964585                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  21215964585                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     18978625                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     18978625                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4218023                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4218023                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         9663                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         9663                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         9648                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         9648                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     23196648                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     23196648                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     23196648                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     23196648                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009413                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009413                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007701                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007701                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007701                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007701                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 118763.796378                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 118763.796378                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 118763.796378                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 118763.796378                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 118763.796378                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 118763.796378                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10155                       # number of writebacks
system.cpu2.dcache.writebacks::total            10155                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       130442                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       130442                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       130442                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       130442                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       130442                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       130442                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        48198                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        48198                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        48198                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        48198                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        48198                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        48198                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5020947350                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5020947350                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5020947350                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5020947350                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5020947350                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5020947350                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002540                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002540                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002078                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002078                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002078                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002078                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 104173.354704                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 104173.354704                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 104173.354704                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 104173.354704                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 104173.354704                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 104173.354704                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
