# Perform Zero Delay Simulation of all the logic gates written in behavioral, dataflow and structural modeling style in Verilog.
