<?xml version="1.0" encoding="UTF-8"?>

<memory>
    <!-- DOCUMENTATION
		https://docs.xilinx.com/r/en-US/am011-versal-acap-trm/States?tocId=GE0VLeFxsGZJjgNsLJxNjg
        https://docs.xilinx.com/r/en-US/ug1085-zynq-ultrascale-trm/On-chip-Memory-Functional-Description?section=XREF_95107
        https://docs.xilinx.com/r/en-US/ug585-zynq-7000-SoC-TRM/Address-Mapping
	-->
    <banks> <!-- all doc: 3-->
        <bank>
            <name>OCM0</name> <!-- Bank 0 of On chip mem -->
            <address><offset>0xFFFC0000</offset></address> <!-- Range is 0xFFFC_0000 to 0xFFFC_FFFF -->
            <size>0x10000</size> <!-- 64 Kbytes -->
            <type>DRAM</type> <!-- The docs says it's a RAM. I could not find if it is a SRAM or DRAM.
                                But it should be DRAM because SRAM is usually used for cache mem -->
            <cached>false</cached>
            <on_chip>true</on_chip>
            <write_latency>23</write_latency>
            <read_latency>23</read_latency>
            <latency>23</latency>
            <writable>true</writable>
        </bank>
        <bank>
            <name>OCM1</name> <!-- Bank 1 of On chip mem -->
            <address><offset>0xFFFD0000</offset></address> <!-- Range is 0xFFFD_0000 to 0xFFFD_FFFF -->
            <size>0x10000</size> <!-- 64 Kbytes -->
            <type>DRAM</type> <!-- Same as bank 0 -->
            <cached>false</cached>
            <on_chip>true</on_chip>
            <write_latency>23</write_latency>
            <read_latency>23</read_latency>
            <latency>23</latency>
            <writable>true</writable>
        </bank>
        <bank>
            <name>OCM2</name> <!-- Bank 2 of On chip mem -->
            <address><offset>0xFFFE0000</offset></address> <!-- Range is 0xFFFE_0000 to 0xFFFE_FFFF -->
            <size>0x10000</size> <!-- 64 Kbytes -->
            <type>DRAM</type> <!-- Same as bank 0 -->
            <cached>false</cached>
            <on_chip>true</on_chip>
            <write_latency>23</write_latency>
            <read_latency>23</read_latency>
            <latency>23</latency>
            <writable>true</writable>
        </bank>
        <bank>
            <name>OCM3</name> <!-- Bank 3 of On chip mem -->
            <address><offset>0xFFFF0000</offset></address> <!-- Range is 0xFFFF_0000 to 0xFFFF_FFFF -->
            <size>0x10000</size> <!-- 64 Kbytes -->
            <type>DRAM</type> <!-- Same as bank 0 -->
            <cached>false</cached>
            <on_chip>true</on_chip>
            <write_latency>23</write_latency>
            <read_latency>23</read_latency>
            <latency>23</latency>
            <writable>true</writable>
        </bank>
    </banks>
</memory>