/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/bin/syn_nfilter  -link  -top  top  -multisrs  /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/systemverilog/impl1/synwork/OneBitSDR_impl1_comp.srs  -osyn  /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/systemverilog/impl1/synwork/OneBitSDR_impl1_mult.srs  -log  /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/systemverilog/impl1/synlog/OneBitSDR_impl1_multi_srs_gen.srr 
relcom:../../../../../../../FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/bin/syn_nfilter -link -top top -multisrs ../synwork/OneBitSDR_impl1_comp.srs -osyn ../synwork/OneBitSDR_impl1_mult.srs -log ../synlog/OneBitSDR_impl1_multi_srs_gen.srr
rc:0 success:1 runtime:0
file:../synwork/OneBitSDR_impl1_comp.srs|io:i|time:1723040424|size:35626|exec:0|csum:53F034D0BCADA95317A1C2AF38206FBE
file:../synwork/OneBitSDR_impl1_mult.srs|io:o|time:1723040425|size:7891|exec:0|csum:
file:../synlog/OneBitSDR_impl1_multi_srs_gen.srr|io:o|time:1723040425|size:1165|exec:0|csum:
file:../../../../../../../FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/linux_a_64/syn_nfilter|io:i|time:1691686801|size:14307024|exec:1|csum:DCFFD1FC80E17949E93B27FFDE78343E
file:../../../../../../../FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/bin/syn_nfilter|io:i|time:1691686326|size:368|exec:1|csum:004E4455B64BA10AD6A92FB2301610E0
