$date
	Sat Feb  7 02:43:02 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module four_bit_adder_tb $end
$var wire 4 ! sum [3:0] $end
$var wire 1 " cout $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % cin $end
$scope module dut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % cin $end
$var wire 4 ( sum [3:0] $end
$var wire 1 " cout $end
$var wire 1 ) c3 $end
$var wire 1 * c2 $end
$var wire 1 + c1 $end
$scope module fa0 $end
$var wire 1 , a $end
$var wire 1 - b $end
$var wire 1 % cin $end
$var wire 1 + cout $end
$var wire 1 . sum $end
$upscope $end
$scope module fa1 $end
$var wire 1 / a $end
$var wire 1 0 b $end
$var wire 1 + cin $end
$var wire 1 * cout $end
$var wire 1 1 sum $end
$upscope $end
$scope module fa2 $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var wire 1 * cin $end
$var wire 1 ) cout $end
$var wire 1 4 sum $end
$upscope $end
$scope module fa3 $end
$var wire 1 5 a $end
$var wire 1 6 b $end
$var wire 1 ) cin $end
$var wire 1 " cout $end
$var wire 1 7 sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
b0 (
b0 '
b0 &
0%
b0 $
b0 #
0"
b0 !
$end
#10000
17
1)
1*
1+
04
b1000 !
b1000 (
01
1-
13
1,
1/
b101 $
b101 '
b11 #
b11 &
#20000
07
1"
b1 !
b1 (
1.
03
12
15
1%
b1 $
b1 '
b1111 #
b1111 &
#30000
14
0*
0"
11
17
0+
0)
b1111 !
b1111 (
1.
13
0,
02
0%
b101 $
b101 '
b1010 #
b1010 &
#40000
1*
1"
1)
17
14
1+
b1111 !
b1111 (
1.
10
16
1,
12
1%
b1111 $
b1111 '
b1111 #
b1111 &
#50000
