Path: msuinfo!agate!howland.reston.ans.net!europa.eng.gtefsd.com!hookup!news2.sprintlink.net!news.sprintlink.net!sundog.tiac.net!max.tiac.net!huricane
From: huricane@max.tiac.net (Pierce Nichols)
Newsgroups: sci.crypt,alt.security.pgp
Subject: Re: PGP after RSA129 (was Re: RSA Broken [?])
Followup-To: sci.crypt,alt.security.pgp
Date: 6 May 1994 02:27:09 GMT
Organization: The Internet Access Company
Lines: 19
Message-ID: <2qc9tt$slo@sundog.tiac.net>
References: <767539465snz@kalva.demon.co.uk> <2potp5$ia7@agate.berkeley.edu> <EACHUS.94May4144320@spectre.mitre.org>
NNTP-Posting-Host: max.tiac.net
X-Newsreader: TIN [version 1.2 PL2]
Xref: msuinfo sci.crypt:27046 alt.security.pgp:12621

Robert I. Eachus (eachus@spectre.mitre.org) wrote:

:    But just to reconfirm what you and Bob have been saying, memory
: bandwidths have been growing much slower than processor speeds.  For
: MPQS, memory write speed is crucial (in particular read-modify-write
: sequences), and data caches are almost useless.  (Instruction caches
: help a lot--they mean that all the bus bandwidth can be devoted to the
: data fetches and stores.)

: --

: 					Robert I. Eachus

	Don't the newer RISC chips, as well as the PENTIUM(tm), have 
instruction caches? How big are the instructions for the algorithm in 
question? Oh, and something I've been meaning to ask - where can I get a 
copy of the algorithm used to factor RSA-129?
	Hurricane

