C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_made/sign_xtend_1_to_32.v {1 {vlog -work work -stats=none C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_made/sign_xtend_1_to_32.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module sign_xtend_1_to_32

Top level modules:
	sign_xtend_1_to_32

} {} {}} C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_made/mux_memToReg.v {0 {vlog -work work -stats=none C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_made/mux_memToReg.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux_memToReg
** Error: C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_made/mux_memToReg.v(18): (vlog-2110) Illegal reference to net "Data_out".
** Error: C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_made/mux_memToReg.v(19): (vlog-2110) Illegal reference to net "Data_out".
** Error: C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_made/mux_memToReg.v(20): (vlog-2110) Illegal reference to net "Data_out".
** Error: C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_made/mux_memToReg.v(21): (vlog-2110) Illegal reference to net "Data_out".
** Error: C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_made/mux_memToReg.v(22): (vlog-2110) Illegal reference to net "Data_out".
** Error: C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_made/mux_memToReg.v(23): (vlog-2110) Illegal reference to net "Data_out".
** Error: C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_made/mux_memToReg.v(24): (vlog-2110) Illegal reference to net "Data_out".
** Error: C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_made/mux_memToReg.v(25): (vlog-2110) Illegal reference to net "Data_out".
** Error: C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_made/mux_memToReg.v(26): (vlog-2110) Illegal reference to net "Data_out".
** Error: C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_made/mux_memToReg.v(27): (vlog-2110) Illegal reference to net "Data_out".
** Error: C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_made/mux_memToReg.v(28): (vlog-2110) Illegal reference to net "Data_out".

} {4.0 15.0} {}} C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_given/Instr_Reg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_given/Instr_Reg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Instr_Reg
-- Compiling architecture behavioral_arch of Instr_Reg

} {} {}} C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_given/ula32.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_given/ula32.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity Ula32
-- Compiling architecture behavioral of Ula32

} {} {}} C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_given/Banco_reg.vhd {0 {vcom -work work -2002 -explicit -stats=none C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_given/Banco_reg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Banco_reg
-- Compiling architecture behavioral_arch of Banco_reg
** Error (suppressible): C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_given/Banco_reg.vhd(106): (vcom-1339) Selected signal assignment choices cover only 32 out of 59049 cases.
** Error (suppressible): C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_given/Banco_reg.vhd(141): (vcom-1339) Selected signal assignment choices cover only 32 out of 59049 cases.
** Error (suppressible): C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_given/Banco_reg.vhd(217): (vcom-1339) Case statement choices cover only 32 out of 59049 cases.
** Note: C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_given/Banco_reg.vhd(256): VHDL Compiler exiting

} {} {}} C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_given/RegDesloc.vhd {0 {vcom -work work -2002 -explicit -stats=none C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_given/RegDesloc.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity RegDesloc
-- Compiling architecture behavioral_arch of RegDesloc
** Error (suppressible): C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_given/RegDesloc.vhd(102): (vcom-1339) Case statement choices cover only 32 out of 59049 cases.
** Error (suppressible): C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_given/RegDesloc.vhd(203): (vcom-1339) Case statement choices cover only 32 out of 59049 cases.
** Error (suppressible): C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_given/RegDesloc.vhd(303): (vcom-1339) Case statement choices cover only 32 out of 59049 cases.
** Error (suppressible): C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_given/RegDesloc.vhd(869): (vcom-1339) Case statement choices cover only 32 out of 59049 cases.
** Error (suppressible): C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_given/RegDesloc.vhd(969): (vcom-1339) Case statement choices cover only 32 out of 59049 cases.
** Note: C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_given/RegDesloc.vhd(1074): VHDL Compiler exiting

} {} {}} C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_made/sign_xtend_16_to_32.v {1 {vlog -work work -stats=none C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_made/sign_xtend_16_to_32.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module sign_xtend_16_to_32

Top level modules:
	sign_xtend_16_to_32

} {} {}} C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_given/Memoria.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_given/Memoria.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Compiling package ram_constants
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package LPM_COMPONENTS
-- Loading package ram_constants
-- Compiling entity Memoria
-- Compiling architecture behavioral_arch of Memoria

} {} {}} C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_made/concat.v {1 {vlog -work work -stats=none C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_made/concat.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module concat

Top level modules:
	concat

} {} {}} C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_made/mux_regDst.v {1 {vlog -work work -stats=none C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_made/mux_regDst.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux_regDst

Top level modules:
	mux_regDst

} {} {}} C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_made/loadSize.v {1 {vlog -work work -stats=none C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_made/loadSize.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module loadSize

Top level modules:
	loadSize

} {} {}} C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_given/Registrador.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_given/Registrador.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Registrador
-- Compiling architecture behavioral_arch of Registrador

} {} {}} C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_made/ctrl_unit.v {0 {vlog -work work -stats=none C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_made/ctrl_unit.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ctrl_unit
** Error: (vlog-13069) C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_made/ctrl_unit.v(5): near "input": syntax error, unexpected input, expecting ')'.
** Error: (vlog-13051) C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_made/ctrl_unit.v(158): near "0": Illegal digit for specified base in numeric constant.
** Error: (vlog-13051) C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_made/ctrl_unit.v(173): near "0": Illegal digit for specified base in numeric constant.

} {4.0 7.0} {}} C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_made/mux_aluSrcA.v {1 {vlog -work work -stats=none C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_made/mux_aluSrcA.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux_aluSrcA

Top level modules:
	mux_aluSrcA

} {} {}} C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_made/mux_pcSource.v {1 {vlog -work work -stats=none C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_made/mux_pcSource.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux_pcSource

Top level modules:
	mux_pcSource

} {} {}} C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_made/mux_aluSrcB.v {1 {vlog -work work -stats=none C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_made/mux_aluSrcB.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux_aluSrcB

Top level modules:
	mux_aluSrcB

} {} {}} C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_made/setSize.v {1 {vlog -work work -stats=none C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_made/setSize.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module setSize

Top level modules:
	setSize

} {} {}} C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_made/shiftLeft16.v {1 {vlog -work work -stats=none C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_made/shiftLeft16.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module shiftLeft16

Top level modules:
	shiftLeft16

} {} {}} C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_made/cpu.v {1 {vlog -work work -stats=none C:/Users/gabri/Desktop/hardware/cpu_hardware/modelSim/parts_made/cpu.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module cpu

Top level modules:
	cpu

} {} {}}
