PROJECT := uart_tx

all: ${PROJECT}.tcl
	vsim -do $<

clean:
	rm -rf ${PROJECT}/ transcript modelsim.ini vsim.wlf 
