Source Block: hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@159:176@HdlStmProcess
  STATE_CGS: en_align <= 1'b1;
  default: en_align <= 1'b0;
  endcase
end

always @(*) begin
  case (state)
  STATE_RESET: next_state = STATE_WAIT_FOR_PHY;
  STATE_WAIT_FOR_PHY: next_state = STATE_CGS;
  STATE_CGS: next_state = STATE_SYNCHRONIZED;
  default: next_state = state_good ? state : STATE_RESET;
  endcase
end

always @(posedge clk) begin
  if (reset == 1'b1) begin
    state <= STATE_RESET;
  end else begin

Diff Content:
- 164 always @(*) begin
- 165   case (state)
- 166   STATE_RESET: next_state = STATE_WAIT_FOR_PHY;
- 167   STATE_WAIT_FOR_PHY: next_state = STATE_CGS;
- 168   STATE_CGS: next_state = STATE_SYNCHRONIZED;
- 169   default: next_state = state_good ? state : STATE_RESET;
- 170   endcase
- 171 end

Clone Blocks:
