Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: test1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "test1.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "test1"
Output Format                      : NGC
Target Device                      : xc4vsx35-10-ff668

---- Source Options
Top Module Name                    : test1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 32
Number of Regional Clock Buffers   : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/user/workspace/melexis_mlx90641/address_generator.vhd" in Library work.
Architecture behavioral of Entity address_generator is up to date.
Compiling vhdl file "/home/user/workspace/melexis_mlx90641/vga_timing.vhd" in Library work.
Entity <vga_timing_synch> compiled.
Entity <vga_timing_synch> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/user/workspace/melexis_mlx90641/vga_imagegenerator.vhd" in Library work.
Architecture behavioral of Entity vga_imagegenerator is up to date.
Compiling vhdl file "/home/user/workspace/melexis_mlx90641/ipcore_dir/tb_data_calculateTo.vhd" in Library work.
Entity <tb_data_calculateTo> compiled.
Entity <tb_data_calculateTo> (Architecture <tb_data_calculateTo_a>) compiled.
Compiling vhdl file "/home/user/workspace/melexis_mlx90641/test1.vhd" in Library work.
Entity <test1> compiled.
Entity <test1> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <test1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <address_generator> in library <work> (architecture <behavioral>) with generics.
	ADDRESS1 = 10
	PIXELS = 768

Analyzing hierarchy for entity <VGA_timing_synch> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <vga_imagegenerator> in library <work> (architecture <behavioral>) with generics.
	BITS = 24


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test1> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "/home/user/workspace/melexis_mlx90641/test1.vhd" line 300: Instantiating black box module <tb_data_calculateTo>.
Entity <test1> analyzed. Unit <test1> generated.

Analyzing generic Entity <address_generator> in library <work> (Architecture <behavioral>).
	ADDRESS1 = 10
	PIXELS = 768
Entity <address_generator> analyzed. Unit <address_generator> generated.

Analyzing Entity <VGA_timing_synch> in library <work> (Architecture <behavioral>).
Entity <VGA_timing_synch> analyzed. Unit <VGA_timing_synch> generated.

Analyzing generic Entity <vga_imagegenerator> in library <work> (Architecture <behavioral>).
	BITS = 24
Entity <vga_imagegenerator> analyzed. Unit <vga_imagegenerator> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <address_generator>.
    Related source file is "/home/user/workspace/melexis_mlx90641/address_generator.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 49                                             |
    | Transitions        | 146                                            |
    | Inputs             | 4                                              |
    | Outputs            | 48                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Power Up State     | 000000                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit register for signal <addr>.
    Found 10-bit adder for signal <addr$share0000>.
    Found 5-bit register for signal <count1>.
    Found 5-bit adder for signal <count1$addsub0000>.
    Found 1-bit register for signal <count2<0>>.
    Found 10-bit register for signal <va>.
    Found 10-bit adder for signal <va$add0000> created at line 58.
    Found 10-bit subtractor for signal <va$addsub0000> created at line 58.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  26 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <address_generator> synthesized.


Synthesizing Unit <VGA_timing_synch>.
    Related source file is "/home/user/workspace/melexis_mlx90641/vga_timing.vhd".
WARNING:Xst:1780 - Signal <vcnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v120> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tvsync> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tvPos> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <thsync> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <thPos> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tactiveArea1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pv> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ph> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <hcnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <display_flag> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clkdv_vga> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk_vga> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 10-bit comparator lessequal for signal <activeArea1$cmp_le0000> created at line 439.
    Found 10-bit comparator lessequal for signal <activeArea1$cmp_le0001> created at line 439.
    Found 1-bit register for signal <h>.
    Found 10-bit comparator greatequal for signal <h$cmp_ge0000> created at line 445.
    Found 10-bit comparator lessequal for signal <h$cmp_le0000> created at line 445.
    Found 10-bit up counter for signal <hPos>.
    Found 1-bit register for signal <v>.
    Found 10-bit comparator greatequal for signal <v$cmp_ge0000> created at line 457.
    Found 10-bit comparator lessequal for signal <v$cmp_le0000> created at line 457.
    Found 1-bit register for signal <videoOn>.
    Found 10-bit comparator less for signal <videoOn$cmp_lt0000> created at line 529.
    Found 10-bit up counter for signal <vPos>.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   7 Comparator(s).
Unit <VGA_timing_synch> synthesized.


Synthesizing Unit <vga_imagegenerator>.
    Related source file is "/home/user/workspace/melexis_mlx90641/vga_imagegenerator.vhd".
WARNING:Xst:647 - Input <vgaclk25> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <vga_imagegenerator> synthesized.


Synthesizing Unit <test1>.
    Related source file is "/home/user/workspace/melexis_mlx90641/test1.vhd".
WARNING:Xst:646 - Signal <tb_data_calculateTo_douta<31:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <VGA_timing_synch_blank> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <agclk>.
    Found 1-bit register for signal <vgaclk25>.
    Found 1-bit register for signal <vmax<0>>.
    Found 6-bit up counter for signal <vmax0>.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <test1> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 2
 10-bit subtractor                                     : 1
 5-bit adder                                           : 1
# Counters                                             : 3
 10-bit up counter                                     : 2
 6-bit up counter                                      : 1
# Registers                                            : 10
 1-bit register                                        : 7
 10-bit register                                       : 2
 5-bit register                                        : 1
# Comparators                                          : 7
 10-bit comparator greatequal                          : 2
 10-bit comparator less                                : 1
 10-bit comparator lessequal                           : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <ag_inst/state/FSM> on signal <state[1:49]> with one-hot encoding.
-------------------------------------------------------------
 State  | Encoding
-------------------------------------------------------------
 000000 | 0000000000000000000000000000000000000000000000001
 000001 | 0000000000000000000000000000000000000000000000010
 000010 | 0000000000000000000000000000000000000000000000100
 000011 | 0000000000000000000000000000000000000000000001000
 000100 | 0000000000000000000000000000000000000000000010000
 000101 | 0000000000000000000000000000000000000000000100000
 000110 | 0000000000000000000000000000000000000000001000000
 000111 | 0000000000000000000000000000000000000000010000000
 001000 | 0000000000000000000000000000000000000000100000000
 001001 | 0000000000000000000000000000000000000001000000000
 001010 | 0000000000000000000000000000000000000010000000000
 001011 | 0000000000000000000000000000000000000100000000000
 001100 | 0000000000000000000000000000000000001000000000000
 001101 | 0000000000000000000000000000000000010000000000000
 001110 | 0000000000000000000000000000000000100000000000000
 001111 | 0000000000000000000000000000000001000000000000000
 010000 | 0000000000000000000000000000000010000000000000000
 010001 | 0000000000000000000000000000000100000000000000000
 010010 | 0000000000000000000000000000001000000000000000000
 010011 | 0000000000000000000000000000010000000000000000000
 010100 | 0000000000000000000000000000100000000000000000000
 010101 | 0000000000000000000000000001000000000000000000000
 010110 | 0000000000000000000000000010000000000000000000000
 010111 | 0000000000000000000000000100000000000000000000000
 011000 | 0000000000000000000000001000000000000000000000000
 011001 | 0000000000000000000000010000000000000000000000000
 011010 | 0000000000000000000000100000000000000000000000000
 011011 | 0000000000000000000001000000000000000000000000000
 011100 | 0000000000000000000010000000000000000000000000000
 011101 | 0000000000000000000100000000000000000000000000000
 011110 | 0000000000000000001000000000000000000000000000000
 011111 | 0000000000000000010000000000000000000000000000000
 100000 | 0000000000000000100000000000000000000000000000000
 100001 | 0000000000000001000000000000000000000000000000000
 100010 | 0000000000000010000000000000000000000000000000000
 100011 | 0000000000000100000000000000000000000000000000000
 100100 | 0000000000001000000000000000000000000000000000000
 100101 | 0000000000010000000000000000000000000000000000000
 100110 | 0000000000100000000000000000000000000000000000000
 100111 | 0000000001000000000000000000000000000000000000000
 101000 | 0000000010000000000000000000000000000000000000000
 101001 | 0000000100000000000000000000000000000000000000000
 101010 | 0000001000000000000000000000000000000000000000000
 101011 | 0000010000000000000000000000000000000000000000000
 101100 | 0000100000000000000000000000000000000000000000000
 101101 | 0001000000000000000000000000000000000000000000000
 101110 | 0010000000000000000000000000000000000000000000000
 101111 | 0100000000000000000000000000000000000000000000000
 110000 | 1000000000000000000000000000000000000000000000000
-------------------------------------------------------------
Reading core <ipcore_dir/tb_data_calculateTo.ngc>.
Loading core <tb_data_calculateTo> for timing and area information for instance <tb_data_calculateTo_inst>.
WARNING:Xst:1293 - FF/Latch <count2_0> has a constant value of 0 in block <ag_inst>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 2
 10-bit subtractor                                     : 1
 5-bit adder                                           : 1
# Counters                                             : 3
 10-bit up counter                                     : 2
 6-bit up counter                                      : 1
# Registers                                            : 32
 Flip-Flops                                            : 32
# Comparators                                          : 7
 10-bit comparator greatequal                          : 2
 10-bit comparator less                                : 1
 10-bit comparator lessequal                           : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <count2_0> has a constant value of 0 in block <address_generator>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <test1> ...

Optimizing unit <address_generator> ...

Optimizing unit <VGA_timing_synch> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test1, actual ratio is 0.
FlipFlop vts_inst/hPos_9 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 107
 Flip-Flops                                            : 107

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : test1.ngr
Top Level Output File Name         : test1
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 32

Cell Usage :
# BELS                             : 310
#      GND                         : 2
#      INV                         : 7
#      LUT1                        : 18
#      LUT2                        : 62
#      LUT3                        : 28
#      LUT3_D                      : 2
#      LUT3_L                      : 2
#      LUT4                        : 97
#      LUT4_D                      : 8
#      LUT4_L                      : 6
#      MULT_AND                    : 4
#      MUXCY                       : 40
#      MUXF5                       : 3
#      VCC                         : 1
#      XORCY                       : 30
# FlipFlops/Latches                : 107
#      FD                          : 6
#      FDC                         : 14
#      FDCE                        : 10
#      FDR                         : 63
#      FDRE                        : 12
#      FDRS                        : 1
#      FDS                         : 1
# RAMS                             : 2
#      RAMB16                      : 2
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 31
#      IBUF                        : 1
#      OBUF                        : 30
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vsx35ff668-10 

 Number of Slices:                      122  out of  15360     0%  
 Number of Slice Flip Flops:            107  out of  30720     0%  
 Number of 4 input LUTs:                230  out of  30720     0%  
 Number of IOs:                          32
 Number of bonded IOBs:                  32  out of    448     7%  
 Number of FIFO16/RAMB16s:                2  out of    192     1%  
    Number used as RAMB16s:               2
 Number of GCLKs:                         3  out of     32     9%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                          | Load  |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------+
i_clock                            | BUFGP                                                                                                                                          | 11    |
tb_data_calculateTo_inst/N1        | NONE(tb_data_calculateTo_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP)| 2     |
agclk1                             | BUFG                                                                                                                                           | 74    |
vgaclk251                          | BUFG                                                                                                                                           | 24    |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                 | Buffer(FF name)                                                                                                                                | Load  |
---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------+
i_reset                                                        | IBUF                                                                                                                                           | 24    |
tb_data_calculateTo_inst/N1(tb_data_calculateTo_inst/XST_GND:G)| NONE(tb_data_calculateTo_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP)| 8     |
---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -10

   Minimum period: 3.841ns (Maximum Frequency: 260.332MHz)
   Minimum input arrival time before clock: 4.031ns
   Maximum output required time after clock: 8.136ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_clock'
  Clock period: 2.846ns (frequency: 351.401MHz)
  Total number of paths / destination ports: 55 / 11
-------------------------------------------------------------------------
Delay:               2.846ns (Levels of Logic = 3)
  Source:            vmax0_2 (FF)
  Destination:       vmax0_3 (FF)
  Source Clock:      i_clock rising
  Destination Clock: i_clock rising

  Data Path: vmax0_2 to vmax0_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.360   0.756  vmax0_2 (vmax0_2)
     LUT4:I0->O            1   0.195   0.585  vmax0_or00002_SW0 (N46)
     LUT4_D:I2->O          3   0.195   0.538  vmax0_or00002 (vmax0_or0000)
     LUT2:I1->O            1   0.195   0.000  vmax0_5_rstpot (vmax0_5_rstpot)
     FD:D                      0.022          vmax0_5
    ----------------------------------------
    Total                      2.846ns (0.967ns logic, 1.879ns route)
                                       (34.0% logic, 66.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'agclk1'
  Clock period: 3.841ns (frequency: 260.332MHz)
  Total number of paths / destination ports: 1395 / 74
-------------------------------------------------------------------------
Delay:               3.841ns (Levels of Logic = 8)
  Source:            ag_inst/state_FSM_FFd25 (FF)
  Destination:       ag_inst/addr_8 (FF)
  Source Clock:      agclk1 rising
  Destination Clock: agclk1 rising

  Data Path: ag_inst/state_FSM_FFd25 to ag_inst/addr_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.360   0.756  ag_inst/state_FSM_FFd25 (ag_inst/state_FSM_FFd25)
     LUT4:I0->O            1   0.195   0.000  ag_inst/count1_or0003_wg_lut<1> (ag_inst/count1_or0003_wg_lut<1>)
     MUXCY:S->O            1   0.366   0.000  ag_inst/count1_or0003_wg_cy<1> (ag_inst/count1_or0003_wg_cy<1>)
     MUXCY:CI->O           1   0.045   0.000  ag_inst/count1_or0003_wg_cy<2> (ag_inst/count1_or0003_wg_cy<2>)
     MUXCY:CI->O           1   0.045   0.000  ag_inst/count1_or0003_wg_cy<3> (ag_inst/count1_or0003_wg_cy<3>)
     MUXCY:CI->O           1   0.045   0.000  ag_inst/count1_or0003_wg_cy<4> (ag_inst/count1_or0003_wg_cy<4>)
     MUXCY:CI->O           8   0.369   0.670  ag_inst/count1_or0003_wg_cy<5> (ag_inst/count1_or0003)
     LUT4_D:I2->O          7   0.195   0.579  ag_inst/addr_mux0001<0>145 (ag_inst/N2)
     LUT4:I3->O            1   0.195   0.000  ag_inst/addr_mux0001<7>1 (ag_inst/addr_mux0001<7>)
     FDR:D                     0.022          ag_inst/addr_2
    ----------------------------------------
    Total                      3.841ns (1.836ns logic, 2.005ns route)
                                       (47.8% logic, 52.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'vgaclk251'
  Clock period: 3.417ns (frequency: 292.676MHz)
  Total number of paths / destination ports: 480 / 34
-------------------------------------------------------------------------
Delay:               3.417ns (Levels of Logic = 3)
  Source:            vts_inst/hPos_9_1 (FF)
  Destination:       vts_inst/vPos_9 (FF)
  Source Clock:      vgaclk251 rising
  Destination Clock: vgaclk251 rising

  Data Path: vts_inst/hPos_9_1 to vts_inst/vPos_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.360   0.741  vts_inst/hPos_9_1 (vts_inst/hPos_9_1)
     LUT4_L:I0->LO         1   0.195   0.163  vts_inst/hPos_cmp_eq000012 (vts_inst/hPos_cmp_eq000012)
     LUT4:I3->O            2   0.195   0.540  vts_inst/hPos_cmp_eq000025_SW0 (N36)
     LUT4:I3->O           10   0.195   0.488  vts_inst/hPos_cmp_eq000025 (vts_inst/hPos_cmp_eq0000)
     FDCE:CE                   0.540          vts_inst/vPos_0
    ----------------------------------------
    Total                      3.417ns (1.485ns logic, 1.932ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_clock'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              3.965ns (Levels of Logic = 2)
  Source:            i_reset (PAD)
  Destination:       vmax_0 (FF)
  Destination Clock: i_clock rising

  Data Path: i_reset to vmax_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            91   0.965   1.384  i_reset_IBUF (i_reset_IBUF)
     LUT2:I0->O            1   0.195   0.360  vmax_0_or00001 (vmax_0_or0000)
     FDR:R                     1.062          vmax_0
    ----------------------------------------
    Total                      3.965ns (2.222ns logic, 1.743ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'agclk1'
  Total number of paths / destination ports: 74 / 74
-------------------------------------------------------------------------
Offset:              4.031ns (Levels of Logic = 2)
  Source:            i_reset (PAD)
  Destination:       ag_inst/addr_9 (FF)
  Destination Clock: agclk1 rising

  Data Path: i_reset to ag_inst/addr_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            91   0.965   1.322  i_reset_IBUF (i_reset_IBUF)
     LUT2:I1->O           10   0.195   0.488  ag_inst/addr_or00011 (ag_inst/addr_or0001)
     FDR:R                     1.062          ag_inst/addr_0
    ----------------------------------------
    Total                      4.031ns (2.222ns logic, 1.809ns route)
                                       (55.1% logic, 44.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_clock'
  Total number of paths / destination ports: 25 / 25
-------------------------------------------------------------------------
Offset:              7.353ns (Levels of Logic = 3)
  Source:            tb_data_calculateTo_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAM)
  Destination:       vga_b<7> (PAD)
  Source Clock:      i_clock rising

  Data Path: tb_data_calculateTo_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP to vga_b<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16:CLKA->DOA5     1   2.100   0.741  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (douta<23>)
     end scope: 'tb_data_calculateTo_inst'
     LUT4:I0->O            1   0.195   0.360  vig_inst/RGB_out<23>1 (vga_b_7_OBUF)
     OBUF:I->O                 3.957          vga_b_7_OBUF (vga_b<7>)
    ----------------------------------------
    Total                      7.353ns (6.252ns logic, 1.101ns route)
                                       (85.0% logic, 15.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'vgaclk251'
  Total number of paths / destination ports: 482 / 26
-------------------------------------------------------------------------
Offset:              8.136ns (Levels of Logic = 5)
  Source:            vts_inst/vPos_2 (FF)
  Destination:       vga_b<7> (PAD)
  Source Clock:      vgaclk251 rising

  Data Path: vts_inst/vPos_2 to vga_b<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.360   0.764  vts_inst/vPos_2 (vts_inst/vPos_2)
     LUT4:I0->O            1   0.195   0.000  vts_inst/activeArea1_and0000671 (vts_inst/activeArea1_and0000671)
     MUXF5:I0->O           1   0.382   0.688  vts_inst/activeArea1_and000067_f5 (vts_inst/activeArea1_and000067)
     LUT3:I0->O           24   0.195   1.040  vts_inst/activeArea1_and000078 (vts_inst/activeArea1_and000078)
     LUT4:I2->O            1   0.195   0.360  vig_inst/RGB_out<9>1 (vga_g_1_OBUF)
     OBUF:I->O                 3.957          vga_g_1_OBUF (vga_g<1>)
    ----------------------------------------
    Total                      8.136ns (5.284ns logic, 2.852ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.36 secs
 
--> 


Total memory usage is 548016 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   20 (   0 filtered)
Number of infos    :    2 (   0 filtered)

