{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 13 19:25:50 2007 " "Info: Processing started: Sat Jan 13 19:25:50 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Mercury -c Mercury --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Mercury -c Mercury --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "IFCLK " "Info: Assuming node \"IFCLK\" is an undefined clock" {  } { { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 147 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "IFCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_CLOCK_SETTING_NOT_USED" "Rx fifo " "Warning: Clock Setting \"Rx fifo\" is unassigned" {  } {  } 0 0 "Clock Setting \"%1!s!\" is unassigned" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "cicint:cic_Q\|ce_out_reg " "Info: Detected ripple clock \"cicint:cic_Q\|ce_out_reg\" as buffer" {  } { { "cicint.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/cicint.v" 207 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "cicint:cic_Q\|ce_out_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "SLRD~reg0 " "Info: Detected ripple clock \"SLRD~reg0\" as buffer" {  } { { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 509 0 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLRD~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Tx_read_clock " "Info: Detected ripple clock \"Tx_read_clock\" as buffer" {  } { { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 479 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "Tx_read_clock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "PWM_count\[2\] " "Info: Detected ripple clock \"PWM_count\[2\]\" as buffer" {  } { { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 236 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "PWM_count\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "data_flag " "Info: Detected ripple clock \"data_flag\" as buffer" {  } { { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 184 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_flag" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0}
{ "Info" "ITAN_CLOCK_OFFSET_DETECTED" "clock clock_8 4.59 ns " "Info: Using auto detected offset of 4.59 ns between base clock \"clock\" and derived clock \"clock_8\" because no offset is specified" {  } {  } 0 0 "Using auto detected offset of %3!s! between base clock \"%1!s!\" and derived clock \"%2!s!\" because no offset is specified" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clock register cic_q\[1\] register cicint:cic_Q\|input_register\[1\] -199 ps " "Info: Slack time is -199 ps for clock \"clock\" between source register \"cic_q\[1\]\" and destination register \"cicint:cic_Q\|input_register\[1\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "96.17 MHz 10.398 ns " "Info: Fmax is 96.17 MHz (period= 10.398 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.539 ns + Largest register register " "Info: + Largest register to register requirement is 0.539 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "5.000 ns + " "Info: + Setup relationship between source and destination is 5.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clock 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clock\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 5.000 ns " "Info: - Launch edge is 5.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clock 10.000 ns 5.000 ns inverted 50 " "Info: Clock period of Source clock \"clock\" is 10.000 ns with inverted offset of 5.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.197 ns + Largest " "Info: + Largest clock skew is -4.197 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.760 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 3.760 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns clock 1 CLK PIN_179 1627 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_179; Fanout = 1627; CLK Node = 'clock'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.120 ns) + CELL(0.666 ns) 3.760 ns cicint:cic_Q\|input_register\[1\] 2 REG LCFF_X16_Y8_N11 3 " "Info: 2: + IC(2.120 ns) + CELL(0.666 ns) = 3.760 ns; Loc. = LCFF_X16_Y8_N11; Fanout = 3; REG Node = 'cicint:cic_Q\|input_register\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.786 ns" { clock cicint:cic_Q|input_register[1] } "NODE_NAME" } } { "cicint.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/cicint.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.640 ns ( 43.62 % ) " "Info: Total cell delay = 1.640 ns ( 43.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.120 ns ( 56.38 % ) " "Info: Total interconnect delay = 2.120 ns ( 56.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.760 ns" { clock cicint:cic_Q|input_register[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.760 ns" { clock clock~combout cicint:cic_Q|input_register[1] } { 0.000ns 0.000ns 2.120ns } { 0.000ns 0.974ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 7.957 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 7.957 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns clock 1 CLK PIN_179 1627 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_179; Fanout = 1627; CLK Node = 'clock'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.953 ns) + CELL(0.970 ns) 3.897 ns cicint:cic_Q\|ce_out_reg 2 REG LCFF_X16_Y15_N23 2 " "Info: 2: + IC(1.953 ns) + CELL(0.970 ns) = 3.897 ns; Loc. = LCFF_X16_Y15_N23; Fanout = 2; REG Node = 'cicint:cic_Q\|ce_out_reg'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.923 ns" { clock cicint:cic_Q|ce_out_reg } "NODE_NAME" } } { "cicint.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/cicint.v" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.487 ns) + CELL(0.000 ns) 6.384 ns cicint:cic_Q\|ce_out_reg~clkctrl 3 COMB CLKCTRL_G3 32 " "Info: 3: + IC(2.487 ns) + CELL(0.000 ns) = 6.384 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'cicint:cic_Q\|ce_out_reg~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { cicint:cic_Q|ce_out_reg cicint:cic_Q|ce_out_reg~clkctrl } "NODE_NAME" } } { "cicint.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/cicint.v" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 7.957 ns cic_q\[1\] 4 REG LCFF_X16_Y8_N27 1 " "Info: 4: + IC(0.907 ns) + CELL(0.666 ns) = 7.957 ns; Loc. = LCFF_X16_Y8_N27; Fanout = 1; REG Node = 'cic_q\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { cicint:cic_Q|ce_out_reg~clkctrl cic_q[1] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 265 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.610 ns ( 32.80 % ) " "Info: Total cell delay = 2.610 ns ( 32.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.347 ns ( 67.20 % ) " "Info: Total interconnect delay = 5.347 ns ( 67.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.957 ns" { clock cicint:cic_Q|ce_out_reg cicint:cic_Q|ce_out_reg~clkctrl cic_q[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.957 ns" { clock clock~combout cicint:cic_Q|ce_out_reg cicint:cic_Q|ce_out_reg~clkctrl cic_q[1] } { 0.000ns 0.000ns 1.953ns 2.487ns 0.907ns } { 0.000ns 0.974ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.760 ns" { clock cicint:cic_Q|input_register[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.760 ns" { clock clock~combout cicint:cic_Q|input_register[1] } { 0.000ns 0.000ns 2.120ns } { 0.000ns 0.974ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.957 ns" { clock cicint:cic_Q|ce_out_reg cicint:cic_Q|ce_out_reg~clkctrl cic_q[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.957 ns" { clock clock~combout cicint:cic_Q|ce_out_reg cicint:cic_Q|ce_out_reg~clkctrl cic_q[1] } { 0.000ns 0.000ns 1.953ns 2.487ns 0.907ns } { 0.000ns 0.974ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 265 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "cicint.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/cicint.v" 221 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.760 ns" { clock cicint:cic_Q|input_register[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.760 ns" { clock clock~combout cicint:cic_Q|input_register[1] } { 0.000ns 0.000ns 2.120ns } { 0.000ns 0.974ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.957 ns" { clock cicint:cic_Q|ce_out_reg cicint:cic_Q|ce_out_reg~clkctrl cic_q[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.957 ns" { clock clock~combout cicint:cic_Q|ce_out_reg cicint:cic_Q|ce_out_reg~clkctrl cic_q[1] } { 0.000ns 0.000ns 1.953ns 2.487ns 0.907ns } { 0.000ns 0.974ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.738 ns - Longest register register " "Info: - Longest register to register delay is 0.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cic_q\[1\] 1 REG LCFF_X16_Y8_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y8_N27; Fanout = 1; REG Node = 'cic_q\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { cic_q[1] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 265 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.424 ns) + CELL(0.206 ns) 0.630 ns cicint:cic_Q\|input_register\[1\]~feeder 2 COMB LCCOMB_X16_Y8_N10 1 " "Info: 2: + IC(0.424 ns) + CELL(0.206 ns) = 0.630 ns; Loc. = LCCOMB_X16_Y8_N10; Fanout = 1; COMB Node = 'cicint:cic_Q\|input_register\[1\]~feeder'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { cic_q[1] cicint:cic_Q|input_register[1]~feeder } "NODE_NAME" } } { "cicint.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/cicint.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.738 ns cicint:cic_Q\|input_register\[1\] 3 REG LCFF_X16_Y8_N11 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.738 ns; Loc. = LCFF_X16_Y8_N11; Fanout = 3; REG Node = 'cicint:cic_Q\|input_register\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { cicint:cic_Q|input_register[1]~feeder cicint:cic_Q|input_register[1] } "NODE_NAME" } } { "cicint.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/cicint.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 42.55 % ) " "Info: Total cell delay = 0.314 ns ( 42.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.424 ns ( 57.45 % ) " "Info: Total interconnect delay = 0.424 ns ( 57.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { cic_q[1] cicint:cic_Q|input_register[1]~feeder cicint:cic_Q|input_register[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "0.738 ns" { cic_q[1] cicint:cic_Q|input_register[1]~feeder cicint:cic_Q|input_register[1] } { 0.000ns 0.424ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.760 ns" { clock cicint:cic_Q|input_register[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.760 ns" { clock clock~combout cicint:cic_Q|input_register[1] } { 0.000ns 0.000ns 2.120ns } { 0.000ns 0.974ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.957 ns" { clock cicint:cic_Q|ce_out_reg cicint:cic_Q|ce_out_reg~clkctrl cic_q[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.957 ns" { clock clock~combout cicint:cic_Q|ce_out_reg cicint:cic_Q|ce_out_reg~clkctrl cic_q[1] } { 0.000ns 0.000ns 1.953ns 2.487ns 0.907ns } { 0.000ns 0.974ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { cic_q[1] cicint:cic_Q|input_register[1]~feeder cicint:cic_Q|input_register[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "0.738 ns" { cic_q[1] cicint:cic_Q|input_register[1]~feeder cicint:cic_Q|input_register[1] } { 0.000ns 0.424ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'clock' 10 " "Warning: Can't achieve timing requirement Clock Setup: 'clock' along 10 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clock_8 register PWM_clock register Q_PWM\[1\] -614 ps " "Info: Slack time is -614 ps for clock \"clock_8\" between source register \"PWM_clock\" and destination register \"Q_PWM\[1\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.515 ns + Largest register register " "Info: + Largest register to register requirement is 2.515 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "4.585 ns + " "Info: + Setup relationship between source and destination is 4.585 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.585 ns " "Info: + Latch edge is 4.585 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clock_8 160.000 ns 84.585 ns inverted 50 " "Info: Clock period of Destination clock \"clock_8\" is 160.000 ns with inverted offset of 84.585 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clock 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clock\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.806 ns + Largest " "Info: + Largest clock skew is -1.806 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_8 destination 2.358 ns + Shortest register " "Info: + Shortest clock path from clock \"clock_8\" to destination register is 2.358 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock_8 1 CLK LCFF_X33_Y10_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N31; Fanout = 3; CLK Node = 'clock_8'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_8 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 344 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.000 ns) 0.764 ns clock_8~clkctrl 2 COMB CLKCTRL_G6 384 " "Info: 2: + IC(0.764 ns) + CELL(0.000 ns) = 0.764 ns; Loc. = CLKCTRL_G6; Fanout = 384; COMB Node = 'clock_8~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { clock_8 clock_8~clkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 344 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.666 ns) 2.358 ns Q_PWM\[1\] 3 REG LCFF_X13_Y5_N11 1 " "Info: 3: + IC(0.928 ns) + CELL(0.666 ns) = 2.358 ns; Loc. = LCFF_X13_Y5_N11; Fanout = 1; REG Node = 'Q_PWM\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { clock_8~clkctrl Q_PWM[1] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.24 % ) " "Info: Total cell delay = 0.666 ns ( 28.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.692 ns ( 71.76 % ) " "Info: Total interconnect delay = 1.692 ns ( 71.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.358 ns" { clock_8 clock_8~clkctrl Q_PWM[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.358 ns" { clock_8 clock_8~clkctrl Q_PWM[1] } { 0.000ns 0.764ns 0.928ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 4.164 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 4.164 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns clock 1 CLK PIN_179 1627 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_179; Fanout = 1627; CLK Node = 'clock'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.524 ns) + CELL(0.666 ns) 4.164 ns PWM_clock 2 REG LCFF_X13_Y6_N31 11 " "Info: 2: + IC(2.524 ns) + CELL(0.666 ns) = 4.164 ns; Loc. = LCFF_X13_Y6_N31; Fanout = 11; REG Node = 'PWM_clock'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.190 ns" { clock PWM_clock } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 236 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.640 ns ( 39.39 % ) " "Info: Total cell delay = 1.640 ns ( 39.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.524 ns ( 60.61 % ) " "Info: Total interconnect delay = 2.524 ns ( 60.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.164 ns" { clock PWM_clock } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "4.164 ns" { clock clock~combout PWM_clock } { 0.000ns 0.000ns 2.524ns } { 0.000ns 0.974ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.358 ns" { clock_8 clock_8~clkctrl Q_PWM[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.358 ns" { clock_8 clock_8~clkctrl Q_PWM[1] } { 0.000ns 0.764ns 0.928ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.164 ns" { clock PWM_clock } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "4.164 ns" { clock clock~combout PWM_clock } { 0.000ns 0.000ns 2.524ns } { 0.000ns 0.974ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 236 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 655 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.358 ns" { clock_8 clock_8~clkctrl Q_PWM[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.358 ns" { clock_8 clock_8~clkctrl Q_PWM[1] } { 0.000ns 0.764ns 0.928ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.164 ns" { clock PWM_clock } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "4.164 ns" { clock clock~combout PWM_clock } { 0.000ns 0.000ns 2.524ns } { 0.000ns 0.974ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.129 ns - Longest register register " "Info: - Longest register to register delay is 3.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PWM_clock 1 REG LCFF_X13_Y6_N31 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y6_N31; Fanout = 11; REG Node = 'PWM_clock'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { PWM_clock } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 236 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.206 ns) 0.666 ns Q_PWM\[0\]~94 2 COMB LCCOMB_X13_Y6_N12 2 " "Info: 2: + IC(0.460 ns) + CELL(0.206 ns) = 0.666 ns; Loc. = LCCOMB_X13_Y6_N12; Fanout = 2; COMB Node = 'Q_PWM\[0\]~94'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { PWM_clock Q_PWM[0]~94 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 1.241 ns Q_PWM\[0\]~95 3 COMB LCCOMB_X13_Y6_N0 32 " "Info: 3: + IC(0.369 ns) + CELL(0.206 ns) = 1.241 ns; Loc. = LCCOMB_X13_Y6_N0; Fanout = 32; COMB Node = 'Q_PWM\[0\]~95'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { Q_PWM[0]~94 Q_PWM[0]~95 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.855 ns) 3.129 ns Q_PWM\[1\] 4 REG LCFF_X13_Y5_N11 1 " "Info: 4: + IC(1.033 ns) + CELL(0.855 ns) = 3.129 ns; Loc. = LCFF_X13_Y5_N11; Fanout = 1; REG Node = 'Q_PWM\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { Q_PWM[0]~95 Q_PWM[1] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 40.49 % ) " "Info: Total cell delay = 1.267 ns ( 40.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.862 ns ( 59.51 % ) " "Info: Total interconnect delay = 1.862 ns ( 59.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.129 ns" { PWM_clock Q_PWM[0]~94 Q_PWM[0]~95 Q_PWM[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.129 ns" { PWM_clock Q_PWM[0]~94 Q_PWM[0]~95 Q_PWM[1] } { 0.000ns 0.460ns 0.369ns 1.033ns } { 0.000ns 0.206ns 0.206ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.358 ns" { clock_8 clock_8~clkctrl Q_PWM[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.358 ns" { clock_8 clock_8~clkctrl Q_PWM[1] } { 0.000ns 0.764ns 0.928ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.164 ns" { clock PWM_clock } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "4.164 ns" { clock clock~combout PWM_clock } { 0.000ns 0.000ns 2.524ns } { 0.000ns 0.974ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.129 ns" { PWM_clock Q_PWM[0]~94 Q_PWM[0]~95 Q_PWM[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.129 ns" { PWM_clock Q_PWM[0]~94 Q_PWM[0]~95 Q_PWM[1] } { 0.000ns 0.460ns 0.369ns 1.033ns } { 0.000ns 0.206ns 0.206ns 0.855ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'clock_8' 40 " "Warning: Can't achieve timing requirement Clock Setup: 'clock_8' along 40 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "IFCLK register Rx_register\[12\] register freq.000 1.898 ns " "Info: Slack time is 1.898 ns for clock \"IFCLK\" between source register \"Rx_register\[12\]\" and destination register \"freq.000\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "161.19 MHz 6.204 ns " "Info: Fmax is 161.19 MHz (period= 6.204 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "7.374 ns + Largest register register " "Info: + Largest register to register requirement is 7.374 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "5.000 ns + " "Info: + Setup relationship between source and destination is 5.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IFCLK 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"IFCLK\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 5.000 ns " "Info: - Launch edge is 5.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source IFCLK 10.000 ns 5.000 ns inverted 50 " "Info: Clock period of Source clock \"IFCLK\" is 10.000 ns with inverted offset of 5.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.638 ns + Largest " "Info: + Largest clock skew is 2.638 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 5.493 ns + Shortest register " "Info: + Shortest clock path from clock \"IFCLK\" to destination register is 5.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.970 ns) 3.107 ns SLRD~reg0 3 REG LCFF_X1_Y9_N9 4 " "Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N9; Fanout = 4; REG Node = 'SLRD~reg0'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.841 ns" { IFCLK~clkctrl SLRD~reg0 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 509 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.000 ns) 3.921 ns SLRD~reg0clkctrl 4 COMB CLKCTRL_G0 342 " "Info: 4: + IC(0.814 ns) + CELL(0.000 ns) = 3.921 ns; Loc. = CLKCTRL_G0; Fanout = 342; COMB Node = 'SLRD~reg0clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { SLRD~reg0 SLRD~reg0clkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.666 ns) 5.493 ns freq.000 5 REG LCFF_X10_Y7_N15 2 " "Info: 5: + IC(0.906 ns) + CELL(0.666 ns) = 5.493 ns; Loc. = LCFF_X10_Y7_N15; Fanout = 2; REG Node = 'freq.000'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { SLRD~reg0clkctrl freq.000 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 745 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.766 ns ( 50.35 % ) " "Info: Total cell delay = 2.766 ns ( 50.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.727 ns ( 49.65 % ) " "Info: Total interconnect delay = 2.727 ns ( 49.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.493 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl freq.000 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "5.493 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl freq.000 } { 0.000ns 0.000ns 0.136ns 0.871ns 0.814ns 0.906ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 2.855 ns - Longest register " "Info: - Longest clock path from clock \"IFCLK\" to source register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.666 ns) 2.855 ns Rx_register\[12\] 3 REG LCFF_X9_Y4_N11 4 " "Info: 3: + IC(0.923 ns) + CELL(0.666 ns) = 2.855 ns; Loc. = LCFF_X9_Y4_N11; Fanout = 4; REG Node = 'Rx_register\[12\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { IFCLK~clkctrl Rx_register[12] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 62.91 % ) " "Info: Total cell delay = 1.796 ns ( 62.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.059 ns ( 37.09 % ) " "Info: Total interconnect delay = 1.059 ns ( 37.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { IFCLK IFCLK~clkctrl Rx_register[12] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { IFCLK IFCLK~combout IFCLK~clkctrl Rx_register[12] } { 0.000ns 0.000ns 0.136ns 0.923ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.493 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl freq.000 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "5.493 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl freq.000 } { 0.000ns 0.000ns 0.136ns 0.871ns 0.814ns 0.906ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { IFCLK IFCLK~clkctrl Rx_register[12] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { IFCLK IFCLK~combout IFCLK~clkctrl Rx_register[12] } { 0.000ns 0.000ns 0.136ns 0.923ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 509 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 745 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.493 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl freq.000 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "5.493 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl freq.000 } { 0.000ns 0.000ns 0.136ns 0.871ns 0.814ns 0.906ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { IFCLK IFCLK~clkctrl Rx_register[12] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { IFCLK IFCLK~combout IFCLK~clkctrl Rx_register[12] } { 0.000ns 0.000ns 0.136ns 0.923ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.476 ns - Longest register register " "Info: - Longest register to register delay is 5.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Rx_register\[12\] 1 REG LCFF_X9_Y4_N11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y4_N11; Fanout = 4; REG Node = 'Rx_register\[12\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rx_register[12] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.650 ns) 1.121 ns Equal7~187 2 COMB LCCOMB_X9_Y4_N24 2 " "Info: 2: + IC(0.471 ns) + CELL(0.650 ns) = 1.121 ns; Loc. = LCCOMB_X9_Y4_N24; Fanout = 2; COMB Node = 'Equal7~187'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.121 ns" { Rx_register[12] Equal7~187 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 750 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.472 ns) + CELL(0.577 ns) 3.170 ns Equal7~190 3 COMB LCCOMB_X10_Y7_N24 4 " "Info: 3: + IC(1.472 ns) + CELL(0.577 ns) = 3.170 ns; Loc. = LCCOMB_X10_Y7_N24; Fanout = 4; COMB Node = 'Equal7~190'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.049 ns" { Equal7~187 Equal7~190 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 750 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.589 ns) 4.474 ns Selector30~73 4 COMB LCCOMB_X10_Y7_N0 1 " "Info: 4: + IC(0.715 ns) + CELL(0.589 ns) = 4.474 ns; Loc. = LCCOMB_X10_Y7_N0; Fanout = 1; COMB Node = 'Selector30~73'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { Equal7~190 Selector30~73 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 749 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.532 ns) 5.368 ns Selector30~74 5 COMB LCCOMB_X10_Y7_N14 1 " "Info: 5: + IC(0.362 ns) + CELL(0.532 ns) = 5.368 ns; Loc. = LCCOMB_X10_Y7_N14; Fanout = 1; COMB Node = 'Selector30~74'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.894 ns" { Selector30~73 Selector30~74 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 749 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.476 ns freq.000 6 REG LCFF_X10_Y7_N15 2 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 5.476 ns; Loc. = LCFF_X10_Y7_N15; Fanout = 2; REG Node = 'freq.000'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Selector30~74 freq.000 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 745 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.456 ns ( 44.85 % ) " "Info: Total cell delay = 2.456 ns ( 44.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.020 ns ( 55.15 % ) " "Info: Total interconnect delay = 3.020 ns ( 55.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.476 ns" { Rx_register[12] Equal7~187 Equal7~190 Selector30~73 Selector30~74 freq.000 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "5.476 ns" { Rx_register[12] Equal7~187 Equal7~190 Selector30~73 Selector30~74 freq.000 } { 0.000ns 0.471ns 1.472ns 0.715ns 0.362ns 0.000ns } { 0.000ns 0.650ns 0.577ns 0.589ns 0.532ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.493 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl freq.000 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "5.493 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl freq.000 } { 0.000ns 0.000ns 0.136ns 0.871ns 0.814ns 0.906ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { IFCLK IFCLK~clkctrl Rx_register[12] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { IFCLK IFCLK~combout IFCLK~clkctrl Rx_register[12] } { 0.000ns 0.000ns 0.136ns 0.923ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.476 ns" { Rx_register[12] Equal7~187 Equal7~190 Selector30~73 Selector30~74 freq.000 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "5.476 ns" { Rx_register[12] Equal7~187 Equal7~190 Selector30~73 Selector30~74 freq.000 } { 0.000ns 0.471ns 1.472ns 0.715ns 0.362ns 0.000ns } { 0.000ns 0.650ns 0.577ns 0.589ns 0.532ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clock register reset_count\[0\] register reset_count\[0\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"clock\" between source register \"reset_count\[0\]\" and destination register \"reset_count\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reset_count\[0\] 1 REG LCFF_X19_Y6_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y6_N21; Fanout = 3; REG Node = 'reset_count\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_count[0] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 214 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns reset_count\[0\]~377 2 COMB LCCOMB_X19_Y6_N20 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X19_Y6_N20; Fanout = 1; COMB Node = 'reset_count\[0\]~377'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { reset_count[0] reset_count[0]~377 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 214 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns reset_count\[0\] 3 REG LCFF_X19_Y6_N21 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X19_Y6_N21; Fanout = 3; REG Node = 'reset_count\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { reset_count[0]~377 reset_count[0] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 214 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { reset_count[0] reset_count[0]~377 reset_count[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { reset_count[0] reset_count[0]~377 reset_count[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clock 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clock\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clock 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clock\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.810 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 3.810 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns clock 1 CLK PIN_179 1627 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_179; Fanout = 1627; CLK Node = 'clock'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.170 ns) + CELL(0.666 ns) 3.810 ns reset_count\[0\] 2 REG LCFF_X19_Y6_N21 3 " "Info: 2: + IC(2.170 ns) + CELL(0.666 ns) = 3.810 ns; Loc. = LCFF_X19_Y6_N21; Fanout = 3; REG Node = 'reset_count\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clock reset_count[0] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 214 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.640 ns ( 43.04 % ) " "Info: Total cell delay = 1.640 ns ( 43.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.170 ns ( 56.96 % ) " "Info: Total interconnect delay = 2.170 ns ( 56.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.810 ns" { clock reset_count[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.810 ns" { clock clock~combout reset_count[0] } { 0.000ns 0.000ns 2.170ns } { 0.000ns 0.974ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.810 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 3.810 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns clock 1 CLK PIN_179 1627 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_179; Fanout = 1627; CLK Node = 'clock'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.170 ns) + CELL(0.666 ns) 3.810 ns reset_count\[0\] 2 REG LCFF_X19_Y6_N21 3 " "Info: 2: + IC(2.170 ns) + CELL(0.666 ns) = 3.810 ns; Loc. = LCFF_X19_Y6_N21; Fanout = 3; REG Node = 'reset_count\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clock reset_count[0] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 214 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.640 ns ( 43.04 % ) " "Info: Total cell delay = 1.640 ns ( 43.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.170 ns ( 56.96 % ) " "Info: Total interconnect delay = 2.170 ns ( 56.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.810 ns" { clock reset_count[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.810 ns" { clock clock~combout reset_count[0] } { 0.000ns 0.000ns 2.170ns } { 0.000ns 0.974ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.810 ns" { clock reset_count[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.810 ns" { clock clock~combout reset_count[0] } { 0.000ns 0.000ns 2.170ns } { 0.000ns 0.974ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.810 ns" { clock reset_count[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.810 ns" { clock clock~combout reset_count[0] } { 0.000ns 0.000ns 2.170ns } { 0.000ns 0.974ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 214 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 214 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.810 ns" { clock reset_count[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.810 ns" { clock clock~combout reset_count[0] } { 0.000ns 0.000ns 2.170ns } { 0.000ns 0.974ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.810 ns" { clock reset_count[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.810 ns" { clock clock~combout reset_count[0] } { 0.000ns 0.000ns 2.170ns } { 0.000ns 0.974ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { reset_count[0] reset_count[0]~377 reset_count[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { reset_count[0] reset_count[0]~377 reset_count[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.810 ns" { clock reset_count[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.810 ns" { clock clock~combout reset_count[0] } { 0.000ns 0.000ns 2.170ns } { 0.000ns 0.974ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.810 ns" { clock reset_count[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.810 ns" { clock clock~combout reset_count[0] } { 0.000ns 0.000ns 2.170ns } { 0.000ns 0.974ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clock_8 register fifo_enable register fifo_enable 499 ps " "Info: Minimum slack time is 499 ps for clock \"clock_8\" between source register \"fifo_enable\" and destination register \"fifo_enable\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fifo_enable 1 REG LCFF_X18_Y2_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y2_N9; Fanout = 5; REG Node = 'fifo_enable'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_enable } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 469 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns fifo_enable~112 2 COMB LCCOMB_X18_Y2_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X18_Y2_N8; Fanout = 1; COMB Node = 'fifo_enable~112'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { fifo_enable fifo_enable~112 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 469 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns fifo_enable 3 REG LCFF_X18_Y2_N9 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X18_Y2_N9; Fanout = 5; REG Node = 'fifo_enable'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { fifo_enable~112 fifo_enable } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 469 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { fifo_enable fifo_enable~112 fifo_enable } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { fifo_enable fifo_enable~112 fifo_enable } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 84.585 ns " "Info: + Latch edge is 84.585 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clock_8 160.000 ns 84.585 ns inverted 50 " "Info: Clock period of Destination clock \"clock_8\" is 160.000 ns with inverted offset of 84.585 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 84.585 ns " "Info: - Launch edge is 84.585 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clock_8 160.000 ns 84.585 ns inverted 50 " "Info: Clock period of Source clock \"clock_8\" is 160.000 ns with inverted offset of 84.585 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_8 destination 2.337 ns + Longest register " "Info: + Longest clock path from clock \"clock_8\" to destination register is 2.337 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock_8 1 CLK LCFF_X33_Y10_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N31; Fanout = 3; CLK Node = 'clock_8'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_8 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 344 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.000 ns) 0.764 ns clock_8~clkctrl 2 COMB CLKCTRL_G6 384 " "Info: 2: + IC(0.764 ns) + CELL(0.000 ns) = 0.764 ns; Loc. = CLKCTRL_G6; Fanout = 384; COMB Node = 'clock_8~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { clock_8 clock_8~clkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 344 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 2.337 ns fifo_enable 3 REG LCFF_X18_Y2_N9 5 " "Info: 3: + IC(0.907 ns) + CELL(0.666 ns) = 2.337 ns; Loc. = LCFF_X18_Y2_N9; Fanout = 5; REG Node = 'fifo_enable'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { clock_8~clkctrl fifo_enable } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 469 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.50 % ) " "Info: Total cell delay = 0.666 ns ( 28.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.671 ns ( 71.50 % ) " "Info: Total interconnect delay = 1.671 ns ( 71.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { clock_8 clock_8~clkctrl fifo_enable } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.337 ns" { clock_8 clock_8~clkctrl fifo_enable } { 0.000ns 0.764ns 0.907ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_8 source 2.337 ns - Shortest register " "Info: - Shortest clock path from clock \"clock_8\" to source register is 2.337 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock_8 1 CLK LCFF_X33_Y10_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N31; Fanout = 3; CLK Node = 'clock_8'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_8 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 344 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.000 ns) 0.764 ns clock_8~clkctrl 2 COMB CLKCTRL_G6 384 " "Info: 2: + IC(0.764 ns) + CELL(0.000 ns) = 0.764 ns; Loc. = CLKCTRL_G6; Fanout = 384; COMB Node = 'clock_8~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { clock_8 clock_8~clkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 344 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 2.337 ns fifo_enable 3 REG LCFF_X18_Y2_N9 5 " "Info: 3: + IC(0.907 ns) + CELL(0.666 ns) = 2.337 ns; Loc. = LCFF_X18_Y2_N9; Fanout = 5; REG Node = 'fifo_enable'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { clock_8~clkctrl fifo_enable } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 469 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.50 % ) " "Info: Total cell delay = 0.666 ns ( 28.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.671 ns ( 71.50 % ) " "Info: Total interconnect delay = 1.671 ns ( 71.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { clock_8 clock_8~clkctrl fifo_enable } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.337 ns" { clock_8 clock_8~clkctrl fifo_enable } { 0.000ns 0.764ns 0.907ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { clock_8 clock_8~clkctrl fifo_enable } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.337 ns" { clock_8 clock_8~clkctrl fifo_enable } { 0.000ns 0.764ns 0.907ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { clock_8 clock_8~clkctrl fifo_enable } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.337 ns" { clock_8 clock_8~clkctrl fifo_enable } { 0.000ns 0.764ns 0.907ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 469 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 469 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { clock_8 clock_8~clkctrl fifo_enable } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.337 ns" { clock_8 clock_8~clkctrl fifo_enable } { 0.000ns 0.764ns 0.907ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { clock_8 clock_8~clkctrl fifo_enable } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.337 ns" { clock_8 clock_8~clkctrl fifo_enable } { 0.000ns 0.764ns 0.907ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { fifo_enable fifo_enable~112 fifo_enable } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { fifo_enable fifo_enable~112 fifo_enable } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { clock_8 clock_8~clkctrl fifo_enable } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.337 ns" { clock_8 clock_8~clkctrl fifo_enable } { 0.000ns 0.764ns 0.907ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { clock_8 clock_8~clkctrl fifo_enable } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.337 ns" { clock_8 clock_8~clkctrl fifo_enable } { 0.000ns 0.764ns 0.907ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "IFCLK register led0 register led0 499 ps " "Info: Minimum slack time is 499 ps for clock \"IFCLK\" between source register \"led0\" and destination register \"led0\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led0 1 REG LCFF_X10_Y7_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y7_N29; Fanout = 2; REG Node = 'led0'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { led0 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 747 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns led0~60 2 COMB LCCOMB_X10_Y7_N28 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X10_Y7_N28; Fanout = 1; COMB Node = 'led0~60'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { led0 led0~60 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 747 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns led0 3 REG LCFF_X10_Y7_N29 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X10_Y7_N29; Fanout = 2; REG Node = 'led0'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { led0~60 led0 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 747 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { led0 led0~60 led0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { led0 led0~60 led0 } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IFCLK 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"IFCLK\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source IFCLK 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"IFCLK\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 5.493 ns + Longest register " "Info: + Longest clock path from clock \"IFCLK\" to destination register is 5.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.970 ns) 3.107 ns SLRD~reg0 3 REG LCFF_X1_Y9_N9 4 " "Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N9; Fanout = 4; REG Node = 'SLRD~reg0'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.841 ns" { IFCLK~clkctrl SLRD~reg0 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 509 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.000 ns) 3.921 ns SLRD~reg0clkctrl 4 COMB CLKCTRL_G0 342 " "Info: 4: + IC(0.814 ns) + CELL(0.000 ns) = 3.921 ns; Loc. = CLKCTRL_G0; Fanout = 342; COMB Node = 'SLRD~reg0clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { SLRD~reg0 SLRD~reg0clkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.666 ns) 5.493 ns led0 5 REG LCFF_X10_Y7_N29 2 " "Info: 5: + IC(0.906 ns) + CELL(0.666 ns) = 5.493 ns; Loc. = LCFF_X10_Y7_N29; Fanout = 2; REG Node = 'led0'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { SLRD~reg0clkctrl led0 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 747 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.766 ns ( 50.35 % ) " "Info: Total cell delay = 2.766 ns ( 50.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.727 ns ( 49.65 % ) " "Info: Total interconnect delay = 2.727 ns ( 49.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.493 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl led0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "5.493 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl led0 } { 0.000ns 0.000ns 0.136ns 0.871ns 0.814ns 0.906ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 5.493 ns - Shortest register " "Info: - Shortest clock path from clock \"IFCLK\" to source register is 5.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.970 ns) 3.107 ns SLRD~reg0 3 REG LCFF_X1_Y9_N9 4 " "Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N9; Fanout = 4; REG Node = 'SLRD~reg0'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.841 ns" { IFCLK~clkctrl SLRD~reg0 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 509 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.000 ns) 3.921 ns SLRD~reg0clkctrl 4 COMB CLKCTRL_G0 342 " "Info: 4: + IC(0.814 ns) + CELL(0.000 ns) = 3.921 ns; Loc. = CLKCTRL_G0; Fanout = 342; COMB Node = 'SLRD~reg0clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { SLRD~reg0 SLRD~reg0clkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.666 ns) 5.493 ns led0 5 REG LCFF_X10_Y7_N29 2 " "Info: 5: + IC(0.906 ns) + CELL(0.666 ns) = 5.493 ns; Loc. = LCFF_X10_Y7_N29; Fanout = 2; REG Node = 'led0'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { SLRD~reg0clkctrl led0 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 747 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.766 ns ( 50.35 % ) " "Info: Total cell delay = 2.766 ns ( 50.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.727 ns ( 49.65 % ) " "Info: Total interconnect delay = 2.727 ns ( 49.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.493 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl led0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "5.493 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl led0 } { 0.000ns 0.000ns 0.136ns 0.871ns 0.814ns 0.906ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.493 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl led0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "5.493 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl led0 } { 0.000ns 0.000ns 0.136ns 0.871ns 0.814ns 0.906ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.493 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl led0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "5.493 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl led0 } { 0.000ns 0.000ns 0.136ns 0.871ns 0.814ns 0.906ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 747 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 747 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.493 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl led0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "5.493 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl led0 } { 0.000ns 0.000ns 0.136ns 0.871ns 0.814ns 0.906ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.493 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl led0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "5.493 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl led0 } { 0.000ns 0.000ns 0.136ns 0.871ns 0.814ns 0.906ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { led0 led0~60 led0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { led0 led0~60 led0 } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.493 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl led0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "5.493 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl led0 } { 0.000ns 0.000ns 0.136ns 0.871ns 0.814ns 0.906ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.493 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl led0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "5.493 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl led0 } { 0.000ns 0.000ns 0.136ns 0.871ns 0.814ns 0.906ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "SLWR~reg0 FLAGC IFCLK 6.476 ns register " "Info: tsu for register \"SLWR~reg0\" (data pin = \"FLAGC\", clock pin = \"IFCLK\") is 6.476 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.319 ns + Longest pin register " "Info: + Longest pin to register delay is 9.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns FLAGC 1 PIN PIN_5 5 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_5; Fanout = 5; PIN Node = 'FLAGC'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLAGC } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.967 ns) + CELL(0.206 ns) 7.178 ns SLWR~317 2 COMB LCCOMB_X1_Y9_N0 1 " "Info: 2: + IC(5.967 ns) + CELL(0.206 ns) = 7.178 ns; Loc. = LCCOMB_X1_Y9_N0; Fanout = 1; COMB Node = 'SLWR~317'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.173 ns" { FLAGC SLWR~317 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.616 ns) 8.152 ns SLWR~318 3 COMB LCCOMB_X1_Y9_N6 1 " "Info: 3: + IC(0.358 ns) + CELL(0.616 ns) = 8.152 ns; Loc. = LCCOMB_X1_Y9_N6; Fanout = 1; COMB Node = 'SLWR~318'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.974 ns" { SLWR~317 SLWR~318 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.651 ns) 9.211 ns SLWR~320 4 COMB LCCOMB_X1_Y9_N22 1 " "Info: 4: + IC(0.408 ns) + CELL(0.651 ns) = 9.211 ns; Loc. = LCCOMB_X1_Y9_N22; Fanout = 1; COMB Node = 'SLWR~320'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.059 ns" { SLWR~318 SLWR~320 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.319 ns SLWR~reg0 5 REG LCFF_X1_Y9_N23 3 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 9.319 ns; Loc. = LCFF_X1_Y9_N23; Fanout = 3; REG Node = 'SLWR~reg0'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { SLWR~320 SLWR~reg0 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 509 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.586 ns ( 27.75 % ) " "Info: Total cell delay = 2.586 ns ( 27.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.733 ns ( 72.25 % ) " "Info: Total interconnect delay = 6.733 ns ( 72.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "9.319 ns" { FLAGC SLWR~317 SLWR~318 SLWR~320 SLWR~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "9.319 ns" { FLAGC FLAGC~combout SLWR~317 SLWR~318 SLWR~320 SLWR~reg0 } { 0.000ns 0.000ns 5.967ns 0.358ns 0.408ns 0.000ns } { 0.000ns 1.005ns 0.206ns 0.616ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 509 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.803 ns - Shortest register " "Info: - Shortest clock path from clock \"IFCLK\" to destination register is 2.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.666 ns) 2.803 ns SLWR~reg0 3 REG LCFF_X1_Y9_N23 3 " "Info: 3: + IC(0.871 ns) + CELL(0.666 ns) = 2.803 ns; Loc. = LCFF_X1_Y9_N23; Fanout = 3; REG Node = 'SLWR~reg0'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { IFCLK~clkctrl SLWR~reg0 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 509 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 64.07 % ) " "Info: Total cell delay = 1.796 ns ( 64.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 35.93 % ) " "Info: Total interconnect delay = 1.007 ns ( 35.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.803 ns" { IFCLK IFCLK~clkctrl SLWR~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.803 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLWR~reg0 } { 0.000ns 0.000ns 0.136ns 0.871ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "9.319 ns" { FLAGC SLWR~317 SLWR~318 SLWR~320 SLWR~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "9.319 ns" { FLAGC FLAGC~combout SLWR~317 SLWR~318 SLWR~320 SLWR~reg0 } { 0.000ns 0.000ns 5.967ns 0.358ns 0.408ns 0.000ns } { 0.000ns 1.005ns 0.206ns 0.616ns 0.651ns 0.108ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.803 ns" { IFCLK IFCLK~clkctrl SLWR~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.803 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLWR~reg0 } { 0.000ns 0.000ns 0.136ns 0.871ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "IFCLK FPGA_GPIO7 Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_6bf1:auto_generated\|a_graycounter_jk6:wrptr_gp\|counter_ffa\[1\] 15.196 ns register " "Info: tco from clock \"IFCLK\" to destination pin \"FPGA_GPIO7\" through register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_6bf1:auto_generated\|a_graycounter_jk6:wrptr_gp\|counter_ffa\[1\]\" is 15.196 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 5.509 ns + Longest register " "Info: + Longest clock path from clock \"IFCLK\" to source register is 5.509 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.970 ns) 3.107 ns SLRD~reg0 3 REG LCFF_X1_Y9_N9 4 " "Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N9; Fanout = 4; REG Node = 'SLRD~reg0'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.841 ns" { IFCLK~clkctrl SLRD~reg0 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 509 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.000 ns) 3.921 ns SLRD~reg0clkctrl 4 COMB CLKCTRL_G0 342 " "Info: 4: + IC(0.814 ns) + CELL(0.000 ns) = 3.921 ns; Loc. = CLKCTRL_G0; Fanout = 342; COMB Node = 'SLRD~reg0clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { SLRD~reg0 SLRD~reg0clkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.666 ns) 5.509 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_6bf1:auto_generated\|a_graycounter_jk6:wrptr_gp\|counter_ffa\[1\] 5 REG LCFF_X25_Y2_N5 23 " "Info: 5: + IC(0.922 ns) + CELL(0.666 ns) = 5.509 ns; Loc. = LCFF_X25_Y2_N5; Fanout = 23; REG Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_6bf1:auto_generated\|a_graycounter_jk6:wrptr_gp\|counter_ffa\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1] } "NODE_NAME" } } { "db/a_graycounter_jk6.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/db/a_graycounter_jk6.tdf" 102 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.766 ns ( 50.21 % ) " "Info: Total cell delay = 2.766 ns ( 50.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.743 ns ( 49.79 % ) " "Info: Total interconnect delay = 2.743 ns ( 49.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.509 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "5.509 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1] } { 0.000ns 0.000ns 0.136ns 0.871ns 0.814ns 0.922ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "db/a_graycounter_jk6.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/db/a_graycounter_jk6.tdf" 102 13 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.383 ns + Longest register pin " "Info: + Longest register to pin delay is 9.383 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_6bf1:auto_generated\|a_graycounter_jk6:wrptr_gp\|counter_ffa\[1\] 1 REG LCFF_X25_Y2_N5 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y2_N5; Fanout = 23; REG Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_6bf1:auto_generated\|a_graycounter_jk6:wrptr_gp\|counter_ffa\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1] } "NODE_NAME" } } { "db/a_graycounter_jk6.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/db/a_graycounter_jk6.tdf" 102 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.802 ns) + CELL(0.651 ns) 1.453 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_6bf1:auto_generated\|wrfull_eq_comp_aeb_int~95 2 COMB LCCOMB_X24_Y2_N8 1 " "Info: 2: + IC(0.802 ns) + CELL(0.651 ns) = 1.453 ns; Loc. = LCCOMB_X24_Y2_N8; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_6bf1:auto_generated\|wrfull_eq_comp_aeb_int~95'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.453 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~95 } "NODE_NAME" } } { "db/dcfifo_6bf1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/db/dcfifo_6bf1.tdf" 97 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.589 ns) 2.412 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_6bf1:auto_generated\|wrfull_eq_comp_aeb_int~96 3 COMB LCCOMB_X24_Y2_N12 1 " "Info: 3: + IC(0.370 ns) + CELL(0.589 ns) = 2.412 ns; Loc. = LCCOMB_X24_Y2_N12; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_6bf1:auto_generated\|wrfull_eq_comp_aeb_int~96'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.959 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~95 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96 } "NODE_NAME" } } { "db/dcfifo_6bf1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/db/dcfifo_6bf1.tdf" 97 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.614 ns) 3.419 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_6bf1:auto_generated\|wrfull_eq_comp_aeb_int~0 4 COMB LCCOMB_X24_Y2_N20 246 " "Info: 4: + IC(0.393 ns) + CELL(0.614 ns) = 3.419 ns; Loc. = LCCOMB_X24_Y2_N20; Fanout = 246; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_6bf1:auto_generated\|wrfull_eq_comp_aeb_int~0'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~0 } "NODE_NAME" } } { "db/dcfifo_6bf1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/db/dcfifo_6bf1.tdf" 97 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.698 ns) + CELL(3.266 ns) 9.383 ns FPGA_GPIO7 5 PIN PIN_75 0 " "Info: 5: + IC(2.698 ns) + CELL(3.266 ns) = 9.383 ns; Loc. = PIN_75; Fanout = 0; PIN Node = 'FPGA_GPIO7'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.964 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~0 FPGA_GPIO7 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.120 ns ( 54.57 % ) " "Info: Total cell delay = 5.120 ns ( 54.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.263 ns ( 45.43 % ) " "Info: Total interconnect delay = 4.263 ns ( 45.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "9.383 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~95 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~0 FPGA_GPIO7 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "9.383 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~95 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~0 FPGA_GPIO7 } { 0.000ns 0.802ns 0.370ns 0.393ns 2.698ns } { 0.000ns 0.651ns 0.589ns 0.614ns 3.266ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.509 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "5.509 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1] } { 0.000ns 0.000ns 0.136ns 0.871ns 0.814ns 0.922ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "9.383 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~95 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~0 FPGA_GPIO7 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "9.383 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~95 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~0 FPGA_GPIO7 } { 0.000ns 0.802ns 0.370ns 0.393ns 2.698ns } { 0.000ns 0.651ns 0.589ns 0.614ns 3.266ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "FLAGA DEBUG_LED3 11.538 ns Longest " "Info: Longest tpd from source pin \"FLAGA\" to destination pin \"DEBUG_LED3\" is 11.538 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns FLAGA 1 PIN PIN_198 4 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_198; Fanout = 4; PIN Node = 'FLAGA'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLAGA } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.438 ns) + CELL(3.116 ns) 11.538 ns DEBUG_LED3 2 PIN PIN_108 0 " "Info: 2: + IC(7.438 ns) + CELL(3.116 ns) = 11.538 ns; Loc. = PIN_108; Fanout = 0; PIN Node = 'DEBUG_LED3'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "10.554 ns" { FLAGA DEBUG_LED3 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.100 ns ( 35.53 % ) " "Info: Total cell delay = 4.100 ns ( 35.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.438 ns ( 64.47 % ) " "Info: Total interconnect delay = 7.438 ns ( 64.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "11.538 ns" { FLAGA DEBUG_LED3 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "11.538 ns" { FLAGA FLAGA~combout DEBUG_LED3 } { 0.000ns 0.000ns 7.438ns } { 0.000ns 0.984ns 3.116ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "Rx_register\[15\] FX2_FD\[7\] IFCLK -4.388 ns register " "Info: th for register \"Rx_register\[15\]\" (data pin = \"FX2_FD\[7\]\", clock pin = \"IFCLK\") is -4.388 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.855 ns + Longest register " "Info: + Longest clock path from clock \"IFCLK\" to destination register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.666 ns) 2.855 ns Rx_register\[15\] 3 REG LCFF_X9_Y4_N13 4 " "Info: 3: + IC(0.923 ns) + CELL(0.666 ns) = 2.855 ns; Loc. = LCFF_X9_Y4_N13; Fanout = 4; REG Node = 'Rx_register\[15\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { IFCLK~clkctrl Rx_register[15] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 62.91 % ) " "Info: Total cell delay = 1.796 ns ( 62.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.059 ns ( 37.09 % ) " "Info: Total interconnect delay = 1.059 ns ( 37.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { IFCLK IFCLK~clkctrl Rx_register[15] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { IFCLK IFCLK~combout IFCLK~clkctrl Rx_register[15] } { 0.000ns 0.000ns 0.136ns 0.923ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 509 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.549 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.549 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FX2_FD\[7\] 1 PIN PIN_64 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_64; Fanout = 1; PIN Node = 'FX2_FD\[7\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[7] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns FX2_FD\[7\]~8 2 COMB IOC_X5_Y0_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = IOC_X5_Y0_N2; Fanout = 1; COMB Node = 'FX2_FD\[7\]~8'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { FX2_FD[7] FX2_FD[7]~8 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.085 ns) + CELL(0.460 ns) 7.549 ns Rx_register\[15\] 3 REG LCFF_X9_Y4_N13 4 " "Info: 3: + IC(6.085 ns) + CELL(0.460 ns) = 7.549 ns; Loc. = LCFF_X9_Y4_N13; Fanout = 4; REG Node = 'Rx_register\[15\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.545 ns" { FX2_FD[7]~8 Rx_register[15] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.464 ns ( 19.39 % ) " "Info: Total cell delay = 1.464 ns ( 19.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.085 ns ( 80.61 % ) " "Info: Total interconnect delay = 6.085 ns ( 80.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.549 ns" { FX2_FD[7] FX2_FD[7]~8 Rx_register[15] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.549 ns" { FX2_FD[7] FX2_FD[7]~8 Rx_register[15] } { 0.000ns 0.000ns 6.085ns } { 0.000ns 1.004ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { IFCLK IFCLK~clkctrl Rx_register[15] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { IFCLK IFCLK~combout IFCLK~clkctrl Rx_register[15] } { 0.000ns 0.000ns 0.136ns 0.923ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.549 ns" { FX2_FD[7] FX2_FD[7]~8 Rx_register[15] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.549 ns" { FX2_FD[7] FX2_FD[7]~8 Rx_register[15] } { 0.000ns 0.000ns 6.085ns } { 0.000ns 1.004ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "121 " "Info: Allocated 121 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 13 19:25:55 2007 " "Info: Processing ended: Sat Jan 13 19:25:55 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
