{"position": "Senior Circuit Design Engineer", "company": "Intel Corporation", "profiles": ["Summary SPECIALITIES:  \nProject Management, Analog IP's, High Speed Custom Digital Design, PLLs, Mixed Signal Validation, Post Silicon Validation, Multi-GHz Clocking Design, Phase Interpolators, CML circuits, Platform Clocking Summary SPECIALITIES:  \nProject Management, Analog IP's, High Speed Custom Digital Design, PLLs, Mixed Signal Validation, Post Silicon Validation, Multi-GHz Clocking Design, Phase Interpolators, CML circuits, Platform Clocking SPECIALITIES:  \nProject Management, Analog IP's, High Speed Custom Digital Design, PLLs, Mixed Signal Validation, Post Silicon Validation, Multi-GHz Clocking Design, Phase Interpolators, CML circuits, Platform Clocking SPECIALITIES:  \nProject Management, Analog IP's, High Speed Custom Digital Design, PLLs, Mixed Signal Validation, Post Silicon Validation, Multi-GHz Clocking Design, Phase Interpolators, CML circuits, Platform Clocking Experience Analog IP Application and Solutions Engineer Intel Corporation September 2013  \u2013 Present (2 years) Folsom Primary interface in the area of Analog IP's for Foundry customers and vendors. Responsibilities include: \n-Pre-sales/contract support for Foundry Analog IP's \n-Represent Analog IP designs and platforms to customers and bring back to the planning team any new requests from customer \n-Responsible for definition of design guide and coordinating the development of collateral needed to guide the customer's usage of its offering including specification requirement etc. \n-First line support of customer IP integration and vendor related issues Senior Circuit Design Engineer Intel Corporation April 2009  \u2013  August 2013  (4 years 5 months) Folsom, CA *Currently Design Lead for 14nm LC PLL IP \n-Manage RTL, SD, Circuit, Layout and DFT engineers. \n-Collaborate with IP teams across Geo\u2019s to effectively manage PLL IP drops. \n-Mentor to peer\u2019s on High Speed digital design/cml2cmos circuits. \n-Own Pre-Si RTL/Mixed Signal Validation using Synopsys VCS and Discovery-AMS. \n \n*Electrical Validation Lead for Integrated System Clocking for 32nm SoC product. \n-Collaborate with Tester, High Volume Test Engineers, and FIB engineers to debug issues. \n-Provide direction/recommendation to for critical debug activities. \n-Provide Si learnings to other Design Engineers for future designs Circuit Design Engineer Intel Corporation June 2005  \u2013  March 2009  (3 years 10 months) Folsom, CA *Integrated System Clocking for 32nm/65nm products \n*Display PLL Design and EV Lead for Intel Chipset Product \n*Low Power High Speed Divider Design Analog IP Application and Solutions Engineer Intel Corporation September 2013  \u2013 Present (2 years) Folsom Primary interface in the area of Analog IP's for Foundry customers and vendors. Responsibilities include: \n-Pre-sales/contract support for Foundry Analog IP's \n-Represent Analog IP designs and platforms to customers and bring back to the planning team any new requests from customer \n-Responsible for definition of design guide and coordinating the development of collateral needed to guide the customer's usage of its offering including specification requirement etc. \n-First line support of customer IP integration and vendor related issues Analog IP Application and Solutions Engineer Intel Corporation September 2013  \u2013 Present (2 years) Folsom Primary interface in the area of Analog IP's for Foundry customers and vendors. Responsibilities include: \n-Pre-sales/contract support for Foundry Analog IP's \n-Represent Analog IP designs and platforms to customers and bring back to the planning team any new requests from customer \n-Responsible for definition of design guide and coordinating the development of collateral needed to guide the customer's usage of its offering including specification requirement etc. \n-First line support of customer IP integration and vendor related issues Senior Circuit Design Engineer Intel Corporation April 2009  \u2013  August 2013  (4 years 5 months) Folsom, CA *Currently Design Lead for 14nm LC PLL IP \n-Manage RTL, SD, Circuit, Layout and DFT engineers. \n-Collaborate with IP teams across Geo\u2019s to effectively manage PLL IP drops. \n-Mentor to peer\u2019s on High Speed digital design/cml2cmos circuits. \n-Own Pre-Si RTL/Mixed Signal Validation using Synopsys VCS and Discovery-AMS. \n \n*Electrical Validation Lead for Integrated System Clocking for 32nm SoC product. \n-Collaborate with Tester, High Volume Test Engineers, and FIB engineers to debug issues. \n-Provide direction/recommendation to for critical debug activities. \n-Provide Si learnings to other Design Engineers for future designs Senior Circuit Design Engineer Intel Corporation April 2009  \u2013  August 2013  (4 years 5 months) Folsom, CA *Currently Design Lead for 14nm LC PLL IP \n-Manage RTL, SD, Circuit, Layout and DFT engineers. \n-Collaborate with IP teams across Geo\u2019s to effectively manage PLL IP drops. \n-Mentor to peer\u2019s on High Speed digital design/cml2cmos circuits. \n-Own Pre-Si RTL/Mixed Signal Validation using Synopsys VCS and Discovery-AMS. \n \n*Electrical Validation Lead for Integrated System Clocking for 32nm SoC product. \n-Collaborate with Tester, High Volume Test Engineers, and FIB engineers to debug issues. \n-Provide direction/recommendation to for critical debug activities. \n-Provide Si learnings to other Design Engineers for future designs Circuit Design Engineer Intel Corporation June 2005  \u2013  March 2009  (3 years 10 months) Folsom, CA *Integrated System Clocking for 32nm/65nm products \n*Display PLL Design and EV Lead for Intel Chipset Product \n*Low Power High Speed Divider Design Circuit Design Engineer Intel Corporation June 2005  \u2013  March 2009  (3 years 10 months) Folsom, CA *Integrated System Clocking for 32nm/65nm products \n*Display PLL Design and EV Lead for Intel Chipset Product \n*Low Power High Speed Divider Design Languages   Skills Project Management Integrated Circuit... Mixed Signal Design and... SystemVerilog Verilog VLSI SoC Semiconductors IC Mixed Signal Analog Circuit Design CMOS Debugging Analog Circuit Design ASIC See 1+ \u00a0 \u00a0 See less Skills  Project Management Integrated Circuit... Mixed Signal Design and... SystemVerilog Verilog VLSI SoC Semiconductors IC Mixed Signal Analog Circuit Design CMOS Debugging Analog Circuit Design ASIC See 1+ \u00a0 \u00a0 See less Project Management Integrated Circuit... Mixed Signal Design and... SystemVerilog Verilog VLSI SoC Semiconductors IC Mixed Signal Analog Circuit Design CMOS Debugging Analog Circuit Design ASIC See 1+ \u00a0 \u00a0 See less Project Management Integrated Circuit... Mixed Signal Design and... SystemVerilog Verilog VLSI SoC Semiconductors IC Mixed Signal Analog Circuit Design CMOS Debugging Analog Circuit Design ASIC See 1+ \u00a0 \u00a0 See less Education University of Arizona Master Science,  Electrical and Computer Engineering 2002  \u2013 2005 University of Madras Bachelor of Engineering (B.E.),  Electrical and Electronics Engineering 1998  \u2013 2002 University of Arizona Master Science,  Electrical and Computer Engineering 2002  \u2013 2005 University of Arizona Master Science,  Electrical and Computer Engineering 2002  \u2013 2005 University of Arizona Master Science,  Electrical and Computer Engineering 2002  \u2013 2005 University of Madras Bachelor of Engineering (B.E.),  Electrical and Electronics Engineering 1998  \u2013 2002 University of Madras Bachelor of Engineering (B.E.),  Electrical and Electronics Engineering 1998  \u2013 2002 University of Madras Bachelor of Engineering (B.E.),  Electrical and Electronics Engineering 1998  \u2013 2002 ", "Summary Senior Component/Circuit Design Engineer and IP lead for various SoC interfaces. Design projects include high-end server processors, high-end storage SoCs, low-power IA processors and low-power/high-performance IA SoCs for mobile applications. Developed various IPs on 90nm, 32nm, 22nm and 14nm processes and led their integration in mobile SoCs. Managed and coordinated synthesis, APR and timing effort as well as IP-level integration of analog and digital front end blocks. \n \nExperience includes the design and implementation of digital and analog blocks including Structured Datapath units, clock network architecture and distribution, high-speed and low-speed IOs (DDR2, GPIOs, USB HSIC...). Expert in most design tools and methodologies used at each level of the design including circuit, layout, RTL, FC integration, signal integrity, power delivery and post-silicon debug. Summary Senior Component/Circuit Design Engineer and IP lead for various SoC interfaces. Design projects include high-end server processors, high-end storage SoCs, low-power IA processors and low-power/high-performance IA SoCs for mobile applications. Developed various IPs on 90nm, 32nm, 22nm and 14nm processes and led their integration in mobile SoCs. Managed and coordinated synthesis, APR and timing effort as well as IP-level integration of analog and digital front end blocks. \n \nExperience includes the design and implementation of digital and analog blocks including Structured Datapath units, clock network architecture and distribution, high-speed and low-speed IOs (DDR2, GPIOs, USB HSIC...). Expert in most design tools and methodologies used at each level of the design including circuit, layout, RTL, FC integration, signal integrity, power delivery and post-silicon debug. Senior Component/Circuit Design Engineer and IP lead for various SoC interfaces. Design projects include high-end server processors, high-end storage SoCs, low-power IA processors and low-power/high-performance IA SoCs for mobile applications. Developed various IPs on 90nm, 32nm, 22nm and 14nm processes and led their integration in mobile SoCs. Managed and coordinated synthesis, APR and timing effort as well as IP-level integration of analog and digital front end blocks. \n \nExperience includes the design and implementation of digital and analog blocks including Structured Datapath units, clock network architecture and distribution, high-speed and low-speed IOs (DDR2, GPIOs, USB HSIC...). Expert in most design tools and methodologies used at each level of the design including circuit, layout, RTL, FC integration, signal integrity, power delivery and post-silicon debug. Senior Component/Circuit Design Engineer and IP lead for various SoC interfaces. Design projects include high-end server processors, high-end storage SoCs, low-power IA processors and low-power/high-performance IA SoCs for mobile applications. Developed various IPs on 90nm, 32nm, 22nm and 14nm processes and led their integration in mobile SoCs. Managed and coordinated synthesis, APR and timing effort as well as IP-level integration of analog and digital front end blocks. \n \nExperience includes the design and implementation of digital and analog blocks including Structured Datapath units, clock network architecture and distribution, high-speed and low-speed IOs (DDR2, GPIOs, USB HSIC...). Expert in most design tools and methodologies used at each level of the design including circuit, layout, RTL, FC integration, signal integrity, power delivery and post-silicon debug. Experience Senior Circuit Design Engineer and IP lead Intel Corporation June 2000  \u2013 Present (15 years 3 months) Phoenix, Arizona Area Digital and Analog circuit designer at Intel Corporation with focus on IOs and clock architecture and distribution. IP lead and architect for several interfaces such as DDR, USB HSIC and GPIOs. Defined the architecture and implemented the entire design of SoC IPs, including but not limited to: \n1. Custom digital CPU unit blocks (DataPath blocks, Register Files...) \n2. DDR2 533MHz SDRAM interface on 90nm process \n3. Medium and high voltage GPIO interfaces including I2C, I2S, PTI, ULPI, SDIO, JTAG, HDMI, MSIC on 32nm process \n4. eMMC 4.41 IO interface on 32nm process \n5. Spread Spectrum clock generator for HFPLL on 22nm process \n6. CPU clock distribution \n7. USB HSIC PHY on 22nm and 14nm processes \nExpert in the entire design cycle including transistor level design, layout floorplanning and extraction, top level integration, circuit simulations, RTL validation, logic verification, static and AC timing analysis, statistical analysis, signal integrity analysis, reliability verification, electrical validation and post silicon debug. Familiar with analog simulation tools, Primetime, reliability tools (ERC, RV, Aging...) and Perl scripting. Assistant Professor Western International University February 2008  \u2013 Present (7 years 7 months) Phoenix, Arizona Area Main areas of teaching include Basic Math, Algebra and Elementary Statistics. Electrical Engineer Central Nuclear Vandellos June 1997  \u2013  September 1997  (4 months) Tarragona, Spain Tested and verified the reliability and proper functionality of circuit breakers, logic analyzers and various measurement and testing devices at the nuclear power plant of Vandellos, Spain. Senior Circuit Design Engineer and IP lead Intel Corporation June 2000  \u2013 Present (15 years 3 months) Phoenix, Arizona Area Digital and Analog circuit designer at Intel Corporation with focus on IOs and clock architecture and distribution. IP lead and architect for several interfaces such as DDR, USB HSIC and GPIOs. Defined the architecture and implemented the entire design of SoC IPs, including but not limited to: \n1. Custom digital CPU unit blocks (DataPath blocks, Register Files...) \n2. DDR2 533MHz SDRAM interface on 90nm process \n3. Medium and high voltage GPIO interfaces including I2C, I2S, PTI, ULPI, SDIO, JTAG, HDMI, MSIC on 32nm process \n4. eMMC 4.41 IO interface on 32nm process \n5. Spread Spectrum clock generator for HFPLL on 22nm process \n6. CPU clock distribution \n7. USB HSIC PHY on 22nm and 14nm processes \nExpert in the entire design cycle including transistor level design, layout floorplanning and extraction, top level integration, circuit simulations, RTL validation, logic verification, static and AC timing analysis, statistical analysis, signal integrity analysis, reliability verification, electrical validation and post silicon debug. Familiar with analog simulation tools, Primetime, reliability tools (ERC, RV, Aging...) and Perl scripting. Senior Circuit Design Engineer and IP lead Intel Corporation June 2000  \u2013 Present (15 years 3 months) Phoenix, Arizona Area Digital and Analog circuit designer at Intel Corporation with focus on IOs and clock architecture and distribution. IP lead and architect for several interfaces such as DDR, USB HSIC and GPIOs. Defined the architecture and implemented the entire design of SoC IPs, including but not limited to: \n1. Custom digital CPU unit blocks (DataPath blocks, Register Files...) \n2. DDR2 533MHz SDRAM interface on 90nm process \n3. Medium and high voltage GPIO interfaces including I2C, I2S, PTI, ULPI, SDIO, JTAG, HDMI, MSIC on 32nm process \n4. eMMC 4.41 IO interface on 32nm process \n5. Spread Spectrum clock generator for HFPLL on 22nm process \n6. CPU clock distribution \n7. USB HSIC PHY on 22nm and 14nm processes \nExpert in the entire design cycle including transistor level design, layout floorplanning and extraction, top level integration, circuit simulations, RTL validation, logic verification, static and AC timing analysis, statistical analysis, signal integrity analysis, reliability verification, electrical validation and post silicon debug. Familiar with analog simulation tools, Primetime, reliability tools (ERC, RV, Aging...) and Perl scripting. Assistant Professor Western International University February 2008  \u2013 Present (7 years 7 months) Phoenix, Arizona Area Main areas of teaching include Basic Math, Algebra and Elementary Statistics. Assistant Professor Western International University February 2008  \u2013 Present (7 years 7 months) Phoenix, Arizona Area Main areas of teaching include Basic Math, Algebra and Elementary Statistics. Electrical Engineer Central Nuclear Vandellos June 1997  \u2013  September 1997  (4 months) Tarragona, Spain Tested and verified the reliability and proper functionality of circuit breakers, logic analyzers and various measurement and testing devices at the nuclear power plant of Vandellos, Spain. Electrical Engineer Central Nuclear Vandellos June 1997  \u2013  September 1997  (4 months) Tarragona, Spain Tested and verified the reliability and proper functionality of circuit breakers, logic analyzers and various measurement and testing devices at the nuclear power plant of Vandellos, Spain. Languages English Native or bilingual proficiency Arabic Native or bilingual proficiency French Native or bilingual proficiency English Native or bilingual proficiency Arabic Native or bilingual proficiency French Native or bilingual proficiency English Native or bilingual proficiency Arabic Native or bilingual proficiency French Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Skills SoC Debugging Functional Verification Mixed Signal Product Management CMOS Low-power Design Verilog Static Timing Analysis Circuit Design Simulations Analog VLSI USB Processors RTL Design See 1+ \u00a0 \u00a0 See less Skills  SoC Debugging Functional Verification Mixed Signal Product Management CMOS Low-power Design Verilog Static Timing Analysis Circuit Design Simulations Analog VLSI USB Processors RTL Design See 1+ \u00a0 \u00a0 See less SoC Debugging Functional Verification Mixed Signal Product Management CMOS Low-power Design Verilog Static Timing Analysis Circuit Design Simulations Analog VLSI USB Processors RTL Design See 1+ \u00a0 \u00a0 See less SoC Debugging Functional Verification Mixed Signal Product Management CMOS Low-power Design Verilog Static Timing Analysis Circuit Design Simulations Analog VLSI USB Processors RTL Design See 1+ \u00a0 \u00a0 See less Education University of North Carolina at Charlotte MS Electrical Engineering,  Electrical/Computer Engineering 1998  \u2013 2000 GPA: 4.0 American University of Beirut Bachelor in Electrical Engineering,  Electrical Engineering 1994  \u2013 1998 Graduated with honors; placed on Dean's honor list in 6 semesters. Elected twice to represent Engineering students in various faculty committees. Recipient of Penrose award, Charli Korban award and distinguished graduate award in recognition of academic achievement and contribution to students' goals and interests. Activities and Societies:\u00a0 Student Representative Committee. Lycee Abdel Kader High School University of North Carolina at Charlotte MS Electrical Engineering,  Electrical/Computer Engineering 1998  \u2013 2000 GPA: 4.0 University of North Carolina at Charlotte MS Electrical Engineering,  Electrical/Computer Engineering 1998  \u2013 2000 GPA: 4.0 University of North Carolina at Charlotte MS Electrical Engineering,  Electrical/Computer Engineering 1998  \u2013 2000 GPA: 4.0 American University of Beirut Bachelor in Electrical Engineering,  Electrical Engineering 1994  \u2013 1998 Graduated with honors; placed on Dean's honor list in 6 semesters. Elected twice to represent Engineering students in various faculty committees. Recipient of Penrose award, Charli Korban award and distinguished graduate award in recognition of academic achievement and contribution to students' goals and interests. Activities and Societies:\u00a0 Student Representative Committee. American University of Beirut Bachelor in Electrical Engineering,  Electrical Engineering 1994  \u2013 1998 Graduated with honors; placed on Dean's honor list in 6 semesters. Elected twice to represent Engineering students in various faculty committees. Recipient of Penrose award, Charli Korban award and distinguished graduate award in recognition of academic achievement and contribution to students' goals and interests. Activities and Societies:\u00a0 Student Representative Committee. American University of Beirut Bachelor in Electrical Engineering,  Electrical Engineering 1994  \u2013 1998 Graduated with honors; placed on Dean's honor list in 6 semesters. Elected twice to represent Engineering students in various faculty committees. Recipient of Penrose award, Charli Korban award and distinguished graduate award in recognition of academic achievement and contribution to students' goals and interests. Activities and Societies:\u00a0 Student Representative Committee. Lycee Abdel Kader High School Lycee Abdel Kader High School Lycee Abdel Kader High School ", "Experience Senior Circuit Design Engineer Intel Corporation January 2000  \u2013 Present (15 years 8 months) Senior Circuit Design Engineer Intel Corporation January 2000  \u2013 Present (15 years 8 months) Senior Circuit Design Engineer Intel Corporation January 2000  \u2013 Present (15 years 8 months) Education University of California, Davis BS,  Electrical Engineering 1995  \u2013 1999 University of California, Davis BS,  Electrical Engineering 1995  \u2013 1999 University of California, Davis BS,  Electrical Engineering 1995  \u2013 1999 University of California, Davis BS,  Electrical Engineering 1995  \u2013 1999 ", "Experience MTS IC Designer Altera January 2011  \u2013 Present (4 years 8 months) \u2022\tDesign analog and digital circuit for Cyclone 5, Arria5 and Arria10 FPGA products.using 28nm and 20nm TSMC CMOS process and some test chip silicon  \n\u2022\tLead 20nm AUX block to enable high speed transceivers \nInvolved in analog block design such as linear regulator, shunt regulator, bandgap & constant and tracking biasing circuit, unity-gain buffers, wide input common-mode comparator, Rx impedance, Rx & Tx calibration circuit and aux blocks  \n\u2022\tinvolved in digital block designs such as FSM for Rx & Tx calibration circuit. Senior Circuit Design Engineer Intel Corporation January 2005  \u2013  December 2007  (3 years) \u2022\tDesign analog and digital CMOS circuits for ICH8, ICH9, ICH10, PCH09 chipset projects using 65nm, 90nm, and 110nm Intel technology.  \n\u2022\tHave experience in designing USB2.0 circuits, such as Receiver/Transceiver, Compensation block, PLL embedded block and clock distribution, and oscillator circuit.  \n\u2022\tMain responsibility is designing analog circuit to meet design spec across process, voltage and temperature variation. \u2022\tImproving analog circuit performance and power consumption.  \n\u2022\tExperience in circuit validation to ensure no functional bug when analog front end circuits communicate with core logic.  \n\u2022\tInspect silicon electrical signals, results & test plans with electrical validation groups  \n\u2022\tInvolve in silicon debug activities to root-cause problem and provide solutions  \n\u2022\tWork closely with logic design engineer, layout engineer, power delivery engineer, validation engineer, design automation engineer. MTS IC Designer Altera January 2011  \u2013 Present (4 years 8 months) \u2022\tDesign analog and digital circuit for Cyclone 5, Arria5 and Arria10 FPGA products.using 28nm and 20nm TSMC CMOS process and some test chip silicon  \n\u2022\tLead 20nm AUX block to enable high speed transceivers \nInvolved in analog block design such as linear regulator, shunt regulator, bandgap & constant and tracking biasing circuit, unity-gain buffers, wide input common-mode comparator, Rx impedance, Rx & Tx calibration circuit and aux blocks  \n\u2022\tinvolved in digital block designs such as FSM for Rx & Tx calibration circuit. MTS IC Designer Altera January 2011  \u2013 Present (4 years 8 months) \u2022\tDesign analog and digital circuit for Cyclone 5, Arria5 and Arria10 FPGA products.using 28nm and 20nm TSMC CMOS process and some test chip silicon  \n\u2022\tLead 20nm AUX block to enable high speed transceivers \nInvolved in analog block design such as linear regulator, shunt regulator, bandgap & constant and tracking biasing circuit, unity-gain buffers, wide input common-mode comparator, Rx impedance, Rx & Tx calibration circuit and aux blocks  \n\u2022\tinvolved in digital block designs such as FSM for Rx & Tx calibration circuit. Senior Circuit Design Engineer Intel Corporation January 2005  \u2013  December 2007  (3 years) \u2022\tDesign analog and digital CMOS circuits for ICH8, ICH9, ICH10, PCH09 chipset projects using 65nm, 90nm, and 110nm Intel technology.  \n\u2022\tHave experience in designing USB2.0 circuits, such as Receiver/Transceiver, Compensation block, PLL embedded block and clock distribution, and oscillator circuit.  \n\u2022\tMain responsibility is designing analog circuit to meet design spec across process, voltage and temperature variation. \u2022\tImproving analog circuit performance and power consumption.  \n\u2022\tExperience in circuit validation to ensure no functional bug when analog front end circuits communicate with core logic.  \n\u2022\tInspect silicon electrical signals, results & test plans with electrical validation groups  \n\u2022\tInvolve in silicon debug activities to root-cause problem and provide solutions  \n\u2022\tWork closely with logic design engineer, layout engineer, power delivery engineer, validation engineer, design automation engineer. Senior Circuit Design Engineer Intel Corporation January 2005  \u2013  December 2007  (3 years) \u2022\tDesign analog and digital CMOS circuits for ICH8, ICH9, ICH10, PCH09 chipset projects using 65nm, 90nm, and 110nm Intel technology.  \n\u2022\tHave experience in designing USB2.0 circuits, such as Receiver/Transceiver, Compensation block, PLL embedded block and clock distribution, and oscillator circuit.  \n\u2022\tMain responsibility is designing analog circuit to meet design spec across process, voltage and temperature variation. \u2022\tImproving analog circuit performance and power consumption.  \n\u2022\tExperience in circuit validation to ensure no functional bug when analog front end circuits communicate with core logic.  \n\u2022\tInspect silicon electrical signals, results & test plans with electrical validation groups  \n\u2022\tInvolve in silicon debug activities to root-cause problem and provide solutions  \n\u2022\tWork closely with logic design engineer, layout engineer, power delivery engineer, validation engineer, design automation engineer. Skills Electronics Six Sigma Analog Circuit Design Mixed Signal Digital Circuit Design IC CMOS Analog Circuit Design Skills  Electronics Six Sigma Analog Circuit Design Mixed Signal Digital Circuit Design IC CMOS Analog Circuit Design Electronics Six Sigma Analog Circuit Design Mixed Signal Digital Circuit Design IC CMOS Analog Circuit Design Electronics Six Sigma Analog Circuit Design Mixed Signal Digital Circuit Design IC CMOS Analog Circuit Design Education Multimedia University Master's Degree,  MEngSc IC design 2002  \u2013 2004 University Technology Malaysia Bachelor's Degree,  BEng. (Hons.) Electrical Engineering 1998  \u2013 2002 Multimedia University Master's Degree,  MEngSc IC design 2002  \u2013 2004 Multimedia University Master's Degree,  MEngSc IC design 2002  \u2013 2004 Multimedia University Master's Degree,  MEngSc IC design 2002  \u2013 2004 University Technology Malaysia Bachelor's Degree,  BEng. (Hons.) Electrical Engineering 1998  \u2013 2002 University Technology Malaysia Bachelor's Degree,  BEng. (Hons.) Electrical Engineering 1998  \u2013 2002 University Technology Malaysia Bachelor's Degree,  BEng. (Hons.) Electrical Engineering 1998  \u2013 2002 ", "Experience Backend Design Engineer Marvell Israel Ltd. December 2012  \u2013  April 2014  (1 year 5 months) Israel Senior Circuit Design Engineer Intel Corporation October 1994  \u2013  December 2011  (17 years 3 months) Israel Technical expert of digital circuit design. \nMy experties includes all design stages starting from Arch. spec upto silicon debug (including Place & Route, STA, noise, low power design, clock network design) working on memories (RF, SSA), DP design. Backend Design Engineer Marvell Israel Ltd. December 2012  \u2013  April 2014  (1 year 5 months) Israel Backend Design Engineer Marvell Israel Ltd. December 2012  \u2013  April 2014  (1 year 5 months) Israel Senior Circuit Design Engineer Intel Corporation October 1994  \u2013  December 2011  (17 years 3 months) Israel Technical expert of digital circuit design. \nMy experties includes all design stages starting from Arch. spec upto silicon debug (including Place & Route, STA, noise, low power design, clock network design) working on memories (RF, SSA), DP design. Senior Circuit Design Engineer Intel Corporation October 1994  \u2013  December 2011  (17 years 3 months) Israel Technical expert of digital circuit design. \nMy experties includes all design stages starting from Arch. spec upto silicon debug (including Place & Route, STA, noise, low power design, clock network design) working on memories (RF, SSA), DP design. Languages English Native or bilingual proficiency Hebrew Native or bilingual proficiency English Native or bilingual proficiency Hebrew Native or bilingual proficiency English Native or bilingual proficiency Hebrew Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Skills Static Timing Analysis Low-power Design Circuit Design Processors Debugging Place & Route VLSI Microprocessors Logic Design Physical Design SystemVerilog ASIC Timing Closure Semiconductors SoC RTL design Signal Integrity DRC Analog Circuit Design Analog Verilog DFT uArch SSA Mixed Signal Analog Design Low Power Design chip design layout See 14+ \u00a0 \u00a0 See less Skills  Static Timing Analysis Low-power Design Circuit Design Processors Debugging Place & Route VLSI Microprocessors Logic Design Physical Design SystemVerilog ASIC Timing Closure Semiconductors SoC RTL design Signal Integrity DRC Analog Circuit Design Analog Verilog DFT uArch SSA Mixed Signal Analog Design Low Power Design chip design layout See 14+ \u00a0 \u00a0 See less Static Timing Analysis Low-power Design Circuit Design Processors Debugging Place & Route VLSI Microprocessors Logic Design Physical Design SystemVerilog ASIC Timing Closure Semiconductors SoC RTL design Signal Integrity DRC Analog Circuit Design Analog Verilog DFT uArch SSA Mixed Signal Analog Design Low Power Design chip design layout See 14+ \u00a0 \u00a0 See less Static Timing Analysis Low-power Design Circuit Design Processors Debugging Place & Route VLSI Microprocessors Logic Design Physical Design SystemVerilog ASIC Timing Closure Semiconductors SoC RTL design Signal Integrity DRC Analog Circuit Design Analog Verilog DFT uArch SSA Mixed Signal Analog Design Low Power Design chip design layout See 14+ \u00a0 \u00a0 See less Education Technion - Israel Institute of Technology Bsc,  Electricity 1990  \u2013 1995 Activities and Societies:\u00a0 My speciality are computer Technion - Israel Institute of Technology BA,  Physics 1990  \u2013 1995 Technion - Israel Institute of Technology Bsc,  Electricity 1990  \u2013 1995 Activities and Societies:\u00a0 My speciality are computer Technion - Israel Institute of Technology Bsc,  Electricity 1990  \u2013 1995 Activities and Societies:\u00a0 My speciality are computer Technion - Israel Institute of Technology Bsc,  Electricity 1990  \u2013 1995 Activities and Societies:\u00a0 My speciality are computer Technion - Israel Institute of Technology BA,  Physics 1990  \u2013 1995 Technion - Israel Institute of Technology BA,  Physics 1990  \u2013 1995 Technion - Israel Institute of Technology BA,  Physics 1990  \u2013 1995 ", "Experience Senior Circuit Design Engineer Intel Corporation January 2006  \u2013 Present (9 years 8 months) Artistic Director Rangamancha September 2010  \u2013 Present (5 years) Austin, Texas Area A Not for Profit theater group. Circuit Design Intern Intel Corporation January 2005  \u2013  December 2005  (1 year) Austin, Tx Intern, Business Development Automation and Drives Division Siemens Ltd January 2003  \u2013  June 2003  (6 months) Mumbai, India Intern, Business Development Automation and Drives Division Siemens Ltd July 2001  \u2013  December 2001  (6 months) Mumbai India Senior Circuit Design Engineer Intel Corporation January 2006  \u2013 Present (9 years 8 months) Senior Circuit Design Engineer Intel Corporation January 2006  \u2013 Present (9 years 8 months) Artistic Director Rangamancha September 2010  \u2013 Present (5 years) Austin, Texas Area A Not for Profit theater group. Artistic Director Rangamancha September 2010  \u2013 Present (5 years) Austin, Texas Area A Not for Profit theater group. Circuit Design Intern Intel Corporation January 2005  \u2013  December 2005  (1 year) Austin, Tx Circuit Design Intern Intel Corporation January 2005  \u2013  December 2005  (1 year) Austin, Tx Intern, Business Development Automation and Drives Division Siemens Ltd January 2003  \u2013  June 2003  (6 months) Mumbai, India Intern, Business Development Automation and Drives Division Siemens Ltd January 2003  \u2013  June 2003  (6 months) Mumbai, India Intern, Business Development Automation and Drives Division Siemens Ltd July 2001  \u2013  December 2001  (6 months) Mumbai India Intern, Business Development Automation and Drives Division Siemens Ltd July 2001  \u2013  December 2001  (6 months) Mumbai India Skills IC VLSI Processors Integrated Circuit... Verilog Semiconductors Circuit Design TCL SPICE Static Timing Analysis Logic Design Debugging Automation Low-power Design Perl Embedded Systems Microprocessors EDA Physical Design DFT ASIC See 6+ \u00a0 \u00a0 See less Skills  IC VLSI Processors Integrated Circuit... Verilog Semiconductors Circuit Design TCL SPICE Static Timing Analysis Logic Design Debugging Automation Low-power Design Perl Embedded Systems Microprocessors EDA Physical Design DFT ASIC See 6+ \u00a0 \u00a0 See less IC VLSI Processors Integrated Circuit... Verilog Semiconductors Circuit Design TCL SPICE Static Timing Analysis Logic Design Debugging Automation Low-power Design Perl Embedded Systems Microprocessors EDA Physical Design DFT ASIC See 6+ \u00a0 \u00a0 See less IC VLSI Processors Integrated Circuit... Verilog Semiconductors Circuit Design TCL SPICE Static Timing Analysis Logic Design Debugging Automation Low-power Design Perl Embedded Systems Microprocessors EDA Physical Design DFT ASIC See 6+ \u00a0 \u00a0 See less Education The University of Texas at Austin - Red McCombs School of Business Master of Business Administration (MBA) 2015  \u2013 2017 The University of Texas at Austin Master of Science,  Electrical and Computer Engineering 2003  \u2013 2005 Government College of Engineering Pune, India Bachelor of Engineering,  Electrical Engineering 1999  \u2013 2003 The University of Texas at Austin - Red McCombs School of Business Master of Business Administration (MBA) 2015  \u2013 2017 The University of Texas at Austin - Red McCombs School of Business Master of Business Administration (MBA) 2015  \u2013 2017 The University of Texas at Austin - Red McCombs School of Business Master of Business Administration (MBA) 2015  \u2013 2017 The University of Texas at Austin Master of Science,  Electrical and Computer Engineering 2003  \u2013 2005 The University of Texas at Austin Master of Science,  Electrical and Computer Engineering 2003  \u2013 2005 The University of Texas at Austin Master of Science,  Electrical and Computer Engineering 2003  \u2013 2005 Government College of Engineering Pune, India Bachelor of Engineering,  Electrical Engineering 1999  \u2013 2003 Government College of Engineering Pune, India Bachelor of Engineering,  Electrical Engineering 1999  \u2013 2003 Government College of Engineering Pune, India Bachelor of Engineering,  Electrical Engineering 1999  \u2013 2003 ", "Summary My passion to help improve people's living standards using computer technology led me to participate in research, design, development and implementation of Intel's leading edge single and many-core microprocessors in addition to several integrated circuits I designed and tested as a student researcher at Stanford University and as a co-op design engineer at Toshiba. I have done the design and physical implementation of several integrated circuit styles ranging from mixed-signal to custom and ASIC digital IPs including complex small signal cache arrays which gave me extensive experience and in-depth understanding of bringing a complicated VLSI system from an RTL code to production quality physical layout. \n \nI am proficient in numerous CAD tools ranging from static timing analysis tools like Tango and Primetime to layout implementation tools like Genesys and ICC. I have worked with many teams over the course of my career, as a supervisor, mentor or an individual contributor, and always been regarded as a great team player and leader with strong work ethics and high integrity. \n \nI am eager to leverage my expertise and keep learning more about new CAD tools and design methodologies to make a broader contribution to the next state-of-the-art SoC! \n \nKey Strengths: \n\u2022 Digital Circuit Design \u2022 Mixed-Signal IC Design\t\u2022 SRAM Memory Arrays \u2022 Logic Design\t \n\u2022 Logic Synthesis \u2022 RTL Design \u2022 RTL Coding \u2022 Synopsys Design Compiler \u2022 Static Timing Analysis \n\u2022 Synopsys IC Compiler \u2022 Synopsys Primetime \u2022 Place & Route \u2022 SoC \u2022 VLSI \u2022 IC \n\u2022 Register Files\t\u2022 Error Correction Code \u2022 Conformal LEC \u2022 Low-Power Design \n\u2022 ERC \u2022 Noise Analysis \u2022 Duet \u2022 Reliability Verification (RV) \u2022 Genesys \n\u2022 System Verilog \u2022 Perl \u2022 Verdi \u2022 Opus \u2022 Presto \u2022 Visio \u2022 PowerPoint  \n \n Summary My passion to help improve people's living standards using computer technology led me to participate in research, design, development and implementation of Intel's leading edge single and many-core microprocessors in addition to several integrated circuits I designed and tested as a student researcher at Stanford University and as a co-op design engineer at Toshiba. I have done the design and physical implementation of several integrated circuit styles ranging from mixed-signal to custom and ASIC digital IPs including complex small signal cache arrays which gave me extensive experience and in-depth understanding of bringing a complicated VLSI system from an RTL code to production quality physical layout. \n \nI am proficient in numerous CAD tools ranging from static timing analysis tools like Tango and Primetime to layout implementation tools like Genesys and ICC. I have worked with many teams over the course of my career, as a supervisor, mentor or an individual contributor, and always been regarded as a great team player and leader with strong work ethics and high integrity. \n \nI am eager to leverage my expertise and keep learning more about new CAD tools and design methodologies to make a broader contribution to the next state-of-the-art SoC! \n \nKey Strengths: \n\u2022 Digital Circuit Design \u2022 Mixed-Signal IC Design\t\u2022 SRAM Memory Arrays \u2022 Logic Design\t \n\u2022 Logic Synthesis \u2022 RTL Design \u2022 RTL Coding \u2022 Synopsys Design Compiler \u2022 Static Timing Analysis \n\u2022 Synopsys IC Compiler \u2022 Synopsys Primetime \u2022 Place & Route \u2022 SoC \u2022 VLSI \u2022 IC \n\u2022 Register Files\t\u2022 Error Correction Code \u2022 Conformal LEC \u2022 Low-Power Design \n\u2022 ERC \u2022 Noise Analysis \u2022 Duet \u2022 Reliability Verification (RV) \u2022 Genesys \n\u2022 System Verilog \u2022 Perl \u2022 Verdi \u2022 Opus \u2022 Presto \u2022 Visio \u2022 PowerPoint  \n \n My passion to help improve people's living standards using computer technology led me to participate in research, design, development and implementation of Intel's leading edge single and many-core microprocessors in addition to several integrated circuits I designed and tested as a student researcher at Stanford University and as a co-op design engineer at Toshiba. I have done the design and physical implementation of several integrated circuit styles ranging from mixed-signal to custom and ASIC digital IPs including complex small signal cache arrays which gave me extensive experience and in-depth understanding of bringing a complicated VLSI system from an RTL code to production quality physical layout. \n \nI am proficient in numerous CAD tools ranging from static timing analysis tools like Tango and Primetime to layout implementation tools like Genesys and ICC. I have worked with many teams over the course of my career, as a supervisor, mentor or an individual contributor, and always been regarded as a great team player and leader with strong work ethics and high integrity. \n \nI am eager to leverage my expertise and keep learning more about new CAD tools and design methodologies to make a broader contribution to the next state-of-the-art SoC! \n \nKey Strengths: \n\u2022 Digital Circuit Design \u2022 Mixed-Signal IC Design\t\u2022 SRAM Memory Arrays \u2022 Logic Design\t \n\u2022 Logic Synthesis \u2022 RTL Design \u2022 RTL Coding \u2022 Synopsys Design Compiler \u2022 Static Timing Analysis \n\u2022 Synopsys IC Compiler \u2022 Synopsys Primetime \u2022 Place & Route \u2022 SoC \u2022 VLSI \u2022 IC \n\u2022 Register Files\t\u2022 Error Correction Code \u2022 Conformal LEC \u2022 Low-Power Design \n\u2022 ERC \u2022 Noise Analysis \u2022 Duet \u2022 Reliability Verification (RV) \u2022 Genesys \n\u2022 System Verilog \u2022 Perl \u2022 Verdi \u2022 Opus \u2022 Presto \u2022 Visio \u2022 PowerPoint  \n \n My passion to help improve people's living standards using computer technology led me to participate in research, design, development and implementation of Intel's leading edge single and many-core microprocessors in addition to several integrated circuits I designed and tested as a student researcher at Stanford University and as a co-op design engineer at Toshiba. I have done the design and physical implementation of several integrated circuit styles ranging from mixed-signal to custom and ASIC digital IPs including complex small signal cache arrays which gave me extensive experience and in-depth understanding of bringing a complicated VLSI system from an RTL code to production quality physical layout. \n \nI am proficient in numerous CAD tools ranging from static timing analysis tools like Tango and Primetime to layout implementation tools like Genesys and ICC. I have worked with many teams over the course of my career, as a supervisor, mentor or an individual contributor, and always been regarded as a great team player and leader with strong work ethics and high integrity. \n \nI am eager to leverage my expertise and keep learning more about new CAD tools and design methodologies to make a broader contribution to the next state-of-the-art SoC! \n \nKey Strengths: \n\u2022 Digital Circuit Design \u2022 Mixed-Signal IC Design\t\u2022 SRAM Memory Arrays \u2022 Logic Design\t \n\u2022 Logic Synthesis \u2022 RTL Design \u2022 RTL Coding \u2022 Synopsys Design Compiler \u2022 Static Timing Analysis \n\u2022 Synopsys IC Compiler \u2022 Synopsys Primetime \u2022 Place & Route \u2022 SoC \u2022 VLSI \u2022 IC \n\u2022 Register Files\t\u2022 Error Correction Code \u2022 Conformal LEC \u2022 Low-Power Design \n\u2022 ERC \u2022 Noise Analysis \u2022 Duet \u2022 Reliability Verification (RV) \u2022 Genesys \n\u2022 System Verilog \u2022 Perl \u2022 Verdi \u2022 Opus \u2022 Presto \u2022 Visio \u2022 PowerPoint  \n \n Experience Senior Circuit Design Engineer Intel Corporation June 2012  \u2013 Present (3 years 3 months) Santa Clara, CA \u2022 Received department level award for developing tools and methodologies that enabled timing and layout checks on analog signals in DDR4 IO within logic synthesis tools such as ICC and Primetime and leading a team of engineers for faster design convergence utilizing these tools and methodologies.  \n\u2022 Completed training in Intel\u2019s ASIC design tools and received team level award for running logic, layout and reliability verification tasks for the synthesized logic of DDR4 which helped pull in tape-in date. \n\u2022 Designed mixed-signal custom structures like clock divider and equalizer starting with coding the RTL all the way to production quality. \n\u2022 Helped DDR4 silicon debug team root-cause silicon failures by running HSpice simulations on parts of synthesized logic and guided design engineers to implement fixes using logic synthesis tools. \n\u2022 Created the floor plan for core processor\u2019s L2 Cache including detailed wire-planning. Minimized its dimensions with careful memory array and data-path logic selection and placement to maximize number of cores in the final product. \n\u2022 Received department level award for creating a 2-Read/1-Write large signal register-cell array (RF) library and leading a team to utilize it in several memory arrays across full-chip which helped area savings of 5mm2 in the final chip. Completed logic, timing, noise, reliability verification and supervised layout implementation of several RFs for L1 Cache along with its custom data-path logic.  \n\u2022 Received team level award for improving the high-density 2-track RF library he created for a previous project for optimum speed and reliability in the new process technology while reducing area of each array by 15%. \n\u2022 Completed logic, timing, noise, reliability verification and supervised layout implementation of L2 Cache\u2019s largest 6-T SRAM cell arrays (SSAs) and their custom protection logic (ECC, Redundancy, Parity, etc.) along with several custom RFs and SSAs of processor\u2019s power management unit (PCU).  Senior Circuit Design Engineer Intel Corporation September 2009  \u2013  June 2012  (2 years 10 months) Santa Clara, CA Project: Knights Corner (Xeon Phi) \n\u2022 Special focus on design, tools and methodology for small-signal SRAM arrays (SSAs) and ECCs. \n\u2022 Received department level award for creating Intel\u2019s first custom 10-bit SECDED ECC for L2 Cache SSAs starting with its RTL coding all the way to final layout and tape-in. Final custom layout proved to be 40% smaller in area compared to a synthesized layout. \n\u2022 Received team level award and a promotion to next grade level for creating the floor plan and detailed wire-planning for core processor\u2019s L2 Cache and minimizing its dimensions with careful array and datapath logic placement to maximize number of cores in the final product. \n\u2022 Designed and completed logic, timing, noise, reliability verification and supervised layout implementation of L2 Cache\u2019s SSAs and its ECC logic along with several custom RFs of the core in addition to SSAs and their ECCs for Texture Sampler Unit. Utilized 2-track RF libraries his team created for the previous project to construct these custom RFs where area, timing and reliability were critical which makes SSA implementation impractical.  \n Circuit Design Engineer Intel Corporation July 2007  \u2013  September 2009  (2 years 3 months) Santa Clara, CA Project: Larrabee/Knights Ferry (GPU) \n\u2022 Specialized in high-density 1Read/1Write 2-track (vs. 4-track) RF and led the team of design engineers and mask designers to create a brand new library of decoders and slices for such arrays saving 40% area compared to regular RFs.  \n\u2022 Completed logic, timing, noise, reliability verification and supervised layout implementation of several custom RFs utilizing the 2-track cell library, whose production quality area beat the estimations by 15%, in addition to a custom 64-bit floating-point dynamic-CMOS multiplier for GPU\u2019s core processor and digital parts of several mixed-signal FUBs inside GPU\u2019s GDDR5 IO.  \n\u2022 Trained analog design engineers in tools and methodologies of digital circuit design to help pull-in GDDR5's tape-in schedule. \n\u2022 Received department level award for bringing a semi-custom, semi-synthesized IP to production quality in 3 months, half the projected completion time.  Circuit Design Engineer Intel Corporation July 1999  \u2013  July 2007  (8 years 1 month) Santa Clara, CA Projects: Pentium III & IV (Mobile and Desktop) \n\u2022 Specialized in dynamic logic circuit techniques, co-led the focus group which developed rule-sets for performance and reliability of such structures, introduced Set-Dominant Latches for smaller, faster, lower-clock-load circuits.  \n\u2022 Received a department level award for designing and completing logic, timing, noise, reliability verification and supervising layout implementation of custom high-speed, low-power data-path logic circuits, such as adders and comparators, including Intel\u2019s first low-power high-performance 72-bit Quaternary-Tree Adder starting with writing its RTL code. Published a paper in DTTC about this adder.  \n\u2022 Received another department level award and a promotion to next grade level to become a First-Line Manager of a medium sized tea after helping Pentium IV silicon debug efforts by mentoring a team of 7 design engineers and 9 mask designers on adder methodology, custom IP layout and timing solutions. The team fixed all silicon speed-paths in only 4 weeks. \n\u2022 Developed methodologies for Electrical Rule Checker (ERC) and Logical Equivalence Checker (LEC) tools, trained other engineers for these and ran audits for these tools across full-chip.  \n\u2022 Wrote scripts to insert low-leakage devices for power savings where timing was not critical which led to 25% power savings in his IPs.  \n\u2022 Led another focus group to develop Multiple-Input-Switching tool and methodology which helped significantly reduce silicon speed-path escapes. Circuit Design Engineer Toshiba June 1998  \u2013  September 1998  (4 months) Milpitas, CA \u2022 Studied and simulated Toshiba\u2019s ADC8B Half-Flash Analog-to-Digital Converter that had been implemented in 0.35um triple-metal single-poly TC220C technology for video applications. \n\u2022 Enhanced the performance of the fully differential chopper comparator, followed by a regenerative latch, to 50Msamples/second and the resolution to 10 bits by employing input series offset cancellation. \n\u2022 Refined the overall design for Toshiba\u2019s 0.25um triple-metal single-poly TC240 technology and verified the performance for the worst-case process corner for the final layout. Senior Circuit Design Engineer Intel Corporation June 2012  \u2013 Present (3 years 3 months) Santa Clara, CA \u2022 Received department level award for developing tools and methodologies that enabled timing and layout checks on analog signals in DDR4 IO within logic synthesis tools such as ICC and Primetime and leading a team of engineers for faster design convergence utilizing these tools and methodologies.  \n\u2022 Completed training in Intel\u2019s ASIC design tools and received team level award for running logic, layout and reliability verification tasks for the synthesized logic of DDR4 which helped pull in tape-in date. \n\u2022 Designed mixed-signal custom structures like clock divider and equalizer starting with coding the RTL all the way to production quality. \n\u2022 Helped DDR4 silicon debug team root-cause silicon failures by running HSpice simulations on parts of synthesized logic and guided design engineers to implement fixes using logic synthesis tools. \n\u2022 Created the floor plan for core processor\u2019s L2 Cache including detailed wire-planning. Minimized its dimensions with careful memory array and data-path logic selection and placement to maximize number of cores in the final product. \n\u2022 Received department level award for creating a 2-Read/1-Write large signal register-cell array (RF) library and leading a team to utilize it in several memory arrays across full-chip which helped area savings of 5mm2 in the final chip. Completed logic, timing, noise, reliability verification and supervised layout implementation of several RFs for L1 Cache along with its custom data-path logic.  \n\u2022 Received team level award for improving the high-density 2-track RF library he created for a previous project for optimum speed and reliability in the new process technology while reducing area of each array by 15%. \n\u2022 Completed logic, timing, noise, reliability verification and supervised layout implementation of L2 Cache\u2019s largest 6-T SRAM cell arrays (SSAs) and their custom protection logic (ECC, Redundancy, Parity, etc.) along with several custom RFs and SSAs of processor\u2019s power management unit (PCU).  Senior Circuit Design Engineer Intel Corporation June 2012  \u2013 Present (3 years 3 months) Santa Clara, CA \u2022 Received department level award for developing tools and methodologies that enabled timing and layout checks on analog signals in DDR4 IO within logic synthesis tools such as ICC and Primetime and leading a team of engineers for faster design convergence utilizing these tools and methodologies.  \n\u2022 Completed training in Intel\u2019s ASIC design tools and received team level award for running logic, layout and reliability verification tasks for the synthesized logic of DDR4 which helped pull in tape-in date. \n\u2022 Designed mixed-signal custom structures like clock divider and equalizer starting with coding the RTL all the way to production quality. \n\u2022 Helped DDR4 silicon debug team root-cause silicon failures by running HSpice simulations on parts of synthesized logic and guided design engineers to implement fixes using logic synthesis tools. \n\u2022 Created the floor plan for core processor\u2019s L2 Cache including detailed wire-planning. Minimized its dimensions with careful memory array and data-path logic selection and placement to maximize number of cores in the final product. \n\u2022 Received department level award for creating a 2-Read/1-Write large signal register-cell array (RF) library and leading a team to utilize it in several memory arrays across full-chip which helped area savings of 5mm2 in the final chip. Completed logic, timing, noise, reliability verification and supervised layout implementation of several RFs for L1 Cache along with its custom data-path logic.  \n\u2022 Received team level award for improving the high-density 2-track RF library he created for a previous project for optimum speed and reliability in the new process technology while reducing area of each array by 15%. \n\u2022 Completed logic, timing, noise, reliability verification and supervised layout implementation of L2 Cache\u2019s largest 6-T SRAM cell arrays (SSAs) and their custom protection logic (ECC, Redundancy, Parity, etc.) along with several custom RFs and SSAs of processor\u2019s power management unit (PCU).  Senior Circuit Design Engineer Intel Corporation September 2009  \u2013  June 2012  (2 years 10 months) Santa Clara, CA Project: Knights Corner (Xeon Phi) \n\u2022 Special focus on design, tools and methodology for small-signal SRAM arrays (SSAs) and ECCs. \n\u2022 Received department level award for creating Intel\u2019s first custom 10-bit SECDED ECC for L2 Cache SSAs starting with its RTL coding all the way to final layout and tape-in. Final custom layout proved to be 40% smaller in area compared to a synthesized layout. \n\u2022 Received team level award and a promotion to next grade level for creating the floor plan and detailed wire-planning for core processor\u2019s L2 Cache and minimizing its dimensions with careful array and datapath logic placement to maximize number of cores in the final product. \n\u2022 Designed and completed logic, timing, noise, reliability verification and supervised layout implementation of L2 Cache\u2019s SSAs and its ECC logic along with several custom RFs of the core in addition to SSAs and their ECCs for Texture Sampler Unit. Utilized 2-track RF libraries his team created for the previous project to construct these custom RFs where area, timing and reliability were critical which makes SSA implementation impractical.  \n Senior Circuit Design Engineer Intel Corporation September 2009  \u2013  June 2012  (2 years 10 months) Santa Clara, CA Project: Knights Corner (Xeon Phi) \n\u2022 Special focus on design, tools and methodology for small-signal SRAM arrays (SSAs) and ECCs. \n\u2022 Received department level award for creating Intel\u2019s first custom 10-bit SECDED ECC for L2 Cache SSAs starting with its RTL coding all the way to final layout and tape-in. Final custom layout proved to be 40% smaller in area compared to a synthesized layout. \n\u2022 Received team level award and a promotion to next grade level for creating the floor plan and detailed wire-planning for core processor\u2019s L2 Cache and minimizing its dimensions with careful array and datapath logic placement to maximize number of cores in the final product. \n\u2022 Designed and completed logic, timing, noise, reliability verification and supervised layout implementation of L2 Cache\u2019s SSAs and its ECC logic along with several custom RFs of the core in addition to SSAs and their ECCs for Texture Sampler Unit. Utilized 2-track RF libraries his team created for the previous project to construct these custom RFs where area, timing and reliability were critical which makes SSA implementation impractical.  \n Circuit Design Engineer Intel Corporation July 2007  \u2013  September 2009  (2 years 3 months) Santa Clara, CA Project: Larrabee/Knights Ferry (GPU) \n\u2022 Specialized in high-density 1Read/1Write 2-track (vs. 4-track) RF and led the team of design engineers and mask designers to create a brand new library of decoders and slices for such arrays saving 40% area compared to regular RFs.  \n\u2022 Completed logic, timing, noise, reliability verification and supervised layout implementation of several custom RFs utilizing the 2-track cell library, whose production quality area beat the estimations by 15%, in addition to a custom 64-bit floating-point dynamic-CMOS multiplier for GPU\u2019s core processor and digital parts of several mixed-signal FUBs inside GPU\u2019s GDDR5 IO.  \n\u2022 Trained analog design engineers in tools and methodologies of digital circuit design to help pull-in GDDR5's tape-in schedule. \n\u2022 Received department level award for bringing a semi-custom, semi-synthesized IP to production quality in 3 months, half the projected completion time.  Circuit Design Engineer Intel Corporation July 2007  \u2013  September 2009  (2 years 3 months) Santa Clara, CA Project: Larrabee/Knights Ferry (GPU) \n\u2022 Specialized in high-density 1Read/1Write 2-track (vs. 4-track) RF and led the team of design engineers and mask designers to create a brand new library of decoders and slices for such arrays saving 40% area compared to regular RFs.  \n\u2022 Completed logic, timing, noise, reliability verification and supervised layout implementation of several custom RFs utilizing the 2-track cell library, whose production quality area beat the estimations by 15%, in addition to a custom 64-bit floating-point dynamic-CMOS multiplier for GPU\u2019s core processor and digital parts of several mixed-signal FUBs inside GPU\u2019s GDDR5 IO.  \n\u2022 Trained analog design engineers in tools and methodologies of digital circuit design to help pull-in GDDR5's tape-in schedule. \n\u2022 Received department level award for bringing a semi-custom, semi-synthesized IP to production quality in 3 months, half the projected completion time.  Circuit Design Engineer Intel Corporation July 1999  \u2013  July 2007  (8 years 1 month) Santa Clara, CA Projects: Pentium III & IV (Mobile and Desktop) \n\u2022 Specialized in dynamic logic circuit techniques, co-led the focus group which developed rule-sets for performance and reliability of such structures, introduced Set-Dominant Latches for smaller, faster, lower-clock-load circuits.  \n\u2022 Received a department level award for designing and completing logic, timing, noise, reliability verification and supervising layout implementation of custom high-speed, low-power data-path logic circuits, such as adders and comparators, including Intel\u2019s first low-power high-performance 72-bit Quaternary-Tree Adder starting with writing its RTL code. Published a paper in DTTC about this adder.  \n\u2022 Received another department level award and a promotion to next grade level to become a First-Line Manager of a medium sized tea after helping Pentium IV silicon debug efforts by mentoring a team of 7 design engineers and 9 mask designers on adder methodology, custom IP layout and timing solutions. The team fixed all silicon speed-paths in only 4 weeks. \n\u2022 Developed methodologies for Electrical Rule Checker (ERC) and Logical Equivalence Checker (LEC) tools, trained other engineers for these and ran audits for these tools across full-chip.  \n\u2022 Wrote scripts to insert low-leakage devices for power savings where timing was not critical which led to 25% power savings in his IPs.  \n\u2022 Led another focus group to develop Multiple-Input-Switching tool and methodology which helped significantly reduce silicon speed-path escapes. Circuit Design Engineer Intel Corporation July 1999  \u2013  July 2007  (8 years 1 month) Santa Clara, CA Projects: Pentium III & IV (Mobile and Desktop) \n\u2022 Specialized in dynamic logic circuit techniques, co-led the focus group which developed rule-sets for performance and reliability of such structures, introduced Set-Dominant Latches for smaller, faster, lower-clock-load circuits.  \n\u2022 Received a department level award for designing and completing logic, timing, noise, reliability verification and supervising layout implementation of custom high-speed, low-power data-path logic circuits, such as adders and comparators, including Intel\u2019s first low-power high-performance 72-bit Quaternary-Tree Adder starting with writing its RTL code. Published a paper in DTTC about this adder.  \n\u2022 Received another department level award and a promotion to next grade level to become a First-Line Manager of a medium sized tea after helping Pentium IV silicon debug efforts by mentoring a team of 7 design engineers and 9 mask designers on adder methodology, custom IP layout and timing solutions. The team fixed all silicon speed-paths in only 4 weeks. \n\u2022 Developed methodologies for Electrical Rule Checker (ERC) and Logical Equivalence Checker (LEC) tools, trained other engineers for these and ran audits for these tools across full-chip.  \n\u2022 Wrote scripts to insert low-leakage devices for power savings where timing was not critical which led to 25% power savings in his IPs.  \n\u2022 Led another focus group to develop Multiple-Input-Switching tool and methodology which helped significantly reduce silicon speed-path escapes. Circuit Design Engineer Toshiba June 1998  \u2013  September 1998  (4 months) Milpitas, CA \u2022 Studied and simulated Toshiba\u2019s ADC8B Half-Flash Analog-to-Digital Converter that had been implemented in 0.35um triple-metal single-poly TC220C technology for video applications. \n\u2022 Enhanced the performance of the fully differential chopper comparator, followed by a regenerative latch, to 50Msamples/second and the resolution to 10 bits by employing input series offset cancellation. \n\u2022 Refined the overall design for Toshiba\u2019s 0.25um triple-metal single-poly TC240 technology and verified the performance for the worst-case process corner for the final layout. Circuit Design Engineer Toshiba June 1998  \u2013  September 1998  (4 months) Milpitas, CA \u2022 Studied and simulated Toshiba\u2019s ADC8B Half-Flash Analog-to-Digital Converter that had been implemented in 0.35um triple-metal single-poly TC220C technology for video applications. \n\u2022 Enhanced the performance of the fully differential chopper comparator, followed by a regenerative latch, to 50Msamples/second and the resolution to 10 bits by employing input series offset cancellation. \n\u2022 Refined the overall design for Toshiba\u2019s 0.25um triple-metal single-poly TC240 technology and verified the performance for the worst-case process corner for the final layout. Languages English Full professional proficiency Turkish Full professional proficiency Persian Elementary proficiency English Full professional proficiency Turkish Full professional proficiency Persian Elementary proficiency English Full professional proficiency Turkish Full professional proficiency Persian Elementary proficiency Full professional proficiency Full professional proficiency Elementary proficiency Skills Logic Design Logic Synthesis Integrated Circuit... Mixed-Signal IC Design RTL Design RTL Coding RTL Synthesis Presto SPICE Static Timing Analysis ASIC Synopsys Primetime Synopsys IC Compiler Synopsys Design Compiler TCL Low-power Design Small and Large Signal... Error Correction Verdi Place & Route Conformal LEC System Verilog ERC Tango Noise Analysis Duet Reliability... Genesys Cadence OPUS Perl Visio PowerPoint SoC IC VLSI Mixed Signal Circuit Design Semiconductors Microprocessors Simulations See 26+ \u00a0 \u00a0 See less Skills  Logic Design Logic Synthesis Integrated Circuit... Mixed-Signal IC Design RTL Design RTL Coding RTL Synthesis Presto SPICE Static Timing Analysis ASIC Synopsys Primetime Synopsys IC Compiler Synopsys Design Compiler TCL Low-power Design Small and Large Signal... Error Correction Verdi Place & Route Conformal LEC System Verilog ERC Tango Noise Analysis Duet Reliability... Genesys Cadence OPUS Perl Visio PowerPoint SoC IC VLSI Mixed Signal Circuit Design Semiconductors Microprocessors Simulations See 26+ \u00a0 \u00a0 See less Logic Design Logic Synthesis Integrated Circuit... Mixed-Signal IC Design RTL Design RTL Coding RTL Synthesis Presto SPICE Static Timing Analysis ASIC Synopsys Primetime Synopsys IC Compiler Synopsys Design Compiler TCL Low-power Design Small and Large Signal... Error Correction Verdi Place & Route Conformal LEC System Verilog ERC Tango Noise Analysis Duet Reliability... Genesys Cadence OPUS Perl Visio PowerPoint SoC IC VLSI Mixed Signal Circuit Design Semiconductors Microprocessors Simulations See 26+ \u00a0 \u00a0 See less Logic Design Logic Synthesis Integrated Circuit... Mixed-Signal IC Design RTL Design RTL Coding RTL Synthesis Presto SPICE Static Timing Analysis ASIC Synopsys Primetime Synopsys IC Compiler Synopsys Design Compiler TCL Low-power Design Small and Large Signal... Error Correction Verdi Place & Route Conformal LEC System Verilog ERC Tango Noise Analysis Duet Reliability... Genesys Cadence OPUS Perl Visio PowerPoint SoC IC VLSI Mixed Signal Circuit Design Semiconductors Microprocessors Simulations See 26+ \u00a0 \u00a0 See less Education Stanford University Master of Science (M.S.),  Electrical Engineering 1997  \u2013 1999 Emphasis: VLSI Systems, Design, Simulation, and Testing, Logic Design, Computer Architecture and Organization, Analog, Digital, and Mixed Signal ICs, Integrated Circuit Fabrication. \nProjects: 1-mW 20-MHz Voltage Comparator, 64-bit Segmented 2\u2019s Complement Parallel Multiplier For Multi-Media Applications, Parallel Multiplier with Programmable ROM Addressing for Pipelined FFT Processor  Orta Do\u011fu Teknik \u00dcniversitesi / Middle East Technical University Bachelor of Science (B.S.),  Electrical Engineering 1993  \u2013 1997 Emphasis:\tVLSI Circuit Design, Computer Hardware, Communications, and Solid State Devices. Stanford University Master of Science (M.S.),  Electrical Engineering 1997  \u2013 1999 Emphasis: VLSI Systems, Design, Simulation, and Testing, Logic Design, Computer Architecture and Organization, Analog, Digital, and Mixed Signal ICs, Integrated Circuit Fabrication. \nProjects: 1-mW 20-MHz Voltage Comparator, 64-bit Segmented 2\u2019s Complement Parallel Multiplier For Multi-Media Applications, Parallel Multiplier with Programmable ROM Addressing for Pipelined FFT Processor  Stanford University Master of Science (M.S.),  Electrical Engineering 1997  \u2013 1999 Emphasis: VLSI Systems, Design, Simulation, and Testing, Logic Design, Computer Architecture and Organization, Analog, Digital, and Mixed Signal ICs, Integrated Circuit Fabrication. \nProjects: 1-mW 20-MHz Voltage Comparator, 64-bit Segmented 2\u2019s Complement Parallel Multiplier For Multi-Media Applications, Parallel Multiplier with Programmable ROM Addressing for Pipelined FFT Processor  Stanford University Master of Science (M.S.),  Electrical Engineering 1997  \u2013 1999 Emphasis: VLSI Systems, Design, Simulation, and Testing, Logic Design, Computer Architecture and Organization, Analog, Digital, and Mixed Signal ICs, Integrated Circuit Fabrication. \nProjects: 1-mW 20-MHz Voltage Comparator, 64-bit Segmented 2\u2019s Complement Parallel Multiplier For Multi-Media Applications, Parallel Multiplier with Programmable ROM Addressing for Pipelined FFT Processor  Orta Do\u011fu Teknik \u00dcniversitesi / Middle East Technical University Bachelor of Science (B.S.),  Electrical Engineering 1993  \u2013 1997 Emphasis:\tVLSI Circuit Design, Computer Hardware, Communications, and Solid State Devices. Orta Do\u011fu Teknik \u00dcniversitesi / Middle East Technical University Bachelor of Science (B.S.),  Electrical Engineering 1993  \u2013 1997 Emphasis:\tVLSI Circuit Design, Computer Hardware, Communications, and Solid State Devices. Orta Do\u011fu Teknik \u00dcniversitesi / Middle East Technical University Bachelor of Science (B.S.),  Electrical Engineering 1993  \u2013 1997 Emphasis:\tVLSI Circuit Design, Computer Hardware, Communications, and Solid State Devices. ", "Experience Senior Circuit Design Engineer Intel Corporation February 2001  \u2013 Present (14 years 7 months) Senior Circuit Design Engineer Intel Corporation February 2001  \u2013 Present (14 years 7 months) Senior Circuit Design Engineer Intel Corporation February 2001  \u2013 Present (14 years 7 months) Education University of Wisconsin-Madison Master's Degree,  Electrical and Computer Engineering 1999  \u2013 2000 University of Wisconsin-Madison Master's Degree,  Electrical and Computer Engineering 1999  \u2013 2000 University of Wisconsin-Madison Master's Degree,  Electrical and Computer Engineering 1999  \u2013 2000 University of Wisconsin-Madison Master's Degree,  Electrical and Computer Engineering 1999  \u2013 2000 ", "Summary Over 12 years of experience in the areas of CMOS VLSI Circuit Design, Process Technology Design Rules and Physical Design (Layout). \n \nExperience in High-Performance VLSI Design Components in several generations of Intel\u2019s proprietary manufacturing technologies including 0.25um, 0.18um, 90nm, 65nm, and most recently 45nm technologies. \n \nExpertise in transistor level CMOS VLSI circuit design, simulation, design optimization, power estimation, low power design, and layout validation. \n \nProven experience in delivering silicon design for tape-out that has always been functional in first silicon. Summary Over 12 years of experience in the areas of CMOS VLSI Circuit Design, Process Technology Design Rules and Physical Design (Layout). \n \nExperience in High-Performance VLSI Design Components in several generations of Intel\u2019s proprietary manufacturing technologies including 0.25um, 0.18um, 90nm, 65nm, and most recently 45nm technologies. \n \nExpertise in transistor level CMOS VLSI circuit design, simulation, design optimization, power estimation, low power design, and layout validation. \n \nProven experience in delivering silicon design for tape-out that has always been functional in first silicon. Over 12 years of experience in the areas of CMOS VLSI Circuit Design, Process Technology Design Rules and Physical Design (Layout). \n \nExperience in High-Performance VLSI Design Components in several generations of Intel\u2019s proprietary manufacturing technologies including 0.25um, 0.18um, 90nm, 65nm, and most recently 45nm technologies. \n \nExpertise in transistor level CMOS VLSI circuit design, simulation, design optimization, power estimation, low power design, and layout validation. \n \nProven experience in delivering silicon design for tape-out that has always been functional in first silicon. Over 12 years of experience in the areas of CMOS VLSI Circuit Design, Process Technology Design Rules and Physical Design (Layout). \n \nExperience in High-Performance VLSI Design Components in several generations of Intel\u2019s proprietary manufacturing technologies including 0.25um, 0.18um, 90nm, 65nm, and most recently 45nm technologies. \n \nExpertise in transistor level CMOS VLSI circuit design, simulation, design optimization, power estimation, low power design, and layout validation. \n \nProven experience in delivering silicon design for tape-out that has always been functional in first silicon. Experience Senior Circuit Design Engineer Intel Corporation August 1996  \u2013  September 2008  (12 years 2 months) 1) Started career designing and optimizing standard cell libraries used in several generations of Intel IA32 microprocessors from the Pentinum II to the most recent Xeon processors.  \n \n2) Later transitioned to a Team Lead Role designing circuits for monitoring development, modeling and keeping track of process performance of Intel's manufacturing technologies.  \n \n3) Joined the Layout-Verification Runsets Group and delivered runsets for Layout Validation of all Microprocessor products before they become ready for tape-out. Senior Circuit Design Engineer Intel Corporation August 1996  \u2013  September 2008  (12 years 2 months) 1) Started career designing and optimizing standard cell libraries used in several generations of Intel IA32 microprocessors from the Pentinum II to the most recent Xeon processors.  \n \n2) Later transitioned to a Team Lead Role designing circuits for monitoring development, modeling and keeping track of process performance of Intel's manufacturing technologies.  \n \n3) Joined the Layout-Verification Runsets Group and delivered runsets for Layout Validation of all Microprocessor products before they become ready for tape-out. Senior Circuit Design Engineer Intel Corporation August 1996  \u2013  September 2008  (12 years 2 months) 1) Started career designing and optimizing standard cell libraries used in several generations of Intel IA32 microprocessors from the Pentinum II to the most recent Xeon processors.  \n \n2) Later transitioned to a Team Lead Role designing circuits for monitoring development, modeling and keeping track of process performance of Intel's manufacturing technologies.  \n \n3) Joined the Layout-Verification Runsets Group and delivered runsets for Layout Validation of all Microprocessor products before they become ready for tape-out. Languages English Tamil French English Tamil French English Tamil French Skills VLSI Microprocessors CMOS Low-power Design Physical Design Processors Simulations Silicon Semiconductors Integrated Circuit... Project Management ASIC Circuit Design IC Digital Electronics Skills  VLSI Microprocessors CMOS Low-power Design Physical Design Processors Simulations Silicon Semiconductors Integrated Circuit... Project Management ASIC Circuit Design IC Digital Electronics VLSI Microprocessors CMOS Low-power Design Physical Design Processors Simulations Silicon Semiconductors Integrated Circuit... Project Management ASIC Circuit Design IC Digital Electronics VLSI Microprocessors CMOS Low-power Design Physical Design Processors Simulations Silicon Semiconductors Integrated Circuit... Project Management ASIC Circuit Design IC Digital Electronics Education Old Dominion University MSEE,  Electrical Engineering 1994  \u2013 1996 MS Thesis - Visual Speech Recognition Bharathidasan University BE,  Electronics and Communication Engineering 1990  \u2013 1994 Senior Year Project - Wave Digital Filters Old Dominion University MSEE,  Electrical Engineering 1994  \u2013 1996 MS Thesis - Visual Speech Recognition Old Dominion University MSEE,  Electrical Engineering 1994  \u2013 1996 MS Thesis - Visual Speech Recognition Old Dominion University MSEE,  Electrical Engineering 1994  \u2013 1996 MS Thesis - Visual Speech Recognition Bharathidasan University BE,  Electronics and Communication Engineering 1990  \u2013 1994 Senior Year Project - Wave Digital Filters Bharathidasan University BE,  Electronics and Communication Engineering 1990  \u2013 1994 Senior Year Project - Wave Digital Filters Bharathidasan University BE,  Electronics and Communication Engineering 1990  \u2013 1994 Senior Year Project - Wave Digital Filters ", "Summary A Highly motivated, result oriented SoC/ASIC Design Engineer with 18+ years of solid experience & knowledge Physical design engineering & methodologies of digital designs (CPUs, SOCs, Chipset, & other IA based embedded products). \nSpecialized in Auto Place and Route either for full chip or block level physical design from RTL to GDS such as floor plan, power grid design and developing, place and route, timing sign off, ECO flows, DRC/LVS clean up.  \nExperience in Verilog, Circuit design for digital or mix signal block such as PLL or RTC. \nExperience in methodology & tool-flow development, automation, documentations and support. \nAn effective team-player, contributor and technical professional with focused-goal on achieving improved design quality and functionality. Summary A Highly motivated, result oriented SoC/ASIC Design Engineer with 18+ years of solid experience & knowledge Physical design engineering & methodologies of digital designs (CPUs, SOCs, Chipset, & other IA based embedded products). \nSpecialized in Auto Place and Route either for full chip or block level physical design from RTL to GDS such as floor plan, power grid design and developing, place and route, timing sign off, ECO flows, DRC/LVS clean up.  \nExperience in Verilog, Circuit design for digital or mix signal block such as PLL or RTC. \nExperience in methodology & tool-flow development, automation, documentations and support. \nAn effective team-player, contributor and technical professional with focused-goal on achieving improved design quality and functionality. A Highly motivated, result oriented SoC/ASIC Design Engineer with 18+ years of solid experience & knowledge Physical design engineering & methodologies of digital designs (CPUs, SOCs, Chipset, & other IA based embedded products). \nSpecialized in Auto Place and Route either for full chip or block level physical design from RTL to GDS such as floor plan, power grid design and developing, place and route, timing sign off, ECO flows, DRC/LVS clean up.  \nExperience in Verilog, Circuit design for digital or mix signal block such as PLL or RTC. \nExperience in methodology & tool-flow development, automation, documentations and support. \nAn effective team-player, contributor and technical professional with focused-goal on achieving improved design quality and functionality. A Highly motivated, result oriented SoC/ASIC Design Engineer with 18+ years of solid experience & knowledge Physical design engineering & methodologies of digital designs (CPUs, SOCs, Chipset, & other IA based embedded products). \nSpecialized in Auto Place and Route either for full chip or block level physical design from RTL to GDS such as floor plan, power grid design and developing, place and route, timing sign off, ECO flows, DRC/LVS clean up.  \nExperience in Verilog, Circuit design for digital or mix signal block such as PLL or RTC. \nExperience in methodology & tool-flow development, automation, documentations and support. \nAn effective team-player, contributor and technical professional with focused-goal on achieving improved design quality and functionality. Experience Senior ASIC Physical Design ASIC North November 2014  \u2013 Present (10 months) Tempe AZ Physical Design in 32 IBM SOI technology \nWorking on DRC/LVS for block level and full chips Senior Physical Design Engineer Encore Semi LLC July 2014  \u2013  August 2014  (2 months) Greater San Diego Area Physical design Engineer for Test chip. Task including full chip routing, bump locations, power grids ESD, IR EM checking. DRC/LVS clean up. Senior Physical Design engineer Intel Corporation September 2008  \u2013  May 2014  (5 years 9 months) chandler AZ Senior Physical Design Engineer working in Embedded IA division \n\u2022\tInvolving in designing computer server and communication chips. \n\u2022\tPerform physical synthesis/APR flow/Static Timing Analysis, RV & Signal Integrity analysis for convergence & closure for either full chips or block levels. \n\u2022\tResponsibility including clean up Layout DRC/LVS using synopsis ICC tools, Calibre or Virtuoso and running conformal to compare RTL vs APR netlists. \n\u2022\tVerify to compare layout vs netlist \n\u2022\tPerform physical design (Synthesis/APR/Static timing analysis) for low power low leakage unit such as Real Time Clock in high voltage and thick gate oxide gates design. \n\u2022\tPerform physical design for an ASIC unit ( contained close to 1 million gates) in multi power domains, multi clock domains. Converge static timing and clean up layout. \n\u2022\tPerform physical design for DRAM controller blocks with multi voltages/multi power domains.. \n\u2022\tPerform clock tree synthesize for each clock trees so that timing can be converged faster and automatically. Also converge timing in AC mode and adjust clock skews to satisfy industrial standard requirement for DRAM. Senior Circuit Design Engineer Intel Corporation February 2002  \u2013  August 2008  (6 years 7 months) chandler AZ Senior Circuit Design Engineer working in Bridge component division \n\u2022\tDesigned and implemented several mix signal components such as phase lock loop (PLL), real time clock (RTC), GPIO pads.  \n\u2022\tDeveloped circuitry, supervised mask designers to convert circuitry to layout.  \n\u2022\tRun simulations for performance checks, Agingsim, RV, Latch up checks for these units. \nExperienced in post silicon debug. Senior Circuit Design engineer Intel Corporation January 1998  \u2013  January 2002  (4 years 1 month) chandler AZ Senior circuit design engineer for Strong ARM Division in Intel.  \n\u2022\tDesigned brance target prediction block for low power performance chip from scratch based on VHDL model.  \n\u2022\tSized, simulated and supervised mask design to converse schematic to layout Circuit Design Engineer Intel Corporation August 1995  \u2013  January 1998  (2 years 6 months) Chandler AZ Working on Wireless Communication Division in Intel Corporation \n\u2022\tMember of team to develop core chip for two ways paging device for RIM.  \n\u2022\tDesigned and implemented internal low power SRAM. \n\u2022\tDesigned from RTL to circuitry to layout.  \n\u2022\tDeveloped technique to high volume manufactory test to test SRAM in parallel in DAT mode (direct access test) to save 3 times of testing time. Design engineer Molecular Imaging Com June 1995  \u2013  August 1995  (3 months) Tempe AZ \u2022\tSupported senior engineer in design, simulation, debug the circuitry. Research Assistant Arizona State University October 1994  \u2013  May 1995  (8 months) Tempe AZ Assisted a professor in an Inverted Pendulum Project Senior ASIC Physical Design ASIC North November 2014  \u2013 Present (10 months) Tempe AZ Physical Design in 32 IBM SOI technology \nWorking on DRC/LVS for block level and full chips Senior ASIC Physical Design ASIC North November 2014  \u2013 Present (10 months) Tempe AZ Physical Design in 32 IBM SOI technology \nWorking on DRC/LVS for block level and full chips Senior Physical Design Engineer Encore Semi LLC July 2014  \u2013  August 2014  (2 months) Greater San Diego Area Physical design Engineer for Test chip. Task including full chip routing, bump locations, power grids ESD, IR EM checking. DRC/LVS clean up. Senior Physical Design Engineer Encore Semi LLC July 2014  \u2013  August 2014  (2 months) Greater San Diego Area Physical design Engineer for Test chip. Task including full chip routing, bump locations, power grids ESD, IR EM checking. DRC/LVS clean up. Senior Physical Design engineer Intel Corporation September 2008  \u2013  May 2014  (5 years 9 months) chandler AZ Senior Physical Design Engineer working in Embedded IA division \n\u2022\tInvolving in designing computer server and communication chips. \n\u2022\tPerform physical synthesis/APR flow/Static Timing Analysis, RV & Signal Integrity analysis for convergence & closure for either full chips or block levels. \n\u2022\tResponsibility including clean up Layout DRC/LVS using synopsis ICC tools, Calibre or Virtuoso and running conformal to compare RTL vs APR netlists. \n\u2022\tVerify to compare layout vs netlist \n\u2022\tPerform physical design (Synthesis/APR/Static timing analysis) for low power low leakage unit such as Real Time Clock in high voltage and thick gate oxide gates design. \n\u2022\tPerform physical design for an ASIC unit ( contained close to 1 million gates) in multi power domains, multi clock domains. Converge static timing and clean up layout. \n\u2022\tPerform physical design for DRAM controller blocks with multi voltages/multi power domains.. \n\u2022\tPerform clock tree synthesize for each clock trees so that timing can be converged faster and automatically. Also converge timing in AC mode and adjust clock skews to satisfy industrial standard requirement for DRAM. Senior Physical Design engineer Intel Corporation September 2008  \u2013  May 2014  (5 years 9 months) chandler AZ Senior Physical Design Engineer working in Embedded IA division \n\u2022\tInvolving in designing computer server and communication chips. \n\u2022\tPerform physical synthesis/APR flow/Static Timing Analysis, RV & Signal Integrity analysis for convergence & closure for either full chips or block levels. \n\u2022\tResponsibility including clean up Layout DRC/LVS using synopsis ICC tools, Calibre or Virtuoso and running conformal to compare RTL vs APR netlists. \n\u2022\tVerify to compare layout vs netlist \n\u2022\tPerform physical design (Synthesis/APR/Static timing analysis) for low power low leakage unit such as Real Time Clock in high voltage and thick gate oxide gates design. \n\u2022\tPerform physical design for an ASIC unit ( contained close to 1 million gates) in multi power domains, multi clock domains. Converge static timing and clean up layout. \n\u2022\tPerform physical design for DRAM controller blocks with multi voltages/multi power domains.. \n\u2022\tPerform clock tree synthesize for each clock trees so that timing can be converged faster and automatically. Also converge timing in AC mode and adjust clock skews to satisfy industrial standard requirement for DRAM. Senior Circuit Design Engineer Intel Corporation February 2002  \u2013  August 2008  (6 years 7 months) chandler AZ Senior Circuit Design Engineer working in Bridge component division \n\u2022\tDesigned and implemented several mix signal components such as phase lock loop (PLL), real time clock (RTC), GPIO pads.  \n\u2022\tDeveloped circuitry, supervised mask designers to convert circuitry to layout.  \n\u2022\tRun simulations for performance checks, Agingsim, RV, Latch up checks for these units. \nExperienced in post silicon debug. Senior Circuit Design Engineer Intel Corporation February 2002  \u2013  August 2008  (6 years 7 months) chandler AZ Senior Circuit Design Engineer working in Bridge component division \n\u2022\tDesigned and implemented several mix signal components such as phase lock loop (PLL), real time clock (RTC), GPIO pads.  \n\u2022\tDeveloped circuitry, supervised mask designers to convert circuitry to layout.  \n\u2022\tRun simulations for performance checks, Agingsim, RV, Latch up checks for these units. \nExperienced in post silicon debug. Senior Circuit Design engineer Intel Corporation January 1998  \u2013  January 2002  (4 years 1 month) chandler AZ Senior circuit design engineer for Strong ARM Division in Intel.  \n\u2022\tDesigned brance target prediction block for low power performance chip from scratch based on VHDL model.  \n\u2022\tSized, simulated and supervised mask design to converse schematic to layout Senior Circuit Design engineer Intel Corporation January 1998  \u2013  January 2002  (4 years 1 month) chandler AZ Senior circuit design engineer for Strong ARM Division in Intel.  \n\u2022\tDesigned brance target prediction block for low power performance chip from scratch based on VHDL model.  \n\u2022\tSized, simulated and supervised mask design to converse schematic to layout Circuit Design Engineer Intel Corporation August 1995  \u2013  January 1998  (2 years 6 months) Chandler AZ Working on Wireless Communication Division in Intel Corporation \n\u2022\tMember of team to develop core chip for two ways paging device for RIM.  \n\u2022\tDesigned and implemented internal low power SRAM. \n\u2022\tDesigned from RTL to circuitry to layout.  \n\u2022\tDeveloped technique to high volume manufactory test to test SRAM in parallel in DAT mode (direct access test) to save 3 times of testing time. Circuit Design Engineer Intel Corporation August 1995  \u2013  January 1998  (2 years 6 months) Chandler AZ Working on Wireless Communication Division in Intel Corporation \n\u2022\tMember of team to develop core chip for two ways paging device for RIM.  \n\u2022\tDesigned and implemented internal low power SRAM. \n\u2022\tDesigned from RTL to circuitry to layout.  \n\u2022\tDeveloped technique to high volume manufactory test to test SRAM in parallel in DAT mode (direct access test) to save 3 times of testing time. Design engineer Molecular Imaging Com June 1995  \u2013  August 1995  (3 months) Tempe AZ \u2022\tSupported senior engineer in design, simulation, debug the circuitry. Design engineer Molecular Imaging Com June 1995  \u2013  August 1995  (3 months) Tempe AZ \u2022\tSupported senior engineer in design, simulation, debug the circuitry. Research Assistant Arizona State University October 1994  \u2013  May 1995  (8 months) Tempe AZ Assisted a professor in an Inverted Pendulum Project Research Assistant Arizona State University October 1994  \u2013  May 1995  (8 months) Tempe AZ Assisted a professor in an Inverted Pendulum Project Languages Vietnamese Vietnamese Vietnamese Skills Synopsys ICC Synopsis DC synthesize Synopsys Primetime TCL Perl Script HSPICE First Encounter, EDI Circuit simulation tools Microsoft Office Microsoft Excel Microsoft Word Customer Service PowerPoint English Windows Research Outlook Teaching C++ C ASIC Debugging Perl SPICE Verilog Embedded Systems Physical Design Simulations Circuit Design VHDL RTL Design See 16+ \u00a0 \u00a0 See less Skills  Synopsys ICC Synopsis DC synthesize Synopsys Primetime TCL Perl Script HSPICE First Encounter, EDI Circuit simulation tools Microsoft Office Microsoft Excel Microsoft Word Customer Service PowerPoint English Windows Research Outlook Teaching C++ C ASIC Debugging Perl SPICE Verilog Embedded Systems Physical Design Simulations Circuit Design VHDL RTL Design See 16+ \u00a0 \u00a0 See less Synopsys ICC Synopsis DC synthesize Synopsys Primetime TCL Perl Script HSPICE First Encounter, EDI Circuit simulation tools Microsoft Office Microsoft Excel Microsoft Word Customer Service PowerPoint English Windows Research Outlook Teaching C++ C ASIC Debugging Perl SPICE Verilog Embedded Systems Physical Design Simulations Circuit Design VHDL RTL Design See 16+ \u00a0 \u00a0 See less Synopsys ICC Synopsis DC synthesize Synopsys Primetime TCL Perl Script HSPICE First Encounter, EDI Circuit simulation tools Microsoft Office Microsoft Excel Microsoft Word Customer Service PowerPoint English Windows Research Outlook Teaching C++ C ASIC Debugging Perl SPICE Verilog Embedded Systems Physical Design Simulations Circuit Design VHDL RTL Design See 16+ \u00a0 \u00a0 See less Education Arizona State University Master's degree,  Electrical and Electronics Engineering , 3.05 1995  \u2013 1998 Activities and Societies:\u00a0 Eta kapa nu Arizona State University Bachelor's degree,  Electrical and Electronics Engineering , 3.73 1993  \u2013 1995 Graduate with magna cum laude honor Activities and Societies:\u00a0 Eta kappa nu Arizona State University Master's degree,  Electrical and Electronics Engineering , 3.05 1995  \u2013 1998 Activities and Societies:\u00a0 Eta kapa nu Arizona State University Master's degree,  Electrical and Electronics Engineering , 3.05 1995  \u2013 1998 Activities and Societies:\u00a0 Eta kapa nu Arizona State University Master's degree,  Electrical and Electronics Engineering , 3.05 1995  \u2013 1998 Activities and Societies:\u00a0 Eta kapa nu Arizona State University Bachelor's degree,  Electrical and Electronics Engineering , 3.73 1993  \u2013 1995 Graduate with magna cum laude honor Activities and Societies:\u00a0 Eta kappa nu Arizona State University Bachelor's degree,  Electrical and Electronics Engineering , 3.73 1993  \u2013 1995 Graduate with magna cum laude honor Activities and Societies:\u00a0 Eta kappa nu Arizona State University Bachelor's degree,  Electrical and Electronics Engineering , 3.73 1993  \u2013 1995 Graduate with magna cum laude honor Activities and Societies:\u00a0 Eta kappa nu ", "Languages Marathi  Marathi  Marathi  Skills VLSI Semiconductors Embedded Systems Device Drivers IC Embedded Software FPGA VHDL Processors Program Management Electrical Validation Team Management IP development Execution Skills  VLSI Semiconductors Embedded Systems Device Drivers IC Embedded Software FPGA VHDL Processors Program Management Electrical Validation Team Management IP development Execution VLSI Semiconductors Embedded Systems Device Drivers IC Embedded Software FPGA VHDL Processors Program Management Electrical Validation Team Management IP development Execution VLSI Semiconductors Embedded Systems Device Drivers IC Embedded Software FPGA VHDL Processors Program Management Electrical Validation Team Management IP development Execution "]}