$date
	Sat Jan 07 03:34:08 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ten_bit_register_tb $end
$var wire 10 ! q [9:0] $end
$var reg 1 " clk $end
$var reg 10 # d [9:0] $end
$var reg 1 $ w $end
$scope module regs $end
$var wire 1 " clk $end
$var wire 10 % d [9:0] $end
$var wire 1 $ w $end
$var parameter 10 & INIT $end
$var reg 10 ' q [9:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1111100000 &
$end
#0
$dumpvars
b1111100000 '
b101101 %
1$
b101101 #
0"
b1111100000 !
$end
#1
b101101 !
b101101 '
1"
#2
0"
#3
1"
#4
0"
#5
1"
#6
0"
#7
1"
#8
0"
#9
1"
#10
0"
b110110 #
b110110 %
#11
b110110 !
b110110 '
1"
#12
0"
#13
1"
#14
0"
#15
1"
#16
0"
#17
1"
#18
0"
#19
1"
#20
0"
0$
b1100100 #
b1100100 %
#21
1"
#22
0"
#23
1"
#24
0"
#25
1"
#26
0"
#27
1"
#28
0"
#29
1"
#30
0"
1$
b1100101 #
b1100101 %
#31
b1100101 !
b1100101 '
1"
#32
0"
#33
1"
#34
0"
#35
1"
#36
0"
#37
1"
#38
0"
#39
1"
#40
0"
b1101001 #
b1101001 %
#41
b1101001 !
b1101001 '
1"
#42
0"
#43
1"
#44
0"
#45
1"
#46
0"
#47
1"
#48
0"
#49
1"
#50
0"
0$
b0 #
b0 %
#51
1"
#52
0"
#53
1"
#54
0"
#55
1"
#56
0"
#57
1"
#58
0"
#59
1"
#60
0"
1$
#61
b0 !
b0 '
1"
#62
0"
#63
1"
#64
0"
#65
1"
#66
0"
#67
1"
#68
0"
#69
1"
#70
0"
