<!doctype html>



  


<html class="theme-next muse use-motion">
<head>
  <meta charset="UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1" />
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1"/>



<meta http-equiv="Cache-Control" content="no-transform" />
<meta http-equiv="Cache-Control" content="no-siteapp" />












  <link href="/vendors/fancybox/source/jquery.fancybox.css?v=2.1.5" rel="stylesheet" type="text/css"/>




  <link href="//fonts.googleapis.com/css?family=Lato:300,400,700,400italic&subset=latin,latin-ext" rel="stylesheet" type="text/css">



<link href="/vendors/font-awesome/css/font-awesome.min.css?v=4.4.0" rel="stylesheet" type="text/css" />

<link href="/css/main.css?v=0.5.0" rel="stylesheet" type="text/css" />


  <meta name="keywords" content="Inner Peace" />








  <link rel="shortcut icon" type="image/x-icon" href="/favicon.ico?v=0.5.0" />






<meta name="description">
<meta property="og:type" content="website">
<meta property="og:title" content="代码小书童">
<meta property="og:url" content="http://yoursite.com/page/8/index.html">
<meta property="og:site_name" content="代码小书童">
<meta property="og:description">
<meta name="twitter:card" content="summary">
<meta name="twitter:title" content="代码小书童">
<meta name="twitter:description">



<script type="text/javascript" id="hexo.configuration">
  var NexT = window.NexT || {};
  var CONFIG = {
    scheme: 'Muse',
    sidebar: {"position":"left","display":"always"},
    fancybox: true,
    motion: true,
    duoshuo: {
      userId: 0,
      author: '博主'
    }
  };
</script>

  <title> 代码小书童 </title>
</head>

<body itemscope itemtype="http://schema.org/WebPage" lang="zh-Hans">

  








  
  
    
  

  <div class="container one-collumn sidebar-position-left 
   page-home 
 ">
    <div class="headband"></div>

    <header id="header" class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-meta ">
  

  <div class="custom-logo-site-title">
    <a href="/"  class="brand" rel="start">
      <span class="logo-line-before"><i></i></span>
      <span class="site-title">代码小书童</span>
      <span class="logo-line-after"><i></i></span>
    </a>
  </div>
  <p class="site-subtitle"></p>
</div>

<div class="site-nav-toggle">
  <button>
    <span class="btn-bar"></span>
    <span class="btn-bar"></span>
    <span class="btn-bar"></span>
  </button>
</div>

<nav class="site-nav">
  

  
    <ul id="menu" class="menu">
      
        
        <li class="menu-item menu-item-home">
          <a href="/" rel="section">
            
              <i class="menu-item-icon fa fa-home fa-fw"></i> <br />
            
            首页
          </a>
        </li>
      
        
        <li class="menu-item menu-item-categories">
          <a href="/categories" rel="section">
            
              <i class="menu-item-icon fa fa-th fa-fw"></i> <br />
            
            分类
          </a>
        </li>
      
        
        <li class="menu-item menu-item-archives">
          <a href="/archives" rel="section">
            
              <i class="menu-item-icon fa fa-archive fa-fw"></i> <br />
            
            归档
          </a>
        </li>
      
        
        <li class="menu-item menu-item-tags">
          <a href="/tags" rel="section">
            
              <i class="menu-item-icon fa fa-tags fa-fw"></i> <br />
            
            标签
          </a>
        </li>
      

      
    </ul>
  

  
</nav>

 </div>
    </header>

    <main id="main" class="main">
      <div class="main-inner">
        <div class="content-wrap">
          <div id="content" class="content">
            
  <section id="posts" class="posts-expand">
    
      

  
  

  
  
  

  <article class="post post-type-normal " itemscope itemtype="http://schema.org/Article">

    
      <header class="post-header">

        
        
          <h1 class="post-title" itemprop="name headline">
            
            
              
                
                <a class="post-title-link" href="/2015/07/18/grub/" itemprop="url">
                  Ubuntu与WIn7双系统开机找不到Grub修复
                </a>
              
            
          </h1>
        

        <div class="post-meta">
          <span class="post-time">
            <span class="post-meta-item-icon">
              <i class="fa fa-calendar-o"></i>
            </span>
            <span class="post-meta-item-text">发表于</span>
            <time itemprop="dateCreated" datetime="2015-07-18T08:57:02+08:00" content="2015-07-18">
              2015-07-18
            </time>
          </span>

          
            <span class="post-category" >
              &nbsp; | &nbsp;
              <span class="post-meta-item-icon">
                <i class="fa fa-folder-o"></i>
              </span>
              <span class="post-meta-item-text">分类于</span>
              
                <span itemprop="about" itemscope itemtype="https://schema.org/Thing">
                  <a href="/categories/Linux/" itemprop="url" rel="index">
                    <span itemprop="name">Linux</span>
                  </a>
                </span>

                
                

              
            </span>
          

          
            
          

          

          
          

        </div>
      </header>
    


    <div class="post-body" itemprop="articleBody">

      
      

      
        
          
            <p>有时候装了双系统之后，开机会出现：<br>“error:file’/boot/grub/i386-pc/normal.mod’not found”<br>这样的错误，修复方法如下。<br>1.输入：ls<br>    会显示类似如下信息：<br>        (hd0) (hd0,msdos14) (hd0,msdos13) (hd0,msdos12) …..<br>2.输入: ls (hd0,msdos14)/grub 有的需要输入：ls (hd0,msdos14)/boot/grub<br>        直到出现的不是error:unknown filesystem为止。<br>        表示找到了grub.cfg文件<br>3.依次输入：</p>
<pre><code>&gt;set root=(hd0,msdos12)/grub                //假设输入 ls (hd0,msdos12)/grub之后找到cfg文件
&gt;set prefix=(hd0,msdos12)/grub
&gt;insmod normal
&gt;normal

OK了！！
</code></pre>
          
        
      
    </div>

    <div>
      
    </div>

    <footer class="post-footer">
      

      

      
      
        <div class="post-eof"></div>
      
    </footer>
  </article>


    
      

  
  

  
  
  

  <article class="post post-type-normal " itemscope itemtype="http://schema.org/Article">

    
      <header class="post-header">

        
        
          <h1 class="post-title" itemprop="name headline">
            
            
              
                
                <a class="post-title-link" href="/2015/07/16/C/" itemprop="url">
                  C++笔记
                </a>
              
            
          </h1>
        

        <div class="post-meta">
          <span class="post-time">
            <span class="post-meta-item-icon">
              <i class="fa fa-calendar-o"></i>
            </span>
            <span class="post-meta-item-text">发表于</span>
            <time itemprop="dateCreated" datetime="2015-07-16T19:10:16+08:00" content="2015-07-16">
              2015-07-16
            </time>
          </span>

          
            <span class="post-category" >
              &nbsp; | &nbsp;
              <span class="post-meta-item-icon">
                <i class="fa fa-folder-o"></i>
              </span>
              <span class="post-meta-item-text">分类于</span>
              
                <span itemprop="about" itemscope itemtype="https://schema.org/Thing">
                  <a href="/categories/C/" itemprop="url" rel="index">
                    <span itemprop="name">C++</span>
                  </a>
                </span>

                
                

              
            </span>
          

          
            
          

          

          
          

        </div>
      </header>
    


    <div class="post-body" itemprop="articleBody">

      
      

      
        
          
            <p>#操作符重载<br>&lt;&lt;的重载<br>void operator &lt;&lt; (ostream &amp;os,const Time &amp;t)<br>{<br>    os&lt;&lt;t.hours&lt;&lt;”hours,”&lt;&lt;t.minutes&lt;&lt;”minutes”&lt;&lt;endl;<br>}<br>可直接使用cout&lt;&lt;Time_inst;<br>但是这样定义<strong>存在问题：</strong><br>cout&lt;&lt;”Time is :” &lt;&lt;Time_inst&lt;&lt;”@@\n” ;    //不能执行<br>需要将重载函数改为<br>ostream &amp; operator &lt;&lt; (ostream &amp;os,const Time &amp;t)<br>{<br>    os&lt;&lt;t.hours&lt;&lt;”hours,”&lt;&lt;t.minutes&lt;&lt;”minutes”&lt;&lt;endl;<br>    return os;<br>}</p>
<p>#类与动态内存分配<br>如果在类中创建一个静态类变量，那么类的所有对象共享这个静态成员。(static 成员)</p>
<p>#抽象容器类型<br>vector  list</p>
<p>##定义一个顺序容器、迭代器<br><figure class="highlight cpp"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="preprocessor">#<span class="keyword">include</span> <span class="string">&lt;vector&gt;</span></span></span><br><span class="line"><span class="preprocessor">#<span class="keyword">include</span> <span class="string">&lt;list&gt;</span></span></span><br><span class="line"><span class="built_in">vector</span> &lt;<span class="built_in">string</span>&gt; ivec;</span><br><span class="line"><span class="built_in">vector</span> &lt;<span class="built_in">string</span>&gt;::iterator iter = iver.begin();  <span class="comment">//vector &lt;int&gt;::const_iterator iter;</span></span><br><span class="line"><span class="built_in">list</span> &lt;<span class="built_in">string</span>&gt; ilist;</span><br><span class="line"><span class="built_in">string</span> text;</span><br><span class="line"><span class="keyword">while</span>(<span class="built_in">cin</span>&gt;&gt;text) iver.push_back(text);</span><br><span class="line"><span class="function"><span class="built_in">string</span> <span class="title">spouse</span><span class="params">(<span class="string">"Beth"</span>)</span></span>;</span><br><span class="line">ilist.insert(ilist.begin(),spouse);</span><br><span class="line">ivec.insert(iter,spouse);</span><br><span class="line"><span class="keyword">for</span>(;iter != ivec.end();++iter)</span><br><span class="line">	<span class="built_in">cout</span>&lt;&lt;*iter&lt;&lt;<span class="string">'\n'</span>;</span><br></pre></td></tr></table></figure></p>
<p>745页/1043</p>

          
        
      
    </div>

    <div>
      
    </div>

    <footer class="post-footer">
      

      

      
      
        <div class="post-eof"></div>
      
    </footer>
  </article>


    
      

  
  

  
  
  

  <article class="post post-type-normal " itemscope itemtype="http://schema.org/Article">

    
      <header class="post-header">

        
        
          <h1 class="post-title" itemprop="name headline">
            
            
              
                
                <a class="post-title-link" href="/2015/07/14/verilog/" itemprop="url">
                  verilog学习笔记
                </a>
              
            
          </h1>
        

        <div class="post-meta">
          <span class="post-time">
            <span class="post-meta-item-icon">
              <i class="fa fa-calendar-o"></i>
            </span>
            <span class="post-meta-item-text">发表于</span>
            <time itemprop="dateCreated" datetime="2015-07-14T10:10:21+08:00" content="2015-07-14">
              2015-07-14
            </time>
          </span>

          
            <span class="post-category" >
              &nbsp; | &nbsp;
              <span class="post-meta-item-icon">
                <i class="fa fa-folder-o"></i>
              </span>
              <span class="post-meta-item-text">分类于</span>
              
                <span itemprop="about" itemscope itemtype="https://schema.org/Thing">
                  <a href="/categories/Verilog/" itemprop="url" rel="index">
                    <span itemprop="name">Verilog</span>
                  </a>
                </span>

                
                

              
            </span>
          

          
            
          

          

          
          

        </div>
      </header>
    


    <div class="post-body" itemprop="articleBody">

      
      

      
        
          
            <p>门级建模    ：调用原语门—and 、nand 、or 、nor等<br>数据流建模  ：assign语句<br>行为级建模  ：两个过程块，initial和always块<br>阻塞赋值：当上一条赋值语句执行完毕时才能进行赋值<br>非阻塞赋值：在仿真0时刻同时进行赋值，对下一条赋值时刻不产生影响<br>    使用非阻塞赋值避免竞争，如下例子实现了数值交换：<br>        <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> <span class="keyword">@</span> (<span class="keyword">posedge</span> clock)    <span class="comment">//在上升沿时执行</span></span><br><span class="line">	a <span class="keyword">&lt;</span><span class="keyword">=</span> b;</span><br><span class="line"><span class="keyword">always</span> <span class="keyword">@</span> (<span class="keyword">posedge</span> clock)</span><br><span class="line">	b <span class="keyword">&lt;</span><span class="keyword">=</span> a;</span><br></pre></td></tr></table></figure></p>
<p>#时序控制</p>
<p>##基于延迟的时序控制</p>
<p>##基于事件的时序控制</p>
<pre><code>###常规事件控制
    @(clock) q=d;  //只要clock的值变化
    @(posedge clock) q=d;
    @(negedge clock) q=d;
###命名事件控制
    <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">event</span> received_data;     <span class="comment">//定义一个事件</span></span><br><span class="line"><span class="keyword">always</span> <span class="keyword">@</span> (<span class="keyword">posedge</span> clock)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(last_data)</span><br><span class="line">			<span class="keyword">-</span><span class="keyword">&gt;</span> received_data;   <span class="comment">//触发事件</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">always</span> <span class="keyword">@</span>(received_data)</span><br><span class="line">	q<span class="keyword">=</span>d;</span><br></pre></td></tr></table></figure>

###OR事件控制
    always @ (reset or clock or d)
        ........
</code></pre><p>##电平敏感的时序控制<br>        always<br>            wait (count_enable) #10 q=d;</p>
<p>#分支语句</p>
<p>##case<br>        <figure class="highlight dns"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line">case (expression)</span><br><span class="line">	alternative1:....<span class="comment">;</span></span><br><span class="line">	alternative2:....<span class="comment">;</span></span><br><span class="line">	alternative3:....<span class="comment">;</span></span><br><span class="line">	default:default_statement<span class="comment">;</span></span><br><span class="line">endcase<span class="comment">;</span></span><br></pre></td></tr></table></figure></p>
<p>##casex  casez</p>
<p>#循环语句<br>repeat语句：执行固定次数的循环<br>    repeat(128)<br>    begin<br>            ….<br>            ….<br>    end<br>forever语句：执行无限的循环，直到遇到$finish。如果需要从forever循环中退出，可以使用disable语句<br>    forever @(posedge clock) q=d;  //在每个时钟上升沿，q=d;</p>
<p>#并行块<br>下面这个例子执行结束时间为10，而不是15</p>
<pre><code>&gt;fork
    x=1&apos;b0;
    #5 y=1&apos;b1;
    #10 z={x,y};    
&gt;join
</code></pre><p>在并行块中，并无阻塞与非阻塞之分。</p>
<p>#上层模块与下层模块的参数传递<br>在verilog中通过parameter来定义参数，即用一个parameter来定义一个标志符表示一个固定的参数。<br>参数传递就是在编译时对参数重新赋值来改变其值。<br>1.通过 “#” 符号<br>    module_name (parameter1,parameter2) inst_name (port_map)  //inst_name 实例化名字<br>2.通过 defparam 关键字<br>    与实例化分开，参数需要写绝对路径来指定。<br>    参数传递时各个参数值的排列次序必须与被调用模块中各个参数的次序保持一致，并且参数值和参数的个数也必须相同.<br>    defparam inst_name.Cmax = 12;</p>
<p>我写的同步fifo如下:<br><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> fifo(clock,reset,wr,din,rd,dout,full,empty);</span><br><span class="line">		<span class="keyword">parameter</span> DW<span class="keyword">=</span><span class="number">16</span>;</span><br><span class="line">		<span class="keyword">parameter</span> AW<span class="keyword">=</span><span class="number">4</span>;</span><br><span class="line">		<span class="keyword">parameter</span> TICK<span class="keyword">=</span><span class="number">1</span>;</span><br><span class="line">		</span><br><span class="line">		<span class="keyword">input</span> clock,reset,wr,rd;</span><br><span class="line">		<span class="keyword">input</span> [DW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] din;</span><br><span class="line">		<span class="keyword">output</span> [DW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] dout;</span><br><span class="line">		<span class="keyword">output</span> full,empty;</span><br><span class="line"></span><br><span class="line">		<span class="typename">reg</span> [DW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] dout;</span><br><span class="line">		<span class="typename">reg</span> [AW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] count;             <span class="comment">//4位计数器，队列中最多可以有16个16位数据</span></span><br><span class="line">		<span class="typename">reg</span> [DW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] ram [<span class="number">15</span><span class="keyword">:</span><span class="number">0</span>];       <span class="comment">//存放数据</span></span><br><span class="line">		<span class="typename">reg</span> [AW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">0</span>]  raddr,waddr;       <span class="comment">//读取位置，写入位置</span></span><br><span class="line">		<span class="typename">wire</span> full;</span><br><span class="line">		<span class="typename">wire</span> empty;</span><br><span class="line">		</span><br><span class="line">		<span class="comment">//写地址</span></span><br><span class="line">		<span class="keyword">always</span><span class="keyword">@</span>(<span class="keyword">posedge</span> clock <span class="keyword">or</span> <span class="keyword">negedge</span> reset) <span class="keyword">begin</span></span><br><span class="line">			<span class="keyword">if</span>(<span class="keyword">!</span>reset) <span class="keyword">begin</span></span><br><span class="line">				waddr <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="number">0</span>;</span><br><span class="line">				<span class="keyword">end</span></span><br><span class="line">			<span class="keyword">else</span>  <span class="keyword">begin</span></span><br><span class="line">				<span class="keyword">if</span>(wr) <span class="keyword">begin</span> </span><br><span class="line">				waddr <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK (waddr<span class="keyword">=</span><span class="keyword">=</span><span class="number">15</span>)?<span class="number">0</span><span class="keyword">:</span>waddr<span class="keyword">+</span><span class="number">1'b1</span>;</span><br><span class="line">				<span class="keyword">end</span></span><br><span class="line">			<span class="keyword">end</span></span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">		<span class="comment">//读地址</span></span><br><span class="line">		<span class="keyword">always</span><span class="keyword">@</span>(<span class="keyword">posedge</span> clock <span class="keyword">or</span> <span class="keyword">negedge</span> reset) <span class="keyword">begin</span></span><br><span class="line">			<span class="keyword">if</span>(<span class="keyword">!</span>reset) <span class="keyword">begin</span></span><br><span class="line">				raddr <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="number">0</span>;</span><br><span class="line">				<span class="keyword">end</span></span><br><span class="line">			<span class="keyword">else</span>  <span class="keyword">begin</span></span><br><span class="line">				<span class="keyword">if</span>(rd) <span class="keyword">begin</span></span><br><span class="line">				raddr <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK (raddr<span class="keyword">=</span><span class="keyword">=</span><span class="number">15</span>)?<span class="number">0</span><span class="keyword">:</span>raddr<span class="keyword">+</span><span class="number">1'b1</span>;</span><br><span class="line">				<span class="keyword">end</span></span><br><span class="line">			<span class="keyword">end</span></span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">		<span class="comment">//count的计算</span></span><br><span class="line">		<span class="keyword">always</span> <span class="keyword">@</span> (<span class="keyword">posedge</span> clock <span class="keyword">or</span> <span class="keyword">negedge</span> reset) <span class="keyword">begin</span></span><br><span class="line">			<span class="keyword">if</span>(<span class="keyword">!</span>reset) </span><br><span class="line">				count <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="number">0</span>;</span><br><span class="line">			<span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">				<span class="keyword">case</span>(<span class="keyword">&#123;</span>wr,rd<span class="keyword">&#125;</span>)</span><br><span class="line">					<span class="number">2'b10</span><span class="keyword">:</span> count <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK count <span class="keyword">+</span> <span class="number">1'b1</span>;</span><br><span class="line">					<span class="number">2'b01</span><span class="keyword">:</span> count <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK count <span class="keyword">-</span> <span class="number">1'b1</span>; </span><br><span class="line">					<span class="keyword">default</span><span class="keyword">:</span> count <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK count ;</span><br><span class="line">				<span class="keyword">endcase</span></span><br><span class="line">			<span class="keyword">end</span></span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">		<span class="comment">//写数据</span></span><br><span class="line">		<span class="keyword">always</span> <span class="keyword">@</span>(<span class="keyword">posedge</span> clock) <span class="keyword">begin</span></span><br><span class="line">			<span class="keyword">if</span>(wr) ram[waddr] <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK din;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">		<span class="comment">//读数据</span></span><br><span class="line">		<span class="keyword">always</span> <span class="keyword">@</span>(<span class="keyword">posedge</span> clock) <span class="keyword">begin</span></span><br><span class="line">			<span class="keyword">if</span>(rd) dout <span class="keyword">&lt;</span><span class="keyword">=</span>  <span class="keyword">#</span>TICK ram[raddr];</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">		<span class="comment">//满空标志位</span></span><br><span class="line">		<span class="keyword">assign</span> full <span class="keyword">=</span> (count <span class="keyword">=</span><span class="keyword">=</span> <span class="number">15</span>) ;</span><br><span class="line">		<span class="keyword">assign</span> empty <span class="keyword">=</span> (count <span class="keyword">=</span><span class="keyword">=</span> <span class="number">0</span>) ;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></p>
<p>我的异步fifo代码如下：<br><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> fifo_async(</span><br><span class="line">	wclk,wrst,din,full,wr,</span><br><span class="line">	rclk,rrst,dout,empty,rd			</span><br><span class="line">);</span><br><span class="line">	<span class="keyword">parameter</span> DW <span class="keyword">=</span> <span class="number">8</span>,AW<span class="keyword">=</span><span class="number">4</span>;</span><br><span class="line">	<span class="keyword">parameter</span> TICK <span class="keyword">=</span><span class="number">1</span>;</span><br><span class="line">	<span class="comment">//写</span></span><br><span class="line">	<span class="keyword">input</span> wclk,wrst,wr;</span><br><span class="line">	<span class="keyword">input</span> [DW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] din;</span><br><span class="line">	<span class="keyword">output</span> full;</span><br><span class="line">	<span class="comment">//读</span></span><br><span class="line">	<span class="keyword">input</span> rclk,rrst,rd;</span><br><span class="line">	<span class="keyword">output</span> [DW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] dout;</span><br><span class="line">	<span class="keyword">output</span> empty;</span><br><span class="line">	<span class="typename">reg</span> [DW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] dout;</span><br><span class="line">	<span class="comment">//读写地址</span></span><br><span class="line">	<span class="typename">reg</span>[AW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] waddr;</span><br><span class="line">	<span class="typename">reg</span>[AW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] raddr;</span><br><span class="line">	<span class="comment">//ram</span></span><br><span class="line">	<span class="typename">reg</span> [DW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] ram [<span class="number">15</span><span class="keyword">:</span><span class="number">0</span>];</span><br><span class="line">	<span class="comment">/*在检测“满”或“空”状态之前，需要将指针同步到其它时钟域时，使用格雷码，可以降低同步过程中亚稳态出现的概率*/</span></span><br><span class="line">	<span class="comment">//读写地址----格雷</span></span><br><span class="line">	<span class="typename">wire</span> [AW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] waddr_gray  <span class="keyword">=</span> <span class="keyword">&#123;</span><span class="number">1'b0</span>,waddr[AW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">1</span>]<span class="keyword">&#125;</span> <span class="keyword">^</span> waddr[AW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">0</span>];</span><br><span class="line">	<span class="typename">wire</span> [AW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] raddr_gray  <span class="keyword">=</span> <span class="keyword">&#123;</span><span class="number">1'b0</span>,raddr[AW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">1</span>]<span class="keyword">&#125;</span> <span class="keyword">^</span> raddr[AW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">0</span>];</span><br><span class="line">	<span class="comment">//写</span></span><br><span class="line">	<span class="keyword">always</span> <span class="keyword">@</span>(<span class="keyword">posedge</span> wclk <span class="keyword">or</span> <span class="keyword">negedge</span> wrst) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(<span class="keyword">!</span>wrst)</span><br><span class="line">			waddr <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="number">0</span>;</span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">			<span class="keyword">if</span>(wr) waddr <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK (waddr <span class="keyword">=</span><span class="keyword">=</span> <span class="number">15</span>)?<span class="number">0</span><span class="keyword">:</span>waddr<span class="keyword">+</span><span class="number">1</span>;</span><br><span class="line">		     <span class="keyword">end</span></span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	<span class="comment">//full判断</span></span><br><span class="line">	<span class="typename">reg</span> [AW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] raddr_next_gray;</span><br><span class="line">	<span class="typename">wire</span> [AW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] raddr_next <span class="keyword">=</span> raddr <span class="keyword">+</span><span class="number">1</span>;</span><br><span class="line">	<span class="keyword">always</span><span class="keyword">@</span>(<span class="keyword">posedge</span> wclk <span class="keyword">or</span> <span class="keyword">negedge</span> wrst) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(<span class="keyword">!</span>wrst)</span><br><span class="line">			raddr_next_gray <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="number">0</span>;</span><br><span class="line">		<span class="keyword">else</span></span><br><span class="line">			raddr_next_gray <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK raddr_next <span class="keyword">^</span> (raddr_next<span class="keyword">&gt;</span><span class="keyword">&gt;</span><span class="number">1</span>) ;  </span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">assign</span> full<span class="keyword">=</span> (raddr_next_gray <span class="keyword">=</span><span class="keyword">=</span> waddr_gray) <span class="keyword">&amp;</span><span class="keyword">&amp;</span> (wr) <span class="keyword">&amp;</span><span class="keyword">&amp;</span> (<span class="keyword">~</span>rd) ;</span><br><span class="line">	</span><br><span class="line">	<span class="comment">//读</span></span><br><span class="line">	<span class="keyword">always</span> <span class="keyword">@</span>(<span class="keyword">posedge</span> rclk <span class="keyword">or</span> <span class="keyword">negedge</span> rrst) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(<span class="keyword">!</span>rrst)</span><br><span class="line">			raddr<span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="number">0</span>;</span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">			<span class="keyword">if</span>(rd) raddr <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK (raddr <span class="keyword">=</span><span class="keyword">=</span><span class="number">15</span>)?<span class="number">0</span><span class="keyword">:</span>raddr<span class="keyword">+</span><span class="number">1</span> ;	</span><br><span class="line">			 <span class="keyword">end</span></span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	<span class="comment">//empty判断</span></span><br><span class="line">	<span class="typename">wire</span> [AW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] waddr_next <span class="keyword">=</span> waddr <span class="keyword">+</span><span class="number">1</span>; </span><br><span class="line">	<span class="typename">reg</span> [AW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] waddr_next_gray;</span><br><span class="line">	<span class="keyword">always</span><span class="keyword">@</span>(<span class="keyword">posedge</span> rclk <span class="keyword">or</span> <span class="keyword">negedge</span> rrst) <span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">if</span>(<span class="keyword">!</span>wrst)</span><br><span class="line">			waddr_next_gray <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="number">0</span>;</span><br><span class="line">	<span class="keyword">else</span></span><br><span class="line">			waddr_next_gray <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK waddr_next <span class="keyword">^</span> (waddr_next<span class="keyword">&gt;</span><span class="keyword">&gt;</span><span class="number">1</span>) ;  </span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">assign</span> empty <span class="keyword">=</span> (waddr_next_gray <span class="keyword">=</span><span class="keyword">=</span> raddr_gray) <span class="keyword">&amp;</span><span class="keyword">&amp;</span> (rd) <span class="keyword">&amp;</span><span class="keyword">&amp;</span> (<span class="keyword">~</span>wr) ;</span><br><span class="line">	</span><br><span class="line">	<span class="comment">//写</span></span><br><span class="line">	<span class="keyword">always</span> <span class="keyword">@</span>(<span class="keyword">posedge</span> wclk) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(wr) ram[waddr] <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK din;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	<span class="comment">//读</span></span><br><span class="line">	<span class="keyword">always</span> <span class="keyword">@</span>(<span class="keyword">posedge</span> rclk) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(rd) dout <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK ram[raddr];</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></p>
<p>我的第二个异步fifo代码如下：<br><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> fifo_async(</span><br><span class="line">	wclk,wrst,din,full,wr,</span><br><span class="line">	rclk,rrst,dout,empty,rd			</span><br><span class="line">);</span><br><span class="line">	<span class="keyword">parameter</span> DW <span class="keyword">=</span> <span class="number">8</span>,AW<span class="keyword">=</span><span class="number">4</span>;</span><br><span class="line">	<span class="keyword">parameter</span> TICK <span class="keyword">=</span><span class="number">1</span>;</span><br><span class="line">	<span class="comment">//写</span></span><br><span class="line">	<span class="keyword">input</span> wclk,wrst,wr;</span><br><span class="line">	<span class="keyword">input</span> [DW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] din;</span><br><span class="line">	<span class="keyword">output</span> full;</span><br><span class="line">	<span class="comment">//读</span></span><br><span class="line">	<span class="keyword">input</span> rclk,rrst,rd;</span><br><span class="line">	<span class="keyword">output</span> [DW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] dout;</span><br><span class="line">	<span class="keyword">output</span> empty;</span><br><span class="line">	<span class="typename">reg</span> [DW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] dout;</span><br><span class="line">	<span class="comment">//读写地址</span></span><br><span class="line">	<span class="typename">reg</span>[AW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] waddr;</span><br><span class="line">	<span class="typename">reg</span>[AW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] raddr;</span><br><span class="line">	<span class="comment">//ram</span></span><br><span class="line">	<span class="typename">reg</span> [DW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] ram [<span class="number">15</span><span class="keyword">:</span><span class="number">0</span>];</span><br><span class="line">															<span class="comment">/*在检测"满"或"空"状态之前，需要将指针同步到其它时钟域时，*/</span></span><br><span class="line">															<span class="comment">/*使用格雷码，可以降低同步过程中亚稳态出现的概率*/</span></span><br><span class="line">															<span class="comment">//读写地址----格雷</span></span><br><span class="line">	<span class="typename">wire</span> [AW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] waddr_gray  <span class="keyword">=</span> <span class="keyword">&#123;</span><span class="number">1'b0</span>,waddr[AW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">1</span>]<span class="keyword">&#125;</span> <span class="keyword">^</span> waddr[AW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">0</span>];</span><br><span class="line">	<span class="typename">wire</span> [AW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] raddr_gray  <span class="keyword">=</span> <span class="keyword">&#123;</span><span class="number">1'b0</span>,raddr[AW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">1</span>]<span class="keyword">&#125;</span> <span class="keyword">^</span> raddr[AW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">0</span>];</span><br><span class="line">															<span class="comment">//读写地址----格雷   --第二种写法、本质一样</span></span><br><span class="line">															<span class="comment">//wire [AW-1:0] waddr_gray  = (waddr&gt;&gt;1) ^ waddr[DW-1:0];</span></span><br><span class="line">															<span class="comment">//wire [AW-1:0] raddr_gray  = (raddr&gt;&gt;1) ^ raddr[DW-1:0];</span></span><br><span class="line">															</span><br><span class="line">	<span class="comment">//写</span></span><br><span class="line">	<span class="keyword">always</span> <span class="keyword">@</span>(<span class="keyword">posedge</span> wclk <span class="keyword">or</span> <span class="keyword">negedge</span> wrst) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(<span class="keyword">!</span>wrst)</span><br><span class="line">			waddr <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="number">0</span>;</span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">			<span class="keyword">if</span>(wr) waddr <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK (waddr <span class="keyword">=</span><span class="keyword">=</span> <span class="number">15</span>)?<span class="number">0</span><span class="keyword">:</span>waddr<span class="keyword">+</span><span class="number">1</span>;</span><br><span class="line">		     <span class="keyword">end</span></span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	<span class="comment">//full判断</span></span><br><span class="line">	<span class="typename">wire</span> [AW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] waddr_next <span class="keyword">=</span> waddr <span class="keyword">+</span> <span class="number">1</span>;</span><br><span class="line"> 	<span class="typename">reg</span> [AW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] raddr_gray_d1,raddr_gray_d2;  <span class="comment">//raddr_gray_d1指raddr在wclk下延時一個時鐘，raddr_gray_d2指raddr在wclk下延時兩個時鐘。----&gt;用來消除亚稳态</span></span><br><span class="line">	<span class="keyword">always</span><span class="keyword">@</span>(<span class="keyword">posedge</span> wclk <span class="keyword">or</span> <span class="keyword">negedge</span> wrst) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(<span class="keyword">!</span>wrst)</span><br><span class="line">			raddr_gray_d1 <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="number">0</span>;</span><br><span class="line">		<span class="keyword">else</span></span><br><span class="line">			raddr_gray_d1 <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK raddr_gray ;  </span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">always</span><span class="keyword">@</span>(<span class="keyword">posedge</span> wclk <span class="keyword">or</span> <span class="keyword">negedge</span> wrst) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(<span class="keyword">!</span>wrst)</span><br><span class="line">			raddr_gray_d2 <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="number">0</span>;</span><br><span class="line">		<span class="keyword">else</span></span><br><span class="line">			raddr_gray_d2 <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK raddr_gray_d1 ;  </span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	<span class="typename">wire</span> [AW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] waddr_next_gray <span class="keyword">=</span> (waddr_next <span class="keyword">&gt;</span><span class="keyword">&gt;</span> <span class="number">1</span>) <span class="keyword">^</span> waddr_next;</span><br><span class="line">	<span class="keyword">assign</span> full<span class="keyword">=</span> (waddr_next_gray <span class="keyword">=</span><span class="keyword">=</span> raddr_gray_d2) <span class="keyword">&amp;</span><span class="keyword">&amp;</span> (wr) <span class="keyword">&amp;</span><span class="keyword">&amp;</span> (<span class="keyword">~</span>rd) ;</span><br><span class="line"></span><br><span class="line">	<span class="comment">//读</span></span><br><span class="line">	<span class="typename">wire</span> [AW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] raddr_next <span class="keyword">=</span> raddr<span class="keyword">+</span><span class="number">1</span> ;</span><br><span class="line">	<span class="typename">reg</span> [AW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] waddr_gray_d1,waddr_gray_d2; </span><br><span class="line">	<span class="keyword">always</span> <span class="keyword">@</span>(<span class="keyword">posedge</span> rclk <span class="keyword">or</span> <span class="keyword">negedge</span> rrst) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(<span class="keyword">!</span>rrst)</span><br><span class="line">			raddr<span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="number">0</span>;</span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">begin</span> </span><br><span class="line">			<span class="keyword">if</span>(rd) raddr <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK (raddr <span class="keyword">=</span><span class="keyword">=</span><span class="number">15</span>)?<span class="number">0</span><span class="keyword">:</span>raddr<span class="keyword">+</span><span class="number">1</span> ;	</span><br><span class="line">			 <span class="keyword">end</span></span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	<span class="comment">//empty判断</span></span><br><span class="line">	<span class="keyword">always</span><span class="keyword">@</span>(<span class="keyword">posedge</span> rclk <span class="keyword">or</span> <span class="keyword">negedge</span> rrst) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(<span class="keyword">!</span>rrst)</span><br><span class="line">			waddr_gray_d1 <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="number">0</span>;</span><br><span class="line">		<span class="keyword">else</span></span><br><span class="line">			waddr_gray_d1 <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK waddr_gray ;  </span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">always</span><span class="keyword">@</span>(<span class="keyword">posedge</span> rclk <span class="keyword">or</span> <span class="keyword">negedge</span> rrst) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(<span class="keyword">!</span>rrst)</span><br><span class="line">			waddr_gray_d2 <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="number">0</span>;</span><br><span class="line">		<span class="keyword">else</span></span><br><span class="line">			waddr_gray_d2 <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK waddr_gray_d1 ;  </span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	<span class="typename">wire</span> [AW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] raddr_next_gray <span class="keyword">=</span> (raddr_next <span class="keyword">&gt;</span><span class="keyword">&gt;</span> <span class="number">1</span>) <span class="keyword">^</span> raddr_next;</span><br><span class="line">	<span class="keyword">assign</span> empty <span class="keyword">=</span> (raddr_next_gray <span class="keyword">=</span><span class="keyword">=</span> waddr_gray_d2) <span class="keyword">&amp;</span><span class="keyword">&amp;</span> (rd) <span class="keyword">&amp;</span><span class="keyword">&amp;</span> (<span class="keyword">~</span>wr) ;</span><br><span class="line">	</span><br><span class="line">	<span class="comment">//ram操作</span></span><br><span class="line">	<span class="keyword">always</span> <span class="keyword">@</span>(<span class="keyword">posedge</span> wclk) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(wr) ram[waddr] <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK din;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">always</span> <span class="keyword">@</span>(<span class="keyword">posedge</span> rclk) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(rd) dout <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK ram[raddr];</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></p>
<p>我的UART代码如下：<br><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br><span class="line">176</span><br><span class="line">177</span><br><span class="line">178</span><br><span class="line">179</span><br><span class="line">180</span><br><span class="line">181</span><br><span class="line">182</span><br><span class="line">183</span><br><span class="line">184</span><br><span class="line">185</span><br><span class="line">186</span><br><span class="line">187</span><br><span class="line">188</span><br><span class="line">189</span><br><span class="line">190</span><br><span class="line">191</span><br><span class="line">192</span><br><span class="line">193</span><br><span class="line">194</span><br><span class="line">195</span><br><span class="line">196</span><br><span class="line">197</span><br><span class="line">198</span><br><span class="line">199</span><br><span class="line">200</span><br><span class="line">201</span><br><span class="line">202</span><br><span class="line">203</span><br><span class="line">204</span><br><span class="line">205</span><br><span class="line">206</span><br><span class="line">207</span><br><span class="line">208</span><br><span class="line">209</span><br><span class="line">210</span><br><span class="line">211</span><br><span class="line">212</span><br><span class="line">213</span><br><span class="line">214</span><br><span class="line">215</span><br><span class="line">216</span><br><span class="line">217</span><br><span class="line">218</span><br><span class="line">219</span><br><span class="line">220</span><br><span class="line">221</span><br><span class="line">222</span><br><span class="line">223</span><br><span class="line">224</span><br><span class="line">225</span><br><span class="line">226</span><br><span class="line">227</span><br><span class="line">228</span><br><span class="line">229</span><br><span class="line">230</span><br><span class="line">231</span><br><span class="line">232</span><br><span class="line">233</span><br><span class="line">234</span><br><span class="line">235</span><br><span class="line">236</span><br><span class="line">237</span><br><span class="line">238</span><br><span class="line">239</span><br><span class="line">240</span><br><span class="line">241</span><br><span class="line">242</span><br><span class="line">243</span><br><span class="line">244</span><br><span class="line">245</span><br><span class="line">246</span><br><span class="line">247</span><br><span class="line">248</span><br><span class="line">249</span><br><span class="line">250</span><br><span class="line">251</span><br><span class="line">252</span><br><span class="line">253</span><br><span class="line">254</span><br><span class="line">255</span><br><span class="line">256</span><br><span class="line">257</span><br><span class="line">258</span><br><span class="line">259</span><br><span class="line">260</span><br><span class="line">261</span><br><span class="line">262</span><br><span class="line">263</span><br><span class="line">264</span><br><span class="line">265</span><br><span class="line">266</span><br><span class="line">267</span><br><span class="line">268</span><br><span class="line">269</span><br><span class="line">270</span><br><span class="line">271</span><br><span class="line">272</span><br><span class="line">273</span><br><span class="line">274</span><br><span class="line">275</span><br><span class="line">276</span><br><span class="line">277</span><br><span class="line">278</span><br><span class="line">279</span><br><span class="line">280</span><br><span class="line">281</span><br><span class="line">282</span><br><span class="line">283</span><br><span class="line">284</span><br><span class="line">285</span><br><span class="line">286</span><br><span class="line">287</span><br><span class="line">288</span><br><span class="line">289</span><br><span class="line">290</span><br><span class="line">291</span><br><span class="line">292</span><br><span class="line">293</span><br><span class="line">294</span><br><span class="line">295</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">`</span><span class="keyword">timescale</span> <span class="number">1</span>ns <span class="keyword">/</span> <span class="number">1</span>ps</span><br><span class="line"><span class="keyword">module</span> uart(	</span><br><span class="line">   <span class="comment">//时钟与复位</span></span><br><span class="line">	clk_rx,clk_tx,rstb_rx,rstb_tx,</span><br><span class="line">	din,tx_start,	</span><br><span class="line">	data_width,parity,stop_bit,		   <span class="comment">//数据位宽，校验，停止位   ----收、发模块 同样值</span></span><br><span class="line">	dout,rd_data</span><br><span class="line">    );</span><br><span class="line">	<span class="keyword">parameter</span> DW <span class="keyword">=</span> <span class="number">12</span>;</span><br><span class="line">	<span class="keyword">input</span>  clk_rx,clk_tx;</span><br><span class="line">	<span class="keyword">input</span>  rstb_rx,rstb_tx;</span><br><span class="line"></span><br><span class="line">	<span class="keyword">output</span> rd_data;</span><br><span class="line">	<span class="keyword">output</span> dout;</span><br><span class="line">	<span class="keyword">input</span>  [DW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] din;</span><br><span class="line">	<span class="keyword">input</span>  tx_start;</span><br><span class="line">	<span class="keyword">input</span>  [<span class="number">3</span><span class="keyword">:</span><span class="number">0</span>] data_width;           <span class="comment">//5 | 6 | 7 | 8   	数据位宽</span></span><br><span class="line">	<span class="keyword">input</span>  [<span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] parity;               							<span class="comment">//校验</span></span><br><span class="line">	<span class="keyword">input</span>  [<span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] stop_bit;             <span class="comment">//1 or 2   			停止位</span></span><br><span class="line">	</span><br><span class="line">	<span class="typename">wire</span>   [DW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] dout;</span><br><span class="line">	<span class="typename">wire</span> data_line; 						  <span class="comment">//连接收、发模块</span></span><br><span class="line">	</span><br><span class="line">	uart_tx tx(</span><br><span class="line">		<span class="typename">.clk_tx</span>(clk_tx),</span><br><span class="line">		<span class="typename">.rstb_tx</span>(rstb_tx),</span><br><span class="line">		<span class="typename">.tx_din</span>(din),</span><br><span class="line">		<span class="typename">.tx_start</span>(tx_start),</span><br><span class="line">		<span class="typename">.data_width</span>(data_width),</span><br><span class="line">		<span class="typename">.parity</span>(parity),</span><br><span class="line">		<span class="typename">.stop_bit</span>(stop_bit),</span><br><span class="line">		<span class="typename">.tx_dout</span>(data_line)</span><br><span class="line">	);</span><br><span class="line">	uart_rx rx(</span><br><span class="line">		<span class="typename">.clk_rx</span>(clk_rx),</span><br><span class="line">		<span class="typename">.rstb_rx</span>(rstb_rx),</span><br><span class="line">		<span class="typename">.rx_in</span>(data_line),</span><br><span class="line">		<span class="typename">.data_width</span>(data_width),</span><br><span class="line">		<span class="typename">.parity</span>(parity),</span><br><span class="line">		<span class="typename">.stop_bit</span>(stop_bit),</span><br><span class="line">		<span class="typename">.rx_data_en</span>(rd_data),</span><br><span class="line">		<span class="typename">.rx_out</span>(dout)</span><br><span class="line">	);</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> uart_rx(</span><br><span class="line">    <span class="comment">//input</span></span><br><span class="line">	clk_rx,rstb_rx,rx_in,</span><br><span class="line">	 <span class="comment">//input</span></span><br><span class="line">	 data_width,parity,stop_bit, <span class="comment">//数据位宽，校验，停止位</span></span><br><span class="line">	 <span class="comment">//output</span></span><br><span class="line">	rx_data_en,rx_out</span><br><span class="line">    );</span><br><span class="line">	<span class="keyword">parameter</span> DW <span class="keyword">=</span> <span class="number">12</span>;</span><br><span class="line">	<span class="keyword">parameter</span> TICK <span class="keyword">=</span> <span class="number">1</span>;</span><br><span class="line">	<span class="keyword">input</span>  clk_rx,rstb_rx,rx_in;</span><br><span class="line">	<span class="keyword">input</span>  [<span class="number">3</span><span class="keyword">:</span><span class="number">0</span>] data_width;           <span class="comment">//5 | 6 | 7 | 8   	数据位宽</span></span><br><span class="line">	<span class="keyword">input</span>  [<span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] parity;               							<span class="comment">//校验</span></span><br><span class="line">	<span class="keyword">input</span>  [<span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] stop_bit;             <span class="comment">//1 or 2   			停止位</span></span><br><span class="line">	<span class="keyword">output</span> rx_out,rx_data_en;</span><br><span class="line">	<span class="typename">wire</span> [DW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] rx_out;</span><br><span class="line">	<span class="typename">reg</span> rx_data_en;</span><br><span class="line">	</span><br><span class="line">	<span class="comment">//计数分频</span></span><br><span class="line">	<span class="typename">reg</span> [<span class="number">7</span><span class="keyword">:</span><span class="number">0</span>] cnt;</span><br><span class="line">	<span class="typename">reg</span> [<span class="number">3</span><span class="keyword">:</span><span class="number">0</span>] cnt_to_sample;</span><br><span class="line"></span><br><span class="line">	<span class="typename">reg</span> flag_start_cnt;</span><br><span class="line">	<span class="keyword">always</span> <span class="keyword">@</span>(<span class="keyword">posedge</span> clk_rx <span class="keyword">or</span> <span class="keyword">negedge</span> rstb_rx) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(<span class="keyword">!</span>rstb_rx)<span class="keyword">begin</span></span><br><span class="line">			cnt_to_sample <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="number">4'b0000</span>; </span><br><span class="line">			flag_start_cnt<span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="number">0</span>;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">		<span class="keyword">else</span> 	<span class="keyword">begin</span></span><br><span class="line">			<span class="keyword">if</span>(flag_start_cnt) <span class="keyword">begin</span></span><br><span class="line">				<span class="keyword">if</span>(cnt_to_sample <span class="keyword">!</span><span class="keyword">=</span> <span class="number">4'b1111</span>)</span><br><span class="line">					cnt_to_sample <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK cnt_to_sample <span class="keyword">+</span> <span class="number">1'b1</span>;</span><br><span class="line">				<span class="keyword">else</span> </span><br><span class="line">					cnt_to_sample <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="number">4'b0000</span>;</span><br><span class="line">			<span class="keyword">end</span></span><br><span class="line">			<span class="keyword">else</span></span><br><span class="line">				cnt_to_sample <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="number">4'b0000</span>;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">	<span class="typename">wire</span> sample <span class="keyword">=</span> (cnt_to_sample <span class="keyword">=</span><span class="keyword">=</span> <span class="number">4'b0111</span>);</span><br><span class="line">	</span><br><span class="line">	<span class="comment">//状态机</span></span><br><span class="line">	localparam [<span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] </span><br><span class="line">		idle  <span class="keyword">=</span> <span class="number">2'b00</span>,  <span class="comment">//空闲</span></span><br><span class="line">		start <span class="keyword">=</span> <span class="number">2'b01</span>,</span><br><span class="line">		data  <span class="keyword">=</span> <span class="number">2'b10</span>,</span><br><span class="line">		stop  <span class="keyword">=</span> <span class="number">2'b11</span>;</span><br><span class="line">	<span class="typename">reg</span>  [<span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] state;  <span class="comment">//状态</span></span><br><span class="line">	<span class="typename">reg</span>  [<span class="number">3</span><span class="keyword">:</span><span class="number">0</span>] pos;    <span class="comment">//标志发送到第几个</span></span><br><span class="line">	<span class="typename">reg</span>  [DW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] data_reg; <span class="comment">//暂时存储数据寄存器</span></span><br><span class="line">	<span class="typename">reg</span>  [DW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] data_reg2;</span><br><span class="line">	<span class="typename">reg</span>  [<span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] pa_st;             <span class="comment">//校验与停止位pos</span></span><br><span class="line">	<span class="typename">reg</span>  [<span class="number">2</span><span class="keyword">:</span><span class="number">0</span>] reg_ps;            <span class="comment">//存储校验与停止位</span></span><br><span class="line">	<span class="keyword">always</span><span class="keyword">@</span>(<span class="keyword">posedge</span> clk_rx <span class="keyword">or</span> <span class="keyword">negedge</span> rstb_rx)<span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(<span class="keyword">!</span>rstb_rx)<span class="keyword">begin</span></span><br><span class="line">			pos       <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="number">4'b0000</span>;</span><br><span class="line">			data_reg  <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="number">12'b0000</span>_0000_0000;</span><br><span class="line">			rx_data_en<span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="number">1'b0</span>;</span><br><span class="line">			reg_ps    <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="number">3'b000</span>;</span><br><span class="line">			data_reg2 <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="number">12'b0000</span>_0000_0000;</span><br><span class="line">			pa_st     <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="number">2'b00</span>;</span><br><span class="line">			state     <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="number">2'b00</span>;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">		<span class="keyword">case</span>(state)</span><br><span class="line">			idle<span class="keyword">:</span><span class="keyword">begin</span></span><br><span class="line">				reg_ps   <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="number">3'b000</span>;</span><br><span class="line">				data_reg <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="number">12'b0000</span>_0000_0000;</span><br><span class="line">    		   state    <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK start;</span><br><span class="line">				<span class="keyword">if</span>(rx_in)</span><br><span class="line">					flag_start_cnt <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="number">0</span>;</span><br><span class="line">					<span class="comment">//cnt_to_sample &lt;= #TICK 4'b0000;</span></span><br><span class="line">			<span class="keyword">end</span></span><br><span class="line">			start<span class="keyword">:</span><span class="keyword">begin</span></span><br><span class="line">					<span class="keyword">if</span>(<span class="keyword">~</span>rx_in) <span class="keyword">begin</span></span><br><span class="line">						flag_start_cnt <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="number">1</span>;</span><br><span class="line"> 					<span class="keyword">end</span></span><br><span class="line">			    	<span class="keyword">if</span>(sample<span class="comment">/*cnt == 8'b0011_0001*/</span>)<span class="keyword">begin</span></span><br><span class="line">					   state       	<span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK data;</span><br><span class="line">				   <span class="keyword">end</span></span><br><span class="line">			<span class="keyword">end</span></span><br><span class="line">			data<span class="keyword">:</span></span><br><span class="line">				<span class="keyword">if</span>(sample<span class="comment">/*cnt == 8'b0011_0001*/</span>)<span class="keyword">begin</span></span><br><span class="line">					<span class="keyword">if</span>(pos <span class="keyword">!</span><span class="keyword">=</span> data_width<span class="comment">/*+stop_bit+1*/</span>)<span class="keyword">begin</span>    			 <span class="comment">//stop_bit +1 停止位与校验位</span></span><br><span class="line">						data_reg  <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="keyword">&#123;</span>rx_in,data_reg[DW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">1</span>]<span class="keyword">&#125;</span>;</span><br><span class="line">						pos       <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK pos <span class="keyword">+</span> <span class="number">1'b1</span>;</span><br><span class="line">						data_reg2 <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="number">12'b0000</span>_0000_0000; </span><br><span class="line">						rx_data_en<span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="number">1'b0</span>;</span><br><span class="line">						pa_st     <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK stop_bit;</span><br><span class="line">					<span class="keyword">end</span></span><br><span class="line">					<span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">						pos       <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="number">4'b0000</span>;</span><br><span class="line">						state     <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK stop;	</span><br><span class="line">						data_reg2 <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK data_reg;</span><br><span class="line">						rx_data_en<span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="number">1'b1</span>;</span><br><span class="line">					<span class="keyword">end</span></span><br><span class="line">				<span class="keyword">end</span></span><br><span class="line">			stop<span class="keyword">:</span><span class="keyword">begin</span></span><br><span class="line">				<span class="keyword">if</span>(pa_st <span class="keyword">=</span><span class="keyword">=</span> stop_bit)<span class="keyword">begin</span>  </span><br><span class="line">					reg_ps <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK<span class="keyword">&#123;</span>rx_in,reg_ps[<span class="number">2</span><span class="keyword">:</span><span class="number">1</span>]<span class="keyword">&#125;</span>;</span><br><span class="line">					pa_st  <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK pa_st <span class="keyword">-</span> <span class="number">1'b1</span>;</span><br><span class="line">				<span class="keyword">end</span></span><br><span class="line">				</span><br><span class="line">				<span class="keyword">if</span>(sample<span class="comment">/*cnt == 8'b0011_0001*/</span>)<span class="keyword">begin</span></span><br><span class="line">					<span class="keyword">if</span>(pa_st <span class="keyword">!</span><span class="keyword">=</span> <span class="number">2'b00</span>)<span class="keyword">begin</span></span><br><span class="line">						reg_ps <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK<span class="keyword">&#123;</span>rx_in,reg_ps[<span class="number">2</span><span class="keyword">:</span><span class="number">1</span>]<span class="keyword">&#125;</span>;   <span class="comment">//校验与停止位 -&gt; 保存在reg_ps</span></span><br><span class="line">						pa_st  <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK pa_st <span class="keyword">-</span> <span class="number">1'b1</span>;</span><br><span class="line">					<span class="keyword">end</span>	</span><br><span class="line">					<span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">						reg_ps <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK<span class="keyword">&#123;</span>rx_in,reg_ps[<span class="number">2</span><span class="keyword">:</span><span class="number">1</span>]<span class="keyword">&#125;</span>;</span><br><span class="line">						pa_st  <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK stop_bit;</span><br><span class="line">						<span class="keyword">if</span>(rx_in)</span><br><span class="line">							state <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK idle;</span><br><span class="line">					<span class="keyword">end</span>		</span><br><span class="line">					<span class="keyword">if</span>(rx_in)</span><br><span class="line">						state <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK idle;</span><br><span class="line">				<span class="keyword">end</span>		</span><br><span class="line">			 <span class="keyword">end</span></span><br><span class="line">			<span class="keyword">default</span><span class="keyword">:</span>state <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK idle;</span><br><span class="line">		<span class="keyword">endcase</span></span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">assign</span> rx_out <span class="keyword">=</span> data_reg2;</span><br><span class="line"><span class="keyword">endmodule</span> </span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> uart_tx(</span><br><span class="line">	<span class="comment">//input</span></span><br><span class="line">	clk_tx,rstb_tx,tx_din,tx_start,</span><br><span class="line">	<span class="comment">//input</span></span><br><span class="line">	data_width,parity,stop_bit, <span class="comment">//数据位宽，校验，停止位</span></span><br><span class="line">	<span class="comment">//output</span></span><br><span class="line">	tx_dout</span><br><span class="line">    );</span><br><span class="line">	<span class="comment">//data width</span></span><br><span class="line">	<span class="keyword">parameter</span> DW <span class="keyword">=</span> <span class="number">12</span>;</span><br><span class="line">	<span class="keyword">parameter</span> TICK <span class="keyword">=</span> <span class="number">1</span>;</span><br><span class="line">	<span class="keyword">input</span> clk_tx,rstb_tx;</span><br><span class="line">	<span class="keyword">input</span>  [<span class="number">3</span><span class="keyword">:</span><span class="number">0</span>] data_width;           <span class="comment">//5 | 6 | 7 | 8   	数据位宽</span></span><br><span class="line">	<span class="keyword">input</span>  [<span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] parity;               							<span class="comment">//校验</span></span><br><span class="line">	<span class="keyword">input</span>  [<span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] stop_bit;             <span class="comment">//1 or 2   			停止位</span></span><br><span class="line">   <span class="keyword">input</span> tx_start;</span><br><span class="line">	<span class="keyword">output</span> tx_dout;</span><br><span class="line">	<span class="keyword">input</span> [DW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] tx_din;</span><br><span class="line">	<span class="typename">wire</span> tx_dout;</span><br><span class="line">	</span><br><span class="line">	</span><br><span class="line">	<span class="comment">//计数分频</span></span><br><span class="line">	<span class="typename">reg</span> [<span class="number">7</span><span class="keyword">:</span><span class="number">0</span>] cnt;</span><br><span class="line">	</span><br><span class="line">	<span class="keyword">always</span> <span class="keyword">@</span>(<span class="keyword">posedge</span> clk_tx <span class="keyword">or</span> <span class="keyword">negedge</span> rstb_tx) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(<span class="keyword">!</span>rstb_tx) <span class="keyword">begin</span></span><br><span class="line">			cnt 			   <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="number">8'b0000</span>_0000;	</span><br><span class="line">		<span class="keyword">end</span>	</span><br><span class="line">		<span class="keyword">else</span> 	<span class="keyword">begin</span></span><br><span class="line">			<span class="keyword">if</span>(cnt <span class="keyword">!</span><span class="keyword">=</span> <span class="comment">/*8'b0110_0011*/</span><span class="number">8'b0001</span>_1111)      <span class="comment">//计数到100</span></span><br><span class="line">				cnt <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK cnt <span class="keyword">+</span> <span class="number">1'b1</span>;</span><br><span class="line">			<span class="keyword">else</span> </span><br><span class="line">				cnt <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="number">8'b0000</span>_0000;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	</span><br><span class="line">	<span class="typename">wire</span> sample <span class="keyword">=</span> (cnt <span class="keyword">=</span><span class="keyword">=</span> <span class="number">8'b0001</span>_1111);</span><br><span class="line">	</span><br><span class="line">	<span class="comment">//状态机</span></span><br><span class="line">	localparam [<span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] </span><br><span class="line">		idle  <span class="keyword">=</span> <span class="number">2'b00</span>,  <span class="comment">//空闲</span></span><br><span class="line">		start <span class="keyword">=</span> <span class="number">2'b01</span>,</span><br><span class="line">		data  <span class="keyword">=</span> <span class="number">2'b10</span>,</span><br><span class="line">		stop  <span class="keyword">=</span> <span class="number">2'b11</span>;</span><br><span class="line">	<span class="typename">reg</span> [<span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] state;  <span class="comment">//状态</span></span><br><span class="line">	<span class="typename">reg</span> [<span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] state_next;</span><br><span class="line">	<span class="typename">reg</span> [<span class="number">3</span><span class="keyword">:</span><span class="number">0</span>] pos;    <span class="comment">//标志发送到第几个</span></span><br><span class="line">	<span class="typename">reg</span> [<span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] pa_st;  <span class="comment">//奇偶校验与停止位发到第几个</span></span><br><span class="line">	<span class="typename">reg</span> pa_val;</span><br><span class="line">	<span class="typename">reg</span> [DW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">0</span>] dat;</span><br><span class="line">	<span class="typename">reg</span> data_line;    <span class="comment">//正在发送的数据</span></span><br><span class="line">	<span class="keyword">always</span><span class="keyword">@</span>(<span class="keyword">posedge</span> clk_tx <span class="keyword">or</span> <span class="keyword">negedge</span> rstb_tx) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(<span class="keyword">!</span>rstb_tx) <span class="keyword">begin</span></span><br><span class="line">			pos 		<span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="number">4'b0000</span>;</span><br><span class="line">			state 	<span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK idle;</span><br><span class="line">			dat   	<span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="number">8'd0</span>;</span><br><span class="line">			pa_val	<span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="number">1'b0</span>;</span><br><span class="line">			pa_st 	<span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="number">2'b0</span>;</span><br><span class="line">			data_line<span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="number">1'b1</span>;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">		<span class="keyword">case</span>(state)</span><br><span class="line">			idle<span class="keyword">:</span></span><br><span class="line">			<span class="keyword">begin</span></span><br><span class="line">				<span class="keyword">if</span>(sample<span class="comment">/*cnt == 8'b0110_0011*/</span>) <span class="keyword">begin</span></span><br><span class="line">					<span class="keyword">if</span>(tx_start) <span class="keyword">begin</span></span><br><span class="line">						state		  <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK start;</span><br><span class="line">						dat		  <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK tx_din;</span><br><span class="line">						pa_val     <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="keyword">^</span>tx_din;</span><br><span class="line">						pa_st      <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK stop_bit;</span><br><span class="line">					<span class="comment">//end</span></span><br><span class="line">					<span class="comment">//else begin</span></span><br><span class="line">						data_line  <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="number">1'b1</span>;</span><br><span class="line">					<span class="keyword">end</span></span><br><span class="line">				<span class="keyword">end</span></span><br><span class="line">			<span class="keyword">end</span></span><br><span class="line">			start<span class="keyword">:</span></span><br><span class="line">			<span class="keyword">begin</span></span><br><span class="line">				<span class="keyword">if</span>(sample<span class="comment">/*cnt == 8'b0110_0011*/</span>) <span class="keyword">begin</span></span><br><span class="line">					state      <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK data;</span><br><span class="line">					data_line  <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="number">1'b0</span>;</span><br><span class="line">				<span class="keyword">end</span></span><br><span class="line">			<span class="keyword">end</span></span><br><span class="line">			data<span class="keyword">:</span></span><br><span class="line">				<span class="keyword">if</span>(sample<span class="comment">/*cnt == 8'b0110_0011*/</span>) <span class="keyword">begin</span></span><br><span class="line">					<span class="keyword">if</span>(pos <span class="keyword">!</span><span class="keyword">=</span> data_width)<span class="keyword">begin</span></span><br><span class="line">						dat       <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="keyword">&#123;</span><span class="number">1'b0</span>,dat[DW<span class="keyword">-</span><span class="number">1</span><span class="keyword">:</span><span class="number">1</span>]<span class="keyword">&#125;</span>;</span><br><span class="line">						data_line <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK dat[<span class="number">0</span>];</span><br><span class="line">						pos       <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK pos <span class="keyword">+</span><span class="number">1'b1</span>;</span><br><span class="line">					<span class="keyword">end</span></span><br><span class="line">					<span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">						pos 		  <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="number">4'b0000</span>;</span><br><span class="line">						state      <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK stop; </span><br><span class="line">					<span class="keyword">end</span></span><br><span class="line">				<span class="keyword">end</span></span><br><span class="line">			stop<span class="keyword">:</span></span><br><span class="line">			<span class="keyword">begin</span></span><br><span class="line">				<span class="keyword">if</span>(parity <span class="keyword">=</span><span class="keyword">=</span> <span class="number">2'b01</span> <span class="keyword">&amp;</span><span class="keyword">&amp;</span> pa_st <span class="keyword">=</span><span class="keyword">=</span> stop_bit)<span class="keyword">begin</span>  <span class="comment">//校验    </span></span><br><span class="line">					data_line <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="keyword">~</span>pa_val;</span><br><span class="line">					pa_st     <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK pa_st <span class="keyword">-</span> <span class="number">1'b1</span>;</span><br><span class="line">				<span class="keyword">end</span></span><br><span class="line">				<span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">					<span class="keyword">if</span>(pa_st <span class="keyword">=</span><span class="keyword">=</span> stop_bit) <span class="keyword">begin</span></span><br><span class="line">					data_line <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK  pa_val;</span><br><span class="line">					pa_st     <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK pa_st <span class="keyword">-</span> <span class="number">1'b1</span>;</span><br><span class="line">					<span class="keyword">end</span></span><br><span class="line">				<span class="keyword">end</span></span><br><span class="line">				</span><br><span class="line">				<span class="keyword">if</span>(sample<span class="comment">/*cnt == 8'b0110_0011*/</span>) <span class="keyword">begin</span></span><br><span class="line">					<span class="keyword">if</span>(pa_st <span class="keyword">!</span><span class="keyword">=</span> <span class="number">2'b00</span>) <span class="keyword">begin</span></span><br><span class="line">						data_line <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="number">1'b1</span>;</span><br><span class="line">						pa_st     <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK pa_st <span class="keyword">-</span> <span class="number">1'b1</span>;</span><br><span class="line">					<span class="keyword">end</span></span><br><span class="line">					<span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">						 pa_st     <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK stop_bit;</span><br><span class="line">						 data_line <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK <span class="number">1'b1</span>;</span><br><span class="line">						 state     <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK idle;</span><br><span class="line">					<span class="keyword">end</span></span><br><span class="line">				<span class="keyword">end</span></span><br><span class="line">			<span class="keyword">end</span></span><br><span class="line">			<span class="keyword">default</span><span class="keyword">:</span></span><br><span class="line">				state <span class="keyword">&lt;</span><span class="keyword">=</span> <span class="keyword">#</span>TICK idle;</span><br><span class="line">		<span class="keyword">endcase</span></span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">assign</span> tx_dout <span class="keyword">=</span> data_line;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></p>

          
        
      
    </div>

    <div>
      
    </div>

    <footer class="post-footer">
      

      

      
      
        <div class="post-eof"></div>
      
    </footer>
  </article>


    
  </section>

  
  <nav class="pagination">
    <a class="extend prev" rel="prev" href="/page/7/"><i class="fa fa-angle-left"></i></a><a class="page-number" href="/">1</a><span class="space">&hellip;</span><a class="page-number" href="/page/7/">7</a><span class="page-number current">8</span><a class="page-number" href="/page/9/">9</a><span class="space">&hellip;</span><a class="page-number" href="/page/11/">11</a><a class="extend next" rel="next" href="/page/9/"><i class="fa fa-angle-right"></i></a>
  </nav>



          </div>
          


          

        </div>
        
          
  
  <div class="sidebar-toggle">
    <div class="sidebar-toggle-line-wrap">
      <span class="sidebar-toggle-line sidebar-toggle-line-first"></span>
      <span class="sidebar-toggle-line sidebar-toggle-line-middle"></span>
      <span class="sidebar-toggle-line sidebar-toggle-line-last"></span>
    </div>
  </div>

  <aside id="sidebar" class="sidebar">
    <div class="sidebar-inner">

      

      

      <section class="site-overview sidebar-panel  sidebar-panel-active ">
        <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
          <img class="site-author-image" itemprop="image"
               src="/uploads/avatar.jpg"
               alt="EATHAN" />
          <p class="site-author-name" itemprop="name">EATHAN</p>
          <p class="site-description motion-element" itemprop="description"></p>
        </div>
        <nav class="site-state motion-element">
          <div class="site-state-item site-state-posts">
            <a href="/archives">
              <span class="site-state-item-count">32</span>
              <span class="site-state-item-name">日志</span>
            </a>
          </div>
          
          
            <div class="site-state-item site-state-categories">
              <a href="/categories">
                <span class="site-state-item-count">9</span>
                <span class="site-state-item-name">分类</span>
              </a>
            </div>
          

          
            <div class="site-state-item site-state-tags">
              <a href="/tags">
                <span class="site-state-item-count">14</span>
                <span class="site-state-item-name">标签</span>
              </a>
            </div>
          

        </nav>

        

        <div class="links-of-author motion-element">
          
            
              <span class="links-of-author-item">
                <a href="" target="_blank">
                  
                    <i class="fa fa-github"></i> GitHub
                  
                </a>
              </span>
            
              <span class="links-of-author-item">
                <a href="http://weibo.com/2017971021/profile?topnav=1&wvr=6" target="_blank">
                  
                    <i class="fa fa-weibo"></i> Weibo
                  
                </a>
              </span>
            
          
        </div>

        
        

        <div class="links-of-author motion-element">
          
            <p class="site-author-name">Links</p>
            
              <span class="links-of-author-item">
                <a href="http://braverichard.sinaapp.com/" target="_blank">Brave</a>
              </span>
            
          
        </div>

      </section>

      

    </div>
  </aside>


        
      </div>
    </main>

    <footer id="footer" class="footer">
      <div class="footer-inner">
        <div class="copyright" >
  
  &copy;  2014 - 
  <span itemprop="copyrightYear">2016</span>
  <span class="with-love">
    <i class="fa fa-heart"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">EATHAN</span>
</div>

<div class="powered-by">
  由 <a class="theme-link" href="http://hexo.io">Hexo</a> 强力驱动
</div>

<div class="theme-info">
  主题 -
  <a class="theme-link" href="https://github.com/iissnan/hexo-theme-next">
    NexT.Muse
  </a>
</div>



      </div>
    </footer>

    <div class="back-to-top">
      <i class="fa fa-arrow-up"></i>
    </div>
  </div>

  


  




<script type="text/javascript">
  if (Object.prototype.toString.call(window.Promise) !== '[object Function]') {
    window.Promise = null;
  }
</script>


  <script type="text/javascript" src="/vendors/jquery/index.js?v=2.1.3"></script>

  <script type="text/javascript" src="/vendors/fastclick/lib/fastclick.min.js?v=1.0.6"></script>

  <script type="text/javascript" src="/vendors/jquery_lazyload/jquery.lazyload.js?v=1.9.7"></script>

  <script type="text/javascript" src="/vendors/velocity/velocity.min.js"></script>

  <script type="text/javascript" src="/vendors/velocity/velocity.ui.min.js"></script>

  <script type="text/javascript" src="/vendors/fancybox/source/jquery.fancybox.pack.js"></script>


  


  <script type="text/javascript" src="/js/src/utils.js?v=0.5.0"></script>

  <script type="text/javascript" src="/js/src/motion.js?v=0.5.0"></script>



  
  

  

  


  <script type="text/javascript" src="/js/src/bootstrap.js?v=0.5.0"></script>



  



  



  
  
  

  


</body>
</html>
