/*
 * Generated by gen_legacy_defines.py
 *
 * DTS input file:
 *   stm32f4_disco.dts.pre.tmp
 *
 * Directories with bindings:
 *   $ZEPHYR_BASE/dts/bindings
 *
 * Nodes in dependency order (ordinal and path):
 *   0   /
 *   1   /aliases
 *   2   /chosen
 *   3   /memory@10000000
 *   4   /memory@20000000
 *   5   /cpus
 *   6   /cpus/cpu@0
 *   7   /gpio_keys
 *   8   /soc
 *   9   /soc/pin-controller@40020000
 *   10  /soc/rcc@40023800
 *   11  /soc/pin-controller@40020000/gpio@40020000
 *   12  /gpio_keys/button
 *   13  /leds
 *   14  /soc/pin-controller@40020000/gpio@40020c00
 *   15  /leds/led_3
 *   16  /leds/led_4
 *   17  /leds/led_5
 *   18  /leds/led_6
 *   19  /soc/interrupt-controller@e000e100
 *   20  /soc/adc@40012000
 *   21  /soc/can@40006400
 *   22  /soc/can@40006800
 *   23  /soc/ethernet@40028000
 *   24  /soc/i2c@40005400
 *   25  /soc/i2c@40005800
 *   26  /soc/i2c@40005c00
 *   27  /soc/dma@40026000
 *   28  /soc/i2s@40003800
 *   29  /soc/i2s@40003c00
 *   30  /soc/dma@40026400
 *   31  /soc/i2s@40013000
 *   32  /soc/rng@50060800
 *   33  /soc/rtc@40002800
 *   34  /soc/serial@40004400
 *   35  /soc/serial@40004800
 *   36  /soc/serial@40004c00
 *   37  /soc/serial@40005000
 *   38  /soc/serial@40011000
 *   39  /soc/serial@40011400
 *   40  /soc/spi@40003800
 *   41  /soc/spi@40003c00
 *   42  /soc/spi@40013000
 *   43  /soc/spi@40013400
 *   44  /soc/timer@e000e010
 *   45  /otghs_fs_phy
 *   46  /soc/usb@40040000
 *   47  /otgfs_phy
 *   48  /soc/usb@50000000
 *   49  /soc/watchdog@40002c00
 *   50  /soc/watchdog@40003000
 *   51  /soc/flash-controller@40023c00
 *   52  /soc/flash-controller@40023c00/flash@8000000
 *   53  /soc/pin-controller@40020000/gpio@40020400
 *   54  /soc/pin-controller@40020000/gpio@40020800
 *   55  /soc/pin-controller@40020000/gpio@40021000
 *   56  /soc/pin-controller@40020000/gpio@40021400
 *   57  /soc/pin-controller@40020000/gpio@40021800
 *   58  /soc/pin-controller@40020000/gpio@40021c00
 *   59  /soc/pin-controller@40020000/gpio@40022000
 *   60  /soc/timers@40000000
 *   61  /soc/timers@40000000/pwm
 *   62  /soc/timers@40000400
 *   63  /soc/timers@40000400/pwm
 *   64  /soc/timers@40000800
 *   65  /soc/timers@40000800/pwm
 *   66  /soc/timers@40000c00
 *   67  /soc/timers@40000c00/pwm
 *   68  /soc/timers@40001000
 *   69  /soc/timers@40001000/pwm
 *   70  /soc/timers@40001400
 *   71  /soc/timers@40001400/pwm
 *   72  /soc/timers@40001800
 *   73  /soc/timers@40001800/pwm
 *   74  /soc/timers@40001c00
 *   75  /soc/timers@40001c00/pwm
 *   76  /soc/timers@40002000
 *   77  /soc/timers@40002000/pwm
 *   78  /soc/timers@40010000
 *   79  /soc/timers@40010000/pwm
 *   80  /soc/timers@40010400
 *   81  /soc/timers@40010400/pwm
 *   82  /soc/timers@40014000
 *   83  /soc/timers@40014000/pwm
 *   84  /soc/timers@40014400
 *   85  /soc/timers@40014400/pwm
 *   86  /soc/timers@40014800
 *   87  /soc/timers@40014800/pwm
 *
 * Definitions derived from these nodes in dependency order are next,
 * followed by tree-wide information (active compatibles, chosen nodes,
 * etc.).
 */

/*
 * Devicetree node:
 *   /
 *
 * No matching binding.
 *
 * Dependency Ordinal: 0
 *
 * Supports:
 *   1   /aliases
 *   2   /chosen
 *   5   /cpus
 *   7   /gpio_keys
 *   13  /leds
 *   3   /memory@10000000
 *   4   /memory@20000000
 *   47  /otgfs_phy
 *   45  /otghs_fs_phy
 *   8   /soc
 */

/*
 * Devicetree node:
 *   /aliases
 *
 * No matching binding.
 *
 * Dependency Ordinal: 1
 *
 * Requires:
 *   0   /
 */

/*
 * Devicetree node:
 *   /chosen
 *
 * No matching binding.
 *
 * Dependency Ordinal: 2
 *
 * Requires:
 *   0   /
 */

/*
 * Devicetree node:
 *   /memory@10000000
 *
 * Binding (compatible = st,stm32-ccm):
 *   $ZEPHYR_BASE/dts/bindings/arm/st,stm32-ccm.yaml
 *
 * Dependency Ordinal: 3
 *
 * Requires:
 *   0   /
 *
 * Description:
 *   STM32 CCM (Core Coupled Memory)
 */
#define DT_ST_STM32_CCM_10000000_BASE_ADDRESS       0x10000000
#define DT_INST_0_ST_STM32_CCM_BASE_ADDRESS         DT_ST_STM32_CCM_10000000_BASE_ADDRESS
#define DT_ST_STM32_CCM_10000000_SIZE               65536
#define DT_INST_0_ST_STM32_CCM_SIZE                 DT_ST_STM32_CCM_10000000_SIZE
#define DT_INST_0_ST_STM32_CCM                      1

/*
 * Devicetree node:
 *   /memory@20000000
 *
 * Binding (compatible = mmio-sram):
 *   $ZEPHYR_BASE/dts/bindings/sram/mmio-sram.yaml
 *
 * Dependency Ordinal: 4
 *
 * Requires:
 *   0   /
 *
 * Description:
 *   Generic on-chip SRAM description
 */
#define DT_MMIO_SRAM_20000000_BASE_ADDRESS          0x20000000
#define DT_INST_0_MMIO_SRAM_BASE_ADDRESS            DT_MMIO_SRAM_20000000_BASE_ADDRESS
#define DT_MMIO_SRAM_20000000_SIZE                  131072
#define DT_INST_0_MMIO_SRAM_SIZE                    DT_MMIO_SRAM_20000000_SIZE
#define DT_INST_0_MMIO_SRAM                         1

/*
 * Devicetree node:
 *   /cpus
 *
 * No matching binding.
 *
 * Dependency Ordinal: 5
 *
 * Requires:
 *   0   /
 *
 * Supports:
 *   6   /cpus/cpu@0
 */

/*
 * Devicetree node:
 *   /cpus/cpu@0
 *
 * Binding (compatible = arm,cortex-m4f):
 *   $ZEPHYR_BASE/dts/bindings/cpu/arm,cortex-m4f.yaml
 *
 * Dependency Ordinal: 6
 *
 * Requires:
 *   5   /cpus
 *
 * Description:
 *   ARM Cortex-M4F CPU
 */
#define DT_ARM_CORTEX_M4F_0_BASE_ADDRESS            0x0
#define DT_INST_0_ARM_CORTEX_M4F_BASE_ADDRESS       DT_ARM_CORTEX_M4F_0_BASE_ADDRESS
#define DT_INST_0_ARM_CORTEX_M4F                    1

/*
 * Devicetree node:
 *   /gpio_keys
 *
 * Binding (compatible = gpio-keys):
 *   $ZEPHYR_BASE/dts/bindings/gpio/gpio-keys.yaml
 *
 * Dependency Ordinal: 7
 *
 * Requires:
 *   0   /
 *
 * Supports:
 *   12  /gpio_keys/button
 *
 * Description:
 *   GPIO KEYS parent node
 */
#define DT_INST_0_GPIO_KEYS                         1

/*
 * Devicetree node:
 *   /soc
 *
 * No matching binding.
 *
 * Dependency Ordinal: 8
 *
 * Requires:
 *   0   /
 *
 * Supports:
 *   20  /soc/adc@40012000
 *   21  /soc/can@40006400
 *   22  /soc/can@40006800
 *   27  /soc/dma@40026000
 *   30  /soc/dma@40026400
 *   23  /soc/ethernet@40028000
 *   51  /soc/flash-controller@40023c00
 *   24  /soc/i2c@40005400
 *   25  /soc/i2c@40005800
 *   26  /soc/i2c@40005c00
 *   28  /soc/i2s@40003800
 *   29  /soc/i2s@40003c00
 *   31  /soc/i2s@40013000
 *   19  /soc/interrupt-controller@e000e100
 *   9   /soc/pin-controller@40020000
 *   10  /soc/rcc@40023800
 *   32  /soc/rng@50060800
 *   33  /soc/rtc@40002800
 *   34  /soc/serial@40004400
 *   35  /soc/serial@40004800
 *   36  /soc/serial@40004c00
 *   37  /soc/serial@40005000
 *   38  /soc/serial@40011000
 *   39  /soc/serial@40011400
 *   40  /soc/spi@40003800
 *   41  /soc/spi@40003c00
 *   42  /soc/spi@40013000
 *   43  /soc/spi@40013400
 *   44  /soc/timer@e000e010
 *   60  /soc/timers@40000000
 *   62  /soc/timers@40000400
 *   64  /soc/timers@40000800
 *   66  /soc/timers@40000c00
 *   68  /soc/timers@40001000
 *   70  /soc/timers@40001400
 *   72  /soc/timers@40001800
 *   74  /soc/timers@40001c00
 *   76  /soc/timers@40002000
 *   78  /soc/timers@40010000
 *   80  /soc/timers@40010400
 *   82  /soc/timers@40014000
 *   84  /soc/timers@40014400
 *   86  /soc/timers@40014800
 *   46  /soc/usb@40040000
 *   48  /soc/usb@50000000
 *   49  /soc/watchdog@40002c00
 *   50  /soc/watchdog@40003000
 */

/*
 * Devicetree node:
 *   /soc/pin-controller@40020000
 *
 * Binding (compatible = st,stm32-pinmux):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinmux.yaml
 *
 * Dependency Ordinal: 9
 *
 * Requires:
 *   8   /soc
 *
 * Supports:
 *   11  /soc/pin-controller@40020000/gpio@40020000
 *   53  /soc/pin-controller@40020000/gpio@40020400
 *   54  /soc/pin-controller@40020000/gpio@40020800
 *   14  /soc/pin-controller@40020000/gpio@40020c00
 *   55  /soc/pin-controller@40020000/gpio@40021000
 *   56  /soc/pin-controller@40020000/gpio@40021400
 *   57  /soc/pin-controller@40020000/gpio@40021800
 *   58  /soc/pin-controller@40020000/gpio@40021c00
 *   59  /soc/pin-controller@40020000/gpio@40022000
 *
 * Description:
 *   STM32 PINMUX
 */
#define DT_ST_STM32_PINMUX_40020000_BASE_ADDRESS    0x40020000
#define DT_INST_0_ST_STM32_PINMUX_BASE_ADDRESS      DT_ST_STM32_PINMUX_40020000_BASE_ADDRESS
#define DT_ST_STM32_PINMUX_40020000_SIZE            9216
#define DT_INST_0_ST_STM32_PINMUX_SIZE              DT_ST_STM32_PINMUX_40020000_SIZE
#define DT_INST_0_ST_STM32_PINMUX                   1

/*
 * Devicetree node:
 *   /soc/rcc@40023800
 *
 * Binding (compatible = st,stm32-rcc):
 *   $ZEPHYR_BASE/dts/bindings/clock/st,stm32-rcc.yaml
 *
 * Dependency Ordinal: 10
 *
 * Requires:
 *   8   /soc
 *
 * Supports:
 *   20  /soc/adc@40012000
 *   21  /soc/can@40006400
 *   22  /soc/can@40006800
 *   27  /soc/dma@40026000
 *   30  /soc/dma@40026400
 *   23  /soc/ethernet@40028000
 *   24  /soc/i2c@40005400
 *   25  /soc/i2c@40005800
 *   26  /soc/i2c@40005c00
 *   28  /soc/i2s@40003800
 *   29  /soc/i2s@40003c00
 *   31  /soc/i2s@40013000
 *   32  /soc/rng@50060800
 *   33  /soc/rtc@40002800
 *   34  /soc/serial@40004400
 *   35  /soc/serial@40004800
 *   36  /soc/serial@40004c00
 *   37  /soc/serial@40005000
 *   38  /soc/serial@40011000
 *   39  /soc/serial@40011400
 *   40  /soc/spi@40003800
 *   41  /soc/spi@40003c00
 *   42  /soc/spi@40013000
 *   43  /soc/spi@40013400
 *   60  /soc/timers@40000000
 *   62  /soc/timers@40000400
 *   64  /soc/timers@40000800
 *   66  /soc/timers@40000c00
 *   68  /soc/timers@40001000
 *   70  /soc/timers@40001400
 *   72  /soc/timers@40001800
 *   74  /soc/timers@40001c00
 *   76  /soc/timers@40002000
 *   78  /soc/timers@40010000
 *   80  /soc/timers@40010400
 *   82  /soc/timers@40014000
 *   84  /soc/timers@40014400
 *   86  /soc/timers@40014800
 *   46  /soc/usb@40040000
 *   48  /soc/usb@50000000
 *   49  /soc/watchdog@40002c00
 *   11  /soc/pin-controller@40020000/gpio@40020000
 *   53  /soc/pin-controller@40020000/gpio@40020400
 *   54  /soc/pin-controller@40020000/gpio@40020800
 *   14  /soc/pin-controller@40020000/gpio@40020c00
 *   55  /soc/pin-controller@40020000/gpio@40021000
 *   56  /soc/pin-controller@40020000/gpio@40021400
 *   57  /soc/pin-controller@40020000/gpio@40021800
 *   58  /soc/pin-controller@40020000/gpio@40021c00
 *   59  /soc/pin-controller@40020000/gpio@40022000
 *
 * Description:
 *   STM32 RCC (Reset and Clock Controller)
 */
#define DT_ST_STM32_RCC_40023800_BASE_ADDRESS       0x40023800
#define DT_INST_0_ST_STM32_RCC_BASE_ADDRESS         DT_ST_STM32_RCC_40023800_BASE_ADDRESS
#define DT_ST_STM32_RCC_40023800_SIZE               1024
#define DT_INST_0_ST_STM32_RCC_SIZE                 DT_ST_STM32_RCC_40023800_SIZE
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_ST_STM32_RCC_40023800_LABEL              "STM32_CLK_RCC"
#define DT_INST_0_ST_STM32_RCC_LABEL                DT_ST_STM32_RCC_40023800_LABEL
#define DT_INST_0_ST_STM32_RCC                      1

/*
 * Devicetree node:
 *   /soc/pin-controller@40020000/gpio@40020000
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * Dependency Ordinal: 11
 *
 * Requires:
 *   9   /soc/pin-controller@40020000
 *   10  /soc/rcc@40023800
 *
 * Supports:
 *   12  /gpio_keys/button
 *
 * Description:
 *   STM32 GPIO node
 */
#define DT_ST_STM32_GPIO_40020000_BASE_ADDRESS      0x40020000
#define DT_INST_0_ST_STM32_GPIO_BASE_ADDRESS        DT_ST_STM32_GPIO_40020000_BASE_ADDRESS
#define DT_ST_STM32_GPIO_40020000_SIZE              1024
#define DT_INST_0_ST_STM32_GPIO_SIZE                DT_ST_STM32_GPIO_40020000_SIZE
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_ST_STM32_GPIO_40020000_LABEL             "GPIOA"
#define DT_INST_0_ST_STM32_GPIO_LABEL               DT_ST_STM32_GPIO_40020000_LABEL
/* Number of gpios supported */
#define DT_ST_STM32_GPIO_40020000_NGPIOS            32
#define DT_INST_0_ST_STM32_GPIO_NGPIOS              DT_ST_STM32_GPIO_40020000_NGPIOS
#define DT_ST_STM32_GPIO_40020000_CLOCK_CONTROLLER  "STM32_CLK_RCC"
#define DT_INST_0_ST_STM32_GPIO_CLOCK_CONTROLLER    DT_ST_STM32_GPIO_40020000_CLOCK_CONTROLLER
#define DT_ST_STM32_GPIO_40020000_CLOCK_BUS_0       0
#define DT_INST_0_ST_STM32_GPIO_CLOCK_BUS_0         DT_ST_STM32_GPIO_40020000_CLOCK_BUS_0
#define DT_ST_STM32_GPIO_40020000_CLOCK_BUS         DT_ST_STM32_GPIO_40020000_CLOCK_BUS_0
#define DT_INST_0_ST_STM32_GPIO_CLOCK_BUS           DT_ST_STM32_GPIO_40020000_CLOCK_BUS_0
#define DT_ST_STM32_GPIO_40020000_CLOCK_BITS_0      1
#define DT_INST_0_ST_STM32_GPIO_CLOCK_BITS_0        DT_ST_STM32_GPIO_40020000_CLOCK_BITS_0
#define DT_ST_STM32_GPIO_40020000_CLOCK_BITS        DT_ST_STM32_GPIO_40020000_CLOCK_BITS_0
#define DT_INST_0_ST_STM32_GPIO_CLOCK_BITS          DT_ST_STM32_GPIO_40020000_CLOCK_BITS_0
#define DT_INST_0_ST_STM32_GPIO                     1

/*
 * Devicetree node:
 *   /gpio_keys/button
 *
 * Binding (compatible = gpio-keys):
 *   $ZEPHYR_BASE/dts/bindings/gpio/gpio-keys.yaml
 *
 * Dependency Ordinal: 12
 *
 * Requires:
 *   7   /gpio_keys
 *   11  /soc/pin-controller@40020000/gpio@40020000
 *
 * Description:
 *   GPIO KEYS child node
 */
#define DT_GPIO_KEYS_BUTTON_GPIOS_CONTROLLER        "GPIOA"
#define DT_ALIAS_SW0_GPIOS_CONTROLLER               DT_GPIO_KEYS_BUTTON_GPIOS_CONTROLLER
#define DT_GPIO_KEYS_SW0_GPIOS_CONTROLLER           DT_GPIO_KEYS_BUTTON_GPIOS_CONTROLLER
#define DT_GPIO_KEYS_BUTTON_GPIOS_PIN               0
#define DT_ALIAS_SW0_GPIOS_PIN                      DT_GPIO_KEYS_BUTTON_GPIOS_PIN
#define DT_GPIO_KEYS_SW0_GPIOS_PIN                  DT_GPIO_KEYS_BUTTON_GPIOS_PIN
#define DT_GPIO_KEYS_BUTTON_GPIOS_FLAGS             1
#define DT_ALIAS_SW0_GPIOS_FLAGS                    DT_GPIO_KEYS_BUTTON_GPIOS_FLAGS
#define DT_GPIO_KEYS_SW0_GPIOS_FLAGS                DT_GPIO_KEYS_BUTTON_GPIOS_FLAGS
#define DT_GPIO_KEYS_BUTTON_GPIOS                   {"GPIOA", 0, 1}
#define DT_ALIAS_SW0_GPIOS                          DT_GPIO_KEYS_BUTTON_GPIOS
#define DT_GPIO_KEYS_SW0_GPIOS                      DT_GPIO_KEYS_BUTTON_GPIOS
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_GPIO_KEYS_BUTTON_LABEL                   "Key"
#define DT_ALIAS_SW0_LABEL                          DT_GPIO_KEYS_BUTTON_LABEL
#define DT_GPIO_KEYS_SW0_LABEL                      DT_GPIO_KEYS_BUTTON_LABEL

/*
 * Devicetree node:
 *   /leds
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE/dts/bindings/gpio/gpio-leds.yaml
 *
 * Dependency Ordinal: 13
 *
 * Requires:
 *   0   /
 *
 * Supports:
 *   15  /leds/led_3
 *   16  /leds/led_4
 *   17  /leds/led_5
 *   18  /leds/led_6
 *
 * Description:
 *   GPIO LEDs parent node
 */
#define DT_INST_0_GPIO_LEDS                         1

/*
 * Devicetree node:
 *   /soc/pin-controller@40020000/gpio@40020c00
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * Dependency Ordinal: 14
 *
 * Requires:
 *   9   /soc/pin-controller@40020000
 *   10  /soc/rcc@40023800
 *
 * Supports:
 *   15  /leds/led_3
 *   16  /leds/led_4
 *   17  /leds/led_5
 *   18  /leds/led_6
 *
 * Description:
 *   STM32 GPIO node
 */
#define DT_ST_STM32_GPIO_40020C00_BASE_ADDRESS      0x40020c00
#define DT_INST_3_ST_STM32_GPIO_BASE_ADDRESS        DT_ST_STM32_GPIO_40020C00_BASE_ADDRESS
#define DT_ST_STM32_GPIO_40020C00_SIZE              1024
#define DT_INST_3_ST_STM32_GPIO_SIZE                DT_ST_STM32_GPIO_40020C00_SIZE
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_ST_STM32_GPIO_40020C00_LABEL             "GPIOD"
#define DT_INST_3_ST_STM32_GPIO_LABEL               DT_ST_STM32_GPIO_40020C00_LABEL
/* Number of gpios supported */
#define DT_ST_STM32_GPIO_40020C00_NGPIOS            32
#define DT_INST_3_ST_STM32_GPIO_NGPIOS              DT_ST_STM32_GPIO_40020C00_NGPIOS
#define DT_ST_STM32_GPIO_40020C00_CLOCK_CONTROLLER  "STM32_CLK_RCC"
#define DT_INST_3_ST_STM32_GPIO_CLOCK_CONTROLLER    DT_ST_STM32_GPIO_40020C00_CLOCK_CONTROLLER
#define DT_ST_STM32_GPIO_40020C00_CLOCK_BUS_0       0
#define DT_INST_3_ST_STM32_GPIO_CLOCK_BUS_0         DT_ST_STM32_GPIO_40020C00_CLOCK_BUS_0
#define DT_ST_STM32_GPIO_40020C00_CLOCK_BUS         DT_ST_STM32_GPIO_40020C00_CLOCK_BUS_0
#define DT_INST_3_ST_STM32_GPIO_CLOCK_BUS           DT_ST_STM32_GPIO_40020C00_CLOCK_BUS_0
#define DT_ST_STM32_GPIO_40020C00_CLOCK_BITS_0      8
#define DT_INST_3_ST_STM32_GPIO_CLOCK_BITS_0        DT_ST_STM32_GPIO_40020C00_CLOCK_BITS_0
#define DT_ST_STM32_GPIO_40020C00_CLOCK_BITS        DT_ST_STM32_GPIO_40020C00_CLOCK_BITS_0
#define DT_INST_3_ST_STM32_GPIO_CLOCK_BITS          DT_ST_STM32_GPIO_40020C00_CLOCK_BITS_0
#define DT_INST_3_ST_STM32_GPIO                     1

/*
 * Devicetree node:
 *   /leds/led_3
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE/dts/bindings/gpio/gpio-leds.yaml
 *
 * Dependency Ordinal: 15
 *
 * Requires:
 *   13  /leds
 *   14  /soc/pin-controller@40020000/gpio@40020c00
 *
 * Description:
 *   GPIO LED child node
 */
#define DT_GPIO_LEDS_LED_3_GPIOS_CONTROLLER         "GPIOD"
#define DT_ALIAS_LED1_GPIOS_CONTROLLER              DT_GPIO_LEDS_LED_3_GPIOS_CONTROLLER
#define DT_GPIO_LEDS_LED1_GPIOS_CONTROLLER          DT_GPIO_LEDS_LED_3_GPIOS_CONTROLLER
#define DT_GPIO_LEDS_LED_3_GPIOS_PIN                13
#define DT_ALIAS_LED1_GPIOS_PIN                     DT_GPIO_LEDS_LED_3_GPIOS_PIN
#define DT_GPIO_LEDS_LED1_GPIOS_PIN                 DT_GPIO_LEDS_LED_3_GPIOS_PIN
#define DT_GPIO_LEDS_LED_3_GPIOS_FLAGS              0
#define DT_ALIAS_LED1_GPIOS_FLAGS                   DT_GPIO_LEDS_LED_3_GPIOS_FLAGS
#define DT_GPIO_LEDS_LED1_GPIOS_FLAGS               DT_GPIO_LEDS_LED_3_GPIOS_FLAGS
#define DT_GPIO_LEDS_LED_3_GPIOS                    {"GPIOD", 13, 0}
#define DT_ALIAS_LED1_GPIOS                         DT_GPIO_LEDS_LED_3_GPIOS
#define DT_GPIO_LEDS_LED1_GPIOS                     DT_GPIO_LEDS_LED_3_GPIOS
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_GPIO_LEDS_LED_3_LABEL                    "User LD3"
#define DT_ALIAS_LED1_LABEL                         DT_GPIO_LEDS_LED_3_LABEL
#define DT_GPIO_LEDS_LED1_LABEL                     DT_GPIO_LEDS_LED_3_LABEL

/*
 * Devicetree node:
 *   /leds/led_4
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE/dts/bindings/gpio/gpio-leds.yaml
 *
 * Dependency Ordinal: 16
 *
 * Requires:
 *   13  /leds
 *   14  /soc/pin-controller@40020000/gpio@40020c00
 *
 * Description:
 *   GPIO LED child node
 */
#define DT_GPIO_LEDS_LED_4_GPIOS_CONTROLLER         "GPIOD"
#define DT_ALIAS_LED0_GPIOS_CONTROLLER              DT_GPIO_LEDS_LED_4_GPIOS_CONTROLLER
#define DT_GPIO_LEDS_LED0_GPIOS_CONTROLLER          DT_GPIO_LEDS_LED_4_GPIOS_CONTROLLER
#define DT_GPIO_LEDS_LED_4_GPIOS_PIN                12
#define DT_ALIAS_LED0_GPIOS_PIN                     DT_GPIO_LEDS_LED_4_GPIOS_PIN
#define DT_GPIO_LEDS_LED0_GPIOS_PIN                 DT_GPIO_LEDS_LED_4_GPIOS_PIN
#define DT_GPIO_LEDS_LED_4_GPIOS_FLAGS              0
#define DT_ALIAS_LED0_GPIOS_FLAGS                   DT_GPIO_LEDS_LED_4_GPIOS_FLAGS
#define DT_GPIO_LEDS_LED0_GPIOS_FLAGS               DT_GPIO_LEDS_LED_4_GPIOS_FLAGS
#define DT_GPIO_LEDS_LED_4_GPIOS                    {"GPIOD", 12, 0}
#define DT_ALIAS_LED0_GPIOS                         DT_GPIO_LEDS_LED_4_GPIOS
#define DT_GPIO_LEDS_LED0_GPIOS                     DT_GPIO_LEDS_LED_4_GPIOS
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_GPIO_LEDS_LED_4_LABEL                    "User LD4"
#define DT_ALIAS_LED0_LABEL                         DT_GPIO_LEDS_LED_4_LABEL
#define DT_GPIO_LEDS_LED0_LABEL                     DT_GPIO_LEDS_LED_4_LABEL

/*
 * Devicetree node:
 *   /leds/led_5
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE/dts/bindings/gpio/gpio-leds.yaml
 *
 * Dependency Ordinal: 17
 *
 * Requires:
 *   13  /leds
 *   14  /soc/pin-controller@40020000/gpio@40020c00
 *
 * Description:
 *   GPIO LED child node
 */
#define DT_GPIO_LEDS_LED_5_GPIOS_CONTROLLER         "GPIOD"
#define DT_ALIAS_LED2_GPIOS_CONTROLLER              DT_GPIO_LEDS_LED_5_GPIOS_CONTROLLER
#define DT_GPIO_LEDS_LED2_GPIOS_CONTROLLER          DT_GPIO_LEDS_LED_5_GPIOS_CONTROLLER
#define DT_GPIO_LEDS_LED_5_GPIOS_PIN                14
#define DT_ALIAS_LED2_GPIOS_PIN                     DT_GPIO_LEDS_LED_5_GPIOS_PIN
#define DT_GPIO_LEDS_LED2_GPIOS_PIN                 DT_GPIO_LEDS_LED_5_GPIOS_PIN
#define DT_GPIO_LEDS_LED_5_GPIOS_FLAGS              0
#define DT_ALIAS_LED2_GPIOS_FLAGS                   DT_GPIO_LEDS_LED_5_GPIOS_FLAGS
#define DT_GPIO_LEDS_LED2_GPIOS_FLAGS               DT_GPIO_LEDS_LED_5_GPIOS_FLAGS
#define DT_GPIO_LEDS_LED_5_GPIOS                    {"GPIOD", 14, 0}
#define DT_ALIAS_LED2_GPIOS                         DT_GPIO_LEDS_LED_5_GPIOS
#define DT_GPIO_LEDS_LED2_GPIOS                     DT_GPIO_LEDS_LED_5_GPIOS
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_GPIO_LEDS_LED_5_LABEL                    "User LD5"
#define DT_ALIAS_LED2_LABEL                         DT_GPIO_LEDS_LED_5_LABEL
#define DT_GPIO_LEDS_LED2_LABEL                     DT_GPIO_LEDS_LED_5_LABEL

/*
 * Devicetree node:
 *   /leds/led_6
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE/dts/bindings/gpio/gpio-leds.yaml
 *
 * Dependency Ordinal: 18
 *
 * Requires:
 *   13  /leds
 *   14  /soc/pin-controller@40020000/gpio@40020c00
 *
 * Description:
 *   GPIO LED child node
 */
#define DT_GPIO_LEDS_LED_6_GPIOS_CONTROLLER         "GPIOD"
#define DT_ALIAS_LED3_GPIOS_CONTROLLER              DT_GPIO_LEDS_LED_6_GPIOS_CONTROLLER
#define DT_GPIO_LEDS_LED3_GPIOS_CONTROLLER          DT_GPIO_LEDS_LED_6_GPIOS_CONTROLLER
#define DT_GPIO_LEDS_LED_6_GPIOS_PIN                15
#define DT_ALIAS_LED3_GPIOS_PIN                     DT_GPIO_LEDS_LED_6_GPIOS_PIN
#define DT_GPIO_LEDS_LED3_GPIOS_PIN                 DT_GPIO_LEDS_LED_6_GPIOS_PIN
#define DT_GPIO_LEDS_LED_6_GPIOS_FLAGS              0
#define DT_ALIAS_LED3_GPIOS_FLAGS                   DT_GPIO_LEDS_LED_6_GPIOS_FLAGS
#define DT_GPIO_LEDS_LED3_GPIOS_FLAGS               DT_GPIO_LEDS_LED_6_GPIOS_FLAGS
#define DT_GPIO_LEDS_LED_6_GPIOS                    {"GPIOD", 15, 0}
#define DT_ALIAS_LED3_GPIOS                         DT_GPIO_LEDS_LED_6_GPIOS
#define DT_GPIO_LEDS_LED3_GPIOS                     DT_GPIO_LEDS_LED_6_GPIOS
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_GPIO_LEDS_LED_6_LABEL                    "User LD6"
#define DT_ALIAS_LED3_LABEL                         DT_GPIO_LEDS_LED_6_LABEL
#define DT_GPIO_LEDS_LED3_LABEL                     DT_GPIO_LEDS_LED_6_LABEL

/*
 * Devicetree node:
 *   /soc/interrupt-controller@e000e100
 *
 * Binding (compatible = arm,v7m-nvic):
 *   $ZEPHYR_BASE/dts/bindings/interrupt-controller/arm,v7m-nvic.yaml
 *
 * Dependency Ordinal: 19
 *
 * Requires:
 *   8   /soc
 *
 * Supports:
 *   20  /soc/adc@40012000
 *   21  /soc/can@40006400
 *   22  /soc/can@40006800
 *   27  /soc/dma@40026000
 *   30  /soc/dma@40026400
 *   23  /soc/ethernet@40028000
 *   51  /soc/flash-controller@40023c00
 *   24  /soc/i2c@40005400
 *   25  /soc/i2c@40005800
 *   26  /soc/i2c@40005c00
 *   28  /soc/i2s@40003800
 *   29  /soc/i2s@40003c00
 *   31  /soc/i2s@40013000
 *   33  /soc/rtc@40002800
 *   34  /soc/serial@40004400
 *   35  /soc/serial@40004800
 *   36  /soc/serial@40004c00
 *   37  /soc/serial@40005000
 *   38  /soc/serial@40011000
 *   39  /soc/serial@40011400
 *   40  /soc/spi@40003800
 *   41  /soc/spi@40003c00
 *   42  /soc/spi@40013000
 *   43  /soc/spi@40013400
 *   60  /soc/timers@40000000
 *   62  /soc/timers@40000400
 *   64  /soc/timers@40000800
 *   66  /soc/timers@40000c00
 *   68  /soc/timers@40001000
 *   70  /soc/timers@40001400
 *   72  /soc/timers@40001800
 *   74  /soc/timers@40001c00
 *   76  /soc/timers@40002000
 *   78  /soc/timers@40010000
 *   80  /soc/timers@40010400
 *   82  /soc/timers@40014000
 *   84  /soc/timers@40014400
 *   86  /soc/timers@40014800
 *   46  /soc/usb@40040000
 *   48  /soc/usb@50000000
 *   49  /soc/watchdog@40002c00
 *
 * Description:
 *   ARMv7-M NVIC (Nested Vectored Interrupt Controller)
 */
#define DT_ARM_V7M_NVIC_E000E100_BASE_ADDRESS       0xe000e100
#define DT_INST_0_ARM_V7M_NVIC_BASE_ADDRESS         DT_ARM_V7M_NVIC_E000E100_BASE_ADDRESS
#define DT_ARM_V7M_NVIC_E000E100_SIZE               3072
#define DT_INST_0_ARM_V7M_NVIC_SIZE                 DT_ARM_V7M_NVIC_E000E100_SIZE
/* number of bits of IRQ priorities */
#define DT_ARM_V7M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS 4
#define DT_INST_0_ARM_V7M_NVIC_ARM_NUM_IRQ_PRIORITY_BITS DT_ARM_V7M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS
#define DT_INST_0_ARM_V7M_NVIC                      1

/*
 * Devicetree node:
 *   /soc/adc@40012000
 *
 * Binding (compatible = st,stm32-adc):
 *   $ZEPHYR_BASE/dts/bindings/iio/adc/st,stm32-adc.yaml
 *
 * Dependency Ordinal: 20
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   ST STM32 family ADC
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/can@40006400
 *
 * Binding (compatible = st,stm32-can):
 *   $ZEPHYR_BASE/dts/bindings/can/st,stm32-can.yaml
 *
 * Dependency Ordinal: 21
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 CAN controller
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/can@40006800
 *
 * Binding (compatible = st,stm32-can):
 *   $ZEPHYR_BASE/dts/bindings/can/st,stm32-can.yaml
 *
 * Dependency Ordinal: 22
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 CAN controller
 */
#define DT_ST_STM32_CAN_40006800_BASE_ADDRESS       0x40006800
#define DT_INST_0_ST_STM32_CAN_BASE_ADDRESS         DT_ST_STM32_CAN_40006800_BASE_ADDRESS
#define DT_ST_STM32_CAN_40006800_SIZE               1024
#define DT_INST_0_ST_STM32_CAN_SIZE                 DT_ST_STM32_CAN_40006800_SIZE
#define DT_ST_STM32_CAN_40006800_IRQ_0              63
#define DT_INST_0_ST_STM32_CAN_IRQ_0                DT_ST_STM32_CAN_40006800_IRQ_0
#define DT_ST_STM32_CAN_40006800_IRQ_TX             DT_ST_STM32_CAN_40006800_IRQ_0
#define DT_INST_0_ST_STM32_CAN_IRQ_TX               DT_ST_STM32_CAN_40006800_IRQ_0
#define DT_ST_STM32_CAN_40006800_IRQ_0_PRIORITY     0
#define DT_INST_0_ST_STM32_CAN_IRQ_0_PRIORITY       DT_ST_STM32_CAN_40006800_IRQ_0_PRIORITY
#define DT_ST_STM32_CAN_40006800_IRQ_TX_PRIORITY    DT_ST_STM32_CAN_40006800_IRQ_0_PRIORITY
#define DT_INST_0_ST_STM32_CAN_IRQ_TX_PRIORITY      DT_ST_STM32_CAN_40006800_IRQ_0_PRIORITY
#define DT_ST_STM32_CAN_40006800_IRQ_1              64
#define DT_INST_0_ST_STM32_CAN_IRQ_1                DT_ST_STM32_CAN_40006800_IRQ_1
#define DT_ST_STM32_CAN_40006800_IRQ_RX0            DT_ST_STM32_CAN_40006800_IRQ_1
#define DT_INST_0_ST_STM32_CAN_IRQ_RX0              DT_ST_STM32_CAN_40006800_IRQ_1
#define DT_ST_STM32_CAN_40006800_IRQ_1_PRIORITY     0
#define DT_INST_0_ST_STM32_CAN_IRQ_1_PRIORITY       DT_ST_STM32_CAN_40006800_IRQ_1_PRIORITY
#define DT_ST_STM32_CAN_40006800_IRQ_RX0_PRIORITY   DT_ST_STM32_CAN_40006800_IRQ_1_PRIORITY
#define DT_INST_0_ST_STM32_CAN_IRQ_RX0_PRIORITY     DT_ST_STM32_CAN_40006800_IRQ_1_PRIORITY
#define DT_ST_STM32_CAN_40006800_IRQ_2              65
#define DT_INST_0_ST_STM32_CAN_IRQ_2                DT_ST_STM32_CAN_40006800_IRQ_2
#define DT_ST_STM32_CAN_40006800_IRQ_RX1            DT_ST_STM32_CAN_40006800_IRQ_2
#define DT_INST_0_ST_STM32_CAN_IRQ_RX1              DT_ST_STM32_CAN_40006800_IRQ_2
#define DT_ST_STM32_CAN_40006800_IRQ_2_PRIORITY     0
#define DT_INST_0_ST_STM32_CAN_IRQ_2_PRIORITY       DT_ST_STM32_CAN_40006800_IRQ_2_PRIORITY
#define DT_ST_STM32_CAN_40006800_IRQ_RX1_PRIORITY   DT_ST_STM32_CAN_40006800_IRQ_2_PRIORITY
#define DT_INST_0_ST_STM32_CAN_IRQ_RX1_PRIORITY     DT_ST_STM32_CAN_40006800_IRQ_2_PRIORITY
#define DT_ST_STM32_CAN_40006800_IRQ_3              66
#define DT_INST_0_ST_STM32_CAN_IRQ_3                DT_ST_STM32_CAN_40006800_IRQ_3
#define DT_ST_STM32_CAN_40006800_IRQ_SCE            DT_ST_STM32_CAN_40006800_IRQ_3
#define DT_INST_0_ST_STM32_CAN_IRQ_SCE              DT_ST_STM32_CAN_40006800_IRQ_3
#define DT_ST_STM32_CAN_40006800_IRQ_3_PRIORITY     0
#define DT_INST_0_ST_STM32_CAN_IRQ_3_PRIORITY       DT_ST_STM32_CAN_40006800_IRQ_3_PRIORITY
#define DT_ST_STM32_CAN_40006800_IRQ_SCE_PRIORITY   DT_ST_STM32_CAN_40006800_IRQ_3_PRIORITY
#define DT_INST_0_ST_STM32_CAN_IRQ_SCE_PRIORITY     DT_ST_STM32_CAN_40006800_IRQ_3_PRIORITY
/* master can reg when different from current instance */
#define DT_ST_STM32_CAN_40006800_MASTER_CAN_REG     1073767424
#define DT_INST_0_ST_STM32_CAN_MASTER_CAN_REG       DT_ST_STM32_CAN_40006800_MASTER_CAN_REG
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_ST_STM32_CAN_40006800_LABEL              "CAN_2"
#define DT_INST_0_ST_STM32_CAN_LABEL                DT_ST_STM32_CAN_40006800_LABEL
/* bus speed in Baud/s */
#define DT_ST_STM32_CAN_40006800_BUS_SPEED          125000
#define DT_INST_0_ST_STM32_CAN_BUS_SPEED            DT_ST_STM32_CAN_40006800_BUS_SPEED
/* Resynchronization jump width (ISO 11898-1) */
#define DT_ST_STM32_CAN_40006800_SJW                1
#define DT_INST_0_ST_STM32_CAN_SJW                  DT_ST_STM32_CAN_40006800_SJW
/* Time quantums of propagation segment (ISO 11898-1) */
#define DT_ST_STM32_CAN_40006800_PROP_SEG           0
#define DT_INST_0_ST_STM32_CAN_PROP_SEG             DT_ST_STM32_CAN_40006800_PROP_SEG
/* Time quantums of phase buffer 1 segment (ISO 11898-1) */
#define DT_ST_STM32_CAN_40006800_PHASE_SEG1         5
#define DT_INST_0_ST_STM32_CAN_PHASE_SEG1           DT_ST_STM32_CAN_40006800_PHASE_SEG1
/* Time quantums of phase buffer 2 segment (ISO 11898-1) */
#define DT_ST_STM32_CAN_40006800_PHASE_SEG2         6
#define DT_INST_0_ST_STM32_CAN_PHASE_SEG2           DT_ST_STM32_CAN_40006800_PHASE_SEG2
/* name of each interrupt */
#define DT_ST_STM32_CAN_40006800_INTERRUPT_NAMES_0  "TX"
#define DT_INST_0_ST_STM32_CAN_INTERRUPT_NAMES_0    DT_ST_STM32_CAN_40006800_INTERRUPT_NAMES_0
#define DT_ST_STM32_CAN_40006800_INTERRUPT_NAMES_1  "RX0"
#define DT_INST_0_ST_STM32_CAN_INTERRUPT_NAMES_1    DT_ST_STM32_CAN_40006800_INTERRUPT_NAMES_1
#define DT_ST_STM32_CAN_40006800_INTERRUPT_NAMES_2  "RX1"
#define DT_INST_0_ST_STM32_CAN_INTERRUPT_NAMES_2    DT_ST_STM32_CAN_40006800_INTERRUPT_NAMES_2
#define DT_ST_STM32_CAN_40006800_INTERRUPT_NAMES_3  "SCE"
#define DT_INST_0_ST_STM32_CAN_INTERRUPT_NAMES_3    DT_ST_STM32_CAN_40006800_INTERRUPT_NAMES_3
#define DT_ST_STM32_CAN_40006800_CLOCK_CONTROLLER   "STM32_CLK_RCC"
#define DT_INST_0_ST_STM32_CAN_CLOCK_CONTROLLER     DT_ST_STM32_CAN_40006800_CLOCK_CONTROLLER
#define DT_ST_STM32_CAN_40006800_CLOCK_BUS_0        2
#define DT_INST_0_ST_STM32_CAN_CLOCK_BUS_0          DT_ST_STM32_CAN_40006800_CLOCK_BUS_0
#define DT_ST_STM32_CAN_40006800_CLOCK_BUS          DT_ST_STM32_CAN_40006800_CLOCK_BUS_0
#define DT_INST_0_ST_STM32_CAN_CLOCK_BUS            DT_ST_STM32_CAN_40006800_CLOCK_BUS_0
#define DT_ST_STM32_CAN_40006800_CLOCK_BITS_0       100663296
#define DT_INST_0_ST_STM32_CAN_CLOCK_BITS_0         DT_ST_STM32_CAN_40006800_CLOCK_BITS_0
#define DT_ST_STM32_CAN_40006800_CLOCK_BITS         DT_ST_STM32_CAN_40006800_CLOCK_BITS_0
#define DT_INST_0_ST_STM32_CAN_CLOCK_BITS           DT_ST_STM32_CAN_40006800_CLOCK_BITS_0
#define DT_INST_0_ST_STM32_CAN                      1

/*
 * Devicetree node:
 *   /soc/ethernet@40028000
 *
 * Binding (compatible = st,stm32-ethernet):
 *   $ZEPHYR_BASE/dts/bindings/ethernet/st,stm32-ethernet.yaml
 *
 * Dependency Ordinal: 23
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   ST STM32 Ethernet
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/i2c@40005400
 *
 * Binding (compatible = st,stm32-i2c-v1):
 *   $ZEPHYR_BASE/dts/bindings/i2c/st,stm32-i2c-v1.yaml
 *
 * Dependency Ordinal: 24
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 I2C V1 controller
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/i2c@40005800
 *
 * Binding (compatible = st,stm32-i2c-v1):
 *   $ZEPHYR_BASE/dts/bindings/i2c/st,stm32-i2c-v1.yaml
 *
 * Dependency Ordinal: 25
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 I2C V1 controller
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/i2c@40005c00
 *
 * Binding (compatible = st,stm32-i2c-v1):
 *   $ZEPHYR_BASE/dts/bindings/i2c/st,stm32-i2c-v1.yaml
 *
 * Dependency Ordinal: 26
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 I2C V1 controller
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/dma@40026000
 *
 * Binding (compatible = st,stm32-dma):
 *   $ZEPHYR_BASE/dts/bindings/dma/st,stm32-dma.yaml
 *
 * Dependency Ordinal: 27
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Supports:
 *   28  /soc/i2s@40003800
 *   29  /soc/i2s@40003c00
 *
 * Description:
 *   The STM32 DMA is a general-purpose direct memory access controller
 *   capable of supporting 5 or 6 or 7 or 8 independent DMA channels.
 *   Each channel can have up to 8 requests.
 *   DMA clients connected to the STM32 DMA controller must use the format
 *   described in the dma.txt file, using a four-cell specifier for each
 *   channel: a phandle to the DMA controller plus the following four integer cells:
 *     1. channel: the dma stream from 0 in V1 or 1 in V2 to <dma-requests>
 *     2. slot: DMA periph request ID in DMA_V2 or DMAMUX, dma request in V1
 *     3. channel-config: A 32bit mask specifying the DMA channel configuration
 *     which is device dependent:
 *         -bit 6-7 : Direction  (see dma.h)
 *        	       0x0: MEM to MEM
 *        	       0x1: MEM to PERIPH
 *        	       0x2: PERIPH to MEM
 *        	       0x3: reserved for PERIPH to PERIPH
 *         -bit 9 : Peripheral Increment Address
 *        	       0x0: no address increment between transfers
 *        	       0x1: increment address between transfers
 *         -bit 10 : Memory Increment Address
 *        	       0x0: no address increment between transfers
 *        	       0x1: increment address between transfers
 *         -bit 11-12 : Peripheral data size
 *        	       0x0: Byte (8 bits)
 *        	       0x1: Half-word (16 bits)
 *        	       0x2: Word (32 bits)
 *        	       0x3: reserved
 *         -bit 13-14 : Memory data size
 *        	       0x0: Byte (8 bits)
 *        	       0x1: Half-word (16 bits)
 *        	       0x2: Word (32 bits)
 *        	       0x3: reserved
 *         -bit 15: Peripheral Increment Offset Size (not USED for DMA V2)
 *        	       0x0: offset size is linked to the peripheral bus width
 *        	       0x1: offset size is fixed to 4 (32-bit alignment)
 *         -bit 16-17 : Priority level
 *        	       0x0: low
 *        	       0x1: medium
 *        	       0x2: high
 *        	       0x3: very high
 *     4. features: A 32bit bitfield value specifying DMA features
 *         -bit 0-1: DMA FIFO threshold selection (not USED for DMA V2)
 *        	       0x0: 1/4 full FIFO
 *        	       0x1: 1/2 full FIFO
 *        	       0x2: 3/4 full FIFO
 *        	       0x3: full FIFO
 *     examples for stm32wb55x
 *      dma2: dma-controller@40020400 {
 *          compatible = "st,stm32-dma";
 *          ...
 *          st,mem2mem;
 *          dma-requests = <7>;
 *          status = "disabled";
 *          label = "DMA_2";
 *         };
 *
 *   For the client part, example for stm32f411 DMA V1 on DMA2 instance
 *     Tx using stream 5 on channel 3 (stream 2 on channel 2 is also possible)
 *     Rx using stream 2 on channel 3 (stream 0 on channel 3 is also possible)
 *     spi1 {
 *      dmas = <&dma2 5 3 0x28440 0x03>,
 *            <&dma2 2 3 0x28480 0x03>;
 *      dma-names = "tx", "rx";
 *      };
 *
 *   For the client part, example for stm32l476 DMA V2 on DMA1 instance
 *     Tx using channel 3 with request 1
 *     Rx using channel 2 with request 1
 *     spi1 {
 *      compatible = "st,stm32-spi";
 *      dmas = <&dma1 3 1 0x20440 0x04>,
 *            <&dma1 2 1 0x20480 0x04>;
 *      dma-names = "tx", "rx";
 *    };
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/i2s@40003800
 *
 * Binding (compatible = st,stm32-i2s):
 *   $ZEPHYR_BASE/dts/bindings/i2s/st,stm32-i2s.yaml
 *
 * Dependency Ordinal: 28
 *
 * Requires:
 *   8   /soc
 *   27  /soc/dma@40026000
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 I2S controller
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/i2s@40003c00
 *
 * Binding (compatible = st,stm32-i2s):
 *   $ZEPHYR_BASE/dts/bindings/i2s/st,stm32-i2s.yaml
 *
 * Dependency Ordinal: 29
 *
 * Requires:
 *   8   /soc
 *   27  /soc/dma@40026000
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 I2S controller
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/dma@40026400
 *
 * Binding (compatible = st,stm32-dma):
 *   $ZEPHYR_BASE/dts/bindings/dma/st,stm32-dma.yaml
 *
 * Dependency Ordinal: 30
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Supports:
 *   31  /soc/i2s@40013000
 *
 * Description:
 *   The STM32 DMA is a general-purpose direct memory access controller
 *   capable of supporting 5 or 6 or 7 or 8 independent DMA channels.
 *   Each channel can have up to 8 requests.
 *   DMA clients connected to the STM32 DMA controller must use the format
 *   described in the dma.txt file, using a four-cell specifier for each
 *   channel: a phandle to the DMA controller plus the following four integer cells:
 *     1. channel: the dma stream from 0 in V1 or 1 in V2 to <dma-requests>
 *     2. slot: DMA periph request ID in DMA_V2 or DMAMUX, dma request in V1
 *     3. channel-config: A 32bit mask specifying the DMA channel configuration
 *     which is device dependent:
 *         -bit 6-7 : Direction  (see dma.h)
 *        	       0x0: MEM to MEM
 *        	       0x1: MEM to PERIPH
 *        	       0x2: PERIPH to MEM
 *        	       0x3: reserved for PERIPH to PERIPH
 *         -bit 9 : Peripheral Increment Address
 *        	       0x0: no address increment between transfers
 *        	       0x1: increment address between transfers
 *         -bit 10 : Memory Increment Address
 *        	       0x0: no address increment between transfers
 *        	       0x1: increment address between transfers
 *         -bit 11-12 : Peripheral data size
 *        	       0x0: Byte (8 bits)
 *        	       0x1: Half-word (16 bits)
 *        	       0x2: Word (32 bits)
 *        	       0x3: reserved
 *         -bit 13-14 : Memory data size
 *        	       0x0: Byte (8 bits)
 *        	       0x1: Half-word (16 bits)
 *        	       0x2: Word (32 bits)
 *        	       0x3: reserved
 *         -bit 15: Peripheral Increment Offset Size (not USED for DMA V2)
 *        	       0x0: offset size is linked to the peripheral bus width
 *        	       0x1: offset size is fixed to 4 (32-bit alignment)
 *         -bit 16-17 : Priority level
 *        	       0x0: low
 *        	       0x1: medium
 *        	       0x2: high
 *        	       0x3: very high
 *     4. features: A 32bit bitfield value specifying DMA features
 *         -bit 0-1: DMA FIFO threshold selection (not USED for DMA V2)
 *        	       0x0: 1/4 full FIFO
 *        	       0x1: 1/2 full FIFO
 *        	       0x2: 3/4 full FIFO
 *        	       0x3: full FIFO
 *     examples for stm32wb55x
 *      dma2: dma-controller@40020400 {
 *          compatible = "st,stm32-dma";
 *          ...
 *          st,mem2mem;
 *          dma-requests = <7>;
 *          status = "disabled";
 *          label = "DMA_2";
 *         };
 *
 *   For the client part, example for stm32f411 DMA V1 on DMA2 instance
 *     Tx using stream 5 on channel 3 (stream 2 on channel 2 is also possible)
 *     Rx using stream 2 on channel 3 (stream 0 on channel 3 is also possible)
 *     spi1 {
 *      dmas = <&dma2 5 3 0x28440 0x03>,
 *            <&dma2 2 3 0x28480 0x03>;
 *      dma-names = "tx", "rx";
 *      };
 *
 *   For the client part, example for stm32l476 DMA V2 on DMA1 instance
 *     Tx using channel 3 with request 1
 *     Rx using channel 2 with request 1
 *     spi1 {
 *      compatible = "st,stm32-spi";
 *      dmas = <&dma1 3 1 0x20440 0x04>,
 *            <&dma1 2 1 0x20480 0x04>;
 *      dma-names = "tx", "rx";
 *    };
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/i2s@40013000
 *
 * Binding (compatible = st,stm32-i2s):
 *   $ZEPHYR_BASE/dts/bindings/i2s/st,stm32-i2s.yaml
 *
 * Dependency Ordinal: 31
 *
 * Requires:
 *   8   /soc
 *   30  /soc/dma@40026400
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 I2S controller
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/rng@50060800
 *
 * Binding (compatible = st,stm32-rng):
 *   $ZEPHYR_BASE/dts/bindings/rng/st,stm32-rng.yaml
 *
 * Dependency Ordinal: 32
 *
 * Requires:
 *   8   /soc
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 Random Number Generator
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/rtc@40002800
 *
 * Binding (compatible = st,stm32-rtc):
 *   $ZEPHYR_BASE/dts/bindings/rtc/st,stm32-rtc.yaml
 *
 * Dependency Ordinal: 33
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 RTC
 */
#define DT_ST_STM32_RTC_40002800_BASE_ADDRESS       0x40002800
#define DT_INST_0_ST_STM32_RTC_BASE_ADDRESS         DT_ST_STM32_RTC_40002800_BASE_ADDRESS
#define DT_ST_STM32_RTC_40002800_SIZE               1024
#define DT_INST_0_ST_STM32_RTC_SIZE                 DT_ST_STM32_RTC_40002800_SIZE
#define DT_ST_STM32_RTC_40002800_IRQ_0              41
#define DT_INST_0_ST_STM32_RTC_IRQ_0                DT_ST_STM32_RTC_40002800_IRQ_0
#define DT_ST_STM32_RTC_40002800_IRQ_0_PRIORITY     0
#define DT_INST_0_ST_STM32_RTC_IRQ_0_PRIORITY       DT_ST_STM32_RTC_40002800_IRQ_0_PRIORITY
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_ST_STM32_RTC_40002800_LABEL              "RTC_0"
#define DT_INST_0_ST_STM32_RTC_LABEL                DT_ST_STM32_RTC_40002800_LABEL
/* RTC frequency equals clock-frequency divided by the prescaler value */
#define DT_ST_STM32_RTC_40002800_PRESCALER          32768
#define DT_INST_0_ST_STM32_RTC_PRESCALER            DT_ST_STM32_RTC_40002800_PRESCALER
#define DT_ST_STM32_RTC_40002800_CLOCK_CONTROLLER   "STM32_CLK_RCC"
#define DT_INST_0_ST_STM32_RTC_CLOCK_CONTROLLER     DT_ST_STM32_RTC_40002800_CLOCK_CONTROLLER
#define DT_ST_STM32_RTC_40002800_CLOCK_BUS_0        2
#define DT_INST_0_ST_STM32_RTC_CLOCK_BUS_0          DT_ST_STM32_RTC_40002800_CLOCK_BUS_0
#define DT_ST_STM32_RTC_40002800_CLOCK_BUS          DT_ST_STM32_RTC_40002800_CLOCK_BUS_0
#define DT_INST_0_ST_STM32_RTC_CLOCK_BUS            DT_ST_STM32_RTC_40002800_CLOCK_BUS_0
#define DT_ST_STM32_RTC_40002800_CLOCK_BITS_0       268435456
#define DT_INST_0_ST_STM32_RTC_CLOCK_BITS_0         DT_ST_STM32_RTC_40002800_CLOCK_BITS_0
#define DT_ST_STM32_RTC_40002800_CLOCK_BITS         DT_ST_STM32_RTC_40002800_CLOCK_BITS_0
#define DT_INST_0_ST_STM32_RTC_CLOCK_BITS           DT_ST_STM32_RTC_40002800_CLOCK_BITS_0
#define DT_INST_0_ST_STM32_RTC                      1

/*
 * Devicetree node:
 *   /soc/serial@40004400
 *
 * Binding (compatible = st,stm32-usart):
 *   $ZEPHYR_BASE/dts/bindings/serial/st,stm32-usart.yaml
 *
 * Dependency Ordinal: 34
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 USART
 */
#define DT_ST_STM32_USART_40004400_BASE_ADDRESS     0x40004400
#define DT_INST_1_ST_STM32_USART_BASE_ADDRESS       DT_ST_STM32_USART_40004400_BASE_ADDRESS
#define DT_INST_1_ST_STM32_UART_BASE_ADDRESS        DT_ST_STM32_USART_40004400_BASE_ADDRESS
#define DT_ST_STM32_USART_40004400_SIZE             1024
#define DT_INST_1_ST_STM32_USART_SIZE               DT_ST_STM32_USART_40004400_SIZE
#define DT_INST_1_ST_STM32_UART_SIZE                DT_ST_STM32_USART_40004400_SIZE
#define DT_ST_STM32_USART_40004400_IRQ_0            38
#define DT_INST_1_ST_STM32_USART_IRQ_0              DT_ST_STM32_USART_40004400_IRQ_0
#define DT_INST_1_ST_STM32_UART_IRQ_0               DT_ST_STM32_USART_40004400_IRQ_0
#define DT_ST_STM32_USART_40004400_IRQ_0_PRIORITY   0
#define DT_INST_1_ST_STM32_USART_IRQ_0_PRIORITY     DT_ST_STM32_USART_40004400_IRQ_0_PRIORITY
#define DT_INST_1_ST_STM32_UART_IRQ_0_PRIORITY      DT_ST_STM32_USART_40004400_IRQ_0_PRIORITY
/* Configures the parity of the adapter. Value 0 for none, 1 for odd and 2 for even parity. */
#define DT_ST_STM32_USART_40004400_PARITY           0
#define DT_INST_1_ST_STM32_USART_PARITY             DT_ST_STM32_USART_40004400_PARITY
#define DT_INST_1_ST_STM32_UART_PARITY              DT_ST_STM32_USART_40004400_PARITY
/* Initial baud rate setting for UART */
#define DT_ST_STM32_USART_40004400_CURRENT_SPEED    115200
#define DT_INST_1_ST_STM32_USART_CURRENT_SPEED      DT_ST_STM32_USART_40004400_CURRENT_SPEED
#define DT_INST_1_ST_STM32_UART_CURRENT_SPEED       DT_ST_STM32_USART_40004400_CURRENT_SPEED
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_ST_STM32_USART_40004400_LABEL            "UART_2"
#define DT_INST_1_ST_STM32_USART_LABEL              DT_ST_STM32_USART_40004400_LABEL
#define DT_INST_1_ST_STM32_UART_LABEL               DT_ST_STM32_USART_40004400_LABEL
/* Set to enable RTS/CTS flow control at boot time */
#define DT_ST_STM32_USART_40004400_HW_FLOW_CONTROL  0
#define DT_INST_1_ST_STM32_USART_HW_FLOW_CONTROL    DT_ST_STM32_USART_40004400_HW_FLOW_CONTROL
#define DT_INST_1_ST_STM32_UART_HW_FLOW_CONTROL     DT_ST_STM32_USART_40004400_HW_FLOW_CONTROL
#define DT_ST_STM32_USART_40004400_CLOCK_CONTROLLER "STM32_CLK_RCC"
#define DT_INST_1_ST_STM32_USART_CLOCK_CONTROLLER   DT_ST_STM32_USART_40004400_CLOCK_CONTROLLER
#define DT_INST_1_ST_STM32_UART_CLOCK_CONTROLLER    DT_ST_STM32_USART_40004400_CLOCK_CONTROLLER
#define DT_ST_STM32_USART_40004400_CLOCK_BUS_0      2
#define DT_INST_1_ST_STM32_USART_CLOCK_BUS_0        DT_ST_STM32_USART_40004400_CLOCK_BUS_0
#define DT_INST_1_ST_STM32_UART_CLOCK_BUS_0         DT_ST_STM32_USART_40004400_CLOCK_BUS_0
#define DT_ST_STM32_USART_40004400_CLOCK_BUS        DT_ST_STM32_USART_40004400_CLOCK_BUS_0
#define DT_INST_1_ST_STM32_USART_CLOCK_BUS          DT_ST_STM32_USART_40004400_CLOCK_BUS_0
#define DT_INST_1_ST_STM32_UART_CLOCK_BUS           DT_ST_STM32_USART_40004400_CLOCK_BUS_0
#define DT_ST_STM32_USART_40004400_CLOCK_BITS_0     131072
#define DT_INST_1_ST_STM32_USART_CLOCK_BITS_0       DT_ST_STM32_USART_40004400_CLOCK_BITS_0
#define DT_INST_1_ST_STM32_UART_CLOCK_BITS_0        DT_ST_STM32_USART_40004400_CLOCK_BITS_0
#define DT_ST_STM32_USART_40004400_CLOCK_BITS       DT_ST_STM32_USART_40004400_CLOCK_BITS_0
#define DT_INST_1_ST_STM32_USART_CLOCK_BITS         DT_ST_STM32_USART_40004400_CLOCK_BITS_0
#define DT_INST_1_ST_STM32_UART_CLOCK_BITS          DT_ST_STM32_USART_40004400_CLOCK_BITS_0
#define DT_INST_1_ST_STM32_USART                    1
#define DT_INST_1_ST_STM32_UART                     1

/*
 * Devicetree node:
 *   /soc/serial@40004800
 *
 * Binding (compatible = st,stm32-usart):
 *   $ZEPHYR_BASE/dts/bindings/serial/st,stm32-usart.yaml
 *
 * Dependency Ordinal: 35
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 USART
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/serial@40004c00
 *
 * Binding (compatible = st,stm32-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/st,stm32-uart.yaml
 *
 * Dependency Ordinal: 36
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 UART
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/serial@40005000
 *
 * Binding (compatible = st,stm32-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/st,stm32-uart.yaml
 *
 * Dependency Ordinal: 37
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 UART
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/serial@40011000
 *
 * Binding (compatible = st,stm32-usart):
 *   $ZEPHYR_BASE/dts/bindings/serial/st,stm32-usart.yaml
 *
 * Dependency Ordinal: 38
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 USART
 */
#define DT_ST_STM32_USART_40011000_BASE_ADDRESS     0x40011000
#define DT_INST_0_ST_STM32_USART_BASE_ADDRESS       DT_ST_STM32_USART_40011000_BASE_ADDRESS
#define DT_INST_0_ST_STM32_UART_BASE_ADDRESS        DT_ST_STM32_USART_40011000_BASE_ADDRESS
#define DT_ST_STM32_USART_40011000_SIZE             1024
#define DT_INST_0_ST_STM32_USART_SIZE               DT_ST_STM32_USART_40011000_SIZE
#define DT_INST_0_ST_STM32_UART_SIZE                DT_ST_STM32_USART_40011000_SIZE
#define DT_ST_STM32_USART_40011000_IRQ_0            37
#define DT_INST_0_ST_STM32_USART_IRQ_0              DT_ST_STM32_USART_40011000_IRQ_0
#define DT_INST_0_ST_STM32_UART_IRQ_0               DT_ST_STM32_USART_40011000_IRQ_0
#define DT_ST_STM32_USART_40011000_IRQ_0_PRIORITY   0
#define DT_INST_0_ST_STM32_USART_IRQ_0_PRIORITY     DT_ST_STM32_USART_40011000_IRQ_0_PRIORITY
#define DT_INST_0_ST_STM32_UART_IRQ_0_PRIORITY      DT_ST_STM32_USART_40011000_IRQ_0_PRIORITY
/* Configures the parity of the adapter. Value 0 for none, 1 for odd and 2 for even parity. */
#define DT_ST_STM32_USART_40011000_PARITY           0
#define DT_INST_0_ST_STM32_USART_PARITY             DT_ST_STM32_USART_40011000_PARITY
#define DT_INST_0_ST_STM32_UART_PARITY              DT_ST_STM32_USART_40011000_PARITY
/* Initial baud rate setting for UART */
#define DT_ST_STM32_USART_40011000_CURRENT_SPEED    115200
#define DT_INST_0_ST_STM32_USART_CURRENT_SPEED      DT_ST_STM32_USART_40011000_CURRENT_SPEED
#define DT_INST_0_ST_STM32_UART_CURRENT_SPEED       DT_ST_STM32_USART_40011000_CURRENT_SPEED
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_ST_STM32_USART_40011000_LABEL            "UART_1"
#define DT_INST_0_ST_STM32_USART_LABEL              DT_ST_STM32_USART_40011000_LABEL
#define DT_INST_0_ST_STM32_UART_LABEL               DT_ST_STM32_USART_40011000_LABEL
/* Set to enable RTS/CTS flow control at boot time */
#define DT_ST_STM32_USART_40011000_HW_FLOW_CONTROL  0
#define DT_INST_0_ST_STM32_USART_HW_FLOW_CONTROL    DT_ST_STM32_USART_40011000_HW_FLOW_CONTROL
#define DT_INST_0_ST_STM32_UART_HW_FLOW_CONTROL     DT_ST_STM32_USART_40011000_HW_FLOW_CONTROL
#define DT_ST_STM32_USART_40011000_CLOCK_CONTROLLER "STM32_CLK_RCC"
#define DT_INST_0_ST_STM32_USART_CLOCK_CONTROLLER   DT_ST_STM32_USART_40011000_CLOCK_CONTROLLER
#define DT_INST_0_ST_STM32_UART_CLOCK_CONTROLLER    DT_ST_STM32_USART_40011000_CLOCK_CONTROLLER
#define DT_ST_STM32_USART_40011000_CLOCK_BUS_0      3
#define DT_INST_0_ST_STM32_USART_CLOCK_BUS_0        DT_ST_STM32_USART_40011000_CLOCK_BUS_0
#define DT_INST_0_ST_STM32_UART_CLOCK_BUS_0         DT_ST_STM32_USART_40011000_CLOCK_BUS_0
#define DT_ST_STM32_USART_40011000_CLOCK_BUS        DT_ST_STM32_USART_40011000_CLOCK_BUS_0
#define DT_INST_0_ST_STM32_USART_CLOCK_BUS          DT_ST_STM32_USART_40011000_CLOCK_BUS_0
#define DT_INST_0_ST_STM32_UART_CLOCK_BUS           DT_ST_STM32_USART_40011000_CLOCK_BUS_0
#define DT_ST_STM32_USART_40011000_CLOCK_BITS_0     16
#define DT_INST_0_ST_STM32_USART_CLOCK_BITS_0       DT_ST_STM32_USART_40011000_CLOCK_BITS_0
#define DT_INST_0_ST_STM32_UART_CLOCK_BITS_0        DT_ST_STM32_USART_40011000_CLOCK_BITS_0
#define DT_ST_STM32_USART_40011000_CLOCK_BITS       DT_ST_STM32_USART_40011000_CLOCK_BITS_0
#define DT_INST_0_ST_STM32_USART_CLOCK_BITS         DT_ST_STM32_USART_40011000_CLOCK_BITS_0
#define DT_INST_0_ST_STM32_UART_CLOCK_BITS          DT_ST_STM32_USART_40011000_CLOCK_BITS_0
#define DT_INST_0_ST_STM32_USART                    1
#define DT_INST_0_ST_STM32_UART                     1

/*
 * Devicetree node:
 *   /soc/serial@40011400
 *
 * Binding (compatible = st,stm32-usart):
 *   $ZEPHYR_BASE/dts/bindings/serial/st,stm32-usart.yaml
 *
 * Dependency Ordinal: 39
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 USART
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/spi@40003800
 *
 * Binding (compatible = st,stm32-spi):
 *   $ZEPHYR_BASE/dts/bindings/spi/st,stm32-spi.yaml
 *
 * Dependency Ordinal: 40
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 SPI controller
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/spi@40003c00
 *
 * Binding (compatible = st,stm32-spi):
 *   $ZEPHYR_BASE/dts/bindings/spi/st,stm32-spi.yaml
 *
 * Dependency Ordinal: 41
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 SPI controller
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/spi@40013000
 *
 * Binding (compatible = st,stm32-spi):
 *   $ZEPHYR_BASE/dts/bindings/spi/st,stm32-spi.yaml
 *
 * Dependency Ordinal: 42
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 SPI controller
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/spi@40013400
 *
 * Binding (compatible = st,stm32-spi):
 *   $ZEPHYR_BASE/dts/bindings/spi/st,stm32-spi.yaml
 *
 * Dependency Ordinal: 43
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 SPI controller
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/timer@e000e010
 *
 * No matching binding.
 *
 * Dependency Ordinal: 44
 *
 * Requires:
 *   8   /soc
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /otghs_fs_phy
 *
 * Binding (compatible = usb-nop-xceiv):
 *   $ZEPHYR_BASE/dts/bindings/phy/usb-nop-xceiv.yaml
 *
 * Dependency Ordinal: 45
 *
 * Requires:
 *   0   /
 *
 * Supports:
 *   46  /soc/usb@40040000
 *
 * Description:
 *   This binding is to be used by all the usb transceivers which are built-in
 *   with USB IP
 */
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_USB_NOP_XCEIV_OTGHS_FS_PHY_LABEL         "OTGHS_FS_PHY"
#define DT_INST_1_USB_NOP_XCEIV_LABEL               DT_USB_NOP_XCEIV_OTGHS_FS_PHY_LABEL
#define DT_INST_1_USB_NOP_XCEIV                     1

/*
 * Devicetree node:
 *   /soc/usb@40040000
 *
 * Binding (compatible = st,stm32-otghs):
 *   $ZEPHYR_BASE/dts/bindings/usb/st,stm32-otghs.yaml
 *
 * Dependency Ordinal: 46
 *
 * Requires:
 *   45  /otghs_fs_phy
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 OTGHS controller
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /otgfs_phy
 *
 * Binding (compatible = usb-nop-xceiv):
 *   $ZEPHYR_BASE/dts/bindings/phy/usb-nop-xceiv.yaml
 *
 * Dependency Ordinal: 47
 *
 * Requires:
 *   0   /
 *
 * Supports:
 *   48  /soc/usb@50000000
 *
 * Description:
 *   This binding is to be used by all the usb transceivers which are built-in
 *   with USB IP
 */
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_USB_NOP_XCEIV_OTGFS_PHY_LABEL            "OTGFS_PHY"
#define DT_INST_0_USB_NOP_XCEIV_LABEL               DT_USB_NOP_XCEIV_OTGFS_PHY_LABEL
#define DT_INST_0_USB_NOP_XCEIV                     1

/*
 * Devicetree node:
 *   /soc/usb@50000000
 *
 * Binding (compatible = st,stm32-otgfs):
 *   $ZEPHYR_BASE/dts/bindings/usb/st,stm32-otgfs.yaml
 *
 * Dependency Ordinal: 48
 *
 * Requires:
 *   47  /otgfs_phy
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 OTGFS controller
 */
#define DT_ST_STM32_OTGFS_50000000_BASE_ADDRESS     0x50000000
#define DT_INST_0_ST_STM32_OTGFS_BASE_ADDRESS       DT_ST_STM32_OTGFS_50000000_BASE_ADDRESS
#define DT_ST_STM32_OTGFS_50000000_SIZE             262144
#define DT_INST_0_ST_STM32_OTGFS_SIZE               DT_ST_STM32_OTGFS_50000000_SIZE
#define DT_ST_STM32_OTGFS_50000000_IRQ_0            67
#define DT_INST_0_ST_STM32_OTGFS_IRQ_0              DT_ST_STM32_OTGFS_50000000_IRQ_0
#define DT_ST_STM32_OTGFS_50000000_IRQ_OTGFS        DT_ST_STM32_OTGFS_50000000_IRQ_0
#define DT_INST_0_ST_STM32_OTGFS_IRQ_OTGFS          DT_ST_STM32_OTGFS_50000000_IRQ_0
#define DT_ST_STM32_OTGFS_50000000_IRQ_0_PRIORITY   0
#define DT_INST_0_ST_STM32_OTGFS_IRQ_0_PRIORITY     DT_ST_STM32_OTGFS_50000000_IRQ_0_PRIORITY
#define DT_ST_STM32_OTGFS_50000000_IRQ_OTGFS_PRIORITY DT_ST_STM32_OTGFS_50000000_IRQ_0_PRIORITY
#define DT_INST_0_ST_STM32_OTGFS_IRQ_OTGFS_PRIORITY DT_ST_STM32_OTGFS_50000000_IRQ_0_PRIORITY
/* Size of USB dedicated RAM. STM32 SOC's reference manual defines a shared FIFO size. */
#define DT_ST_STM32_OTGFS_50000000_RAM_SIZE         1280
#define DT_INST_0_ST_STM32_OTGFS_RAM_SIZE           DT_ST_STM32_OTGFS_50000000_RAM_SIZE
/* Number of bi-directional endpoints supported by hardware (including EP0) */
#define DT_ST_STM32_OTGFS_50000000_NUM_BIDIR_ENDPOINTS 4
#define DT_INST_0_ST_STM32_OTGFS_NUM_BIDIR_ENDPOINTS DT_ST_STM32_OTGFS_50000000_NUM_BIDIR_ENDPOINTS
/* Configures USB controllers to work up to a specific speed. Valid arguments are "super-speed", "high-speed", "full-speed" and "low-speed". If this is not passed via DT, USB controllers should use their maximum hardware capability. */
#define DT_ST_STM32_OTGFS_50000000_MAXIMUM_SPEED    "full-speed"
#define DT_INST_0_ST_STM32_OTGFS_MAXIMUM_SPEED      DT_ST_STM32_OTGFS_50000000_MAXIMUM_SPEED
#define DT_ST_STM32_OTGFS_50000000_MAXIMUM_SPEED_ENUM 1
#define DT_INST_0_ST_STM32_OTGFS_MAXIMUM_SPEED_ENUM DT_ST_STM32_OTGFS_50000000_MAXIMUM_SPEED_ENUM
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_ST_STM32_OTGFS_50000000_LABEL            "OTGFS"
#define DT_INST_0_ST_STM32_OTGFS_LABEL              DT_ST_STM32_OTGFS_50000000_LABEL
/* name of each interrupt */
#define DT_ST_STM32_OTGFS_50000000_INTERRUPT_NAMES_0 "otgfs"
#define DT_INST_0_ST_STM32_OTGFS_INTERRUPT_NAMES_0  DT_ST_STM32_OTGFS_50000000_INTERRUPT_NAMES_0
#define DT_ST_STM32_OTGFS_50000000_CLOCK_CONTROLLER "STM32_CLK_RCC"
#define DT_INST_0_ST_STM32_OTGFS_CLOCK_CONTROLLER   DT_ST_STM32_OTGFS_50000000_CLOCK_CONTROLLER
#define DT_ST_STM32_OTGFS_50000000_CLOCK_BUS_0      1
#define DT_INST_0_ST_STM32_OTGFS_CLOCK_BUS_0        DT_ST_STM32_OTGFS_50000000_CLOCK_BUS_0
#define DT_ST_STM32_OTGFS_50000000_CLOCK_BUS        DT_ST_STM32_OTGFS_50000000_CLOCK_BUS_0
#define DT_INST_0_ST_STM32_OTGFS_CLOCK_BUS          DT_ST_STM32_OTGFS_50000000_CLOCK_BUS_0
#define DT_ST_STM32_OTGFS_50000000_CLOCK_BITS_0     128
#define DT_INST_0_ST_STM32_OTGFS_CLOCK_BITS_0       DT_ST_STM32_OTGFS_50000000_CLOCK_BITS_0
#define DT_ST_STM32_OTGFS_50000000_CLOCK_BITS       DT_ST_STM32_OTGFS_50000000_CLOCK_BITS_0
#define DT_INST_0_ST_STM32_OTGFS_CLOCK_BITS         DT_ST_STM32_OTGFS_50000000_CLOCK_BITS_0
#define DT_INST_0_ST_STM32_OTGFS                    1

/*
 * Devicetree node:
 *   /soc/watchdog@40002c00
 *
 * Binding (compatible = st,stm32-window-watchdog):
 *   $ZEPHYR_BASE/dts/bindings/watchdog/st,stm32-window-watchdog.yaml
 *
 * Dependency Ordinal: 49
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 system window watchdog
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/watchdog@40003000
 *
 * Binding (compatible = st,stm32-watchdog):
 *   $ZEPHYR_BASE/dts/bindings/watchdog/st,stm32-watchdog.yaml
 *
 * Dependency Ordinal: 50
 *
 * Requires:
 *   8   /soc
 *
 * Description:
 *   STM32 watchdog
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/flash-controller@40023c00
 *
 * Binding (compatible = st,stm32-flash-controller):
 *   $ZEPHYR_BASE/dts/bindings/flash_controller/st,stm32-flash-controller.yaml
 *
 * Dependency Ordinal: 51
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *
 * Supports:
 *   52  /soc/flash-controller@40023c00/flash@8000000
 *
 * Description:
 *   STM32 Family flash controller
 */
#define DT_ST_STM32_FLASH_CONTROLLER_40023C00_BASE_ADDRESS 0x40023c00
#define DT_INST_0_ST_STM32_FLASH_CONTROLLER_BASE_ADDRESS DT_ST_STM32_FLASH_CONTROLLER_40023C00_BASE_ADDRESS
#define DT_INST_0_ST_STM32F4_FLASH_CONTROLLER_BASE_ADDRESS DT_ST_STM32_FLASH_CONTROLLER_40023C00_BASE_ADDRESS
#define DT_ST_STM32_FLASH_CONTROLLER_40023C00_SIZE  1024
#define DT_INST_0_ST_STM32_FLASH_CONTROLLER_SIZE    DT_ST_STM32_FLASH_CONTROLLER_40023C00_SIZE
#define DT_INST_0_ST_STM32F4_FLASH_CONTROLLER_SIZE  DT_ST_STM32_FLASH_CONTROLLER_40023C00_SIZE
#define DT_ST_STM32_FLASH_CONTROLLER_40023C00_IRQ_0 4
#define DT_INST_0_ST_STM32_FLASH_CONTROLLER_IRQ_0   DT_ST_STM32_FLASH_CONTROLLER_40023C00_IRQ_0
#define DT_INST_0_ST_STM32F4_FLASH_CONTROLLER_IRQ_0 DT_ST_STM32_FLASH_CONTROLLER_40023C00_IRQ_0
#define DT_ST_STM32_FLASH_CONTROLLER_40023C00_IRQ_0_PRIORITY 0
#define DT_INST_0_ST_STM32_FLASH_CONTROLLER_IRQ_0_PRIORITY DT_ST_STM32_FLASH_CONTROLLER_40023C00_IRQ_0_PRIORITY
#define DT_INST_0_ST_STM32F4_FLASH_CONTROLLER_IRQ_0_PRIORITY DT_ST_STM32_FLASH_CONTROLLER_40023C00_IRQ_0_PRIORITY
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_ST_STM32_FLASH_CONTROLLER_40023C00_LABEL "FLASH_CTRL"
#define DT_INST_0_ST_STM32_FLASH_CONTROLLER_LABEL   DT_ST_STM32_FLASH_CONTROLLER_40023C00_LABEL
#define DT_INST_0_ST_STM32F4_FLASH_CONTROLLER_LABEL DT_ST_STM32_FLASH_CONTROLLER_40023C00_LABEL
#define DT_INST_0_ST_STM32_FLASH_CONTROLLER         1
#define DT_INST_0_ST_STM32F4_FLASH_CONTROLLER       1

/*
 * Devicetree node:
 *   /soc/flash-controller@40023c00/flash@8000000
 *
 * Binding (compatible = soc-nv-flash):
 *   $ZEPHYR_BASE/dts/bindings/mtd/soc-nv-flash.yaml
 *
 * Dependency Ordinal: 52
 *
 * Requires:
 *   51  /soc/flash-controller@40023c00
 *
 * Description:
 *   Flash node
 */
#define DT_SOC_NV_FLASH_8000000_BASE_ADDRESS        0x8000000
#define DT_INST_0_SOC_NV_FLASH_BASE_ADDRESS         DT_SOC_NV_FLASH_8000000_BASE_ADDRESS
#define DT_SOC_NV_FLASH_8000000_SIZE                1048576
#define DT_INST_0_SOC_NV_FLASH_SIZE                 DT_SOC_NV_FLASH_8000000_SIZE
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_SOC_NV_FLASH_8000000_LABEL               "FLASH_STM32"
#define DT_INST_0_SOC_NV_FLASH_LABEL                DT_SOC_NV_FLASH_8000000_LABEL
/* address alignment required by flash write operations */
#define DT_SOC_NV_FLASH_8000000_WRITE_BLOCK_SIZE    1
#define DT_INST_0_SOC_NV_FLASH_WRITE_BLOCK_SIZE     DT_SOC_NV_FLASH_8000000_WRITE_BLOCK_SIZE
#define DT_INST_0_SOC_NV_FLASH                      1

/*
 * Devicetree node:
 *   /soc/pin-controller@40020000/gpio@40020400
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * Dependency Ordinal: 53
 *
 * Requires:
 *   9   /soc/pin-controller@40020000
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 GPIO node
 */
#define DT_ST_STM32_GPIO_40020400_BASE_ADDRESS      0x40020400
#define DT_INST_1_ST_STM32_GPIO_BASE_ADDRESS        DT_ST_STM32_GPIO_40020400_BASE_ADDRESS
#define DT_ST_STM32_GPIO_40020400_SIZE              1024
#define DT_INST_1_ST_STM32_GPIO_SIZE                DT_ST_STM32_GPIO_40020400_SIZE
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_ST_STM32_GPIO_40020400_LABEL             "GPIOB"
#define DT_INST_1_ST_STM32_GPIO_LABEL               DT_ST_STM32_GPIO_40020400_LABEL
/* Number of gpios supported */
#define DT_ST_STM32_GPIO_40020400_NGPIOS            32
#define DT_INST_1_ST_STM32_GPIO_NGPIOS              DT_ST_STM32_GPIO_40020400_NGPIOS
#define DT_ST_STM32_GPIO_40020400_CLOCK_CONTROLLER  "STM32_CLK_RCC"
#define DT_INST_1_ST_STM32_GPIO_CLOCK_CONTROLLER    DT_ST_STM32_GPIO_40020400_CLOCK_CONTROLLER
#define DT_ST_STM32_GPIO_40020400_CLOCK_BUS_0       0
#define DT_INST_1_ST_STM32_GPIO_CLOCK_BUS_0         DT_ST_STM32_GPIO_40020400_CLOCK_BUS_0
#define DT_ST_STM32_GPIO_40020400_CLOCK_BUS         DT_ST_STM32_GPIO_40020400_CLOCK_BUS_0
#define DT_INST_1_ST_STM32_GPIO_CLOCK_BUS           DT_ST_STM32_GPIO_40020400_CLOCK_BUS_0
#define DT_ST_STM32_GPIO_40020400_CLOCK_BITS_0      2
#define DT_INST_1_ST_STM32_GPIO_CLOCK_BITS_0        DT_ST_STM32_GPIO_40020400_CLOCK_BITS_0
#define DT_ST_STM32_GPIO_40020400_CLOCK_BITS        DT_ST_STM32_GPIO_40020400_CLOCK_BITS_0
#define DT_INST_1_ST_STM32_GPIO_CLOCK_BITS          DT_ST_STM32_GPIO_40020400_CLOCK_BITS_0
#define DT_INST_1_ST_STM32_GPIO                     1

/*
 * Devicetree node:
 *   /soc/pin-controller@40020000/gpio@40020800
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * Dependency Ordinal: 54
 *
 * Requires:
 *   9   /soc/pin-controller@40020000
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 GPIO node
 */
#define DT_ST_STM32_GPIO_40020800_BASE_ADDRESS      0x40020800
#define DT_INST_2_ST_STM32_GPIO_BASE_ADDRESS        DT_ST_STM32_GPIO_40020800_BASE_ADDRESS
#define DT_ST_STM32_GPIO_40020800_SIZE              1024
#define DT_INST_2_ST_STM32_GPIO_SIZE                DT_ST_STM32_GPIO_40020800_SIZE
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_ST_STM32_GPIO_40020800_LABEL             "GPIOC"
#define DT_INST_2_ST_STM32_GPIO_LABEL               DT_ST_STM32_GPIO_40020800_LABEL
/* Number of gpios supported */
#define DT_ST_STM32_GPIO_40020800_NGPIOS            32
#define DT_INST_2_ST_STM32_GPIO_NGPIOS              DT_ST_STM32_GPIO_40020800_NGPIOS
#define DT_ST_STM32_GPIO_40020800_CLOCK_CONTROLLER  "STM32_CLK_RCC"
#define DT_INST_2_ST_STM32_GPIO_CLOCK_CONTROLLER    DT_ST_STM32_GPIO_40020800_CLOCK_CONTROLLER
#define DT_ST_STM32_GPIO_40020800_CLOCK_BUS_0       0
#define DT_INST_2_ST_STM32_GPIO_CLOCK_BUS_0         DT_ST_STM32_GPIO_40020800_CLOCK_BUS_0
#define DT_ST_STM32_GPIO_40020800_CLOCK_BUS         DT_ST_STM32_GPIO_40020800_CLOCK_BUS_0
#define DT_INST_2_ST_STM32_GPIO_CLOCK_BUS           DT_ST_STM32_GPIO_40020800_CLOCK_BUS_0
#define DT_ST_STM32_GPIO_40020800_CLOCK_BITS_0      4
#define DT_INST_2_ST_STM32_GPIO_CLOCK_BITS_0        DT_ST_STM32_GPIO_40020800_CLOCK_BITS_0
#define DT_ST_STM32_GPIO_40020800_CLOCK_BITS        DT_ST_STM32_GPIO_40020800_CLOCK_BITS_0
#define DT_INST_2_ST_STM32_GPIO_CLOCK_BITS          DT_ST_STM32_GPIO_40020800_CLOCK_BITS_0
#define DT_INST_2_ST_STM32_GPIO                     1

/*
 * Devicetree node:
 *   /soc/pin-controller@40020000/gpio@40021000
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * Dependency Ordinal: 55
 *
 * Requires:
 *   9   /soc/pin-controller@40020000
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 GPIO node
 */
#define DT_ST_STM32_GPIO_40021000_BASE_ADDRESS      0x40021000
#define DT_INST_4_ST_STM32_GPIO_BASE_ADDRESS        DT_ST_STM32_GPIO_40021000_BASE_ADDRESS
#define DT_ST_STM32_GPIO_40021000_SIZE              1024
#define DT_INST_4_ST_STM32_GPIO_SIZE                DT_ST_STM32_GPIO_40021000_SIZE
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_ST_STM32_GPIO_40021000_LABEL             "GPIOE"
#define DT_INST_4_ST_STM32_GPIO_LABEL               DT_ST_STM32_GPIO_40021000_LABEL
/* Number of gpios supported */
#define DT_ST_STM32_GPIO_40021000_NGPIOS            32
#define DT_INST_4_ST_STM32_GPIO_NGPIOS              DT_ST_STM32_GPIO_40021000_NGPIOS
#define DT_ST_STM32_GPIO_40021000_CLOCK_CONTROLLER  "STM32_CLK_RCC"
#define DT_INST_4_ST_STM32_GPIO_CLOCK_CONTROLLER    DT_ST_STM32_GPIO_40021000_CLOCK_CONTROLLER
#define DT_ST_STM32_GPIO_40021000_CLOCK_BUS_0       0
#define DT_INST_4_ST_STM32_GPIO_CLOCK_BUS_0         DT_ST_STM32_GPIO_40021000_CLOCK_BUS_0
#define DT_ST_STM32_GPIO_40021000_CLOCK_BUS         DT_ST_STM32_GPIO_40021000_CLOCK_BUS_0
#define DT_INST_4_ST_STM32_GPIO_CLOCK_BUS           DT_ST_STM32_GPIO_40021000_CLOCK_BUS_0
#define DT_ST_STM32_GPIO_40021000_CLOCK_BITS_0      16
#define DT_INST_4_ST_STM32_GPIO_CLOCK_BITS_0        DT_ST_STM32_GPIO_40021000_CLOCK_BITS_0
#define DT_ST_STM32_GPIO_40021000_CLOCK_BITS        DT_ST_STM32_GPIO_40021000_CLOCK_BITS_0
#define DT_INST_4_ST_STM32_GPIO_CLOCK_BITS          DT_ST_STM32_GPIO_40021000_CLOCK_BITS_0
#define DT_INST_4_ST_STM32_GPIO                     1

/*
 * Devicetree node:
 *   /soc/pin-controller@40020000/gpio@40021400
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * Dependency Ordinal: 56
 *
 * Requires:
 *   9   /soc/pin-controller@40020000
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 GPIO node
 */
#define DT_ST_STM32_GPIO_40021400_BASE_ADDRESS      0x40021400
#define DT_INST_6_ST_STM32_GPIO_BASE_ADDRESS        DT_ST_STM32_GPIO_40021400_BASE_ADDRESS
#define DT_ST_STM32_GPIO_40021400_SIZE              1024
#define DT_INST_6_ST_STM32_GPIO_SIZE                DT_ST_STM32_GPIO_40021400_SIZE
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_ST_STM32_GPIO_40021400_LABEL             "GPIOF"
#define DT_INST_6_ST_STM32_GPIO_LABEL               DT_ST_STM32_GPIO_40021400_LABEL
/* Number of gpios supported */
#define DT_ST_STM32_GPIO_40021400_NGPIOS            32
#define DT_INST_6_ST_STM32_GPIO_NGPIOS              DT_ST_STM32_GPIO_40021400_NGPIOS
#define DT_ST_STM32_GPIO_40021400_CLOCK_CONTROLLER  "STM32_CLK_RCC"
#define DT_INST_6_ST_STM32_GPIO_CLOCK_CONTROLLER    DT_ST_STM32_GPIO_40021400_CLOCK_CONTROLLER
#define DT_ST_STM32_GPIO_40021400_CLOCK_BUS_0       0
#define DT_INST_6_ST_STM32_GPIO_CLOCK_BUS_0         DT_ST_STM32_GPIO_40021400_CLOCK_BUS_0
#define DT_ST_STM32_GPIO_40021400_CLOCK_BUS         DT_ST_STM32_GPIO_40021400_CLOCK_BUS_0
#define DT_INST_6_ST_STM32_GPIO_CLOCK_BUS           DT_ST_STM32_GPIO_40021400_CLOCK_BUS_0
#define DT_ST_STM32_GPIO_40021400_CLOCK_BITS_0      32
#define DT_INST_6_ST_STM32_GPIO_CLOCK_BITS_0        DT_ST_STM32_GPIO_40021400_CLOCK_BITS_0
#define DT_ST_STM32_GPIO_40021400_CLOCK_BITS        DT_ST_STM32_GPIO_40021400_CLOCK_BITS_0
#define DT_INST_6_ST_STM32_GPIO_CLOCK_BITS          DT_ST_STM32_GPIO_40021400_CLOCK_BITS_0
#define DT_INST_6_ST_STM32_GPIO                     1

/*
 * Devicetree node:
 *   /soc/pin-controller@40020000/gpio@40021800
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * Dependency Ordinal: 57
 *
 * Requires:
 *   9   /soc/pin-controller@40020000
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 GPIO node
 */
#define DT_ST_STM32_GPIO_40021800_BASE_ADDRESS      0x40021800
#define DT_INST_7_ST_STM32_GPIO_BASE_ADDRESS        DT_ST_STM32_GPIO_40021800_BASE_ADDRESS
#define DT_ST_STM32_GPIO_40021800_SIZE              1024
#define DT_INST_7_ST_STM32_GPIO_SIZE                DT_ST_STM32_GPIO_40021800_SIZE
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_ST_STM32_GPIO_40021800_LABEL             "GPIOG"
#define DT_INST_7_ST_STM32_GPIO_LABEL               DT_ST_STM32_GPIO_40021800_LABEL
/* Number of gpios supported */
#define DT_ST_STM32_GPIO_40021800_NGPIOS            32
#define DT_INST_7_ST_STM32_GPIO_NGPIOS              DT_ST_STM32_GPIO_40021800_NGPIOS
#define DT_ST_STM32_GPIO_40021800_CLOCK_CONTROLLER  "STM32_CLK_RCC"
#define DT_INST_7_ST_STM32_GPIO_CLOCK_CONTROLLER    DT_ST_STM32_GPIO_40021800_CLOCK_CONTROLLER
#define DT_ST_STM32_GPIO_40021800_CLOCK_BUS_0       0
#define DT_INST_7_ST_STM32_GPIO_CLOCK_BUS_0         DT_ST_STM32_GPIO_40021800_CLOCK_BUS_0
#define DT_ST_STM32_GPIO_40021800_CLOCK_BUS         DT_ST_STM32_GPIO_40021800_CLOCK_BUS_0
#define DT_INST_7_ST_STM32_GPIO_CLOCK_BUS           DT_ST_STM32_GPIO_40021800_CLOCK_BUS_0
#define DT_ST_STM32_GPIO_40021800_CLOCK_BITS_0      64
#define DT_INST_7_ST_STM32_GPIO_CLOCK_BITS_0        DT_ST_STM32_GPIO_40021800_CLOCK_BITS_0
#define DT_ST_STM32_GPIO_40021800_CLOCK_BITS        DT_ST_STM32_GPIO_40021800_CLOCK_BITS_0
#define DT_INST_7_ST_STM32_GPIO_CLOCK_BITS          DT_ST_STM32_GPIO_40021800_CLOCK_BITS_0
#define DT_INST_7_ST_STM32_GPIO                     1

/*
 * Devicetree node:
 *   /soc/pin-controller@40020000/gpio@40021c00
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * Dependency Ordinal: 58
 *
 * Requires:
 *   9   /soc/pin-controller@40020000
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 GPIO node
 */
#define DT_ST_STM32_GPIO_40021C00_BASE_ADDRESS      0x40021c00
#define DT_INST_5_ST_STM32_GPIO_BASE_ADDRESS        DT_ST_STM32_GPIO_40021C00_BASE_ADDRESS
#define DT_ST_STM32_GPIO_40021C00_SIZE              1024
#define DT_INST_5_ST_STM32_GPIO_SIZE                DT_ST_STM32_GPIO_40021C00_SIZE
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_ST_STM32_GPIO_40021C00_LABEL             "GPIOH"
#define DT_INST_5_ST_STM32_GPIO_LABEL               DT_ST_STM32_GPIO_40021C00_LABEL
/* Number of gpios supported */
#define DT_ST_STM32_GPIO_40021C00_NGPIOS            32
#define DT_INST_5_ST_STM32_GPIO_NGPIOS              DT_ST_STM32_GPIO_40021C00_NGPIOS
#define DT_ST_STM32_GPIO_40021C00_CLOCK_CONTROLLER  "STM32_CLK_RCC"
#define DT_INST_5_ST_STM32_GPIO_CLOCK_CONTROLLER    DT_ST_STM32_GPIO_40021C00_CLOCK_CONTROLLER
#define DT_ST_STM32_GPIO_40021C00_CLOCK_BUS_0       0
#define DT_INST_5_ST_STM32_GPIO_CLOCK_BUS_0         DT_ST_STM32_GPIO_40021C00_CLOCK_BUS_0
#define DT_ST_STM32_GPIO_40021C00_CLOCK_BUS         DT_ST_STM32_GPIO_40021C00_CLOCK_BUS_0
#define DT_INST_5_ST_STM32_GPIO_CLOCK_BUS           DT_ST_STM32_GPIO_40021C00_CLOCK_BUS_0
#define DT_ST_STM32_GPIO_40021C00_CLOCK_BITS_0      128
#define DT_INST_5_ST_STM32_GPIO_CLOCK_BITS_0        DT_ST_STM32_GPIO_40021C00_CLOCK_BITS_0
#define DT_ST_STM32_GPIO_40021C00_CLOCK_BITS        DT_ST_STM32_GPIO_40021C00_CLOCK_BITS_0
#define DT_INST_5_ST_STM32_GPIO_CLOCK_BITS          DT_ST_STM32_GPIO_40021C00_CLOCK_BITS_0
#define DT_INST_5_ST_STM32_GPIO                     1

/*
 * Devicetree node:
 *   /soc/pin-controller@40020000/gpio@40022000
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * Dependency Ordinal: 59
 *
 * Requires:
 *   9   /soc/pin-controller@40020000
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 GPIO node
 */
#define DT_ST_STM32_GPIO_40022000_BASE_ADDRESS      0x40022000
#define DT_INST_8_ST_STM32_GPIO_BASE_ADDRESS        DT_ST_STM32_GPIO_40022000_BASE_ADDRESS
#define DT_ST_STM32_GPIO_40022000_SIZE              1024
#define DT_INST_8_ST_STM32_GPIO_SIZE                DT_ST_STM32_GPIO_40022000_SIZE
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_ST_STM32_GPIO_40022000_LABEL             "GPIOI"
#define DT_INST_8_ST_STM32_GPIO_LABEL               DT_ST_STM32_GPIO_40022000_LABEL
/* Number of gpios supported */
#define DT_ST_STM32_GPIO_40022000_NGPIOS            32
#define DT_INST_8_ST_STM32_GPIO_NGPIOS              DT_ST_STM32_GPIO_40022000_NGPIOS
#define DT_ST_STM32_GPIO_40022000_CLOCK_CONTROLLER  "STM32_CLK_RCC"
#define DT_INST_8_ST_STM32_GPIO_CLOCK_CONTROLLER    DT_ST_STM32_GPIO_40022000_CLOCK_CONTROLLER
#define DT_ST_STM32_GPIO_40022000_CLOCK_BUS_0       0
#define DT_INST_8_ST_STM32_GPIO_CLOCK_BUS_0         DT_ST_STM32_GPIO_40022000_CLOCK_BUS_0
#define DT_ST_STM32_GPIO_40022000_CLOCK_BUS         DT_ST_STM32_GPIO_40022000_CLOCK_BUS_0
#define DT_INST_8_ST_STM32_GPIO_CLOCK_BUS           DT_ST_STM32_GPIO_40022000_CLOCK_BUS_0
#define DT_ST_STM32_GPIO_40022000_CLOCK_BITS_0      256
#define DT_INST_8_ST_STM32_GPIO_CLOCK_BITS_0        DT_ST_STM32_GPIO_40022000_CLOCK_BITS_0
#define DT_ST_STM32_GPIO_40022000_CLOCK_BITS        DT_ST_STM32_GPIO_40022000_CLOCK_BITS_0
#define DT_INST_8_ST_STM32_GPIO_CLOCK_BITS          DT_ST_STM32_GPIO_40022000_CLOCK_BITS_0
#define DT_INST_8_ST_STM32_GPIO                     1

/*
 * Devicetree node:
 *   /soc/timers@40000000
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Dependency Ordinal: 60
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Supports:
 *   61  /soc/timers@40000000/pwm
 *
 * Description:
 *   STM32 timers
 */
#define DT_ST_STM32_TIMERS_40000000_BASE_ADDRESS    0x40000000
#define DT_INST_0_ST_STM32_TIMERS_BASE_ADDRESS      DT_ST_STM32_TIMERS_40000000_BASE_ADDRESS
#define DT_ST_STM32_TIMERS_40000000_SIZE            1024
#define DT_INST_0_ST_STM32_TIMERS_SIZE              DT_ST_STM32_TIMERS_40000000_SIZE
#define DT_ST_STM32_TIMERS_40000000_IRQ_0           28
#define DT_INST_0_ST_STM32_TIMERS_IRQ_0             DT_ST_STM32_TIMERS_40000000_IRQ_0
#define DT_ST_STM32_TIMERS_40000000_IRQ_GLOBAL      DT_ST_STM32_TIMERS_40000000_IRQ_0
#define DT_INST_0_ST_STM32_TIMERS_IRQ_GLOBAL        DT_ST_STM32_TIMERS_40000000_IRQ_0
#define DT_ST_STM32_TIMERS_40000000_IRQ_0_PRIORITY  0
#define DT_INST_0_ST_STM32_TIMERS_IRQ_0_PRIORITY    DT_ST_STM32_TIMERS_40000000_IRQ_0_PRIORITY
#define DT_ST_STM32_TIMERS_40000000_IRQ_GLOBAL_PRIORITY DT_ST_STM32_TIMERS_40000000_IRQ_0_PRIORITY
#define DT_INST_0_ST_STM32_TIMERS_IRQ_GLOBAL_PRIORITY DT_ST_STM32_TIMERS_40000000_IRQ_0_PRIORITY
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_ST_STM32_TIMERS_40000000_LABEL           "TIMERS_2"
#define DT_INST_0_ST_STM32_TIMERS_LABEL             DT_ST_STM32_TIMERS_40000000_LABEL
/* name of each interrupt */
#define DT_ST_STM32_TIMERS_40000000_INTERRUPT_NAMES_0 "global"
#define DT_INST_0_ST_STM32_TIMERS_INTERRUPT_NAMES_0 DT_ST_STM32_TIMERS_40000000_INTERRUPT_NAMES_0
#define DT_ST_STM32_TIMERS_40000000_CLOCK_CONTROLLER "STM32_CLK_RCC"
#define DT_INST_0_ST_STM32_TIMERS_CLOCK_CONTROLLER  DT_ST_STM32_TIMERS_40000000_CLOCK_CONTROLLER
#define DT_ST_STM32_TIMERS_40000000_CLOCK_BUS_0     2
#define DT_INST_0_ST_STM32_TIMERS_CLOCK_BUS_0       DT_ST_STM32_TIMERS_40000000_CLOCK_BUS_0
#define DT_ST_STM32_TIMERS_40000000_CLOCK_BUS       DT_ST_STM32_TIMERS_40000000_CLOCK_BUS_0
#define DT_INST_0_ST_STM32_TIMERS_CLOCK_BUS         DT_ST_STM32_TIMERS_40000000_CLOCK_BUS_0
#define DT_ST_STM32_TIMERS_40000000_CLOCK_BITS_0    1
#define DT_INST_0_ST_STM32_TIMERS_CLOCK_BITS_0      DT_ST_STM32_TIMERS_40000000_CLOCK_BITS_0
#define DT_ST_STM32_TIMERS_40000000_CLOCK_BITS      DT_ST_STM32_TIMERS_40000000_CLOCK_BITS_0
#define DT_INST_0_ST_STM32_TIMERS_CLOCK_BITS        DT_ST_STM32_TIMERS_40000000_CLOCK_BITS_0
#define DT_INST_0_ST_STM32_TIMERS                   1

/*
 * Devicetree node:
 *   /soc/timers@40000000/pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Dependency Ordinal: 61
 *
 * Requires:
 *   60  /soc/timers@40000000
 *
 * Description:
 *   STM32 PWM
 */
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_ST_STM32_PWM_40000000_PWM_LABEL          "PWM_2"
#define DT_INST_0_ST_STM32_PWM_LABEL                DT_ST_STM32_PWM_40000000_PWM_LABEL
/* Clock prescaler at the input of the timer */
#define DT_ST_STM32_PWM_40000000_PWM_ST_PRESCALER   0
#define DT_INST_0_ST_STM32_PWM_ST_PRESCALER         DT_ST_STM32_PWM_40000000_PWM_ST_PRESCALER
#define DT_INST_0_ST_STM32_PWM                      1

/*
 * Devicetree node:
 *   /soc/timers@40000400
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Dependency Ordinal: 62
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Supports:
 *   63  /soc/timers@40000400/pwm
 *
 * Description:
 *   STM32 timers
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/timers@40000400/pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Dependency Ordinal: 63
 *
 * Requires:
 *   62  /soc/timers@40000400
 *
 * Description:
 *   STM32 PWM
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/timers@40000800
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Dependency Ordinal: 64
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Supports:
 *   65  /soc/timers@40000800/pwm
 *
 * Description:
 *   STM32 timers
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/timers@40000800/pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Dependency Ordinal: 65
 *
 * Requires:
 *   64  /soc/timers@40000800
 *
 * Description:
 *   STM32 PWM
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/timers@40000c00
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Dependency Ordinal: 66
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Supports:
 *   67  /soc/timers@40000c00/pwm
 *
 * Description:
 *   STM32 timers
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/timers@40000c00/pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Dependency Ordinal: 67
 *
 * Requires:
 *   66  /soc/timers@40000c00
 *
 * Description:
 *   STM32 PWM
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/timers@40001000
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Dependency Ordinal: 68
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Supports:
 *   69  /soc/timers@40001000/pwm
 *
 * Description:
 *   STM32 timers
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/timers@40001000/pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Dependency Ordinal: 69
 *
 * Requires:
 *   68  /soc/timers@40001000
 *
 * Description:
 *   STM32 PWM
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/timers@40001400
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Dependency Ordinal: 70
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Supports:
 *   71  /soc/timers@40001400/pwm
 *
 * Description:
 *   STM32 timers
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/timers@40001400/pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Dependency Ordinal: 71
 *
 * Requires:
 *   70  /soc/timers@40001400
 *
 * Description:
 *   STM32 PWM
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/timers@40001800
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Dependency Ordinal: 72
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Supports:
 *   73  /soc/timers@40001800/pwm
 *
 * Description:
 *   STM32 timers
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/timers@40001800/pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Dependency Ordinal: 73
 *
 * Requires:
 *   72  /soc/timers@40001800
 *
 * Description:
 *   STM32 PWM
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/timers@40001c00
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Dependency Ordinal: 74
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Supports:
 *   75  /soc/timers@40001c00/pwm
 *
 * Description:
 *   STM32 timers
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/timers@40001c00/pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Dependency Ordinal: 75
 *
 * Requires:
 *   74  /soc/timers@40001c00
 *
 * Description:
 *   STM32 PWM
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/timers@40002000
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Dependency Ordinal: 76
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Supports:
 *   77  /soc/timers@40002000/pwm
 *
 * Description:
 *   STM32 timers
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/timers@40002000/pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Dependency Ordinal: 77
 *
 * Requires:
 *   76  /soc/timers@40002000
 *
 * Description:
 *   STM32 PWM
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/timers@40010000
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Dependency Ordinal: 78
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Supports:
 *   79  /soc/timers@40010000/pwm
 *
 * Description:
 *   STM32 timers
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/timers@40010000/pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Dependency Ordinal: 79
 *
 * Requires:
 *   78  /soc/timers@40010000
 *
 * Description:
 *   STM32 PWM
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/timers@40010400
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Dependency Ordinal: 80
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Supports:
 *   81  /soc/timers@40010400/pwm
 *
 * Description:
 *   STM32 timers
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/timers@40010400/pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Dependency Ordinal: 81
 *
 * Requires:
 *   80  /soc/timers@40010400
 *
 * Description:
 *   STM32 PWM
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/timers@40014000
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Dependency Ordinal: 82
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Supports:
 *   83  /soc/timers@40014000/pwm
 *
 * Description:
 *   STM32 timers
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/timers@40014000/pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Dependency Ordinal: 83
 *
 * Requires:
 *   82  /soc/timers@40014000
 *
 * Description:
 *   STM32 PWM
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/timers@40014400
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Dependency Ordinal: 84
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Supports:
 *   85  /soc/timers@40014400/pwm
 *
 * Description:
 *   STM32 timers
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/timers@40014400/pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Dependency Ordinal: 85
 *
 * Requires:
 *   84  /soc/timers@40014400
 *
 * Description:
 *   STM32 PWM
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/timers@40014800
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Dependency Ordinal: 86
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Supports:
 *   87  /soc/timers@40014800/pwm
 *
 * Description:
 *   STM32 timers
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/timers@40014800/pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Dependency Ordinal: 87
 *
 * Requires:
 *   86  /soc/timers@40014800
 *
 * Description:
 *   STM32 PWM
 *
 * Node is disabled.
 */

/* Compatibles appearing on enabled nodes */
#define DT_COMPAT_ARM_CORTEX_M4F                    1
#define DT_COMPAT_ARM_V7M_NVIC                      1
#define DT_COMPAT_GPIO_KEYS                         1
#define DT_COMPAT_GPIO_LEDS                         1
#define DT_COMPAT_MMIO_SRAM                         1
#define DT_COMPAT_SIMPLE_BUS                        1
#define DT_COMPAT_SOC_NV_FLASH                      1
#define DT_COMPAT_ST_STM32_CAN                      1
#define DT_COMPAT_ST_STM32_CCM                      1
#define DT_COMPAT_ST_STM32_FLASH_CONTROLLER         1
#define DT_COMPAT_ST_STM32_GPIO                     1
#define DT_COMPAT_ST_STM32_OTGFS                    1
#define DT_COMPAT_ST_STM32_PINMUX                   1
#define DT_COMPAT_ST_STM32_PWM                      1
#define DT_COMPAT_ST_STM32_RCC                      1
#define DT_COMPAT_ST_STM32_RTC                      1
#define DT_COMPAT_ST_STM32_TIMERS                   1
#define DT_COMPAT_ST_STM32_UART                     1
#define DT_COMPAT_ST_STM32_USART                    1
#define DT_COMPAT_ST_STM32F4_FLASH_CONTROLLER       1
#define DT_COMPAT_ST_STM32F407                      1
#define DT_COMPAT_ST_STM32F4DISCOVERY               1
#define DT_COMPAT_USB_NOP_XCEIV                     1

/* /chosen/zephyr,ccm (/memory@10000000) */
#define DT_CCM_BASE_ADDRESS                         0x10000000
#define DT_CCM_SIZE                                 64

/* /chosen/zephyr,flash (/soc/flash-controller@40023c00/flash@8000000) */
#define DT_FLASH_BASE_ADDRESS                       0x8000000
#define DT_FLASH_SIZE                               1024
#define DT_FLASH_WRITE_BLOCK_SIZE                   1

/* /chosen/zephyr,code-partition (missing) */
#define DT_CODE_PARTITION_OFFSET                    0
#define DT_CODE_PARTITION_SIZE                      0
