// Seed: 2206969922
module module_0 (
    output wire id_0,
    input wor id_1,
    input wire id_2,
    output tri0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    input wor id_6,
    input supply1 id_7,
    input wire id_8,
    input wire id_9,
    input tri0 id_10,
    input supply0 id_11
    , id_14,
    input tri1 id_12
);
  id_15(
      .id_0(id_3), .id_1(id_14)
  );
endmodule
module module_1 (
    input  tri  id_0,
    input  wire id_1,
    output tri  id_2,
    input  wand id_3,
    input  wire id_4
);
  assign id_2 = 1;
  tri1 id_6, id_7, id_8, id_9 = 1;
  wire id_10;
  wire id_11;
  module_0(
      id_2, id_4, id_1, id_2, id_3, id_1, id_3, id_0, id_0, id_0, id_1, id_4, id_3
  ); id_12 :
  assert property (@(negedge 1'h0) 1'b0)
    if (id_9 <-> id_0);
    else id_8 -= id_1;
  wire id_13, id_14;
endmodule
