
*** Running vivado
    with args -log EncryptionEngine_Sandbox_v1_0.vds -m64 -mode batch -messageDb vivado.pb -notrace -source EncryptionEngine_Sandbox_v1_0.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source EncryptionEngine_Sandbox_v1_0.tcl -notrace
Command: synth_design -top EncryptionEngine_Sandbox_v1_0 -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-1223] The version limit for your license is '2016.02' and will expire in -400 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5729 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:49 . Memory (MB): peak = 1035.957 ; gain = 191.801 ; free physical = 4230 ; free virtual = 5751
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'EncryptionEngine_Sandbox_v1_0' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine_Sandbox_v1_0.vhd:137]
	Parameter AES_KeySize bound to: 128 - type: integer 
	Parameter RSA_KeySize bound to: 32 - type: integer 
	Parameter C_AES_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AES_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_RSA_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RSA_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_RS232_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RS232_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_Control_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_Control_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter AES_KeySize bound to: 128 - type: integer 
	Parameter RSA_KeySize bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SandboxController' declared at '/home/tjlw/HWAcceleratedEncryptionEngine/HWAcceleratedEncryptionEngine.tmp/EncryptionEngine_Sandbox_v1_0_v1_0_project/EncryptionEngine_Sandbox_v1_0_v1_0_project.srcs/sources_1/new/SandboxController.vhd:6' bound to instance 'Controller' of component 'SandboxController' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine_Sandbox_v1_0.vhd:450]
INFO: [Synth 8-638] synthesizing module 'SandboxController' [/home/tjlw/HWAcceleratedEncryptionEngine/HWAcceleratedEncryptionEngine.tmp/EncryptionEngine_Sandbox_v1_0_v1_0_project/EncryptionEngine_Sandbox_v1_0_v1_0_project.srcs/sources_1/new/SandboxController.vhd:67]
	Parameter AES_KeySize bound to: 128 - type: integer 
	Parameter RSA_KeySize bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Checker' declared at '/home/tjlw/HWAcceleratedEncryptionEngine/HWAcceleratedEncryptionEngine.tmp/EncryptionEngine_Sandbox_v1_0_v1_0_project/EncryptionEngine_Sandbox_v1_0_v1_0_project.srcs/sources_1/new/Checker.vhd:39' bound to instance 'CheckerModule' of component 'Checker' [/home/tjlw/HWAcceleratedEncryptionEngine/HWAcceleratedEncryptionEngine.tmp/EncryptionEngine_Sandbox_v1_0_v1_0_project/EncryptionEngine_Sandbox_v1_0_v1_0_project.srcs/sources_1/new/SandboxController.vhd:169]
INFO: [Synth 8-638] synthesizing module 'Checker' [/home/tjlw/HWAcceleratedEncryptionEngine/HWAcceleratedEncryptionEngine.tmp/EncryptionEngine_Sandbox_v1_0_v1_0_project/EncryptionEngine_Sandbox_v1_0_v1_0_project.srcs/sources_1/new/Checker.vhd:57]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at '/home/tjlw/HWAcceleratedEncryptionEngine/HWAcceleratedEncryptionEngine.tmp/EncryptionEngine_Sandbox_v1_0_v1_0_project/EncryptionEngine_Sandbox_v1_0_v1_0_project.srcs/sources_1/new/Counter.vhd:15' bound to instance 'counter1' of component 'Counter' [/home/tjlw/HWAcceleratedEncryptionEngine/HWAcceleratedEncryptionEngine.tmp/EncryptionEngine_Sandbox_v1_0_v1_0_project/EncryptionEngine_Sandbox_v1_0_v1_0_project.srcs/sources_1/new/Checker.vhd:237]
INFO: [Synth 8-638] synthesizing module 'counter' [/home/tjlw/HWAcceleratedEncryptionEngine/HWAcceleratedEncryptionEngine.tmp/EncryptionEngine_Sandbox_v1_0_v1_0_project/EncryptionEngine_Sandbox_v1_0_v1_0_project.srcs/sources_1/new/Counter.vhd:30]
	Parameter n bound to: 32 - type: integer 
WARNING: [Synth 8-614] signal 'Pre_Q' is read in the process but is not in the sensitivity list [/home/tjlw/HWAcceleratedEncryptionEngine/HWAcceleratedEncryptionEngine.tmp/EncryptionEngine_Sandbox_v1_0_v1_0_project/EncryptionEngine_Sandbox_v1_0_v1_0_project.srcs/sources_1/new/Counter.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'counter' (1#1) [/home/tjlw/HWAcceleratedEncryptionEngine/HWAcceleratedEncryptionEngine.tmp/EncryptionEngine_Sandbox_v1_0_v1_0_project/EncryptionEngine_Sandbox_v1_0_v1_0_project.srcs/sources_1/new/Counter.vhd:30]
	Parameter n bound to: 128 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at '/home/tjlw/HWAcceleratedEncryptionEngine/HWAcceleratedEncryptionEngine.tmp/EncryptionEngine_Sandbox_v1_0_v1_0_project/EncryptionEngine_Sandbox_v1_0_v1_0_project.srcs/sources_1/new/Counter.vhd:15' bound to instance 'counter2' of component 'Counter' [/home/tjlw/HWAcceleratedEncryptionEngine/HWAcceleratedEncryptionEngine.tmp/EncryptionEngine_Sandbox_v1_0_v1_0_project/EncryptionEngine_Sandbox_v1_0_v1_0_project.srcs/sources_1/new/Checker.vhd:415]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized0' [/home/tjlw/HWAcceleratedEncryptionEngine/HWAcceleratedEncryptionEngine.tmp/EncryptionEngine_Sandbox_v1_0_v1_0_project/EncryptionEngine_Sandbox_v1_0_v1_0_project.srcs/sources_1/new/Counter.vhd:30]
	Parameter n bound to: 128 - type: integer 
WARNING: [Synth 8-614] signal 'Pre_Q' is read in the process but is not in the sensitivity list [/home/tjlw/HWAcceleratedEncryptionEngine/HWAcceleratedEncryptionEngine.tmp/EncryptionEngine_Sandbox_v1_0_v1_0_project/EncryptionEngine_Sandbox_v1_0_v1_0_project.srcs/sources_1/new/Counter.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized0' (1#1) [/home/tjlw/HWAcceleratedEncryptionEngine/HWAcceleratedEncryptionEngine.tmp/EncryptionEngine_Sandbox_v1_0_v1_0_project/EncryptionEngine_Sandbox_v1_0_v1_0_project.srcs/sources_1/new/Counter.vhd:30]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at '/home/tjlw/HWAcceleratedEncryptionEngine/HWAcceleratedEncryptionEngine.tmp/EncryptionEngine_Sandbox_v1_0_v1_0_project/EncryptionEngine_Sandbox_v1_0_v1_0_project.srcs/sources_1/new/Counter.vhd:15' bound to instance 'counter3' of component 'Counter' [/home/tjlw/HWAcceleratedEncryptionEngine/HWAcceleratedEncryptionEngine.tmp/EncryptionEngine_Sandbox_v1_0_v1_0_project/EncryptionEngine_Sandbox_v1_0_v1_0_project.srcs/sources_1/new/Checker.vhd:462]
INFO: [Synth 8-256] done synthesizing module 'Checker' (2#1) [/home/tjlw/HWAcceleratedEncryptionEngine/HWAcceleratedEncryptionEngine.tmp/EncryptionEngine_Sandbox_v1_0_v1_0_project/EncryptionEngine_Sandbox_v1_0_v1_0_project.srcs/sources_1/new/Checker.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'SandboxController' (3#1) [/home/tjlw/HWAcceleratedEncryptionEngine/HWAcceleratedEncryptionEngine.tmp/EncryptionEngine_Sandbox_v1_0_v1_0_project/EncryptionEngine_Sandbox_v1_0_v1_0_project.srcs/sources_1/new/SandboxController.vhd:67]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter AES_KeySize bound to: 128 - type: integer 
INFO: [Synth 8-3491] module 'EncryptionEngine_v1_0_AES_AXI' declared at '/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine_v1_0_AES_AXI.vhd:5' bound to instance 'EncryptionEngine_v1_0_AES_AXI_inst' of component 'EncryptionEngine_v1_0_AES_AXI' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine_Sandbox_v1_0.vhd:463]
INFO: [Synth 8-638] synthesizing module 'EncryptionEngine_v1_0_AES_AXI' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine_v1_0_AES_AXI.vhd:93]
	Parameter AES_KeySize bound to: 128 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine_v1_0_AES_AXI.vhd:281]
INFO: [Synth 8-226] default block is never used [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine_v1_0_AES_AXI.vhd:665]
WARNING: [Synth 8-614] signal 'AES_DataOut' is read in the process but is not in the sensitivity list [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine_v1_0_AES_AXI.vhd:658]
INFO: [Synth 8-256] done synthesizing module 'EncryptionEngine_v1_0_AES_AXI' (4#1) [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine_v1_0_AES_AXI.vhd:93]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter RSA_KeySize bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'EncryptionEngine_v1_0_RSA_AXI' declared at '/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine_v1_0_RSA_AXI.vhd:6' bound to instance 'EncryptionEngine_v1_0_RSA_AXI_inst' of component 'EncryptionEngine_v1_0_RSA_AXI' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine_Sandbox_v1_0.vhd:499]
INFO: [Synth 8-638] synthesizing module 'EncryptionEngine_v1_0_RSA_AXI' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine_v1_0_RSA_AXI.vhd:94]
	Parameter RSA_KeySize bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine_v1_0_RSA_AXI.vhd:1242]
WARNING: [Synth 8-614] signal 'RSA_DataOut' is read in the process but is not in the sensitivity list [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine_v1_0_RSA_AXI.vhd:5939]
INFO: [Synth 8-256] done synthesizing module 'EncryptionEngine_v1_0_RSA_AXI' (5#1) [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine_v1_0_RSA_AXI.vhd:94]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'EncryptionEngine_v1_0_RS232_AXI' declared at '/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine_v1_0_RS232_AXI.vhd:5' bound to instance 'EncryptionEngine_v1_0_RS232_AXI_inst' of component 'EncryptionEngine_v1_0_RS232_AXI' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine_Sandbox_v1_0.vhd:536]
INFO: [Synth 8-638] synthesizing module 'EncryptionEngine_v1_0_RS232_AXI' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine_v1_0_RS232_AXI.vhd:89]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine_v1_0_RS232_AXI.vhd:221]
INFO: [Synth 8-226] default block is never used [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine_v1_0_RS232_AXI.vhd:351]
WARNING: [Synth 8-614] signal 'RS232_DataOut' is read in the process but is not in the sensitivity list [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine_v1_0_RS232_AXI.vhd:346]
INFO: [Synth 8-256] done synthesizing module 'EncryptionEngine_v1_0_RS232_AXI' (6#1) [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine_v1_0_RS232_AXI.vhd:89]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'EncryptionEngine_v1_0_Control_AXI' declared at '/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine_v1_0_Control_AXI.vhd:5' bound to instance 'EncryptionEngine_v1_0_Control_AXI_inst' of component 'EncryptionEngine_v1_0_Control_AXI' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine_Sandbox_v1_0.vhd:569]
INFO: [Synth 8-638] synthesizing module 'EncryptionEngine_v1_0_Control_AXI' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine_v1_0_Control_AXI.vhd:98]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine_v1_0_Control_AXI.vhd:238]
INFO: [Synth 8-226] default block is never used [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine_v1_0_Control_AXI.vhd:404]
WARNING: [Synth 8-614] signal 'AES_HWLoad' is read in the process but is not in the sensitivity list [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine_v1_0_Control_AXI.vhd:399]
WARNING: [Synth 8-614] signal 'RSA_HWLoad' is read in the process but is not in the sensitivity list [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine_v1_0_Control_AXI.vhd:399]
WARNING: [Synth 8-614] signal 'RS232_HWLoad' is read in the process but is not in the sensitivity list [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine_v1_0_Control_AXI.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'EncryptionEngine_v1_0_Control_AXI' (7#1) [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine_v1_0_Control_AXI.vhd:98]
	Parameter AES_KeySize bound to: 128 - type: integer 
	Parameter RSA_KeySize bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'EncryptionEngine' declared at '/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine.vhd:6' bound to instance 'EE' of component 'EncryptionEngine' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine_Sandbox_v1_0.vhd:611]
INFO: [Synth 8-638] synthesizing module 'EncryptionEngine' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine.vhd:41]
	Parameter AES_KeySize bound to: 128 - type: integer 
	Parameter RSA_KeySize bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'aes_128_TFree' declared at '/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/aes_128_TFree.v:17' bound to instance 'AES_TFree' of component 'aes_128_TFree' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine.vhd:256]
INFO: [Synth 8-638] synthesizing module 'aes_128_TFree' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/aes_128_TFree.v:17]
INFO: [Synth 8-638] synthesizing module 'expand_key_128_TFree' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/aes_128_TFree.v:59]
INFO: [Synth 8-638] synthesizing module 'S4_TFree' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/table_aes_128_TFree.v:32]
INFO: [Synth 8-638] synthesizing module 'S_TFree' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/table_aes_128_TFree.v:59]
INFO: [Synth 8-256] done synthesizing module 'S_TFree' (8#1) [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/table_aes_128_TFree.v:59]
INFO: [Synth 8-256] done synthesizing module 'S4_TFree' (9#1) [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/table_aes_128_TFree.v:32]
INFO: [Synth 8-256] done synthesizing module 'expand_key_128_TFree' (10#1) [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/aes_128_TFree.v:59]
INFO: [Synth 8-638] synthesizing module 'one_round_TFree' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/round_aes_128_TFree.v:18]
INFO: [Synth 8-638] synthesizing module 'table_lookup_TFree' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/table_aes_128_TFree.v:17]
INFO: [Synth 8-638] synthesizing module 'T_TFree' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/table_aes_128_TFree.v:45]
INFO: [Synth 8-638] synthesizing module 'xS_TFree' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/table_aes_128_TFree.v:326]
INFO: [Synth 8-256] done synthesizing module 'xS_TFree' (11#1) [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/table_aes_128_TFree.v:326]
INFO: [Synth 8-256] done synthesizing module 'T_TFree' (12#1) [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/table_aes_128_TFree.v:45]
INFO: [Synth 8-256] done synthesizing module 'table_lookup_TFree' (13#1) [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/table_aes_128_TFree.v:17]
INFO: [Synth 8-256] done synthesizing module 'one_round_TFree' (14#1) [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/round_aes_128_TFree.v:18]
INFO: [Synth 8-638] synthesizing module 'final_round_TFree' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/round_aes_128_TFree.v:50]
INFO: [Synth 8-256] done synthesizing module 'final_round_TFree' (15#1) [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/round_aes_128_TFree.v:50]
INFO: [Synth 8-256] done synthesizing module 'aes_128_TFree' (16#1) [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/aes_128_TFree.v:17]
INFO: [Synth 8-3491] module 'top_aes_128_T500' declared at '/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/top_aes_128_T500.v:21' bound to instance 'AES_T500' of component 'top_aes_128_T500' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine.vhd:266]
INFO: [Synth 8-638] synthesizing module 'top_aes_128_T500' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/top_aes_128_T500.v:21]
INFO: [Synth 8-638] synthesizing module 'aes_128_T500' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/aes_128_T500.v:17]
INFO: [Synth 8-638] synthesizing module 'expand_key_128_T500' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/aes_128_T500.v:59]
INFO: [Synth 8-638] synthesizing module 'S4_T500' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/table_aes_128_T500.v:32]
INFO: [Synth 8-638] synthesizing module 'S_T500' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/table_aes_128_T500.v:59]
INFO: [Synth 8-256] done synthesizing module 'S_T500' (17#1) [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/table_aes_128_T500.v:59]
INFO: [Synth 8-256] done synthesizing module 'S4_T500' (18#1) [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/table_aes_128_T500.v:32]
INFO: [Synth 8-256] done synthesizing module 'expand_key_128_T500' (19#1) [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/aes_128_T500.v:59]
INFO: [Synth 8-638] synthesizing module 'one_round_T500' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/round_aes_128_T500.v:18]
INFO: [Synth 8-638] synthesizing module 'table_lookup_T500' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/table_aes_128_T500.v:17]
INFO: [Synth 8-638] synthesizing module 'T_T500' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/table_aes_128_T500.v:45]
INFO: [Synth 8-638] synthesizing module 'xS_T500' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/table_aes_128_T500.v:326]
INFO: [Synth 8-256] done synthesizing module 'xS_T500' (20#1) [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/table_aes_128_T500.v:326]
INFO: [Synth 8-256] done synthesizing module 'T_T500' (21#1) [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/table_aes_128_T500.v:45]
INFO: [Synth 8-256] done synthesizing module 'table_lookup_T500' (22#1) [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/table_aes_128_T500.v:17]
INFO: [Synth 8-256] done synthesizing module 'one_round_T500' (23#1) [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/round_aes_128_T500.v:18]
INFO: [Synth 8-638] synthesizing module 'final_round_T500' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/round_aes_128_T500.v:50]
INFO: [Synth 8-256] done synthesizing module 'final_round_T500' (24#1) [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/round_aes_128_T500.v:50]
INFO: [Synth 8-256] done synthesizing module 'aes_128_T500' (25#1) [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/aes_128_T500.v:17]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/top_aes_128_T500.v:27]
INFO: [Synth 8-638] synthesizing module 'TSC_T500' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/TSC_aes_128_T500.v:21]
WARNING: [Synth 8-567] referenced signal 'Tj_Trig' should be on the sensitivity list [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/TSC_aes_128_T500.v:31]
WARNING: [Synth 8-567] referenced signal 'DynamicPower' should be on the sensitivity list [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/TSC_aes_128_T500.v:31]
WARNING: [Synth 8-567] referenced signal 'State0' should be on the sensitivity list [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/TSC_aes_128_T500.v:39]
WARNING: [Synth 8-567] referenced signal 'State1' should be on the sensitivity list [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/TSC_aes_128_T500.v:39]
WARNING: [Synth 8-567] referenced signal 'State2' should be on the sensitivity list [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/TSC_aes_128_T500.v:39]
INFO: [Synth 8-256] done synthesizing module 'TSC_T500' (26#1) [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/TSC_aes_128_T500.v:21]
INFO: [Synth 8-256] done synthesizing module 'top_aes_128_T500' (27#1) [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/top_aes_128_T500.v:21]
	Parameter KEYSIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RSACypher_TFree' declared at '/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_TFree.vhd:74' bound to instance 'RSA_TFree' of component 'RSACypher_TFree' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine.vhd:273]
INFO: [Synth 8-638] synthesizing module 'RSACypher_TFree' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_TFree.vhd:87]
	Parameter KEYSIZE bound to: 32 - type: integer 
	Parameter MPWID bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'modmult_TFree' declared at '/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/modmult_rsacypher_TFree.vhd:74' bound to instance 'modmultiply' of component 'modmult_TFree' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_TFree.vhd:129]
INFO: [Synth 8-638] synthesizing module 'modmult_TFree' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/modmult_rsacypher_TFree.vhd:86]
	Parameter MPWID bound to: 32 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'mcreg2_reg' and it is trimmed from '34' to '33' bits. [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/modmult_rsacypher_TFree.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'modmult_TFree' (28#1) [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/modmult_rsacypher_TFree.vhd:86]
	Parameter MPWID bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'modmult_TFree' declared at '/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/modmult_rsacypher_TFree.vhd:74' bound to instance 'modsqr' of component 'modmult_TFree' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_TFree.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'RSACypher_TFree' (29#1) [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_TFree.vhd:87]
	Parameter KEYSIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RSACypher_T100' declared at '/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T100.vhd:74' bound to instance 'RSA_T100' of component 'RSACypher_T100' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine.vhd:277]
INFO: [Synth 8-638] synthesizing module 'RSACypher_T100' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T100.vhd:87]
	Parameter KEYSIZE bound to: 32 - type: integer 
	Parameter MPWID bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'modmult_T100' declared at '/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/modmult_rsacypher_T100.vhd:74' bound to instance 'modmultiply' of component 'modmult_T100' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T100.vhd:129]
INFO: [Synth 8-638] synthesizing module 'modmult_T100' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/modmult_rsacypher_T100.vhd:86]
	Parameter MPWID bound to: 32 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'mcreg2_reg' and it is trimmed from '34' to '33' bits. [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/modmult_rsacypher_T100.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'modmult_T100' (30#1) [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/modmult_rsacypher_T100.vhd:86]
	Parameter MPWID bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'modmult_T100' declared at '/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/modmult_rsacypher_T100.vhd:74' bound to instance 'modsqr' of component 'modmult_T100' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T100.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'RSACypher_T100' (31#1) [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T100.vhd:87]
	Parameter KEYSIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RSACypher_T300' declared at '/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T300.vhd:74' bound to instance 'RSA_T300' of component 'RSACypher_T300' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine.vhd:281]
INFO: [Synth 8-638] synthesizing module 'RSACypher_T300' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T300.vhd:87]
	Parameter KEYSIZE bound to: 32 - type: integer 
	Parameter MPWID bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'modmult_T300' declared at '/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/modmult_rsacypher_T300.vhd:74' bound to instance 'modmultiply' of component 'modmult_T300' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T300.vhd:134]
INFO: [Synth 8-638] synthesizing module 'modmult_T300' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/modmult_rsacypher_T300.vhd:86]
	Parameter MPWID bound to: 32 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'mcreg2_reg' and it is trimmed from '34' to '33' bits. [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/modmult_rsacypher_T300.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'modmult_T300' (32#1) [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/modmult_rsacypher_T300.vhd:86]
	Parameter MPWID bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'modmult_T300' declared at '/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/modmult_rsacypher_T300.vhd:74' bound to instance 'modsqr' of component 'modmult_T300' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T300.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'RSACypher_T300' (33#1) [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T300.vhd:87]
INFO: [Synth 8-3491] module 'uart_TFree' declared at '/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/uart_RS232_TFree.v:3' bound to instance 'RS232_TFree' of component 'uart_TFree' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine.vhd:289]
INFO: [Synth 8-638] synthesizing module 'uart_TFree' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/uart_RS232_TFree.v:3]
	Parameter r_START bound to: 3'b001 
	Parameter r_CENTER bound to: 3'b010 
	Parameter r_WAIT bound to: 3'b011 
	Parameter r_SAMPLE bound to: 3'b100 
	Parameter r_STOP bound to: 3'b101 
	Parameter x_IDLE bound to: 3'b000 
	Parameter x_START bound to: 3'b010 
	Parameter x_WAIT bound to: 3'b011 
	Parameter x_SHIFT bound to: 3'b100 
	Parameter x_STOP bound to: 3'b101 
	Parameter x_DataSend bound to: 3'b111 
	Parameter s_idle bound to: 3'b000 
	Parameter s_count1 bound to: 3'b001 
	Parameter s_count2 bound to: 3'b010 
	Parameter s_count3 bound to: 3'b011 
	Parameter s_stop bound to: 3'b111 
	Parameter x_STARTbit bound to: 2'b00 
	Parameter x_STOPbit bound to: 2'b01 
	Parameter x_ShiftReg bound to: 2'b10 
	Parameter x_miDataSend bound to: 2'b11 
	Parameter LO bound to: 1'b0 
	Parameter HI bound to: 1'b1 
	Parameter X bound to: 1'bx 
	Parameter DataSend bound to: 1'b0 
	Parameter DataSend_bit bound to: 1'b1 
	Parameter DataCon_bit bound to: 1'b1 
	Parameter WORD_LEN bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'u_xmit_TFree' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/u_xmit_RS232_TFree.v:4]
	Parameter r_START bound to: 3'b001 
	Parameter r_CENTER bound to: 3'b010 
	Parameter r_WAIT bound to: 3'b011 
	Parameter r_SAMPLE bound to: 3'b100 
	Parameter r_STOP bound to: 3'b101 
	Parameter x_IDLE bound to: 3'b000 
	Parameter x_START bound to: 3'b010 
	Parameter x_WAIT bound to: 3'b011 
	Parameter x_SHIFT bound to: 3'b100 
	Parameter x_STOP bound to: 3'b101 
	Parameter x_DataSend bound to: 3'b111 
	Parameter s_idle bound to: 3'b000 
	Parameter s_count1 bound to: 3'b001 
	Parameter s_count2 bound to: 3'b010 
	Parameter s_count3 bound to: 3'b011 
	Parameter s_stop bound to: 3'b111 
	Parameter x_STARTbit bound to: 2'b00 
	Parameter x_STOPbit bound to: 2'b01 
	Parameter x_ShiftReg bound to: 2'b10 
	Parameter x_miDataSend bound to: 2'b11 
	Parameter LO bound to: 1'b0 
	Parameter HI bound to: 1'b1 
	Parameter X bound to: 1'bx 
	Parameter DataSend bound to: 1'b0 
	Parameter DataSend_bit bound to: 1'b1 
	Parameter DataCon_bit bound to: 1'b1 
	Parameter WORD_LEN bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'u_xmit_TFree' (34#1) [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/u_xmit_RS232_TFree.v:4]
INFO: [Synth 8-638] synthesizing module 'u_rec_TFree' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/u_rec_RS232_TFree.v:4]
	Parameter r_START bound to: 3'b001 
	Parameter r_CENTER bound to: 3'b010 
	Parameter r_WAIT bound to: 3'b011 
	Parameter r_SAMPLE bound to: 3'b100 
	Parameter r_STOP bound to: 3'b101 
	Parameter x_IDLE bound to: 3'b000 
	Parameter x_START bound to: 3'b010 
	Parameter x_WAIT bound to: 3'b011 
	Parameter x_SHIFT bound to: 3'b100 
	Parameter x_STOP bound to: 3'b101 
	Parameter x_DataSend bound to: 3'b111 
	Parameter s_idle bound to: 3'b000 
	Parameter s_count1 bound to: 3'b001 
	Parameter s_count2 bound to: 3'b010 
	Parameter s_count3 bound to: 3'b011 
	Parameter s_stop bound to: 3'b111 
	Parameter x_STARTbit bound to: 2'b00 
	Parameter x_STOPbit bound to: 2'b01 
	Parameter x_ShiftReg bound to: 2'b10 
	Parameter x_miDataSend bound to: 2'b11 
	Parameter LO bound to: 1'b0 
	Parameter HI bound to: 1'b1 
	Parameter X bound to: 1'bx 
	Parameter DataSend bound to: 1'b0 
	Parameter DataSend_bit bound to: 1'b1 
	Parameter DataCon_bit bound to: 1'b1 
	Parameter WORD_LEN bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'u_rec_TFree' (35#1) [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/u_rec_RS232_TFree.v:4]
INFO: [Synth 8-256] done synthesizing module 'uart_TFree' (36#1) [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/uart_RS232_TFree.v:3]
INFO: [Synth 8-3491] module 'uart_T100' declared at '/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/uart_RS232_T100.v:3' bound to instance 'RS232_T100' of component 'uart_T100' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine.vhd:292]
INFO: [Synth 8-638] synthesizing module 'uart_T100' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/uart_RS232_T100.v:3]
	Parameter r_START bound to: 3'b001 
	Parameter r_CENTER bound to: 3'b010 
	Parameter r_WAIT bound to: 3'b011 
	Parameter r_SAMPLE bound to: 3'b100 
	Parameter r_STOP bound to: 3'b101 
	Parameter x_IDLE bound to: 3'b000 
	Parameter x_START bound to: 3'b010 
	Parameter x_WAIT bound to: 3'b011 
	Parameter x_SHIFT bound to: 3'b100 
	Parameter x_STOP bound to: 3'b101 
	Parameter x_DataSend bound to: 3'b111 
	Parameter s_idle bound to: 3'b000 
	Parameter s_count1 bound to: 3'b001 
	Parameter s_count2 bound to: 3'b010 
	Parameter s_count3 bound to: 3'b011 
	Parameter s_stop bound to: 3'b111 
	Parameter x_STARTbit bound to: 2'b00 
	Parameter x_STOPbit bound to: 2'b01 
	Parameter x_ShiftReg bound to: 2'b10 
	Parameter x_miDataSend bound to: 2'b11 
	Parameter LO bound to: 1'b0 
	Parameter HI bound to: 1'b1 
	Parameter X bound to: 1'bx 
	Parameter DataSend bound to: 1'b0 
	Parameter DataSend_bit bound to: 1'b1 
	Parameter DataCon_bit bound to: 1'b1 
	Parameter WORD_LEN bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'u_xmit_T100' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/u_xmit_RS232_T100.v:4]
	Parameter r_START bound to: 3'b001 
	Parameter r_CENTER bound to: 3'b010 
	Parameter r_WAIT bound to: 3'b011 
	Parameter r_SAMPLE bound to: 3'b100 
	Parameter r_STOP bound to: 3'b101 
	Parameter x_IDLE bound to: 3'b000 
	Parameter x_START bound to: 3'b010 
	Parameter x_WAIT bound to: 3'b011 
	Parameter x_SHIFT bound to: 3'b100 
	Parameter x_STOP bound to: 3'b101 
	Parameter x_DataSend bound to: 3'b111 
	Parameter s_idle bound to: 3'b000 
	Parameter s_count1 bound to: 3'b001 
	Parameter s_count2 bound to: 3'b010 
	Parameter s_count3 bound to: 3'b011 
	Parameter s_stop bound to: 3'b111 
	Parameter x_STARTbit bound to: 2'b00 
	Parameter x_STOPbit bound to: 2'b01 
	Parameter x_ShiftReg bound to: 2'b10 
	Parameter x_miDataSend bound to: 2'b11 
	Parameter LO bound to: 1'b0 
	Parameter HI bound to: 1'b1 
	Parameter X bound to: 1'bx 
	Parameter DataSend bound to: 1'b0 
	Parameter DataSend_bit bound to: 1'b1 
	Parameter DataCon_bit bound to: 1'b1 
	Parameter WORD_LEN bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'u_xmit_T100' (37#1) [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/u_xmit_RS232_T100.v:4]
INFO: [Synth 8-638] synthesizing module 'u_rec_T100' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/u_rec_RS232_T100.v:4]
	Parameter r_START bound to: 3'b001 
	Parameter r_CENTER bound to: 3'b010 
	Parameter r_WAIT bound to: 3'b011 
	Parameter r_SAMPLE bound to: 3'b100 
	Parameter r_STOP bound to: 3'b101 
	Parameter x_IDLE bound to: 3'b000 
	Parameter x_START bound to: 3'b010 
	Parameter x_WAIT bound to: 3'b011 
	Parameter x_SHIFT bound to: 3'b100 
	Parameter x_STOP bound to: 3'b101 
	Parameter x_DataSend bound to: 3'b111 
	Parameter s_idle bound to: 3'b000 
	Parameter s_count1 bound to: 3'b001 
	Parameter s_count2 bound to: 3'b010 
	Parameter s_count3 bound to: 3'b011 
	Parameter s_stop bound to: 3'b111 
	Parameter x_STARTbit bound to: 2'b00 
	Parameter x_STOPbit bound to: 2'b01 
	Parameter x_ShiftReg bound to: 2'b10 
	Parameter x_miDataSend bound to: 2'b11 
	Parameter LO bound to: 1'b0 
	Parameter HI bound to: 1'b1 
	Parameter X bound to: 1'bx 
	Parameter DataSend bound to: 1'b0 
	Parameter DataSend_bit bound to: 1'b1 
	Parameter DataCon_bit bound to: 1'b1 
	Parameter WORD_LEN bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'u_rec_T100' (38#1) [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/u_rec_RS232_T100.v:4]
INFO: [Synth 8-256] done synthesizing module 'uart_T100' (39#1) [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/uart_RS232_T100.v:3]
INFO: [Synth 8-3491] module 'uart_T300' declared at '/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/uart_RS232_T300.v:3' bound to instance 'RS232_T300' of component 'uart_T300' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine.vhd:295]
INFO: [Synth 8-638] synthesizing module 'uart_T300' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/uart_RS232_T300.v:3]
	Parameter r_START bound to: 3'b001 
	Parameter r_CENTER bound to: 3'b010 
	Parameter r_WAIT bound to: 3'b011 
	Parameter r_SAMPLE bound to: 3'b100 
	Parameter r_STOP bound to: 3'b101 
	Parameter x_IDLE bound to: 3'b000 
	Parameter x_START bound to: 3'b010 
	Parameter x_WAIT bound to: 3'b011 
	Parameter x_SHIFT bound to: 3'b100 
	Parameter x_STOP bound to: 3'b101 
	Parameter x_DataSend bound to: 3'b111 
	Parameter s_idle bound to: 3'b000 
	Parameter s_count1 bound to: 3'b001 
	Parameter s_count2 bound to: 3'b010 
	Parameter s_count3 bound to: 3'b011 
	Parameter s_stop bound to: 3'b111 
	Parameter x_STARTbit bound to: 2'b00 
	Parameter x_STOPbit bound to: 2'b01 
	Parameter x_ShiftReg bound to: 2'b10 
	Parameter x_miDataSend bound to: 2'b11 
	Parameter LO bound to: 1'b0 
	Parameter HI bound to: 1'b1 
	Parameter X bound to: 1'bx 
	Parameter DataSend bound to: 1'b0 
	Parameter DataSend_bit bound to: 1'b1 
	Parameter DataCon_bit bound to: 1'b1 
	Parameter WORD_LEN bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'u_xmit_T300' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/u_xmit_RS232_T300.v:4]
	Parameter r_START bound to: 3'b001 
	Parameter r_CENTER bound to: 3'b010 
	Parameter r_WAIT bound to: 3'b011 
	Parameter r_SAMPLE bound to: 3'b100 
	Parameter r_STOP bound to: 3'b101 
	Parameter x_IDLE bound to: 3'b000 
	Parameter x_START bound to: 3'b010 
	Parameter x_WAIT bound to: 3'b011 
	Parameter x_SHIFT bound to: 3'b100 
	Parameter x_STOP bound to: 3'b101 
	Parameter x_DataSend bound to: 3'b111 
	Parameter s_idle bound to: 3'b000 
	Parameter s_count1 bound to: 3'b001 
	Parameter s_count2 bound to: 3'b010 
	Parameter s_count3 bound to: 3'b011 
	Parameter s_stop bound to: 3'b111 
	Parameter x_STARTbit bound to: 2'b00 
	Parameter x_STOPbit bound to: 2'b01 
	Parameter x_ShiftReg bound to: 2'b10 
	Parameter x_miDataSend bound to: 2'b11 
	Parameter LO bound to: 1'b0 
	Parameter HI bound to: 1'b1 
	Parameter X bound to: 1'bx 
	Parameter DataSend bound to: 1'b0 
	Parameter DataSend_bit bound to: 1'b1 
	Parameter DataCon_bit bound to: 1'b1 
	Parameter WORD_LEN bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/u_xmit_RS232_T300.v:43]
INFO: [Synth 8-256] done synthesizing module 'u_xmit_T300' (40#1) [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/u_xmit_RS232_T300.v:4]
INFO: [Synth 8-638] synthesizing module 'u_rec_T300' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/u_rec_RS232_T300.v:4]
	Parameter r_START bound to: 3'b001 
	Parameter r_CENTER bound to: 3'b010 
	Parameter r_WAIT bound to: 3'b011 
	Parameter r_SAMPLE bound to: 3'b100 
	Parameter r_STOP bound to: 3'b101 
	Parameter x_IDLE bound to: 3'b000 
	Parameter x_START bound to: 3'b010 
	Parameter x_WAIT bound to: 3'b011 
	Parameter x_SHIFT bound to: 3'b100 
	Parameter x_STOP bound to: 3'b101 
	Parameter x_DataSend bound to: 3'b111 
	Parameter s_idle bound to: 3'b000 
	Parameter s_count1 bound to: 3'b001 
	Parameter s_count2 bound to: 3'b010 
	Parameter s_count3 bound to: 3'b011 
	Parameter s_stop bound to: 3'b111 
	Parameter x_STARTbit bound to: 2'b00 
	Parameter x_STOPbit bound to: 2'b01 
	Parameter x_ShiftReg bound to: 2'b10 
	Parameter x_miDataSend bound to: 2'b11 
	Parameter LO bound to: 1'b0 
	Parameter HI bound to: 1'b1 
	Parameter X bound to: 1'bx 
	Parameter DataSend bound to: 1'b0 
	Parameter DataSend_bit bound to: 1'b1 
	Parameter DataCon_bit bound to: 1'b1 
	Parameter WORD_LEN bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'u_rec_T300' (41#1) [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/u_rec_RS232_T300.v:4]
INFO: [Synth 8-256] done synthesizing module 'uart_T300' (42#1) [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/uart_RS232_T300.v:3]
INFO: [Synth 8-3491] module 'uart_T500' declared at '/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/uart_RS232_T500.v:3' bound to instance 'RS232_T500' of component 'uart_T500' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine.vhd:298]
INFO: [Synth 8-638] synthesizing module 'uart_T500' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/uart_RS232_T500.v:3]
	Parameter r_START bound to: 3'b001 
	Parameter r_CENTER bound to: 3'b010 
	Parameter r_WAIT bound to: 3'b011 
	Parameter r_SAMPLE bound to: 3'b100 
	Parameter r_STOP bound to: 3'b101 
	Parameter x_IDLE bound to: 3'b000 
	Parameter x_START bound to: 3'b010 
	Parameter x_WAIT bound to: 3'b011 
	Parameter x_SHIFT bound to: 3'b100 
	Parameter x_STOP bound to: 3'b101 
	Parameter x_DataSend bound to: 3'b111 
	Parameter s_idle bound to: 3'b000 
	Parameter s_count1 bound to: 3'b001 
	Parameter s_count2 bound to: 3'b010 
	Parameter s_count3 bound to: 3'b011 
	Parameter s_stop bound to: 3'b111 
	Parameter x_STARTbit bound to: 2'b00 
	Parameter x_STOPbit bound to: 2'b01 
	Parameter x_ShiftReg bound to: 2'b10 
	Parameter x_miDataSend bound to: 2'b11 
	Parameter LO bound to: 1'b0 
	Parameter HI bound to: 1'b1 
	Parameter X bound to: 1'bx 
	Parameter DataSend bound to: 1'b0 
	Parameter DataSend_bit bound to: 1'b1 
	Parameter DataCon_bit bound to: 1'b1 
	Parameter WORD_LEN bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'u_xmit_T500' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/u_xmit_RS232_T500.v:4]
	Parameter r_START bound to: 3'b001 
	Parameter r_CENTER bound to: 3'b010 
	Parameter r_WAIT bound to: 3'b011 
	Parameter r_SAMPLE bound to: 3'b100 
	Parameter r_STOP bound to: 3'b101 
	Parameter x_IDLE bound to: 3'b000 
	Parameter x_START bound to: 3'b010 
	Parameter x_WAIT bound to: 3'b011 
	Parameter x_SHIFT bound to: 3'b100 
	Parameter x_STOP bound to: 3'b101 
	Parameter x_DataSend bound to: 3'b111 
	Parameter s_idle bound to: 3'b000 
	Parameter s_count1 bound to: 3'b001 
	Parameter s_count2 bound to: 3'b010 
	Parameter s_count3 bound to: 3'b011 
	Parameter s_stop bound to: 3'b111 
	Parameter x_STARTbit bound to: 2'b00 
	Parameter x_STOPbit bound to: 2'b01 
	Parameter x_ShiftReg bound to: 2'b10 
	Parameter x_miDataSend bound to: 2'b11 
	Parameter LO bound to: 1'b0 
	Parameter HI bound to: 1'b1 
	Parameter X bound to: 1'bx 
	Parameter DataSend bound to: 1'b0 
	Parameter DataSend_bit bound to: 1'b1 
	Parameter DataCon_bit bound to: 1'b1 
	Parameter WORD_LEN bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/u_xmit_RS232_T500.v:46]
INFO: [Synth 8-256] done synthesizing module 'u_xmit_T500' (43#1) [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/u_xmit_RS232_T500.v:4]
INFO: [Synth 8-638] synthesizing module 'u_rec_T500' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/u_rec_RS232_T500.v:4]
	Parameter r_START bound to: 3'b001 
	Parameter r_CENTER bound to: 3'b010 
	Parameter r_WAIT bound to: 3'b011 
	Parameter r_SAMPLE bound to: 3'b100 
	Parameter r_STOP bound to: 3'b101 
	Parameter x_IDLE bound to: 3'b000 
	Parameter x_START bound to: 3'b010 
	Parameter x_WAIT bound to: 3'b011 
	Parameter x_SHIFT bound to: 3'b100 
	Parameter x_STOP bound to: 3'b101 
	Parameter x_DataSend bound to: 3'b111 
	Parameter s_idle bound to: 3'b000 
	Parameter s_count1 bound to: 3'b001 
	Parameter s_count2 bound to: 3'b010 
	Parameter s_count3 bound to: 3'b011 
	Parameter s_stop bound to: 3'b111 
	Parameter x_STARTbit bound to: 2'b00 
	Parameter x_STOPbit bound to: 2'b01 
	Parameter x_ShiftReg bound to: 2'b10 
	Parameter x_miDataSend bound to: 2'b11 
	Parameter LO bound to: 1'b0 
	Parameter HI bound to: 1'b1 
	Parameter X bound to: 1'bx 
	Parameter DataSend bound to: 1'b0 
	Parameter DataSend_bit bound to: 1'b1 
	Parameter DataCon_bit bound to: 1'b1 
	Parameter WORD_LEN bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'u_rec_T500' (44#1) [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/u_rec_RS232_T500.v:4]
INFO: [Synth 8-256] done synthesizing module 'uart_T500' (45#1) [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/uart_RS232_T500.v:3]
INFO: [Synth 8-256] done synthesizing module 'EncryptionEngine' (46#1) [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine.vhd:41]
WARNING: [Synth 8-614] signal 'AES_HWLoad' is read in the process but is not in the sensitivity list [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine_Sandbox_v1_0.vhd:628]
INFO: [Synth 8-256] done synthesizing module 'EncryptionEngine_Sandbox_v1_0' (47#1) [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine_Sandbox_v1_0.vhd:137]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:56 . Memory (MB): peak = 1172.480 ; gain = 328.324 ; free physical = 4091 ; free virtual = 5613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:56 . Memory (MB): peak = 1172.480 ; gain = 328.324 ; free physical = 4090 ; free virtual = 5613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:56 . Memory (MB): peak = 1180.480 ; gain = 336.324 ; free physical = 4090 ; free virtual = 5613
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Synth 8-5546] ROM "logic9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "logic10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "logic14" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "logic13" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "logic12" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "logic11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "logic17" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "logic32" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "logic31" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'u_xmit_TFree'
INFO: [Synth 8-5544] ROM "countEnaH" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "countEnaH" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ena_bitCountH" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xmit_doneInH" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'u_rec_TFree'
INFO: [Synth 8-5544] ROM "cntr_resetH" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cntr_resetH" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'u_xmit_T100'
INFO: [Synth 8-5544] ROM "countEnaH" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "countEnaH" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ena_bitCountH" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xmit_doneInH" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'u_rec_T100'
INFO: [Synth 8-5544] ROM "cntr_resetH" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cntr_resetH" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'u_xmit_T300'
INFO: [Synth 8-5544] ROM "countEnaH" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "countEnaH" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ena_bitCountH" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "DataSend_ena" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_in" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "xmit_doneInH" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'u_rec_T300'
INFO: [Synth 8-5544] ROM "cntr_resetH" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cntr_resetH" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'u_xmit_T500'
INFO: [Synth 8-5544] ROM "countEnaH" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "countEnaH" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ena_bitCountH" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "DataSend_ena" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_in" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "xmit_doneInH" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'u_rec_T500'
INFO: [Synth 8-5544] ROM "cntr_resetH" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cntr_resetH" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AES_Key_TFree" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AES_Key_T500" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'TjEnable_reg' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T300.vhd:165]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  x_IDLE |                            00001 |                              000
                 x_START |                            00010 |                              010
                  x_WAIT |                            00100 |                              011
                  x_STOP |                            01000 |                              101
                 x_SHIFT |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'u_xmit_TFree'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 r_START |                            00001 |                              001
                r_CENTER |                            00010 |                              010
                  r_WAIT |                            00100 |                              011
                  r_STOP |                            01000 |                              101
                r_SAMPLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'u_rec_TFree'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  x_IDLE |                            00001 |                              000
                 x_START |                            00010 |                              010
                  x_WAIT |                            00100 |                              011
                  x_STOP |                            01000 |                              101
                 x_SHIFT |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'u_xmit_T100'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 r_START |                            00001 |                              001
                r_CENTER |                            00010 |                              010
                  r_WAIT |                            00100 |                              011
                  r_STOP |                            01000 |                              101
                r_SAMPLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'u_rec_T100'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  x_IDLE |                            00001 |                              000
                 x_START |                            00010 |                              010
                  x_WAIT |                            00100 |                              011
                  x_STOP |                            01000 |                              101
                 x_SHIFT |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'u_xmit_T300'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 r_START |                            00001 |                              001
                r_CENTER |                            00010 |                              010
                  r_WAIT |                            00100 |                              011
                  r_STOP |                            01000 |                              101
                r_SAMPLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'u_rec_T300'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  x_IDLE |                            00001 |                              000
                 x_START |                            00010 |                              010
                  x_WAIT |                            00100 |                              011
                  x_STOP |                            01000 |                              101
                 x_SHIFT |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'u_xmit_T500'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 r_START |                            00001 |                              001
                r_CENTER |                            00010 |                              010
                  r_WAIT |                            00100 |                              011
                  r_STOP |                            01000 |                              101
                r_SAMPLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'u_rec_T500'
WARNING: [Synth 8-327] inferring latch for variable 'AES_HWLoad_reg' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine_Sandbox_v1_0.vhd:598]
WARNING: [Synth 8-327] inferring latch for variable 'RSA_HWLoad_reg' [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/EncryptionEngine_Sandbox_v1_0.vhd:601]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:01:00 . Memory (MB): peak = 1235.520 ; gain = 391.363 ; free physical = 4020 ; free virtual = 5564
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |EncryptionEngine_Sandbox_v1_0__GB0 |           1|     39942|
|2     |EncryptionEngine_Sandbox_v1_0__GB1 |           1|     13022|
+------+-----------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    128 Bit       Adders := 1     
	   2 Input    128 Bit       Adders := 1     
	   2 Input     34 Bit       Adders := 6     
	   3 Input     34 Bit       Adders := 12    
	   3 Input     33 Bit       Adders := 6     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 16    
+---XORs : 
	   2 Input    128 Bit         XORs := 2     
	   2 Input     32 Bit         XORs := 148   
	   5 Input     32 Bit         XORs := 72    
	   2 Input      8 Bit         XORs := 308   
+---Registers : 
	              128 Bit    Registers := 50    
	               34 Bit    Registers := 18    
	               32 Bit    Registers := 163   
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 709   
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 18    
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 110   
+---ROMs : 
	                              ROMs := 688   
+---Muxes : 
	   2 Input    128 Bit        Muxes := 5     
	   2 Input     34 Bit        Muxes := 24    
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 84    
	   4 Input     32 Bit        Muxes := 5     
	   8 Input     32 Bit        Muxes := 5     
	  32 Input     32 Bit        Muxes := 28    
	   2 Input     31 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 16    
	   5 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 94    
	   3 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 32    
	   4 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module EncryptionEngine_Sandbox_v1_0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module EncryptionEngine_v1_0_RSA_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module EncryptionEngine_v1_0_Control_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   8 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
Module S_TFree__167 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_TFree__166 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_TFree__165 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_TFree__164 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module expand_key_128_TFree__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 7     
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module S_TFree__171 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_TFree__170 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_TFree__169 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_TFree__168 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module expand_key_128_TFree__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 7     
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module S_TFree__175 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_TFree__174 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_TFree__173 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_TFree__172 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module expand_key_128_TFree__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 7     
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module S_TFree__179 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_TFree__178 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_TFree__177 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_TFree__176 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module expand_key_128_TFree__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 7     
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module S_TFree__183 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_TFree__182 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_TFree__181 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_TFree__180 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module expand_key_128_TFree__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 7     
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module S_TFree__187 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_TFree__186 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_TFree__185 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_TFree__184 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module expand_key_128_TFree__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 7     
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module S_TFree__191 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_TFree__190 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_TFree__189 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_TFree__188 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module expand_key_128_TFree__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 7     
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module S_TFree__195 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_TFree__194 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_TFree__193 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_TFree__192 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module expand_key_128_TFree__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 7     
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module S_TFree__199 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_TFree__198 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_TFree__197 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_TFree__196 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module expand_key_128_TFree__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 7     
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module S_TFree__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_TFree__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_TFree__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_TFree__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module expand_key_128_TFree 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 7     
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module S_TFree__51 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__31 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__50 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__30 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__49 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__29 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__48 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__28 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__47 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__27 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__46 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__26 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__45 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__44 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__43 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__42 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__41 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__40 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__39 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__38 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__37 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__36 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module one_round_TFree__1 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input     32 Bit         XORs := 4     
+---Registers : 
	              128 Bit    Registers := 1     
Module S_TFree__67 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__47 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__47 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__66 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__46 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__65 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__45 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__45 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__64 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__44 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__63 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__43 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__62 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__42 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__61 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__41 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__60 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__40 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__59 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__39 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__58 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__38 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__57 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__37 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__56 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__36 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__55 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__35 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__54 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__34 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__53 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__33 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__52 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__32 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module one_round_TFree__2 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input     32 Bit         XORs := 4     
+---Registers : 
	              128 Bit    Registers := 1     
Module S_TFree__83 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__63 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__63 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__82 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__62 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__62 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__81 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__61 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__61 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__80 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__60 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__60 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__79 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__59 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__59 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__78 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__58 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__58 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__77 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__57 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__57 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__76 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__56 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__56 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__75 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__55 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__55 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__74 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__54 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__54 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__73 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__53 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__53 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__72 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__52 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__52 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__71 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__51 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__51 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__70 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__50 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__69 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__49 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__49 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__68 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__48 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__48 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module one_round_TFree__3 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input     32 Bit         XORs := 4     
+---Registers : 
	              128 Bit    Registers := 1     
Module S_TFree__99 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__79 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__79 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__98 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__78 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__78 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__97 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__77 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__77 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__96 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__76 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__76 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__95 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__75 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__75 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__94 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__74 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__74 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__93 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__73 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__73 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__92 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__72 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__72 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__91 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__71 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__71 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__90 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__70 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__70 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__89 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__69 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__69 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__88 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__68 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__68 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__87 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__67 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__67 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__86 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__66 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__66 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__85 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__65 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__65 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__84 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__64 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__64 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module one_round_TFree__4 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input     32 Bit         XORs := 4     
+---Registers : 
	              128 Bit    Registers := 1     
Module S_TFree__115 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__95 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__95 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__114 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__94 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__94 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__113 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__93 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__93 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__112 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__92 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__92 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__111 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__91 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__91 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__110 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__90 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__90 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__109 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__89 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__89 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__108 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__88 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__88 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__107 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__87 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__87 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__106 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__86 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__86 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__105 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__85 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__85 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__104 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__84 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__84 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__103 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__83 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__83 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__102 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__82 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__82 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__101 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__81 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__81 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__100 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__80 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__80 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module one_round_TFree__5 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input     32 Bit         XORs := 4     
+---Registers : 
	              128 Bit    Registers := 1     
Module S_TFree__131 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__111 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__111 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__130 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__110 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__110 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__129 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__109 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__109 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__128 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__108 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__108 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__127 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__107 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__107 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__126 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__106 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__106 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__125 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__105 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__105 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__124 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__104 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__104 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__123 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__103 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__103 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__122 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__102 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__102 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__121 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__101 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__101 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__120 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__100 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__100 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__119 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__99 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__99 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__118 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__98 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__98 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__117 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__97 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__97 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__116 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__96 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__96 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module one_round_TFree__6 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input     32 Bit         XORs := 4     
+---Registers : 
	              128 Bit    Registers := 1     
Module S_TFree__147 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__127 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__127 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__146 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__126 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__126 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__145 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__125 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__125 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__144 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__124 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__124 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__143 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__123 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__123 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__142 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__122 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__122 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__141 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__121 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__121 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__140 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__120 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__120 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__139 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__119 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__119 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__138 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__118 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__118 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__137 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__117 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__117 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__136 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__116 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__116 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__135 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__115 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__115 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__134 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__114 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__114 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__133 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__113 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__113 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__132 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__112 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__112 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module one_round_TFree__7 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input     32 Bit         XORs := 4     
+---Registers : 
	              128 Bit    Registers := 1     
Module S_TFree__163 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__143 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__143 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__162 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__142 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__142 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__161 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__141 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__141 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__160 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__140 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__140 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__159 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__139 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__139 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__158 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__138 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__138 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__157 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__137 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__137 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__156 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__136 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__136 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__155 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__135 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__135 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__154 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__134 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__134 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__153 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__133 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__133 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__152 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__132 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__132 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__151 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__131 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__131 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__150 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__130 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__130 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__149 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__129 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__129 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__148 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__128 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__128 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module one_round_TFree__8 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input     32 Bit         XORs := 4     
+---Registers : 
	              128 Bit    Registers := 1     
Module S_TFree__27 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__26 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__31 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__30 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__29 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__28 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__35 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__34 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__33 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__32 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_TFree 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_TFree 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_TFree 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module one_round_TFree 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input     32 Bit         XORs := 4     
+---Registers : 
	              128 Bit    Registers := 1     
Module S_TFree__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_TFree__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_TFree__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_TFree__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_TFree__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_TFree__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_TFree__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_TFree__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_TFree__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_TFree__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_TFree__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_TFree__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_TFree__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_TFree__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_TFree__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_TFree__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module final_round_TFree 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
+---Registers : 
	              128 Bit    Registers := 1     
Module aes_128_TFree 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 2     
Module S_T500__167 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_T500__166 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_T500__165 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_T500__164 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module expand_key_128_T500__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 7     
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module S_T500__171 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_T500__170 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_T500__169 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_T500__168 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module expand_key_128_T500__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 7     
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module S_T500__175 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_T500__174 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_T500__173 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_T500__172 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module expand_key_128_T500__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 7     
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module S_T500__179 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_T500__178 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_T500__177 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_T500__176 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module expand_key_128_T500__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 7     
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module S_T500__183 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_T500__182 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_T500__181 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_T500__180 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module expand_key_128_T500__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 7     
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module S_T500__187 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_T500__186 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_T500__185 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_T500__184 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module expand_key_128_T500__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 7     
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module S_T500__191 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_T500__190 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_T500__189 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_T500__188 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module expand_key_128_T500__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 7     
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module S_T500__195 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_T500__194 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_T500__193 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_T500__192 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module expand_key_128_T500__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 7     
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module S_T500__199 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_T500__198 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_T500__197 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_T500__196 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module expand_key_128_T500__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 7     
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module S_T500__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_T500__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_T500__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_T500__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module expand_key_128_T500 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 7     
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module S_T500__51 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__31 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__50 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__30 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__49 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__29 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__48 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__28 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__47 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__27 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__46 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__26 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__45 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__44 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__43 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__42 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__41 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__40 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__39 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__38 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__37 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__36 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module one_round_T500__1 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input     32 Bit         XORs := 4     
+---Registers : 
	              128 Bit    Registers := 1     
Module S_T500__67 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__47 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__47 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__66 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__46 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__65 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__45 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__45 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__64 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__44 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__63 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__43 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__62 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__42 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__61 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__41 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__60 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__40 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__59 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__39 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__58 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__38 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__57 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__37 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__56 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__36 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__55 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__35 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__54 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__34 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__53 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__33 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__52 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__32 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module one_round_T500__2 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input     32 Bit         XORs := 4     
+---Registers : 
	              128 Bit    Registers := 1     
Module S_T500__83 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__63 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__63 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__82 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__62 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__62 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__81 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__61 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__61 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__80 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__60 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__60 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__79 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__59 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__59 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__78 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__58 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__58 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__77 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__57 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__57 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__76 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__56 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__56 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__75 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__55 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__55 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__74 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__54 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__54 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__73 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__53 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__53 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__72 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__52 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__52 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__71 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__51 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__51 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__70 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__50 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__69 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__49 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__49 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__68 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__48 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__48 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module one_round_T500__3 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input     32 Bit         XORs := 4     
+---Registers : 
	              128 Bit    Registers := 1     
Module S_T500__99 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__79 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__79 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__98 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__78 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__78 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__97 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__77 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__77 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__96 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__76 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__76 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__95 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__75 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__75 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__94 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__74 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__74 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__93 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__73 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__73 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__92 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__72 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__72 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__91 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__71 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__71 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__90 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__70 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__70 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__89 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__69 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__69 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__88 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__68 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__68 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__87 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__67 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__67 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__86 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__66 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__66 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__85 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__65 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__65 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__84 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__64 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__64 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module one_round_T500__4 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input     32 Bit         XORs := 4     
+---Registers : 
	              128 Bit    Registers := 1     
Module S_T500__115 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__95 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__95 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__114 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__94 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__94 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__113 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__93 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__93 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__112 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__92 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__92 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__111 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__91 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__91 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__110 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__90 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__90 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__109 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__89 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__89 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__108 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__88 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__88 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__107 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__87 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__87 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__106 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__86 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__86 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__105 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__85 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__85 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__104 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__84 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__84 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__103 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__83 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__83 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__102 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__82 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__82 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__101 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__81 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__81 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__100 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__80 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__80 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module one_round_T500__5 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input     32 Bit         XORs := 4     
+---Registers : 
	              128 Bit    Registers := 1     
Module S_T500__131 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__111 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__111 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__130 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__110 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__110 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__129 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__109 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__109 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__128 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__108 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__108 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__127 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__107 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__107 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__126 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__106 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__106 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__125 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__105 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__105 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__124 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__104 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__104 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__123 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__103 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__103 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__122 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__102 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__102 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__121 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__101 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__101 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__120 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__100 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__100 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__119 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__99 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__99 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__118 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__98 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__98 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__117 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__97 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__97 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__116 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__96 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__96 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module one_round_T500__6 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input     32 Bit         XORs := 4     
+---Registers : 
	              128 Bit    Registers := 1     
Module S_T500__147 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__127 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__127 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__146 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__126 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__126 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__145 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__125 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__125 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__144 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__124 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__124 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__143 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__123 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__123 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__142 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__122 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__122 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__141 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__121 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__121 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__140 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__120 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__120 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__139 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__119 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__119 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__138 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__118 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__118 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__137 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__117 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__117 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__136 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__116 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__116 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__135 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__115 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__115 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__134 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__114 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__114 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__133 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__113 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__113 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__132 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__112 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__112 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module one_round_T500__7 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input     32 Bit         XORs := 4     
+---Registers : 
	              128 Bit    Registers := 1     
Module S_T500__163 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__143 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__143 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__162 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__142 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__142 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__161 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__141 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__141 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__160 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__140 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__140 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__159 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__139 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__139 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__158 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__138 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__138 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__157 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__137 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__137 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__156 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__136 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__136 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__155 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__135 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__135 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__154 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__134 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__134 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__153 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__133 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__133 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__152 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__132 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__132 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__151 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__131 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__131 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__150 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__130 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__130 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__149 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__129 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__129 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__148 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__128 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__128 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module one_round_T500__8 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input     32 Bit         XORs := 4     
+---Registers : 
	              128 Bit    Registers := 1     
Module S_T500__27 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__26 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__31 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__30 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__29 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__28 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__35 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__34 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__33 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__32 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S_T500 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS_T500 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T_T500 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module one_round_T500 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input     32 Bit         XORs := 4     
+---Registers : 
	              128 Bit    Registers := 1     
Module S_T500__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_T500__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_T500__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_T500__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_T500__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_T500__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_T500__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_T500__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_T500__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_T500__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_T500__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_T500__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_T500__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_T500__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_T500__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S_T500__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module final_round_T500 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
+---Registers : 
	              128 Bit    Registers := 1     
Module aes_128_T500 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 2     
Module modmult_TFree__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
	   3 Input     34 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 4     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module modmult_TFree 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
	   3 Input     34 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 4     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module RSACypher_TFree 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module modmult_T100__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
	   3 Input     34 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 4     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module modmult_T100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
	   3 Input     34 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 4     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module RSACypher_T100 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module modmult_T300__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
	   3 Input     34 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 4     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module modmult_T300 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
	   3 Input     34 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 4     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module RSACypher_T300 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module u_xmit_TFree 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
Module u_rec_TFree 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  10 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 3     
Module uart_TFree 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module u_xmit_T100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
Module u_rec_T100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  10 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 3     
Module uart_T100 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module u_xmit_T300 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	  10 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
Module u_rec_T300 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  10 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 3     
Module uart_T300 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module u_xmit_T500 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	  10 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
Module u_rec_T500 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  10 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 3     
Module uart_T500 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module EncryptionEngine 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 5     
	               32 Bit    Registers := 10    
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 7     
Module EncryptionEngine_v1_0_RS232_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module EncryptionEngine_v1_0_AES_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 29    
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 28    
	  32 Input     32 Bit        Muxes := 28    
	   2 Input      1 Bit        Muxes := 4     
Module counter__19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    128 Bit       Adders := 1     
	   2 Input    128 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Checker 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 34    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module SandboxController 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:01:02 . Memory (MB): peak = 1369.234 ; gain = 525.078 ; free physical = 3880 ; free virtual = 5426
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "iXMIT/count_in" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "iXMIT/DataSend_ena" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "iXMIT/count_in" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "iXMIT/DataSend_ena" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "logic10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "logic9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "logic12" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "logic11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "logic13" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "logic14" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "logic17" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "logic32" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "logic31" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:47 . Memory (MB): peak = 1411.312 ; gain = 567.156 ; free physical = 3846 ; free virtual = 5392
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:01:07 ; elapsed = 00:01:47 . Memory (MB): peak = 1411.312 ; gain = 567.156 ; free physical = 3846 ; free virtual = 5392

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |EncryptionEngine_Sandbox_v1_0__GB0 |           1|     42219|
|2     |EncryptionEngine_Sandbox_v1_0__GB1 |           1|     12892|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------+--------------+---------------+----------------+
|Module Name          | RTL Object   | Depth x Width | Implemented As | 
+---------------------+--------------+---------------+----------------+
|S_TFree              | extrom       | 256x8         | Block RAM      | 
|xS_TFree             | extrom__1    | 256x8         | Block RAM      | 
|S_T500               | extrom__2    | 256x8         | Block RAM      | 
|xS_T500              | extrom__3    | 256x8         | Block RAM      | 
|expand_key_128_TFree | extrom__688  | 256x8         | Block RAM      | 
|expand_key_128_TFree | extrom__689  | 256x8         | Block RAM      | 
|expand_key_128_TFree | extrom__690  | 256x8         | Block RAM      | 
|expand_key_128_TFree | extrom__691  | 256x8         | Block RAM      | 
|expand_key_128_TFree | extrom__692  | 256x8         | Block RAM      | 
|expand_key_128_TFree | extrom__693  | 256x8         | Block RAM      | 
|expand_key_128_TFree | extrom__694  | 256x8         | Block RAM      | 
|expand_key_128_TFree | extrom__695  | 256x8         | Block RAM      | 
|expand_key_128_TFree | extrom__696  | 256x8         | Block RAM      | 
|expand_key_128_TFree | extrom__697  | 256x8         | Block RAM      | 
|expand_key_128_TFree | extrom__698  | 256x8         | Block RAM      | 
|expand_key_128_TFree | extrom__699  | 256x8         | Block RAM      | 
|expand_key_128_TFree | extrom__700  | 256x8         | Block RAM      | 
|expand_key_128_TFree | extrom__701  | 256x8         | Block RAM      | 
|expand_key_128_TFree | extrom__702  | 256x8         | Block RAM      | 
|expand_key_128_TFree | extrom__703  | 256x8         | Block RAM      | 
|expand_key_128_TFree | extrom__704  | 256x8         | Block RAM      | 
|expand_key_128_TFree | extrom__705  | 256x8         | Block RAM      | 
|expand_key_128_TFree | extrom__706  | 256x8         | Block RAM      | 
|expand_key_128_TFree | extrom__707  | 256x8         | Block RAM      | 
|expand_key_128_TFree | extrom__708  | 256x8         | Block RAM      | 
|expand_key_128_TFree | extrom__709  | 256x8         | Block RAM      | 
|expand_key_128_TFree | extrom__710  | 256x8         | Block RAM      | 
|expand_key_128_TFree | extrom__711  | 256x8         | Block RAM      | 
|expand_key_128_TFree | extrom__712  | 256x8         | Block RAM      | 
|expand_key_128_TFree | extrom__713  | 256x8         | Block RAM      | 
|expand_key_128_TFree | extrom__714  | 256x8         | Block RAM      | 
|expand_key_128_TFree | extrom__715  | 256x8         | Block RAM      | 
|expand_key_128_TFree | extrom__716  | 256x8         | Block RAM      | 
|expand_key_128_TFree | extrom__717  | 256x8         | Block RAM      | 
|expand_key_128_TFree | extrom__718  | 256x8         | Block RAM      | 
|expand_key_128_TFree | extrom__719  | 256x8         | Block RAM      | 
|expand_key_128_TFree | extrom__720  | 256x8         | Block RAM      | 
|expand_key_128_TFree | extrom__721  | 256x8         | Block RAM      | 
|expand_key_128_TFree | extrom__722  | 256x8         | Block RAM      | 
|expand_key_128_TFree | extrom__723  | 256x8         | Block RAM      | 
|expand_key_128_TFree | extrom__724  | 256x8         | Block RAM      | 
|expand_key_128_TFree | extrom__725  | 256x8         | Block RAM      | 
|expand_key_128_TFree | extrom__726  | 256x8         | Block RAM      | 
|expand_key_128_TFree | extrom__727  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__728  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__729  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__730  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__731  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__732  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__733  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__734  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__735  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__736  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__737  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__738  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__739  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__740  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__741  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__742  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__743  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__744  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__745  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__746  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__747  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__748  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__749  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__750  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__751  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__752  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__753  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__754  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__755  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__756  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__757  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__758  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__759  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__760  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__761  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__762  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__763  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__764  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__765  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__766  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__767  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__768  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__769  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__770  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__771  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__772  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__773  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__774  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__775  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__776  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__777  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__778  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__779  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__780  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__781  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__782  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__783  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__784  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__785  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__786  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__787  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__788  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__789  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__790  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__791  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__792  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__793  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__794  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__795  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__796  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__797  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__798  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__799  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__800  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__801  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__802  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__803  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__804  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__805  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__806  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__807  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__808  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__809  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__810  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__811  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__812  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__813  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__814  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__815  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__816  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__817  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__818  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__819  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__820  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__821  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__822  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__823  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__824  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__825  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__826  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__827  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__828  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__829  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__830  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__831  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__832  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__833  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__834  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__835  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__836  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__837  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__838  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__839  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__840  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__841  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__842  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__843  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__844  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__845  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__846  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__847  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__848  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__849  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__850  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__851  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__852  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__853  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__854  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__855  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__856  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__857  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__858  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__859  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__860  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__861  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__862  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__863  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__864  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__865  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__866  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__867  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__868  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__869  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__870  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__871  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__872  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__873  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__874  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__875  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__876  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__877  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__878  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__879  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__880  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__881  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__882  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__883  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__884  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__885  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__886  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__887  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__888  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__889  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__890  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__891  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__892  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__893  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__894  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__895  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__896  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__897  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__898  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__899  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__900  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__901  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__902  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__903  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__904  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__905  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__906  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__907  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__908  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__909  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__910  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__911  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__912  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__913  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__914  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__915  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__916  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__917  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__918  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__919  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__920  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__921  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__922  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__923  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__924  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__925  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__926  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__927  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__928  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__929  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__930  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__931  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__932  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__933  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__934  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__935  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__936  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__937  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__938  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__939  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__940  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__941  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__942  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__943  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__944  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__945  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__946  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__947  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__948  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__949  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__950  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__951  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__952  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__953  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__954  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__955  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__956  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__957  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__958  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__959  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__960  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__961  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__962  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__963  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__964  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__965  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__966  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__967  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__968  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__969  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__970  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__971  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__972  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__973  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__974  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__975  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__976  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__977  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__978  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__979  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__980  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__981  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__982  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__983  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom       | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__984  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__985  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__986  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__987  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__988  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__989  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__990  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__991  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__992  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__993  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__994  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__995  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__996  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__997  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__998  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__999  | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__1000 | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__1001 | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__1002 | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__1003 | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__1004 | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__1005 | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__1006 | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__1007 | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__1008 | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__1009 | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__1010 | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__1011 | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__1012 | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__1013 | 256x8         | Block RAM      | 
|one_round_TFree      | extrom__1014 | 256x8         | Block RAM      | 
|final_round_TFree    | extrom__1015 | 256x8         | Block RAM      | 
|final_round_TFree    | extrom__1016 | 256x8         | Block RAM      | 
|final_round_TFree    | extrom__1017 | 256x8         | Block RAM      | 
|final_round_TFree    | extrom__1018 | 256x8         | Block RAM      | 
|final_round_TFree    | extrom__1019 | 256x8         | Block RAM      | 
|final_round_TFree    | extrom__1020 | 256x8         | Block RAM      | 
|final_round_TFree    | extrom__1021 | 256x8         | Block RAM      | 
|final_round_TFree    | extrom__1022 | 256x8         | Block RAM      | 
|final_round_TFree    | extrom__1023 | 256x8         | Block RAM      | 
|final_round_TFree    | extrom__1024 | 256x8         | Block RAM      | 
|final_round_TFree    | extrom__1025 | 256x8         | Block RAM      | 
|final_round_TFree    | extrom__1026 | 256x8         | Block RAM      | 
|final_round_TFree    | extrom__1027 | 256x8         | Block RAM      | 
|final_round_TFree    | extrom__1028 | 256x8         | Block RAM      | 
|final_round_TFree    | extrom__1029 | 256x8         | Block RAM      | 
|final_round_TFree    | extrom__1030 | 256x8         | Block RAM      | 
|expand_key_128_T500  | extrom__1031 | 256x8         | Block RAM      | 
|expand_key_128_T500  | extrom__1032 | 256x8         | Block RAM      | 
|expand_key_128_T500  | extrom__1033 | 256x8         | Block RAM      | 
|expand_key_128_T500  | extrom__1034 | 256x8         | Block RAM      | 
|expand_key_128_T500  | extrom__1035 | 256x8         | Block RAM      | 
|expand_key_128_T500  | extrom__1036 | 256x8         | Block RAM      | 
|expand_key_128_T500  | extrom__1037 | 256x8         | Block RAM      | 
|expand_key_128_T500  | extrom__1038 | 256x8         | Block RAM      | 
|expand_key_128_T500  | extrom__1039 | 256x8         | Block RAM      | 
|expand_key_128_T500  | extrom__1040 | 256x8         | Block RAM      | 
|expand_key_128_T500  | extrom__1041 | 256x8         | Block RAM      | 
|expand_key_128_T500  | extrom__1042 | 256x8         | Block RAM      | 
|expand_key_128_T500  | extrom__1043 | 256x8         | Block RAM      | 
|expand_key_128_T500  | extrom__1044 | 256x8         | Block RAM      | 
|expand_key_128_T500  | extrom__1045 | 256x8         | Block RAM      | 
|expand_key_128_T500  | extrom__1046 | 256x8         | Block RAM      | 
|expand_key_128_T500  | extrom__1047 | 256x8         | Block RAM      | 
|expand_key_128_T500  | extrom__1048 | 256x8         | Block RAM      | 
|expand_key_128_T500  | extrom__1049 | 256x8         | Block RAM      | 
|expand_key_128_T500  | extrom__1050 | 256x8         | Block RAM      | 
|expand_key_128_T500  | extrom__1051 | 256x8         | Block RAM      | 
|expand_key_128_T500  | extrom__1052 | 256x8         | Block RAM      | 
|expand_key_128_T500  | extrom__1053 | 256x8         | Block RAM      | 
|expand_key_128_T500  | extrom__1054 | 256x8         | Block RAM      | 
|expand_key_128_T500  | extrom__1055 | 256x8         | Block RAM      | 
|expand_key_128_T500  | extrom__1056 | 256x8         | Block RAM      | 
|expand_key_128_T500  | extrom__1057 | 256x8         | Block RAM      | 
|expand_key_128_T500  | extrom__1058 | 256x8         | Block RAM      | 
|expand_key_128_T500  | extrom__1059 | 256x8         | Block RAM      | 
|expand_key_128_T500  | extrom__1060 | 256x8         | Block RAM      | 
|expand_key_128_T500  | extrom__1061 | 256x8         | Block RAM      | 
|expand_key_128_T500  | extrom__1062 | 256x8         | Block RAM      | 
|expand_key_128_T500  | extrom__1063 | 256x8         | Block RAM      | 
|expand_key_128_T500  | extrom__1064 | 256x8         | Block RAM      | 
|expand_key_128_T500  | extrom__1065 | 256x8         | Block RAM      | 
|expand_key_128_T500  | extrom__1066 | 256x8         | Block RAM      | 
|expand_key_128_T500  | extrom__1067 | 256x8         | Block RAM      | 
|expand_key_128_T500  | extrom__1068 | 256x8         | Block RAM      | 
|expand_key_128_T500  | extrom__1069 | 256x8         | Block RAM      | 
|expand_key_128_T500  | extrom__1070 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1071 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1072 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1073 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1074 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1075 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1076 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1077 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1078 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1079 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1080 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1081 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1082 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1083 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1084 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1085 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1086 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1087 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1088 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1089 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1090 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1091 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1092 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1093 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1094 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1095 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1096 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1097 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1098 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1099 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1100 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1101 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1102 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1103 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1104 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1105 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1106 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1107 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1108 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1109 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1110 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1111 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1112 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1113 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1114 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1115 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1116 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1117 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1118 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1119 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1120 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1121 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1122 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1123 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1124 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1125 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1126 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1127 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1128 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1129 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1130 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1131 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1132 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1133 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1134 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1135 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1136 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1137 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1138 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1139 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1140 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1141 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1142 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1143 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1144 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1145 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1146 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1147 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1148 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1149 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1150 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1151 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1152 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1153 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1154 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1155 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1156 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1157 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1158 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1159 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1160 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1161 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1162 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1163 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1164 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1165 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1166 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1167 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1168 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1169 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1170 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1171 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1172 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1173 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1174 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1175 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1176 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1177 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1178 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1179 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1180 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1181 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1182 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1183 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1184 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1185 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1186 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1187 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1188 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1189 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1190 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1191 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1192 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1193 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1194 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1195 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1196 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1197 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1198 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1199 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1200 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1201 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1202 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1203 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1204 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1205 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1206 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1207 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1208 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1209 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1210 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1211 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1212 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1213 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1214 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1215 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1216 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1217 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1218 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1219 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1220 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1221 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1222 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1223 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1224 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1225 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1226 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1227 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1228 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1229 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1230 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1231 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1232 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1233 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1234 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1235 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1236 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1237 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1238 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1239 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1240 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1241 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1242 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1243 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1244 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1245 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1246 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1247 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1248 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1249 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1250 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1251 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1252 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1253 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1254 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1255 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1256 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1257 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1258 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1259 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1260 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1261 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1262 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1263 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1264 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1265 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1266 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1267 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1268 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1269 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1270 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1271 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1272 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1273 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1274 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1275 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1276 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1277 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1278 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1279 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1280 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1281 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1282 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1283 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1284 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1285 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1286 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1287 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1288 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1289 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1290 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1291 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1292 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1293 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1294 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1295 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1296 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1297 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1298 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1299 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1300 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1301 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1302 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1303 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1304 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1305 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1306 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1307 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1308 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1309 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1310 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1311 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1312 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1313 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1314 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1315 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1316 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1317 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1318 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1319 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1320 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1321 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1322 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1323 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1324 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1325 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1326 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1327 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1328 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1329 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1330 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1331 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1332 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1333 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1334 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1335 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1336 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1337 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1338 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1339 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1340 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1341 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1342 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1343 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1344 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1345 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1346 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1347 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1348 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1349 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1350 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1351 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1352 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1353 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1354 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1355 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1356 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1357 | 256x8         | Block RAM      | 
|one_round_T500       | extrom__1358 | 256x8         | Block RAM      | 
|final_round_T500     | extrom__1359 | 256x8         | Block RAM      | 
|final_round_T500     | extrom__1360 | 256x8         | Block RAM      | 
|final_round_T500     | extrom__1361 | 256x8         | Block RAM      | 
|final_round_T500     | extrom__1362 | 256x8         | Block RAM      | 
|final_round_T500     | extrom__1363 | 256x8         | Block RAM      | 
|final_round_T500     | extrom__1364 | 256x8         | Block RAM      | 
|final_round_T500     | extrom__1365 | 256x8         | Block RAM      | 
|final_round_T500     | extrom__1366 | 256x8         | Block RAM      | 
|final_round_T500     | extrom__1367 | 256x8         | Block RAM      | 
|final_round_T500     | extrom__1368 | 256x8         | Block RAM      | 
|final_round_T500     | extrom__1369 | 256x8         | Block RAM      | 
|final_round_T500     | extrom__1370 | 256x8         | Block RAM      | 
|final_round_T500     | extrom__1371 | 256x8         | Block RAM      | 
|final_round_T500     | extrom__1372 | 256x8         | Block RAM      | 
|final_round_T500     | extrom__1373 | 256x8         | Block RAM      | 
|final_round_T500     | extrom__1374 | 256x8         | Block RAM      | 
+---------------------+--------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'EE/RSA_T300/\modsqr/modreg2_reg[0] ' (FDE) to 'EE/RSA_T300/\modsqr/modreg2_reg[33] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T300/\modsqr/modreg1_reg[0] ' (FDE) to 'EE/RSA_T300/\modsqr/modreg2_reg[1] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T100/\modsqr/modreg2_reg[0] ' (FDE) to 'EE/RSA_T100/\modsqr/modreg2_reg[33] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T100/\modsqr/modreg1_reg[0] ' (FDE) to 'EE/RSA_T100/\modsqr/modreg2_reg[1] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_TFree/\modsqr/modreg2_reg[0] ' (FDE) to 'EE/RSA_TFree/\modsqr/modreg2_reg[33] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_TFree/\modsqr/modreg1_reg[0] ' (FDE) to 'EE/RSA_TFree/\modsqr/modreg2_reg[1] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T300/\modsqr/modreg2_reg[2] ' (FDE) to 'EE/RSA_T300/\modsqr/modreg1_reg[1] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T300/\modsqr/modreg2_reg[3] ' (FDE) to 'EE/RSA_T300/\modsqr/modreg1_reg[2] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T300/\modsqr/modreg2_reg[4] ' (FDE) to 'EE/RSA_T300/\modsqr/modreg1_reg[3] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T300/\modsqr/modreg2_reg[5] ' (FDE) to 'EE/RSA_T300/\modsqr/modreg1_reg[4] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T300/\modsqr/modreg2_reg[6] ' (FDE) to 'EE/RSA_T300/\modsqr/modreg1_reg[5] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T300/\modsqr/modreg2_reg[7] ' (FDE) to 'EE/RSA_T300/\modsqr/modreg1_reg[6] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T300/\modsqr/modreg2_reg[8] ' (FDE) to 'EE/RSA_T300/\modsqr/modreg1_reg[7] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T300/\modsqr/modreg2_reg[9] ' (FDE) to 'EE/RSA_T300/\modsqr/modreg1_reg[8] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T300/\modsqr/modreg2_reg[10] ' (FDE) to 'EE/RSA_T300/\modsqr/modreg1_reg[9] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T300/\modsqr/modreg2_reg[11] ' (FDE) to 'EE/RSA_T300/\modsqr/modreg1_reg[10] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T300/\modsqr/modreg2_reg[12] ' (FDE) to 'EE/RSA_T300/\modsqr/modreg1_reg[11] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T300/\modsqr/modreg2_reg[13] ' (FDE) to 'EE/RSA_T300/\modsqr/modreg1_reg[12] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T300/\modsqr/modreg2_reg[14] ' (FDE) to 'EE/RSA_T300/\modsqr/modreg1_reg[13] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T300/\modsqr/modreg2_reg[15] ' (FDE) to 'EE/RSA_T300/\modsqr/modreg1_reg[14] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T300/\modsqr/modreg2_reg[16] ' (FDE) to 'EE/RSA_T300/\modsqr/modreg1_reg[15] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T300/\modsqr/modreg2_reg[17] ' (FDE) to 'EE/RSA_T300/\modsqr/modreg1_reg[16] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T300/\modsqr/modreg2_reg[18] ' (FDE) to 'EE/RSA_T300/\modsqr/modreg1_reg[17] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T300/\modsqr/modreg2_reg[19] ' (FDE) to 'EE/RSA_T300/\modsqr/modreg1_reg[18] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T300/\modsqr/modreg2_reg[20] ' (FDE) to 'EE/RSA_T300/\modsqr/modreg1_reg[19] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T300/\modsqr/modreg2_reg[21] ' (FDE) to 'EE/RSA_T300/\modsqr/modreg1_reg[20] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T300/\modsqr/modreg2_reg[22] ' (FDE) to 'EE/RSA_T300/\modsqr/modreg1_reg[21] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T300/\modsqr/modreg2_reg[23] ' (FDE) to 'EE/RSA_T300/\modsqr/modreg1_reg[22] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T300/\modsqr/modreg2_reg[24] ' (FDE) to 'EE/RSA_T300/\modsqr/modreg1_reg[23] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T300/\modsqr/modreg2_reg[25] ' (FDE) to 'EE/RSA_T300/\modsqr/modreg1_reg[24] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T300/\modsqr/modreg2_reg[26] ' (FDE) to 'EE/RSA_T300/\modsqr/modreg1_reg[25] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T300/\modsqr/modreg2_reg[27] ' (FDE) to 'EE/RSA_T300/\modsqr/modreg1_reg[26] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T300/\modsqr/modreg2_reg[28] ' (FDE) to 'EE/RSA_T300/\modsqr/modreg1_reg[27] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T300/\modsqr/modreg2_reg[29] ' (FDE) to 'EE/RSA_T300/\modsqr/modreg1_reg[28] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T300/\modsqr/modreg2_reg[30] ' (FDE) to 'EE/RSA_T300/\modsqr/modreg1_reg[29] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T300/\modsqr/modreg2_reg[31] ' (FDE) to 'EE/RSA_T300/\modsqr/modreg1_reg[30] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T300/\modsqr/modreg2_reg[32] ' (FDE) to 'EE/RSA_T300/\modsqr/modreg1_reg[31] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (EE/RSA_T300/\modsqr/modreg2_reg[33] )
INFO: [Synth 8-3886] merging instance 'EE/RSA_T100/\modsqr/modreg2_reg[2] ' (FDE) to 'EE/RSA_T100/\modsqr/modreg1_reg[1] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T100/\modsqr/modreg2_reg[3] ' (FDE) to 'EE/RSA_T100/\modsqr/modreg1_reg[2] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T100/\modsqr/modreg2_reg[4] ' (FDE) to 'EE/RSA_T100/\modsqr/modreg1_reg[3] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T100/\modsqr/modreg2_reg[5] ' (FDE) to 'EE/RSA_T100/\modsqr/modreg1_reg[4] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T100/\modsqr/modreg2_reg[6] ' (FDE) to 'EE/RSA_T100/\modsqr/modreg1_reg[5] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T100/\modsqr/modreg2_reg[7] ' (FDE) to 'EE/RSA_T100/\modsqr/modreg1_reg[6] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T100/\modsqr/modreg2_reg[8] ' (FDE) to 'EE/RSA_T100/\modsqr/modreg1_reg[7] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T100/\modsqr/modreg2_reg[9] ' (FDE) to 'EE/RSA_T100/\modsqr/modreg1_reg[8] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T100/\modsqr/modreg2_reg[10] ' (FDE) to 'EE/RSA_T100/\modsqr/modreg1_reg[9] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T100/\modsqr/modreg2_reg[11] ' (FDE) to 'EE/RSA_T100/\modsqr/modreg1_reg[10] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T100/\modsqr/modreg2_reg[12] ' (FDE) to 'EE/RSA_T100/\modsqr/modreg1_reg[11] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T100/\modsqr/modreg2_reg[13] ' (FDE) to 'EE/RSA_T100/\modsqr/modreg1_reg[12] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T100/\modsqr/modreg2_reg[14] ' (FDE) to 'EE/RSA_T100/\modsqr/modreg1_reg[13] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T100/\modsqr/modreg2_reg[15] ' (FDE) to 'EE/RSA_T100/\modsqr/modreg1_reg[14] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T100/\modsqr/modreg2_reg[16] ' (FDE) to 'EE/RSA_T100/\modsqr/modreg1_reg[15] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T100/\modsqr/modreg2_reg[17] ' (FDE) to 'EE/RSA_T100/\modsqr/modreg1_reg[16] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T100/\modsqr/modreg2_reg[18] ' (FDE) to 'EE/RSA_T100/\modsqr/modreg1_reg[17] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T100/\modsqr/modreg2_reg[19] ' (FDE) to 'EE/RSA_T100/\modsqr/modreg1_reg[18] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T100/\modsqr/modreg2_reg[20] ' (FDE) to 'EE/RSA_T100/\modsqr/modreg1_reg[19] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T100/\modsqr/modreg2_reg[21] ' (FDE) to 'EE/RSA_T100/\modsqr/modreg1_reg[20] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T100/\modsqr/modreg2_reg[22] ' (FDE) to 'EE/RSA_T100/\modsqr/modreg1_reg[21] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T100/\modsqr/modreg2_reg[23] ' (FDE) to 'EE/RSA_T100/\modsqr/modreg1_reg[22] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T100/\modsqr/modreg2_reg[24] ' (FDE) to 'EE/RSA_T100/\modsqr/modreg1_reg[23] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T100/\modsqr/modreg2_reg[25] ' (FDE) to 'EE/RSA_T100/\modsqr/modreg1_reg[24] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T100/\modsqr/modreg2_reg[26] ' (FDE) to 'EE/RSA_T100/\modsqr/modreg1_reg[25] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T100/\modsqr/modreg2_reg[27] ' (FDE) to 'EE/RSA_T100/\modsqr/modreg1_reg[26] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T100/\modsqr/modreg2_reg[28] ' (FDE) to 'EE/RSA_T100/\modsqr/modreg1_reg[27] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T100/\modsqr/modreg2_reg[29] ' (FDE) to 'EE/RSA_T100/\modsqr/modreg1_reg[28] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T100/\modsqr/modreg2_reg[30] ' (FDE) to 'EE/RSA_T100/\modsqr/modreg1_reg[29] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T100/\modsqr/modreg2_reg[31] ' (FDE) to 'EE/RSA_T100/\modsqr/modreg1_reg[30] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_T100/\modsqr/modreg2_reg[32] ' (FDE) to 'EE/RSA_T100/\modsqr/modreg1_reg[31] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (EE/RSA_T100/\modsqr/modreg2_reg[33] )
INFO: [Synth 8-3886] merging instance 'EE/RSA_TFree/\modsqr/modreg2_reg[2] ' (FDE) to 'EE/RSA_TFree/\modsqr/modreg1_reg[1] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_TFree/\modsqr/modreg2_reg[3] ' (FDE) to 'EE/RSA_TFree/\modsqr/modreg1_reg[2] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_TFree/\modsqr/modreg2_reg[4] ' (FDE) to 'EE/RSA_TFree/\modsqr/modreg1_reg[3] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_TFree/\modsqr/modreg2_reg[5] ' (FDE) to 'EE/RSA_TFree/\modsqr/modreg1_reg[4] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_TFree/\modsqr/modreg2_reg[6] ' (FDE) to 'EE/RSA_TFree/\modsqr/modreg1_reg[5] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_TFree/\modsqr/modreg2_reg[7] ' (FDE) to 'EE/RSA_TFree/\modsqr/modreg1_reg[6] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_TFree/\modsqr/modreg2_reg[8] ' (FDE) to 'EE/RSA_TFree/\modsqr/modreg1_reg[7] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_TFree/\modsqr/modreg2_reg[9] ' (FDE) to 'EE/RSA_TFree/\modsqr/modreg1_reg[8] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_TFree/\modsqr/modreg2_reg[10] ' (FDE) to 'EE/RSA_TFree/\modsqr/modreg1_reg[9] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_TFree/\modsqr/modreg2_reg[11] ' (FDE) to 'EE/RSA_TFree/\modsqr/modreg1_reg[10] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_TFree/\modsqr/modreg2_reg[12] ' (FDE) to 'EE/RSA_TFree/\modsqr/modreg1_reg[11] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_TFree/\modsqr/modreg2_reg[13] ' (FDE) to 'EE/RSA_TFree/\modsqr/modreg1_reg[12] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_TFree/\modsqr/modreg2_reg[14] ' (FDE) to 'EE/RSA_TFree/\modsqr/modreg1_reg[13] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_TFree/\modsqr/modreg2_reg[15] ' (FDE) to 'EE/RSA_TFree/\modsqr/modreg1_reg[14] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_TFree/\modsqr/modreg2_reg[16] ' (FDE) to 'EE/RSA_TFree/\modsqr/modreg1_reg[15] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_TFree/\modsqr/modreg2_reg[17] ' (FDE) to 'EE/RSA_TFree/\modsqr/modreg1_reg[16] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_TFree/\modsqr/modreg2_reg[18] ' (FDE) to 'EE/RSA_TFree/\modsqr/modreg1_reg[17] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_TFree/\modsqr/modreg2_reg[19] ' (FDE) to 'EE/RSA_TFree/\modsqr/modreg1_reg[18] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_TFree/\modsqr/modreg2_reg[20] ' (FDE) to 'EE/RSA_TFree/\modsqr/modreg1_reg[19] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_TFree/\modsqr/modreg2_reg[21] ' (FDE) to 'EE/RSA_TFree/\modsqr/modreg1_reg[20] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_TFree/\modsqr/modreg2_reg[22] ' (FDE) to 'EE/RSA_TFree/\modsqr/modreg1_reg[21] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_TFree/\modsqr/modreg2_reg[23] ' (FDE) to 'EE/RSA_TFree/\modsqr/modreg1_reg[22] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_TFree/\modsqr/modreg2_reg[24] ' (FDE) to 'EE/RSA_TFree/\modsqr/modreg1_reg[23] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_TFree/\modsqr/modreg2_reg[25] ' (FDE) to 'EE/RSA_TFree/\modsqr/modreg1_reg[24] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_TFree/\modsqr/modreg2_reg[26] ' (FDE) to 'EE/RSA_TFree/\modsqr/modreg1_reg[25] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_TFree/\modsqr/modreg2_reg[27] ' (FDE) to 'EE/RSA_TFree/\modsqr/modreg1_reg[26] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_TFree/\modsqr/modreg2_reg[28] ' (FDE) to 'EE/RSA_TFree/\modsqr/modreg1_reg[27] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_TFree/\modsqr/modreg2_reg[29] ' (FDE) to 'EE/RSA_TFree/\modsqr/modreg1_reg[28] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_TFree/\modsqr/modreg2_reg[30] ' (FDE) to 'EE/RSA_TFree/\modsqr/modreg1_reg[29] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_TFree/\modsqr/modreg2_reg[31] ' (FDE) to 'EE/RSA_TFree/\modsqr/modreg1_reg[30] '
INFO: [Synth 8-3886] merging instance 'EE/RSA_TFree/\modsqr/modreg2_reg[32] ' (FDE) to 'EE/RSA_TFree/\modsqr/modreg1_reg[31] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (EE/RSA_TFree/\modsqr/modreg2_reg[33] )
INFO: [Synth 8-3886] merging instance 'EE/RSA_T300/\modmultiply/modreg2_reg[0] ' (FDE) to 'EE/RSA_T300/\modmultiply/modreg2_reg[33] '
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (EE/RS232_Reset_T500_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (EE/RS232_Reset_T100_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (EE/RS232_Reset_T300_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (EE/RS232_Reset_TFree_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (EE/RSA_T300/\modmultiply/modreg2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (EE/RSA_Reset_T300_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (EE/RSA_T300/\count_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (EE/RSA_T100/\modmultiply/modreg2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (EE/RSA_Reset_T100_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (EE/RSA_T100/\count_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (EE/RSA_TFree/\modmultiply/modreg2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (EE/RSA_Reset_TFree_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (EE/RSA_TFree/\count_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EncryptionEngine_v1_0_Control_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EncryptionEngine_v1_0_Control_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EncryptionEngine_v1_0_RSA_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EncryptionEngine_v1_0_RSA_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (EE/RSA_T300/TjEnable_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (EE/RS232_Done_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (EE/RS232_RecvReady_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (EE/\RS232_DataOut_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (EE/\RS232_DataOut_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (EE/\RS232_DataOut_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (EE/\RS232_DataOut_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (EE/\RS232_DataOut_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (EE/\RS232_DataOut_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (EE/\RS232_DataOut_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (EE/\RS232_DataOut_reg[7] )
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[127] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[126] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[125] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[124] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[123] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[122] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[121] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[120] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[119] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[118] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[117] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[116] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[115] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[114] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[113] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[112] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[111] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[110] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[109] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[108] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[107] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[106] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[105] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[104] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[103] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[102] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[101] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[100] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[99] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[98] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[97] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[96] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[95] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[94] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[93] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[92] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[91] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[90] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[89] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[88] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[87] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[86] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[85] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[84] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[83] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[82] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[81] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[80] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[79] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[78] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[77] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[76] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[75] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[74] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[73] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[72] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[71] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[70] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[69] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[68] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[67] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[66] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[65] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[64] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[63] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[62] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[61] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[60] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[59] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[58] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[57] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[56] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[55] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[54] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[53] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[52] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[51] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[50] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[49] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[48] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[47] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[46] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[45] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[44] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[43] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[42] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[41] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[40] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[39] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[38] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[37] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[36] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[35] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[34] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[33] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[32] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[31] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[30] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[29] ) is unused and will be removed from module expand_key_128_TFree.
WARNING: [Synth 8-3332] Sequential element (\out_1_reg[28] ) is unused and will be removed from module expand_key_128_TFree.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (EncryptionEngine_v1_0_AES_AXI_inst/\axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (EncryptionEngine_v1_0_AES_AXI_inst/\axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EncryptionEngine_v1_0_RS232_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EncryptionEngine_v1_0_RS232_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controller/\CheckerModule/counter2/Pre_Q_reg[64] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:02:11 . Memory (MB): peak = 1509.422 ; gain = 665.266 ; free physical = 3742 ; free virtual = 5290
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:29 ; elapsed = 00:02:11 . Memory (MB): peak = 1509.422 ; gain = 665.266 ; free physical = 3742 ; free virtual = 5290

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |EncryptionEngine_Sandbox_v1_0__GB0 |           1|     33281|
|2     |EncryptionEngine_Sandbox_v1_0__GB1 |           1|      3210|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:02:11 . Memory (MB): peak = 1509.422 ; gain = 665.266 ; free physical = 3742 ; free virtual = 5290
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |EncryptionEngine_Sandbox_v1_0__GB0 |           1|     33281|
|2     |EncryptionEngine_Sandbox_v1_0__GB1 |           1|      3210|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_TFree/modreg_reg[31]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_TFree/modreg_reg[31] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_TFree.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_TFree/modreg_reg[30]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_TFree/modreg_reg[30] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_TFree.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_TFree/modreg_reg[29]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_TFree/modreg_reg[29] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_TFree.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_TFree/modreg_reg[28]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_TFree/modreg_reg[28] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_TFree.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_TFree/modreg_reg[27]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_TFree/modreg_reg[27] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_TFree.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_TFree/modreg_reg[26]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_TFree/modreg_reg[26] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_TFree.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_TFree/modreg_reg[25]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_TFree/modreg_reg[25] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_TFree.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_TFree/modreg_reg[24]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_TFree/modreg_reg[24] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_TFree.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_TFree/modreg_reg[23]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_TFree/modreg_reg[23] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_TFree.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_TFree/modreg_reg[22]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_TFree/modreg_reg[22] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_TFree.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_TFree/modreg_reg[21]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_TFree/modreg_reg[21] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_TFree.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_TFree/modreg_reg[20]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_TFree/modreg_reg[20] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_TFree.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_TFree/modreg_reg[19]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_TFree/modreg_reg[19] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_TFree.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_TFree/modreg_reg[18]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_TFree/modreg_reg[18] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_TFree.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_TFree/modreg_reg[17]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_TFree/modreg_reg[17] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_TFree.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_TFree/modreg_reg[16]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_TFree/modreg_reg[16] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_TFree.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_TFree/modreg_reg[15]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_TFree/modreg_reg[15] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_TFree.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_TFree/modreg_reg[14]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_TFree/modreg_reg[14] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_TFree.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_TFree/modreg_reg[13]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_TFree/modreg_reg[13] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_TFree.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_TFree/modreg_reg[12]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_TFree/modreg_reg[12] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_TFree.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_TFree/modreg_reg[11]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_TFree/modreg_reg[11] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_TFree.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_TFree/modreg_reg[10]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_TFree/modreg_reg[10] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_TFree.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_TFree/modreg_reg[9]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_TFree/modreg_reg[9] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_TFree.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_TFree/modreg_reg[8]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_TFree/modreg_reg[8] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_TFree.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_TFree/modreg_reg[7]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_TFree/modreg_reg[7] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_TFree.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_TFree/modreg_reg[6]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_TFree/modreg_reg[6] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_TFree.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_TFree/modreg_reg[5]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_TFree/modreg_reg[5] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_TFree.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_TFree/modreg_reg[4]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_TFree/modreg_reg[4] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_TFree.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_TFree/modreg_reg[3]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_TFree/modreg_reg[3] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_TFree.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_TFree/modreg_reg[2]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_TFree/modreg_reg[2] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_TFree.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_TFree/modreg_reg[1]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_TFree/modreg_reg[1] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_TFree.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_TFree/modreg_reg[0]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_TFree/modreg_reg[0] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_TFree.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T100/modreg_reg[31]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T100/modreg_reg[31] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T100.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T100/modreg_reg[30]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T100/modreg_reg[30] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T100.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T100/modreg_reg[29]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T100/modreg_reg[29] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T100.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T100/modreg_reg[28]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T100/modreg_reg[28] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T100.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T100/modreg_reg[27]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T100/modreg_reg[27] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T100.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T100/modreg_reg[26]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T100/modreg_reg[26] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T100.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T100/modreg_reg[25]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T100/modreg_reg[25] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T100.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T100/modreg_reg[24]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T100/modreg_reg[24] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T100.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T100/modreg_reg[23]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T100/modreg_reg[23] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T100.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T100/modreg_reg[22]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T100/modreg_reg[22] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T100.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T100/modreg_reg[21]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T100/modreg_reg[21] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T100.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T100/modreg_reg[20]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T100/modreg_reg[20] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T100.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T100/modreg_reg[19]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T100/modreg_reg[19] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T100.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T100/modreg_reg[18]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T100/modreg_reg[18] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T100.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T100/modreg_reg[17]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T100/modreg_reg[17] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T100.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T100/modreg_reg[16]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T100/modreg_reg[16] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T100.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T100/modreg_reg[15]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T100/modreg_reg[15] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T100.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T100/modreg_reg[14]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T100/modreg_reg[14] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T100.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T100/modreg_reg[13]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T100/modreg_reg[13] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T100.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T100/modreg_reg[12]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T100/modreg_reg[12] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T100.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T100/modreg_reg[11]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T100/modreg_reg[11] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T100.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T100/modreg_reg[10]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T100/modreg_reg[10] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T100.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T100/modreg_reg[9]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T100/modreg_reg[9] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T100.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T100/modreg_reg[8]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T100/modreg_reg[8] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T100.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T100/modreg_reg[7]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T100/modreg_reg[7] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T100.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T100/modreg_reg[6]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T100/modreg_reg[6] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T100.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T100/modreg_reg[5]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T100/modreg_reg[5] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T100.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T100/modreg_reg[4]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T100/modreg_reg[4] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T100.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T100/modreg_reg[3]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T100/modreg_reg[3] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T100.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T100/modreg_reg[2]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T100/modreg_reg[2] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T100.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T100/modreg_reg[1]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T100/modreg_reg[1] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T100.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T100/modreg_reg[0]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T100/modreg_reg[0] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T100.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T300/modreg_reg[31]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T300/modreg_reg[31] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T300.vhd:138]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T300/modreg_reg[30]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T300/modreg_reg[30] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T300.vhd:138]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T300/modreg_reg[29]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T300/modreg_reg[29] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T300.vhd:138]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T300/modreg_reg[28]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T300/modreg_reg[28] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T300.vhd:138]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T300/modreg_reg[27]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T300/modreg_reg[27] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T300.vhd:138]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T300/modreg_reg[26]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T300/modreg_reg[26] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T300.vhd:138]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T300/modreg_reg[25]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T300/modreg_reg[25] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T300.vhd:138]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T300/modreg_reg[24]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T300/modreg_reg[24] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T300.vhd:138]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T300/modreg_reg[23]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T300/modreg_reg[23] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T300.vhd:138]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T300/modreg_reg[22]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T300/modreg_reg[22] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T300.vhd:138]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T300/modreg_reg[21]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T300/modreg_reg[21] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T300.vhd:138]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T300/modreg_reg[20]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T300/modreg_reg[20] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T300.vhd:138]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T300/modreg_reg[19]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T300/modreg_reg[19] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T300.vhd:138]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T300/modreg_reg[18]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T300/modreg_reg[18] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T300.vhd:138]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T300/modreg_reg[17]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T300/modreg_reg[17] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T300.vhd:138]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T300/modreg_reg[16]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T300/modreg_reg[16] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T300.vhd:138]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T300/modreg_reg[15]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T300/modreg_reg[15] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T300.vhd:138]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T300/modreg_reg[14]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T300/modreg_reg[14] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T300.vhd:138]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T300/modreg_reg[13]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T300/modreg_reg[13] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T300.vhd:138]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T300/modreg_reg[12]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T300/modreg_reg[12] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T300.vhd:138]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T300/modreg_reg[11]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T300/modreg_reg[11] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T300.vhd:138]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T300/modreg_reg[10]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T300/modreg_reg[10] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T300.vhd:138]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T300/modreg_reg[9]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T300/modreg_reg[9] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T300.vhd:138]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T300/modreg_reg[8]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T300/modreg_reg[8] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T300.vhd:138]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T300/modreg_reg[7]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T300/modreg_reg[7] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T300.vhd:138]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T300/modreg_reg[6]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T300/modreg_reg[6] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T300.vhd:138]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T300/modreg_reg[5]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T300/modreg_reg[5] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T300.vhd:138]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T300/modreg_reg[4]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T300/modreg_reg[4] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T300.vhd:138]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T300/modreg_reg[3]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T300/modreg_reg[3] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T300.vhd:138]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T300/modreg_reg[2]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T300/modreg_reg[2] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T300.vhd:138]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T300/modreg_reg[1]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T300/modreg_reg[1] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T300.vhd:138]
INFO: [Synth 8-4765] Removing register instance (\EE/RSA_T300/modreg_reg[0]__0 ) from module (EncryptionEngine_Sandbox_v1_0__GB0) as it is equivalent to (\EE/RSA_T300/modreg_reg[0] ) and driving same net [/home/tjlw/ip_repo/EncryptionEngine_Sandbox_1.0/src/rsacypher_T300.vhd:138]
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/a1/S4_0/S_3/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/a1/S4_0/S_3/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/a1/S4_0/S_1/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/a1/S4_0/S_1/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/a2/S4_0/S_3/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/a2/S4_0/S_3/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/a2/S4_0/S_1/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/a2/S4_0/S_1/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/a3/S4_0/S_3/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/a3/S4_0/S_3/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/a3/S4_0/S_1/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/a3/S4_0/S_1/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/a4/S4_0/S_3/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/a4/S4_0/S_3/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/a4/S4_0/S_1/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/a4/S4_0/S_1/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/a5/S4_0/S_3/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/a5/S4_0/S_3/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/a5/S4_0/S_1/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/a5/S4_0/S_1/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/a6/S4_0/S_3/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/a6/S4_0/S_3/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/a6/S4_0/S_1/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/a6/S4_0/S_1/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/a7/S4_0/S_3/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/a7/S4_0/S_3/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/a7/S4_0/S_1/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/a7/S4_0/S_1/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/a8/S4_0/S_3/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/a8/S4_0/S_3/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/a8/S4_0/S_1/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/a8/S4_0/S_1/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/a9/S4_0/S_3/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/a9/S4_0/S_3/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/a9/S4_0/S_1/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/a9/S4_0/S_1/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/a10/S4_0/S_3/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/a10/S4_0/S_3/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/a10/S4_0/S_1/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/a10/S4_0/S_1/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r1/t0/t0/s0/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r1/t0/t0/s0/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r1/t0/t0/s4/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r1/t0/t0/s4/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r1/t0/t2/s0/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r1/t0/t2/s0/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r1/t0/t2/s4/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r1/t0/t2/s4/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r1/t1/t0/s0/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r1/t1/t0/s0/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r1/t1/t0/s4/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r1/t1/t0/s4/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r1/t1/t2/s0/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r1/t1/t2/s0/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r1/t1/t2/s4/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r1/t1/t2/s4/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r1/t2/t0/s0/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r1/t2/t0/s0/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r1/t2/t0/s4/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r1/t2/t0/s4/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r1/t2/t2/s0/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r1/t2/t2/s0/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r1/t2/t2/s4/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r1/t2/t2/s4/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r1/t3/t0/s0/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r1/t3/t0/s0/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r1/t3/t0/s4/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r1/t3/t0/s4/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r1/t3/t2/s0/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r1/t3/t2/s0/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r1/t3/t2/s4/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r1/t3/t2/s4/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r2/t0/t0/s0/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r2/t0/t0/s0/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r2/t0/t0/s4/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r2/t0/t0/s4/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r2/t0/t2/s0/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r2/t0/t2/s0/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r2/t0/t2/s4/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r2/t0/t2/s4/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r2/t1/t0/s0/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r2/t1/t0/s0/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r2/t1/t0/s4/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r2/t1/t0/s4/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r2/t1/t2/s0/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r2/t1/t2/s0/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r2/t1/t2/s4/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r2/t1/t2/s4/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r2/t2/t0/s0/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r2/t2/t0/s0/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r2/t2/t0/s4/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r2/t2/t0/s4/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r2/t2/t2/s0/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r2/t2/t2/s0/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r2/t2/t2/s4/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r2/t2/t2/s4/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r2/t3/t0/s0/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r2/t3/t0/s0/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r2/t3/t0/s4/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \EE/AES_TFree/r2/t3/t0/s4/out_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:38 ; elapsed = 00:02:19 . Memory (MB): peak = 1534.758 ; gain = 690.602 ; free physical = 3718 ; free virtual = 5266
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:38 ; elapsed = 00:02:19 . Memory (MB): peak = 1534.758 ; gain = 690.602 ; free physical = 3718 ; free virtual = 5266

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:38 ; elapsed = 00:02:19 . Memory (MB): peak = 1534.758 ; gain = 690.602 ; free physical = 3718 ; free virtual = 5266
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:41 ; elapsed = 00:02:23 . Memory (MB): peak = 1534.758 ; gain = 690.602 ; free physical = 3717 ; free virtual = 5266
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:41 ; elapsed = 00:02:23 . Memory (MB): peak = 1534.758 ; gain = 690.602 ; free physical = 3717 ; free virtual = 5266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:44 ; elapsed = 00:02:26 . Memory (MB): peak = 1534.758 ; gain = 690.602 ; free physical = 3717 ; free virtual = 5266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:44 ; elapsed = 00:02:26 . Memory (MB): peak = 1534.758 ; gain = 690.602 ; free physical = 3717 ; free virtual = 5266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:45 ; elapsed = 00:02:26 . Memory (MB): peak = 1534.758 ; gain = 690.602 ; free physical = 3717 ; free virtual = 5266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:45 ; elapsed = 00:02:27 . Memory (MB): peak = 1534.758 ; gain = 690.602 ; free physical = 3717 ; free virtual = 5266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     5|
|2     |CARRY4   |   219|
|3     |LUT1     |    67|
|4     |LUT2     |  4199|
|5     |LUT3     |  1600|
|6     |LUT4     |   986|
|7     |LUT5     |   569|
|8     |LUT6     |  2943|
|9     |MUXF7    |   130|
|10    |RAMB18E1 |   344|
|11    |FDCE     |    32|
|12    |FDPE     |     8|
|13    |FDRE     | 11725|
|14    |FDSE     |    21|
|15    |LD       |     1|
|16    |LDP      |     1|
|17    |IBUF     |   212|
|18    |OBUF     |   165|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------------+----------------------------------+------+
|      |Instance                                 |Module                            |Cells |
+------+-----------------------------------------+----------------------------------+------+
|1     |top                                      |                                  | 23227|
|2     |  Controller                             |SandboxController                 |   518|
|3     |    CheckerModule                        |Checker                           |   518|
|4     |  EE                                     |EncryptionEngine                  | 19519|
|5     |    AES_T500                             |top_aes_128_T500                  |  7740|
|6     |      AES                                |aes_128_T500                      |  7740|
|7     |        a1                               |expand_key_128_T500               |   580|
|8     |          S4_0                           |S4_T500_612                       |   130|
|9     |            S_1                          |S_T500_613                        |    65|
|10    |            S_3                          |S_T500_614                        |    65|
|11    |        a10                              |expand_key_128_T500_309           |   258|
|12    |          S4_0                           |S4_T500_609                       |   130|
|13    |            S_1                          |S_T500_610                        |    65|
|14    |            S_3                          |S_T500_611                        |    65|
|15    |        a2                               |expand_key_128_T500_310           |   483|
|16    |          S4_0                           |S4_T500_606                       |   130|
|17    |            S_1                          |S_T500_607                        |    65|
|18    |            S_3                          |S_T500_608                        |    65|
|19    |        a3                               |expand_key_128_T500_311           |   483|
|20    |          S4_0                           |S4_T500_603                       |   130|
|21    |            S_1                          |S_T500_604                        |    65|
|22    |            S_3                          |S_T500_605                        |    65|
|23    |        a4                               |expand_key_128_T500_312           |   483|
|24    |          S4_0                           |S4_T500_600                       |   130|
|25    |            S_1                          |S_T500_601                        |    65|
|26    |            S_3                          |S_T500_602                        |    65|
|27    |        a5                               |expand_key_128_T500_313           |   483|
|28    |          S4_0                           |S4_T500_597                       |   130|
|29    |            S_1                          |S_T500_598                        |    65|
|30    |            S_3                          |S_T500_599                        |    65|
|31    |        a6                               |expand_key_128_T500_314           |   483|
|32    |          S4_0                           |S4_T500_594                       |   130|
|33    |            S_1                          |S_T500_595                        |    65|
|34    |            S_3                          |S_T500_596                        |    65|
|35    |        a7                               |expand_key_128_T500_315           |   483|
|36    |          S4_0                           |S4_T500_591                       |   130|
|37    |            S_1                          |S_T500_592                        |    65|
|38    |            S_3                          |S_T500_593                        |    65|
|39    |        a8                               |expand_key_128_T500_316           |   486|
|40    |          S4_0                           |S4_T500_588                       |   130|
|41    |            S_1                          |S_T500_589                        |    65|
|42    |            S_3                          |S_T500_590                        |    65|
|43    |        a9                               |expand_key_128_T500_317           |   486|
|44    |          S4_0                           |S4_T500_585                       |   130|
|45    |            S_1                          |S_T500_586                        |    65|
|46    |            S_3                          |S_T500_587                        |    65|
|47    |        r1                               |one_round_T500                    |   272|
|48    |          t0                             |table_lookup_T500_557             |    36|
|49    |            t0                           |T_T500_579                        |    18|
|50    |              s0__0                      |S_T500_583                        |     1|
|51    |              s4                         |xS_T500_584                       |    17|
|52    |            t2                           |T_T500_580                        |    18|
|53    |              s0__0                      |S_T500_581                        |     1|
|54    |              s4                         |xS_T500_582                       |    17|
|55    |          t1                             |table_lookup_T500_558             |    36|
|56    |            t0                           |T_T500_573                        |    18|
|57    |              s0__0                      |S_T500_577                        |     1|
|58    |              s4                         |xS_T500_578                       |    17|
|59    |            t2                           |T_T500_574                        |    18|
|60    |              s0__0                      |S_T500_575                        |     1|
|61    |              s4                         |xS_T500_576                       |    17|
|62    |          t2                             |table_lookup_T500_559             |    36|
|63    |            t0                           |T_T500_567                        |    18|
|64    |              s0__0                      |S_T500_571                        |     1|
|65    |              s4                         |xS_T500_572                       |    17|
|66    |            t2                           |T_T500_568                        |    18|
|67    |              s0__0                      |S_T500_569                        |     1|
|68    |              s4                         |xS_T500_570                       |    17|
|69    |          t3                             |table_lookup_T500_560             |    36|
|70    |            t0                           |T_T500_561                        |    18|
|71    |              s0__0                      |S_T500_565                        |     1|
|72    |              s4                         |xS_T500_566                       |    17|
|73    |            t2                           |T_T500_562                        |    18|
|74    |              s0__0                      |S_T500_563                        |     1|
|75    |              s4                         |xS_T500_564                       |    17|
|76    |        r2                               |one_round_T500_318                |   272|
|77    |          t0                             |table_lookup_T500_529             |    36|
|78    |            t0                           |T_T500_551                        |    18|
|79    |              s0                         |S_T500_555                        |     1|
|80    |              s4                         |xS_T500_556                       |    17|
|81    |            t2                           |T_T500_552                        |    18|
|82    |              s0                         |S_T500_553                        |     1|
|83    |              s4                         |xS_T500_554                       |    17|
|84    |          t1                             |table_lookup_T500_530             |    36|
|85    |            t0                           |T_T500_545                        |    18|
|86    |              s0                         |S_T500_549                        |     1|
|87    |              s4                         |xS_T500_550                       |    17|
|88    |            t2                           |T_T500_546                        |    18|
|89    |              s0                         |S_T500_547                        |     1|
|90    |              s4                         |xS_T500_548                       |    17|
|91    |          t2                             |table_lookup_T500_531             |    36|
|92    |            t0                           |T_T500_539                        |    18|
|93    |              s0                         |S_T500_543                        |     1|
|94    |              s4                         |xS_T500_544                       |    17|
|95    |            t2                           |T_T500_540                        |    18|
|96    |              s0                         |S_T500_541                        |     1|
|97    |              s4                         |xS_T500_542                       |    17|
|98    |          t3                             |table_lookup_T500_532             |    36|
|99    |            t0                           |T_T500_533                        |    18|
|100   |              s0                         |S_T500_537                        |     1|
|101   |              s4                         |xS_T500_538                       |    17|
|102   |            t2                           |T_T500_534                        |    18|
|103   |              s0                         |S_T500_535                        |     1|
|104   |              s4                         |xS_T500_536                       |    17|
|105   |        r3                               |one_round_T500_319                |   272|
|106   |          t0                             |table_lookup_T500_501             |    36|
|107   |            t0                           |T_T500_523                        |    18|
|108   |              s0                         |S_T500_527                        |     1|
|109   |              s4                         |xS_T500_528                       |    17|
|110   |            t2                           |T_T500_524                        |    18|
|111   |              s0                         |S_T500_525                        |     1|
|112   |              s4                         |xS_T500_526                       |    17|
|113   |          t1                             |table_lookup_T500_502             |    36|
|114   |            t0                           |T_T500_517                        |    18|
|115   |              s0                         |S_T500_521                        |     1|
|116   |              s4                         |xS_T500_522                       |    17|
|117   |            t2                           |T_T500_518                        |    18|
|118   |              s0                         |S_T500_519                        |     1|
|119   |              s4                         |xS_T500_520                       |    17|
|120   |          t2                             |table_lookup_T500_503             |    36|
|121   |            t0                           |T_T500_511                        |    18|
|122   |              s0                         |S_T500_515                        |     1|
|123   |              s4                         |xS_T500_516                       |    17|
|124   |            t2                           |T_T500_512                        |    18|
|125   |              s0                         |S_T500_513                        |     1|
|126   |              s4                         |xS_T500_514                       |    17|
|127   |          t3                             |table_lookup_T500_504             |    36|
|128   |            t0                           |T_T500_505                        |    18|
|129   |              s0                         |S_T500_509                        |     1|
|130   |              s4                         |xS_T500_510                       |    17|
|131   |            t2                           |T_T500_506                        |    18|
|132   |              s0                         |S_T500_507                        |     1|
|133   |              s4                         |xS_T500_508                       |    17|
|134   |        r4                               |one_round_T500_320                |   272|
|135   |          t0                             |table_lookup_T500_473             |    36|
|136   |            t0                           |T_T500_495                        |    18|
|137   |              s0                         |S_T500_499                        |     1|
|138   |              s4                         |xS_T500_500                       |    17|
|139   |            t2                           |T_T500_496                        |    18|
|140   |              s0                         |S_T500_497                        |     1|
|141   |              s4                         |xS_T500_498                       |    17|
|142   |          t1                             |table_lookup_T500_474             |    36|
|143   |            t0                           |T_T500_489                        |    18|
|144   |              s0                         |S_T500_493                        |     1|
|145   |              s4                         |xS_T500_494                       |    17|
|146   |            t2                           |T_T500_490                        |    18|
|147   |              s0                         |S_T500_491                        |     1|
|148   |              s4                         |xS_T500_492                       |    17|
|149   |          t2                             |table_lookup_T500_475             |    36|
|150   |            t0                           |T_T500_483                        |    18|
|151   |              s0                         |S_T500_487                        |     1|
|152   |              s4                         |xS_T500_488                       |    17|
|153   |            t2                           |T_T500_484                        |    18|
|154   |              s0                         |S_T500_485                        |     1|
|155   |              s4                         |xS_T500_486                       |    17|
|156   |          t3                             |table_lookup_T500_476             |    36|
|157   |            t0                           |T_T500_477                        |    18|
|158   |              s0                         |S_T500_481                        |     1|
|159   |              s4                         |xS_T500_482                       |    17|
|160   |            t2                           |T_T500_478                        |    18|
|161   |              s0                         |S_T500_479                        |     1|
|162   |              s4                         |xS_T500_480                       |    17|
|163   |        r5                               |one_round_T500_321                |   272|
|164   |          t0                             |table_lookup_T500_445             |    36|
|165   |            t0                           |T_T500_467                        |    18|
|166   |              s0                         |S_T500_471                        |     1|
|167   |              s4                         |xS_T500_472                       |    17|
|168   |            t2                           |T_T500_468                        |    18|
|169   |              s0                         |S_T500_469                        |     1|
|170   |              s4                         |xS_T500_470                       |    17|
|171   |          t1                             |table_lookup_T500_446             |    36|
|172   |            t0                           |T_T500_461                        |    18|
|173   |              s0                         |S_T500_465                        |     1|
|174   |              s4                         |xS_T500_466                       |    17|
|175   |            t2                           |T_T500_462                        |    18|
|176   |              s0                         |S_T500_463                        |     1|
|177   |              s4                         |xS_T500_464                       |    17|
|178   |          t2                             |table_lookup_T500_447             |    36|
|179   |            t0                           |T_T500_455                        |    18|
|180   |              s0                         |S_T500_459                        |     1|
|181   |              s4                         |xS_T500_460                       |    17|
|182   |            t2                           |T_T500_456                        |    18|
|183   |              s0                         |S_T500_457                        |     1|
|184   |              s4                         |xS_T500_458                       |    17|
|185   |          t3                             |table_lookup_T500_448             |    36|
|186   |            t0                           |T_T500_449                        |    18|
|187   |              s0                         |S_T500_453                        |     1|
|188   |              s4                         |xS_T500_454                       |    17|
|189   |            t2                           |T_T500_450                        |    18|
|190   |              s0                         |S_T500_451                        |     1|
|191   |              s4                         |xS_T500_452                       |    17|
|192   |        r6                               |one_round_T500_322                |   272|
|193   |          t0                             |table_lookup_T500_417             |    36|
|194   |            t0                           |T_T500_439                        |    18|
|195   |              s0                         |S_T500_443                        |     1|
|196   |              s4                         |xS_T500_444                       |    17|
|197   |            t2                           |T_T500_440                        |    18|
|198   |              s0                         |S_T500_441                        |     1|
|199   |              s4                         |xS_T500_442                       |    17|
|200   |          t1                             |table_lookup_T500_418             |    36|
|201   |            t0                           |T_T500_433                        |    18|
|202   |              s0                         |S_T500_437                        |     1|
|203   |              s4                         |xS_T500_438                       |    17|
|204   |            t2                           |T_T500_434                        |    18|
|205   |              s0                         |S_T500_435                        |     1|
|206   |              s4                         |xS_T500_436                       |    17|
|207   |          t2                             |table_lookup_T500_419             |    36|
|208   |            t0                           |T_T500_427                        |    18|
|209   |              s0                         |S_T500_431                        |     1|
|210   |              s4                         |xS_T500_432                       |    17|
|211   |            t2                           |T_T500_428                        |    18|
|212   |              s0                         |S_T500_429                        |     1|
|213   |              s4                         |xS_T500_430                       |    17|
|214   |          t3                             |table_lookup_T500_420             |    36|
|215   |            t0                           |T_T500_421                        |    18|
|216   |              s0                         |S_T500_425                        |     1|
|217   |              s4                         |xS_T500_426                       |    17|
|218   |            t2                           |T_T500_422                        |    18|
|219   |              s0                         |S_T500_423                        |     1|
|220   |              s4                         |xS_T500_424                       |    17|
|221   |        r7                               |one_round_T500_323                |   272|
|222   |          t0                             |table_lookup_T500_389             |    36|
|223   |            t0                           |T_T500_411                        |    18|
|224   |              s0                         |S_T500_415                        |     1|
|225   |              s4                         |xS_T500_416                       |    17|
|226   |            t2                           |T_T500_412                        |    18|
|227   |              s0                         |S_T500_413                        |     1|
|228   |              s4                         |xS_T500_414                       |    17|
|229   |          t1                             |table_lookup_T500_390             |    36|
|230   |            t0                           |T_T500_405                        |    18|
|231   |              s0                         |S_T500_409                        |     1|
|232   |              s4                         |xS_T500_410                       |    17|
|233   |            t2                           |T_T500_406                        |    18|
|234   |              s0                         |S_T500_407                        |     1|
|235   |              s4                         |xS_T500_408                       |    17|
|236   |          t2                             |table_lookup_T500_391             |    36|
|237   |            t0                           |T_T500_399                        |    18|
|238   |              s0                         |S_T500_403                        |     1|
|239   |              s4                         |xS_T500_404                       |    17|
|240   |            t2                           |T_T500_400                        |    18|
|241   |              s0                         |S_T500_401                        |     1|
|242   |              s4                         |xS_T500_402                       |    17|
|243   |          t3                             |table_lookup_T500_392             |    36|
|244   |            t0                           |T_T500_393                        |    18|
|245   |              s0                         |S_T500_397                        |     1|
|246   |              s4                         |xS_T500_398                       |    17|
|247   |            t2                           |T_T500_394                        |    18|
|248   |              s0                         |S_T500_395                        |     1|
|249   |              s4                         |xS_T500_396                       |    17|
|250   |        r8                               |one_round_T500_324                |   272|
|251   |          t0                             |table_lookup_T500_361             |    36|
|252   |            t0                           |T_T500_383                        |    18|
|253   |              s0                         |S_T500_387                        |     1|
|254   |              s4                         |xS_T500_388                       |    17|
|255   |            t2                           |T_T500_384                        |    18|
|256   |              s0                         |S_T500_385                        |     1|
|257   |              s4                         |xS_T500_386                       |    17|
|258   |          t1                             |table_lookup_T500_362             |    36|
|259   |            t0                           |T_T500_377                        |    18|
|260   |              s0                         |S_T500_381                        |     1|
|261   |              s4                         |xS_T500_382                       |    17|
|262   |            t2                           |T_T500_378                        |    18|
|263   |              s0                         |S_T500_379                        |     1|
|264   |              s4                         |xS_T500_380                       |    17|
|265   |          t2                             |table_lookup_T500_363             |    36|
|266   |            t0                           |T_T500_371                        |    18|
|267   |              s0                         |S_T500_375                        |     1|
|268   |              s4                         |xS_T500_376                       |    17|
|269   |            t2                           |T_T500_372                        |    18|
|270   |              s0                         |S_T500_373                        |     1|
|271   |              s4                         |xS_T500_374                       |    17|
|272   |          t3                             |table_lookup_T500_364             |    36|
|273   |            t0                           |T_T500_365                        |    18|
|274   |              s0                         |S_T500_369                        |     1|
|275   |              s4                         |xS_T500_370                       |    17|
|276   |            t2                           |T_T500_366                        |    18|
|277   |              s0                         |S_T500_367                        |     1|
|278   |              s4                         |xS_T500_368                       |    17|
|279   |        r9                               |one_round_T500_325                |   272|
|280   |          t0                             |table_lookup_T500                 |    36|
|281   |            t0                           |T_T500_355                        |    18|
|282   |              s0                         |S_T500_359                        |     1|
|283   |              s4                         |xS_T500_360                       |    17|
|284   |            t2                           |T_T500_356                        |    18|
|285   |              s0                         |S_T500_357                        |     1|
|286   |              s4                         |xS_T500_358                       |    17|
|287   |          t1                             |table_lookup_T500_336             |    36|
|288   |            t0                           |T_T500_349                        |    18|
|289   |              s0                         |S_T500_353                        |     1|
|290   |              s4                         |xS_T500_354                       |    17|
|291   |            t2                           |T_T500_350                        |    18|
|292   |              s0                         |S_T500_351                        |     1|
|293   |              s4                         |xS_T500_352                       |    17|
|294   |          t2                             |table_lookup_T500_337             |    36|
|295   |            t0                           |T_T500_343                        |    18|
|296   |              s0                         |S_T500_347                        |     1|
|297   |              s4                         |xS_T500_348                       |    17|
|298   |            t2                           |T_T500_344                        |    18|
|299   |              s0                         |S_T500_345                        |     1|
|300   |              s4                         |xS_T500_346                       |    17|
|301   |          t3                             |table_lookup_T500_338             |    36|
|302   |            t0                           |T_T500                            |    18|
|303   |              s0                         |S_T500_341                        |     1|
|304   |              s4                         |xS_T500_342                       |    17|
|305   |            t2                           |T_T500_339                        |    18|
|306   |              s0                         |S_T500_340                        |     1|
|307   |              s4                         |xS_T500                           |    17|
|308   |        rf                               |final_round_T500                  |   200|
|309   |          S4_1                           |S4_T500                           |     2|
|310   |            S_1                          |S_T500_334                        |     1|
|311   |            S_3                          |S_T500_335                        |     1|
|312   |          S4_2                           |S4_T500_326                       |     2|
|313   |            S_1                          |S_T500_332                        |     1|
|314   |            S_3                          |S_T500_333                        |     1|
|315   |          S4_3                           |S4_T500_327                       |     2|
|316   |            S_1                          |S_T500_330                        |     1|
|317   |            S_3                          |S_T500_331                        |     1|
|318   |          S4_4                           |S4_T500_328                       |     2|
|319   |            S_1                          |S_T500                            |     1|
|320   |            S_3                          |S_T500_329                        |     1|
|321   |    AES_TFree                            |aes_128_TFree                     |  7676|
|322   |      a1                                 |expand_key_128_TFree              |   580|
|323   |        S4_0                             |S4_TFree_306                      |   130|
|324   |          S_1                            |S_TFree_307                       |    65|
|325   |          S_3                            |S_TFree_308                       |    65|
|326   |      a10                                |expand_key_128_TFree_3            |   258|
|327   |        S4_0                             |S4_TFree_303                      |   130|
|328   |          S_1                            |S_TFree_304                       |    65|
|329   |          S_3                            |S_TFree_305                       |    65|
|330   |      a2                                 |expand_key_128_TFree_4            |   483|
|331   |        S4_0                             |S4_TFree_300                      |   130|
|332   |          S_1                            |S_TFree_301                       |    65|
|333   |          S_3                            |S_TFree_302                       |    65|
|334   |      a3                                 |expand_key_128_TFree_5            |   483|
|335   |        S4_0                             |S4_TFree_297                      |   130|
|336   |          S_1                            |S_TFree_298                       |    65|
|337   |          S_3                            |S_TFree_299                       |    65|
|338   |      a4                                 |expand_key_128_TFree_6            |   483|
|339   |        S4_0                             |S4_TFree_294                      |   130|
|340   |          S_1                            |S_TFree_295                       |    65|
|341   |          S_3                            |S_TFree_296                       |    65|
|342   |      a5                                 |expand_key_128_TFree_7            |   483|
|343   |        S4_0                             |S4_TFree_291                      |   130|
|344   |          S_1                            |S_TFree_292                       |    65|
|345   |          S_3                            |S_TFree_293                       |    65|
|346   |      a6                                 |expand_key_128_TFree_8            |   483|
|347   |        S4_0                             |S4_TFree_288                      |   130|
|348   |          S_1                            |S_TFree_289                       |    65|
|349   |          S_3                            |S_TFree_290                       |    65|
|350   |      a7                                 |expand_key_128_TFree_9            |   483|
|351   |        S4_0                             |S4_TFree_285                      |   130|
|352   |          S_1                            |S_TFree_286                       |    65|
|353   |          S_3                            |S_TFree_287                       |    65|
|354   |      a8                                 |expand_key_128_TFree_10           |   486|
|355   |        S4_0                             |S4_TFree_282                      |   130|
|356   |          S_1                            |S_TFree_283                       |    65|
|357   |          S_3                            |S_TFree_284                       |    65|
|358   |      a9                                 |expand_key_128_TFree_11           |   486|
|359   |        S4_0                             |S4_TFree_279                      |   130|
|360   |          S_1                            |S_TFree_280                       |    65|
|361   |          S_3                            |S_TFree_281                       |    65|
|362   |      r1                                 |one_round_TFree                   |   272|
|363   |        t0                               |table_lookup_TFree_251            |    36|
|364   |          t0                             |T_TFree_273                       |    18|
|365   |            s0                           |S_TFree_277                       |     1|
|366   |            s4                           |xS_TFree_278                      |    17|
|367   |          t2                             |T_TFree_274                       |    18|
|368   |            s0                           |S_TFree_275                       |     1|
|369   |            s4                           |xS_TFree_276                      |    17|
|370   |        t1                               |table_lookup_TFree_252            |    36|
|371   |          t0                             |T_TFree_267                       |    18|
|372   |            s0                           |S_TFree_271                       |     1|
|373   |            s4                           |xS_TFree_272                      |    17|
|374   |          t2                             |T_TFree_268                       |    18|
|375   |            s0                           |S_TFree_269                       |     1|
|376   |            s4                           |xS_TFree_270                      |    17|
|377   |        t2                               |table_lookup_TFree_253            |    36|
|378   |          t0                             |T_TFree_261                       |    18|
|379   |            s0                           |S_TFree_265                       |     1|
|380   |            s4                           |xS_TFree_266                      |    17|
|381   |          t2                             |T_TFree_262                       |    18|
|382   |            s0                           |S_TFree_263                       |     1|
|383   |            s4                           |xS_TFree_264                      |    17|
|384   |        t3                               |table_lookup_TFree_254            |    36|
|385   |          t0                             |T_TFree_255                       |    18|
|386   |            s0                           |S_TFree_259                       |     1|
|387   |            s4                           |xS_TFree_260                      |    17|
|388   |          t2                             |T_TFree_256                       |    18|
|389   |            s0                           |S_TFree_257                       |     1|
|390   |            s4                           |xS_TFree_258                      |    17|
|391   |      r2                                 |one_round_TFree_12                |   272|
|392   |        t0                               |table_lookup_TFree_223            |    36|
|393   |          t0                             |T_TFree_245                       |    18|
|394   |            s0                           |S_TFree_249                       |     1|
|395   |            s4                           |xS_TFree_250                      |    17|
|396   |          t2                             |T_TFree_246                       |    18|
|397   |            s0                           |S_TFree_247                       |     1|
|398   |            s4                           |xS_TFree_248                      |    17|
|399   |        t1                               |table_lookup_TFree_224            |    36|
|400   |          t0                             |T_TFree_239                       |    18|
|401   |            s0                           |S_TFree_243                       |     1|
|402   |            s4                           |xS_TFree_244                      |    17|
|403   |          t2                             |T_TFree_240                       |    18|
|404   |            s0                           |S_TFree_241                       |     1|
|405   |            s4                           |xS_TFree_242                      |    17|
|406   |        t2                               |table_lookup_TFree_225            |    36|
|407   |          t0                             |T_TFree_233                       |    18|
|408   |            s0                           |S_TFree_237                       |     1|
|409   |            s4                           |xS_TFree_238                      |    17|
|410   |          t2                             |T_TFree_234                       |    18|
|411   |            s0                           |S_TFree_235                       |     1|
|412   |            s4                           |xS_TFree_236                      |    17|
|413   |        t3                               |table_lookup_TFree_226            |    36|
|414   |          t0                             |T_TFree_227                       |    18|
|415   |            s0                           |S_TFree_231                       |     1|
|416   |            s4                           |xS_TFree_232                      |    17|
|417   |          t2                             |T_TFree_228                       |    18|
|418   |            s0                           |S_TFree_229                       |     1|
|419   |            s4                           |xS_TFree_230                      |    17|
|420   |      r3                                 |one_round_TFree_13                |   272|
|421   |        t0                               |table_lookup_TFree_195            |    36|
|422   |          t0                             |T_TFree_217                       |    18|
|423   |            s0                           |S_TFree_221                       |     1|
|424   |            s4                           |xS_TFree_222                      |    17|
|425   |          t2                             |T_TFree_218                       |    18|
|426   |            s0                           |S_TFree_219                       |     1|
|427   |            s4                           |xS_TFree_220                      |    17|
|428   |        t1                               |table_lookup_TFree_196            |    36|
|429   |          t0                             |T_TFree_211                       |    18|
|430   |            s0                           |S_TFree_215                       |     1|
|431   |            s4                           |xS_TFree_216                      |    17|
|432   |          t2                             |T_TFree_212                       |    18|
|433   |            s0                           |S_TFree_213                       |     1|
|434   |            s4                           |xS_TFree_214                      |    17|
|435   |        t2                               |table_lookup_TFree_197            |    36|
|436   |          t0                             |T_TFree_205                       |    18|
|437   |            s0                           |S_TFree_209                       |     1|
|438   |            s4                           |xS_TFree_210                      |    17|
|439   |          t2                             |T_TFree_206                       |    18|
|440   |            s0                           |S_TFree_207                       |     1|
|441   |            s4                           |xS_TFree_208                      |    17|
|442   |        t3                               |table_lookup_TFree_198            |    36|
|443   |          t0                             |T_TFree_199                       |    18|
|444   |            s0                           |S_TFree_203                       |     1|
|445   |            s4                           |xS_TFree_204                      |    17|
|446   |          t2                             |T_TFree_200                       |    18|
|447   |            s0                           |S_TFree_201                       |     1|
|448   |            s4                           |xS_TFree_202                      |    17|
|449   |      r4                                 |one_round_TFree_14                |   272|
|450   |        t0                               |table_lookup_TFree_167            |    36|
|451   |          t0                             |T_TFree_189                       |    18|
|452   |            s0                           |S_TFree_193                       |     1|
|453   |            s4                           |xS_TFree_194                      |    17|
|454   |          t2                             |T_TFree_190                       |    18|
|455   |            s0                           |S_TFree_191                       |     1|
|456   |            s4                           |xS_TFree_192                      |    17|
|457   |        t1                               |table_lookup_TFree_168            |    36|
|458   |          t0                             |T_TFree_183                       |    18|
|459   |            s0                           |S_TFree_187                       |     1|
|460   |            s4                           |xS_TFree_188                      |    17|
|461   |          t2                             |T_TFree_184                       |    18|
|462   |            s0                           |S_TFree_185                       |     1|
|463   |            s4                           |xS_TFree_186                      |    17|
|464   |        t2                               |table_lookup_TFree_169            |    36|
|465   |          t0                             |T_TFree_177                       |    18|
|466   |            s0                           |S_TFree_181                       |     1|
|467   |            s4                           |xS_TFree_182                      |    17|
|468   |          t2                             |T_TFree_178                       |    18|
|469   |            s0                           |S_TFree_179                       |     1|
|470   |            s4                           |xS_TFree_180                      |    17|
|471   |        t3                               |table_lookup_TFree_170            |    36|
|472   |          t0                             |T_TFree_171                       |    18|
|473   |            s0                           |S_TFree_175                       |     1|
|474   |            s4                           |xS_TFree_176                      |    17|
|475   |          t2                             |T_TFree_172                       |    18|
|476   |            s0                           |S_TFree_173                       |     1|
|477   |            s4                           |xS_TFree_174                      |    17|
|478   |      r5                                 |one_round_TFree_15                |   272|
|479   |        t0                               |table_lookup_TFree_139            |    36|
|480   |          t0                             |T_TFree_161                       |    18|
|481   |            s0                           |S_TFree_165                       |     1|
|482   |            s4                           |xS_TFree_166                      |    17|
|483   |          t2                             |T_TFree_162                       |    18|
|484   |            s0                           |S_TFree_163                       |     1|
|485   |            s4                           |xS_TFree_164                      |    17|
|486   |        t1                               |table_lookup_TFree_140            |    36|
|487   |          t0                             |T_TFree_155                       |    18|
|488   |            s0                           |S_TFree_159                       |     1|
|489   |            s4                           |xS_TFree_160                      |    17|
|490   |          t2                             |T_TFree_156                       |    18|
|491   |            s0                           |S_TFree_157                       |     1|
|492   |            s4                           |xS_TFree_158                      |    17|
|493   |        t2                               |table_lookup_TFree_141            |    36|
|494   |          t0                             |T_TFree_149                       |    18|
|495   |            s0                           |S_TFree_153                       |     1|
|496   |            s4                           |xS_TFree_154                      |    17|
|497   |          t2                             |T_TFree_150                       |    18|
|498   |            s0                           |S_TFree_151                       |     1|
|499   |            s4                           |xS_TFree_152                      |    17|
|500   |        t3                               |table_lookup_TFree_142            |    36|
|501   |          t0                             |T_TFree_143                       |    18|
|502   |            s0                           |S_TFree_147                       |     1|
|503   |            s4                           |xS_TFree_148                      |    17|
|504   |          t2                             |T_TFree_144                       |    18|
|505   |            s0                           |S_TFree_145                       |     1|
|506   |            s4                           |xS_TFree_146                      |    17|
|507   |      r6                                 |one_round_TFree_16                |   272|
|508   |        t0                               |table_lookup_TFree_111            |    36|
|509   |          t0                             |T_TFree_133                       |    18|
|510   |            s0                           |S_TFree_137                       |     1|
|511   |            s4                           |xS_TFree_138                      |    17|
|512   |          t2                             |T_TFree_134                       |    18|
|513   |            s0                           |S_TFree_135                       |     1|
|514   |            s4                           |xS_TFree_136                      |    17|
|515   |        t1                               |table_lookup_TFree_112            |    36|
|516   |          t0                             |T_TFree_127                       |    18|
|517   |            s0                           |S_TFree_131                       |     1|
|518   |            s4                           |xS_TFree_132                      |    17|
|519   |          t2                             |T_TFree_128                       |    18|
|520   |            s0                           |S_TFree_129                       |     1|
|521   |            s4                           |xS_TFree_130                      |    17|
|522   |        t2                               |table_lookup_TFree_113            |    36|
|523   |          t0                             |T_TFree_121                       |    18|
|524   |            s0                           |S_TFree_125                       |     1|
|525   |            s4                           |xS_TFree_126                      |    17|
|526   |          t2                             |T_TFree_122                       |    18|
|527   |            s0                           |S_TFree_123                       |     1|
|528   |            s4                           |xS_TFree_124                      |    17|
|529   |        t3                               |table_lookup_TFree_114            |    36|
|530   |          t0                             |T_TFree_115                       |    18|
|531   |            s0                           |S_TFree_119                       |     1|
|532   |            s4                           |xS_TFree_120                      |    17|
|533   |          t2                             |T_TFree_116                       |    18|
|534   |            s0                           |S_TFree_117                       |     1|
|535   |            s4                           |xS_TFree_118                      |    17|
|536   |      r7                                 |one_round_TFree_17                |   272|
|537   |        t0                               |table_lookup_TFree_83             |    36|
|538   |          t0                             |T_TFree_105                       |    18|
|539   |            s0                           |S_TFree_109                       |     1|
|540   |            s4                           |xS_TFree_110                      |    17|
|541   |          t2                             |T_TFree_106                       |    18|
|542   |            s0                           |S_TFree_107                       |     1|
|543   |            s4                           |xS_TFree_108                      |    17|
|544   |        t1                               |table_lookup_TFree_84             |    36|
|545   |          t0                             |T_TFree_99                        |    18|
|546   |            s0                           |S_TFree_103                       |     1|
|547   |            s4                           |xS_TFree_104                      |    17|
|548   |          t2                             |T_TFree_100                       |    18|
|549   |            s0                           |S_TFree_101                       |     1|
|550   |            s4                           |xS_TFree_102                      |    17|
|551   |        t2                               |table_lookup_TFree_85             |    36|
|552   |          t0                             |T_TFree_93                        |    18|
|553   |            s0                           |S_TFree_97                        |     1|
|554   |            s4                           |xS_TFree_98                       |    17|
|555   |          t2                             |T_TFree_94                        |    18|
|556   |            s0                           |S_TFree_95                        |     1|
|557   |            s4                           |xS_TFree_96                       |    17|
|558   |        t3                               |table_lookup_TFree_86             |    36|
|559   |          t0                             |T_TFree_87                        |    18|
|560   |            s0                           |S_TFree_91                        |     1|
|561   |            s4                           |xS_TFree_92                       |    17|
|562   |          t2                             |T_TFree_88                        |    18|
|563   |            s0                           |S_TFree_89                        |     1|
|564   |            s4                           |xS_TFree_90                       |    17|
|565   |      r8                                 |one_round_TFree_18                |   272|
|566   |        t0                               |table_lookup_TFree_55             |    36|
|567   |          t0                             |T_TFree_77                        |    18|
|568   |            s0                           |S_TFree_81                        |     1|
|569   |            s4                           |xS_TFree_82                       |    17|
|570   |          t2                             |T_TFree_78                        |    18|
|571   |            s0                           |S_TFree_79                        |     1|
|572   |            s4                           |xS_TFree_80                       |    17|
|573   |        t1                               |table_lookup_TFree_56             |    36|
|574   |          t0                             |T_TFree_71                        |    18|
|575   |            s0                           |S_TFree_75                        |     1|
|576   |            s4                           |xS_TFree_76                       |    17|
|577   |          t2                             |T_TFree_72                        |    18|
|578   |            s0                           |S_TFree_73                        |     1|
|579   |            s4                           |xS_TFree_74                       |    17|
|580   |        t2                               |table_lookup_TFree_57             |    36|
|581   |          t0                             |T_TFree_65                        |    18|
|582   |            s0                           |S_TFree_69                        |     1|
|583   |            s4                           |xS_TFree_70                       |    17|
|584   |          t2                             |T_TFree_66                        |    18|
|585   |            s0                           |S_TFree_67                        |     1|
|586   |            s4                           |xS_TFree_68                       |    17|
|587   |        t3                               |table_lookup_TFree_58             |    36|
|588   |          t0                             |T_TFree_59                        |    18|
|589   |            s0                           |S_TFree_63                        |     1|
|590   |            s4                           |xS_TFree_64                       |    17|
|591   |          t2                             |T_TFree_60                        |    18|
|592   |            s0                           |S_TFree_61                        |     1|
|593   |            s4                           |xS_TFree_62                       |    17|
|594   |      r9                                 |one_round_TFree_19                |   272|
|595   |        t0                               |table_lookup_TFree                |    36|
|596   |          t0                             |T_TFree_49                        |    18|
|597   |            s0                           |S_TFree_53                        |     1|
|598   |            s4                           |xS_TFree_54                       |    17|
|599   |          t2                             |T_TFree_50                        |    18|
|600   |            s0                           |S_TFree_51                        |     1|
|601   |            s4                           |xS_TFree_52                       |    17|
|602   |        t1                               |table_lookup_TFree_30             |    36|
|603   |          t0                             |T_TFree_43                        |    18|
|604   |            s0                           |S_TFree_47                        |     1|
|605   |            s4                           |xS_TFree_48                       |    17|
|606   |          t2                             |T_TFree_44                        |    18|
|607   |            s0                           |S_TFree_45                        |     1|
|608   |            s4                           |xS_TFree_46                       |    17|
|609   |        t2                               |table_lookup_TFree_31             |    36|
|610   |          t0                             |T_TFree_37                        |    18|
|611   |            s0                           |S_TFree_41                        |     1|
|612   |            s4                           |xS_TFree_42                       |    17|
|613   |          t2                             |T_TFree_38                        |    18|
|614   |            s0                           |S_TFree_39                        |     1|
|615   |            s4                           |xS_TFree_40                       |    17|
|616   |        t3                               |table_lookup_TFree_32             |    36|
|617   |          t0                             |T_TFree                           |    18|
|618   |            s0                           |S_TFree_35                        |     1|
|619   |            s4                           |xS_TFree_36                       |    17|
|620   |          t2                             |T_TFree_33                        |    18|
|621   |            s0                           |S_TFree_34                        |     1|
|622   |            s4                           |xS_TFree                          |    17|
|623   |      rf                                 |final_round_TFree                 |   136|
|624   |        S4_1                             |S4_TFree                          |     2|
|625   |          S_1                            |S_TFree_28                        |     1|
|626   |          S_3                            |S_TFree_29                        |     1|
|627   |        S4_2                             |S4_TFree_20                       |     2|
|628   |          S_1                            |S_TFree_26                        |     1|
|629   |          S_3                            |S_TFree_27                        |     1|
|630   |        S4_3                             |S4_TFree_21                       |     2|
|631   |          S_1                            |S_TFree_24                        |     1|
|632   |          S_3                            |S_TFree_25                        |     1|
|633   |        S4_4                             |S4_TFree_22                       |     2|
|634   |          S_1                            |S_TFree                           |     1|
|635   |          S_3                            |S_TFree_23                        |     1|
|636   |    RS232_T100                           |uart_T100                         |    17|
|637   |      iRECEIVER                          |u_rec_T100                        |     8|
|638   |      iXMIT                              |u_xmit_T100                       |     9|
|639   |    RS232_T300                           |uart_T300                         |    20|
|640   |      iRECEIVER                          |u_rec_T300                        |     8|
|641   |      iXMIT                              |u_xmit_T300                       |    12|
|642   |    RS232_T500                           |uart_T500                         |    19|
|643   |      iRECEIVER                          |u_rec_T500                        |     8|
|644   |      iXMIT                              |u_xmit_T500                       |    11|
|645   |    RS232_TFree                          |uart_TFree                        |    17|
|646   |      iRECEIVER                          |u_rec_TFree                       |     8|
|647   |      iXMIT                              |u_xmit_TFree                      |     9|
|648   |    RSA_T100                             |RSACypher_T100                    |  1036|
|649   |      modmultiply                        |modmult_T100                      |   334|
|650   |      modsqr                             |modmult_T100_2                    |   332|
|651   |    RSA_T300                             |RSACypher_T300                    |  1029|
|652   |      modmultiply                        |modmult_T300                      |   334|
|653   |      modsqr                             |modmult_T300_1                    |   332|
|654   |    RSA_TFree                            |RSACypher_TFree                   |   996|
|655   |      modmultiply                        |modmult_TFree                     |   334|
|656   |      modsqr                             |modmult_TFree_0                   |   332|
|657   |  EncryptionEngine_v1_0_AES_AXI_inst     |EncryptionEngine_v1_0_AES_AXI     |  1482|
|658   |  EncryptionEngine_v1_0_Control_AXI_inst |EncryptionEngine_v1_0_Control_AXI |   375|
|659   |  EncryptionEngine_v1_0_RS232_AXI_inst   |EncryptionEngine_v1_0_RS232_AXI   |   193|
|660   |  EncryptionEngine_v1_0_RSA_AXI_inst     |EncryptionEngine_v1_0_RSA_AXI     |   237|
+------+-----------------------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:45 ; elapsed = 00:02:27 . Memory (MB): peak = 1534.758 ; gain = 690.602 ; free physical = 3717 ; free virtual = 5266
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1054 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:42 ; elapsed = 00:01:42 . Memory (MB): peak = 1534.758 ; gain = 568.801 ; free physical = 3717 ; free virtual = 5266
Synthesis Optimization Complete : Time (s): cpu = 00:01:45 ; elapsed = 00:02:27 . Memory (MB): peak = 1534.758 ; gain = 690.602 ; free physical = 3717 ; free virtual = 5266
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 777 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 1 instances
  LDP => LDPE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
636 Infos, 121 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:56 ; elapsed = 00:02:48 . Memory (MB): peak = 1558.770 ; gain = 643.277 ; free physical = 3696 ; free virtual = 5264
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1590.789 ; gain = 32.020 ; free physical = 3690 ; free virtual = 5264
report_utilization: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1590.789 ; gain = 0.000 ; free physical = 3689 ; free virtual = 5264
INFO: [Common 17-206] Exiting Vivado at Tue Apr  4 16:00:04 2017...
