# SoC-Design-and-Planning-using-OpenLANE
A project based on an ASIC design's entire RTL to GDSII flow. RISC-V design (picorv32a) + open-process (google+skywater130nm) + open-lane EDA tools (efabless) are now all open-source.
