#ifndef __DDRPHY_B23_REG_H__
#define __DDRPHY_B23_REG_H__

/* ----------------- Register Definitions ------------------- */
#define B2_DLL_ARPI0					0x00000080
	#define B2_DLL_ARPI0_RG_ARDLL_FASTPJ_CK_SEL_B2	BIT(0)
	#define B2_DLL_ARPI0_RG_ARMCTLPLL_CK_SEL_B2	BIT(1)
	#define B2_DLL_ARPI0_RG_ARDLL_PD_CK_SEL_B2	BIT(2)
	#define B2_DLL_ARPI0_RG_ARPI_RESETB_B2		BIT(3)
	#define B2_DLL_ARPI0_RG_ARPI_LS_EN_B2		BIT(4)
	#define B2_DLL_ARPI0_RG_ARPI_LS_SEL_B2		BIT(5)
	#define B2_DLL_ARPI0_RG_ARPI_MCK8X_SEL_B2	BIT(6)
	#define B2_DLL_ARPI0_RG_ARPI_SMT_EN_B23		BIT(8)
	#define B2_DLL_ARPI0_RG_ARPI_8PHASE_XLATCH_FORCE_B23	BIT(9)
	#define B2_DLL_ARPI0_RG_ARPI_BYPASS_SR_B23	BIT(10)
	#define B2_DLL_ARPI0_RG_ARPI_BYPASS_SR_DQS_B2	BIT(11)
	#define B2_DLL_ARPI0_RG_ARPI_BUFGP_XLATCH_FORCE_B23	BIT(13)
	#define B2_DLL_ARPI0_RG_ARPI_BUFGP_XLATCH_FORCE_DQS_B2	BIT(14)
	#define B2_DLL_ARPI0_RG_ARPI_PSMUX_XLATCH_FORCE_B23	BIT(16)
	#define B2_DLL_ARPI0_RG_ARPI_PSMUX_XLATCH_FORCE_DQS_B2	BIT(17)
	#define B2_DLL_ARPI0_RG_ARPI_SMT_XLATCH_FORCE_B23	BIT(19)
	#define B2_DLL_ARPI0_RG_ARPI_SMT_XLATCH_FORCE_DQS_B2	BIT(20)
	#define B2_DLL_ARPI0_RG_ARDLL_FAST_PSJP_B23	BIT(22)
	#define B2_DLL_ARPI0_RG_ARPI_DQSIEN_PBYTE4_SEL_B23	BIT(23)
	#define B2_DLL_ARPI0_RG_ARPI_PSMUX_DRV_SEL_B23	GENMASK(25, 24)
#define B2_DLL_ARPI1					0x00000084
	#define B2_DLL_ARPI1_RG_ARPI_OFFSET_DQSIEN_B2	GENMASK(5, 0)
	#define B2_DLL_ARPI1_RG_ARPI_DQSIEN_JUMP_EN_B2	BIT(11)
	#define B2_DLL_ARPI1_RG_ARPI_DQ_JUMP_EN_B2	BIT(13)
	#define B2_DLL_ARPI1_RG_ARPI_DQM_JUMP_EN_B2	BIT(14)
	#define B2_DLL_ARPI1_RG_ARPI_DQS_JUMP_EN_B2	BIT(15)
	#define B2_DLL_ARPI1_RG_ARPI_FB_JUMP_EN_B2	BIT(17)
	#define B2_DLL_ARPI1_RG_ARPI_MCTL_JUMP_EN_B2	BIT(19)
	#define B2_DLL_ARPI1_RG_ARPISM_MCK_SEL_B2	BIT(21)
	#define B2_DLL_ARPI1_RG_ARPI_SET_UPDN_B2	GENMASK(30, 28)
#define B2_DLL_ARPI2					0x00000088
	#define B2_DLL_ARPI2_RG_ARPI_MPDIV_CG_B2	BIT(10)
	#define B2_DLL_ARPI2_RG_ARPI_CG_DQSIEN_B2	BIT(11)
	#define B2_DLL_ARPI2_RG_ARPI_CG_DQ_B2		BIT(13)
	#define B2_DLL_ARPI2_RG_ARPI_CG_DQM_B2		BIT(14)
	#define B2_DLL_ARPI2_RG_ARPI_CG_DQS_B2		BIT(15)
	#define B2_DLL_ARPI2_RG_ARPI_CG_FB_B2		BIT(17)
	#define B2_DLL_ARPI2_RG_ARPI_CG_MCTL_B2		BIT(19)
	#define B2_DLL_ARPI2_RG_ARPI_CG_MCK_FB2DLL_B2	BIT(27)
	#define B2_DLL_ARPI2_RG_ARPI_CG_MCK_B2		BIT(31)
#define B2_DLL_ARPI3					0x0000008c
	#define B2_DLL_ARPI3_RG_ARPI_DQSIEN_EN_B2	BIT(11)
	#define B2_DLL_ARPI3_RG_ARPI_DQ_EN_B2		BIT(13)
	#define B2_DLL_ARPI3_RG_ARPI_DQM_EN_B2		BIT(14)
	#define B2_DLL_ARPI3_RG_ARPI_DQS_EN_B2		BIT(15)
	#define B2_DLL_ARPI3_RG_ARPI_FB_EN_B2		BIT(17)
	#define B2_DLL_ARPI3_RG_ARPI_MCTL_EN_B2		BIT(19)
#define B2_DLL_ARPI4					0x00000090
	#define B2_DLL_ARPI4_RG_ARPI_BYPASS_DQSIEN_B2	BIT(11)
	#define B2_DLL_ARPI4_RG_ARPI_BYPASS_DQ_B2	BIT(13)
	#define B2_DLL_ARPI4_RG_ARPI_BYPASS_DQM_B2	BIT(14)
	#define B2_DLL_ARPI4_RG_ARPI_BYPASS_DQS_B2	BIT(15)
	#define B2_DLL_ARPI4_RG_ARPI_BYPASS_FB_B2	BIT(17)
	#define B2_DLL_ARPI4_RG_ARPI_BYPASS_MCTL_B2	BIT(19)
#define B2_DLL_ARPI5					0x00000094
	#define B2_DLL_ARPI5_RG_ARDLL_DIV_MCTL_B2	GENMASK(3, 2)
	#define B2_DLL_ARPI5_RG_ARDLL_MON_SEL_B2	GENMASK(7, 4)
	#define B2_DLL_ARPI5_RG_ARDLL_DIV_DEC_B2	BIT(8)
	#define B2_DLL_ARPI5_RG_ARDLL_PHDIV_B2		BIT(9)
	#define B2_DLL_ARPI5_RG_ARDLL_PHJUMP_EN_B2	BIT(10)
	#define B2_DLL_ARPI5_RG_ARDLL_PHDET_EN_B2	BIT(11)
	#define B2_DLL_ARPI5_RG_ARDLL_P_GAIN_B2		GENMASK(15, 12)
	#define B2_DLL_ARPI5_RG_ARDLL_IDLECNT_B2	GENMASK(19, 16)
	#define B2_DLL_ARPI5_RG_ARDLL_GAIN_B2		GENMASK(23, 20)
	#define B2_DLL_ARPI5_RG_ARDLL_FJ_OUT_MODE_SEL_B2	BIT(25)
	#define B2_DLL_ARPI5_RG_ARDLL_FJ_OUT_MODE_B2	BIT(26)
	#define B2_DLL_ARPI5_RG_ARDLL_PHDET_IN_SWAP_B2	BIT(30)
	#define B2_DLL_ARPI5_RG_ARDLL_PHDET_OUT_SEL_B2	BIT(31)
#define B2_DQ2						0x000000a0
	#define B2_DQ2_RG_TX_ARDQ_MCK4X_SEL_B2		GENMASK(7, 0)
	#define B2_DQ2_RG_TX_ARDQM0_MCK4X_SEL_B2	BIT(8)
	#define B2_DQ2_RG_TX_ARDQS0_ODTEN_EXT_DIS	BIT(14)
	#define B2_DQ2_RG_TX_ARDQS0_OE_EXT_DIS		BIT(15)
	#define B2_DQ2_RG_TX_ARDQS0_ODTEN_DIS		BIT(16)
	#define B2_DQ2_RG_TX_ARDQS0_OE_DIS		BIT(17)
	#define B2_DQ2_RG_TX_ARDQM0_ODTEN_DIS		BIT(18)
	#define B2_DQ2_RG_TX_ARDQM0_OE_DIS		BIT(19)
	#define B2_DQ2_RG_TX_ARDQ_ODTEN_DIS_B2		BIT(20)
	#define B2_DQ2_RG_TX_ARDQ_OE_DIS_B2		BIT(21)
#define B2_DQ3						0x000000a4
	#define B2_DQ3_RG_ARDQ_ATPG_EN_B2		BIT(0)
	#define B2_DQ3_RG_RX_ARDQ_SMT_EN_B2		BIT(1)
	#define B2_DQ3_RG_TX_ARDQ_EN_B2			BIT(2)
	#define B2_DQ3_RG_ARDQ_RESETB_B2		BIT(3)
	#define B2_DQ3_RG_RX_ARDQ_STBEN_RESETB_B2	BIT(4)
	#define B2_DQ3_RG_RX_ARDQS0_IN_BUFF_EN_B2	BIT(5)
	#define B2_DQ3_RG_RX_ARDQM0_IN_BUFF_EN		BIT(6)
	#define B2_DQ3_RG_RX_ARDQ_IN_BUFF_EN_B2		BIT(7)
	#define B2_DQ3_RG_RX_ARDQS0_STBEN_RESETB	BIT(8)
	#define B2_DQ3_RG_RX_ARDQS0_DQSIENMODE		BIT(9)
	#define B2_DQ3_RG_RX_ARDQ_STBENCMP_EN_B2	BIT(10)
	#define B2_DQ3_RG_RX_ARDQ_OFFC_EN_B2		BIT(11)
	#define B2_DQ3_RG_RX_ARDQS0_SWAP_EN_B2		BIT(15)
	#define B2_DQ3_RG_RX_ARDQ_DQSI_SEL_B2		GENMASK(23, 16)
	#define B2_DQ3_RG_RX_ARDQM0_DQSI_SEL_B2		BIT(24)
	#define B2_DQ3_RG_RX_ARDQS0_RPRE_TOG_EN_B2	BIT(25)
	#define B2_DQ3_RG_BURST_TRACK_EN_B2		BIT(31)
#define B2_DQ4						0x000000a8
	#define B2_DQ4_RG_RX_ARDQS_EYE_F_DLY_B2		GENMASK(6, 0)
	#define B2_DQ4_RG_RX_ARDQS_EYE_R_DLY_B2		GENMASK(14, 8)
	#define B2_DQ4_RG_RX_ARDQ_EYE_F_DLY_B2		GENMASK(21, 16)
	#define B2_DQ4_RG_RX_ARDQ_EYE_R_DLY_B2		GENMASK(29, 24)
#define B2_DQ5						0x000000ac
	#define B2_DQ5_RG_RX_ARDQ_EYE_VREF_SEL_B2	GENMASK(13, 8)
	#define B2_DQ5_RG_RX_ARDQ_VREF_EN_B2		BIT(16)
	#define B2_DQ5_RG_RX_ARDQ_EYE_VREF_EN_B2	BIT(17)
	#define B2_DQ5_RG_RX_ARDQ_EYE_DQSI_SEL_B2	BIT(18)
	#define B2_DQ5_RG_RX_ARDQ_EYE_SEL_B2		GENMASK(23, 20)
	#define B2_DQ5_RG_RX_ARDQ_EYE_EN_B2		BIT(24)
	#define B2_DQ5_RG_RX_ARDQ_EYE_STBEN_RESETB_B2	BIT(25)
	#define B2_DQ5_RG_RX_ARDQS0_DVS_EN_B2		BIT(31)
#define B2_DQ6						0x000000b0
	#define B2_DQ6_RG_RX_ARDQ_BIAS_PS_B2		GENMASK(1, 0)
	#define B2_DQ6_RG_TX_ARDQ_OE_EXT_DIS_B2		BIT(2)
	#define B2_DQ6_RG_TX_ARDQ_ODTEN_EXT_DIS_B2	BIT(3)
	#define B2_DQ6_RG_TX_ARDQ_SER_MODE_B2		BIT(4)
	#define B2_DQ6_RG_RX_ARDQ_RPRE_TOG_EN_B2	BIT(5)
	#define B2_DQ6_RG_RX_RES_BIAS_EN_B2		BIT(6)
	#define B2_DQ6_RG_RX_ARDQ_OP_BIAS_SW_EN_B2	BIT(7)
	#define B2_DQ6_RG_RX_ARDQ_LPBK_EN_B2		BIT(8)
	#define B2_DQ6_RG_RX_ARDQ_O1_SEL_B2		BIT(9)
	#define B2_DQ6_RG_RX_ARDQ_JM_SEL_B2		BIT(11)
	#define B2_DQ6_RG_RX_ARDQ_BIAS_EN_B2		BIT(12)
	#define B2_DQ6_RG_RX_ARDQ_BIAS_VREF_SEL_B2	GENMASK(15, 14)
	#define B2_DQ6_RG_RX_ARDQ_DDR4_SEL_B2		BIT(16)
	#define B2_DQ6_RG_TX_ARDQ_DDR4_SEL_B2		BIT(17)
	#define B2_DQ6_RG_RX_ARDQ_DDR3_SEL_B2		BIT(18)
	#define B2_DQ6_RG_TX_ARDQ_DDR3_SEL_B2		BIT(19)
	#define B2_DQ6_RG_RX_ARDQ_EYE_DLY_DQS_BYPASS_B2	BIT(24)
	#define B2_DQ6_RG_RX_ARDQ_EYE_OE_GATE_EN_B2	BIT(28)
	#define B2_DQ6_RG_RX_ARDQ_DMRANK_OUTSEL_B2	BIT(31)
#define B2_DQ7						0x000000b4
	#define B2_DQ7_RG_TX_ARDQS0B_PULL_DN_B2		BIT(0)
	#define B2_DQ7_RG_TX_ARDQS0B_PULL_UP_B2		BIT(1)
	#define B2_DQ7_RG_TX_ARDQS0_PULL_DN_B2		BIT(2)
	#define B2_DQ7_RG_TX_ARDQS0_PULL_UP_B2		BIT(3)
	#define B2_DQ7_RG_TX_ARDQM0_PULL_DN_B2		BIT(4)
	#define B2_DQ7_RG_TX_ARDQM0_PULL_UP_B2		BIT(5)
	#define B2_DQ7_RG_TX_ARDQ_PULL_DN_B2		BIT(6)
	#define B2_DQ7_RG_TX_ARDQ_PULL_UP_B2		BIT(7)
	#define B2_DQ7_RG_TX_ARDQS0_MCK4X_DLY_EN_B2	BIT(8)
	#define B2_DQ7_RG_TX_ARDQS0_MCK4XB_DLY_EN_B2	BIT(10)
	#define B2_DQ7_RG_RX_ARDQ_DMRANK_OUTSEL_B2	BIT(12)
	#define B2_DQ7_RG_ARDQ_READ_BASE_EN_B23		BIT(14)
	#define B2_DQ7_RG_ARDQ_ODT_DISABLE_B23		BIT(15)
	#define B2_DQ7_RG_RX_ARDQS0_GATE_EN_MODE_B23	BIT(16)
	#define B2_DQ7_RG_RX_ARDQS0_SER_RB_EXT_EN_B23	BIT(17)
	#define B2_DQ7_RG_RX_ARDQS0_SER_RST_EXT_EN_B23	BIT(18)
	#define B2_DQ7_RG_RX_ARDQS0_DQSIEN_RB_DLY_B23	BIT(19)
	#define B2_DQ7_RG_RX_ARDQS0_LP4_BURSTMODE_SEL_B23	BIT(20)
	#define B2_DQ7_RG_RX_ARDQS0_BURST_EN_B23	GENMASK(22, 21)
#define B0_CKGEN_DLL0					0x000000bc
	#define B0_CKGEN_DLL0_RG_ARCKGEN_DLL_DELAY_CODE_B23	GENMASK(7, 0)
	#define B0_CKGEN_DLL0_RG_ARCKGEN_DLL_IDLECNT_B23	GENMASK(11, 8)
	#define B0_CKGEN_DLL0_RG_ARCKGEN_DLL_P_GAIN_B23	GENMASK(15, 12)
	#define B0_CKGEN_DLL0_RG_ARCKGEN_DLL_MON_SEL_B23	GENMASK(19, 16)
	#define B0_CKGEN_DLL0_RG_ARCKGEN_DLL_OUT_SEL_B23	GENMASK(21, 20)
	#define B0_CKGEN_DLL0_RG_ARCKGEN_DLL_RESERVE_B23	GENMASK(31, 24)
#define B0_CKGEN_DLL1					0x000000c0
	#define B0_CKGEN_DLL1_RG_ARCKGEN_DLL_PHJUMP_EN_B23	BIT(0)
	#define B0_CKGEN_DLL1_RG_ARCKGEN_DLL_EN_B23	BIT(1)
	#define B0_CKGEN_DLL1_RG_ARCKGEN_DLL_FAST_PSPJ_B23	BIT(3)
	#define B0_CKGEN_DLL1_RG_ARCKGEN_ONLINE_CAL_B23	BIT(4)
	#define B0_CKGEN_DLL1_RG_ARCKGEN_PI_EXT_CAP_SEL_B23	BIT(5)
	#define B0_CKGEN_DLL1_RG_ARCKGEN_PD_EN_B23	BIT(6)
	#define B0_CKGEN_DLL1_RG_ARCKGEN_FD_EN_B23	BIT(7)
	#define B0_CKGEN_DLL1_RG_ARCKGEN_PI_CAP_SEL_B23	GENMASK(11, 8)
	#define B0_CKGEN_DLL1_RG_ARCKGEN_DCDL_EN_B23	BIT(26)
	#define B0_CKGEN_DLL1_RG_ARCKGEN_CKDIV4_EN_B23	BIT(27)
#define B0_DQ9						0x000000c4
	#define B0_DQ9_RG_RX_ARDQ_RESERVE_B23		GENMASK(15, 0)
	#define B0_DQ9_RG_TX_ARDQ_RESERVE_B23		GENMASK(31, 16)
#define B3_DLL_ARPI0					0x00000100
	#define B3_DLL_ARPI0_RG_ARDLL_FASTPJ_CK_SEL_B3	BIT(0)
	#define B3_DLL_ARPI0_RG_ARMCTLPLL_CK_SEL_B3	BIT(1)
	#define B3_DLL_ARPI0_RG_ARDLL_PD_CK_SEL_B3	BIT(2)
	#define B3_DLL_ARPI0_RG_ARPI_RESETB_B3		BIT(3)
	#define B3_DLL_ARPI0_RG_ARPI_LS_EN_B3		BIT(4)
	#define B3_DLL_ARPI0_RG_ARPI_LS_SEL_B3		BIT(5)
	#define B3_DLL_ARPI0_RG_ARPI_MCK8X_SEL_B3	BIT(6)
	#define B3_DLL_ARPI0_RG_ARPI_BYPASS_SR_DQS_B3	BIT(11)
	#define B3_DLL_ARPI0_RG_ARPI_BUFGP_XLATCH_FORCE_DQS_B3	BIT(14)
	#define B3_DLL_ARPI0_RG_ARPI_PSMUX_XLATCH_FORCE_DQS_B3	BIT(17)
	#define B3_DLL_ARPI0_RG_ARPI_SMT_XLATCH_FORCE_DQS_B3	BIT(20)
#define B3_DLL_ARPI1					0x00000104
	#define B3_DLL_ARPI1_RG_ARPI_OFFSET_DQSIEN_B3	GENMASK(5, 0)
	#define B3_DLL_ARPI1_RG_ARPI_DQSIEN_JUMP_EN_B3	BIT(11)
	#define B3_DLL_ARPI1_RG_ARPI_DQ_JUMP_EN_B3	BIT(13)
	#define B3_DLL_ARPI1_RG_ARPI_DQM_JUMP_EN_B3	BIT(14)
	#define B3_DLL_ARPI1_RG_ARPI_DQS_JUMP_EN_B3	BIT(15)
	#define B3_DLL_ARPI1_RG_ARPI_FB_JUMP_EN_B3	BIT(17)
	#define B3_DLL_ARPI1_RG_ARPI_MCTL_JUMP_EN_B3	BIT(19)
	#define B3_DLL_ARPI1_RG_ARPISM_MCK_SEL_B3	BIT(21)
	#define B3_DLL_ARPI1_RG_ARPI_SET_UPDN_B3	GENMASK(30, 28)
#define B3_DLL_ARPI2					0x00000108
	#define B3_DLL_ARPI2_RG_ARPI_MPDIV_CG_B3	BIT(10)
	#define B3_DLL_ARPI2_RG_ARPI_CG_DQSIEN_B3	BIT(11)
	#define B3_DLL_ARPI2_RG_ARPI_CG_DQ_B3		BIT(13)
	#define B3_DLL_ARPI2_RG_ARPI_CG_DQM_B3		BIT(14)
	#define B3_DLL_ARPI2_RG_ARPI_CG_DQS_B3		BIT(15)
	#define B3_DLL_ARPI2_RG_ARPI_CG_FB_B3		BIT(17)
	#define B3_DLL_ARPI2_RG_ARPI_CG_MCTL_B3		BIT(19)
	#define B3_DLL_ARPI2_RG_ARPI_CG_MCK_FB2DLL_B3	BIT(27)
	#define B3_DLL_ARPI2_RG_ARPI_CG_MCK_B3		BIT(31)
#define B3_DLL_ARPI3					0x0000010c
	#define B3_DLL_ARPI3_RG_ARPI_DQSIEN_EN_B2	BIT(11)
	#define B3_DLL_ARPI3_RG_ARPI_DQ_EN_B2		BIT(13)
	#define B3_DLL_ARPI3_RG_ARPI_DQM_EN_B3		BIT(14)
	#define B3_DLL_ARPI3_RG_ARPI_DQS_EN_B3		BIT(15)
	#define B3_DLL_ARPI3_RG_ARPI_FB_EN_B3		BIT(17)
	#define B3_DLL_ARPI3_RG_ARPI_MCTL_EN_B3		BIT(19)
#define B3_DLL_ARPI4					0x00000110
	#define B3_DLL_ARPI4_RG_ARPI_BYPASS_DQSIEN_B3	BIT(11)
	#define B3_DLL_ARPI4_RG_ARPI_BYPASS_DQ_B3	BIT(13)
	#define B3_DLL_ARPI4_RG_ARPI_BYPASS_DQM_B3	BIT(14)
	#define B3_DLL_ARPI4_RG_ARPI_BYPASS_DQS_B3	BIT(15)
	#define B3_DLL_ARPI4_RG_ARPI_BYPASS_FB_B3	BIT(17)
	#define B3_DLL_ARPI4_RG_ARPI_BYPASS_MCTL_B3	BIT(19)
#define B3_DLL_ARPI5					0x00000114
	#define B3_DLL_ARPI5_RG_ARDLL_DIV_MCTL_B3	GENMASK(3, 2)
	#define B3_DLL_ARPI5_RG_ARDLL_MON_SEL_B3	GENMASK(7, 4)
	#define B3_DLL_ARPI5_RG_ARDLL_DIV_DEC_B3	BIT(8)
	#define B3_DLL_ARPI5_RG_ARDLL_PHDIV_B3		BIT(9)
	#define B3_DLL_ARPI5_RG_ARDLL_PHJUMP_EN_B3	BIT(10)
	#define B3_DLL_ARPI5_RG_ARDLL_PHDET_EN_B3	BIT(11)
	#define B3_DLL_ARPI5_RG_ARDLL_P_GAIN_B3		GENMASK(15, 12)
	#define B3_DLL_ARPI5_RG_ARDLL_IDLECNT_B3	GENMASK(19, 16)
	#define B3_DLL_ARPI5_RG_ARDLL_GAIN_B3		GENMASK(23, 20)
	#define B3_DLL_ARPI5_RG_ARDLL_FJ_OUT_MODE_SEL_B3	BIT(25)
	#define B3_DLL_ARPI5_RG_ARDLL_FJ_OUT_MODE_B3	BIT(26)
	#define B3_DLL_ARPI5_RG_ARDLL_PHDET_IN_SWAP_B3	BIT(30)
	#define B3_DLL_ARPI5_RG_ARDLL_PHDET_OUT_SEL_B3	BIT(31)
#define B3_DQ0						0x00000118
	#define B3_DQ0_RG_RX_ARDQ0_OFFC_B3		GENMASK(3, 0)
	#define B3_DQ0_RG_RX_ARDQ1_OFFC_B3		GENMASK(7, 4)
	#define B3_DQ0_RG_RX_ARDQ2_OFFC_B3		GENMASK(11, 8)
	#define B3_DQ0_RG_RX_ARDQ3_OFFC_B3		GENMASK(15, 12)
	#define B3_DQ0_RG_RX_ARDQ4_OFFC_B3		GENMASK(19, 16)
	#define B3_DQ0_RG_RX_ARDQ5_OFFC_B3		GENMASK(23, 20)
	#define B3_DQ0_RG_RX_ARDQ6_OFFC_B3		GENMASK(27, 24)
	#define B3_DQ0_RG_RX_ARDQ7_OFFC_B3		GENMASK(31, 28)
#define B3_DQ1						0x0000011c
	#define B3_DQ1_RG_RX_ARDQM0_OFFC_B3		GENMASK(3, 0)
#define B3_DQ2						0x00000120
	#define B3_DQ2_RG_TX_ARDQ_MCK4X_SEL_B3		GENMASK(7, 0)
	#define B3_DQ2_RG_TX_ARDQM0_MCK4X_SEL_B3	BIT(8)
	#define B3_DQ2_RG_TX_ARDQS0_ODTEN_EXT_DIS	BIT(14)
	#define B3_DQ2_RG_TX_ARDQS0_OE_EXT_DIS		BIT(15)
	#define B3_DQ2_RG_TX_ARDQS1_ODTEN_DIS		BIT(16)
	#define B3_DQ2_RG_TX_ARDQS1_OE_DIS		BIT(17)
	#define B3_DQ2_RG_TX_ARDQM1_ODTEN_DIS		BIT(18)
	#define B3_DQ2_RG_TX_ARDQM1_OE_DIS		BIT(19)
	#define B3_DQ2_RG_TX_ARDQ_ODTEN_DIS_B3		BIT(20)
	#define B3_DQ2_RG_TX_ARDQ_OE_DIS_B3		BIT(21)
#define B3_DQ3						0x00000124
	#define B3_DQ3_RG_ARDQ_ATPG_EN_B3		BIT(0)
	#define B3_DQ3_RG_RX_ARDQ_SMT_EN_B3		BIT(1)
	#define B3_DQ3_RG_TX_ARDQ_EN_B3			BIT(2)
	#define B3_DQ3_RG_ARDQ_RESETB_B3		BIT(3)
	#define B3_DQ3_RG_RX_ARDQ_STBEN_RESETB_B3	BIT(4)
	#define B3_DQ3_RG_RX_ARDQS1_IN_BUFF_EN		BIT(5)
	#define B3_DQ3_RG_RX_ARDQM1_IN_BUFF_EN		BIT(6)
	#define B3_DQ3_RG_RX_ARDQ_IN_BUFF_EN_B3		BIT(7)
	#define B3_DQ3_RG_RX_ARDQS1_STBEN_RESETB	BIT(8)
	#define B3_DQ3_RG_RX_ARDQS1_DQSIENMODE		BIT(9)
	#define B3_DQ3_RG_RX_ARDQ_STBENCMP_EN_B3	BIT(10)
	#define B3_DQ3_RG_RX_ARDQ_OFFC_EN_B3		BIT(11)
	#define B3_DQ3_RG_RX_ARDQS0_SWAP_EN_B3		BIT(15)
	#define B3_DQ3_RG_RX_ARDQ_DQSI_SEL_B3		GENMASK(23, 16)
	#define B3_DQ3_RG_RX_ARDQM0_DQSI_SEL_B3		BIT(24)
	#define B3_DQ3_RG_RX_ARDQS0_RPRE_TOG_EN_B3	BIT(25)
	#define B3_DQ3_RG_BURST_TRACK_EN_B3		BIT(31)
#define B3_DQ4						0x00000128
	#define B3_DQ4_RG_RX_ARDQS_EYE_F_DLY_B3		GENMASK(6, 0)
	#define B3_DQ4_RG_RX_ARDQS_EYE_R_DLY_B3		GENMASK(14, 8)
	#define B3_DQ4_RG_RX_ARDQ_EYE_F_DLY_B3		GENMASK(21, 16)
	#define B3_DQ4_RG_RX_ARDQ_EYE_R_DLY_B3		GENMASK(29, 24)
#define B3_DQ5						0x0000012c
	#define B3_DQ5_RG_RX_ARDQ_EYE_VREF_SEL_B3	GENMASK(13, 8)
	#define B3_DQ5_RG_RX_ARDQ_VREF_EN_B3		BIT(16)
	#define B3_DQ5_RG_RX_ARDQ_EYE_VREF_EN_B3	BIT(17)
	#define B3_DQ5_RG_RX_ARDQ_EYE_DQSI_SEL_B3	BIT(18)
	#define B3_DQ5_RG_RX_ARDQ_EYE_SEL_B3		GENMASK(23, 20)
	#define B3_DQ5_RG_RX_ARDQ_EYE_EN_B3		BIT(24)
	#define B3_DQ5_RG_RX_ARDQ_EYE_STBEN_RESETB_B3	BIT(25)
	#define B3_DQ5_RG_RX_ARDQS0_DVS_EN_B3		BIT(31)
#define B3_DQ6						0x00000130
	#define B3_DQ6_RG_RX_ARDQ_BIAS_PS_B3		GENMASK(1, 0)
	#define B3_DQ6_RG_TX_ARDQ_OE_EXT_DIS_B3		BIT(2)
	#define B3_DQ6_RG_TX_ARDQ_ODTEN_EXT_DIS_B3	BIT(3)
	#define B3_DQ6_RG_TX_ARDQ_SER_MODE_B3		BIT(4)
	#define B3_DQ6_RG_RX_ARDQ_RPRE_TOG_EN_B3	BIT(5)
	#define B3_DQ6_RG_RX_RES_BIAS_EN_B3		BIT(6)
	#define B3_DQ6_RG_RX_ARDQ_OP_BIAS_SW_EN_B3	BIT(7)
	#define B3_DQ6_RG_RX_ARDQ_LPBK_EN_B3		BIT(8)
	#define B3_DQ6_RG_RX_ARDQ_O1_SEL_B3		BIT(9)
	#define B3_DQ6_RG_RX_ARDQ_JM_SEL_B3		GENMASK(11, 10)
	#define B3_DQ6_RG_RX_ARDQ_BIAS_EN_B3		BIT(12)
	#define B3_DQ6_RG_RX_ARDQ_BIAS_VREF_SEL_B3	GENMASK(15, 14)
	#define B3_DQ6_RG_RX_ARDQ_DDR4_SEL_B3		BIT(16)
	#define B3_DQ6_RG_TX_ARDQ_DDR4_SEL_B3		BIT(17)
	#define B3_DQ6_RG_RX_ARDQ_DDR3_SEL_B3		BIT(18)
	#define B3_DQ6_RG_TX_ARDQ_DDR3_SEL_B3		BIT(19)
	#define B3_DQ6_RG_RX_ARDQ_EYE_DLY_DQS_BYPASS_B3	BIT(24)
	#define B3_DQ6_RG_RX_ARDQ_EYE_OE_GATE_EN_B3	BIT(28)
	#define B3_DQ6_RG_RX_ARDQ_DMRANK_OUTSEL_B3	BIT(31)
#define B3_DQ7						0x00000134
	#define B3_DQ7_RG_TX_ARDQS0B_PULL_DN_B3		BIT(0)
	#define B3_DQ7_RG_TX_ARDQS0B_PULL_UP_B3		BIT(1)
	#define B3_DQ7_RG_TX_ARDQS0_PULL_DN_B3		BIT(2)
	#define B3_DQ7_RG_TX_ARDQS0_PULL_UP_B3		BIT(3)
	#define B3_DQ7_RG_TX_ARDQM0_PULL_DN_B3		BIT(4)
	#define B3_DQ7_RG_TX_ARDQM0_PULL_UP_B3		BIT(5)
	#define B3_DQ7_RG_TX_ARDQ_PULL_DN_B3		BIT(6)
	#define B3_DQ7_RG_TX_ARDQ_PULL_UP_B3		BIT(7)
	#define B3_DQ7_RG_TX_ARDQS0_MCK4X_DLY_EN_B3	BIT(8)
	#define B3_DQ7_RG_TX_ARDQS0_MCK4XB_DLY_EN_B3	BIT(10)
	#define B3_DQ7_RG_RX_ARDQ_DMRANK_OUTSEL_B3	BIT(12)
#define B3_DQ8						0x00000138
	#define B3_DQ8_RG_TX_ARDQ_EN_LP4P_B3		BIT(0)
	#define B3_DQ8_RG_TX_ARDQ_EN_CAP_LP4P_B3	BIT(1)
	#define B3_DQ8_RG_TX_ARDQ_CAP_DET_B3		BIT(2)
	#define B3_DQ8_RG_T2RLPBK_B3			BIT(4)
	#define B3_DQ8_RG_TX_ARDQM_SELECT_B3		GENMASK(15, 14)
	#define B3_DQ8_RG_TX_ARDQ_SELECT_B3		GENMASK(31, 16)
#define CA_DLL_ARPI0					0x00000180
	#define CA_DLL_ARPI0_RG_ARDLL_FASTPJ_CK_SEL_CA	BIT(0)
	#define CA_DLL_ARPI0_RG_ARMCTLPLL_CK_SEL_CA	BIT(1)
	#define CA_DLL_ARPI0_RG_ARDLL_PD_CK_SEL_CA	BIT(2)
	#define CA_DLL_ARPI0_RG_ARPI_RESETB_CA		BIT(3)
	#define CA_DLL_ARPI0_RG_ARPI_LS_EN_CA		BIT(4)
	#define CA_DLL_ARPI0_RG_ARPI_LS_SEL_CA		BIT(5)
	#define CA_DLL_ARPI0_RG_ARPI_MCK8X_SEL_CA	BIT(6)
#define CA_DLL_ARPI1					0x00000184
	#define CA_DLL_ARPI1_RG_ARPI_OFFSET_CLKIEN	GENMASK(5, 0)
	#define CA_DLL_ARPI1_RG_ARPI_CLKIEN_JUMP_EN	BIT(11)
	#define CA_DLL_ARPI1_RG_ARPI_CMD_JUMP_EN	BIT(13)
	#define CA_DLL_ARPI1_RG_ARPI_CLK_JUMP_EN	BIT(15)
	#define CA_DLL_ARPI1_RG_ARPI_CS_JUMP_EN		BIT(16)
	#define CA_DLL_ARPI1_RG_ARPI_FB_JUMP_EN_CA	BIT(17)
	#define CA_DLL_ARPI1_RG_ARPI_MCTL_JUMP_EN_CA	BIT(19)
	#define CA_DLL_ARPI1_RG_ARPISM_MCK_SEL_CA	BIT(21)
	#define CA_DLL_ARPI1_RG_ARPI_SET_UPDN_CA	GENMASK(30, 28)
#define CA_DLL_ARPI2					0x00000188
	#define CA_DLL_ARPI2_RG_ARPI_MPDIV_CG_CA	BIT(10)
	#define CA_DLL_ARPI2_RG_ARPI_CG_CLKIEN		BIT(11)
	#define CA_DLL_ARPI2_RG_ARPI_CG_CMD		BIT(13)
	#define CA_DLL_ARPI2_RG_ARPI_CG_CLK		BIT(15)
	#define CA_DLL_ARPI2_RG_ARPI_CG_CS		BIT(16)
	#define CA_DLL_ARPI2_RG_ARRPI_CG_FB_CA		BIT(17)
	#define CA_DLL_ARPI2_RG_ARPI_CG_MCTL_CA		BIT(19)
	#define CA_DLL_ARPI2_RG_ARPI_CG_MCK_FB2DLL_CA	BIT(27)
	#define CA_DLL_ARPI2_RG_ARPI_CG_MCK_CA		BIT(31)
#define CA_DLL_ARPI3					0x0000018c
	#define CA_DLL_ARPI3_RG_ARPI_CLKIEN_EN		BIT(11)
	#define CA_DLL_ARPI3_RG_ARPI_CMD_EN		BIT(13)
	#define CA_DLL_ARPI3_RG_ARPI_CLK_EN		BIT(15)
	#define CA_DLL_ARPI3_RG_ARPI_CS_EN		BIT(16)
	#define CA_DLL_ARPI3_RG_ARPI_FB_EN_CA		BIT(17)
	#define CA_DLL_ARPI3_RG_ARPI_MCTL_EN_CA		BIT(19)
#define CA_DLL_ARPI4					0x00000190
	#define CA_DLL_ARPI4_RG_ARPI_BYPASS_CLKIEN	BIT(11)
	#define CA_DLL_ARPI4_RG_ARPI_BYPASS_CMD		BIT(13)
	#define CA_DLL_ARPI4_RG_ARPI_BYPASS_CLK		BIT(15)
	#define CA_DLL_ARPI4_RG_ARPI_BYPASS_CS		BIT(16)
	#define CA_DLL_ARPI4_RG_ARPI_BYPASS_FB_CA	BIT(17)
	#define CA_DLL_ARPI4_RG_ARPI_BYPASS_MCTL_CA	BIT(19)
#define CA_DLL_ARPI5					0x00000194
	#define CA_DLL_ARPI5_RG_ARDLL_DIV_MCTL_CA	GENMASK(3, 2)
	#define CA_DLL_ARPI5_RG_ARDLL_MON_SEL_CA	GENMASK(7, 4)
	#define CA_DLL_ARPI5_RG_ARDLL_DIV_DEC_CA	BIT(8)
	#define CA_DLL_ARPI5_RG_ARDLL_PHDIV_CA		BIT(9)
	#define CA_DLL_ARPI5_RG_ARDLL_PHJUMP_EN_CA	BIT(10)
	#define CA_DLL_ARPI5_RG_ARDLL_PHDET_EN_CA	BIT(11)
	#define CA_DLL_ARPI5_RG_ARDLL_P_GAIN_CA		GENMASK(15, 12)
	#define CA_DLL_ARPI5_RG_ARDLL_IDLECNT_CA	GENMASK(19, 16)
	#define CA_DLL_ARPI5_RG_ARDLL_GAIN_CA		GENMASK(23, 20)
	#define CA_DLL_ARPI5_RG_ARDLL_FJ_OUT_MODE_SEL_CA	BIT(25)
	#define CA_DLL_ARPI5_RG_ARDLL_FJ_OUT_MODE_CA	BIT(26)
	#define CA_DLL_ARPI5_RG_ARDLL_PHDET_IN_SWAP_CA	BIT(30)
	#define CA_DLL_ARPI5_RG_ARDLL_PHDET_OUT_SEL_CA	BIT(31)
#define CA_CMD3						0x000001a4
	#define CA_CMD3_RG_ARCMD_ATPG_EN		BIT(0)
	#define CA_CMD3_RG_RX_ARCMD_SMT_EN		BIT(1)
	#define CA_CMD3_RG_TX_ARCMD_EN			BIT(2)
	#define CA_CMD3_RG_ARCMD_RESETB			BIT(3)
	#define CA_CMD3_RG_RX_ARCMD_STBEN_RESETB	BIT(4)
	#define CA_CMD3_RG_RX_ARCLK_IN_BUFF_EN		BIT(5)
	#define CA_CMD3_RG_RX_ARCMD_IN_BUFF_EN		BIT(7)
	#define CA_CMD3_RG_RX_ARCLK_STBEN_RESETB	BIT(8)
	#define CA_CMD3_RG_RX_ARCLK_DQSIENMODE		BIT(9)
	#define CA_CMD3_RG_RX_ARCMD_STBENCMP_EN		BIT(10)
	#define CA_CMD3_RG_RX_ARCMD_OFFC_EN		BIT(11)
	#define CA_CMD3_RG_RX_ARCLK_SWAP_EN		BIT(15)
#define CA_CMD4						0x000001a8
	#define CA_CMD4_RG_RX_ARCLK_EYE_F_DLY		GENMASK(6, 0)
	#define CA_CMD4_RG_RX_ARCLK_EYE_R_DLY		GENMASK(14, 8)
	#define CA_CMD4_RG_RX_ARCMD_EYE_F_DLY		GENMASK(21, 16)
	#define CA_CMD4_RG_RX_ARCMD_EYE_R_DLY		GENMASK(29, 24)
#define CA_CMD5						0x000001ac
	#define CA_CMD5_RG_RX_ARCMD_EYE_VREF_SEL	GENMASK(13, 8)
	#define CA_CMD5_RG_RX_ARCMD_VREF_EN		BIT(16)
	#define CA_CMD5_RG_RX_ARCMD_EYE_VREF_EN		BIT(17)
	#define CA_CMD5_RG_RX_ARCMD_EYE_SEL		GENMASK(23, 20)
	#define CA_CMD5_RG_RX_ARCMD_EYE_EN		BIT(24)
	#define CA_CMD5_RG_RX_ARCMD_EYE_STBEN_RESETB	BIT(25)
	#define CA_CMD5_RG_RX_ARCLK_DVS_EN		BIT(31)
#define CA_CMD6						0x000001b0
	#define CA_CMD6_RG_RX_ARCMD_BIAS_PS		GENMASK(1, 0)
	#define CA_CMD6_RG_TX_ARCMD_OE_EXT_DIS		BIT(2)
	#define CA_CMD6_RG_TX_ARCMD_ODTEN_EXT_DIS	BIT(3)
	#define CA_CMD6_RG_TX_ARCMD_SER_MODE		BIT(4)
	#define CA_CMD6_RG_RX_ARCMD_RPRE_TOG_EN		BIT(5)
	#define CA_CMD6_RG_RX_ARCMD_RES_BIAS_EN		BIT(6)
	#define CA_CMD6_RG_RX_ARCMD_OP_BIAS_SW_EN	BIT(7)
	#define CA_CMD6_RG_RX_ARCMD_LPBK_EN		BIT(8)
	#define CA_CMD6_RG_RX_ARCMD_O1_SEL		BIT(9)
	#define CA_CMD6_RG_RX_ARCMD_JM_SEL		GENMASK(11, 10)
	#define CA_CMD6_RG_RX_ARCMD_BIAS_EN		BIT(12)
	#define CA_CMD6_RG_RX_ARCMD_BIAS_VREF_SEL	GENMASK(15, 14)
	#define CA_CMD6_RG_RX_ARCMD_DDR4_SEL		BIT(16)
	#define CA_CMD6_RG_TX_ARCMD_DDR4_SEL		BIT(17)
	#define CA_CMD6_RG_RX_ARCMD_DDR3_SEL		BIT(18)
	#define CA_CMD6_RG_TX_ARCMD_DDR3_SEL		BIT(19)
	#define CA_CMD6_RG_RX_ARCMD_EYE_DLY_DQS_BYPASS	BIT(24)
	#define CA_CMD6_RG_RX_ARCMD_EYE_OE_GATE_EN	BIT(28)
	#define CA_CMD6_RG_RX_ARCMD_DMRANK_OUTSEL	BIT(31)
#define MISC_SHU_OPT					0x00000270
	#define MISC_SHU_OPT_R_DQB0_SHU_PHY_GATING_RESETB_SPM_EN	BIT(0)
	#define MISC_SHU_OPT_R_DQB0_SHU_PHDET_SPM_EN	GENMASK(3, 2)
	#define MISC_SHU_OPT_R_DQB1_SHU_PHY_GATING_RESETB_SPM_EN	BIT(8)
	#define MISC_SHU_OPT_R_DQB1_SHU_PHDET_SPM_EN	GENMASK(11, 10)
	#define MISC_SHU_OPT_R_CA_SHU_PHY_GATING_RESETB_SPM_EN	BIT(16)
	#define MISC_SHU_OPT_R_CA_SHU_PHDET_SPM_EN	GENMASK(19, 18)
#define MISC_SPM_CTRL0					0x00000274
	#define MISC_SPM_CTRL0_PHY_SPM_CTL0		GENMASK(31, 0)
#define MISC_SPM_CTRL1					0x00000278
	#define MISC_SPM_CTRL1_PHY_SPM_CTL1		GENMASK(31, 0)
#define MISC_SPM_CTRL2					0x0000027c
	#define MISC_SPM_CTRL2_PHY_SPM_CTL2		GENMASK(31, 0)
#define MISC_CG_CTRL0					0x00000284
	#define MISC_CG_CTRL0_CLK_MEM_DFS_CFG		GENMASK(31, 0)
#define MISC_CG_CTRL1					0x00000288
	#define MISC_CG_CTRL1_R_DVS_DIV4_CG_CTRL	GENMASK(31, 0)
#define MISC_CG_CTRL2					0x0000028c
	#define MISC_CG_CTRL2_RG_MEM_DCM_CTL		GENMASK(31, 0)
#define MISC_CG_CTRL3					0x00000290
	#define MISC_CG_CTRL3_R_LBK_CG_CTRL		GENMASK(31, 0)
#define MISC_CG_CTRL4					0x00000294
	#define MISC_CG_CTRL4_R_PHY_MCK_CG_CTRL		GENMASK(31, 0)
#define MISC_CG_CTRL5					0x00000298
	#define MISC_CG_CTRL5_PHY_CG_CTRL_TMP		GENMASK(31, 0)
#define MISC_CTRL0					0x0000029c
	#define MISC_CTRL0_R_DMDQSIEN_SYNCOPT		GENMASK(3, 0)
	#define MISC_CTRL0_R_DMDQSIEN_OUTSEL		GENMASK(7, 4)
	#define MISC_CTRL0_R_DMSTBEN_SYNCOPT		BIT(8)
	#define MISC_CTRL0_R_DMSTBEN_OUTSEL		BIT(9)
	#define MISC_CTRL0_R_DMVALID_DLY_OPT		BIT(11)
	#define MISC_CTRL0_R_DMVALID_NARROW_IG		BIT(12)
	#define MISC_CTRL0_R_DMVALID_DLY		GENMASK(15, 13)
	#define MISC_CTRL0_R_DMDQSIEN_DEPTH_HALF	BIT(16)
	#define MISC_CTRL0_R_DMRDSEL_DIV2_OPT		BIT(17)
	#define MISC_CTRL0_R_DMDQSIEN_RDSEL_LAT		GENMASK(20, 18)
	#define MISC_CTRL0_R_DMDQSIEN_VALID_LAT		GENMASK(23, 21)
	#define MISC_CTRL0_R_DMDQSIEN_FIFO_EN		BIT(24)
	#define MISC_CTRL0_R_DMSTBENCMP_FIFO_EN		BIT(25)
	#define MISC_CTRL0_R_DMSTBENCMP_RK_FIFO_EN	BIT(26)
	#define MISC_CTRL0_R_DQS0IEN_DIV4_CK_CG_CTRL	BIT(28)
	#define MISC_CTRL0_R_DQS1IEN_DIV4_CK_CG_CTRL	BIT(29)
	#define MISC_CTRL0_R_CLKIEN_DIV4_CK_CG_CTRL	BIT(30)
	#define MISC_CTRL0_R_STBENCMP_DIV4CK_EN		BIT(31)
#define MISC_CTRL1					0x000002a0
	#define MISC_CTRL1_R_DMDQMDBI			BIT(0)
	#define MISC_CTRL1_R_DMPHYRST			BIT(1)
	#define MISC_CTRL1_R_DM_TX_ARCLK_OE		BIT(2)
	#define MISC_CTRL1_R_DM_TX_ARCMD_OE		BIT(3)
	#define MISC_CTRL1_R_DMMUXBYTE0			BIT(4)
	#define MISC_CTRL1_R_DMMUXBYTE1			BIT(5)
	#define MISC_CTRL1_R_DMMUXCA			BIT(6)
	#define MISC_CTRL1_R_DMARPIDQ_SW		BIT(7)
	#define MISC_CTRL1_R_DMRX_BYP_SYNC		BIT(8)
	#define MISC_CTRL1_R_DMDQ4BITMUX_NEW		BIT(9)
	#define MISC_CTRL1_R_DMARPICA_SW_UPDX		BIT(10)
	#define MISC_CTRL1_R_DMMUXBYTE0_SEC		BIT(12)
	#define MISC_CTRL1_R_DMMUXBYTE1_SEC		BIT(13)
	#define MISC_CTRL1_R_DMMUXCA_SEC		BIT(14)
	#define MISC_CTRL1_R_DMASYNNETRIC_DRAM_EN	BIT(15)
	#define MISC_CTRL1_R_DMDRAMCLKEN0		GENMASK(19, 16)
	#define MISC_CTRL1_R_DMDRAMCLKEN1		GENMASK(23, 20)
	#define MISC_CTRL1_R_DMDQSIENCG_EN		BIT(24)
	#define MISC_CTRL1_R_DMSTBENCMP_RK_OPT		BIT(25)
	#define MISC_CTRL1_R_WL_DOWNSP			BIT(26)
	#define MISC_CTRL1_R_DMODTDISOE_A		BIT(27)
	#define MISC_CTRL1_R_DMODTDISOE_B		BIT(28)
	#define MISC_CTRL1_R_DMODTDISOE_C		BIT(29)
	#define MISC_CTRL1_R_HWSAVE_MODE_ENA		BIT(30)
	#define MISC_CTRL1_R_DMDA_RRESETB_E		BIT(31)
#define MISC_CTRL3					0x000002a8
	#define MISC_CTRL3_ARPI_CG_CMD_OPT		GENMASK(1, 0)
	#define MISC_CTRL3_ARPI_CG_CLK_OPT		GENMASK(3, 2)
	#define MISC_CTRL3_ARPI_MPDIV_CG_CA_OPT		BIT(4)
	#define MISC_CTRL3_ARPI_CG_MCK_CA_OPT		BIT(5)
	#define MISC_CTRL3_ARPI_CG_MCTL_CA_OPT		BIT(6)
	#define MISC_CTRL3_DDRPHY_MCK_MPDIV_CG_CA_SEL	GENMASK(9, 8)
	#define MISC_CTRL3_DRAM_CLK_NEW_CA_EN_SEL	GENMASK(15, 12)
	#define MISC_CTRL3_ARPI_CG_DQ_OPT		GENMASK(17, 16)
	#define MISC_CTRL3_ARPI_CG_DQS_OPT		GENMASK(19, 18)
	#define MISC_CTRL3_ARPI_MPDIV_CG_DQ_OPT		BIT(20)
	#define MISC_CTRL3_ARPI_CG_MCK_DQ_OPT		BIT(21)
	#define MISC_CTRL3_ARPI_CG_MCTL_DQ_OPT		BIT(22)
	#define MISC_CTRL3_DDRPHY_MCK_MPDIV_CG_DQ_SEL	GENMASK(25, 24)
	#define MISC_CTRL3_DRAM_CLK_NEW_DQ_EN_SEL	GENMASK(31, 28)
#define MISC_PHY_RGS0					0x00000500
	#define MISC_PHY_RGS0_RGS_ARDQ_OFFSET_FLAG	GENMASK(15, 0)
	#define MISC_PHY_RGS0_RGS_ARDQM0_OFFSET_FLAG	BIT(16)
	#define MISC_PHY_RGS0_RGS_RX_ARDQS0_DLY_RDY_EYE_B23	BIT(17)
	#define MISC_PHY_RGS0_RGS_ARDQM1_OFFSET_FLAG	BIT(18)
	#define MISC_PHY_RGS0_RGS_RX_ARDQS1_DLY_RDY_EYE	BIT(19)
#define MISC_PHY_RGS1					0x00000504
	#define MISC_PHY_RGS1_RGS_ARCKE2_OFFSET_FLAG	BIT(0)
	#define MISC_PHY_RGS1_RGS_ARCKE1_OFFSET_FLAG	BIT(1)
	#define MISC_PHY_RGS1_RGS_ARCKE0_OFFSET_FLAG	BIT(2)
	#define MISC_PHY_RGS1_RGS_ARCA0_OFFSET_FLAG	BIT(3)
	#define MISC_PHY_RGS1_RGS_ARCA1_OFFSET_FLAG	BIT(4)
	#define MISC_PHY_RGS1_RGS_ARCA2_OFFSET_FLAG	BIT(5)
	#define MISC_PHY_RGS1_RGS_ARCA3_OFFSET_FLAG	BIT(6)
	#define MISC_PHY_RGS1_RGS_ARCA4_OFFSET_FLAG	BIT(7)
	#define MISC_PHY_RGS1_RGS_ARCA5_OFFSET_FLAG	BIT(8)
	#define MISC_PHY_RGS1_RGS_ARCS0_OFFSET_FLAG	BIT(9)
	#define MISC_PHY_RGS1_RGS_ARCS1_OFFSET_FLAG	BIT(10)
	#define MISC_PHY_RGS1_RGS_ARCS2_OFFSET_FLAG	BIT(11)
	#define MISC_PHY_RGS1_RGS_RX_ARCLK_DLY_RDY_EYE	BIT(12)
	#define MISC_PHY_RGS1_RGS_RIMPCALOUT		BIT(13)
#define MISC_PHY_RGS2					0x00000508
	#define MISC_PHY_RGS2_AD_RX_ARDQ0_STBEN_B23	GENMASK(7, 0)
	#define MISC_PHY_RGS2_AD_RX_ARDQS0_STBEN_LEAD_B23	BIT(8)
	#define MISC_PHY_RGS2_AD_RX_ARDQS0_STBEN_LAG_B23	BIT(9)
	#define MISC_PHY_RGS2_AD_RX_ARDQ4_STBEN_B23	GENMASK(23, 16)
#define MISC_PHY_RGS3					0x0000050c
	#define MISC_PHY_RGS3_AD_RX_ARDQ8_STBEN_B23	GENMASK(7, 0)
	#define MISC_PHY_RGS3_AD_RX_ARDQS1_STBEN_LEAD_B23	BIT(8)
	#define MISC_PHY_RGS3_AD_RX_ARDQS1_STBEN_LAG_B23	BIT(9)
	#define MISC_PHY_RGS3_AD_RX_ARDQ12_STBEN_B23	GENMASK(23, 16)
#define MISC_STBERR_RK0_R				0x00000510
	#define MISC_STBERR_RK0_R_STBENERR_RK0_R	GENMASK(15, 0)
	#define MISC_STBERR_RK0_R_STBENERR_ALL		BIT(16)
#define MISC_STBERR_RK1_R				0x00000514
	#define MISC_STBERR_RK1_R_STBENERR_RK0_F	GENMASK(15, 0)
#define MISC_STBERR_RK0_F				0x00000518
	#define MISC_STBERR_RK0_F_STBENERR_RK1_R	GENMASK(15, 0)
#define MISC_STBERR_RK1_F				0x0000051c
	#define MISC_STBERR_RK1_F_STBENERR_RK1_F	GENMASK(15, 0)
#define MISC_STBERR_RK2_R				0x00000520
	#define MISC_STBERR_RK2_R_STBENERR_RK2_R	GENMASK(15, 0)
#define MISC_STBERR_RK2_F				0x00000524
	#define MISC_STBERR_RK2_F_STBENERR_RK2_F	GENMASK(15, 0)
#define MISC_DQO1					0x00000528
	#define MISC_DQO1_DQO1_RO			GENMASK(31, 0)
#define MISC_CAO1					0x0000052c
	#define MISC_CAO1_RA5_O1			BIT(0)
	#define MISC_CAO1_RA4_O1			BIT(1)
	#define MISC_CAO1_RA3_O1			BIT(2)
	#define MISC_CAO1_RA2_O1			BIT(3)
	#define MISC_CAO1_RA1_O1			BIT(4)
	#define MISC_CAO1_RA0_O1			BIT(5)
	#define MISC_CAO1_CS2O1_RO			BIT(6)
	#define MISC_CAO1_CS1O1_RO			BIT(7)
	#define MISC_CAO1_CSO1_RO			BIT(8)
	#define MISC_CAO1_CKE2O1_RO			BIT(9)
	#define MISC_CAO1_CKE1O1_RO			BIT(10)
	#define MISC_CAO1_CKEO1_RO			BIT(11)
	#define MISC_CAO1_DQM1O1_RO			BIT(13)
	#define MISC_CAO1_DQM0O1_RO			BIT(14)
#define MISC_RXDVS0					0x000005e0
	#define MISC_RXDVS0_R_RX_DLY_TRACK_RO_SEL	GENMASK(2, 0)
	#define MISC_RXDVS0_R_DA_DQX_R_DLY_RO_SEL	GENMASK(11, 8)
	#define MISC_RXDVS0_R_DA_CAX_R_DLY_RO_SEL	GENMASK(15, 12)
#define MISC_RXDVS1					0x000005e4
	#define MISC_RXDVS1_R_IN_GATE_EN_LOW_OPT	GENMASK(31, 0)
#define MISC_RXDVS2					0x000005e8
	#define MISC_RXDVS2_R_DMRXDVS_DEPTH_HALF	BIT(0)
	#define MISC_RXDVS2_R_RXDVS_RDSEL_BUS_LAT	GENMASK(4, 2)
	#define MISC_RXDVS2_R_RXDVS_RDSEL_TOG_LAT	GENMASK(7, 5)
#define B3_RXDVS0					0x00000670
	#define B3_RXDVS0_R_RX_RANKINSEL_B3		BIT(0)
	#define B3_RXDVS0_R_RX_RANKINCTL_B3		GENMASK(7, 4)
	#define B3_RXDVS0_R_DVS_SW_UP_B3		BIT(8)
	#define B3_RXDVS0_R_DMRXDVS_DQIENPRE_OPT_B3	BIT(9)
	#define B3_RXDVS0_R_DMRXDVS_PBYTESTUCK_RST_B3	BIT(10)
	#define B3_RXDVS0_R_DMRXDVS_PBYTESTUCK_IG_B3	BIT(11)
	#define B3_RXDVS0_R_RX_DLY_RANK_ERR_ST_CLR_B3	GENMASK(18, 16)
	#define B3_RXDVS0_R_DMRXDVS_CNTCMP_OPT_B3	BIT(19)
	#define B3_RXDVS0_R_RX_DLY_RK_OPT_B3		GENMASK(21, 20)
	#define B3_RXDVS0_R_RX_DLY_TRACK_CG_EN_B3	BIT(28)
	#define B3_RXDVS0_R_RX_DLY_TRACK_CLR_B3		BIT(30)
	#define B3_RXDVS0_R_RX_DLY_TRACK_ENA_B3		BIT(31)
#define SHU1_B2_DQ0					0x00000c00
	#define SHU1_B2_DQ0_RG_TX_ARDQS0_PRE_EN_B2	BIT(4)
	#define SHU1_B2_DQ0_RG_TX_ARDQS0_DRVP_PRE_B2	GENMASK(10, 8)
	#define SHU1_B2_DQ0_RG_TX_ARDQS0_DRVN_PRE_B2	GENMASK(14, 12)
	#define SHU1_B2_DQ0_RG_TX_ARDQ_PRE_EN_B2	BIT(20)
	#define SHU1_B2_DQ0_RG_TX_ARDQ_DRVP_PRE_B2	GENMASK(26, 24)
	#define SHU1_B2_DQ0_RG_TX_ARDQ_DRVN_PRE_B2	GENMASK(30, 28)
#define SHU1_B2_DQ1					0x00000c04
	#define SHU1_B2_DQ1_RG_TX_ARDQ_DRVP_B_B2	GENMASK(4, 0)
	#define SHU1_B2_DQ1_RG_TX_ARDQ_DRVN_B_B2	GENMASK(12, 8)
	#define SHU1_B2_DQ1_RG_TX_ARDQ_ODTP_B2		GENMASK(20, 16)
	#define SHU1_B2_DQ1_RG_TX_ARDQ_ODTN_B2		GENMASK(28, 24)
#define SHU1_B2_DQ2					0x00000c08
	#define SHU1_B2_DQ2_RG_TX_ARDQS0_DRVP_B2	GENMASK(4, 0)
	#define SHU1_B2_DQ2_RG_TX_ARDQS0_DRVN_B2	GENMASK(12, 8)
	#define SHU1_B2_DQ2_RG_TX_ARDQS0_ODTP_B2	GENMASK(20, 16)
	#define SHU1_B2_DQ2_RG_TX_ARDQS0_ODTN_B2	GENMASK(28, 24)
#define SHU1_B2_DQ3					0x00000c0c
	#define SHU1_B2_DQ3_RG_TX_ARDQS0_PU_B2		GENMASK(1, 0)
	#define SHU1_B2_DQ3_RG_TX_ARDQS0_PU_PRE_B2	GENMASK(3, 2)
	#define SHU1_B2_DQ3_RG_TX_ARDQS0_PDB_B2		GENMASK(5, 4)
	#define SHU1_B2_DQ3_RG_TX_ARDQS0_PDB_PRE_B2	GENMASK(7, 6)
	#define SHU1_B2_DQ3_RG_TX_ARDQ_PU_B2		GENMASK(9, 8)
	#define SHU1_B2_DQ3_RG_TX_ARDQ_PU_PRE_B2	GENMASK(11, 10)
	#define SHU1_B2_DQ3_RG_TX_ARDQ_PDB_B2		GENMASK(13, 12)
	#define SHU1_B2_DQ3_RG_TX_ARDQ_PDB_PRE_B2	GENMASK(15, 14)
	#define SHU1_B2_DQ3_RG_TX_ARDQS0_DLYB_B2	GENMASK(27, 24)
	#define SHU1_B2_DQ3_RG_TX_ARDQS0B_DLYB_B2	GENMASK(31, 28)
#define SHU1_B2_DQ4					0x00000c10
	#define SHU1_B2_DQ4_RG_ARPI_AA_MCK_DL_B2	GENMASK(5, 0)
	#define SHU1_B2_DQ4_RG_ARPI_AA_MCK_FB_DL_B2	GENMASK(13, 8)
	#define SHU1_B2_DQ4_RG_ARPI_DA_MCK_FB_DL_B2	GENMASK(21, 16)
#define SHU1_B2_DQ5					0x00000c14
	#define SHU1_B2_DQ5_RG_RX_ARDQ_VREF_SEL_B2	GENMASK(5, 0)
	#define SHU1_B2_DQ5_RX_RX_ARDQ_VREF_BYPASS_B2	BIT(6)
	#define SHU1_B2_DQ5_RG_ARPI_FB_B2		GENMASK(13, 8)
	#define SHU1_B2_DQ5_RG_RX_ARDQS0_DQSIEN_DLY_B2	GENMASK(18, 16)
	#define SHU1_B2_DQ5_RG_RX_ARDQS0_DVS_DLY_B2	GENMASK(22, 20)
	#define SHU1_B2_DQ5_RG_ARPI_MCTL_B2		GENMASK(29, 24)
#define SHU1_B2_DQ6					0x00000c18
	#define SHU1_B2_DQ6_RG_ARPI_RESERVE_B2		GENMASK(19, 16)
	#define SHU1_B2_DQ6_RG_ARPI_MIDPI_CAP_SEL_B2	GENMASK(23, 22)
	#define SHU1_B2_DQ6_RG_ARPI_MIDPI_VTH_SEL_B2	GENMASK(25, 24)
	#define SHU1_B2_DQ6_RG_ARPI_MIDPI_EN_B2		BIT(26)
	#define SHU1_B2_DQ6_RG_ARPI_MIDPI_CKDIV4_EN_B2	BIT(27)
	#define SHU1_B2_DQ6_RG_ARPI_CAP_SEL_B2		GENMASK(29, 28)
#define SHU1_B2_DQ7					0x00000c1c
	#define SHU1_B2_DQ7_R_DMRANKRXDVS_B2		GENMASK(3, 0)
	#define SHU1_B2_DQ7_R_DMDQMDBI_SHU_B2		BIT(7)
	#define SHU1_B2_DQ7_R_DMRXDVS_DQM_FLAGSEL_B2	GENMASK(11, 8)
	#define SHU1_B2_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B2	BIT(12)
	#define SHU1_B2_DQ7_RG_ARDQ_REV_B2		GENMASK(31, 16)
#define SHU1_B3_DQ0					0x00000c80
	#define SHU1_B3_DQ0_RG_TX_ARDQS0_PRE_EN_B3	BIT(4)
	#define SHU1_B3_DQ0_RG_TX_ARDQS0_DRVP_PRE_B3	GENMASK(10, 8)
	#define SHU1_B3_DQ0_RG_TX_ARDQS0_DRVN_PRE_B3	GENMASK(14, 12)
	#define SHU1_B3_DQ0_RG_TX_ARDQ_PRE_EN_B3	BIT(20)
	#define SHU1_B3_DQ0_RG_TX_ARDQ_DRVP_PRE_B3	GENMASK(26, 24)
	#define SHU1_B3_DQ0_RG_TX_ARDQ_DRVN_PRE_B3	GENMASK(30, 28)
#define SHU1_B3_DQ1					0x00000c84
	#define SHU1_B3_DQ1_RG_TX_ARDQ_DRVP_B3		GENMASK(4, 0)
	#define SHU1_B3_DQ1_RG_TX_ARDQ_DRVN_B3		GENMASK(12, 8)
	#define SHU1_B3_DQ1_RG_TX_ARDQ_ODTP_B3		GENMASK(20, 16)
	#define SHU1_B3_DQ1_RG_TX_ARDQ_ODTN_B3		GENMASK(28, 24)
#define SHU1_B3_DQ2					0x00000c88
	#define SHU1_B3_DQ2_RG_TX_ARDQS0_DRVP_B3	GENMASK(4, 0)
	#define SHU1_B3_DQ2_RG_TX_ARDQS0_DRVN_B3	GENMASK(12, 8)
	#define SHU1_B3_DQ2_RG_TX_ARDQS0_ODTP_B3	GENMASK(20, 16)
	#define SHU1_B3_DQ2_RG_TX_ARDQS0_ODTN_B3	GENMASK(28, 24)
#define SHU1_B3_DQ3					0x00000c8c
	#define SHU1_B3_DQ3_RG_TX_ARDQS0_PU_B3		GENMASK(1, 0)
	#define SHU1_B3_DQ3_RG_TX_ARDQS0_PU_PRE_B3	GENMASK(3, 2)
	#define SHU1_B3_DQ3_RG_TX_ARDQS0_PDB_B3		GENMASK(5, 4)
	#define SHU1_B3_DQ3_RG_TX_ARDQS0_PDB_PRE_B3	GENMASK(7, 6)
	#define SHU1_B3_DQ3_RG_TX_ARDQ_PU_B3		GENMASK(9, 8)
	#define SHU1_B3_DQ3_RG_TX_ARDQ_PU_PRE_B3	GENMASK(11, 10)
	#define SHU1_B3_DQ3_RG_TX_ARDQ_PDB_B3		GENMASK(13, 12)
	#define SHU1_B3_DQ3_RG_TX_ARDQ_PDB_PRE_B3	GENMASK(15, 14)
	#define SHU1_B3_DQ3_RG_TX_ARDQS0_DLYB_B3	GENMASK(27, 24)
	#define SHU1_B3_DQ3_RG_TX_ARDQS0B_DLYB_B3	GENMASK(31, 28)
#define SHU1_B3_DQ4					0x00000c90
	#define SHU1_B3_DQ4_RG_ARPI_AA_MCK_DL_B3	GENMASK(5, 0)
	#define SHU1_B3_DQ4_RG_ARPI_AA_MCK_FB_DL_B3	GENMASK(13, 8)
	#define SHU1_B3_DQ4_RG_ARPI_DA_MCK_FB_DL_B3	GENMASK(21, 16)
#define SHU1_B3_DQ5					0x00000c94
	#define SHU1_B3_DQ5_RG_RX_ARDQ_VREF_SEL_B3	GENMASK(5, 0)
	#define SHU1_B3_DQ5_RG_RX_ARDQ_VREF_BYPASS_B3	BIT(6)
	#define SHU1_B3_DQ5_RG_ARPI_FB_B3		GENMASK(13, 8)
	#define SHU1_B3_DQ5_RG_RX_ARDQS0_DQSIEN_DLY_B3	GENMASK(18, 16)
	#define SHU1_B3_DQ5_RG_RX_ARDQS0_DVS_DLY_B3	GENMASK(22, 20)
	#define SHU1_B3_DQ5_RG_ARPI_MCTL_B3		GENMASK(29, 24)
#define SHU1_B3_DQ6					0x00000c98
	#define SHU1_B3_DQ6_RG_ARPI_RESERVE_B3		GENMASK(19, 16)
	#define SHU1_B3_DQ6_RG_ARPI_MIDPI_CAP_SEL_B3	GENMASK(23, 22)
	#define SHU1_B3_DQ6_RG_ARPI_MIDPI_VTH_SEL_B3	GENMASK(25, 24)
	#define SHU1_B3_DQ6_RG_ARPI_MIDPI_EN_B3		BIT(26)
	#define SHU1_B3_DQ6_RG_ARPI_MIDPI_CKDIV4_EN_B3	BIT(27)
	#define SHU1_B3_DQ6_RG_ARPI_CAP_SEL_B3		GENMASK(29, 28)
#define SHU1_B3_DQ7					0x00000c9c
	#define SHU1_B3_DQ7_R_DMRANKRXDVS_B3		GENMASK(3, 0)
	#define SHU1_B3_DQ7_R_DMDQMDBI_SHU_B3		BIT(7)
	#define SHU1_B3_DQ7_R_DMRXDVS_DQM_FLAGSEL_B3	GENMASK(11, 8)
	#define SHU1_B3_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B3	BIT(12)
	#define SHU1_B3_DQ7_RG_ARDQ_REV_B3		GENMASK(31, 16)
#define SHU1_R0_B2_DQ0					0x00000e00
	#define SHU1_R0_B2_DQ0_RK0_TX_ARDQ0_DLY_B2	GENMASK(3, 0)
	#define SHU1_R0_B2_DQ0_RK0_TX_ARDQ1_DLY_B2	GENMASK(7, 4)
	#define SHU1_R0_B2_DQ0_RK0_TX_ARDQ2_DLY_B2	GENMASK(11, 8)
	#define SHU1_R0_B2_DQ0_RK0_TX_ARDQ3_DLY_B2	GENMASK(15, 12)
	#define SHU1_R0_B2_DQ0_RK0_TX_ARDQ4_DLY_B2	GENMASK(19, 16)
	#define SHU1_R0_B2_DQ0_RK0_TX_ARDQ5_DLY_B2	GENMASK(23, 20)
	#define SHU1_R0_B2_DQ0_RK0_TX_ARDQ6_DLY_B2	GENMASK(27, 24)
	#define SHU1_R0_B2_DQ0_RK0_TX_ARDQ7_DLY_B2	GENMASK(31, 28)
#define SHU1_R0_B2_DQ1					0x00000e04
	#define SHU1_R0_B2_DQ1_RK0_TX_ARDQM0_DLY_B2	GENMASK(3, 0)
	#define SHU1_R0_B2_DQ1_RK0_TX_ARDQS0_DLYB_B2	GENMASK(19, 16)
	#define SHU1_R0_B2_DQ1_RK0_TX_ARDQS0B_DLYB_B2	GENMASK(23, 20)
	#define SHU1_R0_B2_DQ1_RK0_TX_ARDQS0_DLY_B2	GENMASK(27, 24)
	#define SHU1_R0_B2_DQ1_RK0_TX_ARDQS0B_DLY_B2	GENMASK(31, 28)
#define SHU1_R0_B2_DQ2					0x00000e08
	#define SHU1_R0_B2_DQ2_RK0_RX_ARDQ0_R_DLY_B2	GENMASK(5, 0)
	#define SHU1_R0_B2_DQ2_RK0_RX_ARDQ0_F_DLY_B2	GENMASK(13, 8)
	#define SHU1_R0_B2_DQ2_RK0_RX_ARDQ1_R_DLY_B2	GENMASK(21, 16)
	#define SHU1_R0_B2_DQ2_RK0_RX_ARDQ1_F_DLY_B2	GENMASK(29, 24)
#define SHU1_R0_B2_DQ3					0x00000e0c
	#define SHU1_R0_B2_DQ3_RK0_RX_ARDQ2_R_DLY_B2	GENMASK(5, 0)
	#define SHU1_R0_B2_DQ3_RK0_RX_ARDQ2_F_DLY_B2	GENMASK(13, 8)
	#define SHU1_R0_B2_DQ3_RK0_RX_ARDQ3_R_DLY_B2	GENMASK(21, 16)
	#define SHU1_R0_B2_DQ3_RK0_RX_ARDQ3_F_DLY_B2	GENMASK(29, 24)
#define SHU1_R0_B2_DQ4					0x00000e10
	#define SHU1_R0_B2_DQ4_RK0_RX_ARDQ4_R_DLY_B2	GENMASK(5, 0)
	#define SHU1_R0_B2_DQ4_RK0_RX_ARDQ4_F_DLY_B2	GENMASK(13, 8)
	#define SHU1_R0_B2_DQ4_RK0_RX_ARDQ5_R_DLY_B2	GENMASK(21, 16)
	#define SHU1_R0_B2_DQ4_RK0_RX_ARDQ5_F_DLY_B2	GENMASK(29, 24)
#define SHU1_R0_B2_DQ5					0x00000e14
	#define SHU1_R0_B2_DQ5_RK0_RX_ARDQ6_R_DLY_B2	GENMASK(5, 0)
	#define SHU1_R0_B2_DQ5_RK0_RX_ARDQ6_F_DLY_B2	GENMASK(13, 8)
	#define SHU1_R0_B2_DQ5_RK0_RX_ARDQ7_R_DLY_B2	GENMASK(21, 16)
	#define SHU1_R0_B2_DQ5_RK0_RX_ARDQ7_F_DLY_B2	GENMASK(29, 24)
#define SHU1_R0_B2_DQ6					0x00000e18
	#define SHU1_R0_B2_DQ6_RK0_RX_ARDQM0_R_DLY_B2	GENMASK(5, 0)
	#define SHU1_R0_B2_DQ6_RK0_RX_ARDQM0_F_DLY_B2	GENMASK(13, 8)
	#define SHU1_R0_B2_DQ6_RK0_RX_ARDQS0_R_DLY_B2	GENMASK(22, 16)
	#define SHU1_R0_B2_DQ6_RK0_RX_ARDQS0_F_DLY_B2	GENMASK(30, 24)
#define SHU1_R0_B2_DQ7					0x00000e1c
	#define SHU1_R0_B2_DQ7_RK0_ARPI_DQ_B2		GENMASK(13, 8)
	#define SHU1_R0_B2_DQ7_RK0_ARPI_DQM_B2		GENMASK(21, 16)
	#define SHU1_R0_B2_DQ7_RK0_ARPI_PBYTE_B2	GENMASK(29, 24)
#define SHU1_R0_B3_DQ0					0x00000e50
	#define SHU1_R0_B3_DQ0_RK0_TX_ARDQ0_DLY_B3	GENMASK(3, 0)
	#define SHU1_R0_B3_DQ0_RK0_TX_ARDQ1_DLY_B3	GENMASK(7, 4)
	#define SHU1_R0_B3_DQ0_RK0_TX_ARDQ2_DLY_B3	GENMASK(11, 8)
	#define SHU1_R0_B3_DQ0_RK0_TX_ARDQ3_DLY_B3	GENMASK(15, 12)
	#define SHU1_R0_B3_DQ0_RK0_TX_ARDQ4_DLY_B3	GENMASK(19, 16)
	#define SHU1_R0_B3_DQ0_RK0_TX_ARDQ5_DLY_B3	GENMASK(23, 20)
	#define SHU1_R0_B3_DQ0_RK0_TX_ARDQ6_DLY_B3	GENMASK(27, 24)
	#define SHU1_R0_B3_DQ0_RK0_TX_ARDQ7_DLY_B3	GENMASK(31, 28)
#define SHU1_R0_B3_DQ1					0x00000e54
	#define SHU1_R0_B3_DQ1_RK0_TX_ARDQM0_DLY_B3	GENMASK(3, 0)
	#define SHU1_R0_B3_DQ1_RK0_TX_ARDQS0_DLYB_B3	GENMASK(19, 16)
	#define SHU1_R0_B3_DQ1_RK0_TX_ARDQS0B_DLYB_B3	GENMASK(23, 20)
	#define SHU1_R0_B3_DQ1_RK0_TX_ARDQS0_DLY_B3	GENMASK(27, 24)
	#define SHU1_R0_B3_DQ1_RK0_TX_ARDQS0B_DLY_B3	GENMASK(31, 28)
#define SHU1_R0_B3_DQ2					0x00000e58
	#define SHU1_R0_B3_DQ2_RK0_RX_ARDQ0_R_DLY_B3	GENMASK(5, 0)
	#define SHU1_R0_B3_DQ2_RK0_RX_ARDQ0_F_DLY_B3	GENMASK(13, 8)
	#define SHU1_R0_B3_DQ2_RK0_RX_ARDQ1_R_DLY_B3	GENMASK(21, 16)
	#define SHU1_R0_B3_DQ2_RK0_RX_ARDQ1_F_DLY_B3	GENMASK(29, 24)
#define SHU1_R0_B3_DQ3					0x00000e5c
	#define SHU1_R0_B3_DQ3_RK0_RX_ARDQ2_R_DLY_B3	GENMASK(5, 0)
	#define SHU1_R0_B3_DQ3_RK0_RX_ARDQ2_F_DLY_B3	GENMASK(13, 8)
	#define SHU1_R0_B3_DQ3_RK0_RX_ARDQ3_R_DLY_B3	GENMASK(21, 16)
	#define SHU1_R0_B3_DQ3_RK0_RX_ARDQ3_F_DLY_B3	GENMASK(29, 24)
#define SHU1_R0_B3_DQ4					0x00000e60
	#define SHU1_R0_B3_DQ4_RK0_RX_ARDQ4_R_DLY_B3	GENMASK(5, 0)
	#define SHU1_R0_B3_DQ4_RK0_RX_ARDQ4_F_DLY_B3	GENMASK(13, 8)
	#define SHU1_R0_B3_DQ4_RK0_RX_ARDQ5_R_DLY_B3	GENMASK(21, 16)
	#define SHU1_R0_B3_DQ4_RK0_RX_ARDQ5_F_DLY_B3	GENMASK(29, 24)
#define SHU1_R0_B3_DQ5					0x00000e64
	#define SHU1_R0_B3_DQ5_RK0_RX_ARDQ6_R_DLY_B3	GENMASK(5, 0)
	#define SHU1_R0_B3_DQ5_RK0_RX_ARDQ6_F_DLY_B3	GENMASK(13, 8)
	#define SHU1_R0_B3_DQ5_RK0_RX_ARDQ7_R_DLY_B3	GENMASK(21, 16)
	#define SHU1_R0_B3_DQ5_RK0_RX_ARDQ7_F_DLY_B3	GENMASK(29, 24)
#define SHU1_R0_B3_DQ6					0x00000e68
	#define SHU1_R0_B3_DQ6_RK0_RX_ARDQM0_R_DLY_B3	GENMASK(6, 0)
	#define SHU1_R0_B3_DQ6_RK0_RX_ARDQM0_F_DLY_B3	GENMASK(14, 8)
	#define SHU1_R0_B3_DQ6_RK0_RX_ARDQS0_R_DLY_B3	GENMASK(21, 16)
	#define SHU1_R0_B3_DQ6_RK0_RX_ARDQS0_F_DLY_B3	GENMASK(29, 24)
#define SHU1_R0_B3_DQ7					0x00000e6c
	#define SHU1_R0_B3_DQ7_RK0_ARPI_DQ_B3		GENMASK(13, 8)
	#define SHU1_R0_B3_DQ7_RK0_ARPI_DQM_B3		GENMASK(21, 16)
	#define SHU1_R0_B3_DQ7_RK0_ARPI_PBYTE_B3	GENMASK(29, 24)
#define SHU1_R0_CA_CMD0					0x00000ea0
	#define SHU1_R0_CA_CMD0_RK0_TX_ARCA0_DLY	GENMASK(3, 0)
	#define SHU1_R0_CA_CMD0_RK0_TX_ARCA1_DLY	GENMASK(7, 4)
	#define SHU1_R0_CA_CMD0_RK0_TX_ARCA2_DLY	GENMASK(11, 8)
	#define SHU1_R0_CA_CMD0_RK0_TX_ARCA3_DLY	GENMASK(15, 12)
	#define SHU1_R0_CA_CMD0_RK0_TX_ARCA4_DLY	GENMASK(19, 16)
	#define SHU1_R0_CA_CMD0_RK0_TX_ARCA5_DLY	GENMASK(23, 20)
	#define SHU1_R0_CA_CMD0_RK0_TX_ARCA6_DLY	GENMASK(27, 24)
	#define SHU1_R0_CA_CMD0_RK0_TX_ARCA7_DLY	GENMASK(31, 28)
#define SHU1_R0_CA_CMD1					0x00000ea4
	#define SHU1_R0_CA_CMD1_RK0_TX_ARCMD0_DLY	GENMASK(3, 0)
	#define SHU1_R0_CA_CMD1_RK0_TX_ARCMD1_DLY	GENMASK(7, 4)
	#define SHU1_R0_CA_CMD1_RK0_TX_ARCMD2_DLY	GENMASK(11, 8)
	#define SHU1_R0_CA_CMD1_RK0_TX_ARCMD3_DLY	GENMASK(15, 12)
	#define SHU1_R0_CA_CMD1_RK0_TX_ARCMD4_DLY	GENMASK(19, 16)
	#define SHU1_R0_CA_CMD1_RK0_TX_ARCMD5_DLY	GENMASK(23, 20)
	#define SHU1_R0_CA_CMD1_RK0_TX_ARCMD6_DLY	GENMASK(27, 24)
	#define SHU1_R0_CA_CMD1_RK0_TX_ARCMD7_DLY	GENMASK(31, 28)
#define SHU1_R0_CA_CMD9					0x00000ec4
	#define SHU1_R0_CA_CMD9_RG_RK0_ARPI_CS		GENMASK(5, 0)
	#define SHU1_R0_CA_CMD9_RG_RK0_ARPI_CMD		GENMASK(13, 8)
	#define SHU1_R0_CA_CMD9_RG_RK0_ARPI_CLK		GENMASK(29, 24)
#define SHU1_R0_CA_CMD10				0x00000ec8
	#define SHU1_R0_CA_CMD10_RK0_TX_ARCLK_DLY	GENMASK(3, 0)
	#define SHU1_R0_CA_CMD10_RK0_TX_ARCLKB_DLY	GENMASK(7, 4)
	#define SHU1_R0_CA_CMD10_RK0_TX_ARCLK_DLYB	GENMASK(11, 8)
	#define SHU1_R0_CA_CMD10_RK0_TX_ARCLKB_DLYB	GENMASK(15, 12)
#define SHU1_R1_B2_DQ0					0x00000f00
	#define SHU1_R1_B2_DQ0_RK1_TX_ARDQ0_DLY_B2	GENMASK(3, 0)
	#define SHU1_R1_B2_DQ0_RK1_TX_ARDQ1_DLY_B2	GENMASK(7, 4)
	#define SHU1_R1_B2_DQ0_RK1_TX_ARDQ2_DLY_B2	GENMASK(11, 8)
	#define SHU1_R1_B2_DQ0_RK1_TX_ARDQ3_DLY_B2	GENMASK(15, 12)
	#define SHU1_R1_B2_DQ0_RK1_TX_ARDQ4_DLY_B2	GENMASK(19, 16)
	#define SHU1_R1_B2_DQ0_RK1_TX_ARDQ5_DLY_B2	GENMASK(23, 20)
	#define SHU1_R1_B2_DQ0_RK1_TX_ARDQ6_DLY_B2	GENMASK(27, 24)
	#define SHU1_R1_B2_DQ0_RK1_TX_ARDQ7_DLY_B2	GENMASK(31, 28)
#define SHU1_R1_B2_DQ1					0x00000f04
	#define SHU1_R1_B2_DQ1_RK1_TX_ARDQM0_DLY_B2	GENMASK(3, 0)
	#define SHU1_R1_B2_DQ1_RK1_TX_ARDQS0_DLYB_B2	GENMASK(19, 16)
	#define SHU1_R1_B2_DQ1_RK1_TX_ARDQS0B_DLYB_B2	GENMASK(23, 20)
	#define SHU1_R1_B2_DQ1_RK1_TX_ARDQS0_DLY_B2	GENMASK(27, 24)
	#define SHU1_R1_B2_DQ1_RK1_TX_ARDQS0B_DLY_B2	GENMASK(31, 28)
#define SHU1_R1_B2_DQ2					0x00000f08
	#define SHU1_R1_B2_DQ2_RK1_RX_ARDQ0_R_DLY_B2	GENMASK(5, 0)
	#define SHU1_R1_B2_DQ2_RK1_RX_ARDQ0_F_DLY_B2	GENMASK(13, 8)
	#define SHU1_R1_B2_DQ2_RK1_RX_ARDQ1_R_DLY_B2	GENMASK(21, 16)
	#define SHU1_R1_B2_DQ2_RK1_RX_ARDQ1_F_DLY_B2	GENMASK(29, 24)
#define SHU1_R1_B2_DQ3					0x00000f0c
	#define SHU1_R1_B2_DQ3_RK1_RX_ARDQ2_R_DLY_B2	GENMASK(5, 0)
	#define SHU1_R1_B2_DQ3_RK1_RX_ARDQ2_F_DLY_B2	GENMASK(13, 8)
	#define SHU1_R1_B2_DQ3_RK1_RX_ARDQ3_R_DLY_B2	GENMASK(21, 16)
	#define SHU1_R1_B2_DQ3_RK1_RX_ARDQ3_F_DLY_B2	GENMASK(29, 24)
#define SHU1_R1_B2_DQ4					0x00000f10
	#define SHU1_R1_B2_DQ4_RK1_RX_ARDQ4_R_DLY_B2	GENMASK(5, 0)
	#define SHU1_R1_B2_DQ4_RK1_RX_ARDQ4_F_DLY_B2	GENMASK(13, 8)
	#define SHU1_R1_B2_DQ4_RK1_RX_ARDQ5_R_DLY_B2	GENMASK(21, 16)
	#define SHU1_R1_B2_DQ4_RK1_RX_ARDQ5_F_DLY_B2	GENMASK(29, 24)
#define SHU1_R1_B2_DQ5					0x00000f14
	#define SHU1_R1_B2_DQ5_RK1_RX_ARDQ6_R_DLY_B2	GENMASK(5, 0)
	#define SHU1_R1_B2_DQ5_RK1_RX_ARDQ6_F_DLY_B2	GENMASK(13, 8)
	#define SHU1_R1_B2_DQ5_RK1_RX_ARDQ7_R_DLY_B2	GENMASK(21, 16)
	#define SHU1_R1_B2_DQ5_RK1_RX_ARDQ7_F_DLY_B2	GENMASK(29, 24)
#define SHU1_R1_B2_DQ6					0x00000f18
	#define SHU1_R1_B2_DQ6_RK1_RX_ARDQM0_R_DLY_B2	GENMASK(5, 0)
	#define SHU1_R1_B2_DQ6_RK1_RX_ARDQM0_F_DLY_B2	GENMASK(13, 8)
	#define SHU1_R1_B2_DQ6_RK1_RX_ARDQS0_R_DLY_B2	GENMASK(22, 16)
	#define SHU1_R1_B2_DQ6_RK1_RX_ARDQS0_F_DLY_B2	GENMASK(30, 24)
#define SHU1_R1_B2_DQ7					0x00000f1c
	#define SHU1_R1_B2_DQ7_RK1_ARPI_DQ_B2		GENMASK(13, 8)
	#define SHU1_R1_B2_DQ7_RK1_ARPI_DQM_B2		GENMASK(21, 16)
	#define SHU1_R1_B2_DQ7_RK1_ARPI_PBYTE_B2	GENMASK(29, 24)
#define SHU1_R1_B3_DQ0					0x00000f50
	#define SHU1_R1_B3_DQ0_RK1_TX_ARDQ0_DLY_B3	GENMASK(3, 0)
	#define SHU1_R1_B3_DQ0_RK1_TX_ARDQ1_DLY_B3	GENMASK(7, 4)
	#define SHU1_R1_B3_DQ0_RK1_TX_ARDQ2_DLY_B3	GENMASK(11, 8)
	#define SHU1_R1_B3_DQ0_RK1_TX_ARDQ3_DLY_B3	GENMASK(15, 12)
	#define SHU1_R1_B3_DQ0_RK1_TX_ARDQ4_DLY_B3	GENMASK(19, 16)
	#define SHU1_R1_B3_DQ0_RK1_TX_ARDQ5_DLY_B3	GENMASK(23, 20)
	#define SHU1_R1_B3_DQ0_RK1_TX_ARDQ6_DLY_B3	GENMASK(27, 24)
	#define SHU1_R1_B3_DQ0_RK1_TX_ARDQ7_DLY_B3	GENMASK(31, 28)
#define SHU1_R1_B3_DQ1					0x00000f54
	#define SHU1_R1_B3_DQ1_RK1_TX_ARDQM0_DLY_B3	GENMASK(3, 0)
	#define SHU1_R1_B3_DQ1_RK1_TX_ARDQS0_DLYB_B3	GENMASK(19, 16)
	#define SHU1_R1_B3_DQ1_RK1_TX_ARDQS0B_DLYB_B3	GENMASK(23, 20)
	#define SHU1_R1_B3_DQ1_RK1_TX_ARDQS0_DLY_B3	GENMASK(27, 24)
	#define SHU1_R1_B3_DQ1_RK1_TX_ARDQS0B_DLY_B3	GENMASK(31, 28)
#define SHU1_R1_B3_DQ2					0x00000f58
	#define SHU1_R1_B3_DQ2_RK1_RX_ARDQ0_R_DLY_B3	GENMASK(5, 0)
	#define SHU1_R1_B3_DQ2_RK1_RX_ARDQ0_F_DLY_B3	GENMASK(13, 8)
	#define SHU1_R1_B3_DQ2_RK1_RX_ARDQ1_R_DLY_B3	GENMASK(21, 16)
	#define SHU1_R1_B3_DQ2_RK1_RX_ARDQ1_F_DLY_B3	GENMASK(29, 24)
#define SHU1_R1_B3_DQ3					0x00000f5c
	#define SHU1_R1_B3_DQ3_RK1_RX_ARDQ2_R_DLY_B3	GENMASK(5, 0)
	#define SHU1_R1_B3_DQ3_RK1_RX_ARDQ2_F_DLY_B3	GENMASK(13, 8)
	#define SHU1_R1_B3_DQ3_RK1_RX_ARDQ3_R_DLY_B3	GENMASK(21, 16)
	#define SHU1_R1_B3_DQ3_RK1_RX_ARDQ3_F_DLY_B3	GENMASK(29, 24)
#define SHU1_R1_B3_DQ4					0x00000f60
	#define SHU1_R1_B3_DQ4_RK1_RX_ARDQ4_R_DLY_B3	GENMASK(5, 0)
	#define SHU1_R1_B3_DQ4_RK1_RX_ARDQ4_F_DLY_B3	GENMASK(13, 8)
	#define SHU1_R1_B3_DQ4_RK1_RX_ARDQ5_R_DLY_B3	GENMASK(21, 16)
	#define SHU1_R1_B3_DQ4_RK1_RX_ARDQ5_F_DLY_B3	GENMASK(29, 24)
#define SHU1_R1_B3_DQ5					0x00000f64
	#define SHU1_R1_B3_DQ5_RK1_RX_ARDQ6_R_DLY_B3	GENMASK(5, 0)
	#define SHU1_R1_B3_DQ5_RK1_RX_ARDQ6_F_DLY_B3	GENMASK(13, 8)
	#define SHU1_R1_B3_DQ5_RK1_RX_ARDQ7_R_DLY_B3	GENMASK(21, 16)
	#define SHU1_R1_B3_DQ5_RK1_RX_ARDQ7_F_DLY_B3	GENMASK(29, 24)
#define SHU1_R1_B3_DQ6					0x00000f68
	#define SHU1_R1_B3_DQ6_RK1_RX_ARDQM0_R_DLY_B3	GENMASK(5, 0)
	#define SHU1_R1_B3_DQ6_RK1_RX_ARDQM0_F_DLY_B3	GENMASK(13, 8)
	#define SHU1_R1_B3_DQ6_RK1_RX_ARDQS0_R_DLY_B3	GENMASK(22, 16)
	#define SHU1_R1_B3_DQ6_RK1_RX_ARDQS0_F_DLY_B3	GENMASK(30, 24)
#define SHU1_R1_B3_DQ7					0x00000f6c
	#define SHU1_R1_B3_DQ7_RK1_ARPI_DQ_B3		GENMASK(13, 8)
	#define SHU1_R1_B3_DQ7_RK1_ARPI_DQM_B3		GENMASK(21, 16)
	#define SHU1_R1_B3_DQ7_RK1_ARPI_PBYTE_B3	GENMASK(29, 24)
#define SHU1_R1_CA_CMD0					0x00000fa0
	#define SHU1_R1_CA_CMD0_RK1_TX_ARCA0_DLY	GENMASK(3, 0)
	#define SHU1_R1_CA_CMD0_RK1_TX_ARCA1_DLY	GENMASK(7, 4)
	#define SHU1_R1_CA_CMD0_RK1_TX_ARCA2_DLY	GENMASK(11, 8)
	#define SHU1_R1_CA_CMD0_RK1_TX_ARCA3_DLY	GENMASK(15, 12)
	#define SHU1_R1_CA_CMD0_RK1_TX_ARCA4_DLY	GENMASK(19, 16)
	#define SHU1_R1_CA_CMD0_RK1_TX_ARCA5_DLY	GENMASK(23, 20)
	#define SHU1_R1_CA_CMD0_RK1_TX_ARCA6_DLY	GENMASK(27, 24)
	#define SHU1_R1_CA_CMD0_RK1_TX_ARCA7_DLY	GENMASK(31, 28)
#define SHU1_R1_CA_CMD1					0x00000fa4
	#define SHU1_R1_CA_CMD1_RK1_TX_ARCMD0_DLY	GENMASK(3, 0)
	#define SHU1_R1_CA_CMD1_RK1_TX_ARCMD1_DLY	GENMASK(7, 4)
	#define SHU1_R1_CA_CMD1_RK1_TX_ARCMD2_DLY	GENMASK(11, 8)
	#define SHU1_R1_CA_CMD1_RK1_TX_ARCMD3_DLY	GENMASK(15, 12)
	#define SHU1_R1_CA_CMD1_RK1_TX_ARCMD4_DLY	GENMASK(19, 16)
	#define SHU1_R1_CA_CMD1_RK1_TX_ARCMD5_DLY	GENMASK(23, 20)
	#define SHU1_R1_CA_CMD1_RK1_TX_ARCMD6_DLY	GENMASK(27, 24)
	#define SHU1_R1_CA_CMD1_RK1_TX_ARCMD7_DLY	GENMASK(31, 28)
#define SHU1_R1_CA_CMD9					0x00000fc4
	#define SHU1_R1_CA_CMD9_RG_RK1_ARPI_CS		GENMASK(5, 0)
	#define SHU1_R1_CA_CMD9_RG_RK1_ARPI_CMD		GENMASK(13, 8)
	#define SHU1_R1_CA_CMD9_RG_RK1_ARPI_CLK		GENMASK(29, 24)
#define SHU1_R1_CA_CMD10				0x00000fc8
	#define SHU1_R1_CA_CMD10_RK1_TX_ARCLK_DLY	GENMASK(3, 0)
	#define SHU1_R1_CA_CMD10_RK1_TX_ARCLKB_DLY	GENMASK(7, 4)
	#define SHU1_R1_CA_CMD10_RK1_TX_ARCLK_DLYB	GENMASK(11, 8)
	#define SHU1_R1_CA_CMD10_RK1_TX_ARCLKB_DLYB	GENMASK(15, 12)

#endif /*__DDRPHY_B23_REG_H__*/
