Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Jun 25 03:45:11 2023
| Host         : LAPTOP-KVBO1570 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file EyeChart_Top_timing_summary_routed.rpt -pb EyeChart_Top_timing_summary_routed.pb -rpx EyeChart_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : EyeChart_Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         4           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-18  Warning           Missing input or output delay                       12          
TIMING-20  Warning           Non-clocked latch                                   12          
LATCH-1    Advisory          Existing latches in the design                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (28)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (11)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (28)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: ec_c/FSM_onehot_rst_reg_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ec_c/FSM_onehot_rst_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line120/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.321        0.000                      0                  202        0.195        0.000                      0                  202        3.000        0.000                       0                   116  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
cw0/inst/clk_in       {0.000 5.000}      10.000          100.000         
  clk_out_clk_wiz_0   {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          
sys_clk_pin           {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cw0/inst/clk_in                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out_clk_wiz_0        33.363        0.000                      0                  133        0.195        0.000                      0                  133       19.363        0.000                       0                    55  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  
sys_clk_pin                 6.321        0.000                      0                   69        0.252        0.000                      0                   69        4.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out_clk_wiz_0                       
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  clk_out_clk_wiz_0   
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cw0/inst/clk_in
  To Clock:  cw0/inst/clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cw0/inst/clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cw0/inst/clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  cw0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  cw0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  cw0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  cw0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  cw0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  cw0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.363ns  (required time - arrival time)
  Source:                 d2v/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            d2v/y_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out_clk_wiz_0 rise@39.725ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.007ns  (logic 0.934ns (15.549%)  route 5.073ns (84.451%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 41.240 - 39.725 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.630     1.630    d2v/clk_out
    SLICE_X7Y14          FDRE                                         r  d2v/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.456     2.086 r  d2v/x_cnt_reg[0]/Q
                         net (fo=127, routed)         2.317     4.403    d2v/x_cnt[0]
    SLICE_X14Y19         LUT5 (Prop_lut5_I2_O)        0.150     4.553 r  d2v/x_cnt[9]_i_3/O
                         net (fo=2, routed)           0.467     5.019    d2v/x_cnt[9]_i_3_n_0
    SLICE_X14Y19         LUT6 (Prop_lut6_I2_O)        0.328     5.347 r  d2v/x_cnt[9]_i_1/O
                         net (fo=20, routed)          2.290     7.637    d2v/p_0_in
    SLICE_X6Y10          FDRE                                         r  d2v/y_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    41.182    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.515    41.240    d2v/clk_out
    SLICE_X6Y10          FDRE                                         r  d2v/y_cnt_reg[1]/C
                         clock pessimism              0.093    41.333    
                         clock uncertainty           -0.164    41.170    
    SLICE_X6Y10          FDRE (Setup_fdre_C_CE)      -0.169    41.001    d2v/y_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         41.001    
                         arrival time                          -7.637    
  -------------------------------------------------------------------
                         slack                                 33.363    

Slack (MET) :             33.363ns  (required time - arrival time)
  Source:                 d2v/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            d2v/y_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out_clk_wiz_0 rise@39.725ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.007ns  (logic 0.934ns (15.549%)  route 5.073ns (84.451%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 41.240 - 39.725 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.630     1.630    d2v/clk_out
    SLICE_X7Y14          FDRE                                         r  d2v/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.456     2.086 r  d2v/x_cnt_reg[0]/Q
                         net (fo=127, routed)         2.317     4.403    d2v/x_cnt[0]
    SLICE_X14Y19         LUT5 (Prop_lut5_I2_O)        0.150     4.553 r  d2v/x_cnt[9]_i_3/O
                         net (fo=2, routed)           0.467     5.019    d2v/x_cnt[9]_i_3_n_0
    SLICE_X14Y19         LUT6 (Prop_lut6_I2_O)        0.328     5.347 r  d2v/x_cnt[9]_i_1/O
                         net (fo=20, routed)          2.290     7.637    d2v/p_0_in
    SLICE_X6Y10          FDRE                                         r  d2v/y_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    41.182    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.515    41.240    d2v/clk_out
    SLICE_X6Y10          FDRE                                         r  d2v/y_cnt_reg[3]/C
                         clock pessimism              0.093    41.333    
                         clock uncertainty           -0.164    41.170    
    SLICE_X6Y10          FDRE (Setup_fdre_C_CE)      -0.169    41.001    d2v/y_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         41.001    
                         arrival time                          -7.637    
  -------------------------------------------------------------------
                         slack                                 33.363    

Slack (MET) :             33.405ns  (required time - arrival time)
  Source:                 ec_c/reg_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ec_c/reg_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out_clk_wiz_0 rise@39.725ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.705ns  (logic 1.076ns (18.861%)  route 4.629ns (81.139%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 41.242 - 39.725 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.633     1.633    ec_c/clk_out
    SLICE_X0Y13          FDRE                                         r  ec_c/reg_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     2.089 f  ec_c/reg_cnt_reg[18]/Q
                         net (fo=2, routed)           0.640     2.729    ec_c/reg_cnt[18]
    SLICE_X3Y13          LUT4 (Prop_lut4_I3_O)        0.124     2.853 f  ec_c/reg_cnt[25]_i_8/O
                         net (fo=1, routed)           0.580     3.433    ec_c/reg_cnt[25]_i_8_n_0
    SLICE_X1Y12          LUT5 (Prop_lut5_I4_O)        0.124     3.557 f  ec_c/reg_cnt[25]_i_7/O
                         net (fo=1, routed)           0.577     4.133    ec_c/reg_cnt[25]_i_7_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I5_O)        0.124     4.257 f  ec_c/reg_cnt[25]_i_3/O
                         net (fo=1, routed)           0.757     5.014    ec_c/reg_cnt[25]_i_3_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I0_O)        0.124     5.138 f  ec_c/reg_cnt[25]_i_2/O
                         net (fo=4, routed)           0.829     5.968    ec_c/reg_cnt[25]_i_2_n_0
    SLICE_X2Y15          LUT2 (Prop_lut2_I0_O)        0.124     6.092 r  ec_c/reg_cnt[25]_i_1/O
                         net (fo=25, routed)          1.247     7.338    ec_c/reg_cnt[25]_i_1_n_0
    SLICE_X0Y10          FDRE                                         r  ec_c/reg_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    41.182    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.517    41.242    ec_c/clk_out
    SLICE_X0Y10          FDRE                                         r  ec_c/reg_cnt_reg[5]/C
                         clock pessimism              0.094    41.336    
                         clock uncertainty           -0.164    41.173    
    SLICE_X0Y10          FDRE (Setup_fdre_C_R)       -0.429    40.744    ec_c/reg_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         40.744    
                         arrival time                          -7.338    
  -------------------------------------------------------------------
                         slack                                 33.405    

Slack (MET) :             33.405ns  (required time - arrival time)
  Source:                 ec_c/reg_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ec_c/reg_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out_clk_wiz_0 rise@39.725ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.705ns  (logic 1.076ns (18.861%)  route 4.629ns (81.139%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 41.242 - 39.725 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.633     1.633    ec_c/clk_out
    SLICE_X0Y13          FDRE                                         r  ec_c/reg_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     2.089 f  ec_c/reg_cnt_reg[18]/Q
                         net (fo=2, routed)           0.640     2.729    ec_c/reg_cnt[18]
    SLICE_X3Y13          LUT4 (Prop_lut4_I3_O)        0.124     2.853 f  ec_c/reg_cnt[25]_i_8/O
                         net (fo=1, routed)           0.580     3.433    ec_c/reg_cnt[25]_i_8_n_0
    SLICE_X1Y12          LUT5 (Prop_lut5_I4_O)        0.124     3.557 f  ec_c/reg_cnt[25]_i_7/O
                         net (fo=1, routed)           0.577     4.133    ec_c/reg_cnt[25]_i_7_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I5_O)        0.124     4.257 f  ec_c/reg_cnt[25]_i_3/O
                         net (fo=1, routed)           0.757     5.014    ec_c/reg_cnt[25]_i_3_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I0_O)        0.124     5.138 f  ec_c/reg_cnt[25]_i_2/O
                         net (fo=4, routed)           0.829     5.968    ec_c/reg_cnt[25]_i_2_n_0
    SLICE_X2Y15          LUT2 (Prop_lut2_I0_O)        0.124     6.092 r  ec_c/reg_cnt[25]_i_1/O
                         net (fo=25, routed)          1.247     7.338    ec_c/reg_cnt[25]_i_1_n_0
    SLICE_X0Y10          FDRE                                         r  ec_c/reg_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    41.182    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.517    41.242    ec_c/clk_out
    SLICE_X0Y10          FDRE                                         r  ec_c/reg_cnt_reg[6]/C
                         clock pessimism              0.094    41.336    
                         clock uncertainty           -0.164    41.173    
    SLICE_X0Y10          FDRE (Setup_fdre_C_R)       -0.429    40.744    ec_c/reg_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         40.744    
                         arrival time                          -7.338    
  -------------------------------------------------------------------
                         slack                                 33.405    

Slack (MET) :             33.405ns  (required time - arrival time)
  Source:                 ec_c/reg_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ec_c/reg_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out_clk_wiz_0 rise@39.725ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.705ns  (logic 1.076ns (18.861%)  route 4.629ns (81.139%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 41.242 - 39.725 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.633     1.633    ec_c/clk_out
    SLICE_X0Y13          FDRE                                         r  ec_c/reg_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     2.089 f  ec_c/reg_cnt_reg[18]/Q
                         net (fo=2, routed)           0.640     2.729    ec_c/reg_cnt[18]
    SLICE_X3Y13          LUT4 (Prop_lut4_I3_O)        0.124     2.853 f  ec_c/reg_cnt[25]_i_8/O
                         net (fo=1, routed)           0.580     3.433    ec_c/reg_cnt[25]_i_8_n_0
    SLICE_X1Y12          LUT5 (Prop_lut5_I4_O)        0.124     3.557 f  ec_c/reg_cnt[25]_i_7/O
                         net (fo=1, routed)           0.577     4.133    ec_c/reg_cnt[25]_i_7_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I5_O)        0.124     4.257 f  ec_c/reg_cnt[25]_i_3/O
                         net (fo=1, routed)           0.757     5.014    ec_c/reg_cnt[25]_i_3_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I0_O)        0.124     5.138 f  ec_c/reg_cnt[25]_i_2/O
                         net (fo=4, routed)           0.829     5.968    ec_c/reg_cnt[25]_i_2_n_0
    SLICE_X2Y15          LUT2 (Prop_lut2_I0_O)        0.124     6.092 r  ec_c/reg_cnt[25]_i_1/O
                         net (fo=25, routed)          1.247     7.338    ec_c/reg_cnt[25]_i_1_n_0
    SLICE_X0Y10          FDRE                                         r  ec_c/reg_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    41.182    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.517    41.242    ec_c/clk_out
    SLICE_X0Y10          FDRE                                         r  ec_c/reg_cnt_reg[7]/C
                         clock pessimism              0.094    41.336    
                         clock uncertainty           -0.164    41.173    
    SLICE_X0Y10          FDRE (Setup_fdre_C_R)       -0.429    40.744    ec_c/reg_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         40.744    
                         arrival time                          -7.338    
  -------------------------------------------------------------------
                         slack                                 33.405    

Slack (MET) :             33.405ns  (required time - arrival time)
  Source:                 ec_c/reg_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ec_c/reg_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out_clk_wiz_0 rise@39.725ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.705ns  (logic 1.076ns (18.861%)  route 4.629ns (81.139%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 41.242 - 39.725 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.633     1.633    ec_c/clk_out
    SLICE_X0Y13          FDRE                                         r  ec_c/reg_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     2.089 f  ec_c/reg_cnt_reg[18]/Q
                         net (fo=2, routed)           0.640     2.729    ec_c/reg_cnt[18]
    SLICE_X3Y13          LUT4 (Prop_lut4_I3_O)        0.124     2.853 f  ec_c/reg_cnt[25]_i_8/O
                         net (fo=1, routed)           0.580     3.433    ec_c/reg_cnt[25]_i_8_n_0
    SLICE_X1Y12          LUT5 (Prop_lut5_I4_O)        0.124     3.557 f  ec_c/reg_cnt[25]_i_7/O
                         net (fo=1, routed)           0.577     4.133    ec_c/reg_cnt[25]_i_7_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I5_O)        0.124     4.257 f  ec_c/reg_cnt[25]_i_3/O
                         net (fo=1, routed)           0.757     5.014    ec_c/reg_cnt[25]_i_3_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I0_O)        0.124     5.138 f  ec_c/reg_cnt[25]_i_2/O
                         net (fo=4, routed)           0.829     5.968    ec_c/reg_cnt[25]_i_2_n_0
    SLICE_X2Y15          LUT2 (Prop_lut2_I0_O)        0.124     6.092 r  ec_c/reg_cnt[25]_i_1/O
                         net (fo=25, routed)          1.247     7.338    ec_c/reg_cnt[25]_i_1_n_0
    SLICE_X0Y10          FDRE                                         r  ec_c/reg_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    41.182    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.517    41.242    ec_c/clk_out
    SLICE_X0Y10          FDRE                                         r  ec_c/reg_cnt_reg[8]/C
                         clock pessimism              0.094    41.336    
                         clock uncertainty           -0.164    41.173    
    SLICE_X0Y10          FDRE (Setup_fdre_C_R)       -0.429    40.744    ec_c/reg_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         40.744    
                         arrival time                          -7.338    
  -------------------------------------------------------------------
                         slack                                 33.405    

Slack (MET) :             33.544ns  (required time - arrival time)
  Source:                 ec_c/reg_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ec_c/reg_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out_clk_wiz_0 rise@39.725ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.566ns  (logic 1.076ns (19.330%)  route 4.490ns (80.670%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 41.242 - 39.725 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.633     1.633    ec_c/clk_out
    SLICE_X0Y13          FDRE                                         r  ec_c/reg_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     2.089 f  ec_c/reg_cnt_reg[18]/Q
                         net (fo=2, routed)           0.640     2.729    ec_c/reg_cnt[18]
    SLICE_X3Y13          LUT4 (Prop_lut4_I3_O)        0.124     2.853 f  ec_c/reg_cnt[25]_i_8/O
                         net (fo=1, routed)           0.580     3.433    ec_c/reg_cnt[25]_i_8_n_0
    SLICE_X1Y12          LUT5 (Prop_lut5_I4_O)        0.124     3.557 f  ec_c/reg_cnt[25]_i_7/O
                         net (fo=1, routed)           0.577     4.133    ec_c/reg_cnt[25]_i_7_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I5_O)        0.124     4.257 f  ec_c/reg_cnt[25]_i_3/O
                         net (fo=1, routed)           0.757     5.014    ec_c/reg_cnt[25]_i_3_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I0_O)        0.124     5.138 f  ec_c/reg_cnt[25]_i_2/O
                         net (fo=4, routed)           0.829     5.968    ec_c/reg_cnt[25]_i_2_n_0
    SLICE_X2Y15          LUT2 (Prop_lut2_I0_O)        0.124     6.092 r  ec_c/reg_cnt[25]_i_1/O
                         net (fo=25, routed)          1.108     7.200    ec_c/reg_cnt[25]_i_1_n_0
    SLICE_X0Y9           FDRE                                         r  ec_c/reg_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    41.182    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.517    41.242    ec_c/clk_out
    SLICE_X0Y9           FDRE                                         r  ec_c/reg_cnt_reg[1]/C
                         clock pessimism              0.094    41.336    
                         clock uncertainty           -0.164    41.173    
    SLICE_X0Y9           FDRE (Setup_fdre_C_R)       -0.429    40.744    ec_c/reg_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         40.744    
                         arrival time                          -7.200    
  -------------------------------------------------------------------
                         slack                                 33.544    

Slack (MET) :             33.544ns  (required time - arrival time)
  Source:                 ec_c/reg_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ec_c/reg_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out_clk_wiz_0 rise@39.725ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.566ns  (logic 1.076ns (19.330%)  route 4.490ns (80.670%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 41.242 - 39.725 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.633     1.633    ec_c/clk_out
    SLICE_X0Y13          FDRE                                         r  ec_c/reg_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     2.089 f  ec_c/reg_cnt_reg[18]/Q
                         net (fo=2, routed)           0.640     2.729    ec_c/reg_cnt[18]
    SLICE_X3Y13          LUT4 (Prop_lut4_I3_O)        0.124     2.853 f  ec_c/reg_cnt[25]_i_8/O
                         net (fo=1, routed)           0.580     3.433    ec_c/reg_cnt[25]_i_8_n_0
    SLICE_X1Y12          LUT5 (Prop_lut5_I4_O)        0.124     3.557 f  ec_c/reg_cnt[25]_i_7/O
                         net (fo=1, routed)           0.577     4.133    ec_c/reg_cnt[25]_i_7_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I5_O)        0.124     4.257 f  ec_c/reg_cnt[25]_i_3/O
                         net (fo=1, routed)           0.757     5.014    ec_c/reg_cnt[25]_i_3_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I0_O)        0.124     5.138 f  ec_c/reg_cnt[25]_i_2/O
                         net (fo=4, routed)           0.829     5.968    ec_c/reg_cnt[25]_i_2_n_0
    SLICE_X2Y15          LUT2 (Prop_lut2_I0_O)        0.124     6.092 r  ec_c/reg_cnt[25]_i_1/O
                         net (fo=25, routed)          1.108     7.200    ec_c/reg_cnt[25]_i_1_n_0
    SLICE_X0Y9           FDRE                                         r  ec_c/reg_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    41.182    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.517    41.242    ec_c/clk_out
    SLICE_X0Y9           FDRE                                         r  ec_c/reg_cnt_reg[2]/C
                         clock pessimism              0.094    41.336    
                         clock uncertainty           -0.164    41.173    
    SLICE_X0Y9           FDRE (Setup_fdre_C_R)       -0.429    40.744    ec_c/reg_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         40.744    
                         arrival time                          -7.200    
  -------------------------------------------------------------------
                         slack                                 33.544    

Slack (MET) :             33.544ns  (required time - arrival time)
  Source:                 ec_c/reg_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ec_c/reg_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out_clk_wiz_0 rise@39.725ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.566ns  (logic 1.076ns (19.330%)  route 4.490ns (80.670%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 41.242 - 39.725 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.633     1.633    ec_c/clk_out
    SLICE_X0Y13          FDRE                                         r  ec_c/reg_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     2.089 f  ec_c/reg_cnt_reg[18]/Q
                         net (fo=2, routed)           0.640     2.729    ec_c/reg_cnt[18]
    SLICE_X3Y13          LUT4 (Prop_lut4_I3_O)        0.124     2.853 f  ec_c/reg_cnt[25]_i_8/O
                         net (fo=1, routed)           0.580     3.433    ec_c/reg_cnt[25]_i_8_n_0
    SLICE_X1Y12          LUT5 (Prop_lut5_I4_O)        0.124     3.557 f  ec_c/reg_cnt[25]_i_7/O
                         net (fo=1, routed)           0.577     4.133    ec_c/reg_cnt[25]_i_7_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I5_O)        0.124     4.257 f  ec_c/reg_cnt[25]_i_3/O
                         net (fo=1, routed)           0.757     5.014    ec_c/reg_cnt[25]_i_3_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I0_O)        0.124     5.138 f  ec_c/reg_cnt[25]_i_2/O
                         net (fo=4, routed)           0.829     5.968    ec_c/reg_cnt[25]_i_2_n_0
    SLICE_X2Y15          LUT2 (Prop_lut2_I0_O)        0.124     6.092 r  ec_c/reg_cnt[25]_i_1/O
                         net (fo=25, routed)          1.108     7.200    ec_c/reg_cnt[25]_i_1_n_0
    SLICE_X0Y9           FDRE                                         r  ec_c/reg_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    41.182    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.517    41.242    ec_c/clk_out
    SLICE_X0Y9           FDRE                                         r  ec_c/reg_cnt_reg[3]/C
                         clock pessimism              0.094    41.336    
                         clock uncertainty           -0.164    41.173    
    SLICE_X0Y9           FDRE (Setup_fdre_C_R)       -0.429    40.744    ec_c/reg_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         40.744    
                         arrival time                          -7.200    
  -------------------------------------------------------------------
                         slack                                 33.544    

Slack (MET) :             33.544ns  (required time - arrival time)
  Source:                 ec_c/reg_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ec_c/reg_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out_clk_wiz_0 rise@39.725ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.566ns  (logic 1.076ns (19.330%)  route 4.490ns (80.670%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 41.242 - 39.725 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.633     1.633    ec_c/clk_out
    SLICE_X0Y13          FDRE                                         r  ec_c/reg_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     2.089 f  ec_c/reg_cnt_reg[18]/Q
                         net (fo=2, routed)           0.640     2.729    ec_c/reg_cnt[18]
    SLICE_X3Y13          LUT4 (Prop_lut4_I3_O)        0.124     2.853 f  ec_c/reg_cnt[25]_i_8/O
                         net (fo=1, routed)           0.580     3.433    ec_c/reg_cnt[25]_i_8_n_0
    SLICE_X1Y12          LUT5 (Prop_lut5_I4_O)        0.124     3.557 f  ec_c/reg_cnt[25]_i_7/O
                         net (fo=1, routed)           0.577     4.133    ec_c/reg_cnt[25]_i_7_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I5_O)        0.124     4.257 f  ec_c/reg_cnt[25]_i_3/O
                         net (fo=1, routed)           0.757     5.014    ec_c/reg_cnt[25]_i_3_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I0_O)        0.124     5.138 f  ec_c/reg_cnt[25]_i_2/O
                         net (fo=4, routed)           0.829     5.968    ec_c/reg_cnt[25]_i_2_n_0
    SLICE_X2Y15          LUT2 (Prop_lut2_I0_O)        0.124     6.092 r  ec_c/reg_cnt[25]_i_1/O
                         net (fo=25, routed)          1.108     7.200    ec_c/reg_cnt[25]_i_1_n_0
    SLICE_X0Y9           FDRE                                         r  ec_c/reg_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    41.182    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.517    41.242    ec_c/clk_out
    SLICE_X0Y9           FDRE                                         r  ec_c/reg_cnt_reg[4]/C
                         clock pessimism              0.094    41.336    
                         clock uncertainty           -0.164    41.173    
    SLICE_X0Y9           FDRE (Setup_fdre_C_R)       -0.429    40.744    ec_c/reg_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         40.744    
                         arrival time                          -7.200    
  -------------------------------------------------------------------
                         slack                                 33.544    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 d2v/y_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            d2v/y_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.284%)  route 0.113ns (37.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591     0.591    d2v/clk_out
    SLICE_X4Y11          FDRE                                         r  d2v/y_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  d2v/y_cnt_reg[0]/Q
                         net (fo=42, routed)          0.113     0.844    d2v/y_cnt_reg[0]
    SLICE_X5Y11          LUT6 (Prop_lut6_I2_O)        0.045     0.889 r  d2v/y_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.889    d2v/p_0_in__0[5]
    SLICE_X5Y11          FDRE                                         r  d2v/y_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.862     0.862    d2v/clk_out
    SLICE_X5Y11          FDRE                                         r  d2v/y_cnt_reg[5]/C
                         clock pessimism             -0.258     0.604    
    SLICE_X5Y11          FDRE (Hold_fdre_C_D)         0.091     0.695    d2v/y_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 d2v/y_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            d2v/y_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.039%)  route 0.131ns (40.961%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.590     0.590    d2v/clk_out
    SLICE_X4Y12          FDRE                                         r  d2v/y_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.141     0.731 r  d2v/y_cnt_reg[6]/Q
                         net (fo=10, routed)          0.131     0.862    d2v/y_cnt_reg[6]
    SLICE_X5Y12          LUT5 (Prop_lut5_I2_O)        0.048     0.910 r  d2v/y_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     0.910    d2v/p_0_in__0[9]
    SLICE_X5Y12          FDRE                                         r  d2v/y_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860     0.860    d2v/clk_out
    SLICE_X5Y12          FDRE                                         r  d2v/y_cnt_reg[9]/C
                         clock pessimism             -0.257     0.603    
    SLICE_X5Y12          FDRE (Hold_fdre_C_D)         0.107     0.710    d2v/y_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 d2v/y_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            d2v/y_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.652%)  route 0.131ns (41.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.590     0.590    d2v/clk_out
    SLICE_X4Y12          FDRE                                         r  d2v/y_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.141     0.731 r  d2v/y_cnt_reg[6]/Q
                         net (fo=10, routed)          0.131     0.862    d2v/y_cnt_reg[6]
    SLICE_X5Y12          LUT4 (Prop_lut4_I2_O)        0.045     0.907 r  d2v/y_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     0.907    d2v/p_0_in__0[8]
    SLICE_X5Y12          FDRE                                         r  d2v/y_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860     0.860    d2v/clk_out
    SLICE_X5Y12          FDRE                                         r  d2v/y_cnt_reg[8]/C
                         clock pessimism             -0.257     0.603    
    SLICE_X5Y12          FDRE (Hold_fdre_C_D)         0.091     0.694    d2v/y_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 d2v/x_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            d2v/x_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.294%)  route 0.162ns (43.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559     0.559    d2v/clk_out
    SLICE_X14Y18         FDRE                                         r  d2v/x_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  d2v/x_cnt_reg[5]/Q
                         net (fo=14, routed)          0.162     0.885    d2v/x_cnt[5]
    SLICE_X14Y18         LUT6 (Prop_lut6_I0_O)        0.045     0.930 r  d2v/x_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.930    d2v/p_1_in[5]
    SLICE_X14Y18         FDRE                                         r  d2v/x_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827     0.827    d2v/clk_out
    SLICE_X14Y18         FDRE                                         r  d2v/x_cnt_reg[5]/C
                         clock pessimism             -0.268     0.559    
    SLICE_X14Y18         FDRE (Hold_fdre_C_D)         0.121     0.680    d2v/x_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 d2v/x_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            d2v/x_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.183ns (49.863%)  route 0.184ns (50.137%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562     0.562    d2v/clk_out
    SLICE_X9Y15          FDRE                                         r  d2v/x_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  d2v/x_cnt_reg[2]/Q
                         net (fo=45, routed)          0.184     0.887    d2v/x_cnt[2]
    SLICE_X9Y15          LUT4 (Prop_lut4_I3_O)        0.042     0.929 r  d2v/x_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.929    d2v/p_1_in[3]
    SLICE_X9Y15          FDRE                                         r  d2v/x_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.830     0.830    d2v/clk_out
    SLICE_X9Y15          FDRE                                         r  d2v/x_cnt_reg[3]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X9Y15          FDRE (Hold_fdre_C_D)         0.107     0.669    d2v/x_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ec_c/sel_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ec_c/sel_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591     0.591    ec_c/clk_out
    SLICE_X3Y15          FDRE                                         r  ec_c/sel_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  ec_c/sel_cnt_reg[0]/Q
                         net (fo=3, routed)           0.170     0.902    ec_c/sel_cnt[0]
    SLICE_X3Y15          LUT3 (Prop_lut3_I1_O)        0.045     0.947 r  ec_c/sel_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.947    ec_c/sel_reg[0]_i_1_n_0
    SLICE_X3Y15          FDRE                                         r  ec_c/sel_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860     0.860    ec_c/clk_out
    SLICE_X3Y15          FDRE                                         r  ec_c/sel_reg_reg[0]/C
                         clock pessimism             -0.269     0.591    
    SLICE_X3Y15          FDRE (Hold_fdre_C_D)         0.092     0.683    ec_c/sel_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 d2v/x_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            d2v/x_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.209ns (52.463%)  route 0.189ns (47.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559     0.559    d2v/clk_out
    SLICE_X14Y18         FDRE                                         r  d2v/x_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  d2v/x_cnt_reg[5]/Q
                         net (fo=14, routed)          0.189     0.912    d2v/x_cnt[5]
    SLICE_X14Y19         LUT6 (Prop_lut6_I4_O)        0.045     0.957 r  d2v/x_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     0.957    d2v/p_1_in[9]
    SLICE_X14Y19         FDRE                                         r  d2v/x_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826     0.826    d2v/clk_out
    SLICE_X14Y19         FDRE                                         r  d2v/x_cnt_reg[9]/C
                         clock pessimism             -0.254     0.572    
    SLICE_X14Y19         FDRE (Hold_fdre_C_D)         0.121     0.693    d2v/x_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 d2v/x_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            d2v/x_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.269%)  route 0.184ns (49.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.562     0.562    d2v/clk_out
    SLICE_X9Y15          FDRE                                         r  d2v/x_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  d2v/x_cnt_reg[2]/Q
                         net (fo=45, routed)          0.184     0.887    d2v/x_cnt[2]
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.045     0.932 r  d2v/x_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.932    d2v/p_1_in[2]
    SLICE_X9Y15          FDRE                                         r  d2v/x_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.830     0.830    d2v/clk_out
    SLICE_X9Y15          FDRE                                         r  d2v/x_cnt_reg[2]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X9Y15          FDRE (Hold_fdre_C_D)         0.091     0.653    d2v/x_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ec_c/reg_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ec_c/reg_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.593     0.593    ec_c/clk_out
    SLICE_X0Y11          FDRE                                         r  ec_c/reg_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     0.734 r  ec_c/reg_cnt_reg[11]/Q
                         net (fo=2, routed)           0.133     0.866    ec_c/reg_cnt[11]
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.977 r  ec_c/reg_cnt0_carry__1/O[2]
                         net (fo=1, routed)           0.000     0.977    ec_c/data0[11]
    SLICE_X0Y11          FDRE                                         r  ec_c/reg_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.864     0.864    ec_c/clk_out
    SLICE_X0Y11          FDRE                                         r  ec_c/reg_cnt_reg[11]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.105     0.698    ec_c/reg_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ec_c/reg_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ec_c/reg_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.593     0.593    ec_c/clk_out
    SLICE_X0Y10          FDRE                                         r  ec_c/reg_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     0.734 r  ec_c/reg_cnt_reg[7]/Q
                         net (fo=2, routed)           0.133     0.866    ec_c/reg_cnt[7]
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.977 r  ec_c/reg_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.977    ec_c/data0[7]
    SLICE_X0Y10          FDRE                                         r  ec_c/reg_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.864     0.864    ec_c/clk_out
    SLICE_X0Y10          FDRE                                         r  ec_c/reg_cnt_reg[7]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X0Y10          FDRE (Hold_fdre_C_D)         0.105     0.698    ec_c/reg_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { cw0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y1    cw0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y0  cw0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X7Y14      d2v/x_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X7Y14      d2v/x_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X9Y15      d2v/x_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X9Y15      d2v/x_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X14Y19     d2v/x_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X14Y18     d2v/x_cnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X8Y19      d2v/x_cnt_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X11Y18     d2v/x_cnt_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y0  cw0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X7Y14      d2v/x_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X7Y14      d2v/x_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X7Y14      d2v/x_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X7Y14      d2v/x_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y15      d2v/x_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y15      d2v/x_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y15      d2v/x_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y15      d2v/x_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X14Y19     d2v/x_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X14Y19     d2v/x_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X7Y14      d2v/x_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X7Y14      d2v/x_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X7Y14      d2v/x_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X7Y14      d2v/x_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y15      d2v/x_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y15      d2v/x_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y15      d2v/x_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y15      d2v/x_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X14Y19     d2v/x_cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X14Y19     d2v/x_cnt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { cw0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    cw0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  cw0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  cw0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  cw0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  cw0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 nolabel_line120/clk_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line120/clk_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.704ns (21.903%)  route 2.510ns (78.097%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.629     5.150    nolabel_line120/clk
    SLICE_X0Y32          FDRE                                         r  nolabel_line120/clk_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  nolabel_line120/clk_reg_reg[3]/Q
                         net (fo=2, routed)           0.860     6.466    nolabel_line120/clk_reg[3]
    SLICE_X1Y32          LUT6 (Prop_lut6_I0_O)        0.124     6.590 r  nolabel_line120/clk_reg[24]_i_2/O
                         net (fo=2, routed)           0.935     7.525    nolabel_line120/clk_reg[24]_i_2_n_0
    SLICE_X1Y36          LUT5 (Prop_lut5_I0_O)        0.124     7.649 r  nolabel_line120/clk_reg[24]_i_1/O
                         net (fo=25, routed)          0.716     8.364    nolabel_line120/clk_div_0
    SLICE_X0Y32          FDRE                                         r  nolabel_line120/clk_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.511    14.852    nolabel_line120/clk
    SLICE_X0Y32          FDRE                                         r  nolabel_line120/clk_reg_reg[1]/C
                         clock pessimism              0.298    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X0Y32          FDRE (Setup_fdre_C_R)       -0.429    14.686    nolabel_line120/clk_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                  6.321    

Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 nolabel_line120/clk_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line120/clk_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.704ns (21.903%)  route 2.510ns (78.097%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.629     5.150    nolabel_line120/clk
    SLICE_X0Y32          FDRE                                         r  nolabel_line120/clk_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  nolabel_line120/clk_reg_reg[3]/Q
                         net (fo=2, routed)           0.860     6.466    nolabel_line120/clk_reg[3]
    SLICE_X1Y32          LUT6 (Prop_lut6_I0_O)        0.124     6.590 r  nolabel_line120/clk_reg[24]_i_2/O
                         net (fo=2, routed)           0.935     7.525    nolabel_line120/clk_reg[24]_i_2_n_0
    SLICE_X1Y36          LUT5 (Prop_lut5_I0_O)        0.124     7.649 r  nolabel_line120/clk_reg[24]_i_1/O
                         net (fo=25, routed)          0.716     8.364    nolabel_line120/clk_div_0
    SLICE_X0Y32          FDRE                                         r  nolabel_line120/clk_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.511    14.852    nolabel_line120/clk
    SLICE_X0Y32          FDRE                                         r  nolabel_line120/clk_reg_reg[2]/C
                         clock pessimism              0.298    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X0Y32          FDRE (Setup_fdre_C_R)       -0.429    14.686    nolabel_line120/clk_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                  6.321    

Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 nolabel_line120/clk_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line120/clk_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.704ns (21.903%)  route 2.510ns (78.097%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.629     5.150    nolabel_line120/clk
    SLICE_X0Y32          FDRE                                         r  nolabel_line120/clk_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  nolabel_line120/clk_reg_reg[3]/Q
                         net (fo=2, routed)           0.860     6.466    nolabel_line120/clk_reg[3]
    SLICE_X1Y32          LUT6 (Prop_lut6_I0_O)        0.124     6.590 r  nolabel_line120/clk_reg[24]_i_2/O
                         net (fo=2, routed)           0.935     7.525    nolabel_line120/clk_reg[24]_i_2_n_0
    SLICE_X1Y36          LUT5 (Prop_lut5_I0_O)        0.124     7.649 r  nolabel_line120/clk_reg[24]_i_1/O
                         net (fo=25, routed)          0.716     8.364    nolabel_line120/clk_div_0
    SLICE_X0Y32          FDRE                                         r  nolabel_line120/clk_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.511    14.852    nolabel_line120/clk
    SLICE_X0Y32          FDRE                                         r  nolabel_line120/clk_reg_reg[3]/C
                         clock pessimism              0.298    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X0Y32          FDRE (Setup_fdre_C_R)       -0.429    14.686    nolabel_line120/clk_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                  6.321    

Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 nolabel_line120/clk_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line120/clk_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.704ns (21.903%)  route 2.510ns (78.097%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.629     5.150    nolabel_line120/clk
    SLICE_X0Y32          FDRE                                         r  nolabel_line120/clk_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  nolabel_line120/clk_reg_reg[3]/Q
                         net (fo=2, routed)           0.860     6.466    nolabel_line120/clk_reg[3]
    SLICE_X1Y32          LUT6 (Prop_lut6_I0_O)        0.124     6.590 r  nolabel_line120/clk_reg[24]_i_2/O
                         net (fo=2, routed)           0.935     7.525    nolabel_line120/clk_reg[24]_i_2_n_0
    SLICE_X1Y36          LUT5 (Prop_lut5_I0_O)        0.124     7.649 r  nolabel_line120/clk_reg[24]_i_1/O
                         net (fo=25, routed)          0.716     8.364    nolabel_line120/clk_div_0
    SLICE_X0Y32          FDRE                                         r  nolabel_line120/clk_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.511    14.852    nolabel_line120/clk
    SLICE_X0Y32          FDRE                                         r  nolabel_line120/clk_reg_reg[4]/C
                         clock pessimism              0.298    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X0Y32          FDRE (Setup_fdre_C_R)       -0.429    14.686    nolabel_line120/clk_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                  6.321    

Slack (MET) :             6.340ns  (required time - arrival time)
  Source:                 nolabel_line120/clk_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line120/clk_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.704ns (22.190%)  route 2.469ns (77.810%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.629     5.150    nolabel_line120/clk
    SLICE_X0Y32          FDRE                                         r  nolabel_line120/clk_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  nolabel_line120/clk_reg_reg[3]/Q
                         net (fo=2, routed)           0.860     6.466    nolabel_line120/clk_reg[3]
    SLICE_X1Y32          LUT6 (Prop_lut6_I0_O)        0.124     6.590 r  nolabel_line120/clk_reg[24]_i_2/O
                         net (fo=2, routed)           0.935     7.525    nolabel_line120/clk_reg[24]_i_2_n_0
    SLICE_X1Y36          LUT5 (Prop_lut5_I0_O)        0.124     7.649 r  nolabel_line120/clk_reg[24]_i_1/O
                         net (fo=25, routed)          0.674     8.323    nolabel_line120/clk_div_0
    SLICE_X0Y33          FDRE                                         r  nolabel_line120/clk_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.512    14.853    nolabel_line120/clk
    SLICE_X0Y33          FDRE                                         r  nolabel_line120/clk_reg_reg[5]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X0Y33          FDRE (Setup_fdre_C_R)       -0.429    14.663    nolabel_line120/clk_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -8.323    
  -------------------------------------------------------------------
                         slack                                  6.340    

Slack (MET) :             6.340ns  (required time - arrival time)
  Source:                 nolabel_line120/clk_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line120/clk_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.704ns (22.190%)  route 2.469ns (77.810%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.629     5.150    nolabel_line120/clk
    SLICE_X0Y32          FDRE                                         r  nolabel_line120/clk_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  nolabel_line120/clk_reg_reg[3]/Q
                         net (fo=2, routed)           0.860     6.466    nolabel_line120/clk_reg[3]
    SLICE_X1Y32          LUT6 (Prop_lut6_I0_O)        0.124     6.590 r  nolabel_line120/clk_reg[24]_i_2/O
                         net (fo=2, routed)           0.935     7.525    nolabel_line120/clk_reg[24]_i_2_n_0
    SLICE_X1Y36          LUT5 (Prop_lut5_I0_O)        0.124     7.649 r  nolabel_line120/clk_reg[24]_i_1/O
                         net (fo=25, routed)          0.674     8.323    nolabel_line120/clk_div_0
    SLICE_X0Y33          FDRE                                         r  nolabel_line120/clk_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.512    14.853    nolabel_line120/clk
    SLICE_X0Y33          FDRE                                         r  nolabel_line120/clk_reg_reg[6]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X0Y33          FDRE (Setup_fdre_C_R)       -0.429    14.663    nolabel_line120/clk_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -8.323    
  -------------------------------------------------------------------
                         slack                                  6.340    

Slack (MET) :             6.340ns  (required time - arrival time)
  Source:                 nolabel_line120/clk_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line120/clk_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.704ns (22.190%)  route 2.469ns (77.810%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.629     5.150    nolabel_line120/clk
    SLICE_X0Y32          FDRE                                         r  nolabel_line120/clk_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  nolabel_line120/clk_reg_reg[3]/Q
                         net (fo=2, routed)           0.860     6.466    nolabel_line120/clk_reg[3]
    SLICE_X1Y32          LUT6 (Prop_lut6_I0_O)        0.124     6.590 r  nolabel_line120/clk_reg[24]_i_2/O
                         net (fo=2, routed)           0.935     7.525    nolabel_line120/clk_reg[24]_i_2_n_0
    SLICE_X1Y36          LUT5 (Prop_lut5_I0_O)        0.124     7.649 r  nolabel_line120/clk_reg[24]_i_1/O
                         net (fo=25, routed)          0.674     8.323    nolabel_line120/clk_div_0
    SLICE_X0Y33          FDRE                                         r  nolabel_line120/clk_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.512    14.853    nolabel_line120/clk
    SLICE_X0Y33          FDRE                                         r  nolabel_line120/clk_reg_reg[7]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X0Y33          FDRE (Setup_fdre_C_R)       -0.429    14.663    nolabel_line120/clk_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -8.323    
  -------------------------------------------------------------------
                         slack                                  6.340    

Slack (MET) :             6.340ns  (required time - arrival time)
  Source:                 nolabel_line120/clk_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line120/clk_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.704ns (22.190%)  route 2.469ns (77.810%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.629     5.150    nolabel_line120/clk
    SLICE_X0Y32          FDRE                                         r  nolabel_line120/clk_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  nolabel_line120/clk_reg_reg[3]/Q
                         net (fo=2, routed)           0.860     6.466    nolabel_line120/clk_reg[3]
    SLICE_X1Y32          LUT6 (Prop_lut6_I0_O)        0.124     6.590 r  nolabel_line120/clk_reg[24]_i_2/O
                         net (fo=2, routed)           0.935     7.525    nolabel_line120/clk_reg[24]_i_2_n_0
    SLICE_X1Y36          LUT5 (Prop_lut5_I0_O)        0.124     7.649 r  nolabel_line120/clk_reg[24]_i_1/O
                         net (fo=25, routed)          0.674     8.323    nolabel_line120/clk_div_0
    SLICE_X0Y33          FDRE                                         r  nolabel_line120/clk_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.512    14.853    nolabel_line120/clk
    SLICE_X0Y33          FDRE                                         r  nolabel_line120/clk_reg_reg[8]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X0Y33          FDRE (Setup_fdre_C_R)       -0.429    14.663    nolabel_line120/clk_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -8.323    
  -------------------------------------------------------------------
                         slack                                  6.340    

Slack (MET) :             6.344ns  (required time - arrival time)
  Source:                 nolabel_line120/clk_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line120/clk_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 0.704ns (22.221%)  route 2.464ns (77.779%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.629     5.150    nolabel_line120/clk
    SLICE_X0Y32          FDRE                                         r  nolabel_line120/clk_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  nolabel_line120/clk_reg_reg[3]/Q
                         net (fo=2, routed)           0.860     6.466    nolabel_line120/clk_reg[3]
    SLICE_X1Y32          LUT6 (Prop_lut6_I0_O)        0.124     6.590 r  nolabel_line120/clk_reg[24]_i_2/O
                         net (fo=2, routed)           0.935     7.525    nolabel_line120/clk_reg[24]_i_2_n_0
    SLICE_X1Y36          LUT5 (Prop_lut5_I0_O)        0.124     7.649 r  nolabel_line120/clk_reg[24]_i_1/O
                         net (fo=25, routed)          0.670     8.319    nolabel_line120/clk_div_0
    SLICE_X1Y33          FDRE                                         r  nolabel_line120/clk_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.512    14.853    nolabel_line120/clk
    SLICE_X1Y33          FDRE                                         r  nolabel_line120/clk_reg_reg[0]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X1Y33          FDRE (Setup_fdre_C_R)       -0.429    14.663    nolabel_line120/clk_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                  6.344    

Slack (MET) :             6.351ns  (required time - arrival time)
  Source:                 nolabel_line120/clk_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line120/clk_reg_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.704ns (22.255%)  route 2.459ns (77.745%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.629     5.150    nolabel_line120/clk
    SLICE_X0Y32          FDRE                                         r  nolabel_line120/clk_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  nolabel_line120/clk_reg_reg[3]/Q
                         net (fo=2, routed)           0.860     6.466    nolabel_line120/clk_reg[3]
    SLICE_X1Y32          LUT6 (Prop_lut6_I0_O)        0.124     6.590 r  nolabel_line120/clk_reg[24]_i_2/O
                         net (fo=2, routed)           0.935     7.525    nolabel_line120/clk_reg[24]_i_2_n_0
    SLICE_X1Y36          LUT5 (Prop_lut5_I0_O)        0.124     7.649 r  nolabel_line120/clk_reg[24]_i_1/O
                         net (fo=25, routed)          0.665     8.314    nolabel_line120/clk_div_0
    SLICE_X0Y36          FDRE                                         r  nolabel_line120/clk_reg_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.514    14.855    nolabel_line120/clk
    SLICE_X0Y36          FDRE                                         r  nolabel_line120/clk_reg_reg[17]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y36          FDRE (Setup_fdre_C_R)       -0.429    14.665    nolabel_line120/clk_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -8.314    
  -------------------------------------------------------------------
                         slack                                  6.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 v2s/clk_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v2s/clk_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.585     1.468    v2s/clk
    SLICE_X63Y21         FDRE                                         r  v2s/clk_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  v2s/clk_reg_reg[11]/Q
                         net (fo=1, routed)           0.108     1.717    v2s/clk_reg_reg_n_0_[11]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  v2s/clk_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    v2s/clk_reg_reg[8]_i_1_n_4
    SLICE_X63Y21         FDRE                                         r  v2s/clk_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.854     1.981    v2s/clk
    SLICE_X63Y21         FDRE                                         r  v2s/clk_reg_reg[11]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    v2s/clk_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 v2s/clk_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v2s/clk_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.585     1.468    v2s/clk
    SLICE_X63Y22         FDRE                                         r  v2s/clk_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  v2s/clk_reg_reg[15]/Q
                         net (fo=1, routed)           0.108     1.717    v2s/clk_reg_reg_n_0_[15]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  v2s/clk_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    v2s/clk_reg_reg[12]_i_1_n_4
    SLICE_X63Y22         FDRE                                         r  v2s/clk_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.853     1.980    v2s/clk
    SLICE_X63Y22         FDRE                                         r  v2s/clk_reg_reg[15]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    v2s/clk_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 v2s/clk_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v2s/clk_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.587     1.470    v2s/clk
    SLICE_X63Y19         FDRE                                         r  v2s/clk_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  v2s/clk_reg_reg[3]/Q
                         net (fo=1, routed)           0.108     1.719    v2s/clk_reg_reg_n_0_[3]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.827 r  v2s/clk_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.827    v2s/clk_reg_reg[0]_i_1_n_4
    SLICE_X63Y19         FDRE                                         r  v2s/clk_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.856     1.983    v2s/clk
    SLICE_X63Y19         FDRE                                         r  v2s/clk_reg_reg[3]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    v2s/clk_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 v2s/clk_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v2s/clk_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.586     1.469    v2s/clk
    SLICE_X63Y20         FDRE                                         r  v2s/clk_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  v2s/clk_reg_reg[7]/Q
                         net (fo=1, routed)           0.108     1.718    v2s/clk_reg_reg_n_0_[7]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.826 r  v2s/clk_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.826    v2s/clk_reg_reg[4]_i_1_n_4
    SLICE_X63Y20         FDRE                                         r  v2s/clk_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.855     1.982    v2s/clk
    SLICE_X63Y20         FDRE                                         r  v2s/clk_reg_reg[7]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    v2s/clk_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 v2s/clk_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v2s/clk_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.585     1.468    v2s/clk
    SLICE_X63Y22         FDRE                                         r  v2s/clk_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  v2s/clk_reg_reg[12]/Q
                         net (fo=1, routed)           0.105     1.714    v2s/clk_reg_reg_n_0_[12]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.829 r  v2s/clk_reg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.829    v2s/clk_reg_reg[12]_i_1_n_7
    SLICE_X63Y22         FDRE                                         r  v2s/clk_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.853     1.980    v2s/clk
    SLICE_X63Y22         FDRE                                         r  v2s/clk_reg_reg[12]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    v2s/clk_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 v2s/clk_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v2s/clk_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.585     1.468    v2s/clk
    SLICE_X63Y21         FDRE                                         r  v2s/clk_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  v2s/clk_reg_reg[8]/Q
                         net (fo=1, routed)           0.105     1.714    v2s/clk_reg_reg_n_0_[8]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.829 r  v2s/clk_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.829    v2s/clk_reg_reg[8]_i_1_n_7
    SLICE_X63Y21         FDRE                                         r  v2s/clk_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.854     1.981    v2s/clk
    SLICE_X63Y21         FDRE                                         r  v2s/clk_reg_reg[8]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    v2s/clk_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 v2s/clk_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v2s/clk_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.586     1.469    v2s/clk
    SLICE_X63Y20         FDRE                                         r  v2s/clk_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  v2s/clk_reg_reg[4]/Q
                         net (fo=1, routed)           0.105     1.715    v2s/clk_reg_reg_n_0_[4]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.830 r  v2s/clk_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.830    v2s/clk_reg_reg[4]_i_1_n_7
    SLICE_X63Y20         FDRE                                         r  v2s/clk_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.855     1.982    v2s/clk
    SLICE_X63Y20         FDRE                                         r  v2s/clk_reg_reg[4]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    v2s/clk_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 v2s/clk_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v2s/clk_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.585     1.468    v2s/clk
    SLICE_X63Y21         FDRE                                         r  v2s/clk_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  v2s/clk_reg_reg[10]/Q
                         net (fo=1, routed)           0.109     1.719    v2s/clk_reg_reg_n_0_[10]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  v2s/clk_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    v2s/clk_reg_reg[8]_i_1_n_5
    SLICE_X63Y21         FDRE                                         r  v2s/clk_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.854     1.981    v2s/clk
    SLICE_X63Y21         FDRE                                         r  v2s/clk_reg_reg[10]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    v2s/clk_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 v2s/clk_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v2s/clk_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.585     1.468    v2s/clk
    SLICE_X63Y22         FDRE                                         r  v2s/clk_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  v2s/clk_reg_reg[14]/Q
                         net (fo=1, routed)           0.109     1.719    v2s/clk_reg_reg_n_0_[14]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  v2s/clk_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    v2s/clk_reg_reg[12]_i_1_n_5
    SLICE_X63Y22         FDRE                                         r  v2s/clk_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.853     1.980    v2s/clk
    SLICE_X63Y22         FDRE                                         r  v2s/clk_reg_reg[14]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    v2s/clk_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 v2s/clk_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v2s/clk_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.587     1.470    v2s/clk
    SLICE_X63Y19         FDRE                                         r  v2s/clk_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  v2s/clk_reg_reg[2]/Q
                         net (fo=1, routed)           0.109     1.721    v2s/clk_reg_reg_n_0_[2]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.832 r  v2s/clk_reg_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    v2s/clk_reg_reg[0]_i_1_n_5
    SLICE_X63Y19         FDRE                                         r  v2s/clk_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.856     1.983    v2s/clk
    SLICE_X63Y19         FDRE                                         r  v2s/clk_reg_reg[2]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    v2s/clk_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y36    nolabel_line120/clk_div_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y33    nolabel_line120/clk_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y34    nolabel_line120/clk_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y34    nolabel_line120/clk_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y34    nolabel_line120/clk_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y35    nolabel_line120/clk_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y35    nolabel_line120/clk_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y35    nolabel_line120/clk_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y35    nolabel_line120/clk_reg_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36    nolabel_line120/clk_div_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36    nolabel_line120/clk_div_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33    nolabel_line120/clk_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33    nolabel_line120/clk_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    nolabel_line120/clk_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    nolabel_line120/clk_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    nolabel_line120/clk_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    nolabel_line120/clk_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    nolabel_line120/clk_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    nolabel_line120/clk_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36    nolabel_line120/clk_div_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36    nolabel_line120/clk_div_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33    nolabel_line120/clk_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33    nolabel_line120/clk_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    nolabel_line120/clk_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    nolabel_line120/clk_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    nolabel_line120/clk_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    nolabel_line120/clk_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    nolabel_line120/clk_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    nolabel_line120/clk_reg_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            pix_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.426ns  (logic 4.857ns (22.668%)  route 16.569ns (77.332%))
  Logic Levels:           15  (CARRY4=4 IBUF=1 LUT3=1 LUT4=3 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=384, routed)         6.113     7.566    d2v/sw_IBUF[0]
    SLICE_X0Y30          LUT3 (Prop_lut3_I1_O)        0.124     7.690 r  d2v/pix_data_reg[11]_i_1807/O
                         net (fo=1, routed)           0.000     7.690    d2v/pix_data_reg[11]_i_1807_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.114 r  d2v/pix_data_reg[11]_i_1382/O[1]
                         net (fo=4, routed)           1.154     9.268    d2v/pix_data_reg[11]_i_1382_n_6
    SLICE_X3Y28          LUT4 (Prop_lut4_I0_O)        0.303     9.571 r  d2v/pix_data_reg[11]_i_1385/O
                         net (fo=1, routed)           0.000     9.571    d2v/pix_data_reg[11]_i_1385_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.798 f  d2v/pix_data_reg[11]_i_930/O[1]
                         net (fo=5, routed)           0.870    10.667    d2v/pix_data_reg[11]_i_930_n_6
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329    10.996 f  d2v/pix_data_reg[11]_i_931/O
                         net (fo=15, routed)          0.701    11.698    d2v/pix_data_reg[11]_i_931_n_0
    SLICE_X4Y29          LUT5 (Prop_lut5_I2_O)        0.352    12.050 r  d2v/pix_data_reg[11]_i_559/O
                         net (fo=11, routed)          1.171    13.221    d2v/pix_data_reg[11]_i_559_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    13.808 r  d2v/pix_data_reg[11]_i_558/CO[3]
                         net (fo=1, routed)           0.000    13.808    d2v/pix_data_reg[11]_i_558_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.922 r  d2v/pix_data_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.950    14.871    d2v/p_e/pix_data327_in
    SLICE_X8Y31          LUT4 (Prop_lut4_I0_O)        0.124    14.995 r  d2v/pix_data_reg[11]_i_73/O
                         net (fo=2, routed)           0.682    15.677    d2v/p_e/pix_data130_out
    SLICE_X8Y31          LUT6 (Prop_lut6_I0_O)        0.124    15.801 r  d2v/pix_data_reg[11]_i_22/O
                         net (fo=12, routed)          1.986    17.787    d2v/pix_data_reg[11]_i_22_n_0
    SLICE_X0Y27          LUT6 (Prop_lut6_I5_O)        0.124    17.911 r  d2v/pix_data_reg[7]_i_56/O
                         net (fo=1, routed)           0.444    18.355    d2v/p_e/pix_data0_in[7]
    SLICE_X0Y27          LUT6 (Prop_lut6_I0_O)        0.124    18.479 r  d2v/pix_data_reg[7]_i_23/O
                         net (fo=1, routed)           0.699    19.178    d2v/pix_data_e[7]
    SLICE_X6Y25          LUT4 (Prop_lut4_I1_O)        0.117    19.295 r  d2v/pix_data_reg[7]_i_6/O
                         net (fo=1, routed)           1.086    20.381    d2v/pix_data_reg[7]_i_6_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I5_O)        0.331    20.712 r  d2v/pix_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.714    21.426    d2v_n_16
    SLICE_X4Y22          LDCE                                         r  pix_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            pix_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.022ns  (logic 4.657ns (22.152%)  route 16.365ns (77.848%))
  Logic Levels:           15  (CARRY4=4 IBUF=1 LUT3=1 LUT4=3 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=384, routed)         6.113     7.566    d2v/sw_IBUF[0]
    SLICE_X0Y30          LUT3 (Prop_lut3_I1_O)        0.124     7.690 r  d2v/pix_data_reg[11]_i_1807/O
                         net (fo=1, routed)           0.000     7.690    d2v/pix_data_reg[11]_i_1807_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.114 r  d2v/pix_data_reg[11]_i_1382/O[1]
                         net (fo=4, routed)           1.154     9.268    d2v/pix_data_reg[11]_i_1382_n_6
    SLICE_X3Y28          LUT4 (Prop_lut4_I0_O)        0.303     9.571 r  d2v/pix_data_reg[11]_i_1385/O
                         net (fo=1, routed)           0.000     9.571    d2v/pix_data_reg[11]_i_1385_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.798 f  d2v/pix_data_reg[11]_i_930/O[1]
                         net (fo=5, routed)           0.870    10.667    d2v/pix_data_reg[11]_i_930_n_6
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329    10.996 f  d2v/pix_data_reg[11]_i_931/O
                         net (fo=15, routed)          0.701    11.698    d2v/pix_data_reg[11]_i_931_n_0
    SLICE_X4Y29          LUT5 (Prop_lut5_I2_O)        0.352    12.050 r  d2v/pix_data_reg[11]_i_559/O
                         net (fo=11, routed)          1.171    13.221    d2v/pix_data_reg[11]_i_559_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    13.808 r  d2v/pix_data_reg[11]_i_558/CO[3]
                         net (fo=1, routed)           0.000    13.808    d2v/pix_data_reg[11]_i_558_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.922 r  d2v/pix_data_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.950    14.871    d2v/p_e/pix_data327_in
    SLICE_X8Y31          LUT4 (Prop_lut4_I0_O)        0.124    14.995 r  d2v/pix_data_reg[11]_i_73/O
                         net (fo=2, routed)           0.682    15.677    d2v/p_e/pix_data130_out
    SLICE_X8Y31          LUT6 (Prop_lut6_I0_O)        0.124    15.801 r  d2v/pix_data_reg[11]_i_22/O
                         net (fo=12, routed)          1.344    17.146    d2v/pix_data_reg[11]_i_22_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.124    17.270 r  d2v/pix_data_reg[4]_i_4/O
                         net (fo=1, routed)           0.433    17.702    d2v/p_e/pix_data0_in[4]
    SLICE_X7Y28          LUT6 (Prop_lut6_I0_O)        0.124    17.826 r  d2v/pix_data_reg[4]_i_3/O
                         net (fo=1, routed)           1.174    19.000    d2v/pix_data_e[4]
    SLICE_X6Y25          LUT4 (Prop_lut4_I1_O)        0.124    19.124 r  d2v/pix_data_reg[4]_i_2/O
                         net (fo=1, routed)           0.936    20.061    d2v/pix_data_reg[4]_i_2_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I5_O)        0.124    20.185 r  d2v/pix_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.837    21.022    d2v_n_19
    SLICE_X4Y22          LDCE                                         r  pix_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            pix_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.984ns  (logic 4.907ns (23.383%)  route 16.078ns (76.617%))
  Logic Levels:           15  (CARRY4=4 IBUF=1 LUT3=1 LUT4=3 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=384, routed)         6.113     7.566    d2v/sw_IBUF[0]
    SLICE_X0Y30          LUT3 (Prop_lut3_I1_O)        0.124     7.690 r  d2v/pix_data_reg[11]_i_1807/O
                         net (fo=1, routed)           0.000     7.690    d2v/pix_data_reg[11]_i_1807_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.114 r  d2v/pix_data_reg[11]_i_1382/O[1]
                         net (fo=4, routed)           1.154     9.268    d2v/pix_data_reg[11]_i_1382_n_6
    SLICE_X3Y28          LUT4 (Prop_lut4_I0_O)        0.303     9.571 r  d2v/pix_data_reg[11]_i_1385/O
                         net (fo=1, routed)           0.000     9.571    d2v/pix_data_reg[11]_i_1385_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.798 f  d2v/pix_data_reg[11]_i_930/O[1]
                         net (fo=5, routed)           0.870    10.667    d2v/pix_data_reg[11]_i_930_n_6
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329    10.996 f  d2v/pix_data_reg[11]_i_931/O
                         net (fo=15, routed)          0.701    11.698    d2v/pix_data_reg[11]_i_931_n_0
    SLICE_X4Y29          LUT5 (Prop_lut5_I2_O)        0.352    12.050 r  d2v/pix_data_reg[11]_i_559/O
                         net (fo=11, routed)          1.171    13.221    d2v/pix_data_reg[11]_i_559_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    13.808 r  d2v/pix_data_reg[11]_i_558/CO[3]
                         net (fo=1, routed)           0.000    13.808    d2v/pix_data_reg[11]_i_558_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.922 r  d2v/pix_data_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.950    14.871    d2v/p_e/pix_data327_in
    SLICE_X8Y31          LUT4 (Prop_lut4_I0_O)        0.124    14.995 r  d2v/pix_data_reg[11]_i_73/O
                         net (fo=2, routed)           0.701    15.696    d2v/p_e/pix_data130_out
    SLICE_X8Y31          LUT6 (Prop_lut6_I0_O)        0.124    15.820 r  d2v/pix_data_reg[11]_i_25/O
                         net (fo=12, routed)          1.564    17.384    d2v/pix_data_reg[11]_i_25_n_0
    SLICE_X1Y28          LUT6 (Prop_lut6_I5_O)        0.124    17.508 r  d2v/pix_data_reg[5]_i_6/O
                         net (fo=1, routed)           0.656    18.164    d2v/p_e/pix_data2_in[5]
    SLICE_X0Y28          LUT6 (Prop_lut6_I2_O)        0.124    18.288 r  d2v/pix_data_reg[5]_i_3/O
                         net (fo=1, routed)           0.943    19.231    d2v/pix_data_e[5]
    SLICE_X6Y25          LUT4 (Prop_lut4_I1_O)        0.150    19.381 r  d2v/pix_data_reg[5]_i_2/O
                         net (fo=1, routed)           0.876    20.257    d2v/pix_data_reg[5]_i_2_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I5_O)        0.348    20.605 r  d2v/pix_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.379    20.984    d2v_n_18
    SLICE_X8Y24          LDCE                                         r  pix_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            pix_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.774ns  (logic 5.233ns (25.189%)  route 15.541ns (74.811%))
  Logic Levels:           17  (CARRY4=6 IBUF=1 LUT3=1 LUT4=3 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  sw_IBUF[2]_inst/O
                         net (fo=442, routed)         5.775     7.238    d2v/sw_IBUF[2]
    SLICE_X0Y29          LUT3 (Prop_lut3_I2_O)        0.124     7.362 r  d2v/pix_data_reg[11]_i_1517/O
                         net (fo=1, routed)           0.000     7.362    d2v/pix_data_reg[11]_i_1517_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.714 r  d2v/pix_data_reg[11]_i_1067/O[3]
                         net (fo=4, routed)           1.119     8.833    d2v/pix_data_reg[11]_i_1067_n_4
    SLICE_X1Y29          LUT4 (Prop_lut4_I0_O)        0.306     9.139 r  d2v/pix_data_reg[11]_i_1400/O
                         net (fo=1, routed)           0.000     9.139    d2v/pix_data_reg[11]_i_1400_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.540 r  d2v/pix_data_reg[11]_i_948/CO[3]
                         net (fo=1, routed)           0.000     9.540    d2v/pix_data_reg[11]_i_948_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.762 f  d2v/pix_data_reg[11]_i_1020/O[0]
                         net (fo=5, routed)           0.968    10.730    d2v/pix_data_reg[11]_i_1020_n_7
    SLICE_X5Y32          LUT5 (Prop_lut5_I0_O)        0.325    11.055 f  d2v/pix_data_reg[11]_i_1021/O
                         net (fo=15, routed)          0.693    11.748    d2v/pix_data_reg[11]_i_1021_n_0
    SLICE_X5Y33          LUT5 (Prop_lut5_I2_O)        0.358    12.106 r  d2v/pix_data_reg[11]_i_637/O
                         net (fo=11, routed)          0.788    12.894    d2v/pix_data_reg[11]_i_637_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    13.603 r  d2v/pix_data_reg[11]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    13.603    d2v/pix_data_reg[11]_i_1015_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.717 r  d2v/pix_data_reg[11]_i_636/CO[3]
                         net (fo=1, routed)           0.000    13.717    d2v/pix_data_reg[11]_i_636_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.831 r  d2v/pix_data_reg[11]_i_324/CO[3]
                         net (fo=1, routed)           1.330    15.161    d2v/p_e/pix_data39_in
    SLICE_X11Y29         LUT4 (Prop_lut4_I0_O)        0.124    15.285 r  d2v/pix_data_reg[11]_i_83/O
                         net (fo=2, routed)           0.529    15.814    d2v/p_e/pix_data112_out
    SLICE_X10Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.938 r  d2v/pix_data_reg[11]_i_26/O
                         net (fo=12, routed)          1.187    17.124    d2v/pix_data_reg[11]_i_26_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I5_O)        0.124    17.248 r  d2v/pix_data_reg[6]_i_7/O
                         net (fo=1, routed)           0.808    18.056    d2v/p_e/pix_data1_in[6]
    SLICE_X7Y29          LUT6 (Prop_lut6_I5_O)        0.124    18.180 r  d2v/pix_data_reg[6]_i_3/O
                         net (fo=1, routed)           0.949    19.129    d2v/pix_data_e[6]
    SLICE_X6Y25          LUT4 (Prop_lut4_I1_O)        0.124    19.253 r  d2v/pix_data_reg[6]_i_2/O
                         net (fo=1, routed)           0.915    20.169    d2v/pix_data_reg[6]_i_2_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I5_O)        0.124    20.293 r  d2v/pix_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.482    20.774    d2v_n_17
    SLICE_X8Y22          LDCE                                         r  pix_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            pix_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.361ns  (logic 5.109ns (25.091%)  route 15.252ns (74.909%))
  Logic Levels:           16  (CARRY4=6 IBUF=1 LUT3=1 LUT4=2 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  sw_IBUF[2]_inst/O
                         net (fo=442, routed)         5.775     7.238    d2v/sw_IBUF[2]
    SLICE_X0Y29          LUT3 (Prop_lut3_I2_O)        0.124     7.362 r  d2v/pix_data_reg[11]_i_1517/O
                         net (fo=1, routed)           0.000     7.362    d2v/pix_data_reg[11]_i_1517_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.714 r  d2v/pix_data_reg[11]_i_1067/O[3]
                         net (fo=4, routed)           1.119     8.833    d2v/pix_data_reg[11]_i_1067_n_4
    SLICE_X1Y29          LUT4 (Prop_lut4_I0_O)        0.306     9.139 r  d2v/pix_data_reg[11]_i_1400/O
                         net (fo=1, routed)           0.000     9.139    d2v/pix_data_reg[11]_i_1400_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.540 r  d2v/pix_data_reg[11]_i_948/CO[3]
                         net (fo=1, routed)           0.000     9.540    d2v/pix_data_reg[11]_i_948_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.762 f  d2v/pix_data_reg[11]_i_1020/O[0]
                         net (fo=5, routed)           0.968    10.730    d2v/pix_data_reg[11]_i_1020_n_7
    SLICE_X5Y32          LUT5 (Prop_lut5_I0_O)        0.325    11.055 f  d2v/pix_data_reg[11]_i_1021/O
                         net (fo=15, routed)          0.693    11.748    d2v/pix_data_reg[11]_i_1021_n_0
    SLICE_X5Y33          LUT5 (Prop_lut5_I2_O)        0.358    12.106 r  d2v/pix_data_reg[11]_i_637/O
                         net (fo=11, routed)          0.788    12.894    d2v/pix_data_reg[11]_i_637_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    13.603 r  d2v/pix_data_reg[11]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    13.603    d2v/pix_data_reg[11]_i_1015_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.717 r  d2v/pix_data_reg[11]_i_636/CO[3]
                         net (fo=1, routed)           0.000    13.717    d2v/pix_data_reg[11]_i_636_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.831 r  d2v/pix_data_reg[11]_i_324/CO[3]
                         net (fo=1, routed)           1.330    15.161    d2v/p_e/pix_data39_in
    SLICE_X11Y29         LUT4 (Prop_lut4_I0_O)        0.124    15.285 r  d2v/pix_data_reg[11]_i_83/O
                         net (fo=2, routed)           0.529    15.814    d2v/p_e/pix_data112_out
    SLICE_X10Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.938 r  d2v/pix_data_reg[11]_i_26/O
                         net (fo=12, routed)          1.711    17.649    d2v/pix_data_reg[11]_i_26_n_0
    SLICE_X1Y28          LUT6 (Prop_lut6_I5_O)        0.124    17.773 r  d2v/pix_data_reg[11]_i_9/O
                         net (fo=1, routed)           1.008    18.781    d2v/p_e/pix_data1_in[11]
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.124    18.905 r  d2v/pix_data_reg[11]_i_3/O
                         net (fo=1, routed)           1.332    20.237    d2v/pix_data_e[11]
    SLICE_X2Y22          LUT6 (Prop_lut6_I1_O)        0.124    20.361 r  d2v/pix_data_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    20.361    d2v_n_12
    SLICE_X2Y22          LDCE                                         r  pix_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            pix_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.259ns  (logic 4.657ns (22.987%)  route 15.602ns (77.013%))
  Logic Levels:           15  (CARRY4=4 IBUF=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=384, routed)         6.113     7.566    d2v/sw_IBUF[0]
    SLICE_X0Y30          LUT3 (Prop_lut3_I1_O)        0.124     7.690 r  d2v/pix_data_reg[11]_i_1807/O
                         net (fo=1, routed)           0.000     7.690    d2v/pix_data_reg[11]_i_1807_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.114 r  d2v/pix_data_reg[11]_i_1382/O[1]
                         net (fo=4, routed)           1.154     9.268    d2v/pix_data_reg[11]_i_1382_n_6
    SLICE_X3Y28          LUT4 (Prop_lut4_I0_O)        0.303     9.571 r  d2v/pix_data_reg[11]_i_1385/O
                         net (fo=1, routed)           0.000     9.571    d2v/pix_data_reg[11]_i_1385_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.798 f  d2v/pix_data_reg[11]_i_930/O[1]
                         net (fo=5, routed)           0.870    10.667    d2v/pix_data_reg[11]_i_930_n_6
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329    10.996 f  d2v/pix_data_reg[11]_i_931/O
                         net (fo=15, routed)          0.701    11.698    d2v/pix_data_reg[11]_i_931_n_0
    SLICE_X4Y29          LUT5 (Prop_lut5_I2_O)        0.352    12.050 r  d2v/pix_data_reg[11]_i_559/O
                         net (fo=11, routed)          1.171    13.221    d2v/pix_data_reg[11]_i_559_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    13.808 r  d2v/pix_data_reg[11]_i_558/CO[3]
                         net (fo=1, routed)           0.000    13.808    d2v/pix_data_reg[11]_i_558_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.922 r  d2v/pix_data_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.950    14.871    d2v/p_e/pix_data327_in
    SLICE_X8Y31          LUT4 (Prop_lut4_I0_O)        0.124    14.995 r  d2v/pix_data_reg[11]_i_73/O
                         net (fo=2, routed)           0.682    15.677    d2v/p_e/pix_data130_out
    SLICE_X8Y31          LUT6 (Prop_lut6_I0_O)        0.124    15.801 r  d2v/pix_data_reg[11]_i_22/O
                         net (fo=12, routed)          1.242    17.043    d2v/pix_data_reg[11]_i_22_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.124    17.167 r  d2v/pix_data_reg[2]_i_7/O
                         net (fo=1, routed)           1.164    18.331    d2v/pix_data_reg[2]_i_7_n_0
    SLICE_X9Y29          LUT5 (Prop_lut5_I3_O)        0.124    18.455 r  d2v/pix_data_reg[2]_i_3/O
                         net (fo=1, routed)           0.963    19.418    d2v/pix_data_reg[2]_i_3_n_0
    SLICE_X9Y23          LUT6 (Prop_lut6_I5_O)        0.124    19.542 r  d2v/pix_data_reg[2]_i_2/O
                         net (fo=1, routed)           0.263    19.805    d2v/pix_data_reg[2]_i_2_n_0
    SLICE_X9Y23          LUT6 (Prop_lut6_I5_O)        0.124    19.929 r  d2v/pix_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.330    20.259    d2v_n_21
    SLICE_X8Y24          LDCE                                         r  pix_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            pix_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.250ns  (logic 5.233ns (25.840%)  route 15.018ns (74.160%))
  Logic Levels:           17  (CARRY4=6 IBUF=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  sw_IBUF[2]_inst/O
                         net (fo=442, routed)         5.775     7.238    d2v/sw_IBUF[2]
    SLICE_X0Y29          LUT3 (Prop_lut3_I2_O)        0.124     7.362 r  d2v/pix_data_reg[11]_i_1517/O
                         net (fo=1, routed)           0.000     7.362    d2v/pix_data_reg[11]_i_1517_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.714 r  d2v/pix_data_reg[11]_i_1067/O[3]
                         net (fo=4, routed)           1.119     8.833    d2v/pix_data_reg[11]_i_1067_n_4
    SLICE_X1Y29          LUT4 (Prop_lut4_I0_O)        0.306     9.139 r  d2v/pix_data_reg[11]_i_1400/O
                         net (fo=1, routed)           0.000     9.139    d2v/pix_data_reg[11]_i_1400_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.540 r  d2v/pix_data_reg[11]_i_948/CO[3]
                         net (fo=1, routed)           0.000     9.540    d2v/pix_data_reg[11]_i_948_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.762 f  d2v/pix_data_reg[11]_i_1020/O[0]
                         net (fo=5, routed)           0.968    10.730    d2v/pix_data_reg[11]_i_1020_n_7
    SLICE_X5Y32          LUT5 (Prop_lut5_I0_O)        0.325    11.055 f  d2v/pix_data_reg[11]_i_1021/O
                         net (fo=15, routed)          0.693    11.748    d2v/pix_data_reg[11]_i_1021_n_0
    SLICE_X5Y33          LUT5 (Prop_lut5_I2_O)        0.358    12.106 r  d2v/pix_data_reg[11]_i_637/O
                         net (fo=11, routed)          0.788    12.894    d2v/pix_data_reg[11]_i_637_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    13.603 r  d2v/pix_data_reg[11]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    13.603    d2v/pix_data_reg[11]_i_1015_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.717 r  d2v/pix_data_reg[11]_i_636/CO[3]
                         net (fo=1, routed)           0.000    13.717    d2v/pix_data_reg[11]_i_636_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.831 r  d2v/pix_data_reg[11]_i_324/CO[3]
                         net (fo=1, routed)           1.330    15.161    d2v/p_e/pix_data39_in
    SLICE_X11Y29         LUT4 (Prop_lut4_I0_O)        0.124    15.285 r  d2v/pix_data_reg[11]_i_83/O
                         net (fo=2, routed)           0.531    15.816    d2v/p_e/pix_data112_out
    SLICE_X10Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.940 r  d2v/pix_data_reg[11]_i_24/O
                         net (fo=12, routed)          1.566    17.506    d2v/pix_data_reg[11]_i_24_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I0_O)        0.124    17.630 r  d2v/pix_data_reg[0]_i_6/O
                         net (fo=1, routed)           0.865    18.495    d2v/pix_data_reg[0]_i_6_n_0
    SLICE_X7Y26          LUT5 (Prop_lut5_I2_O)        0.124    18.619 r  d2v/pix_data_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    19.239    d2v/pix_data_reg[0]_i_3_n_0
    SLICE_X9Y23          LUT6 (Prop_lut6_I5_O)        0.124    19.363 r  d2v/pix_data_reg[0]_i_2/O
                         net (fo=1, routed)           0.433    19.796    d2v/pix_data_reg[0]_i_2_n_0
    SLICE_X9Y23          LUT6 (Prop_lut6_I5_O)        0.124    19.920 r  d2v/pix_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.330    20.250    d2v_n_23
    SLICE_X8Y22          LDCE                                         r  pix_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            pix_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.142ns  (logic 4.657ns (23.120%)  route 15.485ns (76.880%))
  Logic Levels:           15  (CARRY4=4 IBUF=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=384, routed)         6.113     7.566    d2v/sw_IBUF[0]
    SLICE_X0Y30          LUT3 (Prop_lut3_I1_O)        0.124     7.690 r  d2v/pix_data_reg[11]_i_1807/O
                         net (fo=1, routed)           0.000     7.690    d2v/pix_data_reg[11]_i_1807_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.114 r  d2v/pix_data_reg[11]_i_1382/O[1]
                         net (fo=4, routed)           1.154     9.268    d2v/pix_data_reg[11]_i_1382_n_6
    SLICE_X3Y28          LUT4 (Prop_lut4_I0_O)        0.303     9.571 r  d2v/pix_data_reg[11]_i_1385/O
                         net (fo=1, routed)           0.000     9.571    d2v/pix_data_reg[11]_i_1385_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.798 f  d2v/pix_data_reg[11]_i_930/O[1]
                         net (fo=5, routed)           0.870    10.667    d2v/pix_data_reg[11]_i_930_n_6
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329    10.996 f  d2v/pix_data_reg[11]_i_931/O
                         net (fo=15, routed)          0.701    11.698    d2v/pix_data_reg[11]_i_931_n_0
    SLICE_X4Y29          LUT5 (Prop_lut5_I2_O)        0.352    12.050 r  d2v/pix_data_reg[11]_i_559/O
                         net (fo=11, routed)          1.171    13.221    d2v/pix_data_reg[11]_i_559_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    13.808 r  d2v/pix_data_reg[11]_i_558/CO[3]
                         net (fo=1, routed)           0.000    13.808    d2v/pix_data_reg[11]_i_558_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.922 r  d2v/pix_data_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.950    14.871    d2v/p_e/pix_data327_in
    SLICE_X8Y31          LUT4 (Prop_lut4_I0_O)        0.124    14.995 r  d2v/pix_data_reg[11]_i_73/O
                         net (fo=2, routed)           0.701    15.696    d2v/p_e/pix_data130_out
    SLICE_X8Y31          LUT6 (Prop_lut6_I0_O)        0.124    15.820 r  d2v/pix_data_reg[11]_i_25/O
                         net (fo=12, routed)          1.860    17.680    d2v/pix_data_reg[11]_i_25_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I0_O)        0.124    17.804 r  d2v/pix_data_reg[1]_i_5/O
                         net (fo=1, routed)           0.154    17.958    d2v/pix_data_reg[1]_i_5_n_0
    SLICE_X7Y26          LUT5 (Prop_lut5_I1_O)        0.124    18.082 r  d2v/pix_data_reg[1]_i_3/O
                         net (fo=1, routed)           1.149    19.230    d2v/pix_data_reg[1]_i_3_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I5_O)        0.124    19.354 r  d2v/pix_data_reg[1]_i_2/O
                         net (fo=1, routed)           0.663    20.018    d2v/pix_data_reg[1]_i_2_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I5_O)        0.124    20.142 r  d2v/pix_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    20.142    d2v_n_22
    SLICE_X8Y24          LDCE                                         r  pix_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            pix_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.942ns  (logic 4.533ns (22.730%)  route 15.409ns (77.270%))
  Logic Levels:           14  (CARRY4=4 IBUF=1 LUT3=1 LUT4=2 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=384, routed)         6.113     7.566    d2v/sw_IBUF[0]
    SLICE_X0Y30          LUT3 (Prop_lut3_I1_O)        0.124     7.690 r  d2v/pix_data_reg[11]_i_1807/O
                         net (fo=1, routed)           0.000     7.690    d2v/pix_data_reg[11]_i_1807_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.114 r  d2v/pix_data_reg[11]_i_1382/O[1]
                         net (fo=4, routed)           1.154     9.268    d2v/pix_data_reg[11]_i_1382_n_6
    SLICE_X3Y28          LUT4 (Prop_lut4_I0_O)        0.303     9.571 r  d2v/pix_data_reg[11]_i_1385/O
                         net (fo=1, routed)           0.000     9.571    d2v/pix_data_reg[11]_i_1385_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.798 f  d2v/pix_data_reg[11]_i_930/O[1]
                         net (fo=5, routed)           0.870    10.667    d2v/pix_data_reg[11]_i_930_n_6
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329    10.996 f  d2v/pix_data_reg[11]_i_931/O
                         net (fo=15, routed)          0.701    11.698    d2v/pix_data_reg[11]_i_931_n_0
    SLICE_X4Y29          LUT5 (Prop_lut5_I2_O)        0.352    12.050 r  d2v/pix_data_reg[11]_i_559/O
                         net (fo=11, routed)          1.171    13.221    d2v/pix_data_reg[11]_i_559_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    13.808 r  d2v/pix_data_reg[11]_i_558/CO[3]
                         net (fo=1, routed)           0.000    13.808    d2v/pix_data_reg[11]_i_558_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.922 r  d2v/pix_data_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.950    14.871    d2v/p_e/pix_data327_in
    SLICE_X8Y31          LUT4 (Prop_lut4_I0_O)        0.124    14.995 r  d2v/pix_data_reg[11]_i_73/O
                         net (fo=2, routed)           0.682    15.677    d2v/p_e/pix_data130_out
    SLICE_X8Y31          LUT6 (Prop_lut6_I0_O)        0.124    15.801 r  d2v/pix_data_reg[11]_i_22/O
                         net (fo=12, routed)          1.591    17.392    d2v/pix_data_reg[11]_i_22_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124    17.516 r  d2v/pix_data_reg[8]_i_3/O
                         net (fo=1, routed)           0.666    18.181    d2v/p_e/pix_data0_in[8]
    SLICE_X2Y27          LUT6 (Prop_lut6_I0_O)        0.124    18.305 r  d2v/pix_data_reg[8]_i_2/O
                         net (fo=1, routed)           1.046    19.351    d2v/pix_data_e[8]
    SLICE_X2Y22          LUT6 (Prop_lut6_I1_O)        0.124    19.475 r  d2v/pix_data_reg[8]_i_1/O
                         net (fo=1, routed)           0.467    19.942    d2v_n_15
    SLICE_X4Y22          LDCE                                         r  pix_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            pix_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.694ns  (logic 5.233ns (26.571%)  route 14.461ns (73.429%))
  Logic Levels:           17  (CARRY4=6 IBUF=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  sw_IBUF[2]_inst/O
                         net (fo=442, routed)         5.775     7.238    d2v/sw_IBUF[2]
    SLICE_X0Y29          LUT3 (Prop_lut3_I2_O)        0.124     7.362 r  d2v/pix_data_reg[11]_i_1517/O
                         net (fo=1, routed)           0.000     7.362    d2v/pix_data_reg[11]_i_1517_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.714 r  d2v/pix_data_reg[11]_i_1067/O[3]
                         net (fo=4, routed)           1.119     8.833    d2v/pix_data_reg[11]_i_1067_n_4
    SLICE_X1Y29          LUT4 (Prop_lut4_I0_O)        0.306     9.139 r  d2v/pix_data_reg[11]_i_1400/O
                         net (fo=1, routed)           0.000     9.139    d2v/pix_data_reg[11]_i_1400_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.540 r  d2v/pix_data_reg[11]_i_948/CO[3]
                         net (fo=1, routed)           0.000     9.540    d2v/pix_data_reg[11]_i_948_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.762 f  d2v/pix_data_reg[11]_i_1020/O[0]
                         net (fo=5, routed)           0.968    10.730    d2v/pix_data_reg[11]_i_1020_n_7
    SLICE_X5Y32          LUT5 (Prop_lut5_I0_O)        0.325    11.055 f  d2v/pix_data_reg[11]_i_1021/O
                         net (fo=15, routed)          0.693    11.748    d2v/pix_data_reg[11]_i_1021_n_0
    SLICE_X5Y33          LUT5 (Prop_lut5_I2_O)        0.358    12.106 r  d2v/pix_data_reg[11]_i_637/O
                         net (fo=11, routed)          0.788    12.894    d2v/pix_data_reg[11]_i_637_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    13.603 r  d2v/pix_data_reg[11]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    13.603    d2v/pix_data_reg[11]_i_1015_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.717 r  d2v/pix_data_reg[11]_i_636/CO[3]
                         net (fo=1, routed)           0.000    13.717    d2v/pix_data_reg[11]_i_636_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.831 r  d2v/pix_data_reg[11]_i_324/CO[3]
                         net (fo=1, routed)           1.330    15.161    d2v/p_e/pix_data39_in
    SLICE_X11Y29         LUT4 (Prop_lut4_I0_O)        0.124    15.285 r  d2v/pix_data_reg[11]_i_83/O
                         net (fo=2, routed)           0.529    15.814    d2v/p_e/pix_data112_out
    SLICE_X10Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.938 r  d2v/pix_data_reg[11]_i_26/O
                         net (fo=12, routed)          0.889    16.827    d2v/pix_data_reg[11]_i_26_n_0
    SLICE_X6Y27          LUT6 (Prop_lut6_I0_O)        0.124    16.951 r  d2v/pix_data_reg[3]_i_12/O
                         net (fo=1, routed)           0.689    17.641    d2v/pix_data_reg[3]_i_12_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.124    17.765 r  d2v/pix_data_reg[3]_i_5/O
                         net (fo=1, routed)           0.896    18.660    d2v/pix_data_reg[3]_i_5_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I5_O)        0.124    18.784 r  d2v/pix_data_reg[3]_i_2/O
                         net (fo=1, routed)           0.426    19.210    d2v/pix_data_reg[3]_i_2_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I5_O)        0.124    19.334 r  d2v/pix_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.359    19.694    d2v_n_20
    SLICE_X8Y25          LDCE                                         r  pix_data_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/clr_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.183ns (49.030%)  route 0.190ns (50.970%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[0]/C
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line120/clr_cnt_reg[0]/Q
                         net (fo=11, routed)          0.190     0.331    nolabel_line120/clr_cnt[0]
    SLICE_X5Y32          LUT2 (Prop_lut2_I0_O)        0.042     0.373 r  nolabel_line120/clr_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.373    nolabel_line120/clr_cnt[1]_i_1_n_0
    SLICE_X5Y32          FDRE                                         r  nolabel_line120/clr_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/clr_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.186ns (49.436%)  route 0.190ns (50.564%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[0]/C
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line120/clr_cnt_reg[0]/Q
                         net (fo=11, routed)          0.190     0.331    nolabel_line120/clr_cnt[0]
    SLICE_X5Y32          LUT1 (Prop_lut1_I0_O)        0.045     0.376 r  nolabel_line120/clr_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.376    nolabel_line120/clr_cnt[0]_i_1_n_0
    SLICE_X5Y32          FDRE                                         r  nolabel_line120/clr_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/clr_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.184ns (48.905%)  route 0.192ns (51.095%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[0]/C
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line120/clr_cnt_reg[0]/Q
                         net (fo=11, routed)          0.192     0.333    nolabel_line120/clr_cnt[0]
    SLICE_X5Y32          LUT4 (Prop_lut4_I0_O)        0.043     0.376 r  nolabel_line120/clr_cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     0.376    nolabel_line120/clr_cnt[3]_i_2_n_0
    SLICE_X5Y32          FDRE                                         r  nolabel_line120/clr_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/clr_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.286%)  route 0.191ns (50.714%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[2]/C
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line120/clr_cnt_reg[2]/Q
                         net (fo=16, routed)          0.191     0.332    nolabel_line120/clr_cnt[2]
    SLICE_X5Y32          LUT3 (Prop_lut3_I2_O)        0.045     0.377 r  nolabel_line120/clr_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.377    nolabel_line120/clr_cnt[2]_i_1_n_0
    SLICE_X5Y32          FDRE                                         r  nolabel_line120/clr_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/clr_cnt_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.605ns  (logic 0.226ns (37.381%)  route 0.379ns (62.619%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[3]/C
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  nolabel_line120/clr_cnt_reg[3]/Q
                         net (fo=11, routed)          0.148     0.276    nolabel_line120/clr_cnt[3]
    SLICE_X5Y32          LUT4 (Prop_lut4_I1_O)        0.098     0.374 r  nolabel_line120/clr_cnt[3]_i_1/O
                         net (fo=4, routed)           0.231     0.605    nolabel_line120/clr_cnt[3]_i_1_n_0
    SLICE_X5Y32          FDRE                                         r  nolabel_line120/clr_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/clr_cnt_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.605ns  (logic 0.226ns (37.381%)  route 0.379ns (62.619%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[3]/C
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  nolabel_line120/clr_cnt_reg[3]/Q
                         net (fo=11, routed)          0.148     0.276    nolabel_line120/clr_cnt[3]
    SLICE_X5Y32          LUT4 (Prop_lut4_I1_O)        0.098     0.374 r  nolabel_line120/clr_cnt[3]_i_1/O
                         net (fo=4, routed)           0.231     0.605    nolabel_line120/clr_cnt[3]_i_1_n_0
    SLICE_X5Y32          FDRE                                         r  nolabel_line120/clr_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/clr_cnt_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.605ns  (logic 0.226ns (37.381%)  route 0.379ns (62.619%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[3]/C
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  nolabel_line120/clr_cnt_reg[3]/Q
                         net (fo=11, routed)          0.148     0.276    nolabel_line120/clr_cnt[3]
    SLICE_X5Y32          LUT4 (Prop_lut4_I1_O)        0.098     0.374 r  nolabel_line120/clr_cnt[3]_i_1/O
                         net (fo=4, routed)           0.231     0.605    nolabel_line120/clr_cnt[3]_i_1_n_0
    SLICE_X5Y32          FDRE                                         r  nolabel_line120/clr_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/clr_cnt_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.605ns  (logic 0.226ns (37.381%)  route 0.379ns (62.619%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[3]/C
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  nolabel_line120/clr_cnt_reg[3]/Q
                         net (fo=11, routed)          0.148     0.276    nolabel_line120/clr_cnt[3]
    SLICE_X5Y32          LUT4 (Prop_lut4_I1_O)        0.098     0.374 r  nolabel_line120/clr_cnt[3]_i_1/O
                         net (fo=4, routed)           0.231     0.605    nolabel_line120/clr_cnt[3]_i_1_n_0
    SLICE_X5Y32          FDRE                                         r  nolabel_line120/clr_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            pix_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.100ns  (logic 0.279ns (25.357%)  route 0.821ns (74.643%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=12, routed)          0.821     1.055    d2v/sw_IBUF[5]
    SLICE_X2Y22          LUT6 (Prop_lut6_I2_O)        0.045     1.100 r  d2v/pix_data_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.100    d2v_n_12
    SLICE_X2Y22          LDCE                                         r  pix_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            pix_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.101ns  (logic 0.279ns (25.345%)  route 0.822ns (74.655%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=12, routed)          0.822     1.056    d2v/sw_IBUF[5]
    SLICE_X2Y22          LUT6 (Prop_lut6_I2_O)        0.045     1.101 r  d2v/pix_data_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.101    d2v_n_13
    SLICE_X2Y22          LDCE                                         r  pix_data_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_clk_wiz_0
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d2v/y_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.727ns  (logic 3.506ns (16.915%)  route 17.221ns (83.085%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT4=3 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.631     1.631    d2v/clk_out
    SLICE_X4Y12          FDRE                                         r  d2v/y_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.419     2.050 r  d2v/y_cnt_reg[7]/Q
                         net (fo=8, routed)           1.098     3.148    d2v/y_cnt_reg[7]
    SLICE_X4Y12          LUT2 (Prop_lut2_I0_O)        0.327     3.475 r  d2v/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.752     4.227    d2v/vgaRed_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I3_O)        0.332     4.559 f  d2v/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=31, routed)          1.268     5.828    d2v/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X7Y17          LUT6 (Prop_lut6_I0_O)        0.124     5.952 f  d2v/pix_data_reg[7]_i_40/O
                         net (fo=189, routed)         1.802     7.754    d2v/pix_y[9]
    SLICE_X4Y8           LUT4 (Prop_lut4_I3_O)        0.150     7.904 r  d2v/pix_data_reg[11]_i_156/O
                         net (fo=116, routed)         5.534    13.438    d2v/pix_y[2]
    SLICE_X10Y30         LUT5 (Prop_lut5_I4_O)        0.326    13.764 r  d2v/pix_data_reg[11]_i_1821/O
                         net (fo=1, routed)           0.000    13.764    d2v/pix_data_reg[11]_i_1821_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.297 r  d2v/pix_data_reg[11]_i_1403/CO[3]
                         net (fo=1, routed)           0.000    14.297    d2v/pix_data_reg[11]_i_1403_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.414 r  d2v/pix_data_reg[11]_i_950/CO[3]
                         net (fo=1, routed)           0.000    14.414    d2v/pix_data_reg[11]_i_950_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.531 r  d2v/pix_data_reg[11]_i_582/CO[3]
                         net (fo=1, routed)           0.000    14.531    d2v/pix_data_reg[11]_i_582_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.648 r  d2v/pix_data_reg[11]_i_303/CO[3]
                         net (fo=3, routed)           1.390    16.038    d2v/p_e/pix_data338_in
    SLICE_X10Y29         LUT4 (Prop_lut4_I2_O)        0.124    16.162 r  d2v/pix_data_reg[11]_i_92/O
                         net (fo=1, routed)           0.670    16.832    d2v/pix_data_reg[11]_i_92_n_0
    SLICE_X10Y29         LUT6 (Prop_lut6_I5_O)        0.124    16.956 r  d2v/pix_data_reg[11]_i_26/O
                         net (fo=12, routed)          1.533    18.489    d2v/pix_data_reg[11]_i_26_n_0
    SLICE_X0Y27          LUT6 (Prop_lut6_I5_O)        0.124    18.613 r  d2v/pix_data_reg[7]_i_59/O
                         net (fo=1, routed)           0.674    19.287    d2v/p_e/pix_data1_in[7]
    SLICE_X0Y27          LUT6 (Prop_lut6_I5_O)        0.124    19.411 r  d2v/pix_data_reg[7]_i_23/O
                         net (fo=1, routed)           0.699    20.110    d2v/pix_data_e[7]
    SLICE_X6Y25          LUT4 (Prop_lut4_I1_O)        0.117    20.227 r  d2v/pix_data_reg[7]_i_6/O
                         net (fo=1, routed)           1.086    21.313    d2v/pix_data_reg[7]_i_6_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I5_O)        0.331    21.644 r  d2v/pix_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.714    22.358    d2v_n_16
    SLICE_X4Y22          LDCE                                         r  pix_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d2v/y_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.673ns  (logic 2.528ns (12.228%)  route 18.145ns (87.772%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.631     1.631    d2v/clk_out
    SLICE_X4Y12          FDRE                                         r  d2v/y_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.419     2.050 r  d2v/y_cnt_reg[7]/Q
                         net (fo=8, routed)           1.098     3.148    d2v/y_cnt_reg[7]
    SLICE_X4Y12          LUT2 (Prop_lut2_I0_O)        0.327     3.475 r  d2v/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.752     4.227    d2v/vgaRed_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I3_O)        0.332     4.559 r  d2v/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=31, routed)          1.507     6.066    d2v/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.190 r  d2v/pix_data_reg[11]_i_11/O
                         net (fo=120, routed)         6.006    12.196    d2v/pix_x[7]
    SLICE_X6Y34          LUT6 (Prop_lut6_I3_O)        0.124    12.320 r  d2v/pix_data_reg[7]_i_123/O
                         net (fo=47, routed)          2.738    15.059    d2v/pix_data_reg[7]_i_123_n_0
    SLICE_X14Y39         LUT5 (Prop_lut5_I3_O)        0.150    15.209 f  d2v/pix_data_reg[7]_i_199/O
                         net (fo=6, routed)           0.991    16.199    d2v/pix_data_reg[7]_i_199_n_0
    SLICE_X10Y38         LUT4 (Prop_lut4_I1_O)        0.352    16.551 r  d2v/pix_data_reg[7]_i_114/O
                         net (fo=2, routed)           0.990    17.541    d2v/p_w/data36[7]
    SLICE_X7Y41          LUT6 (Prop_lut6_I0_O)        0.328    17.869 r  d2v/pix_data_reg[7]_i_52/O
                         net (fo=1, routed)           0.636    18.505    d2v/pix_data_reg[7]_i_52_n_0
    SLICE_X7Y40          LUT5 (Prop_lut5_I0_O)        0.124    18.629 r  d2v/pix_data_reg[7]_i_20/O
                         net (fo=1, routed)           0.805    19.435    d2v/pix_data_reg[7]_i_20_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I5_O)        0.124    19.559 r  d2v/pix_data_reg[7]_i_4/O
                         net (fo=8, routed)           1.785    21.343    d2v/pix_data_reg[7]_i_4_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I2_O)        0.124    21.467 r  d2v/pix_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.837    22.304    d2v_n_19
    SLICE_X4Y22          LDCE                                         r  pix_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d2v/y_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.310ns  (logic 2.528ns (12.447%)  route 17.782ns (87.553%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.631     1.631    d2v/clk_out
    SLICE_X4Y12          FDRE                                         r  d2v/y_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.419     2.050 r  d2v/y_cnt_reg[7]/Q
                         net (fo=8, routed)           1.098     3.148    d2v/y_cnt_reg[7]
    SLICE_X4Y12          LUT2 (Prop_lut2_I0_O)        0.327     3.475 r  d2v/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.752     4.227    d2v/vgaRed_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I3_O)        0.332     4.559 r  d2v/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=31, routed)          1.507     6.066    d2v/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.190 r  d2v/pix_data_reg[11]_i_11/O
                         net (fo=120, routed)         6.006    12.196    d2v/pix_x[7]
    SLICE_X6Y34          LUT6 (Prop_lut6_I3_O)        0.124    12.320 r  d2v/pix_data_reg[7]_i_123/O
                         net (fo=47, routed)          2.738    15.059    d2v/pix_data_reg[7]_i_123_n_0
    SLICE_X14Y39         LUT5 (Prop_lut5_I3_O)        0.150    15.209 f  d2v/pix_data_reg[7]_i_199/O
                         net (fo=6, routed)           0.991    16.199    d2v/pix_data_reg[7]_i_199_n_0
    SLICE_X10Y38         LUT4 (Prop_lut4_I1_O)        0.352    16.551 r  d2v/pix_data_reg[7]_i_114/O
                         net (fo=2, routed)           0.990    17.541    d2v/p_w/data36[7]
    SLICE_X7Y41          LUT6 (Prop_lut6_I0_O)        0.328    17.869 r  d2v/pix_data_reg[7]_i_52/O
                         net (fo=1, routed)           0.636    18.505    d2v/pix_data_reg[7]_i_52_n_0
    SLICE_X7Y40          LUT5 (Prop_lut5_I0_O)        0.124    18.629 r  d2v/pix_data_reg[7]_i_20/O
                         net (fo=1, routed)           0.805    19.435    d2v/pix_data_reg[7]_i_20_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I5_O)        0.124    19.559 r  d2v/pix_data_reg[7]_i_4/O
                         net (fo=8, routed)           1.777    21.336    d2v/pix_data_reg[7]_i_4_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I2_O)        0.124    21.460 r  d2v/pix_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.482    21.942    d2v_n_17
    SLICE_X8Y22          LDCE                                         r  pix_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d2v/y_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.293ns  (logic 3.556ns (17.523%)  route 16.737ns (82.477%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT4=3 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.631     1.631    d2v/clk_out
    SLICE_X4Y12          FDRE                                         r  d2v/y_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.419     2.050 r  d2v/y_cnt_reg[7]/Q
                         net (fo=8, routed)           1.098     3.148    d2v/y_cnt_reg[7]
    SLICE_X4Y12          LUT2 (Prop_lut2_I0_O)        0.327     3.475 r  d2v/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.752     4.227    d2v/vgaRed_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I3_O)        0.332     4.559 f  d2v/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=31, routed)          1.268     5.828    d2v/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X7Y17          LUT6 (Prop_lut6_I0_O)        0.124     5.952 f  d2v/pix_data_reg[7]_i_40/O
                         net (fo=189, routed)         1.802     7.754    d2v/pix_y[9]
    SLICE_X4Y8           LUT4 (Prop_lut4_I3_O)        0.150     7.904 r  d2v/pix_data_reg[11]_i_156/O
                         net (fo=116, routed)         5.534    13.438    d2v/pix_y[2]
    SLICE_X10Y30         LUT5 (Prop_lut5_I4_O)        0.326    13.764 r  d2v/pix_data_reg[11]_i_1821/O
                         net (fo=1, routed)           0.000    13.764    d2v/pix_data_reg[11]_i_1821_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.297 r  d2v/pix_data_reg[11]_i_1403/CO[3]
                         net (fo=1, routed)           0.000    14.297    d2v/pix_data_reg[11]_i_1403_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.414 r  d2v/pix_data_reg[11]_i_950/CO[3]
                         net (fo=1, routed)           0.000    14.414    d2v/pix_data_reg[11]_i_950_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.531 r  d2v/pix_data_reg[11]_i_582/CO[3]
                         net (fo=1, routed)           0.000    14.531    d2v/pix_data_reg[11]_i_582_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.648 r  d2v/pix_data_reg[11]_i_303/CO[3]
                         net (fo=3, routed)           1.046    15.694    d2v/p_e/pix_data338_in
    SLICE_X9Y31          LUT4 (Prop_lut4_I0_O)        0.124    15.818 r  d2v/pix_data_reg[11]_i_77/O
                         net (fo=2, routed)           0.818    16.636    d2v/p_e/pix_data142_out
    SLICE_X8Y31          LUT6 (Prop_lut6_I4_O)        0.124    16.760 r  d2v/pix_data_reg[11]_i_25/O
                         net (fo=12, routed)          1.564    18.324    d2v/pix_data_reg[11]_i_25_n_0
    SLICE_X1Y28          LUT6 (Prop_lut6_I5_O)        0.124    18.448 r  d2v/pix_data_reg[5]_i_6/O
                         net (fo=1, routed)           0.656    19.104    d2v/p_e/pix_data2_in[5]
    SLICE_X0Y28          LUT6 (Prop_lut6_I2_O)        0.124    19.228 r  d2v/pix_data_reg[5]_i_3/O
                         net (fo=1, routed)           0.943    20.171    d2v/pix_data_e[5]
    SLICE_X6Y25          LUT4 (Prop_lut4_I1_O)        0.150    20.321 r  d2v/pix_data_reg[5]_i_2/O
                         net (fo=1, routed)           0.876    21.197    d2v/pix_data_reg[5]_i_2_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I5_O)        0.348    21.545 r  d2v/pix_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.379    21.924    d2v_n_18
    SLICE_X8Y24          LDCE                                         r  pix_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d2v/y_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.155ns  (logic 2.528ns (12.543%)  route 17.627ns (87.457%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.631     1.631    d2v/clk_out
    SLICE_X4Y12          FDRE                                         r  d2v/y_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.419     2.050 r  d2v/y_cnt_reg[7]/Q
                         net (fo=8, routed)           1.098     3.148    d2v/y_cnt_reg[7]
    SLICE_X4Y12          LUT2 (Prop_lut2_I0_O)        0.327     3.475 r  d2v/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.752     4.227    d2v/vgaRed_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I3_O)        0.332     4.559 r  d2v/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=31, routed)          1.507     6.066    d2v/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.190 r  d2v/pix_data_reg[11]_i_11/O
                         net (fo=120, routed)         6.006    12.196    d2v/pix_x[7]
    SLICE_X6Y34          LUT6 (Prop_lut6_I3_O)        0.124    12.320 r  d2v/pix_data_reg[7]_i_123/O
                         net (fo=47, routed)          2.738    15.059    d2v/pix_data_reg[7]_i_123_n_0
    SLICE_X14Y39         LUT5 (Prop_lut5_I3_O)        0.150    15.209 f  d2v/pix_data_reg[7]_i_199/O
                         net (fo=6, routed)           0.991    16.199    d2v/pix_data_reg[7]_i_199_n_0
    SLICE_X10Y38         LUT4 (Prop_lut4_I1_O)        0.352    16.551 r  d2v/pix_data_reg[7]_i_114/O
                         net (fo=2, routed)           0.990    17.541    d2v/p_w/data36[7]
    SLICE_X7Y41          LUT6 (Prop_lut6_I0_O)        0.328    17.869 r  d2v/pix_data_reg[7]_i_52/O
                         net (fo=1, routed)           0.636    18.505    d2v/pix_data_reg[7]_i_52_n_0
    SLICE_X7Y40          LUT5 (Prop_lut5_I0_O)        0.124    18.629 r  d2v/pix_data_reg[7]_i_20/O
                         net (fo=1, routed)           0.805    19.435    d2v/pix_data_reg[7]_i_20_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I5_O)        0.124    19.559 r  d2v/pix_data_reg[7]_i_4/O
                         net (fo=8, routed)           1.773    21.332    d2v/pix_data_reg[7]_i_4_n_0
    SLICE_X9Y23          LUT6 (Prop_lut6_I2_O)        0.124    21.456 r  d2v/pix_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.330    21.786    d2v_n_21
    SLICE_X8Y24          LDCE                                         r  pix_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d2v/y_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.982ns  (logic 2.528ns (12.652%)  route 17.454ns (87.348%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.631     1.631    d2v/clk_out
    SLICE_X4Y12          FDRE                                         r  d2v/y_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.419     2.050 r  d2v/y_cnt_reg[7]/Q
                         net (fo=8, routed)           1.098     3.148    d2v/y_cnt_reg[7]
    SLICE_X4Y12          LUT2 (Prop_lut2_I0_O)        0.327     3.475 r  d2v/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.752     4.227    d2v/vgaRed_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I3_O)        0.332     4.559 r  d2v/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=31, routed)          1.507     6.066    d2v/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.190 r  d2v/pix_data_reg[11]_i_11/O
                         net (fo=120, routed)         6.006    12.196    d2v/pix_x[7]
    SLICE_X6Y34          LUT6 (Prop_lut6_I3_O)        0.124    12.320 r  d2v/pix_data_reg[7]_i_123/O
                         net (fo=47, routed)          2.738    15.059    d2v/pix_data_reg[7]_i_123_n_0
    SLICE_X14Y39         LUT5 (Prop_lut5_I3_O)        0.150    15.209 f  d2v/pix_data_reg[7]_i_199/O
                         net (fo=6, routed)           0.991    16.199    d2v/pix_data_reg[7]_i_199_n_0
    SLICE_X10Y38         LUT4 (Prop_lut4_I1_O)        0.352    16.551 r  d2v/pix_data_reg[7]_i_114/O
                         net (fo=2, routed)           0.990    17.541    d2v/p_w/data36[7]
    SLICE_X7Y41          LUT6 (Prop_lut6_I0_O)        0.328    17.869 r  d2v/pix_data_reg[7]_i_52/O
                         net (fo=1, routed)           0.636    18.505    d2v/pix_data_reg[7]_i_52_n_0
    SLICE_X7Y40          LUT5 (Prop_lut5_I0_O)        0.124    18.629 r  d2v/pix_data_reg[7]_i_20/O
                         net (fo=1, routed)           0.805    19.435    d2v/pix_data_reg[7]_i_20_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I5_O)        0.124    19.559 r  d2v/pix_data_reg[7]_i_4/O
                         net (fo=8, routed)           1.600    21.159    d2v/pix_data_reg[7]_i_4_n_0
    SLICE_X9Y23          LUT6 (Prop_lut6_I2_O)        0.124    21.283 r  d2v/pix_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.330    21.613    d2v_n_23
    SLICE_X8Y22          LDCE                                         r  pix_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d2v/y_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.870ns  (logic 2.528ns (12.723%)  route 17.342ns (87.277%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.631     1.631    d2v/clk_out
    SLICE_X4Y12          FDRE                                         r  d2v/y_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.419     2.050 r  d2v/y_cnt_reg[7]/Q
                         net (fo=8, routed)           1.098     3.148    d2v/y_cnt_reg[7]
    SLICE_X4Y12          LUT2 (Prop_lut2_I0_O)        0.327     3.475 r  d2v/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.752     4.227    d2v/vgaRed_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I3_O)        0.332     4.559 r  d2v/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=31, routed)          1.507     6.066    d2v/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.190 r  d2v/pix_data_reg[11]_i_11/O
                         net (fo=120, routed)         6.006    12.196    d2v/pix_x[7]
    SLICE_X6Y34          LUT6 (Prop_lut6_I3_O)        0.124    12.320 r  d2v/pix_data_reg[7]_i_123/O
                         net (fo=47, routed)          2.738    15.059    d2v/pix_data_reg[7]_i_123_n_0
    SLICE_X14Y39         LUT5 (Prop_lut5_I3_O)        0.150    15.209 f  d2v/pix_data_reg[7]_i_199/O
                         net (fo=6, routed)           0.991    16.199    d2v/pix_data_reg[7]_i_199_n_0
    SLICE_X10Y38         LUT4 (Prop_lut4_I1_O)        0.352    16.551 r  d2v/pix_data_reg[7]_i_114/O
                         net (fo=2, routed)           0.990    17.541    d2v/p_w/data36[7]
    SLICE_X7Y41          LUT6 (Prop_lut6_I0_O)        0.328    17.869 r  d2v/pix_data_reg[7]_i_52/O
                         net (fo=1, routed)           0.636    18.505    d2v/pix_data_reg[7]_i_52_n_0
    SLICE_X7Y40          LUT5 (Prop_lut5_I0_O)        0.124    18.629 r  d2v/pix_data_reg[7]_i_20/O
                         net (fo=1, routed)           0.805    19.435    d2v/pix_data_reg[7]_i_20_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I5_O)        0.124    19.559 r  d2v/pix_data_reg[7]_i_4/O
                         net (fo=8, routed)           1.459    21.018    d2v/pix_data_reg[7]_i_4_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I2_O)        0.124    21.142 r  d2v/pix_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.359    21.501    d2v_n_20
    SLICE_X8Y25          LDCE                                         r  pix_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d2v/y_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.747ns  (logic 3.182ns (16.113%)  route 16.565ns (83.887%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.631     1.631    d2v/clk_out
    SLICE_X4Y12          FDRE                                         r  d2v/y_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.419     2.050 r  d2v/y_cnt_reg[7]/Q
                         net (fo=8, routed)           1.098     3.148    d2v/y_cnt_reg[7]
    SLICE_X4Y12          LUT2 (Prop_lut2_I0_O)        0.327     3.475 r  d2v/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.752     4.227    d2v/vgaRed_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I3_O)        0.332     4.559 f  d2v/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=31, routed)          1.268     5.828    d2v/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X7Y17          LUT6 (Prop_lut6_I0_O)        0.124     5.952 f  d2v/pix_data_reg[7]_i_40/O
                         net (fo=189, routed)         1.802     7.754    d2v/pix_y[9]
    SLICE_X4Y8           LUT4 (Prop_lut4_I3_O)        0.150     7.904 r  d2v/pix_data_reg[11]_i_156/O
                         net (fo=116, routed)         5.534    13.438    d2v/pix_y[2]
    SLICE_X10Y30         LUT5 (Prop_lut5_I4_O)        0.326    13.764 r  d2v/pix_data_reg[11]_i_1821/O
                         net (fo=1, routed)           0.000    13.764    d2v/pix_data_reg[11]_i_1821_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.297 r  d2v/pix_data_reg[11]_i_1403/CO[3]
                         net (fo=1, routed)           0.000    14.297    d2v/pix_data_reg[11]_i_1403_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.414 r  d2v/pix_data_reg[11]_i_950/CO[3]
                         net (fo=1, routed)           0.000    14.414    d2v/pix_data_reg[11]_i_950_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.531 r  d2v/pix_data_reg[11]_i_582/CO[3]
                         net (fo=1, routed)           0.000    14.531    d2v/pix_data_reg[11]_i_582_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.648 r  d2v/pix_data_reg[11]_i_303/CO[3]
                         net (fo=3, routed)           1.390    16.038    d2v/p_e/pix_data338_in
    SLICE_X10Y29         LUT4 (Prop_lut4_I2_O)        0.124    16.162 r  d2v/pix_data_reg[11]_i_92/O
                         net (fo=1, routed)           0.670    16.832    d2v/pix_data_reg[11]_i_92_n_0
    SLICE_X10Y29         LUT6 (Prop_lut6_I5_O)        0.124    16.956 r  d2v/pix_data_reg[11]_i_26/O
                         net (fo=12, routed)          1.711    18.667    d2v/pix_data_reg[11]_i_26_n_0
    SLICE_X1Y28          LUT6 (Prop_lut6_I5_O)        0.124    18.791 r  d2v/pix_data_reg[11]_i_9/O
                         net (fo=1, routed)           1.008    19.799    d2v/p_e/pix_data1_in[11]
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.124    19.923 r  d2v/pix_data_reg[11]_i_3/O
                         net (fo=1, routed)           1.332    21.255    d2v/pix_data_e[11]
    SLICE_X2Y22          LUT6 (Prop_lut6_I1_O)        0.124    21.379 r  d2v/pix_data_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    21.379    d2v_n_12
    SLICE_X2Y22          LDCE                                         r  pix_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d2v/y_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.652ns  (logic 2.528ns (12.864%)  route 17.124ns (87.136%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.631     1.631    d2v/clk_out
    SLICE_X4Y12          FDRE                                         r  d2v/y_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.419     2.050 r  d2v/y_cnt_reg[7]/Q
                         net (fo=8, routed)           1.098     3.148    d2v/y_cnt_reg[7]
    SLICE_X4Y12          LUT2 (Prop_lut2_I0_O)        0.327     3.475 r  d2v/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.752     4.227    d2v/vgaRed_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I3_O)        0.332     4.559 r  d2v/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=31, routed)          1.507     6.066    d2v/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.190 r  d2v/pix_data_reg[11]_i_11/O
                         net (fo=120, routed)         6.006    12.196    d2v/pix_x[7]
    SLICE_X6Y34          LUT6 (Prop_lut6_I3_O)        0.124    12.320 r  d2v/pix_data_reg[7]_i_123/O
                         net (fo=47, routed)          2.738    15.059    d2v/pix_data_reg[7]_i_123_n_0
    SLICE_X14Y39         LUT5 (Prop_lut5_I3_O)        0.150    15.209 f  d2v/pix_data_reg[7]_i_199/O
                         net (fo=6, routed)           0.991    16.199    d2v/pix_data_reg[7]_i_199_n_0
    SLICE_X10Y38         LUT4 (Prop_lut4_I1_O)        0.352    16.551 r  d2v/pix_data_reg[7]_i_114/O
                         net (fo=2, routed)           0.990    17.541    d2v/p_w/data36[7]
    SLICE_X7Y41          LUT6 (Prop_lut6_I0_O)        0.328    17.869 r  d2v/pix_data_reg[7]_i_52/O
                         net (fo=1, routed)           0.636    18.505    d2v/pix_data_reg[7]_i_52_n_0
    SLICE_X7Y40          LUT5 (Prop_lut5_I0_O)        0.124    18.629 r  d2v/pix_data_reg[7]_i_20/O
                         net (fo=1, routed)           0.805    19.435    d2v/pix_data_reg[7]_i_20_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I5_O)        0.124    19.559 r  d2v/pix_data_reg[7]_i_4/O
                         net (fo=8, routed)           1.601    21.160    d2v/pix_data_reg[7]_i_4_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I2_O)        0.124    21.284 r  d2v/pix_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    21.284    d2v_n_22
    SLICE_X8Y24          LDCE                                         r  pix_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d2v/y_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.252ns  (logic 3.182ns (16.528%)  route 16.070ns (83.472%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.631     1.631    d2v/clk_out
    SLICE_X4Y12          FDRE                                         r  d2v/y_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.419     2.050 r  d2v/y_cnt_reg[7]/Q
                         net (fo=8, routed)           1.098     3.148    d2v/y_cnt_reg[7]
    SLICE_X4Y12          LUT2 (Prop_lut2_I0_O)        0.327     3.475 r  d2v/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.752     4.227    d2v/vgaRed_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I3_O)        0.332     4.559 f  d2v/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=31, routed)          1.268     5.828    d2v/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X7Y17          LUT6 (Prop_lut6_I0_O)        0.124     5.952 f  d2v/pix_data_reg[7]_i_40/O
                         net (fo=189, routed)         1.802     7.754    d2v/pix_y[9]
    SLICE_X4Y8           LUT4 (Prop_lut4_I3_O)        0.150     7.904 r  d2v/pix_data_reg[11]_i_156/O
                         net (fo=116, routed)         5.534    13.438    d2v/pix_y[2]
    SLICE_X10Y30         LUT5 (Prop_lut5_I4_O)        0.326    13.764 r  d2v/pix_data_reg[11]_i_1821/O
                         net (fo=1, routed)           0.000    13.764    d2v/pix_data_reg[11]_i_1821_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.297 r  d2v/pix_data_reg[11]_i_1403/CO[3]
                         net (fo=1, routed)           0.000    14.297    d2v/pix_data_reg[11]_i_1403_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.414 r  d2v/pix_data_reg[11]_i_950/CO[3]
                         net (fo=1, routed)           0.000    14.414    d2v/pix_data_reg[11]_i_950_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.531 r  d2v/pix_data_reg[11]_i_582/CO[3]
                         net (fo=1, routed)           0.000    14.531    d2v/pix_data_reg[11]_i_582_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.648 r  d2v/pix_data_reg[11]_i_303/CO[3]
                         net (fo=3, routed)           1.390    16.038    d2v/p_e/pix_data338_in
    SLICE_X10Y29         LUT4 (Prop_lut4_I2_O)        0.124    16.162 r  d2v/pix_data_reg[11]_i_92/O
                         net (fo=1, routed)           0.670    16.832    d2v/pix_data_reg[11]_i_92_n_0
    SLICE_X10Y29         LUT6 (Prop_lut6_I5_O)        0.124    16.956 r  d2v/pix_data_reg[11]_i_26/O
                         net (fo=12, routed)          1.363    18.319    d2v/pix_data_reg[11]_i_26_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I5_O)        0.124    18.443 r  d2v/pix_data_reg[8]_i_6/O
                         net (fo=1, routed)           0.680    19.123    d2v/p_e/pix_data1_in[8]
    SLICE_X2Y27          LUT6 (Prop_lut6_I5_O)        0.124    19.247 r  d2v/pix_data_reg[8]_i_2/O
                         net (fo=1, routed)           1.046    20.292    d2v/pix_data_e[8]
    SLICE_X2Y22          LUT6 (Prop_lut6_I1_O)        0.124    20.416 r  d2v/pix_data_reg[8]_i_1/O
                         net (fo=1, routed)           0.467    20.883    d2v_n_15
    SLICE_X4Y22          LDCE                                         r  pix_data_reg[8]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ec_c/FSM_onehot_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.479ns  (logic 0.186ns (38.813%)  route 0.293ns (61.187%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.585     0.585    ec_c/clk_out
    SLICE_X4Y19          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  ec_c/FSM_onehot_rst_reg_reg[1]/Q
                         net (fo=14, routed)          0.293     1.019    d2v/rst[0]
    SLICE_X2Y22          LUT6 (Prop_lut6_I4_O)        0.045     1.064 r  d2v/pix_data_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.064    d2v_n_12
    SLICE_X2Y22          LDCE                                         r  pix_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ec_c/FSM_onehot_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.482ns  (logic 0.186ns (38.607%)  route 0.296ns (61.393%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.585     0.585    ec_c/clk_out
    SLICE_X4Y19          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  ec_c/FSM_onehot_rst_reg_reg[1]/Q
                         net (fo=14, routed)          0.296     1.021    d2v/rst[0]
    SLICE_X2Y22          LUT6 (Prop_lut6_I4_O)        0.045     1.066 r  d2v/pix_data_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.066    d2v_n_13
    SLICE_X2Y22          LDCE                                         r  pix_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ec_c/FSM_onehot_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.662ns  (logic 0.226ns (34.123%)  route 0.436ns (65.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.585     0.585    ec_c/clk_out
    SLICE_X4Y19          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.128     0.713 r  ec_c/FSM_onehot_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.320     1.033    d2v/rst[1]
    SLICE_X2Y22          LUT6 (Prop_lut6_I0_O)        0.098     1.131 r  d2v/pix_data_reg[9]_i_1/O
                         net (fo=1, routed)           0.116     1.247    d2v_n_14
    SLICE_X2Y22          LDCE                                         r  pix_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ec_c/FSM_onehot_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.748ns  (logic 0.186ns (24.862%)  route 0.562ns (75.138%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.585     0.585    ec_c/clk_out
    SLICE_X4Y19          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  ec_c/FSM_onehot_rst_reg_reg[1]/Q
                         net (fo=14, routed)          0.401     1.127    d2v/rst[0]
    SLICE_X2Y22          LUT6 (Prop_lut6_I4_O)        0.045     1.172 r  d2v/pix_data_reg[8]_i_1/O
                         net (fo=1, routed)           0.161     1.333    d2v_n_15
    SLICE_X4Y22          LDCE                                         r  pix_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ec_c/FSM_onehot_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.827ns  (logic 0.226ns (27.327%)  route 0.601ns (72.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.585     0.585    ec_c/clk_out
    SLICE_X4Y19          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.128     0.713 r  ec_c/FSM_onehot_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.601     1.314    d2v/rst[1]
    SLICE_X8Y24          LUT6 (Prop_lut6_I4_O)        0.098     1.412 r  d2v/pix_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.412    d2v_n_22
    SLICE_X8Y24          LDCE                                         r  pix_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ec_c/FSM_onehot_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.855ns  (logic 0.226ns (26.430%)  route 0.629ns (73.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.585     0.585    ec_c/clk_out
    SLICE_X4Y19          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.128     0.713 r  ec_c/FSM_onehot_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.513     1.226    d2v/rst[1]
    SLICE_X8Y24          LUT6 (Prop_lut6_I4_O)        0.098     1.324 r  d2v/pix_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.116     1.440    d2v_n_18
    SLICE_X8Y24          LDCE                                         r  pix_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ec_c/FSM_onehot_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.926ns  (logic 0.226ns (24.396%)  route 0.700ns (75.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.585     0.585    ec_c/clk_out
    SLICE_X4Y19          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.128     0.713 r  ec_c/FSM_onehot_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.590     1.303    d2v/rst[1]
    SLICE_X9Y23          LUT6 (Prop_lut6_I4_O)        0.098     1.401 r  d2v/pix_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.110     1.511    d2v_n_21
    SLICE_X8Y24          LDCE                                         r  pix_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ec_c/FSM_onehot_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.990ns  (logic 0.226ns (22.832%)  route 0.764ns (77.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.585     0.585    ec_c/clk_out
    SLICE_X4Y19          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.128     0.713 r  ec_c/FSM_onehot_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.595     1.308    d2v/rst[1]
    SLICE_X8Y23          LUT6 (Prop_lut6_I4_O)        0.098     1.406 r  d2v/pix_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.169     1.574    d2v_n_17
    SLICE_X8Y22          LDCE                                         r  pix_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ec_c/FSM_onehot_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.047ns  (logic 0.226ns (21.581%)  route 0.821ns (78.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.585     0.585    ec_c/clk_out
    SLICE_X4Y19          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.128     0.713 r  ec_c/FSM_onehot_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.682     1.395    d2v/rst[1]
    SLICE_X8Y24          LUT6 (Prop_lut6_I4_O)        0.098     1.493 r  d2v/pix_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.139     1.632    d2v_n_20
    SLICE_X8Y25          LDCE                                         r  pix_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ec_c/FSM_onehot_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            pix_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.080ns  (logic 0.226ns (20.923%)  route 0.854ns (79.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.585     0.585    ec_c/clk_out
    SLICE_X4Y19          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.128     0.713 r  ec_c/FSM_onehot_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.515     1.228    d2v/rst[1]
    SLICE_X8Y24          LUT6 (Prop_lut6_I4_O)        0.098     1.326 r  d2v/pix_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.339     1.665    d2v_n_19
    SLICE_X4Y22          LDCE                                         r  pix_data_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cw0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cw0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.334ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575    21.575    cw0/inst/clk_in
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    18.243 f  cw0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661    19.904    cw0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    20.000 f  cw0/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    21.575    cw0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  cw0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cw0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cw0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.334ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    cw0/inst/clk_in
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  cw0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    cw0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    cw0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  cw0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v2s/clk_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.282ns  (logic 4.111ns (56.460%)  route 3.171ns (43.540%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.620     5.141    v2s/clk
    SLICE_X63Y23         FDRE                                         r  v2s/clk_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  v2s/clk_reg_reg[17]/Q
                         net (fo=11, routed)          1.297     6.895    v2s/sel[1]
    SLICE_X64Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.019 r  v2s/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.873     8.892    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    12.423 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.423    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2s/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.070ns  (logic 4.100ns (57.992%)  route 2.970ns (42.008%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.620     5.141    v2s/clk
    SLICE_X63Y23         FDRE                                         r  v2s/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  v2s/clk_reg_reg[16]/Q
                         net (fo=11, routed)          1.293     6.890    v2s/sel[0]
    SLICE_X64Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.014 r  v2s/seg0/O
                         net (fo=1, routed)           1.677     8.691    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.211 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.211    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2s/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.039ns  (logic 4.084ns (58.027%)  route 2.954ns (41.973%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.620     5.141    v2s/clk
    SLICE_X63Y23         FDRE                                         r  v2s/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  v2s/clk_reg_reg[16]/Q
                         net (fo=11, routed)          1.285     6.882    v2s/sel[0]
    SLICE_X64Y19         LUT6 (Prop_lut6_I1_O)        0.124     7.006 r  v2s/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.670     8.676    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    12.180 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.180    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2s/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.982ns  (logic 4.078ns (58.397%)  route 2.905ns (41.603%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.620     5.141    v2s/clk
    SLICE_X63Y23         FDRE                                         r  v2s/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  v2s/clk_reg_reg[16]/Q
                         net (fo=11, routed)          0.846     6.444    v2s/sel[0]
    SLICE_X64Y22         LUT3 (Prop_lut3_I0_O)        0.124     6.568 r  v2s/__1/i_/O
                         net (fo=1, routed)           2.058     8.626    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.498    12.124 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000    12.124    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2s/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.933ns  (logic 4.333ns (62.499%)  route 2.600ns (37.501%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.620     5.141    v2s/clk
    SLICE_X63Y23         FDRE                                         r  v2s/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  v2s/clk_reg_reg[16]/Q
                         net (fo=11, routed)          0.846     6.444    v2s/sel[0]
    SLICE_X64Y22         LUT3 (Prop_lut3_I1_O)        0.150     6.594 r  v2s/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.753     8.347    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.727    12.074 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.074    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2s/clk_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.842ns  (logic 4.083ns (59.677%)  route 2.759ns (40.323%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.620     5.141    v2s/clk
    SLICE_X63Y23         FDRE                                         r  v2s/clk_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  v2s/clk_reg_reg[17]/Q
                         net (fo=11, routed)          0.696     6.293    v2s/sel[1]
    SLICE_X64Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.417 r  v2s/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.063     8.480    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    11.983 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.983    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2s/clk_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.778ns  (logic 4.115ns (60.714%)  route 2.663ns (39.286%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.620     5.141    v2s/clk
    SLICE_X63Y23         FDRE                                         r  v2s/clk_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  v2s/clk_reg_reg[17]/Q
                         net (fo=11, routed)          0.989     6.587    v2s/sel[1]
    SLICE_X64Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.711 r  v2s/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.673     8.384    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.919 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.919    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2s/clk_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.757ns  (logic 4.307ns (63.746%)  route 2.450ns (36.254%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.620     5.141    v2s/clk
    SLICE_X63Y23         FDRE                                         r  v2s/clk_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  v2s/clk_reg_reg[17]/Q
                         net (fo=11, routed)          0.696     6.293    v2s/sel[1]
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.148     6.441 r  v2s/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.753     8.195    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.703    11.898 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.898    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2s/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.718ns  (logic 4.116ns (61.263%)  route 2.602ns (38.737%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.620     5.141    v2s/clk
    SLICE_X63Y23         FDRE                                         r  v2s/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  v2s/clk_reg_reg[16]/Q
                         net (fo=11, routed)          0.922     6.519    v2s/sel[0]
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.643 r  v2s/seg_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           1.681     8.324    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    11.859 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.859    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2s/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.694ns  (logic 4.091ns (61.109%)  route 2.603ns (38.891%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.620     5.141    v2s/clk
    SLICE_X63Y23         FDRE                                         r  v2s/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  v2s/clk_reg_reg[16]/Q
                         net (fo=11, routed)          0.922     6.519    v2s/sel[0]
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.643 r  v2s/seg_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           1.682     8.325    seg_OBUF[3]
    W7                   OBUF (Prop_obuf_I_O)         3.511    11.835 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.835    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line120/pix_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pix_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.954ns  (logic 0.299ns (31.339%)  route 0.655ns (68.661%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.586     1.469    nolabel_line120/clk
    SLICE_X6Y31          FDRE                                         r  nolabel_line120/pix_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.164     1.633 r  nolabel_line120/pix_data_reg[10]/Q
                         net (fo=4, routed)           0.172     1.805    d2v/rgb_trans[10]
    SLICE_X6Y30          LUT6 (Prop_lut6_I4_O)        0.045     1.850 r  d2v/pix_data_reg[10]_i_3/O
                         net (fo=1, routed)           0.140     1.990    d2v/p_e/pix_data0_in[10]
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.045     2.035 r  d2v/pix_data_reg[10]_i_2/O
                         net (fo=1, routed)           0.343     2.378    d2v/pix_data_e[10]
    SLICE_X2Y22          LUT6 (Prop_lut6_I1_O)        0.045     2.423 r  d2v/pix_data_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     2.423    d2v_n_13
    SLICE_X2Y22          LDCE                                         r  pix_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/pix_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pix_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.051ns  (logic 0.317ns (30.155%)  route 0.734ns (69.845%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.588     1.471    nolabel_line120/clk
    SLICE_X3Y31          FDRE                                         r  nolabel_line120/pix_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.128     1.599 r  nolabel_line120/pix_data_reg[9]/Q
                         net (fo=4, routed)           0.350     1.949    d2v/rgb_trans[9]
    SLICE_X1Y27          LUT6 (Prop_lut6_I4_O)        0.099     2.048 r  d2v/pix_data_reg[9]_i_3/O
                         net (fo=1, routed)           0.050     2.098    d2v/p_e/pix_data0_in[9]
    SLICE_X1Y27          LUT6 (Prop_lut6_I0_O)        0.045     2.143 r  d2v/pix_data_reg[9]_i_2/O
                         net (fo=1, routed)           0.218     2.361    d2v/pix_data_e[9]
    SLICE_X2Y22          LUT6 (Prop_lut6_I1_O)        0.045     2.406 r  d2v/pix_data_reg[9]_i_1/O
                         net (fo=1, routed)           0.116     2.522    d2v_n_14
    SLICE_X2Y22          LDCE                                         r  pix_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/pix_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pix_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.301ns  (logic 0.336ns (25.829%)  route 0.965ns (74.171%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.586     1.469    nolabel_line120/clk
    SLICE_X6Y31          FDRE                                         r  nolabel_line120/pix_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.148     1.617 r  nolabel_line120/pix_data_reg[8]/Q
                         net (fo=4, routed)           0.352     1.969    d2v/rgb_trans[8]
    SLICE_X2Y27          LUT6 (Prop_lut6_I4_O)        0.098     2.067 r  d2v/pix_data_reg[8]_i_5/O
                         net (fo=1, routed)           0.056     2.123    d2v/p_e/pix_data2_in[8]
    SLICE_X2Y27          LUT6 (Prop_lut6_I2_O)        0.045     2.168 r  d2v/pix_data_reg[8]_i_2/O
                         net (fo=1, routed)           0.396     2.564    d2v/pix_data_e[8]
    SLICE_X2Y22          LUT6 (Prop_lut6_I1_O)        0.045     2.609 r  d2v/pix_data_reg[8]_i_1/O
                         net (fo=1, routed)           0.161     2.770    d2v_n_15
    SLICE_X4Y22          LDCE                                         r  pix_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/pix_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pix_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.308ns  (logic 0.299ns (22.862%)  route 1.009ns (77.138%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.587     1.470    nolabel_line120/clk
    SLICE_X6Y32          FDRE                                         r  nolabel_line120/pix_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  nolabel_line120/pix_data_reg[11]/Q
                         net (fo=4, routed)           0.289     1.923    d2v/rgb_trans[11]
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.045     1.968 r  d2v/pix_data_reg[11]_i_6/O
                         net (fo=1, routed)           0.140     2.108    d2v/p_e/pix_data0_in[11]
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.045     2.153 r  d2v/pix_data_reg[11]_i_3/O
                         net (fo=1, routed)           0.580     2.733    d2v/pix_data_e[11]
    SLICE_X2Y22          LUT6 (Prop_lut6_I1_O)        0.045     2.778 r  d2v/pix_data_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     2.778    d2v_n_12
    SLICE_X2Y22          LDCE                                         r  pix_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/pix_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pix_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.337ns  (logic 0.381ns (28.503%)  route 0.956ns (71.497%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.587     1.470    nolabel_line120/clk
    SLICE_X6Y32          FDRE                                         r  nolabel_line120/pix_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.148     1.618 r  nolabel_line120/pix_data_reg[2]/Q
                         net (fo=4, routed)           0.340     1.958    d2v/rgb_trans[2]
    SLICE_X9Y29          LUT6 (Prop_lut6_I1_O)        0.098     2.056 r  d2v/pix_data_reg[2]_i_6/O
                         net (fo=1, routed)           0.049     2.105    d2v/pix_data_reg[2]_i_6_n_0
    SLICE_X9Y29          LUT5 (Prop_lut5_I2_O)        0.045     2.150 r  d2v/pix_data_reg[2]_i_3/O
                         net (fo=1, routed)           0.375     2.525    d2v/pix_data_reg[2]_i_3_n_0
    SLICE_X9Y23          LUT6 (Prop_lut6_I5_O)        0.045     2.570 r  d2v/pix_data_reg[2]_i_2/O
                         net (fo=1, routed)           0.082     2.652    d2v/pix_data_reg[2]_i_2_n_0
    SLICE_X9Y23          LUT6 (Prop_lut6_I5_O)        0.045     2.697 r  d2v/pix_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.110     2.807    d2v_n_21
    SLICE_X8Y24          LDCE                                         r  pix_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/pix_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pix_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.409ns  (logic 0.344ns (24.417%)  route 1.065ns (75.583%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.587     1.470    nolabel_line120/clk
    SLICE_X6Y32          FDRE                                         r  nolabel_line120/pix_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  nolabel_line120/pix_data_reg[0]/Q
                         net (fo=4, routed)           0.309     1.943    d2v/rgb_trans[0]
    SLICE_X7Y27          LUT6 (Prop_lut6_I1_O)        0.045     1.988 r  d2v/pix_data_reg[0]_i_4/O
                         net (fo=1, routed)           0.193     2.181    d2v/pix_data_reg[0]_i_4_n_0
    SLICE_X7Y26          LUT5 (Prop_lut5_I0_O)        0.045     2.226 r  d2v/pix_data_reg[0]_i_3/O
                         net (fo=1, routed)           0.319     2.545    d2v/pix_data_reg[0]_i_3_n_0
    SLICE_X9Y23          LUT6 (Prop_lut6_I5_O)        0.045     2.590 r  d2v/pix_data_reg[0]_i_2/O
                         net (fo=1, routed)           0.135     2.725    d2v/pix_data_reg[0]_i_2_n_0
    SLICE_X9Y23          LUT6 (Prop_lut6_I5_O)        0.045     2.770 r  d2v/pix_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.109     2.879    d2v_n_23
    SLICE_X8Y22          LDCE                                         r  pix_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/pix_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pix_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.420ns  (logic 0.321ns (22.603%)  route 1.099ns (77.397%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.586     1.469    nolabel_line120/clk
    SLICE_X7Y31          FDRE                                         r  nolabel_line120/pix_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  nolabel_line120/pix_data_reg[3]/Q
                         net (fo=4, routed)           0.369     1.979    d2v/rgb_trans[3]
    SLICE_X6Y27          LUT6 (Prop_lut6_I1_O)        0.045     2.024 r  d2v/pix_data_reg[3]_i_14/O
                         net (fo=1, routed)           0.052     2.076    d2v/pix_data_reg[3]_i_14_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I2_O)        0.045     2.121 r  d2v/pix_data_reg[3]_i_5/O
                         net (fo=1, routed)           0.394     2.515    d2v/pix_data_reg[3]_i_5_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I5_O)        0.045     2.560 r  d2v/pix_data_reg[3]_i_2/O
                         net (fo=1, routed)           0.145     2.705    d2v/pix_data_reg[3]_i_2_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I5_O)        0.045     2.750 r  d2v/pix_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.139     2.889    d2v_n_20
    SLICE_X8Y25          LDCE                                         r  pix_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/pix_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pix_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.445ns  (logic 0.382ns (26.429%)  route 1.063ns (73.571%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.587     1.470    nolabel_line120/clk
    SLICE_X6Y32          FDRE                                         r  nolabel_line120/pix_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.148     1.618 r  nolabel_line120/pix_data_reg[1]/Q
                         net (fo=4, routed)           0.294     1.912    d2v/rgb_trans[1]
    SLICE_X7Y26          LUT6 (Prop_lut6_I1_O)        0.099     2.011 r  d2v/pix_data_reg[1]_i_5/O
                         net (fo=1, routed)           0.052     2.063    d2v/pix_data_reg[1]_i_5_n_0
    SLICE_X7Y26          LUT5 (Prop_lut5_I1_O)        0.045     2.108 r  d2v/pix_data_reg[1]_i_3/O
                         net (fo=1, routed)           0.498     2.606    d2v/pix_data_reg[1]_i_3_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I5_O)        0.045     2.651 r  d2v/pix_data_reg[1]_i_2/O
                         net (fo=1, routed)           0.219     2.871    d2v/pix_data_reg[1]_i_2_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I5_O)        0.045     2.916 r  d2v/pix_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.916    d2v_n_22
    SLICE_X8Y24          LDCE                                         r  pix_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/pix_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pix_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.509ns  (logic 0.392ns (25.979%)  route 1.117ns (74.021%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.588     1.471    nolabel_line120/clk
    SLICE_X3Y31          FDRE                                         r  nolabel_line120/pix_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  nolabel_line120/pix_data_reg[5]/Q
                         net (fo=4, routed)           0.230     1.842    d2v/rgb_trans[5]
    SLICE_X0Y28          LUT6 (Prop_lut6_I4_O)        0.045     1.887 r  d2v/pix_data_reg[5]_i_5/O
                         net (fo=1, routed)           0.059     1.946    d2v/p_e/pix_data[5]
    SLICE_X0Y28          LUT6 (Prop_lut6_I1_O)        0.045     1.991 r  d2v/pix_data_reg[5]_i_3/O
                         net (fo=1, routed)           0.372     2.363    d2v/pix_data_e[5]
    SLICE_X6Y25          LUT4 (Prop_lut4_I1_O)        0.043     2.406 r  d2v/pix_data_reg[5]_i_2/O
                         net (fo=1, routed)           0.340     2.746    d2v/pix_data_reg[5]_i_2_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I5_O)        0.118     2.864 r  d2v/pix_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.116     2.980    d2v_n_18
    SLICE_X8Y24          LDCE                                         r  pix_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/pix_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pix_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.547ns  (logic 0.382ns (24.699%)  route 1.165ns (75.301%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.586     1.469    nolabel_line120/clk
    SLICE_X6Y31          FDRE                                         r  nolabel_line120/pix_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.148     1.617 r  nolabel_line120/pix_data_reg[6]/Q
                         net (fo=4, routed)           0.165     1.783    d2v/rgb_trans[6]
    SLICE_X7Y30          LUT6 (Prop_lut6_I4_O)        0.099     1.882 r  d2v/pix_data_reg[6]_i_5/O
                         net (fo=1, routed)           0.104     1.986    d2v/p_e/pix_data[6]
    SLICE_X7Y29          LUT6 (Prop_lut6_I1_O)        0.045     2.031 r  d2v/pix_data_reg[6]_i_3/O
                         net (fo=1, routed)           0.332     2.363    d2v/pix_data_e[6]
    SLICE_X6Y25          LUT4 (Prop_lut4_I1_O)        0.045     2.408 r  d2v/pix_data_reg[6]_i_2/O
                         net (fo=1, routed)           0.394     2.802    d2v/pix_data_reg[6]_i_2_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I5_O)        0.045     2.847 r  d2v/pix_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.169     3.016    d2v_n_17
    SLICE_X8Y22          LDCE                                         r  pix_data_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out_clk_wiz_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            ec_c/FSM_onehot_rst_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.892ns  (logic 1.725ns (44.331%)  route 2.167ns (55.669%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=2, routed)           1.400     2.851    ec_c/btnL_IBUF
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     2.975 r  ec_c/FSM_onehot_rst_reg[2]_i_3/O
                         net (fo=3, routed)           0.767     3.742    ec_c/FSM_onehot_rst_reg[2]_i_3_n_0
    SLICE_X4Y19          LUT4 (Prop_lut4_I2_O)        0.150     3.892 r  ec_c/FSM_onehot_rst_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     3.892    ec_c/FSM_onehot_rst_reg[2]_i_1_n_0
    SLICE_X4Y19          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.506     1.506    ec_c/clk_out
    SLICE_X4Y19          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[2]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            ec_c/FSM_onehot_rst_reg_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.870ns  (logic 1.699ns (43.905%)  route 2.171ns (56.095%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=2, routed)           1.400     2.851    ec_c/btnL_IBUF
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     2.975 r  ec_c/FSM_onehot_rst_reg[2]_i_3/O
                         net (fo=3, routed)           0.771     3.746    ec_c/FSM_onehot_rst_reg[2]_i_3_n_0
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.124     3.870 r  ec_c/FSM_onehot_rst_reg[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     3.870    ec_c/FSM_onehot_rst_reg[0]_inv_i_1_n_0
    SLICE_X4Y19          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.506     1.506    ec_c/clk_out
    SLICE_X4Y19          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[0]_inv/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            ec_c/FSM_onehot_rst_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.866ns  (logic 1.699ns (43.956%)  route 2.167ns (56.044%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=2, routed)           1.400     2.851    ec_c/btnL_IBUF
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     2.975 r  ec_c/FSM_onehot_rst_reg[2]_i_3/O
                         net (fo=3, routed)           0.767     3.742    ec_c/FSM_onehot_rst_reg[2]_i_3_n_0
    SLICE_X4Y19          LUT4 (Prop_lut4_I2_O)        0.124     3.866 r  ec_c/FSM_onehot_rst_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.866    ec_c/FSM_onehot_rst_reg[1]_i_1_n_0
    SLICE_X4Y19          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.506     1.506    ec_c/clk_out
    SLICE_X4Y19          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            ec_c/FSM_onehot_rst_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.928ns  (logic 0.312ns (33.620%)  route 0.616ns (66.380%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=2, routed)           0.347     0.569    ec_c/btnU_IBUF
    SLICE_X2Y15          LUT6 (Prop_lut6_I1_O)        0.045     0.614 r  ec_c/FSM_onehot_rst_reg[2]_i_3/O
                         net (fo=3, routed)           0.269     0.883    ec_c/FSM_onehot_rst_reg[2]_i_3_n_0
    SLICE_X4Y19          LUT4 (Prop_lut4_I2_O)        0.045     0.928 r  ec_c/FSM_onehot_rst_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.928    ec_c/FSM_onehot_rst_reg[1]_i_1_n_0
    SLICE_X4Y19          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.854     0.854    ec_c/clk_out
    SLICE_X4Y19          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            ec_c/FSM_onehot_rst_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.928ns  (logic 0.312ns (33.620%)  route 0.616ns (66.380%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=2, routed)           0.347     0.569    ec_c/btnU_IBUF
    SLICE_X2Y15          LUT6 (Prop_lut6_I1_O)        0.045     0.614 r  ec_c/FSM_onehot_rst_reg[2]_i_3/O
                         net (fo=3, routed)           0.269     0.883    ec_c/FSM_onehot_rst_reg[2]_i_3_n_0
    SLICE_X4Y19          LUT4 (Prop_lut4_I2_O)        0.045     0.928 r  ec_c/FSM_onehot_rst_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.928    ec_c/FSM_onehot_rst_reg[2]_i_1_n_0
    SLICE_X4Y19          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.854     0.854    ec_c/clk_out
    SLICE_X4Y19          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[2]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            ec_c/FSM_onehot_rst_reg_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.312ns (33.385%)  route 0.622ns (66.615%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=2, routed)           0.347     0.569    ec_c/btnU_IBUF
    SLICE_X2Y15          LUT6 (Prop_lut6_I1_O)        0.045     0.614 r  ec_c/FSM_onehot_rst_reg[2]_i_3/O
                         net (fo=3, routed)           0.275     0.889    ec_c/FSM_onehot_rst_reg[2]_i_3_n_0
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.045     0.934 r  ec_c/FSM_onehot_rst_reg[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     0.934    ec_c/FSM_onehot_rst_reg[0]_inv_i_1_n_0
    SLICE_X4Y19          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    cw0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    cw0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cw0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.854     0.854    ec_c/clk_out
    SLICE_X4Y19          FDRE                                         r  ec_c/FSM_onehot_rst_reg_reg[0]_inv/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.343ns  (logic 0.610ns (26.040%)  route 1.733ns (73.960%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[2]/C
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  nolabel_line120/clr_cnt_reg[2]/Q
                         net (fo=16, routed)          0.903     1.359    nolabel_line120/clr_cnt[2]
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.154     1.513 r  nolabel_line120/pix_data[10]_i_1/O
                         net (fo=12, routed)          0.829     2.343    nolabel_line120/pix_data[10]_i_1_n_0
    SLICE_X6Y31          FDRE                                         r  nolabel_line120/pix_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.507     4.848    nolabel_line120/clk
    SLICE_X6Y31          FDRE                                         r  nolabel_line120/pix_data_reg[10]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.343ns  (logic 0.610ns (26.040%)  route 1.733ns (73.960%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[2]/C
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  nolabel_line120/clr_cnt_reg[2]/Q
                         net (fo=16, routed)          0.903     1.359    nolabel_line120/clr_cnt[2]
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.154     1.513 r  nolabel_line120/pix_data[10]_i_1/O
                         net (fo=12, routed)          0.829     2.343    nolabel_line120/pix_data[10]_i_1_n_0
    SLICE_X6Y31          FDRE                                         r  nolabel_line120/pix_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.507     4.848    nolabel_line120/clk
    SLICE_X6Y31          FDRE                                         r  nolabel_line120/pix_data_reg[4]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.343ns  (logic 0.610ns (26.040%)  route 1.733ns (73.960%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[2]/C
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  nolabel_line120/clr_cnt_reg[2]/Q
                         net (fo=16, routed)          0.903     1.359    nolabel_line120/clr_cnt[2]
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.154     1.513 r  nolabel_line120/pix_data[10]_i_1/O
                         net (fo=12, routed)          0.829     2.343    nolabel_line120/pix_data[10]_i_1_n_0
    SLICE_X6Y31          FDRE                                         r  nolabel_line120/pix_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.507     4.848    nolabel_line120/clk
    SLICE_X6Y31          FDRE                                         r  nolabel_line120/pix_data_reg[6]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.343ns  (logic 0.610ns (26.040%)  route 1.733ns (73.960%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[2]/C
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  nolabel_line120/clr_cnt_reg[2]/Q
                         net (fo=16, routed)          0.903     1.359    nolabel_line120/clr_cnt[2]
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.154     1.513 r  nolabel_line120/pix_data[10]_i_1/O
                         net (fo=12, routed)          0.829     2.343    nolabel_line120/pix_data[10]_i_1_n_0
    SLICE_X6Y31          FDRE                                         r  nolabel_line120/pix_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.507     4.848    nolabel_line120/clk
    SLICE_X6Y31          FDRE                                         r  nolabel_line120/pix_data_reg[8]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.160ns  (logic 0.610ns (28.240%)  route 1.550ns (71.760%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[2]/C
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  nolabel_line120/clr_cnt_reg[2]/Q
                         net (fo=16, routed)          0.903     1.359    nolabel_line120/clr_cnt[2]
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.154     1.513 r  nolabel_line120/pix_data[10]_i_1/O
                         net (fo=12, routed)          0.647     2.160    nolabel_line120/pix_data[10]_i_1_n_0
    SLICE_X7Y31          FDRE                                         r  nolabel_line120/pix_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.507     4.848    nolabel_line120/clk
    SLICE_X7Y31          FDRE                                         r  nolabel_line120/pix_data_reg[3]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.075ns  (logic 0.610ns (29.403%)  route 1.465ns (70.597%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[2]/C
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  nolabel_line120/clr_cnt_reg[2]/Q
                         net (fo=16, routed)          0.903     1.359    nolabel_line120/clr_cnt[2]
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.154     1.513 r  nolabel_line120/pix_data[10]_i_1/O
                         net (fo=12, routed)          0.561     2.075    nolabel_line120/pix_data[10]_i_1_n_0
    SLICE_X3Y31          FDRE                                         r  nolabel_line120/pix_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.509     4.850    nolabel_line120/clk
    SLICE_X3Y31          FDRE                                         r  nolabel_line120/pix_data_reg[5]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.075ns  (logic 0.610ns (29.403%)  route 1.465ns (70.597%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[2]/C
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  nolabel_line120/clr_cnt_reg[2]/Q
                         net (fo=16, routed)          0.903     1.359    nolabel_line120/clr_cnt[2]
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.154     1.513 r  nolabel_line120/pix_data[10]_i_1/O
                         net (fo=12, routed)          0.561     2.075    nolabel_line120/pix_data[10]_i_1_n_0
    SLICE_X3Y31          FDRE                                         r  nolabel_line120/pix_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.509     4.850    nolabel_line120/clk
    SLICE_X3Y31          FDRE                                         r  nolabel_line120/pix_data_reg[7]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.075ns  (logic 0.610ns (29.403%)  route 1.465ns (70.597%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[2]/C
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  nolabel_line120/clr_cnt_reg[2]/Q
                         net (fo=16, routed)          0.903     1.359    nolabel_line120/clr_cnt[2]
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.154     1.513 r  nolabel_line120/pix_data[10]_i_1/O
                         net (fo=12, routed)          0.561     2.075    nolabel_line120/pix_data[10]_i_1_n_0
    SLICE_X3Y31          FDRE                                         r  nolabel_line120/pix_data_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.509     4.850    nolabel_line120/clk
    SLICE_X3Y31          FDRE                                         r  nolabel_line120/pix_data_reg[9]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.991ns  (logic 0.715ns (35.919%)  route 1.276ns (64.081%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[3]/C
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line120/clr_cnt_reg[3]/Q
                         net (fo=11, routed)          0.647     1.066    nolabel_line120/clr_cnt[3]
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.296     1.362 r  nolabel_line120/pix_data[11]_i_1/O
                         net (fo=5, routed)           0.629     1.991    nolabel_line120/pix_data[11]_i_1_n_0
    SLICE_X6Y32          FDRE                                         r  nolabel_line120/pix_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.509     4.850    nolabel_line120/clk
    SLICE_X6Y32          FDRE                                         r  nolabel_line120/pix_data_reg[0]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.991ns  (logic 0.715ns (35.919%)  route 1.276ns (64.081%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[3]/C
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line120/clr_cnt_reg[3]/Q
                         net (fo=11, routed)          0.647     1.066    nolabel_line120/clr_cnt[3]
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.296     1.362 r  nolabel_line120/pix_data[11]_i_1/O
                         net (fo=5, routed)           0.629     1.991    nolabel_line120/pix_data[11]_i_1_n_0
    SLICE_X6Y32          FDRE                                         r  nolabel_line120/pix_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.509     4.850    nolabel_line120/clk
    SLICE_X6Y32          FDRE                                         r  nolabel_line120/pix_data_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.794%)  route 0.232ns (62.206%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[2]/C
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line120/clr_cnt_reg[2]/Q
                         net (fo=16, routed)          0.232     0.373    nolabel_line120/clr_cnt[2]
    SLICE_X7Y31          FDRE                                         r  nolabel_line120/pix_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.855     1.982    nolabel_line120/clk
    SLICE_X7Y31          FDRE                                         r  nolabel_line120/pix_data_reg[3]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.775%)  route 0.251ns (66.225%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[3]/C
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  nolabel_line120/clr_cnt_reg[3]/Q
                         net (fo=11, routed)          0.251     0.379    nolabel_line120/clr_cnt[3]
    SLICE_X3Y31          FDRE                                         r  nolabel_line120/pix_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.857     1.984    nolabel_line120/clk
    SLICE_X3Y31          FDRE                                         r  nolabel_line120/pix_data_reg[7]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.486ns  (logic 0.226ns (46.486%)  route 0.260ns (53.514%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[3]/C
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  nolabel_line120/clr_cnt_reg[3]/Q
                         net (fo=11, routed)          0.260     0.388    nolabel_line120/clr_cnt[3]
    SLICE_X6Y31          LUT4 (Prop_lut4_I0_O)        0.098     0.486 r  nolabel_line120/pix_data[10]_i_2/O
                         net (fo=1, routed)           0.000     0.486    nolabel_line120/pix_data[10]
    SLICE_X6Y31          FDRE                                         r  nolabel_line120/pix_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.855     1.982    nolabel_line120/clk
    SLICE_X6Y31          FDRE                                         r  nolabel_line120/pix_data_reg[10]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.229ns (46.814%)  route 0.260ns (53.186%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[3]/C
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  nolabel_line120/clr_cnt_reg[3]/Q
                         net (fo=11, routed)          0.260     0.388    nolabel_line120/clr_cnt[3]
    SLICE_X6Y31          LUT4 (Prop_lut4_I0_O)        0.101     0.489 r  nolabel_line120/pix_data[8]_i_1/O
                         net (fo=1, routed)           0.000     0.489    nolabel_line120/pix_data[8]
    SLICE_X6Y31          FDRE                                         r  nolabel_line120/pix_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.855     1.982    nolabel_line120/clk
    SLICE_X6Y31          FDRE                                         r  nolabel_line120/pix_data_reg[8]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.490ns  (logic 0.226ns (46.106%)  route 0.264ns (53.894%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[3]/C
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  nolabel_line120/clr_cnt_reg[3]/Q
                         net (fo=11, routed)          0.264     0.392    nolabel_line120/clr_cnt[3]
    SLICE_X6Y31          LUT4 (Prop_lut4_I0_O)        0.098     0.490 r  nolabel_line120/pix_data[4]_i_1/O
                         net (fo=1, routed)           0.000     0.490    nolabel_line120/pix_data[4]
    SLICE_X6Y31          FDRE                                         r  nolabel_line120/pix_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.855     1.982    nolabel_line120/clk
    SLICE_X6Y31          FDRE                                         r  nolabel_line120/pix_data_reg[4]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.229ns (46.434%)  route 0.264ns (53.566%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[3]/C
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  nolabel_line120/clr_cnt_reg[3]/Q
                         net (fo=11, routed)          0.264     0.392    nolabel_line120/clr_cnt[3]
    SLICE_X6Y31          LUT4 (Prop_lut4_I0_O)        0.101     0.493 r  nolabel_line120/pix_data[6]_i_1/O
                         net (fo=1, routed)           0.000     0.493    nolabel_line120/pix_data[6]
    SLICE_X6Y31          FDRE                                         r  nolabel_line120/pix_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.855     1.982    nolabel_line120/clk
    SLICE_X6Y31          FDRE                                         r  nolabel_line120/pix_data_reg[6]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.498ns  (logic 0.185ns (37.115%)  route 0.313ns (62.885%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[2]/C
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line120/clr_cnt_reg[2]/Q
                         net (fo=16, routed)          0.313     0.454    nolabel_line120/clr_cnt[2]
    SLICE_X3Y31          LUT3 (Prop_lut3_I1_O)        0.044     0.498 r  nolabel_line120/pix_data[9]_i_1/O
                         net (fo=1, routed)           0.000     0.498    nolabel_line120/pix_data[9]
    SLICE_X3Y31          FDRE                                         r  nolabel_line120/pix_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.857     1.984    nolabel_line120/clk
    SLICE_X3Y31          FDRE                                         r  nolabel_line120/pix_data_reg[9]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.186ns (37.241%)  route 0.313ns (62.759%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[2]/C
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line120/clr_cnt_reg[2]/Q
                         net (fo=16, routed)          0.313     0.454    nolabel_line120/clr_cnt[2]
    SLICE_X3Y31          LUT3 (Prop_lut3_I1_O)        0.045     0.499 r  nolabel_line120/pix_data[5]_i_1/O
                         net (fo=1, routed)           0.000     0.499    nolabel_line120/pix_data[5]
    SLICE_X3Y31          FDRE                                         r  nolabel_line120/pix_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.857     1.984    nolabel_line120/clk
    SLICE_X3Y31          FDRE                                         r  nolabel_line120/pix_data_reg[5]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.511ns  (logic 0.232ns (45.424%)  route 0.279ns (54.576%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[3]/C
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  nolabel_line120/clr_cnt_reg[3]/Q
                         net (fo=11, routed)          0.148     0.276    nolabel_line120/clr_cnt[3]
    SLICE_X5Y32          LUT2 (Prop_lut2_I0_O)        0.104     0.380 r  nolabel_line120/pix_data[10]_i_1/O
                         net (fo=12, routed)          0.131     0.511    nolabel_line120/pix_data[10]_i_1_n_0
    SLICE_X6Y32          FDRE                                         r  nolabel_line120/pix_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.856     1.983    nolabel_line120/clk
    SLICE_X6Y32          FDRE                                         r  nolabel_line120/pix_data_reg[0]/C

Slack:                    inf
  Source:                 nolabel_line120/clr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line120/pix_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.511ns  (logic 0.232ns (45.424%)  route 0.279ns (54.576%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE                         0.000     0.000 r  nolabel_line120/clr_cnt_reg[3]/C
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  nolabel_line120/clr_cnt_reg[3]/Q
                         net (fo=11, routed)          0.148     0.276    nolabel_line120/clr_cnt[3]
    SLICE_X5Y32          LUT2 (Prop_lut2_I0_O)        0.104     0.380 r  nolabel_line120/pix_data[10]_i_1/O
                         net (fo=12, routed)          0.131     0.511    nolabel_line120/pix_data[10]_i_1_n_0
    SLICE_X6Y32          FDRE                                         r  nolabel_line120/pix_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.856     1.983    nolabel_line120/clk
    SLICE_X6Y32          FDRE                                         r  nolabel_line120/pix_data_reg[11]/C





