/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  reg [4:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [41:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [9:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [10:0] celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [15:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [14:0] celloutsig_0_21z;
  reg [6:0] celloutsig_0_22z;
  wire [24:0] celloutsig_0_24z;
  wire [2:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire [3:0] celloutsig_0_32z;
  wire [11:0] celloutsig_0_37z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire [34:0] celloutsig_0_45z;
  wire [8:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_51z;
  wire celloutsig_0_56z;
  wire [2:0] celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  reg [9:0] celloutsig_1_13z;
  wire [20:0] celloutsig_1_14z;
  wire [11:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = celloutsig_1_2z ? celloutsig_1_1z : celloutsig_1_2z;
  assign celloutsig_1_7z = celloutsig_1_6z[3] ? celloutsig_1_0z : in_data[185];
  assign celloutsig_1_11z = celloutsig_1_3z[0] ? in_data[147] : celloutsig_1_3z[1];
  assign celloutsig_0_19z = ~(celloutsig_0_2z[1] & celloutsig_0_15z[6]);
  assign celloutsig_0_0z = !(in_data[31] ? in_data[63] : in_data[44]);
  assign celloutsig_0_8z = ~((celloutsig_0_3z[2] | in_data[24]) & (celloutsig_0_1z[15] | celloutsig_0_2z[1]));
  assign celloutsig_0_13z = celloutsig_0_8z | celloutsig_0_5z;
  assign celloutsig_1_19z = ~(celloutsig_1_3z[12] ^ celloutsig_1_11z);
  assign celloutsig_0_20z = ~(celloutsig_0_15z[5] ^ in_data[4]);
  assign celloutsig_0_32z = celloutsig_0_21z[4:1] + { celloutsig_0_30z[3:1], celloutsig_0_20z };
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[96])
    if (!clkin_data[96]) _00_ <= 6'h00;
    else _00_ <= { celloutsig_0_4z[6:3], celloutsig_0_20z, celloutsig_0_8z };
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[96])
    if (clkin_data[96]) _01_ <= 5'h00;
    else _01_ <= { _00_[4:2], celloutsig_0_0z, celloutsig_0_16z };
  assign celloutsig_0_37z = { in_data[34:29], celloutsig_0_3z } & { celloutsig_0_22z[1], celloutsig_0_19z, celloutsig_0_15z };
  assign celloutsig_0_4z = celloutsig_0_1z[10:2] & in_data[44:36];
  assign celloutsig_1_14z = { in_data[172:169], celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_0z } & { celloutsig_1_8z[3], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_18z = celloutsig_0_11z[12:8] & celloutsig_0_3z[5:1];
  assign celloutsig_0_15z = { celloutsig_0_11z[32:27], celloutsig_0_6z, celloutsig_0_2z } / { 1'h1, celloutsig_0_1z[11:6], celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_14z };
  assign celloutsig_0_43z = celloutsig_0_37z[10:1] == { celloutsig_0_24z[19:16], _00_ };
  assign celloutsig_1_1z = in_data[120:115] == in_data[174:169];
  assign celloutsig_0_5z = in_data[57:31] > { in_data[34:15], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_10z = { in_data[125:107], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_0z } > { in_data[173:168], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_6z = celloutsig_0_1z[15:1] <= { celloutsig_0_3z[2:0], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_9z = ! celloutsig_0_3z[5:1];
  assign celloutsig_0_16z = { celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_2z } < celloutsig_0_1z[4:0];
  assign celloutsig_0_30z = _00_[5:1] % { 1'h1, celloutsig_0_17z[7:5], celloutsig_0_19z };
  assign celloutsig_1_8z = in_data[103:100] * { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_17z = - { celloutsig_0_11z[41:33], celloutsig_0_14z, celloutsig_0_7z };
  assign celloutsig_1_18z = ~ { celloutsig_1_14z[8:1], celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_2z = in_data[174] & celloutsig_1_1z;
  assign celloutsig_1_5z = celloutsig_1_2z & celloutsig_1_4z;
  assign celloutsig_0_7z = celloutsig_0_4z[0] & celloutsig_0_5z;
  assign celloutsig_0_14z = | celloutsig_0_4z;
  assign celloutsig_0_10z = ^ { in_data[76:38], celloutsig_0_9z };
  assign celloutsig_0_12z = ^ { celloutsig_0_11z[21:11], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_3z = { in_data[42:41], celloutsig_0_2z, celloutsig_0_0z } <<< { celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_45z = { celloutsig_0_18z[2], celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_30z, celloutsig_0_32z, celloutsig_0_15z } <<< { celloutsig_0_11z[33:5], celloutsig_0_30z, celloutsig_0_7z };
  assign celloutsig_0_11z = { in_data[73:41], celloutsig_0_4z } <<< { in_data[81:41], celloutsig_0_7z };
  assign celloutsig_0_57z = celloutsig_0_45z[33:31] - { celloutsig_0_51z[1], celloutsig_0_43z, celloutsig_0_43z };
  assign celloutsig_1_3z = { in_data[108], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z } - { in_data[185:176], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_3z[7], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z } - in_data[180:175];
  assign celloutsig_0_24z = { celloutsig_0_3z[4:3], celloutsig_0_21z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_12z } - { celloutsig_0_22z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_2z };
  assign celloutsig_0_51z = celloutsig_0_21z[12:9] ^ celloutsig_0_21z[7:4];
  assign celloutsig_0_1z = { in_data[16:5], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } ^ in_data[94:79];
  assign celloutsig_0_21z = { celloutsig_0_1z[3], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_14z } ^ { celloutsig_0_11z[29:23], celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_20z };
  assign celloutsig_0_2z = celloutsig_0_1z[11:9] ^ in_data[16:14];
  assign celloutsig_0_56z = ~((celloutsig_0_3z[5] & celloutsig_0_19z) | _01_[0]);
  assign celloutsig_1_0z = ~((in_data[183] & in_data[132]) | in_data[173]);
  assign celloutsig_1_12z = ~((celloutsig_1_9z & celloutsig_1_11z) | celloutsig_1_10z);
  always_latch
    if (!clkin_data[160]) celloutsig_1_13z = 10'h000;
    else if (clkin_data[64]) celloutsig_1_13z = { celloutsig_1_6z[5:2], celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_2z };
  always_latch
    if (clkin_data[96]) celloutsig_0_22z = 7'h00;
    else if (!clkin_data[32]) celloutsig_0_22z = { celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_14z };
  assign celloutsig_1_9z = ~((celloutsig_1_3z[10] & celloutsig_1_7z) | (celloutsig_1_8z[0] & celloutsig_1_1z));
  assign { out_data[139:128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_56z, celloutsig_0_57z };
endmodule
