// Seed: 1635198530
module module_0 (
    output wor id_0,
    input uwire id_1,
    input uwire id_2,
    input supply0 id_3,
    output tri id_4,
    output tri id_5,
    input supply1 id_6,
    input wor id_7,
    input uwire id_8,
    output uwire id_9
    , id_41,
    input tri id_10,
    input wand id_11,
    output wire id_12,
    input wor id_13,
    output supply0 id_14,
    input supply1 id_15,
    output wand id_16,
    input wire id_17,
    output wire id_18,
    input tri1 id_19,
    output supply1 id_20,
    input tri1 id_21,
    input tri id_22,
    input wand id_23,
    input supply0 id_24,
    input wand id_25,
    input wor id_26,
    output wire id_27,
    output wire id_28,
    output tri0 id_29,
    input supply1 id_30,
    output supply0 id_31,
    input supply1 id_32,
    output tri0 id_33,
    output tri0 id_34,
    output tri1 id_35,
    input tri0 id_36,
    input uwire id_37,
    input tri id_38,
    input supply1 id_39
);
  assign id_28 = id_8 - id_38;
  for (id_42 = id_15; 1; id_12 = 1) begin
  end
  assign id_29 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    input tri0 id_2,
    input wor id_3,
    input tri0 id_4,
    input supply1 id_5,
    output tri id_6,
    input tri0 id_7,
    output wand id_8,
    output wire id_9,
    output wire id_10,
    input tri0 id_11,
    output tri1 id_12,
    input uwire id_13,
    input tri0 id_14,
    input tri1 id_15,
    input tri id_16
);
  assign id_9 = id_16;
  assign id_6 = 1;
  module_0(
      id_6,
      id_11,
      id_3,
      id_5,
      id_9,
      id_9,
      id_13,
      id_1,
      id_16,
      id_9,
      id_16,
      id_14,
      id_10,
      id_0,
      id_8,
      id_2,
      id_10,
      id_7,
      id_10,
      id_4,
      id_12,
      id_7,
      id_3,
      id_0,
      id_0,
      id_0,
      id_11,
      id_6,
      id_6,
      id_12,
      id_1,
      id_9,
      id_15,
      id_10,
      id_6,
      id_8,
      id_0,
      id_5,
      id_14,
      id_15
  );
endmodule
