
cocel_handheld_trigger.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003178  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  08003284  08003284  00004284  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080032f4  080032f4  0000509c  2**0
                  CONTENTS
  4 .ARM          00000000  080032f4  080032f4  0000509c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080032f4  080032f4  0000509c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080032f4  080032f4  000042f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080032f8  080032f8  000042f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000009c  20000000  080032fc  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000298  2000009c  08003398  0000509c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000334  08003398  00005334  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000509c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b6cb  00000000  00000000  000050c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a45  00000000  00000000  00010790  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b90  00000000  00000000  000121d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000917  00000000  00000000  00012d68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016e12  00000000  00000000  0001367f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cb08  00000000  00000000  0002a491  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088713  00000000  00000000  00036f99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bf6ac  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000035b8  00000000  00000000  000bf6f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  000c2ca8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000009c 	.word	0x2000009c
 8000128:	00000000 	.word	0x00000000
 800012c:	0800326c 	.word	0x0800326c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000a0 	.word	0x200000a0
 8000148:	0800326c 	.word	0x0800326c

0800014c <HAL_TIM_PeriodElapsedCallback>:
uint16_t tx_len;
char tx_buffer2[] = "Message Receive\n";
char snum[7];
char tx_remain[] = ".00,A,2237.496474,N,11356.089515,E,0.0,225.5,310518,2.3,W,A*23\n";
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) // Timer Interrupt
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b096      	sub	sp, #88	@ 0x58
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	global_time++;
 8000154:	4b19      	ldr	r3, [pc, #100]	@ (80001bc <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000156:	881b      	ldrh	r3, [r3, #0]
 8000158:	3301      	adds	r3, #1
 800015a:	b29a      	uxth	r2, r3
 800015c:	4b17      	ldr	r3, [pc, #92]	@ (80001bc <HAL_TIM_PeriodElapsedCallback+0x70>)
 800015e:	801a      	strh	r2, [r3, #0]
	sprintf(snum, "%06d", global_time);
 8000160:	4b16      	ldr	r3, [pc, #88]	@ (80001bc <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000162:	881b      	ldrh	r3, [r3, #0]
 8000164:	461a      	mov	r2, r3
 8000166:	4916      	ldr	r1, [pc, #88]	@ (80001c0 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8000168:	4816      	ldr	r0, [pc, #88]	@ (80001c4 <HAL_TIM_PeriodElapsedCallback+0x78>)
 800016a:	f002 fbbf 	bl	80028ec <siprintf>
	snum[6]=0;
 800016e:	4b15      	ldr	r3, [pc, #84]	@ (80001c4 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8000170:	2200      	movs	r2, #0
 8000172:	719a      	strb	r2, [r3, #6]

	char tx_buffer[77] = "$GPRMC,";
 8000174:	4a14      	ldr	r2, [pc, #80]	@ (80001c8 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8000176:	f107 0308 	add.w	r3, r7, #8
 800017a:	6810      	ldr	r0, [r2, #0]
 800017c:	6851      	ldr	r1, [r2, #4]
 800017e:	c303      	stmia	r3!, {r0, r1}
 8000180:	f107 0310 	add.w	r3, r7, #16
 8000184:	2245      	movs	r2, #69	@ 0x45
 8000186:	2100      	movs	r1, #0
 8000188:	4618      	mov	r0, r3
 800018a:	f002 fbcf 	bl	800292c <memset>
	strcat(tx_buffer, snum);
 800018e:	f107 0308 	add.w	r3, r7, #8
 8000192:	490c      	ldr	r1, [pc, #48]	@ (80001c4 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8000194:	4618      	mov	r0, r3
 8000196:	f002 fbd1 	bl	800293c <strcat>
	strcat(tx_buffer, tx_remain);
 800019a:	f107 0308 	add.w	r3, r7, #8
 800019e:	490b      	ldr	r1, [pc, #44]	@ (80001cc <HAL_TIM_PeriodElapsedCallback+0x80>)
 80001a0:	4618      	mov	r0, r3
 80001a2:	f002 fbcb 	bl	800293c <strcat>

	HAL_UART_Transmit(&huart2, tx_buffer, sizeof(tx_buffer)-1, 10);
 80001a6:	f107 0108 	add.w	r1, r7, #8
 80001aa:	230a      	movs	r3, #10
 80001ac:	224c      	movs	r2, #76	@ 0x4c
 80001ae:	4808      	ldr	r0, [pc, #32]	@ (80001d0 <HAL_TIM_PeriodElapsedCallback+0x84>)
 80001b0:	f002 fa1c 	bl	80025ec <HAL_UART_Transmit>
//	HAL_UART_Transmit(&huart2,snum, tx_len, HAL_MAX_DELAY);
//
//	tx_len = sizeof(".00,A,2237.496474,N,11356.089515,E,0.0,225.5,310518,2.3,W,A*23\n")-1;
//	HAL_UART_Transmit(&huart2,".00,A,2237.496474,N,11356.089515,E,0.0,225.5,310518,2.3,W,A*23\n", tx_len, HAL_MAX_DELAY);

}
 80001b4:	bf00      	nop
 80001b6:	3758      	adds	r7, #88	@ 0x58
 80001b8:	46bd      	mov	sp, r7
 80001ba:	bd80      	pop	{r7, pc}
 80001bc:	200001d8 	.word	0x200001d8
 80001c0:	08003284 	.word	0x08003284
 80001c4:	200001dc 	.word	0x200001dc
 80001c8:	0800328c 	.word	0x0800328c
 80001cc:	20000000 	.word	0x20000000
 80001d0:	20000190 	.word	0x20000190

080001d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001d8:	f000 fc08 	bl	80009ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001dc:	f000 f83e 	bl	800025c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001e0:	f000 f9b6 	bl	8000550 <MX_GPIO_Init>
  MX_TIM2_Init();
 80001e4:	f000 f87c 	bl	80002e0 <MX_TIM2_Init>
  MX_TIM3_Init();
 80001e8:	f000 f8d4 	bl	8000394 <MX_TIM3_Init>
  MX_TIM4_Init();
 80001ec:	f000 f92c 	bl	8000448 <MX_TIM4_Init>
  MX_USART2_UART_Init();
 80001f0:	f000 f984 	bl	80004fc <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* @@@@@@@@@@@@@@@@@
	TIMER 2 - 50Hz
  @@@@@@@@@@@@@@@@@ */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80001f4:	2100      	movs	r1, #0
 80001f6:	4814      	ldr	r0, [pc, #80]	@ (8000248 <main+0x74>)
 80001f8:	f001 fbd8 	bl	80019ac <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim2, TIM_CHANNEL_1);
 80001fc:	2100      	movs	r1, #0
 80001fe:	4812      	ldr	r0, [pc, #72]	@ (8000248 <main+0x74>)
 8000200:	f002 f872 	bl	80022e8 <HAL_TIMEx_PWMN_Start>
  TIM2->CCR1 = 999; // duty 50%
 8000204:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000208:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800020c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* @@@@@@@@@@@@@@@@@
  	TIMER 3 - 10Hz
  @@@@@@@@@@@@@@@@@ */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800020e:	2100      	movs	r1, #0
 8000210:	480e      	ldr	r0, [pc, #56]	@ (800024c <main+0x78>)
 8000212:	f001 fbcb 	bl	80019ac <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim3, TIM_CHANNEL_1);
 8000216:	2100      	movs	r1, #0
 8000218:	480c      	ldr	r0, [pc, #48]	@ (800024c <main+0x78>)
 800021a:	f002 f865 	bl	80022e8 <HAL_TIMEx_PWMN_Start>
  TIM3->CCR1 = 4999; // duty 50%
 800021e:	4b0c      	ldr	r3, [pc, #48]	@ (8000250 <main+0x7c>)
 8000220:	f241 3287 	movw	r2, #4999	@ 0x1387
 8000224:	635a      	str	r2, [r3, #52]	@ 0x34

  HAL_TIM_Base_Start_IT(&htim3); // Timer Interrupt
 8000226:	4809      	ldr	r0, [pc, #36]	@ (800024c <main+0x78>)
 8000228:	f001 fb1e 	bl	8001868 <HAL_TIM_Base_Start_IT>

  /* @@@@@@@@@@@@@@@@@
    TIMER 4 - 200Hz
  @@@@@@@@@@@@@@@@@ */
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 800022c:	2100      	movs	r1, #0
 800022e:	4809      	ldr	r0, [pc, #36]	@ (8000254 <main+0x80>)
 8000230:	f001 fbbc 	bl	80019ac <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim4, TIM_CHANNEL_1);
 8000234:	2100      	movs	r1, #0
 8000236:	4807      	ldr	r0, [pc, #28]	@ (8000254 <main+0x80>)
 8000238:	f002 f856 	bl	80022e8 <HAL_TIMEx_PWMN_Start>
  TIM4->CCR1 = 249; // duty 50%
 800023c:	4b06      	ldr	r3, [pc, #24]	@ (8000258 <main+0x84>)
 800023e:	22f9      	movs	r2, #249	@ 0xf9
 8000240:	635a      	str	r2, [r3, #52]	@ 0x34

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000242:	bf00      	nop
 8000244:	e7fd      	b.n	8000242 <main+0x6e>
 8000246:	bf00      	nop
 8000248:	200000b8 	.word	0x200000b8
 800024c:	20000100 	.word	0x20000100
 8000250:	40000400 	.word	0x40000400
 8000254:	20000148 	.word	0x20000148
 8000258:	40000800 	.word	0x40000800

0800025c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	b090      	sub	sp, #64	@ 0x40
 8000260:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000262:	f107 0318 	add.w	r3, r7, #24
 8000266:	2228      	movs	r2, #40	@ 0x28
 8000268:	2100      	movs	r1, #0
 800026a:	4618      	mov	r0, r3
 800026c:	f002 fb5e 	bl	800292c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000270:	1d3b      	adds	r3, r7, #4
 8000272:	2200      	movs	r2, #0
 8000274:	601a      	str	r2, [r3, #0]
 8000276:	605a      	str	r2, [r3, #4]
 8000278:	609a      	str	r2, [r3, #8]
 800027a:	60da      	str	r2, [r3, #12]
 800027c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800027e:	2302      	movs	r3, #2
 8000280:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000282:	2301      	movs	r3, #1
 8000284:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000286:	2310      	movs	r3, #16
 8000288:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800028a:	2302      	movs	r3, #2
 800028c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800028e:	2300      	movs	r3, #0
 8000290:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000292:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8000296:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000298:	f107 0318 	add.w	r3, r7, #24
 800029c:	4618      	mov	r0, r3
 800029e:	f000 fed3 	bl	8001048 <HAL_RCC_OscConfig>
 80002a2:	4603      	mov	r3, r0
 80002a4:	2b00      	cmp	r3, #0
 80002a6:	d001      	beq.n	80002ac <SystemClock_Config+0x50>
  {
    Error_Handler();
 80002a8:	f000 f9c0 	bl	800062c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002ac:	230f      	movs	r3, #15
 80002ae:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002b0:	2302      	movs	r3, #2
 80002b2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002b4:	2300      	movs	r3, #0
 80002b6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002b8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80002bc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002be:	2300      	movs	r3, #0
 80002c0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002c2:	1d3b      	adds	r3, r7, #4
 80002c4:	2102      	movs	r1, #2
 80002c6:	4618      	mov	r0, r3
 80002c8:	f001 f940 	bl	800154c <HAL_RCC_ClockConfig>
 80002cc:	4603      	mov	r3, r0
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	d001      	beq.n	80002d6 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80002d2:	f000 f9ab 	bl	800062c <Error_Handler>
  }
}
 80002d6:	bf00      	nop
 80002d8:	3740      	adds	r7, #64	@ 0x40
 80002da:	46bd      	mov	sp, r7
 80002dc:	bd80      	pop	{r7, pc}
	...

080002e0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80002e0:	b580      	push	{r7, lr}
 80002e2:	b08a      	sub	sp, #40	@ 0x28
 80002e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80002e6:	f107 0320 	add.w	r3, r7, #32
 80002ea:	2200      	movs	r2, #0
 80002ec:	601a      	str	r2, [r3, #0]
 80002ee:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80002f0:	1d3b      	adds	r3, r7, #4
 80002f2:	2200      	movs	r2, #0
 80002f4:	601a      	str	r2, [r3, #0]
 80002f6:	605a      	str	r2, [r3, #4]
 80002f8:	609a      	str	r2, [r3, #8]
 80002fa:	60da      	str	r2, [r3, #12]
 80002fc:	611a      	str	r2, [r3, #16]
 80002fe:	615a      	str	r2, [r3, #20]
 8000300:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000302:	4b23      	ldr	r3, [pc, #140]	@ (8000390 <MX_TIM2_Init+0xb0>)
 8000304:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000308:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 639;
 800030a:	4b21      	ldr	r3, [pc, #132]	@ (8000390 <MX_TIM2_Init+0xb0>)
 800030c:	f240 227f 	movw	r2, #639	@ 0x27f
 8000310:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000312:	4b1f      	ldr	r3, [pc, #124]	@ (8000390 <MX_TIM2_Init+0xb0>)
 8000314:	2200      	movs	r2, #0
 8000316:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1999;
 8000318:	4b1d      	ldr	r3, [pc, #116]	@ (8000390 <MX_TIM2_Init+0xb0>)
 800031a:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 800031e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000320:	4b1b      	ldr	r3, [pc, #108]	@ (8000390 <MX_TIM2_Init+0xb0>)
 8000322:	2200      	movs	r2, #0
 8000324:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000326:	4b1a      	ldr	r3, [pc, #104]	@ (8000390 <MX_TIM2_Init+0xb0>)
 8000328:	2200      	movs	r2, #0
 800032a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800032c:	4818      	ldr	r0, [pc, #96]	@ (8000390 <MX_TIM2_Init+0xb0>)
 800032e:	f001 faed 	bl	800190c <HAL_TIM_PWM_Init>
 8000332:	4603      	mov	r3, r0
 8000334:	2b00      	cmp	r3, #0
 8000336:	d001      	beq.n	800033c <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8000338:	f000 f978 	bl	800062c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800033c:	2300      	movs	r3, #0
 800033e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000340:	2300      	movs	r3, #0
 8000342:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000344:	f107 0320 	add.w	r3, r7, #32
 8000348:	4619      	mov	r1, r3
 800034a:	4811      	ldr	r0, [pc, #68]	@ (8000390 <MX_TIM2_Init+0xb0>)
 800034c:	f002 f86a 	bl	8002424 <HAL_TIMEx_MasterConfigSynchronization>
 8000350:	4603      	mov	r3, r0
 8000352:	2b00      	cmp	r3, #0
 8000354:	d001      	beq.n	800035a <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8000356:	f000 f969 	bl	800062c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800035a:	2360      	movs	r3, #96	@ 0x60
 800035c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800035e:	2300      	movs	r3, #0
 8000360:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000362:	2300      	movs	r3, #0
 8000364:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000366:	2300      	movs	r3, #0
 8000368:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800036a:	1d3b      	adds	r3, r7, #4
 800036c:	2200      	movs	r2, #0
 800036e:	4619      	mov	r1, r3
 8000370:	4807      	ldr	r0, [pc, #28]	@ (8000390 <MX_TIM2_Init+0xb0>)
 8000372:	f001 fcc5 	bl	8001d00 <HAL_TIM_PWM_ConfigChannel>
 8000376:	4603      	mov	r3, r0
 8000378:	2b00      	cmp	r3, #0
 800037a:	d001      	beq.n	8000380 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 800037c:	f000 f956 	bl	800062c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000380:	4803      	ldr	r0, [pc, #12]	@ (8000390 <MX_TIM2_Init+0xb0>)
 8000382:	f000 f9d7 	bl	8000734 <HAL_TIM_MspPostInit>

}
 8000386:	bf00      	nop
 8000388:	3728      	adds	r7, #40	@ 0x28
 800038a:	46bd      	mov	sp, r7
 800038c:	bd80      	pop	{r7, pc}
 800038e:	bf00      	nop
 8000390:	200000b8 	.word	0x200000b8

08000394 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000394:	b580      	push	{r7, lr}
 8000396:	b08a      	sub	sp, #40	@ 0x28
 8000398:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800039a:	f107 0320 	add.w	r3, r7, #32
 800039e:	2200      	movs	r2, #0
 80003a0:	601a      	str	r2, [r3, #0]
 80003a2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80003a4:	1d3b      	adds	r3, r7, #4
 80003a6:	2200      	movs	r2, #0
 80003a8:	601a      	str	r2, [r3, #0]
 80003aa:	605a      	str	r2, [r3, #4]
 80003ac:	609a      	str	r2, [r3, #8]
 80003ae:	60da      	str	r2, [r3, #12]
 80003b0:	611a      	str	r2, [r3, #16]
 80003b2:	615a      	str	r2, [r3, #20]
 80003b4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80003b6:	4b22      	ldr	r3, [pc, #136]	@ (8000440 <MX_TIM3_Init+0xac>)
 80003b8:	4a22      	ldr	r2, [pc, #136]	@ (8000444 <MX_TIM3_Init+0xb0>)
 80003ba:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 639;
 80003bc:	4b20      	ldr	r3, [pc, #128]	@ (8000440 <MX_TIM3_Init+0xac>)
 80003be:	f240 227f 	movw	r2, #639	@ 0x27f
 80003c2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80003c4:	4b1e      	ldr	r3, [pc, #120]	@ (8000440 <MX_TIM3_Init+0xac>)
 80003c6:	2200      	movs	r2, #0
 80003c8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 80003ca:	4b1d      	ldr	r3, [pc, #116]	@ (8000440 <MX_TIM3_Init+0xac>)
 80003cc:	f242 720f 	movw	r2, #9999	@ 0x270f
 80003d0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80003d2:	4b1b      	ldr	r3, [pc, #108]	@ (8000440 <MX_TIM3_Init+0xac>)
 80003d4:	2200      	movs	r2, #0
 80003d6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80003d8:	4b19      	ldr	r3, [pc, #100]	@ (8000440 <MX_TIM3_Init+0xac>)
 80003da:	2200      	movs	r2, #0
 80003dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80003de:	4818      	ldr	r0, [pc, #96]	@ (8000440 <MX_TIM3_Init+0xac>)
 80003e0:	f001 fa94 	bl	800190c <HAL_TIM_PWM_Init>
 80003e4:	4603      	mov	r3, r0
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	d001      	beq.n	80003ee <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 80003ea:	f000 f91f 	bl	800062c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80003ee:	2300      	movs	r3, #0
 80003f0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80003f2:	2300      	movs	r3, #0
 80003f4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80003f6:	f107 0320 	add.w	r3, r7, #32
 80003fa:	4619      	mov	r1, r3
 80003fc:	4810      	ldr	r0, [pc, #64]	@ (8000440 <MX_TIM3_Init+0xac>)
 80003fe:	f002 f811 	bl	8002424 <HAL_TIMEx_MasterConfigSynchronization>
 8000402:	4603      	mov	r3, r0
 8000404:	2b00      	cmp	r3, #0
 8000406:	d001      	beq.n	800040c <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8000408:	f000 f910 	bl	800062c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800040c:	2360      	movs	r3, #96	@ 0x60
 800040e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000410:	2300      	movs	r3, #0
 8000412:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000414:	2300      	movs	r3, #0
 8000416:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000418:	2300      	movs	r3, #0
 800041a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800041c:	1d3b      	adds	r3, r7, #4
 800041e:	2200      	movs	r2, #0
 8000420:	4619      	mov	r1, r3
 8000422:	4807      	ldr	r0, [pc, #28]	@ (8000440 <MX_TIM3_Init+0xac>)
 8000424:	f001 fc6c 	bl	8001d00 <HAL_TIM_PWM_ConfigChannel>
 8000428:	4603      	mov	r3, r0
 800042a:	2b00      	cmp	r3, #0
 800042c:	d001      	beq.n	8000432 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 800042e:	f000 f8fd 	bl	800062c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000432:	4803      	ldr	r0, [pc, #12]	@ (8000440 <MX_TIM3_Init+0xac>)
 8000434:	f000 f97e 	bl	8000734 <HAL_TIM_MspPostInit>

}
 8000438:	bf00      	nop
 800043a:	3728      	adds	r7, #40	@ 0x28
 800043c:	46bd      	mov	sp, r7
 800043e:	bd80      	pop	{r7, pc}
 8000440:	20000100 	.word	0x20000100
 8000444:	40000400 	.word	0x40000400

08000448 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000448:	b580      	push	{r7, lr}
 800044a:	b08a      	sub	sp, #40	@ 0x28
 800044c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800044e:	f107 0320 	add.w	r3, r7, #32
 8000452:	2200      	movs	r2, #0
 8000454:	601a      	str	r2, [r3, #0]
 8000456:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000458:	1d3b      	adds	r3, r7, #4
 800045a:	2200      	movs	r2, #0
 800045c:	601a      	str	r2, [r3, #0]
 800045e:	605a      	str	r2, [r3, #4]
 8000460:	609a      	str	r2, [r3, #8]
 8000462:	60da      	str	r2, [r3, #12]
 8000464:	611a      	str	r2, [r3, #16]
 8000466:	615a      	str	r2, [r3, #20]
 8000468:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800046a:	4b22      	ldr	r3, [pc, #136]	@ (80004f4 <MX_TIM4_Init+0xac>)
 800046c:	4a22      	ldr	r2, [pc, #136]	@ (80004f8 <MX_TIM4_Init+0xb0>)
 800046e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 639;
 8000470:	4b20      	ldr	r3, [pc, #128]	@ (80004f4 <MX_TIM4_Init+0xac>)
 8000472:	f240 227f 	movw	r2, #639	@ 0x27f
 8000476:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000478:	4b1e      	ldr	r3, [pc, #120]	@ (80004f4 <MX_TIM4_Init+0xac>)
 800047a:	2200      	movs	r2, #0
 800047c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 499;
 800047e:	4b1d      	ldr	r3, [pc, #116]	@ (80004f4 <MX_TIM4_Init+0xac>)
 8000480:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8000484:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000486:	4b1b      	ldr	r3, [pc, #108]	@ (80004f4 <MX_TIM4_Init+0xac>)
 8000488:	2200      	movs	r2, #0
 800048a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800048c:	4b19      	ldr	r3, [pc, #100]	@ (80004f4 <MX_TIM4_Init+0xac>)
 800048e:	2200      	movs	r2, #0
 8000490:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000492:	4818      	ldr	r0, [pc, #96]	@ (80004f4 <MX_TIM4_Init+0xac>)
 8000494:	f001 fa3a 	bl	800190c <HAL_TIM_PWM_Init>
 8000498:	4603      	mov	r3, r0
 800049a:	2b00      	cmp	r3, #0
 800049c:	d001      	beq.n	80004a2 <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 800049e:	f000 f8c5 	bl	800062c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80004a2:	2300      	movs	r3, #0
 80004a4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004a6:	2300      	movs	r3, #0
 80004a8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80004aa:	f107 0320 	add.w	r3, r7, #32
 80004ae:	4619      	mov	r1, r3
 80004b0:	4810      	ldr	r0, [pc, #64]	@ (80004f4 <MX_TIM4_Init+0xac>)
 80004b2:	f001 ffb7 	bl	8002424 <HAL_TIMEx_MasterConfigSynchronization>
 80004b6:	4603      	mov	r3, r0
 80004b8:	2b00      	cmp	r3, #0
 80004ba:	d001      	beq.n	80004c0 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 80004bc:	f000 f8b6 	bl	800062c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80004c0:	2360      	movs	r3, #96	@ 0x60
 80004c2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80004c4:	2300      	movs	r3, #0
 80004c6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80004c8:	2300      	movs	r3, #0
 80004ca:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80004cc:	2300      	movs	r3, #0
 80004ce:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80004d0:	1d3b      	adds	r3, r7, #4
 80004d2:	2200      	movs	r2, #0
 80004d4:	4619      	mov	r1, r3
 80004d6:	4807      	ldr	r0, [pc, #28]	@ (80004f4 <MX_TIM4_Init+0xac>)
 80004d8:	f001 fc12 	bl	8001d00 <HAL_TIM_PWM_ConfigChannel>
 80004dc:	4603      	mov	r3, r0
 80004de:	2b00      	cmp	r3, #0
 80004e0:	d001      	beq.n	80004e6 <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 80004e2:	f000 f8a3 	bl	800062c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80004e6:	4803      	ldr	r0, [pc, #12]	@ (80004f4 <MX_TIM4_Init+0xac>)
 80004e8:	f000 f924 	bl	8000734 <HAL_TIM_MspPostInit>

}
 80004ec:	bf00      	nop
 80004ee:	3728      	adds	r7, #40	@ 0x28
 80004f0:	46bd      	mov	sp, r7
 80004f2:	bd80      	pop	{r7, pc}
 80004f4:	20000148 	.word	0x20000148
 80004f8:	40000800 	.word	0x40000800

080004fc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000500:	4b11      	ldr	r3, [pc, #68]	@ (8000548 <MX_USART2_UART_Init+0x4c>)
 8000502:	4a12      	ldr	r2, [pc, #72]	@ (800054c <MX_USART2_UART_Init+0x50>)
 8000504:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000506:	4b10      	ldr	r3, [pc, #64]	@ (8000548 <MX_USART2_UART_Init+0x4c>)
 8000508:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800050c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800050e:	4b0e      	ldr	r3, [pc, #56]	@ (8000548 <MX_USART2_UART_Init+0x4c>)
 8000510:	2200      	movs	r2, #0
 8000512:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000514:	4b0c      	ldr	r3, [pc, #48]	@ (8000548 <MX_USART2_UART_Init+0x4c>)
 8000516:	2200      	movs	r2, #0
 8000518:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800051a:	4b0b      	ldr	r3, [pc, #44]	@ (8000548 <MX_USART2_UART_Init+0x4c>)
 800051c:	2200      	movs	r2, #0
 800051e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000520:	4b09      	ldr	r3, [pc, #36]	@ (8000548 <MX_USART2_UART_Init+0x4c>)
 8000522:	220c      	movs	r2, #12
 8000524:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000526:	4b08      	ldr	r3, [pc, #32]	@ (8000548 <MX_USART2_UART_Init+0x4c>)
 8000528:	2200      	movs	r2, #0
 800052a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800052c:	4b06      	ldr	r3, [pc, #24]	@ (8000548 <MX_USART2_UART_Init+0x4c>)
 800052e:	2200      	movs	r2, #0
 8000530:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000532:	4805      	ldr	r0, [pc, #20]	@ (8000548 <MX_USART2_UART_Init+0x4c>)
 8000534:	f002 f80a 	bl	800254c <HAL_UART_Init>
 8000538:	4603      	mov	r3, r0
 800053a:	2b00      	cmp	r3, #0
 800053c:	d001      	beq.n	8000542 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800053e:	f000 f875 	bl	800062c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000542:	bf00      	nop
 8000544:	bd80      	pop	{r7, pc}
 8000546:	bf00      	nop
 8000548:	20000190 	.word	0x20000190
 800054c:	40004400 	.word	0x40004400

08000550 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	b088      	sub	sp, #32
 8000554:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000556:	f107 0310 	add.w	r3, r7, #16
 800055a:	2200      	movs	r2, #0
 800055c:	601a      	str	r2, [r3, #0]
 800055e:	605a      	str	r2, [r3, #4]
 8000560:	609a      	str	r2, [r3, #8]
 8000562:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000564:	4b2d      	ldr	r3, [pc, #180]	@ (800061c <MX_GPIO_Init+0xcc>)
 8000566:	699b      	ldr	r3, [r3, #24]
 8000568:	4a2c      	ldr	r2, [pc, #176]	@ (800061c <MX_GPIO_Init+0xcc>)
 800056a:	f043 0310 	orr.w	r3, r3, #16
 800056e:	6193      	str	r3, [r2, #24]
 8000570:	4b2a      	ldr	r3, [pc, #168]	@ (800061c <MX_GPIO_Init+0xcc>)
 8000572:	699b      	ldr	r3, [r3, #24]
 8000574:	f003 0310 	and.w	r3, r3, #16
 8000578:	60fb      	str	r3, [r7, #12]
 800057a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800057c:	4b27      	ldr	r3, [pc, #156]	@ (800061c <MX_GPIO_Init+0xcc>)
 800057e:	699b      	ldr	r3, [r3, #24]
 8000580:	4a26      	ldr	r2, [pc, #152]	@ (800061c <MX_GPIO_Init+0xcc>)
 8000582:	f043 0320 	orr.w	r3, r3, #32
 8000586:	6193      	str	r3, [r2, #24]
 8000588:	4b24      	ldr	r3, [pc, #144]	@ (800061c <MX_GPIO_Init+0xcc>)
 800058a:	699b      	ldr	r3, [r3, #24]
 800058c:	f003 0320 	and.w	r3, r3, #32
 8000590:	60bb      	str	r3, [r7, #8]
 8000592:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000594:	4b21      	ldr	r3, [pc, #132]	@ (800061c <MX_GPIO_Init+0xcc>)
 8000596:	699b      	ldr	r3, [r3, #24]
 8000598:	4a20      	ldr	r2, [pc, #128]	@ (800061c <MX_GPIO_Init+0xcc>)
 800059a:	f043 0304 	orr.w	r3, r3, #4
 800059e:	6193      	str	r3, [r2, #24]
 80005a0:	4b1e      	ldr	r3, [pc, #120]	@ (800061c <MX_GPIO_Init+0xcc>)
 80005a2:	699b      	ldr	r3, [r3, #24]
 80005a4:	f003 0304 	and.w	r3, r3, #4
 80005a8:	607b      	str	r3, [r7, #4]
 80005aa:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005ac:	4b1b      	ldr	r3, [pc, #108]	@ (800061c <MX_GPIO_Init+0xcc>)
 80005ae:	699b      	ldr	r3, [r3, #24]
 80005b0:	4a1a      	ldr	r2, [pc, #104]	@ (800061c <MX_GPIO_Init+0xcc>)
 80005b2:	f043 0308 	orr.w	r3, r3, #8
 80005b6:	6193      	str	r3, [r2, #24]
 80005b8:	4b18      	ldr	r3, [pc, #96]	@ (800061c <MX_GPIO_Init+0xcc>)
 80005ba:	699b      	ldr	r3, [r3, #24]
 80005bc:	f003 0308 	and.w	r3, r3, #8
 80005c0:	603b      	str	r3, [r7, #0]
 80005c2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80005c4:	2200      	movs	r2, #0
 80005c6:	2120      	movs	r1, #32
 80005c8:	4815      	ldr	r0, [pc, #84]	@ (8000620 <MX_GPIO_Init+0xd0>)
 80005ca:	f000 fd03 	bl	8000fd4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80005ce:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80005d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80005d4:	4b13      	ldr	r3, [pc, #76]	@ (8000624 <MX_GPIO_Init+0xd4>)
 80005d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005d8:	2300      	movs	r3, #0
 80005da:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80005dc:	f107 0310 	add.w	r3, r7, #16
 80005e0:	4619      	mov	r1, r3
 80005e2:	4811      	ldr	r0, [pc, #68]	@ (8000628 <MX_GPIO_Init+0xd8>)
 80005e4:	f000 fb72 	bl	8000ccc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80005e8:	2320      	movs	r3, #32
 80005ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005ec:	2301      	movs	r3, #1
 80005ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005f0:	2300      	movs	r3, #0
 80005f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005f4:	2302      	movs	r3, #2
 80005f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80005f8:	f107 0310 	add.w	r3, r7, #16
 80005fc:	4619      	mov	r1, r3
 80005fe:	4808      	ldr	r0, [pc, #32]	@ (8000620 <MX_GPIO_Init+0xd0>)
 8000600:	f000 fb64 	bl	8000ccc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000604:	2200      	movs	r2, #0
 8000606:	2100      	movs	r1, #0
 8000608:	2028      	movs	r0, #40	@ 0x28
 800060a:	f000 fb28 	bl	8000c5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800060e:	2028      	movs	r0, #40	@ 0x28
 8000610:	f000 fb41 	bl	8000c96 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000614:	bf00      	nop
 8000616:	3720      	adds	r7, #32
 8000618:	46bd      	mov	sp, r7
 800061a:	bd80      	pop	{r7, pc}
 800061c:	40021000 	.word	0x40021000
 8000620:	40010800 	.word	0x40010800
 8000624:	10110000 	.word	0x10110000
 8000628:	40011000 	.word	0x40011000

0800062c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800062c:	b480      	push	{r7}
 800062e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000630:	b672      	cpsid	i
}
 8000632:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000634:	bf00      	nop
 8000636:	e7fd      	b.n	8000634 <Error_Handler+0x8>

08000638 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000638:	b480      	push	{r7}
 800063a:	b085      	sub	sp, #20
 800063c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800063e:	4b15      	ldr	r3, [pc, #84]	@ (8000694 <HAL_MspInit+0x5c>)
 8000640:	699b      	ldr	r3, [r3, #24]
 8000642:	4a14      	ldr	r2, [pc, #80]	@ (8000694 <HAL_MspInit+0x5c>)
 8000644:	f043 0301 	orr.w	r3, r3, #1
 8000648:	6193      	str	r3, [r2, #24]
 800064a:	4b12      	ldr	r3, [pc, #72]	@ (8000694 <HAL_MspInit+0x5c>)
 800064c:	699b      	ldr	r3, [r3, #24]
 800064e:	f003 0301 	and.w	r3, r3, #1
 8000652:	60bb      	str	r3, [r7, #8]
 8000654:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000656:	4b0f      	ldr	r3, [pc, #60]	@ (8000694 <HAL_MspInit+0x5c>)
 8000658:	69db      	ldr	r3, [r3, #28]
 800065a:	4a0e      	ldr	r2, [pc, #56]	@ (8000694 <HAL_MspInit+0x5c>)
 800065c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000660:	61d3      	str	r3, [r2, #28]
 8000662:	4b0c      	ldr	r3, [pc, #48]	@ (8000694 <HAL_MspInit+0x5c>)
 8000664:	69db      	ldr	r3, [r3, #28]
 8000666:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800066a:	607b      	str	r3, [r7, #4]
 800066c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800066e:	4b0a      	ldr	r3, [pc, #40]	@ (8000698 <HAL_MspInit+0x60>)
 8000670:	685b      	ldr	r3, [r3, #4]
 8000672:	60fb      	str	r3, [r7, #12]
 8000674:	68fb      	ldr	r3, [r7, #12]
 8000676:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800067a:	60fb      	str	r3, [r7, #12]
 800067c:	68fb      	ldr	r3, [r7, #12]
 800067e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000682:	60fb      	str	r3, [r7, #12]
 8000684:	4a04      	ldr	r2, [pc, #16]	@ (8000698 <HAL_MspInit+0x60>)
 8000686:	68fb      	ldr	r3, [r7, #12]
 8000688:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800068a:	bf00      	nop
 800068c:	3714      	adds	r7, #20
 800068e:	46bd      	mov	sp, r7
 8000690:	bc80      	pop	{r7}
 8000692:	4770      	bx	lr
 8000694:	40021000 	.word	0x40021000
 8000698:	40010000 	.word	0x40010000

0800069c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b086      	sub	sp, #24
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80006ac:	d10c      	bne.n	80006c8 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80006ae:	4b1e      	ldr	r3, [pc, #120]	@ (8000728 <HAL_TIM_PWM_MspInit+0x8c>)
 80006b0:	69db      	ldr	r3, [r3, #28]
 80006b2:	4a1d      	ldr	r2, [pc, #116]	@ (8000728 <HAL_TIM_PWM_MspInit+0x8c>)
 80006b4:	f043 0301 	orr.w	r3, r3, #1
 80006b8:	61d3      	str	r3, [r2, #28]
 80006ba:	4b1b      	ldr	r3, [pc, #108]	@ (8000728 <HAL_TIM_PWM_MspInit+0x8c>)
 80006bc:	69db      	ldr	r3, [r3, #28]
 80006be:	f003 0301 	and.w	r3, r3, #1
 80006c2:	617b      	str	r3, [r7, #20]
 80006c4:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80006c6:	e02a      	b.n	800071e <HAL_TIM_PWM_MspInit+0x82>
  else if(htim_pwm->Instance==TIM3)
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	4a17      	ldr	r2, [pc, #92]	@ (800072c <HAL_TIM_PWM_MspInit+0x90>)
 80006ce:	4293      	cmp	r3, r2
 80006d0:	d114      	bne.n	80006fc <HAL_TIM_PWM_MspInit+0x60>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80006d2:	4b15      	ldr	r3, [pc, #84]	@ (8000728 <HAL_TIM_PWM_MspInit+0x8c>)
 80006d4:	69db      	ldr	r3, [r3, #28]
 80006d6:	4a14      	ldr	r2, [pc, #80]	@ (8000728 <HAL_TIM_PWM_MspInit+0x8c>)
 80006d8:	f043 0302 	orr.w	r3, r3, #2
 80006dc:	61d3      	str	r3, [r2, #28]
 80006de:	4b12      	ldr	r3, [pc, #72]	@ (8000728 <HAL_TIM_PWM_MspInit+0x8c>)
 80006e0:	69db      	ldr	r3, [r3, #28]
 80006e2:	f003 0302 	and.w	r3, r3, #2
 80006e6:	613b      	str	r3, [r7, #16]
 80006e8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80006ea:	2200      	movs	r2, #0
 80006ec:	2100      	movs	r1, #0
 80006ee:	201d      	movs	r0, #29
 80006f0:	f000 fab5 	bl	8000c5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80006f4:	201d      	movs	r0, #29
 80006f6:	f000 face 	bl	8000c96 <HAL_NVIC_EnableIRQ>
}
 80006fa:	e010      	b.n	800071e <HAL_TIM_PWM_MspInit+0x82>
  else if(htim_pwm->Instance==TIM4)
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	4a0b      	ldr	r2, [pc, #44]	@ (8000730 <HAL_TIM_PWM_MspInit+0x94>)
 8000702:	4293      	cmp	r3, r2
 8000704:	d10b      	bne.n	800071e <HAL_TIM_PWM_MspInit+0x82>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000706:	4b08      	ldr	r3, [pc, #32]	@ (8000728 <HAL_TIM_PWM_MspInit+0x8c>)
 8000708:	69db      	ldr	r3, [r3, #28]
 800070a:	4a07      	ldr	r2, [pc, #28]	@ (8000728 <HAL_TIM_PWM_MspInit+0x8c>)
 800070c:	f043 0304 	orr.w	r3, r3, #4
 8000710:	61d3      	str	r3, [r2, #28]
 8000712:	4b05      	ldr	r3, [pc, #20]	@ (8000728 <HAL_TIM_PWM_MspInit+0x8c>)
 8000714:	69db      	ldr	r3, [r3, #28]
 8000716:	f003 0304 	and.w	r3, r3, #4
 800071a:	60fb      	str	r3, [r7, #12]
 800071c:	68fb      	ldr	r3, [r7, #12]
}
 800071e:	bf00      	nop
 8000720:	3718      	adds	r7, #24
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}
 8000726:	bf00      	nop
 8000728:	40021000 	.word	0x40021000
 800072c:	40000400 	.word	0x40000400
 8000730:	40000800 	.word	0x40000800

08000734 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b08a      	sub	sp, #40	@ 0x28
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800073c:	f107 0318 	add.w	r3, r7, #24
 8000740:	2200      	movs	r2, #0
 8000742:	601a      	str	r2, [r3, #0]
 8000744:	605a      	str	r2, [r3, #4]
 8000746:	609a      	str	r2, [r3, #8]
 8000748:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000752:	d118      	bne.n	8000786 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000754:	4b2b      	ldr	r3, [pc, #172]	@ (8000804 <HAL_TIM_MspPostInit+0xd0>)
 8000756:	699b      	ldr	r3, [r3, #24]
 8000758:	4a2a      	ldr	r2, [pc, #168]	@ (8000804 <HAL_TIM_MspPostInit+0xd0>)
 800075a:	f043 0304 	orr.w	r3, r3, #4
 800075e:	6193      	str	r3, [r2, #24]
 8000760:	4b28      	ldr	r3, [pc, #160]	@ (8000804 <HAL_TIM_MspPostInit+0xd0>)
 8000762:	699b      	ldr	r3, [r3, #24]
 8000764:	f003 0304 	and.w	r3, r3, #4
 8000768:	617b      	str	r3, [r7, #20]
 800076a:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800076c:	2301      	movs	r3, #1
 800076e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000770:	2302      	movs	r3, #2
 8000772:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000774:	2302      	movs	r3, #2
 8000776:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000778:	f107 0318 	add.w	r3, r7, #24
 800077c:	4619      	mov	r1, r3
 800077e:	4822      	ldr	r0, [pc, #136]	@ (8000808 <HAL_TIM_MspPostInit+0xd4>)
 8000780:	f000 faa4 	bl	8000ccc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8000784:	e03a      	b.n	80007fc <HAL_TIM_MspPostInit+0xc8>
  else if(htim->Instance==TIM3)
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	4a20      	ldr	r2, [pc, #128]	@ (800080c <HAL_TIM_MspPostInit+0xd8>)
 800078c:	4293      	cmp	r3, r2
 800078e:	d118      	bne.n	80007c2 <HAL_TIM_MspPostInit+0x8e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000790:	4b1c      	ldr	r3, [pc, #112]	@ (8000804 <HAL_TIM_MspPostInit+0xd0>)
 8000792:	699b      	ldr	r3, [r3, #24]
 8000794:	4a1b      	ldr	r2, [pc, #108]	@ (8000804 <HAL_TIM_MspPostInit+0xd0>)
 8000796:	f043 0304 	orr.w	r3, r3, #4
 800079a:	6193      	str	r3, [r2, #24]
 800079c:	4b19      	ldr	r3, [pc, #100]	@ (8000804 <HAL_TIM_MspPostInit+0xd0>)
 800079e:	699b      	ldr	r3, [r3, #24]
 80007a0:	f003 0304 	and.w	r3, r3, #4
 80007a4:	613b      	str	r3, [r7, #16]
 80007a6:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80007a8:	2340      	movs	r3, #64	@ 0x40
 80007aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007ac:	2302      	movs	r3, #2
 80007ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007b0:	2302      	movs	r3, #2
 80007b2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007b4:	f107 0318 	add.w	r3, r7, #24
 80007b8:	4619      	mov	r1, r3
 80007ba:	4813      	ldr	r0, [pc, #76]	@ (8000808 <HAL_TIM_MspPostInit+0xd4>)
 80007bc:	f000 fa86 	bl	8000ccc <HAL_GPIO_Init>
}
 80007c0:	e01c      	b.n	80007fc <HAL_TIM_MspPostInit+0xc8>
  else if(htim->Instance==TIM4)
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	4a12      	ldr	r2, [pc, #72]	@ (8000810 <HAL_TIM_MspPostInit+0xdc>)
 80007c8:	4293      	cmp	r3, r2
 80007ca:	d117      	bne.n	80007fc <HAL_TIM_MspPostInit+0xc8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007cc:	4b0d      	ldr	r3, [pc, #52]	@ (8000804 <HAL_TIM_MspPostInit+0xd0>)
 80007ce:	699b      	ldr	r3, [r3, #24]
 80007d0:	4a0c      	ldr	r2, [pc, #48]	@ (8000804 <HAL_TIM_MspPostInit+0xd0>)
 80007d2:	f043 0308 	orr.w	r3, r3, #8
 80007d6:	6193      	str	r3, [r2, #24]
 80007d8:	4b0a      	ldr	r3, [pc, #40]	@ (8000804 <HAL_TIM_MspPostInit+0xd0>)
 80007da:	699b      	ldr	r3, [r3, #24]
 80007dc:	f003 0308 	and.w	r3, r3, #8
 80007e0:	60fb      	str	r3, [r7, #12]
 80007e2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80007e4:	2340      	movs	r3, #64	@ 0x40
 80007e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007e8:	2302      	movs	r3, #2
 80007ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ec:	2302      	movs	r3, #2
 80007ee:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007f0:	f107 0318 	add.w	r3, r7, #24
 80007f4:	4619      	mov	r1, r3
 80007f6:	4807      	ldr	r0, [pc, #28]	@ (8000814 <HAL_TIM_MspPostInit+0xe0>)
 80007f8:	f000 fa68 	bl	8000ccc <HAL_GPIO_Init>
}
 80007fc:	bf00      	nop
 80007fe:	3728      	adds	r7, #40	@ 0x28
 8000800:	46bd      	mov	sp, r7
 8000802:	bd80      	pop	{r7, pc}
 8000804:	40021000 	.word	0x40021000
 8000808:	40010800 	.word	0x40010800
 800080c:	40000400 	.word	0x40000400
 8000810:	40000800 	.word	0x40000800
 8000814:	40010c00 	.word	0x40010c00

08000818 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b088      	sub	sp, #32
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000820:	f107 0310 	add.w	r3, r7, #16
 8000824:	2200      	movs	r2, #0
 8000826:	601a      	str	r2, [r3, #0]
 8000828:	605a      	str	r2, [r3, #4]
 800082a:	609a      	str	r2, [r3, #8]
 800082c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	4a1b      	ldr	r2, [pc, #108]	@ (80008a0 <HAL_UART_MspInit+0x88>)
 8000834:	4293      	cmp	r3, r2
 8000836:	d12f      	bne.n	8000898 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000838:	4b1a      	ldr	r3, [pc, #104]	@ (80008a4 <HAL_UART_MspInit+0x8c>)
 800083a:	69db      	ldr	r3, [r3, #28]
 800083c:	4a19      	ldr	r2, [pc, #100]	@ (80008a4 <HAL_UART_MspInit+0x8c>)
 800083e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000842:	61d3      	str	r3, [r2, #28]
 8000844:	4b17      	ldr	r3, [pc, #92]	@ (80008a4 <HAL_UART_MspInit+0x8c>)
 8000846:	69db      	ldr	r3, [r3, #28]
 8000848:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800084c:	60fb      	str	r3, [r7, #12]
 800084e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000850:	4b14      	ldr	r3, [pc, #80]	@ (80008a4 <HAL_UART_MspInit+0x8c>)
 8000852:	699b      	ldr	r3, [r3, #24]
 8000854:	4a13      	ldr	r2, [pc, #76]	@ (80008a4 <HAL_UART_MspInit+0x8c>)
 8000856:	f043 0304 	orr.w	r3, r3, #4
 800085a:	6193      	str	r3, [r2, #24]
 800085c:	4b11      	ldr	r3, [pc, #68]	@ (80008a4 <HAL_UART_MspInit+0x8c>)
 800085e:	699b      	ldr	r3, [r3, #24]
 8000860:	f003 0304 	and.w	r3, r3, #4
 8000864:	60bb      	str	r3, [r7, #8]
 8000866:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000868:	2304      	movs	r3, #4
 800086a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800086c:	2302      	movs	r3, #2
 800086e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000870:	2303      	movs	r3, #3
 8000872:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000874:	f107 0310 	add.w	r3, r7, #16
 8000878:	4619      	mov	r1, r3
 800087a:	480b      	ldr	r0, [pc, #44]	@ (80008a8 <HAL_UART_MspInit+0x90>)
 800087c:	f000 fa26 	bl	8000ccc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000880:	2308      	movs	r3, #8
 8000882:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000884:	2300      	movs	r3, #0
 8000886:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000888:	2300      	movs	r3, #0
 800088a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800088c:	f107 0310 	add.w	r3, r7, #16
 8000890:	4619      	mov	r1, r3
 8000892:	4805      	ldr	r0, [pc, #20]	@ (80008a8 <HAL_UART_MspInit+0x90>)
 8000894:	f000 fa1a 	bl	8000ccc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000898:	bf00      	nop
 800089a:	3720      	adds	r7, #32
 800089c:	46bd      	mov	sp, r7
 800089e:	bd80      	pop	{r7, pc}
 80008a0:	40004400 	.word	0x40004400
 80008a4:	40021000 	.word	0x40021000
 80008a8:	40010800 	.word	0x40010800

080008ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008ac:	b480      	push	{r7}
 80008ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008b0:	bf00      	nop
 80008b2:	e7fd      	b.n	80008b0 <NMI_Handler+0x4>

080008b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008b4:	b480      	push	{r7}
 80008b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008b8:	bf00      	nop
 80008ba:	e7fd      	b.n	80008b8 <HardFault_Handler+0x4>

080008bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008c0:	bf00      	nop
 80008c2:	e7fd      	b.n	80008c0 <MemManage_Handler+0x4>

080008c4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008c4:	b480      	push	{r7}
 80008c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008c8:	bf00      	nop
 80008ca:	e7fd      	b.n	80008c8 <BusFault_Handler+0x4>

080008cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008cc:	b480      	push	{r7}
 80008ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008d0:	bf00      	nop
 80008d2:	e7fd      	b.n	80008d0 <UsageFault_Handler+0x4>

080008d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008d4:	b480      	push	{r7}
 80008d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008d8:	bf00      	nop
 80008da:	46bd      	mov	sp, r7
 80008dc:	bc80      	pop	{r7}
 80008de:	4770      	bx	lr

080008e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008e0:	b480      	push	{r7}
 80008e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008e4:	bf00      	nop
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bc80      	pop	{r7}
 80008ea:	4770      	bx	lr

080008ec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008ec:	b480      	push	{r7}
 80008ee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008f0:	bf00      	nop
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bc80      	pop	{r7}
 80008f6:	4770      	bx	lr

080008f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008fc:	f000 f8bc 	bl	8000a78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000900:	bf00      	nop
 8000902:	bd80      	pop	{r7, pc}

08000904 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000908:	4802      	ldr	r0, [pc, #8]	@ (8000914 <TIM3_IRQHandler+0x10>)
 800090a:	f001 f8f1 	bl	8001af0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800090e:	bf00      	nop
 8000910:	bd80      	pop	{r7, pc}
 8000912:	bf00      	nop
 8000914:	20000100 	.word	0x20000100

08000918 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800091c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000920:	f000 fb70 	bl	8001004 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000924:	bf00      	nop
 8000926:	bd80      	pop	{r7, pc}

08000928 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b086      	sub	sp, #24
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000930:	4a14      	ldr	r2, [pc, #80]	@ (8000984 <_sbrk+0x5c>)
 8000932:	4b15      	ldr	r3, [pc, #84]	@ (8000988 <_sbrk+0x60>)
 8000934:	1ad3      	subs	r3, r2, r3
 8000936:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000938:	697b      	ldr	r3, [r7, #20]
 800093a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800093c:	4b13      	ldr	r3, [pc, #76]	@ (800098c <_sbrk+0x64>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	2b00      	cmp	r3, #0
 8000942:	d102      	bne.n	800094a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000944:	4b11      	ldr	r3, [pc, #68]	@ (800098c <_sbrk+0x64>)
 8000946:	4a12      	ldr	r2, [pc, #72]	@ (8000990 <_sbrk+0x68>)
 8000948:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800094a:	4b10      	ldr	r3, [pc, #64]	@ (800098c <_sbrk+0x64>)
 800094c:	681a      	ldr	r2, [r3, #0]
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	4413      	add	r3, r2
 8000952:	693a      	ldr	r2, [r7, #16]
 8000954:	429a      	cmp	r2, r3
 8000956:	d207      	bcs.n	8000968 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000958:	f002 f800 	bl	800295c <__errno>
 800095c:	4603      	mov	r3, r0
 800095e:	220c      	movs	r2, #12
 8000960:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000962:	f04f 33ff 	mov.w	r3, #4294967295
 8000966:	e009      	b.n	800097c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000968:	4b08      	ldr	r3, [pc, #32]	@ (800098c <_sbrk+0x64>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800096e:	4b07      	ldr	r3, [pc, #28]	@ (800098c <_sbrk+0x64>)
 8000970:	681a      	ldr	r2, [r3, #0]
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	4413      	add	r3, r2
 8000976:	4a05      	ldr	r2, [pc, #20]	@ (800098c <_sbrk+0x64>)
 8000978:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800097a:	68fb      	ldr	r3, [r7, #12]
}
 800097c:	4618      	mov	r0, r3
 800097e:	3718      	adds	r7, #24
 8000980:	46bd      	mov	sp, r7
 8000982:	bd80      	pop	{r7, pc}
 8000984:	20005000 	.word	0x20005000
 8000988:	00000400 	.word	0x00000400
 800098c:	200001e4 	.word	0x200001e4
 8000990:	20000338 	.word	0x20000338

08000994 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000994:	b480      	push	{r7}
 8000996:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000998:	bf00      	nop
 800099a:	46bd      	mov	sp, r7
 800099c:	bc80      	pop	{r7}
 800099e:	4770      	bx	lr

080009a0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80009a0:	f7ff fff8 	bl	8000994 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009a4:	480b      	ldr	r0, [pc, #44]	@ (80009d4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80009a6:	490c      	ldr	r1, [pc, #48]	@ (80009d8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80009a8:	4a0c      	ldr	r2, [pc, #48]	@ (80009dc <LoopFillZerobss+0x16>)
  movs r3, #0
 80009aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009ac:	e002      	b.n	80009b4 <LoopCopyDataInit>

080009ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009b2:	3304      	adds	r3, #4

080009b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009b8:	d3f9      	bcc.n	80009ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009ba:	4a09      	ldr	r2, [pc, #36]	@ (80009e0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80009bc:	4c09      	ldr	r4, [pc, #36]	@ (80009e4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80009be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009c0:	e001      	b.n	80009c6 <LoopFillZerobss>

080009c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009c4:	3204      	adds	r2, #4

080009c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009c8:	d3fb      	bcc.n	80009c2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80009ca:	f001 ffcd 	bl	8002968 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80009ce:	f7ff fc01 	bl	80001d4 <main>
  bx lr
 80009d2:	4770      	bx	lr
  ldr r0, =_sdata
 80009d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009d8:	2000009c 	.word	0x2000009c
  ldr r2, =_sidata
 80009dc:	080032fc 	.word	0x080032fc
  ldr r2, =_sbss
 80009e0:	2000009c 	.word	0x2000009c
  ldr r4, =_ebss
 80009e4:	20000334 	.word	0x20000334

080009e8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80009e8:	e7fe      	b.n	80009e8 <ADC1_2_IRQHandler>
	...

080009ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009f0:	4b08      	ldr	r3, [pc, #32]	@ (8000a14 <HAL_Init+0x28>)
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	4a07      	ldr	r2, [pc, #28]	@ (8000a14 <HAL_Init+0x28>)
 80009f6:	f043 0310 	orr.w	r3, r3, #16
 80009fa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009fc:	2003      	movs	r0, #3
 80009fe:	f000 f923 	bl	8000c48 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a02:	2000      	movs	r0, #0
 8000a04:	f000 f808 	bl	8000a18 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a08:	f7ff fe16 	bl	8000638 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a0c:	2300      	movs	r3, #0
}
 8000a0e:	4618      	mov	r0, r3
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	bf00      	nop
 8000a14:	40022000 	.word	0x40022000

08000a18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b082      	sub	sp, #8
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a20:	4b12      	ldr	r3, [pc, #72]	@ (8000a6c <HAL_InitTick+0x54>)
 8000a22:	681a      	ldr	r2, [r3, #0]
 8000a24:	4b12      	ldr	r3, [pc, #72]	@ (8000a70 <HAL_InitTick+0x58>)
 8000a26:	781b      	ldrb	r3, [r3, #0]
 8000a28:	4619      	mov	r1, r3
 8000a2a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a32:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a36:	4618      	mov	r0, r3
 8000a38:	f000 f93b 	bl	8000cb2 <HAL_SYSTICK_Config>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d001      	beq.n	8000a46 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a42:	2301      	movs	r3, #1
 8000a44:	e00e      	b.n	8000a64 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	2b0f      	cmp	r3, #15
 8000a4a:	d80a      	bhi.n	8000a62 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	6879      	ldr	r1, [r7, #4]
 8000a50:	f04f 30ff 	mov.w	r0, #4294967295
 8000a54:	f000 f903 	bl	8000c5e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a58:	4a06      	ldr	r2, [pc, #24]	@ (8000a74 <HAL_InitTick+0x5c>)
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	e000      	b.n	8000a64 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a62:	2301      	movs	r3, #1
}
 8000a64:	4618      	mov	r0, r3
 8000a66:	3708      	adds	r7, #8
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	bd80      	pop	{r7, pc}
 8000a6c:	20000040 	.word	0x20000040
 8000a70:	20000048 	.word	0x20000048
 8000a74:	20000044 	.word	0x20000044

08000a78 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a7c:	4b05      	ldr	r3, [pc, #20]	@ (8000a94 <HAL_IncTick+0x1c>)
 8000a7e:	781b      	ldrb	r3, [r3, #0]
 8000a80:	461a      	mov	r2, r3
 8000a82:	4b05      	ldr	r3, [pc, #20]	@ (8000a98 <HAL_IncTick+0x20>)
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	4413      	add	r3, r2
 8000a88:	4a03      	ldr	r2, [pc, #12]	@ (8000a98 <HAL_IncTick+0x20>)
 8000a8a:	6013      	str	r3, [r2, #0]
}
 8000a8c:	bf00      	nop
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bc80      	pop	{r7}
 8000a92:	4770      	bx	lr
 8000a94:	20000048 	.word	0x20000048
 8000a98:	200001e8 	.word	0x200001e8

08000a9c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0
  return uwTick;
 8000aa0:	4b02      	ldr	r3, [pc, #8]	@ (8000aac <HAL_GetTick+0x10>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
}
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bc80      	pop	{r7}
 8000aaa:	4770      	bx	lr
 8000aac:	200001e8 	.word	0x200001e8

08000ab0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	b085      	sub	sp, #20
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	f003 0307 	and.w	r3, r3, #7
 8000abe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ac0:	4b0c      	ldr	r3, [pc, #48]	@ (8000af4 <__NVIC_SetPriorityGrouping+0x44>)
 8000ac2:	68db      	ldr	r3, [r3, #12]
 8000ac4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ac6:	68ba      	ldr	r2, [r7, #8]
 8000ac8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000acc:	4013      	ands	r3, r2
 8000ace:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000ad0:	68fb      	ldr	r3, [r7, #12]
 8000ad2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ad4:	68bb      	ldr	r3, [r7, #8]
 8000ad6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ad8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000adc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ae0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ae2:	4a04      	ldr	r2, [pc, #16]	@ (8000af4 <__NVIC_SetPriorityGrouping+0x44>)
 8000ae4:	68bb      	ldr	r3, [r7, #8]
 8000ae6:	60d3      	str	r3, [r2, #12]
}
 8000ae8:	bf00      	nop
 8000aea:	3714      	adds	r7, #20
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bc80      	pop	{r7}
 8000af0:	4770      	bx	lr
 8000af2:	bf00      	nop
 8000af4:	e000ed00 	.word	0xe000ed00

08000af8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000afc:	4b04      	ldr	r3, [pc, #16]	@ (8000b10 <__NVIC_GetPriorityGrouping+0x18>)
 8000afe:	68db      	ldr	r3, [r3, #12]
 8000b00:	0a1b      	lsrs	r3, r3, #8
 8000b02:	f003 0307 	and.w	r3, r3, #7
}
 8000b06:	4618      	mov	r0, r3
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	bc80      	pop	{r7}
 8000b0c:	4770      	bx	lr
 8000b0e:	bf00      	nop
 8000b10:	e000ed00 	.word	0xe000ed00

08000b14 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b14:	b480      	push	{r7}
 8000b16:	b083      	sub	sp, #12
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	db0b      	blt.n	8000b3e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b26:	79fb      	ldrb	r3, [r7, #7]
 8000b28:	f003 021f 	and.w	r2, r3, #31
 8000b2c:	4906      	ldr	r1, [pc, #24]	@ (8000b48 <__NVIC_EnableIRQ+0x34>)
 8000b2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b32:	095b      	lsrs	r3, r3, #5
 8000b34:	2001      	movs	r0, #1
 8000b36:	fa00 f202 	lsl.w	r2, r0, r2
 8000b3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000b3e:	bf00      	nop
 8000b40:	370c      	adds	r7, #12
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bc80      	pop	{r7}
 8000b46:	4770      	bx	lr
 8000b48:	e000e100 	.word	0xe000e100

08000b4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	b083      	sub	sp, #12
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	4603      	mov	r3, r0
 8000b54:	6039      	str	r1, [r7, #0]
 8000b56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	db0a      	blt.n	8000b76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b60:	683b      	ldr	r3, [r7, #0]
 8000b62:	b2da      	uxtb	r2, r3
 8000b64:	490c      	ldr	r1, [pc, #48]	@ (8000b98 <__NVIC_SetPriority+0x4c>)
 8000b66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b6a:	0112      	lsls	r2, r2, #4
 8000b6c:	b2d2      	uxtb	r2, r2
 8000b6e:	440b      	add	r3, r1
 8000b70:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b74:	e00a      	b.n	8000b8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b76:	683b      	ldr	r3, [r7, #0]
 8000b78:	b2da      	uxtb	r2, r3
 8000b7a:	4908      	ldr	r1, [pc, #32]	@ (8000b9c <__NVIC_SetPriority+0x50>)
 8000b7c:	79fb      	ldrb	r3, [r7, #7]
 8000b7e:	f003 030f 	and.w	r3, r3, #15
 8000b82:	3b04      	subs	r3, #4
 8000b84:	0112      	lsls	r2, r2, #4
 8000b86:	b2d2      	uxtb	r2, r2
 8000b88:	440b      	add	r3, r1
 8000b8a:	761a      	strb	r2, [r3, #24]
}
 8000b8c:	bf00      	nop
 8000b8e:	370c      	adds	r7, #12
 8000b90:	46bd      	mov	sp, r7
 8000b92:	bc80      	pop	{r7}
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop
 8000b98:	e000e100 	.word	0xe000e100
 8000b9c:	e000ed00 	.word	0xe000ed00

08000ba0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	b089      	sub	sp, #36	@ 0x24
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	60f8      	str	r0, [r7, #12]
 8000ba8:	60b9      	str	r1, [r7, #8]
 8000baa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000bac:	68fb      	ldr	r3, [r7, #12]
 8000bae:	f003 0307 	and.w	r3, r3, #7
 8000bb2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bb4:	69fb      	ldr	r3, [r7, #28]
 8000bb6:	f1c3 0307 	rsb	r3, r3, #7
 8000bba:	2b04      	cmp	r3, #4
 8000bbc:	bf28      	it	cs
 8000bbe:	2304      	movcs	r3, #4
 8000bc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bc2:	69fb      	ldr	r3, [r7, #28]
 8000bc4:	3304      	adds	r3, #4
 8000bc6:	2b06      	cmp	r3, #6
 8000bc8:	d902      	bls.n	8000bd0 <NVIC_EncodePriority+0x30>
 8000bca:	69fb      	ldr	r3, [r7, #28]
 8000bcc:	3b03      	subs	r3, #3
 8000bce:	e000      	b.n	8000bd2 <NVIC_EncodePriority+0x32>
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bd4:	f04f 32ff 	mov.w	r2, #4294967295
 8000bd8:	69bb      	ldr	r3, [r7, #24]
 8000bda:	fa02 f303 	lsl.w	r3, r2, r3
 8000bde:	43da      	mvns	r2, r3
 8000be0:	68bb      	ldr	r3, [r7, #8]
 8000be2:	401a      	ands	r2, r3
 8000be4:	697b      	ldr	r3, [r7, #20]
 8000be6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000be8:	f04f 31ff 	mov.w	r1, #4294967295
 8000bec:	697b      	ldr	r3, [r7, #20]
 8000bee:	fa01 f303 	lsl.w	r3, r1, r3
 8000bf2:	43d9      	mvns	r1, r3
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bf8:	4313      	orrs	r3, r2
         );
}
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	3724      	adds	r7, #36	@ 0x24
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bc80      	pop	{r7}
 8000c02:	4770      	bx	lr

08000c04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b082      	sub	sp, #8
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	3b01      	subs	r3, #1
 8000c10:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000c14:	d301      	bcc.n	8000c1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c16:	2301      	movs	r3, #1
 8000c18:	e00f      	b.n	8000c3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c1a:	4a0a      	ldr	r2, [pc, #40]	@ (8000c44 <SysTick_Config+0x40>)
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	3b01      	subs	r3, #1
 8000c20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c22:	210f      	movs	r1, #15
 8000c24:	f04f 30ff 	mov.w	r0, #4294967295
 8000c28:	f7ff ff90 	bl	8000b4c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c2c:	4b05      	ldr	r3, [pc, #20]	@ (8000c44 <SysTick_Config+0x40>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c32:	4b04      	ldr	r3, [pc, #16]	@ (8000c44 <SysTick_Config+0x40>)
 8000c34:	2207      	movs	r2, #7
 8000c36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c38:	2300      	movs	r3, #0
}
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	3708      	adds	r7, #8
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bd80      	pop	{r7, pc}
 8000c42:	bf00      	nop
 8000c44:	e000e010 	.word	0xe000e010

08000c48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b082      	sub	sp, #8
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c50:	6878      	ldr	r0, [r7, #4]
 8000c52:	f7ff ff2d 	bl	8000ab0 <__NVIC_SetPriorityGrouping>
}
 8000c56:	bf00      	nop
 8000c58:	3708      	adds	r7, #8
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}

08000c5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c5e:	b580      	push	{r7, lr}
 8000c60:	b086      	sub	sp, #24
 8000c62:	af00      	add	r7, sp, #0
 8000c64:	4603      	mov	r3, r0
 8000c66:	60b9      	str	r1, [r7, #8]
 8000c68:	607a      	str	r2, [r7, #4]
 8000c6a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c70:	f7ff ff42 	bl	8000af8 <__NVIC_GetPriorityGrouping>
 8000c74:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c76:	687a      	ldr	r2, [r7, #4]
 8000c78:	68b9      	ldr	r1, [r7, #8]
 8000c7a:	6978      	ldr	r0, [r7, #20]
 8000c7c:	f7ff ff90 	bl	8000ba0 <NVIC_EncodePriority>
 8000c80:	4602      	mov	r2, r0
 8000c82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c86:	4611      	mov	r1, r2
 8000c88:	4618      	mov	r0, r3
 8000c8a:	f7ff ff5f 	bl	8000b4c <__NVIC_SetPriority>
}
 8000c8e:	bf00      	nop
 8000c90:	3718      	adds	r7, #24
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}

08000c96 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c96:	b580      	push	{r7, lr}
 8000c98:	b082      	sub	sp, #8
 8000c9a:	af00      	add	r7, sp, #0
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ca0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	f7ff ff35 	bl	8000b14 <__NVIC_EnableIRQ>
}
 8000caa:	bf00      	nop
 8000cac:	3708      	adds	r7, #8
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}

08000cb2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000cb2:	b580      	push	{r7, lr}
 8000cb4:	b082      	sub	sp, #8
 8000cb6:	af00      	add	r7, sp, #0
 8000cb8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000cba:	6878      	ldr	r0, [r7, #4]
 8000cbc:	f7ff ffa2 	bl	8000c04 <SysTick_Config>
 8000cc0:	4603      	mov	r3, r0
}
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	3708      	adds	r7, #8
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}
	...

08000ccc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	b08b      	sub	sp, #44	@ 0x2c
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
 8000cd4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cde:	e169      	b.n	8000fb4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000ce0:	2201      	movs	r2, #1
 8000ce2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ce8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	69fa      	ldr	r2, [r7, #28]
 8000cf0:	4013      	ands	r3, r2
 8000cf2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000cf4:	69ba      	ldr	r2, [r7, #24]
 8000cf6:	69fb      	ldr	r3, [r7, #28]
 8000cf8:	429a      	cmp	r2, r3
 8000cfa:	f040 8158 	bne.w	8000fae <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000cfe:	683b      	ldr	r3, [r7, #0]
 8000d00:	685b      	ldr	r3, [r3, #4]
 8000d02:	4a9a      	ldr	r2, [pc, #616]	@ (8000f6c <HAL_GPIO_Init+0x2a0>)
 8000d04:	4293      	cmp	r3, r2
 8000d06:	d05e      	beq.n	8000dc6 <HAL_GPIO_Init+0xfa>
 8000d08:	4a98      	ldr	r2, [pc, #608]	@ (8000f6c <HAL_GPIO_Init+0x2a0>)
 8000d0a:	4293      	cmp	r3, r2
 8000d0c:	d875      	bhi.n	8000dfa <HAL_GPIO_Init+0x12e>
 8000d0e:	4a98      	ldr	r2, [pc, #608]	@ (8000f70 <HAL_GPIO_Init+0x2a4>)
 8000d10:	4293      	cmp	r3, r2
 8000d12:	d058      	beq.n	8000dc6 <HAL_GPIO_Init+0xfa>
 8000d14:	4a96      	ldr	r2, [pc, #600]	@ (8000f70 <HAL_GPIO_Init+0x2a4>)
 8000d16:	4293      	cmp	r3, r2
 8000d18:	d86f      	bhi.n	8000dfa <HAL_GPIO_Init+0x12e>
 8000d1a:	4a96      	ldr	r2, [pc, #600]	@ (8000f74 <HAL_GPIO_Init+0x2a8>)
 8000d1c:	4293      	cmp	r3, r2
 8000d1e:	d052      	beq.n	8000dc6 <HAL_GPIO_Init+0xfa>
 8000d20:	4a94      	ldr	r2, [pc, #592]	@ (8000f74 <HAL_GPIO_Init+0x2a8>)
 8000d22:	4293      	cmp	r3, r2
 8000d24:	d869      	bhi.n	8000dfa <HAL_GPIO_Init+0x12e>
 8000d26:	4a94      	ldr	r2, [pc, #592]	@ (8000f78 <HAL_GPIO_Init+0x2ac>)
 8000d28:	4293      	cmp	r3, r2
 8000d2a:	d04c      	beq.n	8000dc6 <HAL_GPIO_Init+0xfa>
 8000d2c:	4a92      	ldr	r2, [pc, #584]	@ (8000f78 <HAL_GPIO_Init+0x2ac>)
 8000d2e:	4293      	cmp	r3, r2
 8000d30:	d863      	bhi.n	8000dfa <HAL_GPIO_Init+0x12e>
 8000d32:	4a92      	ldr	r2, [pc, #584]	@ (8000f7c <HAL_GPIO_Init+0x2b0>)
 8000d34:	4293      	cmp	r3, r2
 8000d36:	d046      	beq.n	8000dc6 <HAL_GPIO_Init+0xfa>
 8000d38:	4a90      	ldr	r2, [pc, #576]	@ (8000f7c <HAL_GPIO_Init+0x2b0>)
 8000d3a:	4293      	cmp	r3, r2
 8000d3c:	d85d      	bhi.n	8000dfa <HAL_GPIO_Init+0x12e>
 8000d3e:	2b12      	cmp	r3, #18
 8000d40:	d82a      	bhi.n	8000d98 <HAL_GPIO_Init+0xcc>
 8000d42:	2b12      	cmp	r3, #18
 8000d44:	d859      	bhi.n	8000dfa <HAL_GPIO_Init+0x12e>
 8000d46:	a201      	add	r2, pc, #4	@ (adr r2, 8000d4c <HAL_GPIO_Init+0x80>)
 8000d48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d4c:	08000dc7 	.word	0x08000dc7
 8000d50:	08000da1 	.word	0x08000da1
 8000d54:	08000db3 	.word	0x08000db3
 8000d58:	08000df5 	.word	0x08000df5
 8000d5c:	08000dfb 	.word	0x08000dfb
 8000d60:	08000dfb 	.word	0x08000dfb
 8000d64:	08000dfb 	.word	0x08000dfb
 8000d68:	08000dfb 	.word	0x08000dfb
 8000d6c:	08000dfb 	.word	0x08000dfb
 8000d70:	08000dfb 	.word	0x08000dfb
 8000d74:	08000dfb 	.word	0x08000dfb
 8000d78:	08000dfb 	.word	0x08000dfb
 8000d7c:	08000dfb 	.word	0x08000dfb
 8000d80:	08000dfb 	.word	0x08000dfb
 8000d84:	08000dfb 	.word	0x08000dfb
 8000d88:	08000dfb 	.word	0x08000dfb
 8000d8c:	08000dfb 	.word	0x08000dfb
 8000d90:	08000da9 	.word	0x08000da9
 8000d94:	08000dbd 	.word	0x08000dbd
 8000d98:	4a79      	ldr	r2, [pc, #484]	@ (8000f80 <HAL_GPIO_Init+0x2b4>)
 8000d9a:	4293      	cmp	r3, r2
 8000d9c:	d013      	beq.n	8000dc6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000d9e:	e02c      	b.n	8000dfa <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000da0:	683b      	ldr	r3, [r7, #0]
 8000da2:	68db      	ldr	r3, [r3, #12]
 8000da4:	623b      	str	r3, [r7, #32]
          break;
 8000da6:	e029      	b.n	8000dfc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	68db      	ldr	r3, [r3, #12]
 8000dac:	3304      	adds	r3, #4
 8000dae:	623b      	str	r3, [r7, #32]
          break;
 8000db0:	e024      	b.n	8000dfc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000db2:	683b      	ldr	r3, [r7, #0]
 8000db4:	68db      	ldr	r3, [r3, #12]
 8000db6:	3308      	adds	r3, #8
 8000db8:	623b      	str	r3, [r7, #32]
          break;
 8000dba:	e01f      	b.n	8000dfc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000dbc:	683b      	ldr	r3, [r7, #0]
 8000dbe:	68db      	ldr	r3, [r3, #12]
 8000dc0:	330c      	adds	r3, #12
 8000dc2:	623b      	str	r3, [r7, #32]
          break;
 8000dc4:	e01a      	b.n	8000dfc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000dc6:	683b      	ldr	r3, [r7, #0]
 8000dc8:	689b      	ldr	r3, [r3, #8]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d102      	bne.n	8000dd4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000dce:	2304      	movs	r3, #4
 8000dd0:	623b      	str	r3, [r7, #32]
          break;
 8000dd2:	e013      	b.n	8000dfc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000dd4:	683b      	ldr	r3, [r7, #0]
 8000dd6:	689b      	ldr	r3, [r3, #8]
 8000dd8:	2b01      	cmp	r3, #1
 8000dda:	d105      	bne.n	8000de8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ddc:	2308      	movs	r3, #8
 8000dde:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	69fa      	ldr	r2, [r7, #28]
 8000de4:	611a      	str	r2, [r3, #16]
          break;
 8000de6:	e009      	b.n	8000dfc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000de8:	2308      	movs	r3, #8
 8000dea:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	69fa      	ldr	r2, [r7, #28]
 8000df0:	615a      	str	r2, [r3, #20]
          break;
 8000df2:	e003      	b.n	8000dfc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000df4:	2300      	movs	r3, #0
 8000df6:	623b      	str	r3, [r7, #32]
          break;
 8000df8:	e000      	b.n	8000dfc <HAL_GPIO_Init+0x130>
          break;
 8000dfa:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000dfc:	69bb      	ldr	r3, [r7, #24]
 8000dfe:	2bff      	cmp	r3, #255	@ 0xff
 8000e00:	d801      	bhi.n	8000e06 <HAL_GPIO_Init+0x13a>
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	e001      	b.n	8000e0a <HAL_GPIO_Init+0x13e>
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	3304      	adds	r3, #4
 8000e0a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000e0c:	69bb      	ldr	r3, [r7, #24]
 8000e0e:	2bff      	cmp	r3, #255	@ 0xff
 8000e10:	d802      	bhi.n	8000e18 <HAL_GPIO_Init+0x14c>
 8000e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e14:	009b      	lsls	r3, r3, #2
 8000e16:	e002      	b.n	8000e1e <HAL_GPIO_Init+0x152>
 8000e18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e1a:	3b08      	subs	r3, #8
 8000e1c:	009b      	lsls	r3, r3, #2
 8000e1e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000e20:	697b      	ldr	r3, [r7, #20]
 8000e22:	681a      	ldr	r2, [r3, #0]
 8000e24:	210f      	movs	r1, #15
 8000e26:	693b      	ldr	r3, [r7, #16]
 8000e28:	fa01 f303 	lsl.w	r3, r1, r3
 8000e2c:	43db      	mvns	r3, r3
 8000e2e:	401a      	ands	r2, r3
 8000e30:	6a39      	ldr	r1, [r7, #32]
 8000e32:	693b      	ldr	r3, [r7, #16]
 8000e34:	fa01 f303 	lsl.w	r3, r1, r3
 8000e38:	431a      	orrs	r2, r3
 8000e3a:	697b      	ldr	r3, [r7, #20]
 8000e3c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000e3e:	683b      	ldr	r3, [r7, #0]
 8000e40:	685b      	ldr	r3, [r3, #4]
 8000e42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	f000 80b1 	beq.w	8000fae <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000e4c:	4b4d      	ldr	r3, [pc, #308]	@ (8000f84 <HAL_GPIO_Init+0x2b8>)
 8000e4e:	699b      	ldr	r3, [r3, #24]
 8000e50:	4a4c      	ldr	r2, [pc, #304]	@ (8000f84 <HAL_GPIO_Init+0x2b8>)
 8000e52:	f043 0301 	orr.w	r3, r3, #1
 8000e56:	6193      	str	r3, [r2, #24]
 8000e58:	4b4a      	ldr	r3, [pc, #296]	@ (8000f84 <HAL_GPIO_Init+0x2b8>)
 8000e5a:	699b      	ldr	r3, [r3, #24]
 8000e5c:	f003 0301 	and.w	r3, r3, #1
 8000e60:	60bb      	str	r3, [r7, #8]
 8000e62:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000e64:	4a48      	ldr	r2, [pc, #288]	@ (8000f88 <HAL_GPIO_Init+0x2bc>)
 8000e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e68:	089b      	lsrs	r3, r3, #2
 8000e6a:	3302      	adds	r3, #2
 8000e6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e70:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e74:	f003 0303 	and.w	r3, r3, #3
 8000e78:	009b      	lsls	r3, r3, #2
 8000e7a:	220f      	movs	r2, #15
 8000e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e80:	43db      	mvns	r3, r3
 8000e82:	68fa      	ldr	r2, [r7, #12]
 8000e84:	4013      	ands	r3, r2
 8000e86:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	4a40      	ldr	r2, [pc, #256]	@ (8000f8c <HAL_GPIO_Init+0x2c0>)
 8000e8c:	4293      	cmp	r3, r2
 8000e8e:	d013      	beq.n	8000eb8 <HAL_GPIO_Init+0x1ec>
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	4a3f      	ldr	r2, [pc, #252]	@ (8000f90 <HAL_GPIO_Init+0x2c4>)
 8000e94:	4293      	cmp	r3, r2
 8000e96:	d00d      	beq.n	8000eb4 <HAL_GPIO_Init+0x1e8>
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	4a3e      	ldr	r2, [pc, #248]	@ (8000f94 <HAL_GPIO_Init+0x2c8>)
 8000e9c:	4293      	cmp	r3, r2
 8000e9e:	d007      	beq.n	8000eb0 <HAL_GPIO_Init+0x1e4>
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	4a3d      	ldr	r2, [pc, #244]	@ (8000f98 <HAL_GPIO_Init+0x2cc>)
 8000ea4:	4293      	cmp	r3, r2
 8000ea6:	d101      	bne.n	8000eac <HAL_GPIO_Init+0x1e0>
 8000ea8:	2303      	movs	r3, #3
 8000eaa:	e006      	b.n	8000eba <HAL_GPIO_Init+0x1ee>
 8000eac:	2304      	movs	r3, #4
 8000eae:	e004      	b.n	8000eba <HAL_GPIO_Init+0x1ee>
 8000eb0:	2302      	movs	r3, #2
 8000eb2:	e002      	b.n	8000eba <HAL_GPIO_Init+0x1ee>
 8000eb4:	2301      	movs	r3, #1
 8000eb6:	e000      	b.n	8000eba <HAL_GPIO_Init+0x1ee>
 8000eb8:	2300      	movs	r3, #0
 8000eba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000ebc:	f002 0203 	and.w	r2, r2, #3
 8000ec0:	0092      	lsls	r2, r2, #2
 8000ec2:	4093      	lsls	r3, r2
 8000ec4:	68fa      	ldr	r2, [r7, #12]
 8000ec6:	4313      	orrs	r3, r2
 8000ec8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000eca:	492f      	ldr	r1, [pc, #188]	@ (8000f88 <HAL_GPIO_Init+0x2bc>)
 8000ecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ece:	089b      	lsrs	r3, r3, #2
 8000ed0:	3302      	adds	r3, #2
 8000ed2:	68fa      	ldr	r2, [r7, #12]
 8000ed4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ed8:	683b      	ldr	r3, [r7, #0]
 8000eda:	685b      	ldr	r3, [r3, #4]
 8000edc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d006      	beq.n	8000ef2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000ee4:	4b2d      	ldr	r3, [pc, #180]	@ (8000f9c <HAL_GPIO_Init+0x2d0>)
 8000ee6:	689a      	ldr	r2, [r3, #8]
 8000ee8:	492c      	ldr	r1, [pc, #176]	@ (8000f9c <HAL_GPIO_Init+0x2d0>)
 8000eea:	69bb      	ldr	r3, [r7, #24]
 8000eec:	4313      	orrs	r3, r2
 8000eee:	608b      	str	r3, [r1, #8]
 8000ef0:	e006      	b.n	8000f00 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000ef2:	4b2a      	ldr	r3, [pc, #168]	@ (8000f9c <HAL_GPIO_Init+0x2d0>)
 8000ef4:	689a      	ldr	r2, [r3, #8]
 8000ef6:	69bb      	ldr	r3, [r7, #24]
 8000ef8:	43db      	mvns	r3, r3
 8000efa:	4928      	ldr	r1, [pc, #160]	@ (8000f9c <HAL_GPIO_Init+0x2d0>)
 8000efc:	4013      	ands	r3, r2
 8000efe:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	685b      	ldr	r3, [r3, #4]
 8000f04:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d006      	beq.n	8000f1a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000f0c:	4b23      	ldr	r3, [pc, #140]	@ (8000f9c <HAL_GPIO_Init+0x2d0>)
 8000f0e:	68da      	ldr	r2, [r3, #12]
 8000f10:	4922      	ldr	r1, [pc, #136]	@ (8000f9c <HAL_GPIO_Init+0x2d0>)
 8000f12:	69bb      	ldr	r3, [r7, #24]
 8000f14:	4313      	orrs	r3, r2
 8000f16:	60cb      	str	r3, [r1, #12]
 8000f18:	e006      	b.n	8000f28 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000f1a:	4b20      	ldr	r3, [pc, #128]	@ (8000f9c <HAL_GPIO_Init+0x2d0>)
 8000f1c:	68da      	ldr	r2, [r3, #12]
 8000f1e:	69bb      	ldr	r3, [r7, #24]
 8000f20:	43db      	mvns	r3, r3
 8000f22:	491e      	ldr	r1, [pc, #120]	@ (8000f9c <HAL_GPIO_Init+0x2d0>)
 8000f24:	4013      	ands	r3, r2
 8000f26:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000f28:	683b      	ldr	r3, [r7, #0]
 8000f2a:	685b      	ldr	r3, [r3, #4]
 8000f2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d006      	beq.n	8000f42 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000f34:	4b19      	ldr	r3, [pc, #100]	@ (8000f9c <HAL_GPIO_Init+0x2d0>)
 8000f36:	685a      	ldr	r2, [r3, #4]
 8000f38:	4918      	ldr	r1, [pc, #96]	@ (8000f9c <HAL_GPIO_Init+0x2d0>)
 8000f3a:	69bb      	ldr	r3, [r7, #24]
 8000f3c:	4313      	orrs	r3, r2
 8000f3e:	604b      	str	r3, [r1, #4]
 8000f40:	e006      	b.n	8000f50 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000f42:	4b16      	ldr	r3, [pc, #88]	@ (8000f9c <HAL_GPIO_Init+0x2d0>)
 8000f44:	685a      	ldr	r2, [r3, #4]
 8000f46:	69bb      	ldr	r3, [r7, #24]
 8000f48:	43db      	mvns	r3, r3
 8000f4a:	4914      	ldr	r1, [pc, #80]	@ (8000f9c <HAL_GPIO_Init+0x2d0>)
 8000f4c:	4013      	ands	r3, r2
 8000f4e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000f50:	683b      	ldr	r3, [r7, #0]
 8000f52:	685b      	ldr	r3, [r3, #4]
 8000f54:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d021      	beq.n	8000fa0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000f5c:	4b0f      	ldr	r3, [pc, #60]	@ (8000f9c <HAL_GPIO_Init+0x2d0>)
 8000f5e:	681a      	ldr	r2, [r3, #0]
 8000f60:	490e      	ldr	r1, [pc, #56]	@ (8000f9c <HAL_GPIO_Init+0x2d0>)
 8000f62:	69bb      	ldr	r3, [r7, #24]
 8000f64:	4313      	orrs	r3, r2
 8000f66:	600b      	str	r3, [r1, #0]
 8000f68:	e021      	b.n	8000fae <HAL_GPIO_Init+0x2e2>
 8000f6a:	bf00      	nop
 8000f6c:	10320000 	.word	0x10320000
 8000f70:	10310000 	.word	0x10310000
 8000f74:	10220000 	.word	0x10220000
 8000f78:	10210000 	.word	0x10210000
 8000f7c:	10120000 	.word	0x10120000
 8000f80:	10110000 	.word	0x10110000
 8000f84:	40021000 	.word	0x40021000
 8000f88:	40010000 	.word	0x40010000
 8000f8c:	40010800 	.word	0x40010800
 8000f90:	40010c00 	.word	0x40010c00
 8000f94:	40011000 	.word	0x40011000
 8000f98:	40011400 	.word	0x40011400
 8000f9c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000fa0:	4b0b      	ldr	r3, [pc, #44]	@ (8000fd0 <HAL_GPIO_Init+0x304>)
 8000fa2:	681a      	ldr	r2, [r3, #0]
 8000fa4:	69bb      	ldr	r3, [r7, #24]
 8000fa6:	43db      	mvns	r3, r3
 8000fa8:	4909      	ldr	r1, [pc, #36]	@ (8000fd0 <HAL_GPIO_Init+0x304>)
 8000faa:	4013      	ands	r3, r2
 8000fac:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fb0:	3301      	adds	r3, #1
 8000fb2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	681a      	ldr	r2, [r3, #0]
 8000fb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fba:	fa22 f303 	lsr.w	r3, r2, r3
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	f47f ae8e 	bne.w	8000ce0 <HAL_GPIO_Init+0x14>
  }
}
 8000fc4:	bf00      	nop
 8000fc6:	bf00      	nop
 8000fc8:	372c      	adds	r7, #44	@ 0x2c
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bc80      	pop	{r7}
 8000fce:	4770      	bx	lr
 8000fd0:	40010400 	.word	0x40010400

08000fd4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	b083      	sub	sp, #12
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
 8000fdc:	460b      	mov	r3, r1
 8000fde:	807b      	strh	r3, [r7, #2]
 8000fe0:	4613      	mov	r3, r2
 8000fe2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000fe4:	787b      	ldrb	r3, [r7, #1]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d003      	beq.n	8000ff2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000fea:	887a      	ldrh	r2, [r7, #2]
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000ff0:	e003      	b.n	8000ffa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000ff2:	887b      	ldrh	r3, [r7, #2]
 8000ff4:	041a      	lsls	r2, r3, #16
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	611a      	str	r2, [r3, #16]
}
 8000ffa:	bf00      	nop
 8000ffc:	370c      	adds	r7, #12
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bc80      	pop	{r7}
 8001002:	4770      	bx	lr

08001004 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0
 800100a:	4603      	mov	r3, r0
 800100c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800100e:	4b08      	ldr	r3, [pc, #32]	@ (8001030 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001010:	695a      	ldr	r2, [r3, #20]
 8001012:	88fb      	ldrh	r3, [r7, #6]
 8001014:	4013      	ands	r3, r2
 8001016:	2b00      	cmp	r3, #0
 8001018:	d006      	beq.n	8001028 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800101a:	4a05      	ldr	r2, [pc, #20]	@ (8001030 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800101c:	88fb      	ldrh	r3, [r7, #6]
 800101e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001020:	88fb      	ldrh	r3, [r7, #6]
 8001022:	4618      	mov	r0, r3
 8001024:	f000 f806 	bl	8001034 <HAL_GPIO_EXTI_Callback>
  }
}
 8001028:	bf00      	nop
 800102a:	3708      	adds	r7, #8
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}
 8001030:	40010400 	.word	0x40010400

08001034 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001034:	b480      	push	{r7}
 8001036:	b083      	sub	sp, #12
 8001038:	af00      	add	r7, sp, #0
 800103a:	4603      	mov	r3, r0
 800103c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800103e:	bf00      	nop
 8001040:	370c      	adds	r7, #12
 8001042:	46bd      	mov	sp, r7
 8001044:	bc80      	pop	{r7}
 8001046:	4770      	bx	lr

08001048 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b086      	sub	sp, #24
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	2b00      	cmp	r3, #0
 8001054:	d101      	bne.n	800105a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001056:	2301      	movs	r3, #1
 8001058:	e272      	b.n	8001540 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	f003 0301 	and.w	r3, r3, #1
 8001062:	2b00      	cmp	r3, #0
 8001064:	f000 8087 	beq.w	8001176 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001068:	4b92      	ldr	r3, [pc, #584]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 800106a:	685b      	ldr	r3, [r3, #4]
 800106c:	f003 030c 	and.w	r3, r3, #12
 8001070:	2b04      	cmp	r3, #4
 8001072:	d00c      	beq.n	800108e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001074:	4b8f      	ldr	r3, [pc, #572]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 8001076:	685b      	ldr	r3, [r3, #4]
 8001078:	f003 030c 	and.w	r3, r3, #12
 800107c:	2b08      	cmp	r3, #8
 800107e:	d112      	bne.n	80010a6 <HAL_RCC_OscConfig+0x5e>
 8001080:	4b8c      	ldr	r3, [pc, #560]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 8001082:	685b      	ldr	r3, [r3, #4]
 8001084:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001088:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800108c:	d10b      	bne.n	80010a6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800108e:	4b89      	ldr	r3, [pc, #548]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001096:	2b00      	cmp	r3, #0
 8001098:	d06c      	beq.n	8001174 <HAL_RCC_OscConfig+0x12c>
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	685b      	ldr	r3, [r3, #4]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d168      	bne.n	8001174 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80010a2:	2301      	movs	r3, #1
 80010a4:	e24c      	b.n	8001540 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	685b      	ldr	r3, [r3, #4]
 80010aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80010ae:	d106      	bne.n	80010be <HAL_RCC_OscConfig+0x76>
 80010b0:	4b80      	ldr	r3, [pc, #512]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	4a7f      	ldr	r2, [pc, #508]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 80010b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80010ba:	6013      	str	r3, [r2, #0]
 80010bc:	e02e      	b.n	800111c <HAL_RCC_OscConfig+0xd4>
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d10c      	bne.n	80010e0 <HAL_RCC_OscConfig+0x98>
 80010c6:	4b7b      	ldr	r3, [pc, #492]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	4a7a      	ldr	r2, [pc, #488]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 80010cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80010d0:	6013      	str	r3, [r2, #0]
 80010d2:	4b78      	ldr	r3, [pc, #480]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	4a77      	ldr	r2, [pc, #476]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 80010d8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80010dc:	6013      	str	r3, [r2, #0]
 80010de:	e01d      	b.n	800111c <HAL_RCC_OscConfig+0xd4>
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	685b      	ldr	r3, [r3, #4]
 80010e4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80010e8:	d10c      	bne.n	8001104 <HAL_RCC_OscConfig+0xbc>
 80010ea:	4b72      	ldr	r3, [pc, #456]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	4a71      	ldr	r2, [pc, #452]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 80010f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80010f4:	6013      	str	r3, [r2, #0]
 80010f6:	4b6f      	ldr	r3, [pc, #444]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	4a6e      	ldr	r2, [pc, #440]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 80010fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001100:	6013      	str	r3, [r2, #0]
 8001102:	e00b      	b.n	800111c <HAL_RCC_OscConfig+0xd4>
 8001104:	4b6b      	ldr	r3, [pc, #428]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	4a6a      	ldr	r2, [pc, #424]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 800110a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800110e:	6013      	str	r3, [r2, #0]
 8001110:	4b68      	ldr	r3, [pc, #416]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4a67      	ldr	r2, [pc, #412]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 8001116:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800111a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	685b      	ldr	r3, [r3, #4]
 8001120:	2b00      	cmp	r3, #0
 8001122:	d013      	beq.n	800114c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001124:	f7ff fcba 	bl	8000a9c <HAL_GetTick>
 8001128:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800112a:	e008      	b.n	800113e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800112c:	f7ff fcb6 	bl	8000a9c <HAL_GetTick>
 8001130:	4602      	mov	r2, r0
 8001132:	693b      	ldr	r3, [r7, #16]
 8001134:	1ad3      	subs	r3, r2, r3
 8001136:	2b64      	cmp	r3, #100	@ 0x64
 8001138:	d901      	bls.n	800113e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800113a:	2303      	movs	r3, #3
 800113c:	e200      	b.n	8001540 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800113e:	4b5d      	ldr	r3, [pc, #372]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001146:	2b00      	cmp	r3, #0
 8001148:	d0f0      	beq.n	800112c <HAL_RCC_OscConfig+0xe4>
 800114a:	e014      	b.n	8001176 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800114c:	f7ff fca6 	bl	8000a9c <HAL_GetTick>
 8001150:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001152:	e008      	b.n	8001166 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001154:	f7ff fca2 	bl	8000a9c <HAL_GetTick>
 8001158:	4602      	mov	r2, r0
 800115a:	693b      	ldr	r3, [r7, #16]
 800115c:	1ad3      	subs	r3, r2, r3
 800115e:	2b64      	cmp	r3, #100	@ 0x64
 8001160:	d901      	bls.n	8001166 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001162:	2303      	movs	r3, #3
 8001164:	e1ec      	b.n	8001540 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001166:	4b53      	ldr	r3, [pc, #332]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800116e:	2b00      	cmp	r3, #0
 8001170:	d1f0      	bne.n	8001154 <HAL_RCC_OscConfig+0x10c>
 8001172:	e000      	b.n	8001176 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001174:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f003 0302 	and.w	r3, r3, #2
 800117e:	2b00      	cmp	r3, #0
 8001180:	d063      	beq.n	800124a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001182:	4b4c      	ldr	r3, [pc, #304]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 8001184:	685b      	ldr	r3, [r3, #4]
 8001186:	f003 030c 	and.w	r3, r3, #12
 800118a:	2b00      	cmp	r3, #0
 800118c:	d00b      	beq.n	80011a6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800118e:	4b49      	ldr	r3, [pc, #292]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 8001190:	685b      	ldr	r3, [r3, #4]
 8001192:	f003 030c 	and.w	r3, r3, #12
 8001196:	2b08      	cmp	r3, #8
 8001198:	d11c      	bne.n	80011d4 <HAL_RCC_OscConfig+0x18c>
 800119a:	4b46      	ldr	r3, [pc, #280]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 800119c:	685b      	ldr	r3, [r3, #4]
 800119e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d116      	bne.n	80011d4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011a6:	4b43      	ldr	r3, [pc, #268]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f003 0302 	and.w	r3, r3, #2
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d005      	beq.n	80011be <HAL_RCC_OscConfig+0x176>
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	691b      	ldr	r3, [r3, #16]
 80011b6:	2b01      	cmp	r3, #1
 80011b8:	d001      	beq.n	80011be <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80011ba:	2301      	movs	r3, #1
 80011bc:	e1c0      	b.n	8001540 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011be:	4b3d      	ldr	r3, [pc, #244]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	695b      	ldr	r3, [r3, #20]
 80011ca:	00db      	lsls	r3, r3, #3
 80011cc:	4939      	ldr	r1, [pc, #228]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 80011ce:	4313      	orrs	r3, r2
 80011d0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011d2:	e03a      	b.n	800124a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	691b      	ldr	r3, [r3, #16]
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d020      	beq.n	800121e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80011dc:	4b36      	ldr	r3, [pc, #216]	@ (80012b8 <HAL_RCC_OscConfig+0x270>)
 80011de:	2201      	movs	r2, #1
 80011e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011e2:	f7ff fc5b 	bl	8000a9c <HAL_GetTick>
 80011e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011e8:	e008      	b.n	80011fc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80011ea:	f7ff fc57 	bl	8000a9c <HAL_GetTick>
 80011ee:	4602      	mov	r2, r0
 80011f0:	693b      	ldr	r3, [r7, #16]
 80011f2:	1ad3      	subs	r3, r2, r3
 80011f4:	2b02      	cmp	r3, #2
 80011f6:	d901      	bls.n	80011fc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80011f8:	2303      	movs	r3, #3
 80011fa:	e1a1      	b.n	8001540 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011fc:	4b2d      	ldr	r3, [pc, #180]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	f003 0302 	and.w	r3, r3, #2
 8001204:	2b00      	cmp	r3, #0
 8001206:	d0f0      	beq.n	80011ea <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001208:	4b2a      	ldr	r3, [pc, #168]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	695b      	ldr	r3, [r3, #20]
 8001214:	00db      	lsls	r3, r3, #3
 8001216:	4927      	ldr	r1, [pc, #156]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 8001218:	4313      	orrs	r3, r2
 800121a:	600b      	str	r3, [r1, #0]
 800121c:	e015      	b.n	800124a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800121e:	4b26      	ldr	r3, [pc, #152]	@ (80012b8 <HAL_RCC_OscConfig+0x270>)
 8001220:	2200      	movs	r2, #0
 8001222:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001224:	f7ff fc3a 	bl	8000a9c <HAL_GetTick>
 8001228:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800122a:	e008      	b.n	800123e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800122c:	f7ff fc36 	bl	8000a9c <HAL_GetTick>
 8001230:	4602      	mov	r2, r0
 8001232:	693b      	ldr	r3, [r7, #16]
 8001234:	1ad3      	subs	r3, r2, r3
 8001236:	2b02      	cmp	r3, #2
 8001238:	d901      	bls.n	800123e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800123a:	2303      	movs	r3, #3
 800123c:	e180      	b.n	8001540 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800123e:	4b1d      	ldr	r3, [pc, #116]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	f003 0302 	and.w	r3, r3, #2
 8001246:	2b00      	cmp	r3, #0
 8001248:	d1f0      	bne.n	800122c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	f003 0308 	and.w	r3, r3, #8
 8001252:	2b00      	cmp	r3, #0
 8001254:	d03a      	beq.n	80012cc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	699b      	ldr	r3, [r3, #24]
 800125a:	2b00      	cmp	r3, #0
 800125c:	d019      	beq.n	8001292 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800125e:	4b17      	ldr	r3, [pc, #92]	@ (80012bc <HAL_RCC_OscConfig+0x274>)
 8001260:	2201      	movs	r2, #1
 8001262:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001264:	f7ff fc1a 	bl	8000a9c <HAL_GetTick>
 8001268:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800126a:	e008      	b.n	800127e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800126c:	f7ff fc16 	bl	8000a9c <HAL_GetTick>
 8001270:	4602      	mov	r2, r0
 8001272:	693b      	ldr	r3, [r7, #16]
 8001274:	1ad3      	subs	r3, r2, r3
 8001276:	2b02      	cmp	r3, #2
 8001278:	d901      	bls.n	800127e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800127a:	2303      	movs	r3, #3
 800127c:	e160      	b.n	8001540 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800127e:	4b0d      	ldr	r3, [pc, #52]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 8001280:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001282:	f003 0302 	and.w	r3, r3, #2
 8001286:	2b00      	cmp	r3, #0
 8001288:	d0f0      	beq.n	800126c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800128a:	2001      	movs	r0, #1
 800128c:	f000 face 	bl	800182c <RCC_Delay>
 8001290:	e01c      	b.n	80012cc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001292:	4b0a      	ldr	r3, [pc, #40]	@ (80012bc <HAL_RCC_OscConfig+0x274>)
 8001294:	2200      	movs	r2, #0
 8001296:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001298:	f7ff fc00 	bl	8000a9c <HAL_GetTick>
 800129c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800129e:	e00f      	b.n	80012c0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012a0:	f7ff fbfc 	bl	8000a9c <HAL_GetTick>
 80012a4:	4602      	mov	r2, r0
 80012a6:	693b      	ldr	r3, [r7, #16]
 80012a8:	1ad3      	subs	r3, r2, r3
 80012aa:	2b02      	cmp	r3, #2
 80012ac:	d908      	bls.n	80012c0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80012ae:	2303      	movs	r3, #3
 80012b0:	e146      	b.n	8001540 <HAL_RCC_OscConfig+0x4f8>
 80012b2:	bf00      	nop
 80012b4:	40021000 	.word	0x40021000
 80012b8:	42420000 	.word	0x42420000
 80012bc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012c0:	4b92      	ldr	r3, [pc, #584]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 80012c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012c4:	f003 0302 	and.w	r3, r3, #2
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d1e9      	bne.n	80012a0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	f003 0304 	and.w	r3, r3, #4
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	f000 80a6 	beq.w	8001426 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80012da:	2300      	movs	r3, #0
 80012dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80012de:	4b8b      	ldr	r3, [pc, #556]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 80012e0:	69db      	ldr	r3, [r3, #28]
 80012e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d10d      	bne.n	8001306 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80012ea:	4b88      	ldr	r3, [pc, #544]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 80012ec:	69db      	ldr	r3, [r3, #28]
 80012ee:	4a87      	ldr	r2, [pc, #540]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 80012f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012f4:	61d3      	str	r3, [r2, #28]
 80012f6:	4b85      	ldr	r3, [pc, #532]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 80012f8:	69db      	ldr	r3, [r3, #28]
 80012fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012fe:	60bb      	str	r3, [r7, #8]
 8001300:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001302:	2301      	movs	r3, #1
 8001304:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001306:	4b82      	ldr	r3, [pc, #520]	@ (8001510 <HAL_RCC_OscConfig+0x4c8>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800130e:	2b00      	cmp	r3, #0
 8001310:	d118      	bne.n	8001344 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001312:	4b7f      	ldr	r3, [pc, #508]	@ (8001510 <HAL_RCC_OscConfig+0x4c8>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	4a7e      	ldr	r2, [pc, #504]	@ (8001510 <HAL_RCC_OscConfig+0x4c8>)
 8001318:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800131c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800131e:	f7ff fbbd 	bl	8000a9c <HAL_GetTick>
 8001322:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001324:	e008      	b.n	8001338 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001326:	f7ff fbb9 	bl	8000a9c <HAL_GetTick>
 800132a:	4602      	mov	r2, r0
 800132c:	693b      	ldr	r3, [r7, #16]
 800132e:	1ad3      	subs	r3, r2, r3
 8001330:	2b64      	cmp	r3, #100	@ 0x64
 8001332:	d901      	bls.n	8001338 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001334:	2303      	movs	r3, #3
 8001336:	e103      	b.n	8001540 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001338:	4b75      	ldr	r3, [pc, #468]	@ (8001510 <HAL_RCC_OscConfig+0x4c8>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001340:	2b00      	cmp	r3, #0
 8001342:	d0f0      	beq.n	8001326 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	68db      	ldr	r3, [r3, #12]
 8001348:	2b01      	cmp	r3, #1
 800134a:	d106      	bne.n	800135a <HAL_RCC_OscConfig+0x312>
 800134c:	4b6f      	ldr	r3, [pc, #444]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 800134e:	6a1b      	ldr	r3, [r3, #32]
 8001350:	4a6e      	ldr	r2, [pc, #440]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 8001352:	f043 0301 	orr.w	r3, r3, #1
 8001356:	6213      	str	r3, [r2, #32]
 8001358:	e02d      	b.n	80013b6 <HAL_RCC_OscConfig+0x36e>
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	68db      	ldr	r3, [r3, #12]
 800135e:	2b00      	cmp	r3, #0
 8001360:	d10c      	bne.n	800137c <HAL_RCC_OscConfig+0x334>
 8001362:	4b6a      	ldr	r3, [pc, #424]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 8001364:	6a1b      	ldr	r3, [r3, #32]
 8001366:	4a69      	ldr	r2, [pc, #420]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 8001368:	f023 0301 	bic.w	r3, r3, #1
 800136c:	6213      	str	r3, [r2, #32]
 800136e:	4b67      	ldr	r3, [pc, #412]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 8001370:	6a1b      	ldr	r3, [r3, #32]
 8001372:	4a66      	ldr	r2, [pc, #408]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 8001374:	f023 0304 	bic.w	r3, r3, #4
 8001378:	6213      	str	r3, [r2, #32]
 800137a:	e01c      	b.n	80013b6 <HAL_RCC_OscConfig+0x36e>
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	68db      	ldr	r3, [r3, #12]
 8001380:	2b05      	cmp	r3, #5
 8001382:	d10c      	bne.n	800139e <HAL_RCC_OscConfig+0x356>
 8001384:	4b61      	ldr	r3, [pc, #388]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 8001386:	6a1b      	ldr	r3, [r3, #32]
 8001388:	4a60      	ldr	r2, [pc, #384]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 800138a:	f043 0304 	orr.w	r3, r3, #4
 800138e:	6213      	str	r3, [r2, #32]
 8001390:	4b5e      	ldr	r3, [pc, #376]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 8001392:	6a1b      	ldr	r3, [r3, #32]
 8001394:	4a5d      	ldr	r2, [pc, #372]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 8001396:	f043 0301 	orr.w	r3, r3, #1
 800139a:	6213      	str	r3, [r2, #32]
 800139c:	e00b      	b.n	80013b6 <HAL_RCC_OscConfig+0x36e>
 800139e:	4b5b      	ldr	r3, [pc, #364]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 80013a0:	6a1b      	ldr	r3, [r3, #32]
 80013a2:	4a5a      	ldr	r2, [pc, #360]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 80013a4:	f023 0301 	bic.w	r3, r3, #1
 80013a8:	6213      	str	r3, [r2, #32]
 80013aa:	4b58      	ldr	r3, [pc, #352]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 80013ac:	6a1b      	ldr	r3, [r3, #32]
 80013ae:	4a57      	ldr	r2, [pc, #348]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 80013b0:	f023 0304 	bic.w	r3, r3, #4
 80013b4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	68db      	ldr	r3, [r3, #12]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d015      	beq.n	80013ea <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013be:	f7ff fb6d 	bl	8000a9c <HAL_GetTick>
 80013c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013c4:	e00a      	b.n	80013dc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013c6:	f7ff fb69 	bl	8000a9c <HAL_GetTick>
 80013ca:	4602      	mov	r2, r0
 80013cc:	693b      	ldr	r3, [r7, #16]
 80013ce:	1ad3      	subs	r3, r2, r3
 80013d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013d4:	4293      	cmp	r3, r2
 80013d6:	d901      	bls.n	80013dc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80013d8:	2303      	movs	r3, #3
 80013da:	e0b1      	b.n	8001540 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013dc:	4b4b      	ldr	r3, [pc, #300]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 80013de:	6a1b      	ldr	r3, [r3, #32]
 80013e0:	f003 0302 	and.w	r3, r3, #2
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d0ee      	beq.n	80013c6 <HAL_RCC_OscConfig+0x37e>
 80013e8:	e014      	b.n	8001414 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013ea:	f7ff fb57 	bl	8000a9c <HAL_GetTick>
 80013ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013f0:	e00a      	b.n	8001408 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013f2:	f7ff fb53 	bl	8000a9c <HAL_GetTick>
 80013f6:	4602      	mov	r2, r0
 80013f8:	693b      	ldr	r3, [r7, #16]
 80013fa:	1ad3      	subs	r3, r2, r3
 80013fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001400:	4293      	cmp	r3, r2
 8001402:	d901      	bls.n	8001408 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001404:	2303      	movs	r3, #3
 8001406:	e09b      	b.n	8001540 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001408:	4b40      	ldr	r3, [pc, #256]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 800140a:	6a1b      	ldr	r3, [r3, #32]
 800140c:	f003 0302 	and.w	r3, r3, #2
 8001410:	2b00      	cmp	r3, #0
 8001412:	d1ee      	bne.n	80013f2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001414:	7dfb      	ldrb	r3, [r7, #23]
 8001416:	2b01      	cmp	r3, #1
 8001418:	d105      	bne.n	8001426 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800141a:	4b3c      	ldr	r3, [pc, #240]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 800141c:	69db      	ldr	r3, [r3, #28]
 800141e:	4a3b      	ldr	r2, [pc, #236]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 8001420:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001424:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	69db      	ldr	r3, [r3, #28]
 800142a:	2b00      	cmp	r3, #0
 800142c:	f000 8087 	beq.w	800153e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001430:	4b36      	ldr	r3, [pc, #216]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	f003 030c 	and.w	r3, r3, #12
 8001438:	2b08      	cmp	r3, #8
 800143a:	d061      	beq.n	8001500 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	69db      	ldr	r3, [r3, #28]
 8001440:	2b02      	cmp	r3, #2
 8001442:	d146      	bne.n	80014d2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001444:	4b33      	ldr	r3, [pc, #204]	@ (8001514 <HAL_RCC_OscConfig+0x4cc>)
 8001446:	2200      	movs	r2, #0
 8001448:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800144a:	f7ff fb27 	bl	8000a9c <HAL_GetTick>
 800144e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001450:	e008      	b.n	8001464 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001452:	f7ff fb23 	bl	8000a9c <HAL_GetTick>
 8001456:	4602      	mov	r2, r0
 8001458:	693b      	ldr	r3, [r7, #16]
 800145a:	1ad3      	subs	r3, r2, r3
 800145c:	2b02      	cmp	r3, #2
 800145e:	d901      	bls.n	8001464 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001460:	2303      	movs	r3, #3
 8001462:	e06d      	b.n	8001540 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001464:	4b29      	ldr	r3, [pc, #164]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800146c:	2b00      	cmp	r3, #0
 800146e:	d1f0      	bne.n	8001452 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	6a1b      	ldr	r3, [r3, #32]
 8001474:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001478:	d108      	bne.n	800148c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800147a:	4b24      	ldr	r3, [pc, #144]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 800147c:	685b      	ldr	r3, [r3, #4]
 800147e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	689b      	ldr	r3, [r3, #8]
 8001486:	4921      	ldr	r1, [pc, #132]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 8001488:	4313      	orrs	r3, r2
 800148a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800148c:	4b1f      	ldr	r3, [pc, #124]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	6a19      	ldr	r1, [r3, #32]
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800149c:	430b      	orrs	r3, r1
 800149e:	491b      	ldr	r1, [pc, #108]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 80014a0:	4313      	orrs	r3, r2
 80014a2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80014a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001514 <HAL_RCC_OscConfig+0x4cc>)
 80014a6:	2201      	movs	r2, #1
 80014a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014aa:	f7ff faf7 	bl	8000a9c <HAL_GetTick>
 80014ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80014b0:	e008      	b.n	80014c4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014b2:	f7ff faf3 	bl	8000a9c <HAL_GetTick>
 80014b6:	4602      	mov	r2, r0
 80014b8:	693b      	ldr	r3, [r7, #16]
 80014ba:	1ad3      	subs	r3, r2, r3
 80014bc:	2b02      	cmp	r3, #2
 80014be:	d901      	bls.n	80014c4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80014c0:	2303      	movs	r3, #3
 80014c2:	e03d      	b.n	8001540 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80014c4:	4b11      	ldr	r3, [pc, #68]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d0f0      	beq.n	80014b2 <HAL_RCC_OscConfig+0x46a>
 80014d0:	e035      	b.n	800153e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014d2:	4b10      	ldr	r3, [pc, #64]	@ (8001514 <HAL_RCC_OscConfig+0x4cc>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014d8:	f7ff fae0 	bl	8000a9c <HAL_GetTick>
 80014dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014de:	e008      	b.n	80014f2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014e0:	f7ff fadc 	bl	8000a9c <HAL_GetTick>
 80014e4:	4602      	mov	r2, r0
 80014e6:	693b      	ldr	r3, [r7, #16]
 80014e8:	1ad3      	subs	r3, r2, r3
 80014ea:	2b02      	cmp	r3, #2
 80014ec:	d901      	bls.n	80014f2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80014ee:	2303      	movs	r3, #3
 80014f0:	e026      	b.n	8001540 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014f2:	4b06      	ldr	r3, [pc, #24]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d1f0      	bne.n	80014e0 <HAL_RCC_OscConfig+0x498>
 80014fe:	e01e      	b.n	800153e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	69db      	ldr	r3, [r3, #28]
 8001504:	2b01      	cmp	r3, #1
 8001506:	d107      	bne.n	8001518 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001508:	2301      	movs	r3, #1
 800150a:	e019      	b.n	8001540 <HAL_RCC_OscConfig+0x4f8>
 800150c:	40021000 	.word	0x40021000
 8001510:	40007000 	.word	0x40007000
 8001514:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001518:	4b0b      	ldr	r3, [pc, #44]	@ (8001548 <HAL_RCC_OscConfig+0x500>)
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	6a1b      	ldr	r3, [r3, #32]
 8001528:	429a      	cmp	r2, r3
 800152a:	d106      	bne.n	800153a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001536:	429a      	cmp	r2, r3
 8001538:	d001      	beq.n	800153e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800153a:	2301      	movs	r3, #1
 800153c:	e000      	b.n	8001540 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800153e:	2300      	movs	r3, #0
}
 8001540:	4618      	mov	r0, r3
 8001542:	3718      	adds	r7, #24
 8001544:	46bd      	mov	sp, r7
 8001546:	bd80      	pop	{r7, pc}
 8001548:	40021000 	.word	0x40021000

0800154c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b084      	sub	sp, #16
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
 8001554:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d101      	bne.n	8001560 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800155c:	2301      	movs	r3, #1
 800155e:	e0d0      	b.n	8001702 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001560:	4b6a      	ldr	r3, [pc, #424]	@ (800170c <HAL_RCC_ClockConfig+0x1c0>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f003 0307 	and.w	r3, r3, #7
 8001568:	683a      	ldr	r2, [r7, #0]
 800156a:	429a      	cmp	r2, r3
 800156c:	d910      	bls.n	8001590 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800156e:	4b67      	ldr	r3, [pc, #412]	@ (800170c <HAL_RCC_ClockConfig+0x1c0>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f023 0207 	bic.w	r2, r3, #7
 8001576:	4965      	ldr	r1, [pc, #404]	@ (800170c <HAL_RCC_ClockConfig+0x1c0>)
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	4313      	orrs	r3, r2
 800157c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800157e:	4b63      	ldr	r3, [pc, #396]	@ (800170c <HAL_RCC_ClockConfig+0x1c0>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f003 0307 	and.w	r3, r3, #7
 8001586:	683a      	ldr	r2, [r7, #0]
 8001588:	429a      	cmp	r2, r3
 800158a:	d001      	beq.n	8001590 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800158c:	2301      	movs	r3, #1
 800158e:	e0b8      	b.n	8001702 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f003 0302 	and.w	r3, r3, #2
 8001598:	2b00      	cmp	r3, #0
 800159a:	d020      	beq.n	80015de <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f003 0304 	and.w	r3, r3, #4
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d005      	beq.n	80015b4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80015a8:	4b59      	ldr	r3, [pc, #356]	@ (8001710 <HAL_RCC_ClockConfig+0x1c4>)
 80015aa:	685b      	ldr	r3, [r3, #4]
 80015ac:	4a58      	ldr	r2, [pc, #352]	@ (8001710 <HAL_RCC_ClockConfig+0x1c4>)
 80015ae:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80015b2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f003 0308 	and.w	r3, r3, #8
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d005      	beq.n	80015cc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80015c0:	4b53      	ldr	r3, [pc, #332]	@ (8001710 <HAL_RCC_ClockConfig+0x1c4>)
 80015c2:	685b      	ldr	r3, [r3, #4]
 80015c4:	4a52      	ldr	r2, [pc, #328]	@ (8001710 <HAL_RCC_ClockConfig+0x1c4>)
 80015c6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80015ca:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015cc:	4b50      	ldr	r3, [pc, #320]	@ (8001710 <HAL_RCC_ClockConfig+0x1c4>)
 80015ce:	685b      	ldr	r3, [r3, #4]
 80015d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	689b      	ldr	r3, [r3, #8]
 80015d8:	494d      	ldr	r1, [pc, #308]	@ (8001710 <HAL_RCC_ClockConfig+0x1c4>)
 80015da:	4313      	orrs	r3, r2
 80015dc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f003 0301 	and.w	r3, r3, #1
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d040      	beq.n	800166c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	685b      	ldr	r3, [r3, #4]
 80015ee:	2b01      	cmp	r3, #1
 80015f0:	d107      	bne.n	8001602 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015f2:	4b47      	ldr	r3, [pc, #284]	@ (8001710 <HAL_RCC_ClockConfig+0x1c4>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d115      	bne.n	800162a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015fe:	2301      	movs	r3, #1
 8001600:	e07f      	b.n	8001702 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	685b      	ldr	r3, [r3, #4]
 8001606:	2b02      	cmp	r3, #2
 8001608:	d107      	bne.n	800161a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800160a:	4b41      	ldr	r3, [pc, #260]	@ (8001710 <HAL_RCC_ClockConfig+0x1c4>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001612:	2b00      	cmp	r3, #0
 8001614:	d109      	bne.n	800162a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001616:	2301      	movs	r3, #1
 8001618:	e073      	b.n	8001702 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800161a:	4b3d      	ldr	r3, [pc, #244]	@ (8001710 <HAL_RCC_ClockConfig+0x1c4>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f003 0302 	and.w	r3, r3, #2
 8001622:	2b00      	cmp	r3, #0
 8001624:	d101      	bne.n	800162a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001626:	2301      	movs	r3, #1
 8001628:	e06b      	b.n	8001702 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800162a:	4b39      	ldr	r3, [pc, #228]	@ (8001710 <HAL_RCC_ClockConfig+0x1c4>)
 800162c:	685b      	ldr	r3, [r3, #4]
 800162e:	f023 0203 	bic.w	r2, r3, #3
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	685b      	ldr	r3, [r3, #4]
 8001636:	4936      	ldr	r1, [pc, #216]	@ (8001710 <HAL_RCC_ClockConfig+0x1c4>)
 8001638:	4313      	orrs	r3, r2
 800163a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800163c:	f7ff fa2e 	bl	8000a9c <HAL_GetTick>
 8001640:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001642:	e00a      	b.n	800165a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001644:	f7ff fa2a 	bl	8000a9c <HAL_GetTick>
 8001648:	4602      	mov	r2, r0
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	1ad3      	subs	r3, r2, r3
 800164e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001652:	4293      	cmp	r3, r2
 8001654:	d901      	bls.n	800165a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001656:	2303      	movs	r3, #3
 8001658:	e053      	b.n	8001702 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800165a:	4b2d      	ldr	r3, [pc, #180]	@ (8001710 <HAL_RCC_ClockConfig+0x1c4>)
 800165c:	685b      	ldr	r3, [r3, #4]
 800165e:	f003 020c 	and.w	r2, r3, #12
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	685b      	ldr	r3, [r3, #4]
 8001666:	009b      	lsls	r3, r3, #2
 8001668:	429a      	cmp	r2, r3
 800166a:	d1eb      	bne.n	8001644 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800166c:	4b27      	ldr	r3, [pc, #156]	@ (800170c <HAL_RCC_ClockConfig+0x1c0>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f003 0307 	and.w	r3, r3, #7
 8001674:	683a      	ldr	r2, [r7, #0]
 8001676:	429a      	cmp	r2, r3
 8001678:	d210      	bcs.n	800169c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800167a:	4b24      	ldr	r3, [pc, #144]	@ (800170c <HAL_RCC_ClockConfig+0x1c0>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f023 0207 	bic.w	r2, r3, #7
 8001682:	4922      	ldr	r1, [pc, #136]	@ (800170c <HAL_RCC_ClockConfig+0x1c0>)
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	4313      	orrs	r3, r2
 8001688:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800168a:	4b20      	ldr	r3, [pc, #128]	@ (800170c <HAL_RCC_ClockConfig+0x1c0>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f003 0307 	and.w	r3, r3, #7
 8001692:	683a      	ldr	r2, [r7, #0]
 8001694:	429a      	cmp	r2, r3
 8001696:	d001      	beq.n	800169c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001698:	2301      	movs	r3, #1
 800169a:	e032      	b.n	8001702 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f003 0304 	and.w	r3, r3, #4
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d008      	beq.n	80016ba <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80016a8:	4b19      	ldr	r3, [pc, #100]	@ (8001710 <HAL_RCC_ClockConfig+0x1c4>)
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	68db      	ldr	r3, [r3, #12]
 80016b4:	4916      	ldr	r1, [pc, #88]	@ (8001710 <HAL_RCC_ClockConfig+0x1c4>)
 80016b6:	4313      	orrs	r3, r2
 80016b8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f003 0308 	and.w	r3, r3, #8
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d009      	beq.n	80016da <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80016c6:	4b12      	ldr	r3, [pc, #72]	@ (8001710 <HAL_RCC_ClockConfig+0x1c4>)
 80016c8:	685b      	ldr	r3, [r3, #4]
 80016ca:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	691b      	ldr	r3, [r3, #16]
 80016d2:	00db      	lsls	r3, r3, #3
 80016d4:	490e      	ldr	r1, [pc, #56]	@ (8001710 <HAL_RCC_ClockConfig+0x1c4>)
 80016d6:	4313      	orrs	r3, r2
 80016d8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80016da:	f000 f821 	bl	8001720 <HAL_RCC_GetSysClockFreq>
 80016de:	4602      	mov	r2, r0
 80016e0:	4b0b      	ldr	r3, [pc, #44]	@ (8001710 <HAL_RCC_ClockConfig+0x1c4>)
 80016e2:	685b      	ldr	r3, [r3, #4]
 80016e4:	091b      	lsrs	r3, r3, #4
 80016e6:	f003 030f 	and.w	r3, r3, #15
 80016ea:	490a      	ldr	r1, [pc, #40]	@ (8001714 <HAL_RCC_ClockConfig+0x1c8>)
 80016ec:	5ccb      	ldrb	r3, [r1, r3]
 80016ee:	fa22 f303 	lsr.w	r3, r2, r3
 80016f2:	4a09      	ldr	r2, [pc, #36]	@ (8001718 <HAL_RCC_ClockConfig+0x1cc>)
 80016f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80016f6:	4b09      	ldr	r3, [pc, #36]	@ (800171c <HAL_RCC_ClockConfig+0x1d0>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	4618      	mov	r0, r3
 80016fc:	f7ff f98c 	bl	8000a18 <HAL_InitTick>

  return HAL_OK;
 8001700:	2300      	movs	r3, #0
}
 8001702:	4618      	mov	r0, r3
 8001704:	3710      	adds	r7, #16
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	40022000 	.word	0x40022000
 8001710:	40021000 	.word	0x40021000
 8001714:	08003294 	.word	0x08003294
 8001718:	20000040 	.word	0x20000040
 800171c:	20000044 	.word	0x20000044

08001720 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001720:	b480      	push	{r7}
 8001722:	b087      	sub	sp, #28
 8001724:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001726:	2300      	movs	r3, #0
 8001728:	60fb      	str	r3, [r7, #12]
 800172a:	2300      	movs	r3, #0
 800172c:	60bb      	str	r3, [r7, #8]
 800172e:	2300      	movs	r3, #0
 8001730:	617b      	str	r3, [r7, #20]
 8001732:	2300      	movs	r3, #0
 8001734:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001736:	2300      	movs	r3, #0
 8001738:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800173a:	4b1e      	ldr	r3, [pc, #120]	@ (80017b4 <HAL_RCC_GetSysClockFreq+0x94>)
 800173c:	685b      	ldr	r3, [r3, #4]
 800173e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	f003 030c 	and.w	r3, r3, #12
 8001746:	2b04      	cmp	r3, #4
 8001748:	d002      	beq.n	8001750 <HAL_RCC_GetSysClockFreq+0x30>
 800174a:	2b08      	cmp	r3, #8
 800174c:	d003      	beq.n	8001756 <HAL_RCC_GetSysClockFreq+0x36>
 800174e:	e027      	b.n	80017a0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001750:	4b19      	ldr	r3, [pc, #100]	@ (80017b8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001752:	613b      	str	r3, [r7, #16]
      break;
 8001754:	e027      	b.n	80017a6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	0c9b      	lsrs	r3, r3, #18
 800175a:	f003 030f 	and.w	r3, r3, #15
 800175e:	4a17      	ldr	r2, [pc, #92]	@ (80017bc <HAL_RCC_GetSysClockFreq+0x9c>)
 8001760:	5cd3      	ldrb	r3, [r2, r3]
 8001762:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800176a:	2b00      	cmp	r3, #0
 800176c:	d010      	beq.n	8001790 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800176e:	4b11      	ldr	r3, [pc, #68]	@ (80017b4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001770:	685b      	ldr	r3, [r3, #4]
 8001772:	0c5b      	lsrs	r3, r3, #17
 8001774:	f003 0301 	and.w	r3, r3, #1
 8001778:	4a11      	ldr	r2, [pc, #68]	@ (80017c0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800177a:	5cd3      	ldrb	r3, [r2, r3]
 800177c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	4a0d      	ldr	r2, [pc, #52]	@ (80017b8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001782:	fb03 f202 	mul.w	r2, r3, r2
 8001786:	68bb      	ldr	r3, [r7, #8]
 8001788:	fbb2 f3f3 	udiv	r3, r2, r3
 800178c:	617b      	str	r3, [r7, #20]
 800178e:	e004      	b.n	800179a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	4a0c      	ldr	r2, [pc, #48]	@ (80017c4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001794:	fb02 f303 	mul.w	r3, r2, r3
 8001798:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800179a:	697b      	ldr	r3, [r7, #20]
 800179c:	613b      	str	r3, [r7, #16]
      break;
 800179e:	e002      	b.n	80017a6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80017a0:	4b05      	ldr	r3, [pc, #20]	@ (80017b8 <HAL_RCC_GetSysClockFreq+0x98>)
 80017a2:	613b      	str	r3, [r7, #16]
      break;
 80017a4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80017a6:	693b      	ldr	r3, [r7, #16]
}
 80017a8:	4618      	mov	r0, r3
 80017aa:	371c      	adds	r7, #28
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bc80      	pop	{r7}
 80017b0:	4770      	bx	lr
 80017b2:	bf00      	nop
 80017b4:	40021000 	.word	0x40021000
 80017b8:	007a1200 	.word	0x007a1200
 80017bc:	080032ac 	.word	0x080032ac
 80017c0:	080032bc 	.word	0x080032bc
 80017c4:	003d0900 	.word	0x003d0900

080017c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80017c8:	b480      	push	{r7}
 80017ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80017cc:	4b02      	ldr	r3, [pc, #8]	@ (80017d8 <HAL_RCC_GetHCLKFreq+0x10>)
 80017ce:	681b      	ldr	r3, [r3, #0]
}
 80017d0:	4618      	mov	r0, r3
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bc80      	pop	{r7}
 80017d6:	4770      	bx	lr
 80017d8:	20000040 	.word	0x20000040

080017dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80017e0:	f7ff fff2 	bl	80017c8 <HAL_RCC_GetHCLKFreq>
 80017e4:	4602      	mov	r2, r0
 80017e6:	4b05      	ldr	r3, [pc, #20]	@ (80017fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	0a1b      	lsrs	r3, r3, #8
 80017ec:	f003 0307 	and.w	r3, r3, #7
 80017f0:	4903      	ldr	r1, [pc, #12]	@ (8001800 <HAL_RCC_GetPCLK1Freq+0x24>)
 80017f2:	5ccb      	ldrb	r3, [r1, r3]
 80017f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80017f8:	4618      	mov	r0, r3
 80017fa:	bd80      	pop	{r7, pc}
 80017fc:	40021000 	.word	0x40021000
 8001800:	080032a4 	.word	0x080032a4

08001804 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001808:	f7ff ffde 	bl	80017c8 <HAL_RCC_GetHCLKFreq>
 800180c:	4602      	mov	r2, r0
 800180e:	4b05      	ldr	r3, [pc, #20]	@ (8001824 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001810:	685b      	ldr	r3, [r3, #4]
 8001812:	0adb      	lsrs	r3, r3, #11
 8001814:	f003 0307 	and.w	r3, r3, #7
 8001818:	4903      	ldr	r1, [pc, #12]	@ (8001828 <HAL_RCC_GetPCLK2Freq+0x24>)
 800181a:	5ccb      	ldrb	r3, [r1, r3]
 800181c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001820:	4618      	mov	r0, r3
 8001822:	bd80      	pop	{r7, pc}
 8001824:	40021000 	.word	0x40021000
 8001828:	080032a4 	.word	0x080032a4

0800182c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800182c:	b480      	push	{r7}
 800182e:	b085      	sub	sp, #20
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001834:	4b0a      	ldr	r3, [pc, #40]	@ (8001860 <RCC_Delay+0x34>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	4a0a      	ldr	r2, [pc, #40]	@ (8001864 <RCC_Delay+0x38>)
 800183a:	fba2 2303 	umull	r2, r3, r2, r3
 800183e:	0a5b      	lsrs	r3, r3, #9
 8001840:	687a      	ldr	r2, [r7, #4]
 8001842:	fb02 f303 	mul.w	r3, r2, r3
 8001846:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001848:	bf00      	nop
  }
  while (Delay --);
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	1e5a      	subs	r2, r3, #1
 800184e:	60fa      	str	r2, [r7, #12]
 8001850:	2b00      	cmp	r3, #0
 8001852:	d1f9      	bne.n	8001848 <RCC_Delay+0x1c>
}
 8001854:	bf00      	nop
 8001856:	bf00      	nop
 8001858:	3714      	adds	r7, #20
 800185a:	46bd      	mov	sp, r7
 800185c:	bc80      	pop	{r7}
 800185e:	4770      	bx	lr
 8001860:	20000040 	.word	0x20000040
 8001864:	10624dd3 	.word	0x10624dd3

08001868 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001868:	b480      	push	{r7}
 800186a:	b085      	sub	sp, #20
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001876:	b2db      	uxtb	r3, r3
 8001878:	2b01      	cmp	r3, #1
 800187a:	d001      	beq.n	8001880 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800187c:	2301      	movs	r3, #1
 800187e:	e03a      	b.n	80018f6 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2202      	movs	r2, #2
 8001884:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	68da      	ldr	r2, [r3, #12]
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f042 0201 	orr.w	r2, r2, #1
 8001896:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4a18      	ldr	r2, [pc, #96]	@ (8001900 <HAL_TIM_Base_Start_IT+0x98>)
 800189e:	4293      	cmp	r3, r2
 80018a0:	d00e      	beq.n	80018c0 <HAL_TIM_Base_Start_IT+0x58>
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80018aa:	d009      	beq.n	80018c0 <HAL_TIM_Base_Start_IT+0x58>
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4a14      	ldr	r2, [pc, #80]	@ (8001904 <HAL_TIM_Base_Start_IT+0x9c>)
 80018b2:	4293      	cmp	r3, r2
 80018b4:	d004      	beq.n	80018c0 <HAL_TIM_Base_Start_IT+0x58>
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	4a13      	ldr	r2, [pc, #76]	@ (8001908 <HAL_TIM_Base_Start_IT+0xa0>)
 80018bc:	4293      	cmp	r3, r2
 80018be:	d111      	bne.n	80018e4 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	689b      	ldr	r3, [r3, #8]
 80018c6:	f003 0307 	and.w	r3, r3, #7
 80018ca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	2b06      	cmp	r3, #6
 80018d0:	d010      	beq.n	80018f4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	681a      	ldr	r2, [r3, #0]
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f042 0201 	orr.w	r2, r2, #1
 80018e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80018e2:	e007      	b.n	80018f4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	681a      	ldr	r2, [r3, #0]
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f042 0201 	orr.w	r2, r2, #1
 80018f2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80018f4:	2300      	movs	r3, #0
}
 80018f6:	4618      	mov	r0, r3
 80018f8:	3714      	adds	r7, #20
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bc80      	pop	{r7}
 80018fe:	4770      	bx	lr
 8001900:	40012c00 	.word	0x40012c00
 8001904:	40000400 	.word	0x40000400
 8001908:	40000800 	.word	0x40000800

0800190c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b082      	sub	sp, #8
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d101      	bne.n	800191e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800191a:	2301      	movs	r3, #1
 800191c:	e041      	b.n	80019a2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001924:	b2db      	uxtb	r3, r3
 8001926:	2b00      	cmp	r3, #0
 8001928:	d106      	bne.n	8001938 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	2200      	movs	r2, #0
 800192e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001932:	6878      	ldr	r0, [r7, #4]
 8001934:	f7fe feb2 	bl	800069c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2202      	movs	r2, #2
 800193c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681a      	ldr	r2, [r3, #0]
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	3304      	adds	r3, #4
 8001948:	4619      	mov	r1, r3
 800194a:	4610      	mov	r0, r2
 800194c:	f000 fabe 	bl	8001ecc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	2201      	movs	r2, #1
 8001954:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	2201      	movs	r2, #1
 800195c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	2201      	movs	r2, #1
 8001964:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	2201      	movs	r2, #1
 800196c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	2201      	movs	r2, #1
 8001974:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2201      	movs	r2, #1
 800197c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	2201      	movs	r2, #1
 8001984:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	2201      	movs	r2, #1
 800198c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2201      	movs	r2, #1
 8001994:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	2201      	movs	r2, #1
 800199c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80019a0:	2300      	movs	r3, #0
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	3708      	adds	r7, #8
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}
	...

080019ac <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b084      	sub	sp, #16
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
 80019b4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d109      	bne.n	80019d0 <HAL_TIM_PWM_Start+0x24>
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80019c2:	b2db      	uxtb	r3, r3
 80019c4:	2b01      	cmp	r3, #1
 80019c6:	bf14      	ite	ne
 80019c8:	2301      	movne	r3, #1
 80019ca:	2300      	moveq	r3, #0
 80019cc:	b2db      	uxtb	r3, r3
 80019ce:	e022      	b.n	8001a16 <HAL_TIM_PWM_Start+0x6a>
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	2b04      	cmp	r3, #4
 80019d4:	d109      	bne.n	80019ea <HAL_TIM_PWM_Start+0x3e>
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80019dc:	b2db      	uxtb	r3, r3
 80019de:	2b01      	cmp	r3, #1
 80019e0:	bf14      	ite	ne
 80019e2:	2301      	movne	r3, #1
 80019e4:	2300      	moveq	r3, #0
 80019e6:	b2db      	uxtb	r3, r3
 80019e8:	e015      	b.n	8001a16 <HAL_TIM_PWM_Start+0x6a>
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	2b08      	cmp	r3, #8
 80019ee:	d109      	bne.n	8001a04 <HAL_TIM_PWM_Start+0x58>
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80019f6:	b2db      	uxtb	r3, r3
 80019f8:	2b01      	cmp	r3, #1
 80019fa:	bf14      	ite	ne
 80019fc:	2301      	movne	r3, #1
 80019fe:	2300      	moveq	r3, #0
 8001a00:	b2db      	uxtb	r3, r3
 8001a02:	e008      	b.n	8001a16 <HAL_TIM_PWM_Start+0x6a>
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001a0a:	b2db      	uxtb	r3, r3
 8001a0c:	2b01      	cmp	r3, #1
 8001a0e:	bf14      	ite	ne
 8001a10:	2301      	movne	r3, #1
 8001a12:	2300      	moveq	r3, #0
 8001a14:	b2db      	uxtb	r3, r3
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d001      	beq.n	8001a1e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	e05e      	b.n	8001adc <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d104      	bne.n	8001a2e <HAL_TIM_PWM_Start+0x82>
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	2202      	movs	r2, #2
 8001a28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001a2c:	e013      	b.n	8001a56 <HAL_TIM_PWM_Start+0xaa>
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	2b04      	cmp	r3, #4
 8001a32:	d104      	bne.n	8001a3e <HAL_TIM_PWM_Start+0x92>
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	2202      	movs	r2, #2
 8001a38:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001a3c:	e00b      	b.n	8001a56 <HAL_TIM_PWM_Start+0xaa>
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	2b08      	cmp	r3, #8
 8001a42:	d104      	bne.n	8001a4e <HAL_TIM_PWM_Start+0xa2>
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2202      	movs	r2, #2
 8001a48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001a4c:	e003      	b.n	8001a56 <HAL_TIM_PWM_Start+0xaa>
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	2202      	movs	r2, #2
 8001a52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	2201      	movs	r2, #1
 8001a5c:	6839      	ldr	r1, [r7, #0]
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f000 fc1e 	bl	80022a0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	4a1e      	ldr	r2, [pc, #120]	@ (8001ae4 <HAL_TIM_PWM_Start+0x138>)
 8001a6a:	4293      	cmp	r3, r2
 8001a6c:	d107      	bne.n	8001a7e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001a7c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4a18      	ldr	r2, [pc, #96]	@ (8001ae4 <HAL_TIM_PWM_Start+0x138>)
 8001a84:	4293      	cmp	r3, r2
 8001a86:	d00e      	beq.n	8001aa6 <HAL_TIM_PWM_Start+0xfa>
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a90:	d009      	beq.n	8001aa6 <HAL_TIM_PWM_Start+0xfa>
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4a14      	ldr	r2, [pc, #80]	@ (8001ae8 <HAL_TIM_PWM_Start+0x13c>)
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d004      	beq.n	8001aa6 <HAL_TIM_PWM_Start+0xfa>
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	4a12      	ldr	r2, [pc, #72]	@ (8001aec <HAL_TIM_PWM_Start+0x140>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d111      	bne.n	8001aca <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	689b      	ldr	r3, [r3, #8]
 8001aac:	f003 0307 	and.w	r3, r3, #7
 8001ab0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	2b06      	cmp	r3, #6
 8001ab6:	d010      	beq.n	8001ada <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	681a      	ldr	r2, [r3, #0]
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f042 0201 	orr.w	r2, r2, #1
 8001ac6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ac8:	e007      	b.n	8001ada <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	681a      	ldr	r2, [r3, #0]
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f042 0201 	orr.w	r2, r2, #1
 8001ad8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001ada:	2300      	movs	r3, #0
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	3710      	adds	r7, #16
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	40012c00 	.word	0x40012c00
 8001ae8:	40000400 	.word	0x40000400
 8001aec:	40000800 	.word	0x40000800

08001af0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b082      	sub	sp, #8
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	691b      	ldr	r3, [r3, #16]
 8001afe:	f003 0302 	and.w	r3, r3, #2
 8001b02:	2b02      	cmp	r3, #2
 8001b04:	d122      	bne.n	8001b4c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	68db      	ldr	r3, [r3, #12]
 8001b0c:	f003 0302 	and.w	r3, r3, #2
 8001b10:	2b02      	cmp	r3, #2
 8001b12:	d11b      	bne.n	8001b4c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f06f 0202 	mvn.w	r2, #2
 8001b1c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	2201      	movs	r2, #1
 8001b22:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	699b      	ldr	r3, [r3, #24]
 8001b2a:	f003 0303 	and.w	r3, r3, #3
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d003      	beq.n	8001b3a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001b32:	6878      	ldr	r0, [r7, #4]
 8001b34:	f000 f9af 	bl	8001e96 <HAL_TIM_IC_CaptureCallback>
 8001b38:	e005      	b.n	8001b46 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b3a:	6878      	ldr	r0, [r7, #4]
 8001b3c:	f000 f9a2 	bl	8001e84 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b40:	6878      	ldr	r0, [r7, #4]
 8001b42:	f000 f9b1 	bl	8001ea8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2200      	movs	r2, #0
 8001b4a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	691b      	ldr	r3, [r3, #16]
 8001b52:	f003 0304 	and.w	r3, r3, #4
 8001b56:	2b04      	cmp	r3, #4
 8001b58:	d122      	bne.n	8001ba0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	68db      	ldr	r3, [r3, #12]
 8001b60:	f003 0304 	and.w	r3, r3, #4
 8001b64:	2b04      	cmp	r3, #4
 8001b66:	d11b      	bne.n	8001ba0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f06f 0204 	mvn.w	r2, #4
 8001b70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	2202      	movs	r2, #2
 8001b76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	699b      	ldr	r3, [r3, #24]
 8001b7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d003      	beq.n	8001b8e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001b86:	6878      	ldr	r0, [r7, #4]
 8001b88:	f000 f985 	bl	8001e96 <HAL_TIM_IC_CaptureCallback>
 8001b8c:	e005      	b.n	8001b9a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b8e:	6878      	ldr	r0, [r7, #4]
 8001b90:	f000 f978 	bl	8001e84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b94:	6878      	ldr	r0, [r7, #4]
 8001b96:	f000 f987 	bl	8001ea8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	691b      	ldr	r3, [r3, #16]
 8001ba6:	f003 0308 	and.w	r3, r3, #8
 8001baa:	2b08      	cmp	r3, #8
 8001bac:	d122      	bne.n	8001bf4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	68db      	ldr	r3, [r3, #12]
 8001bb4:	f003 0308 	and.w	r3, r3, #8
 8001bb8:	2b08      	cmp	r3, #8
 8001bba:	d11b      	bne.n	8001bf4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f06f 0208 	mvn.w	r2, #8
 8001bc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	2204      	movs	r2, #4
 8001bca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	69db      	ldr	r3, [r3, #28]
 8001bd2:	f003 0303 	and.w	r3, r3, #3
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d003      	beq.n	8001be2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001bda:	6878      	ldr	r0, [r7, #4]
 8001bdc:	f000 f95b 	bl	8001e96 <HAL_TIM_IC_CaptureCallback>
 8001be0:	e005      	b.n	8001bee <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001be2:	6878      	ldr	r0, [r7, #4]
 8001be4:	f000 f94e 	bl	8001e84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001be8:	6878      	ldr	r0, [r7, #4]
 8001bea:	f000 f95d 	bl	8001ea8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	691b      	ldr	r3, [r3, #16]
 8001bfa:	f003 0310 	and.w	r3, r3, #16
 8001bfe:	2b10      	cmp	r3, #16
 8001c00:	d122      	bne.n	8001c48 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	68db      	ldr	r3, [r3, #12]
 8001c08:	f003 0310 	and.w	r3, r3, #16
 8001c0c:	2b10      	cmp	r3, #16
 8001c0e:	d11b      	bne.n	8001c48 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f06f 0210 	mvn.w	r2, #16
 8001c18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	2208      	movs	r2, #8
 8001c1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	69db      	ldr	r3, [r3, #28]
 8001c26:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d003      	beq.n	8001c36 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c2e:	6878      	ldr	r0, [r7, #4]
 8001c30:	f000 f931 	bl	8001e96 <HAL_TIM_IC_CaptureCallback>
 8001c34:	e005      	b.n	8001c42 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c36:	6878      	ldr	r0, [r7, #4]
 8001c38:	f000 f924 	bl	8001e84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c3c:	6878      	ldr	r0, [r7, #4]
 8001c3e:	f000 f933 	bl	8001ea8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	2200      	movs	r2, #0
 8001c46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	691b      	ldr	r3, [r3, #16]
 8001c4e:	f003 0301 	and.w	r3, r3, #1
 8001c52:	2b01      	cmp	r3, #1
 8001c54:	d10e      	bne.n	8001c74 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	68db      	ldr	r3, [r3, #12]
 8001c5c:	f003 0301 	and.w	r3, r3, #1
 8001c60:	2b01      	cmp	r3, #1
 8001c62:	d107      	bne.n	8001c74 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f06f 0201 	mvn.w	r2, #1
 8001c6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001c6e:	6878      	ldr	r0, [r7, #4]
 8001c70:	f7fe fa6c 	bl	800014c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	691b      	ldr	r3, [r3, #16]
 8001c7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c7e:	2b80      	cmp	r3, #128	@ 0x80
 8001c80:	d10e      	bne.n	8001ca0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	68db      	ldr	r3, [r3, #12]
 8001c88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c8c:	2b80      	cmp	r3, #128	@ 0x80
 8001c8e:	d107      	bne.n	8001ca0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001c98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001c9a:	6878      	ldr	r0, [r7, #4]
 8001c9c:	f000 fc29 	bl	80024f2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	691b      	ldr	r3, [r3, #16]
 8001ca6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001caa:	2b40      	cmp	r3, #64	@ 0x40
 8001cac:	d10e      	bne.n	8001ccc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	68db      	ldr	r3, [r3, #12]
 8001cb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001cb8:	2b40      	cmp	r3, #64	@ 0x40
 8001cba:	d107      	bne.n	8001ccc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001cc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001cc6:	6878      	ldr	r0, [r7, #4]
 8001cc8:	f000 f8f7 	bl	8001eba <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	691b      	ldr	r3, [r3, #16]
 8001cd2:	f003 0320 	and.w	r3, r3, #32
 8001cd6:	2b20      	cmp	r3, #32
 8001cd8:	d10e      	bne.n	8001cf8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	68db      	ldr	r3, [r3, #12]
 8001ce0:	f003 0320 	and.w	r3, r3, #32
 8001ce4:	2b20      	cmp	r3, #32
 8001ce6:	d107      	bne.n	8001cf8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f06f 0220 	mvn.w	r2, #32
 8001cf0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001cf2:	6878      	ldr	r0, [r7, #4]
 8001cf4:	f000 fbf4 	bl	80024e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001cf8:	bf00      	nop
 8001cfa:	3708      	adds	r7, #8
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bd80      	pop	{r7, pc}

08001d00 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b086      	sub	sp, #24
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	60f8      	str	r0, [r7, #12]
 8001d08:	60b9      	str	r1, [r7, #8]
 8001d0a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001d16:	2b01      	cmp	r3, #1
 8001d18:	d101      	bne.n	8001d1e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8001d1a:	2302      	movs	r3, #2
 8001d1c:	e0ae      	b.n	8001e7c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	2201      	movs	r2, #1
 8001d22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2b0c      	cmp	r3, #12
 8001d2a:	f200 809f 	bhi.w	8001e6c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8001d2e:	a201      	add	r2, pc, #4	@ (adr r2, 8001d34 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8001d30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d34:	08001d69 	.word	0x08001d69
 8001d38:	08001e6d 	.word	0x08001e6d
 8001d3c:	08001e6d 	.word	0x08001e6d
 8001d40:	08001e6d 	.word	0x08001e6d
 8001d44:	08001da9 	.word	0x08001da9
 8001d48:	08001e6d 	.word	0x08001e6d
 8001d4c:	08001e6d 	.word	0x08001e6d
 8001d50:	08001e6d 	.word	0x08001e6d
 8001d54:	08001deb 	.word	0x08001deb
 8001d58:	08001e6d 	.word	0x08001e6d
 8001d5c:	08001e6d 	.word	0x08001e6d
 8001d60:	08001e6d 	.word	0x08001e6d
 8001d64:	08001e2b 	.word	0x08001e2b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	68b9      	ldr	r1, [r7, #8]
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f000 f90e 	bl	8001f90 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	699a      	ldr	r2, [r3, #24]
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f042 0208 	orr.w	r2, r2, #8
 8001d82:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	699a      	ldr	r2, [r3, #24]
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f022 0204 	bic.w	r2, r2, #4
 8001d92:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	6999      	ldr	r1, [r3, #24]
 8001d9a:	68bb      	ldr	r3, [r7, #8]
 8001d9c:	691a      	ldr	r2, [r3, #16]
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	430a      	orrs	r2, r1
 8001da4:	619a      	str	r2, [r3, #24]
      break;
 8001da6:	e064      	b.n	8001e72 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	68b9      	ldr	r1, [r7, #8]
 8001dae:	4618      	mov	r0, r3
 8001db0:	f000 f954 	bl	800205c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	699a      	ldr	r2, [r3, #24]
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001dc2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	699a      	ldr	r2, [r3, #24]
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001dd2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	6999      	ldr	r1, [r3, #24]
 8001dda:	68bb      	ldr	r3, [r7, #8]
 8001ddc:	691b      	ldr	r3, [r3, #16]
 8001dde:	021a      	lsls	r2, r3, #8
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	430a      	orrs	r2, r1
 8001de6:	619a      	str	r2, [r3, #24]
      break;
 8001de8:	e043      	b.n	8001e72 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	68b9      	ldr	r1, [r7, #8]
 8001df0:	4618      	mov	r0, r3
 8001df2:	f000 f99d 	bl	8002130 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	69da      	ldr	r2, [r3, #28]
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f042 0208 	orr.w	r2, r2, #8
 8001e04:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	69da      	ldr	r2, [r3, #28]
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f022 0204 	bic.w	r2, r2, #4
 8001e14:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	69d9      	ldr	r1, [r3, #28]
 8001e1c:	68bb      	ldr	r3, [r7, #8]
 8001e1e:	691a      	ldr	r2, [r3, #16]
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	430a      	orrs	r2, r1
 8001e26:	61da      	str	r2, [r3, #28]
      break;
 8001e28:	e023      	b.n	8001e72 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	68b9      	ldr	r1, [r7, #8]
 8001e30:	4618      	mov	r0, r3
 8001e32:	f000 f9e7 	bl	8002204 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	69da      	ldr	r2, [r3, #28]
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001e44:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	69da      	ldr	r2, [r3, #28]
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001e54:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	69d9      	ldr	r1, [r3, #28]
 8001e5c:	68bb      	ldr	r3, [r7, #8]
 8001e5e:	691b      	ldr	r3, [r3, #16]
 8001e60:	021a      	lsls	r2, r3, #8
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	430a      	orrs	r2, r1
 8001e68:	61da      	str	r2, [r3, #28]
      break;
 8001e6a:	e002      	b.n	8001e72 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	75fb      	strb	r3, [r7, #23]
      break;
 8001e70:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	2200      	movs	r2, #0
 8001e76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8001e7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	3718      	adds	r7, #24
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}

08001e84 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b083      	sub	sp, #12
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001e8c:	bf00      	nop
 8001e8e:	370c      	adds	r7, #12
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bc80      	pop	{r7}
 8001e94:	4770      	bx	lr

08001e96 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001e96:	b480      	push	{r7}
 8001e98:	b083      	sub	sp, #12
 8001e9a:	af00      	add	r7, sp, #0
 8001e9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001e9e:	bf00      	nop
 8001ea0:	370c      	adds	r7, #12
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bc80      	pop	{r7}
 8001ea6:	4770      	bx	lr

08001ea8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b083      	sub	sp, #12
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001eb0:	bf00      	nop
 8001eb2:	370c      	adds	r7, #12
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bc80      	pop	{r7}
 8001eb8:	4770      	bx	lr

08001eba <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001eba:	b480      	push	{r7}
 8001ebc:	b083      	sub	sp, #12
 8001ebe:	af00      	add	r7, sp, #0
 8001ec0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001ec2:	bf00      	nop
 8001ec4:	370c      	adds	r7, #12
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bc80      	pop	{r7}
 8001eca:	4770      	bx	lr

08001ecc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	b085      	sub	sp, #20
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
 8001ed4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	4a29      	ldr	r2, [pc, #164]	@ (8001f84 <TIM_Base_SetConfig+0xb8>)
 8001ee0:	4293      	cmp	r3, r2
 8001ee2:	d00b      	beq.n	8001efc <TIM_Base_SetConfig+0x30>
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001eea:	d007      	beq.n	8001efc <TIM_Base_SetConfig+0x30>
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	4a26      	ldr	r2, [pc, #152]	@ (8001f88 <TIM_Base_SetConfig+0xbc>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d003      	beq.n	8001efc <TIM_Base_SetConfig+0x30>
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	4a25      	ldr	r2, [pc, #148]	@ (8001f8c <TIM_Base_SetConfig+0xc0>)
 8001ef8:	4293      	cmp	r3, r2
 8001efa:	d108      	bne.n	8001f0e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001f02:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	685b      	ldr	r3, [r3, #4]
 8001f08:	68fa      	ldr	r2, [r7, #12]
 8001f0a:	4313      	orrs	r3, r2
 8001f0c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	4a1c      	ldr	r2, [pc, #112]	@ (8001f84 <TIM_Base_SetConfig+0xb8>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d00b      	beq.n	8001f2e <TIM_Base_SetConfig+0x62>
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f1c:	d007      	beq.n	8001f2e <TIM_Base_SetConfig+0x62>
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	4a19      	ldr	r2, [pc, #100]	@ (8001f88 <TIM_Base_SetConfig+0xbc>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d003      	beq.n	8001f2e <TIM_Base_SetConfig+0x62>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	4a18      	ldr	r2, [pc, #96]	@ (8001f8c <TIM_Base_SetConfig+0xc0>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d108      	bne.n	8001f40 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001f34:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	68db      	ldr	r3, [r3, #12]
 8001f3a:	68fa      	ldr	r2, [r7, #12]
 8001f3c:	4313      	orrs	r3, r2
 8001f3e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	695b      	ldr	r3, [r3, #20]
 8001f4a:	4313      	orrs	r3, r2
 8001f4c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	68fa      	ldr	r2, [r7, #12]
 8001f52:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	689a      	ldr	r2, [r3, #8]
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	681a      	ldr	r2, [r3, #0]
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	4a07      	ldr	r2, [pc, #28]	@ (8001f84 <TIM_Base_SetConfig+0xb8>)
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d103      	bne.n	8001f74 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	691a      	ldr	r2, [r3, #16]
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2201      	movs	r2, #1
 8001f78:	615a      	str	r2, [r3, #20]
}
 8001f7a:	bf00      	nop
 8001f7c:	3714      	adds	r7, #20
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bc80      	pop	{r7}
 8001f82:	4770      	bx	lr
 8001f84:	40012c00 	.word	0x40012c00
 8001f88:	40000400 	.word	0x40000400
 8001f8c:	40000800 	.word	0x40000800

08001f90 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b087      	sub	sp, #28
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
 8001f98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6a1b      	ldr	r3, [r3, #32]
 8001f9e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6a1b      	ldr	r3, [r3, #32]
 8001fa4:	f023 0201 	bic.w	r2, r3, #1
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	699b      	ldr	r3, [r3, #24]
 8001fb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001fbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	f023 0303 	bic.w	r3, r3, #3
 8001fc6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	68fa      	ldr	r2, [r7, #12]
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8001fd2:	697b      	ldr	r3, [r7, #20]
 8001fd4:	f023 0302 	bic.w	r3, r3, #2
 8001fd8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	689b      	ldr	r3, [r3, #8]
 8001fde:	697a      	ldr	r2, [r7, #20]
 8001fe0:	4313      	orrs	r3, r2
 8001fe2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	4a1c      	ldr	r2, [pc, #112]	@ (8002058 <TIM_OC1_SetConfig+0xc8>)
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d10c      	bne.n	8002006 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	f023 0308 	bic.w	r3, r3, #8
 8001ff2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	68db      	ldr	r3, [r3, #12]
 8001ff8:	697a      	ldr	r2, [r7, #20]
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8001ffe:	697b      	ldr	r3, [r7, #20]
 8002000:	f023 0304 	bic.w	r3, r3, #4
 8002004:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	4a13      	ldr	r2, [pc, #76]	@ (8002058 <TIM_OC1_SetConfig+0xc8>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d111      	bne.n	8002032 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800200e:	693b      	ldr	r3, [r7, #16]
 8002010:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002014:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002016:	693b      	ldr	r3, [r7, #16]
 8002018:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800201c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	695b      	ldr	r3, [r3, #20]
 8002022:	693a      	ldr	r2, [r7, #16]
 8002024:	4313      	orrs	r3, r2
 8002026:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	699b      	ldr	r3, [r3, #24]
 800202c:	693a      	ldr	r2, [r7, #16]
 800202e:	4313      	orrs	r3, r2
 8002030:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	693a      	ldr	r2, [r7, #16]
 8002036:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	68fa      	ldr	r2, [r7, #12]
 800203c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	685a      	ldr	r2, [r3, #4]
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	697a      	ldr	r2, [r7, #20]
 800204a:	621a      	str	r2, [r3, #32]
}
 800204c:	bf00      	nop
 800204e:	371c      	adds	r7, #28
 8002050:	46bd      	mov	sp, r7
 8002052:	bc80      	pop	{r7}
 8002054:	4770      	bx	lr
 8002056:	bf00      	nop
 8002058:	40012c00 	.word	0x40012c00

0800205c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800205c:	b480      	push	{r7}
 800205e:	b087      	sub	sp, #28
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
 8002064:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6a1b      	ldr	r3, [r3, #32]
 800206a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6a1b      	ldr	r3, [r3, #32]
 8002070:	f023 0210 	bic.w	r2, r3, #16
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	699b      	ldr	r3, [r3, #24]
 8002082:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800208a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002092:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	021b      	lsls	r3, r3, #8
 800209a:	68fa      	ldr	r2, [r7, #12]
 800209c:	4313      	orrs	r3, r2
 800209e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80020a0:	697b      	ldr	r3, [r7, #20]
 80020a2:	f023 0320 	bic.w	r3, r3, #32
 80020a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	689b      	ldr	r3, [r3, #8]
 80020ac:	011b      	lsls	r3, r3, #4
 80020ae:	697a      	ldr	r2, [r7, #20]
 80020b0:	4313      	orrs	r3, r2
 80020b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	4a1d      	ldr	r2, [pc, #116]	@ (800212c <TIM_OC2_SetConfig+0xd0>)
 80020b8:	4293      	cmp	r3, r2
 80020ba:	d10d      	bne.n	80020d8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80020bc:	697b      	ldr	r3, [r7, #20]
 80020be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80020c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	68db      	ldr	r3, [r3, #12]
 80020c8:	011b      	lsls	r3, r3, #4
 80020ca:	697a      	ldr	r2, [r7, #20]
 80020cc:	4313      	orrs	r3, r2
 80020ce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80020d0:	697b      	ldr	r3, [r7, #20]
 80020d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80020d6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	4a14      	ldr	r2, [pc, #80]	@ (800212c <TIM_OC2_SetConfig+0xd0>)
 80020dc:	4293      	cmp	r3, r2
 80020de:	d113      	bne.n	8002108 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80020e0:	693b      	ldr	r3, [r7, #16]
 80020e2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80020e6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80020e8:	693b      	ldr	r3, [r7, #16]
 80020ea:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80020ee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	695b      	ldr	r3, [r3, #20]
 80020f4:	009b      	lsls	r3, r3, #2
 80020f6:	693a      	ldr	r2, [r7, #16]
 80020f8:	4313      	orrs	r3, r2
 80020fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	699b      	ldr	r3, [r3, #24]
 8002100:	009b      	lsls	r3, r3, #2
 8002102:	693a      	ldr	r2, [r7, #16]
 8002104:	4313      	orrs	r3, r2
 8002106:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	693a      	ldr	r2, [r7, #16]
 800210c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	68fa      	ldr	r2, [r7, #12]
 8002112:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	685a      	ldr	r2, [r3, #4]
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	697a      	ldr	r2, [r7, #20]
 8002120:	621a      	str	r2, [r3, #32]
}
 8002122:	bf00      	nop
 8002124:	371c      	adds	r7, #28
 8002126:	46bd      	mov	sp, r7
 8002128:	bc80      	pop	{r7}
 800212a:	4770      	bx	lr
 800212c:	40012c00 	.word	0x40012c00

08002130 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002130:	b480      	push	{r7}
 8002132:	b087      	sub	sp, #28
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
 8002138:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6a1b      	ldr	r3, [r3, #32]
 800213e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6a1b      	ldr	r3, [r3, #32]
 8002144:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	69db      	ldr	r3, [r3, #28]
 8002156:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800215e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	f023 0303 	bic.w	r3, r3, #3
 8002166:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	68fa      	ldr	r2, [r7, #12]
 800216e:	4313      	orrs	r3, r2
 8002170:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002172:	697b      	ldr	r3, [r7, #20]
 8002174:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002178:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	689b      	ldr	r3, [r3, #8]
 800217e:	021b      	lsls	r3, r3, #8
 8002180:	697a      	ldr	r2, [r7, #20]
 8002182:	4313      	orrs	r3, r2
 8002184:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	4a1d      	ldr	r2, [pc, #116]	@ (8002200 <TIM_OC3_SetConfig+0xd0>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d10d      	bne.n	80021aa <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800218e:	697b      	ldr	r3, [r7, #20]
 8002190:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002194:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	68db      	ldr	r3, [r3, #12]
 800219a:	021b      	lsls	r3, r3, #8
 800219c:	697a      	ldr	r2, [r7, #20]
 800219e:	4313      	orrs	r3, r2
 80021a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80021a2:	697b      	ldr	r3, [r7, #20]
 80021a4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80021a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	4a14      	ldr	r2, [pc, #80]	@ (8002200 <TIM_OC3_SetConfig+0xd0>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d113      	bne.n	80021da <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80021b2:	693b      	ldr	r3, [r7, #16]
 80021b4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80021b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80021ba:	693b      	ldr	r3, [r7, #16]
 80021bc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80021c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	695b      	ldr	r3, [r3, #20]
 80021c6:	011b      	lsls	r3, r3, #4
 80021c8:	693a      	ldr	r2, [r7, #16]
 80021ca:	4313      	orrs	r3, r2
 80021cc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	699b      	ldr	r3, [r3, #24]
 80021d2:	011b      	lsls	r3, r3, #4
 80021d4:	693a      	ldr	r2, [r7, #16]
 80021d6:	4313      	orrs	r3, r2
 80021d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	693a      	ldr	r2, [r7, #16]
 80021de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	68fa      	ldr	r2, [r7, #12]
 80021e4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	685a      	ldr	r2, [r3, #4]
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	697a      	ldr	r2, [r7, #20]
 80021f2:	621a      	str	r2, [r3, #32]
}
 80021f4:	bf00      	nop
 80021f6:	371c      	adds	r7, #28
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bc80      	pop	{r7}
 80021fc:	4770      	bx	lr
 80021fe:	bf00      	nop
 8002200:	40012c00 	.word	0x40012c00

08002204 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002204:	b480      	push	{r7}
 8002206:	b087      	sub	sp, #28
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
 800220c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6a1b      	ldr	r3, [r3, #32]
 8002212:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6a1b      	ldr	r3, [r3, #32]
 8002218:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	69db      	ldr	r3, [r3, #28]
 800222a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002232:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800223a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	021b      	lsls	r3, r3, #8
 8002242:	68fa      	ldr	r2, [r7, #12]
 8002244:	4313      	orrs	r3, r2
 8002246:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002248:	693b      	ldr	r3, [r7, #16]
 800224a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800224e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	689b      	ldr	r3, [r3, #8]
 8002254:	031b      	lsls	r3, r3, #12
 8002256:	693a      	ldr	r2, [r7, #16]
 8002258:	4313      	orrs	r3, r2
 800225a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	4a0f      	ldr	r2, [pc, #60]	@ (800229c <TIM_OC4_SetConfig+0x98>)
 8002260:	4293      	cmp	r3, r2
 8002262:	d109      	bne.n	8002278 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002264:	697b      	ldr	r3, [r7, #20]
 8002266:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800226a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	695b      	ldr	r3, [r3, #20]
 8002270:	019b      	lsls	r3, r3, #6
 8002272:	697a      	ldr	r2, [r7, #20]
 8002274:	4313      	orrs	r3, r2
 8002276:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	697a      	ldr	r2, [r7, #20]
 800227c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	68fa      	ldr	r2, [r7, #12]
 8002282:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	685a      	ldr	r2, [r3, #4]
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	693a      	ldr	r2, [r7, #16]
 8002290:	621a      	str	r2, [r3, #32]
}
 8002292:	bf00      	nop
 8002294:	371c      	adds	r7, #28
 8002296:	46bd      	mov	sp, r7
 8002298:	bc80      	pop	{r7}
 800229a:	4770      	bx	lr
 800229c:	40012c00 	.word	0x40012c00

080022a0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b087      	sub	sp, #28
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	60f8      	str	r0, [r7, #12]
 80022a8:	60b9      	str	r1, [r7, #8]
 80022aa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80022ac:	68bb      	ldr	r3, [r7, #8]
 80022ae:	f003 031f 	and.w	r3, r3, #31
 80022b2:	2201      	movs	r2, #1
 80022b4:	fa02 f303 	lsl.w	r3, r2, r3
 80022b8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	6a1a      	ldr	r2, [r3, #32]
 80022be:	697b      	ldr	r3, [r7, #20]
 80022c0:	43db      	mvns	r3, r3
 80022c2:	401a      	ands	r2, r3
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	6a1a      	ldr	r2, [r3, #32]
 80022cc:	68bb      	ldr	r3, [r7, #8]
 80022ce:	f003 031f 	and.w	r3, r3, #31
 80022d2:	6879      	ldr	r1, [r7, #4]
 80022d4:	fa01 f303 	lsl.w	r3, r1, r3
 80022d8:	431a      	orrs	r2, r3
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	621a      	str	r2, [r3, #32]
}
 80022de:	bf00      	nop
 80022e0:	371c      	adds	r7, #28
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bc80      	pop	{r7}
 80022e6:	4770      	bx	lr

080022e8 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b084      	sub	sp, #16
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
 80022f0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d109      	bne.n	800230c <HAL_TIMEx_PWMN_Start+0x24>
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80022fe:	b2db      	uxtb	r3, r3
 8002300:	2b01      	cmp	r3, #1
 8002302:	bf14      	ite	ne
 8002304:	2301      	movne	r3, #1
 8002306:	2300      	moveq	r3, #0
 8002308:	b2db      	uxtb	r3, r3
 800230a:	e022      	b.n	8002352 <HAL_TIMEx_PWMN_Start+0x6a>
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	2b04      	cmp	r3, #4
 8002310:	d109      	bne.n	8002326 <HAL_TIMEx_PWMN_Start+0x3e>
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8002318:	b2db      	uxtb	r3, r3
 800231a:	2b01      	cmp	r3, #1
 800231c:	bf14      	ite	ne
 800231e:	2301      	movne	r3, #1
 8002320:	2300      	moveq	r3, #0
 8002322:	b2db      	uxtb	r3, r3
 8002324:	e015      	b.n	8002352 <HAL_TIMEx_PWMN_Start+0x6a>
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	2b08      	cmp	r3, #8
 800232a:	d109      	bne.n	8002340 <HAL_TIMEx_PWMN_Start+0x58>
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002332:	b2db      	uxtb	r3, r3
 8002334:	2b01      	cmp	r3, #1
 8002336:	bf14      	ite	ne
 8002338:	2301      	movne	r3, #1
 800233a:	2300      	moveq	r3, #0
 800233c:	b2db      	uxtb	r3, r3
 800233e:	e008      	b.n	8002352 <HAL_TIMEx_PWMN_Start+0x6a>
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002346:	b2db      	uxtb	r3, r3
 8002348:	2b01      	cmp	r3, #1
 800234a:	bf14      	ite	ne
 800234c:	2301      	movne	r3, #1
 800234e:	2300      	moveq	r3, #0
 8002350:	b2db      	uxtb	r3, r3
 8002352:	2b00      	cmp	r3, #0
 8002354:	d001      	beq.n	800235a <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8002356:	2301      	movs	r3, #1
 8002358:	e059      	b.n	800240e <HAL_TIMEx_PWMN_Start+0x126>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	2b00      	cmp	r3, #0
 800235e:	d104      	bne.n	800236a <HAL_TIMEx_PWMN_Start+0x82>
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2202      	movs	r2, #2
 8002364:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002368:	e013      	b.n	8002392 <HAL_TIMEx_PWMN_Start+0xaa>
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	2b04      	cmp	r3, #4
 800236e:	d104      	bne.n	800237a <HAL_TIMEx_PWMN_Start+0x92>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2202      	movs	r2, #2
 8002374:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002378:	e00b      	b.n	8002392 <HAL_TIMEx_PWMN_Start+0xaa>
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	2b08      	cmp	r3, #8
 800237e:	d104      	bne.n	800238a <HAL_TIMEx_PWMN_Start+0xa2>
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2202      	movs	r2, #2
 8002384:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002388:	e003      	b.n	8002392 <HAL_TIMEx_PWMN_Start+0xaa>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2202      	movs	r2, #2
 800238e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	2204      	movs	r2, #4
 8002398:	6839      	ldr	r1, [r7, #0]
 800239a:	4618      	mov	r0, r3
 800239c:	f000 f8b2 	bl	8002504 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80023ae:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4a18      	ldr	r2, [pc, #96]	@ (8002418 <HAL_TIMEx_PWMN_Start+0x130>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d00e      	beq.n	80023d8 <HAL_TIMEx_PWMN_Start+0xf0>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023c2:	d009      	beq.n	80023d8 <HAL_TIMEx_PWMN_Start+0xf0>
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4a14      	ldr	r2, [pc, #80]	@ (800241c <HAL_TIMEx_PWMN_Start+0x134>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d004      	beq.n	80023d8 <HAL_TIMEx_PWMN_Start+0xf0>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4a13      	ldr	r2, [pc, #76]	@ (8002420 <HAL_TIMEx_PWMN_Start+0x138>)
 80023d4:	4293      	cmp	r3, r2
 80023d6:	d111      	bne.n	80023fc <HAL_TIMEx_PWMN_Start+0x114>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	689b      	ldr	r3, [r3, #8]
 80023de:	f003 0307 	and.w	r3, r3, #7
 80023e2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	2b06      	cmp	r3, #6
 80023e8:	d010      	beq.n	800240c <HAL_TIMEx_PWMN_Start+0x124>
    {
      __HAL_TIM_ENABLE(htim);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	681a      	ldr	r2, [r3, #0]
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f042 0201 	orr.w	r2, r2, #1
 80023f8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023fa:	e007      	b.n	800240c <HAL_TIMEx_PWMN_Start+0x124>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	681a      	ldr	r2, [r3, #0]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f042 0201 	orr.w	r2, r2, #1
 800240a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800240c:	2300      	movs	r3, #0
}
 800240e:	4618      	mov	r0, r3
 8002410:	3710      	adds	r7, #16
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop
 8002418:	40012c00 	.word	0x40012c00
 800241c:	40000400 	.word	0x40000400
 8002420:	40000800 	.word	0x40000800

08002424 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002424:	b480      	push	{r7}
 8002426:	b085      	sub	sp, #20
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
 800242c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002434:	2b01      	cmp	r3, #1
 8002436:	d101      	bne.n	800243c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002438:	2302      	movs	r3, #2
 800243a:	e046      	b.n	80024ca <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2201      	movs	r2, #1
 8002440:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2202      	movs	r2, #2
 8002448:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	685b      	ldr	r3, [r3, #4]
 8002452:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	689b      	ldr	r3, [r3, #8]
 800245a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002462:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	68fa      	ldr	r2, [r7, #12]
 800246a:	4313      	orrs	r3, r2
 800246c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	68fa      	ldr	r2, [r7, #12]
 8002474:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	4a16      	ldr	r2, [pc, #88]	@ (80024d4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800247c:	4293      	cmp	r3, r2
 800247e:	d00e      	beq.n	800249e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002488:	d009      	beq.n	800249e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4a12      	ldr	r2, [pc, #72]	@ (80024d8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002490:	4293      	cmp	r3, r2
 8002492:	d004      	beq.n	800249e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4a10      	ldr	r2, [pc, #64]	@ (80024dc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d10c      	bne.n	80024b8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800249e:	68bb      	ldr	r3, [r7, #8]
 80024a0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80024a4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	68ba      	ldr	r2, [r7, #8]
 80024ac:	4313      	orrs	r3, r2
 80024ae:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	68ba      	ldr	r2, [r7, #8]
 80024b6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2201      	movs	r2, #1
 80024bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2200      	movs	r2, #0
 80024c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80024c8:	2300      	movs	r3, #0
}
 80024ca:	4618      	mov	r0, r3
 80024cc:	3714      	adds	r7, #20
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bc80      	pop	{r7}
 80024d2:	4770      	bx	lr
 80024d4:	40012c00 	.word	0x40012c00
 80024d8:	40000400 	.word	0x40000400
 80024dc:	40000800 	.word	0x40000800

080024e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80024e0:	b480      	push	{r7}
 80024e2:	b083      	sub	sp, #12
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80024e8:	bf00      	nop
 80024ea:	370c      	adds	r7, #12
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bc80      	pop	{r7}
 80024f0:	4770      	bx	lr

080024f2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80024f2:	b480      	push	{r7}
 80024f4:	b083      	sub	sp, #12
 80024f6:	af00      	add	r7, sp, #0
 80024f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80024fa:	bf00      	nop
 80024fc:	370c      	adds	r7, #12
 80024fe:	46bd      	mov	sp, r7
 8002500:	bc80      	pop	{r7}
 8002502:	4770      	bx	lr

08002504 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8002504:	b480      	push	{r7}
 8002506:	b087      	sub	sp, #28
 8002508:	af00      	add	r7, sp, #0
 800250a:	60f8      	str	r0, [r7, #12]
 800250c:	60b9      	str	r1, [r7, #8]
 800250e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	f003 031f 	and.w	r3, r3, #31
 8002516:	2204      	movs	r2, #4
 8002518:	fa02 f303 	lsl.w	r3, r2, r3
 800251c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	6a1a      	ldr	r2, [r3, #32]
 8002522:	697b      	ldr	r3, [r7, #20]
 8002524:	43db      	mvns	r3, r3
 8002526:	401a      	ands	r2, r3
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	6a1a      	ldr	r2, [r3, #32]
 8002530:	68bb      	ldr	r3, [r7, #8]
 8002532:	f003 031f 	and.w	r3, r3, #31
 8002536:	6879      	ldr	r1, [r7, #4]
 8002538:	fa01 f303 	lsl.w	r3, r1, r3
 800253c:	431a      	orrs	r2, r3
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	621a      	str	r2, [r3, #32]
}
 8002542:	bf00      	nop
 8002544:	371c      	adds	r7, #28
 8002546:	46bd      	mov	sp, r7
 8002548:	bc80      	pop	{r7}
 800254a:	4770      	bx	lr

0800254c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b082      	sub	sp, #8
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d101      	bne.n	800255e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800255a:	2301      	movs	r3, #1
 800255c:	e042      	b.n	80025e4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002564:	b2db      	uxtb	r3, r3
 8002566:	2b00      	cmp	r3, #0
 8002568:	d106      	bne.n	8002578 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	2200      	movs	r2, #0
 800256e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002572:	6878      	ldr	r0, [r7, #4]
 8002574:	f7fe f950 	bl	8000818 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2224      	movs	r2, #36	@ 0x24
 800257c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	68da      	ldr	r2, [r3, #12]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800258e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002590:	6878      	ldr	r0, [r7, #4]
 8002592:	f000 f91d 	bl	80027d0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	691a      	ldr	r2, [r3, #16]
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80025a4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	695a      	ldr	r2, [r3, #20]
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80025b4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	68da      	ldr	r2, [r3, #12]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80025c4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2200      	movs	r2, #0
 80025ca:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2220      	movs	r2, #32
 80025d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2220      	movs	r2, #32
 80025d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2200      	movs	r2, #0
 80025e0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80025e2:	2300      	movs	r3, #0
}
 80025e4:	4618      	mov	r0, r3
 80025e6:	3708      	adds	r7, #8
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd80      	pop	{r7, pc}

080025ec <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b08a      	sub	sp, #40	@ 0x28
 80025f0:	af02      	add	r7, sp, #8
 80025f2:	60f8      	str	r0, [r7, #12]
 80025f4:	60b9      	str	r1, [r7, #8]
 80025f6:	603b      	str	r3, [r7, #0]
 80025f8:	4613      	mov	r3, r2
 80025fa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80025fc:	2300      	movs	r3, #0
 80025fe:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002606:	b2db      	uxtb	r3, r3
 8002608:	2b20      	cmp	r3, #32
 800260a:	d16d      	bne.n	80026e8 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 800260c:	68bb      	ldr	r3, [r7, #8]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d002      	beq.n	8002618 <HAL_UART_Transmit+0x2c>
 8002612:	88fb      	ldrh	r3, [r7, #6]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d101      	bne.n	800261c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002618:	2301      	movs	r3, #1
 800261a:	e066      	b.n	80026ea <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	2200      	movs	r2, #0
 8002620:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	2221      	movs	r2, #33	@ 0x21
 8002626:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800262a:	f7fe fa37 	bl	8000a9c <HAL_GetTick>
 800262e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	88fa      	ldrh	r2, [r7, #6]
 8002634:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	88fa      	ldrh	r2, [r7, #6]
 800263a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	689b      	ldr	r3, [r3, #8]
 8002640:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002644:	d108      	bne.n	8002658 <HAL_UART_Transmit+0x6c>
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	691b      	ldr	r3, [r3, #16]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d104      	bne.n	8002658 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800264e:	2300      	movs	r3, #0
 8002650:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002652:	68bb      	ldr	r3, [r7, #8]
 8002654:	61bb      	str	r3, [r7, #24]
 8002656:	e003      	b.n	8002660 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002658:	68bb      	ldr	r3, [r7, #8]
 800265a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800265c:	2300      	movs	r3, #0
 800265e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002660:	e02a      	b.n	80026b8 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	9300      	str	r3, [sp, #0]
 8002666:	697b      	ldr	r3, [r7, #20]
 8002668:	2200      	movs	r2, #0
 800266a:	2180      	movs	r1, #128	@ 0x80
 800266c:	68f8      	ldr	r0, [r7, #12]
 800266e:	f000 f840 	bl	80026f2 <UART_WaitOnFlagUntilTimeout>
 8002672:	4603      	mov	r3, r0
 8002674:	2b00      	cmp	r3, #0
 8002676:	d001      	beq.n	800267c <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8002678:	2303      	movs	r3, #3
 800267a:	e036      	b.n	80026ea <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 800267c:	69fb      	ldr	r3, [r7, #28]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d10b      	bne.n	800269a <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002682:	69bb      	ldr	r3, [r7, #24]
 8002684:	881b      	ldrh	r3, [r3, #0]
 8002686:	461a      	mov	r2, r3
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002690:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002692:	69bb      	ldr	r3, [r7, #24]
 8002694:	3302      	adds	r3, #2
 8002696:	61bb      	str	r3, [r7, #24]
 8002698:	e007      	b.n	80026aa <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800269a:	69fb      	ldr	r3, [r7, #28]
 800269c:	781a      	ldrb	r2, [r3, #0]
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80026a4:	69fb      	ldr	r3, [r7, #28]
 80026a6:	3301      	adds	r3, #1
 80026a8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80026ae:	b29b      	uxth	r3, r3
 80026b0:	3b01      	subs	r3, #1
 80026b2:	b29a      	uxth	r2, r3
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80026bc:	b29b      	uxth	r3, r3
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d1cf      	bne.n	8002662 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	9300      	str	r3, [sp, #0]
 80026c6:	697b      	ldr	r3, [r7, #20]
 80026c8:	2200      	movs	r2, #0
 80026ca:	2140      	movs	r1, #64	@ 0x40
 80026cc:	68f8      	ldr	r0, [r7, #12]
 80026ce:	f000 f810 	bl	80026f2 <UART_WaitOnFlagUntilTimeout>
 80026d2:	4603      	mov	r3, r0
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d001      	beq.n	80026dc <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80026d8:	2303      	movs	r3, #3
 80026da:	e006      	b.n	80026ea <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	2220      	movs	r2, #32
 80026e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80026e4:	2300      	movs	r3, #0
 80026e6:	e000      	b.n	80026ea <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80026e8:	2302      	movs	r3, #2
  }
}
 80026ea:	4618      	mov	r0, r3
 80026ec:	3720      	adds	r7, #32
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bd80      	pop	{r7, pc}

080026f2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80026f2:	b580      	push	{r7, lr}
 80026f4:	b090      	sub	sp, #64	@ 0x40
 80026f6:	af00      	add	r7, sp, #0
 80026f8:	60f8      	str	r0, [r7, #12]
 80026fa:	60b9      	str	r1, [r7, #8]
 80026fc:	603b      	str	r3, [r7, #0]
 80026fe:	4613      	mov	r3, r2
 8002700:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002702:	e050      	b.n	80027a6 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002704:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002706:	f1b3 3fff 	cmp.w	r3, #4294967295
 800270a:	d04c      	beq.n	80027a6 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800270c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800270e:	2b00      	cmp	r3, #0
 8002710:	d007      	beq.n	8002722 <UART_WaitOnFlagUntilTimeout+0x30>
 8002712:	f7fe f9c3 	bl	8000a9c <HAL_GetTick>
 8002716:	4602      	mov	r2, r0
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	1ad3      	subs	r3, r2, r3
 800271c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800271e:	429a      	cmp	r2, r3
 8002720:	d241      	bcs.n	80027a6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	330c      	adds	r3, #12
 8002728:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800272a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800272c:	e853 3f00 	ldrex	r3, [r3]
 8002730:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002732:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002734:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8002738:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	330c      	adds	r3, #12
 8002740:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002742:	637a      	str	r2, [r7, #52]	@ 0x34
 8002744:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002746:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002748:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800274a:	e841 2300 	strex	r3, r2, [r1]
 800274e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8002750:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002752:	2b00      	cmp	r3, #0
 8002754:	d1e5      	bne.n	8002722 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	3314      	adds	r3, #20
 800275c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	e853 3f00 	ldrex	r3, [r3]
 8002764:	613b      	str	r3, [r7, #16]
   return(result);
 8002766:	693b      	ldr	r3, [r7, #16]
 8002768:	f023 0301 	bic.w	r3, r3, #1
 800276c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	3314      	adds	r3, #20
 8002774:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002776:	623a      	str	r2, [r7, #32]
 8002778:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800277a:	69f9      	ldr	r1, [r7, #28]
 800277c:	6a3a      	ldr	r2, [r7, #32]
 800277e:	e841 2300 	strex	r3, r2, [r1]
 8002782:	61bb      	str	r3, [r7, #24]
   return(result);
 8002784:	69bb      	ldr	r3, [r7, #24]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d1e5      	bne.n	8002756 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	2220      	movs	r2, #32
 800278e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	2220      	movs	r2, #32
 8002796:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	2200      	movs	r2, #0
 800279e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 80027a2:	2303      	movs	r3, #3
 80027a4:	e00f      	b.n	80027c6 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	681a      	ldr	r2, [r3, #0]
 80027ac:	68bb      	ldr	r3, [r7, #8]
 80027ae:	4013      	ands	r3, r2
 80027b0:	68ba      	ldr	r2, [r7, #8]
 80027b2:	429a      	cmp	r2, r3
 80027b4:	bf0c      	ite	eq
 80027b6:	2301      	moveq	r3, #1
 80027b8:	2300      	movne	r3, #0
 80027ba:	b2db      	uxtb	r3, r3
 80027bc:	461a      	mov	r2, r3
 80027be:	79fb      	ldrb	r3, [r7, #7]
 80027c0:	429a      	cmp	r2, r3
 80027c2:	d09f      	beq.n	8002704 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80027c4:	2300      	movs	r3, #0
}
 80027c6:	4618      	mov	r0, r3
 80027c8:	3740      	adds	r7, #64	@ 0x40
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}
	...

080027d0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b084      	sub	sp, #16
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	691b      	ldr	r3, [r3, #16]
 80027de:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	68da      	ldr	r2, [r3, #12]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	430a      	orrs	r2, r1
 80027ec:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	689a      	ldr	r2, [r3, #8]
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	691b      	ldr	r3, [r3, #16]
 80027f6:	431a      	orrs	r2, r3
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	695b      	ldr	r3, [r3, #20]
 80027fc:	4313      	orrs	r3, r2
 80027fe:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	68db      	ldr	r3, [r3, #12]
 8002806:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800280a:	f023 030c 	bic.w	r3, r3, #12
 800280e:	687a      	ldr	r2, [r7, #4]
 8002810:	6812      	ldr	r2, [r2, #0]
 8002812:	68b9      	ldr	r1, [r7, #8]
 8002814:	430b      	orrs	r3, r1
 8002816:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	695b      	ldr	r3, [r3, #20]
 800281e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	699a      	ldr	r2, [r3, #24]
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	430a      	orrs	r2, r1
 800282c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4a2c      	ldr	r2, [pc, #176]	@ (80028e4 <UART_SetConfig+0x114>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d103      	bne.n	8002840 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002838:	f7fe ffe4 	bl	8001804 <HAL_RCC_GetPCLK2Freq>
 800283c:	60f8      	str	r0, [r7, #12]
 800283e:	e002      	b.n	8002846 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002840:	f7fe ffcc 	bl	80017dc <HAL_RCC_GetPCLK1Freq>
 8002844:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002846:	68fa      	ldr	r2, [r7, #12]
 8002848:	4613      	mov	r3, r2
 800284a:	009b      	lsls	r3, r3, #2
 800284c:	4413      	add	r3, r2
 800284e:	009a      	lsls	r2, r3, #2
 8002850:	441a      	add	r2, r3
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	009b      	lsls	r3, r3, #2
 8002858:	fbb2 f3f3 	udiv	r3, r2, r3
 800285c:	4a22      	ldr	r2, [pc, #136]	@ (80028e8 <UART_SetConfig+0x118>)
 800285e:	fba2 2303 	umull	r2, r3, r2, r3
 8002862:	095b      	lsrs	r3, r3, #5
 8002864:	0119      	lsls	r1, r3, #4
 8002866:	68fa      	ldr	r2, [r7, #12]
 8002868:	4613      	mov	r3, r2
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	4413      	add	r3, r2
 800286e:	009a      	lsls	r2, r3, #2
 8002870:	441a      	add	r2, r3
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	009b      	lsls	r3, r3, #2
 8002878:	fbb2 f2f3 	udiv	r2, r2, r3
 800287c:	4b1a      	ldr	r3, [pc, #104]	@ (80028e8 <UART_SetConfig+0x118>)
 800287e:	fba3 0302 	umull	r0, r3, r3, r2
 8002882:	095b      	lsrs	r3, r3, #5
 8002884:	2064      	movs	r0, #100	@ 0x64
 8002886:	fb00 f303 	mul.w	r3, r0, r3
 800288a:	1ad3      	subs	r3, r2, r3
 800288c:	011b      	lsls	r3, r3, #4
 800288e:	3332      	adds	r3, #50	@ 0x32
 8002890:	4a15      	ldr	r2, [pc, #84]	@ (80028e8 <UART_SetConfig+0x118>)
 8002892:	fba2 2303 	umull	r2, r3, r2, r3
 8002896:	095b      	lsrs	r3, r3, #5
 8002898:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800289c:	4419      	add	r1, r3
 800289e:	68fa      	ldr	r2, [r7, #12]
 80028a0:	4613      	mov	r3, r2
 80028a2:	009b      	lsls	r3, r3, #2
 80028a4:	4413      	add	r3, r2
 80028a6:	009a      	lsls	r2, r3, #2
 80028a8:	441a      	add	r2, r3
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	685b      	ldr	r3, [r3, #4]
 80028ae:	009b      	lsls	r3, r3, #2
 80028b0:	fbb2 f2f3 	udiv	r2, r2, r3
 80028b4:	4b0c      	ldr	r3, [pc, #48]	@ (80028e8 <UART_SetConfig+0x118>)
 80028b6:	fba3 0302 	umull	r0, r3, r3, r2
 80028ba:	095b      	lsrs	r3, r3, #5
 80028bc:	2064      	movs	r0, #100	@ 0x64
 80028be:	fb00 f303 	mul.w	r3, r0, r3
 80028c2:	1ad3      	subs	r3, r2, r3
 80028c4:	011b      	lsls	r3, r3, #4
 80028c6:	3332      	adds	r3, #50	@ 0x32
 80028c8:	4a07      	ldr	r2, [pc, #28]	@ (80028e8 <UART_SetConfig+0x118>)
 80028ca:	fba2 2303 	umull	r2, r3, r2, r3
 80028ce:	095b      	lsrs	r3, r3, #5
 80028d0:	f003 020f 	and.w	r2, r3, #15
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	440a      	add	r2, r1
 80028da:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80028dc:	bf00      	nop
 80028de:	3710      	adds	r7, #16
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bd80      	pop	{r7, pc}
 80028e4:	40013800 	.word	0x40013800
 80028e8:	51eb851f 	.word	0x51eb851f

080028ec <siprintf>:
 80028ec:	b40e      	push	{r1, r2, r3}
 80028ee:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80028f2:	b500      	push	{lr}
 80028f4:	b09c      	sub	sp, #112	@ 0x70
 80028f6:	ab1d      	add	r3, sp, #116	@ 0x74
 80028f8:	9002      	str	r0, [sp, #8]
 80028fa:	9006      	str	r0, [sp, #24]
 80028fc:	9107      	str	r1, [sp, #28]
 80028fe:	9104      	str	r1, [sp, #16]
 8002900:	4808      	ldr	r0, [pc, #32]	@ (8002924 <siprintf+0x38>)
 8002902:	4909      	ldr	r1, [pc, #36]	@ (8002928 <siprintf+0x3c>)
 8002904:	f853 2b04 	ldr.w	r2, [r3], #4
 8002908:	9105      	str	r1, [sp, #20]
 800290a:	6800      	ldr	r0, [r0, #0]
 800290c:	a902      	add	r1, sp, #8
 800290e:	9301      	str	r3, [sp, #4]
 8002910:	f000 f9a2 	bl	8002c58 <_svfiprintf_r>
 8002914:	2200      	movs	r2, #0
 8002916:	9b02      	ldr	r3, [sp, #8]
 8002918:	701a      	strb	r2, [r3, #0]
 800291a:	b01c      	add	sp, #112	@ 0x70
 800291c:	f85d eb04 	ldr.w	lr, [sp], #4
 8002920:	b003      	add	sp, #12
 8002922:	4770      	bx	lr
 8002924:	2000004c 	.word	0x2000004c
 8002928:	ffff0208 	.word	0xffff0208

0800292c <memset>:
 800292c:	4603      	mov	r3, r0
 800292e:	4402      	add	r2, r0
 8002930:	4293      	cmp	r3, r2
 8002932:	d100      	bne.n	8002936 <memset+0xa>
 8002934:	4770      	bx	lr
 8002936:	f803 1b01 	strb.w	r1, [r3], #1
 800293a:	e7f9      	b.n	8002930 <memset+0x4>

0800293c <strcat>:
 800293c:	4602      	mov	r2, r0
 800293e:	b510      	push	{r4, lr}
 8002940:	7814      	ldrb	r4, [r2, #0]
 8002942:	4613      	mov	r3, r2
 8002944:	3201      	adds	r2, #1
 8002946:	2c00      	cmp	r4, #0
 8002948:	d1fa      	bne.n	8002940 <strcat+0x4>
 800294a:	3b01      	subs	r3, #1
 800294c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002950:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002954:	2a00      	cmp	r2, #0
 8002956:	d1f9      	bne.n	800294c <strcat+0x10>
 8002958:	bd10      	pop	{r4, pc}
	...

0800295c <__errno>:
 800295c:	4b01      	ldr	r3, [pc, #4]	@ (8002964 <__errno+0x8>)
 800295e:	6818      	ldr	r0, [r3, #0]
 8002960:	4770      	bx	lr
 8002962:	bf00      	nop
 8002964:	2000004c 	.word	0x2000004c

08002968 <__libc_init_array>:
 8002968:	b570      	push	{r4, r5, r6, lr}
 800296a:	2600      	movs	r6, #0
 800296c:	4d0c      	ldr	r5, [pc, #48]	@ (80029a0 <__libc_init_array+0x38>)
 800296e:	4c0d      	ldr	r4, [pc, #52]	@ (80029a4 <__libc_init_array+0x3c>)
 8002970:	1b64      	subs	r4, r4, r5
 8002972:	10a4      	asrs	r4, r4, #2
 8002974:	42a6      	cmp	r6, r4
 8002976:	d109      	bne.n	800298c <__libc_init_array+0x24>
 8002978:	f000 fc78 	bl	800326c <_init>
 800297c:	2600      	movs	r6, #0
 800297e:	4d0a      	ldr	r5, [pc, #40]	@ (80029a8 <__libc_init_array+0x40>)
 8002980:	4c0a      	ldr	r4, [pc, #40]	@ (80029ac <__libc_init_array+0x44>)
 8002982:	1b64      	subs	r4, r4, r5
 8002984:	10a4      	asrs	r4, r4, #2
 8002986:	42a6      	cmp	r6, r4
 8002988:	d105      	bne.n	8002996 <__libc_init_array+0x2e>
 800298a:	bd70      	pop	{r4, r5, r6, pc}
 800298c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002990:	4798      	blx	r3
 8002992:	3601      	adds	r6, #1
 8002994:	e7ee      	b.n	8002974 <__libc_init_array+0xc>
 8002996:	f855 3b04 	ldr.w	r3, [r5], #4
 800299a:	4798      	blx	r3
 800299c:	3601      	adds	r6, #1
 800299e:	e7f2      	b.n	8002986 <__libc_init_array+0x1e>
 80029a0:	080032f4 	.word	0x080032f4
 80029a4:	080032f4 	.word	0x080032f4
 80029a8:	080032f4 	.word	0x080032f4
 80029ac:	080032f8 	.word	0x080032f8

080029b0 <__retarget_lock_acquire_recursive>:
 80029b0:	4770      	bx	lr

080029b2 <__retarget_lock_release_recursive>:
 80029b2:	4770      	bx	lr

080029b4 <_free_r>:
 80029b4:	b538      	push	{r3, r4, r5, lr}
 80029b6:	4605      	mov	r5, r0
 80029b8:	2900      	cmp	r1, #0
 80029ba:	d040      	beq.n	8002a3e <_free_r+0x8a>
 80029bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80029c0:	1f0c      	subs	r4, r1, #4
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	bfb8      	it	lt
 80029c6:	18e4      	addlt	r4, r4, r3
 80029c8:	f000 f8de 	bl	8002b88 <__malloc_lock>
 80029cc:	4a1c      	ldr	r2, [pc, #112]	@ (8002a40 <_free_r+0x8c>)
 80029ce:	6813      	ldr	r3, [r2, #0]
 80029d0:	b933      	cbnz	r3, 80029e0 <_free_r+0x2c>
 80029d2:	6063      	str	r3, [r4, #4]
 80029d4:	6014      	str	r4, [r2, #0]
 80029d6:	4628      	mov	r0, r5
 80029d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80029dc:	f000 b8da 	b.w	8002b94 <__malloc_unlock>
 80029e0:	42a3      	cmp	r3, r4
 80029e2:	d908      	bls.n	80029f6 <_free_r+0x42>
 80029e4:	6820      	ldr	r0, [r4, #0]
 80029e6:	1821      	adds	r1, r4, r0
 80029e8:	428b      	cmp	r3, r1
 80029ea:	bf01      	itttt	eq
 80029ec:	6819      	ldreq	r1, [r3, #0]
 80029ee:	685b      	ldreq	r3, [r3, #4]
 80029f0:	1809      	addeq	r1, r1, r0
 80029f2:	6021      	streq	r1, [r4, #0]
 80029f4:	e7ed      	b.n	80029d2 <_free_r+0x1e>
 80029f6:	461a      	mov	r2, r3
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	b10b      	cbz	r3, 8002a00 <_free_r+0x4c>
 80029fc:	42a3      	cmp	r3, r4
 80029fe:	d9fa      	bls.n	80029f6 <_free_r+0x42>
 8002a00:	6811      	ldr	r1, [r2, #0]
 8002a02:	1850      	adds	r0, r2, r1
 8002a04:	42a0      	cmp	r0, r4
 8002a06:	d10b      	bne.n	8002a20 <_free_r+0x6c>
 8002a08:	6820      	ldr	r0, [r4, #0]
 8002a0a:	4401      	add	r1, r0
 8002a0c:	1850      	adds	r0, r2, r1
 8002a0e:	4283      	cmp	r3, r0
 8002a10:	6011      	str	r1, [r2, #0]
 8002a12:	d1e0      	bne.n	80029d6 <_free_r+0x22>
 8002a14:	6818      	ldr	r0, [r3, #0]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	4408      	add	r0, r1
 8002a1a:	6010      	str	r0, [r2, #0]
 8002a1c:	6053      	str	r3, [r2, #4]
 8002a1e:	e7da      	b.n	80029d6 <_free_r+0x22>
 8002a20:	d902      	bls.n	8002a28 <_free_r+0x74>
 8002a22:	230c      	movs	r3, #12
 8002a24:	602b      	str	r3, [r5, #0]
 8002a26:	e7d6      	b.n	80029d6 <_free_r+0x22>
 8002a28:	6820      	ldr	r0, [r4, #0]
 8002a2a:	1821      	adds	r1, r4, r0
 8002a2c:	428b      	cmp	r3, r1
 8002a2e:	bf01      	itttt	eq
 8002a30:	6819      	ldreq	r1, [r3, #0]
 8002a32:	685b      	ldreq	r3, [r3, #4]
 8002a34:	1809      	addeq	r1, r1, r0
 8002a36:	6021      	streq	r1, [r4, #0]
 8002a38:	6063      	str	r3, [r4, #4]
 8002a3a:	6054      	str	r4, [r2, #4]
 8002a3c:	e7cb      	b.n	80029d6 <_free_r+0x22>
 8002a3e:	bd38      	pop	{r3, r4, r5, pc}
 8002a40:	20000330 	.word	0x20000330

08002a44 <sbrk_aligned>:
 8002a44:	b570      	push	{r4, r5, r6, lr}
 8002a46:	4e0f      	ldr	r6, [pc, #60]	@ (8002a84 <sbrk_aligned+0x40>)
 8002a48:	460c      	mov	r4, r1
 8002a4a:	6831      	ldr	r1, [r6, #0]
 8002a4c:	4605      	mov	r5, r0
 8002a4e:	b911      	cbnz	r1, 8002a56 <sbrk_aligned+0x12>
 8002a50:	f000 fbaa 	bl	80031a8 <_sbrk_r>
 8002a54:	6030      	str	r0, [r6, #0]
 8002a56:	4621      	mov	r1, r4
 8002a58:	4628      	mov	r0, r5
 8002a5a:	f000 fba5 	bl	80031a8 <_sbrk_r>
 8002a5e:	1c43      	adds	r3, r0, #1
 8002a60:	d103      	bne.n	8002a6a <sbrk_aligned+0x26>
 8002a62:	f04f 34ff 	mov.w	r4, #4294967295
 8002a66:	4620      	mov	r0, r4
 8002a68:	bd70      	pop	{r4, r5, r6, pc}
 8002a6a:	1cc4      	adds	r4, r0, #3
 8002a6c:	f024 0403 	bic.w	r4, r4, #3
 8002a70:	42a0      	cmp	r0, r4
 8002a72:	d0f8      	beq.n	8002a66 <sbrk_aligned+0x22>
 8002a74:	1a21      	subs	r1, r4, r0
 8002a76:	4628      	mov	r0, r5
 8002a78:	f000 fb96 	bl	80031a8 <_sbrk_r>
 8002a7c:	3001      	adds	r0, #1
 8002a7e:	d1f2      	bne.n	8002a66 <sbrk_aligned+0x22>
 8002a80:	e7ef      	b.n	8002a62 <sbrk_aligned+0x1e>
 8002a82:	bf00      	nop
 8002a84:	2000032c 	.word	0x2000032c

08002a88 <_malloc_r>:
 8002a88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002a8c:	1ccd      	adds	r5, r1, #3
 8002a8e:	f025 0503 	bic.w	r5, r5, #3
 8002a92:	3508      	adds	r5, #8
 8002a94:	2d0c      	cmp	r5, #12
 8002a96:	bf38      	it	cc
 8002a98:	250c      	movcc	r5, #12
 8002a9a:	2d00      	cmp	r5, #0
 8002a9c:	4606      	mov	r6, r0
 8002a9e:	db01      	blt.n	8002aa4 <_malloc_r+0x1c>
 8002aa0:	42a9      	cmp	r1, r5
 8002aa2:	d904      	bls.n	8002aae <_malloc_r+0x26>
 8002aa4:	230c      	movs	r3, #12
 8002aa6:	6033      	str	r3, [r6, #0]
 8002aa8:	2000      	movs	r0, #0
 8002aaa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002aae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002b84 <_malloc_r+0xfc>
 8002ab2:	f000 f869 	bl	8002b88 <__malloc_lock>
 8002ab6:	f8d8 3000 	ldr.w	r3, [r8]
 8002aba:	461c      	mov	r4, r3
 8002abc:	bb44      	cbnz	r4, 8002b10 <_malloc_r+0x88>
 8002abe:	4629      	mov	r1, r5
 8002ac0:	4630      	mov	r0, r6
 8002ac2:	f7ff ffbf 	bl	8002a44 <sbrk_aligned>
 8002ac6:	1c43      	adds	r3, r0, #1
 8002ac8:	4604      	mov	r4, r0
 8002aca:	d158      	bne.n	8002b7e <_malloc_r+0xf6>
 8002acc:	f8d8 4000 	ldr.w	r4, [r8]
 8002ad0:	4627      	mov	r7, r4
 8002ad2:	2f00      	cmp	r7, #0
 8002ad4:	d143      	bne.n	8002b5e <_malloc_r+0xd6>
 8002ad6:	2c00      	cmp	r4, #0
 8002ad8:	d04b      	beq.n	8002b72 <_malloc_r+0xea>
 8002ada:	6823      	ldr	r3, [r4, #0]
 8002adc:	4639      	mov	r1, r7
 8002ade:	4630      	mov	r0, r6
 8002ae0:	eb04 0903 	add.w	r9, r4, r3
 8002ae4:	f000 fb60 	bl	80031a8 <_sbrk_r>
 8002ae8:	4581      	cmp	r9, r0
 8002aea:	d142      	bne.n	8002b72 <_malloc_r+0xea>
 8002aec:	6821      	ldr	r1, [r4, #0]
 8002aee:	4630      	mov	r0, r6
 8002af0:	1a6d      	subs	r5, r5, r1
 8002af2:	4629      	mov	r1, r5
 8002af4:	f7ff ffa6 	bl	8002a44 <sbrk_aligned>
 8002af8:	3001      	adds	r0, #1
 8002afa:	d03a      	beq.n	8002b72 <_malloc_r+0xea>
 8002afc:	6823      	ldr	r3, [r4, #0]
 8002afe:	442b      	add	r3, r5
 8002b00:	6023      	str	r3, [r4, #0]
 8002b02:	f8d8 3000 	ldr.w	r3, [r8]
 8002b06:	685a      	ldr	r2, [r3, #4]
 8002b08:	bb62      	cbnz	r2, 8002b64 <_malloc_r+0xdc>
 8002b0a:	f8c8 7000 	str.w	r7, [r8]
 8002b0e:	e00f      	b.n	8002b30 <_malloc_r+0xa8>
 8002b10:	6822      	ldr	r2, [r4, #0]
 8002b12:	1b52      	subs	r2, r2, r5
 8002b14:	d420      	bmi.n	8002b58 <_malloc_r+0xd0>
 8002b16:	2a0b      	cmp	r2, #11
 8002b18:	d917      	bls.n	8002b4a <_malloc_r+0xc2>
 8002b1a:	1961      	adds	r1, r4, r5
 8002b1c:	42a3      	cmp	r3, r4
 8002b1e:	6025      	str	r5, [r4, #0]
 8002b20:	bf18      	it	ne
 8002b22:	6059      	strne	r1, [r3, #4]
 8002b24:	6863      	ldr	r3, [r4, #4]
 8002b26:	bf08      	it	eq
 8002b28:	f8c8 1000 	streq.w	r1, [r8]
 8002b2c:	5162      	str	r2, [r4, r5]
 8002b2e:	604b      	str	r3, [r1, #4]
 8002b30:	4630      	mov	r0, r6
 8002b32:	f000 f82f 	bl	8002b94 <__malloc_unlock>
 8002b36:	f104 000b 	add.w	r0, r4, #11
 8002b3a:	1d23      	adds	r3, r4, #4
 8002b3c:	f020 0007 	bic.w	r0, r0, #7
 8002b40:	1ac2      	subs	r2, r0, r3
 8002b42:	bf1c      	itt	ne
 8002b44:	1a1b      	subne	r3, r3, r0
 8002b46:	50a3      	strne	r3, [r4, r2]
 8002b48:	e7af      	b.n	8002aaa <_malloc_r+0x22>
 8002b4a:	6862      	ldr	r2, [r4, #4]
 8002b4c:	42a3      	cmp	r3, r4
 8002b4e:	bf0c      	ite	eq
 8002b50:	f8c8 2000 	streq.w	r2, [r8]
 8002b54:	605a      	strne	r2, [r3, #4]
 8002b56:	e7eb      	b.n	8002b30 <_malloc_r+0xa8>
 8002b58:	4623      	mov	r3, r4
 8002b5a:	6864      	ldr	r4, [r4, #4]
 8002b5c:	e7ae      	b.n	8002abc <_malloc_r+0x34>
 8002b5e:	463c      	mov	r4, r7
 8002b60:	687f      	ldr	r7, [r7, #4]
 8002b62:	e7b6      	b.n	8002ad2 <_malloc_r+0x4a>
 8002b64:	461a      	mov	r2, r3
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	42a3      	cmp	r3, r4
 8002b6a:	d1fb      	bne.n	8002b64 <_malloc_r+0xdc>
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	6053      	str	r3, [r2, #4]
 8002b70:	e7de      	b.n	8002b30 <_malloc_r+0xa8>
 8002b72:	230c      	movs	r3, #12
 8002b74:	4630      	mov	r0, r6
 8002b76:	6033      	str	r3, [r6, #0]
 8002b78:	f000 f80c 	bl	8002b94 <__malloc_unlock>
 8002b7c:	e794      	b.n	8002aa8 <_malloc_r+0x20>
 8002b7e:	6005      	str	r5, [r0, #0]
 8002b80:	e7d6      	b.n	8002b30 <_malloc_r+0xa8>
 8002b82:	bf00      	nop
 8002b84:	20000330 	.word	0x20000330

08002b88 <__malloc_lock>:
 8002b88:	4801      	ldr	r0, [pc, #4]	@ (8002b90 <__malloc_lock+0x8>)
 8002b8a:	f7ff bf11 	b.w	80029b0 <__retarget_lock_acquire_recursive>
 8002b8e:	bf00      	nop
 8002b90:	20000328 	.word	0x20000328

08002b94 <__malloc_unlock>:
 8002b94:	4801      	ldr	r0, [pc, #4]	@ (8002b9c <__malloc_unlock+0x8>)
 8002b96:	f7ff bf0c 	b.w	80029b2 <__retarget_lock_release_recursive>
 8002b9a:	bf00      	nop
 8002b9c:	20000328 	.word	0x20000328

08002ba0 <__ssputs_r>:
 8002ba0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002ba4:	461f      	mov	r7, r3
 8002ba6:	688e      	ldr	r6, [r1, #8]
 8002ba8:	4682      	mov	sl, r0
 8002baa:	42be      	cmp	r6, r7
 8002bac:	460c      	mov	r4, r1
 8002bae:	4690      	mov	r8, r2
 8002bb0:	680b      	ldr	r3, [r1, #0]
 8002bb2:	d82d      	bhi.n	8002c10 <__ssputs_r+0x70>
 8002bb4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002bb8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8002bbc:	d026      	beq.n	8002c0c <__ssputs_r+0x6c>
 8002bbe:	6965      	ldr	r5, [r4, #20]
 8002bc0:	6909      	ldr	r1, [r1, #16]
 8002bc2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002bc6:	eba3 0901 	sub.w	r9, r3, r1
 8002bca:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002bce:	1c7b      	adds	r3, r7, #1
 8002bd0:	444b      	add	r3, r9
 8002bd2:	106d      	asrs	r5, r5, #1
 8002bd4:	429d      	cmp	r5, r3
 8002bd6:	bf38      	it	cc
 8002bd8:	461d      	movcc	r5, r3
 8002bda:	0553      	lsls	r3, r2, #21
 8002bdc:	d527      	bpl.n	8002c2e <__ssputs_r+0x8e>
 8002bde:	4629      	mov	r1, r5
 8002be0:	f7ff ff52 	bl	8002a88 <_malloc_r>
 8002be4:	4606      	mov	r6, r0
 8002be6:	b360      	cbz	r0, 8002c42 <__ssputs_r+0xa2>
 8002be8:	464a      	mov	r2, r9
 8002bea:	6921      	ldr	r1, [r4, #16]
 8002bec:	f000 fafa 	bl	80031e4 <memcpy>
 8002bf0:	89a3      	ldrh	r3, [r4, #12]
 8002bf2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8002bf6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002bfa:	81a3      	strh	r3, [r4, #12]
 8002bfc:	6126      	str	r6, [r4, #16]
 8002bfe:	444e      	add	r6, r9
 8002c00:	6026      	str	r6, [r4, #0]
 8002c02:	463e      	mov	r6, r7
 8002c04:	6165      	str	r5, [r4, #20]
 8002c06:	eba5 0509 	sub.w	r5, r5, r9
 8002c0a:	60a5      	str	r5, [r4, #8]
 8002c0c:	42be      	cmp	r6, r7
 8002c0e:	d900      	bls.n	8002c12 <__ssputs_r+0x72>
 8002c10:	463e      	mov	r6, r7
 8002c12:	4632      	mov	r2, r6
 8002c14:	4641      	mov	r1, r8
 8002c16:	6820      	ldr	r0, [r4, #0]
 8002c18:	f000 faac 	bl	8003174 <memmove>
 8002c1c:	2000      	movs	r0, #0
 8002c1e:	68a3      	ldr	r3, [r4, #8]
 8002c20:	1b9b      	subs	r3, r3, r6
 8002c22:	60a3      	str	r3, [r4, #8]
 8002c24:	6823      	ldr	r3, [r4, #0]
 8002c26:	4433      	add	r3, r6
 8002c28:	6023      	str	r3, [r4, #0]
 8002c2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002c2e:	462a      	mov	r2, r5
 8002c30:	f000 fae6 	bl	8003200 <_realloc_r>
 8002c34:	4606      	mov	r6, r0
 8002c36:	2800      	cmp	r0, #0
 8002c38:	d1e0      	bne.n	8002bfc <__ssputs_r+0x5c>
 8002c3a:	4650      	mov	r0, sl
 8002c3c:	6921      	ldr	r1, [r4, #16]
 8002c3e:	f7ff feb9 	bl	80029b4 <_free_r>
 8002c42:	230c      	movs	r3, #12
 8002c44:	f8ca 3000 	str.w	r3, [sl]
 8002c48:	89a3      	ldrh	r3, [r4, #12]
 8002c4a:	f04f 30ff 	mov.w	r0, #4294967295
 8002c4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002c52:	81a3      	strh	r3, [r4, #12]
 8002c54:	e7e9      	b.n	8002c2a <__ssputs_r+0x8a>
	...

08002c58 <_svfiprintf_r>:
 8002c58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c5c:	4698      	mov	r8, r3
 8002c5e:	898b      	ldrh	r3, [r1, #12]
 8002c60:	4607      	mov	r7, r0
 8002c62:	061b      	lsls	r3, r3, #24
 8002c64:	460d      	mov	r5, r1
 8002c66:	4614      	mov	r4, r2
 8002c68:	b09d      	sub	sp, #116	@ 0x74
 8002c6a:	d510      	bpl.n	8002c8e <_svfiprintf_r+0x36>
 8002c6c:	690b      	ldr	r3, [r1, #16]
 8002c6e:	b973      	cbnz	r3, 8002c8e <_svfiprintf_r+0x36>
 8002c70:	2140      	movs	r1, #64	@ 0x40
 8002c72:	f7ff ff09 	bl	8002a88 <_malloc_r>
 8002c76:	6028      	str	r0, [r5, #0]
 8002c78:	6128      	str	r0, [r5, #16]
 8002c7a:	b930      	cbnz	r0, 8002c8a <_svfiprintf_r+0x32>
 8002c7c:	230c      	movs	r3, #12
 8002c7e:	603b      	str	r3, [r7, #0]
 8002c80:	f04f 30ff 	mov.w	r0, #4294967295
 8002c84:	b01d      	add	sp, #116	@ 0x74
 8002c86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002c8a:	2340      	movs	r3, #64	@ 0x40
 8002c8c:	616b      	str	r3, [r5, #20]
 8002c8e:	2300      	movs	r3, #0
 8002c90:	9309      	str	r3, [sp, #36]	@ 0x24
 8002c92:	2320      	movs	r3, #32
 8002c94:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002c98:	2330      	movs	r3, #48	@ 0x30
 8002c9a:	f04f 0901 	mov.w	r9, #1
 8002c9e:	f8cd 800c 	str.w	r8, [sp, #12]
 8002ca2:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8002e3c <_svfiprintf_r+0x1e4>
 8002ca6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002caa:	4623      	mov	r3, r4
 8002cac:	469a      	mov	sl, r3
 8002cae:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002cb2:	b10a      	cbz	r2, 8002cb8 <_svfiprintf_r+0x60>
 8002cb4:	2a25      	cmp	r2, #37	@ 0x25
 8002cb6:	d1f9      	bne.n	8002cac <_svfiprintf_r+0x54>
 8002cb8:	ebba 0b04 	subs.w	fp, sl, r4
 8002cbc:	d00b      	beq.n	8002cd6 <_svfiprintf_r+0x7e>
 8002cbe:	465b      	mov	r3, fp
 8002cc0:	4622      	mov	r2, r4
 8002cc2:	4629      	mov	r1, r5
 8002cc4:	4638      	mov	r0, r7
 8002cc6:	f7ff ff6b 	bl	8002ba0 <__ssputs_r>
 8002cca:	3001      	adds	r0, #1
 8002ccc:	f000 80a7 	beq.w	8002e1e <_svfiprintf_r+0x1c6>
 8002cd0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002cd2:	445a      	add	r2, fp
 8002cd4:	9209      	str	r2, [sp, #36]	@ 0x24
 8002cd6:	f89a 3000 	ldrb.w	r3, [sl]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	f000 809f 	beq.w	8002e1e <_svfiprintf_r+0x1c6>
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	f04f 32ff 	mov.w	r2, #4294967295
 8002ce6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002cea:	f10a 0a01 	add.w	sl, sl, #1
 8002cee:	9304      	str	r3, [sp, #16]
 8002cf0:	9307      	str	r3, [sp, #28]
 8002cf2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002cf6:	931a      	str	r3, [sp, #104]	@ 0x68
 8002cf8:	4654      	mov	r4, sl
 8002cfa:	2205      	movs	r2, #5
 8002cfc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002d00:	484e      	ldr	r0, [pc, #312]	@ (8002e3c <_svfiprintf_r+0x1e4>)
 8002d02:	f000 fa61 	bl	80031c8 <memchr>
 8002d06:	9a04      	ldr	r2, [sp, #16]
 8002d08:	b9d8      	cbnz	r0, 8002d42 <_svfiprintf_r+0xea>
 8002d0a:	06d0      	lsls	r0, r2, #27
 8002d0c:	bf44      	itt	mi
 8002d0e:	2320      	movmi	r3, #32
 8002d10:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002d14:	0711      	lsls	r1, r2, #28
 8002d16:	bf44      	itt	mi
 8002d18:	232b      	movmi	r3, #43	@ 0x2b
 8002d1a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002d1e:	f89a 3000 	ldrb.w	r3, [sl]
 8002d22:	2b2a      	cmp	r3, #42	@ 0x2a
 8002d24:	d015      	beq.n	8002d52 <_svfiprintf_r+0xfa>
 8002d26:	4654      	mov	r4, sl
 8002d28:	2000      	movs	r0, #0
 8002d2a:	f04f 0c0a 	mov.w	ip, #10
 8002d2e:	9a07      	ldr	r2, [sp, #28]
 8002d30:	4621      	mov	r1, r4
 8002d32:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002d36:	3b30      	subs	r3, #48	@ 0x30
 8002d38:	2b09      	cmp	r3, #9
 8002d3a:	d94b      	bls.n	8002dd4 <_svfiprintf_r+0x17c>
 8002d3c:	b1b0      	cbz	r0, 8002d6c <_svfiprintf_r+0x114>
 8002d3e:	9207      	str	r2, [sp, #28]
 8002d40:	e014      	b.n	8002d6c <_svfiprintf_r+0x114>
 8002d42:	eba0 0308 	sub.w	r3, r0, r8
 8002d46:	fa09 f303 	lsl.w	r3, r9, r3
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	46a2      	mov	sl, r4
 8002d4e:	9304      	str	r3, [sp, #16]
 8002d50:	e7d2      	b.n	8002cf8 <_svfiprintf_r+0xa0>
 8002d52:	9b03      	ldr	r3, [sp, #12]
 8002d54:	1d19      	adds	r1, r3, #4
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	9103      	str	r1, [sp, #12]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	bfbb      	ittet	lt
 8002d5e:	425b      	neglt	r3, r3
 8002d60:	f042 0202 	orrlt.w	r2, r2, #2
 8002d64:	9307      	strge	r3, [sp, #28]
 8002d66:	9307      	strlt	r3, [sp, #28]
 8002d68:	bfb8      	it	lt
 8002d6a:	9204      	strlt	r2, [sp, #16]
 8002d6c:	7823      	ldrb	r3, [r4, #0]
 8002d6e:	2b2e      	cmp	r3, #46	@ 0x2e
 8002d70:	d10a      	bne.n	8002d88 <_svfiprintf_r+0x130>
 8002d72:	7863      	ldrb	r3, [r4, #1]
 8002d74:	2b2a      	cmp	r3, #42	@ 0x2a
 8002d76:	d132      	bne.n	8002dde <_svfiprintf_r+0x186>
 8002d78:	9b03      	ldr	r3, [sp, #12]
 8002d7a:	3402      	adds	r4, #2
 8002d7c:	1d1a      	adds	r2, r3, #4
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	9203      	str	r2, [sp, #12]
 8002d82:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002d86:	9305      	str	r3, [sp, #20]
 8002d88:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8002e40 <_svfiprintf_r+0x1e8>
 8002d8c:	2203      	movs	r2, #3
 8002d8e:	4650      	mov	r0, sl
 8002d90:	7821      	ldrb	r1, [r4, #0]
 8002d92:	f000 fa19 	bl	80031c8 <memchr>
 8002d96:	b138      	cbz	r0, 8002da8 <_svfiprintf_r+0x150>
 8002d98:	2240      	movs	r2, #64	@ 0x40
 8002d9a:	9b04      	ldr	r3, [sp, #16]
 8002d9c:	eba0 000a 	sub.w	r0, r0, sl
 8002da0:	4082      	lsls	r2, r0
 8002da2:	4313      	orrs	r3, r2
 8002da4:	3401      	adds	r4, #1
 8002da6:	9304      	str	r3, [sp, #16]
 8002da8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002dac:	2206      	movs	r2, #6
 8002dae:	4825      	ldr	r0, [pc, #148]	@ (8002e44 <_svfiprintf_r+0x1ec>)
 8002db0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002db4:	f000 fa08 	bl	80031c8 <memchr>
 8002db8:	2800      	cmp	r0, #0
 8002dba:	d036      	beq.n	8002e2a <_svfiprintf_r+0x1d2>
 8002dbc:	4b22      	ldr	r3, [pc, #136]	@ (8002e48 <_svfiprintf_r+0x1f0>)
 8002dbe:	bb1b      	cbnz	r3, 8002e08 <_svfiprintf_r+0x1b0>
 8002dc0:	9b03      	ldr	r3, [sp, #12]
 8002dc2:	3307      	adds	r3, #7
 8002dc4:	f023 0307 	bic.w	r3, r3, #7
 8002dc8:	3308      	adds	r3, #8
 8002dca:	9303      	str	r3, [sp, #12]
 8002dcc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002dce:	4433      	add	r3, r6
 8002dd0:	9309      	str	r3, [sp, #36]	@ 0x24
 8002dd2:	e76a      	b.n	8002caa <_svfiprintf_r+0x52>
 8002dd4:	460c      	mov	r4, r1
 8002dd6:	2001      	movs	r0, #1
 8002dd8:	fb0c 3202 	mla	r2, ip, r2, r3
 8002ddc:	e7a8      	b.n	8002d30 <_svfiprintf_r+0xd8>
 8002dde:	2300      	movs	r3, #0
 8002de0:	f04f 0c0a 	mov.w	ip, #10
 8002de4:	4619      	mov	r1, r3
 8002de6:	3401      	adds	r4, #1
 8002de8:	9305      	str	r3, [sp, #20]
 8002dea:	4620      	mov	r0, r4
 8002dec:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002df0:	3a30      	subs	r2, #48	@ 0x30
 8002df2:	2a09      	cmp	r2, #9
 8002df4:	d903      	bls.n	8002dfe <_svfiprintf_r+0x1a6>
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d0c6      	beq.n	8002d88 <_svfiprintf_r+0x130>
 8002dfa:	9105      	str	r1, [sp, #20]
 8002dfc:	e7c4      	b.n	8002d88 <_svfiprintf_r+0x130>
 8002dfe:	4604      	mov	r4, r0
 8002e00:	2301      	movs	r3, #1
 8002e02:	fb0c 2101 	mla	r1, ip, r1, r2
 8002e06:	e7f0      	b.n	8002dea <_svfiprintf_r+0x192>
 8002e08:	ab03      	add	r3, sp, #12
 8002e0a:	9300      	str	r3, [sp, #0]
 8002e0c:	462a      	mov	r2, r5
 8002e0e:	4638      	mov	r0, r7
 8002e10:	4b0e      	ldr	r3, [pc, #56]	@ (8002e4c <_svfiprintf_r+0x1f4>)
 8002e12:	a904      	add	r1, sp, #16
 8002e14:	f3af 8000 	nop.w
 8002e18:	1c42      	adds	r2, r0, #1
 8002e1a:	4606      	mov	r6, r0
 8002e1c:	d1d6      	bne.n	8002dcc <_svfiprintf_r+0x174>
 8002e1e:	89ab      	ldrh	r3, [r5, #12]
 8002e20:	065b      	lsls	r3, r3, #25
 8002e22:	f53f af2d 	bmi.w	8002c80 <_svfiprintf_r+0x28>
 8002e26:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002e28:	e72c      	b.n	8002c84 <_svfiprintf_r+0x2c>
 8002e2a:	ab03      	add	r3, sp, #12
 8002e2c:	9300      	str	r3, [sp, #0]
 8002e2e:	462a      	mov	r2, r5
 8002e30:	4638      	mov	r0, r7
 8002e32:	4b06      	ldr	r3, [pc, #24]	@ (8002e4c <_svfiprintf_r+0x1f4>)
 8002e34:	a904      	add	r1, sp, #16
 8002e36:	f000 f87d 	bl	8002f34 <_printf_i>
 8002e3a:	e7ed      	b.n	8002e18 <_svfiprintf_r+0x1c0>
 8002e3c:	080032be 	.word	0x080032be
 8002e40:	080032c4 	.word	0x080032c4
 8002e44:	080032c8 	.word	0x080032c8
 8002e48:	00000000 	.word	0x00000000
 8002e4c:	08002ba1 	.word	0x08002ba1

08002e50 <_printf_common>:
 8002e50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002e54:	4616      	mov	r6, r2
 8002e56:	4698      	mov	r8, r3
 8002e58:	688a      	ldr	r2, [r1, #8]
 8002e5a:	690b      	ldr	r3, [r1, #16]
 8002e5c:	4607      	mov	r7, r0
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	bfb8      	it	lt
 8002e62:	4613      	movlt	r3, r2
 8002e64:	6033      	str	r3, [r6, #0]
 8002e66:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002e6a:	460c      	mov	r4, r1
 8002e6c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002e70:	b10a      	cbz	r2, 8002e76 <_printf_common+0x26>
 8002e72:	3301      	adds	r3, #1
 8002e74:	6033      	str	r3, [r6, #0]
 8002e76:	6823      	ldr	r3, [r4, #0]
 8002e78:	0699      	lsls	r1, r3, #26
 8002e7a:	bf42      	ittt	mi
 8002e7c:	6833      	ldrmi	r3, [r6, #0]
 8002e7e:	3302      	addmi	r3, #2
 8002e80:	6033      	strmi	r3, [r6, #0]
 8002e82:	6825      	ldr	r5, [r4, #0]
 8002e84:	f015 0506 	ands.w	r5, r5, #6
 8002e88:	d106      	bne.n	8002e98 <_printf_common+0x48>
 8002e8a:	f104 0a19 	add.w	sl, r4, #25
 8002e8e:	68e3      	ldr	r3, [r4, #12]
 8002e90:	6832      	ldr	r2, [r6, #0]
 8002e92:	1a9b      	subs	r3, r3, r2
 8002e94:	42ab      	cmp	r3, r5
 8002e96:	dc2b      	bgt.n	8002ef0 <_printf_common+0xa0>
 8002e98:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002e9c:	6822      	ldr	r2, [r4, #0]
 8002e9e:	3b00      	subs	r3, #0
 8002ea0:	bf18      	it	ne
 8002ea2:	2301      	movne	r3, #1
 8002ea4:	0692      	lsls	r2, r2, #26
 8002ea6:	d430      	bmi.n	8002f0a <_printf_common+0xba>
 8002ea8:	4641      	mov	r1, r8
 8002eaa:	4638      	mov	r0, r7
 8002eac:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002eb0:	47c8      	blx	r9
 8002eb2:	3001      	adds	r0, #1
 8002eb4:	d023      	beq.n	8002efe <_printf_common+0xae>
 8002eb6:	6823      	ldr	r3, [r4, #0]
 8002eb8:	6922      	ldr	r2, [r4, #16]
 8002eba:	f003 0306 	and.w	r3, r3, #6
 8002ebe:	2b04      	cmp	r3, #4
 8002ec0:	bf14      	ite	ne
 8002ec2:	2500      	movne	r5, #0
 8002ec4:	6833      	ldreq	r3, [r6, #0]
 8002ec6:	f04f 0600 	mov.w	r6, #0
 8002eca:	bf08      	it	eq
 8002ecc:	68e5      	ldreq	r5, [r4, #12]
 8002ece:	f104 041a 	add.w	r4, r4, #26
 8002ed2:	bf08      	it	eq
 8002ed4:	1aed      	subeq	r5, r5, r3
 8002ed6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8002eda:	bf08      	it	eq
 8002edc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	bfc4      	itt	gt
 8002ee4:	1a9b      	subgt	r3, r3, r2
 8002ee6:	18ed      	addgt	r5, r5, r3
 8002ee8:	42b5      	cmp	r5, r6
 8002eea:	d11a      	bne.n	8002f22 <_printf_common+0xd2>
 8002eec:	2000      	movs	r0, #0
 8002eee:	e008      	b.n	8002f02 <_printf_common+0xb2>
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	4652      	mov	r2, sl
 8002ef4:	4641      	mov	r1, r8
 8002ef6:	4638      	mov	r0, r7
 8002ef8:	47c8      	blx	r9
 8002efa:	3001      	adds	r0, #1
 8002efc:	d103      	bne.n	8002f06 <_printf_common+0xb6>
 8002efe:	f04f 30ff 	mov.w	r0, #4294967295
 8002f02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f06:	3501      	adds	r5, #1
 8002f08:	e7c1      	b.n	8002e8e <_printf_common+0x3e>
 8002f0a:	2030      	movs	r0, #48	@ 0x30
 8002f0c:	18e1      	adds	r1, r4, r3
 8002f0e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002f12:	1c5a      	adds	r2, r3, #1
 8002f14:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002f18:	4422      	add	r2, r4
 8002f1a:	3302      	adds	r3, #2
 8002f1c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002f20:	e7c2      	b.n	8002ea8 <_printf_common+0x58>
 8002f22:	2301      	movs	r3, #1
 8002f24:	4622      	mov	r2, r4
 8002f26:	4641      	mov	r1, r8
 8002f28:	4638      	mov	r0, r7
 8002f2a:	47c8      	blx	r9
 8002f2c:	3001      	adds	r0, #1
 8002f2e:	d0e6      	beq.n	8002efe <_printf_common+0xae>
 8002f30:	3601      	adds	r6, #1
 8002f32:	e7d9      	b.n	8002ee8 <_printf_common+0x98>

08002f34 <_printf_i>:
 8002f34:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002f38:	7e0f      	ldrb	r7, [r1, #24]
 8002f3a:	4691      	mov	r9, r2
 8002f3c:	2f78      	cmp	r7, #120	@ 0x78
 8002f3e:	4680      	mov	r8, r0
 8002f40:	460c      	mov	r4, r1
 8002f42:	469a      	mov	sl, r3
 8002f44:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002f46:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002f4a:	d807      	bhi.n	8002f5c <_printf_i+0x28>
 8002f4c:	2f62      	cmp	r7, #98	@ 0x62
 8002f4e:	d80a      	bhi.n	8002f66 <_printf_i+0x32>
 8002f50:	2f00      	cmp	r7, #0
 8002f52:	f000 80d3 	beq.w	80030fc <_printf_i+0x1c8>
 8002f56:	2f58      	cmp	r7, #88	@ 0x58
 8002f58:	f000 80ba 	beq.w	80030d0 <_printf_i+0x19c>
 8002f5c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002f60:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002f64:	e03a      	b.n	8002fdc <_printf_i+0xa8>
 8002f66:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002f6a:	2b15      	cmp	r3, #21
 8002f6c:	d8f6      	bhi.n	8002f5c <_printf_i+0x28>
 8002f6e:	a101      	add	r1, pc, #4	@ (adr r1, 8002f74 <_printf_i+0x40>)
 8002f70:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002f74:	08002fcd 	.word	0x08002fcd
 8002f78:	08002fe1 	.word	0x08002fe1
 8002f7c:	08002f5d 	.word	0x08002f5d
 8002f80:	08002f5d 	.word	0x08002f5d
 8002f84:	08002f5d 	.word	0x08002f5d
 8002f88:	08002f5d 	.word	0x08002f5d
 8002f8c:	08002fe1 	.word	0x08002fe1
 8002f90:	08002f5d 	.word	0x08002f5d
 8002f94:	08002f5d 	.word	0x08002f5d
 8002f98:	08002f5d 	.word	0x08002f5d
 8002f9c:	08002f5d 	.word	0x08002f5d
 8002fa0:	080030e3 	.word	0x080030e3
 8002fa4:	0800300b 	.word	0x0800300b
 8002fa8:	0800309d 	.word	0x0800309d
 8002fac:	08002f5d 	.word	0x08002f5d
 8002fb0:	08002f5d 	.word	0x08002f5d
 8002fb4:	08003105 	.word	0x08003105
 8002fb8:	08002f5d 	.word	0x08002f5d
 8002fbc:	0800300b 	.word	0x0800300b
 8002fc0:	08002f5d 	.word	0x08002f5d
 8002fc4:	08002f5d 	.word	0x08002f5d
 8002fc8:	080030a5 	.word	0x080030a5
 8002fcc:	6833      	ldr	r3, [r6, #0]
 8002fce:	1d1a      	adds	r2, r3, #4
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	6032      	str	r2, [r6, #0]
 8002fd4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002fd8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002fdc:	2301      	movs	r3, #1
 8002fde:	e09e      	b.n	800311e <_printf_i+0x1ea>
 8002fe0:	6833      	ldr	r3, [r6, #0]
 8002fe2:	6820      	ldr	r0, [r4, #0]
 8002fe4:	1d19      	adds	r1, r3, #4
 8002fe6:	6031      	str	r1, [r6, #0]
 8002fe8:	0606      	lsls	r6, r0, #24
 8002fea:	d501      	bpl.n	8002ff0 <_printf_i+0xbc>
 8002fec:	681d      	ldr	r5, [r3, #0]
 8002fee:	e003      	b.n	8002ff8 <_printf_i+0xc4>
 8002ff0:	0645      	lsls	r5, r0, #25
 8002ff2:	d5fb      	bpl.n	8002fec <_printf_i+0xb8>
 8002ff4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002ff8:	2d00      	cmp	r5, #0
 8002ffa:	da03      	bge.n	8003004 <_printf_i+0xd0>
 8002ffc:	232d      	movs	r3, #45	@ 0x2d
 8002ffe:	426d      	negs	r5, r5
 8003000:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003004:	230a      	movs	r3, #10
 8003006:	4859      	ldr	r0, [pc, #356]	@ (800316c <_printf_i+0x238>)
 8003008:	e011      	b.n	800302e <_printf_i+0xfa>
 800300a:	6821      	ldr	r1, [r4, #0]
 800300c:	6833      	ldr	r3, [r6, #0]
 800300e:	0608      	lsls	r0, r1, #24
 8003010:	f853 5b04 	ldr.w	r5, [r3], #4
 8003014:	d402      	bmi.n	800301c <_printf_i+0xe8>
 8003016:	0649      	lsls	r1, r1, #25
 8003018:	bf48      	it	mi
 800301a:	b2ad      	uxthmi	r5, r5
 800301c:	2f6f      	cmp	r7, #111	@ 0x6f
 800301e:	6033      	str	r3, [r6, #0]
 8003020:	bf14      	ite	ne
 8003022:	230a      	movne	r3, #10
 8003024:	2308      	moveq	r3, #8
 8003026:	4851      	ldr	r0, [pc, #324]	@ (800316c <_printf_i+0x238>)
 8003028:	2100      	movs	r1, #0
 800302a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800302e:	6866      	ldr	r6, [r4, #4]
 8003030:	2e00      	cmp	r6, #0
 8003032:	bfa8      	it	ge
 8003034:	6821      	ldrge	r1, [r4, #0]
 8003036:	60a6      	str	r6, [r4, #8]
 8003038:	bfa4      	itt	ge
 800303a:	f021 0104 	bicge.w	r1, r1, #4
 800303e:	6021      	strge	r1, [r4, #0]
 8003040:	b90d      	cbnz	r5, 8003046 <_printf_i+0x112>
 8003042:	2e00      	cmp	r6, #0
 8003044:	d04b      	beq.n	80030de <_printf_i+0x1aa>
 8003046:	4616      	mov	r6, r2
 8003048:	fbb5 f1f3 	udiv	r1, r5, r3
 800304c:	fb03 5711 	mls	r7, r3, r1, r5
 8003050:	5dc7      	ldrb	r7, [r0, r7]
 8003052:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003056:	462f      	mov	r7, r5
 8003058:	42bb      	cmp	r3, r7
 800305a:	460d      	mov	r5, r1
 800305c:	d9f4      	bls.n	8003048 <_printf_i+0x114>
 800305e:	2b08      	cmp	r3, #8
 8003060:	d10b      	bne.n	800307a <_printf_i+0x146>
 8003062:	6823      	ldr	r3, [r4, #0]
 8003064:	07df      	lsls	r7, r3, #31
 8003066:	d508      	bpl.n	800307a <_printf_i+0x146>
 8003068:	6923      	ldr	r3, [r4, #16]
 800306a:	6861      	ldr	r1, [r4, #4]
 800306c:	4299      	cmp	r1, r3
 800306e:	bfde      	ittt	le
 8003070:	2330      	movle	r3, #48	@ 0x30
 8003072:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003076:	f106 36ff 	addle.w	r6, r6, #4294967295
 800307a:	1b92      	subs	r2, r2, r6
 800307c:	6122      	str	r2, [r4, #16]
 800307e:	464b      	mov	r3, r9
 8003080:	4621      	mov	r1, r4
 8003082:	4640      	mov	r0, r8
 8003084:	f8cd a000 	str.w	sl, [sp]
 8003088:	aa03      	add	r2, sp, #12
 800308a:	f7ff fee1 	bl	8002e50 <_printf_common>
 800308e:	3001      	adds	r0, #1
 8003090:	d14a      	bne.n	8003128 <_printf_i+0x1f4>
 8003092:	f04f 30ff 	mov.w	r0, #4294967295
 8003096:	b004      	add	sp, #16
 8003098:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800309c:	6823      	ldr	r3, [r4, #0]
 800309e:	f043 0320 	orr.w	r3, r3, #32
 80030a2:	6023      	str	r3, [r4, #0]
 80030a4:	2778      	movs	r7, #120	@ 0x78
 80030a6:	4832      	ldr	r0, [pc, #200]	@ (8003170 <_printf_i+0x23c>)
 80030a8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80030ac:	6823      	ldr	r3, [r4, #0]
 80030ae:	6831      	ldr	r1, [r6, #0]
 80030b0:	061f      	lsls	r7, r3, #24
 80030b2:	f851 5b04 	ldr.w	r5, [r1], #4
 80030b6:	d402      	bmi.n	80030be <_printf_i+0x18a>
 80030b8:	065f      	lsls	r7, r3, #25
 80030ba:	bf48      	it	mi
 80030bc:	b2ad      	uxthmi	r5, r5
 80030be:	6031      	str	r1, [r6, #0]
 80030c0:	07d9      	lsls	r1, r3, #31
 80030c2:	bf44      	itt	mi
 80030c4:	f043 0320 	orrmi.w	r3, r3, #32
 80030c8:	6023      	strmi	r3, [r4, #0]
 80030ca:	b11d      	cbz	r5, 80030d4 <_printf_i+0x1a0>
 80030cc:	2310      	movs	r3, #16
 80030ce:	e7ab      	b.n	8003028 <_printf_i+0xf4>
 80030d0:	4826      	ldr	r0, [pc, #152]	@ (800316c <_printf_i+0x238>)
 80030d2:	e7e9      	b.n	80030a8 <_printf_i+0x174>
 80030d4:	6823      	ldr	r3, [r4, #0]
 80030d6:	f023 0320 	bic.w	r3, r3, #32
 80030da:	6023      	str	r3, [r4, #0]
 80030dc:	e7f6      	b.n	80030cc <_printf_i+0x198>
 80030de:	4616      	mov	r6, r2
 80030e0:	e7bd      	b.n	800305e <_printf_i+0x12a>
 80030e2:	6833      	ldr	r3, [r6, #0]
 80030e4:	6825      	ldr	r5, [r4, #0]
 80030e6:	1d18      	adds	r0, r3, #4
 80030e8:	6961      	ldr	r1, [r4, #20]
 80030ea:	6030      	str	r0, [r6, #0]
 80030ec:	062e      	lsls	r6, r5, #24
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	d501      	bpl.n	80030f6 <_printf_i+0x1c2>
 80030f2:	6019      	str	r1, [r3, #0]
 80030f4:	e002      	b.n	80030fc <_printf_i+0x1c8>
 80030f6:	0668      	lsls	r0, r5, #25
 80030f8:	d5fb      	bpl.n	80030f2 <_printf_i+0x1be>
 80030fa:	8019      	strh	r1, [r3, #0]
 80030fc:	2300      	movs	r3, #0
 80030fe:	4616      	mov	r6, r2
 8003100:	6123      	str	r3, [r4, #16]
 8003102:	e7bc      	b.n	800307e <_printf_i+0x14a>
 8003104:	6833      	ldr	r3, [r6, #0]
 8003106:	2100      	movs	r1, #0
 8003108:	1d1a      	adds	r2, r3, #4
 800310a:	6032      	str	r2, [r6, #0]
 800310c:	681e      	ldr	r6, [r3, #0]
 800310e:	6862      	ldr	r2, [r4, #4]
 8003110:	4630      	mov	r0, r6
 8003112:	f000 f859 	bl	80031c8 <memchr>
 8003116:	b108      	cbz	r0, 800311c <_printf_i+0x1e8>
 8003118:	1b80      	subs	r0, r0, r6
 800311a:	6060      	str	r0, [r4, #4]
 800311c:	6863      	ldr	r3, [r4, #4]
 800311e:	6123      	str	r3, [r4, #16]
 8003120:	2300      	movs	r3, #0
 8003122:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003126:	e7aa      	b.n	800307e <_printf_i+0x14a>
 8003128:	4632      	mov	r2, r6
 800312a:	4649      	mov	r1, r9
 800312c:	4640      	mov	r0, r8
 800312e:	6923      	ldr	r3, [r4, #16]
 8003130:	47d0      	blx	sl
 8003132:	3001      	adds	r0, #1
 8003134:	d0ad      	beq.n	8003092 <_printf_i+0x15e>
 8003136:	6823      	ldr	r3, [r4, #0]
 8003138:	079b      	lsls	r3, r3, #30
 800313a:	d413      	bmi.n	8003164 <_printf_i+0x230>
 800313c:	68e0      	ldr	r0, [r4, #12]
 800313e:	9b03      	ldr	r3, [sp, #12]
 8003140:	4298      	cmp	r0, r3
 8003142:	bfb8      	it	lt
 8003144:	4618      	movlt	r0, r3
 8003146:	e7a6      	b.n	8003096 <_printf_i+0x162>
 8003148:	2301      	movs	r3, #1
 800314a:	4632      	mov	r2, r6
 800314c:	4649      	mov	r1, r9
 800314e:	4640      	mov	r0, r8
 8003150:	47d0      	blx	sl
 8003152:	3001      	adds	r0, #1
 8003154:	d09d      	beq.n	8003092 <_printf_i+0x15e>
 8003156:	3501      	adds	r5, #1
 8003158:	68e3      	ldr	r3, [r4, #12]
 800315a:	9903      	ldr	r1, [sp, #12]
 800315c:	1a5b      	subs	r3, r3, r1
 800315e:	42ab      	cmp	r3, r5
 8003160:	dcf2      	bgt.n	8003148 <_printf_i+0x214>
 8003162:	e7eb      	b.n	800313c <_printf_i+0x208>
 8003164:	2500      	movs	r5, #0
 8003166:	f104 0619 	add.w	r6, r4, #25
 800316a:	e7f5      	b.n	8003158 <_printf_i+0x224>
 800316c:	080032cf 	.word	0x080032cf
 8003170:	080032e0 	.word	0x080032e0

08003174 <memmove>:
 8003174:	4288      	cmp	r0, r1
 8003176:	b510      	push	{r4, lr}
 8003178:	eb01 0402 	add.w	r4, r1, r2
 800317c:	d902      	bls.n	8003184 <memmove+0x10>
 800317e:	4284      	cmp	r4, r0
 8003180:	4623      	mov	r3, r4
 8003182:	d807      	bhi.n	8003194 <memmove+0x20>
 8003184:	1e43      	subs	r3, r0, #1
 8003186:	42a1      	cmp	r1, r4
 8003188:	d008      	beq.n	800319c <memmove+0x28>
 800318a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800318e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003192:	e7f8      	b.n	8003186 <memmove+0x12>
 8003194:	4601      	mov	r1, r0
 8003196:	4402      	add	r2, r0
 8003198:	428a      	cmp	r2, r1
 800319a:	d100      	bne.n	800319e <memmove+0x2a>
 800319c:	bd10      	pop	{r4, pc}
 800319e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80031a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80031a6:	e7f7      	b.n	8003198 <memmove+0x24>

080031a8 <_sbrk_r>:
 80031a8:	b538      	push	{r3, r4, r5, lr}
 80031aa:	2300      	movs	r3, #0
 80031ac:	4d05      	ldr	r5, [pc, #20]	@ (80031c4 <_sbrk_r+0x1c>)
 80031ae:	4604      	mov	r4, r0
 80031b0:	4608      	mov	r0, r1
 80031b2:	602b      	str	r3, [r5, #0]
 80031b4:	f7fd fbb8 	bl	8000928 <_sbrk>
 80031b8:	1c43      	adds	r3, r0, #1
 80031ba:	d102      	bne.n	80031c2 <_sbrk_r+0x1a>
 80031bc:	682b      	ldr	r3, [r5, #0]
 80031be:	b103      	cbz	r3, 80031c2 <_sbrk_r+0x1a>
 80031c0:	6023      	str	r3, [r4, #0]
 80031c2:	bd38      	pop	{r3, r4, r5, pc}
 80031c4:	20000324 	.word	0x20000324

080031c8 <memchr>:
 80031c8:	4603      	mov	r3, r0
 80031ca:	b510      	push	{r4, lr}
 80031cc:	b2c9      	uxtb	r1, r1
 80031ce:	4402      	add	r2, r0
 80031d0:	4293      	cmp	r3, r2
 80031d2:	4618      	mov	r0, r3
 80031d4:	d101      	bne.n	80031da <memchr+0x12>
 80031d6:	2000      	movs	r0, #0
 80031d8:	e003      	b.n	80031e2 <memchr+0x1a>
 80031da:	7804      	ldrb	r4, [r0, #0]
 80031dc:	3301      	adds	r3, #1
 80031de:	428c      	cmp	r4, r1
 80031e0:	d1f6      	bne.n	80031d0 <memchr+0x8>
 80031e2:	bd10      	pop	{r4, pc}

080031e4 <memcpy>:
 80031e4:	440a      	add	r2, r1
 80031e6:	4291      	cmp	r1, r2
 80031e8:	f100 33ff 	add.w	r3, r0, #4294967295
 80031ec:	d100      	bne.n	80031f0 <memcpy+0xc>
 80031ee:	4770      	bx	lr
 80031f0:	b510      	push	{r4, lr}
 80031f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80031f6:	4291      	cmp	r1, r2
 80031f8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80031fc:	d1f9      	bne.n	80031f2 <memcpy+0xe>
 80031fe:	bd10      	pop	{r4, pc}

08003200 <_realloc_r>:
 8003200:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003204:	4680      	mov	r8, r0
 8003206:	4615      	mov	r5, r2
 8003208:	460c      	mov	r4, r1
 800320a:	b921      	cbnz	r1, 8003216 <_realloc_r+0x16>
 800320c:	4611      	mov	r1, r2
 800320e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003212:	f7ff bc39 	b.w	8002a88 <_malloc_r>
 8003216:	b92a      	cbnz	r2, 8003224 <_realloc_r+0x24>
 8003218:	f7ff fbcc 	bl	80029b4 <_free_r>
 800321c:	2400      	movs	r4, #0
 800321e:	4620      	mov	r0, r4
 8003220:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003224:	f000 f81a 	bl	800325c <_malloc_usable_size_r>
 8003228:	4285      	cmp	r5, r0
 800322a:	4606      	mov	r6, r0
 800322c:	d802      	bhi.n	8003234 <_realloc_r+0x34>
 800322e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8003232:	d8f4      	bhi.n	800321e <_realloc_r+0x1e>
 8003234:	4629      	mov	r1, r5
 8003236:	4640      	mov	r0, r8
 8003238:	f7ff fc26 	bl	8002a88 <_malloc_r>
 800323c:	4607      	mov	r7, r0
 800323e:	2800      	cmp	r0, #0
 8003240:	d0ec      	beq.n	800321c <_realloc_r+0x1c>
 8003242:	42b5      	cmp	r5, r6
 8003244:	462a      	mov	r2, r5
 8003246:	4621      	mov	r1, r4
 8003248:	bf28      	it	cs
 800324a:	4632      	movcs	r2, r6
 800324c:	f7ff ffca 	bl	80031e4 <memcpy>
 8003250:	4621      	mov	r1, r4
 8003252:	4640      	mov	r0, r8
 8003254:	f7ff fbae 	bl	80029b4 <_free_r>
 8003258:	463c      	mov	r4, r7
 800325a:	e7e0      	b.n	800321e <_realloc_r+0x1e>

0800325c <_malloc_usable_size_r>:
 800325c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003260:	1f18      	subs	r0, r3, #4
 8003262:	2b00      	cmp	r3, #0
 8003264:	bfbc      	itt	lt
 8003266:	580b      	ldrlt	r3, [r1, r0]
 8003268:	18c0      	addlt	r0, r0, r3
 800326a:	4770      	bx	lr

0800326c <_init>:
 800326c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800326e:	bf00      	nop
 8003270:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003272:	bc08      	pop	{r3}
 8003274:	469e      	mov	lr, r3
 8003276:	4770      	bx	lr

08003278 <_fini>:
 8003278:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800327a:	bf00      	nop
 800327c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800327e:	bc08      	pop	{r3}
 8003280:	469e      	mov	lr, r3
 8003282:	4770      	bx	lr
