#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55b77d5a58f0 .scope module, "eight_bit_adder_top" "eight_bit_adder_top" 2 1;
 .timescale 0 0;
v0x55b77d5dc920_0 .var "A", 7 0;
v0x55b77d5dca00_0 .var "B", 7 0;
v0x55b77d5dcad0_0 .net "Carry", 0 0, L_0x55b77d5e1480;  1 drivers
v0x55b77d5dcbf0_0 .var "Cin", 0 0;
v0x55b77d5dcce0_0 .net "Sum", 7 0, L_0x55b77d5e1b30;  1 drivers
E_0x55b77d58e200 .event edge, v0x55b77d5d6ed0_0, v0x55b77d5dc7a0_0, v0x55b77d5dc6c0_0;
S_0x55b77d5b76a0 .scope module, "ADDER" "eight_bit_adder" 2 10, 3 1 0, S_0x55b77d5a58f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "x"
    .port_info 1 /INPUT 8 "y"
    .port_info 2 /INPUT 1 "carry_in"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 1 "carry_out"
v0x55b77d5dc3a0_0 .net "carry_in", 0 0, v0x55b77d5dcbf0_0;  1 drivers
v0x55b77d5dc460_0 .net "carry_out", 0 0, L_0x55b77d5e1480;  alias, 1 drivers
v0x55b77d5dc530_0 .net "intermediate_carry", 6 0, L_0x55b77d5e0ba0;  1 drivers
v0x55b77d5dc600_0 .net "sum", 7 0, L_0x55b77d5e1b30;  alias, 1 drivers
v0x55b77d5dc6c0_0 .net "x", 7 0, v0x55b77d5dc920_0;  1 drivers
v0x55b77d5dc7a0_0 .net "y", 7 0, v0x55b77d5dca00_0;  1 drivers
L_0x55b77d5dd340 .part v0x55b77d5dc920_0, 0, 1;
L_0x55b77d5dd470 .part v0x55b77d5dca00_0, 0, 1;
L_0x55b77d5ddba0 .part v0x55b77d5dc920_0, 1, 1;
L_0x55b77d5ddcd0 .part v0x55b77d5dca00_0, 1, 1;
L_0x55b77d5dde30 .part L_0x55b77d5e0ba0, 0, 1;
L_0x55b77d5de4d0 .part v0x55b77d5dc920_0, 2, 1;
L_0x55b77d5de6d0 .part v0x55b77d5dca00_0, 2, 1;
L_0x55b77d5de890 .part L_0x55b77d5e0ba0, 1, 1;
L_0x55b77d5deed0 .part v0x55b77d5dc920_0, 3, 1;
L_0x55b77d5df000 .part v0x55b77d5dca00_0, 3, 1;
L_0x55b77d5df190 .part L_0x55b77d5e0ba0, 2, 1;
L_0x55b77d5df780 .part v0x55b77d5dc920_0, 4, 1;
L_0x55b77d5df920 .part v0x55b77d5dca00_0, 4, 1;
L_0x55b77d5dfa50 .part L_0x55b77d5e0ba0, 3, 1;
L_0x55b77d5e0110 .part v0x55b77d5dc920_0, 5, 1;
L_0x55b77d5e0240 .part v0x55b77d5dca00_0, 5, 1;
L_0x55b77d5e0400 .part L_0x55b77d5e0ba0, 4, 1;
L_0x55b77d5e0a70 .part v0x55b77d5dc920_0, 6, 1;
L_0x55b77d5e0c40 .part v0x55b77d5dca00_0, 6, 1;
L_0x55b77d5e0ce0 .part L_0x55b77d5e0ba0, 5, 1;
LS_0x55b77d5e0ba0_0_0 .concat8 [ 1 1 1 1], L_0x55b77d5dd230, L_0x55b77d5dda90, L_0x55b77d5de3c0, L_0x55b77d5dedc0;
LS_0x55b77d5e0ba0_0_4 .concat8 [ 1 1 1 0], L_0x55b77d5df670, L_0x55b77d5e0000, L_0x55b77d5e0960;
L_0x55b77d5e0ba0 .concat8 [ 4 3 0 0], LS_0x55b77d5e0ba0_0_0, LS_0x55b77d5e0ba0_0_4;
L_0x55b77d5e1590 .part v0x55b77d5dc920_0, 7, 1;
L_0x55b77d5e16f0 .part v0x55b77d5dca00_0, 7, 1;
L_0x55b77d5e1820 .part L_0x55b77d5e0ba0, 6, 1;
LS_0x55b77d5e1b30_0_0 .concat8 [ 1 1 1 1], L_0x55b77d5ba270, L_0x55b77d5dd610, L_0x55b77d5ddfd0, L_0x55b77d5dea80;
LS_0x55b77d5e1b30_0_4 .concat8 [ 1 1 1 1], L_0x55b77d5df330, L_0x55b77d5dfc90, L_0x55b77d5e05a0, L_0x55b77d5e1030;
L_0x55b77d5e1b30 .concat8 [ 4 4 0 0], LS_0x55b77d5e1b30_0_0, LS_0x55b77d5e1b30_0_4;
S_0x55b77d5b72b0 .scope module, "FA0" "one_bit_full_adder" 3 14, 4 1 0, S_0x55b77d5b76a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x55b77d5ba200 .functor XOR 1, L_0x55b77d5dd340, L_0x55b77d5dd470, C4<0>, C4<0>;
L_0x55b77d5ba270 .functor XOR 1, L_0x55b77d5ba200, v0x55b77d5dcbf0_0, C4<0>, C4<0>;
L_0x55b77d5dce80 .functor AND 1, L_0x55b77d5dd340, L_0x55b77d5dd470, C4<1>, C4<1>;
L_0x55b77d5dcf90 .functor AND 1, L_0x55b77d5dd470, v0x55b77d5dcbf0_0, C4<1>, C4<1>;
L_0x55b77d5dd0c0 .functor OR 1, L_0x55b77d5dce80, L_0x55b77d5dcf90, C4<0>, C4<0>;
L_0x55b77d5dd180 .functor AND 1, L_0x55b77d5dd340, v0x55b77d5dcbf0_0, C4<1>, C4<1>;
L_0x55b77d5dd230 .functor OR 1, L_0x55b77d5dd0c0, L_0x55b77d5dd180, C4<0>, C4<0>;
v0x55b77d5ac370_0 .net *"_s0", 0 0, L_0x55b77d5ba200;  1 drivers
v0x55b77d5a9420_0 .net *"_s10", 0 0, L_0x55b77d5dd180;  1 drivers
v0x55b77d5a64d0_0 .net *"_s4", 0 0, L_0x55b77d5dce80;  1 drivers
v0x55b77d5a3520_0 .net *"_s6", 0 0, L_0x55b77d5dcf90;  1 drivers
v0x55b77d5d6c20_0 .net *"_s8", 0 0, L_0x55b77d5dd0c0;  1 drivers
v0x55b77d5d6d50_0 .net "a", 0 0, L_0x55b77d5dd340;  1 drivers
v0x55b77d5d6e10_0 .net "b", 0 0, L_0x55b77d5dd470;  1 drivers
v0x55b77d5d6ed0_0 .net "cin", 0 0, v0x55b77d5dcbf0_0;  alias, 1 drivers
v0x55b77d5d6f90_0 .net "cout", 0 0, L_0x55b77d5dd230;  1 drivers
v0x55b77d5d7050_0 .net "sum", 0 0, L_0x55b77d5ba270;  1 drivers
S_0x55b77d5d71b0 .scope module, "FA1" "one_bit_full_adder" 3 15, 4 1 0, S_0x55b77d5b76a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x55b77d5dd5a0 .functor XOR 1, L_0x55b77d5ddba0, L_0x55b77d5ddcd0, C4<0>, C4<0>;
L_0x55b77d5dd610 .functor XOR 1, L_0x55b77d5dd5a0, L_0x55b77d5dde30, C4<0>, C4<0>;
L_0x55b77d5dd6d0 .functor AND 1, L_0x55b77d5ddba0, L_0x55b77d5ddcd0, C4<1>, C4<1>;
L_0x55b77d5dd7e0 .functor AND 1, L_0x55b77d5ddcd0, L_0x55b77d5dde30, C4<1>, C4<1>;
L_0x55b77d5dd8d0 .functor OR 1, L_0x55b77d5dd6d0, L_0x55b77d5dd7e0, C4<0>, C4<0>;
L_0x55b77d5dd9e0 .functor AND 1, L_0x55b77d5ddba0, L_0x55b77d5dde30, C4<1>, C4<1>;
L_0x55b77d5dda90 .functor OR 1, L_0x55b77d5dd8d0, L_0x55b77d5dd9e0, C4<0>, C4<0>;
v0x55b77d5d73d0_0 .net *"_s0", 0 0, L_0x55b77d5dd5a0;  1 drivers
v0x55b77d5d74b0_0 .net *"_s10", 0 0, L_0x55b77d5dd9e0;  1 drivers
v0x55b77d5d7590_0 .net *"_s4", 0 0, L_0x55b77d5dd6d0;  1 drivers
v0x55b77d5d7650_0 .net *"_s6", 0 0, L_0x55b77d5dd7e0;  1 drivers
v0x55b77d5d7730_0 .net *"_s8", 0 0, L_0x55b77d5dd8d0;  1 drivers
v0x55b77d5d7860_0 .net "a", 0 0, L_0x55b77d5ddba0;  1 drivers
v0x55b77d5d7920_0 .net "b", 0 0, L_0x55b77d5ddcd0;  1 drivers
v0x55b77d5d79e0_0 .net "cin", 0 0, L_0x55b77d5dde30;  1 drivers
v0x55b77d5d7aa0_0 .net "cout", 0 0, L_0x55b77d5dda90;  1 drivers
v0x55b77d5d7b60_0 .net "sum", 0 0, L_0x55b77d5dd610;  1 drivers
S_0x55b77d5d7cc0 .scope module, "FA2" "one_bit_full_adder" 3 16, 4 1 0, S_0x55b77d5b76a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x55b77d5ddf60 .functor XOR 1, L_0x55b77d5de4d0, L_0x55b77d5de6d0, C4<0>, C4<0>;
L_0x55b77d5ddfd0 .functor XOR 1, L_0x55b77d5ddf60, L_0x55b77d5de890, C4<0>, C4<0>;
L_0x55b77d5de070 .functor AND 1, L_0x55b77d5de4d0, L_0x55b77d5de6d0, C4<1>, C4<1>;
L_0x55b77d5de110 .functor AND 1, L_0x55b77d5de6d0, L_0x55b77d5de890, C4<1>, C4<1>;
L_0x55b77d5de200 .functor OR 1, L_0x55b77d5de070, L_0x55b77d5de110, C4<0>, C4<0>;
L_0x55b77d5de310 .functor AND 1, L_0x55b77d5de4d0, L_0x55b77d5de890, C4<1>, C4<1>;
L_0x55b77d5de3c0 .functor OR 1, L_0x55b77d5de200, L_0x55b77d5de310, C4<0>, C4<0>;
v0x55b77d5d7ec0_0 .net *"_s0", 0 0, L_0x55b77d5ddf60;  1 drivers
v0x55b77d5d7fa0_0 .net *"_s10", 0 0, L_0x55b77d5de310;  1 drivers
v0x55b77d5d8080_0 .net *"_s4", 0 0, L_0x55b77d5de070;  1 drivers
v0x55b77d5d8170_0 .net *"_s6", 0 0, L_0x55b77d5de110;  1 drivers
v0x55b77d5d8250_0 .net *"_s8", 0 0, L_0x55b77d5de200;  1 drivers
v0x55b77d5d8380_0 .net "a", 0 0, L_0x55b77d5de4d0;  1 drivers
v0x55b77d5d8440_0 .net "b", 0 0, L_0x55b77d5de6d0;  1 drivers
v0x55b77d5d8500_0 .net "cin", 0 0, L_0x55b77d5de890;  1 drivers
v0x55b77d5d85c0_0 .net "cout", 0 0, L_0x55b77d5de3c0;  1 drivers
v0x55b77d5d8710_0 .net "sum", 0 0, L_0x55b77d5ddfd0;  1 drivers
S_0x55b77d5d8870 .scope module, "FA3" "one_bit_full_adder" 3 17, 4 1 0, S_0x55b77d5b76a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x55b77d5dea10 .functor XOR 1, L_0x55b77d5deed0, L_0x55b77d5df000, C4<0>, C4<0>;
L_0x55b77d5dea80 .functor XOR 1, L_0x55b77d5dea10, L_0x55b77d5df190, C4<0>, C4<0>;
L_0x55b77d5deaf0 .functor AND 1, L_0x55b77d5deed0, L_0x55b77d5df000, C4<1>, C4<1>;
L_0x55b77d5deb60 .functor AND 1, L_0x55b77d5df000, L_0x55b77d5df190, C4<1>, C4<1>;
L_0x55b77d5dec00 .functor OR 1, L_0x55b77d5deaf0, L_0x55b77d5deb60, C4<0>, C4<0>;
L_0x55b77d5ded10 .functor AND 1, L_0x55b77d5deed0, L_0x55b77d5df190, C4<1>, C4<1>;
L_0x55b77d5dedc0 .functor OR 1, L_0x55b77d5dec00, L_0x55b77d5ded10, C4<0>, C4<0>;
v0x55b77d5d8a70_0 .net *"_s0", 0 0, L_0x55b77d5dea10;  1 drivers
v0x55b77d5d8b70_0 .net *"_s10", 0 0, L_0x55b77d5ded10;  1 drivers
v0x55b77d5d8c50_0 .net *"_s4", 0 0, L_0x55b77d5deaf0;  1 drivers
v0x55b77d5d8d40_0 .net *"_s6", 0 0, L_0x55b77d5deb60;  1 drivers
v0x55b77d5d8e20_0 .net *"_s8", 0 0, L_0x55b77d5dec00;  1 drivers
v0x55b77d5d8f50_0 .net "a", 0 0, L_0x55b77d5deed0;  1 drivers
v0x55b77d5d9010_0 .net "b", 0 0, L_0x55b77d5df000;  1 drivers
v0x55b77d5d90d0_0 .net "cin", 0 0, L_0x55b77d5df190;  1 drivers
v0x55b77d5d9190_0 .net "cout", 0 0, L_0x55b77d5dedc0;  1 drivers
v0x55b77d5d92e0_0 .net "sum", 0 0, L_0x55b77d5dea80;  1 drivers
S_0x55b77d5d9440 .scope module, "FA4" "one_bit_full_adder" 3 18, 4 1 0, S_0x55b77d5b76a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x55b77d5df2c0 .functor XOR 1, L_0x55b77d5df780, L_0x55b77d5df920, C4<0>, C4<0>;
L_0x55b77d5df330 .functor XOR 1, L_0x55b77d5df2c0, L_0x55b77d5dfa50, C4<0>, C4<0>;
L_0x55b77d5df3a0 .functor AND 1, L_0x55b77d5df780, L_0x55b77d5df920, C4<1>, C4<1>;
L_0x55b77d5df410 .functor AND 1, L_0x55b77d5df920, L_0x55b77d5dfa50, C4<1>, C4<1>;
L_0x55b77d5df4b0 .functor OR 1, L_0x55b77d5df3a0, L_0x55b77d5df410, C4<0>, C4<0>;
L_0x55b77d5df5c0 .functor AND 1, L_0x55b77d5df780, L_0x55b77d5dfa50, C4<1>, C4<1>;
L_0x55b77d5df670 .functor OR 1, L_0x55b77d5df4b0, L_0x55b77d5df5c0, C4<0>, C4<0>;
v0x55b77d5d9690_0 .net *"_s0", 0 0, L_0x55b77d5df2c0;  1 drivers
v0x55b77d5d9790_0 .net *"_s10", 0 0, L_0x55b77d5df5c0;  1 drivers
v0x55b77d5d9870_0 .net *"_s4", 0 0, L_0x55b77d5df3a0;  1 drivers
v0x55b77d5d9930_0 .net *"_s6", 0 0, L_0x55b77d5df410;  1 drivers
v0x55b77d5d9a10_0 .net *"_s8", 0 0, L_0x55b77d5df4b0;  1 drivers
v0x55b77d5d9b40_0 .net "a", 0 0, L_0x55b77d5df780;  1 drivers
v0x55b77d5d9c00_0 .net "b", 0 0, L_0x55b77d5df920;  1 drivers
v0x55b77d5d9cc0_0 .net "cin", 0 0, L_0x55b77d5dfa50;  1 drivers
v0x55b77d5d9d80_0 .net "cout", 0 0, L_0x55b77d5df670;  1 drivers
v0x55b77d5d9ed0_0 .net "sum", 0 0, L_0x55b77d5df330;  1 drivers
S_0x55b77d5da030 .scope module, "FA5" "one_bit_full_adder" 3 19, 4 1 0, S_0x55b77d5b76a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x55b77d5df8b0 .functor XOR 1, L_0x55b77d5e0110, L_0x55b77d5e0240, C4<0>, C4<0>;
L_0x55b77d5dfc90 .functor XOR 1, L_0x55b77d5df8b0, L_0x55b77d5e0400, C4<0>, C4<0>;
L_0x55b77d5dfd00 .functor AND 1, L_0x55b77d5e0110, L_0x55b77d5e0240, C4<1>, C4<1>;
L_0x55b77d5dfda0 .functor AND 1, L_0x55b77d5e0240, L_0x55b77d5e0400, C4<1>, C4<1>;
L_0x55b77d5dfe40 .functor OR 1, L_0x55b77d5dfd00, L_0x55b77d5dfda0, C4<0>, C4<0>;
L_0x55b77d5dff50 .functor AND 1, L_0x55b77d5e0110, L_0x55b77d5e0400, C4<1>, C4<1>;
L_0x55b77d5e0000 .functor OR 1, L_0x55b77d5dfe40, L_0x55b77d5dff50, C4<0>, C4<0>;
v0x55b77d5da230_0 .net *"_s0", 0 0, L_0x55b77d5df8b0;  1 drivers
v0x55b77d5da330_0 .net *"_s10", 0 0, L_0x55b77d5dff50;  1 drivers
v0x55b77d5da410_0 .net *"_s4", 0 0, L_0x55b77d5dfd00;  1 drivers
v0x55b77d5da500_0 .net *"_s6", 0 0, L_0x55b77d5dfda0;  1 drivers
v0x55b77d5da5e0_0 .net *"_s8", 0 0, L_0x55b77d5dfe40;  1 drivers
v0x55b77d5da710_0 .net "a", 0 0, L_0x55b77d5e0110;  1 drivers
v0x55b77d5da7d0_0 .net "b", 0 0, L_0x55b77d5e0240;  1 drivers
v0x55b77d5da890_0 .net "cin", 0 0, L_0x55b77d5e0400;  1 drivers
v0x55b77d5da950_0 .net "cout", 0 0, L_0x55b77d5e0000;  1 drivers
v0x55b77d5daaa0_0 .net "sum", 0 0, L_0x55b77d5dfc90;  1 drivers
S_0x55b77d5dac00 .scope module, "FA6" "one_bit_full_adder" 3 20, 4 1 0, S_0x55b77d5b76a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x55b77d5e0530 .functor XOR 1, L_0x55b77d5e0a70, L_0x55b77d5e0c40, C4<0>, C4<0>;
L_0x55b77d5e05a0 .functor XOR 1, L_0x55b77d5e0530, L_0x55b77d5e0ce0, C4<0>, C4<0>;
L_0x55b77d5e0610 .functor AND 1, L_0x55b77d5e0a70, L_0x55b77d5e0c40, C4<1>, C4<1>;
L_0x55b77d5e06b0 .functor AND 1, L_0x55b77d5e0c40, L_0x55b77d5e0ce0, C4<1>, C4<1>;
L_0x55b77d5e07a0 .functor OR 1, L_0x55b77d5e0610, L_0x55b77d5e06b0, C4<0>, C4<0>;
L_0x55b77d5e08b0 .functor AND 1, L_0x55b77d5e0a70, L_0x55b77d5e0ce0, C4<1>, C4<1>;
L_0x55b77d5e0960 .functor OR 1, L_0x55b77d5e07a0, L_0x55b77d5e08b0, C4<0>, C4<0>;
v0x55b77d5dae00_0 .net *"_s0", 0 0, L_0x55b77d5e0530;  1 drivers
v0x55b77d5daf00_0 .net *"_s10", 0 0, L_0x55b77d5e08b0;  1 drivers
v0x55b77d5dafe0_0 .net *"_s4", 0 0, L_0x55b77d5e0610;  1 drivers
v0x55b77d5db0d0_0 .net *"_s6", 0 0, L_0x55b77d5e06b0;  1 drivers
v0x55b77d5db1b0_0 .net *"_s8", 0 0, L_0x55b77d5e07a0;  1 drivers
v0x55b77d5db2e0_0 .net "a", 0 0, L_0x55b77d5e0a70;  1 drivers
v0x55b77d5db3a0_0 .net "b", 0 0, L_0x55b77d5e0c40;  1 drivers
v0x55b77d5db460_0 .net "cin", 0 0, L_0x55b77d5e0ce0;  1 drivers
v0x55b77d5db520_0 .net "cout", 0 0, L_0x55b77d5e0960;  1 drivers
v0x55b77d5db670_0 .net "sum", 0 0, L_0x55b77d5e05a0;  1 drivers
S_0x55b77d5db7d0 .scope module, "FA7" "one_bit_full_adder" 3 21, 4 1 0, S_0x55b77d5b76a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x55b77d5e0fc0 .functor XOR 1, L_0x55b77d5e1590, L_0x55b77d5e16f0, C4<0>, C4<0>;
L_0x55b77d5e1030 .functor XOR 1, L_0x55b77d5e0fc0, L_0x55b77d5e1820, C4<0>, C4<0>;
L_0x55b77d5e10f0 .functor AND 1, L_0x55b77d5e1590, L_0x55b77d5e16f0, C4<1>, C4<1>;
L_0x55b77d5e1200 .functor AND 1, L_0x55b77d5e16f0, L_0x55b77d5e1820, C4<1>, C4<1>;
L_0x55b77d5e12c0 .functor OR 1, L_0x55b77d5e10f0, L_0x55b77d5e1200, C4<0>, C4<0>;
L_0x55b77d5e13d0 .functor AND 1, L_0x55b77d5e1590, L_0x55b77d5e1820, C4<1>, C4<1>;
L_0x55b77d5e1480 .functor OR 1, L_0x55b77d5e12c0, L_0x55b77d5e13d0, C4<0>, C4<0>;
v0x55b77d5db9d0_0 .net *"_s0", 0 0, L_0x55b77d5e0fc0;  1 drivers
v0x55b77d5dbad0_0 .net *"_s10", 0 0, L_0x55b77d5e13d0;  1 drivers
v0x55b77d5dbbb0_0 .net *"_s4", 0 0, L_0x55b77d5e10f0;  1 drivers
v0x55b77d5dbca0_0 .net *"_s6", 0 0, L_0x55b77d5e1200;  1 drivers
v0x55b77d5dbd80_0 .net *"_s8", 0 0, L_0x55b77d5e12c0;  1 drivers
v0x55b77d5dbeb0_0 .net "a", 0 0, L_0x55b77d5e1590;  1 drivers
v0x55b77d5dbf70_0 .net "b", 0 0, L_0x55b77d5e16f0;  1 drivers
v0x55b77d5dc030_0 .net "cin", 0 0, L_0x55b77d5e1820;  1 drivers
v0x55b77d5dc0f0_0 .net "cout", 0 0, L_0x55b77d5e1480;  alias, 1 drivers
v0x55b77d5dc240_0 .net "sum", 0 0, L_0x55b77d5e1030;  1 drivers
    .scope S_0x55b77d5a58f0;
T_0 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x55b77d5dc920_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x55b77d5dca00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b77d5dcbf0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x55b77d5dc920_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x55b77d5dca00_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b77d5dcbf0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x55b77d5dc920_0, 0, 8;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x55b77d5dca00_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b77d5dcbf0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 26, 0, 8;
    %store/vec4 v0x55b77d5dc920_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x55b77d5dca00_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b77d5dcbf0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v0x55b77d5dc920_0, 0, 8;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v0x55b77d5dca00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b77d5dcbf0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 43, 0, 8;
    %store/vec4 v0x55b77d5dc920_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x55b77d5dca00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b77d5dcbf0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 65, 0, 8;
    %store/vec4 v0x55b77d5dc920_0, 0, 8;
    %pushi/vec4 43, 0, 8;
    %store/vec4 v0x55b77d5dca00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b77d5dcbf0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x55b77d5dc920_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x55b77d5dca00_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b77d5dcbf0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x55b77d5dc920_0, 0, 8;
    %pushi/vec4 95, 0, 8;
    %store/vec4 v0x55b77d5dca00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b77d5dcbf0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x55b77d5dc920_0, 0, 8;
    %pushi/vec4 95, 0, 8;
    %store/vec4 v0x55b77d5dca00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b77d5dcbf0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x55b77d5a58f0;
T_1 ;
    %wait E_0x55b77d58e200;
    %vpi_call 2 35 "$monitor", "<%d>: Input_A = %b, Input_B = %b, Input_Cin = %b, Sum = %b, Carry = %b", $time, v0x55b77d5dc920_0, v0x55b77d5dca00_0, v0x55b77d5dcbf0_0, v0x55b77d5dcce0_0, v0x55b77d5dcad0_0 {0 0 0};
    %jmp T_1;
    .thread T_1, $push;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "A1Q1_eight_bit_adder_top.v";
    "A1Q1_eight_bit_adder.v";
    "A1Q1_one_bit_full_adder.v";
