{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418776105480 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418776105481 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 16 22:28:25 2014 " "Processing started: Tue Dec 16 22:28:25 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418776105481 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418776105481 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off core-musa -c musa " "Command: quartus_map --read_settings_files=on --write_settings_files=off core-musa -c musa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418776105481 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1418776105874 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control_unit_microprogramed.v(306) " "Verilog HDL information at control_unit_microprogramed.v(306): always construct contains both blocking and non-blocking assignments" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/control_unit_microprogramed.v" 306 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1418776105977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_microprogramed.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_microprogramed.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_microprogramed " "Found entity 1: control_unit_microprogramed" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/control_unit_microprogramed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418776105979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418776105979 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "musa.v(68) " "Verilog HDL Module Instantiation warning at musa.v(68): ignored dangling comma in List of Port Connections" {  } { { "musa.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/musa.v" 68 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1418776105983 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "musa.v(132) " "Verilog HDL Module Instantiation warning at musa.v(132): ignored dangling comma in List of Port Connections" {  } { { "musa.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/musa.v" 132 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1418776105983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "musa.v 1 1 " "Found 1 design units, including 1 entities, in source file musa.v" { { "Info" "ISGN_ENTITY_NAME" "1 musa " "Found entity 1: musa" {  } { { "musa.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/musa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418776105984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418776105984 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control_unit.v(21) " "Verilog HDL information at control_unit.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "control_unit.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/control_unit.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1418776105989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418776105989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418776105989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/data_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418776105992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418776105992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/instruction_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418776105996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418776105996 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "stack.v(41) " "Verilog HDL information at stack.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1418776105999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack.v 1 1 " "Found 1 design units, including 1 entities, in source file stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 stack " "Found entity 1: stack" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418776105999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418776105999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418776106002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418776106002 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registers_bank.v(36) " "Verilog HDL warning at registers_bank.v(36): extended using \"x\" or \"z\"" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1418776106005 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registers_bank.v(37) " "Verilog HDL warning at registers_bank.v(37): extended using \"x\" or \"z\"" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1418776106006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file registers_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_bank " "Found entity 1: registers_bank" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418776106006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418776106006 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_pc_adress musa.v(179) " "Verilog HDL Implicit Net warning at musa.v(179): created implicit net for \"w_pc_adress\"" {  } { { "musa.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/musa.v" 179 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418776106006 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "brfl_result musa.v(30) " "Verilog HDL error at musa.v(30): object \"brfl_result\" is not declared" {  } { { "musa.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/musa.v" 30 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1418776106009 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out_data registers_bank.v(36) " "Verilog HDL Procedural Assignment error at registers_bank.v(36): object \"out_data\" on left-hand side of assignment must have a variable data type" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 36 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1418776106010 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out_dataB registers_bank.v(37) " "Verilog HDL Procedural Assignment error at registers_bank.v(37): object \"out_dataB\" on left-hand side of assignment must have a variable data type" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 37 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1418776106011 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/output_files/musa.map.smsg " "Generated suppressed messages file C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/output_files/musa.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1418776106042 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "450 " "Peak virtual memory: 450 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418776106096 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 16 22:28:26 2014 " "Processing ended: Tue Dec 16 22:28:26 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418776106096 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418776106096 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418776106096 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418776106096 ""}
