<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element FFT_Comp
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element clk_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="5CEBA4F23C7" />
 <parameter name="deviceFamily" value="Cyclone V" />
 <parameter name="deviceSpeedGrade" value="7" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk" internal="clk_0.clk_in" type="clock" dir="end" />
 <interface
   name="fft_comp_sink"
   internal="FFT_Comp.sink"
   type="avalon_streaming"
   dir="end" />
 <interface
   name="fft_comp_source"
   internal="FFT_Comp.source"
   type="avalon_streaming"
   dir="start" />
 <interface name="reset" internal="clk_0.clk_in_reset" type="reset" dir="end" />
 <module name="FFT_Comp" kind="altera_fft_ii" version="17.0" enabled="1">
  <parameter name="data_flow" value="Variable Streaming" />
  <parameter name="data_rep" value="Fixed Point" />
  <parameter name="design_env" value="QSYS" />
  <parameter name="direction" value="Bi-directional" />
  <parameter name="dsp_resource_opt" value="false" />
  <parameter name="engine_arch" value="Quad Output" />
  <parameter name="hard_fp" value="false" />
  <parameter name="hyper_opt" value="false" />
  <parameter name="in_order" value="Natural" />
  <parameter name="in_width" value="16" />
  <parameter name="length" value="256" />
  <parameter name="num_engines" value="1" />
  <parameter name="out_order" value="Digit Reverse" />
  <parameter name="out_width" value="25" />
  <parameter name="selected_device_family" value="Cyclone V" />
  <parameter name="twid_width" value="16" />
 </module>
 <module name="clk_0" kind="clock_source" version="17.0" enabled="1">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <connection kind="clock" version="17.0" start="clk_0.clk" end="FFT_Comp.clk" />
 <connection
   kind="reset"
   version="17.0"
   start="clk_0.clk_reset"
   end="FFT_Comp.rst" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
