{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1665214446536 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665214446536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 08 04:34:06 2022 " "Processing started: Sat Oct 08 04:34:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665214446536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1665214446536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetoProcessador -c projetoProcessador " "Command: quartus_map --read_settings_files=on --write_settings_files=off projetoProcessador -c projetoProcessador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1665214446536 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1665214446849 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "processador.v " "Can't analyze file -- file processador.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1665214446896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoprocessador_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoprocessador_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 projetoProcessador_tb " "Found entity 1: projetoProcessador_tb" {  } { { "projetoProcessador_tb.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665214446896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665214446896 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IMM Imm projetoProcessador.v(8) " "Verilog HDL Declaration information at projetoProcessador.v(8): object \"IMM\" differs only in case from object \"Imm\" in the same scope" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665214446896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoprocessador.v 4 4 " "Found 4 design units, including 4 entities, in source file projetoprocessador.v" { { "Info" "ISGN_ENTITY_NAME" "1 projetoProcessador " "Found entity 1: projetoProcessador" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665214446896 ""} { "Info" "ISGN_ENTITY_NAME" "2 dec3to8 " "Found entity 2: dec3to8" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665214446896 ""} { "Info" "ISGN_ENTITY_NAME" "3 regn " "Found entity 3: regn" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665214446896 ""} { "Info" "ISGN_ENTITY_NAME" "4 Alu " "Found entity 4: Alu" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665214446896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665214446896 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projetoProcessador " "Elaborating entity \"projetoProcessador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1665214446927 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_in projetoProcessador.v(14) " "Verilog HDL or VHDL warning at projetoProcessador.v(14): object \"IR_in\" assigned a value but never read" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1665214446927 "|projetoProcessador"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Tstep_Q=0 projetoProcessador.v(36) " "Verilog HDL Display System Task info at projetoProcessador.v(36): Tstep_Q=0" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 36 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1665214446927 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projetoProcessador.v(81) " "Verilog HDL Case Statement warning at projetoProcessador.v(81): incomplete case statement has no default case item" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 81 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1665214446927 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projetoProcessador.v(126) " "Verilog HDL Case Statement warning at projetoProcessador.v(126): incomplete case statement has no default case item" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 126 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1665214446927 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projetoProcessador.v(169) " "Verilog HDL Case Statement warning at projetoProcessador.v(169): incomplete case statement has no default case item" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 169 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1665214446927 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IR projetoProcessador.v(69) " "Verilog HDL Always Construct warning at projetoProcessador.v(69): inferring latch(es) for variable \"IR\", which holds its previous value in one or more paths through the always construct" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665214446927 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A_in projetoProcessador.v(69) " "Verilog HDL Always Construct warning at projetoProcessador.v(69): inferring latch(es) for variable \"A_in\", which holds its previous value in one or more paths through the always construct" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665214446927 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Select projetoProcessador.v(69) " "Verilog HDL Always Construct warning at projetoProcessador.v(69): inferring latch(es) for variable \"Select\", which holds its previous value in one or more paths through the always construct" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665214446927 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select._IR7_0_0 projetoProcessador.v(69) " "Inferred latch for \"Select._IR7_0_0\" at projetoProcessador.v(69)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665214446927 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select._IR8_IR8_0 projetoProcessador.v(69) " "Inferred latch for \"Select._IR8_IR8_0\" at projetoProcessador.v(69)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665214446927 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select._G projetoProcessador.v(69) " "Inferred latch for \"Select._G\" at projetoProcessador.v(69)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665214446927 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select._R7 projetoProcessador.v(69) " "Inferred latch for \"Select._R7\" at projetoProcessador.v(69)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665214446927 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select._R6 projetoProcessador.v(69) " "Inferred latch for \"Select._R6\" at projetoProcessador.v(69)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665214446927 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select._R5 projetoProcessador.v(69) " "Inferred latch for \"Select._R5\" at projetoProcessador.v(69)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665214446927 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select._R4 projetoProcessador.v(69) " "Inferred latch for \"Select._R4\" at projetoProcessador.v(69)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665214446927 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select._R3 projetoProcessador.v(69) " "Inferred latch for \"Select._R3\" at projetoProcessador.v(69)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665214446927 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select._R2 projetoProcessador.v(69) " "Inferred latch for \"Select._R2\" at projetoProcessador.v(69)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665214446927 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select._R1 projetoProcessador.v(69) " "Inferred latch for \"Select._R1\" at projetoProcessador.v(69)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665214446927 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select._R0 projetoProcessador.v(69) " "Inferred latch for \"Select._R0\" at projetoProcessador.v(69)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665214446927 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_in projetoProcessador.v(69) " "Inferred latch for \"A_in\" at projetoProcessador.v(69)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665214446927 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[0\] projetoProcessador.v(69) " "Inferred latch for \"IR\[0\]\" at projetoProcessador.v(69)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665214446927 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[1\] projetoProcessador.v(69) " "Inferred latch for \"IR\[1\]\" at projetoProcessador.v(69)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665214446927 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[2\] projetoProcessador.v(69) " "Inferred latch for \"IR\[2\]\" at projetoProcessador.v(69)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665214446927 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[3\] projetoProcessador.v(69) " "Inferred latch for \"IR\[3\]\" at projetoProcessador.v(69)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665214446927 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[4\] projetoProcessador.v(69) " "Inferred latch for \"IR\[4\]\" at projetoProcessador.v(69)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665214446927 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[5\] projetoProcessador.v(69) " "Inferred latch for \"IR\[5\]\" at projetoProcessador.v(69)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665214446927 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[6\] projetoProcessador.v(69) " "Inferred latch for \"IR\[6\]\" at projetoProcessador.v(69)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665214446927 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[7\] projetoProcessador.v(69) " "Inferred latch for \"IR\[7\]\" at projetoProcessador.v(69)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665214446927 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[8\] projetoProcessador.v(69) " "Inferred latch for \"IR\[8\]\" at projetoProcessador.v(69)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665214446927 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[9\] projetoProcessador.v(69) " "Inferred latch for \"IR\[9\]\" at projetoProcessador.v(69)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665214446927 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[10\] projetoProcessador.v(69) " "Inferred latch for \"IR\[10\]\" at projetoProcessador.v(69)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665214446927 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[11\] projetoProcessador.v(69) " "Inferred latch for \"IR\[11\]\" at projetoProcessador.v(69)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665214446927 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[12\] projetoProcessador.v(69) " "Inferred latch for \"IR\[12\]\" at projetoProcessador.v(69)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665214446927 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[13\] projetoProcessador.v(69) " "Inferred latch for \"IR\[13\]\" at projetoProcessador.v(69)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665214446927 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[14\] projetoProcessador.v(69) " "Inferred latch for \"IR\[14\]\" at projetoProcessador.v(69)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665214446927 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[15\] projetoProcessador.v(69) " "Inferred latch for \"IR\[15\]\" at projetoProcessador.v(69)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665214446927 "|projetoProcessador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"dec3to8:decX\"" {  } { { "projetoProcessador.v" "decX" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665214446927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:reg_0 " "Elaborating entity \"regn\" for hierarchy \"regn:reg_0\"" {  } { { "projetoProcessador.v" "reg_0" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665214446927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Alu:alu " "Elaborating entity \"Alu\" for hierarchy \"Alu:alu\"" {  } { { "projetoProcessador.v" "alu" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665214446943 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1665214447239 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/pastaX/projetoProcessador/output_files/projetoProcessador.map.smsg " "Generated suppressed messages file C:/pastaX/projetoProcessador/output_files/projetoProcessador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1665214447286 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1665214447380 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665214447380 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[0\] " "No output dependent on input pin \"DIN\[0\]\"" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665214447411 "|projetoProcessador|DIN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[1\] " "No output dependent on input pin \"DIN\[1\]\"" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665214447411 "|projetoProcessador|DIN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[2\] " "No output dependent on input pin \"DIN\[2\]\"" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665214447411 "|projetoProcessador|DIN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[3\] " "No output dependent on input pin \"DIN\[3\]\"" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665214447411 "|projetoProcessador|DIN[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[4\] " "No output dependent on input pin \"DIN\[4\]\"" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665214447411 "|projetoProcessador|DIN[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[5\] " "No output dependent on input pin \"DIN\[5\]\"" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665214447411 "|projetoProcessador|DIN[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[6\] " "No output dependent on input pin \"DIN\[6\]\"" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665214447411 "|projetoProcessador|DIN[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[7\] " "No output dependent on input pin \"DIN\[7\]\"" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665214447411 "|projetoProcessador|DIN[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[8\] " "No output dependent on input pin \"DIN\[8\]\"" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665214447411 "|projetoProcessador|DIN[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[9\] " "No output dependent on input pin \"DIN\[9\]\"" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665214447411 "|projetoProcessador|DIN[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[10\] " "No output dependent on input pin \"DIN\[10\]\"" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665214447411 "|projetoProcessador|DIN[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[11\] " "No output dependent on input pin \"DIN\[11\]\"" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665214447411 "|projetoProcessador|DIN[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[12\] " "No output dependent on input pin \"DIN\[12\]\"" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665214447411 "|projetoProcessador|DIN[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[13\] " "No output dependent on input pin \"DIN\[13\]\"" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665214447411 "|projetoProcessador|DIN[13]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1665214447411 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1665214447411 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1665214447411 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1665214447411 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1665214447411 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4600 " "Peak virtual memory: 4600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665214447442 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 08 04:34:07 2022 " "Processing ended: Sat Oct 08 04:34:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665214447442 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665214447442 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665214447442 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665214447442 ""}
