Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Jun 19 10:00:52 2024
| Host         : Kumar_Shivam running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ground_segment_timing_summary_routed.rpt -pb ground_segment_timing_summary_routed.pb -rpx ground_segment_timing_summary_routed.rpx -warn_on_violation
| Design       : ground_segment
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (44)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (44)
-------------------------------------------------
 There are 44 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   52          inf        0.000                      0                   52           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 telemetry_decoder/decoded_telemetry_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            telemetry_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.072ns  (logic 2.811ns (69.032%)  route 1.261ns (30.968%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE                         0.000     0.000 r  telemetry_decoder/decoded_telemetry_reg[4]_lopt_replica/C
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.246     0.246 r  telemetry_decoder/decoded_telemetry_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.261     1.507    lopt_2
    N18                  OBUF (Prop_obuf_I_O)         2.565     4.072 r  telemetry_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.072    telemetry_out[4]
    N18                                                               r  telemetry_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 telemetry_decoder/decoded_telemetry_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            telemetry_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.069ns  (logic 2.713ns (66.685%)  route 1.356ns (33.315%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE                         0.000     0.000 r  telemetry_decoder/decoded_telemetry_reg[7]/C
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.269     0.269 r  telemetry_decoder/decoded_telemetry_reg[7]/Q
                         net (fo=1, routed)           1.356     1.625    telemetry_out_OBUF[7]
    N17                  OBUF (Prop_obuf_I_O)         2.444     4.069 r  telemetry_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.069    telemetry_out[7]
    N17                                                               r  telemetry_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 telemetry_decoder/decoded_telemetry_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            telemetry_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.058ns  (logic 2.797ns (68.925%)  route 1.261ns (31.075%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  telemetry_decoder/decoded_telemetry_reg[0]_lopt_replica/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.246     0.246 r  telemetry_decoder/decoded_telemetry_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.261     1.507    lopt
    R18                  OBUF (Prop_obuf_I_O)         2.551     4.058 r  telemetry_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.058    telemetry_out[0]
    R18                                                               r  telemetry_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 telemetry_decoder/decoded_telemetry_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            telemetry_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.950ns  (logic 2.713ns (68.681%)  route 1.237ns (31.319%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE                         0.000     0.000 r  telemetry_decoder/decoded_telemetry_reg[6]_lopt_replica/C
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.269     0.269 r  telemetry_decoder/decoded_telemetry_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.237     1.506    lopt_3
    R16                  OBUF (Prop_obuf_I_O)         2.444     3.950 r  telemetry_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.950    telemetry_out[6]
    R16                                                               r  telemetry_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 telemetry_decoder/decoded_telemetry_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            telemetry_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.925ns  (logic 2.686ns (68.448%)  route 1.238ns (31.552%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE                         0.000     0.000 r  telemetry_decoder/decoded_telemetry_reg[2]_lopt_replica/C
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.269     0.269 r  telemetry_decoder/decoded_telemetry_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.238     1.507    lopt_1
    U17                  OBUF (Prop_obuf_I_O)         2.417     3.925 r  telemetry_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.925    telemetry_out[2]
    U17                                                               r  telemetry_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 telemetry_decoder/decoded_telemetry_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            telemetry_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.869ns  (logic 2.730ns (70.551%)  route 1.139ns (29.449%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE                         0.000     0.000 r  telemetry_decoder/decoded_telemetry_reg[3]/C
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.269     0.269 r  telemetry_decoder/decoded_telemetry_reg[3]/Q
                         net (fo=1, routed)           1.139     1.408    telemetry_out_OBUF[3]
    M19                  OBUF (Prop_obuf_I_O)         2.461     3.869 r  telemetry_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.869    telemetry_out[3]
    M19                                                               r  telemetry_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 telemetry_decoder/decoded_telemetry_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            telemetry_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.849ns  (logic 2.710ns (70.397%)  route 1.139ns (29.603%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDCE                         0.000     0.000 r  telemetry_decoder/decoded_telemetry_reg[5]/C
    SLICE_X0Y7           FDCE (Prop_fdce_C_Q)         0.269     0.269 r  telemetry_decoder/decoded_telemetry_reg[5]/Q
                         net (fo=1, routed)           1.139     1.408    telemetry_out_OBUF[5]
    R17                  OBUF (Prop_obuf_I_O)         2.441     3.849 r  telemetry_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.849    telemetry_out[5]
    R17                                                               r  telemetry_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 telemetry_decoder/decoded_telemetry_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            telemetry_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.828ns  (logic 2.688ns (70.232%)  route 1.139ns (29.768%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE                         0.000     0.000 r  telemetry_decoder/decoded_telemetry_reg[1]/C
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.269     0.269 r  telemetry_decoder/decoded_telemetry_reg[1]/Q
                         net (fo=1, routed)           1.139     1.408    telemetry_out_OBUF[1]
    T17                  OBUF (Prop_obuf_I_O)         2.419     3.828 r  telemetry_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.828    telemetry_out[1]
    T17                                                               r  telemetry_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            telemetry_decoder/decoded_telemetry_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.243ns  (logic 0.819ns (36.501%)  route 1.424ns (63.499%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 f  reset_IBUF_inst/O
                         net (fo=22, routed)          1.424     2.243    telemetry_decoder/reset_IBUF
    SLICE_X0Y7           FDCE                                         f  telemetry_decoder/decoded_telemetry_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            telemetry_decoder/decoded_telemetry_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.243ns  (logic 0.819ns (36.501%)  route 1.424ns (63.499%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 f  reset_IBUF_inst/O
                         net (fo=22, routed)          1.424     2.243    telemetry_decoder/reset_IBUF
    SLICE_X0Y7           FDCE                                         f  telemetry_decoder/decoded_telemetry_reg[5]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 telemetry_decoder/decoded_telemetry_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            telemetry_demodulator/demodulated_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.156ns  (logic 0.091ns (58.384%)  route 0.065ns (41.616%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDCE                         0.000     0.000 r  telemetry_decoder/decoded_telemetry_reg[4]/C
    SLICE_X0Y7           FDCE (Prop_fdce_C_Q)         0.091     0.091 r  telemetry_decoder/decoded_telemetry_reg[4]/Q
                         net (fo=2, routed)           0.065     0.156    telemetry_demodulator/telemetry_out_OBUF[2]
    SLICE_X1Y7           FDCE                                         r  telemetry_demodulator/demodulated_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf_receiver/received_data_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            telemetry_demodulator/shift_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.201ns  (logic 0.100ns (49.804%)  route 0.101ns (50.196%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE                         0.000     0.000 r  rf_receiver/received_data_reg/C
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  rf_receiver/received_data_reg/Q
                         net (fo=1, routed)           0.101     0.201    telemetry_demodulator/received_data
    SLICE_X0Y1           FDCE                                         r  telemetry_demodulator/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 telemetry_demodulator/demodulated_data_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            telemetry_decoder/decoded_telemetry_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.100ns (47.880%)  route 0.109ns (52.120%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE                         0.000     0.000 r  telemetry_demodulator/demodulated_data_reg[6]/C
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  telemetry_demodulator/demodulated_data_reg[6]/Q
                         net (fo=2, routed)           0.109     0.209    telemetry_decoder/demodulated_data[3]
    SLICE_X1Y7           FDCE                                         r  telemetry_decoder/decoded_telemetry_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 telemetry_decoder/decoded_telemetry_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            telemetry_decoder/decoded_telemetry_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.210ns  (logic 0.157ns (74.772%)  route 0.053ns (25.228%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE                         0.000     0.000 r  telemetry_decoder/decoded_telemetry_reg[6]/C
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.091     0.091 f  telemetry_decoder/decoded_telemetry_reg[6]/Q
                         net (fo=1, routed)           0.053     0.144    telemetry_decoder/telemetry_out_OBUF[6]
    SLICE_X1Y7           LUT1 (Prop_lut1_I0_O)        0.066     0.210 r  telemetry_decoder/decoded_telemetry[7]_i_1/O
                         net (fo=1, routed)           0.000     0.210    telemetry_decoder/decoded_telemetry[7]_i_1_n_0
    SLICE_X1Y7           FDCE                                         r  telemetry_decoder/decoded_telemetry_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 telemetry_demodulator/demodulated_data_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            telemetry_decoder/decoded_telemetry_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.215ns  (logic 0.100ns (46.599%)  route 0.115ns (53.401%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE                         0.000     0.000 r  telemetry_demodulator/demodulated_data_reg[2]/C
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  telemetry_demodulator/demodulated_data_reg[2]/Q
                         net (fo=2, routed)           0.115     0.215    telemetry_decoder/demodulated_data[1]
    SLICE_X0Y3           FDCE                                         r  telemetry_decoder/decoded_telemetry_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 telemetry_demodulator/demodulated_data_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            telemetry_decoder/decoded_telemetry_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.222ns  (logic 0.100ns (45.060%)  route 0.122ns (54.940%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE                         0.000     0.000 r  telemetry_demodulator/demodulated_data_reg[4]/C
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  telemetry_demodulator/demodulated_data_reg[4]/Q
                         net (fo=2, routed)           0.122     0.222    telemetry_decoder/demodulated_data[2]
    SLICE_X0Y7           FDCE                                         r  telemetry_decoder/decoded_telemetry_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 telemetry_decoder/decoded_telemetry_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            telemetry_decoder/decoded_telemetry_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.224ns  (logic 0.157ns (70.100%)  route 0.067ns (29.900%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDCE                         0.000     0.000 r  telemetry_decoder/decoded_telemetry_reg[4]/C
    SLICE_X0Y7           FDCE (Prop_fdce_C_Q)         0.091     0.091 f  telemetry_decoder/decoded_telemetry_reg[4]/Q
                         net (fo=2, routed)           0.067     0.158    telemetry_decoder/telemetry_out_OBUF[4]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.066     0.224 r  telemetry_decoder/decoded_telemetry[5]_i_1/O
                         net (fo=1, routed)           0.000     0.224    telemetry_decoder/decoded_telemetry[5]_i_1_n_0
    SLICE_X0Y7           FDCE                                         r  telemetry_decoder/decoded_telemetry_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 telecommand_modulator/modulated_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            rf_transmitter/rf_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.100ns (39.821%)  route 0.151ns (60.179%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE                         0.000     0.000 r  telecommand_modulator/modulated_out_reg/C
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  telecommand_modulator/modulated_out_reg/Q
                         net (fo=1, routed)           0.151     0.251    rf_transmitter/modulated_out
    SLICE_X1Y1           FDCE                                         r  rf_transmitter/rf_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 telecommand_encoder/encoded_command_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            telecommand_modulator/shift_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.100ns (39.321%)  route 0.154ns (60.679%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  telecommand_encoder/encoded_command_reg[7]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  telecommand_encoder/encoded_command_reg[7]/Q
                         net (fo=1, routed)           0.154     0.254    telecommand_modulator/encoded_command[0]
    SLICE_X1Y1           FDCE                                         r  telecommand_modulator/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 telemetry_decoder/decoded_telemetry_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            telemetry_demodulator/demodulated_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.100ns (39.306%)  route 0.154ns (60.694%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE                         0.000     0.000 r  telemetry_decoder/decoded_telemetry_reg[0]/C
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  telemetry_decoder/decoded_telemetry_reg[0]/Q
                         net (fo=2, routed)           0.154     0.254    telemetry_demodulator/telemetry_out_OBUF[0]
    SLICE_X0Y3           FDCE                                         r  telemetry_demodulator/demodulated_data_reg[2]/D
  -------------------------------------------------------------------    -------------------





