# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 11
attribute \dynports 1
attribute \src "dut.sv:4.1-71.10"
attribute \cells_not_processed 1
module \asym_ram_sdp_write_wider
  parameter \WIDTHB 4
  parameter \SIZEB 1024
  parameter \ADDRWIDTHB 10
  parameter \WIDTHA 16
  parameter \SIZEA 256
  parameter \ADDRWIDTHA 8
  parameter \maxSIZE 1024
  parameter \maxWIDTH 16
  parameter \minWIDTH 4
  parameter \RATIO 4
  parameter \log2RATIO 64'0000000000000000000000000000000000000000000000000000000000000010
  attribute \src "dut.sv:52.2-56.5"
  wire width 4 $0\readB[3:0]
  wire $auto$rtlil.cc:3006:And$10
  wire $auto$rtlil.cc:3006:And$4
  wire $auto$rtlil.cc:3006:And$6
  wire $auto$rtlil.cc:3006:And$8
  wire width 10 $memwr$\RAM$0_ADDR
  wire width 4 $memwr$\RAM$0_DATA
  wire width 4 $memwr$\RAM$0_EN
  wire width 10 $memwr$\RAM$1_ADDR
  wire width 4 $memwr$\RAM$1_DATA
  wire width 4 $memwr$\RAM$1_EN
  wire width 10 $memwr$\RAM$2_ADDR
  wire width 4 $memwr$\RAM$2_DATA
  wire width 4 $memwr$\RAM$2_EN
  wire width 10 $memwr$\RAM$3_ADDR
  wire width 4 $memwr$\RAM$3_DATA
  wire width 4 $memwr$\RAM$3_EN
  attribute \src "dut.sv:4.63-4.68"
  wire width 8 input 6 \addrA
  attribute \src "dut.sv:4.70-4.75"
  wire width 10 input 7 \addrB
  attribute \src "dut.sv:4.34-4.38"
  wire input 1 \clkA
  attribute \src "dut.sv:4.40-4.44"
  wire input 2 \clkB
  attribute \src "dut.sv:4.77-4.80"
  wire width 16 input 8 \diA
  attribute \src "dut.sv:4.82-4.85"
  wire width 4 output 9 \doB
  attribute \src "dut.sv:4.51-4.55"
  wire input 4 \enaA
  attribute \src "dut.sv:4.57-4.61"
  wire input 5 \enaB
  wire width 4 \memrd_RAM_DATA
  attribute \reg 1
  attribute \src "dut.sv:50.19-50.24"
  wire width 4 \readB
  attribute \src "dut.sv:4.46-4.49"
  wire input 3 \weA
  attribute \src "dut.sv:49.21-49.24"
  memory width 4 size 1024 \RAM
  cell $and $auto$process.cpp:2236:import_statement_with_loop_vars$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \enaA
    connect \B \weA
    connect \Y $auto$rtlil.cc:3006:And$4
  end
  cell $and $auto$process.cpp:2236:import_statement_with_loop_vars$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \enaA
    connect \B \weA
    connect \Y $auto$rtlil.cc:3006:And$6
  end
  cell $and $auto$process.cpp:2236:import_statement_with_loop_vars$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \enaA
    connect \B \weA
    connect \Y $auto$rtlil.cc:3006:And$8
  end
  cell $and $auto$process.cpp:2236:import_statement_with_loop_vars$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \enaA
    connect \B \weA
    connect \Y $auto$rtlil.cc:3006:And$10
  end
  attribute \src "dut.sv:54.17-54.22"
  cell $memrd \memrd_RAM
    parameter \ABITS 10
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\RAM"
    parameter \TRANSPARENT 0
    parameter \WIDTH 4
    connect \ADDR \addrB
    connect \CLK 1'x
    connect \DATA \memrd_RAM_DATA
    connect \EN 1'1
  end
  attribute \always_ff 1
  attribute \src "dut.sv:52.2-56.5"
  process $proc$dut.sv:52$1
    assign $0\readB[3:0] \readB
    attribute \src "dut.sv:32.9-36.12"
    switch \enaB
      attribute \src "dut.sv:32.13-32.16"
      case 1'1
        assign $0\readB[3:0] \memrd_RAM_DATA
      case 
    end
    sync posedge \clkB
      update \readB $0\readB[3:0]
  end
  attribute \always_ff 1
  attribute \src "dut.sv:59.2-70.5"
  process $proc$dut.sv:59$2
    sync posedge \clkA
      update $memwr$\RAM$0_ADDR { \addrA 2'00 }
      update $memwr$\RAM$0_DATA \diA [3:0]
      update $memwr$\RAM$0_EN { $auto$rtlil.cc:3006:And$4 $auto$rtlil.cc:3006:And$4 $auto$rtlil.cc:3006:And$4 $auto$rtlil.cc:3006:And$4 }
      update $memwr$\RAM$1_ADDR { \addrA 2'01 }
      update $memwr$\RAM$1_DATA \diA [7:4]
      update $memwr$\RAM$1_EN { $auto$rtlil.cc:3006:And$6 $auto$rtlil.cc:3006:And$6 $auto$rtlil.cc:3006:And$6 $auto$rtlil.cc:3006:And$6 }
      update $memwr$\RAM$2_ADDR { \addrA 2'10 }
      update $memwr$\RAM$2_DATA \diA [11:8]
      update $memwr$\RAM$2_EN { $auto$rtlil.cc:3006:And$8 $auto$rtlil.cc:3006:And$8 $auto$rtlil.cc:3006:And$8 $auto$rtlil.cc:3006:And$8 }
      update $memwr$\RAM$3_ADDR { \addrA 2'11 }
      update $memwr$\RAM$3_DATA \diA [15:12]
      update $memwr$\RAM$3_EN { $auto$rtlil.cc:3006:And$10 $auto$rtlil.cc:3006:And$10 $auto$rtlil.cc:3006:And$10 $auto$rtlil.cc:3006:And$10 }
      memwr \RAM $memwr$\RAM$0_ADDR $memwr$\RAM$0_DATA $memwr$\RAM$0_EN 0
      memwr \RAM $memwr$\RAM$1_ADDR $memwr$\RAM$1_DATA $memwr$\RAM$1_EN 1
      memwr \RAM $memwr$\RAM$2_ADDR $memwr$\RAM$2_DATA $memwr$\RAM$2_EN 2
      memwr \RAM $memwr$\RAM$3_ADDR $memwr$\RAM$3_DATA $memwr$\RAM$3_EN 3
  end
  connect \doB \readB
end
