#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Apr  5 11:50:51 2024
# Process ID: 3792
# Current directory: /home/stud2021/1kolanko/JOS
# Command line: vivado
# Log file: /home/stud2021/1kolanko/JOS/vivado.log
# Journal file: /home/stud2021/1kolanko/JOS/vivado.jou
# Running On: stud209-4, OS: Linux, CPU Frequency: 3000.000 MHz, CPU Physical cores: 6, Host memory: 16552 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /local/home/cadmgr/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /local/home/cadmgr/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /local/home/cadmgr/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /local/home/cadmgr/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /local/home/cadmgr/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /local/home/cadmgr/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /local/home/cadmgr/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /local/home/cadmgr/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /local/home/cadmgr/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /local/home/cadmgr/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /local/home/cadmgr/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /local/home/cadmgr/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /local/home/cadmgr/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /local/home/cadmgr/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /local/home/cadmgr/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /local/home/cadmgr/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /local/home/cadmgr/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /local/home/cadmgr/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /local/home/cadmgr/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /local/home/cadmgr/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /local/home/cadmgr/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /local/home/cadmgr/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /local/home/cadmgr/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /local/home/cadmgr/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /local/home/cadmgr/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /local/home/cadmgr/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /local/home/cadmgr/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /local/home/cadmgr/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /local/home/cadmgr/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /local/home/cadmgr/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /local/home/cadmgr/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /local/home/cadmgr/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /local/home/cadmgr/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.xpr
INFO: [Project 1-313] Project file moved from '/home/stud2021/1kolanko/JOS/lab2/Lab2_Mealy' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory '/home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/local/home/cadmgr/xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 7706.555 ; gain = 108.000 ; free physical = 10969 ; free virtual = 15688
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 3
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri Apr  5 11:53:00 2024] Launched synth_1...
Run output will be captured here: /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/synth_1/runme.log
launch_runs impl_1 -jobs 3
[Fri Apr  5 11:53:51 2024] Launched impl_1...
Run output will be captured here: /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8153.914 ; gain = 0.000 ; free physical = 10493 ; free virtual = 15312
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 8218.727 ; gain = 4.000 ; free physical = 10401 ; free virtual = 15220
Restored from archive | CPU: 0.020000 secs | Memory: 0.044144 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 8218.727 ; gain = 4.000 ; free physical = 10401 ; free virtual = 15220
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8594.742 ; gain = 0.000 ; free physical = 10041 ; free virtual = 14861
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 8755.926 ; gain = 910.316 ; free physical = 9927 ; free virtual = 14750
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Fri Apr  5 11:55:56 2024] Launched impl_1...
Run output will be captured here: /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/impl_1/runme.log
file mkdir /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.srcs/constrs_1
file mkdir /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.srcs/constrs_1/new
close [ open /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.srcs/constrs_1/new/constrain.xdc w ]
add_files -fileset constrs_1 /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.srcs/constrs_1/new/constrain.xdc
reset_run synth_1
INFO: [Project 1-1160] Copying file /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/synth_1/mealy.dcp to /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 3
[Fri Apr  5 12:00:41 2024] Launched synth_1...
Run output will be captured here: /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/synth_1/runme.log
launch_runs impl_1 -jobs 3
[Fri Apr  5 12:01:28 2024] Launched impl_1...
Run output will be captured here: /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/impl_1/runme.log
close [ open /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.srcs/constrs_1/new/timing.xdc w ]
add_files -fileset constrs_1 /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.srcs/constrs_1/new/timing.xdc
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8858.762 ; gain = 0.000 ; free physical = 8830 ; free virtual = 14184
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 8858.762 ; gain = 0.000 ; free physical = 8830 ; free virtual = 14184
Restored from archive | CPU: 0.020000 secs | Memory: 0.025314 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 8858.762 ; gain = 0.000 ; free physical = 8830 ; free virtual = 14184
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.srcs/utils_1/imports/synth_1/mealy.dcp with file /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/synth_1/mealy.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Fri Apr  5 12:05:55 2024] Launched synth_1...
Run output will be captured here: /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/synth_1/runme.log
[Fri Apr  5 12:05:55 2024] Launched impl_1...
Run output will be captured here: /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.srcs/utils_1/imports/synth_1/mealy.dcp with file /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/synth_1/mealy.dcp
launch_runs synth_1 -jobs 3
[Fri Apr  5 12:07:49 2024] Launched synth_1...
Run output will be captured here: /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/synth_1/runme.log
close [ open /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.srcs/sources_1/new/gen_en.sv w ]
add_files /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.srcs/sources_1/new/gen_en.sv
update_compile_order -fileset sources_1
close [ open /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.srcs/sources_1/new/top.sv w ]
add_files /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.srcs/sources_1/new/top.sv
close [ open /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.srcs/sources_1/new/clkdiv.sv w ]
add_files /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.srcs/sources_1/new/clkdiv.sv
close [ open /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.srcs/sources_1/new/prbsgen.sv w ]
add_files /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.srcs/sources_1/new/prbsgen.sv
close [ open /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.srcs/sources_1/new/trigg.sv w ]
add_files /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.srcs/sources_1/new/trigg.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.srcs/utils_1/imports/synth_1/mealy.dcp with file /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/synth_1/mealy.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Fri Apr  5 12:50:04 2024] Launched synth_1...
Run output will be captured here: /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/synth_1/runme.log
[Fri Apr  5 12:50:04 2024] Launched impl_1...
Run output will be captured here: /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.srcs/utils_1/imports/synth_1/mealy.dcp with file /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 3
[Fri Apr  5 12:51:52 2024] Launched synth_1...
Run output will be captured here: /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.srcs/utils_1/imports/synth_1/mealy.dcp with file /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 3
[Fri Apr  5 12:53:45 2024] Launched synth_1...
Run output will be captured here: /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.srcs/utils_1/imports/synth_1/mealy.dcp with file /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 3
[Fri Apr  5 12:54:59 2024] Launched synth_1...
Run output will be captured here: /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.srcs/utils_1/imports/synth_1/mealy.dcp with file /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 3
[Fri Apr  5 12:57:02 2024] Launched synth_1...
Run output will be captured here: /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.srcs/utils_1/imports/synth_1/mealy.dcp with file /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 3
[Fri Apr  5 12:59:43 2024] Launched synth_1...
Run output will be captured here: /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.srcs/utils_1/imports/synth_1/mealy.dcp with file /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 3
[Fri Apr  5 13:00:35 2024] Launched synth_1...
Run output will be captured here: /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/synth_1/runme.log
launch_runs impl_1 -jobs 3
[Fri Apr  5 13:01:24 2024] Launched impl_1...
Run output will be captured here: /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.srcs/utils_1/imports/synth_1/mealy.dcp with file /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 3
[Fri Apr  5 13:02:01 2024] Launched synth_1...
Run output will be captured here: /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/synth_1/runme.log
launch_runs impl_1 -jobs 3
[Fri Apr  5 13:02:42 2024] Launched impl_1...
Run output will be captured here: /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.srcs/utils_1/imports/synth_1/mealy.dcp with file /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Fri Apr  5 13:05:52 2024] Launched synth_1...
Run output will be captured here: /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/synth_1/runme.log
[Fri Apr  5 13:05:52 2024] Launched impl_1...
Run output will be captured here: /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:13:34
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-17:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248AA5954
set_property PROGRAM.FILE {/home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property used_in_synthesis false [get_files  /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.srcs/constrs_1/new/constrain.xdc]
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.srcs/utils_1/imports/synth_1/mealy.dcp with file /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/synth_1/top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/synth_1

launch_runs impl_1 -jobs 3
[Fri Apr  5 13:11:33 2024] Launched synth_1...
Run output will be captured here: /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/synth_1/runme.log
[Fri Apr  5 13:11:33 2024] Launched impl_1...
Run output will be captured here: /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Fri Apr  5 13:13:11 2024] Launched impl_1...
Run output will be captured here: /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.srcs/utils_1/imports/synth_1/mealy.dcp with file /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/synth_1/top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 3
[Fri Apr  5 13:27:21 2024] Launched synth_1...
Run output will be captured here: /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/synth_1/runme.log
[Fri Apr  5 13:27:21 2024] Launched impl_1...
Run output will be captured here: /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248AA5954
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248AA5954
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
synth_design -top top -part xc7z020clg484-1 -lint 
Command: synth_design -top top -part xc7z020clg484-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-83] Releasing license: Synthesis
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-344] 'synth_design' was cancelled
close_design
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.srcs/utils_1/imports/synth_1/mealy.dcp with file /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/synth_1/top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /home/stud2021/1kolanko/JOS/lab2/zad2_mealy/Lab2_Mealy.runs/synth_1

exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr  5 13:50:29 2024...
