#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Apr  9 18:45:32 2025
# Process ID         : 2228
# Current directory  : C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent22072 C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\mig_example.xpr
# Log file           : C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/vivado.log
# Journal file       : C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master\vivado.jou
# Running On         : DESKTOP-O22QL9I
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 11th Gen Intel(R) Core(TM) i7-1165G7 @ 2.80GHz
# CPU Frequency      : 2803 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 34081 MB
# Swap memory        : 2147 MB
# Total Virtual      : 36229 MB
# Available Virtual  : 23464 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Amr/Downloads/mig_example-master/mig_example-master' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:45 ; elapsed = 00:00:23 . Memory (MB): peak = 1221.270 ; gain = 137.758
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/fpga_top.v} {C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_test.v} {C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sdcmd_ctrl.v} {C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/uart_tx.v} {C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_reader.v} {C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/sd_file_reader.v}}
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse {{C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc}}
add_files -norecurse {{C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}
WARNING: [Vivado 12-13650] The IP file 'C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/ip/clk_wiz_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
update_compile_order -fileset sources_1
set_property top fpga_top [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Wed Apr  9 19:20:17 2025] Launched synth_1...
Run output will be captured here: C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Wed Apr  9 19:22:19 2025] Launched impl_1...
Run output will be captured here: C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'u_clk_wiz_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1466.430 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 227 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz_0/inst'
Parsing XDC File [c:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
Finished Parsing XDC File [c:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz_0/inst'
Parsing XDC File [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CPU_RESETN'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'tck' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:266]
WARNING: [Vivado 12-508] No pins matched 'mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:270]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:270]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:270]
WARNING: [Vivado 12-508] No pins matched 'pll1/inst/mmcm_adv_inst/CLKOUT1'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:270]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins pll1/inst/mmcm_adv_inst/CLKOUT1]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:270]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:270]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks -of_objects [get_pins mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT]]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:270]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'pll1/inst/mmcm_adv_inst/CLKOUT1'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:271]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins pll1/inst/mmcm_adv_inst/CLKOUT1]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:271]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:271]
WARNING: [Vivado 12-508] No pins matched 'mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:271]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:271]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:271]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks -of_objects [get_pins pll1/inst/mmcm_adv_inst/CLKOUT1]]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:271]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-507] No nets matched 'clk_cpu'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:274]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:274]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'mem_ex/tgen_state[0]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:275]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/tgen_state[1]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:275]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/tgen_state[2]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:275]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:275]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[48]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:276]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:276]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[49]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:277]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:277]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[50]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:278]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:278]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[51]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:279]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:279]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[52]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:280]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:280]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[53]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:281]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:281]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[54]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:282]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:282]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[55]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:283]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:283]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[56]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:284]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:284]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[57]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:285]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:285]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[58]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:286]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:286]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[59]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:287]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:287]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[60]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:288]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:288]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[61]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:289]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:289]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[62]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:290]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:290]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[63]_i_2_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:291]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_CLK'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:293]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:293]
WARNING: [Vivado 12-507] No nets matched 'pll1/inst/clk_cpu'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:305]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:305]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_in[32]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:308]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_in[33]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:308]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_in[39]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:308]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:308]
WARNING: [Vivado 12-507] No nets matched 'tgen_state[0]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:312]
WARNING: [Vivado 12-507] No nets matched 'tgen_state[1]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:312]
WARNING: [Vivado 12-507] No nets matched 'tgen_state[2]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:312]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:312]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/addr[24]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:316]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/addr[25]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:316]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:316]
WARNING: [Vivado 12-507] No nets matched 'clk_cpu'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:320]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:320]
WARNING: [Vivado 12-507] No nets matched 'clk_mem'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:324]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:324]
WARNING: [Vivado 12-507] No nets matched 'dequ'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:328]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:328]
WARNING: [Vivado 12-507] No nets matched 'mem_d_to_ram[63]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:332]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:332]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/rst_n'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:336]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:336]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:347]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:347]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[48]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[49]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[50]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[51]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[52]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[53]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[54]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[55]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[56]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[57]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[58]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[59]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[60]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[61]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[62]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[63]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/state[0]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:354]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/state[1]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:354]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/state[2]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:354]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:354]
WARNING: [Vivado 12-507] No nets matched 'u_ila_1_CLK'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:358]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:358]
Finished Parsing XDC File [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc]
Parsing XDC File [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc]
WARNING: [Vivado 12-507] No nets matched 'u_uart_tx/data[0]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:43]
WARNING: [Vivado 12-507] No nets matched 'u_uart_tx/data[1]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:43]
WARNING: [Vivado 12-507] No nets matched 'u_uart_tx/data[2]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:43]
WARNING: [Vivado 12-507] No nets matched 'u_uart_tx/data[3]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:43]
WARNING: [Vivado 12-507] No nets matched 'u_uart_tx/data[4]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:43]
WARNING: [Vivado 12-507] No nets matched 'u_uart_tx/data[5]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:43]
WARNING: [Vivado 12-507] No nets matched 'u_uart_tx/data[6]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:43]
WARNING: [Vivado 12-507] No nets matched 'u_uart_tx/data[7]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:43]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:43]
CRITICAL WARNING: [Vivado 12-700] '3' vacant channels insufficient to connect '16' debug nets. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:46]
CRITICAL WARNING: [Vivado 12-700] '2' vacant channels insufficient to connect '17' debug nets. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:47]
CRITICAL WARNING: [Vivado 12-700] '1' vacant channels insufficient to connect '16' debug nets. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:48]
CRITICAL WARNING: [Vivado 12-700] '1' vacant channels insufficient to connect '16' debug nets. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:49]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[0]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[1]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[2]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[3]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[4]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[5]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[6]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[7]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[8]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[9]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[10]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[11]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[12]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[13]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[14]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[15]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[16]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[17]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[18]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[19]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[20]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[21]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[22]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[23]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[24]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[25]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[26]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[27]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/extra[0]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:51]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/extra[1]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:51]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/extra[2]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:51]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/extra[3]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:51]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:51]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/extra_reg[3]_0[0]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:53]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/extra_reg[3]_0[1]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:53]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/extra_reg[3]_0[2]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:53]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/extra_reg[3]_0[3]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:53]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:53]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:53]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:54]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:55]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:56]
Finished Parsing XDC File [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2151.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2384.184 ; gain = 1126.957
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
reset_run impl_1
launch_runs impl_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2399.613 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2399.613 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2399.613 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2401.113 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2401.113 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2401.113 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 2401.723 ; gain = 2.109
[Wed Apr  9 19:24:00 2025] Launched impl_1...
Run output will be captured here: C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Wed Apr  9 19:26:30 2025] Launched impl_1...
Run output will be captured here: C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-14:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2403.652 ; gain = 1.930
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292BCFA7CA
set_property PROGRAM.FILE {C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.runs/impl_1/fpga_top.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.runs/impl_1/fpga_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\fpga_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\fpga_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_reader.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\fpga_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\fpga_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_test.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\fpga_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_reader.v:]
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Wed Apr  9 19:36:02 2025] Launched synth_1...
Run output will be captured here: C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\fpga_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\fpga_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_test.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\fpga_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\fpga_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\fpga_top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\fpga_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\fpga_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_test.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\fpga_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\fpga_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\fpga_top.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Wed Apr  9 19:37:47 2025] Launched synth_1...
Run output will be captured here: C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Apr  9 19:39:27 2025] Launched impl_1...
Run output will be captured here: C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci'
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'u_clk_wiz_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2504.750 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 236 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz_0/inst'
Parsing XDC File [c:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
Finished Parsing XDC File [c:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz_0/inst'
Parsing XDC File [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CPU_RESETN'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'tck' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:266]
WARNING: [Vivado 12-508] No pins matched 'mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:270]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:270]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:270]
WARNING: [Vivado 12-508] No pins matched 'pll1/inst/mmcm_adv_inst/CLKOUT1'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:270]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins pll1/inst/mmcm_adv_inst/CLKOUT1]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:270]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:270]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks -of_objects [get_pins mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT]]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:270]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'pll1/inst/mmcm_adv_inst/CLKOUT1'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:271]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins pll1/inst/mmcm_adv_inst/CLKOUT1]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:271]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:271]
WARNING: [Vivado 12-508] No pins matched 'mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:271]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:271]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:271]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks -of_objects [get_pins pll1/inst/mmcm_adv_inst/CLKOUT1]]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:271]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-507] No nets matched 'clk_cpu'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:274]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:274]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'mem_ex/tgen_state[0]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:275]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/tgen_state[1]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:275]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/tgen_state[2]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:275]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:275]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[48]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:276]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:276]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[49]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:277]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:277]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[50]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:278]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:278]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[51]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:279]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:279]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[52]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:280]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:280]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[53]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:281]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:281]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[54]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:282]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:282]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[55]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:283]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:283]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[56]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:284]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:284]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[57]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:285]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:285]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[58]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:286]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:286]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[59]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:287]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:287]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[60]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:288]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:288]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[61]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:289]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:289]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[62]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:290]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:290]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[63]_i_2_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:291]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_CLK'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:293]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:293]
WARNING: [Vivado 12-507] No nets matched 'pll1/inst/clk_cpu'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:305]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:305]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_in[32]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:308]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_in[33]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:308]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_in[39]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:308]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:308]
WARNING: [Vivado 12-507] No nets matched 'tgen_state[0]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:312]
WARNING: [Vivado 12-507] No nets matched 'tgen_state[1]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:312]
WARNING: [Vivado 12-507] No nets matched 'tgen_state[2]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:312]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:312]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/addr[24]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:316]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/addr[25]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:316]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:316]
WARNING: [Vivado 12-507] No nets matched 'clk_cpu'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:320]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:320]
WARNING: [Vivado 12-507] No nets matched 'clk_mem'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:324]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:324]
WARNING: [Vivado 12-507] No nets matched 'dequ'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:328]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:328]
WARNING: [Vivado 12-507] No nets matched 'mem_d_to_ram[63]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:332]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:332]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/rst_n'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:336]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:336]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:347]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:347]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[48]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[49]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[50]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[51]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[52]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[53]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[54]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[55]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[56]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[57]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[58]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[59]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[60]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[61]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[62]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[63]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/state[0]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:354]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/state[1]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:354]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/state[2]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:354]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:354]
WARNING: [Vivado 12-507] No nets matched 'u_ila_1_CLK'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:358]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:358]
Finished Parsing XDC File [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc]
Parsing XDC File [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc]
WARNING: [Vivado 12-507] No nets matched 'u_uart_tx/data[0]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:43]
WARNING: [Vivado 12-507] No nets matched 'u_uart_tx/data[1]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:43]
WARNING: [Vivado 12-507] No nets matched 'u_uart_tx/data[2]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:43]
WARNING: [Vivado 12-507] No nets matched 'u_uart_tx/data[3]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:43]
WARNING: [Vivado 12-507] No nets matched 'u_uart_tx/data[4]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:43]
WARNING: [Vivado 12-507] No nets matched 'u_uart_tx/data[5]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:43]
WARNING: [Vivado 12-507] No nets matched 'u_uart_tx/data[6]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:43]
WARNING: [Vivado 12-507] No nets matched 'u_uart_tx/data[7]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:43]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:43]
CRITICAL WARNING: [Vivado 12-700] '3' vacant channels insufficient to connect '16' debug nets. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:46]
CRITICAL WARNING: [Vivado 12-700] '2' vacant channels insufficient to connect '17' debug nets. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:47]
CRITICAL WARNING: [Vivado 12-700] '1' vacant channels insufficient to connect '16' debug nets. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:48]
CRITICAL WARNING: [Vivado 12-700] '1' vacant channels insufficient to connect '16' debug nets. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:49]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[0]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[1]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[2]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[3]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[4]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[5]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[6]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[7]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[8]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[9]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[10]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[11]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[12]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[13]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[14]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[15]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[16]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[17]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[18]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[19]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[20]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[21]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[22]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[23]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[24]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[25]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[26]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[27]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/extra[0]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:51]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/extra[1]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:51]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/extra[2]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:51]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/extra[3]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:51]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:51]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/extra_reg[3]_0[0]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:53]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/extra_reg[3]_0[1]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:53]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/extra_reg[3]_0[2]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:53]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/extra_reg[3]_0[3]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:53]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:53]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:53]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:54]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:55]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:56]
Finished Parsing XDC File [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2547.746 ; gain = 51.008
reset_run impl_1
launch_runs impl_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
ERROR: [Chipscope 16-213] The debug port 'u_ila_1/clk' has 1 unconnected channels (bits). This will cause errors during implementation.
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
launch_runs impl_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2548.133 ; gain = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2548.133 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.133 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2549.719 ; gain = 1.586
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2549.719 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2549.719 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.066 . Memory (MB): peak = 2549.719 ; gain = 1.586
[Wed Apr  9 19:42:31 2025] Launched impl_1...
Run output will be captured here: C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Wed Apr  9 19:46:26 2025] Launched impl_1...
Run output will be captured here: C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.runs/impl_1/fpga_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\fpga_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Wed Apr  9 19:52:44 2025] Launched synth_1...
Run output will be captured here: C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.runs/synth_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci'
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'u_clk_wiz_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2552.551 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 236 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz_0/inst'
Parsing XDC File [c:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
Finished Parsing XDC File [c:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz_0/inst'
Parsing XDC File [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CPU_RESETN'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'tck' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:266]
WARNING: [Vivado 12-508] No pins matched 'mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:270]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:270]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:270]
WARNING: [Vivado 12-508] No pins matched 'pll1/inst/mmcm_adv_inst/CLKOUT1'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:270]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins pll1/inst/mmcm_adv_inst/CLKOUT1]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:270]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:270]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks -of_objects [get_pins mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT]]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:270]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'pll1/inst/mmcm_adv_inst/CLKOUT1'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:271]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins pll1/inst/mmcm_adv_inst/CLKOUT1]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:271]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:271]
WARNING: [Vivado 12-508] No pins matched 'mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:271]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:271]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:271]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks -of_objects [get_pins pll1/inst/mmcm_adv_inst/CLKOUT1]]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:271]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-507] No nets matched 'clk_cpu'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:274]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:274]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'mem_ex/tgen_state[0]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:275]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/tgen_state[1]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:275]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/tgen_state[2]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:275]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:275]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[48]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:276]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:276]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[49]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:277]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:277]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[50]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:278]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:278]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[51]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:279]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:279]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[52]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:280]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:280]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[53]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:281]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:281]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[54]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:282]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:282]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[55]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:283]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:283]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[56]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:284]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:284]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[57]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:285]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:285]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[58]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:286]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:286]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[59]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:287]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:287]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[60]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:288]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:288]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[61]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:289]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:289]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[62]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:290]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:290]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[63]_i_2_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:291]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_CLK'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:293]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:293]
WARNING: [Vivado 12-507] No nets matched 'pll1/inst/clk_cpu'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:305]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:305]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_in[32]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:308]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_in[33]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:308]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_in[39]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:308]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:308]
WARNING: [Vivado 12-507] No nets matched 'tgen_state[0]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:312]
WARNING: [Vivado 12-507] No nets matched 'tgen_state[1]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:312]
WARNING: [Vivado 12-507] No nets matched 'tgen_state[2]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:312]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:312]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/addr[24]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:316]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/addr[25]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:316]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:316]
WARNING: [Vivado 12-507] No nets matched 'clk_cpu'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:320]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:320]
WARNING: [Vivado 12-507] No nets matched 'clk_mem'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:324]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:324]
WARNING: [Vivado 12-507] No nets matched 'dequ'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:328]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:328]
WARNING: [Vivado 12-507] No nets matched 'mem_d_to_ram[63]_i_1_n_0'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:332]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:332]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/rst_n'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:336]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:336]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:347]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:347]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[48]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[49]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[50]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[51]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[52]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[53]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[54]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[55]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[56]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[57]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[58]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[59]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[60]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[61]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[62]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/data_out[63]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:350]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/state[0]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:354]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/state[1]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:354]
WARNING: [Vivado 12-507] No nets matched 'mem_ex/state[2]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:354]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:354]
WARNING: [Vivado 12-507] No nets matched 'u_ila_1_CLK'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:358]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:358]
Finished Parsing XDC File [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/constrs_1/new/mfp_nexys4_ddr.xdc]
Parsing XDC File [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc]
WARNING: [Vivado 12-507] No nets matched 'u_uart_tx/data[0]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:43]
WARNING: [Vivado 12-507] No nets matched 'u_uart_tx/data[1]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:43]
WARNING: [Vivado 12-507] No nets matched 'u_uart_tx/data[2]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:43]
WARNING: [Vivado 12-507] No nets matched 'u_uart_tx/data[3]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:43]
WARNING: [Vivado 12-507] No nets matched 'u_uart_tx/data[4]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:43]
WARNING: [Vivado 12-507] No nets matched 'u_uart_tx/data[5]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:43]
WARNING: [Vivado 12-507] No nets matched 'u_uart_tx/data[6]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:43]
WARNING: [Vivado 12-507] No nets matched 'u_uart_tx/data[7]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:43]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:43]
CRITICAL WARNING: [Vivado 12-700] '3' vacant channels insufficient to connect '16' debug nets. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:46]
CRITICAL WARNING: [Vivado 12-700] '2' vacant channels insufficient to connect '17' debug nets. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:47]
CRITICAL WARNING: [Vivado 12-700] '1' vacant channels insufficient to connect '16' debug nets. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:48]
CRITICAL WARNING: [Vivado 12-700] '1' vacant channels insufficient to connect '16' debug nets. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:49]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[0]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[1]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[2]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[3]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[4]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[5]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[6]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[7]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[8]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[9]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[10]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[11]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[12]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[13]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[14]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[15]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[16]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[17]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[18]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[19]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[20]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[21]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[22]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[23]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[24]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[25]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[26]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/counter_reg[27]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/extra[0]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:51]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/extra[1]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:51]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/extra[2]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:51]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/extra[3]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:51]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:51]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/extra_reg[3]_0[0]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:53]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/extra_reg[3]_0[1]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:53]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/extra_reg[3]_0[2]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:53]
WARNING: [Vivado 12-507] No nets matched 'nolabel_line101/extra_reg[3]_0[3]'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:53]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:53]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:53]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:54]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:55]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc:56]
Finished Parsing XDC File [C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/sdCode/Nexys-4-DDR-pins.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 2569.891 ; gain = 19.473
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
launch_runs impl_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2569.891 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2569.891 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2569.891 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 2569.891 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2569.891 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2569.891 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 2569.891 ; gain = 0.000
[Wed Apr  9 19:56:23 2025] Launched impl_1...
Run output will be captured here: C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Wed Apr  9 20:00:32 2025] Launched impl_1...
Run output will be captured here: C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.runs/impl_1/fpga_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close [ open {C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/new/checkddr.v} w ]
add_files {{C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/new/checkddr.v}}
close [ open {C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/new/supertop.v} w ]
add_files {{C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/sources_1/new/supertop.v}}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\fpga_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\fpga_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_test.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\fpga_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\fpga_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\fpga_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\fpga_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_test.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\fpga_top.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\fpga_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\fpga_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_test.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\fpga_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\fpga_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\fpga_top.v:]
ERROR: [Common 17-180] Spawn failed: No error
save_project_as {LRU Project} {C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/LRU Project} -force
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/LRU Project'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\fpga_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\mig_example.srcs\mig_example_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\mig_example.srcs\sources_1\new\supertop.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_reader.v:]
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/Amr/Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/LRU Project/LRU Project.cache/ip 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\LRU Project\LRU Project.srcs\sources_1\new\supertop.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\fpga_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\mig_example.srcs\mig_example_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\LRU Project\LRU Project.srcs\sources_1\new\supertop.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\fpga_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\mig_example.srcs\mig_example_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\fpga_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\fpga_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\LRU Project\LRU Project.srcs\sources_1\new\supertop.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\fpga_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\mig_example.srcs\mig_example_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\mig_example.srcs\mig_example_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\mig_example.srcs\mig_example_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\LRU Project\LRU Project.srcs\sources_1\new\supertop.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\fpga_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\mig_example.srcs\mig_example_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\fpga_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\fpga_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\LRU Project\LRU Project.srcs\sources_1\new\supertop.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\fpga_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\mig_example.srcs\mig_example_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\LRU Project\LRU Project.srcs\sources_1\new\supertop.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\fpga_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\mig_example.srcs\mig_example_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\LRU Project\LRU Project.srcs\sources_1\new\supertop.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\fpga_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\mig_example.srcs\mig_example_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\LRU Project\LRU Project.srcs\sources_1\new\supertop.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\fpga_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\mig_example.srcs\mig_example_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\mig_example.srcs\mig_example_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\mig_example.srcs\mig_example_top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\LRU Project\LRU Project.srcs\sources_1\new\supertop.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\fpga_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\mig_example.srcs\mig_example_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_reader.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\LRU Project\LRU Project.srcs\sources_1\new\supertop.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\fpga_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\mig_example.srcs\mig_example_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_test.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\LRU Project\LRU Project.srcs\sources_1\new\supertop.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\fpga_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\mig_example.srcs\mig_example_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_file_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_reader.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\LRU Project\LRU Project.srcs\sources_1\new\supertop.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\sd_reader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\sdCode\fpga_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Amr\Documents\GitHub\4280-Group12\LRU\DDR2 Example\mig_example-master\mig_example.srcs\mig_example_top.v:]
INFO: [Common 17-14] Message 'filemgmt 56-199' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [Common 17-180] Spawn failed: No error
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr  9 20:28:13 2025...
