#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Dec 18 21:57:33 2024
# Process ID: 14940
# Current directory: D:/VerlilogCode/ComputerStructure/exp6/CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18276 D:\VerlilogCode\ComputerStructure\exp6\CPU\CPU.xpr
# Log file: D:/VerlilogCode/ComputerStructure/exp6/CPU/vivado.log
# Journal file: D:/VerlilogCode/ComputerStructure/exp6/CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/alu_noclk.v w ]
add_files D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/alu_noclk.v
close [ open D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/DataMemory.v w ]
add_files D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/DataMemory.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/alu_noclk.v] -no_script -reset -force -quiet
remove_files  D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/alu_noclk.v
export_ip_user_files -of_objects  [get_files D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/DataMemory.v] -no_script -reset -force -quiet
remove_files  D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/DataMemory.v
close [ open D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/DataMemory.v w ]
add_files D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/DataMemory.v
update_compile_order -fileset sources_1
close [ open D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/ALU_noclk.v w ]
add_files D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/ALU_noclk.v
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
launch_simulation
source sim_SimpleCycleCPU.tcl
restart
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
restart
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
restart
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run all
restart
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
restart
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
restart
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
close_design
launch_simulation
launch_simulation
source sim_SimpleCycleCPU.tcl
restart
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
close_sim
