<TABLE>
<TR  bgcolor="#C0C0C0">
<TH>Hierarchy</TH>
<TH>Input</TH>
<TH>Constant Input</TH>
<TH>Unused Input</TH>
<TH>Floating Input</TH>
<TH>Output</TH>
<TH>Constant Output</TH>
<TH>Unused Output</TH>
<TH>Floating Output</TH>
<TH>Bidir</TH>
<TH>Constant Bidir</TH>
<TH>Unused Bidir</TH>
<TH>Input only Bidir</TH>
<TH>Output only Bidir</TH>
</TR>
<TR >
<TD >Timer_Controller_1</TD>
<TD >61</TD>
<TD >321</TD>
<TD >0</TD>
<TD >321</TD>
<TD >370</TD>
<TD >321</TD>
<TD >321</TD>
<TD >321</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >APE_Test_System_FPGA_Firmware_Baud_1</TD>
<TD >14</TD>
<TD >324</TD>
<TD >0</TD>
<TD >324</TD>
<TD >322</TD>
<TD >324</TD>
<TD >324</TD>
<TD >324</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Main_Mux_1</TD>
<TD >1291</TD>
<TD >336</TD>
<TD >10</TD>
<TD >336</TD>
<TD >326</TD>
<TD >336</TD>
<TD >336</TD>
<TD >336</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Main_Demux_1|u1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >9</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Main_Demux_1</TD>
<TD >3</TD>
<TD >323</TD>
<TD >0</TD>
<TD >323</TD>
<TD >452</TD>
<TD >323</TD>
<TD >323</TD>
<TD >323</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SPI_Analog_Handler_1</TD>
<TD >29</TD>
<TD >321</TD>
<TD >0</TD>
<TD >321</TD>
<TD >1098</TD>
<TD >321</TD>
<TD >321</TD>
<TD >321</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SPI_Analog_Driver_1</TD>
<TD >20</TD>
<TD >322</TD>
<TD >0</TD>
<TD >322</TD>
<TD >345</TD>
<TD >322</TD>
<TD >322</TD>
<TD >322</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SPI_Output_Handler_1</TD>
<TD >94</TD>
<TD >385</TD>
<TD >9</TD>
<TD >385</TD>
<TD >404</TD>
<TD >385</TD>
<TD >385</TD>
<TD >385</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SPI_Out_1</TD>
<TD >30</TD>
<TD >337</TD>
<TD >0</TD>
<TD >337</TD>
<TD >343</TD>
<TD >337</TD>
<TD >337</TD>
<TD >337</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SPI_Input_Handler_1</TD>
<TD >31</TD>
<TD >335</TD>
<TD >10</TD>
<TD >335</TD>
<TD >404</TD>
<TD >335</TD>
<TD >335</TD>
<TD >335</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SPI_In_1</TD>
<TD >30</TD>
<TD >322</TD>
<TD >0</TD>
<TD >322</TD>
<TD >343</TD>
<TD >322</TD>
<TD >322</TD>
<TD >322</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Ver_Reg_1</TD>
<TD >2</TD>
<TD >112</TD>
<TD >0</TD>
<TD >112</TD>
<TD >112</TD>
<TD >112</TD>
<TD >112</TD>
<TD >112</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
</TABLE>
