

================================================================
== Vitis HLS Report for 'radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1'
================================================================
* Date:           Mon Apr 17 11:33:47 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.474 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|       26|  30.000 ns|  0.260 us|    3|   26|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_45_1  |        1|       24|         2|          1|          1|  1 ~ 24|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     115|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      67|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      67|     160|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln45_fu_128_p2   |         +|   0|  0|  38|          31|           1|
    |add_ln47_fu_138_p2   |         +|   0|  0|  16|           9|           9|
    |add_ln48_fu_166_p2   |         +|   0|  0|  40|          33|           1|
    |icmp_ln45_fu_122_p2  |      icmp|   0|  0|  19|          31|          31|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 115|         105|          44|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_m1_1    |   9|          2|   31|         62|
    |k_1_fu_52                |   9|          2|   33|         66|
    |m1_fu_56                 |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   97|        194|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |k_1_fu_52                |  33|   0|   33|          0|
    |m1_fu_56                 |  31|   0|   31|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  67|   0|   67|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+----------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1|  return value|
|sext_ln45             |   in|   32|     ap_none|                                                       sext_ln45|        scalar|
|trunc_ln1             |   in|   31|     ap_none|                                                       trunc_ln1|        scalar|
|phi_mul               |   in|    9|     ap_none|                                                         phi_mul|        scalar|
|bucket1_address0      |  out|    9|   ap_memory|                                                         bucket1|         array|
|bucket1_ce0           |  out|    1|   ap_memory|                                                         bucket1|         array|
|bucket1_q0            |   in|   32|   ap_memory|                                                         bucket1|         array|
|sorted_data_address0  |  out|    6|   ap_memory|                                                     sorted_data|         array|
|sorted_data_ce0       |  out|    1|   ap_memory|                                                     sorted_data|         array|
|sorted_data_we0       |  out|    1|   ap_memory|                                                     sorted_data|         array|
|sorted_data_d0        |  out|   32|   ap_memory|                                                     sorted_data|         array|
+----------------------+-----+-----+------------+----------------------------------------------------------------+--------------+

